
Control_Robot_v3.7_Imp_Giroscopio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c6dc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009a8  0800c880  0800c880  0001c880  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d228  0800d228  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d228  0800d228  0001d228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d230  0800d230  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d230  0800d230  0001d230  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d234  0800d234  0001d234  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800d238  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ba0  200001e8  0800d420  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000d88  0800d420  00020d88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006991  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016af  00000000  00000000  00026ba9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005c0  00000000  00000000  00028258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000004e8  00000000  00000000  00028818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011595  00000000  00000000  00028d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008623  00000000  00000000  0003a295  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000591a4  00000000  00000000  000428b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0009ba5c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003070  00000000  00000000  0009baac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c864 	.word	0x0800c864

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800c864 	.word	0x0800c864

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_frsub>:
 8000cb8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000cbc:	e002      	b.n	8000cc4 <__addsf3>
 8000cbe:	bf00      	nop

08000cc0 <__aeabi_fsub>:
 8000cc0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000cc4 <__addsf3>:
 8000cc4:	0042      	lsls	r2, r0, #1
 8000cc6:	bf1f      	itttt	ne
 8000cc8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ccc:	ea92 0f03 	teqne	r2, r3
 8000cd0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cd4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cd8:	d06a      	beq.n	8000db0 <__addsf3+0xec>
 8000cda:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cde:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ce2:	bfc1      	itttt	gt
 8000ce4:	18d2      	addgt	r2, r2, r3
 8000ce6:	4041      	eorgt	r1, r0
 8000ce8:	4048      	eorgt	r0, r1
 8000cea:	4041      	eorgt	r1, r0
 8000cec:	bfb8      	it	lt
 8000cee:	425b      	neglt	r3, r3
 8000cf0:	2b19      	cmp	r3, #25
 8000cf2:	bf88      	it	hi
 8000cf4:	4770      	bxhi	lr
 8000cf6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000cfa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cfe:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000d02:	bf18      	it	ne
 8000d04:	4240      	negne	r0, r0
 8000d06:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000d0a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000d0e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000d12:	bf18      	it	ne
 8000d14:	4249      	negne	r1, r1
 8000d16:	ea92 0f03 	teq	r2, r3
 8000d1a:	d03f      	beq.n	8000d9c <__addsf3+0xd8>
 8000d1c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d20:	fa41 fc03 	asr.w	ip, r1, r3
 8000d24:	eb10 000c 	adds.w	r0, r0, ip
 8000d28:	f1c3 0320 	rsb	r3, r3, #32
 8000d2c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d30:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d34:	d502      	bpl.n	8000d3c <__addsf3+0x78>
 8000d36:	4249      	negs	r1, r1
 8000d38:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d3c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d40:	d313      	bcc.n	8000d6a <__addsf3+0xa6>
 8000d42:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d46:	d306      	bcc.n	8000d56 <__addsf3+0x92>
 8000d48:	0840      	lsrs	r0, r0, #1
 8000d4a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d4e:	f102 0201 	add.w	r2, r2, #1
 8000d52:	2afe      	cmp	r2, #254	; 0xfe
 8000d54:	d251      	bcs.n	8000dfa <__addsf3+0x136>
 8000d56:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d5a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d5e:	bf08      	it	eq
 8000d60:	f020 0001 	biceq.w	r0, r0, #1
 8000d64:	ea40 0003 	orr.w	r0, r0, r3
 8000d68:	4770      	bx	lr
 8000d6a:	0049      	lsls	r1, r1, #1
 8000d6c:	eb40 0000 	adc.w	r0, r0, r0
 8000d70:	3a01      	subs	r2, #1
 8000d72:	bf28      	it	cs
 8000d74:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d78:	d2ed      	bcs.n	8000d56 <__addsf3+0x92>
 8000d7a:	fab0 fc80 	clz	ip, r0
 8000d7e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d82:	ebb2 020c 	subs.w	r2, r2, ip
 8000d86:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d8a:	bfaa      	itet	ge
 8000d8c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d90:	4252      	neglt	r2, r2
 8000d92:	4318      	orrge	r0, r3
 8000d94:	bfbc      	itt	lt
 8000d96:	40d0      	lsrlt	r0, r2
 8000d98:	4318      	orrlt	r0, r3
 8000d9a:	4770      	bx	lr
 8000d9c:	f092 0f00 	teq	r2, #0
 8000da0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000da4:	bf06      	itte	eq
 8000da6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000daa:	3201      	addeq	r2, #1
 8000dac:	3b01      	subne	r3, #1
 8000dae:	e7b5      	b.n	8000d1c <__addsf3+0x58>
 8000db0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000db4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000db8:	bf18      	it	ne
 8000dba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dbe:	d021      	beq.n	8000e04 <__addsf3+0x140>
 8000dc0:	ea92 0f03 	teq	r2, r3
 8000dc4:	d004      	beq.n	8000dd0 <__addsf3+0x10c>
 8000dc6:	f092 0f00 	teq	r2, #0
 8000dca:	bf08      	it	eq
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	4770      	bx	lr
 8000dd0:	ea90 0f01 	teq	r0, r1
 8000dd4:	bf1c      	itt	ne
 8000dd6:	2000      	movne	r0, #0
 8000dd8:	4770      	bxne	lr
 8000dda:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dde:	d104      	bne.n	8000dea <__addsf3+0x126>
 8000de0:	0040      	lsls	r0, r0, #1
 8000de2:	bf28      	it	cs
 8000de4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000de8:	4770      	bx	lr
 8000dea:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dee:	bf3c      	itt	cc
 8000df0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000df4:	4770      	bxcc	lr
 8000df6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000dfa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000dfe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e02:	4770      	bx	lr
 8000e04:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e08:	bf16      	itet	ne
 8000e0a:	4608      	movne	r0, r1
 8000e0c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e10:	4601      	movne	r1, r0
 8000e12:	0242      	lsls	r2, r0, #9
 8000e14:	bf06      	itte	eq
 8000e16:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e1a:	ea90 0f01 	teqeq	r0, r1
 8000e1e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e22:	4770      	bx	lr

08000e24 <__aeabi_ui2f>:
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	e004      	b.n	8000e34 <__aeabi_i2f+0x8>
 8000e2a:	bf00      	nop

08000e2c <__aeabi_i2f>:
 8000e2c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e30:	bf48      	it	mi
 8000e32:	4240      	negmi	r0, r0
 8000e34:	ea5f 0c00 	movs.w	ip, r0
 8000e38:	bf08      	it	eq
 8000e3a:	4770      	bxeq	lr
 8000e3c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e40:	4601      	mov	r1, r0
 8000e42:	f04f 0000 	mov.w	r0, #0
 8000e46:	e01c      	b.n	8000e82 <__aeabi_l2f+0x2a>

08000e48 <__aeabi_ul2f>:
 8000e48:	ea50 0201 	orrs.w	r2, r0, r1
 8000e4c:	bf08      	it	eq
 8000e4e:	4770      	bxeq	lr
 8000e50:	f04f 0300 	mov.w	r3, #0
 8000e54:	e00a      	b.n	8000e6c <__aeabi_l2f+0x14>
 8000e56:	bf00      	nop

08000e58 <__aeabi_l2f>:
 8000e58:	ea50 0201 	orrs.w	r2, r0, r1
 8000e5c:	bf08      	it	eq
 8000e5e:	4770      	bxeq	lr
 8000e60:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e64:	d502      	bpl.n	8000e6c <__aeabi_l2f+0x14>
 8000e66:	4240      	negs	r0, r0
 8000e68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e6c:	ea5f 0c01 	movs.w	ip, r1
 8000e70:	bf02      	ittt	eq
 8000e72:	4684      	moveq	ip, r0
 8000e74:	4601      	moveq	r1, r0
 8000e76:	2000      	moveq	r0, #0
 8000e78:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e7c:	bf08      	it	eq
 8000e7e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e82:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e86:	fabc f28c 	clz	r2, ip
 8000e8a:	3a08      	subs	r2, #8
 8000e8c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e90:	db10      	blt.n	8000eb4 <__aeabi_l2f+0x5c>
 8000e92:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e96:	4463      	add	r3, ip
 8000e98:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e9c:	f1c2 0220 	rsb	r2, r2, #32
 8000ea0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ea4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ea8:	eb43 0002 	adc.w	r0, r3, r2
 8000eac:	bf08      	it	eq
 8000eae:	f020 0001 	biceq.w	r0, r0, #1
 8000eb2:	4770      	bx	lr
 8000eb4:	f102 0220 	add.w	r2, r2, #32
 8000eb8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ebc:	f1c2 0220 	rsb	r2, r2, #32
 8000ec0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ec4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ec8:	eb43 0002 	adc.w	r0, r3, r2
 8000ecc:	bf08      	it	eq
 8000ece:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ed2:	4770      	bx	lr

08000ed4 <__aeabi_ldivmod>:
 8000ed4:	b97b      	cbnz	r3, 8000ef6 <__aeabi_ldivmod+0x22>
 8000ed6:	b972      	cbnz	r2, 8000ef6 <__aeabi_ldivmod+0x22>
 8000ed8:	2900      	cmp	r1, #0
 8000eda:	bfbe      	ittt	lt
 8000edc:	2000      	movlt	r0, #0
 8000ede:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000ee2:	e006      	blt.n	8000ef2 <__aeabi_ldivmod+0x1e>
 8000ee4:	bf08      	it	eq
 8000ee6:	2800      	cmpeq	r0, #0
 8000ee8:	bf1c      	itt	ne
 8000eea:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000eee:	f04f 30ff 	movne.w	r0, #4294967295
 8000ef2:	f000 b9dd 	b.w	80012b0 <__aeabi_idiv0>
 8000ef6:	f1ad 0c08 	sub.w	ip, sp, #8
 8000efa:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000efe:	2900      	cmp	r1, #0
 8000f00:	db09      	blt.n	8000f16 <__aeabi_ldivmod+0x42>
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	db1a      	blt.n	8000f3c <__aeabi_ldivmod+0x68>
 8000f06:	f000 f86b 	bl	8000fe0 <__udivmoddi4>
 8000f0a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f12:	b004      	add	sp, #16
 8000f14:	4770      	bx	lr
 8000f16:	4240      	negs	r0, r0
 8000f18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	db1b      	blt.n	8000f58 <__aeabi_ldivmod+0x84>
 8000f20:	f000 f85e 	bl	8000fe0 <__udivmoddi4>
 8000f24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f2c:	b004      	add	sp, #16
 8000f2e:	4240      	negs	r0, r0
 8000f30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f34:	4252      	negs	r2, r2
 8000f36:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f3a:	4770      	bx	lr
 8000f3c:	4252      	negs	r2, r2
 8000f3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f42:	f000 f84d 	bl	8000fe0 <__udivmoddi4>
 8000f46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f4e:	b004      	add	sp, #16
 8000f50:	4240      	negs	r0, r0
 8000f52:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f56:	4770      	bx	lr
 8000f58:	4252      	negs	r2, r2
 8000f5a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f5e:	f000 f83f 	bl	8000fe0 <__udivmoddi4>
 8000f62:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f6a:	b004      	add	sp, #16
 8000f6c:	4252      	negs	r2, r2
 8000f6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f72:	4770      	bx	lr

08000f74 <__aeabi_d2lz>:
 8000f74:	b538      	push	{r3, r4, r5, lr}
 8000f76:	2200      	movs	r2, #0
 8000f78:	2300      	movs	r3, #0
 8000f7a:	4604      	mov	r4, r0
 8000f7c:	460d      	mov	r5, r1
 8000f7e:	f7ff fdc5 	bl	8000b0c <__aeabi_dcmplt>
 8000f82:	b928      	cbnz	r0, 8000f90 <__aeabi_d2lz+0x1c>
 8000f84:	4620      	mov	r0, r4
 8000f86:	4629      	mov	r1, r5
 8000f88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f8c:	f000 b80a 	b.w	8000fa4 <__aeabi_d2ulz>
 8000f90:	4620      	mov	r0, r4
 8000f92:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000f96:	f000 f805 	bl	8000fa4 <__aeabi_d2ulz>
 8000f9a:	4240      	negs	r0, r0
 8000f9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fa0:	bd38      	pop	{r3, r4, r5, pc}
 8000fa2:	bf00      	nop

08000fa4 <__aeabi_d2ulz>:
 8000fa4:	b5d0      	push	{r4, r6, r7, lr}
 8000fa6:	4b0c      	ldr	r3, [pc, #48]	; (8000fd8 <__aeabi_d2ulz+0x34>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	4606      	mov	r6, r0
 8000fac:	460f      	mov	r7, r1
 8000fae:	f7ff fb3b 	bl	8000628 <__aeabi_dmul>
 8000fb2:	f7ff fe11 	bl	8000bd8 <__aeabi_d2uiz>
 8000fb6:	4604      	mov	r4, r0
 8000fb8:	f7ff fabc 	bl	8000534 <__aeabi_ui2d>
 8000fbc:	4b07      	ldr	r3, [pc, #28]	; (8000fdc <__aeabi_d2ulz+0x38>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	f7ff fb32 	bl	8000628 <__aeabi_dmul>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	4630      	mov	r0, r6
 8000fca:	4639      	mov	r1, r7
 8000fcc:	f7ff f974 	bl	80002b8 <__aeabi_dsub>
 8000fd0:	f7ff fe02 	bl	8000bd8 <__aeabi_d2uiz>
 8000fd4:	4621      	mov	r1, r4
 8000fd6:	bdd0      	pop	{r4, r6, r7, pc}
 8000fd8:	3df00000 	.word	0x3df00000
 8000fdc:	41f00000 	.word	0x41f00000

08000fe0 <__udivmoddi4>:
 8000fe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fe4:	9d08      	ldr	r5, [sp, #32]
 8000fe6:	4604      	mov	r4, r0
 8000fe8:	468e      	mov	lr, r1
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d14d      	bne.n	800108a <__udivmoddi4+0xaa>
 8000fee:	428a      	cmp	r2, r1
 8000ff0:	4694      	mov	ip, r2
 8000ff2:	d969      	bls.n	80010c8 <__udivmoddi4+0xe8>
 8000ff4:	fab2 f282 	clz	r2, r2
 8000ff8:	b152      	cbz	r2, 8001010 <__udivmoddi4+0x30>
 8000ffa:	fa01 f302 	lsl.w	r3, r1, r2
 8000ffe:	f1c2 0120 	rsb	r1, r2, #32
 8001002:	fa20 f101 	lsr.w	r1, r0, r1
 8001006:	fa0c fc02 	lsl.w	ip, ip, r2
 800100a:	ea41 0e03 	orr.w	lr, r1, r3
 800100e:	4094      	lsls	r4, r2
 8001010:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001014:	0c21      	lsrs	r1, r4, #16
 8001016:	fbbe f6f8 	udiv	r6, lr, r8
 800101a:	fa1f f78c 	uxth.w	r7, ip
 800101e:	fb08 e316 	mls	r3, r8, r6, lr
 8001022:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8001026:	fb06 f107 	mul.w	r1, r6, r7
 800102a:	4299      	cmp	r1, r3
 800102c:	d90a      	bls.n	8001044 <__udivmoddi4+0x64>
 800102e:	eb1c 0303 	adds.w	r3, ip, r3
 8001032:	f106 30ff 	add.w	r0, r6, #4294967295
 8001036:	f080 811f 	bcs.w	8001278 <__udivmoddi4+0x298>
 800103a:	4299      	cmp	r1, r3
 800103c:	f240 811c 	bls.w	8001278 <__udivmoddi4+0x298>
 8001040:	3e02      	subs	r6, #2
 8001042:	4463      	add	r3, ip
 8001044:	1a5b      	subs	r3, r3, r1
 8001046:	b2a4      	uxth	r4, r4
 8001048:	fbb3 f0f8 	udiv	r0, r3, r8
 800104c:	fb08 3310 	mls	r3, r8, r0, r3
 8001050:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001054:	fb00 f707 	mul.w	r7, r0, r7
 8001058:	42a7      	cmp	r7, r4
 800105a:	d90a      	bls.n	8001072 <__udivmoddi4+0x92>
 800105c:	eb1c 0404 	adds.w	r4, ip, r4
 8001060:	f100 33ff 	add.w	r3, r0, #4294967295
 8001064:	f080 810a 	bcs.w	800127c <__udivmoddi4+0x29c>
 8001068:	42a7      	cmp	r7, r4
 800106a:	f240 8107 	bls.w	800127c <__udivmoddi4+0x29c>
 800106e:	4464      	add	r4, ip
 8001070:	3802      	subs	r0, #2
 8001072:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001076:	1be4      	subs	r4, r4, r7
 8001078:	2600      	movs	r6, #0
 800107a:	b11d      	cbz	r5, 8001084 <__udivmoddi4+0xa4>
 800107c:	40d4      	lsrs	r4, r2
 800107e:	2300      	movs	r3, #0
 8001080:	e9c5 4300 	strd	r4, r3, [r5]
 8001084:	4631      	mov	r1, r6
 8001086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800108a:	428b      	cmp	r3, r1
 800108c:	d909      	bls.n	80010a2 <__udivmoddi4+0xc2>
 800108e:	2d00      	cmp	r5, #0
 8001090:	f000 80ef 	beq.w	8001272 <__udivmoddi4+0x292>
 8001094:	2600      	movs	r6, #0
 8001096:	e9c5 0100 	strd	r0, r1, [r5]
 800109a:	4630      	mov	r0, r6
 800109c:	4631      	mov	r1, r6
 800109e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010a2:	fab3 f683 	clz	r6, r3
 80010a6:	2e00      	cmp	r6, #0
 80010a8:	d14a      	bne.n	8001140 <__udivmoddi4+0x160>
 80010aa:	428b      	cmp	r3, r1
 80010ac:	d302      	bcc.n	80010b4 <__udivmoddi4+0xd4>
 80010ae:	4282      	cmp	r2, r0
 80010b0:	f200 80f9 	bhi.w	80012a6 <__udivmoddi4+0x2c6>
 80010b4:	1a84      	subs	r4, r0, r2
 80010b6:	eb61 0303 	sbc.w	r3, r1, r3
 80010ba:	2001      	movs	r0, #1
 80010bc:	469e      	mov	lr, r3
 80010be:	2d00      	cmp	r5, #0
 80010c0:	d0e0      	beq.n	8001084 <__udivmoddi4+0xa4>
 80010c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80010c6:	e7dd      	b.n	8001084 <__udivmoddi4+0xa4>
 80010c8:	b902      	cbnz	r2, 80010cc <__udivmoddi4+0xec>
 80010ca:	deff      	udf	#255	; 0xff
 80010cc:	fab2 f282 	clz	r2, r2
 80010d0:	2a00      	cmp	r2, #0
 80010d2:	f040 8092 	bne.w	80011fa <__udivmoddi4+0x21a>
 80010d6:	eba1 010c 	sub.w	r1, r1, ip
 80010da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80010de:	fa1f fe8c 	uxth.w	lr, ip
 80010e2:	2601      	movs	r6, #1
 80010e4:	0c20      	lsrs	r0, r4, #16
 80010e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80010ea:	fb07 1113 	mls	r1, r7, r3, r1
 80010ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80010f2:	fb0e f003 	mul.w	r0, lr, r3
 80010f6:	4288      	cmp	r0, r1
 80010f8:	d908      	bls.n	800110c <__udivmoddi4+0x12c>
 80010fa:	eb1c 0101 	adds.w	r1, ip, r1
 80010fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8001102:	d202      	bcs.n	800110a <__udivmoddi4+0x12a>
 8001104:	4288      	cmp	r0, r1
 8001106:	f200 80cb 	bhi.w	80012a0 <__udivmoddi4+0x2c0>
 800110a:	4643      	mov	r3, r8
 800110c:	1a09      	subs	r1, r1, r0
 800110e:	b2a4      	uxth	r4, r4
 8001110:	fbb1 f0f7 	udiv	r0, r1, r7
 8001114:	fb07 1110 	mls	r1, r7, r0, r1
 8001118:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800111c:	fb0e fe00 	mul.w	lr, lr, r0
 8001120:	45a6      	cmp	lr, r4
 8001122:	d908      	bls.n	8001136 <__udivmoddi4+0x156>
 8001124:	eb1c 0404 	adds.w	r4, ip, r4
 8001128:	f100 31ff 	add.w	r1, r0, #4294967295
 800112c:	d202      	bcs.n	8001134 <__udivmoddi4+0x154>
 800112e:	45a6      	cmp	lr, r4
 8001130:	f200 80bb 	bhi.w	80012aa <__udivmoddi4+0x2ca>
 8001134:	4608      	mov	r0, r1
 8001136:	eba4 040e 	sub.w	r4, r4, lr
 800113a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800113e:	e79c      	b.n	800107a <__udivmoddi4+0x9a>
 8001140:	f1c6 0720 	rsb	r7, r6, #32
 8001144:	40b3      	lsls	r3, r6
 8001146:	fa22 fc07 	lsr.w	ip, r2, r7
 800114a:	ea4c 0c03 	orr.w	ip, ip, r3
 800114e:	fa20 f407 	lsr.w	r4, r0, r7
 8001152:	fa01 f306 	lsl.w	r3, r1, r6
 8001156:	431c      	orrs	r4, r3
 8001158:	40f9      	lsrs	r1, r7
 800115a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800115e:	fa00 f306 	lsl.w	r3, r0, r6
 8001162:	fbb1 f8f9 	udiv	r8, r1, r9
 8001166:	0c20      	lsrs	r0, r4, #16
 8001168:	fa1f fe8c 	uxth.w	lr, ip
 800116c:	fb09 1118 	mls	r1, r9, r8, r1
 8001170:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001174:	fb08 f00e 	mul.w	r0, r8, lr
 8001178:	4288      	cmp	r0, r1
 800117a:	fa02 f206 	lsl.w	r2, r2, r6
 800117e:	d90b      	bls.n	8001198 <__udivmoddi4+0x1b8>
 8001180:	eb1c 0101 	adds.w	r1, ip, r1
 8001184:	f108 3aff 	add.w	sl, r8, #4294967295
 8001188:	f080 8088 	bcs.w	800129c <__udivmoddi4+0x2bc>
 800118c:	4288      	cmp	r0, r1
 800118e:	f240 8085 	bls.w	800129c <__udivmoddi4+0x2bc>
 8001192:	f1a8 0802 	sub.w	r8, r8, #2
 8001196:	4461      	add	r1, ip
 8001198:	1a09      	subs	r1, r1, r0
 800119a:	b2a4      	uxth	r4, r4
 800119c:	fbb1 f0f9 	udiv	r0, r1, r9
 80011a0:	fb09 1110 	mls	r1, r9, r0, r1
 80011a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80011a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80011ac:	458e      	cmp	lr, r1
 80011ae:	d908      	bls.n	80011c2 <__udivmoddi4+0x1e2>
 80011b0:	eb1c 0101 	adds.w	r1, ip, r1
 80011b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80011b8:	d26c      	bcs.n	8001294 <__udivmoddi4+0x2b4>
 80011ba:	458e      	cmp	lr, r1
 80011bc:	d96a      	bls.n	8001294 <__udivmoddi4+0x2b4>
 80011be:	3802      	subs	r0, #2
 80011c0:	4461      	add	r1, ip
 80011c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80011c6:	fba0 9402 	umull	r9, r4, r0, r2
 80011ca:	eba1 010e 	sub.w	r1, r1, lr
 80011ce:	42a1      	cmp	r1, r4
 80011d0:	46c8      	mov	r8, r9
 80011d2:	46a6      	mov	lr, r4
 80011d4:	d356      	bcc.n	8001284 <__udivmoddi4+0x2a4>
 80011d6:	d053      	beq.n	8001280 <__udivmoddi4+0x2a0>
 80011d8:	b15d      	cbz	r5, 80011f2 <__udivmoddi4+0x212>
 80011da:	ebb3 0208 	subs.w	r2, r3, r8
 80011de:	eb61 010e 	sbc.w	r1, r1, lr
 80011e2:	fa01 f707 	lsl.w	r7, r1, r7
 80011e6:	fa22 f306 	lsr.w	r3, r2, r6
 80011ea:	40f1      	lsrs	r1, r6
 80011ec:	431f      	orrs	r7, r3
 80011ee:	e9c5 7100 	strd	r7, r1, [r5]
 80011f2:	2600      	movs	r6, #0
 80011f4:	4631      	mov	r1, r6
 80011f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011fa:	f1c2 0320 	rsb	r3, r2, #32
 80011fe:	40d8      	lsrs	r0, r3
 8001200:	fa0c fc02 	lsl.w	ip, ip, r2
 8001204:	fa21 f303 	lsr.w	r3, r1, r3
 8001208:	4091      	lsls	r1, r2
 800120a:	4301      	orrs	r1, r0
 800120c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001210:	fa1f fe8c 	uxth.w	lr, ip
 8001214:	fbb3 f0f7 	udiv	r0, r3, r7
 8001218:	fb07 3610 	mls	r6, r7, r0, r3
 800121c:	0c0b      	lsrs	r3, r1, #16
 800121e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001222:	fb00 f60e 	mul.w	r6, r0, lr
 8001226:	429e      	cmp	r6, r3
 8001228:	fa04 f402 	lsl.w	r4, r4, r2
 800122c:	d908      	bls.n	8001240 <__udivmoddi4+0x260>
 800122e:	eb1c 0303 	adds.w	r3, ip, r3
 8001232:	f100 38ff 	add.w	r8, r0, #4294967295
 8001236:	d22f      	bcs.n	8001298 <__udivmoddi4+0x2b8>
 8001238:	429e      	cmp	r6, r3
 800123a:	d92d      	bls.n	8001298 <__udivmoddi4+0x2b8>
 800123c:	3802      	subs	r0, #2
 800123e:	4463      	add	r3, ip
 8001240:	1b9b      	subs	r3, r3, r6
 8001242:	b289      	uxth	r1, r1
 8001244:	fbb3 f6f7 	udiv	r6, r3, r7
 8001248:	fb07 3316 	mls	r3, r7, r6, r3
 800124c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001250:	fb06 f30e 	mul.w	r3, r6, lr
 8001254:	428b      	cmp	r3, r1
 8001256:	d908      	bls.n	800126a <__udivmoddi4+0x28a>
 8001258:	eb1c 0101 	adds.w	r1, ip, r1
 800125c:	f106 38ff 	add.w	r8, r6, #4294967295
 8001260:	d216      	bcs.n	8001290 <__udivmoddi4+0x2b0>
 8001262:	428b      	cmp	r3, r1
 8001264:	d914      	bls.n	8001290 <__udivmoddi4+0x2b0>
 8001266:	3e02      	subs	r6, #2
 8001268:	4461      	add	r1, ip
 800126a:	1ac9      	subs	r1, r1, r3
 800126c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001270:	e738      	b.n	80010e4 <__udivmoddi4+0x104>
 8001272:	462e      	mov	r6, r5
 8001274:	4628      	mov	r0, r5
 8001276:	e705      	b.n	8001084 <__udivmoddi4+0xa4>
 8001278:	4606      	mov	r6, r0
 800127a:	e6e3      	b.n	8001044 <__udivmoddi4+0x64>
 800127c:	4618      	mov	r0, r3
 800127e:	e6f8      	b.n	8001072 <__udivmoddi4+0x92>
 8001280:	454b      	cmp	r3, r9
 8001282:	d2a9      	bcs.n	80011d8 <__udivmoddi4+0x1f8>
 8001284:	ebb9 0802 	subs.w	r8, r9, r2
 8001288:	eb64 0e0c 	sbc.w	lr, r4, ip
 800128c:	3801      	subs	r0, #1
 800128e:	e7a3      	b.n	80011d8 <__udivmoddi4+0x1f8>
 8001290:	4646      	mov	r6, r8
 8001292:	e7ea      	b.n	800126a <__udivmoddi4+0x28a>
 8001294:	4620      	mov	r0, r4
 8001296:	e794      	b.n	80011c2 <__udivmoddi4+0x1e2>
 8001298:	4640      	mov	r0, r8
 800129a:	e7d1      	b.n	8001240 <__udivmoddi4+0x260>
 800129c:	46d0      	mov	r8, sl
 800129e:	e77b      	b.n	8001198 <__udivmoddi4+0x1b8>
 80012a0:	3b02      	subs	r3, #2
 80012a2:	4461      	add	r1, ip
 80012a4:	e732      	b.n	800110c <__udivmoddi4+0x12c>
 80012a6:	4630      	mov	r0, r6
 80012a8:	e709      	b.n	80010be <__udivmoddi4+0xde>
 80012aa:	4464      	add	r4, ip
 80012ac:	3802      	subs	r0, #2
 80012ae:	e742      	b.n	8001136 <__udivmoddi4+0x156>

080012b0 <__aeabi_idiv0>:
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop

080012b4 <configMPUAccel>:
//Importacio de librerias
#include "MPUAccel.h"
#include <SysTickDriver.h>

void configMPUAccel (MPUAccel_Handler_t *ptrMPUAccel){
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]

	uint8_t rdy  = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	73fb      	strb	r3, [r7, #15]
	uint8_t byte = 0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	73bb      	strb	r3, [r7, #14]

	//------------Verificamos comunicacion con el MPU----------------
	while(!rdy){
 80012c4:	e004      	b.n	80012d0 <configMPUAccel+0x1c>

		rdy = WHOIAM(ptrMPUAccel);
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f000 f84f 	bl	800136a <WHOIAM>
 80012cc:	4603      	mov	r3, r0
 80012ce:	73fb      	strb	r3, [r7, #15]
	while(!rdy){
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d0f7      	beq.n	80012c6 <configMPUAccel+0x12>
	}

	//------------------Reiniciamos el MPU--------------------------
	i2c_WriteSingleRegister(ptrMPUAccel->ptrI2Chandler, PWR_MGMT_l, 0x00);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	2200      	movs	r2, #0
 80012dc:	216b      	movs	r1, #107	; 0x6b
 80012de:	4618      	mov	r0, r3
 80012e0:	f003 fd53 	bl	8004d8a <i2c_WriteSingleRegister>
	//Pausa
	delay_ms(1);
 80012e4:	2001      	movs	r0, #1
 80012e6:	f004 f9e5 	bl	80056b4 <delay_ms>

	//---------------Configuracion Accel----------------------------
	byte =  i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, ACCEL_CONFIG);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	211c      	movs	r1, #28
 80012f0:	4618      	mov	r0, r3
 80012f2:	f003 fd19 	bl	8004d28 <i2c_ReadSingleRegister>
 80012f6:	4603      	mov	r3, r0
 80012f8:	73bb      	strb	r3, [r7, #14]
	byte &= ~(0b00011000);
 80012fa:	7bbb      	ldrb	r3, [r7, #14]
 80012fc:	f023 0318 	bic.w	r3, r3, #24
 8001300:	73bb      	strb	r3, [r7, #14]
	//Pausa
	delay_ms(1);
 8001302:	2001      	movs	r0, #1
 8001304:	f004 f9d6 	bl	80056b4 <delay_ms>
	//Deacuerdo al valor predeterminado se carga una configuracion
	i2c_WriteSingleRegister(ptrMPUAccel->ptrI2Chandler, ACCEL_CONFIG, (byte) | (ptrMPUAccel->fullScaleACCEL<<3));
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6858      	ldr	r0, [r3, #4]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	00db      	lsls	r3, r3, #3
 8001312:	b25a      	sxtb	r2, r3
 8001314:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001318:	4313      	orrs	r3, r2
 800131a:	b25b      	sxtb	r3, r3
 800131c:	b2db      	uxtb	r3, r3
 800131e:	461a      	mov	r2, r3
 8001320:	211c      	movs	r1, #28
 8001322:	f003 fd32 	bl	8004d8a <i2c_WriteSingleRegister>

	//---------------Configuracion Giro----------------------------
	byte =  i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, GIRO_CONFIG);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	211b      	movs	r1, #27
 800132c:	4618      	mov	r0, r3
 800132e:	f003 fcfb 	bl	8004d28 <i2c_ReadSingleRegister>
 8001332:	4603      	mov	r3, r0
 8001334:	73bb      	strb	r3, [r7, #14]
	byte &= ~(0b00011000);
 8001336:	7bbb      	ldrb	r3, [r7, #14]
 8001338:	f023 0318 	bic.w	r3, r3, #24
 800133c:	73bb      	strb	r3, [r7, #14]
	//Pausa
	delay_ms(1);
 800133e:	2001      	movs	r0, #1
 8001340:	f004 f9b8 	bl	80056b4 <delay_ms>
	//Deacuerdo al valor predeterminado se carga una configuracion
	i2c_WriteSingleRegister(ptrMPUAccel->ptrI2Chandler, GIRO_CONFIG, (byte) | (ptrMPUAccel->fullScaleACCEL <<3));
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6858      	ldr	r0, [r3, #4]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	00db      	lsls	r3, r3, #3
 800134e:	b25a      	sxtb	r2, r3
 8001350:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001354:	4313      	orrs	r3, r2
 8001356:	b25b      	sxtb	r3, r3
 8001358:	b2db      	uxtb	r3, r3
 800135a:	461a      	mov	r2, r3
 800135c:	211b      	movs	r1, #27
 800135e:	f003 fd14 	bl	8004d8a <i2c_WriteSingleRegister>
}
 8001362:	bf00      	nop
 8001364:	3710      	adds	r7, #16
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <WHOIAM>:



//Esta funcion permite verificar comunicacion correcta con el MPU
uint8_t WHOIAM (MPUAccel_Handler_t *ptrMPUAccel){
 800136a:	b580      	push	{r7, lr}
 800136c:	b084      	sub	sp, #16
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
	//Variables auxiliares
	uint8_t whoami = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	73fb      	strb	r3, [r7, #15]
	uint8_t rdy    = 0;
 8001376:	2300      	movs	r3, #0
 8001378:	73bb      	strb	r3, [r7, #14]
	//leemos el registro WHO_AM_I correspondiente
	whoami =  i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, WHO_AM_I);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	2175      	movs	r1, #117	; 0x75
 8001380:	4618      	mov	r0, r3
 8001382:	f003 fcd1 	bl	8004d28 <i2c_ReadSingleRegister>
 8001386:	4603      	mov	r3, r0
 8001388:	73fb      	strb	r3, [r7, #15]
	//verificamos la transaccin
	whoami &= ~(0b10000001);
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8001390:	73fb      	strb	r3, [r7, #15]
	rdy = (ADDRESS_DOWN >> 1) && (whoami >> 1);
 8001392:	7bfb      	ldrb	r3, [r7, #15]
 8001394:	085b      	lsrs	r3, r3, #1
 8001396:	b2db      	uxtb	r3, r3
 8001398:	2b00      	cmp	r3, #0
 800139a:	bf14      	ite	ne
 800139c:	2301      	movne	r3, #1
 800139e:	2300      	moveq	r3, #0
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	73bb      	strb	r3, [r7, #14]

	return rdy;
 80013a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <readMPU>:


//Funcion para la lectura de dos registros que compone uno de los ejes de acelerometro o del giroscopio
float readMPU(MPUAccel_Handler_t *ptrMPUAccel, uint8_t elementRead, int16_t offset)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b086      	sub	sp, #24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	460b      	mov	r3, r1
 80013ba:	70fb      	strb	r3, [r7, #3]
 80013bc:	4613      	mov	r3, r2
 80013be:	803b      	strh	r3, [r7, #0]
	//Variable para guardar la  direccion de los dos registros a leer
	uint8_t address_H = 0;
 80013c0:	2300      	movs	r3, #0
 80013c2:	75fb      	strb	r3, [r7, #23]
	uint8_t address_L = 0;
 80013c4:	2300      	movs	r3, #0
 80013c6:	75bb      	strb	r3, [r7, #22]
	//Creamos las variables donde almacenamos todos los datos
	uint16_t aux_H = 0;
 80013c8:	2300      	movs	r3, #0
 80013ca:	81fb      	strh	r3, [r7, #14]
	uint16_t aux_L = 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	81bb      	strh	r3, [r7, #12]
	int16_t   aux  = 0;
 80013d0:	2300      	movs	r3, #0
 80013d2:	817b      	strh	r3, [r7, #10]
	float res  = 0;
 80013d4:	f04f 0300 	mov.w	r3, #0
 80013d8:	613b      	str	r3, [r7, #16]
	//Seleccionamos la direccion de los registros a Leer
	switch(elementRead)
 80013da:	78fb      	ldrb	r3, [r7, #3]
 80013dc:	2b05      	cmp	r3, #5
 80013de:	d82d      	bhi.n	800143c <readMPU+0x8c>
 80013e0:	a201      	add	r2, pc, #4	; (adr r2, 80013e8 <readMPU+0x38>)
 80013e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013e6:	bf00      	nop
 80013e8:	08001401 	.word	0x08001401
 80013ec:	0800140b 	.word	0x0800140b
 80013f0:	08001415 	.word	0x08001415
 80013f4:	0800141f 	.word	0x0800141f
 80013f8:	08001429 	.word	0x08001429
 80013fc:	08001433 	.word	0x08001433
	{
		case READ_ACCEL_X:{address_H = ACCEL_XOUT_H, address_L = ACCEL_XOUT_L; break;}
 8001400:	233b      	movs	r3, #59	; 0x3b
 8001402:	75fb      	strb	r3, [r7, #23]
 8001404:	233c      	movs	r3, #60	; 0x3c
 8001406:	75bb      	strb	r3, [r7, #22]
 8001408:	e019      	b.n	800143e <readMPU+0x8e>
		case READ_ACCEL_Y:{address_H = ACCEL_YOUT_H, address_L = ACCEL_YOUT_L; break;}
 800140a:	233d      	movs	r3, #61	; 0x3d
 800140c:	75fb      	strb	r3, [r7, #23]
 800140e:	233e      	movs	r3, #62	; 0x3e
 8001410:	75bb      	strb	r3, [r7, #22]
 8001412:	e014      	b.n	800143e <readMPU+0x8e>
		case READ_ACCEL_Z:{address_H = ACCEL_ZOUT_H, address_L = ACCEL_ZOUT_L; break;}
 8001414:	233f      	movs	r3, #63	; 0x3f
 8001416:	75fb      	strb	r3, [r7, #23]
 8001418:	2340      	movs	r3, #64	; 0x40
 800141a:	75bb      	strb	r3, [r7, #22]
 800141c:	e00f      	b.n	800143e <readMPU+0x8e>
		case READ_GYRO_X:{address_H = GIRO_XOUT_H, address_L = GIRO_XOUT_L; break;}
 800141e:	2343      	movs	r3, #67	; 0x43
 8001420:	75fb      	strb	r3, [r7, #23]
 8001422:	2344      	movs	r3, #68	; 0x44
 8001424:	75bb      	strb	r3, [r7, #22]
 8001426:	e00a      	b.n	800143e <readMPU+0x8e>
		case READ_GYRO_Y:{address_H = GIRO_YOUT_H, address_L = GIRO_YOUT_L; break;}
 8001428:	2345      	movs	r3, #69	; 0x45
 800142a:	75fb      	strb	r3, [r7, #23]
 800142c:	2346      	movs	r3, #70	; 0x46
 800142e:	75bb      	strb	r3, [r7, #22]
 8001430:	e005      	b.n	800143e <readMPU+0x8e>
		case READ_GYRO_Z:{address_H = GIRO_ZOUT_H, address_L = GIRO_ZOUT_L; break;}
 8001432:	2347      	movs	r3, #71	; 0x47
 8001434:	75fb      	strb	r3, [r7, #23]
 8001436:	2348      	movs	r3, #72	; 0x48
 8001438:	75bb      	strb	r3, [r7, #22]
 800143a:	e000      	b.n	800143e <readMPU+0x8e>
		default:{ break; }
 800143c:	bf00      	nop
	}
	//Realizamos la medicion de la magnitud fisica en el respectivo eje
	aux_H = i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, address_H);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	7dfa      	ldrb	r2, [r7, #23]
 8001444:	4611      	mov	r1, r2
 8001446:	4618      	mov	r0, r3
 8001448:	f003 fc6e 	bl	8004d28 <i2c_ReadSingleRegister>
 800144c:	4603      	mov	r3, r0
 800144e:	81fb      	strh	r3, [r7, #14]
	aux_L = i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, address_L);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	7dba      	ldrb	r2, [r7, #22]
 8001456:	4611      	mov	r1, r2
 8001458:	4618      	mov	r0, r3
 800145a:	f003 fc65 	bl	8004d28 <i2c_ReadSingleRegister>
 800145e:	4603      	mov	r3, r0
 8001460:	81bb      	strh	r3, [r7, #12]
	//Juntamos ambos bytes en un solo numero para tener la lectura completa
	aux = ((int16_t) ((aux_H << 8) | (aux_L))) - offset;
 8001462:	89fb      	ldrh	r3, [r7, #14]
 8001464:	021b      	lsls	r3, r3, #8
 8001466:	b21a      	sxth	r2, r3
 8001468:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800146c:	4313      	orrs	r3, r2
 800146e:	b21b      	sxth	r3, r3
 8001470:	b29a      	uxth	r2, r3
 8001472:	883b      	ldrh	r3, [r7, #0]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	b29b      	uxth	r3, r3
 8001478:	817b      	strh	r3, [r7, #10]
	//Realizamos la conversion de los bytes al valor de magnitud fisica en el respectivo eje
	switch(elementRead)
 800147a:	78fb      	ldrb	r3, [r7, #3]
 800147c:	2b02      	cmp	r3, #2
 800147e:	dc02      	bgt.n	8001486 <readMPU+0xd6>
 8001480:	2b00      	cmp	r3, #0
 8001482:	da05      	bge.n	8001490 <readMPU+0xe0>
				case GYRO_2000 :{ res = aux/GYRO_2000_SENS; break;}
				default:{ break; }
			}
			break;
		}
		default:{ break; }
 8001484:	e0d6      	b.n	8001634 <readMPU+0x284>
 8001486:	3b03      	subs	r3, #3
	switch(elementRead)
 8001488:	2b02      	cmp	r3, #2
 800148a:	f200 80d3 	bhi.w	8001634 <readMPU+0x284>
 800148e:	e081      	b.n	8001594 <readMPU+0x1e4>
			switch (ptrMPUAccel->fullScaleACCEL)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b03      	cmp	r3, #3
 8001496:	d87b      	bhi.n	8001590 <readMPU+0x1e0>
 8001498:	a201      	add	r2, pc, #4	; (adr r2, 80014a0 <readMPU+0xf0>)
 800149a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800149e:	bf00      	nop
 80014a0:	080014b1 	.word	0x080014b1
 80014a4:	080014e9 	.word	0x080014e9
 80014a8:	08001521 	.word	0x08001521
 80014ac:	08001559 	.word	0x08001559
				case ACCEL_2G :{res = (aux*9.77)/ACCEL_2G_SENS; break;}
 80014b0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff f84d 	bl	8000554 <__aeabi_i2d>
 80014ba:	a363      	add	r3, pc, #396	; (adr r3, 8001648 <readMPU+0x298>)
 80014bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c0:	f7ff f8b2 	bl	8000628 <__aeabi_dmul>
 80014c4:	4602      	mov	r2, r0
 80014c6:	460b      	mov	r3, r1
 80014c8:	4610      	mov	r0, r2
 80014ca:	4619      	mov	r1, r3
 80014cc:	f04f 0200 	mov.w	r2, #0
 80014d0:	4b5f      	ldr	r3, [pc, #380]	; (8001650 <readMPU+0x2a0>)
 80014d2:	f7ff f9d3 	bl	800087c <__aeabi_ddiv>
 80014d6:	4602      	mov	r2, r0
 80014d8:	460b      	mov	r3, r1
 80014da:	4610      	mov	r0, r2
 80014dc:	4619      	mov	r1, r3
 80014de:	f7ff fb9b 	bl	8000c18 <__aeabi_d2f>
 80014e2:	4603      	mov	r3, r0
 80014e4:	613b      	str	r3, [r7, #16]
 80014e6:	e054      	b.n	8001592 <readMPU+0x1e2>
				case ACCEL_4G :{res = (aux*9.77)/ACCEL_4G_SENS; break;}
 80014e8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff f831 	bl	8000554 <__aeabi_i2d>
 80014f2:	a355      	add	r3, pc, #340	; (adr r3, 8001648 <readMPU+0x298>)
 80014f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f8:	f7ff f896 	bl	8000628 <__aeabi_dmul>
 80014fc:	4602      	mov	r2, r0
 80014fe:	460b      	mov	r3, r1
 8001500:	4610      	mov	r0, r2
 8001502:	4619      	mov	r1, r3
 8001504:	f04f 0200 	mov.w	r2, #0
 8001508:	4b52      	ldr	r3, [pc, #328]	; (8001654 <readMPU+0x2a4>)
 800150a:	f7ff f9b7 	bl	800087c <__aeabi_ddiv>
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	4610      	mov	r0, r2
 8001514:	4619      	mov	r1, r3
 8001516:	f7ff fb7f 	bl	8000c18 <__aeabi_d2f>
 800151a:	4603      	mov	r3, r0
 800151c:	613b      	str	r3, [r7, #16]
 800151e:	e038      	b.n	8001592 <readMPU+0x1e2>
				case ACCEL_8G :{res = (aux*9.77)/ACCEL_8G_SENS; break;}
 8001520:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff f815 	bl	8000554 <__aeabi_i2d>
 800152a:	a347      	add	r3, pc, #284	; (adr r3, 8001648 <readMPU+0x298>)
 800152c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001530:	f7ff f87a 	bl	8000628 <__aeabi_dmul>
 8001534:	4602      	mov	r2, r0
 8001536:	460b      	mov	r3, r1
 8001538:	4610      	mov	r0, r2
 800153a:	4619      	mov	r1, r3
 800153c:	f04f 0200 	mov.w	r2, #0
 8001540:	4b45      	ldr	r3, [pc, #276]	; (8001658 <readMPU+0x2a8>)
 8001542:	f7ff f99b 	bl	800087c <__aeabi_ddiv>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	4610      	mov	r0, r2
 800154c:	4619      	mov	r1, r3
 800154e:	f7ff fb63 	bl	8000c18 <__aeabi_d2f>
 8001552:	4603      	mov	r3, r0
 8001554:	613b      	str	r3, [r7, #16]
 8001556:	e01c      	b.n	8001592 <readMPU+0x1e2>
				case ACCEL_16G :{res = (aux*9.77)/ACCEL_16G_SENS; break;}
 8001558:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800155c:	4618      	mov	r0, r3
 800155e:	f7fe fff9 	bl	8000554 <__aeabi_i2d>
 8001562:	a339      	add	r3, pc, #228	; (adr r3, 8001648 <readMPU+0x298>)
 8001564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001568:	f7ff f85e 	bl	8000628 <__aeabi_dmul>
 800156c:	4602      	mov	r2, r0
 800156e:	460b      	mov	r3, r1
 8001570:	4610      	mov	r0, r2
 8001572:	4619      	mov	r1, r3
 8001574:	f04f 0200 	mov.w	r2, #0
 8001578:	4b38      	ldr	r3, [pc, #224]	; (800165c <readMPU+0x2ac>)
 800157a:	f7ff f97f 	bl	800087c <__aeabi_ddiv>
 800157e:	4602      	mov	r2, r0
 8001580:	460b      	mov	r3, r1
 8001582:	4610      	mov	r0, r2
 8001584:	4619      	mov	r1, r3
 8001586:	f7ff fb47 	bl	8000c18 <__aeabi_d2f>
 800158a:	4603      	mov	r3, r0
 800158c:	613b      	str	r3, [r7, #16]
 800158e:	e000      	b.n	8001592 <readMPU+0x1e2>
				default:{ break; }
 8001590:	bf00      	nop
			break;
 8001592:	e050      	b.n	8001636 <readMPU+0x286>
			switch (ptrMPUAccel->fullScaleGYRO)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	785b      	ldrb	r3, [r3, #1]
 8001598:	2b03      	cmp	r3, #3
 800159a:	d849      	bhi.n	8001630 <readMPU+0x280>
 800159c:	a201      	add	r2, pc, #4	; (adr r2, 80015a4 <readMPU+0x1f4>)
 800159e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015a2:	bf00      	nop
 80015a4:	080015b5 	.word	0x080015b5
 80015a8:	080015d5 	.word	0x080015d5
 80015ac:	080015f5 	.word	0x080015f5
 80015b0:	08001615 	.word	0x08001615
				case GYRO_250 :{ res = aux/GYRO_250_SENS; break;}
 80015b4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80015b8:	4a29      	ldr	r2, [pc, #164]	; (8001660 <readMPU+0x2b0>)
 80015ba:	fb82 1203 	smull	r1, r2, r2, r3
 80015be:	1152      	asrs	r2, r2, #5
 80015c0:	17db      	asrs	r3, r3, #31
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	b21b      	sxth	r3, r3
 80015c6:	ee07 3a90 	vmov	s15, r3
 80015ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015ce:	edc7 7a04 	vstr	s15, [r7, #16]
 80015d2:	e02e      	b.n	8001632 <readMPU+0x282>
				case GYRO_500 :{ res = aux/GYRO_500_SENS; break;}
 80015d4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80015d8:	4a22      	ldr	r2, [pc, #136]	; (8001664 <readMPU+0x2b4>)
 80015da:	fb82 1203 	smull	r1, r2, r2, r3
 80015de:	1112      	asrs	r2, r2, #4
 80015e0:	17db      	asrs	r3, r3, #31
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	ee07 3a90 	vmov	s15, r3
 80015ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015ee:	edc7 7a04 	vstr	s15, [r7, #16]
 80015f2:	e01e      	b.n	8001632 <readMPU+0x282>
				case GYRO_1000 :{ res = aux/GYRO_1000_SENS; break;}
 80015f4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80015f8:	4a1a      	ldr	r2, [pc, #104]	; (8001664 <readMPU+0x2b4>)
 80015fa:	fb82 1203 	smull	r1, r2, r2, r3
 80015fe:	10d2      	asrs	r2, r2, #3
 8001600:	17db      	asrs	r3, r3, #31
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	b21b      	sxth	r3, r3
 8001606:	ee07 3a90 	vmov	s15, r3
 800160a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800160e:	edc7 7a04 	vstr	s15, [r7, #16]
 8001612:	e00e      	b.n	8001632 <readMPU+0x282>
				case GYRO_2000 :{ res = aux/GYRO_2000_SENS; break;}
 8001614:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001618:	2b00      	cmp	r3, #0
 800161a:	da00      	bge.n	800161e <readMPU+0x26e>
 800161c:	330f      	adds	r3, #15
 800161e:	111b      	asrs	r3, r3, #4
 8001620:	b21b      	sxth	r3, r3
 8001622:	ee07 3a90 	vmov	s15, r3
 8001626:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800162a:	edc7 7a04 	vstr	s15, [r7, #16]
 800162e:	e000      	b.n	8001632 <readMPU+0x282>
				default:{ break; }
 8001630:	bf00      	nop
			break;
 8001632:	e000      	b.n	8001636 <readMPU+0x286>
		default:{ break; }
 8001634:	bf00      	nop
	}
	//Retornamos valor
	return res;
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	ee07 3a90 	vmov	s15, r3
}
 800163c:	eeb0 0a67 	vmov.f32	s0, s15
 8001640:	3718      	adds	r7, #24
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	70a3d70a 	.word	0x70a3d70a
 800164c:	40238a3d 	.word	0x40238a3d
 8001650:	40d00000 	.word	0x40d00000
 8001654:	40c00000 	.word	0x40c00000
 8001658:	40b00000 	.word	0x40b00000
 800165c:	40a00000 	.word	0x40a00000
 8001660:	3e88cb3d 	.word	0x3e88cb3d
 8001664:	3e0f83e1 	.word	0x3e0f83e1

08001668 <readCalibrationMPU>:

//Funcion para en el modo de calibracion para la lectura de dos registros que compone uno de los ejes de acelerometro o del giroscopio
int16_t readCalibrationMPU(MPUAccel_Handler_t *ptrMPUAccel, uint8_t elementRead)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	460b      	mov	r3, r1
 8001672:	70fb      	strb	r3, [r7, #3]
	//Variable para guardar la  direccion de los dos registros a leer
	uint8_t address_H = 0;
 8001674:	2300      	movs	r3, #0
 8001676:	73fb      	strb	r3, [r7, #15]
	uint8_t address_L = 0;
 8001678:	2300      	movs	r3, #0
 800167a:	73bb      	strb	r3, [r7, #14]
	//Creamos las variables donde almacenamos todos los datos
	uint16_t aux_H = 0;
 800167c:	2300      	movs	r3, #0
 800167e:	81bb      	strh	r3, [r7, #12]
	uint16_t aux_L = 0;
 8001680:	2300      	movs	r3, #0
 8001682:	817b      	strh	r3, [r7, #10]
	int16_t   aux  = 0;
 8001684:	2300      	movs	r3, #0
 8001686:	813b      	strh	r3, [r7, #8]
	//Seleccionamos la direccion de los registros a Leer
	switch(elementRead)
 8001688:	78fb      	ldrb	r3, [r7, #3]
 800168a:	2b05      	cmp	r3, #5
 800168c:	d82c      	bhi.n	80016e8 <readCalibrationMPU+0x80>
 800168e:	a201      	add	r2, pc, #4	; (adr r2, 8001694 <readCalibrationMPU+0x2c>)
 8001690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001694:	080016ad 	.word	0x080016ad
 8001698:	080016b7 	.word	0x080016b7
 800169c:	080016c1 	.word	0x080016c1
 80016a0:	080016cb 	.word	0x080016cb
 80016a4:	080016d5 	.word	0x080016d5
 80016a8:	080016df 	.word	0x080016df
	{
		case READ_ACCEL_X:{address_H = ACCEL_XOUT_H, address_L = ACCEL_XOUT_L; break;}
 80016ac:	233b      	movs	r3, #59	; 0x3b
 80016ae:	73fb      	strb	r3, [r7, #15]
 80016b0:	233c      	movs	r3, #60	; 0x3c
 80016b2:	73bb      	strb	r3, [r7, #14]
 80016b4:	e019      	b.n	80016ea <readCalibrationMPU+0x82>
		case READ_ACCEL_Y:{address_H = ACCEL_YOUT_H, address_L = ACCEL_YOUT_L; break;}
 80016b6:	233d      	movs	r3, #61	; 0x3d
 80016b8:	73fb      	strb	r3, [r7, #15]
 80016ba:	233e      	movs	r3, #62	; 0x3e
 80016bc:	73bb      	strb	r3, [r7, #14]
 80016be:	e014      	b.n	80016ea <readCalibrationMPU+0x82>
		case READ_ACCEL_Z:{address_H = ACCEL_ZOUT_H, address_L = ACCEL_ZOUT_L; break;}
 80016c0:	233f      	movs	r3, #63	; 0x3f
 80016c2:	73fb      	strb	r3, [r7, #15]
 80016c4:	2340      	movs	r3, #64	; 0x40
 80016c6:	73bb      	strb	r3, [r7, #14]
 80016c8:	e00f      	b.n	80016ea <readCalibrationMPU+0x82>
		case READ_GYRO_X:{address_H = GIRO_XOUT_H, address_L = GIRO_XOUT_L; break;}
 80016ca:	2343      	movs	r3, #67	; 0x43
 80016cc:	73fb      	strb	r3, [r7, #15]
 80016ce:	2344      	movs	r3, #68	; 0x44
 80016d0:	73bb      	strb	r3, [r7, #14]
 80016d2:	e00a      	b.n	80016ea <readCalibrationMPU+0x82>
		case READ_GYRO_Y:{address_H = GIRO_YOUT_H, address_L = GIRO_YOUT_L; break;}
 80016d4:	2345      	movs	r3, #69	; 0x45
 80016d6:	73fb      	strb	r3, [r7, #15]
 80016d8:	2346      	movs	r3, #70	; 0x46
 80016da:	73bb      	strb	r3, [r7, #14]
 80016dc:	e005      	b.n	80016ea <readCalibrationMPU+0x82>
		case READ_GYRO_Z:{address_H = GIRO_ZOUT_H, address_L = GIRO_ZOUT_L; break;}
 80016de:	2347      	movs	r3, #71	; 0x47
 80016e0:	73fb      	strb	r3, [r7, #15]
 80016e2:	2348      	movs	r3, #72	; 0x48
 80016e4:	73bb      	strb	r3, [r7, #14]
 80016e6:	e000      	b.n	80016ea <readCalibrationMPU+0x82>
		default:{ break; }
 80016e8:	bf00      	nop
	}
	//Realizamos la medicion de la magnitud fisica en el respectivo eje
	aux_H = i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, address_H);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	7bfa      	ldrb	r2, [r7, #15]
 80016f0:	4611      	mov	r1, r2
 80016f2:	4618      	mov	r0, r3
 80016f4:	f003 fb18 	bl	8004d28 <i2c_ReadSingleRegister>
 80016f8:	4603      	mov	r3, r0
 80016fa:	81bb      	strh	r3, [r7, #12]
	aux_L = i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, address_L);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	7bba      	ldrb	r2, [r7, #14]
 8001702:	4611      	mov	r1, r2
 8001704:	4618      	mov	r0, r3
 8001706:	f003 fb0f 	bl	8004d28 <i2c_ReadSingleRegister>
 800170a:	4603      	mov	r3, r0
 800170c:	817b      	strh	r3, [r7, #10]
	//Juntamos ambos bytes en un solo numero para tener la lectura completa
	aux = (int16_t) ((aux_H << 8) | (aux_L));
 800170e:	89bb      	ldrh	r3, [r7, #12]
 8001710:	021b      	lsls	r3, r3, #8
 8001712:	b21a      	sxth	r2, r3
 8001714:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001718:	4313      	orrs	r3, r2
 800171a:	813b      	strh	r3, [r7, #8]
	//Realizamos la conversion de los bytes al valor de magnitud fisica en el respectivo eje

	//Retornamos valor
	return aux;
 800171c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3710      	adds	r7, #16
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <calibrationMPU>:


//Funcion para la calibracion de las mediciones realizadas
float calibrationMPU(MPUAccel_Handler_t *ptrMPUAccel, uint8_t elementCalibration)
{
 8001728:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800172c:	b088      	sub	sp, #32
 800172e:	af00      	add	r7, sp, #0
 8001730:	6078      	str	r0, [r7, #4]
 8001732:	460b      	mov	r3, r1
 8001734:	70fb      	strb	r3, [r7, #3]
	//Variables la ejecucion de la calibracion
	int64_t aux_sum = 0;
 8001736:	f04f 0200 	mov.w	r2, #0
 800173a:	f04f 0300 	mov.w	r3, #0
 800173e:	e9c7 2306 	strd	r2, r3, [r7, #24]
	uint16_t num_samples = 200;
 8001742:	23c8      	movs	r3, #200	; 0xc8
 8001744:	827b      	strh	r3, [r7, #18]
	float offset = 0;
 8001746:	f04f 0300 	mov.w	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]
	//Realizacion acumulacion de valores
	for (int i = 0; i < num_samples; i++)
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]
 8001750:	e017      	b.n	8001782 <calibrationMPU+0x5a>
	{
		//Lectura del registro respectivo y acumulacion
		aux_sum += readCalibrationMPU(ptrMPUAccel, elementCalibration);
 8001752:	78fb      	ldrb	r3, [r7, #3]
 8001754:	4619      	mov	r1, r3
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff ff86 	bl	8001668 <readCalibrationMPU>
 800175c:	4603      	mov	r3, r0
 800175e:	b21b      	sxth	r3, r3
 8001760:	17da      	asrs	r2, r3, #31
 8001762:	461c      	mov	r4, r3
 8001764:	4615      	mov	r5, r2
 8001766:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800176a:	eb12 0804 	adds.w	r8, r2, r4
 800176e:	eb43 0905 	adc.w	r9, r3, r5
 8001772:	e9c7 8906 	strd	r8, r9, [r7, #24]
		//Pausa
		delay_ms(1);
 8001776:	2001      	movs	r0, #1
 8001778:	f003 ff9c 	bl	80056b4 <delay_ms>
	for (int i = 0; i < num_samples; i++)
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	3301      	adds	r3, #1
 8001780:	617b      	str	r3, [r7, #20]
 8001782:	8a7b      	ldrh	r3, [r7, #18]
 8001784:	697a      	ldr	r2, [r7, #20]
 8001786:	429a      	cmp	r2, r3
 8001788:	dbe3      	blt.n	8001752 <calibrationMPU+0x2a>
	}
	//Promedio del eje medido
	 offset = aux_sum/num_samples;
 800178a:	8a7b      	ldrh	r3, [r7, #18]
 800178c:	2200      	movs	r2, #0
 800178e:	469a      	mov	sl, r3
 8001790:	4693      	mov	fp, r2
 8001792:	4652      	mov	r2, sl
 8001794:	465b      	mov	r3, fp
 8001796:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800179a:	f7ff fb9b 	bl	8000ed4 <__aeabi_ldivmod>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
 80017a2:	4610      	mov	r0, r2
 80017a4:	4619      	mov	r1, r3
 80017a6:	f7ff fb57 	bl	8000e58 <__aeabi_l2f>
 80017aa:	4603      	mov	r3, r0
 80017ac:	60fb      	str	r3, [r7, #12]
	//Retornar valor
	return offset;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	ee07 3a90 	vmov	s15, r3
}
 80017b4:	eeb0 0a67 	vmov.f32	s0, s15
 80017b8:	3720      	adds	r7, #32
 80017ba:	46bd      	mov	sp, r7
 80017bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080017c0 <getAngle>:


//Funcion para calcular el nuevo angulo de uno de los ejes del girsocopio
float getAngle(MPUAccel_Handler_t *ptrMPUAccel, MPUTimerSample_t *timer, float ang_init, uint8_t axis, int16_t offset_Axis)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b08a      	sub	sp, #40	; 0x28
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	60f8      	str	r0, [r7, #12]
 80017c8:	60b9      	str	r1, [r7, #8]
 80017ca:	ed87 0a01 	vstr	s0, [r7, #4]
 80017ce:	4611      	mov	r1, r2
 80017d0:	461a      	mov	r2, r3
 80017d2:	460b      	mov	r3, r1
 80017d4:	70fb      	strb	r3, [r7, #3]
 80017d6:	4613      	mov	r3, r2
 80017d8:	803b      	strh	r3, [r7, #0]
	//Lectura velocidad angular
	float w_Angular= readMPU(ptrMPUAccel, axis, offset_Axis);
 80017da:	f9b7 2000 	ldrsh.w	r2, [r7]
 80017de:	78fb      	ldrb	r3, [r7, #3]
 80017e0:	4619      	mov	r1, r3
 80017e2:	68f8      	ldr	r0, [r7, #12]
 80017e4:	f7ff fde4 	bl	80013b0 <readMPU>
 80017e8:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	//Calculo del tiempo trascurrido tras el ultima leida
	uint64_t time_now = getTicksMs();
 80017ec:	f003 ff54 	bl	8005698 <getTicksMs>
 80017f0:	e9c7 0106 	strd	r0, r1, [r7, #24]
	timer->delta_timer =  time_now - timer->timer_prev;
 80017f4:	8b39      	ldrh	r1, [r7, #24]
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017fc:	b293      	uxth	r3, r2
 80017fe:	1acb      	subs	r3, r1, r3
 8001800:	b29a      	uxth	r2, r3
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	811a      	strh	r2, [r3, #8]
	timer->timer_prev = time_now;
 8001806:	68b9      	ldr	r1, [r7, #8]
 8001808:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800180c:	e9c1 2300 	strd	r2, r3, [r1]
	//Calculo angulo
	float ang = ang_init + (w_Angular*timer->delta_timer)/1000;
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	891b      	ldrh	r3, [r3, #8]
 8001814:	ee07 3a90 	vmov	s15, r3
 8001818:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800181c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001820:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001824:	eddf 6a08 	vldr	s13, [pc, #32]	; 8001848 <getAngle+0x88>
 8001828:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800182c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001830:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001834:	edc7 7a05 	vstr	s15, [r7, #20]

	return ang;
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	ee07 3a90 	vmov	s15, r3
}
 800183e:	eeb0 0a67 	vmov.f32	s0, s15
 8001842:	3728      	adds	r7, #40	; 0x28
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	447a0000 	.word	0x447a0000

0800184c <updateDuttyMotor>:
#include <MotorDriver.h>


//Funcion para actualizar el dutty del pwm
void updateDuttyMotor(Motor_Handler_t *ptrMotorHandler,  float newValue)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	ed87 0a00 	vstr	s0, [r7]
		//Guardar valor del dutty
		ptrMotorHandler->configMotor.dutty = newValue;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	683a      	ldr	r2, [r7, #0]
 800185c:	639a      	str	r2, [r3, #56]	; 0x38
		//Actualizamos el valor del dutty
		updateDuttyCyclePercentageFloat(ptrMotorHandler->phandlerPWM, ptrMotorHandler->configMotor.dutty);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001868:	eeb0 0a67 	vmov.f32	s0, s15
 800186c:	4610      	mov	r0, r2
 800186e:	f003 fe95 	bl	800559c <updateDuttyCyclePercentageFloat>
}
 8001872:	bf00      	nop
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <updateDirMotor>:
		updateFrequencyTimer(ptrBTimerHandler, *(ptrMotorHandler->configMotor.frecuency));
		updateDuttyCyclePercentageFloat(ptrMotorHandler->phandlerPWM, ptrMotorHandler->configMotor.dutty);
}

void updateDirMotor(Motor_Handler_t *ptrMotorHandler)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	b082      	sub	sp, #8
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
		//Cambiar el valor de la direccion
		ptrMotorHandler->configMotor.dir = (~ptrMotorHandler->configMotor.dir)&(0x01);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001888:	f003 0301 	and.w	r3, r3, #1
 800188c:	2b00      	cmp	r3, #0
 800188e:	bf0c      	ite	eq
 8001890:	2301      	moveq	r3, #1
 8001892:	2300      	movne	r3, #0
 8001894:	b2db      	uxtb	r3, r3
 8001896:	461a      	mov	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		//Cambiamos la direccion del motor
		GPIO_writePin(ptrMotorHandler->phandlerGPIOIN, ptrMotorHandler->configMotor.dir&SET);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80018a8:	f003 0301 	and.w	r3, r3, #1
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	4619      	mov	r1, r3
 80018b0:	4610      	mov	r0, r2
 80018b2:	f003 f843 	bl	800493c <GPIO_writePin>
		statusPolarityPWM(ptrMotorHandler->phandlerPWM, ptrMotorHandler->configMotor.dir&SET);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80018c0:	f003 0301 	and.w	r3, r3, #1
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	4619      	mov	r1, r3
 80018c8:	4610      	mov	r0, r2
 80018ca:	f003 fda1 	bl	8005410 <statusPolarityPWM>
}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
	...

080018d8 <main>:
uint8_t commandComplete = 1;           //Bandera que indica si el comando esta completo
uint8_t counterRecepcion = 0;          //Variable para la posicion del arrelgo
char bufferRecepcion[64] = {0};        //Arreglo que almacena el comando ingresado

int main(void)
{
 80018d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018dc:	b084      	sub	sp, #16
 80018de:	af02      	add	r7, sp, #8
	//-----------------------Configuracion inicial del sistema---------------------------------
	//Incrementamos la velocidad de reloj del sistema

	uint8_t clock = CLOCK_SPEED_100MHZ;    //Velocidad de reloj entre 25 o 100 MHz
 80018e0:	2364      	movs	r3, #100	; 0x64
 80018e2:	71fb      	strb	r3, [r7, #7]
	configPLL(clock);
 80018e4:	79fb      	ldrb	r3, [r7, #7]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f003 fa72 	bl	8004dd0 <configPLL>
	//Realizamos la configuracuion inicial
	int_Hardware();
 80018ec:	f000 f9b2 	bl	8001c54 <int_Hardware>
	//Activamos el Systick
	config_SysTick_ms();
 80018f0:	f003 fe98 	bl	8005624 <config_SysTick_ms>
	//Activamos el punto flotante por medio del registro especifico
	SCB->CPACR |= 0xF <<20;
 80018f4:	4bba      	ldr	r3, [pc, #744]	; (8001be0 <main+0x308>)
 80018f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018fa:	4ab9      	ldr	r2, [pc, #740]	; (8001be0 <main+0x308>)
 80018fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001900:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	//Definimos la configuracion inicail del MCO1
	int_MCO2();
 8001904:	f000 fb74 	bl	8001ff0 <int_MCO2>

	//-----------------------Configuracion inicial de los Motores---------------------------------
	//Cargar configuracion de los motores
	GPIO_writePin (&handler_GPIO_MotorR_IN, SET);
 8001908:	2101      	movs	r1, #1
 800190a:	48b6      	ldr	r0, [pc, #728]	; (8001be4 <main+0x30c>)
 800190c:	f003 f816 	bl	800493c <GPIO_writePin>
	GPIO_writePin (&handler_GPIO_MotorL_IN, SET);
 8001910:	2101      	movs	r1, #1
 8001912:	48b5      	ldr	r0, [pc, #724]	; (8001be8 <main+0x310>)
 8001914:	f003 f812 	bl	800493c <GPIO_writePin>
	GPIO_writePin (&handler_GPIO_MotorR_EN, SET);
 8001918:	2101      	movs	r1, #1
 800191a:	48b4      	ldr	r0, [pc, #720]	; (8001bec <main+0x314>)
 800191c:	f003 f80e 	bl	800493c <GPIO_writePin>
	GPIO_writePin (&handler_GPIO_MotorL_EN, SET);
 8001920:	2101      	movs	r1, #1
 8001922:	48b3      	ldr	r0, [pc, #716]	; (8001bf0 <main+0x318>)
 8001924:	f003 f80a 	bl	800493c <GPIO_writePin>
	int_Config_Motor();
 8001928:	f000 fb80 	bl	800202c <int_Config_Motor>
	//Definimos el motor derecho para ser ejecutado
	handler_Motor_Execute = &handler_Motor_R;
 800192c:	4bb1      	ldr	r3, [pc, #708]	; (8001bf4 <main+0x31c>)
 800192e:	4ab2      	ldr	r2, [pc, #712]	; (8001bf8 <main+0x320>)
 8001930:	601a      	str	r2, [r3, #0]
	//Calculo inicial de parametro
	cm_L = ((PI*DL)/(100*Ce));  //[mm/cuentas]
 8001932:	4bb2      	ldr	r3, [pc, #712]	; (8001bfc <main+0x324>)
 8001934:	4ab2      	ldr	r2, [pc, #712]	; (8001c00 <main+0x328>)
 8001936:	601a      	str	r2, [r3, #0]
	cm_R =	((PI*DR)/(100*Ce));  //[mm/cuentas]
 8001938:	4bb2      	ldr	r3, [pc, #712]	; (8001c04 <main+0x32c>)
 800193a:	4ab3      	ldr	r2, [pc, #716]	; (8001c08 <main+0x330>)
 800193c:	601a      	str	r2, [r3, #0]

	//--------------------------Configuramos inicia el MPU----------------------
	//Configuracion MPU
	int_MPU();
 800193e:	f000 fb61 	bl	8002004 <int_MPU>
	//Calibracion del eje Z del giroscopio
	gyro_offset = calibrationMPU(&handler_MPUAccel_MPU6050, CAL_GYRO_Z);
 8001942:	2105      	movs	r1, #5
 8001944:	48b1      	ldr	r0, [pc, #708]	; (8001c0c <main+0x334>)
 8001946:	f7ff feef 	bl	8001728 <calibrationMPU>
 800194a:	eef0 7a40 	vmov.f32	s15, s0
 800194e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001952:	ee17 3a90 	vmov	r3, s15
 8001956:	b21a      	sxth	r2, r3
 8001958:	4bad      	ldr	r3, [pc, #692]	; (8001c10 <main+0x338>)
 800195a:	801a      	strh	r2, [r3, #0]


	while(1)
	{
		///Verificamos para ejecuta el comando ingresando
		if(commandComplete==1)
 800195c:	4bad      	ldr	r3, [pc, #692]	; (8001c14 <main+0x33c>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	2b01      	cmp	r3, #1
 8001962:	d106      	bne.n	8001972 <main+0x9a>
		{
			runCommand(bufferRecepcion);
 8001964:	48ac      	ldr	r0, [pc, #688]	; (8001c18 <main+0x340>)
 8001966:	f000 ff7f 	bl	8002868 <runCommand>
			//Reniciamos la variable
			commandComplete=0;
 800196a:	4baa      	ldr	r3, [pc, #680]	; (8001c14 <main+0x33c>)
 800196c:	2200      	movs	r2, #0
 800196e:	701a      	strb	r2, [r3, #0]
 8001970:	e000      	b.n	8001974 <main+0x9c>
		}
		else
		{ __NOP(); }
 8001972:	bf00      	nop
		//Calculo de odometry y aplicacion PID
		if(flag_count_odometry == 1)
 8001974:	4ba9      	ldr	r3, [pc, #676]	; (8001c1c <main+0x344>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	2b01      	cmp	r3, #1
 800197a:	f040 8126 	bne.w	8001bca <main+0x2f2>
		{
			//Calculo odometria
			distance_c = (handler_Motor_L.parametersMotor.distance+handler_Motor_L.parametersMotor.distance)/2;  	   //[mm]
 800197e:	4ba8      	ldr	r3, [pc, #672]	; (8001c20 <main+0x348>)
 8001980:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001984:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001988:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800198c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001990:	4ba4      	ldr	r3, [pc, #656]	; (8001c24 <main+0x34c>)
 8001992:	edc3 7a00 	vstr	s15, [r3]
			//w_angular_c = ((handler_Motor_R.parametersMotor.velocity-handler_Motor_L.parametersMotor.velocity)*100000)/b; //[rad/s]
			parameter_Posicion_Robot.xr_position = parameter_Posicion_Robot.xr_position + (distance_c*(cos(parameter_Posicion_Robot.phi_relativo)));        //[mm]
 8001996:	4ba4      	ldr	r3, [pc, #656]	; (8001c28 <main+0x350>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	4618      	mov	r0, r3
 800199c:	f7fe fdec 	bl	8000578 <__aeabi_f2d>
 80019a0:	4604      	mov	r4, r0
 80019a2:	460d      	mov	r5, r1
 80019a4:	4b9f      	ldr	r3, [pc, #636]	; (8001c24 <main+0x34c>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7fe fde5 	bl	8000578 <__aeabi_f2d>
 80019ae:	4680      	mov	r8, r0
 80019b0:	4689      	mov	r9, r1
 80019b2:	4b9d      	ldr	r3, [pc, #628]	; (8001c28 <main+0x350>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7fe fdde 	bl	8000578 <__aeabi_f2d>
 80019bc:	4602      	mov	r2, r0
 80019be:	460b      	mov	r3, r1
 80019c0:	ec43 2b10 	vmov	d0, r2, r3
 80019c4:	f009 fc3c 	bl	800b240 <cos>
 80019c8:	ec53 2b10 	vmov	r2, r3, d0
 80019cc:	4640      	mov	r0, r8
 80019ce:	4649      	mov	r1, r9
 80019d0:	f7fe fe2a 	bl	8000628 <__aeabi_dmul>
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
 80019d8:	4620      	mov	r0, r4
 80019da:	4629      	mov	r1, r5
 80019dc:	f7fe fc6e 	bl	80002bc <__adddf3>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	4610      	mov	r0, r2
 80019e6:	4619      	mov	r1, r3
 80019e8:	f7ff f916 	bl	8000c18 <__aeabi_d2f>
 80019ec:	4603      	mov	r3, r0
 80019ee:	4a8e      	ldr	r2, [pc, #568]	; (8001c28 <main+0x350>)
 80019f0:	6053      	str	r3, [r2, #4]
			parameter_Posicion_Robot.yr_position  = parameter_Posicion_Robot.yr_position  + (distance_c*(sin(parameter_Posicion_Robot.phi_relativo)));       //[mm]
 80019f2:	4b8d      	ldr	r3, [pc, #564]	; (8001c28 <main+0x350>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7fe fdbe 	bl	8000578 <__aeabi_f2d>
 80019fc:	4604      	mov	r4, r0
 80019fe:	460d      	mov	r5, r1
 8001a00:	4b88      	ldr	r3, [pc, #544]	; (8001c24 <main+0x34c>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7fe fdb7 	bl	8000578 <__aeabi_f2d>
 8001a0a:	4680      	mov	r8, r0
 8001a0c:	4689      	mov	r9, r1
 8001a0e:	4b86      	ldr	r3, [pc, #536]	; (8001c28 <main+0x350>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7fe fdb0 	bl	8000578 <__aeabi_f2d>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	ec43 2b10 	vmov	d0, r2, r3
 8001a20:	f009 fc62 	bl	800b2e8 <sin>
 8001a24:	ec53 2b10 	vmov	r2, r3, d0
 8001a28:	4640      	mov	r0, r8
 8001a2a:	4649      	mov	r1, r9
 8001a2c:	f7fe fdfc 	bl	8000628 <__aeabi_dmul>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	4620      	mov	r0, r4
 8001a36:	4629      	mov	r1, r5
 8001a38:	f7fe fc40 	bl	80002bc <__adddf3>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	460b      	mov	r3, r1
 8001a40:	4610      	mov	r0, r2
 8001a42:	4619      	mov	r1, r3
 8001a44:	f7ff f8e8 	bl	8000c18 <__aeabi_d2f>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	4a77      	ldr	r2, [pc, #476]	; (8001c28 <main+0x350>)
 8001a4c:	6093      	str	r3, [r2, #8]
			//Paso de c.relativa a c.globales
			parameter_Posicion_Robot.xg_position = parameter_Posicion_Robot.xg_position_inicial + parameter_Posicion_Robot.xr_position*cos_cal + parameter_Posicion_Robot.xr_position*sin_cal;
 8001a4e:	4b76      	ldr	r3, [pc, #472]	; (8001c28 <main+0x350>)
 8001a50:	ed93 7a03 	vldr	s14, [r3, #12]
 8001a54:	4b74      	ldr	r3, [pc, #464]	; (8001c28 <main+0x350>)
 8001a56:	edd3 6a01 	vldr	s13, [r3, #4]
 8001a5a:	4b74      	ldr	r3, [pc, #464]	; (8001c2c <main+0x354>)
 8001a5c:	edd3 7a00 	vldr	s15, [r3]
 8001a60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a68:	4b6f      	ldr	r3, [pc, #444]	; (8001c28 <main+0x350>)
 8001a6a:	edd3 6a01 	vldr	s13, [r3, #4]
 8001a6e:	4b70      	ldr	r3, [pc, #448]	; (8001c30 <main+0x358>)
 8001a70:	edd3 7a00 	vldr	s15, [r3]
 8001a74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a7c:	4b6a      	ldr	r3, [pc, #424]	; (8001c28 <main+0x350>)
 8001a7e:	edc3 7a05 	vstr	s15, [r3, #20]
			parameter_Posicion_Robot.yg_position = parameter_Posicion_Robot.yg_position_inicial - parameter_Posicion_Robot.xr_position*sin_cal + parameter_Posicion_Robot.yr_position*cos_cal;
 8001a82:	4b69      	ldr	r3, [pc, #420]	; (8001c28 <main+0x350>)
 8001a84:	ed93 7a04 	vldr	s14, [r3, #16]
 8001a88:	4b67      	ldr	r3, [pc, #412]	; (8001c28 <main+0x350>)
 8001a8a:	edd3 6a01 	vldr	s13, [r3, #4]
 8001a8e:	4b68      	ldr	r3, [pc, #416]	; (8001c30 <main+0x358>)
 8001a90:	edd3 7a00 	vldr	s15, [r3]
 8001a94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a98:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a9c:	4b62      	ldr	r3, [pc, #392]	; (8001c28 <main+0x350>)
 8001a9e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001aa2:	4b62      	ldr	r3, [pc, #392]	; (8001c2c <main+0x354>)
 8001aa4:	edd3 7a00 	vldr	s15, [r3]
 8001aa8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001aac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ab0:	4b5d      	ldr	r3, [pc, #372]	; (8001c28 <main+0x350>)
 8001ab2:	edc3 7a06 	vstr	s15, [r3, #24]
			//Convertimos el valor y imprimemos
			sprintf(bufferMsg,"%#.4f\t%#.4f\n", parameter_Posicion_Robot.xg_position , parameter_Posicion_Robot.yg_position);
 8001ab6:	4b5c      	ldr	r3, [pc, #368]	; (8001c28 <main+0x350>)
 8001ab8:	695b      	ldr	r3, [r3, #20]
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7fe fd5c 	bl	8000578 <__aeabi_f2d>
 8001ac0:	4604      	mov	r4, r0
 8001ac2:	460d      	mov	r5, r1
 8001ac4:	4b58      	ldr	r3, [pc, #352]	; (8001c28 <main+0x350>)
 8001ac6:	699b      	ldr	r3, [r3, #24]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7fe fd55 	bl	8000578 <__aeabi_f2d>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	e9cd 2300 	strd	r2, r3, [sp]
 8001ad6:	4622      	mov	r2, r4
 8001ad8:	462b      	mov	r3, r5
 8001ada:	4956      	ldr	r1, [pc, #344]	; (8001c34 <main+0x35c>)
 8001adc:	4856      	ldr	r0, [pc, #344]	; (8001c38 <main+0x360>)
 8001ade:	f005 f983 	bl	8006de8 <siprintf>
			writeMsgForTXE(&handler_USART_USB, bufferMsg);
 8001ae2:	4955      	ldr	r1, [pc, #340]	; (8001c38 <main+0x360>)
 8001ae4:	4855      	ldr	r0, [pc, #340]	; (8001c3c <main+0x364>)
 8001ae6:	f004 f8c5 	bl	8005c74 <writeMsgForTXE>
			//calculo a la distancia de la recta
			distance_punto_recta = (parameter_Posicion_Robot.xr_position - parameter_Posicion_Robot.yr_position)/R2;
 8001aea:	4b4f      	ldr	r3, [pc, #316]	; (8001c28 <main+0x350>)
 8001aec:	ed93 7a01 	vldr	s14, [r3, #4]
 8001af0:	4b4d      	ldr	r3, [pc, #308]	; (8001c28 <main+0x350>)
 8001af2:	edd3 7a02 	vldr	s15, [r3, #8]
 8001af6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001afa:	ee17 0a90 	vmov	r0, s15
 8001afe:	f7fe fd3b 	bl	8000578 <__aeabi_f2d>
 8001b02:	a333      	add	r3, pc, #204	; (adr r3, 8001bd0 <main+0x2f8>)
 8001b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b08:	f7fe feb8 	bl	800087c <__aeabi_ddiv>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	460b      	mov	r3, r1
 8001b10:	4610      	mov	r0, r2
 8001b12:	4619      	mov	r1, r3
 8001b14:	f7ff f880 	bl	8000c18 <__aeabi_d2f>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	4a49      	ldr	r2, [pc, #292]	; (8001c40 <main+0x368>)
 8001b1c:	6013      	str	r3, [r2, #0]

			//Convertirmos los valores de velocidad a porcentaje
			porVel_L = 590*(handler_Motor_L.parametersMotor.velocity) - 36.53;
 8001b1e:	4b40      	ldr	r3, [pc, #256]	; (8001c20 <main+0x348>)
 8001b20:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001b24:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8001c44 <main+0x36c>
 8001b28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b2c:	ee17 0a90 	vmov	r0, s15
 8001b30:	f7fe fd22 	bl	8000578 <__aeabi_f2d>
 8001b34:	a328      	add	r3, pc, #160	; (adr r3, 8001bd8 <main+0x300>)
 8001b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b3a:	f7fe fbbd 	bl	80002b8 <__aeabi_dsub>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	460b      	mov	r3, r1
 8001b42:	4610      	mov	r0, r2
 8001b44:	4619      	mov	r1, r3
 8001b46:	f7ff f867 	bl	8000c18 <__aeabi_d2f>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	4a3e      	ldr	r2, [pc, #248]	; (8001c48 <main+0x370>)
 8001b4e:	6013      	str	r3, [r2, #0]
			porVel_R = 590*(handler_Motor_R.parametersMotor.velocity) - 36.53;
 8001b50:	4b29      	ldr	r3, [pc, #164]	; (8001bf8 <main+0x320>)
 8001b52:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001b56:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001c44 <main+0x36c>
 8001b5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b5e:	ee17 0a90 	vmov	r0, s15
 8001b62:	f7fe fd09 	bl	8000578 <__aeabi_f2d>
 8001b66:	a31c      	add	r3, pc, #112	; (adr r3, 8001bd8 <main+0x300>)
 8001b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b6c:	f7fe fba4 	bl	80002b8 <__aeabi_dsub>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	4610      	mov	r0, r2
 8001b76:	4619      	mov	r1, r3
 8001b78:	f7ff f84e 	bl	8000c18 <__aeabi_d2f>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	4a33      	ldr	r2, [pc, #204]	; (8001c4c <main+0x374>)
 8001b80:	6013      	str	r3, [r2, #0]
			//Aplicamos el PID
			PID(&handler_Motor_L.parametersMotor.parametersPID,setpoint_dutty,porVel_L);
 8001b82:	4b33      	ldr	r3, [pc, #204]	; (8001c50 <main+0x378>)
 8001b84:	edd3 7a00 	vldr	s15, [r3]
 8001b88:	4b2f      	ldr	r3, [pc, #188]	; (8001c48 <main+0x370>)
 8001b8a:	ed93 7a00 	vldr	s14, [r3]
 8001b8e:	eef0 0a47 	vmov.f32	s1, s14
 8001b92:	eeb0 0a67 	vmov.f32	s0, s15
 8001b96:	4822      	ldr	r0, [pc, #136]	; (8001c20 <main+0x348>)
 8001b98:	f001 f8ea 	bl	8002d70 <PID>
			PID(&handler_Motor_R.parametersMotor.parametersPID,setpoint_dutty,porVel_R);
 8001b9c:	4b2c      	ldr	r3, [pc, #176]	; (8001c50 <main+0x378>)
 8001b9e:	edd3 7a00 	vldr	s15, [r3]
 8001ba2:	4b2a      	ldr	r3, [pc, #168]	; (8001c4c <main+0x374>)
 8001ba4:	ed93 7a00 	vldr	s14, [r3]
 8001ba8:	eef0 0a47 	vmov.f32	s1, s14
 8001bac:	eeb0 0a67 	vmov.f32	s0, s15
 8001bb0:	4811      	ldr	r0, [pc, #68]	; (8001bf8 <main+0x320>)
 8001bb2:	f001 f8dd 	bl	8002d70 <PID>
			//Correccion del dutty
			correction(&handler_Motor_L);
 8001bb6:	481a      	ldr	r0, [pc, #104]	; (8001c20 <main+0x348>)
 8001bb8:	f001 f92e 	bl	8002e18 <correction>
			correction(&handler_Motor_R);
 8001bbc:	480e      	ldr	r0, [pc, #56]	; (8001bf8 <main+0x320>)
 8001bbe:	f001 f92b 	bl	8002e18 <correction>
			//Restablecemos valores
			flag_count_odometry = 0;
 8001bc2:	4b16      	ldr	r3, [pc, #88]	; (8001c1c <main+0x344>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	701a      	strb	r2, [r3, #0]
 8001bc8:	e6c8      	b.n	800195c <main+0x84>
		}
		else
		{ __NOP(); }
 8001bca:	bf00      	nop
		if(commandComplete==1)
 8001bcc:	e6c6      	b.n	800195c <main+0x84>
 8001bce:	bf00      	nop
 8001bd0:	667f055a 	.word	0x667f055a
 8001bd4:	3ff6a09e 	.word	0x3ff6a09e
 8001bd8:	0a3d70a4 	.word	0x0a3d70a4
 8001bdc:	404243d7 	.word	0x404243d7
 8001be0:	e000ed00 	.word	0xe000ed00
 8001be4:	200002ec 	.word	0x200002ec
 8001be8:	20000368 	.word	0x20000368
 8001bec:	200002f8 	.word	0x200002f8
 8001bf0:	20000374 	.word	0x20000374
 8001bf4:	20000494 	.word	0x20000494
 8001bf8:	20000310 	.word	0x20000310
 8001bfc:	20000488 	.word	0x20000488
 8001c00:	40105fa7 	.word	0x40105fa7
 8001c04:	2000048c 	.word	0x2000048c
 8001c08:	400facee 	.word	0x400facee
 8001c0c:	20000274 	.word	0x20000274
 8001c10:	200003fc 	.word	0x200003fc
 8001c14:	20000010 	.word	0x20000010
 8001c18:	200004bc 	.word	0x200004bc
 8001c1c:	20000484 	.word	0x20000484
 8001c20:	2000038c 	.word	0x2000038c
 8001c24:	20000490 	.word	0x20000490
 8001c28:	20000448 	.word	0x20000448
 8001c2c:	20000478 	.word	0x20000478
 8001c30:	2000047c 	.word	0x2000047c
 8001c34:	0800c880 	.word	0x0800c880
 8001c38:	200002a0 	.word	0x200002a0
 8001c3c:	20000294 	.word	0x20000294
 8001c40:	200004b0 	.word	0x200004b0
 8001c44:	44138000 	.word	0x44138000
 8001c48:	200004a0 	.word	0x200004a0
 8001c4c:	200004a4 	.word	0x200004a4
 8001c50:	20000440 	.word	0x20000440

08001c54 <int_Hardware>:



//------------------------------Inicio Configuracion del microcontrolador------------------------------------------
void int_Hardware(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af02      	add	r7, sp, #8
	//-------------------------PIN_MCO2--------------------------------
	//---------------PIN: PC9----------------
	//------------AF0: MCO_2----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MCO2.pGPIOx = GPIOC;
 8001c5a:	4bae      	ldr	r3, [pc, #696]	; (8001f14 <int_Hardware+0x2c0>)
 8001c5c:	4aae      	ldr	r2, [pc, #696]	; (8001f18 <int_Hardware+0x2c4>)
 8001c5e:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MCO2.GPIO_PinConfig.GPIO_PinNumber = PIN_9; 						//PIN_x, 0-15
 8001c60:	4bac      	ldr	r3, [pc, #688]	; (8001f14 <int_Hardware+0x2c0>)
 8001c62:	2209      	movs	r2, #9
 8001c64:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MCO2, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8001c66:	2300      	movs	r3, #0
 8001c68:	9301      	str	r3, [sp, #4]
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	9300      	str	r3, [sp, #0]
 8001c6e:	2301      	movs	r3, #1
 8001c70:	2200      	movs	r2, #0
 8001c72:	2102      	movs	r1, #2
 8001c74:	48a7      	ldr	r0, [pc, #668]	; (8001f14 <int_Hardware+0x2c0>)
 8001c76:	f002 fd15 	bl	80046a4 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MCO2);
 8001c7a:	48a6      	ldr	r0, [pc, #664]	; (8001f14 <int_Hardware+0x2c0>)
 8001c7c:	f002 fd34 	bl	80046e8 <GPIO_Config>
	//-------------------Inicio de Configuracion GPIOx-----------------------

	//---------------------------BlinkyLed--------------------------------
	//---------------PIN: PA5----------------
	//Definimos el periferico GPIOx a usar.
	handler_BlinkyPin.pGPIOx = GPIOA;
 8001c80:	4ba6      	ldr	r3, [pc, #664]	; (8001f1c <int_Hardware+0x2c8>)
 8001c82:	4aa7      	ldr	r2, [pc, #668]	; (8001f20 <int_Hardware+0x2cc>)
 8001c84:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_BlinkyPin.GPIO_PinConfig.GPIO_PinNumber = PIN_5; 						//PIN_x, 0-15
 8001c86:	4ba5      	ldr	r3, [pc, #660]	; (8001f1c <int_Hardware+0x2c8>)
 8001c88:	2205      	movs	r2, #5
 8001c8a:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_BlinkyPin, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	9301      	str	r3, [sp, #4]
 8001c90:	2300      	movs	r3, #0
 8001c92:	9300      	str	r3, [sp, #0]
 8001c94:	2301      	movs	r3, #1
 8001c96:	2200      	movs	r2, #0
 8001c98:	2101      	movs	r1, #1
 8001c9a:	48a0      	ldr	r0, [pc, #640]	; (8001f1c <int_Hardware+0x2c8>)
 8001c9c:	f002 fd02 	bl	80046a4 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_BlinkyPin);
 8001ca0:	489e      	ldr	r0, [pc, #632]	; (8001f1c <int_Hardware+0x2c8>)
 8001ca2:	f002 fd21 	bl	80046e8 <GPIO_Config>

	//---------------------------USART--------------------------------
	//---------------PIN: PA9----------------
	//------------AF7: USART1_TX----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_USB_TX.pGPIOx = GPIOA;
 8001ca6:	4b9f      	ldr	r3, [pc, #636]	; (8001f24 <int_Hardware+0x2d0>)
 8001ca8:	4a9d      	ldr	r2, [pc, #628]	; (8001f20 <int_Hardware+0x2cc>)
 8001caa:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_USB_TX.GPIO_PinConfig.GPIO_PinNumber = PIN_9; 						//PIN_x, 0-15
 8001cac:	4b9d      	ldr	r3, [pc, #628]	; (8001f24 <int_Hardware+0x2d0>)
 8001cae:	2209      	movs	r2, #9
 8001cb0:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_USB_TX, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF7);
 8001cb2:	2307      	movs	r3, #7
 8001cb4:	9301      	str	r3, [sp, #4]
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	9300      	str	r3, [sp, #0]
 8001cba:	2301      	movs	r3, #1
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	2102      	movs	r1, #2
 8001cc0:	4898      	ldr	r0, [pc, #608]	; (8001f24 <int_Hardware+0x2d0>)
 8001cc2:	f002 fcef 	bl	80046a4 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_USB_TX);
 8001cc6:	4897      	ldr	r0, [pc, #604]	; (8001f24 <int_Hardware+0x2d0>)
 8001cc8:	f002 fd0e 	bl	80046e8 <GPIO_Config>

	//---------------PIN: PA10----------------
	//------------AF7: USART1_RX----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_USB_RX.pGPIOx = GPIOA;
 8001ccc:	4b96      	ldr	r3, [pc, #600]	; (8001f28 <int_Hardware+0x2d4>)
 8001cce:	4a94      	ldr	r2, [pc, #592]	; (8001f20 <int_Hardware+0x2cc>)
 8001cd0:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utiliza
	handler_GPIO_USB_RX.GPIO_PinConfig.GPIO_PinNumber = PIN_10; 						//PIN_x, 0-15
 8001cd2:	4b95      	ldr	r3, [pc, #596]	; (8001f28 <int_Hardware+0x2d4>)
 8001cd4:	220a      	movs	r2, #10
 8001cd6:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_USB_RX, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF7);
 8001cd8:	2307      	movs	r3, #7
 8001cda:	9301      	str	r3, [sp, #4]
 8001cdc:	2300      	movs	r3, #0
 8001cde:	9300      	str	r3, [sp, #0]
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	2102      	movs	r1, #2
 8001ce6:	4890      	ldr	r0, [pc, #576]	; (8001f28 <int_Hardware+0x2d4>)
 8001ce8:	f002 fcdc 	bl	80046a4 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_USB_RX);
 8001cec:	488e      	ldr	r0, [pc, #568]	; (8001f28 <int_Hardware+0x2d4>)
 8001cee:	f002 fcfb 	bl	80046e8 <GPIO_Config>
	//---------------------------Motor Derecho--------------------------------
	//----------------------PWM--------------------
	//---------------PIN: PA0----------------
	//------------AF2: TIM5_CH1----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorR.pGPIOx = GPIOA;
 8001cf2:	4b8e      	ldr	r3, [pc, #568]	; (8001f2c <int_Hardware+0x2d8>)
 8001cf4:	4a8a      	ldr	r2, [pc, #552]	; (8001f20 <int_Hardware+0x2cc>)
 8001cf6:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorR.GPIO_PinConfig.GPIO_PinNumber = PIN_0; 						//PIN_x, 0-15
 8001cf8:	4b8c      	ldr	r3, [pc, #560]	; (8001f2c <int_Hardware+0x2d8>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorR, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF2);
 8001cfe:	2302      	movs	r3, #2
 8001d00:	9301      	str	r3, [sp, #4]
 8001d02:	2300      	movs	r3, #0
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	2301      	movs	r3, #1
 8001d08:	2200      	movs	r2, #0
 8001d0a:	2102      	movs	r1, #2
 8001d0c:	4887      	ldr	r0, [pc, #540]	; (8001f2c <int_Hardware+0x2d8>)
 8001d0e:	f002 fcc9 	bl	80046a4 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorR);
 8001d12:	4886      	ldr	r0, [pc, #536]	; (8001f2c <int_Hardware+0x2d8>)
 8001d14:	f002 fce8 	bl	80046e8 <GPIO_Config>
	//---------------Direccion--------------------
	//---------------PIN: PC12----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorR_IN.pGPIOx = GPIOC;
 8001d18:	4b85      	ldr	r3, [pc, #532]	; (8001f30 <int_Hardware+0x2dc>)
 8001d1a:	4a7f      	ldr	r2, [pc, #508]	; (8001f18 <int_Hardware+0x2c4>)
 8001d1c:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorR_IN.GPIO_PinConfig.GPIO_PinNumber = PIN_12; 						//PIN_x, 0-15
 8001d1e:	4b84      	ldr	r3, [pc, #528]	; (8001f30 <int_Hardware+0x2dc>)
 8001d20:	220c      	movs	r2, #12
 8001d22:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorR_IN, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8001d24:	2300      	movs	r3, #0
 8001d26:	9301      	str	r3, [sp, #4]
 8001d28:	2300      	movs	r3, #0
 8001d2a:	9300      	str	r3, [sp, #0]
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	2200      	movs	r2, #0
 8001d30:	2101      	movs	r1, #1
 8001d32:	487f      	ldr	r0, [pc, #508]	; (8001f30 <int_Hardware+0x2dc>)
 8001d34:	f002 fcb6 	bl	80046a4 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorR_IN);
 8001d38:	487d      	ldr	r0, [pc, #500]	; (8001f30 <int_Hardware+0x2dc>)
 8001d3a:	f002 fcd5 	bl	80046e8 <GPIO_Config>
	//------------Enable------------------------
	//---------------PIN: PC10----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorR_EN.pGPIOx = GPIOC;
 8001d3e:	4b7d      	ldr	r3, [pc, #500]	; (8001f34 <int_Hardware+0x2e0>)
 8001d40:	4a75      	ldr	r2, [pc, #468]	; (8001f18 <int_Hardware+0x2c4>)
 8001d42:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorR_EN.GPIO_PinConfig.GPIO_PinNumber = PIN_10; 						//PIN_x, 0-15
 8001d44:	4b7b      	ldr	r3, [pc, #492]	; (8001f34 <int_Hardware+0x2e0>)
 8001d46:	220a      	movs	r2, #10
 8001d48:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorR_EN, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	9301      	str	r3, [sp, #4]
 8001d4e:	2300      	movs	r3, #0
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	2301      	movs	r3, #1
 8001d54:	2200      	movs	r2, #0
 8001d56:	2101      	movs	r1, #1
 8001d58:	4876      	ldr	r0, [pc, #472]	; (8001f34 <int_Hardware+0x2e0>)
 8001d5a:	f002 fca3 	bl	80046a4 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorR_EN);
 8001d5e:	4875      	ldr	r0, [pc, #468]	; (8001f34 <int_Hardware+0x2e0>)
 8001d60:	f002 fcc2 	bl	80046e8 <GPIO_Config>
	//---------------------------Motor Izquierdo--------------------------------
	//----------------------PWM--------------------
	//---------------PIN: PA1----------------
	//------------AF2: TIM5_CH2----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorL.pGPIOx = GPIOA;
 8001d64:	4b74      	ldr	r3, [pc, #464]	; (8001f38 <int_Hardware+0x2e4>)
 8001d66:	4a6e      	ldr	r2, [pc, #440]	; (8001f20 <int_Hardware+0x2cc>)
 8001d68:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorL.GPIO_PinConfig.GPIO_PinNumber = PIN_1; 						//PIN_x, 0-15
 8001d6a:	4b73      	ldr	r3, [pc, #460]	; (8001f38 <int_Hardware+0x2e4>)
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorL, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF2);
 8001d70:	2302      	movs	r3, #2
 8001d72:	9301      	str	r3, [sp, #4]
 8001d74:	2300      	movs	r3, #0
 8001d76:	9300      	str	r3, [sp, #0]
 8001d78:	2301      	movs	r3, #1
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	2102      	movs	r1, #2
 8001d7e:	486e      	ldr	r0, [pc, #440]	; (8001f38 <int_Hardware+0x2e4>)
 8001d80:	f002 fc90 	bl	80046a4 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorL);
 8001d84:	486c      	ldr	r0, [pc, #432]	; (8001f38 <int_Hardware+0x2e4>)
 8001d86:	f002 fcaf 	bl	80046e8 <GPIO_Config>
	//---------------Direccion--------------------
	//---------------PIN: PD2----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorL_IN.pGPIOx = GPIOD;
 8001d8a:	4b6c      	ldr	r3, [pc, #432]	; (8001f3c <int_Hardware+0x2e8>)
 8001d8c:	4a6c      	ldr	r2, [pc, #432]	; (8001f40 <int_Hardware+0x2ec>)
 8001d8e:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorL_IN.GPIO_PinConfig.GPIO_PinNumber = PIN_2; 						//PIN_x, 0-15
 8001d90:	4b6a      	ldr	r3, [pc, #424]	; (8001f3c <int_Hardware+0x2e8>)
 8001d92:	2202      	movs	r2, #2
 8001d94:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorL_IN, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8001d96:	2300      	movs	r3, #0
 8001d98:	9301      	str	r3, [sp, #4]
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	9300      	str	r3, [sp, #0]
 8001d9e:	2301      	movs	r3, #1
 8001da0:	2200      	movs	r2, #0
 8001da2:	2101      	movs	r1, #1
 8001da4:	4865      	ldr	r0, [pc, #404]	; (8001f3c <int_Hardware+0x2e8>)
 8001da6:	f002 fc7d 	bl	80046a4 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorL_IN);
 8001daa:	4864      	ldr	r0, [pc, #400]	; (8001f3c <int_Hardware+0x2e8>)
 8001dac:	f002 fc9c 	bl	80046e8 <GPIO_Config>
	//------------Enable------------------------
	//---------------PIN: PC11----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorL_EN.pGPIOx = GPIOC;
 8001db0:	4b64      	ldr	r3, [pc, #400]	; (8001f44 <int_Hardware+0x2f0>)
 8001db2:	4a59      	ldr	r2, [pc, #356]	; (8001f18 <int_Hardware+0x2c4>)
 8001db4:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorL_EN.GPIO_PinConfig.GPIO_PinNumber = PIN_11; 						//PIN_x, 0-15
 8001db6:	4b63      	ldr	r3, [pc, #396]	; (8001f44 <int_Hardware+0x2f0>)
 8001db8:	220b      	movs	r2, #11
 8001dba:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorL_EN, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	9301      	str	r3, [sp, #4]
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	9300      	str	r3, [sp, #0]
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	2101      	movs	r1, #1
 8001dca:	485e      	ldr	r0, [pc, #376]	; (8001f44 <int_Hardware+0x2f0>)
 8001dcc:	f002 fc6a 	bl	80046a4 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorL_EN);
 8001dd0:	485c      	ldr	r0, [pc, #368]	; (8001f44 <int_Hardware+0x2f0>)
 8001dd2:	f002 fc89 	bl	80046e8 <GPIO_Config>

	//---------------------------I2C--------------------------------
	//---------------PIN: PB8----------------
	//------------AF4: I2C1_SCL----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_SCL_MPU6050.pGPIOx = GPIOB;
 8001dd6:	4b5c      	ldr	r3, [pc, #368]	; (8001f48 <int_Hardware+0x2f4>)
 8001dd8:	4a5c      	ldr	r2, [pc, #368]	; (8001f4c <int_Hardware+0x2f8>)
 8001dda:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_SCL_MPU6050.GPIO_PinConfig.GPIO_PinNumber = PIN_8; 						//PIN_x, 0-15
 8001ddc:	4b5a      	ldr	r3, [pc, #360]	; (8001f48 <int_Hardware+0x2f4>)
 8001dde:	2208      	movs	r2, #8
 8001de0:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_SCL_MPU6050, GPIO_MODE_ALTFN, GPIO_OTYPER_OPENDRAIN, GPIO_OSPEEDR_FAST, GPIO_PUPDR_NOTHING, AF4);
 8001de2:	2304      	movs	r3, #4
 8001de4:	9301      	str	r3, [sp, #4]
 8001de6:	2300      	movs	r3, #0
 8001de8:	9300      	str	r3, [sp, #0]
 8001dea:	2302      	movs	r3, #2
 8001dec:	2201      	movs	r2, #1
 8001dee:	2102      	movs	r1, #2
 8001df0:	4855      	ldr	r0, [pc, #340]	; (8001f48 <int_Hardware+0x2f4>)
 8001df2:	f002 fc57 	bl	80046a4 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_SCL_MPU6050);
 8001df6:	4854      	ldr	r0, [pc, #336]	; (8001f48 <int_Hardware+0x2f4>)
 8001df8:	f002 fc76 	bl	80046e8 <GPIO_Config>

	//---------------PIN: PB9----------------
	//------------AF4: I2C1_SDA----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_SDA_MPU6050.pGPIOx = GPIOB;
 8001dfc:	4b54      	ldr	r3, [pc, #336]	; (8001f50 <int_Hardware+0x2fc>)
 8001dfe:	4a53      	ldr	r2, [pc, #332]	; (8001f4c <int_Hardware+0x2f8>)
 8001e00:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_SDA_MPU6050.GPIO_PinConfig.GPIO_PinNumber = PIN_9; 						//PIN_x, 0-15
 8001e02:	4b53      	ldr	r3, [pc, #332]	; (8001f50 <int_Hardware+0x2fc>)
 8001e04:	2209      	movs	r2, #9
 8001e06:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_SDA_MPU6050, GPIO_MODE_ALTFN, GPIO_OTYPER_OPENDRAIN, GPIO_OSPEEDR_FAST, GPIO_PUPDR_NOTHING, AF4);
 8001e08:	2304      	movs	r3, #4
 8001e0a:	9301      	str	r3, [sp, #4]
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	9300      	str	r3, [sp, #0]
 8001e10:	2302      	movs	r3, #2
 8001e12:	2201      	movs	r2, #1
 8001e14:	2102      	movs	r1, #2
 8001e16:	484e      	ldr	r0, [pc, #312]	; (8001f50 <int_Hardware+0x2fc>)
 8001e18:	f002 fc44 	bl	80046a4 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_SDA_MPU6050);
 8001e1c:	484c      	ldr	r0, [pc, #304]	; (8001f50 <int_Hardware+0x2fc>)
 8001e1e:	f002 fc63 	bl	80046e8 <GPIO_Config>

	//-------------------Inicio de Configuracion USARTx-----------------------

	//---------------USART1----------------
	//Definimos el periferico USARTx a utilizar
	handler_USART_USB.ptrUSARTx = USART1;
 8001e22:	4b4c      	ldr	r3, [pc, #304]	; (8001f54 <int_Hardware+0x300>)
 8001e24:	4a4c      	ldr	r2, [pc, #304]	; (8001f58 <int_Hardware+0x304>)
 8001e26:	609a      	str	r2, [r3, #8]
	//Definimos la configuracion del USART seleccionado
	handler_USART_USB.USART_Config.USART_mode = USART_MODE_RXTX;           //USART_MODE_x  x-> TX, RX, RXTX, DISABLE
 8001e28:	4b4a      	ldr	r3, [pc, #296]	; (8001f54 <int_Hardware+0x300>)
 8001e2a:	2202      	movs	r2, #2
 8001e2c:	701a      	strb	r2, [r3, #0]
	handler_USART_USB.USART_Config.USART_baudrate = USART_BAUDRATE_19200;  //USART_BAUDRATE_x  x->9600, 19200, 115200
 8001e2e:	4b49      	ldr	r3, [pc, #292]	; (8001f54 <int_Hardware+0x300>)
 8001e30:	2201      	movs	r2, #1
 8001e32:	705a      	strb	r2, [r3, #1]
	handler_USART_USB.USART_Config.USART_parity= USART_PARITY_NONE;       //USART_PARITY_x   x->NONE, ODD, EVEN
 8001e34:	4b47      	ldr	r3, [pc, #284]	; (8001f54 <int_Hardware+0x300>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	709a      	strb	r2, [r3, #2]
	handler_USART_USB.USART_Config.USART_stopbits=USART_STOPBIT_1;         //USART_STOPBIT_x  x->1, 0_5, 2, 1_5
 8001e3a:	4b46      	ldr	r3, [pc, #280]	; (8001f54 <int_Hardware+0x300>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	70da      	strb	r2, [r3, #3]
	handler_USART_USB.USART_Config.USART_enableIntRX = USART_RX_INTERRUP_ENABLE;   //USART_RX_INTERRUP_x  x-> DISABLE, ENABLE
 8001e40:	4b44      	ldr	r3, [pc, #272]	; (8001f54 <int_Hardware+0x300>)
 8001e42:	2201      	movs	r2, #1
 8001e44:	711a      	strb	r2, [r3, #4]
	handler_USART_USB.USART_Config.USART_enableIntTX = USART_TX_INTERRUP_ENABLE;   //USART_TX_INTERRUP_x  x-> DISABLE, ENABLE
 8001e46:	4b43      	ldr	r3, [pc, #268]	; (8001f54 <int_Hardware+0x300>)
 8001e48:	2201      	movs	r2, #1
 8001e4a:	715a      	strb	r2, [r3, #5]
	//Cargamos la configuracion del USART especifico
	USART_Config(&handler_USART_USB);
 8001e4c:	4841      	ldr	r0, [pc, #260]	; (8001f54 <int_Hardware+0x300>)
 8001e4e:	f003 fca5 	bl	800579c <USART_Config>

	//-------------------Inicio de Configuracion TIMx-----------------------

	//---------------TIM2----------------
	//Definimos el TIMx a usar
	handler_BlinkyTimer.ptrTIMx = TIM2;
 8001e52:	4b42      	ldr	r3, [pc, #264]	; (8001f5c <int_Hardware+0x308>)
 8001e54:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e58:	60da      	str	r2, [r3, #12]
	//Definimos la configuracion del TIMER seleccionado
	handler_BlinkyTimer.TIMx_Config.TIMx_periodcnt = BTIMER_PCNT_1ms; //BTIMER_PCNT_xus x->10,100/ BTIMER_PCNT_1ms
 8001e5a:	4b40      	ldr	r3, [pc, #256]	; (8001f5c <int_Hardware+0x308>)
 8001e5c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e60:	805a      	strh	r2, [r3, #2]
	handler_BlinkyTimer.TIMx_Config.TIMx_mode = BTIMER_MODE_UP; // BTIMER_MODE_x x->UP, DOWN
 8001e62:	4b3e      	ldr	r3, [pc, #248]	; (8001f5c <int_Hardware+0x308>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	701a      	strb	r2, [r3, #0]
	handler_BlinkyTimer.TIMx_Config.TIMX_period = 250;//Al definir 10us,100us el valor un multiplo de ellos, si es 1ms el valor es en ms
 8001e68:	4b3c      	ldr	r3, [pc, #240]	; (8001f5c <int_Hardware+0x308>)
 8001e6a:	22fa      	movs	r2, #250	; 0xfa
 8001e6c:	605a      	str	r2, [r3, #4]
	handler_BlinkyTimer.TIMx_Config.TIMx_interruptEnable = INTERRUPTION_ENABLE; //INTERRUPTION_x  x->DISABLE, ENABLE
 8001e6e:	4b3b      	ldr	r3, [pc, #236]	; (8001f5c <int_Hardware+0x308>)
 8001e70:	2201      	movs	r2, #1
 8001e72:	721a      	strb	r2, [r3, #8]
	//Cargamos la configuracion del TIMER especifico
	BasicTimer_Config(&handler_BlinkyTimer);
 8001e74:	4839      	ldr	r0, [pc, #228]	; (8001f5c <int_Hardware+0x308>)
 8001e76:	f001 f9f1 	bl	800325c <BasicTimer_Config>

	//---------------TIM3----------------
	//Definimos el TIMx a usar
	handler_TIMER_Sampling.ptrTIMx = TIM3;
 8001e7a:	4b39      	ldr	r3, [pc, #228]	; (8001f60 <int_Hardware+0x30c>)
 8001e7c:	4a39      	ldr	r2, [pc, #228]	; (8001f64 <int_Hardware+0x310>)
 8001e7e:	60da      	str	r2, [r3, #12]
	//Definimos la configuracion del TIMER seleccionado
	handler_TIMER_Sampling.TIMx_Config.TIMx_periodcnt = BTIMER_PCNT_1ms; //BTIMER_PCNT_xus x->10,100/ BTIMER_PCNT_1ms
 8001e80:	4b37      	ldr	r3, [pc, #220]	; (8001f60 <int_Hardware+0x30c>)
 8001e82:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e86:	805a      	strh	r2, [r3, #2]
	handler_TIMER_Sampling.TIMx_Config.TIMx_mode = BTIMER_MODE_UP; // BTIMER_MODE_x x->UP, DOWN
 8001e88:	4b35      	ldr	r3, [pc, #212]	; (8001f60 <int_Hardware+0x30c>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	701a      	strb	r2, [r3, #0]
	handler_TIMER_Sampling.TIMx_Config.TIMX_period = 20;   //Al definir 10us,100us el valor un multiplo de ellos, si es 1ms el valor es en ms
 8001e8e:	4b34      	ldr	r3, [pc, #208]	; (8001f60 <int_Hardware+0x30c>)
 8001e90:	2214      	movs	r2, #20
 8001e92:	605a      	str	r2, [r3, #4]
	handler_TIMER_Sampling.TIMx_Config.TIMx_interruptEnable = INTERRUPTION_DISABLE; //INTERRUPTION_x  x->DISABLE, ENABLE
 8001e94:	4b32      	ldr	r3, [pc, #200]	; (8001f60 <int_Hardware+0x30c>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	721a      	strb	r2, [r3, #8]
	//Cargamos la configuracion del TIMER especifico
	BasicTimer_Config(&handler_TIMER_Sampling);
 8001e9a:	4831      	ldr	r0, [pc, #196]	; (8001f60 <int_Hardware+0x30c>)
 8001e9c:	f001 f9de 	bl	800325c <BasicTimer_Config>

	//---------------TIM5----------------
	//Definimos el TIMx a usar
	handler_TIMER_Motor.ptrTIMx = TIM5;
 8001ea0:	4b31      	ldr	r3, [pc, #196]	; (8001f68 <int_Hardware+0x314>)
 8001ea2:	4a32      	ldr	r2, [pc, #200]	; (8001f6c <int_Hardware+0x318>)
 8001ea4:	60da      	str	r2, [r3, #12]
	//Definimos la configuracion del TIMER seleccionado
	handler_TIMER_Motor.TIMx_Config.TIMx_periodcnt = BTIMER_PCNT_10us; //BTIMER_PCNT_xus x->10,100/ BTIMER_PCNT_1ms
 8001ea6:	4b30      	ldr	r3, [pc, #192]	; (8001f68 <int_Hardware+0x314>)
 8001ea8:	220a      	movs	r2, #10
 8001eaa:	805a      	strh	r2, [r3, #2]
	handler_TIMER_Motor.TIMx_Config.TIMx_mode = BTIMER_MODE_UP; // BTIMER_MODE_x x->UP, DOWN
 8001eac:	4b2e      	ldr	r3, [pc, #184]	; (8001f68 <int_Hardware+0x314>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	701a      	strb	r2, [r3, #0]
	handler_TIMER_Motor.TIMx_Config.TIMX_period = 100;//Al definir 10us,100us el valor un multiplo de ellos, si es 1ms el valor es en ms
 8001eb2:	4b2d      	ldr	r3, [pc, #180]	; (8001f68 <int_Hardware+0x314>)
 8001eb4:	2264      	movs	r2, #100	; 0x64
 8001eb6:	605a      	str	r2, [r3, #4]
	handler_TIMER_Motor.TIMx_Config.TIMx_interruptEnable = INTERRUPTION_DISABLE; //INTERRUPTION_x  x->DISABLE, ENABLE
 8001eb8:	4b2b      	ldr	r3, [pc, #172]	; (8001f68 <int_Hardware+0x314>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	721a      	strb	r2, [r3, #8]
	//Cargamos la configuracion del TIMER especifico
	BasicTimer_Config(&handler_TIMER_Motor);
 8001ebe:	482a      	ldr	r0, [pc, #168]	; (8001f68 <int_Hardware+0x314>)
 8001ec0:	f001 f9cc 	bl	800325c <BasicTimer_Config>

	//-------------------Inicio de Configuracion EXTIx -----------------------

	//---------------PIN: PC1----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_FotoR.pGPIOx = GPIOC;
 8001ec4:	4b2a      	ldr	r3, [pc, #168]	; (8001f70 <int_Hardware+0x31c>)
 8001ec6:	4a14      	ldr	r2, [pc, #80]	; (8001f18 <int_Hardware+0x2c4>)
 8001ec8:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_FotoR.GPIO_PinConfig.GPIO_PinNumber = PIN_1;
 8001eca:	4b29      	ldr	r3, [pc, #164]	; (8001f70 <int_Hardware+0x31c>)
 8001ecc:	2201      	movs	r2, #1
 8001ece:	701a      	strb	r2, [r3, #0]
	//Definimos la posicion del elemento pGIOHandler.
	 handler_EXTI_FotoR.pGPIOHandler = &handler_GPIO_FotoR;
 8001ed0:	4b28      	ldr	r3, [pc, #160]	; (8001f74 <int_Hardware+0x320>)
 8001ed2:	4a27      	ldr	r2, [pc, #156]	; (8001f70 <int_Hardware+0x31c>)
 8001ed4:	601a      	str	r2, [r3, #0]
	//Definimos el tipo de flanco
	 handler_EXTI_FotoR.edgeType = EXTERNAL_INTERRUPP_RISING_FALLING_EDGE;
 8001ed6:	4b27      	ldr	r3, [pc, #156]	; (8001f74 <int_Hardware+0x320>)
 8001ed8:	2202      	movs	r2, #2
 8001eda:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion del EXTIx
	extInt_Config(& handler_EXTI_FotoR);
 8001edc:	4825      	ldr	r0, [pc, #148]	; (8001f74 <int_Hardware+0x320>)
 8001ede:	f001 fb41 	bl	8003564 <extInt_Config>

	//---------------PIN: PC3----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_FotoL.pGPIOx = GPIOC;
 8001ee2:	4b25      	ldr	r3, [pc, #148]	; (8001f78 <int_Hardware+0x324>)
 8001ee4:	4a0c      	ldr	r2, [pc, #48]	; (8001f18 <int_Hardware+0x2c4>)
 8001ee6:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_FotoL.GPIO_PinConfig.GPIO_PinNumber = PIN_3;
 8001ee8:	4b23      	ldr	r3, [pc, #140]	; (8001f78 <int_Hardware+0x324>)
 8001eea:	2203      	movs	r2, #3
 8001eec:	701a      	strb	r2, [r3, #0]
	//Definimos la posicion del elemento pGIOHandler.
	 handler_EXTI_FotoL.pGPIOHandler = &handler_GPIO_FotoL;
 8001eee:	4b23      	ldr	r3, [pc, #140]	; (8001f7c <int_Hardware+0x328>)
 8001ef0:	4a21      	ldr	r2, [pc, #132]	; (8001f78 <int_Hardware+0x324>)
 8001ef2:	601a      	str	r2, [r3, #0]
	//Definimos el tipo de flanco
	 handler_EXTI_FotoL.edgeType = EXTERNAL_INTERRUPP_RISING_FALLING_EDGE;
 8001ef4:	4b21      	ldr	r3, [pc, #132]	; (8001f7c <int_Hardware+0x328>)
 8001ef6:	2202      	movs	r2, #2
 8001ef8:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion del EXTIx
	extInt_Config(& handler_EXTI_FotoL);
 8001efa:	4820      	ldr	r0, [pc, #128]	; (8001f7c <int_Hardware+0x328>)
 8001efc:	f001 fb32 	bl	8003564 <extInt_Config>

	//-------------------Inicio de Configuracion PWM_Channelx----------------------

	//---------------TIM5_Channel_1----------------
	//Definimos el TIMx a usar
	handler_PWM_MotorR.ptrTIMx = TIM5;
 8001f00:	4b1f      	ldr	r3, [pc, #124]	; (8001f80 <int_Hardware+0x32c>)
 8001f02:	4a1a      	ldr	r2, [pc, #104]	; (8001f6c <int_Hardware+0x318>)
 8001f04:	609a      	str	r2, [r3, #8]
	//Definimos la configuracion para el PWM
	handler_PWM_MotorR.config.channel = PWM_CHANNEL_1;     //PWM_CHANNEL_x x->1,2,3,4
 8001f06:	4b1e      	ldr	r3, [pc, #120]	; (8001f80 <int_Hardware+0x32c>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	701a      	strb	r2, [r3, #0]
	handler_PWM_MotorR.config.duttyCicle = 10;             //Valor del Dutty como multiplo del periodo del CNT
 8001f0c:	4b1c      	ldr	r3, [pc, #112]	; (8001f80 <int_Hardware+0x32c>)
 8001f0e:	220a      	movs	r2, #10
 8001f10:	805a      	strh	r2, [r3, #2]
 8001f12:	e037      	b.n	8001f84 <int_Hardware+0x330>
 8001f14:	20000220 	.word	0x20000220
 8001f18:	40020800 	.word	0x40020800
 8001f1c:	20000204 	.word	0x20000204
 8001f20:	40020000 	.word	0x40020000
 8001f24:	2000027c 	.word	0x2000027c
 8001f28:	20000288 	.word	0x20000288
 8001f2c:	200002e0 	.word	0x200002e0
 8001f30:	200002ec 	.word	0x200002ec
 8001f34:	200002f8 	.word	0x200002f8
 8001f38:	2000035c 	.word	0x2000035c
 8001f3c:	20000368 	.word	0x20000368
 8001f40:	40020c00 	.word	0x40020c00
 8001f44:	20000374 	.word	0x20000374
 8001f48:	20000254 	.word	0x20000254
 8001f4c:	40020400 	.word	0x40020400
 8001f50:	20000260 	.word	0x20000260
 8001f54:	20000294 	.word	0x20000294
 8001f58:	40011000 	.word	0x40011000
 8001f5c:	20000210 	.word	0x20000210
 8001f60:	200003e8 	.word	0x200003e8
 8001f64:	40000400 	.word	0x40000400
 8001f68:	200003d8 	.word	0x200003d8
 8001f6c:	40000c00 	.word	0x40000c00
 8001f70:	2000022c 	.word	0x2000022c
 8001f74:	20000238 	.word	0x20000238
 8001f78:	20000240 	.word	0x20000240
 8001f7c:	2000024c 	.word	0x2000024c
 8001f80:	20000304 	.word	0x20000304
	handler_PWM_MotorR.config.polarity = POLARITY_LOW;    //POLARITY_x x-> HIGH, LOW
 8001f84:	4b15      	ldr	r3, [pc, #84]	; (8001fdc <int_Hardware+0x388>)
 8001f86:	2201      	movs	r2, #1
 8001f88:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion
	pwm_Config(&handler_PWM_MotorR);
 8001f8a:	4814      	ldr	r0, [pc, #80]	; (8001fdc <int_Hardware+0x388>)
 8001f8c:	f003 f84e 	bl	800502c <pwm_Config>
	//Activamos el PWM
	statusInOutPWM(&handler_PWM_MotorR, CHANNEL_ENABLE);
 8001f90:	2101      	movs	r1, #1
 8001f92:	4812      	ldr	r0, [pc, #72]	; (8001fdc <int_Hardware+0x388>)
 8001f94:	f003 f9aa 	bl	80052ec <statusInOutPWM>

	//---------------TIM5_Channel_2----------------
	//Definimos el TIMx a usar
	handler_PWM_MotorL.ptrTIMx = TIM5;
 8001f98:	4b11      	ldr	r3, [pc, #68]	; (8001fe0 <int_Hardware+0x38c>)
 8001f9a:	4a12      	ldr	r2, [pc, #72]	; (8001fe4 <int_Hardware+0x390>)
 8001f9c:	609a      	str	r2, [r3, #8]
	//Definimos la configuracion para el PWM
	handler_PWM_MotorL.config.channel = PWM_CHANNEL_2;     //PWM_CHANNEL_x x->1,2,3,4
 8001f9e:	4b10      	ldr	r3, [pc, #64]	; (8001fe0 <int_Hardware+0x38c>)
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	701a      	strb	r2, [r3, #0]
	handler_PWM_MotorL.config.duttyCicle = 10;             //Valor del Dutty como multiplo del periodo del CNT
 8001fa4:	4b0e      	ldr	r3, [pc, #56]	; (8001fe0 <int_Hardware+0x38c>)
 8001fa6:	220a      	movs	r2, #10
 8001fa8:	805a      	strh	r2, [r3, #2]
	handler_PWM_MotorL.config.polarity = POLARITY_LOW;    //POLARITY_x x-> HIGH, LOW
 8001faa:	4b0d      	ldr	r3, [pc, #52]	; (8001fe0 <int_Hardware+0x38c>)
 8001fac:	2201      	movs	r2, #1
 8001fae:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion
	pwm_Config(&handler_PWM_MotorL);
 8001fb0:	480b      	ldr	r0, [pc, #44]	; (8001fe0 <int_Hardware+0x38c>)
 8001fb2:	f003 f83b 	bl	800502c <pwm_Config>
	//Activamos el PWM
	statusInOutPWM(&handler_PWM_MotorL, CHANNEL_ENABLE);
 8001fb6:	2101      	movs	r1, #1
 8001fb8:	4809      	ldr	r0, [pc, #36]	; (8001fe0 <int_Hardware+0x38c>)
 8001fba:	f003 f997 	bl	80052ec <statusInOutPWM>

	//-------------------Inicio de Configuracion I2Cx----------------------

	//---------------I2C1----------------
	//Definimos el I2Cx a usar
	handler_I2C_MPU6050.prtI2Cx = I2C1;
 8001fbe:	4b0a      	ldr	r3, [pc, #40]	; (8001fe8 <int_Hardware+0x394>)
 8001fc0:	4a0a      	ldr	r2, [pc, #40]	; (8001fec <int_Hardware+0x398>)
 8001fc2:	601a      	str	r2, [r3, #0]
	//Definimos la configuracion para el I2C
	handler_I2C_MPU6050.modeI2C = I2C_MODE_FM;               //I2C_MODE_x  x->SM,FM
 8001fc4:	4b08      	ldr	r3, [pc, #32]	; (8001fe8 <int_Hardware+0x394>)
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	715a      	strb	r2, [r3, #5]
	handler_I2C_MPU6050.slaveAddress = ADDRESS_DOWN;         //Direccion del Sclave
 8001fca:	4b07      	ldr	r3, [pc, #28]	; (8001fe8 <int_Hardware+0x394>)
 8001fcc:	2268      	movs	r2, #104	; 0x68
 8001fce:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion
	i2c_Config(&handler_I2C_MPU6050);
 8001fd0:	4805      	ldr	r0, [pc, #20]	; (8001fe8 <int_Hardware+0x394>)
 8001fd2:	f002 fcf5 	bl	80049c0 <i2c_Config>

	//---------------------Fin de Configuracion I2Cx----------------------

}
 8001fd6:	bf00      	nop
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	20000304 	.word	0x20000304
 8001fe0:	20000380 	.word	0x20000380
 8001fe4:	40000c00 	.word	0x40000c00
 8001fe8:	2000026c 	.word	0x2000026c
 8001fec:	40005400 	.word	0x40005400

08001ff0 <int_MCO2>:

//-----------------------------Inicio configuracion MCO1------------------------------------------

//Funcion para la configuracion inicial del MCO1
void int_MCO2(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
	//Configuracion inicial del MCO2
	configMCO2(0);
 8001ff4:	2000      	movs	r0, #0
 8001ff6:	f002 ff9d 	bl	8004f34 <configMCO2>
	configMCO2PRE(4);
 8001ffa:	2004      	movs	r0, #4
 8001ffc:	f002 ffb6 	bl	8004f6c <configMCO2PRE>
}
 8002000:	bf00      	nop
 8002002:	bd80      	pop	{r7, pc}

08002004 <int_MPU>:
//------------------------------Fin configuracion MCO1------------------------------------------

//------------------------------Inicio configuracion del MPU------------------------------------------
void int_MPU(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
	//Definimos la escala de las diferentes magnitudes fisicas
	handler_MPUAccel_MPU6050.fullScaleACCEL = ACCEL_2G;
 8002008:	4b06      	ldr	r3, [pc, #24]	; (8002024 <int_MPU+0x20>)
 800200a:	2200      	movs	r2, #0
 800200c:	701a      	strb	r2, [r3, #0]
	handler_MPUAccel_MPU6050.fullScaleGYRO = GYRO_250;
 800200e:	4b05      	ldr	r3, [pc, #20]	; (8002024 <int_MPU+0x20>)
 8002010:	2200      	movs	r2, #0
 8002012:	705a      	strb	r2, [r3, #1]
	//Definimos el handler correspondiente al I2C
	handler_MPUAccel_MPU6050.ptrI2Chandler = &handler_I2C_MPU6050;
 8002014:	4b03      	ldr	r3, [pc, #12]	; (8002024 <int_MPU+0x20>)
 8002016:	4a04      	ldr	r2, [pc, #16]	; (8002028 <int_MPU+0x24>)
 8002018:	605a      	str	r2, [r3, #4]
	//Cargamos configuracion
	configMPUAccel(&handler_MPUAccel_MPU6050);
 800201a:	4802      	ldr	r0, [pc, #8]	; (8002024 <int_MPU+0x20>)
 800201c:	f7ff f94a 	bl	80012b4 <configMPUAccel>

}
 8002020:	bf00      	nop
 8002022:	bd80      	pop	{r7, pc}
 8002024:	20000274 	.word	0x20000274
 8002028:	2000026c 	.word	0x2000026c

0800202c <int_Config_Motor>:



//------------------------------Inicio configuracion de lso motores------------------------------------------
void int_Config_Motor(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
	//---------------Motor Derecho----------------
	//Parametro de la seal del dutty
	handler_Motor_R.configMotor.dutty =  20;
 8002032:	4b55      	ldr	r3, [pc, #340]	; (8002188 <int_Config_Motor+0x15c>)
 8002034:	4a55      	ldr	r2, [pc, #340]	; (800218c <int_Config_Motor+0x160>)
 8002036:	639a      	str	r2, [r3, #56]	; 0x38
	handler_Motor_R.configMotor.frecuency = &value_period;
 8002038:	4b53      	ldr	r3, [pc, #332]	; (8002188 <int_Config_Motor+0x15c>)
 800203a:	4a55      	ldr	r2, [pc, #340]	; (8002190 <int_Config_Motor+0x164>)
 800203c:	635a      	str	r2, [r3, #52]	; 0x34
	handler_Motor_R.configMotor.dir = SET;
 800203e:	4b52      	ldr	r3, [pc, #328]	; (8002188 <int_Config_Motor+0x15c>)
 8002040:	2201      	movs	r2, #1
 8002042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	//handler de los perifericos
	handler_Motor_R.phandlerGPIOEN = &handler_GPIO_MotorR_EN;
 8002046:	4b50      	ldr	r3, [pc, #320]	; (8002188 <int_Config_Motor+0x15c>)
 8002048:	4a52      	ldr	r2, [pc, #328]	; (8002194 <int_Config_Motor+0x168>)
 800204a:	645a      	str	r2, [r3, #68]	; 0x44
	handler_Motor_R.phandlerGPIOIN = &handler_GPIO_MotorR_IN;
 800204c:	4b4e      	ldr	r3, [pc, #312]	; (8002188 <int_Config_Motor+0x15c>)
 800204e:	4a52      	ldr	r2, [pc, #328]	; (8002198 <int_Config_Motor+0x16c>)
 8002050:	641a      	str	r2, [r3, #64]	; 0x40
	handler_Motor_R.phandlerPWM = &handler_PWM_MotorR;
 8002052:	4b4d      	ldr	r3, [pc, #308]	; (8002188 <int_Config_Motor+0x15c>)
 8002054:	4a51      	ldr	r2, [pc, #324]	; (800219c <int_Config_Motor+0x170>)
 8002056:	649a      	str	r2, [r3, #72]	; 0x48
	//definicion de parametros
	handler_Motor_R.parametersMotor.parametersPID.e = handler_Motor_R.parametersMotor.parametersPID.e_1 = handler_Motor_R.parametersMotor.parametersPID.e_2 = 0;
 8002058:	4b4b      	ldr	r3, [pc, #300]	; (8002188 <int_Config_Motor+0x15c>)
 800205a:	f04f 0200 	mov.w	r2, #0
 800205e:	611a      	str	r2, [r3, #16]
 8002060:	4b49      	ldr	r3, [pc, #292]	; (8002188 <int_Config_Motor+0x15c>)
 8002062:	691b      	ldr	r3, [r3, #16]
 8002064:	4a48      	ldr	r2, [pc, #288]	; (8002188 <int_Config_Motor+0x15c>)
 8002066:	60d3      	str	r3, [r2, #12]
 8002068:	4b47      	ldr	r3, [pc, #284]	; (8002188 <int_Config_Motor+0x15c>)
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	4a46      	ldr	r2, [pc, #280]	; (8002188 <int_Config_Motor+0x15c>)
 800206e:	6093      	str	r3, [r2, #8]
	handler_Motor_R.parametersMotor.parametersPID.u = handler_Motor_R.parametersMotor.parametersPID.u_1 = 0;
 8002070:	4b45      	ldr	r3, [pc, #276]	; (8002188 <int_Config_Motor+0x15c>)
 8002072:	f04f 0200 	mov.w	r2, #0
 8002076:	605a      	str	r2, [r3, #4]
 8002078:	4b43      	ldr	r3, [pc, #268]	; (8002188 <int_Config_Motor+0x15c>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	4a42      	ldr	r2, [pc, #264]	; (8002188 <int_Config_Motor+0x15c>)
 800207e:	6013      	str	r3, [r2, #0]
	//Calculo de Constantes PID
	float theta=2+Ts/2;
 8002080:	4b47      	ldr	r3, [pc, #284]	; (80021a0 <int_Config_Motor+0x174>)
 8002082:	ed93 7a00 	vldr	s14, [r3]
 8002086:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800208a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800208e:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8002092:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002096:	edc7 7a01 	vstr	s15, [r7, #4]
	constains_calculator(&handler_Motor_R.parametersMotor.parametersPID, 2, 120, theta);   //k,tau,theta
 800209a:	ed97 1a01 	vldr	s2, [r7, #4]
 800209e:	eddf 0a41 	vldr	s1, [pc, #260]	; 80021a4 <int_Config_Motor+0x178>
 80020a2:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80020a6:	4838      	ldr	r0, [pc, #224]	; (8002188 <int_Config_Motor+0x15c>)
 80020a8:	f000 f88e 	bl	80021c8 <constains_calculator>

	//---------------Motor Izquierdo----------------
	//Parametro de la seal del dutty
	handler_Motor_L.configMotor.dutty =  20;
 80020ac:	4b3e      	ldr	r3, [pc, #248]	; (80021a8 <int_Config_Motor+0x17c>)
 80020ae:	4a37      	ldr	r2, [pc, #220]	; (800218c <int_Config_Motor+0x160>)
 80020b0:	639a      	str	r2, [r3, #56]	; 0x38
	handler_Motor_L.configMotor.frecuency = &value_period;
 80020b2:	4b3d      	ldr	r3, [pc, #244]	; (80021a8 <int_Config_Motor+0x17c>)
 80020b4:	4a36      	ldr	r2, [pc, #216]	; (8002190 <int_Config_Motor+0x164>)
 80020b6:	635a      	str	r2, [r3, #52]	; 0x34
	handler_Motor_L.configMotor.dir = SET;
 80020b8:	4b3b      	ldr	r3, [pc, #236]	; (80021a8 <int_Config_Motor+0x17c>)
 80020ba:	2201      	movs	r2, #1
 80020bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	//handler de los perifericos
	handler_Motor_L.phandlerGPIOEN = &handler_GPIO_MotorL_EN;
 80020c0:	4b39      	ldr	r3, [pc, #228]	; (80021a8 <int_Config_Motor+0x17c>)
 80020c2:	4a3a      	ldr	r2, [pc, #232]	; (80021ac <int_Config_Motor+0x180>)
 80020c4:	645a      	str	r2, [r3, #68]	; 0x44
	handler_Motor_L.phandlerGPIOIN = &handler_GPIO_MotorL_IN;
 80020c6:	4b38      	ldr	r3, [pc, #224]	; (80021a8 <int_Config_Motor+0x17c>)
 80020c8:	4a39      	ldr	r2, [pc, #228]	; (80021b0 <int_Config_Motor+0x184>)
 80020ca:	641a      	str	r2, [r3, #64]	; 0x40
	handler_Motor_L.phandlerPWM = &handler_PWM_MotorL;
 80020cc:	4b36      	ldr	r3, [pc, #216]	; (80021a8 <int_Config_Motor+0x17c>)
 80020ce:	4a39      	ldr	r2, [pc, #228]	; (80021b4 <int_Config_Motor+0x188>)
 80020d0:	649a      	str	r2, [r3, #72]	; 0x48
	//definicion de parametros
	handler_Motor_L.parametersMotor.parametersPID.e = handler_Motor_L.parametersMotor.parametersPID.e_1 = handler_Motor_L.parametersMotor.parametersPID.e_2 = 0;
 80020d2:	4b35      	ldr	r3, [pc, #212]	; (80021a8 <int_Config_Motor+0x17c>)
 80020d4:	f04f 0200 	mov.w	r2, #0
 80020d8:	611a      	str	r2, [r3, #16]
 80020da:	4b33      	ldr	r3, [pc, #204]	; (80021a8 <int_Config_Motor+0x17c>)
 80020dc:	691b      	ldr	r3, [r3, #16]
 80020de:	4a32      	ldr	r2, [pc, #200]	; (80021a8 <int_Config_Motor+0x17c>)
 80020e0:	60d3      	str	r3, [r2, #12]
 80020e2:	4b31      	ldr	r3, [pc, #196]	; (80021a8 <int_Config_Motor+0x17c>)
 80020e4:	68db      	ldr	r3, [r3, #12]
 80020e6:	4a30      	ldr	r2, [pc, #192]	; (80021a8 <int_Config_Motor+0x17c>)
 80020e8:	6093      	str	r3, [r2, #8]
	handler_Motor_L.parametersMotor.parametersPID.u = handler_Motor_L.parametersMotor.parametersPID.u_1 = 0;
 80020ea:	4b2f      	ldr	r3, [pc, #188]	; (80021a8 <int_Config_Motor+0x17c>)
 80020ec:	f04f 0200 	mov.w	r2, #0
 80020f0:	605a      	str	r2, [r3, #4]
 80020f2:	4b2d      	ldr	r3, [pc, #180]	; (80021a8 <int_Config_Motor+0x17c>)
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	4a2c      	ldr	r2, [pc, #176]	; (80021a8 <int_Config_Motor+0x17c>)
 80020f8:	6013      	str	r3, [r2, #0]
	//Calculo de Constantes PID
	constains_calculator(&handler_Motor_L.parametersMotor.parametersPID, 2, 120, theta);   //k,tau,theta
 80020fa:	ed97 1a01 	vldr	s2, [r7, #4]
 80020fe:	eddf 0a29 	vldr	s1, [pc, #164]	; 80021a4 <int_Config_Motor+0x178>
 8002102:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8002106:	4828      	ldr	r0, [pc, #160]	; (80021a8 <int_Config_Motor+0x17c>)
 8002108:	f000 f85e 	bl	80021c8 <constains_calculator>

	//---------------PID del la distancia-----------------
	//definicion de parametros
	parameter_PID_distace.e = parameter_PID_distace.e_1 = parameter_PID_distace.e_2 = 0;
 800210c:	4b2a      	ldr	r3, [pc, #168]	; (80021b8 <int_Config_Motor+0x18c>)
 800210e:	f04f 0200 	mov.w	r2, #0
 8002112:	611a      	str	r2, [r3, #16]
 8002114:	4b28      	ldr	r3, [pc, #160]	; (80021b8 <int_Config_Motor+0x18c>)
 8002116:	691b      	ldr	r3, [r3, #16]
 8002118:	4a27      	ldr	r2, [pc, #156]	; (80021b8 <int_Config_Motor+0x18c>)
 800211a:	60d3      	str	r3, [r2, #12]
 800211c:	4b26      	ldr	r3, [pc, #152]	; (80021b8 <int_Config_Motor+0x18c>)
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	4a25      	ldr	r2, [pc, #148]	; (80021b8 <int_Config_Motor+0x18c>)
 8002122:	6093      	str	r3, [r2, #8]
	parameter_PID_distace.u = parameter_PID_distace.u_1 = 0;
 8002124:	4b24      	ldr	r3, [pc, #144]	; (80021b8 <int_Config_Motor+0x18c>)
 8002126:	f04f 0200 	mov.w	r2, #0
 800212a:	605a      	str	r2, [r3, #4]
 800212c:	4b22      	ldr	r3, [pc, #136]	; (80021b8 <int_Config_Motor+0x18c>)
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	4a21      	ldr	r2, [pc, #132]	; (80021b8 <int_Config_Motor+0x18c>)
 8002132:	6013      	str	r3, [r2, #0]
	//Calculo de Constantes PID
	constains_calculator(&parameter_PID_distace, 2, 150, theta);   //k,tau,theta
 8002134:	ed97 1a01 	vldr	s2, [r7, #4]
 8002138:	eddf 0a20 	vldr	s1, [pc, #128]	; 80021bc <int_Config_Motor+0x190>
 800213c:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8002140:	481d      	ldr	r0, [pc, #116]	; (80021b8 <int_Config_Motor+0x18c>)
 8002142:	f000 f841 	bl	80021c8 <constains_calculator>

	//---------------PID al angulo-----------------
	//definicion de parametros
	parameter_PID_phi.e = parameter_PID_phi.e_1 = parameter_PID_phi.e_2 = 0;
 8002146:	4b1e      	ldr	r3, [pc, #120]	; (80021c0 <int_Config_Motor+0x194>)
 8002148:	f04f 0200 	mov.w	r2, #0
 800214c:	611a      	str	r2, [r3, #16]
 800214e:	4b1c      	ldr	r3, [pc, #112]	; (80021c0 <int_Config_Motor+0x194>)
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	4a1b      	ldr	r2, [pc, #108]	; (80021c0 <int_Config_Motor+0x194>)
 8002154:	60d3      	str	r3, [r2, #12]
 8002156:	4b1a      	ldr	r3, [pc, #104]	; (80021c0 <int_Config_Motor+0x194>)
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	4a19      	ldr	r2, [pc, #100]	; (80021c0 <int_Config_Motor+0x194>)
 800215c:	6093      	str	r3, [r2, #8]
	parameter_PID_phi.u = parameter_PID_phi.u_1 = 0;
 800215e:	4b18      	ldr	r3, [pc, #96]	; (80021c0 <int_Config_Motor+0x194>)
 8002160:	f04f 0200 	mov.w	r2, #0
 8002164:	605a      	str	r2, [r3, #4]
 8002166:	4b16      	ldr	r3, [pc, #88]	; (80021c0 <int_Config_Motor+0x194>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	4a15      	ldr	r2, [pc, #84]	; (80021c0 <int_Config_Motor+0x194>)
 800216c:	6013      	str	r3, [r2, #0]
	//Calculo de Constantes PID
	constains_calculator(&parameter_PID_phi, 2, 200, theta);   //k,tau,theta
 800216e:	ed97 1a01 	vldr	s2, [r7, #4]
 8002172:	eddf 0a14 	vldr	s1, [pc, #80]	; 80021c4 <int_Config_Motor+0x198>
 8002176:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800217a:	4811      	ldr	r0, [pc, #68]	; (80021c0 <int_Config_Motor+0x194>)
 800217c:	f000 f824 	bl	80021c8 <constains_calculator>

};
 8002180:	bf00      	nop
 8002182:	3708      	adds	r7, #8
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	20000310 	.word	0x20000310
 800218c:	41a00000 	.word	0x41a00000
 8002190:	20000002 	.word	0x20000002
 8002194:	200002f8 	.word	0x200002f8
 8002198:	200002ec 	.word	0x200002ec
 800219c:	20000304 	.word	0x20000304
 80021a0:	20000004 	.word	0x20000004
 80021a4:	42f00000 	.word	0x42f00000
 80021a8:	2000038c 	.word	0x2000038c
 80021ac:	20000374 	.word	0x20000374
 80021b0:	20000368 	.word	0x20000368
 80021b4:	20000380 	.word	0x20000380
 80021b8:	20000420 	.word	0x20000420
 80021bc:	43160000 	.word	0x43160000
 80021c0:	20000400 	.word	0x20000400
 80021c4:	43480000 	.word	0x43480000

080021c8 <constains_calculator>:


void constains_calculator(Parameters_PID_t *ptrPIDHandler,float k, float tau, float theta)   //k,tau,theta
{
 80021c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021cc:	b088      	sub	sp, #32
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	60f8      	str	r0, [r7, #12]
 80021d2:	ed87 0a02 	vstr	s0, [r7, #8]
 80021d6:	edc7 0a01 	vstr	s1, [r7, #4]
 80021da:	ed87 1a00 	vstr	s2, [r7]
	   //Calculo de constantes de porcentaje, integracion y derivacion por metodo de Ziegler y Nichols
	   float kp=(1.2*tau)/(k*theta);
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f7fe f9ca 	bl	8000578 <__aeabi_f2d>
 80021e4:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 80021e8:	4b6d      	ldr	r3, [pc, #436]	; (80023a0 <constains_calculator+0x1d8>)
 80021ea:	f7fe fa1d 	bl	8000628 <__aeabi_dmul>
 80021ee:	4602      	mov	r2, r0
 80021f0:	460b      	mov	r3, r1
 80021f2:	4614      	mov	r4, r2
 80021f4:	461d      	mov	r5, r3
 80021f6:	ed97 7a02 	vldr	s14, [r7, #8]
 80021fa:	edd7 7a00 	vldr	s15, [r7]
 80021fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002202:	ee17 0a90 	vmov	r0, s15
 8002206:	f7fe f9b7 	bl	8000578 <__aeabi_f2d>
 800220a:	4602      	mov	r2, r0
 800220c:	460b      	mov	r3, r1
 800220e:	4620      	mov	r0, r4
 8002210:	4629      	mov	r1, r5
 8002212:	f7fe fb33 	bl	800087c <__aeabi_ddiv>
 8002216:	4602      	mov	r2, r0
 8002218:	460b      	mov	r3, r1
 800221a:	4610      	mov	r0, r2
 800221c:	4619      	mov	r1, r3
 800221e:	f7fe fcfb 	bl	8000c18 <__aeabi_d2f>
 8002222:	4603      	mov	r3, r0
 8002224:	61fb      	str	r3, [r7, #28]
	   float ti=2.0*theta;
 8002226:	edd7 7a00 	vldr	s15, [r7]
 800222a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800222e:	edc7 7a06 	vstr	s15, [r7, #24]
	   float td=0.5*theta;
 8002232:	edd7 7a00 	vldr	s15, [r7]
 8002236:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800223a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800223e:	edc7 7a05 	vstr	s15, [r7, #20]
	   //Calculo do controle PID digital
	   ptrPIDHandler->q0 = kp*(1+Ts/(2.0*ti)+td/Ts);
 8002242:	69f8      	ldr	r0, [r7, #28]
 8002244:	f7fe f998 	bl	8000578 <__aeabi_f2d>
 8002248:	4604      	mov	r4, r0
 800224a:	460d      	mov	r5, r1
 800224c:	4b55      	ldr	r3, [pc, #340]	; (80023a4 <constains_calculator+0x1dc>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4618      	mov	r0, r3
 8002252:	f7fe f991 	bl	8000578 <__aeabi_f2d>
 8002256:	4680      	mov	r8, r0
 8002258:	4689      	mov	r9, r1
 800225a:	69b8      	ldr	r0, [r7, #24]
 800225c:	f7fe f98c 	bl	8000578 <__aeabi_f2d>
 8002260:	4602      	mov	r2, r0
 8002262:	460b      	mov	r3, r1
 8002264:	f7fe f82a 	bl	80002bc <__adddf3>
 8002268:	4602      	mov	r2, r0
 800226a:	460b      	mov	r3, r1
 800226c:	4640      	mov	r0, r8
 800226e:	4649      	mov	r1, r9
 8002270:	f7fe fb04 	bl	800087c <__aeabi_ddiv>
 8002274:	4602      	mov	r2, r0
 8002276:	460b      	mov	r3, r1
 8002278:	4610      	mov	r0, r2
 800227a:	4619      	mov	r1, r3
 800227c:	f04f 0200 	mov.w	r2, #0
 8002280:	4b49      	ldr	r3, [pc, #292]	; (80023a8 <constains_calculator+0x1e0>)
 8002282:	f7fe f81b 	bl	80002bc <__adddf3>
 8002286:	4602      	mov	r2, r0
 8002288:	460b      	mov	r3, r1
 800228a:	4690      	mov	r8, r2
 800228c:	4699      	mov	r9, r3
 800228e:	4b45      	ldr	r3, [pc, #276]	; (80023a4 <constains_calculator+0x1dc>)
 8002290:	edd3 7a00 	vldr	s15, [r3]
 8002294:	ed97 7a05 	vldr	s14, [r7, #20]
 8002298:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800229c:	ee16 0a90 	vmov	r0, s13
 80022a0:	f7fe f96a 	bl	8000578 <__aeabi_f2d>
 80022a4:	4602      	mov	r2, r0
 80022a6:	460b      	mov	r3, r1
 80022a8:	4640      	mov	r0, r8
 80022aa:	4649      	mov	r1, r9
 80022ac:	f7fe f806 	bl	80002bc <__adddf3>
 80022b0:	4602      	mov	r2, r0
 80022b2:	460b      	mov	r3, r1
 80022b4:	4620      	mov	r0, r4
 80022b6:	4629      	mov	r1, r5
 80022b8:	f7fe f9b6 	bl	8000628 <__aeabi_dmul>
 80022bc:	4602      	mov	r2, r0
 80022be:	460b      	mov	r3, r1
 80022c0:	4610      	mov	r0, r2
 80022c2:	4619      	mov	r1, r3
 80022c4:	f7fe fca8 	bl	8000c18 <__aeabi_d2f>
 80022c8:	4602      	mov	r2, r0
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	615a      	str	r2, [r3, #20]
	   ptrPIDHandler->q1 = -kp*(1-Ts/(2.0*ti)+(2.0*td)/Ts);
 80022ce:	edd7 7a07 	vldr	s15, [r7, #28]
 80022d2:	eef1 7a67 	vneg.f32	s15, s15
 80022d6:	ee17 3a90 	vmov	r3, s15
 80022da:	4618      	mov	r0, r3
 80022dc:	f7fe f94c 	bl	8000578 <__aeabi_f2d>
 80022e0:	4604      	mov	r4, r0
 80022e2:	460d      	mov	r5, r1
 80022e4:	4b2f      	ldr	r3, [pc, #188]	; (80023a4 <constains_calculator+0x1dc>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7fe f945 	bl	8000578 <__aeabi_f2d>
 80022ee:	4680      	mov	r8, r0
 80022f0:	4689      	mov	r9, r1
 80022f2:	69b8      	ldr	r0, [r7, #24]
 80022f4:	f7fe f940 	bl	8000578 <__aeabi_f2d>
 80022f8:	4602      	mov	r2, r0
 80022fa:	460b      	mov	r3, r1
 80022fc:	f7fd ffde 	bl	80002bc <__adddf3>
 8002300:	4602      	mov	r2, r0
 8002302:	460b      	mov	r3, r1
 8002304:	4640      	mov	r0, r8
 8002306:	4649      	mov	r1, r9
 8002308:	f7fe fab8 	bl	800087c <__aeabi_ddiv>
 800230c:	4602      	mov	r2, r0
 800230e:	460b      	mov	r3, r1
 8002310:	f04f 0000 	mov.w	r0, #0
 8002314:	4924      	ldr	r1, [pc, #144]	; (80023a8 <constains_calculator+0x1e0>)
 8002316:	f7fd ffcf 	bl	80002b8 <__aeabi_dsub>
 800231a:	4602      	mov	r2, r0
 800231c:	460b      	mov	r3, r1
 800231e:	4690      	mov	r8, r2
 8002320:	4699      	mov	r9, r3
 8002322:	6978      	ldr	r0, [r7, #20]
 8002324:	f7fe f928 	bl	8000578 <__aeabi_f2d>
 8002328:	4602      	mov	r2, r0
 800232a:	460b      	mov	r3, r1
 800232c:	f7fd ffc6 	bl	80002bc <__adddf3>
 8002330:	4602      	mov	r2, r0
 8002332:	460b      	mov	r3, r1
 8002334:	4692      	mov	sl, r2
 8002336:	469b      	mov	fp, r3
 8002338:	4b1a      	ldr	r3, [pc, #104]	; (80023a4 <constains_calculator+0x1dc>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4618      	mov	r0, r3
 800233e:	f7fe f91b 	bl	8000578 <__aeabi_f2d>
 8002342:	4602      	mov	r2, r0
 8002344:	460b      	mov	r3, r1
 8002346:	4650      	mov	r0, sl
 8002348:	4659      	mov	r1, fp
 800234a:	f7fe fa97 	bl	800087c <__aeabi_ddiv>
 800234e:	4602      	mov	r2, r0
 8002350:	460b      	mov	r3, r1
 8002352:	4640      	mov	r0, r8
 8002354:	4649      	mov	r1, r9
 8002356:	f7fd ffb1 	bl	80002bc <__adddf3>
 800235a:	4602      	mov	r2, r0
 800235c:	460b      	mov	r3, r1
 800235e:	4620      	mov	r0, r4
 8002360:	4629      	mov	r1, r5
 8002362:	f7fe f961 	bl	8000628 <__aeabi_dmul>
 8002366:	4602      	mov	r2, r0
 8002368:	460b      	mov	r3, r1
 800236a:	4610      	mov	r0, r2
 800236c:	4619      	mov	r1, r3
 800236e:	f7fe fc53 	bl	8000c18 <__aeabi_d2f>
 8002372:	4602      	mov	r2, r0
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	619a      	str	r2, [r3, #24]
	   ptrPIDHandler->q2 = (kp*td)/Ts;
 8002378:	ed97 7a07 	vldr	s14, [r7, #28]
 800237c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002380:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002384:	4b07      	ldr	r3, [pc, #28]	; (80023a4 <constains_calculator+0x1dc>)
 8002386:	ed93 7a00 	vldr	s14, [r3]
 800238a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	edc3 7a07 	vstr	s15, [r3, #28]
}
 8002394:	bf00      	nop
 8002396:	3720      	adds	r7, #32
 8002398:	46bd      	mov	sp, r7
 800239a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800239e:	bf00      	nop
 80023a0:	3ff33333 	.word	0x3ff33333
 80023a4:	20000004 	.word	0x20000004
 80023a8:	3ff00000 	.word	0x3ff00000

080023ac <BasicTimer2_Callback>:
//----------------------------Inicio de la definicion de las funciones ISR---------------------------------------

//-------------------------BlinkyLed--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el TIM2
void BasicTimer2_Callback(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
	GPIOxTooglePin(&handler_BlinkyPin);
 80023b0:	4802      	ldr	r0, [pc, #8]	; (80023bc <BasicTimer2_Callback+0x10>)
 80023b2:	f002 faee 	bl	8004992 <GPIOxTooglePin>
}
 80023b6:	bf00      	nop
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	20000204 	.word	0x20000204

080023c0 <BasicTimer3_Callback>:

//-------------------------study--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el TIM2
void BasicTimer3_Callback(void)
{
 80023c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023c2:	ed2d 8b02 	vpush	{d8}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af04      	add	r7, sp, #16
	//----------------Accion a Realizar con el tiempo del TIMER--------------------
	if(flag_motor==1)
 80023ca:	4ba1      	ldr	r3, [pc, #644]	; (8002650 <BasicTimer3_Callback+0x290>)
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d167      	bne.n	80024a2 <BasicTimer3_Callback+0xe2>
	{
		//Calculamos el angulo
		ang_Row = getAngle(&handler_MPUAccel_MPU6050, &sample_Gyro, ang_Row, READ_GYRO_Z, gyro_offset);
 80023d2:	4ba0      	ldr	r3, [pc, #640]	; (8002654 <BasicTimer3_Callback+0x294>)
 80023d4:	edd3 7a00 	vldr	s15, [r3]
 80023d8:	4b9f      	ldr	r3, [pc, #636]	; (8002658 <BasicTimer3_Callback+0x298>)
 80023da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023de:	2205      	movs	r2, #5
 80023e0:	eeb0 0a67 	vmov.f32	s0, s15
 80023e4:	499d      	ldr	r1, [pc, #628]	; (800265c <BasicTimer3_Callback+0x29c>)
 80023e6:	489e      	ldr	r0, [pc, #632]	; (8002660 <BasicTimer3_Callback+0x2a0>)
 80023e8:	f7ff f9ea 	bl	80017c0 <getAngle>
 80023ec:	eef0 7a40 	vmov.f32	s15, s0
 80023f0:	4b98      	ldr	r3, [pc, #608]	; (8002654 <BasicTimer3_Callback+0x294>)
 80023f2:	edc3 7a00 	vstr	s15, [r3]
		parameter_Posicion_Robot.phi_relativo = (ang_Row*PI)/180;          //[rad]
 80023f6:	4b97      	ldr	r3, [pc, #604]	; (8002654 <BasicTimer3_Callback+0x294>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7fe f8bc 	bl	8000578 <__aeabi_f2d>
 8002400:	a391      	add	r3, pc, #580	; (adr r3, 8002648 <BasicTimer3_Callback+0x288>)
 8002402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002406:	f7fe f90f 	bl	8000628 <__aeabi_dmul>
 800240a:	4602      	mov	r2, r0
 800240c:	460b      	mov	r3, r1
 800240e:	4610      	mov	r0, r2
 8002410:	4619      	mov	r1, r3
 8002412:	f04f 0200 	mov.w	r2, #0
 8002416:	4b93      	ldr	r3, [pc, #588]	; (8002664 <BasicTimer3_Callback+0x2a4>)
 8002418:	f7fe fa30 	bl	800087c <__aeabi_ddiv>
 800241c:	4602      	mov	r2, r0
 800241e:	460b      	mov	r3, r1
 8002420:	4610      	mov	r0, r2
 8002422:	4619      	mov	r1, r3
 8002424:	f7fe fbf8 	bl	8000c18 <__aeabi_d2f>
 8002428:	4603      	mov	r3, r0
 800242a:	4a8f      	ldr	r2, [pc, #572]	; (8002668 <BasicTimer3_Callback+0x2a8>)
 800242c:	6013      	str	r3, [r2, #0]
		parameter_Posicion_Robot.phi_relativo = atan2(sin(parameter_Posicion_Robot.phi_relativo),cos(parameter_Posicion_Robot.phi_relativo));
 800242e:	4b8e      	ldr	r3, [pc, #568]	; (8002668 <BasicTimer3_Callback+0x2a8>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4618      	mov	r0, r3
 8002434:	f7fe f8a0 	bl	8000578 <__aeabi_f2d>
 8002438:	4602      	mov	r2, r0
 800243a:	460b      	mov	r3, r1
 800243c:	ec43 2b10 	vmov	d0, r2, r3
 8002440:	f008 ff52 	bl	800b2e8 <sin>
 8002444:	eeb0 8a40 	vmov.f32	s16, s0
 8002448:	eef0 8a60 	vmov.f32	s17, s1
 800244c:	4b86      	ldr	r3, [pc, #536]	; (8002668 <BasicTimer3_Callback+0x2a8>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4618      	mov	r0, r3
 8002452:	f7fe f891 	bl	8000578 <__aeabi_f2d>
 8002456:	4602      	mov	r2, r0
 8002458:	460b      	mov	r3, r1
 800245a:	ec43 2b10 	vmov	d0, r2, r3
 800245e:	f008 feef 	bl	800b240 <cos>
 8002462:	eeb0 7a40 	vmov.f32	s14, s0
 8002466:	eef0 7a60 	vmov.f32	s15, s1
 800246a:	eeb0 1a47 	vmov.f32	s2, s14
 800246e:	eef0 1a67 	vmov.f32	s3, s15
 8002472:	eeb0 0a48 	vmov.f32	s0, s16
 8002476:	eef0 0a68 	vmov.f32	s1, s17
 800247a:	f008 ff8d 	bl	800b398 <atan2>
 800247e:	ec53 2b10 	vmov	r2, r3, d0
 8002482:	4610      	mov	r0, r2
 8002484:	4619      	mov	r1, r3
 8002486:	f7fe fbc7 	bl	8000c18 <__aeabi_d2f>
 800248a:	4603      	mov	r3, r0
 800248c:	4a76      	ldr	r2, [pc, #472]	; (8002668 <BasicTimer3_Callback+0x2a8>)
 800248e:	6013      	str	r3, [r2, #0]
		//Se acumula el tiempo
		time_accumulated += sample_Gyro.delta_timer;
 8002490:	4b72      	ldr	r3, [pc, #456]	; (800265c <BasicTimer3_Callback+0x29c>)
 8002492:	891a      	ldrh	r2, [r3, #8]
 8002494:	4b75      	ldr	r3, [pc, #468]	; (800266c <BasicTimer3_Callback+0x2ac>)
 8002496:	881b      	ldrh	r3, [r3, #0]
 8002498:	4413      	add	r3, r2
 800249a:	b29a      	uxth	r2, r3
 800249c:	4b73      	ldr	r3, [pc, #460]	; (800266c <BasicTimer3_Callback+0x2ac>)
 800249e:	801a      	strh	r2, [r3, #0]
 80024a0:	e000      	b.n	80024a4 <BasicTimer3_Callback+0xe4>
	}
	else{ __NOP(); }
 80024a2:	bf00      	nop

	//----------------Accion a realizar con un tiempo especifico--------------------
	if(counting_action>=timeAction_TIMER_Sampling)
 80024a4:	4b72      	ldr	r3, [pc, #456]	; (8002670 <BasicTimer3_Callback+0x2b0>)
 80024a6:	881a      	ldrh	r2, [r3, #0]
 80024a8:	4b72      	ldr	r3, [pc, #456]	; (8002674 <BasicTimer3_Callback+0x2b4>)
 80024aa:	881b      	ldrh	r3, [r3, #0]
 80024ac:	429a      	cmp	r2, r3
 80024ae:	f0c0 80be 	bcc.w	800262e <BasicTimer3_Callback+0x26e>
	{
		if(flag_motor==1)
 80024b2:	4b67      	ldr	r3, [pc, #412]	; (8002650 <BasicTimer3_Callback+0x290>)
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d144      	bne.n	8002544 <BasicTimer3_Callback+0x184>
		{

			//Calculamos la velocidad
			handler_Motor_L.parametersMotor.distance = (cm_L*handler_Motor_L.parametersMotor.count);                   //[mm]
 80024ba:	4b6f      	ldr	r3, [pc, #444]	; (8002678 <BasicTimer3_Callback+0x2b8>)
 80024bc:	8c1b      	ldrh	r3, [r3, #32]
 80024be:	ee07 3a90 	vmov	s15, r3
 80024c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024c6:	4b6d      	ldr	r3, [pc, #436]	; (800267c <BasicTimer3_Callback+0x2bc>)
 80024c8:	edd3 7a00 	vldr	s15, [r3]
 80024cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024d0:	4b69      	ldr	r3, [pc, #420]	; (8002678 <BasicTimer3_Callback+0x2b8>)
 80024d2:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			handler_Motor_R.parametersMotor.distance = (cm_R*handler_Motor_R.parametersMotor.count);				   //[mm]
 80024d6:	4b6a      	ldr	r3, [pc, #424]	; (8002680 <BasicTimer3_Callback+0x2c0>)
 80024d8:	8c1b      	ldrh	r3, [r3, #32]
 80024da:	ee07 3a90 	vmov	s15, r3
 80024de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024e2:	4b68      	ldr	r3, [pc, #416]	; (8002684 <BasicTimer3_Callback+0x2c4>)
 80024e4:	edd3 7a00 	vldr	s15, [r3]
 80024e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ec:	4b64      	ldr	r3, [pc, #400]	; (8002680 <BasicTimer3_Callback+0x2c0>)
 80024ee:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			handler_Motor_L.parametersMotor.velocity = handler_Motor_L.parametersMotor.distance/time_accumulated;      //[m/s]
 80024f2:	4b61      	ldr	r3, [pc, #388]	; (8002678 <BasicTimer3_Callback+0x2b8>)
 80024f4:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 80024f8:	4b5c      	ldr	r3, [pc, #368]	; (800266c <BasicTimer3_Callback+0x2ac>)
 80024fa:	881b      	ldrh	r3, [r3, #0]
 80024fc:	ee07 3a90 	vmov	s15, r3
 8002500:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002504:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002508:	4b5b      	ldr	r3, [pc, #364]	; (8002678 <BasicTimer3_Callback+0x2b8>)
 800250a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			handler_Motor_R.parametersMotor.velocity = handler_Motor_R.parametersMotor.distance/time_accumulated;      //[m/s]
 800250e:	4b5c      	ldr	r3, [pc, #368]	; (8002680 <BasicTimer3_Callback+0x2c0>)
 8002510:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8002514:	4b55      	ldr	r3, [pc, #340]	; (800266c <BasicTimer3_Callback+0x2ac>)
 8002516:	881b      	ldrh	r3, [r3, #0]
 8002518:	ee07 3a90 	vmov	s15, r3
 800251c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002520:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002524:	4b56      	ldr	r3, [pc, #344]	; (8002680 <BasicTimer3_Callback+0x2c0>)
 8002526:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			//Reiniciamos el numero de conteos
			handler_Motor_R.parametersMotor.count = 0;
 800252a:	4b55      	ldr	r3, [pc, #340]	; (8002680 <BasicTimer3_Callback+0x2c0>)
 800252c:	2200      	movs	r2, #0
 800252e:	841a      	strh	r2, [r3, #32]
			handler_Motor_L.parametersMotor.count = 0;
 8002530:	4b51      	ldr	r3, [pc, #324]	; (8002678 <BasicTimer3_Callback+0x2b8>)
 8002532:	2200      	movs	r2, #0
 8002534:	841a      	strh	r2, [r3, #32]
			//Subimos Bandera
			flag_count_odometry = 1;
 8002536:	4b54      	ldr	r3, [pc, #336]	; (8002688 <BasicTimer3_Callback+0x2c8>)
 8002538:	2201      	movs	r2, #1
 800253a:	701a      	strb	r2, [r3, #0]
			//Reiniciamos tiempo
			time_accumulated = 0;
 800253c:	4b4b      	ldr	r3, [pc, #300]	; (800266c <BasicTimer3_Callback+0x2ac>)
 800253e:	2200      	movs	r2, #0
 8002540:	801a      	strh	r2, [r3, #0]
 8002542:	e070      	b.n	8002626 <BasicTimer3_Callback+0x266>
		}
		else if(flag_motor==3)
 8002544:	4b42      	ldr	r3, [pc, #264]	; (8002650 <BasicTimer3_Callback+0x290>)
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	2b03      	cmp	r3, #3
 800254a:	d120      	bne.n	800258e <BasicTimer3_Callback+0x1ce>
		{
			//Aumentamos el contador de tiempo
			count_time = count_time + timeAction_TIMER_Sampling;       //Tiempo en ms
 800254c:	4b4f      	ldr	r3, [pc, #316]	; (800268c <BasicTimer3_Callback+0x2cc>)
 800254e:	881a      	ldrh	r2, [r3, #0]
 8002550:	4b48      	ldr	r3, [pc, #288]	; (8002674 <BasicTimer3_Callback+0x2b4>)
 8002552:	881b      	ldrh	r3, [r3, #0]
 8002554:	4413      	add	r3, r2
 8002556:	b29a      	uxth	r2, r3
 8002558:	4b4c      	ldr	r3, [pc, #304]	; (800268c <BasicTimer3_Callback+0x2cc>)
 800255a:	801a      	strh	r2, [r3, #0]
			//Convertimos el valor y imprimemos
			sprintf(bufferMsg,"%u\t%u\t%u\n", count_time,(handler_Motor_R.parametersMotor.count), (handler_Motor_L.parametersMotor.count));
 800255c:	4b4b      	ldr	r3, [pc, #300]	; (800268c <BasicTimer3_Callback+0x2cc>)
 800255e:	881b      	ldrh	r3, [r3, #0]
 8002560:	461a      	mov	r2, r3
 8002562:	4b47      	ldr	r3, [pc, #284]	; (8002680 <BasicTimer3_Callback+0x2c0>)
 8002564:	8c1b      	ldrh	r3, [r3, #32]
 8002566:	4619      	mov	r1, r3
 8002568:	4b43      	ldr	r3, [pc, #268]	; (8002678 <BasicTimer3_Callback+0x2b8>)
 800256a:	8c1b      	ldrh	r3, [r3, #32]
 800256c:	9300      	str	r3, [sp, #0]
 800256e:	460b      	mov	r3, r1
 8002570:	4947      	ldr	r1, [pc, #284]	; (8002690 <BasicTimer3_Callback+0x2d0>)
 8002572:	4848      	ldr	r0, [pc, #288]	; (8002694 <BasicTimer3_Callback+0x2d4>)
 8002574:	f004 fc38 	bl	8006de8 <siprintf>
			writeMsgForTXE(&handler_USART_USB, bufferMsg);
 8002578:	4946      	ldr	r1, [pc, #280]	; (8002694 <BasicTimer3_Callback+0x2d4>)
 800257a:	4847      	ldr	r0, [pc, #284]	; (8002698 <BasicTimer3_Callback+0x2d8>)
 800257c:	f003 fb7a 	bl	8005c74 <writeMsgForTXE>
			//Reiniciamos el numero de conteos
			handler_Motor_R.parametersMotor.count = 0;
 8002580:	4b3f      	ldr	r3, [pc, #252]	; (8002680 <BasicTimer3_Callback+0x2c0>)
 8002582:	2200      	movs	r2, #0
 8002584:	841a      	strh	r2, [r3, #32]
			handler_Motor_L.parametersMotor.count = 0;
 8002586:	4b3c      	ldr	r3, [pc, #240]	; (8002678 <BasicTimer3_Callback+0x2b8>)
 8002588:	2200      	movs	r2, #0
 800258a:	841a      	strh	r2, [r3, #32]
 800258c:	e04b      	b.n	8002626 <BasicTimer3_Callback+0x266>
		}
		else if(flag_motor==4)
 800258e:	4b30      	ldr	r3, [pc, #192]	; (8002650 <BasicTimer3_Callback+0x290>)
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	2b04      	cmp	r3, #4
 8002594:	d147      	bne.n	8002626 <BasicTimer3_Callback+0x266>
		{
			//Calculamos la velocidad
			handler_Motor_L.parametersMotor.velocity = handler_Motor_L.parametersMotor.distance/timeAction_TIMER_Sampling;   //[m/s]
 8002596:	4b38      	ldr	r3, [pc, #224]	; (8002678 <BasicTimer3_Callback+0x2b8>)
 8002598:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 800259c:	4b35      	ldr	r3, [pc, #212]	; (8002674 <BasicTimer3_Callback+0x2b4>)
 800259e:	881b      	ldrh	r3, [r3, #0]
 80025a0:	ee07 3a90 	vmov	s15, r3
 80025a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025ac:	4b32      	ldr	r3, [pc, #200]	; (8002678 <BasicTimer3_Callback+0x2b8>)
 80025ae:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			handler_Motor_R.parametersMotor.velocity = handler_Motor_R.parametersMotor.distance/timeAction_TIMER_Sampling;   //[m/s]
 80025b2:	4b33      	ldr	r3, [pc, #204]	; (8002680 <BasicTimer3_Callback+0x2c0>)
 80025b4:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 80025b8:	4b2e      	ldr	r3, [pc, #184]	; (8002674 <BasicTimer3_Callback+0x2b4>)
 80025ba:	881b      	ldrh	r3, [r3, #0]
 80025bc:	ee07 3a90 	vmov	s15, r3
 80025c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025c8:	4b2d      	ldr	r3, [pc, #180]	; (8002680 <BasicTimer3_Callback+0x2c0>)
 80025ca:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			//Aumentamos el contador de tiempo
			count_time = count_time + timeAction_TIMER_Sampling;       //Tiempo en ms
 80025ce:	4b2f      	ldr	r3, [pc, #188]	; (800268c <BasicTimer3_Callback+0x2cc>)
 80025d0:	881a      	ldrh	r2, [r3, #0]
 80025d2:	4b28      	ldr	r3, [pc, #160]	; (8002674 <BasicTimer3_Callback+0x2b4>)
 80025d4:	881b      	ldrh	r3, [r3, #0]
 80025d6:	4413      	add	r3, r2
 80025d8:	b29a      	uxth	r2, r3
 80025da:	4b2c      	ldr	r3, [pc, #176]	; (800268c <BasicTimer3_Callback+0x2cc>)
 80025dc:	801a      	strh	r2, [r3, #0]
			//Convertimos el valor y imprimemos
			sprintf(bufferMsg,"%u\t%#.4f\t%#.4f\n", count_time, handler_Motor_L.parametersMotor.velocity , handler_Motor_R.parametersMotor.velocity);
 80025de:	4b2b      	ldr	r3, [pc, #172]	; (800268c <BasicTimer3_Callback+0x2cc>)
 80025e0:	881b      	ldrh	r3, [r3, #0]
 80025e2:	461e      	mov	r6, r3
 80025e4:	4b24      	ldr	r3, [pc, #144]	; (8002678 <BasicTimer3_Callback+0x2b8>)
 80025e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7fd ffc5 	bl	8000578 <__aeabi_f2d>
 80025ee:	4604      	mov	r4, r0
 80025f0:	460d      	mov	r5, r1
 80025f2:	4b23      	ldr	r3, [pc, #140]	; (8002680 <BasicTimer3_Callback+0x2c0>)
 80025f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7fd ffbe 	bl	8000578 <__aeabi_f2d>
 80025fc:	4602      	mov	r2, r0
 80025fe:	460b      	mov	r3, r1
 8002600:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002604:	e9cd 4500 	strd	r4, r5, [sp]
 8002608:	4632      	mov	r2, r6
 800260a:	4924      	ldr	r1, [pc, #144]	; (800269c <BasicTimer3_Callback+0x2dc>)
 800260c:	4821      	ldr	r0, [pc, #132]	; (8002694 <BasicTimer3_Callback+0x2d4>)
 800260e:	f004 fbeb 	bl	8006de8 <siprintf>
			writeMsgForTXE(&handler_USART_USB, bufferMsg);
 8002612:	4920      	ldr	r1, [pc, #128]	; (8002694 <BasicTimer3_Callback+0x2d4>)
 8002614:	4820      	ldr	r0, [pc, #128]	; (8002698 <BasicTimer3_Callback+0x2d8>)
 8002616:	f003 fb2d 	bl	8005c74 <writeMsgForTXE>
			//Reiniciamos el numero de conteos
			handler_Motor_R.parametersMotor.count = 0;
 800261a:	4b19      	ldr	r3, [pc, #100]	; (8002680 <BasicTimer3_Callback+0x2c0>)
 800261c:	2200      	movs	r2, #0
 800261e:	841a      	strh	r2, [r3, #32]
			handler_Motor_L.parametersMotor.count = 0;
 8002620:	4b15      	ldr	r3, [pc, #84]	; (8002678 <BasicTimer3_Callback+0x2b8>)
 8002622:	2200      	movs	r2, #0
 8002624:	841a      	strh	r2, [r3, #32]
		}
		//Reiniciamos el contador de accion
		counting_action = 0;
 8002626:	4b12      	ldr	r3, [pc, #72]	; (8002670 <BasicTimer3_Callback+0x2b0>)
 8002628:	2200      	movs	r2, #0
 800262a:	801a      	strh	r2, [r3, #0]

	}
	else{ counting_action++; }

}
 800262c:	e005      	b.n	800263a <BasicTimer3_Callback+0x27a>
	else{ counting_action++; }
 800262e:	4b10      	ldr	r3, [pc, #64]	; (8002670 <BasicTimer3_Callback+0x2b0>)
 8002630:	881b      	ldrh	r3, [r3, #0]
 8002632:	3301      	adds	r3, #1
 8002634:	b29a      	uxth	r2, r3
 8002636:	4b0e      	ldr	r3, [pc, #56]	; (8002670 <BasicTimer3_Callback+0x2b0>)
 8002638:	801a      	strh	r2, [r3, #0]
}
 800263a:	bf00      	nop
 800263c:	3704      	adds	r7, #4
 800263e:	46bd      	mov	sp, r7
 8002640:	ecbd 8b02 	vpop	{d8}
 8002644:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002646:	bf00      	nop
 8002648:	54442d18 	.word	0x54442d18
 800264c:	400921fb 	.word	0x400921fb
 8002650:	20000498 	.word	0x20000498
 8002654:	200003f8 	.word	0x200003f8
 8002658:	200003fc 	.word	0x200003fc
 800265c:	20000468 	.word	0x20000468
 8002660:	20000274 	.word	0x20000274
 8002664:	40668000 	.word	0x40668000
 8002668:	20000448 	.word	0x20000448
 800266c:	200004b4 	.word	0x200004b4
 8002670:	200004b6 	.word	0x200004b6
 8002674:	20000008 	.word	0x20000008
 8002678:	2000038c 	.word	0x2000038c
 800267c:	20000488 	.word	0x20000488
 8002680:	20000310 	.word	0x20000310
 8002684:	2000048c 	.word	0x2000048c
 8002688:	20000484 	.word	0x20000484
 800268c:	2000049a 	.word	0x2000049a
 8002690:	0800c890 	.word	0x0800c890
 8002694:	200002a0 	.word	0x200002a0
 8002698:	20000294 	.word	0x20000294
 800269c:	0800c89c 	.word	0x0800c89c

080026a0 <BasicUSART1_Callback>:

//-------------------------USARTRX--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el USART2
void BasicUSART1_Callback(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
	//Guardamos el caracter recibido
	charRead = getRxData();
 80026a4:	f003 fb24 	bl	8005cf0 <getRxData>
 80026a8:	4603      	mov	r3, r0
 80026aa:	461a      	mov	r2, r3
 80026ac:	4b02      	ldr	r3, [pc, #8]	; (80026b8 <BasicUSART1_Callback+0x18>)
 80026ae:	701a      	strb	r2, [r3, #0]
	//Funcion que almacena los caracteres del comando recibido
	recepcionCommand();
 80026b0:	f000 f8ac 	bl	800280c <recepcionCommand>
}
 80026b4:	bf00      	nop
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	20000000 	.word	0x20000000

080026bc <callback_extInt1>:


//-------------------------Fotocompuerta--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el EXTI13 y EXTI13
void callback_extInt1(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	af00      	add	r7, sp, #0
	handler_Motor_R.parametersMotor.count++;
 80026c0:	4b21      	ldr	r3, [pc, #132]	; (8002748 <callback_extInt1+0x8c>)
 80026c2:	8c1b      	ldrh	r3, [r3, #32]
 80026c4:	3301      	adds	r3, #1
 80026c6:	b29a      	uxth	r2, r3
 80026c8:	4b1f      	ldr	r3, [pc, #124]	; (8002748 <callback_extInt1+0x8c>)
 80026ca:	841a      	strh	r2, [r3, #32]
	handler_Motor_R.parametersMotor.countCotinuous++;
 80026cc:	4b1e      	ldr	r3, [pc, #120]	; (8002748 <callback_extInt1+0x8c>)
 80026ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d0:	3301      	adds	r3, #1
 80026d2:	4a1d      	ldr	r2, [pc, #116]	; (8002748 <callback_extInt1+0x8c>)
 80026d4:	6253      	str	r3, [r2, #36]	; 0x24
	//Verificamos que la bandera este arriba
	if(flag_motor==2 && flag_turn==1 && (limit_count_turn)<(handler_Motor_R.parametersMotor.count))
 80026d6:	4b1d      	ldr	r3, [pc, #116]	; (800274c <callback_extInt1+0x90>)
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d112      	bne.n	8002704 <callback_extInt1+0x48>
 80026de:	4b1c      	ldr	r3, [pc, #112]	; (8002750 <callback_extInt1+0x94>)
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d10e      	bne.n	8002704 <callback_extInt1+0x48>
 80026e6:	4b18      	ldr	r3, [pc, #96]	; (8002748 <callback_extInt1+0x8c>)
 80026e8:	8c1a      	ldrh	r2, [r3, #32]
 80026ea:	4b1a      	ldr	r3, [pc, #104]	; (8002754 <callback_extInt1+0x98>)
 80026ec:	881b      	ldrh	r3, [r3, #0]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d908      	bls.n	8002704 <callback_extInt1+0x48>
	{
		//Desactivamos los motores
		status_motor(RESET);
 80026f2:	2080      	movs	r0, #128	; 0x80
 80026f4:	f000 fbd8 	bl	8002ea8 <status_motor>
		//Actualizamos la direccion del motor
		updateDirMotor(handler_Motor_Execute);
 80026f8:	4b17      	ldr	r3, [pc, #92]	; (8002758 <callback_extInt1+0x9c>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4618      	mov	r0, r3
 80026fe:	f7ff f8bc 	bl	800187a <updateDirMotor>
	{
		//Desactivamos los motores
		status_motor(RESET);
	}

}
 8002702:	e01e      	b.n	8002742 <callback_extInt1+0x86>
	else if(flag_motor==1 && distance<(cm_R*handler_Motor_R.parametersMotor.countCotinuous))
 8002704:	4b11      	ldr	r3, [pc, #68]	; (800274c <callback_extInt1+0x90>)
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	2b01      	cmp	r3, #1
 800270a:	d11a      	bne.n	8002742 <callback_extInt1+0x86>
 800270c:	4b13      	ldr	r3, [pc, #76]	; (800275c <callback_extInt1+0xa0>)
 800270e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002712:	ee07 3a90 	vmov	s15, r3
 8002716:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800271a:	4b0b      	ldr	r3, [pc, #44]	; (8002748 <callback_extInt1+0x8c>)
 800271c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800271e:	ee07 3a90 	vmov	s15, r3
 8002722:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002726:	4b0e      	ldr	r3, [pc, #56]	; (8002760 <callback_extInt1+0xa4>)
 8002728:	edd3 7a00 	vldr	s15, [r3]
 800272c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002730:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002738:	d400      	bmi.n	800273c <callback_extInt1+0x80>
}
 800273a:	e002      	b.n	8002742 <callback_extInt1+0x86>
		status_motor(RESET);
 800273c:	2080      	movs	r0, #128	; 0x80
 800273e:	f000 fbb3 	bl	8002ea8 <status_motor>
}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	20000310 	.word	0x20000310
 800274c:	20000498 	.word	0x20000498
 8002750:	20000499 	.word	0x20000499
 8002754:	2000049c 	.word	0x2000049c
 8002758:	20000494 	.word	0x20000494
 800275c:	2000049e 	.word	0x2000049e
 8002760:	2000048c 	.word	0x2000048c

08002764 <callback_extInt3>:
void callback_extInt3(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
	handler_Motor_L.parametersMotor.count++;
 8002768:	4b21      	ldr	r3, [pc, #132]	; (80027f0 <callback_extInt3+0x8c>)
 800276a:	8c1b      	ldrh	r3, [r3, #32]
 800276c:	3301      	adds	r3, #1
 800276e:	b29a      	uxth	r2, r3
 8002770:	4b1f      	ldr	r3, [pc, #124]	; (80027f0 <callback_extInt3+0x8c>)
 8002772:	841a      	strh	r2, [r3, #32]
	handler_Motor_L.parametersMotor.countCotinuous++;
 8002774:	4b1e      	ldr	r3, [pc, #120]	; (80027f0 <callback_extInt3+0x8c>)
 8002776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002778:	3301      	adds	r3, #1
 800277a:	4a1d      	ldr	r2, [pc, #116]	; (80027f0 <callback_extInt3+0x8c>)
 800277c:	6253      	str	r3, [r2, #36]	; 0x24
	//Verificamos que la bandera este arriba
	if(flag_motor==2 && flag_turn==2 && (limit_count_turn)<(handler_Motor_L.parametersMotor.count))
 800277e:	4b1d      	ldr	r3, [pc, #116]	; (80027f4 <callback_extInt3+0x90>)
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	2b02      	cmp	r3, #2
 8002784:	d112      	bne.n	80027ac <callback_extInt3+0x48>
 8002786:	4b1c      	ldr	r3, [pc, #112]	; (80027f8 <callback_extInt3+0x94>)
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	2b02      	cmp	r3, #2
 800278c:	d10e      	bne.n	80027ac <callback_extInt3+0x48>
 800278e:	4b18      	ldr	r3, [pc, #96]	; (80027f0 <callback_extInt3+0x8c>)
 8002790:	8c1a      	ldrh	r2, [r3, #32]
 8002792:	4b1a      	ldr	r3, [pc, #104]	; (80027fc <callback_extInt3+0x98>)
 8002794:	881b      	ldrh	r3, [r3, #0]
 8002796:	429a      	cmp	r2, r3
 8002798:	d908      	bls.n	80027ac <callback_extInt3+0x48>
	{
		//Desactivamos los motores
		status_motor(RESET);
 800279a:	2080      	movs	r0, #128	; 0x80
 800279c:	f000 fb84 	bl	8002ea8 <status_motor>
		//Actualizamos la direccion del motor
		updateDirMotor(handler_Motor_Execute);
 80027a0:	4b17      	ldr	r3, [pc, #92]	; (8002800 <callback_extInt3+0x9c>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7ff f868 	bl	800187a <updateDirMotor>
	else if(flag_motor==1 && distance<(cm_L*handler_Motor_L.parametersMotor.countCotinuous))
	{
		//Desactivamos los motores
		status_motor(RESET);
	}
}
 80027aa:	e01e      	b.n	80027ea <callback_extInt3+0x86>
	else if(flag_motor==1 && distance<(cm_L*handler_Motor_L.parametersMotor.countCotinuous))
 80027ac:	4b11      	ldr	r3, [pc, #68]	; (80027f4 <callback_extInt3+0x90>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d11a      	bne.n	80027ea <callback_extInt3+0x86>
 80027b4:	4b13      	ldr	r3, [pc, #76]	; (8002804 <callback_extInt3+0xa0>)
 80027b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027ba:	ee07 3a90 	vmov	s15, r3
 80027be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027c2:	4b0b      	ldr	r3, [pc, #44]	; (80027f0 <callback_extInt3+0x8c>)
 80027c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c6:	ee07 3a90 	vmov	s15, r3
 80027ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027ce:	4b0e      	ldr	r3, [pc, #56]	; (8002808 <callback_extInt3+0xa4>)
 80027d0:	edd3 7a00 	vldr	s15, [r3]
 80027d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027e0:	d400      	bmi.n	80027e4 <callback_extInt3+0x80>
}
 80027e2:	e002      	b.n	80027ea <callback_extInt3+0x86>
		status_motor(RESET);
 80027e4:	2080      	movs	r0, #128	; 0x80
 80027e6:	f000 fb5f 	bl	8002ea8 <status_motor>
}
 80027ea:	bf00      	nop
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	2000038c 	.word	0x2000038c
 80027f4:	20000498 	.word	0x20000498
 80027f8:	20000499 	.word	0x20000499
 80027fc:	2000049c 	.word	0x2000049c
 8002800:	20000494 	.word	0x20000494
 8002804:	2000049e 	.word	0x2000049e
 8002808:	20000488 	.word	0x20000488

0800280c <recepcionCommand>:

//----------------------------Inicio de la definicion de las funciones de los comandos----------------------------------------

//Funcion que recibe los caracteres del comando recibido
void recepcionCommand(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
	if(charRead == '@')
 8002810:	4b11      	ldr	r3, [pc, #68]	; (8002858 <recepcionCommand+0x4c>)
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	2b40      	cmp	r3, #64	; 0x40
 8002816:	d10c      	bne.n	8002832 <recepcionCommand+0x26>
	{
		//Almacenamos el elemento nulo
		bufferRecepcion[counterRecepcion] = '\0';
 8002818:	4b10      	ldr	r3, [pc, #64]	; (800285c <recepcionCommand+0x50>)
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	461a      	mov	r2, r3
 800281e:	4b10      	ldr	r3, [pc, #64]	; (8002860 <recepcionCommand+0x54>)
 8002820:	2100      	movs	r1, #0
 8002822:	5499      	strb	r1, [r3, r2]
		//Establecemos la bandera como alta
		commandComplete = 1;
 8002824:	4b0f      	ldr	r3, [pc, #60]	; (8002864 <recepcionCommand+0x58>)
 8002826:	2201      	movs	r2, #1
 8002828:	701a      	strb	r2, [r3, #0]
		//Reiniciamos la variable
		counterRecepcion = 0;
 800282a:	4b0c      	ldr	r3, [pc, #48]	; (800285c <recepcionCommand+0x50>)
 800282c:	2200      	movs	r2, #0
 800282e:	701a      	strb	r2, [r3, #0]
		//Aumentamos en uno la posicion del arreglo
		counterRecepcion++;
		//Reiniciamos la variable
	}

}
 8002830:	e00c      	b.n	800284c <recepcionCommand+0x40>
		bufferRecepcion[counterRecepcion] = charRead;
 8002832:	4b0a      	ldr	r3, [pc, #40]	; (800285c <recepcionCommand+0x50>)
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	461a      	mov	r2, r3
 8002838:	4b07      	ldr	r3, [pc, #28]	; (8002858 <recepcionCommand+0x4c>)
 800283a:	7819      	ldrb	r1, [r3, #0]
 800283c:	4b08      	ldr	r3, [pc, #32]	; (8002860 <recepcionCommand+0x54>)
 800283e:	5499      	strb	r1, [r3, r2]
		counterRecepcion++;
 8002840:	4b06      	ldr	r3, [pc, #24]	; (800285c <recepcionCommand+0x50>)
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	3301      	adds	r3, #1
 8002846:	b2da      	uxtb	r2, r3
 8002848:	4b04      	ldr	r3, [pc, #16]	; (800285c <recepcionCommand+0x50>)
 800284a:	701a      	strb	r2, [r3, #0]
}
 800284c:	bf00      	nop
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	20000000 	.word	0x20000000
 800285c:	200004b8 	.word	0x200004b8
 8002860:	200004bc 	.word	0x200004bc
 8002864:	20000010 	.word	0x20000010

08002868 <runCommand>:

//Funcion que ejecuta el comando ingresando
void runCommand(char *prtcommand)
{
 8002868:	b590      	push	{r4, r7, lr}
 800286a:	b09d      	sub	sp, #116	; 0x74
 800286c:	af04      	add	r7, sp, #16
 800286e:	6078      	str	r0, [r7, #4]
	//Variables para almacenar los elmentos que entrega el comando luego de ser divididos por la funcion sscanf
	char cmd[64]= {0};
 8002870:	2300      	movs	r3, #0
 8002872:	61fb      	str	r3, [r7, #28]
 8002874:	f107 0320 	add.w	r3, r7, #32
 8002878:	223c      	movs	r2, #60	; 0x3c
 800287a:	2100      	movs	r1, #0
 800287c:	4618      	mov	r0, r3
 800287e:	f003 fc2b 	bl	80060d8 <memset>
	int firtsParameter = 0;
 8002882:	2300      	movs	r3, #0
 8002884:	61bb      	str	r3, [r7, #24]
	int secondParameter = 0;
 8002886:	2300      	movs	r3, #0
 8002888:	617b      	str	r3, [r7, #20]
	int thirdParameter = 0;
 800288a:	2300      	movs	r3, #0
 800288c:	613b      	str	r3, [r7, #16]
	int forthParameter = 0;
 800288e:	2300      	movs	r3, #0
 8002890:	60fb      	str	r3, [r7, #12]
	//char bufferMsg[64]= {0};

	//Funcion que lee la cadena de caracteres y la divide en los elementos definidos
	sscanf(prtcommand, "%s %u %u %u %u", cmd, &firtsParameter, &secondParameter, &thirdParameter, &forthParameter);
 8002892:	f107 0118 	add.w	r1, r7, #24
 8002896:	f107 021c 	add.w	r2, r7, #28
 800289a:	f107 030c 	add.w	r3, r7, #12
 800289e:	9302      	str	r3, [sp, #8]
 80028a0:	f107 0310 	add.w	r3, r7, #16
 80028a4:	9301      	str	r3, [sp, #4]
 80028a6:	f107 0314 	add.w	r3, r7, #20
 80028aa:	9300      	str	r3, [sp, #0]
 80028ac:	460b      	mov	r3, r1
 80028ae:	49b8      	ldr	r1, [pc, #736]	; (8002b90 <runCommand+0x328>)
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f004 fab9 	bl	8006e28 <siscanf>

	//Imprime lista que muestra los comandos que tiene el dispositivo
	if(strcmp(cmd, "help")==0)
 80028b6:	f107 031c 	add.w	r3, r7, #28
 80028ba:	49b6      	ldr	r1, [pc, #728]	; (8002b94 <runCommand+0x32c>)
 80028bc:	4618      	mov	r0, r3
 80028be:	f7fd fc8f 	bl	80001e0 <strcmp>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d120      	bne.n	800290a <runCommand+0xa2>
	{
		writeMsgForTXE(&handler_USART_USB, "Help Menu: \n");
 80028c8:	49b3      	ldr	r1, [pc, #716]	; (8002b98 <runCommand+0x330>)
 80028ca:	48b4      	ldr	r0, [pc, #720]	; (8002b9c <runCommand+0x334>)
 80028cc:	f003 f9d2 	bl	8005c74 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "1) help  ---Imprime lista de comandos. \n");
 80028d0:	49b3      	ldr	r1, [pc, #716]	; (8002ba0 <runCommand+0x338>)
 80028d2:	48b2      	ldr	r0, [pc, #712]	; (8002b9c <runCommand+0x334>)
 80028d4:	f003 f9ce 	bl	8005c74 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "2) frequency # --- Cambiar el valor de la frecuenencia de las pruebas, [HZ] \n");
 80028d8:	49b2      	ldr	r1, [pc, #712]	; (8002ba4 <runCommand+0x33c>)
 80028da:	48b0      	ldr	r0, [pc, #704]	; (8002b9c <runCommand+0x334>)
 80028dc:	f003 f9ca 	bl	8005c74 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "3) line # # #---Inicia Linea recta, #: dist [mm], #: dutty inicial , #: dutty estable \n");
 80028e0:	49b1      	ldr	r1, [pc, #708]	; (8002ba8 <runCommand+0x340>)
 80028e2:	48ae      	ldr	r0, [pc, #696]	; (8002b9c <runCommand+0x334>)
 80028e4:	f003 f9c6 	bl	8005c74 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "4) turn # # # # ---Iniciamos el giro del robot #: ang #:dir #:dutty_R \n");
 80028e8:	49b0      	ldr	r1, [pc, #704]	; (8002bac <runCommand+0x344>)
 80028ea:	48ac      	ldr	r0, [pc, #688]	; (8002b9c <runCommand+0x334>)
 80028ec:	f003 f9c2 	bl	8005c74 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "6) stop ---Para el estudio en medio de la ejecucion \n");
 80028f0:	49af      	ldr	r1, [pc, #700]	; (8002bb0 <runCommand+0x348>)
 80028f2:	48aa      	ldr	r0, [pc, #680]	; (8002b9c <runCommand+0x334>)
 80028f4:	f003 f9be 	bl	8005c74 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "0) const # # # ---Constantes del PID #: L,k,tau \n");
 80028f8:	49ae      	ldr	r1, [pc, #696]	; (8002bb4 <runCommand+0x34c>)
 80028fa:	48a8      	ldr	r0, [pc, #672]	; (8002b9c <runCommand+0x334>)
 80028fc:	f003 f9ba 	bl	8005c74 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "0) equation # #  ---Constantes de la ecuacion lineal #: m,b  591.91-->59191 \n");
 8002900:	49ad      	ldr	r1, [pc, #692]	; (8002bb8 <runCommand+0x350>)
 8002902:	48a6      	ldr	r0, [pc, #664]	; (8002b9c <runCommand+0x334>)
 8002904:	f003 f9b6 	bl	8005c74 <writeMsgForTXE>
		//Se imprime que el comando no fue valido
		writeMsgForTXE(&handler_USART_USB, "Comando no correcto \n");
	}


}
 8002908:	e20d      	b.n	8002d26 <runCommand+0x4be>
	else if (strcmp(cmd, "frequency") == 0)
 800290a:	f107 031c 	add.w	r3, r7, #28
 800290e:	49ab      	ldr	r1, [pc, #684]	; (8002bbc <runCommand+0x354>)
 8002910:	4618      	mov	r0, r3
 8002912:	f7fd fc65 	bl	80001e0 <strcmp>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d107      	bne.n	800292c <runCommand+0xc4>
		frequency_PWM_Motor = 100000/firtsParameter;
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	4aa8      	ldr	r2, [pc, #672]	; (8002bc0 <runCommand+0x358>)
 8002920:	fb92 f3f3 	sdiv	r3, r2, r3
 8002924:	b29a      	uxth	r2, r3
 8002926:	4ba7      	ldr	r3, [pc, #668]	; (8002bc4 <runCommand+0x35c>)
 8002928:	801a      	strh	r2, [r3, #0]
}
 800292a:	e1fc      	b.n	8002d26 <runCommand+0x4be>
	else if (strcmp(cmd, "line") == 0)
 800292c:	f107 031c 	add.w	r3, r7, #28
 8002930:	49a5      	ldr	r1, [pc, #660]	; (8002bc8 <runCommand+0x360>)
 8002932:	4618      	mov	r0, r3
 8002934:	f7fd fc54 	bl	80001e0 <strcmp>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	f040 80c0 	bne.w	8002ac0 <runCommand+0x258>
		parameter_Posicion_Robot.xg_position = 0;
 8002940:	4ba2      	ldr	r3, [pc, #648]	; (8002bcc <runCommand+0x364>)
 8002942:	f04f 0200 	mov.w	r2, #0
 8002946:	615a      	str	r2, [r3, #20]
		parameter_Posicion_Robot.yg_position = 0;
 8002948:	4ba0      	ldr	r3, [pc, #640]	; (8002bcc <runCommand+0x364>)
 800294a:	f04f 0200 	mov.w	r2, #0
 800294e:	619a      	str	r2, [r3, #24]
		parameter_Posicion_Robot.ang_Giro += turn;
 8002950:	4b9e      	ldr	r3, [pc, #632]	; (8002bcc <runCommand+0x364>)
 8002952:	ed93 7a07 	vldr	s14, [r3, #28]
 8002956:	4b9e      	ldr	r3, [pc, #632]	; (8002bd0 <runCommand+0x368>)
 8002958:	edd3 7a00 	vldr	s15, [r3]
 800295c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002960:	4b9a      	ldr	r3, [pc, #616]	; (8002bcc <runCommand+0x364>)
 8002962:	edc3 7a07 	vstr	s15, [r3, #28]
		parameter_Posicion_Robot.xr_position = 0;
 8002966:	4b99      	ldr	r3, [pc, #612]	; (8002bcc <runCommand+0x364>)
 8002968:	f04f 0200 	mov.w	r2, #0
 800296c:	605a      	str	r2, [r3, #4]
		parameter_Posicion_Robot.yr_position = 0;
 800296e:	4b97      	ldr	r3, [pc, #604]	; (8002bcc <runCommand+0x364>)
 8002970:	f04f 0200 	mov.w	r2, #0
 8002974:	609a      	str	r2, [r3, #8]
		ang_Row = 0;
 8002976:	4b97      	ldr	r3, [pc, #604]	; (8002bd4 <runCommand+0x36c>)
 8002978:	f04f 0200 	mov.w	r2, #0
 800297c:	601a      	str	r2, [r3, #0]
		cos_cal = cos(parameter_Posicion_Robot.ang_Giro);
 800297e:	4b93      	ldr	r3, [pc, #588]	; (8002bcc <runCommand+0x364>)
 8002980:	69db      	ldr	r3, [r3, #28]
 8002982:	4618      	mov	r0, r3
 8002984:	f7fd fdf8 	bl	8000578 <__aeabi_f2d>
 8002988:	4602      	mov	r2, r0
 800298a:	460b      	mov	r3, r1
 800298c:	ec43 2b10 	vmov	d0, r2, r3
 8002990:	f008 fc56 	bl	800b240 <cos>
 8002994:	ec53 2b10 	vmov	r2, r3, d0
 8002998:	4610      	mov	r0, r2
 800299a:	4619      	mov	r1, r3
 800299c:	f7fe f93c 	bl	8000c18 <__aeabi_d2f>
 80029a0:	4603      	mov	r3, r0
 80029a2:	4a8d      	ldr	r2, [pc, #564]	; (8002bd8 <runCommand+0x370>)
 80029a4:	6013      	str	r3, [r2, #0]
		sin_cal = sin(parameter_Posicion_Robot.ang_Giro);
 80029a6:	4b89      	ldr	r3, [pc, #548]	; (8002bcc <runCommand+0x364>)
 80029a8:	69db      	ldr	r3, [r3, #28]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7fd fde4 	bl	8000578 <__aeabi_f2d>
 80029b0:	4602      	mov	r2, r0
 80029b2:	460b      	mov	r3, r1
 80029b4:	ec43 2b10 	vmov	d0, r2, r3
 80029b8:	f008 fc96 	bl	800b2e8 <sin>
 80029bc:	ec53 2b10 	vmov	r2, r3, d0
 80029c0:	4610      	mov	r0, r2
 80029c2:	4619      	mov	r1, r3
 80029c4:	f7fe f928 	bl	8000c18 <__aeabi_d2f>
 80029c8:	4603      	mov	r3, r0
 80029ca:	4a84      	ldr	r2, [pc, #528]	; (8002bdc <runCommand+0x374>)
 80029cc:	6013      	str	r3, [r2, #0]
		timeAction_TIMER_Sampling = (Ts/20);
 80029ce:	4b84      	ldr	r3, [pc, #528]	; (8002be0 <runCommand+0x378>)
 80029d0:	ed93 7a00 	vldr	s14, [r3]
 80029d4:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 80029d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029e0:	ee17 3a90 	vmov	r3, s15
 80029e4:	b29a      	uxth	r2, r3
 80029e6:	4b7f      	ldr	r3, [pc, #508]	; (8002be4 <runCommand+0x37c>)
 80029e8:	801a      	strh	r2, [r3, #0]
		distance = firtsParameter;
 80029ea:	69bb      	ldr	r3, [r7, #24]
 80029ec:	b21a      	sxth	r2, r3
 80029ee:	4b7e      	ldr	r3, [pc, #504]	; (8002be8 <runCommand+0x380>)
 80029f0:	801a      	strh	r2, [r3, #0]
		duttyInicial = secondParameter;
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	ee07 3a90 	vmov	s15, r3
 80029f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029fc:	4b7b      	ldr	r3, [pc, #492]	; (8002bec <runCommand+0x384>)
 80029fe:	edc3 7a00 	vstr	s15, [r3]
		setpoint_dutty = thirdParameter;
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	ee07 3a90 	vmov	s15, r3
 8002a08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a0c:	4b78      	ldr	r3, [pc, #480]	; (8002bf0 <runCommand+0x388>)
 8002a0e:	edc3 7a00 	vstr	s15, [r3]
		handler_Motor_L.parametersMotor.parametersPID.e = handler_Motor_L.parametersMotor.parametersPID.e_1 = handler_Motor_L.parametersMotor.parametersPID.e_2 = 0;
 8002a12:	4b78      	ldr	r3, [pc, #480]	; (8002bf4 <runCommand+0x38c>)
 8002a14:	f04f 0200 	mov.w	r2, #0
 8002a18:	611a      	str	r2, [r3, #16]
 8002a1a:	4b76      	ldr	r3, [pc, #472]	; (8002bf4 <runCommand+0x38c>)
 8002a1c:	691b      	ldr	r3, [r3, #16]
 8002a1e:	4a75      	ldr	r2, [pc, #468]	; (8002bf4 <runCommand+0x38c>)
 8002a20:	60d3      	str	r3, [r2, #12]
 8002a22:	4b74      	ldr	r3, [pc, #464]	; (8002bf4 <runCommand+0x38c>)
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	4a73      	ldr	r2, [pc, #460]	; (8002bf4 <runCommand+0x38c>)
 8002a28:	6093      	str	r3, [r2, #8]
		handler_Motor_R.parametersMotor.parametersPID.e = handler_Motor_R.parametersMotor.parametersPID.e_1 = handler_Motor_R.parametersMotor.parametersPID.e_2 = 0;
 8002a2a:	4b73      	ldr	r3, [pc, #460]	; (8002bf8 <runCommand+0x390>)
 8002a2c:	f04f 0200 	mov.w	r2, #0
 8002a30:	611a      	str	r2, [r3, #16]
 8002a32:	4b71      	ldr	r3, [pc, #452]	; (8002bf8 <runCommand+0x390>)
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	4a70      	ldr	r2, [pc, #448]	; (8002bf8 <runCommand+0x390>)
 8002a38:	60d3      	str	r3, [r2, #12]
 8002a3a:	4b6f      	ldr	r3, [pc, #444]	; (8002bf8 <runCommand+0x390>)
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	4a6e      	ldr	r2, [pc, #440]	; (8002bf8 <runCommand+0x390>)
 8002a40:	6093      	str	r3, [r2, #8]
		config_motor(1, timeAction_TIMER_Sampling,  0.9234*(duttyInicial)-3, duttyInicial, frequency_PWM_Motor);//Tipo de Estudio, periodo [ms], por dutty L, por dutty R, fre pwm [hz]
 8002a42:	4b68      	ldr	r3, [pc, #416]	; (8002be4 <runCommand+0x37c>)
 8002a44:	881b      	ldrh	r3, [r3, #0]
 8002a46:	461c      	mov	r4, r3
 8002a48:	4b68      	ldr	r3, [pc, #416]	; (8002bec <runCommand+0x384>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7fd fd93 	bl	8000578 <__aeabi_f2d>
 8002a52:	a34d      	add	r3, pc, #308	; (adr r3, 8002b88 <runCommand+0x320>)
 8002a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a58:	f7fd fde6 	bl	8000628 <__aeabi_dmul>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	460b      	mov	r3, r1
 8002a60:	4610      	mov	r0, r2
 8002a62:	4619      	mov	r1, r3
 8002a64:	f04f 0200 	mov.w	r2, #0
 8002a68:	4b64      	ldr	r3, [pc, #400]	; (8002bfc <runCommand+0x394>)
 8002a6a:	f7fd fc25 	bl	80002b8 <__aeabi_dsub>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	460b      	mov	r3, r1
 8002a72:	4610      	mov	r0, r2
 8002a74:	4619      	mov	r1, r3
 8002a76:	f7fe f8cf 	bl	8000c18 <__aeabi_d2f>
 8002a7a:	4601      	mov	r1, r0
 8002a7c:	4b5b      	ldr	r3, [pc, #364]	; (8002bec <runCommand+0x384>)
 8002a7e:	edd3 7a00 	vldr	s15, [r3]
 8002a82:	4b50      	ldr	r3, [pc, #320]	; (8002bc4 <runCommand+0x35c>)
 8002a84:	881b      	ldrh	r3, [r3, #0]
 8002a86:	461a      	mov	r2, r3
 8002a88:	eef0 0a67 	vmov.f32	s1, s15
 8002a8c:	ee00 1a10 	vmov	s0, r1
 8002a90:	4621      	mov	r1, r4
 8002a92:	2001      	movs	r0, #1
 8002a94:	f000 fa90 	bl	8002fb8 <config_motor>
		status_motor(SET);
 8002a98:	2001      	movs	r0, #1
 8002a9a:	f000 fa05 	bl	8002ea8 <status_motor>
		sample_Gyro.timer_prev = getTicksMs();
 8002a9e:	f002 fdfb 	bl	8005698 <getTicksMs>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	4956      	ldr	r1, [pc, #344]	; (8002c00 <runCommand+0x398>)
 8002aa8:	e9c1 2300 	strd	r2, r3, [r1]
		flag_PID = 0;
 8002aac:	4b55      	ldr	r3, [pc, #340]	; (8002c04 <runCommand+0x39c>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	701a      	strb	r2, [r3, #0]
		time_accumulated = 0;
 8002ab2:	4b55      	ldr	r3, [pc, #340]	; (8002c08 <runCommand+0x3a0>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	801a      	strh	r2, [r3, #0]
		counting_action = 0;
 8002ab8:	4b54      	ldr	r3, [pc, #336]	; (8002c0c <runCommand+0x3a4>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	801a      	strh	r2, [r3, #0]
}
 8002abe:	e132      	b.n	8002d26 <runCommand+0x4be>
	else if (strcmp(cmd, "const") == 0)
 8002ac0:	f107 031c 	add.w	r3, r7, #28
 8002ac4:	4952      	ldr	r1, [pc, #328]	; (8002c10 <runCommand+0x3a8>)
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f7fd fb8a 	bl	80001e0 <strcmp>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d136      	bne.n	8002b40 <runCommand+0x2d8>
			float theta=firtsParameter+Ts/2;
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	ee07 3a90 	vmov	s15, r3
 8002ad8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002adc:	4b40      	ldr	r3, [pc, #256]	; (8002be0 <runCommand+0x378>)
 8002ade:	edd3 6a00 	vldr	s13, [r3]
 8002ae2:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002ae6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002aea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002aee:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
			constains_calculator(&handler_Motor_L.parametersMotor.parametersPID, secondParameter, thirdParameter, theta);   //k,tau,theta
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	ee07 3a90 	vmov	s15, r3
 8002af8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	ee07 3a10 	vmov	s14, r3
 8002b02:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002b06:	ed97 1a17 	vldr	s2, [r7, #92]	; 0x5c
 8002b0a:	eef0 0a47 	vmov.f32	s1, s14
 8002b0e:	eeb0 0a67 	vmov.f32	s0, s15
 8002b12:	4838      	ldr	r0, [pc, #224]	; (8002bf4 <runCommand+0x38c>)
 8002b14:	f7ff fb58 	bl	80021c8 <constains_calculator>
			constains_calculator(&handler_Motor_R.parametersMotor.parametersPID, secondParameter, thirdParameter, theta);   //k,tau,theta
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	ee07 3a90 	vmov	s15, r3
 8002b1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	ee07 3a10 	vmov	s14, r3
 8002b28:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002b2c:	ed97 1a17 	vldr	s2, [r7, #92]	; 0x5c
 8002b30:	eef0 0a47 	vmov.f32	s1, s14
 8002b34:	eeb0 0a67 	vmov.f32	s0, s15
 8002b38:	482f      	ldr	r0, [pc, #188]	; (8002bf8 <runCommand+0x390>)
 8002b3a:	f7ff fb45 	bl	80021c8 <constains_calculator>
}
 8002b3e:	e0f2      	b.n	8002d26 <runCommand+0x4be>
	else if (strcmp(cmd, "equation") == 0)
 8002b40:	f107 031c 	add.w	r3, r7, #28
 8002b44:	4933      	ldr	r1, [pc, #204]	; (8002c14 <runCommand+0x3ac>)
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7fd fb4a 	bl	80001e0 <strcmp>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d168      	bne.n	8002c24 <runCommand+0x3bc>
			m = ((float) firtsParameter)/100;
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	ee07 3a90 	vmov	s15, r3
 8002b58:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b5c:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8002c18 <runCommand+0x3b0>
 8002b60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b64:	4b2d      	ldr	r3, [pc, #180]	; (8002c1c <runCommand+0x3b4>)
 8002b66:	edc3 7a00 	vstr	s15, [r3]
			bl = ((float) secondParameter)/100;
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	ee07 3a90 	vmov	s15, r3
 8002b70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b74:	eddf 6a28 	vldr	s13, [pc, #160]	; 8002c18 <runCommand+0x3b0>
 8002b78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b7c:	4b28      	ldr	r3, [pc, #160]	; (8002c20 <runCommand+0x3b8>)
 8002b7e:	edc3 7a00 	vstr	s15, [r3]
}
 8002b82:	e0d0      	b.n	8002d26 <runCommand+0x4be>
 8002b84:	f3af 8000 	nop.w
 8002b88:	28240b78 	.word	0x28240b78
 8002b8c:	3fed8c7e 	.word	0x3fed8c7e
 8002b90:	0800c8ac 	.word	0x0800c8ac
 8002b94:	0800c8bc 	.word	0x0800c8bc
 8002b98:	0800c8c4 	.word	0x0800c8c4
 8002b9c:	20000294 	.word	0x20000294
 8002ba0:	0800c8d4 	.word	0x0800c8d4
 8002ba4:	0800c900 	.word	0x0800c900
 8002ba8:	0800c950 	.word	0x0800c950
 8002bac:	0800c9a8 	.word	0x0800c9a8
 8002bb0:	0800c9f0 	.word	0x0800c9f0
 8002bb4:	0800ca28 	.word	0x0800ca28
 8002bb8:	0800ca5c 	.word	0x0800ca5c
 8002bbc:	0800caac 	.word	0x0800caac
 8002bc0:	000186a0 	.word	0x000186a0
 8002bc4:	2000000a 	.word	0x2000000a
 8002bc8:	0800cab8 	.word	0x0800cab8
 8002bcc:	20000448 	.word	0x20000448
 8002bd0:	20000480 	.word	0x20000480
 8002bd4:	200003f8 	.word	0x200003f8
 8002bd8:	20000478 	.word	0x20000478
 8002bdc:	2000047c 	.word	0x2000047c
 8002be0:	20000004 	.word	0x20000004
 8002be4:	20000008 	.word	0x20000008
 8002be8:	2000049e 	.word	0x2000049e
 8002bec:	200004a8 	.word	0x200004a8
 8002bf0:	20000440 	.word	0x20000440
 8002bf4:	2000038c 	.word	0x2000038c
 8002bf8:	20000310 	.word	0x20000310
 8002bfc:	40080000 	.word	0x40080000
 8002c00:	20000468 	.word	0x20000468
 8002c04:	20000444 	.word	0x20000444
 8002c08:	200004b4 	.word	0x200004b4
 8002c0c:	200004b6 	.word	0x200004b6
 8002c10:	0800cac0 	.word	0x0800cac0
 8002c14:	0800cac8 	.word	0x0800cac8
 8002c18:	42c80000 	.word	0x42c80000
 8002c1c:	2000000c 	.word	0x2000000c
 8002c20:	200004ac 	.word	0x200004ac
	else if (strcmp(cmd, "turn") == 0)
 8002c24:	f107 031c 	add.w	r3, r7, #28
 8002c28:	4943      	ldr	r1, [pc, #268]	; (8002d38 <runCommand+0x4d0>)
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7fd fad8 	bl	80001e0 <strcmp>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d162      	bne.n	8002cfc <runCommand+0x494>
		flag_turn = secondParameter;
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	b2da      	uxtb	r2, r3
 8002c3a:	4b40      	ldr	r3, [pc, #256]	; (8002d3c <runCommand+0x4d4>)
 8002c3c:	701a      	strb	r2, [r3, #0]
		if(flag_turn==1)
 8002c3e:	4b3f      	ldr	r3, [pc, #252]	; (8002d3c <runCommand+0x4d4>)
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d114      	bne.n	8002c70 <runCommand+0x408>
			limit_count_turn = (b/DR)*((Ce*firtsParameter)/(2*180));
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	4a3d      	ldr	r2, [pc, #244]	; (8002d40 <runCommand+0x4d8>)
 8002c4a:	fb82 1203 	smull	r1, r2, r2, r3
 8002c4e:	1052      	asrs	r2, r2, #1
 8002c50:	17db      	asrs	r3, r3, #31
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	b29b      	uxth	r3, r3
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	b29a      	uxth	r2, r3
 8002c5a:	4b3a      	ldr	r3, [pc, #232]	; (8002d44 <runCommand+0x4dc>)
 8002c5c:	801a      	strh	r2, [r3, #0]
			handler_Motor_Execute = &handler_Motor_R;
 8002c5e:	4b3a      	ldr	r3, [pc, #232]	; (8002d48 <runCommand+0x4e0>)
 8002c60:	4a3a      	ldr	r2, [pc, #232]	; (8002d4c <runCommand+0x4e4>)
 8002c62:	601a      	str	r2, [r3, #0]
			updateDirMotor(handler_Motor_Execute);
 8002c64:	4b38      	ldr	r3, [pc, #224]	; (8002d48 <runCommand+0x4e0>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7fe fe06 	bl	800187a <updateDirMotor>
 8002c6e:	e013      	b.n	8002c98 <runCommand+0x430>
			limit_count_turn = (b/DL)*((Ce*firtsParameter)/(2*180));
 8002c70:	69bb      	ldr	r3, [r7, #24]
 8002c72:	4a33      	ldr	r2, [pc, #204]	; (8002d40 <runCommand+0x4d8>)
 8002c74:	fb82 1203 	smull	r1, r2, r2, r3
 8002c78:	1052      	asrs	r2, r2, #1
 8002c7a:	17db      	asrs	r3, r3, #31
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	005b      	lsls	r3, r3, #1
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	4b2f      	ldr	r3, [pc, #188]	; (8002d44 <runCommand+0x4dc>)
 8002c86:	801a      	strh	r2, [r3, #0]
			handler_Motor_Execute = &handler_Motor_L;
 8002c88:	4b2f      	ldr	r3, [pc, #188]	; (8002d48 <runCommand+0x4e0>)
 8002c8a:	4a31      	ldr	r2, [pc, #196]	; (8002d50 <runCommand+0x4e8>)
 8002c8c:	601a      	str	r2, [r3, #0]
			updateDirMotor(handler_Motor_Execute);
 8002c8e:	4b2e      	ldr	r3, [pc, #184]	; (8002d48 <runCommand+0x4e0>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7fe fdf1 	bl	800187a <updateDirMotor>
		config_motor(2, timeAction_TIMER_Sampling, 0.9234*((float) thirdParameter)-3, thirdParameter, frequency_PWM_Motor);//Tipo de Estudio, periodo [ms], por dutty L, por dutty R, fre pwm [hz]
 8002c98:	4b2e      	ldr	r3, [pc, #184]	; (8002d54 <runCommand+0x4ec>)
 8002c9a:	881b      	ldrh	r3, [r3, #0]
 8002c9c:	461c      	mov	r4, r3
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	ee07 3a90 	vmov	s15, r3
 8002ca4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ca8:	ee17 0a90 	vmov	r0, s15
 8002cac:	f7fd fc64 	bl	8000578 <__aeabi_f2d>
 8002cb0:	a31f      	add	r3, pc, #124	; (adr r3, 8002d30 <runCommand+0x4c8>)
 8002cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cb6:	f7fd fcb7 	bl	8000628 <__aeabi_dmul>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	460b      	mov	r3, r1
 8002cbe:	4610      	mov	r0, r2
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	f04f 0200 	mov.w	r2, #0
 8002cc6:	4b24      	ldr	r3, [pc, #144]	; (8002d58 <runCommand+0x4f0>)
 8002cc8:	f7fd faf6 	bl	80002b8 <__aeabi_dsub>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	460b      	mov	r3, r1
 8002cd0:	4610      	mov	r0, r2
 8002cd2:	4619      	mov	r1, r3
 8002cd4:	f7fd ffa0 	bl	8000c18 <__aeabi_d2f>
 8002cd8:	4601      	mov	r1, r0
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	ee07 3a90 	vmov	s15, r3
 8002ce0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ce4:	4b1d      	ldr	r3, [pc, #116]	; (8002d5c <runCommand+0x4f4>)
 8002ce6:	881b      	ldrh	r3, [r3, #0]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	eef0 0a67 	vmov.f32	s1, s15
 8002cee:	ee00 1a10 	vmov	s0, r1
 8002cf2:	4621      	mov	r1, r4
 8002cf4:	2002      	movs	r0, #2
 8002cf6:	f000 f95f 	bl	8002fb8 <config_motor>
}
 8002cfa:	e014      	b.n	8002d26 <runCommand+0x4be>
	else if (strcmp(cmd, "stop") == 0)
 8002cfc:	f107 031c 	add.w	r3, r7, #28
 8002d00:	4917      	ldr	r1, [pc, #92]	; (8002d60 <runCommand+0x4f8>)
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7fd fa6c 	bl	80001e0 <strcmp>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d107      	bne.n	8002d1e <runCommand+0x4b6>
		status_motor(RESET);
 8002d0e:	2080      	movs	r0, #128	; 0x80
 8002d10:	f000 f8ca 	bl	8002ea8 <status_motor>
		writeMsgForTXE(&handler_USART_USB, "Estudio finalizado \n");
 8002d14:	4913      	ldr	r1, [pc, #76]	; (8002d64 <runCommand+0x4fc>)
 8002d16:	4814      	ldr	r0, [pc, #80]	; (8002d68 <runCommand+0x500>)
 8002d18:	f002 ffac 	bl	8005c74 <writeMsgForTXE>
}
 8002d1c:	e003      	b.n	8002d26 <runCommand+0x4be>
		writeMsgForTXE(&handler_USART_USB, "Comando no correcto \n");
 8002d1e:	4913      	ldr	r1, [pc, #76]	; (8002d6c <runCommand+0x504>)
 8002d20:	4811      	ldr	r0, [pc, #68]	; (8002d68 <runCommand+0x500>)
 8002d22:	f002 ffa7 	bl	8005c74 <writeMsgForTXE>
}
 8002d26:	bf00      	nop
 8002d28:	3764      	adds	r7, #100	; 0x64
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd90      	pop	{r4, r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	28240b78 	.word	0x28240b78
 8002d34:	3fed8c7e 	.word	0x3fed8c7e
 8002d38:	0800cad4 	.word	0x0800cad4
 8002d3c:	20000499 	.word	0x20000499
 8002d40:	66666667 	.word	0x66666667
 8002d44:	2000049c 	.word	0x2000049c
 8002d48:	20000494 	.word	0x20000494
 8002d4c:	20000310 	.word	0x20000310
 8002d50:	2000038c 	.word	0x2000038c
 8002d54:	20000008 	.word	0x20000008
 8002d58:	40080000 	.word	0x40080000
 8002d5c:	2000000a 	.word	0x2000000a
 8002d60:	0800cadc 	.word	0x0800cadc
 8002d64:	0800cae4 	.word	0x0800cae4
 8002d68:	20000294 	.word	0x20000294
 8002d6c:	0800cafc 	.word	0x0800cafc

08002d70 <PID>:
//----------------------------Inicio de la definicion de las funciones-----------------------------------------


//--------------------PID----------------------
void PID(Parameters_PID_t *ptrPIDHandler, float setpoint, float measure)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b089      	sub	sp, #36	; 0x24
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	ed87 0a02 	vstr	s0, [r7, #8]
 8002d7c:	edc7 0a01 	vstr	s1, [r7, #4]
	//Calculo del error
	ptrPIDHandler->e = setpoint-measure;
 8002d80:	ed97 7a02 	vldr	s14, [r7, #8]
 8002d84:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	edc3 7a02 	vstr	s15, [r3, #8]
    // Controle PID
	float p0 =  ptrPIDHandler->q0*ptrPIDHandler->e;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	ed93 7a05 	vldr	s14, [r3, #20]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	edd3 7a02 	vldr	s15, [r3, #8]
 8002d9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002da2:	edc7 7a07 	vstr	s15, [r7, #28]
	float p1 =  ptrPIDHandler->q1*ptrPIDHandler->e_1;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	ed93 7a06 	vldr	s14, [r3, #24]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	edd3 7a03 	vldr	s15, [r3, #12]
 8002db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002db6:	edc7 7a06 	vstr	s15, [r7, #24]
	float p2 =  ptrPIDHandler->q2*ptrPIDHandler->e_2;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	ed93 7a07 	vldr	s14, [r3, #28]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	edd3 7a04 	vldr	s15, [r3, #16]
 8002dc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dca:	edc7 7a05 	vstr	s15, [r7, #20]
	ptrPIDHandler->u = ptrPIDHandler->u_1 + p0 + p1 + p2;        //Ley del controlador PID discreto
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	ed93 7a01 	vldr	s14, [r3, #4]
 8002dd4:	edd7 7a07 	vldr	s15, [r7, #28]
 8002dd8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ddc:	edd7 7a06 	vldr	s15, [r7, #24]
 8002de0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002de4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002de8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	edc3 7a00 	vstr	s15, [r3]

     //Retorno a los valores reales
	ptrPIDHandler->e_2 = ptrPIDHandler->e_1;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	68da      	ldr	r2, [r3, #12]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	611a      	str	r2, [r3, #16]
	ptrPIDHandler->e_1 = ptrPIDHandler->e;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	689a      	ldr	r2, [r3, #8]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	60da      	str	r2, [r3, #12]
	ptrPIDHandler->u_1 = ptrPIDHandler->u;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	605a      	str	r2, [r3, #4]
}
 8002e0a:	bf00      	nop
 8002e0c:	3724      	adds	r7, #36	; 0x24
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
	...

08002e18 <correction>:

void correction(Motor_Handler_t *ptrMotorHandler)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]

	//Definimos variables auxiliares
	float port_dutty = 0;
 8002e20:	f04f 0300 	mov.w	r3, #0
 8002e24:	60fb      	str	r3, [r7, #12]
	//Conversion ley de control->velocidad->valor dutty
	if(ptrMotorHandler == &handler_Motor_L)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a1b      	ldr	r2, [pc, #108]	; (8002e98 <correction+0x80>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d103      	bne.n	8002e36 <correction+0x1e>
	{
		//Conversion a dutty
		//port_dutty = (0.9234*(ptrMotorHandler->parametersMotor.parametersPID.u) - 3) ;
		port_dutty = ptrMotorHandler->parametersMotor.parametersPID.u ;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	60fb      	str	r3, [r7, #12]
 8002e34:	e002      	b.n	8002e3c <correction+0x24>
	}
	else
	{
		//Conversion a dutty
		port_dutty = ptrMotorHandler->parametersMotor.parametersPID.u ;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	60fb      	str	r3, [r7, #12]
	}

    //Saturo el porcentaje de dutty en un tope maximo y minimo
    if (port_dutty >= 100.0)
 8002e3c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e40:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002e9c <correction+0x84>
 8002e44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e4c:	db02      	blt.n	8002e54 <correction+0x3c>
    {
    	port_dutty = 100.0;
 8002e4e:	4b14      	ldr	r3, [pc, #80]	; (8002ea0 <correction+0x88>)
 8002e50:	60fb      	str	r3, [r7, #12]
 8002e52:	e018      	b.n	8002e86 <correction+0x6e>
    }
    else if(port_dutty <= duttyInicial-5)
 8002e54:	4b13      	ldr	r3, [pc, #76]	; (8002ea4 <correction+0x8c>)
 8002e56:	edd3 7a00 	vldr	s15, [r3]
 8002e5a:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002e5e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002e62:	ed97 7a03 	vldr	s14, [r7, #12]
 8002e66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e6e:	d809      	bhi.n	8002e84 <correction+0x6c>
    {
    	port_dutty = duttyInicial-5;
 8002e70:	4b0c      	ldr	r3, [pc, #48]	; (8002ea4 <correction+0x8c>)
 8002e72:	edd3 7a00 	vldr	s15, [r3]
 8002e76:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002e7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002e7e:	edc7 7a03 	vstr	s15, [r7, #12]
 8002e82:	e000      	b.n	8002e86 <correction+0x6e>
    }
    else
    {
    	__NOP();
 8002e84:	bf00      	nop
    }

    //Actualizamoe el valor del dutty
    updateDuttyMotor(ptrMotorHandler, port_dutty);
 8002e86:	ed97 0a03 	vldr	s0, [r7, #12]
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f7fe fcde 	bl	800184c <updateDuttyMotor>
}
 8002e90:	bf00      	nop
 8002e92:	3710      	adds	r7, #16
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	2000038c 	.word	0x2000038c
 8002e9c:	42c80000 	.word	0x42c80000
 8002ea0:	42c80000 	.word	0x42c80000
 8002ea4:	200004a8 	.word	0x200004a8

08002ea8 <status_motor>:

void status_motor(uint8_t status)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	4603      	mov	r3, r0
 8002eb0:	71fb      	strb	r3, [r7, #7]
	if(status == 1)
 8002eb2:	79fb      	ldrb	r3, [r7, #7]
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d138      	bne.n	8002f2a <status_motor+0x82>
	{
		//Activamos el motor
		statusInOutPWM(handler_Motor_L.phandlerPWM, CHANNEL_ENABLE);
 8002eb8:	4b3b      	ldr	r3, [pc, #236]	; (8002fa8 <status_motor+0x100>)
 8002eba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ebc:	2101      	movs	r1, #1
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f002 fa14 	bl	80052ec <statusInOutPWM>
		statusInOutPWM(handler_Motor_R.phandlerPWM, CHANNEL_ENABLE);
 8002ec4:	4b39      	ldr	r3, [pc, #228]	; (8002fac <status_motor+0x104>)
 8002ec6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ec8:	2101      	movs	r1, #1
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f002 fa0e 	bl	80052ec <statusInOutPWM>
		GPIO_writePin(handler_Motor_L.phandlerGPIOIN, (handler_Motor_L.configMotor.dir)&SET);
 8002ed0:	4b35      	ldr	r3, [pc, #212]	; (8002fa8 <status_motor+0x100>)
 8002ed2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ed4:	4b34      	ldr	r3, [pc, #208]	; (8002fa8 <status_motor+0x100>)
 8002ed6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eda:	f003 0301 	and.w	r3, r3, #1
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	4610      	mov	r0, r2
 8002ee4:	f001 fd2a 	bl	800493c <GPIO_writePin>
		GPIO_writePin(handler_Motor_R.phandlerGPIOIN, (handler_Motor_R.configMotor.dir)&SET);
 8002ee8:	4b30      	ldr	r3, [pc, #192]	; (8002fac <status_motor+0x104>)
 8002eea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002eec:	4b2f      	ldr	r3, [pc, #188]	; (8002fac <status_motor+0x104>)
 8002eee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ef2:	f003 0301 	and.w	r3, r3, #1
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	4619      	mov	r1, r3
 8002efa:	4610      	mov	r0, r2
 8002efc:	f001 fd1e 	bl	800493c <GPIO_writePin>
		GPIO_writePin(handler_Motor_L.phandlerGPIOEN, RESET);
 8002f00:	4b29      	ldr	r3, [pc, #164]	; (8002fa8 <status_motor+0x100>)
 8002f02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f04:	2180      	movs	r1, #128	; 0x80
 8002f06:	4618      	mov	r0, r3
 8002f08:	f001 fd18 	bl	800493c <GPIO_writePin>
		GPIO_writePin(handler_Motor_R.phandlerGPIOEN, RESET);
 8002f0c:	4b27      	ldr	r3, [pc, #156]	; (8002fac <status_motor+0x104>)
 8002f0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f10:	2180      	movs	r1, #128	; 0x80
 8002f12:	4618      	mov	r0, r3
 8002f14:	f001 fd12 	bl	800493c <GPIO_writePin>
		//Activamos la interrupcion
		if(flag_motor!=2)
 8002f18:	4b25      	ldr	r3, [pc, #148]	; (8002fb0 <status_motor+0x108>)
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	2b02      	cmp	r3, #2
 8002f1e:	d03f      	beq.n	8002fa0 <status_motor+0xf8>
		{
			statusiInterruptionTimer(&handler_TIMER_Sampling, INTERRUPTION_ENABLE);
 8002f20:	2101      	movs	r1, #1
 8002f22:	4824      	ldr	r0, [pc, #144]	; (8002fb4 <status_motor+0x10c>)
 8002f24:	f000 fac8 	bl	80034b8 <statusiInterruptionTimer>
		GPIO_writePin(handler_Motor_L.phandlerGPIOEN, SET);
		GPIO_writePin(handler_Motor_R.phandlerGPIOEN, SET);
		//Reiniciamos Bandera
		flag_motor = 0;
	}
}
 8002f28:	e03a      	b.n	8002fa0 <status_motor+0xf8>
		if(flag_motor!=2)
 8002f2a:	4b21      	ldr	r3, [pc, #132]	; (8002fb0 <status_motor+0x108>)
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d003      	beq.n	8002f3a <status_motor+0x92>
			statusiInterruptionTimer(&handler_TIMER_Sampling, INTERRUPTION_DISABLE);
 8002f32:	2100      	movs	r1, #0
 8002f34:	481f      	ldr	r0, [pc, #124]	; (8002fb4 <status_motor+0x10c>)
 8002f36:	f000 fabf 	bl	80034b8 <statusiInterruptionTimer>
		statusInOutPWM(handler_Motor_L.phandlerPWM, CHANNEL_DISABLE);
 8002f3a:	4b1b      	ldr	r3, [pc, #108]	; (8002fa8 <status_motor+0x100>)
 8002f3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f3e:	2100      	movs	r1, #0
 8002f40:	4618      	mov	r0, r3
 8002f42:	f002 f9d3 	bl	80052ec <statusInOutPWM>
		statusInOutPWM(handler_Motor_R.phandlerPWM, CHANNEL_DISABLE);
 8002f46:	4b19      	ldr	r3, [pc, #100]	; (8002fac <status_motor+0x104>)
 8002f48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f002 f9cd 	bl	80052ec <statusInOutPWM>
		GPIO_writePin(handler_Motor_L.phandlerGPIOIN, (handler_Motor_L.configMotor.dir)&RESET);
 8002f52:	4b15      	ldr	r3, [pc, #84]	; (8002fa8 <status_motor+0x100>)
 8002f54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f56:	4b14      	ldr	r3, [pc, #80]	; (8002fa8 <status_motor+0x100>)
 8002f58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f5c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	4619      	mov	r1, r3
 8002f64:	4610      	mov	r0, r2
 8002f66:	f001 fce9 	bl	800493c <GPIO_writePin>
		GPIO_writePin(handler_Motor_R.phandlerGPIOIN, (handler_Motor_R.configMotor.dir)&RESET);
 8002f6a:	4b10      	ldr	r3, [pc, #64]	; (8002fac <status_motor+0x104>)
 8002f6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f6e:	4b0f      	ldr	r3, [pc, #60]	; (8002fac <status_motor+0x104>)
 8002f70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f74:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	4610      	mov	r0, r2
 8002f7e:	f001 fcdd 	bl	800493c <GPIO_writePin>
		GPIO_writePin(handler_Motor_L.phandlerGPIOEN, SET);
 8002f82:	4b09      	ldr	r3, [pc, #36]	; (8002fa8 <status_motor+0x100>)
 8002f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f86:	2101      	movs	r1, #1
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f001 fcd7 	bl	800493c <GPIO_writePin>
		GPIO_writePin(handler_Motor_R.phandlerGPIOEN, SET);
 8002f8e:	4b07      	ldr	r3, [pc, #28]	; (8002fac <status_motor+0x104>)
 8002f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f92:	2101      	movs	r1, #1
 8002f94:	4618      	mov	r0, r3
 8002f96:	f001 fcd1 	bl	800493c <GPIO_writePin>
		flag_motor = 0;
 8002f9a:	4b05      	ldr	r3, [pc, #20]	; (8002fb0 <status_motor+0x108>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	701a      	strb	r2, [r3, #0]
}
 8002fa0:	bf00      	nop
 8002fa2:	3708      	adds	r7, #8
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	2000038c 	.word	0x2000038c
 8002fac:	20000310 	.word	0x20000310
 8002fb0:	20000498 	.word	0x20000498
 8002fb4:	200003e8 	.word	0x200003e8

08002fb8 <config_motor>:

//Funcion para al configuracion de los motores
void config_motor(uint8_t status, int firth, float second, float third, int forth)  //Tipo de Estudio, periodo [ms], por dutty L, por dutty R, fre pwm [hz]
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b086      	sub	sp, #24
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	6139      	str	r1, [r7, #16]
 8002fc2:	ed87 0a03 	vstr	s0, [r7, #12]
 8002fc6:	edc7 0a02 	vstr	s1, [r7, #8]
 8002fca:	607a      	str	r2, [r7, #4]
 8002fcc:	75fb      	strb	r3, [r7, #23]
	//Actualizacion de la frecuencia del timer
	//updateFrequencyTimer(&handler_TIMER_Sampling, firth);
	//Establecer valores
	handler_Motor_R.parametersMotor.count = 0;
 8002fce:	4b16      	ldr	r3, [pc, #88]	; (8003028 <config_motor+0x70>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	841a      	strh	r2, [r3, #32]
	handler_Motor_L.parametersMotor.count = 0;
 8002fd4:	4b15      	ldr	r3, [pc, #84]	; (800302c <config_motor+0x74>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	841a      	strh	r2, [r3, #32]
	handler_Motor_R.parametersMotor.countCotinuous = 0;
 8002fda:	4b13      	ldr	r3, [pc, #76]	; (8003028 <config_motor+0x70>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	625a      	str	r2, [r3, #36]	; 0x24
	handler_Motor_L.parametersMotor.countCotinuous = 0;
 8002fe0:	4b12      	ldr	r3, [pc, #72]	; (800302c <config_motor+0x74>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	625a      	str	r2, [r3, #36]	; 0x24
	//Establecemos valroes iniciales
	//timeBackR = timeBackL = getTicksUs();
	count_time = 0;
 8002fe6:	4b12      	ldr	r3, [pc, #72]	; (8003030 <config_motor+0x78>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	801a      	strh	r2, [r3, #0]
	//Actualizamos el valor del dutty y frecuencia
	value_period = 100000/forth;
 8002fec:	4a11      	ldr	r2, [pc, #68]	; (8003034 <config_motor+0x7c>)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	fb92 f3f3 	sdiv	r3, r2, r3
 8002ff4:	b29a      	uxth	r2, r3
 8002ff6:	4b10      	ldr	r3, [pc, #64]	; (8003038 <config_motor+0x80>)
 8002ff8:	801a      	strh	r2, [r3, #0]
	updateFrequencyTimer(&handler_TIMER_Motor, value_period);
 8002ffa:	4b0f      	ldr	r3, [pc, #60]	; (8003038 <config_motor+0x80>)
 8002ffc:	881b      	ldrh	r3, [r3, #0]
 8002ffe:	4619      	mov	r1, r3
 8003000:	480e      	ldr	r0, [pc, #56]	; (800303c <config_motor+0x84>)
 8003002:	f000 fa79 	bl	80034f8 <updateFrequencyTimer>
	updateDuttyMotor(&handler_Motor_R, third);
 8003006:	ed97 0a02 	vldr	s0, [r7, #8]
 800300a:	4807      	ldr	r0, [pc, #28]	; (8003028 <config_motor+0x70>)
 800300c:	f7fe fc1e 	bl	800184c <updateDuttyMotor>
	updateDuttyMotor(&handler_Motor_L, second);
 8003010:	ed97 0a03 	vldr	s0, [r7, #12]
 8003014:	4805      	ldr	r0, [pc, #20]	; (800302c <config_motor+0x74>)
 8003016:	f7fe fc19 	bl	800184c <updateDuttyMotor>
	//Cambio valor bandera
	flag_motor=status;
 800301a:	4a09      	ldr	r2, [pc, #36]	; (8003040 <config_motor+0x88>)
 800301c:	7dfb      	ldrb	r3, [r7, #23]
 800301e:	7013      	strb	r3, [r2, #0]
}
 8003020:	bf00      	nop
 8003022:	3718      	adds	r7, #24
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	20000310 	.word	0x20000310
 800302c:	2000038c 	.word	0x2000038c
 8003030:	2000049a 	.word	0x2000049a
 8003034:	000186a0 	.word	0x000186a0
 8003038:	20000002 	.word	0x20000002
 800303c:	200003d8 	.word	0x200003d8
 8003040:	20000498 	.word	0x20000498

08003044 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003044:	480d      	ldr	r0, [pc, #52]	; (800307c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003046:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003048:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800304c:	480c      	ldr	r0, [pc, #48]	; (8003080 <LoopForever+0x6>)
  ldr r1, =_edata
 800304e:	490d      	ldr	r1, [pc, #52]	; (8003084 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003050:	4a0d      	ldr	r2, [pc, #52]	; (8003088 <LoopForever+0xe>)
  movs r3, #0
 8003052:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003054:	e002      	b.n	800305c <LoopCopyDataInit>

08003056 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003056:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003058:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800305a:	3304      	adds	r3, #4

0800305c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800305c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800305e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003060:	d3f9      	bcc.n	8003056 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003062:	4a0a      	ldr	r2, [pc, #40]	; (800308c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003064:	4c0a      	ldr	r4, [pc, #40]	; (8003090 <LoopForever+0x16>)
  movs r3, #0
 8003066:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003068:	e001      	b.n	800306e <LoopFillZerobss>

0800306a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800306a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800306c:	3204      	adds	r2, #4

0800306e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800306e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003070:	d3fb      	bcc.n	800306a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003072:	f003 f80d 	bl	8006090 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003076:	f7fe fc2f 	bl	80018d8 <main>

0800307a <LoopForever>:

LoopForever:
    b LoopForever
 800307a:	e7fe      	b.n	800307a <LoopForever>
  ldr   r0, =_estack
 800307c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003080:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003084:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8003088:	0800d238 	.word	0x0800d238
  ldr r2, =_sbss
 800308c:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8003090:	20000d88 	.word	0x20000d88

08003094 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003094:	e7fe      	b.n	8003094 <ADC_IRQHandler>

08003096 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003096:	b480      	push	{r7}
 8003098:	af00      	add	r7, sp, #0
	return 1;
 800309a:	2301      	movs	r3, #1
}
 800309c:	4618      	mov	r0, r3
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr

080030a6 <_kill>:

int _kill(int pid, int sig)
{
 80030a6:	b580      	push	{r7, lr}
 80030a8:	b082      	sub	sp, #8
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
 80030ae:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80030b0:	f002 ffe8 	bl	8006084 <__errno>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2216      	movs	r2, #22
 80030b8:	601a      	str	r2, [r3, #0]
	return -1;
 80030ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}

080030c6 <_exit>:

void _exit (int status)
{
 80030c6:	b580      	push	{r7, lr}
 80030c8:	b082      	sub	sp, #8
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80030ce:	f04f 31ff 	mov.w	r1, #4294967295
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f7ff ffe7 	bl	80030a6 <_kill>
	while (1) {}		/* Make sure we hang here */
 80030d8:	e7fe      	b.n	80030d8 <_exit+0x12>

080030da <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030da:	b580      	push	{r7, lr}
 80030dc:	b086      	sub	sp, #24
 80030de:	af00      	add	r7, sp, #0
 80030e0:	60f8      	str	r0, [r7, #12]
 80030e2:	60b9      	str	r1, [r7, #8]
 80030e4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030e6:	2300      	movs	r3, #0
 80030e8:	617b      	str	r3, [r7, #20]
 80030ea:	e00a      	b.n	8003102 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80030ec:	f3af 8000 	nop.w
 80030f0:	4601      	mov	r1, r0
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	1c5a      	adds	r2, r3, #1
 80030f6:	60ba      	str	r2, [r7, #8]
 80030f8:	b2ca      	uxtb	r2, r1
 80030fa:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	3301      	adds	r3, #1
 8003100:	617b      	str	r3, [r7, #20]
 8003102:	697a      	ldr	r2, [r7, #20]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	429a      	cmp	r2, r3
 8003108:	dbf0      	blt.n	80030ec <_read+0x12>
	}

return len;
 800310a:	687b      	ldr	r3, [r7, #4]
}
 800310c:	4618      	mov	r0, r3
 800310e:	3718      	adds	r7, #24
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}

08003114 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b086      	sub	sp, #24
 8003118:	af00      	add	r7, sp, #0
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	60b9      	str	r1, [r7, #8]
 800311e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003120:	2300      	movs	r3, #0
 8003122:	617b      	str	r3, [r7, #20]
 8003124:	e009      	b.n	800313a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	1c5a      	adds	r2, r3, #1
 800312a:	60ba      	str	r2, [r7, #8]
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	4618      	mov	r0, r3
 8003130:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	3301      	adds	r3, #1
 8003138:	617b      	str	r3, [r7, #20]
 800313a:	697a      	ldr	r2, [r7, #20]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	429a      	cmp	r2, r3
 8003140:	dbf1      	blt.n	8003126 <_write+0x12>
	}
	return len;
 8003142:	687b      	ldr	r3, [r7, #4]
}
 8003144:	4618      	mov	r0, r3
 8003146:	3718      	adds	r7, #24
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}

0800314c <_close>:

int _close(int file)
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
	return -1;
 8003154:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003158:	4618      	mov	r0, r3
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003174:	605a      	str	r2, [r3, #4]
	return 0;
 8003176:	2300      	movs	r3, #0
}
 8003178:	4618      	mov	r0, r3
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr

08003184 <_isatty>:

int _isatty(int file)
{
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
	return 1;
 800318c:	2301      	movs	r3, #1
}
 800318e:	4618      	mov	r0, r3
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr

0800319a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800319a:	b480      	push	{r7}
 800319c:	b085      	sub	sp, #20
 800319e:	af00      	add	r7, sp, #0
 80031a0:	60f8      	str	r0, [r7, #12]
 80031a2:	60b9      	str	r1, [r7, #8]
 80031a4:	607a      	str	r2, [r7, #4]
	return 0;
 80031a6:	2300      	movs	r3, #0
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3714      	adds	r7, #20
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b086      	sub	sp, #24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031bc:	4a14      	ldr	r2, [pc, #80]	; (8003210 <_sbrk+0x5c>)
 80031be:	4b15      	ldr	r3, [pc, #84]	; (8003214 <_sbrk+0x60>)
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031c8:	4b13      	ldr	r3, [pc, #76]	; (8003218 <_sbrk+0x64>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d102      	bne.n	80031d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031d0:	4b11      	ldr	r3, [pc, #68]	; (8003218 <_sbrk+0x64>)
 80031d2:	4a12      	ldr	r2, [pc, #72]	; (800321c <_sbrk+0x68>)
 80031d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031d6:	4b10      	ldr	r3, [pc, #64]	; (8003218 <_sbrk+0x64>)
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4413      	add	r3, r2
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d207      	bcs.n	80031f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031e4:	f002 ff4e 	bl	8006084 <__errno>
 80031e8:	4603      	mov	r3, r0
 80031ea:	220c      	movs	r2, #12
 80031ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031ee:	f04f 33ff 	mov.w	r3, #4294967295
 80031f2:	e009      	b.n	8003208 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031f4:	4b08      	ldr	r3, [pc, #32]	; (8003218 <_sbrk+0x64>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031fa:	4b07      	ldr	r3, [pc, #28]	; (8003218 <_sbrk+0x64>)
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4413      	add	r3, r2
 8003202:	4a05      	ldr	r2, [pc, #20]	; (8003218 <_sbrk+0x64>)
 8003204:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003206:	68fb      	ldr	r3, [r7, #12]
}
 8003208:	4618      	mov	r0, r3
 800320a:	3718      	adds	r7, #24
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	20020000 	.word	0x20020000
 8003214:	00000400 	.word	0x00000400
 8003218:	200004fc 	.word	0x200004fc
 800321c:	20000d88 	.word	0x20000d88

08003220 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	4603      	mov	r3, r0
 8003228:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800322a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322e:	2b00      	cmp	r3, #0
 8003230:	db0b      	blt.n	800324a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003232:	79fb      	ldrb	r3, [r7, #7]
 8003234:	f003 021f 	and.w	r2, r3, #31
 8003238:	4907      	ldr	r1, [pc, #28]	; (8003258 <__NVIC_EnableIRQ+0x38>)
 800323a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323e:	095b      	lsrs	r3, r3, #5
 8003240:	2001      	movs	r0, #1
 8003242:	fa00 f202 	lsl.w	r2, r0, r2
 8003246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800324a:	bf00      	nop
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	e000e100 	.word	0xe000e100

0800325c <BasicTimer_Config>:
TIM_TypeDef *ptrTimer4Used;
TIM_TypeDef *ptrTimer5Used;

//Funcion para cargar la configuracion del Timer
void BasicTimer_Config(BasicTimer_Handler_t *ptrBTimerHandler)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]

	//---------------------------------1) Activamos el periferico------------------------------------------
	//Registro: APB1ENR

	//Verificamos para TIM2
	if(ptrBTimerHandler->ptrTIMx==TIM2)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800326c:	d10a      	bne.n	8003284 <BasicTimer_Config+0x28>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 800326e:	4b62      	ldr	r3, [pc, #392]	; (80033f8 <BasicTimer_Config+0x19c>)
 8003270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003272:	4a61      	ldr	r2, [pc, #388]	; (80033f8 <BasicTimer_Config+0x19c>)
 8003274:	f043 0301 	orr.w	r3, r3, #1
 8003278:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer2Used = ptrBTimerHandler->ptrTIMx;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	68db      	ldr	r3, [r3, #12]
 800327e:	4a5f      	ldr	r2, [pc, #380]	; (80033fc <BasicTimer_Config+0x1a0>)
 8003280:	6013      	str	r3, [r2, #0]
 8003282:	e02e      	b.n	80032e2 <BasicTimer_Config+0x86>

	}
	//Verificamos para TIM3
	else if(ptrBTimerHandler->ptrTIMx==TIM3)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	4a5d      	ldr	r2, [pc, #372]	; (8003400 <BasicTimer_Config+0x1a4>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d10a      	bne.n	80032a4 <BasicTimer_Config+0x48>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 800328e:	4b5a      	ldr	r3, [pc, #360]	; (80033f8 <BasicTimer_Config+0x19c>)
 8003290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003292:	4a59      	ldr	r2, [pc, #356]	; (80033f8 <BasicTimer_Config+0x19c>)
 8003294:	f043 0302 	orr.w	r3, r3, #2
 8003298:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer3Used = ptrBTimerHandler->ptrTIMx;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	4a59      	ldr	r2, [pc, #356]	; (8003404 <BasicTimer_Config+0x1a8>)
 80032a0:	6013      	str	r3, [r2, #0]
 80032a2:	e01e      	b.n	80032e2 <BasicTimer_Config+0x86>
	}
	//Verificamos para TIM4
	else if(ptrBTimerHandler->ptrTIMx==TIM4)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	4a57      	ldr	r2, [pc, #348]	; (8003408 <BasicTimer_Config+0x1ac>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d10a      	bne.n	80032c4 <BasicTimer_Config+0x68>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 80032ae:	4b52      	ldr	r3, [pc, #328]	; (80033f8 <BasicTimer_Config+0x19c>)
 80032b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b2:	4a51      	ldr	r2, [pc, #324]	; (80033f8 <BasicTimer_Config+0x19c>)
 80032b4:	f043 0304 	orr.w	r3, r3, #4
 80032b8:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer4Used = ptrBTimerHandler->ptrTIMx;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	4a53      	ldr	r2, [pc, #332]	; (800340c <BasicTimer_Config+0x1b0>)
 80032c0:	6013      	str	r3, [r2, #0]
 80032c2:	e00e      	b.n	80032e2 <BasicTimer_Config+0x86>
	}
	//Verificamos para TIM5
	else if(ptrBTimerHandler->ptrTIMx==TIM5)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	4a51      	ldr	r2, [pc, #324]	; (8003410 <BasicTimer_Config+0x1b4>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d109      	bne.n	80032e2 <BasicTimer_Config+0x86>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 80032ce:	4b4a      	ldr	r3, [pc, #296]	; (80033f8 <BasicTimer_Config+0x19c>)
 80032d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d2:	4a49      	ldr	r2, [pc, #292]	; (80033f8 <BasicTimer_Config+0x19c>)
 80032d4:	f043 0308 	orr.w	r3, r3, #8
 80032d8:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer5Used = ptrBTimerHandler->ptrTIMx;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	4a4d      	ldr	r2, [pc, #308]	; (8003414 <BasicTimer_Config+0x1b8>)
 80032e0:	6013      	str	r3, [r2, #0]
	}
	//------------------------------2) Configurando el pre-escaler-----------------------------------------
	//Registro:TIMx_PSC		//Es un valor de 32 bit

	uint8_t clockSystem = getConfigPLL();          //Guardamos la velocidad de reloj entregada al bus APB1
 80032e2:	f001 fdf3 	bl	8004ecc <getConfigPLL>
 80032e6:	4603      	mov	r3, r0
 80032e8:	73bb      	strb	r3, [r7, #14]
	uint8_t clock = getClockAPB1();          //Guardamos la velocidad de reloj entregada al bus APB1
 80032ea:	f001 fe0b 	bl	8004f04 <getClockAPB1>
 80032ee:	4603      	mov	r3, r0
 80032f0:	73fb      	strb	r3, [r7, #15]

	//Verificamos si el multiplicador del Timer esta activado por el preescaler
	if(clockSystem>=50)
 80032f2:	7bbb      	ldrb	r3, [r7, #14]
 80032f4:	2b31      	cmp	r3, #49	; 0x31
 80032f6:	d903      	bls.n	8003300 <BasicTimer_Config+0xa4>
	{
		clock = clock*2;
 80032f8:	7bfb      	ldrb	r3, [r7, #15]
 80032fa:	005b      	lsls	r3, r3, #1
 80032fc:	73fb      	strb	r3, [r7, #15]
 80032fe:	e000      	b.n	8003302 <BasicTimer_Config+0xa6>
	}
	else
	{
		__NOP();
 8003300:	bf00      	nop
	}

	/*La frecuencia de reloj contador CK_CNT es igual a fck_psc/(psc[15:0]+1)
	 * por tanto define la velocidad a la que incrementa el counter*/
	ptrBTimerHandler->ptrTIMx->PSC = (clock)*(ptrBTimerHandler->TIMx_Config.TIMx_periodcnt)-1; //(min:0, max:65536)
 8003302:	7bfb      	ldrb	r3, [r7, #15]
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	8852      	ldrh	r2, [r2, #2]
 8003308:	fb02 f303 	mul.w	r3, r2, r3
 800330c:	1e5a      	subs	r2, r3, #1
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	629a      	str	r2, [r3, #40]	; 0x28
	//Registro:TIMx_CR1		Es un registro de configuracion del TIMx
	//Registro:TIMx_ARR		Es un valor de 32 bit
	//Registro:TIMx_CNT/	Es un valor de 32 bit

	//verificamos si el timer se configuro como up o dowm
	if(ptrBTimerHandler->TIMx_Config.TIMx_mode==BTIMER_MODE_UP)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d112      	bne.n	8003342 <BasicTimer_Config+0xe6>
	{
		//-------a)Definimos la direccion para el conteo-------------
		ptrBTimerHandler->ptrTIMx->CR1 &= ~(0b1<<4);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	68db      	ldr	r3, [r3, #12]
 8003326:	f022 0210 	bic.w	r2, r2, #16
 800332a:	601a      	str	r2, [r3, #0]
		//-------b)Configuracion del Auto-Reload---------------------
		ptrBTimerHandler->ptrTIMx->ARR = ptrBTimerHandler->TIMx_Config.TIMX_period+1;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	3201      	adds	r2, #1
 8003336:	62da      	str	r2, [r3, #44]	; 0x2c
		//-------c)Reinicio del registro counter----------------------
		ptrBTimerHandler->ptrTIMx->CNT = 0;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	625a      	str	r2, [r3, #36]	; 0x24
 8003340:	e018      	b.n	8003374 <BasicTimer_Config+0x118>
	}
	else
	{
		//-------a)Definimos la direccion para el conteo-------------
		ptrBTimerHandler->ptrTIMx->CR1 &= ~(0b1<<4); //limpiamos
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	f022 0210 	bic.w	r2, r2, #16
 8003350:	601a      	str	r2, [r3, #0]
		ptrBTimerHandler->ptrTIMx->CR1 |= (0b1<<4);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	f042 0210 	orr.w	r2, r2, #16
 8003360:	601a      	str	r2, [r3, #0]
		//-------b)Configuracion del Auto-Reload---------------------
		ptrBTimerHandler->ptrTIMx->ARR = 0;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	2200      	movs	r2, #0
 8003368:	62da      	str	r2, [r3, #44]	; 0x2c
		//-------c)Reinicio del registro counter----------------------
		ptrBTimerHandler->ptrTIMx->CNT = ptrBTimerHandler->TIMx_Config.TIMX_period;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	6852      	ldr	r2, [r2, #4]
 8003372:	625a      	str	r2, [r3, #36]	; 0x24
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003374:	b672      	cpsid	i
}
 8003376:	bf00      	nop

	//Desactivamos las interrupciones Globales
	__disable_irq();

	//Matriculamos la interrupcion en el NVCI
	if(ptrBTimerHandler->ptrTIMx==TIM2)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003380:	d103      	bne.n	800338a <BasicTimer_Config+0x12e>
	{
		//Activamos el NVIC para la interrupcion del TIM2
		NVIC_EnableIRQ(TIM2_IRQn);
 8003382:	201c      	movs	r0, #28
 8003384:	f7ff ff4c 	bl	8003220 <__NVIC_EnableIRQ>
 8003388:	e019      	b.n	80033be <BasicTimer_Config+0x162>
	}
	else if(ptrBTimerHandler->ptrTIMx==TIM3)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	4a1c      	ldr	r2, [pc, #112]	; (8003400 <BasicTimer_Config+0x1a4>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d103      	bne.n	800339c <BasicTimer_Config+0x140>
	{
		//Activamos el NVIC para la interrupcion del TIM3
		NVIC_EnableIRQ(TIM3_IRQn);
 8003394:	201d      	movs	r0, #29
 8003396:	f7ff ff43 	bl	8003220 <__NVIC_EnableIRQ>
 800339a:	e010      	b.n	80033be <BasicTimer_Config+0x162>
	}
	else if(ptrBTimerHandler->ptrTIMx==TIM4)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	4a19      	ldr	r2, [pc, #100]	; (8003408 <BasicTimer_Config+0x1ac>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d103      	bne.n	80033ae <BasicTimer_Config+0x152>
	{
		//Activamos el NVIC para la interrupcion del TIM4
		NVIC_EnableIRQ(TIM4_IRQn);
 80033a6:	201e      	movs	r0, #30
 80033a8:	f7ff ff3a 	bl	8003220 <__NVIC_EnableIRQ>
 80033ac:	e007      	b.n	80033be <BasicTimer_Config+0x162>
	}
	else if(ptrBTimerHandler->ptrTIMx==TIM5)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	4a17      	ldr	r2, [pc, #92]	; (8003410 <BasicTimer_Config+0x1b4>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d102      	bne.n	80033be <BasicTimer_Config+0x162>
	{
		//Activamos el NVIC para la interrupcion del TIM5
		NVIC_EnableIRQ(TIM5_IRQn);
 80033b8:	2032      	movs	r0, #50	; 0x32
 80033ba:	f7ff ff31 	bl	8003220 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80033be:	b662      	cpsie	i
}
 80033c0:	bf00      	nop
	//Activo las interrupciones Globales
	__enable_irq();

	//----------------------5)Definimos el estado de la interrupcion---------------------------------

	statusiInterruptionTimer(ptrBTimerHandler, (ptrBTimerHandler->TIMx_Config.TIMx_interruptEnable));
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	7a1b      	ldrb	r3, [r3, #8]
 80033c6:	4619      	mov	r1, r3
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	f000 f875 	bl	80034b8 <statusiInterruptionTimer>

	//----------------------6) Activamos el Timer---------------------------------
	//Registro:TIMx_CR1

	ptrBTimerHandler->ptrTIMx->CR1 &= ~TIM_CR1_CEN;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	f022 0201 	bic.w	r2, r2, #1
 80033dc:	601a      	str	r2, [r3, #0]
	ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	f042 0201 	orr.w	r2, r2, #1
 80033ec:	601a      	str	r2, [r3, #0]
}
 80033ee:	bf00      	nop
 80033f0:	3710      	adds	r7, #16
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	40023800 	.word	0x40023800
 80033fc:	20000500 	.word	0x20000500
 8003400:	40000400 	.word	0x40000400
 8003404:	20000504 	.word	0x20000504
 8003408:	40000800 	.word	0x40000800
 800340c:	20000508 	.word	0x20000508
 8003410:	40000c00 	.word	0x40000c00
 8003414:	2000050c 	.word	0x2000050c

08003418 <BasicTimer4_Callback>:
{
	__NOP();
}

__attribute__((weak)) void BasicTimer4_Callback(void)
{
 8003418:	b480      	push	{r7}
 800341a:	af00      	add	r7, sp, #0
	__NOP();
 800341c:	bf00      	nop
}
 800341e:	bf00      	nop
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr

08003428 <BasicTimer5_Callback>:

__attribute__((weak)) void BasicTimer5_Callback(void)
{
 8003428:	b480      	push	{r7}
 800342a:	af00      	add	r7, sp, #0
	__NOP();
 800342c:	bf00      	nop
}
 800342e:	bf00      	nop
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr

08003438 <TIM2_IRQHandler>:

/* Cuando se produce una interrupcion en el NVIC debido a uno de los TIMER apuntara a una de
 * estas funciones en el vector de interrupciones respectivamente
 */
void TIM2_IRQHandler(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer2Used->SR &= ~TIM_SR_UIF;
 800343c:	4b05      	ldr	r3, [pc, #20]	; (8003454 <TIM2_IRQHandler+0x1c>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	691a      	ldr	r2, [r3, #16]
 8003442:	4b04      	ldr	r3, [pc, #16]	; (8003454 <TIM2_IRQHandler+0x1c>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f022 0201 	bic.w	r2, r2, #1
 800344a:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer2_Callback();
 800344c:	f7fe ffae 	bl	80023ac <BasicTimer2_Callback>

}
 8003450:	bf00      	nop
 8003452:	bd80      	pop	{r7, pc}
 8003454:	20000500 	.word	0x20000500

08003458 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer3Used->SR &= ~TIM_SR_UIF;
 800345c:	4b05      	ldr	r3, [pc, #20]	; (8003474 <TIM3_IRQHandler+0x1c>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	691a      	ldr	r2, [r3, #16]
 8003462:	4b04      	ldr	r3, [pc, #16]	; (8003474 <TIM3_IRQHandler+0x1c>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f022 0201 	bic.w	r2, r2, #1
 800346a:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer3_Callback();
 800346c:	f7fe ffa8 	bl	80023c0 <BasicTimer3_Callback>

}
 8003470:	bf00      	nop
 8003472:	bd80      	pop	{r7, pc}
 8003474:	20000504 	.word	0x20000504

08003478 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer4Used->SR &= ~TIM_SR_UIF;
 800347c:	4b05      	ldr	r3, [pc, #20]	; (8003494 <TIM4_IRQHandler+0x1c>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	691a      	ldr	r2, [r3, #16]
 8003482:	4b04      	ldr	r3, [pc, #16]	; (8003494 <TIM4_IRQHandler+0x1c>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f022 0201 	bic.w	r2, r2, #1
 800348a:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer4_Callback();
 800348c:	f7ff ffc4 	bl	8003418 <BasicTimer4_Callback>

}
 8003490:	bf00      	nop
 8003492:	bd80      	pop	{r7, pc}
 8003494:	20000508 	.word	0x20000508

08003498 <TIM5_IRQHandler>:

void TIM5_IRQHandler(void)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer5Used->SR &= ~TIM_SR_UIF;
 800349c:	4b05      	ldr	r3, [pc, #20]	; (80034b4 <TIM5_IRQHandler+0x1c>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	691a      	ldr	r2, [r3, #16]
 80034a2:	4b04      	ldr	r3, [pc, #16]	; (80034b4 <TIM5_IRQHandler+0x1c>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f022 0201 	bic.w	r2, r2, #1
 80034aa:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer5_Callback();
 80034ac:	f7ff ffbc 	bl	8003428 <BasicTimer5_Callback>

}
 80034b0:	bf00      	nop
 80034b2:	bd80      	pop	{r7, pc}
 80034b4:	2000050c 	.word	0x2000050c

080034b8 <statusiInterruptionTimer>:


//Definir la interrupcion por el timer
void statusiInterruptionTimer(BasicTimer_Handler_t *ptrBTimerHandler, uint8_t status)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	460b      	mov	r3, r1
 80034c2:	70fb      	strb	r3, [r7, #3]
	//Verificar el estado que se desea con definir
	if(status == INTERRUPTION_ENABLE)
 80034c4:	78fb      	ldrb	r3, [r7, #3]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d108      	bne.n	80034dc <statusiInterruptionTimer+0x24>
	{
		//Activamos las interrupciones
		ptrBTimerHandler->ptrTIMx->DIER |=TIM_DIER_UIE;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	68da      	ldr	r2, [r3, #12]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	f042 0201 	orr.w	r2, r2, #1
 80034d8:	60da      	str	r2, [r3, #12]
	else
	{
		//Desactivamos las interrupciones
		ptrBTimerHandler->ptrTIMx->DIER &= ~TIM_DIER_UIE;
	}
}
 80034da:	e007      	b.n	80034ec <statusiInterruptionTimer+0x34>
		ptrBTimerHandler->ptrTIMx->DIER &= ~TIM_DIER_UIE;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	68da      	ldr	r2, [r3, #12]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	68db      	ldr	r3, [r3, #12]
 80034e6:	f022 0201 	bic.w	r2, r2, #1
 80034ea:	60da      	str	r2, [r3, #12]
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <updateFrequencyTimer>:


//Actualizamos la frecuencia del TIMER
void updateFrequencyTimer(BasicTimer_Handler_t *ptrBTimerHandler, uint16_t newPer)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	460b      	mov	r3, r1
 8003502:	807b      	strh	r3, [r7, #2]
	//Establecemos el nuevo valor del periodo en la configuracion del PWM
	ptrBTimerHandler->TIMx_Config.TIMX_period = newPer;
 8003504:	887a      	ldrh	r2, [r7, #2]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	605a      	str	r2, [r3, #4]
	//Reiniamos el contador
	ptrBTimerHandler->ptrTIMx->CNT = 0;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	2200      	movs	r2, #0
 8003510:	625a      	str	r2, [r3, #36]	; 0x24
	/*Cargamos el valor del ARR el cual es e limite de incrementos del TIMER
	 */
	ptrBTimerHandler->ptrTIMx->ARR = ptrBTimerHandler->TIMx_Config.TIMX_period;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	6852      	ldr	r2, [r2, #4]
 800351a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800351c:	bf00      	nop
 800351e:	370c      	adds	r7, #12
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr

08003528 <__NVIC_EnableIRQ>:
{
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	4603      	mov	r3, r0
 8003530:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003536:	2b00      	cmp	r3, #0
 8003538:	db0b      	blt.n	8003552 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800353a:	79fb      	ldrb	r3, [r7, #7]
 800353c:	f003 021f 	and.w	r2, r3, #31
 8003540:	4907      	ldr	r1, [pc, #28]	; (8003560 <__NVIC_EnableIRQ+0x38>)
 8003542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003546:	095b      	lsrs	r3, r3, #5
 8003548:	2001      	movs	r0, #1
 800354a:	fa00 f202 	lsl.w	r2, r0, r2
 800354e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003552:	bf00      	nop
 8003554:	370c      	adds	r7, #12
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
 800355e:	bf00      	nop
 8003560:	e000e100 	.word	0xe000e100

08003564 <extInt_Config>:
#include <ExtiDriver.h>
#include <GPIOxDriver.h>

//Configuracion EXTI
void extInt_Config(EXTI_Config_t *extiConfig) // *extiConfig = &handlerEXTI
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af02      	add	r7, sp, #8
 800356a:	6078      	str	r0, [r7, #4]
	//----------------------1) Configuramos el PINx como entrada ------------------------
	//Definimos la configuracion EXTI para el pin selecionado
	GPIO_PIN_Config(extiConfig->pGPIOHandler, GPIO_MODE_IN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6818      	ldr	r0, [r3, #0]
 8003570:	2300      	movs	r3, #0
 8003572:	9301      	str	r3, [sp, #4]
 8003574:	2300      	movs	r3, #0
 8003576:	9300      	str	r3, [sp, #0]
 8003578:	2301      	movs	r3, #1
 800357a:	2200      	movs	r2, #0
 800357c:	2100      	movs	r1, #0
 800357e:	f001 f891 	bl	80046a4 <GPIO_PIN_Config>

	//Cargamos la configuracion del PIN especifico
	GPIO_Config(extiConfig->pGPIOHandler);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4618      	mov	r0, r3
 8003588:	f001 f8ae 	bl	80046e8 <GPIO_Config>
	//-----------2) Configuracion de las lineas de conexion del EXTI-----------------------
	//Registro: APB1ENR  En el pefirefico RCC
	//Registro: EXTICR 	 En el periferico SYSCFG

	//-------a) Activamos la seal de reloj al SYSCFG-------------
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 800358c:	4b97      	ldr	r3, [pc, #604]	; (80037ec <extInt_Config+0x288>)
 800358e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003590:	4a96      	ldr	r2, [pc, #600]	; (80037ec <extInt_Config+0x288>)
 8003592:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003596:	6453      	str	r3, [r2, #68]	; 0x44

	//-------b)Asignamos el canal del EXTI que corresponde al pin a usa-------------
	//Deacuerdo al PIN_X y GPIO_X, seleccionamos la conexion del EXTIx
	switch(extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	2b0f      	cmp	r3, #15
 80035a0:	f200 85cf 	bhi.w	8004142 <extInt_Config+0xbde>
 80035a4:	a201      	add	r2, pc, #4	; (adr r2, 80035ac <extInt_Config+0x48>)
 80035a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035aa:	bf00      	nop
 80035ac:	080035ed 	.word	0x080035ed
 80035b0:	080036a3 	.word	0x080036a3
 80035b4:	08003759 	.word	0x08003759
 80035b8:	0800382f 	.word	0x0800382f
 80035bc:	080038e5 	.word	0x080038e5
 80035c0:	08003993 	.word	0x08003993
 80035c4:	08003a59 	.word	0x08003a59
 80035c8:	08003b01 	.word	0x08003b01
 80035cc:	08003ba9 	.word	0x08003ba9
 80035d0:	08003c51 	.word	0x08003c51
 80035d4:	08003d17 	.word	0x08003d17
 80035d8:	08003dbf 	.word	0x08003dbf
 80035dc:	08003e67 	.word	0x08003e67
 80035e0:	08003f2d 	.word	0x08003f2d
 80035e4:	08003fd5 	.word	0x08003fd5
 80035e8:	0800407d 	.word	0x0800407d
	//----------------Configuracion EXTI0-----------------
	case 0:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_0
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI0_Pos);
 80035ec:	4b80      	ldr	r3, [pc, #512]	; (80037f0 <extInt_Config+0x28c>)
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	4a7f      	ldr	r2, [pc, #508]	; (80037f0 <extInt_Config+0x28c>)
 80035f2:	f023 030f 	bic.w	r3, r3, #15
 80035f6:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	4a7d      	ldr	r2, [pc, #500]	; (80037f4 <extInt_Config+0x290>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d105      	bne.n	8003610 <extInt_Config+0xac>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PA);
 8003604:	4b7a      	ldr	r3, [pc, #488]	; (80037f0 <extInt_Config+0x28c>)
 8003606:	4a7a      	ldr	r2, [pc, #488]	; (80037f0 <extInt_Config+0x28c>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 800360c:	f000 bd9b 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	4a78      	ldr	r2, [pc, #480]	; (80037f8 <extInt_Config+0x294>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d107      	bne.n	800362c <extInt_Config+0xc8>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PB);
 800361c:	4b74      	ldr	r3, [pc, #464]	; (80037f0 <extInt_Config+0x28c>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	4a73      	ldr	r2, [pc, #460]	; (80037f0 <extInt_Config+0x28c>)
 8003622:	f043 0301 	orr.w	r3, r3, #1
 8003626:	6093      	str	r3, [r2, #8]
		break;
 8003628:	f000 bd8d 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	4a72      	ldr	r2, [pc, #456]	; (80037fc <extInt_Config+0x298>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d107      	bne.n	8003648 <extInt_Config+0xe4>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PC);
 8003638:	4b6d      	ldr	r3, [pc, #436]	; (80037f0 <extInt_Config+0x28c>)
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	4a6c      	ldr	r2, [pc, #432]	; (80037f0 <extInt_Config+0x28c>)
 800363e:	f043 0302 	orr.w	r3, r3, #2
 8003642:	6093      	str	r3, [r2, #8]
		break;
 8003644:	f000 bd7f 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	4a6c      	ldr	r2, [pc, #432]	; (8003800 <extInt_Config+0x29c>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d107      	bne.n	8003664 <extInt_Config+0x100>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PD);
 8003654:	4b66      	ldr	r3, [pc, #408]	; (80037f0 <extInt_Config+0x28c>)
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	4a65      	ldr	r2, [pc, #404]	; (80037f0 <extInt_Config+0x28c>)
 800365a:	f043 0303 	orr.w	r3, r3, #3
 800365e:	6093      	str	r3, [r2, #8]
		break;
 8003660:	f000 bd71 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	4a66      	ldr	r2, [pc, #408]	; (8003804 <extInt_Config+0x2a0>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d107      	bne.n	8003680 <extInt_Config+0x11c>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PE);
 8003670:	4b5f      	ldr	r3, [pc, #380]	; (80037f0 <extInt_Config+0x28c>)
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	4a5e      	ldr	r2, [pc, #376]	; (80037f0 <extInt_Config+0x28c>)
 8003676:	f043 0304 	orr.w	r3, r3, #4
 800367a:	6093      	str	r3, [r2, #8]
		break;
 800367c:	f000 bd63 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	4a60      	ldr	r2, [pc, #384]	; (8003808 <extInt_Config+0x2a4>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d107      	bne.n	800369c <extInt_Config+0x138>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PH);
 800368c:	4b58      	ldr	r3, [pc, #352]	; (80037f0 <extInt_Config+0x28c>)
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	4a57      	ldr	r2, [pc, #348]	; (80037f0 <extInt_Config+0x28c>)
 8003692:	f043 0307 	orr.w	r3, r3, #7
 8003696:	6093      	str	r3, [r2, #8]
		break;
 8003698:	f000 bd55 	b.w	8004146 <extInt_Config+0xbe2>
			__NOP();
 800369c:	bf00      	nop
		break;
 800369e:	f000 bd52 	b.w	8004146 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI1-----------------
	case 1:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_1
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI1_Pos);
 80036a2:	4b53      	ldr	r3, [pc, #332]	; (80037f0 <extInt_Config+0x28c>)
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	4a52      	ldr	r2, [pc, #328]	; (80037f0 <extInt_Config+0x28c>)
 80036a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80036ac:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	4a4f      	ldr	r2, [pc, #316]	; (80037f4 <extInt_Config+0x290>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d105      	bne.n	80036c6 <extInt_Config+0x162>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PA);
 80036ba:	4b4d      	ldr	r3, [pc, #308]	; (80037f0 <extInt_Config+0x28c>)
 80036bc:	4a4c      	ldr	r2, [pc, #304]	; (80037f0 <extInt_Config+0x28c>)
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 80036c2:	f000 bd40 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	4a4a      	ldr	r2, [pc, #296]	; (80037f8 <extInt_Config+0x294>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d107      	bne.n	80036e2 <extInt_Config+0x17e>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PB);
 80036d2:	4b47      	ldr	r3, [pc, #284]	; (80037f0 <extInt_Config+0x28c>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	4a46      	ldr	r2, [pc, #280]	; (80037f0 <extInt_Config+0x28c>)
 80036d8:	f043 0310 	orr.w	r3, r3, #16
 80036dc:	6093      	str	r3, [r2, #8]
		break;
 80036de:	f000 bd32 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	4a44      	ldr	r2, [pc, #272]	; (80037fc <extInt_Config+0x298>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d107      	bne.n	80036fe <extInt_Config+0x19a>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PC);
 80036ee:	4b40      	ldr	r3, [pc, #256]	; (80037f0 <extInt_Config+0x28c>)
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	4a3f      	ldr	r2, [pc, #252]	; (80037f0 <extInt_Config+0x28c>)
 80036f4:	f043 0320 	orr.w	r3, r3, #32
 80036f8:	6093      	str	r3, [r2, #8]
		break;
 80036fa:	f000 bd24 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	4a3e      	ldr	r2, [pc, #248]	; (8003800 <extInt_Config+0x29c>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d107      	bne.n	800371a <extInt_Config+0x1b6>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PD);
 800370a:	4b39      	ldr	r3, [pc, #228]	; (80037f0 <extInt_Config+0x28c>)
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	4a38      	ldr	r2, [pc, #224]	; (80037f0 <extInt_Config+0x28c>)
 8003710:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003714:	6093      	str	r3, [r2, #8]
		break;
 8003716:	f000 bd16 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	4a38      	ldr	r2, [pc, #224]	; (8003804 <extInt_Config+0x2a0>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d107      	bne.n	8003736 <extInt_Config+0x1d2>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PE);
 8003726:	4b32      	ldr	r3, [pc, #200]	; (80037f0 <extInt_Config+0x28c>)
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	4a31      	ldr	r2, [pc, #196]	; (80037f0 <extInt_Config+0x28c>)
 800372c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003730:	6093      	str	r3, [r2, #8]
		break;
 8003732:	f000 bd08 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	4a32      	ldr	r2, [pc, #200]	; (8003808 <extInt_Config+0x2a4>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d107      	bne.n	8003752 <extInt_Config+0x1ee>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PH);
 8003742:	4b2b      	ldr	r3, [pc, #172]	; (80037f0 <extInt_Config+0x28c>)
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	4a2a      	ldr	r2, [pc, #168]	; (80037f0 <extInt_Config+0x28c>)
 8003748:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800374c:	6093      	str	r3, [r2, #8]
		break;
 800374e:	f000 bcfa 	b.w	8004146 <extInt_Config+0xbe2>
			__NOP();
 8003752:	bf00      	nop
		break;
 8003754:	f000 bcf7 	b.w	8004146 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI2-----------------
	case 2:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_2
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI2_Pos);
 8003758:	4b25      	ldr	r3, [pc, #148]	; (80037f0 <extInt_Config+0x28c>)
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	4a24      	ldr	r2, [pc, #144]	; (80037f0 <extInt_Config+0x28c>)
 800375e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003762:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	4a22      	ldr	r2, [pc, #136]	; (80037f4 <extInt_Config+0x290>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d105      	bne.n	800377c <extInt_Config+0x218>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PA);
 8003770:	4b1f      	ldr	r3, [pc, #124]	; (80037f0 <extInt_Config+0x28c>)
 8003772:	4a1f      	ldr	r2, [pc, #124]	; (80037f0 <extInt_Config+0x28c>)
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 8003778:	f000 bce5 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	4a1d      	ldr	r2, [pc, #116]	; (80037f8 <extInt_Config+0x294>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d107      	bne.n	8003798 <extInt_Config+0x234>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PB);
 8003788:	4b19      	ldr	r3, [pc, #100]	; (80037f0 <extInt_Config+0x28c>)
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	4a18      	ldr	r2, [pc, #96]	; (80037f0 <extInt_Config+0x28c>)
 800378e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003792:	6093      	str	r3, [r2, #8]
		break;
 8003794:	f000 bcd7 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	4a17      	ldr	r2, [pc, #92]	; (80037fc <extInt_Config+0x298>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d107      	bne.n	80037b4 <extInt_Config+0x250>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PC);
 80037a4:	4b12      	ldr	r3, [pc, #72]	; (80037f0 <extInt_Config+0x28c>)
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	4a11      	ldr	r2, [pc, #68]	; (80037f0 <extInt_Config+0x28c>)
 80037aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037ae:	6093      	str	r3, [r2, #8]
		break;
 80037b0:	f000 bcc9 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	4a11      	ldr	r2, [pc, #68]	; (8003800 <extInt_Config+0x29c>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d107      	bne.n	80037d0 <extInt_Config+0x26c>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PD);
 80037c0:	4b0b      	ldr	r3, [pc, #44]	; (80037f0 <extInt_Config+0x28c>)
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	4a0a      	ldr	r2, [pc, #40]	; (80037f0 <extInt_Config+0x28c>)
 80037c6:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80037ca:	6093      	str	r3, [r2, #8]
		break;
 80037cc:	f000 bcbb 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	4a0b      	ldr	r2, [pc, #44]	; (8003804 <extInt_Config+0x2a0>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d117      	bne.n	800380c <extInt_Config+0x2a8>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PE);
 80037dc:	4b04      	ldr	r3, [pc, #16]	; (80037f0 <extInt_Config+0x28c>)
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	4a03      	ldr	r2, [pc, #12]	; (80037f0 <extInt_Config+0x28c>)
 80037e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80037e6:	6093      	str	r3, [r2, #8]
		break;
 80037e8:	f000 bcad 	b.w	8004146 <extInt_Config+0xbe2>
 80037ec:	40023800 	.word	0x40023800
 80037f0:	40013800 	.word	0x40013800
 80037f4:	40020000 	.word	0x40020000
 80037f8:	40020400 	.word	0x40020400
 80037fc:	40020800 	.word	0x40020800
 8003800:	40020c00 	.word	0x40020c00
 8003804:	40021000 	.word	0x40021000
 8003808:	40021c00 	.word	0x40021c00
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	4a8a      	ldr	r2, [pc, #552]	; (8003a3c <extInt_Config+0x4d8>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d107      	bne.n	8003828 <extInt_Config+0x2c4>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PH);
 8003818:	4b89      	ldr	r3, [pc, #548]	; (8003a40 <extInt_Config+0x4dc>)
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	4a88      	ldr	r2, [pc, #544]	; (8003a40 <extInt_Config+0x4dc>)
 800381e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003822:	6093      	str	r3, [r2, #8]
		break;
 8003824:	f000 bc8f 	b.w	8004146 <extInt_Config+0xbe2>
			__NOP();
 8003828:	bf00      	nop
		break;
 800382a:	f000 bc8c 	b.w	8004146 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI3-----------------
	case 3:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_3
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI3_Pos);
 800382e:	4b84      	ldr	r3, [pc, #528]	; (8003a40 <extInt_Config+0x4dc>)
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	4a83      	ldr	r2, [pc, #524]	; (8003a40 <extInt_Config+0x4dc>)
 8003834:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003838:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	4a80      	ldr	r2, [pc, #512]	; (8003a44 <extInt_Config+0x4e0>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d105      	bne.n	8003852 <extInt_Config+0x2ee>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PA);
 8003846:	4b7e      	ldr	r3, [pc, #504]	; (8003a40 <extInt_Config+0x4dc>)
 8003848:	4a7d      	ldr	r2, [pc, #500]	; (8003a40 <extInt_Config+0x4dc>)
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 800384e:	f000 bc7a 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	4a7b      	ldr	r2, [pc, #492]	; (8003a48 <extInt_Config+0x4e4>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d107      	bne.n	800386e <extInt_Config+0x30a>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PB);
 800385e:	4b78      	ldr	r3, [pc, #480]	; (8003a40 <extInt_Config+0x4dc>)
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	4a77      	ldr	r2, [pc, #476]	; (8003a40 <extInt_Config+0x4dc>)
 8003864:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003868:	6093      	str	r3, [r2, #8]
		break;
 800386a:	f000 bc6c 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	4a75      	ldr	r2, [pc, #468]	; (8003a4c <extInt_Config+0x4e8>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d107      	bne.n	800388a <extInt_Config+0x326>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PC);
 800387a:	4b71      	ldr	r3, [pc, #452]	; (8003a40 <extInt_Config+0x4dc>)
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	4a70      	ldr	r2, [pc, #448]	; (8003a40 <extInt_Config+0x4dc>)
 8003880:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003884:	6093      	str	r3, [r2, #8]
		break;
 8003886:	f000 bc5e 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	4a6f      	ldr	r2, [pc, #444]	; (8003a50 <extInt_Config+0x4ec>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d107      	bne.n	80038a6 <extInt_Config+0x342>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PD);
 8003896:	4b6a      	ldr	r3, [pc, #424]	; (8003a40 <extInt_Config+0x4dc>)
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	4a69      	ldr	r2, [pc, #420]	; (8003a40 <extInt_Config+0x4dc>)
 800389c:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80038a0:	6093      	str	r3, [r2, #8]
		break;
 80038a2:	f000 bc50 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	4a69      	ldr	r2, [pc, #420]	; (8003a54 <extInt_Config+0x4f0>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d107      	bne.n	80038c2 <extInt_Config+0x35e>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PE);
 80038b2:	4b63      	ldr	r3, [pc, #396]	; (8003a40 <extInt_Config+0x4dc>)
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	4a62      	ldr	r2, [pc, #392]	; (8003a40 <extInt_Config+0x4dc>)
 80038b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038bc:	6093      	str	r3, [r2, #8]
		break;
 80038be:	f000 bc42 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	4a5c      	ldr	r2, [pc, #368]	; (8003a3c <extInt_Config+0x4d8>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d107      	bne.n	80038de <extInt_Config+0x37a>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PH);
 80038ce:	4b5c      	ldr	r3, [pc, #368]	; (8003a40 <extInt_Config+0x4dc>)
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	4a5b      	ldr	r2, [pc, #364]	; (8003a40 <extInt_Config+0x4dc>)
 80038d4:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 80038d8:	6093      	str	r3, [r2, #8]
		break;
 80038da:	f000 bc34 	b.w	8004146 <extInt_Config+0xbe2>
			__NOP();
 80038de:	bf00      	nop
		break;
 80038e0:	f000 bc31 	b.w	8004146 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI4-----------------
	case 4:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_4
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI4_Pos);
 80038e4:	4b56      	ldr	r3, [pc, #344]	; (8003a40 <extInt_Config+0x4dc>)
 80038e6:	68db      	ldr	r3, [r3, #12]
 80038e8:	4a55      	ldr	r2, [pc, #340]	; (8003a40 <extInt_Config+0x4dc>)
 80038ea:	f023 030f 	bic.w	r3, r3, #15
 80038ee:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	4a53      	ldr	r2, [pc, #332]	; (8003a44 <extInt_Config+0x4e0>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d105      	bne.n	8003908 <extInt_Config+0x3a4>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PA);
 80038fc:	4b50      	ldr	r3, [pc, #320]	; (8003a40 <extInt_Config+0x4dc>)
 80038fe:	4a50      	ldr	r2, [pc, #320]	; (8003a40 <extInt_Config+0x4dc>)
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 8003904:	f000 bc1f 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	4a4e      	ldr	r2, [pc, #312]	; (8003a48 <extInt_Config+0x4e4>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d107      	bne.n	8003924 <extInt_Config+0x3c0>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PB);
 8003914:	4b4a      	ldr	r3, [pc, #296]	; (8003a40 <extInt_Config+0x4dc>)
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	4a49      	ldr	r2, [pc, #292]	; (8003a40 <extInt_Config+0x4dc>)
 800391a:	f043 0301 	orr.w	r3, r3, #1
 800391e:	60d3      	str	r3, [r2, #12]
		break;
 8003920:	f000 bc11 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	4a48      	ldr	r2, [pc, #288]	; (8003a4c <extInt_Config+0x4e8>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d107      	bne.n	8003940 <extInt_Config+0x3dc>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PC);
 8003930:	4b43      	ldr	r3, [pc, #268]	; (8003a40 <extInt_Config+0x4dc>)
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	4a42      	ldr	r2, [pc, #264]	; (8003a40 <extInt_Config+0x4dc>)
 8003936:	f043 0302 	orr.w	r3, r3, #2
 800393a:	60d3      	str	r3, [r2, #12]
		break;
 800393c:	f000 bc03 	b.w	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	4a42      	ldr	r2, [pc, #264]	; (8003a50 <extInt_Config+0x4ec>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d106      	bne.n	800395a <extInt_Config+0x3f6>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PD);
 800394c:	4b3c      	ldr	r3, [pc, #240]	; (8003a40 <extInt_Config+0x4dc>)
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	4a3b      	ldr	r2, [pc, #236]	; (8003a40 <extInt_Config+0x4dc>)
 8003952:	f043 0303 	orr.w	r3, r3, #3
 8003956:	60d3      	str	r3, [r2, #12]
		break;
 8003958:	e3f5      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	4a3c      	ldr	r2, [pc, #240]	; (8003a54 <extInt_Config+0x4f0>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d106      	bne.n	8003974 <extInt_Config+0x410>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PE);
 8003966:	4b36      	ldr	r3, [pc, #216]	; (8003a40 <extInt_Config+0x4dc>)
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	4a35      	ldr	r2, [pc, #212]	; (8003a40 <extInt_Config+0x4dc>)
 800396c:	f043 0304 	orr.w	r3, r3, #4
 8003970:	60d3      	str	r3, [r2, #12]
		break;
 8003972:	e3e8      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	4a30      	ldr	r2, [pc, #192]	; (8003a3c <extInt_Config+0x4d8>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d106      	bne.n	800398e <extInt_Config+0x42a>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PH);
 8003980:	4b2f      	ldr	r3, [pc, #188]	; (8003a40 <extInt_Config+0x4dc>)
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	4a2e      	ldr	r2, [pc, #184]	; (8003a40 <extInt_Config+0x4dc>)
 8003986:	f043 0307 	orr.w	r3, r3, #7
 800398a:	60d3      	str	r3, [r2, #12]
		break;
 800398c:	e3db      	b.n	8004146 <extInt_Config+0xbe2>
			__NOP();
 800398e:	bf00      	nop
		break;
 8003990:	e3d9      	b.n	8004146 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI5-----------------
	case 5:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_5
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI5_Pos);
 8003992:	4b2b      	ldr	r3, [pc, #172]	; (8003a40 <extInt_Config+0x4dc>)
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	4a2a      	ldr	r2, [pc, #168]	; (8003a40 <extInt_Config+0x4dc>)
 8003998:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800399c:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	4a27      	ldr	r2, [pc, #156]	; (8003a44 <extInt_Config+0x4e0>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d104      	bne.n	80039b4 <extInt_Config+0x450>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PA);
 80039aa:	4b25      	ldr	r3, [pc, #148]	; (8003a40 <extInt_Config+0x4dc>)
 80039ac:	4a24      	ldr	r2, [pc, #144]	; (8003a40 <extInt_Config+0x4dc>)
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 80039b2:	e3c8      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	4a23      	ldr	r2, [pc, #140]	; (8003a48 <extInt_Config+0x4e4>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d106      	bne.n	80039ce <extInt_Config+0x46a>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PB);
 80039c0:	4b1f      	ldr	r3, [pc, #124]	; (8003a40 <extInt_Config+0x4dc>)
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	4a1e      	ldr	r2, [pc, #120]	; (8003a40 <extInt_Config+0x4dc>)
 80039c6:	f043 0310 	orr.w	r3, r3, #16
 80039ca:	60d3      	str	r3, [r2, #12]
		break;
 80039cc:	e3bb      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	4a1d      	ldr	r2, [pc, #116]	; (8003a4c <extInt_Config+0x4e8>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d106      	bne.n	80039e8 <extInt_Config+0x484>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PC);
 80039da:	4b19      	ldr	r3, [pc, #100]	; (8003a40 <extInt_Config+0x4dc>)
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	4a18      	ldr	r2, [pc, #96]	; (8003a40 <extInt_Config+0x4dc>)
 80039e0:	f043 0320 	orr.w	r3, r3, #32
 80039e4:	60d3      	str	r3, [r2, #12]
		break;
 80039e6:	e3ae      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	4a18      	ldr	r2, [pc, #96]	; (8003a50 <extInt_Config+0x4ec>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d106      	bne.n	8003a02 <extInt_Config+0x49e>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PD);
 80039f4:	4b12      	ldr	r3, [pc, #72]	; (8003a40 <extInt_Config+0x4dc>)
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	4a11      	ldr	r2, [pc, #68]	; (8003a40 <extInt_Config+0x4dc>)
 80039fa:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80039fe:	60d3      	str	r3, [r2, #12]
		break;
 8003a00:	e3a1      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	4a12      	ldr	r2, [pc, #72]	; (8003a54 <extInt_Config+0x4f0>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d106      	bne.n	8003a1c <extInt_Config+0x4b8>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PE);
 8003a0e:	4b0c      	ldr	r3, [pc, #48]	; (8003a40 <extInt_Config+0x4dc>)
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	4a0b      	ldr	r2, [pc, #44]	; (8003a40 <extInt_Config+0x4dc>)
 8003a14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a18:	60d3      	str	r3, [r2, #12]
		break;
 8003a1a:	e394      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	4a06      	ldr	r2, [pc, #24]	; (8003a3c <extInt_Config+0x4d8>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d106      	bne.n	8003a36 <extInt_Config+0x4d2>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PH);
 8003a28:	4b05      	ldr	r3, [pc, #20]	; (8003a40 <extInt_Config+0x4dc>)
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	4a04      	ldr	r2, [pc, #16]	; (8003a40 <extInt_Config+0x4dc>)
 8003a2e:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003a32:	60d3      	str	r3, [r2, #12]
		break;
 8003a34:	e387      	b.n	8004146 <extInt_Config+0xbe2>
			__NOP();
 8003a36:	bf00      	nop
		break;
 8003a38:	e385      	b.n	8004146 <extInt_Config+0xbe2>
 8003a3a:	bf00      	nop
 8003a3c:	40021c00 	.word	0x40021c00
 8003a40:	40013800 	.word	0x40013800
 8003a44:	40020000 	.word	0x40020000
 8003a48:	40020400 	.word	0x40020400
 8003a4c:	40020800 	.word	0x40020800
 8003a50:	40020c00 	.word	0x40020c00
 8003a54:	40021000 	.word	0x40021000
	//----------------Configuracion EXTI6-----------------
	case 6:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_6
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI6_Pos);
 8003a58:	4b86      	ldr	r3, [pc, #536]	; (8003c74 <extInt_Config+0x710>)
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	4a85      	ldr	r2, [pc, #532]	; (8003c74 <extInt_Config+0x710>)
 8003a5e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003a62:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	4a83      	ldr	r2, [pc, #524]	; (8003c78 <extInt_Config+0x714>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d104      	bne.n	8003a7a <extInt_Config+0x516>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PA);
 8003a70:	4b80      	ldr	r3, [pc, #512]	; (8003c74 <extInt_Config+0x710>)
 8003a72:	4a80      	ldr	r2, [pc, #512]	; (8003c74 <extInt_Config+0x710>)
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 8003a78:	e365      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	4a7e      	ldr	r2, [pc, #504]	; (8003c7c <extInt_Config+0x718>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d106      	bne.n	8003a94 <extInt_Config+0x530>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PB);
 8003a86:	4b7b      	ldr	r3, [pc, #492]	; (8003c74 <extInt_Config+0x710>)
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	4a7a      	ldr	r2, [pc, #488]	; (8003c74 <extInt_Config+0x710>)
 8003a8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a90:	60d3      	str	r3, [r2, #12]
		break;
 8003a92:	e358      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	4a79      	ldr	r2, [pc, #484]	; (8003c80 <extInt_Config+0x71c>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d106      	bne.n	8003aae <extInt_Config+0x54a>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PC);
 8003aa0:	4b74      	ldr	r3, [pc, #464]	; (8003c74 <extInt_Config+0x710>)
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	4a73      	ldr	r2, [pc, #460]	; (8003c74 <extInt_Config+0x710>)
 8003aa6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003aaa:	60d3      	str	r3, [r2, #12]
		break;
 8003aac:	e34b      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	4a73      	ldr	r2, [pc, #460]	; (8003c84 <extInt_Config+0x720>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d106      	bne.n	8003ac8 <extInt_Config+0x564>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PD);
 8003aba:	4b6e      	ldr	r3, [pc, #440]	; (8003c74 <extInt_Config+0x710>)
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	4a6d      	ldr	r2, [pc, #436]	; (8003c74 <extInt_Config+0x710>)
 8003ac0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003ac4:	60d3      	str	r3, [r2, #12]
		break;
 8003ac6:	e33e      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	4a6e      	ldr	r2, [pc, #440]	; (8003c88 <extInt_Config+0x724>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d106      	bne.n	8003ae2 <extInt_Config+0x57e>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PE);
 8003ad4:	4b67      	ldr	r3, [pc, #412]	; (8003c74 <extInt_Config+0x710>)
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	4a66      	ldr	r2, [pc, #408]	; (8003c74 <extInt_Config+0x710>)
 8003ada:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ade:	60d3      	str	r3, [r2, #12]
		break;
 8003ae0:	e331      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	4a68      	ldr	r2, [pc, #416]	; (8003c8c <extInt_Config+0x728>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d106      	bne.n	8003afc <extInt_Config+0x598>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PH);
 8003aee:	4b61      	ldr	r3, [pc, #388]	; (8003c74 <extInt_Config+0x710>)
 8003af0:	68db      	ldr	r3, [r3, #12]
 8003af2:	4a60      	ldr	r2, [pc, #384]	; (8003c74 <extInt_Config+0x710>)
 8003af4:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003af8:	60d3      	str	r3, [r2, #12]
		break;
 8003afa:	e324      	b.n	8004146 <extInt_Config+0xbe2>
			__NOP();
 8003afc:	bf00      	nop
		break;
 8003afe:	e322      	b.n	8004146 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI7-----------------
	case 7:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_7
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI7_Pos);
 8003b00:	4b5c      	ldr	r3, [pc, #368]	; (8003c74 <extInt_Config+0x710>)
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	4a5b      	ldr	r2, [pc, #364]	; (8003c74 <extInt_Config+0x710>)
 8003b06:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b0a:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	4a59      	ldr	r2, [pc, #356]	; (8003c78 <extInt_Config+0x714>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d104      	bne.n	8003b22 <extInt_Config+0x5be>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PA);
 8003b18:	4b56      	ldr	r3, [pc, #344]	; (8003c74 <extInt_Config+0x710>)
 8003b1a:	4a56      	ldr	r2, [pc, #344]	; (8003c74 <extInt_Config+0x710>)
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 8003b20:	e311      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	4a54      	ldr	r2, [pc, #336]	; (8003c7c <extInt_Config+0x718>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d106      	bne.n	8003b3c <extInt_Config+0x5d8>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PB);
 8003b2e:	4b51      	ldr	r3, [pc, #324]	; (8003c74 <extInt_Config+0x710>)
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	4a50      	ldr	r2, [pc, #320]	; (8003c74 <extInt_Config+0x710>)
 8003b34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b38:	60d3      	str	r3, [r2, #12]
		break;
 8003b3a:	e304      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	4a4f      	ldr	r2, [pc, #316]	; (8003c80 <extInt_Config+0x71c>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d106      	bne.n	8003b56 <extInt_Config+0x5f2>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PC);
 8003b48:	4b4a      	ldr	r3, [pc, #296]	; (8003c74 <extInt_Config+0x710>)
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	4a49      	ldr	r2, [pc, #292]	; (8003c74 <extInt_Config+0x710>)
 8003b4e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003b52:	60d3      	str	r3, [r2, #12]
		break;
 8003b54:	e2f7      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	4a49      	ldr	r2, [pc, #292]	; (8003c84 <extInt_Config+0x720>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d106      	bne.n	8003b70 <extInt_Config+0x60c>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PD);
 8003b62:	4b44      	ldr	r3, [pc, #272]	; (8003c74 <extInt_Config+0x710>)
 8003b64:	68db      	ldr	r3, [r3, #12]
 8003b66:	4a43      	ldr	r2, [pc, #268]	; (8003c74 <extInt_Config+0x710>)
 8003b68:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8003b6c:	60d3      	str	r3, [r2, #12]
		break;
 8003b6e:	e2ea      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	4a44      	ldr	r2, [pc, #272]	; (8003c88 <extInt_Config+0x724>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d106      	bne.n	8003b8a <extInt_Config+0x626>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PE);
 8003b7c:	4b3d      	ldr	r3, [pc, #244]	; (8003c74 <extInt_Config+0x710>)
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	4a3c      	ldr	r2, [pc, #240]	; (8003c74 <extInt_Config+0x710>)
 8003b82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b86:	60d3      	str	r3, [r2, #12]
		break;
 8003b88:	e2dd      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	4a3e      	ldr	r2, [pc, #248]	; (8003c8c <extInt_Config+0x728>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d106      	bne.n	8003ba4 <extInt_Config+0x640>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PH);
 8003b96:	4b37      	ldr	r3, [pc, #220]	; (8003c74 <extInt_Config+0x710>)
 8003b98:	68db      	ldr	r3, [r3, #12]
 8003b9a:	4a36      	ldr	r2, [pc, #216]	; (8003c74 <extInt_Config+0x710>)
 8003b9c:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8003ba0:	60d3      	str	r3, [r2, #12]
		break;
 8003ba2:	e2d0      	b.n	8004146 <extInt_Config+0xbe2>
			__NOP();
 8003ba4:	bf00      	nop
		break;
 8003ba6:	e2ce      	b.n	8004146 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI8-----------------
	case 8:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_8
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI8_Pos);
 8003ba8:	4b32      	ldr	r3, [pc, #200]	; (8003c74 <extInt_Config+0x710>)
 8003baa:	691b      	ldr	r3, [r3, #16]
 8003bac:	4a31      	ldr	r2, [pc, #196]	; (8003c74 <extInt_Config+0x710>)
 8003bae:	f023 030f 	bic.w	r3, r3, #15
 8003bb2:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	4a2f      	ldr	r2, [pc, #188]	; (8003c78 <extInt_Config+0x714>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d104      	bne.n	8003bca <extInt_Config+0x666>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PA);
 8003bc0:	4b2c      	ldr	r3, [pc, #176]	; (8003c74 <extInt_Config+0x710>)
 8003bc2:	4a2c      	ldr	r2, [pc, #176]	; (8003c74 <extInt_Config+0x710>)
 8003bc4:	691b      	ldr	r3, [r3, #16]
 8003bc6:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 8003bc8:	e2bd      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	4a2a      	ldr	r2, [pc, #168]	; (8003c7c <extInt_Config+0x718>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d106      	bne.n	8003be4 <extInt_Config+0x680>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PB);
 8003bd6:	4b27      	ldr	r3, [pc, #156]	; (8003c74 <extInt_Config+0x710>)
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	4a26      	ldr	r2, [pc, #152]	; (8003c74 <extInt_Config+0x710>)
 8003bdc:	f043 0301 	orr.w	r3, r3, #1
 8003be0:	6113      	str	r3, [r2, #16]
		break;
 8003be2:	e2b0      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	4a25      	ldr	r2, [pc, #148]	; (8003c80 <extInt_Config+0x71c>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d106      	bne.n	8003bfe <extInt_Config+0x69a>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PC);
 8003bf0:	4b20      	ldr	r3, [pc, #128]	; (8003c74 <extInt_Config+0x710>)
 8003bf2:	691b      	ldr	r3, [r3, #16]
 8003bf4:	4a1f      	ldr	r2, [pc, #124]	; (8003c74 <extInt_Config+0x710>)
 8003bf6:	f043 0302 	orr.w	r3, r3, #2
 8003bfa:	6113      	str	r3, [r2, #16]
		break;
 8003bfc:	e2a3      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	4a1f      	ldr	r2, [pc, #124]	; (8003c84 <extInt_Config+0x720>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d106      	bne.n	8003c18 <extInt_Config+0x6b4>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PD);
 8003c0a:	4b1a      	ldr	r3, [pc, #104]	; (8003c74 <extInt_Config+0x710>)
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	4a19      	ldr	r2, [pc, #100]	; (8003c74 <extInt_Config+0x710>)
 8003c10:	f043 0303 	orr.w	r3, r3, #3
 8003c14:	6113      	str	r3, [r2, #16]
		break;
 8003c16:	e296      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	4a1a      	ldr	r2, [pc, #104]	; (8003c88 <extInt_Config+0x724>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d106      	bne.n	8003c32 <extInt_Config+0x6ce>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PE);
 8003c24:	4b13      	ldr	r3, [pc, #76]	; (8003c74 <extInt_Config+0x710>)
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	4a12      	ldr	r2, [pc, #72]	; (8003c74 <extInt_Config+0x710>)
 8003c2a:	f043 0304 	orr.w	r3, r3, #4
 8003c2e:	6113      	str	r3, [r2, #16]
		break;
 8003c30:	e289      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	4a14      	ldr	r2, [pc, #80]	; (8003c8c <extInt_Config+0x728>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d106      	bne.n	8003c4c <extInt_Config+0x6e8>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PH);
 8003c3e:	4b0d      	ldr	r3, [pc, #52]	; (8003c74 <extInt_Config+0x710>)
 8003c40:	691b      	ldr	r3, [r3, #16]
 8003c42:	4a0c      	ldr	r2, [pc, #48]	; (8003c74 <extInt_Config+0x710>)
 8003c44:	f043 0307 	orr.w	r3, r3, #7
 8003c48:	6113      	str	r3, [r2, #16]
		break;
 8003c4a:	e27c      	b.n	8004146 <extInt_Config+0xbe2>
			__NOP();
 8003c4c:	bf00      	nop
		break;
 8003c4e:	e27a      	b.n	8004146 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI9------------------
	case 9:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_9
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI9_Pos);
 8003c50:	4b08      	ldr	r3, [pc, #32]	; (8003c74 <extInt_Config+0x710>)
 8003c52:	691b      	ldr	r3, [r3, #16]
 8003c54:	4a07      	ldr	r2, [pc, #28]	; (8003c74 <extInt_Config+0x710>)
 8003c56:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c5a:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	4a05      	ldr	r2, [pc, #20]	; (8003c78 <extInt_Config+0x714>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d113      	bne.n	8003c90 <extInt_Config+0x72c>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PA);
 8003c68:	4b02      	ldr	r3, [pc, #8]	; (8003c74 <extInt_Config+0x710>)
 8003c6a:	4a02      	ldr	r2, [pc, #8]	; (8003c74 <extInt_Config+0x710>)
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 8003c70:	e269      	b.n	8004146 <extInt_Config+0xbe2>
 8003c72:	bf00      	nop
 8003c74:	40013800 	.word	0x40013800
 8003c78:	40020000 	.word	0x40020000
 8003c7c:	40020400 	.word	0x40020400
 8003c80:	40020800 	.word	0x40020800
 8003c84:	40020c00 	.word	0x40020c00
 8003c88:	40021000 	.word	0x40021000
 8003c8c:	40021c00 	.word	0x40021c00
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	4a83      	ldr	r2, [pc, #524]	; (8003ea4 <extInt_Config+0x940>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d106      	bne.n	8003caa <extInt_Config+0x746>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PB);
 8003c9c:	4b82      	ldr	r3, [pc, #520]	; (8003ea8 <extInt_Config+0x944>)
 8003c9e:	691b      	ldr	r3, [r3, #16]
 8003ca0:	4a81      	ldr	r2, [pc, #516]	; (8003ea8 <extInt_Config+0x944>)
 8003ca2:	f043 0310 	orr.w	r3, r3, #16
 8003ca6:	6113      	str	r3, [r2, #16]
		break;
 8003ca8:	e24d      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	4a7e      	ldr	r2, [pc, #504]	; (8003eac <extInt_Config+0x948>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d106      	bne.n	8003cc4 <extInt_Config+0x760>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PC);
 8003cb6:	4b7c      	ldr	r3, [pc, #496]	; (8003ea8 <extInt_Config+0x944>)
 8003cb8:	691b      	ldr	r3, [r3, #16]
 8003cba:	4a7b      	ldr	r2, [pc, #492]	; (8003ea8 <extInt_Config+0x944>)
 8003cbc:	f043 0320 	orr.w	r3, r3, #32
 8003cc0:	6113      	str	r3, [r2, #16]
		break;
 8003cc2:	e240      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	4a79      	ldr	r2, [pc, #484]	; (8003eb0 <extInt_Config+0x94c>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d106      	bne.n	8003cde <extInt_Config+0x77a>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PD);
 8003cd0:	4b75      	ldr	r3, [pc, #468]	; (8003ea8 <extInt_Config+0x944>)
 8003cd2:	691b      	ldr	r3, [r3, #16]
 8003cd4:	4a74      	ldr	r2, [pc, #464]	; (8003ea8 <extInt_Config+0x944>)
 8003cd6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003cda:	6113      	str	r3, [r2, #16]
		break;
 8003cdc:	e233      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	4a73      	ldr	r2, [pc, #460]	; (8003eb4 <extInt_Config+0x950>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d106      	bne.n	8003cf8 <extInt_Config+0x794>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PE);
 8003cea:	4b6f      	ldr	r3, [pc, #444]	; (8003ea8 <extInt_Config+0x944>)
 8003cec:	691b      	ldr	r3, [r3, #16]
 8003cee:	4a6e      	ldr	r2, [pc, #440]	; (8003ea8 <extInt_Config+0x944>)
 8003cf0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003cf4:	6113      	str	r3, [r2, #16]
		break;
 8003cf6:	e226      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	4a6e      	ldr	r2, [pc, #440]	; (8003eb8 <extInt_Config+0x954>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d106      	bne.n	8003d12 <extInt_Config+0x7ae>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PH);
 8003d04:	4b68      	ldr	r3, [pc, #416]	; (8003ea8 <extInt_Config+0x944>)
 8003d06:	691b      	ldr	r3, [r3, #16]
 8003d08:	4a67      	ldr	r2, [pc, #412]	; (8003ea8 <extInt_Config+0x944>)
 8003d0a:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003d0e:	6113      	str	r3, [r2, #16]
		break;
 8003d10:	e219      	b.n	8004146 <extInt_Config+0xbe2>
			__NOP();
 8003d12:	bf00      	nop
		break;
 8003d14:	e217      	b.n	8004146 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI10-----------------
	case 10:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_10
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI10_Pos);
 8003d16:	4b64      	ldr	r3, [pc, #400]	; (8003ea8 <extInt_Config+0x944>)
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	4a63      	ldr	r2, [pc, #396]	; (8003ea8 <extInt_Config+0x944>)
 8003d1c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003d20:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	4a64      	ldr	r2, [pc, #400]	; (8003ebc <extInt_Config+0x958>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d104      	bne.n	8003d38 <extInt_Config+0x7d4>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PA);
 8003d2e:	4b5e      	ldr	r3, [pc, #376]	; (8003ea8 <extInt_Config+0x944>)
 8003d30:	4a5d      	ldr	r2, [pc, #372]	; (8003ea8 <extInt_Config+0x944>)
 8003d32:	691b      	ldr	r3, [r3, #16]
 8003d34:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 8003d36:	e206      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	4a59      	ldr	r2, [pc, #356]	; (8003ea4 <extInt_Config+0x940>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d106      	bne.n	8003d52 <extInt_Config+0x7ee>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PB);
 8003d44:	4b58      	ldr	r3, [pc, #352]	; (8003ea8 <extInt_Config+0x944>)
 8003d46:	691b      	ldr	r3, [r3, #16]
 8003d48:	4a57      	ldr	r2, [pc, #348]	; (8003ea8 <extInt_Config+0x944>)
 8003d4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d4e:	6113      	str	r3, [r2, #16]
		break;
 8003d50:	e1f9      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	4a54      	ldr	r2, [pc, #336]	; (8003eac <extInt_Config+0x948>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d106      	bne.n	8003d6c <extInt_Config+0x808>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PC);
 8003d5e:	4b52      	ldr	r3, [pc, #328]	; (8003ea8 <extInt_Config+0x944>)
 8003d60:	691b      	ldr	r3, [r3, #16]
 8003d62:	4a51      	ldr	r2, [pc, #324]	; (8003ea8 <extInt_Config+0x944>)
 8003d64:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d68:	6113      	str	r3, [r2, #16]
		break;
 8003d6a:	e1ec      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	4a4f      	ldr	r2, [pc, #316]	; (8003eb0 <extInt_Config+0x94c>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d106      	bne.n	8003d86 <extInt_Config+0x822>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PD);
 8003d78:	4b4b      	ldr	r3, [pc, #300]	; (8003ea8 <extInt_Config+0x944>)
 8003d7a:	691b      	ldr	r3, [r3, #16]
 8003d7c:	4a4a      	ldr	r2, [pc, #296]	; (8003ea8 <extInt_Config+0x944>)
 8003d7e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003d82:	6113      	str	r3, [r2, #16]
		break;
 8003d84:	e1df      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	4a49      	ldr	r2, [pc, #292]	; (8003eb4 <extInt_Config+0x950>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d106      	bne.n	8003da0 <extInt_Config+0x83c>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PE);
 8003d92:	4b45      	ldr	r3, [pc, #276]	; (8003ea8 <extInt_Config+0x944>)
 8003d94:	691b      	ldr	r3, [r3, #16]
 8003d96:	4a44      	ldr	r2, [pc, #272]	; (8003ea8 <extInt_Config+0x944>)
 8003d98:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d9c:	6113      	str	r3, [r2, #16]
		break;
 8003d9e:	e1d2      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	4a44      	ldr	r2, [pc, #272]	; (8003eb8 <extInt_Config+0x954>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d106      	bne.n	8003dba <extInt_Config+0x856>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PH);
 8003dac:	4b3e      	ldr	r3, [pc, #248]	; (8003ea8 <extInt_Config+0x944>)
 8003dae:	691b      	ldr	r3, [r3, #16]
 8003db0:	4a3d      	ldr	r2, [pc, #244]	; (8003ea8 <extInt_Config+0x944>)
 8003db2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003db6:	6113      	str	r3, [r2, #16]
		break;
 8003db8:	e1c5      	b.n	8004146 <extInt_Config+0xbe2>
			__NOP();
 8003dba:	bf00      	nop
		break;
 8003dbc:	e1c3      	b.n	8004146 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI11-----------------
	case 11:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_11
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI11_Pos);
 8003dbe:	4b3a      	ldr	r3, [pc, #232]	; (8003ea8 <extInt_Config+0x944>)
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	4a39      	ldr	r2, [pc, #228]	; (8003ea8 <extInt_Config+0x944>)
 8003dc4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003dc8:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	4a3a      	ldr	r2, [pc, #232]	; (8003ebc <extInt_Config+0x958>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d104      	bne.n	8003de0 <extInt_Config+0x87c>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PA);
 8003dd6:	4b34      	ldr	r3, [pc, #208]	; (8003ea8 <extInt_Config+0x944>)
 8003dd8:	4a33      	ldr	r2, [pc, #204]	; (8003ea8 <extInt_Config+0x944>)
 8003dda:	691b      	ldr	r3, [r3, #16]
 8003ddc:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 8003dde:	e1b2      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	4a2f      	ldr	r2, [pc, #188]	; (8003ea4 <extInt_Config+0x940>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d106      	bne.n	8003dfa <extInt_Config+0x896>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PB);
 8003dec:	4b2e      	ldr	r3, [pc, #184]	; (8003ea8 <extInt_Config+0x944>)
 8003dee:	691b      	ldr	r3, [r3, #16]
 8003df0:	4a2d      	ldr	r2, [pc, #180]	; (8003ea8 <extInt_Config+0x944>)
 8003df2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003df6:	6113      	str	r3, [r2, #16]
		break;
 8003df8:	e1a5      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	4a2a      	ldr	r2, [pc, #168]	; (8003eac <extInt_Config+0x948>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d106      	bne.n	8003e14 <extInt_Config+0x8b0>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PC);
 8003e06:	4b28      	ldr	r3, [pc, #160]	; (8003ea8 <extInt_Config+0x944>)
 8003e08:	691b      	ldr	r3, [r3, #16]
 8003e0a:	4a27      	ldr	r2, [pc, #156]	; (8003ea8 <extInt_Config+0x944>)
 8003e0c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003e10:	6113      	str	r3, [r2, #16]
		break;
 8003e12:	e198      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	4a25      	ldr	r2, [pc, #148]	; (8003eb0 <extInt_Config+0x94c>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d106      	bne.n	8003e2e <extInt_Config+0x8ca>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PD);
 8003e20:	4b21      	ldr	r3, [pc, #132]	; (8003ea8 <extInt_Config+0x944>)
 8003e22:	691b      	ldr	r3, [r3, #16]
 8003e24:	4a20      	ldr	r2, [pc, #128]	; (8003ea8 <extInt_Config+0x944>)
 8003e26:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8003e2a:	6113      	str	r3, [r2, #16]
		break;
 8003e2c:	e18b      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	4a1f      	ldr	r2, [pc, #124]	; (8003eb4 <extInt_Config+0x950>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d106      	bne.n	8003e48 <extInt_Config+0x8e4>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PE);
 8003e3a:	4b1b      	ldr	r3, [pc, #108]	; (8003ea8 <extInt_Config+0x944>)
 8003e3c:	691b      	ldr	r3, [r3, #16]
 8003e3e:	4a1a      	ldr	r2, [pc, #104]	; (8003ea8 <extInt_Config+0x944>)
 8003e40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e44:	6113      	str	r3, [r2, #16]
		break;
 8003e46:	e17e      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	4a1a      	ldr	r2, [pc, #104]	; (8003eb8 <extInt_Config+0x954>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d106      	bne.n	8003e62 <extInt_Config+0x8fe>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PH);
 8003e54:	4b14      	ldr	r3, [pc, #80]	; (8003ea8 <extInt_Config+0x944>)
 8003e56:	691b      	ldr	r3, [r3, #16]
 8003e58:	4a13      	ldr	r2, [pc, #76]	; (8003ea8 <extInt_Config+0x944>)
 8003e5a:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8003e5e:	6113      	str	r3, [r2, #16]
		break;
 8003e60:	e171      	b.n	8004146 <extInt_Config+0xbe2>
			__NOP();
 8003e62:	bf00      	nop
		break;
 8003e64:	e16f      	b.n	8004146 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI12-----------------
	case 12:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_12
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI12_Pos);
 8003e66:	4b10      	ldr	r3, [pc, #64]	; (8003ea8 <extInt_Config+0x944>)
 8003e68:	695b      	ldr	r3, [r3, #20]
 8003e6a:	4a0f      	ldr	r2, [pc, #60]	; (8003ea8 <extInt_Config+0x944>)
 8003e6c:	f023 030f 	bic.w	r3, r3, #15
 8003e70:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	4a10      	ldr	r2, [pc, #64]	; (8003ebc <extInt_Config+0x958>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d104      	bne.n	8003e88 <extInt_Config+0x924>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PA);
 8003e7e:	4b0a      	ldr	r3, [pc, #40]	; (8003ea8 <extInt_Config+0x944>)
 8003e80:	4a09      	ldr	r2, [pc, #36]	; (8003ea8 <extInt_Config+0x944>)
 8003e82:	695b      	ldr	r3, [r3, #20]
 8003e84:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 8003e86:	e15e      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	4a05      	ldr	r2, [pc, #20]	; (8003ea4 <extInt_Config+0x940>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d115      	bne.n	8003ec0 <extInt_Config+0x95c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PB);
 8003e94:	4b04      	ldr	r3, [pc, #16]	; (8003ea8 <extInt_Config+0x944>)
 8003e96:	695b      	ldr	r3, [r3, #20]
 8003e98:	4a03      	ldr	r2, [pc, #12]	; (8003ea8 <extInt_Config+0x944>)
 8003e9a:	f043 0301 	orr.w	r3, r3, #1
 8003e9e:	6153      	str	r3, [r2, #20]
		break;
 8003ea0:	e151      	b.n	8004146 <extInt_Config+0xbe2>
 8003ea2:	bf00      	nop
 8003ea4:	40020400 	.word	0x40020400
 8003ea8:	40013800 	.word	0x40013800
 8003eac:	40020800 	.word	0x40020800
 8003eb0:	40020c00 	.word	0x40020c00
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	40021c00 	.word	0x40021c00
 8003ebc:	40020000 	.word	0x40020000
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	4a83      	ldr	r2, [pc, #524]	; (80040d4 <extInt_Config+0xb70>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d106      	bne.n	8003eda <extInt_Config+0x976>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PC);
 8003ecc:	4b82      	ldr	r3, [pc, #520]	; (80040d8 <extInt_Config+0xb74>)
 8003ece:	695b      	ldr	r3, [r3, #20]
 8003ed0:	4a81      	ldr	r2, [pc, #516]	; (80040d8 <extInt_Config+0xb74>)
 8003ed2:	f043 0302 	orr.w	r3, r3, #2
 8003ed6:	6153      	str	r3, [r2, #20]
		break;
 8003ed8:	e135      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	4a7e      	ldr	r2, [pc, #504]	; (80040dc <extInt_Config+0xb78>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d106      	bne.n	8003ef4 <extInt_Config+0x990>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PD);
 8003ee6:	4b7c      	ldr	r3, [pc, #496]	; (80040d8 <extInt_Config+0xb74>)
 8003ee8:	695b      	ldr	r3, [r3, #20]
 8003eea:	4a7b      	ldr	r2, [pc, #492]	; (80040d8 <extInt_Config+0xb74>)
 8003eec:	f043 0303 	orr.w	r3, r3, #3
 8003ef0:	6153      	str	r3, [r2, #20]
		break;
 8003ef2:	e128      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	4a79      	ldr	r2, [pc, #484]	; (80040e0 <extInt_Config+0xb7c>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d106      	bne.n	8003f0e <extInt_Config+0x9aa>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PE);
 8003f00:	4b75      	ldr	r3, [pc, #468]	; (80040d8 <extInt_Config+0xb74>)
 8003f02:	695b      	ldr	r3, [r3, #20]
 8003f04:	4a74      	ldr	r2, [pc, #464]	; (80040d8 <extInt_Config+0xb74>)
 8003f06:	f043 0304 	orr.w	r3, r3, #4
 8003f0a:	6153      	str	r3, [r2, #20]
		break;
 8003f0c:	e11b      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	4a73      	ldr	r2, [pc, #460]	; (80040e4 <extInt_Config+0xb80>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d106      	bne.n	8003f28 <extInt_Config+0x9c4>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PH);
 8003f1a:	4b6f      	ldr	r3, [pc, #444]	; (80040d8 <extInt_Config+0xb74>)
 8003f1c:	695b      	ldr	r3, [r3, #20]
 8003f1e:	4a6e      	ldr	r2, [pc, #440]	; (80040d8 <extInt_Config+0xb74>)
 8003f20:	f043 0307 	orr.w	r3, r3, #7
 8003f24:	6153      	str	r3, [r2, #20]
		break;
 8003f26:	e10e      	b.n	8004146 <extInt_Config+0xbe2>
			__NOP();
 8003f28:	bf00      	nop
		break;
 8003f2a:	e10c      	b.n	8004146 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI13-----------------
	case 13:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_13
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI13_Pos);
 8003f2c:	4b6a      	ldr	r3, [pc, #424]	; (80040d8 <extInt_Config+0xb74>)
 8003f2e:	695b      	ldr	r3, [r3, #20]
 8003f30:	4a69      	ldr	r2, [pc, #420]	; (80040d8 <extInt_Config+0xb74>)
 8003f32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f36:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	4a6a      	ldr	r2, [pc, #424]	; (80040e8 <extInt_Config+0xb84>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d104      	bne.n	8003f4e <extInt_Config+0x9ea>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PA);
 8003f44:	4b64      	ldr	r3, [pc, #400]	; (80040d8 <extInt_Config+0xb74>)
 8003f46:	4a64      	ldr	r2, [pc, #400]	; (80040d8 <extInt_Config+0xb74>)
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 8003f4c:	e0fb      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	4a65      	ldr	r2, [pc, #404]	; (80040ec <extInt_Config+0xb88>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d106      	bne.n	8003f68 <extInt_Config+0xa04>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PB);
 8003f5a:	4b5f      	ldr	r3, [pc, #380]	; (80040d8 <extInt_Config+0xb74>)
 8003f5c:	695b      	ldr	r3, [r3, #20]
 8003f5e:	4a5e      	ldr	r2, [pc, #376]	; (80040d8 <extInt_Config+0xb74>)
 8003f60:	f043 0310 	orr.w	r3, r3, #16
 8003f64:	6153      	str	r3, [r2, #20]
		break;
 8003f66:	e0ee      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	4a59      	ldr	r2, [pc, #356]	; (80040d4 <extInt_Config+0xb70>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d106      	bne.n	8003f82 <extInt_Config+0xa1e>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PC);
 8003f74:	4b58      	ldr	r3, [pc, #352]	; (80040d8 <extInt_Config+0xb74>)
 8003f76:	695b      	ldr	r3, [r3, #20]
 8003f78:	4a57      	ldr	r2, [pc, #348]	; (80040d8 <extInt_Config+0xb74>)
 8003f7a:	f043 0320 	orr.w	r3, r3, #32
 8003f7e:	6153      	str	r3, [r2, #20]
		break;
 8003f80:	e0e1      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	4a54      	ldr	r2, [pc, #336]	; (80040dc <extInt_Config+0xb78>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d106      	bne.n	8003f9c <extInt_Config+0xa38>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PD);
 8003f8e:	4b52      	ldr	r3, [pc, #328]	; (80040d8 <extInt_Config+0xb74>)
 8003f90:	695b      	ldr	r3, [r3, #20]
 8003f92:	4a51      	ldr	r2, [pc, #324]	; (80040d8 <extInt_Config+0xb74>)
 8003f94:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003f98:	6153      	str	r3, [r2, #20]
		break;
 8003f9a:	e0d4      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	4a4f      	ldr	r2, [pc, #316]	; (80040e0 <extInt_Config+0xb7c>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d106      	bne.n	8003fb6 <extInt_Config+0xa52>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PE);
 8003fa8:	4b4b      	ldr	r3, [pc, #300]	; (80040d8 <extInt_Config+0xb74>)
 8003faa:	695b      	ldr	r3, [r3, #20]
 8003fac:	4a4a      	ldr	r2, [pc, #296]	; (80040d8 <extInt_Config+0xb74>)
 8003fae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fb2:	6153      	str	r3, [r2, #20]
		break;
 8003fb4:	e0c7      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	4a49      	ldr	r2, [pc, #292]	; (80040e4 <extInt_Config+0xb80>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d106      	bne.n	8003fd0 <extInt_Config+0xa6c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PH);
 8003fc2:	4b45      	ldr	r3, [pc, #276]	; (80040d8 <extInt_Config+0xb74>)
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	4a44      	ldr	r2, [pc, #272]	; (80040d8 <extInt_Config+0xb74>)
 8003fc8:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003fcc:	6153      	str	r3, [r2, #20]
		break;
 8003fce:	e0ba      	b.n	8004146 <extInt_Config+0xbe2>
			__NOP();
 8003fd0:	bf00      	nop
		break;
 8003fd2:	e0b8      	b.n	8004146 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI14-----------------
	case 14:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_14
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI14_Pos);
 8003fd4:	4b40      	ldr	r3, [pc, #256]	; (80040d8 <extInt_Config+0xb74>)
 8003fd6:	695b      	ldr	r3, [r3, #20]
 8003fd8:	4a3f      	ldr	r2, [pc, #252]	; (80040d8 <extInt_Config+0xb74>)
 8003fda:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003fde:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	4a40      	ldr	r2, [pc, #256]	; (80040e8 <extInt_Config+0xb84>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d104      	bne.n	8003ff6 <extInt_Config+0xa92>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PA);
 8003fec:	4b3a      	ldr	r3, [pc, #232]	; (80040d8 <extInt_Config+0xb74>)
 8003fee:	4a3a      	ldr	r2, [pc, #232]	; (80040d8 <extInt_Config+0xb74>)
 8003ff0:	695b      	ldr	r3, [r3, #20]
 8003ff2:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 8003ff4:	e0a7      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	4a3b      	ldr	r2, [pc, #236]	; (80040ec <extInt_Config+0xb88>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d106      	bne.n	8004010 <extInt_Config+0xaac>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PB);
 8004002:	4b35      	ldr	r3, [pc, #212]	; (80040d8 <extInt_Config+0xb74>)
 8004004:	695b      	ldr	r3, [r3, #20]
 8004006:	4a34      	ldr	r2, [pc, #208]	; (80040d8 <extInt_Config+0xb74>)
 8004008:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800400c:	6153      	str	r3, [r2, #20]
		break;
 800400e:	e09a      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	4a2f      	ldr	r2, [pc, #188]	; (80040d4 <extInt_Config+0xb70>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d106      	bne.n	800402a <extInt_Config+0xac6>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PC);
 800401c:	4b2e      	ldr	r3, [pc, #184]	; (80040d8 <extInt_Config+0xb74>)
 800401e:	695b      	ldr	r3, [r3, #20]
 8004020:	4a2d      	ldr	r2, [pc, #180]	; (80040d8 <extInt_Config+0xb74>)
 8004022:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004026:	6153      	str	r3, [r2, #20]
		break;
 8004028:	e08d      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	4a2a      	ldr	r2, [pc, #168]	; (80040dc <extInt_Config+0xb78>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d106      	bne.n	8004044 <extInt_Config+0xae0>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PD);
 8004036:	4b28      	ldr	r3, [pc, #160]	; (80040d8 <extInt_Config+0xb74>)
 8004038:	695b      	ldr	r3, [r3, #20]
 800403a:	4a27      	ldr	r2, [pc, #156]	; (80040d8 <extInt_Config+0xb74>)
 800403c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004040:	6153      	str	r3, [r2, #20]
		break;
 8004042:	e080      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	4a25      	ldr	r2, [pc, #148]	; (80040e0 <extInt_Config+0xb7c>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d106      	bne.n	800405e <extInt_Config+0xafa>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PE);
 8004050:	4b21      	ldr	r3, [pc, #132]	; (80040d8 <extInt_Config+0xb74>)
 8004052:	695b      	ldr	r3, [r3, #20]
 8004054:	4a20      	ldr	r2, [pc, #128]	; (80040d8 <extInt_Config+0xb74>)
 8004056:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800405a:	6153      	str	r3, [r2, #20]
		break;
 800405c:	e073      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	4a1f      	ldr	r2, [pc, #124]	; (80040e4 <extInt_Config+0xb80>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d106      	bne.n	8004078 <extInt_Config+0xb14>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PH);
 800406a:	4b1b      	ldr	r3, [pc, #108]	; (80040d8 <extInt_Config+0xb74>)
 800406c:	695b      	ldr	r3, [r3, #20]
 800406e:	4a1a      	ldr	r2, [pc, #104]	; (80040d8 <extInt_Config+0xb74>)
 8004070:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004074:	6153      	str	r3, [r2, #20]
		break;
 8004076:	e066      	b.n	8004146 <extInt_Config+0xbe2>
			__NOP();
 8004078:	bf00      	nop
		break;
 800407a:	e064      	b.n	8004146 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI15-----------------
	case 15:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_15
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI15_Pos);
 800407c:	4b16      	ldr	r3, [pc, #88]	; (80040d8 <extInt_Config+0xb74>)
 800407e:	695b      	ldr	r3, [r3, #20]
 8004080:	4a15      	ldr	r2, [pc, #84]	; (80040d8 <extInt_Config+0xb74>)
 8004082:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004086:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	4a16      	ldr	r2, [pc, #88]	; (80040e8 <extInt_Config+0xb84>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d104      	bne.n	800409e <extInt_Config+0xb3a>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PA);
 8004094:	4b10      	ldr	r3, [pc, #64]	; (80040d8 <extInt_Config+0xb74>)
 8004096:	4a10      	ldr	r2, [pc, #64]	; (80040d8 <extInt_Config+0xb74>)
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 800409c:	e053      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	4a11      	ldr	r2, [pc, #68]	; (80040ec <extInt_Config+0xb88>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d106      	bne.n	80040b8 <extInt_Config+0xb54>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PB);
 80040aa:	4b0b      	ldr	r3, [pc, #44]	; (80040d8 <extInt_Config+0xb74>)
 80040ac:	695b      	ldr	r3, [r3, #20]
 80040ae:	4a0a      	ldr	r2, [pc, #40]	; (80040d8 <extInt_Config+0xb74>)
 80040b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80040b4:	6153      	str	r3, [r2, #20]
		break;
 80040b6:	e046      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	4a05      	ldr	r2, [pc, #20]	; (80040d4 <extInt_Config+0xb70>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d115      	bne.n	80040f0 <extInt_Config+0xb8c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PC);
 80040c4:	4b04      	ldr	r3, [pc, #16]	; (80040d8 <extInt_Config+0xb74>)
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	4a03      	ldr	r2, [pc, #12]	; (80040d8 <extInt_Config+0xb74>)
 80040ca:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80040ce:	6153      	str	r3, [r2, #20]
		break;
 80040d0:	e039      	b.n	8004146 <extInt_Config+0xbe2>
 80040d2:	bf00      	nop
 80040d4:	40020800 	.word	0x40020800
 80040d8:	40013800 	.word	0x40013800
 80040dc:	40020c00 	.word	0x40020c00
 80040e0:	40021000 	.word	0x40021000
 80040e4:	40021c00 	.word	0x40021c00
 80040e8:	40020000 	.word	0x40020000
 80040ec:	40020400 	.word	0x40020400
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	4a9d      	ldr	r2, [pc, #628]	; (800436c <extInt_Config+0xe08>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d106      	bne.n	800410a <extInt_Config+0xba6>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PD);
 80040fc:	4b9c      	ldr	r3, [pc, #624]	; (8004370 <extInt_Config+0xe0c>)
 80040fe:	695b      	ldr	r3, [r3, #20]
 8004100:	4a9b      	ldr	r2, [pc, #620]	; (8004370 <extInt_Config+0xe0c>)
 8004102:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8004106:	6153      	str	r3, [r2, #20]
		break;
 8004108:	e01d      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	4a98      	ldr	r2, [pc, #608]	; (8004374 <extInt_Config+0xe10>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d106      	bne.n	8004124 <extInt_Config+0xbc0>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PE);
 8004116:	4b96      	ldr	r3, [pc, #600]	; (8004370 <extInt_Config+0xe0c>)
 8004118:	695b      	ldr	r3, [r3, #20]
 800411a:	4a95      	ldr	r2, [pc, #596]	; (8004370 <extInt_Config+0xe0c>)
 800411c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004120:	6153      	str	r3, [r2, #20]
		break;
 8004122:	e010      	b.n	8004146 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	4a93      	ldr	r2, [pc, #588]	; (8004378 <extInt_Config+0xe14>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d106      	bne.n	800413e <extInt_Config+0xbda>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PH);
 8004130:	4b8f      	ldr	r3, [pc, #572]	; (8004370 <extInt_Config+0xe0c>)
 8004132:	695b      	ldr	r3, [r3, #20]
 8004134:	4a8e      	ldr	r2, [pc, #568]	; (8004370 <extInt_Config+0xe0c>)
 8004136:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 800413a:	6153      	str	r3, [r2, #20]
		break;
 800413c:	e003      	b.n	8004146 <extInt_Config+0xbe2>
			__NOP();
 800413e:	bf00      	nop
		break;
 8004140:	e001      	b.n	8004146 <extInt_Config+0xbe2>
	}

	default: {
		__NOP();
 8004142:	bf00      	nop
		break;
 8004144:	bf00      	nop
	//Registro: EXTI_RTSR		 Registros donde los primeros 16 bit corresponden a los
	//Registro: EXTI_FTSR        16 EXTIx
	//Registro: EXTI_IMR

	//-------a)Selecionamos el tipo de flanco---------
	if(extiConfig->edgeType == EXTERNAL_INTERRUPP_RISING_EDGE)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	791b      	ldrb	r3, [r3, #4]
 800414a:	2b01      	cmp	r3, #1
 800414c:	d126      	bne.n	800419c <extInt_Config+0xc38>
	{
		EXTI->FTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800414e:	4b8b      	ldr	r3, [pc, #556]	; (800437c <extInt_Config+0xe18>)
 8004150:	68db      	ldr	r3, [r3, #12]
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	6812      	ldr	r2, [r2, #0]
 8004156:	7812      	ldrb	r2, [r2, #0]
 8004158:	4611      	mov	r1, r2
 800415a:	2201      	movs	r2, #1
 800415c:	408a      	lsls	r2, r1
 800415e:	43d2      	mvns	r2, r2
 8004160:	4611      	mov	r1, r2
 8004162:	4a86      	ldr	r2, [pc, #536]	; (800437c <extInt_Config+0xe18>)
 8004164:	400b      	ands	r3, r1
 8004166:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004168:	4b84      	ldr	r3, [pc, #528]	; (800437c <extInt_Config+0xe18>)
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	6812      	ldr	r2, [r2, #0]
 8004170:	7812      	ldrb	r2, [r2, #0]
 8004172:	4611      	mov	r1, r2
 8004174:	2201      	movs	r2, #1
 8004176:	408a      	lsls	r2, r1
 8004178:	43d2      	mvns	r2, r2
 800417a:	4611      	mov	r1, r2
 800417c:	4a7f      	ldr	r2, [pc, #508]	; (800437c <extInt_Config+0xe18>)
 800417e:	400b      	ands	r3, r1
 8004180:	6093      	str	r3, [r2, #8]
		EXTI->RTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004182:	4b7e      	ldr	r3, [pc, #504]	; (800437c <extInt_Config+0xe18>)
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	6812      	ldr	r2, [r2, #0]
 800418a:	7812      	ldrb	r2, [r2, #0]
 800418c:	4611      	mov	r1, r2
 800418e:	2201      	movs	r2, #1
 8004190:	408a      	lsls	r2, r1
 8004192:	4611      	mov	r1, r2
 8004194:	4a79      	ldr	r2, [pc, #484]	; (800437c <extInt_Config+0xe18>)
 8004196:	430b      	orrs	r3, r1
 8004198:	6093      	str	r3, [r2, #8]
 800419a:	e05c      	b.n	8004256 <extInt_Config+0xcf2>
	}
	else if (extiConfig->edgeType == EXTERNAL_INTERRUPP_FALLING_EDGE)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	791b      	ldrb	r3, [r3, #4]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d126      	bne.n	80041f2 <extInt_Config+0xc8e>
	{
		EXTI->FTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80041a4:	4b75      	ldr	r3, [pc, #468]	; (800437c <extInt_Config+0xe18>)
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	6812      	ldr	r2, [r2, #0]
 80041ac:	7812      	ldrb	r2, [r2, #0]
 80041ae:	4611      	mov	r1, r2
 80041b0:	2201      	movs	r2, #1
 80041b2:	408a      	lsls	r2, r1
 80041b4:	43d2      	mvns	r2, r2
 80041b6:	4611      	mov	r1, r2
 80041b8:	4a70      	ldr	r2, [pc, #448]	; (800437c <extInt_Config+0xe18>)
 80041ba:	400b      	ands	r3, r1
 80041bc:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80041be:	4b6f      	ldr	r3, [pc, #444]	; (800437c <extInt_Config+0xe18>)
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	6812      	ldr	r2, [r2, #0]
 80041c6:	7812      	ldrb	r2, [r2, #0]
 80041c8:	4611      	mov	r1, r2
 80041ca:	2201      	movs	r2, #1
 80041cc:	408a      	lsls	r2, r1
 80041ce:	43d2      	mvns	r2, r2
 80041d0:	4611      	mov	r1, r2
 80041d2:	4a6a      	ldr	r2, [pc, #424]	; (800437c <extInt_Config+0xe18>)
 80041d4:	400b      	ands	r3, r1
 80041d6:	6093      	str	r3, [r2, #8]
		EXTI->FTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80041d8:	4b68      	ldr	r3, [pc, #416]	; (800437c <extInt_Config+0xe18>)
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	6812      	ldr	r2, [r2, #0]
 80041e0:	7812      	ldrb	r2, [r2, #0]
 80041e2:	4611      	mov	r1, r2
 80041e4:	2201      	movs	r2, #1
 80041e6:	408a      	lsls	r2, r1
 80041e8:	4611      	mov	r1, r2
 80041ea:	4a64      	ldr	r2, [pc, #400]	; (800437c <extInt_Config+0xe18>)
 80041ec:	430b      	orrs	r3, r1
 80041ee:	60d3      	str	r3, [r2, #12]
 80041f0:	e031      	b.n	8004256 <extInt_Config+0xcf2>

	}
	else
	{
		EXTI->FTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80041f2:	4b62      	ldr	r3, [pc, #392]	; (800437c <extInt_Config+0xe18>)
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	6812      	ldr	r2, [r2, #0]
 80041fa:	7812      	ldrb	r2, [r2, #0]
 80041fc:	4611      	mov	r1, r2
 80041fe:	2201      	movs	r2, #1
 8004200:	408a      	lsls	r2, r1
 8004202:	43d2      	mvns	r2, r2
 8004204:	4611      	mov	r1, r2
 8004206:	4a5d      	ldr	r2, [pc, #372]	; (800437c <extInt_Config+0xe18>)
 8004208:	400b      	ands	r3, r1
 800420a:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800420c:	4b5b      	ldr	r3, [pc, #364]	; (800437c <extInt_Config+0xe18>)
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	6812      	ldr	r2, [r2, #0]
 8004214:	7812      	ldrb	r2, [r2, #0]
 8004216:	4611      	mov	r1, r2
 8004218:	2201      	movs	r2, #1
 800421a:	408a      	lsls	r2, r1
 800421c:	43d2      	mvns	r2, r2
 800421e:	4611      	mov	r1, r2
 8004220:	4a56      	ldr	r2, [pc, #344]	; (800437c <extInt_Config+0xe18>)
 8004222:	400b      	ands	r3, r1
 8004224:	6093      	str	r3, [r2, #8]
		EXTI->FTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004226:	4b55      	ldr	r3, [pc, #340]	; (800437c <extInt_Config+0xe18>)
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	6812      	ldr	r2, [r2, #0]
 800422e:	7812      	ldrb	r2, [r2, #0]
 8004230:	4611      	mov	r1, r2
 8004232:	2201      	movs	r2, #1
 8004234:	408a      	lsls	r2, r1
 8004236:	4611      	mov	r1, r2
 8004238:	4a50      	ldr	r2, [pc, #320]	; (800437c <extInt_Config+0xe18>)
 800423a:	430b      	orrs	r3, r1
 800423c:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800423e:	4b4f      	ldr	r3, [pc, #316]	; (800437c <extInt_Config+0xe18>)
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	6812      	ldr	r2, [r2, #0]
 8004246:	7812      	ldrb	r2, [r2, #0]
 8004248:	4611      	mov	r1, r2
 800424a:	2201      	movs	r2, #1
 800424c:	408a      	lsls	r2, r1
 800424e:	4611      	mov	r1, r2
 8004250:	4a4a      	ldr	r2, [pc, #296]	; (800437c <extInt_Config+0xe18>)
 8004252:	430b      	orrs	r3, r1
 8004254:	6093      	str	r3, [r2, #8]
	}
	//-------b)Activamos la interrupcion del EXTIx---------
	EXTI->IMR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004256:	4b49      	ldr	r3, [pc, #292]	; (800437c <extInt_Config+0xe18>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	6812      	ldr	r2, [r2, #0]
 800425e:	7812      	ldrb	r2, [r2, #0]
 8004260:	4611      	mov	r1, r2
 8004262:	2201      	movs	r2, #1
 8004264:	408a      	lsls	r2, r1
 8004266:	43d2      	mvns	r2, r2
 8004268:	4611      	mov	r1, r2
 800426a:	4a44      	ldr	r2, [pc, #272]	; (800437c <extInt_Config+0xe18>)
 800426c:	400b      	ands	r3, r1
 800426e:	6013      	str	r3, [r2, #0]
	EXTI->IMR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004270:	4b42      	ldr	r3, [pc, #264]	; (800437c <extInt_Config+0xe18>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	6812      	ldr	r2, [r2, #0]
 8004278:	7812      	ldrb	r2, [r2, #0]
 800427a:	4611      	mov	r1, r2
 800427c:	2201      	movs	r2, #1
 800427e:	408a      	lsls	r2, r1
 8004280:	4611      	mov	r1, r2
 8004282:	4a3e      	ldr	r2, [pc, #248]	; (800437c <extInt_Config+0xe18>)
 8004284:	430b      	orrs	r3, r1
 8004286:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004288:	b672      	cpsid	i
}
 800428a:	bf00      	nop
	//------------4)Activamos el canal del sistema NVIC para indicar la interrupcion--------------------------

	//4.a Desabilitamos las interrupciones globales
	__disable_irq();
	//4.b Activamos el canal del NVIC para la interrupcion del EXTIx seleccionado
	switch(extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	781b      	ldrb	r3, [r3, #0]
 8004292:	2b0f      	cmp	r3, #15
 8004294:	d862      	bhi.n	800435c <extInt_Config+0xdf8>
 8004296:	a201      	add	r2, pc, #4	; (adr r2, 800429c <extInt_Config+0xd38>)
 8004298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800429c:	080042dd 	.word	0x080042dd
 80042a0:	080042e5 	.word	0x080042e5
 80042a4:	080042ed 	.word	0x080042ed
 80042a8:	080042f5 	.word	0x080042f5
 80042ac:	080042fd 	.word	0x080042fd
 80042b0:	08004305 	.word	0x08004305
 80042b4:	0800430d 	.word	0x0800430d
 80042b8:	08004315 	.word	0x08004315
 80042bc:	0800431d 	.word	0x0800431d
 80042c0:	08004325 	.word	0x08004325
 80042c4:	0800432d 	.word	0x0800432d
 80042c8:	08004335 	.word	0x08004335
 80042cc:	0800433d 	.word	0x0800433d
 80042d0:	08004345 	.word	0x08004345
 80042d4:	0800434d 	.word	0x0800434d
 80042d8:	08004355 	.word	0x08004355
	{

	case 0:
	{
		NVIC_EnableIRQ(EXTI0_IRQn);
 80042dc:	2006      	movs	r0, #6
 80042de:	f7ff f923 	bl	8003528 <__NVIC_EnableIRQ>
		break;
 80042e2:	e03c      	b.n	800435e <extInt_Config+0xdfa>
	}

	case 1:
	{
		NVIC_EnableIRQ(EXTI1_IRQn);
 80042e4:	2007      	movs	r0, #7
 80042e6:	f7ff f91f 	bl	8003528 <__NVIC_EnableIRQ>
		break;
 80042ea:	e038      	b.n	800435e <extInt_Config+0xdfa>
	}

	case 2:
	{
		NVIC_EnableIRQ(EXTI2_IRQn);
 80042ec:	2008      	movs	r0, #8
 80042ee:	f7ff f91b 	bl	8003528 <__NVIC_EnableIRQ>
		break;
 80042f2:	e034      	b.n	800435e <extInt_Config+0xdfa>
	}

	case 3:
	{
		NVIC_EnableIRQ(EXTI3_IRQn);
 80042f4:	2009      	movs	r0, #9
 80042f6:	f7ff f917 	bl	8003528 <__NVIC_EnableIRQ>
		break;
 80042fa:	e030      	b.n	800435e <extInt_Config+0xdfa>
	}

	case 4:
	{
		NVIC_EnableIRQ(EXTI4_IRQn);
 80042fc:	200a      	movs	r0, #10
 80042fe:	f7ff f913 	bl	8003528 <__NVIC_EnableIRQ>
		break;
 8004302:	e02c      	b.n	800435e <extInt_Config+0xdfa>
	}

	case 5:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004304:	2017      	movs	r0, #23
 8004306:	f7ff f90f 	bl	8003528 <__NVIC_EnableIRQ>
		break;
 800430a:	e028      	b.n	800435e <extInt_Config+0xdfa>
	}

	case 6:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 800430c:	2017      	movs	r0, #23
 800430e:	f7ff f90b 	bl	8003528 <__NVIC_EnableIRQ>
		break;
 8004312:	e024      	b.n	800435e <extInt_Config+0xdfa>
	}

	case 7:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004314:	2017      	movs	r0, #23
 8004316:	f7ff f907 	bl	8003528 <__NVIC_EnableIRQ>
		break;
 800431a:	e020      	b.n	800435e <extInt_Config+0xdfa>
	}

	case 8:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 800431c:	2017      	movs	r0, #23
 800431e:	f7ff f903 	bl	8003528 <__NVIC_EnableIRQ>
		break;
 8004322:	e01c      	b.n	800435e <extInt_Config+0xdfa>
	}

	case 9:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004324:	2017      	movs	r0, #23
 8004326:	f7ff f8ff 	bl	8003528 <__NVIC_EnableIRQ>
		break;
 800432a:	e018      	b.n	800435e <extInt_Config+0xdfa>
	}

	case 10:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 800432c:	2028      	movs	r0, #40	; 0x28
 800432e:	f7ff f8fb 	bl	8003528 <__NVIC_EnableIRQ>
		break;
 8004332:	e014      	b.n	800435e <extInt_Config+0xdfa>
	}

	case 11:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004334:	2028      	movs	r0, #40	; 0x28
 8004336:	f7ff f8f7 	bl	8003528 <__NVIC_EnableIRQ>
		break;
 800433a:	e010      	b.n	800435e <extInt_Config+0xdfa>
	}

	case 12:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 800433c:	2028      	movs	r0, #40	; 0x28
 800433e:	f7ff f8f3 	bl	8003528 <__NVIC_EnableIRQ>
		break;
 8004342:	e00c      	b.n	800435e <extInt_Config+0xdfa>
	}

	case 13:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004344:	2028      	movs	r0, #40	; 0x28
 8004346:	f7ff f8ef 	bl	8003528 <__NVIC_EnableIRQ>
		break;
 800434a:	e008      	b.n	800435e <extInt_Config+0xdfa>
	}

	case 14:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 800434c:	2028      	movs	r0, #40	; 0x28
 800434e:	f7ff f8eb 	bl	8003528 <__NVIC_EnableIRQ>
		break;
 8004352:	e004      	b.n	800435e <extInt_Config+0xdfa>
	}

	case 15:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004354:	2028      	movs	r0, #40	; 0x28
 8004356:	f7ff f8e7 	bl	8003528 <__NVIC_EnableIRQ>
		break;
 800435a:	e000      	b.n	800435e <extInt_Config+0xdfa>
	}

	default: {
		break;
 800435c:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 800435e:	b662      	cpsie	i
}
 8004360:	bf00      	nop
	}
	}
	//4.c Activamos las interrupciones globales
	__enable_irq();
}
 8004362:	bf00      	nop
 8004364:	3708      	adds	r7, #8
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	40020c00 	.word	0x40020c00
 8004370:	40013800 	.word	0x40013800
 8004374:	40021000 	.word	0x40021000
 8004378:	40021c00 	.word	0x40021c00
 800437c:	40013c00 	.word	0x40013c00

08004380 <callback_extInt0>:
	__enable_irq();
}


//Definimos las funciones para cuando se genera una interrupcion del EXTIx, 0-15
__attribute__ ((weak)) void callback_extInt0(void){
 8004380:	b480      	push	{r7}
 8004382:	af00      	add	r7, sp, #0
	__NOP();
 8004384:	bf00      	nop
}
 8004386:	bf00      	nop
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr

08004390 <callback_extInt2>:

__attribute__ ((weak)) void callback_extInt1(void){
	__NOP();
}

__attribute__ ((weak)) void callback_extInt2(void){
 8004390:	b480      	push	{r7}
 8004392:	af00      	add	r7, sp, #0
	__NOP();
 8004394:	bf00      	nop
}
 8004396:	bf00      	nop
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr

080043a0 <callback_extInt4>:

__attribute__ ((weak)) void callback_extInt3(void){
	__NOP();
}

__attribute__ ((weak)) void callback_extInt4(void){
 80043a0:	b480      	push	{r7}
 80043a2:	af00      	add	r7, sp, #0
	__NOP();
 80043a4:	bf00      	nop
}
 80043a6:	bf00      	nop
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <callback_extInt5>:

__attribute__ ((weak)) void callback_extInt5(void){
 80043b0:	b480      	push	{r7}
 80043b2:	af00      	add	r7, sp, #0
	__NOP();
 80043b4:	bf00      	nop
}
 80043b6:	bf00      	nop
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr

080043c0 <callback_extInt6>:

__attribute__ ((weak)) void callback_extInt6(void){
 80043c0:	b480      	push	{r7}
 80043c2:	af00      	add	r7, sp, #0
	__NOP();
 80043c4:	bf00      	nop
}
 80043c6:	bf00      	nop
 80043c8:	46bd      	mov	sp, r7
 80043ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ce:	4770      	bx	lr

080043d0 <callback_extInt7>:

__attribute__ ((weak)) void callback_extInt7(void){
 80043d0:	b480      	push	{r7}
 80043d2:	af00      	add	r7, sp, #0
	__NOP();
 80043d4:	bf00      	nop
}
 80043d6:	bf00      	nop
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr

080043e0 <callback_extInt8>:

__attribute__ ((weak)) void callback_extInt8(void){
 80043e0:	b480      	push	{r7}
 80043e2:	af00      	add	r7, sp, #0
	__NOP();
 80043e4:	bf00      	nop
}
 80043e6:	bf00      	nop
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <callback_extInt9>:

__attribute__ ((weak)) void callback_extInt9(void){
 80043f0:	b480      	push	{r7}
 80043f2:	af00      	add	r7, sp, #0
	__NOP();
 80043f4:	bf00      	nop
}
 80043f6:	bf00      	nop
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr

08004400 <callback_extInt10>:

__attribute__ ((weak)) void callback_extInt10(void){
 8004400:	b480      	push	{r7}
 8004402:	af00      	add	r7, sp, #0
	__NOP();
 8004404:	bf00      	nop
}
 8004406:	bf00      	nop
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <callback_extInt11>:

__attribute__ ((weak)) void callback_extInt11(void){
 8004410:	b480      	push	{r7}
 8004412:	af00      	add	r7, sp, #0
	__NOP();
 8004414:	bf00      	nop
}
 8004416:	bf00      	nop
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr

08004420 <callback_extInt12>:

__attribute__ ((weak)) void callback_extInt12(void){
 8004420:	b480      	push	{r7}
 8004422:	af00      	add	r7, sp, #0
	__NOP();
 8004424:	bf00      	nop
}
 8004426:	bf00      	nop
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr

08004430 <callback_extInt13>:

__attribute__ ((weak)) void callback_extInt13(void){
 8004430:	b480      	push	{r7}
 8004432:	af00      	add	r7, sp, #0
	__NOP();
 8004434:	bf00      	nop
}
 8004436:	bf00      	nop
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr

08004440 <callback_extInt14>:

__attribute__ ((weak)) void callback_extInt14(void){
 8004440:	b480      	push	{r7}
 8004442:	af00      	add	r7, sp, #0
	__NOP();
 8004444:	bf00      	nop
}
 8004446:	bf00      	nop
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <callback_extInt15>:

__attribute__ ((weak)) void callback_extInt15(void){
 8004450:	b480      	push	{r7}
 8004452:	af00      	add	r7, sp, #0
	__NOP();
 8004454:	bf00      	nop
}
 8004456:	bf00      	nop
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr

08004460 <EXTI0_IRQHandler>:
 */
//Registro: PR    Registro donde los primeros 16 bit corresponden a los 16 EXTIx

//--------------a) EXTI0, EXTI1, EXTI2, EXTI3, EXTI4 --------------
void EXTI0_IRQHandler(void)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI0
	if (EXTI->PR & EXTI_PR_PR0)
 8004464:	4b08      	ldr	r3, [pc, #32]	; (8004488 <EXTI0_IRQHandler+0x28>)
 8004466:	695b      	ldr	r3, [r3, #20]
 8004468:	f003 0301 	and.w	r3, r3, #1
 800446c:	2b00      	cmp	r3, #0
 800446e:	d008      	beq.n	8004482 <EXTI0_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR0); //Limpiamos la bandera
 8004470:	4b05      	ldr	r3, [pc, #20]	; (8004488 <EXTI0_IRQHandler+0x28>)
 8004472:	695b      	ldr	r3, [r3, #20]
 8004474:	4a04      	ldr	r2, [pc, #16]	; (8004488 <EXTI0_IRQHandler+0x28>)
 8004476:	f043 0301 	orr.w	r3, r3, #1
 800447a:	6153      	str	r3, [r2, #20]
		callback_extInt0();			//Ejecutamos la ISR
 800447c:	f7ff ff80 	bl	8004380 <callback_extInt0>
	}
	else
	{
		__NOP();
	}
}
 8004480:	e000      	b.n	8004484 <EXTI0_IRQHandler+0x24>
		__NOP();
 8004482:	bf00      	nop
}
 8004484:	bf00      	nop
 8004486:	bd80      	pop	{r7, pc}
 8004488:	40013c00 	.word	0x40013c00

0800448c <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI1
	if (EXTI->PR & EXTI_PR_PR1)
 8004490:	4b08      	ldr	r3, [pc, #32]	; (80044b4 <EXTI1_IRQHandler+0x28>)
 8004492:	695b      	ldr	r3, [r3, #20]
 8004494:	f003 0302 	and.w	r3, r3, #2
 8004498:	2b00      	cmp	r3, #0
 800449a:	d008      	beq.n	80044ae <EXTI1_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR1); //Limpiamos la bandera
 800449c:	4b05      	ldr	r3, [pc, #20]	; (80044b4 <EXTI1_IRQHandler+0x28>)
 800449e:	695b      	ldr	r3, [r3, #20]
 80044a0:	4a04      	ldr	r2, [pc, #16]	; (80044b4 <EXTI1_IRQHandler+0x28>)
 80044a2:	f043 0302 	orr.w	r3, r3, #2
 80044a6:	6153      	str	r3, [r2, #20]
		callback_extInt1();			//Ejecutamos la ISR
 80044a8:	f7fe f908 	bl	80026bc <callback_extInt1>
	}
	else
	{
		__NOP();
	}
}
 80044ac:	e000      	b.n	80044b0 <EXTI1_IRQHandler+0x24>
		__NOP();
 80044ae:	bf00      	nop
}
 80044b0:	bf00      	nop
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	40013c00 	.word	0x40013c00

080044b8 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI2
	if (EXTI->PR & EXTI_PR_PR2)
 80044bc:	4b08      	ldr	r3, [pc, #32]	; (80044e0 <EXTI2_IRQHandler+0x28>)
 80044be:	695b      	ldr	r3, [r3, #20]
 80044c0:	f003 0304 	and.w	r3, r3, #4
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d008      	beq.n	80044da <EXTI2_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR2); //Limpiamos la bandera
 80044c8:	4b05      	ldr	r3, [pc, #20]	; (80044e0 <EXTI2_IRQHandler+0x28>)
 80044ca:	695b      	ldr	r3, [r3, #20]
 80044cc:	4a04      	ldr	r2, [pc, #16]	; (80044e0 <EXTI2_IRQHandler+0x28>)
 80044ce:	f043 0304 	orr.w	r3, r3, #4
 80044d2:	6153      	str	r3, [r2, #20]
		callback_extInt2();			//Ejecutamos la ISR
 80044d4:	f7ff ff5c 	bl	8004390 <callback_extInt2>
	}
	else
	{
		__NOP();
	}
}
 80044d8:	e000      	b.n	80044dc <EXTI2_IRQHandler+0x24>
		__NOP();
 80044da:	bf00      	nop
}
 80044dc:	bf00      	nop
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	40013c00 	.word	0x40013c00

080044e4 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI3
	if (EXTI->PR & EXTI_PR_PR3)
 80044e8:	4b08      	ldr	r3, [pc, #32]	; (800450c <EXTI3_IRQHandler+0x28>)
 80044ea:	695b      	ldr	r3, [r3, #20]
 80044ec:	f003 0308 	and.w	r3, r3, #8
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d008      	beq.n	8004506 <EXTI3_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR3); //Limpiamos la bandera
 80044f4:	4b05      	ldr	r3, [pc, #20]	; (800450c <EXTI3_IRQHandler+0x28>)
 80044f6:	695b      	ldr	r3, [r3, #20]
 80044f8:	4a04      	ldr	r2, [pc, #16]	; (800450c <EXTI3_IRQHandler+0x28>)
 80044fa:	f043 0308 	orr.w	r3, r3, #8
 80044fe:	6153      	str	r3, [r2, #20]
		callback_extInt3();			//Ejecutamos la ISR
 8004500:	f7fe f930 	bl	8002764 <callback_extInt3>
	}
	else
	{
		__NOP();
	}
}
 8004504:	e000      	b.n	8004508 <EXTI3_IRQHandler+0x24>
		__NOP();
 8004506:	bf00      	nop
}
 8004508:	bf00      	nop
 800450a:	bd80      	pop	{r7, pc}
 800450c:	40013c00 	.word	0x40013c00

08004510 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI4
	if (EXTI->PR & EXTI_PR_PR4)
 8004514:	4b08      	ldr	r3, [pc, #32]	; (8004538 <EXTI4_IRQHandler+0x28>)
 8004516:	695b      	ldr	r3, [r3, #20]
 8004518:	f003 0310 	and.w	r3, r3, #16
 800451c:	2b00      	cmp	r3, #0
 800451e:	d008      	beq.n	8004532 <EXTI4_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR4); //Limpiamos la bandera
 8004520:	4b05      	ldr	r3, [pc, #20]	; (8004538 <EXTI4_IRQHandler+0x28>)
 8004522:	695b      	ldr	r3, [r3, #20]
 8004524:	4a04      	ldr	r2, [pc, #16]	; (8004538 <EXTI4_IRQHandler+0x28>)
 8004526:	f043 0310 	orr.w	r3, r3, #16
 800452a:	6153      	str	r3, [r2, #20]
		callback_extInt4();			//Ejecutamos la ISR
 800452c:	f7ff ff38 	bl	80043a0 <callback_extInt4>
	}
	else
	{
		__NOP();
	}
}
 8004530:	e000      	b.n	8004534 <EXTI4_IRQHandler+0x24>
		__NOP();
 8004532:	bf00      	nop
}
 8004534:	bf00      	nop
 8004536:	bd80      	pop	{r7, pc}
 8004538:	40013c00 	.word	0x40013c00

0800453c <EXTI9_5_IRQHandler>:

//--------------b) EXTI9-5--------------
void EXTI9_5_IRQHandler(void)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI5
	if (EXTI->PR & EXTI_PR_PR5)
 8004540:	4b26      	ldr	r3, [pc, #152]	; (80045dc <EXTI9_5_IRQHandler+0xa0>)
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	f003 0320 	and.w	r3, r3, #32
 8004548:	2b00      	cmp	r3, #0
 800454a:	d008      	beq.n	800455e <EXTI9_5_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR5); //Limpiamos la bandera
 800454c:	4b23      	ldr	r3, [pc, #140]	; (80045dc <EXTI9_5_IRQHandler+0xa0>)
 800454e:	695b      	ldr	r3, [r3, #20]
 8004550:	4a22      	ldr	r2, [pc, #136]	; (80045dc <EXTI9_5_IRQHandler+0xa0>)
 8004552:	f043 0320 	orr.w	r3, r3, #32
 8004556:	6153      	str	r3, [r2, #20]
		callback_extInt5();			//Ejecutamos la ISR
 8004558:	f7ff ff2a 	bl	80043b0 <callback_extInt5>
	}
	else
	{
		__NOP();
	}
}
 800455c:	e03c      	b.n	80045d8 <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR6)
 800455e:	4b1f      	ldr	r3, [pc, #124]	; (80045dc <EXTI9_5_IRQHandler+0xa0>)
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004566:	2b00      	cmp	r3, #0
 8004568:	d008      	beq.n	800457c <EXTI9_5_IRQHandler+0x40>
		EXTI->PR |= (EXTI_PR_PR6); //Limpiamos la bandera
 800456a:	4b1c      	ldr	r3, [pc, #112]	; (80045dc <EXTI9_5_IRQHandler+0xa0>)
 800456c:	695b      	ldr	r3, [r3, #20]
 800456e:	4a1b      	ldr	r2, [pc, #108]	; (80045dc <EXTI9_5_IRQHandler+0xa0>)
 8004570:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004574:	6153      	str	r3, [r2, #20]
		callback_extInt6();			//Ejecutamos la ISR
 8004576:	f7ff ff23 	bl	80043c0 <callback_extInt6>
}
 800457a:	e02d      	b.n	80045d8 <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR7)
 800457c:	4b17      	ldr	r3, [pc, #92]	; (80045dc <EXTI9_5_IRQHandler+0xa0>)
 800457e:	695b      	ldr	r3, [r3, #20]
 8004580:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004584:	2b00      	cmp	r3, #0
 8004586:	d008      	beq.n	800459a <EXTI9_5_IRQHandler+0x5e>
		EXTI->PR |= (EXTI_PR_PR7); //Limpiamos la bandera
 8004588:	4b14      	ldr	r3, [pc, #80]	; (80045dc <EXTI9_5_IRQHandler+0xa0>)
 800458a:	695b      	ldr	r3, [r3, #20]
 800458c:	4a13      	ldr	r2, [pc, #76]	; (80045dc <EXTI9_5_IRQHandler+0xa0>)
 800458e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004592:	6153      	str	r3, [r2, #20]
		callback_extInt7();			//Ejecutamos la ISR
 8004594:	f7ff ff1c 	bl	80043d0 <callback_extInt7>
}
 8004598:	e01e      	b.n	80045d8 <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR8)
 800459a:	4b10      	ldr	r3, [pc, #64]	; (80045dc <EXTI9_5_IRQHandler+0xa0>)
 800459c:	695b      	ldr	r3, [r3, #20]
 800459e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d008      	beq.n	80045b8 <EXTI9_5_IRQHandler+0x7c>
		EXTI->PR |= (EXTI_PR_PR8); //Limpiamos la bandera
 80045a6:	4b0d      	ldr	r3, [pc, #52]	; (80045dc <EXTI9_5_IRQHandler+0xa0>)
 80045a8:	695b      	ldr	r3, [r3, #20]
 80045aa:	4a0c      	ldr	r2, [pc, #48]	; (80045dc <EXTI9_5_IRQHandler+0xa0>)
 80045ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045b0:	6153      	str	r3, [r2, #20]
		callback_extInt8();			//Ejecutamos la ISR
 80045b2:	f7ff ff15 	bl	80043e0 <callback_extInt8>
}
 80045b6:	e00f      	b.n	80045d8 <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR9)
 80045b8:	4b08      	ldr	r3, [pc, #32]	; (80045dc <EXTI9_5_IRQHandler+0xa0>)
 80045ba:	695b      	ldr	r3, [r3, #20]
 80045bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d008      	beq.n	80045d6 <EXTI9_5_IRQHandler+0x9a>
		EXTI->PR |= (EXTI_PR_PR9); //Limpiamos la bandera
 80045c4:	4b05      	ldr	r3, [pc, #20]	; (80045dc <EXTI9_5_IRQHandler+0xa0>)
 80045c6:	695b      	ldr	r3, [r3, #20]
 80045c8:	4a04      	ldr	r2, [pc, #16]	; (80045dc <EXTI9_5_IRQHandler+0xa0>)
 80045ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80045ce:	6153      	str	r3, [r2, #20]
		callback_extInt9();			//Ejecutamos la ISR
 80045d0:	f7ff ff0e 	bl	80043f0 <callback_extInt9>
}
 80045d4:	e000      	b.n	80045d8 <EXTI9_5_IRQHandler+0x9c>
		__NOP();
 80045d6:	bf00      	nop
}
 80045d8:	bf00      	nop
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	40013c00 	.word	0x40013c00

080045e0 <EXTI15_10_IRQHandler>:

//--------------b) EXTI15-10--------------
void EXTI15_10_IRQHandler(void)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI10
	if (EXTI->PR & EXTI_PR_PR10)
 80045e4:	4b2e      	ldr	r3, [pc, #184]	; (80046a0 <EXTI15_10_IRQHandler+0xc0>)
 80045e6:	695b      	ldr	r3, [r3, #20]
 80045e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d008      	beq.n	8004602 <EXTI15_10_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR10); //Limpiamos la bandera
 80045f0:	4b2b      	ldr	r3, [pc, #172]	; (80046a0 <EXTI15_10_IRQHandler+0xc0>)
 80045f2:	695b      	ldr	r3, [r3, #20]
 80045f4:	4a2a      	ldr	r2, [pc, #168]	; (80046a0 <EXTI15_10_IRQHandler+0xc0>)
 80045f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80045fa:	6153      	str	r3, [r2, #20]
		callback_extInt10();			//Ejecutamos la ISR
 80045fc:	f7ff ff00 	bl	8004400 <callback_extInt10>
	}
	else
	{
		__NOP();
	}
}
 8004600:	e04b      	b.n	800469a <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR11)
 8004602:	4b27      	ldr	r3, [pc, #156]	; (80046a0 <EXTI15_10_IRQHandler+0xc0>)
 8004604:	695b      	ldr	r3, [r3, #20]
 8004606:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800460a:	2b00      	cmp	r3, #0
 800460c:	d008      	beq.n	8004620 <EXTI15_10_IRQHandler+0x40>
		EXTI->PR |= (EXTI_PR_PR11); //Limpiamos la bandera
 800460e:	4b24      	ldr	r3, [pc, #144]	; (80046a0 <EXTI15_10_IRQHandler+0xc0>)
 8004610:	695b      	ldr	r3, [r3, #20]
 8004612:	4a23      	ldr	r2, [pc, #140]	; (80046a0 <EXTI15_10_IRQHandler+0xc0>)
 8004614:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004618:	6153      	str	r3, [r2, #20]
		callback_extInt11();			//Ejecutamos la ISR
 800461a:	f7ff fef9 	bl	8004410 <callback_extInt11>
}
 800461e:	e03c      	b.n	800469a <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR12)
 8004620:	4b1f      	ldr	r3, [pc, #124]	; (80046a0 <EXTI15_10_IRQHandler+0xc0>)
 8004622:	695b      	ldr	r3, [r3, #20]
 8004624:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004628:	2b00      	cmp	r3, #0
 800462a:	d008      	beq.n	800463e <EXTI15_10_IRQHandler+0x5e>
		EXTI->PR |= (EXTI_PR_PR12); //Limpiamos la bandera
 800462c:	4b1c      	ldr	r3, [pc, #112]	; (80046a0 <EXTI15_10_IRQHandler+0xc0>)
 800462e:	695b      	ldr	r3, [r3, #20]
 8004630:	4a1b      	ldr	r2, [pc, #108]	; (80046a0 <EXTI15_10_IRQHandler+0xc0>)
 8004632:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004636:	6153      	str	r3, [r2, #20]
		callback_extInt12();			//Ejecutamos la ISR
 8004638:	f7ff fef2 	bl	8004420 <callback_extInt12>
}
 800463c:	e02d      	b.n	800469a <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR13)
 800463e:	4b18      	ldr	r3, [pc, #96]	; (80046a0 <EXTI15_10_IRQHandler+0xc0>)
 8004640:	695b      	ldr	r3, [r3, #20]
 8004642:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d008      	beq.n	800465c <EXTI15_10_IRQHandler+0x7c>
		EXTI->PR |= (EXTI_PR_PR13); //Limpiamos la bandera
 800464a:	4b15      	ldr	r3, [pc, #84]	; (80046a0 <EXTI15_10_IRQHandler+0xc0>)
 800464c:	695b      	ldr	r3, [r3, #20]
 800464e:	4a14      	ldr	r2, [pc, #80]	; (80046a0 <EXTI15_10_IRQHandler+0xc0>)
 8004650:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004654:	6153      	str	r3, [r2, #20]
		callback_extInt13();			//Ejecutamos la ISR
 8004656:	f7ff feeb 	bl	8004430 <callback_extInt13>
}
 800465a:	e01e      	b.n	800469a <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR14)
 800465c:	4b10      	ldr	r3, [pc, #64]	; (80046a0 <EXTI15_10_IRQHandler+0xc0>)
 800465e:	695b      	ldr	r3, [r3, #20]
 8004660:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004664:	2b00      	cmp	r3, #0
 8004666:	d008      	beq.n	800467a <EXTI15_10_IRQHandler+0x9a>
		EXTI->PR |= (EXTI_PR_PR14); //Limpiamos la bandera
 8004668:	4b0d      	ldr	r3, [pc, #52]	; (80046a0 <EXTI15_10_IRQHandler+0xc0>)
 800466a:	695b      	ldr	r3, [r3, #20]
 800466c:	4a0c      	ldr	r2, [pc, #48]	; (80046a0 <EXTI15_10_IRQHandler+0xc0>)
 800466e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004672:	6153      	str	r3, [r2, #20]
		callback_extInt14();			//Ejecutamos la ISR
 8004674:	f7ff fee4 	bl	8004440 <callback_extInt14>
}
 8004678:	e00f      	b.n	800469a <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR15)
 800467a:	4b09      	ldr	r3, [pc, #36]	; (80046a0 <EXTI15_10_IRQHandler+0xc0>)
 800467c:	695b      	ldr	r3, [r3, #20]
 800467e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d008      	beq.n	8004698 <EXTI15_10_IRQHandler+0xb8>
		EXTI->PR |= (EXTI_PR_PR15); //Limpiamos la bandera
 8004686:	4b06      	ldr	r3, [pc, #24]	; (80046a0 <EXTI15_10_IRQHandler+0xc0>)
 8004688:	695b      	ldr	r3, [r3, #20]
 800468a:	4a05      	ldr	r2, [pc, #20]	; (80046a0 <EXTI15_10_IRQHandler+0xc0>)
 800468c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004690:	6153      	str	r3, [r2, #20]
		callback_extInt15();			//Ejecutamos la ISR
 8004692:	f7ff fedd 	bl	8004450 <callback_extInt15>
}
 8004696:	e000      	b.n	800469a <EXTI15_10_IRQHandler+0xba>
		__NOP();
 8004698:	bf00      	nop
}
 800469a:	bf00      	nop
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	40013c00 	.word	0x40013c00

080046a4 <GPIO_PIN_Config>:

#include <GPIOxDriver.h>

//Configuracion de los registros para un pin
void GPIO_PIN_Config(GPIO_Handler_t *configuracion, uint8_t mode, uint8_t otyper, uint8_t ospeedr,uint8_t pupdr,uint8_t af)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	4608      	mov	r0, r1
 80046ae:	4611      	mov	r1, r2
 80046b0:	461a      	mov	r2, r3
 80046b2:	4603      	mov	r3, r0
 80046b4:	70fb      	strb	r3, [r7, #3]
 80046b6:	460b      	mov	r3, r1
 80046b8:	70bb      	strb	r3, [r7, #2]
 80046ba:	4613      	mov	r3, r2
 80046bc:	707b      	strb	r3, [r7, #1]
	configuracion->GPIO_PinConfig.GPIO_PinModer       = mode; 		// = GPIO_MODE_x->IN-0, OUT-2, ALTFN-3, ANALOG-4
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	78fa      	ldrb	r2, [r7, #3]
 80046c2:	705a      	strb	r2, [r3, #1]
	configuracion->GPIO_PinConfig.GPIO_PinOTPype	  = otyper;		// = GPIO_OTYPER_x-> PUSHPULL-0, OPENDRAIN-1
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	78ba      	ldrb	r2, [r7, #2]
 80046c8:	709a      	strb	r2, [r3, #2]
	configuracion->GPIO_PinConfig.GPIO_PinSpeed	      = ospeedr;	// = GPIO_OSPEEDR_x-> LOW-0, MEDIUM-1, FAST-2, HIGH-3
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	787a      	ldrb	r2, [r7, #1]
 80046ce:	70da      	strb	r2, [r3, #3]
	configuracion->GPIO_PinConfig.GPIO_PinPUPdControl = pupdr; 		// = GPIO_PUPDR_x -> NOTHING-0, PULLUP-1, PULLDOWN-2, RESERVED-3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	7c3a      	ldrb	r2, [r7, #16]
 80046d4:	711a      	strb	r2, [r3, #4]
	configuracion->GPIO_PinConfig.GPIO_PinAltFunMode  = af;			// = AFx, 0-15
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	7d3a      	ldrb	r2, [r7, #20]
 80046da:	715a      	strb	r2, [r3, #5]
}
 80046dc:	bf00      	nop
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <GPIO_Config>:

//Activacion de la seal de reloj de un elemento en especifico

void GPIO_Config (GPIO_Handler_t *pGPIOHandler)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b085      	sub	sp, #20
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
	//variables para hacer todo paso a paso
	uint32_t auxConfig = 0;
 80046f0:	2300      	movs	r3, #0
 80046f2:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 80046f4:	2300      	movs	r3, #0
 80046f6:	60bb      	str	r3, [r7, #8]

	//----------------------1) Activamos el periferico-----------------------------

	//Verificamos para GIOPA
	if (pGPIOHandler->pGPIOx == GPIOA)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	4a88      	ldr	r2, [pc, #544]	; (8004920 <GPIO_Config+0x238>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d106      	bne.n	8004710 <GPIO_Config+0x28>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOA
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);  //(SET << RCC_AHB1ENR_GPIOA_EN);
 8004702:	4b88      	ldr	r3, [pc, #544]	; (8004924 <GPIO_Config+0x23c>)
 8004704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004706:	4a87      	ldr	r2, [pc, #540]	; (8004924 <GPIO_Config+0x23c>)
 8004708:	f043 0301 	orr.w	r3, r3, #1
 800470c:	6313      	str	r3, [r2, #48]	; 0x30
 800470e:	e03a      	b.n	8004786 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPB
	else if (pGPIOHandler->pGPIOx == GPIOB)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	4a84      	ldr	r2, [pc, #528]	; (8004928 <GPIO_Config+0x240>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d106      	bne.n	8004728 <GPIO_Config+0x40>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOBEN);  //(SET << RCC_AHB1ENR_GPIOB_EN);
 800471a:	4b82      	ldr	r3, [pc, #520]	; (8004924 <GPIO_Config+0x23c>)
 800471c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800471e:	4a81      	ldr	r2, [pc, #516]	; (8004924 <GPIO_Config+0x23c>)
 8004720:	f043 0302 	orr.w	r3, r3, #2
 8004724:	6313      	str	r3, [r2, #48]	; 0x30
 8004726:	e02e      	b.n	8004786 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPC
	else if (pGPIOHandler->pGPIOx == GPIOC)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	4a7f      	ldr	r2, [pc, #508]	; (800492c <GPIO_Config+0x244>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d106      	bne.n	8004740 <GPIO_Config+0x58>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOC
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);  //(SET << RCC_AHB1ENR_GPIOC_EN);
 8004732:	4b7c      	ldr	r3, [pc, #496]	; (8004924 <GPIO_Config+0x23c>)
 8004734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004736:	4a7b      	ldr	r2, [pc, #492]	; (8004924 <GPIO_Config+0x23c>)
 8004738:	f043 0304 	orr.w	r3, r3, #4
 800473c:	6313      	str	r3, [r2, #48]	; 0x30
 800473e:	e022      	b.n	8004786 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPD
	else if (pGPIOHandler->pGPIOx == GPIOD)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	4a7a      	ldr	r2, [pc, #488]	; (8004930 <GPIO_Config+0x248>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d106      	bne.n	8004758 <GPIO_Config+0x70>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOD
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIODEN);  //(SET << RCC_AHB1ENR_GPIOD_EN);
 800474a:	4b76      	ldr	r3, [pc, #472]	; (8004924 <GPIO_Config+0x23c>)
 800474c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800474e:	4a75      	ldr	r2, [pc, #468]	; (8004924 <GPIO_Config+0x23c>)
 8004750:	f043 0308 	orr.w	r3, r3, #8
 8004754:	6313      	str	r3, [r2, #48]	; 0x30
 8004756:	e016      	b.n	8004786 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPE
	else if (pGPIOHandler->pGPIOx == GPIOE)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	4a75      	ldr	r2, [pc, #468]	; (8004934 <GPIO_Config+0x24c>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d106      	bne.n	8004770 <GPIO_Config+0x88>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOE
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOEEN);  //(SET << RCC_AHB1ENR_GPIOE_EN);
 8004762:	4b70      	ldr	r3, [pc, #448]	; (8004924 <GPIO_Config+0x23c>)
 8004764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004766:	4a6f      	ldr	r2, [pc, #444]	; (8004924 <GPIO_Config+0x23c>)
 8004768:	f043 0310 	orr.w	r3, r3, #16
 800476c:	6313      	str	r3, [r2, #48]	; 0x30
 800476e:	e00a      	b.n	8004786 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPH
	else if (pGPIOHandler->pGPIOx == GPIOH)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	4a70      	ldr	r2, [pc, #448]	; (8004938 <GPIO_Config+0x250>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d105      	bne.n	8004786 <GPIO_Config+0x9e>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOH
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOHEN);  //(SET << RCC_AHB1ENR_GPIOH_EN);
 800477a:	4b6a      	ldr	r3, [pc, #424]	; (8004924 <GPIO_Config+0x23c>)
 800477c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800477e:	4a69      	ldr	r2, [pc, #420]	; (8004924 <GPIO_Config+0x23c>)
 8004780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004784:	6313      	str	r3, [r2, #48]	; 0x30

	//----------------2) Configurando el registro GPIOx_MODER----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces  el pinModer
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinModer << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	785b      	ldrb	r3, [r3, #1]
 800478a:	461a      	mov	r2, r3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	005b      	lsls	r3, r3, #1
 8004792:	fa02 f303 	lsl.w	r3, r2, r3
 8004796:	60fb      	str	r3, [r7, #12]

	//Cargamos auxConfig en el registro MODER
	pGPIOHandler->pGPIOx->MODER &= ~(0b11 << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	781b      	ldrb	r3, [r3, #0]
 80047a2:	005b      	lsls	r3, r3, #1
 80047a4:	2103      	movs	r1, #3
 80047a6:	fa01 f303 	lsl.w	r3, r1, r3
 80047aa:	43db      	mvns	r3, r3
 80047ac:	4619      	mov	r1, r3
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	400a      	ands	r2, r1
 80047b4:	601a      	str	r2, [r3, #0]
	pGPIOHandler->pGPIOx->MODER |= auxConfig;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	6819      	ldr	r1, [r3, #0]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	68fa      	ldr	r2, [r7, #12]
 80047c2:	430a      	orrs	r2, r1
 80047c4:	601a      	str	r2, [r3, #0]

	//----------------3) Configurando el registro GPIOx_OTYPER----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces el pinOTPype
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinOTPype << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	789b      	ldrb	r3, [r3, #2]
 80047ca:	461a      	mov	r2, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	fa02 f303 	lsl.w	r3, r2, r3
 80047d4:	60fb      	str	r3, [r7, #12]

	//Cargamos  auxConfig en el registro OTYPER
	pGPIOHandler->pGPIOx->OTYPER &= ~(SET << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	685a      	ldr	r2, [r3, #4]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	781b      	ldrb	r3, [r3, #0]
 80047e0:	4619      	mov	r1, r3
 80047e2:	2301      	movs	r3, #1
 80047e4:	408b      	lsls	r3, r1
 80047e6:	43db      	mvns	r3, r3
 80047e8:	4619      	mov	r1, r3
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	400a      	ands	r2, r1
 80047f0:	605a      	str	r2, [r3, #4]
	pGPIOHandler->pGPIOx->OTYPER |= auxConfig;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	6859      	ldr	r1, [r3, #4]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	68fa      	ldr	r2, [r7, #12]
 80047fe:	430a      	orrs	r2, r1
 8004800:	605a      	str	r2, [r3, #4]

	//----------------4) Configurando el registro GPIOx_OSPEEDR----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces el pinSpeed
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	78db      	ldrb	r3, [r3, #3]
 8004806:	461a      	mov	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	005b      	lsls	r3, r3, #1
 800480e:	fa02 f303 	lsl.w	r3, r2, r3
 8004812:	60fb      	str	r3, [r7, #12]

	//Cargamos  auxConfig en el registro OSPEEDR
	pGPIOHandler->pGPIOx->OSPEEDR &= ~(0b11 << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	689a      	ldr	r2, [r3, #8]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	781b      	ldrb	r3, [r3, #0]
 800481e:	005b      	lsls	r3, r3, #1
 8004820:	2103      	movs	r1, #3
 8004822:	fa01 f303 	lsl.w	r3, r1, r3
 8004826:	43db      	mvns	r3, r3
 8004828:	4619      	mov	r1, r3
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	400a      	ands	r2, r1
 8004830:	609a      	str	r2, [r3, #8]
	pGPIOHandler->pGPIOx->OSPEEDR |= auxConfig;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	6899      	ldr	r1, [r3, #8]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	68fa      	ldr	r2, [r7, #12]
 800483e:	430a      	orrs	r2, r1
 8004840:	609a      	str	r2, [r3, #8]

	//----------------5) Configurando el registro GPIOx_PUPDR----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces el pinSpeed
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinPUPdControl << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	791b      	ldrb	r3, [r3, #4]
 8004846:	461a      	mov	r2, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	005b      	lsls	r3, r3, #1
 800484e:	fa02 f303 	lsl.w	r3, r2, r3
 8004852:	60fb      	str	r3, [r7, #12]

	//Cargamos  auxConfig en el registro PUPDR
	pGPIOHandler->pGPIOx->PUPDR &= ~(0b11 << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	68da      	ldr	r2, [r3, #12]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	005b      	lsls	r3, r3, #1
 8004860:	2103      	movs	r1, #3
 8004862:	fa01 f303 	lsl.w	r3, r1, r3
 8004866:	43db      	mvns	r3, r3
 8004868:	4619      	mov	r1, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	400a      	ands	r2, r1
 8004870:	60da      	str	r2, [r3, #12]
	pGPIOHandler->pGPIOx->PUPDR|= auxConfig;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	68d9      	ldr	r1, [r3, #12]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	68fa      	ldr	r2, [r7, #12]
 800487e:	430a      	orrs	r2, r1
 8004880:	60da      	str	r2, [r3, #12]

	//---------------- MODER: Configurando funciones alternativas----------------------

	//si el Modo de configuracion escogido es GPIO_MODE_ALTFN, entonces activamos el AF
	if(pGPIOHandler->GPIO_PinConfig.GPIO_PinModer == GPIO_MODE_ALTFN)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	785b      	ldrb	r3, [r3, #1]
 8004886:	2b02      	cmp	r3, #2
 8004888:	d143      	bne.n	8004912 <GPIO_Config+0x22a>
	{
		//Para los pines 0 a 8 escogemos el AFRL
		if (pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber < 8)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	781b      	ldrb	r3, [r3, #0]
 800488e:	2b07      	cmp	r3, #7
 8004890:	d81f      	bhi.n	80048d2 <GPIO_Config+0x1ea>
		{
			auxPosition = 4*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	60bb      	str	r3, [r7, #8]

			//Cargamos auxPosition en el registro AFRL
			pGPIOHandler->pGPIOx->AFR[0] &= ~(0b1111 << auxPosition);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	6a1a      	ldr	r2, [r3, #32]
 80048a0:	210f      	movs	r1, #15
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	fa01 f303 	lsl.w	r3, r1, r3
 80048a8:	43db      	mvns	r3, r3
 80048aa:	4619      	mov	r1, r3
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	400a      	ands	r2, r1
 80048b2:	621a      	str	r2, [r3, #32]
			pGPIOHandler->pGPIOx->AFR[0] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	6a1a      	ldr	r2, [r3, #32]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	795b      	ldrb	r3, [r3, #5]
 80048be:	4619      	mov	r1, r3
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	fa01 f303 	lsl.w	r3, r1, r3
 80048c6:	4619      	mov	r1, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	430a      	orrs	r2, r1
 80048ce:	621a      	str	r2, [r3, #32]
			//Cargamos auxPosition en el registro AFRL
			pGPIOHandler->pGPIOx->AFR[1] &= ~(0b1111 << auxPosition);
			pGPIOHandler->pGPIOx->AFR[1] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
		}
	}
}
 80048d0:	e01f      	b.n	8004912 <GPIO_Config+0x22a>
			auxPosition = 4*(pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber-8);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	781b      	ldrb	r3, [r3, #0]
 80048d6:	3b08      	subs	r3, #8
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	60bb      	str	r3, [r7, #8]
			pGPIOHandler->pGPIOx->AFR[1] &= ~(0b1111 << auxPosition);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048e2:	210f      	movs	r1, #15
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	fa01 f303 	lsl.w	r3, r1, r3
 80048ea:	43db      	mvns	r3, r3
 80048ec:	4619      	mov	r1, r3
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	400a      	ands	r2, r1
 80048f4:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandler->pGPIOx->AFR[1] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	795b      	ldrb	r3, [r3, #5]
 8004900:	4619      	mov	r1, r3
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	fa01 f303 	lsl.w	r3, r1, r3
 8004908:	4619      	mov	r1, r3
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	430a      	orrs	r2, r1
 8004910:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004912:	bf00      	nop
 8004914:	3714      	adds	r7, #20
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr
 800491e:	bf00      	nop
 8004920:	40020000 	.word	0x40020000
 8004924:	40023800 	.word	0x40023800
 8004928:	40020400 	.word	0x40020400
 800492c:	40020800 	.word	0x40020800
 8004930:	40020c00 	.word	0x40020c00
 8004934:	40021000 	.word	0x40021000
 8004938:	40021c00 	.word	0x40021c00

0800493c <GPIO_writePin>:

//---------------- MODER: Configurando Output: Registro BSRR----------------------

void GPIO_writePin (GPIO_Handler_t *pPinHandler, uint8_t newState)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	460b      	mov	r3, r1
 8004946:	70fb      	strb	r3, [r7, #3]
	//Limpiamos la posicion que deseamos
	//pPinHandler->pGPIOx->ODR &= ~(SET << pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
	if (newState == SET)
 8004948:	78fb      	ldrb	r3, [r7, #3]
 800494a:	2b01      	cmp	r3, #1
 800494c:	d10d      	bne.n	800496a <GPIO_writePin+0x2e>
	{
		//Trabajamos con la parte baja del registro
		pPinHandler->pGPIOx->BSRR |= (SET<<pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	699a      	ldr	r2, [r3, #24]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	781b      	ldrb	r3, [r3, #0]
 8004958:	4619      	mov	r1, r3
 800495a:	2301      	movs	r3, #1
 800495c:	408b      	lsls	r3, r1
 800495e:	4619      	mov	r1, r3
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	430a      	orrs	r2, r1
 8004966:	619a      	str	r2, [r3, #24]
	else
	{
		//Trabajamos con la parte alta del registro
		pPinHandler->pGPIOx->BSRR |= (SET<<(pPinHandler->GPIO_PinConfig.GPIO_PinNumber+16));
	}
}
 8004968:	e00d      	b.n	8004986 <GPIO_writePin+0x4a>
		pPinHandler->pGPIOx->BSRR |= (SET<<(pPinHandler->GPIO_PinConfig.GPIO_PinNumber+16));
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	699a      	ldr	r2, [r3, #24]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	781b      	ldrb	r3, [r3, #0]
 8004974:	3310      	adds	r3, #16
 8004976:	2101      	movs	r1, #1
 8004978:	fa01 f303 	lsl.w	r3, r1, r3
 800497c:	4619      	mov	r1, r3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	430a      	orrs	r2, r1
 8004984:	619a      	str	r2, [r3, #24]
}
 8004986:	bf00      	nop
 8004988:	370c      	adds	r7, #12
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr

08004992 <GPIOxTooglePin>:
}


//---------------- Toogle ---------------------
void GPIOxTooglePin(GPIO_Handler_t *pPinHandler)
{
 8004992:	b480      	push	{r7}
 8004994:	b083      	sub	sp, #12
 8004996:	af00      	add	r7, sp, #0
 8004998:	6078      	str	r0, [r7, #4]
	pPinHandler->pGPIOx->ODR  ^= (SET << pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	695a      	ldr	r2, [r3, #20]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	781b      	ldrb	r3, [r3, #0]
 80049a4:	4619      	mov	r1, r3
 80049a6:	2301      	movs	r3, #1
 80049a8:	408b      	lsls	r3, r1
 80049aa:	4619      	mov	r1, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	404a      	eors	r2, r1
 80049b2:	615a      	str	r2, [r3, #20]
}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <i2c_Config>:
 * Recordar de configurar los pines GPIOx por medio de las funciones alternativas,
 * Ademas de configurar dichos pines como open_drain
 */

void i2c_Config(I2C_Handler_t *ptrHandlerI2C)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
	uint8_t clockAPB1 = getClockAPB1();     //Variable que guarda la velocidad de reloj entregada al bus APB1
 80049c8:	f000 fa9c 	bl	8004f04 <getClockAPB1>
 80049cc:	4603      	mov	r3, r0
 80049ce:	73fb      	strb	r3, [r7, #15]

	//---------------------------------1) Activamos el periferico------------------------------------------
	//Registro: APB1ENR

	if(ptrHandlerI2C->prtI2Cx == I2C1)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a60      	ldr	r2, [pc, #384]	; (8004b58 <i2c_Config+0x198>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d106      	bne.n	80049e8 <i2c_Config+0x28>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 80049da:	4b60      	ldr	r3, [pc, #384]	; (8004b5c <i2c_Config+0x19c>)
 80049dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049de:	4a5f      	ldr	r2, [pc, #380]	; (8004b5c <i2c_Config+0x19c>)
 80049e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80049e4:	6413      	str	r3, [r2, #64]	; 0x40
 80049e6:	e016      	b.n	8004a16 <i2c_Config+0x56>
	}
	else if(ptrHandlerI2C->prtI2Cx == I2C2)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a5c      	ldr	r2, [pc, #368]	; (8004b60 <i2c_Config+0x1a0>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d106      	bne.n	8004a00 <i2c_Config+0x40>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
 80049f2:	4b5a      	ldr	r3, [pc, #360]	; (8004b5c <i2c_Config+0x19c>)
 80049f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f6:	4a59      	ldr	r2, [pc, #356]	; (8004b5c <i2c_Config+0x19c>)
 80049f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80049fc:	6413      	str	r3, [r2, #64]	; 0x40
 80049fe:	e00a      	b.n	8004a16 <i2c_Config+0x56>
	}
	else if(ptrHandlerI2C->prtI2Cx == I2C3)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a57      	ldr	r2, [pc, #348]	; (8004b64 <i2c_Config+0x1a4>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d105      	bne.n	8004a16 <i2c_Config+0x56>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_I2C3EN;
 8004a0a:	4b54      	ldr	r3, [pc, #336]	; (8004b5c <i2c_Config+0x19c>)
 8004a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0e:	4a53      	ldr	r2, [pc, #332]	; (8004b5c <i2c_Config+0x19c>)
 8004a10:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004a14:	6413      	str	r3, [r2, #64]	; 0x40
	}

	//---------------------------------2) Reiniciamos el periferico------------------------------------------
	//Registro: CR1

	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_SWRST;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a24:	601a      	str	r2, [r3, #0]
	__NOP();
 8004a26:	bf00      	nop
	ptrHandlerI2C->prtI2Cx->CR1 &= ~I2C_CR1_SWRST;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a36:	601a      	str	r2, [r3, #0]

	//-----------------------------------3) Valor del reloj principal------------------------------------------
	//Registro: CR2

	ptrHandlerI2C->prtI2Cx->CR2 &= ~(0b111111<<I2C_CR2_FREQ_Pos);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	685a      	ldr	r2, [r3, #4]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8004a46:	605a      	str	r2, [r3, #4]
	ptrHandlerI2C->prtI2Cx->CR2 |= (clockAPB1<<I2C_CR2_FREQ_Pos);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	6859      	ldr	r1, [r3, #4]
 8004a4e:	7bfa      	ldrb	r2, [r7, #15]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	430a      	orrs	r2, r1
 8004a56:	605a      	str	r2, [r3, #4]
	//-------------------------------------4) Configuracion del I2C------------------------------------------
	//Registro: CCR
	//Registro: TRISE

	//Variables que almacenan el respectivo valor a cargar en los registros CRR y Trise
	uint16_t valueCRR = 0;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	81bb      	strh	r3, [r7, #12]
	uint8_t valueTrise = 0;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	72fb      	strb	r3, [r7, #11]

	//definimos inicialmente los registro en 0
	ptrHandlerI2C->prtI2Cx->CCR = 0;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	2200      	movs	r2, #0
 8004a66:	61da      	str	r2, [r3, #28]
	ptrHandlerI2C->prtI2Cx->TRISE = 0;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	621a      	str	r2, [r3, #32]

	//Configuramos el I2C deacuerdo al modo selsecionado
	if(ptrHandlerI2C->modeI2C == I2C_MODE_SM)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	795b      	ldrb	r3, [r3, #5]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d121      	bne.n	8004abc <i2c_Config+0xfc>
	{
		//Seleccionamos el modo estandar
		ptrHandlerI2C->prtI2Cx->CCR &= ~I2C_CCR_FS;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	69da      	ldr	r2, [r3, #28]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a86:	61da      	str	r2, [r3, #28]

		//Definimos la seal de reloj
		valueCRR = (5000*clockAPB1)/1000;
 8004a88:	7bfb      	ldrb	r3, [r7, #15]
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	461a      	mov	r2, r3
 8004a8e:	0092      	lsls	r2, r2, #2
 8004a90:	4413      	add	r3, r2
 8004a92:	81bb      	strh	r3, [r7, #12]
		ptrHandlerI2C->prtI2Cx->CCR |= (valueCRR<<I2C_CCR_CCR_Pos);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	69d9      	ldr	r1, [r3, #28]
 8004a9a:	89ba      	ldrh	r2, [r7, #12]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	430a      	orrs	r2, r1
 8004aa2:	61da      	str	r2, [r3, #28]

		//Definimos el tiempo maximo en el T-RIse
		valueTrise = ((1000*clockAPB1)/1000)+1;
 8004aa4:	7bfb      	ldrb	r3, [r7, #15]
 8004aa6:	3301      	adds	r3, #1
 8004aa8:	72fb      	strb	r3, [r7, #11]
		ptrHandlerI2C->prtI2Cx->TRISE |= valueTrise;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	6a19      	ldr	r1, [r3, #32]
 8004ab0:	7afa      	ldrb	r2, [r7, #11]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	621a      	str	r2, [r3, #32]
 8004aba:	e039      	b.n	8004b30 <i2c_Config+0x170>
	}
	else
	{
		//Seleccionamos el modo Fast
		ptrHandlerI2C->prtI2Cx->CCR &= ~I2C_CCR_FS;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	69da      	ldr	r2, [r3, #28]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004aca:	61da      	str	r2, [r3, #28]
		ptrHandlerI2C->prtI2Cx->CCR |= I2C_CCR_FS;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	69da      	ldr	r2, [r3, #28]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ada:	61da      	str	r2, [r3, #28]

		//Definimos la seal de reloj
		valueCRR = (2500*clockAPB1)/3000;
 8004adc:	7bfb      	ldrb	r3, [r7, #15]
 8004ade:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8004ae2:	fb02 f303 	mul.w	r3, r2, r3
 8004ae6:	4a20      	ldr	r2, [pc, #128]	; (8004b68 <i2c_Config+0x1a8>)
 8004ae8:	fb82 1203 	smull	r1, r2, r2, r3
 8004aec:	1192      	asrs	r2, r2, #6
 8004aee:	17db      	asrs	r3, r3, #31
 8004af0:	1ad3      	subs	r3, r2, r3
 8004af2:	81bb      	strh	r3, [r7, #12]
		ptrHandlerI2C->prtI2Cx->CCR |= (valueCRR<<I2C_CCR_CCR_Pos);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	69d9      	ldr	r1, [r3, #28]
 8004afa:	89ba      	ldrh	r2, [r7, #12]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	430a      	orrs	r2, r1
 8004b02:	61da      	str	r2, [r3, #28]

		//Definimos el tiempo maximo en el T-RIse
		valueTrise = ((300*clockAPB1)/1000)+1;
 8004b04:	7bfb      	ldrb	r3, [r7, #15]
 8004b06:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004b0a:	fb02 f303 	mul.w	r3, r2, r3
 8004b0e:	4a17      	ldr	r2, [pc, #92]	; (8004b6c <i2c_Config+0x1ac>)
 8004b10:	fb82 1203 	smull	r1, r2, r2, r3
 8004b14:	1192      	asrs	r2, r2, #6
 8004b16:	17db      	asrs	r3, r3, #31
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	3301      	adds	r3, #1
 8004b1e:	72fb      	strb	r3, [r7, #11]
		ptrHandlerI2C->prtI2Cx->TRISE |= valueTrise;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	6a19      	ldr	r1, [r3, #32]
 8004b26:	7afa      	ldrb	r2, [r7, #11]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	430a      	orrs	r2, r1
 8004b2e:	621a      	str	r2, [r3, #32]
	}

	//-----------------------------------5) Activamos el modulo I2C------------------------------------------
	//Registro: CR1

	ptrHandlerI2C->prtI2Cx->CR1 &= ~I2C_CR1_PE;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f022 0201 	bic.w	r2, r2, #1
 8004b3e:	601a      	str	r2, [r3, #0]
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_PE;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f042 0201 	orr.w	r2, r2, #1
 8004b4e:	601a      	str	r2, [r3, #0]
}
 8004b50:	bf00      	nop
 8004b52:	3710      	adds	r7, #16
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	40005400 	.word	0x40005400
 8004b5c:	40023800 	.word	0x40023800
 8004b60:	40005800 	.word	0x40005800
 8004b64:	40005c00 	.word	0x40005c00
 8004b68:	057619f1 	.word	0x057619f1
 8004b6c:	10624dd3 	.word	0x10624dd3

08004b70 <i2c_StartTrasaction>:

//----------------------------------------Funciones para la Transaccion----------------------------------------
//Funcion para empezar la Transaccion
void i2c_StartTrasaction(I2C_Handler_t *ptrHandlerI2C)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
	/*verificamos que la linea no esta ocupada
	 * bit "busy" en I2C
	 */
	while (ptrHandlerI2C->prtI2Cx->SR2 & I2C_SR2_BUSY)
 8004b78:	e000      	b.n	8004b7c <i2c_StartTrasaction+0xc>
	{
		__NOP();
 8004b7a:	bf00      	nop
	while (ptrHandlerI2C->prtI2Cx->SR2 & I2C_SR2_BUSY)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	699b      	ldr	r3, [r3, #24]
 8004b82:	f003 0302 	and.w	r3, r3, #2
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d1f7      	bne.n	8004b7a <i2c_StartTrasaction+0xa>
	}
	//Generamos un Start bit
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_START;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b98:	601a      	str	r2, [r3, #0]
	//Esperamos a que la bandera "SB" del evento "Start" se levante
	//Se limpia la bandera "SB" leyendo SR1->escribiendo en DR
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8004b9a:	e000      	b.n	8004b9e <i2c_StartTrasaction+0x2e>
	{
		__NOP();
 8004b9c:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	695b      	ldr	r3, [r3, #20]
 8004ba4:	f003 0301 	and.w	r3, r3, #1
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d0f7      	beq.n	8004b9c <i2c_StartTrasaction+0x2c>
	}
}
 8004bac:	bf00      	nop
 8004bae:	bf00      	nop
 8004bb0:	370c      	adds	r7, #12
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr

08004bba <i2c_ReStartTrasaction>:

//Generar de nuevo una seal para empazar la Transaccion
void i2c_ReStartTrasaction(I2C_Handler_t *ptrHandlerI2C)
{
 8004bba:	b480      	push	{r7}
 8004bbc:	b083      	sub	sp, #12
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	6078      	str	r0, [r7, #4]
	//Generamos un Start bit
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_START;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bd0:	601a      	str	r2, [r3, #0]
	//Esperamos a que la bandera "SB" del evento "Start" se levante
	//Se limpia la bandera "SB" leyendo SR1->escribiendo en DR
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8004bd2:	e000      	b.n	8004bd6 <i2c_ReStartTrasaction+0x1c>
	{
		__NOP();
 8004bd4:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	695b      	ldr	r3, [r3, #20]
 8004bdc:	f003 0301 	and.w	r3, r3, #1
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d0f7      	beq.n	8004bd4 <i2c_ReStartTrasaction+0x1a>
	}
}
 8004be4:	bf00      	nop
 8004be6:	bf00      	nop
 8004be8:	370c      	adds	r7, #12
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr

08004bf2 <i2c_SendSlaveAddressRW>:

//Funcion para enviar la direcion de Slave ademas de definir la lectura o escritura del Sclave
void i2c_SendSlaveAddressRW(I2C_Handler_t *ptrHandlerI2C, uint8_t slaveAddress, uint8_t readOrWrite)
{
 8004bf2:	b480      	push	{r7}
 8004bf4:	b085      	sub	sp, #20
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
 8004bfa:	460b      	mov	r3, r1
 8004bfc:	70fb      	strb	r3, [r7, #3]
 8004bfe:	4613      	mov	r3, r2
 8004c00:	70bb      	strb	r3, [r7, #2]
	//Definimos una variable auxiliar
	uint8_t auxByte = 0;
 8004c02:	2300      	movs	r3, #0
 8004c04:	73fb      	strb	r3, [r7, #15]
	(void) auxByte;

	//Cargamos la direccion del Sclave, ademas cargamos el bit de lectura o escritura
	ptrHandlerI2C->prtI2Cx->DR = (slaveAddress<<1) | readOrWrite;
 8004c06:	78fb      	ldrb	r3, [r7, #3]
 8004c08:	005a      	lsls	r2, r3, #1
 8004c0a:	78bb      	ldrb	r3, [r7, #2]
 8004c0c:	431a      	orrs	r2, r3
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	611a      	str	r2, [r3, #16]
	//Esperamos a que la bandera "ADDR" del evento "Address" se levante
	//Se limpia la bandera "ADDR" leyendo SR1->leyendo en SR2
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_ADDR))
 8004c14:	e000      	b.n	8004c18 <i2c_SendSlaveAddressRW+0x26>
	{
		__NOP();
 8004c16:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_ADDR))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	695b      	ldr	r3, [r3, #20]
 8004c1e:	f003 0302 	and.w	r3, r3, #2
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d0f7      	beq.n	8004c16 <i2c_SendSlaveAddressRW+0x24>
	}
	//Se limpia la bandera "ADDR"
	auxByte = ptrHandlerI2C->prtI2Cx->SR1;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	695b      	ldr	r3, [r3, #20]
 8004c2c:	73fb      	strb	r3, [r7, #15]
	auxByte = ptrHandlerI2C->prtI2Cx->SR2;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	699b      	ldr	r3, [r3, #24]
 8004c34:	73fb      	strb	r3, [r7, #15]
}
 8004c36:	bf00      	nop
 8004c38:	3714      	adds	r7, #20
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr

08004c42 <i2c_SendMemoryAddress>:

//Enviamos la direccion de memoria que deseamos leer o escribir
void i2c_SendMemoryAddress(I2C_Handler_t *ptrHandlerI2C, uint8_t memAddr)
{
 8004c42:	b480      	push	{r7}
 8004c44:	b083      	sub	sp, #12
 8004c46:	af00      	add	r7, sp, #0
 8004c48:	6078      	str	r0, [r7, #4]
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	70fb      	strb	r3, [r7, #3]
	//Enviamos la direccion de memoria que desamos leer
	ptrHandlerI2C->prtI2Cx->DR = memAddr;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	78fa      	ldrb	r2, [r7, #3]
 8004c54:	611a      	str	r2, [r3, #16]
	//Esperamos a que la bandera "TXE" del evento "Data1" se levante
	//Se limpia la bandera "TxE" y "BTF" con la condicion Stop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_TXE))
 8004c56:	e000      	b.n	8004c5a <i2c_SendMemoryAddress+0x18>
	{
		__NOP();
 8004c58:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_TXE))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	695b      	ldr	r3, [r3, #20]
 8004c60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d0f7      	beq.n	8004c58 <i2c_SendMemoryAddress+0x16>
	}
}
 8004c68:	bf00      	nop
 8004c6a:	bf00      	nop
 8004c6c:	370c      	adds	r7, #12
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr

08004c76 <i2c_SendDataByte>:

//Escritura de datos
void i2c_SendDataByte(I2C_Handler_t *ptrHandlerI2C, uint8_t dataToWrite)
{
 8004c76:	b480      	push	{r7}
 8004c78:	b083      	sub	sp, #12
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
 8004c7e:	460b      	mov	r3, r1
 8004c80:	70fb      	strb	r3, [r7, #3]
	//Cargamos el valor que desasmos escribir
	ptrHandlerI2C->prtI2Cx->DR = dataToWrite;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	78fa      	ldrb	r2, [r7, #3]
 8004c88:	611a      	str	r2, [r3, #16]
	//Esperamos a que la bandera "BTF" del evento "Transmision" se levante
	//Se limpia la bandera "TxE" y "BTF" con la condicion Stop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_BTF))
 8004c8a:	e000      	b.n	8004c8e <i2c_SendDataByte+0x18>
	{
		__NOP();
 8004c8c:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_BTF))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	f003 0304 	and.w	r3, r3, #4
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d0f7      	beq.n	8004c8c <i2c_SendDataByte+0x16>
	}
}
 8004c9c:	bf00      	nop
 8004c9e:	bf00      	nop
 8004ca0:	370c      	adds	r7, #12
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr

08004caa <i2c_ReadDataByte>:

//Lectura de datos
uint8_t i2c_ReadDataByte(I2C_Handler_t *ptrHandlerI2C)
{
 8004caa:	b480      	push	{r7}
 8004cac:	b083      	sub	sp, #12
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	6078      	str	r0, [r7, #4]
	//Esperamos a que la bandera "RxNE" del evento "Recepcion" se levante
	//Se limpia la bandera "RxNE" leyendo el registro DR
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_RXNE))
 8004cb2:	e000      	b.n	8004cb6 <i2c_ReadDataByte+0xc>
	{
		__NOP();
 8004cb4:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_RXNE))
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	695b      	ldr	r3, [r3, #20]
 8004cbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d0f7      	beq.n	8004cb4 <i2c_ReadDataByte+0xa>
	}
	//guardamos los datos recibimos
	ptrHandlerI2C->dataI2C = ptrHandlerI2C->prtI2Cx->DR;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	691b      	ldr	r3, [r3, #16]
 8004cca:	b2da      	uxtb	r2, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	719a      	strb	r2, [r3, #6]
	return ptrHandlerI2C->dataI2C ;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	799b      	ldrb	r3, [r3, #6]
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	370c      	adds	r7, #12
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr

08004ce0 <i2c_SendNoAck>:

//Funcion para activar la indicaicon de NoACK(indicacion para el Sclave de terminar la transmision de datos)
void i2c_SendNoAck(I2C_Handler_t *ptrHandlerI2C)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
	//Esribimos cero en el bit Ack del registro CR1
	ptrHandlerI2C->prtI2Cx->CR1 &= ~I2C_CR1_ACK;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cf6:	601a      	str	r2, [r3, #0]

}
 8004cf8:	bf00      	nop
 8004cfa:	370c      	adds	r7, #12
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr

08004d04 <i2c_StopTrasaction>:
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_ACK;
}

//Funcion para generar el Stop bit
void i2c_StopTrasaction(I2C_Handler_t *ptrHandlerI2C)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b083      	sub	sp, #12
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_STOP;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d1a:	601a      	str	r2, [r3, #0]
}
 8004d1c:	bf00      	nop
 8004d1e:	370c      	adds	r7, #12
 8004d20:	46bd      	mov	sp, r7
 8004d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d26:	4770      	bx	lr

08004d28 <i2c_ReadSingleRegister>:

//------------------------------------Funciones para la comunicacion por I2C----------------------------------------

uint8_t i2c_ReadSingleRegister(I2C_Handler_t *ptrHandlerI2C, uint8_t regToRead)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	460b      	mov	r3, r1
 8004d32:	70fb      	strb	r3, [r7, #3]
	//0. Creacion de una variable auxiliara para recibir el dato leido
	uint8_t auxRead = 0;
 8004d34:	2300      	movs	r3, #0
 8004d36:	73fb      	strb	r3, [r7, #15]
	//1. Generacion de Start bit
	i2c_StartTrasaction(ptrHandlerI2C);
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f7ff ff19 	bl	8004b70 <i2c_StartTrasaction>
	//2. Enviamos la direccion del Sclavo e indicamos que se desea escribir el Sclave
	i2c_SendSlaveAddressRW(ptrHandlerI2C, ptrHandlerI2C->slaveAddress, I2C_WRITE_DATA);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	791b      	ldrb	r3, [r3, #4]
 8004d42:	2200      	movs	r2, #0
 8004d44:	4619      	mov	r1, r3
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f7ff ff53 	bl	8004bf2 <i2c_SendSlaveAddressRW>
	//3. Enviamos la direccion de memoria que deseamos leer
	i2c_SendMemoryAddress(ptrHandlerI2C, regToRead);
 8004d4c:	78fb      	ldrb	r3, [r7, #3]
 8004d4e:	4619      	mov	r1, r3
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f7ff ff76 	bl	8004c42 <i2c_SendMemoryAddress>
	//4. Creamos una condicion de re start
	i2c_ReStartTrasaction(ptrHandlerI2C);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f7ff ff2f 	bl	8004bba <i2c_ReStartTrasaction>
	//5. Enviamos la direccion del Sclavo e indicamos que se desea leer el Sclave
	i2c_SendSlaveAddressRW(ptrHandlerI2C, ptrHandlerI2C->slaveAddress, I2C_READ_DATA);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	791b      	ldrb	r3, [r3, #4]
 8004d60:	2201      	movs	r2, #1
 8004d62:	4619      	mov	r1, r3
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	f7ff ff44 	bl	8004bf2 <i2c_SendSlaveAddressRW>
	//6. Leemos el dato que envia el Sclavo
	auxRead = i2c_ReadDataByte(ptrHandlerI2C);
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f7ff ff9d 	bl	8004caa <i2c_ReadDataByte>
 8004d70:	4603      	mov	r3, r0
 8004d72:	73fb      	strb	r3, [r7, #15]
	//7. Generamso la condicio de NoAck
	i2c_SendNoAck(ptrHandlerI2C);
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f7ff ffb3 	bl	8004ce0 <i2c_SendNoAck>
	//8. Generamos la condicion de Stop
	i2c_StopTrasaction(ptrHandlerI2C);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f7ff ffc2 	bl	8004d04 <i2c_StopTrasaction>

	return auxRead;
 8004d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3710      	adds	r7, #16
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}

08004d8a <i2c_WriteSingleRegister>:

void i2c_WriteSingleRegister(I2C_Handler_t *ptrHandlerI2C, uint8_t regToRead, uint8_t newValue)
{
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b082      	sub	sp, #8
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
 8004d92:	460b      	mov	r3, r1
 8004d94:	70fb      	strb	r3, [r7, #3]
 8004d96:	4613      	mov	r3, r2
 8004d98:	70bb      	strb	r3, [r7, #2]
	//1. Generacion de Start bit
	i2c_StartTrasaction(ptrHandlerI2C);
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f7ff fee8 	bl	8004b70 <i2c_StartTrasaction>
	//2. Enviamos la direccion del Sclavo e indicamos que se desea escribir el Sclave
	i2c_SendSlaveAddressRW(ptrHandlerI2C, ptrHandlerI2C->slaveAddress, I2C_WRITE_DATA);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	791b      	ldrb	r3, [r3, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	4619      	mov	r1, r3
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f7ff ff22 	bl	8004bf2 <i2c_SendSlaveAddressRW>
	//3. Enviamos la direccion de memoria que deseamos escribir
	i2c_SendMemoryAddress(ptrHandlerI2C, regToRead);
 8004dae:	78fb      	ldrb	r3, [r7, #3]
 8004db0:	4619      	mov	r1, r3
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f7ff ff45 	bl	8004c42 <i2c_SendMemoryAddress>
	//4. Enviamos el dato que se desea escribir en el Sclave
	i2c_SendDataByte(ptrHandlerI2C, newValue);
 8004db8:	78bb      	ldrb	r3, [r7, #2]
 8004dba:	4619      	mov	r1, r3
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f7ff ff5a 	bl	8004c76 <i2c_SendDataByte>
	//5. Generamos la condicion de Stop
	i2c_StopTrasaction(ptrHandlerI2C);
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f7ff ff9e 	bl	8004d04 <i2c_StopTrasaction>
}
 8004dc8:	bf00      	nop
 8004dca:	3708      	adds	r7, #8
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}

08004dd0 <configPLL>:
#include <PLLDriver.h>

uint8_t auxValue = 0;

void configPLL(uint8_t clockSpeed)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b083      	sub	sp, #12
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	71fb      	strb	r3, [r7, #7]
	//Guardamos en una variable auxiliar la velocidad del reloj
	auxValue = clockSpeed;
 8004dda:	4a39      	ldr	r2, [pc, #228]	; (8004ec0 <configPLL+0xf0>)
 8004ddc:	79fb      	ldrb	r3, [r7, #7]
 8004dde:	7013      	strb	r3, [r2, #0]
	//Registro: CFGR

	/*El limite de la fuente de reloj para el bus APB1 es 50 Mhz, por tanto si la velocidad de reloj
	 * especificada es mayor a dicho se activa un preescaler de 4 para dicho bus
	*/
	if(clockSpeed<50)
 8004de0:	79fb      	ldrb	r3, [r7, #7]
 8004de2:	2b31      	cmp	r3, #49	; 0x31
 8004de4:	d804      	bhi.n	8004df0 <configPLL+0x20>
	{
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 8004de6:	4b37      	ldr	r3, [pc, #220]	; (8004ec4 <configPLL+0xf4>)
 8004de8:	4a36      	ldr	r2, [pc, #216]	; (8004ec4 <configPLL+0xf4>)
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	6093      	str	r3, [r2, #8]
 8004dee:	e005      	b.n	8004dfc <configPLL+0x2c>
	}
	else
	{
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8004df0:	4b34      	ldr	r3, [pc, #208]	; (8004ec4 <configPLL+0xf4>)
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	4a33      	ldr	r2, [pc, #204]	; (8004ec4 <configPLL+0xf4>)
 8004df6:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8004dfa:	6093      	str	r3, [r2, #8]

	//adjustHSI();

	//-------------2) Seleccion del HSI como la fuente de reloj para el PLL---------------
	//Registro: PLLCFGR
	RCC->PLLCFGR &= ~(0b1<<RCC_PLLCFGR_PLLSRC_Pos);
 8004dfc:	4b31      	ldr	r3, [pc, #196]	; (8004ec4 <configPLL+0xf4>)
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	4a30      	ldr	r2, [pc, #192]	; (8004ec4 <configPLL+0xf4>)
 8004e02:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004e06:	6053      	str	r3, [r2, #4]

	//----a) Modificacion del factor divisor M---------
	     //Seal de entrada al VCO entre 1 MHz y 2 MHz
	//De acuerdo al Manual de usuario se especifica un valor de 8 para que la seal de entrada al VCO sea de 2 Mhz; pero funciona bien con 1Mhz
	//Para el caso de 100Mhz, eston valores cambian para tener la presicion que se requiere
	RCC->PLLCFGR |= (18<<RCC_PLLCFGR_PLLM_Pos);  //16
 8004e08:	4b2e      	ldr	r3, [pc, #184]	; (8004ec4 <configPLL+0xf4>)
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	4a2d      	ldr	r2, [pc, #180]	; (8004ec4 <configPLL+0xf4>)
 8004e0e:	f043 0312 	orr.w	r3, r3, #18
 8004e12:	6053      	str	r3, [r2, #4]
         //Seal de salida al VCO entre 100 MHz y 438 MHz
		 //El valor de N sera entre de 50 y 100   ------> M=8
		 //El valor de N sera entre de 100 y 400  ------> M=16
	//De acuerdo al Manual de usuario y los calculos realizados el valor de N sera entre 100 y 400, para un valor de P de 4.
	//Para el caso de 100Mhz, eston valores cambian para tener la presicion que se requiere
	RCC->PLLCFGR |= ((clockSpeed*4-14)<<RCC_PLLCFGR_PLLN_Pos); //-14
 8004e14:	4b2b      	ldr	r3, [pc, #172]	; (8004ec4 <configPLL+0xf4>)
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	79fa      	ldrb	r2, [r7, #7]
 8004e1a:	0092      	lsls	r2, r2, #2
 8004e1c:	3a0e      	subs	r2, #14
 8004e1e:	0192      	lsls	r2, r2, #6
 8004e20:	4611      	mov	r1, r2
 8004e22:	4a28      	ldr	r2, [pc, #160]	; (8004ec4 <configPLL+0xf4>)
 8004e24:	430b      	orrs	r3, r1
 8004e26:	6053      	str	r3, [r2, #4]

	//----c) Modificacion del factor divisor P-----
	     //Seal de salida del PLL entre 25 MHz y 100 MHz
	RCC->PLLCFGR |= (0b01<<RCC_PLLCFGR_PLLP_Pos);   //El valor establecido es 4
 8004e28:	4b26      	ldr	r3, [pc, #152]	; (8004ec4 <configPLL+0xf4>)
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	4a25      	ldr	r2, [pc, #148]	; (8004ec4 <configPLL+0xf4>)
 8004e2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e32:	6053      	str	r3, [r2, #4]

	//---------------------------3) Activacion PLL----------------------------------
	//Registro: CR

	RCC->CR |= RCC_CR_PLLON;  //Escribimos un valor alto en el bit PLLON para su habilitacion
 8004e34:	4b23      	ldr	r3, [pc, #140]	; (8004ec4 <configPLL+0xf4>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a22      	ldr	r2, [pc, #136]	; (8004ec4 <configPLL+0xf4>)
 8004e3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e3e:	6013      	str	r3, [r2, #0]

	//Espera de la activacion del PLL
	while(!(RCC->CR & RCC_CR_PLLRDY))
 8004e40:	e000      	b.n	8004e44 <configPLL+0x74>
	{
		__NOP();
 8004e42:	bf00      	nop
	while(!(RCC->CR & RCC_CR_PLLRDY))
 8004e44:	4b1f      	ldr	r3, [pc, #124]	; (8004ec4 <configPLL+0xf4>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d0f8      	beq.n	8004e42 <configPLL+0x72>

	//---------------------------4) Valor de Latencia----------------------------------
	//Registro: ACR

	//Se define el valor de la latencia de acuerdo a la velocidad de reloj establecida
	if (90<clockSpeed && clockSpeed<=100)
 8004e50:	79fb      	ldrb	r3, [r7, #7]
 8004e52:	2b5a      	cmp	r3, #90	; 0x5a
 8004e54:	d909      	bls.n	8004e6a <configPLL+0x9a>
 8004e56:	79fb      	ldrb	r3, [r7, #7]
 8004e58:	2b64      	cmp	r3, #100	; 0x64
 8004e5a:	d806      	bhi.n	8004e6a <configPLL+0x9a>
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_3WS;
 8004e5c:	4b1a      	ldr	r3, [pc, #104]	; (8004ec8 <configPLL+0xf8>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a19      	ldr	r2, [pc, #100]	; (8004ec8 <configPLL+0xf8>)
 8004e62:	f043 0303 	orr.w	r3, r3, #3
 8004e66:	6013      	str	r3, [r2, #0]
 8004e68:	e01d      	b.n	8004ea6 <configPLL+0xd6>
	}
	else if (64<clockSpeed && clockSpeed<=90)
 8004e6a:	79fb      	ldrb	r3, [r7, #7]
 8004e6c:	2b40      	cmp	r3, #64	; 0x40
 8004e6e:	d909      	bls.n	8004e84 <configPLL+0xb4>
 8004e70:	79fb      	ldrb	r3, [r7, #7]
 8004e72:	2b5a      	cmp	r3, #90	; 0x5a
 8004e74:	d806      	bhi.n	8004e84 <configPLL+0xb4>
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_2WS;
 8004e76:	4b14      	ldr	r3, [pc, #80]	; (8004ec8 <configPLL+0xf8>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a13      	ldr	r2, [pc, #76]	; (8004ec8 <configPLL+0xf8>)
 8004e7c:	f043 0302 	orr.w	r3, r3, #2
 8004e80:	6013      	str	r3, [r2, #0]
 8004e82:	e010      	b.n	8004ea6 <configPLL+0xd6>
	}
	else if (30<clockSpeed && clockSpeed<=64)
 8004e84:	79fb      	ldrb	r3, [r7, #7]
 8004e86:	2b1e      	cmp	r3, #30
 8004e88:	d909      	bls.n	8004e9e <configPLL+0xce>
 8004e8a:	79fb      	ldrb	r3, [r7, #7]
 8004e8c:	2b40      	cmp	r3, #64	; 0x40
 8004e8e:	d806      	bhi.n	8004e9e <configPLL+0xce>
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_1WS;
 8004e90:	4b0d      	ldr	r3, [pc, #52]	; (8004ec8 <configPLL+0xf8>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a0c      	ldr	r2, [pc, #48]	; (8004ec8 <configPLL+0xf8>)
 8004e96:	f043 0301 	orr.w	r3, r3, #1
 8004e9a:	6013      	str	r3, [r2, #0]
 8004e9c:	e003      	b.n	8004ea6 <configPLL+0xd6>
	}
	else
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_0WS;
 8004e9e:	4b0a      	ldr	r3, [pc, #40]	; (8004ec8 <configPLL+0xf8>)
 8004ea0:	4a09      	ldr	r2, [pc, #36]	; (8004ec8 <configPLL+0xf8>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	6013      	str	r3, [r2, #0]
	}

	//------------------5) Seleccion del PLL como la fuente de reloj del sistema----------------------------
	//Registro: CFGR

	RCC->CFGR |= (0b10<<RCC_CFGR_SW_Pos);
 8004ea6:	4b07      	ldr	r3, [pc, #28]	; (8004ec4 <configPLL+0xf4>)
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	4a06      	ldr	r2, [pc, #24]	; (8004ec4 <configPLL+0xf4>)
 8004eac:	f043 0302 	orr.w	r3, r3, #2
 8004eb0:	6093      	str	r3, [r2, #8]

}
 8004eb2:	bf00      	nop
 8004eb4:	370c      	adds	r7, #12
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop
 8004ec0:	20000510 	.word	0x20000510
 8004ec4:	40023800 	.word	0x40023800
 8004ec8:	40023c00 	.word	0x40023c00

08004ecc <getConfigPLL>:
	RCC->CR |= hsiTrimValue<<RCC_CR_HSITRIM_Pos;            //Cargamos la calibracion
}

//Funcion que retorna la velocidad de reloj entregado por el PLL o por el HSI en MHz
uint8_t getConfigPLL(void)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
	uint8_t clockSpeed = 0;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	71fb      	strb	r3, [r7, #7]
	//Verifica si el PLL esta activo
	if((RCC->CFGR & 0b11) == 0b10)
 8004ed6:	4b09      	ldr	r3, [pc, #36]	; (8004efc <getConfigPLL+0x30>)
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	f003 0303 	and.w	r3, r3, #3
 8004ede:	2b02      	cmp	r3, #2
 8004ee0:	d103      	bne.n	8004eea <getConfigPLL+0x1e>
	{
		clockSpeed = auxValue;
 8004ee2:	4b07      	ldr	r3, [pc, #28]	; (8004f00 <getConfigPLL+0x34>)
 8004ee4:	781b      	ldrb	r3, [r3, #0]
 8004ee6:	71fb      	strb	r3, [r7, #7]
 8004ee8:	e001      	b.n	8004eee <getConfigPLL+0x22>
	}
	else
	{
		clockSpeed = CLOCK_SPEED_16MHZ;
 8004eea:	2310      	movs	r3, #16
 8004eec:	71fb      	strb	r3, [r7, #7]
	}
	return clockSpeed;
 8004eee:	79fb      	ldrb	r3, [r7, #7]
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	370c      	adds	r7, #12
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr
 8004efc:	40023800 	.word	0x40023800
 8004f00:	20000510 	.word	0x20000510

08004f04 <getClockAPB1>:

//Funcion que retorna la velocidad de reloj entregada al bus APB1
uint8_t getClockAPB1(void)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
	uint8_t clock = getConfigPLL();  	     //Obtenemos la velocidad de reloj del sistema
 8004f0a:	f7ff ffdf 	bl	8004ecc <getConfigPLL>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	71bb      	strb	r3, [r7, #6]
	uint8_t clockAPB1 = 0;                   //Variable que guarda la velocidad de reloj entrante al bus APB1
 8004f12:	2300      	movs	r3, #0
 8004f14:	71fb      	strb	r3, [r7, #7]

	//verificamos si el preescaler de 4 estara activado deacuerdo a la frecuencia max del bus
	if(clock<50)
 8004f16:	79bb      	ldrb	r3, [r7, #6]
 8004f18:	2b31      	cmp	r3, #49	; 0x31
 8004f1a:	d802      	bhi.n	8004f22 <getClockAPB1+0x1e>
	{
		clockAPB1 = clock;
 8004f1c:	79bb      	ldrb	r3, [r7, #6]
 8004f1e:	71fb      	strb	r3, [r7, #7]
 8004f20:	e002      	b.n	8004f28 <getClockAPB1+0x24>
	}
	else
	{
		clockAPB1 = clock/4;
 8004f22:	79bb      	ldrb	r3, [r7, #6]
 8004f24:	089b      	lsrs	r3, r3, #2
 8004f26:	71fb      	strb	r3, [r7, #7]
	}
	return clockAPB1;
 8004f28:	79fb      	ldrb	r3, [r7, #7]
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3708      	adds	r7, #8
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}
	...

08004f34 <configMCO2>:

//Funcion que selecciona la seal de reloj saliente del pin MCO1
void configMCO2(uint8_t value)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	71fb      	strb	r3, [r7, #7]
	RCC->CFGR &= ~(0b11<<RCC_CFGR_MCO2_Pos);
 8004f3e:	4b0a      	ldr	r3, [pc, #40]	; (8004f68 <configMCO2+0x34>)
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	4a09      	ldr	r2, [pc, #36]	; (8004f68 <configMCO2+0x34>)
 8004f44:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004f48:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (value<<RCC_CFGR_MCO2_Pos);
 8004f4a:	4b07      	ldr	r3, [pc, #28]	; (8004f68 <configMCO2+0x34>)
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	79fa      	ldrb	r2, [r7, #7]
 8004f50:	0792      	lsls	r2, r2, #30
 8004f52:	4611      	mov	r1, r2
 8004f54:	4a04      	ldr	r2, [pc, #16]	; (8004f68 <configMCO2+0x34>)
 8004f56:	430b      	orrs	r3, r1
 8004f58:	6093      	str	r3, [r2, #8]
}
 8004f5a:	bf00      	nop
 8004f5c:	370c      	adds	r7, #12
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr
 8004f66:	bf00      	nop
 8004f68:	40023800 	.word	0x40023800

08004f6c <configMCO2PRE>:

//Funcion que selecciona la seal de reloj saliente del pin MCO1
void configMCO2PRE(uint8_t value)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	4603      	mov	r3, r0
 8004f74:	71fb      	strb	r3, [r7, #7]
	//Selecionamos el prescaler de acuerdo al valor definido
	switch (value){
 8004f76:	79fb      	ldrb	r3, [r7, #7]
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	2b04      	cmp	r3, #4
 8004f7c:	d84b      	bhi.n	8005016 <configMCO2PRE+0xaa>
 8004f7e:	a201      	add	r2, pc, #4	; (adr r2, 8004f84 <configMCO2PRE+0x18>)
 8004f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f84:	08004f99 	.word	0x08004f99
 8004f88:	08004faf 	.word	0x08004faf
 8004f8c:	08004fc9 	.word	0x08004fc9
 8004f90:	08004fe3 	.word	0x08004fe3
 8004f94:	08004ffd 	.word	0x08004ffd
		case 1:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 8004f98:	4b23      	ldr	r3, [pc, #140]	; (8005028 <configMCO2PRE+0xbc>)
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	4a22      	ldr	r2, [pc, #136]	; (8005028 <configMCO2PRE+0xbc>)
 8004f9e:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 8004fa2:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b000<<RCC_CFGR_MCO2PRE_Pos);
 8004fa4:	4b20      	ldr	r3, [pc, #128]	; (8005028 <configMCO2PRE+0xbc>)
 8004fa6:	4a20      	ldr	r2, [pc, #128]	; (8005028 <configMCO2PRE+0xbc>)
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	6093      	str	r3, [r2, #8]
			break;
 8004fac:	e035      	b.n	800501a <configMCO2PRE+0xae>
		}
		case 2:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 8004fae:	4b1e      	ldr	r3, [pc, #120]	; (8005028 <configMCO2PRE+0xbc>)
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	4a1d      	ldr	r2, [pc, #116]	; (8005028 <configMCO2PRE+0xbc>)
 8004fb4:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 8004fb8:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100<<RCC_CFGR_MCO2PRE_Pos);
 8004fba:	4b1b      	ldr	r3, [pc, #108]	; (8005028 <configMCO2PRE+0xbc>)
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	4a1a      	ldr	r2, [pc, #104]	; (8005028 <configMCO2PRE+0xbc>)
 8004fc0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004fc4:	6093      	str	r3, [r2, #8]
			break;
 8004fc6:	e028      	b.n	800501a <configMCO2PRE+0xae>
		}
		case 3:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 8004fc8:	4b17      	ldr	r3, [pc, #92]	; (8005028 <configMCO2PRE+0xbc>)
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	4a16      	ldr	r2, [pc, #88]	; (8005028 <configMCO2PRE+0xbc>)
 8004fce:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 8004fd2:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b101<<RCC_CFGR_MCO2PRE_Pos);
 8004fd4:	4b14      	ldr	r3, [pc, #80]	; (8005028 <configMCO2PRE+0xbc>)
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	4a13      	ldr	r2, [pc, #76]	; (8005028 <configMCO2PRE+0xbc>)
 8004fda:	f043 5320 	orr.w	r3, r3, #671088640	; 0x28000000
 8004fde:	6093      	str	r3, [r2, #8]
			break;
 8004fe0:	e01b      	b.n	800501a <configMCO2PRE+0xae>
		}
		case 4:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 8004fe2:	4b11      	ldr	r3, [pc, #68]	; (8005028 <configMCO2PRE+0xbc>)
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	4a10      	ldr	r2, [pc, #64]	; (8005028 <configMCO2PRE+0xbc>)
 8004fe8:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 8004fec:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b110<<RCC_CFGR_MCO2PRE_Pos);
 8004fee:	4b0e      	ldr	r3, [pc, #56]	; (8005028 <configMCO2PRE+0xbc>)
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	4a0d      	ldr	r2, [pc, #52]	; (8005028 <configMCO2PRE+0xbc>)
 8004ff4:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8004ff8:	6093      	str	r3, [r2, #8]
			break;
 8004ffa:	e00e      	b.n	800501a <configMCO2PRE+0xae>
		}
		case 5:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 8004ffc:	4b0a      	ldr	r3, [pc, #40]	; (8005028 <configMCO2PRE+0xbc>)
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	4a09      	ldr	r2, [pc, #36]	; (8005028 <configMCO2PRE+0xbc>)
 8005002:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 8005006:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b111<<RCC_CFGR_MCO2PRE_Pos);
 8005008:	4b07      	ldr	r3, [pc, #28]	; (8005028 <configMCO2PRE+0xbc>)
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	4a06      	ldr	r2, [pc, #24]	; (8005028 <configMCO2PRE+0xbc>)
 800500e:	f043 5360 	orr.w	r3, r3, #939524096	; 0x38000000
 8005012:	6093      	str	r3, [r2, #8]
			break;
 8005014:	e001      	b.n	800501a <configMCO2PRE+0xae>
		}
		default:
		{
			__NOP();
 8005016:	bf00      	nop
			break;
 8005018:	bf00      	nop
		}
	}

}
 800501a:	bf00      	nop
 800501c:	370c      	adds	r7, #12
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr
 8005026:	bf00      	nop
 8005028:	40023800 	.word	0x40023800

0800502c <pwm_Config>:

#include <PwmDriver.h>
#include <PLLDriver.h>

void pwm_Config(PWM_Handler_t *prtPwmHandler)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b082      	sub	sp, #8
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
	//---------------------------1) Activamos la seal de reloj al periferico----------------------------------
	//Registro: APB1ENR

	//Verificamos para TIM2
	if(prtPwmHandler->ptrTIMx==TIM2)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800503c:	d106      	bne.n	800504c <pwm_Config+0x20>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		* del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 800503e:	4b81      	ldr	r3, [pc, #516]	; (8005244 <pwm_Config+0x218>)
 8005040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005042:	4a80      	ldr	r2, [pc, #512]	; (8005244 <pwm_Config+0x218>)
 8005044:	f043 0301 	orr.w	r3, r3, #1
 8005048:	6413      	str	r3, [r2, #64]	; 0x40
 800504a:	e024      	b.n	8005096 <pwm_Config+0x6a>

	}
	//Verificamos para TIM3
	else if(prtPwmHandler->ptrTIMx==TIM3)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	4a7d      	ldr	r2, [pc, #500]	; (8005248 <pwm_Config+0x21c>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d106      	bne.n	8005064 <pwm_Config+0x38>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8005056:	4b7b      	ldr	r3, [pc, #492]	; (8005244 <pwm_Config+0x218>)
 8005058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505a:	4a7a      	ldr	r2, [pc, #488]	; (8005244 <pwm_Config+0x218>)
 800505c:	f043 0302 	orr.w	r3, r3, #2
 8005060:	6413      	str	r3, [r2, #64]	; 0x40
 8005062:	e018      	b.n	8005096 <pwm_Config+0x6a>

	}
	//Verificamos para TIM4
	else if(prtPwmHandler->ptrTIMx==TIM4)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	4a78      	ldr	r2, [pc, #480]	; (800524c <pwm_Config+0x220>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d106      	bne.n	800507c <pwm_Config+0x50>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 800506e:	4b75      	ldr	r3, [pc, #468]	; (8005244 <pwm_Config+0x218>)
 8005070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005072:	4a74      	ldr	r2, [pc, #464]	; (8005244 <pwm_Config+0x218>)
 8005074:	f043 0304 	orr.w	r3, r3, #4
 8005078:	6413      	str	r3, [r2, #64]	; 0x40
 800507a:	e00c      	b.n	8005096 <pwm_Config+0x6a>

	}
	//Verificamos para TIM5
	else if(prtPwmHandler->ptrTIMx==TIM5)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	4a73      	ldr	r2, [pc, #460]	; (8005250 <pwm_Config+0x224>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d106      	bne.n	8005094 <pwm_Config+0x68>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8005086:	4b6f      	ldr	r3, [pc, #444]	; (8005244 <pwm_Config+0x218>)
 8005088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508a:	4a6e      	ldr	r2, [pc, #440]	; (8005244 <pwm_Config+0x218>)
 800508c:	f043 0308 	orr.w	r3, r3, #8
 8005090:	6413      	str	r3, [r2, #64]	; 0x40
 8005092:	e000      	b.n	8005096 <pwm_Config+0x6a>

	}
	else
	{
		__NOP();
 8005094:	bf00      	nop
	}

	//---------------------------2) Cargamos el valor del dutty------------------------------------
	//Registro: CCRx

	setDuttyCycle(prtPwmHandler);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f000 fa4c 	bl	8005534 <setDuttyCycle>

	//---------------------------3) Configuracion del CCMRx------------------------------------------
	//Registro: CCMRx

	switch(prtPwmHandler->config.channel)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	2b03      	cmp	r3, #3
 80050a2:	f200 8118 	bhi.w	80052d6 <pwm_Config+0x2aa>
 80050a6:	a201      	add	r2, pc, #4	; (adr r2, 80050ac <pwm_Config+0x80>)
 80050a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ac:	080050bd 	.word	0x080050bd
 80050b0:	0800513f 	.word	0x0800513f
 80050b4:	080051c1 	.word	0x080051c1
 80050b8:	08005255 	.word	0x08005255
	{
	//Configuracion del CCMR1_Channel 1
	case PWM_CHANNEL_1:
	{
		//Selecionamos el canal como salida
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_CC1S;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	699a      	ldr	r2, [r3, #24]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	f022 0203 	bic.w	r2, r2, #3
 80050ca:	619a      	str	r2, [r3, #24]
		//configuramos el canal como PWM
		prtPwmHandler->ptrTIMx->CCMR1 &= ~(0b111<<TIM_CCMR1_OC1M_Pos);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	699a      	ldr	r2, [r3, #24]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80050da:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= (0b110<<TIM_CCMR1_OC1M_Pos);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	699a      	ldr	r2, [r3, #24]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80050ea:	619a      	str	r2, [r3, #24]
		//Activamos la funcionalidad de pre-load
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC1PE;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	699a      	ldr	r2, [r3, #24]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	f022 0208 	bic.w	r2, r2, #8
 80050fa:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1PE;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	699a      	ldr	r2, [r3, #24]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	f042 0208 	orr.w	r2, r2, #8
 800510a:	619a      	str	r2, [r3, #24]
		//Configuracion adicional
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	699a      	ldr	r2, [r3, #24]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	f022 0204 	bic.w	r2, r2, #4
 800511a:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1FE;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	699a      	ldr	r2, [r3, #24]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f042 0204 	orr.w	r2, r2, #4
 800512a:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC1CE;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	699a      	ldr	r2, [r3, #24]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800513a:	619a      	str	r2, [r3, #24]

		break;
 800513c:	e0cc      	b.n	80052d8 <pwm_Config+0x2ac>
	}
	//Configuracion del CCMR1_Channel 2
	case PWM_CHANNEL_2:
	{
		//Selecionamos el canal como salida
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_CC1S;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	699a      	ldr	r2, [r3, #24]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	f022 0203 	bic.w	r2, r2, #3
 800514c:	619a      	str	r2, [r3, #24]
		//configuramos el canal como PWM
		prtPwmHandler->ptrTIMx->CCMR1 &= ~(0b111<<TIM_CCMR1_OC2M_Pos);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	699a      	ldr	r2, [r3, #24]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800515c:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= (0b110<<TIM_CCMR1_OC2M_Pos);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	699a      	ldr	r2, [r3, #24]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 800516c:	619a      	str	r2, [r3, #24]
		//Activamos la funcionalidad de pre-load
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC2PE;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	699a      	ldr	r2, [r3, #24]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800517c:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2PE;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	699a      	ldr	r2, [r3, #24]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800518c:	619a      	str	r2, [r3, #24]
		//Configuracion adicional
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	699a      	ldr	r2, [r3, #24]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800519c:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2FE;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	699a      	ldr	r2, [r3, #24]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80051ac:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC2CE;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	699a      	ldr	r2, [r3, #24]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80051bc:	619a      	str	r2, [r3, #24]

		break;
 80051be:	e08b      	b.n	80052d8 <pwm_Config+0x2ac>
	}
	//Configuracion del CCMR2_Channel 3
	case PWM_CHANNEL_3:
	{
		//Selecionamos el canal como salida
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_CC3S;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	69da      	ldr	r2, [r3, #28]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	f022 0203 	bic.w	r2, r2, #3
 80051ce:	61da      	str	r2, [r3, #28]
		//configuramos el canal como PWM
		prtPwmHandler->ptrTIMx->CCMR2 &= ~(0b111<<TIM_CCMR2_OC3M_Pos);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	69da      	ldr	r2, [r3, #28]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80051de:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= (0b110<<TIM_CCMR2_OC3M_Pos);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	69da      	ldr	r2, [r3, #28]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80051ee:	61da      	str	r2, [r3, #28]
		//Activamos la funcionalidad de pre-load
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC3PE;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	69da      	ldr	r2, [r3, #28]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f022 0208 	bic.w	r2, r2, #8
 80051fe:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3PE;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	69da      	ldr	r2, [r3, #28]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	f042 0208 	orr.w	r2, r2, #8
 800520e:	61da      	str	r2, [r3, #28]
		//Configuracion adicional
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	69da      	ldr	r2, [r3, #28]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	f022 0204 	bic.w	r2, r2, #4
 800521e:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3FE;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	69da      	ldr	r2, [r3, #28]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f042 0204 	orr.w	r2, r2, #4
 800522e:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC3CE;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	69da      	ldr	r2, [r3, #28]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800523e:	61da      	str	r2, [r3, #28]

		break;
 8005240:	e04a      	b.n	80052d8 <pwm_Config+0x2ac>
 8005242:	bf00      	nop
 8005244:	40023800 	.word	0x40023800
 8005248:	40000400 	.word	0x40000400
 800524c:	40000800 	.word	0x40000800
 8005250:	40000c00 	.word	0x40000c00
	}
	//Configuracion del CCMR2_Channel 4
	case PWM_CHANNEL_4:
	{
		//Selecionamos el canal como salida
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_CC4S;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	69da      	ldr	r2, [r3, #28]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005262:	61da      	str	r2, [r3, #28]
		//configuramos el canal como PWM
		prtPwmHandler->ptrTIMx->CCMR2 &= ~(0b111<<TIM_CCMR2_OC4M_Pos);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	69da      	ldr	r2, [r3, #28]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8005272:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= (0b110<<TIM_CCMR2_OC4M_Pos);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	69da      	ldr	r2, [r3, #28]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8005282:	61da      	str	r2, [r3, #28]
		//Activamos la funcionalidad de pre-load
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC4PE;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	69da      	ldr	r2, [r3, #28]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005292:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4PE;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	69da      	ldr	r2, [r3, #28]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052a2:	61da      	str	r2, [r3, #28]
		//Configuracion adicional
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	69da      	ldr	r2, [r3, #28]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052b2:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4FE;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	69da      	ldr	r2, [r3, #28]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80052c2:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC4CE;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	69da      	ldr	r2, [r3, #28]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80052d2:	61da      	str	r2, [r3, #28]

		break;
 80052d4:	e000      	b.n	80052d8 <pwm_Config+0x2ac>
	}
	default:
	{
		break;
 80052d6:	bf00      	nop
	}

	//---------------------------4) Definicion de la polaridad------------------------------------------
	//Registro: CCER

	statusPolarityPWM(prtPwmHandler, prtPwmHandler->config.polarity);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	791b      	ldrb	r3, [r3, #4]
 80052dc:	4619      	mov	r1, r3
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f000 f896 	bl	8005410 <statusPolarityPWM>

}
 80052e4:	bf00      	nop
 80052e6:	3708      	adds	r7, #8
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}

080052ec <statusInOutPWM>:

//Activamos o desactivamos la seal PWM
void statusInOutPWM(PWM_Handler_t *prtPwmHandler, uint8_t status)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b083      	sub	sp, #12
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	460b      	mov	r3, r1
 80052f6:	70fb      	strb	r3, [r7, #3]
	switch(prtPwmHandler->config.channel)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	781b      	ldrb	r3, [r3, #0]
 80052fc:	2b03      	cmp	r3, #3
 80052fe:	d87f      	bhi.n	8005400 <statusInOutPWM+0x114>
 8005300:	a201      	add	r2, pc, #4	; (adr r2, 8005308 <statusInOutPWM+0x1c>)
 8005302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005306:	bf00      	nop
 8005308:	08005319 	.word	0x08005319
 800530c:	08005353 	.word	0x08005353
 8005310:	0800538d 	.word	0x0800538d
 8005314:	080053c7 	.word	0x080053c7
	{
	//Activamos el Canal 1
	case PWM_CHANNEL_1:
	{
		if (status==CHANNEL_ENABLE)
 8005318:	78fb      	ldrb	r3, [r7, #3]
 800531a:	2b01      	cmp	r3, #1
 800531c:	d110      	bne.n	8005340 <statusInOutPWM+0x54>
		{
			//Activamos el canal 1
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1E;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	6a1a      	ldr	r2, [r3, #32]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	f022 0201 	bic.w	r2, r2, #1
 800532c:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1E;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	6a1a      	ldr	r2, [r3, #32]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	f042 0201 	orr.w	r2, r2, #1
 800533c:	621a      	str	r2, [r3, #32]
		else
		{
			//Desactivamos el canal 1
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1E;
		}
		break;
 800533e:	e060      	b.n	8005402 <statusInOutPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1E;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	6a1a      	ldr	r2, [r3, #32]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	f022 0201 	bic.w	r2, r2, #1
 800534e:	621a      	str	r2, [r3, #32]
		break;
 8005350:	e057      	b.n	8005402 <statusInOutPWM+0x116>
	}
	//Activamos el Canal 2
	case PWM_CHANNEL_2:
	{
		if (status==CHANNEL_ENABLE)
 8005352:	78fb      	ldrb	r3, [r7, #3]
 8005354:	2b01      	cmp	r3, #1
 8005356:	d110      	bne.n	800537a <statusInOutPWM+0x8e>
		{
			//Activamos el canal 2
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2E;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	6a1a      	ldr	r2, [r3, #32]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	f022 0210 	bic.w	r2, r2, #16
 8005366:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC2E;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	6a1a      	ldr	r2, [r3, #32]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	f042 0210 	orr.w	r2, r2, #16
 8005376:	621a      	str	r2, [r3, #32]
		else
		{
			//Desactivamos el canal 2
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2E;
		}
		break;
 8005378:	e043      	b.n	8005402 <statusInOutPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2E;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	6a1a      	ldr	r2, [r3, #32]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	f022 0210 	bic.w	r2, r2, #16
 8005388:	621a      	str	r2, [r3, #32]
		break;
 800538a:	e03a      	b.n	8005402 <statusInOutPWM+0x116>
	}
	//Activamos el Canal 3
	case PWM_CHANNEL_3:
	{
		if (status==CHANNEL_ENABLE)
 800538c:	78fb      	ldrb	r3, [r7, #3]
 800538e:	2b01      	cmp	r3, #1
 8005390:	d110      	bne.n	80053b4 <statusInOutPWM+0xc8>
		{
			//Activamos el canal 3
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3E;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	6a1a      	ldr	r2, [r3, #32]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80053a0:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC3E;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	6a1a      	ldr	r2, [r3, #32]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053b0:	621a      	str	r2, [r3, #32]
		else
		{
			//Desactivamos el canal 3
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3E;
		}
		break;
 80053b2:	e026      	b.n	8005402 <statusInOutPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3E;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	6a1a      	ldr	r2, [r3, #32]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80053c2:	621a      	str	r2, [r3, #32]
		break;
 80053c4:	e01d      	b.n	8005402 <statusInOutPWM+0x116>
	}
	//Activamos el Canal 4
	case PWM_CHANNEL_4:
	{
		if (status==CHANNEL_ENABLE)
 80053c6:	78fb      	ldrb	r3, [r7, #3]
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	d110      	bne.n	80053ee <statusInOutPWM+0x102>
		{
			//Activamos el canal 4
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4E;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	6a1a      	ldr	r2, [r3, #32]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80053da:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC4E;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	6a1a      	ldr	r2, [r3, #32]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80053ea:	621a      	str	r2, [r3, #32]
		else
		{
			//Desactivamos el canal 4
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4E;
		}
		break;
 80053ec:	e009      	b.n	8005402 <statusInOutPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4E;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	6a1a      	ldr	r2, [r3, #32]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80053fc:	621a      	str	r2, [r3, #32]
		break;
 80053fe:	e000      	b.n	8005402 <statusInOutPWM+0x116>
	}
	default:
	{
		break;
 8005400:	bf00      	nop
	}
	}
}
 8005402:	bf00      	nop
 8005404:	370c      	adds	r7, #12
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr
 800540e:	bf00      	nop

08005410 <statusPolarityPWM>:


void statusPolarityPWM(PWM_Handler_t *prtPwmHandler, uint8_t status)
{
 8005410:	b480      	push	{r7}
 8005412:	b083      	sub	sp, #12
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	460b      	mov	r3, r1
 800541a:	70fb      	strb	r3, [r7, #3]
	switch(prtPwmHandler->config.channel)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	781b      	ldrb	r3, [r3, #0]
 8005420:	2b03      	cmp	r3, #3
 8005422:	d87f      	bhi.n	8005524 <statusPolarityPWM+0x114>
 8005424:	a201      	add	r2, pc, #4	; (adr r2, 800542c <statusPolarityPWM+0x1c>)
 8005426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800542a:	bf00      	nop
 800542c:	0800543d 	.word	0x0800543d
 8005430:	08005477 	.word	0x08005477
 8005434:	080054b1 	.word	0x080054b1
 8005438:	080054eb 	.word	0x080054eb
	{
	//Definimos la polaridad del Canal 1
	case PWM_CHANNEL_1:
	{
		if (status==POLARITY_LOW)
 800543c:	78fb      	ldrb	r3, [r7, #3]
 800543e:	2b01      	cmp	r3, #1
 8005440:	d110      	bne.n	8005464 <statusPolarityPWM+0x54>
		{
			//Polaridad low del canal 1
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1P;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	6a1a      	ldr	r2, [r3, #32]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	f022 0202 	bic.w	r2, r2, #2
 8005450:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1P;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	6a1a      	ldr	r2, [r3, #32]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	f042 0202 	orr.w	r2, r2, #2
 8005460:	621a      	str	r2, [r3, #32]
		else
		{
			//Polaridad high del canal 1
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1P;
		}
		break;
 8005462:	e060      	b.n	8005526 <statusPolarityPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1P;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	6a1a      	ldr	r2, [r3, #32]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	f022 0202 	bic.w	r2, r2, #2
 8005472:	621a      	str	r2, [r3, #32]
		break;
 8005474:	e057      	b.n	8005526 <statusPolarityPWM+0x116>
	}
	//Definimos la polaridad del Canal 2
	case PWM_CHANNEL_2:
	{
		if (status==POLARITY_LOW)
 8005476:	78fb      	ldrb	r3, [r7, #3]
 8005478:	2b01      	cmp	r3, #1
 800547a:	d110      	bne.n	800549e <statusPolarityPWM+0x8e>
		{
			//Polaridad low del canal 2
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2P;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	6a1a      	ldr	r2, [r3, #32]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	f022 0220 	bic.w	r2, r2, #32
 800548a:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC2P;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	6a1a      	ldr	r2, [r3, #32]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f042 0220 	orr.w	r2, r2, #32
 800549a:	621a      	str	r2, [r3, #32]
		else
		{
			//Polaridad high del canal 2
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2P;
		}
		break;
 800549c:	e043      	b.n	8005526 <statusPolarityPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2P;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	6a1a      	ldr	r2, [r3, #32]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f022 0220 	bic.w	r2, r2, #32
 80054ac:	621a      	str	r2, [r3, #32]
		break;
 80054ae:	e03a      	b.n	8005526 <statusPolarityPWM+0x116>
	}
	//Definimos la polaridad del Canal 3
	case PWM_CHANNEL_3:
	{
		if (status==POLARITY_LOW)
 80054b0:	78fb      	ldrb	r3, [r7, #3]
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d110      	bne.n	80054d8 <statusPolarityPWM+0xc8>
		{
			//Polaridad low del canal 3
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3P;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	6a1a      	ldr	r2, [r3, #32]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80054c4:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC3P;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	6a1a      	ldr	r2, [r3, #32]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054d4:	621a      	str	r2, [r3, #32]
		else
		{
			//Polaridad high del canal 3
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3P;
		}
		break;
 80054d6:	e026      	b.n	8005526 <statusPolarityPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3P;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	6a1a      	ldr	r2, [r3, #32]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80054e6:	621a      	str	r2, [r3, #32]
		break;
 80054e8:	e01d      	b.n	8005526 <statusPolarityPWM+0x116>
	}
	//Definimos la polaridad del Canal 4
	case PWM_CHANNEL_4:
	{
		if (status==POLARITY_LOW)
 80054ea:	78fb      	ldrb	r3, [r7, #3]
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d110      	bne.n	8005512 <statusPolarityPWM+0x102>
		{
			//Polaridad low del canal 4
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4P;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	6a1a      	ldr	r2, [r3, #32]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80054fe:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC4P;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	6a1a      	ldr	r2, [r3, #32]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800550e:	621a      	str	r2, [r3, #32]
		else
		{
			//Polaridad high del canal 4
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4P;
		}
		break;
 8005510:	e009      	b.n	8005526 <statusPolarityPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4P;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	6a1a      	ldr	r2, [r3, #32]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005520:	621a      	str	r2, [r3, #32]
		break;
 8005522:	e000      	b.n	8005526 <statusPolarityPWM+0x116>
	}
	default:
	{
		break;
 8005524:	bf00      	nop
	}
	}

}
 8005526:	bf00      	nop
 8005528:	370c      	adds	r7, #12
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr
 8005532:	bf00      	nop

08005534 <setDuttyCycle>:

//Configuracion del DuttyCicle
void setDuttyCycle(PWM_Handler_t *prtPwmHandler)
{
 8005534:	b480      	push	{r7}
 8005536:	b083      	sub	sp, #12
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
	//Selecionamos el canal para configurar el dutty
	switch(prtPwmHandler->config.channel)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	781b      	ldrb	r3, [r3, #0]
 8005540:	2b03      	cmp	r3, #3
 8005542:	d823      	bhi.n	800558c <setDuttyCycle+0x58>
 8005544:	a201      	add	r2, pc, #4	; (adr r2, 800554c <setDuttyCycle+0x18>)
 8005546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800554a:	bf00      	nop
 800554c:	0800555d 	.word	0x0800555d
 8005550:	08005569 	.word	0x08005569
 8005554:	08005575 	.word	0x08005575
 8005558:	08005581 	.word	0x08005581
	{

	case PWM_CHANNEL_1:
	{
		prtPwmHandler->ptrTIMx->CCR1 = prtPwmHandler->config.duttyCicle;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	885a      	ldrh	r2, [r3, #2]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8005566:	e012      	b.n	800558e <setDuttyCycle+0x5a>
	}
	case PWM_CHANNEL_2:
	{
		prtPwmHandler->ptrTIMx->CCR2 = prtPwmHandler->config.duttyCicle;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	885a      	ldrh	r2, [r3, #2]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 8005572:	e00c      	b.n	800558e <setDuttyCycle+0x5a>
	}
	case PWM_CHANNEL_3:
	{
		prtPwmHandler->ptrTIMx->CCR3 = prtPwmHandler->config.duttyCicle;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	885a      	ldrh	r2, [r3, #2]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	689b      	ldr	r3, [r3, #8]
 800557c:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 800557e:	e006      	b.n	800558e <setDuttyCycle+0x5a>
	}
	case PWM_CHANNEL_4:
	{
		prtPwmHandler->ptrTIMx->CCR4 = prtPwmHandler->config.duttyCicle;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	885a      	ldrh	r2, [r3, #2]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 800558a:	e000      	b.n	800558e <setDuttyCycle+0x5a>
	}
	default:
	{
		break;
 800558c:	bf00      	nop
	}
	}

}
 800558e:	bf00      	nop
 8005590:	370c      	adds	r7, #12
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop

0800559c <updateDuttyCyclePercentageFloat>:
	setDuttyCycle(prtPwmHandler);
}

//Actualizacion del Dutty con porcentaje decimal
void updateDuttyCyclePercentageFloat(PWM_Handler_t *prtPwmHandler, float newDuttyPercentage)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b082      	sub	sp, #8
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
 80055a4:	ed87 0a00 	vstr	s0, [r7]
	//Establecemos el nuevo valor del duttycicle en la configuracion del PWM
	prtPwmHandler->config.duttyCicle = (uint16_t) ((prtPwmHandler->ptrTIMx->ARR)/100)*(newDuttyPercentage);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ae:	4a0d      	ldr	r2, [pc, #52]	; (80055e4 <updateDuttyCyclePercentageFloat+0x48>)
 80055b0:	fba2 2303 	umull	r2, r3, r2, r3
 80055b4:	095b      	lsrs	r3, r3, #5
 80055b6:	b29b      	uxth	r3, r3
 80055b8:	ee07 3a90 	vmov	s15, r3
 80055bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80055c0:	edd7 7a00 	vldr	s15, [r7]
 80055c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055cc:	ee17 3a90 	vmov	r3, s15
 80055d0:	b29a      	uxth	r2, r3
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	805a      	strh	r2, [r3, #2]
	//Cargamos la nueva configuracion
	setDuttyCycle(prtPwmHandler);
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f7ff ffac 	bl	8005534 <setDuttyCycle>
}
 80055dc:	bf00      	nop
 80055de:	3708      	adds	r7, #8
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	51eb851f 	.word	0x51eb851f

080055e8 <__NVIC_EnableIRQ>:
{
 80055e8:	b480      	push	{r7}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	4603      	mov	r3, r0
 80055f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	db0b      	blt.n	8005612 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80055fa:	79fb      	ldrb	r3, [r7, #7]
 80055fc:	f003 021f 	and.w	r2, r3, #31
 8005600:	4907      	ldr	r1, [pc, #28]	; (8005620 <__NVIC_EnableIRQ+0x38>)
 8005602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005606:	095b      	lsrs	r3, r3, #5
 8005608:	2001      	movs	r0, #1
 800560a:	fa00 f202 	lsl.w	r2, r0, r2
 800560e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005612:	bf00      	nop
 8005614:	370c      	adds	r7, #12
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	e000e100 	.word	0xe000e100

08005624 <config_SysTick_ms>:
uint64_t ticks_start = 0;
uint64_t ticks_counting = 0;

//Funcion para la configurar del Systick
void config_SysTick_ms(void)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b082      	sub	sp, #8
 8005628:	af00      	add	r7, sp, #0
	//Reiniciamos el valor de la variable que cuenta el tiempo
	ticks = 0;
 800562a:	4919      	ldr	r1, [pc, #100]	; (8005690 <config_SysTick_ms+0x6c>)
 800562c:	f04f 0200 	mov.w	r2, #0
 8005630:	f04f 0300 	mov.w	r3, #0
 8005634:	e9c1 2300 	strd	r2, r3, [r1]

	/*Cargamos el valor del limite de incrementos que representa 1ms
	 * Depende de la seal de reloj interno del MCU
	 */

	uint8_t clock = getConfigPLL();  	     //Obtenemos la velocidad de reloj del sistema
 8005638:	f7ff fc48 	bl	8004ecc <getConfigPLL>
 800563c:	4603      	mov	r3, r0
 800563e:	71fb      	strb	r3, [r7, #7]
	SysTick->LOAD = clock*1000;              //Cargamos el valor correspondiente a 1 ms
 8005640:	79fb      	ldrb	r3, [r7, #7]
 8005642:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005646:	fb03 f202 	mul.w	r2, r3, r2
 800564a:	4b12      	ldr	r3, [pc, #72]	; (8005694 <config_SysTick_ms+0x70>)
 800564c:	605a      	str	r2, [r3, #4]
//		break;
//	}
//	}

	//Limpiamos el valor actual del Systick
	SysTick->VAL = 0;
 800564e:	4b11      	ldr	r3, [pc, #68]	; (8005694 <config_SysTick_ms+0x70>)
 8005650:	2200      	movs	r2, #0
 8005652:	609a      	str	r2, [r3, #8]

	//Configuramos el relog interno como el reloj para el timer
	SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk;
 8005654:	4b0f      	ldr	r3, [pc, #60]	; (8005694 <config_SysTick_ms+0x70>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a0e      	ldr	r2, [pc, #56]	; (8005694 <config_SysTick_ms+0x70>)
 800565a:	f043 0304 	orr.w	r3, r3, #4
 800565e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005660:	b672      	cpsid	i
}
 8005662:	bf00      	nop
	//Desactivamos las interrupciones globales

	__disable_irq();

	//Matriculamos la interrupcion en el NVIC
	NVIC_EnableIRQ(SysTick_IRQn);
 8005664:	f04f 30ff 	mov.w	r0, #4294967295
 8005668:	f7ff ffbe 	bl	80055e8 <__NVIC_EnableIRQ>
	//Activamos la interrupcion debido al conteo a cero del SysTick
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;
 800566c:	4b09      	ldr	r3, [pc, #36]	; (8005694 <config_SysTick_ms+0x70>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a08      	ldr	r2, [pc, #32]	; (8005694 <config_SysTick_ms+0x70>)
 8005672:	f043 0302 	orr.w	r3, r3, #2
 8005676:	6013      	str	r3, [r2, #0]
	//Actimos el timer
	SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 8005678:	4b06      	ldr	r3, [pc, #24]	; (8005694 <config_SysTick_ms+0x70>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a05      	ldr	r2, [pc, #20]	; (8005694 <config_SysTick_ms+0x70>)
 800567e:	f043 0301 	orr.w	r3, r3, #1
 8005682:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005684:	b662      	cpsie	i
}
 8005686:	bf00      	nop
	//Activamos las interrupciones globales
	__enable_irq();

}
 8005688:	bf00      	nop
 800568a:	3708      	adds	r7, #8
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}
 8005690:	20000518 	.word	0x20000518
 8005694:	e000e010 	.word	0xe000e010

08005698 <getTicksMs>:

//Funcion que retorna el tiempo en ms transcurrido desde que que inicio el SysTick
uint64_t getTicksMs(void)
{
 8005698:	b480      	push	{r7}
 800569a:	af00      	add	r7, sp, #0
	return ticks;
 800569c:	4b04      	ldr	r3, [pc, #16]	; (80056b0 <getTicksMs+0x18>)
 800569e:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 80056a2:	4610      	mov	r0, r2
 80056a4:	4619      	mov	r1, r3
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
 80056ae:	bf00      	nop
 80056b0:	20000518 	.word	0x20000518

080056b4 <delay_ms>:

//Funcion que genera un delay de ms
void delay_ms(uint32_t wait_time_ms)
{
 80056b4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80056b8:	b082      	sub	sp, #8
 80056ba:	af00      	add	r7, sp, #0
 80056bc:	6078      	str	r0, [r7, #4]
	//Guardamos el valor de ticks transcurridos hasta el momento
	ticks_start = getTicksMs();
 80056be:	f7ff ffeb 	bl	8005698 <getTicksMs>
 80056c2:	4602      	mov	r2, r0
 80056c4:	460b      	mov	r3, r1
 80056c6:	4914      	ldr	r1, [pc, #80]	; (8005718 <delay_ms+0x64>)
 80056c8:	e9c1 2300 	strd	r2, r3, [r1]
	//Guardamos tambien el valor de ticks transcurridos hasta el momento en una nueva variable
	ticks_counting = getTicksMs();
 80056cc:	f7ff ffe4 	bl	8005698 <getTicksMs>
 80056d0:	4602      	mov	r2, r0
 80056d2:	460b      	mov	r3, r1
 80056d4:	4911      	ldr	r1, [pc, #68]	; (800571c <delay_ms+0x68>)
 80056d6:	e9c1 2300 	strd	r2, r3, [r1]

	//Realizamos un while que espera que se cumpla el tiempo asignado
	while(ticks_counting<(ticks_start+(uint64_t)wait_time_ms))
 80056da:	e006      	b.n	80056ea <delay_ms+0x36>
	{
		//Actualizamos el valor
		ticks_counting = getTicksMs();
 80056dc:	f7ff ffdc 	bl	8005698 <getTicksMs>
 80056e0:	4602      	mov	r2, r0
 80056e2:	460b      	mov	r3, r1
 80056e4:	490d      	ldr	r1, [pc, #52]	; (800571c <delay_ms+0x68>)
 80056e6:	e9c1 2300 	strd	r2, r3, [r1]
	while(ticks_counting<(ticks_start+(uint64_t)wait_time_ms))
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	4698      	mov	r8, r3
 80056f0:	4691      	mov	r9, r2
 80056f2:	4b09      	ldr	r3, [pc, #36]	; (8005718 <delay_ms+0x64>)
 80056f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f8:	eb18 0402 	adds.w	r4, r8, r2
 80056fc:	eb49 0503 	adc.w	r5, r9, r3
 8005700:	4b06      	ldr	r3, [pc, #24]	; (800571c <delay_ms+0x68>)
 8005702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005706:	42a2      	cmp	r2, r4
 8005708:	41ab      	sbcs	r3, r5
 800570a:	d3e7      	bcc.n	80056dc <delay_ms+0x28>
	}
}
 800570c:	bf00      	nop
 800570e:	bf00      	nop
 8005710:	3708      	adds	r7, #8
 8005712:	46bd      	mov	sp, r7
 8005714:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005718:	20000520 	.word	0x20000520
 800571c:	20000528 	.word	0x20000528

08005720 <SysTick_Handler>:

/* Cuando se produce una interrupcion en el NVIC debido SysTick, apuntara a esta
 * funcion en el vector de interrupciones
 */
void SysTick_Handler(void)
{
 8005720:	b480      	push	{r7}
 8005722:	af00      	add	r7, sp, #0
	//Verificamos que la interrupcion se lance
	if(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)
 8005724:	4b0c      	ldr	r3, [pc, #48]	; (8005758 <SysTick_Handler+0x38>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800572c:	2b00      	cmp	r3, #0
 800572e:	d00e      	beq.n	800574e <SysTick_Handler+0x2e>
	{
		//Limpiamos la bandera
		SysTick->CTRL &= ~ SysTick_CTRL_COUNTFLAG_Msk;
 8005730:	4b09      	ldr	r3, [pc, #36]	; (8005758 <SysTick_Handler+0x38>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a08      	ldr	r2, [pc, #32]	; (8005758 <SysTick_Handler+0x38>)
 8005736:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800573a:	6013      	str	r3, [r2, #0]

		//Incrementamos en 1 el contador
		ticks++;
 800573c:	4b07      	ldr	r3, [pc, #28]	; (800575c <SysTick_Handler+0x3c>)
 800573e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005742:	1c50      	adds	r0, r2, #1
 8005744:	f143 0100 	adc.w	r1, r3, #0
 8005748:	4b04      	ldr	r3, [pc, #16]	; (800575c <SysTick_Handler+0x3c>)
 800574a:	e9c3 0100 	strd	r0, r1, [r3]
	}
}
 800574e:	bf00      	nop
 8005750:	46bd      	mov	sp, r7
 8005752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005756:	4770      	bx	lr
 8005758:	e000e010 	.word	0xe000e010
 800575c:	20000518 	.word	0x20000518

08005760 <__NVIC_EnableIRQ>:
{
 8005760:	b480      	push	{r7}
 8005762:	b083      	sub	sp, #12
 8005764:	af00      	add	r7, sp, #0
 8005766:	4603      	mov	r3, r0
 8005768:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800576a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800576e:	2b00      	cmp	r3, #0
 8005770:	db0b      	blt.n	800578a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005772:	79fb      	ldrb	r3, [r7, #7]
 8005774:	f003 021f 	and.w	r2, r3, #31
 8005778:	4907      	ldr	r1, [pc, #28]	; (8005798 <__NVIC_EnableIRQ+0x38>)
 800577a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800577e:	095b      	lsrs	r3, r3, #5
 8005780:	2001      	movs	r0, #1
 8005782:	fa00 f202 	lsl.w	r2, r0, r2
 8005786:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800578a:	bf00      	nop
 800578c:	370c      	adds	r7, #12
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr
 8005796:	bf00      	nop
 8005798:	e000e100 	.word	0xe000e100

0800579c <USART_Config>:
uint8_t posChar = 0;                                 //Variable para recorrer el String
uint8_t typeWriteTXE = 0;                            //Variable que selecciona el tipo entre string y caracter

//Funcion para cargar la configuracion del periferico USART
void USART_Config(USART_Handler_t *ptrUsartHandler)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b084      	sub	sp, #16
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
	//---------------------------------1) Activamos el periferico------------------------------------------
	//Registro: APB1ENR
	//Registro: APB2ENR

	if(ptrUsartHandler->ptrUSARTx == USART1)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	4a8f      	ldr	r2, [pc, #572]	; (80059e8 <USART_Config+0x24c>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d107      	bne.n	80057be <USART_Config+0x22>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB2ENR = RCC_APB2ENR_USART1EN;
 80057ae:	4b8f      	ldr	r3, [pc, #572]	; (80059ec <USART_Config+0x250>)
 80057b0:	2210      	movs	r2, #16
 80057b2:	645a      	str	r2, [r3, #68]	; 0x44
		//Guardamos una referencia al periferico que estamos utilizando
		ptrUSART1Used = ptrUsartHandler->ptrUSARTx;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	4a8d      	ldr	r2, [pc, #564]	; (80059f0 <USART_Config+0x254>)
 80057ba:	6013      	str	r3, [r2, #0]
 80057bc:	e019      	b.n	80057f2 <USART_Config+0x56>
	}

	else if(ptrUsartHandler->ptrUSARTx == USART2)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	4a8c      	ldr	r2, [pc, #560]	; (80059f4 <USART_Config+0x258>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d108      	bne.n	80057da <USART_Config+0x3e>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR = RCC_APB1ENR_USART2EN;
 80057c8:	4b88      	ldr	r3, [pc, #544]	; (80059ec <USART_Config+0x250>)
 80057ca:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80057ce:	641a      	str	r2, [r3, #64]	; 0x40
		//Guardamos una referencia al periferico que estamos utilizando
		ptrUSART2Used = ptrUsartHandler->ptrUSARTx;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	4a88      	ldr	r2, [pc, #544]	; (80059f8 <USART_Config+0x25c>)
 80057d6:	6013      	str	r3, [r2, #0]
 80057d8:	e00b      	b.n	80057f2 <USART_Config+0x56>
	}

	else if(ptrUsartHandler->ptrUSARTx == USART6)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	689b      	ldr	r3, [r3, #8]
 80057de:	4a87      	ldr	r2, [pc, #540]	; (80059fc <USART_Config+0x260>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d106      	bne.n	80057f2 <USART_Config+0x56>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB2ENR = RCC_APB2ENR_USART6EN;
 80057e4:	4b81      	ldr	r3, [pc, #516]	; (80059ec <USART_Config+0x250>)
 80057e6:	2220      	movs	r2, #32
 80057e8:	645a      	str	r2, [r3, #68]	; 0x44
		//Guardamos una referencia al periferico que estamos utilizando
		ptrUSART6Used = ptrUsartHandler->ptrUSARTx;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	4a84      	ldr	r2, [pc, #528]	; (8005a00 <USART_Config+0x264>)
 80057f0:	6013      	str	r3, [r2, #0]

	//-------------------------------2) Limpieza de registros ------------------------------------------
	//Registro: CR1
	//Registro: CR2

	ptrUsartHandler->ptrUSARTx->CR1 = 0;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	2200      	movs	r2, #0
 80057f8:	60da      	str	r2, [r3, #12]
	ptrUsartHandler->ptrUSARTx->CR2 = 0;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	2200      	movs	r2, #0
 8005800:	611a      	str	r2, [r3, #16]

	//-------------------------3) Configuracion del parity y tamao de dato ------------------------------
	//Registro: CR1

	//Verificamos si la paridad esta activada
	if(ptrUsartHandler->USART_Config.USART_parity != USART_PARITY_NONE)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	789b      	ldrb	r3, [r3, #2]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d03d      	beq.n	8005886 <USART_Config+0xea>
	{
		//Activamos Parity control Enable PCE
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	68da      	ldr	r2, [r3, #12]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005818:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PCE;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	68da      	ldr	r2, [r3, #12]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005828:	60da      	str	r2, [r3, #12]

		//Definimos un tamao de datos de 9 bits M = 1
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	68da      	ldr	r2, [r3, #12]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005838:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_M;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	68da      	ldr	r2, [r3, #12]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005848:	60da      	str	r2, [r3, #12]

		//Verificamos si se selecciona ODD o EVEN
		if(ptrUsartHandler->USART_Config.USART_parity == USART_PARITY_ODD)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	789b      	ldrb	r3, [r3, #2]
 800584e:	2b01      	cmp	r3, #1
 8005850:	d110      	bne.n	8005874 <USART_Config+0xd8>
		{
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PS;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	68da      	ldr	r2, [r3, #12]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005860:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PS;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	68da      	ldr	r2, [r3, #12]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005870:	60da      	str	r2, [r3, #12]
 8005872:	e018      	b.n	80058a6 <USART_Config+0x10a>
		}
		else
		{
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PS;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	68da      	ldr	r2, [r3, #12]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005882:	60da      	str	r2, [r3, #12]
 8005884:	e00f      	b.n	80058a6 <USART_Config+0x10a>

	}
	else
	{
		//Desactivamos la Parity control Enable PCE
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	68da      	ldr	r2, [r3, #12]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005894:	60da      	str	r2, [r3, #12]
		//Definimos un tamao de datos de 8 bits M = 0
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	68da      	ldr	r2, [r3, #12]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80058a4:	60da      	str	r2, [r3, #12]

	//--------------------------------4) Configuracion del Stop bits--------------------------------------
	//Registro: CR2

	//Se verifica que stop bits se selecciono
	switch(ptrUsartHandler->USART_Config.USART_stopbits)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	78db      	ldrb	r3, [r3, #3]
 80058aa:	2b03      	cmp	r3, #3
 80058ac:	d84c      	bhi.n	8005948 <USART_Config+0x1ac>
 80058ae:	a201      	add	r2, pc, #4	; (adr r2, 80058b4 <USART_Config+0x118>)
 80058b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b4:	080058c5 	.word	0x080058c5
 80058b8:	080058e3 	.word	0x080058e3
 80058bc:	08005905 	.word	0x08005905
 80058c0:	08005927 	.word	0x08005927
	{
	//Para el 1 Stop bit se escribe 00
	case USART_STOPBIT_1:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	691a      	ldr	r2, [r3, #16]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80058d2:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b00<<USART_CR2_STOP_Pos);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	689a      	ldr	r2, [r3, #8]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	6912      	ldr	r2, [r2, #16]
 80058de:	611a      	str	r2, [r3, #16]
		break;
 80058e0:	e041      	b.n	8005966 <USART_Config+0x1ca>
	}
	//Para el 0.5 Stop bit se escribe 01
	case USART_STOPBIT_0_5:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	691a      	ldr	r2, [r3, #16]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80058f0:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b01<<USART_CR2_STOP_Pos);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	691a      	ldr	r2, [r3, #16]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005900:	611a      	str	r2, [r3, #16]
		break;
 8005902:	e030      	b.n	8005966 <USART_Config+0x1ca>
	}
	//Para el 2 Stop bit se escribe 10
	case USART_STOPBIT_2:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	689b      	ldr	r3, [r3, #8]
 8005908:	691a      	ldr	r2, [r3, #16]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005912:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b10<<USART_CR2_STOP_Pos);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	691a      	ldr	r2, [r3, #16]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005922:	611a      	str	r2, [r3, #16]
		break;
 8005924:	e01f      	b.n	8005966 <USART_Config+0x1ca>
	}
	//Para el 1.5 Stop bit se escribe 11
	case USART_STOPBIT_1_5:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	691a      	ldr	r2, [r3, #16]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005934:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b11<<USART_CR2_STOP_Pos);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	691a      	ldr	r2, [r3, #16]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8005944:	611a      	str	r2, [r3, #16]
		break;
 8005946:	e00e      	b.n	8005966 <USART_Config+0x1ca>
	}
	//En caso por defecto selsccionamos un bit de paraba
	default:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	691a      	ldr	r2, [r3, #16]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005956:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b00<<USART_CR2_STOP_Pos);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	689a      	ldr	r2, [r3, #8]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	6912      	ldr	r2, [r2, #16]
 8005962:	611a      	str	r2, [r3, #16]
		break;
 8005964:	bf00      	nop
	}

	//-------------------5) Configuracion del Baudrate(Velocidad de Trans o Rec)-------------------------
	//Registro: BRR       //Numero de 32 bits

	uint8_t clock = 0;
 8005966:	2300      	movs	r3, #0
 8005968:	73fb      	strb	r3, [r7, #15]

	if(ptrUsartHandler->ptrUSARTx == USART2)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	4a21      	ldr	r2, [pc, #132]	; (80059f4 <USART_Config+0x258>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d104      	bne.n	800597e <USART_Config+0x1e2>
	{
		clock = getClockAPB1();          //Guardamos la velocidad de reloj entregada al bus APB1
 8005974:	f7ff fac6 	bl	8004f04 <getClockAPB1>
 8005978:	4603      	mov	r3, r0
 800597a:	73fb      	strb	r3, [r7, #15]
 800597c:	e003      	b.n	8005986 <USART_Config+0x1ea>
	}
	else
	{
		clock = getConfigPLL();	         //Guardamos la velocidad de reloj del sistema
 800597e:	f7ff faa5 	bl	8004ecc <getConfigPLL>
 8005982:	4603      	mov	r3, r0
 8005984:	73fb      	strb	r3, [r7, #15]
	}

	//Verificamos el Baud Rate selecionado
	if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_9600)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	785b      	ldrb	r3, [r3, #1]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d10b      	bne.n	80059a6 <USART_Config+0x20a>
	{
		//Se carga el valor de la velocidad en el registro
		ptrUsartHandler->ptrUSARTx->BRR = getValueBaudRate(clock, 9600);
 800598e:	7bfb      	ldrb	r3, [r7, #15]
 8005990:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 8005994:	4618      	mov	r0, r3
 8005996:	f000 f91f 	bl	8005bd8 <getValueBaudRate>
 800599a:	4603      	mov	r3, r0
 800599c:	461a      	mov	r2, r3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	609a      	str	r2, [r3, #8]
 80059a4:	e02f      	b.n	8005a06 <USART_Config+0x26a>
	}
	else if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_19200)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	785b      	ldrb	r3, [r3, #1]
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d10b      	bne.n	80059c6 <USART_Config+0x22a>
	{
		//Se carga el valor de la velocidad en el registro
		ptrUsartHandler->ptrUSARTx->BRR = getValueBaudRate(clock, 19200);
 80059ae:	7bfb      	ldrb	r3, [r7, #15]
 80059b0:	f44f 4196 	mov.w	r1, #19200	; 0x4b00
 80059b4:	4618      	mov	r0, r3
 80059b6:	f000 f90f 	bl	8005bd8 <getValueBaudRate>
 80059ba:	4603      	mov	r3, r0
 80059bc:	461a      	mov	r2, r3
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	609a      	str	r2, [r3, #8]
 80059c4:	e01f      	b.n	8005a06 <USART_Config+0x26a>
	}
	else if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_115200)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	785b      	ldrb	r3, [r3, #1]
 80059ca:	2b02      	cmp	r3, #2
 80059cc:	d11a      	bne.n	8005a04 <USART_Config+0x268>
		{
		//Se carga el valor de la velocidad en el registro
		ptrUsartHandler->ptrUSARTx->BRR = getValueBaudRate(clock, 115200);
 80059ce:	7bfb      	ldrb	r3, [r7, #15]
 80059d0:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80059d4:	4618      	mov	r0, r3
 80059d6:	f000 f8ff 	bl	8005bd8 <getValueBaudRate>
 80059da:	4603      	mov	r3, r0
 80059dc:	461a      	mov	r2, r3
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	609a      	str	r2, [r3, #8]
 80059e4:	e00f      	b.n	8005a06 <USART_Config+0x26a>
 80059e6:	bf00      	nop
 80059e8:	40011000 	.word	0x40011000
 80059ec:	40023800 	.word	0x40023800
 80059f0:	20000530 	.word	0x20000530
 80059f4:	40004400 	.word	0x40004400
 80059f8:	20000534 	.word	0x20000534
 80059fc:	40011400 	.word	0x40011400
 8005a00:	20000538 	.word	0x20000538
	}
	else
	{
		__NOP();
 8005a04:	bf00      	nop
	//-------------------6) Configuramos el MODO-------------------------
	//Registro: CR1

	//MODOS: TX only, RX only, RXTX, disable

	switch(ptrUsartHandler->USART_Config.USART_mode)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	781b      	ldrb	r3, [r3, #0]
 8005a0a:	2b03      	cmp	r3, #3
 8005a0c:	d866      	bhi.n	8005adc <USART_Config+0x340>
 8005a0e:	a201      	add	r2, pc, #4	; (adr r2, 8005a14 <USART_Config+0x278>)
 8005a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a14:	08005a25 	.word	0x08005a25
 8005a18:	08005a47 	.word	0x08005a47
 8005a1c:	08005a69 	.word	0x08005a69
 8005a20:	08005aab 	.word	0x08005aab
	{
	//Activamos la parte del sistema encargada de enviar
	case USART_MODE_TX :
	{
		//Activamos el Baud rate clock para la transmision
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	68da      	ldr	r2, [r3, #12]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	f022 0208 	bic.w	r2, r2, #8
 8005a32:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	68da      	ldr	r2, [r3, #12]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	f042 0208 	orr.w	r2, r2, #8
 8005a42:	60da      	str	r2, [r3, #12]

		break;
 8005a44:	e063      	b.n	8005b0e <USART_Config+0x372>
	}
	//Activamos la parte del sistema encargada de recibir
	case USART_MODE_RX:
	{
		//Activamos el Baud rate clock para la recepcion
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	68da      	ldr	r2, [r3, #12]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	f022 0204 	bic.w	r2, r2, #4
 8005a54:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	68da      	ldr	r2, [r3, #12]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	f042 0204 	orr.w	r2, r2, #4
 8005a64:	60da      	str	r2, [r3, #12]

		break;
 8005a66:	e052      	b.n	8005b0e <USART_Config+0x372>
	}
	//Activamos ambas  parte del sistema encargadas de enviar y recibir
	case USART_MODE_RXTX:
	{
		//Activamos el Baud rate clock para la transmision
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	68da      	ldr	r2, [r3, #12]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	f022 0208 	bic.w	r2, r2, #8
 8005a76:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	68da      	ldr	r2, [r3, #12]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	f042 0208 	orr.w	r2, r2, #8
 8005a86:	60da      	str	r2, [r3, #12]
		//Activamos el Baud rate clock para la recepcion
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	68da      	ldr	r2, [r3, #12]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	f022 0204 	bic.w	r2, r2, #4
 8005a96:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	68da      	ldr	r2, [r3, #12]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	f042 0204 	orr.w	r2, r2, #4
 8005aa6:	60da      	str	r2, [r3, #12]


		break;
 8005aa8:	e031      	b.n	8005b0e <USART_Config+0x372>
	}
	//Desativamos ambos canales
	case USART_MODE_DISABLE:
	{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	68da      	ldr	r2, [r3, #12]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ab8:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	68da      	ldr	r2, [r3, #12]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	f022 0208 	bic.w	r2, r2, #8
 8005ac8:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	68da      	ldr	r2, [r3, #12]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	f022 0204 	bic.w	r2, r2, #4
 8005ad8:	60da      	str	r2, [r3, #12]
		break;
 8005ada:	e018      	b.n	8005b0e <USART_Config+0x372>
	}
	default:
	{
		//Actuando por defecto, desactivamos ambos canales
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	68da      	ldr	r2, [r3, #12]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005aea:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	68da      	ldr	r2, [r3, #12]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f022 0208 	bic.w	r2, r2, #8
 8005afa:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	68da      	ldr	r2, [r3, #12]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	f022 0204 	bic.w	r2, r2, #4
 8005b0a:	60da      	str	r2, [r3, #12]
		break;
 8005b0c:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 8005b0e:	b672      	cpsid	i
}
 8005b10:	bf00      	nop

	//Desactivamos las interupciones globales
	__disable_irq();

	//Se selecciono la interrupcion para RX
	if(ptrUsartHandler->USART_Config.USART_enableIntRX ==  USART_RX_INTERRUP_ENABLE)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	791b      	ldrb	r3, [r3, #4]
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d110      	bne.n	8005b3c <USART_Config+0x3a0>
	{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	68da      	ldr	r2, [r3, #12]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	f022 0220 	bic.w	r2, r2, #32
 8005b28:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RXNEIE;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	68da      	ldr	r2, [r3, #12]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	f042 0220 	orr.w	r2, r2, #32
 8005b38:	60da      	str	r2, [r3, #12]
 8005b3a:	e007      	b.n	8005b4c <USART_Config+0x3b0>
	}
	else
	{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	68da      	ldr	r2, [r3, #12]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	f022 0220 	bic.w	r2, r2, #32
 8005b4a:	60da      	str	r2, [r3, #12]
	}

	//Verificamos si se selecciono alguna interrupcion
	if(ptrUsartHandler->USART_Config.USART_enableIntRX ==  USART_RX_INTERRUP_ENABLE || ptrUsartHandler->USART_Config.USART_enableIntTX ==  USART_TX_INTERRUP_ENABLE)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	791b      	ldrb	r3, [r3, #4]
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d003      	beq.n	8005b5c <USART_Config+0x3c0>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	795b      	ldrb	r3, [r3, #5]
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d11a      	bne.n	8005b92 <USART_Config+0x3f6>
	{
		//Matriculamos la interrupcion en el NVIC
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	4a1a      	ldr	r2, [pc, #104]	; (8005bcc <USART_Config+0x430>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d103      	bne.n	8005b6e <USART_Config+0x3d2>
		{
			NVIC_EnableIRQ(USART1_IRQn);
 8005b66:	2025      	movs	r0, #37	; 0x25
 8005b68:	f7ff fdfa 	bl	8005760 <__NVIC_EnableIRQ>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8005b6c:	e013      	b.n	8005b96 <USART_Config+0x3fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART2)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	4a17      	ldr	r2, [pc, #92]	; (8005bd0 <USART_Config+0x434>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d103      	bne.n	8005b80 <USART_Config+0x3e4>
		{
			NVIC_EnableIRQ(USART2_IRQn);
 8005b78:	2026      	movs	r0, #38	; 0x26
 8005b7a:	f7ff fdf1 	bl	8005760 <__NVIC_EnableIRQ>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8005b7e:	e00a      	b.n	8005b96 <USART_Config+0x3fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART6)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	4a13      	ldr	r2, [pc, #76]	; (8005bd4 <USART_Config+0x438>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d105      	bne.n	8005b96 <USART_Config+0x3fa>
		{
			NVIC_EnableIRQ(USART6_IRQn);
 8005b8a:	2047      	movs	r0, #71	; 0x47
 8005b8c:	f7ff fde8 	bl	8005760 <__NVIC_EnableIRQ>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8005b90:	e001      	b.n	8005b96 <USART_Config+0x3fa>
		}
	}
	else
	{
		__NOP();
 8005b92:	bf00      	nop
 8005b94:	e000      	b.n	8005b98 <USART_Config+0x3fc>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8005b96:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8005b98:	b662      	cpsie	i
}
 8005b9a:	bf00      	nop
	__enable_irq();

	//-------------------7) Activacion del modulo Serial------------------------
	//Registro: CR1

	if(ptrUsartHandler->USART_Config.USART_mode != USART_MODE_DISABLE)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	781b      	ldrb	r3, [r3, #0]
 8005ba0:	2b03      	cmp	r3, #3
 8005ba2:	d00f      	beq.n	8005bc4 <USART_Config+0x428>
	{
		//Activamos el modulo Serial
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	68da      	ldr	r2, [r3, #12]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005bb2:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_UE;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	68da      	ldr	r2, [r3, #12]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005bc2:	60da      	str	r2, [r3, #12]
	}
}
 8005bc4:	bf00      	nop
 8005bc6:	3710      	adds	r7, #16
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}
 8005bcc:	40011000 	.word	0x40011000
 8005bd0:	40004400 	.word	0x40004400
 8005bd4:	40011400 	.word	0x40011400

08005bd8 <getValueBaudRate>:
		__enable_irq();
}

//---------------Funcion para calcular el valor correspondiente a ingresar en el BRR----------
uint16_t getValueBaudRate(uint8_t fck, uint32_t baudRate)
{
 8005bd8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005bdc:	b086      	sub	sp, #24
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6039      	str	r1, [r7, #0]
 8005be2:	4601      	mov	r1, r0
 8005be4:	71f9      	strb	r1, [r7, #7]
    uint32_t usartDiv = (fck*10000000000)/(16*baudRate);
 8005be6:	79f9      	ldrb	r1, [r7, #7]
 8005be8:	2000      	movs	r0, #0
 8005bea:	460a      	mov	r2, r1
 8005bec:	4603      	mov	r3, r0
 8005bee:	491f      	ldr	r1, [pc, #124]	; (8005c6c <getValueBaudRate+0x94>)
 8005bf0:	fb01 f003 	mul.w	r0, r1, r3
 8005bf4:	2102      	movs	r1, #2
 8005bf6:	fb02 f101 	mul.w	r1, r2, r1
 8005bfa:	4401      	add	r1, r0
 8005bfc:	481b      	ldr	r0, [pc, #108]	; (8005c6c <getValueBaudRate+0x94>)
 8005bfe:	fba2 4500 	umull	r4, r5, r2, r0
 8005c02:	194b      	adds	r3, r1, r5
 8005c04:	461d      	mov	r5, r3
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	011b      	lsls	r3, r3, #4
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	4698      	mov	r8, r3
 8005c0e:	4691      	mov	r9, r2
 8005c10:	4642      	mov	r2, r8
 8005c12:	464b      	mov	r3, r9
 8005c14:	4620      	mov	r0, r4
 8005c16:	4629      	mov	r1, r5
 8005c18:	f7fb f95c 	bl	8000ed4 <__aeabi_ldivmod>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	460b      	mov	r3, r1
 8005c20:	4613      	mov	r3, r2
 8005c22:	617b      	str	r3, [r7, #20]
    uint32_t mantiza = usartDiv/10000;
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	4a12      	ldr	r2, [pc, #72]	; (8005c70 <getValueBaudRate+0x98>)
 8005c28:	fba2 2303 	umull	r2, r3, r2, r3
 8005c2c:	0b5b      	lsrs	r3, r3, #13
 8005c2e:	613b      	str	r3, [r7, #16]
    uint32_t decimal = usartDiv-mantiza*10000;
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	f242 7210 	movw	r2, #10000	; 0x2710
 8005c36:	fb02 f303 	mul.w	r3, r2, r3
 8005c3a:	697a      	ldr	r2, [r7, #20]
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	60fb      	str	r3, [r7, #12]
    uint8_t div_Fraction = (decimal-1000)/625;  //1000
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8005c46:	4a0a      	ldr	r2, [pc, #40]	; (8005c70 <getValueBaudRate+0x98>)
 8005c48:	fba2 2303 	umull	r2, r3, r2, r3
 8005c4c:	0a5b      	lsrs	r3, r3, #9
 8005c4e:	72fb      	strb	r3, [r7, #11]
    uint16_t value  = mantiza<<USART_BRR_DIV_Mantissa_Pos | div_Fraction;
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	011b      	lsls	r3, r3, #4
 8005c56:	b29a      	uxth	r2, r3
 8005c58:	7afb      	ldrb	r3, [r7, #11]
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	813b      	strh	r3, [r7, #8]

    return value;
 8005c60:	893b      	ldrh	r3, [r7, #8]
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3718      	adds	r7, #24
 8005c66:	46bd      	mov	sp, r7
 8005c68:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005c6c:	540be400 	.word	0x540be400
 8005c70:	d1b71759 	.word	0xd1b71759

08005c74 <writeMsgForTXE>:
	}
}

//Funcion para escribir un string
void writeMsgForTXE(USART_Handler_t *ptrUsartHandlerString, char *MsgtoSend)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b082      	sub	sp, #8
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	6039      	str	r1, [r7, #0]
	if (posChar == 0 && inLineTxe == 0)
 8005c7e:	4b16      	ldr	r3, [pc, #88]	; (8005cd8 <writeMsgForTXE+0x64>)
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d111      	bne.n	8005caa <writeMsgForTXE+0x36>
 8005c86:	4b15      	ldr	r3, [pc, #84]	; (8005cdc <writeMsgForTXE+0x68>)
 8005c88:	781b      	ldrb	r3, [r3, #0]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d10d      	bne.n	8005caa <writeMsgForTXE+0x36>
	{
		//Guardamos el string que se desea enviar en un arreglo
		sprintf(bufferMsgForTXE, MsgtoSend);
 8005c8e:	6839      	ldr	r1, [r7, #0]
 8005c90:	4813      	ldr	r0, [pc, #76]	; (8005ce0 <writeMsgForTXE+0x6c>)
 8005c92:	f001 f8a9 	bl	8006de8 <siprintf>
		//cambiamos el tipo
		typeWriteTXE = 1;
 8005c96:	4b13      	ldr	r3, [pc, #76]	; (8005ce4 <writeMsgForTXE+0x70>)
 8005c98:	2201      	movs	r2, #1
 8005c9a:	701a      	strb	r2, [r3, #0]
		//Activo la interrupcion
		interruptionTX(ptrUsartHandlerString->ptrUSARTx, USART_TX_INTERRUP_ENABLE);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	2101      	movs	r1, #1
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	f000 f830 	bl	8005d08 <interruptionTX>
 8005ca8:	e012      	b.n	8005cd0 <writeMsgForTXE+0x5c>
	}
	else
	{
		sprintf(bufferMsgForTXE_inLine[inLine], MsgtoSend);
 8005caa:	4b0f      	ldr	r3, [pc, #60]	; (8005ce8 <writeMsgForTXE+0x74>)
 8005cac:	781b      	ldrb	r3, [r3, #0]
 8005cae:	461a      	mov	r2, r3
 8005cb0:	2364      	movs	r3, #100	; 0x64
 8005cb2:	fb02 f303 	mul.w	r3, r2, r3
 8005cb6:	4a0d      	ldr	r2, [pc, #52]	; (8005cec <writeMsgForTXE+0x78>)
 8005cb8:	4413      	add	r3, r2
 8005cba:	6839      	ldr	r1, [r7, #0]
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	f001 f893 	bl	8006de8 <siprintf>
		inLine++;
 8005cc2:	4b09      	ldr	r3, [pc, #36]	; (8005ce8 <writeMsgForTXE+0x74>)
 8005cc4:	781b      	ldrb	r3, [r3, #0]
 8005cc6:	3301      	adds	r3, #1
 8005cc8:	b2da      	uxtb	r2, r3
 8005cca:	4b07      	ldr	r3, [pc, #28]	; (8005ce8 <writeMsgForTXE+0x74>)
 8005ccc:	701a      	strb	r2, [r3, #0]
	}
}
 8005cce:	bf00      	nop
 8005cd0:	bf00      	nop
 8005cd2:	3708      	adds	r7, #8
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}
 8005cd8:	20000d76 	.word	0x20000d76
 8005cdc:	20000d75 	.word	0x20000d75
 8005ce0:	20000540 	.word	0x20000540
 8005ce4:	20000d77 	.word	0x20000d77
 8005ce8:	20000d74 	.word	0x20000d74
 8005cec:	200005a4 	.word	0x200005a4

08005cf0 <getRxData>:

//Funcion para leer un char
uint8_t getRxData(void)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	af00      	add	r7, sp, #0
	return auxRxData;
 8005cf4:	4b03      	ldr	r3, [pc, #12]	; (8005d04 <getRxData+0x14>)
 8005cf6:	781b      	ldrb	r3, [r3, #0]
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr
 8005d02:	bf00      	nop
 8005d04:	2000053c 	.word	0x2000053c

08005d08 <interruptionTX>:

//Funcion para desactivar o activar las interrupciones por  TX
void interruptionTX(USART_TypeDef *ptrUSARTxUsed, uint8_t interrupEnable)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b083      	sub	sp, #12
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	460b      	mov	r3, r1
 8005d12:	70fb      	strb	r3, [r7, #3]
	//Se selecciono la interrupcion para TX
	if(interrupEnable ==  USART_TX_INTERRUP_ENABLE)
 8005d14:	78fb      	ldrb	r3, [r7, #3]
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d10c      	bne.n	8005d34 <interruptionTX+0x2c>
	{
		ptrUSARTxUsed->CR1 &= ~USART_CR1_TXEIE;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	68db      	ldr	r3, [r3, #12]
 8005d1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	60da      	str	r2, [r3, #12]
		ptrUSARTxUsed->CR1 |= USART_CR1_TXEIE;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	68db      	ldr	r3, [r3, #12]
 8005d2a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	60da      	str	r2, [r3, #12]
	}
	else
	{
		ptrUSARTxUsed->CR1  &= ~USART_CR1_TXEIE;
	}
}
 8005d32:	e005      	b.n	8005d40 <interruptionTX+0x38>
		ptrUSARTxUsed->CR1  &= ~USART_CR1_TXEIE;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	68db      	ldr	r3, [r3, #12]
 8005d38:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	60da      	str	r2, [r3, #12]
}
 8005d40:	bf00      	nop
 8005d42:	370c      	adds	r7, #12
 8005d44:	46bd      	mov	sp, r7
 8005d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4a:	4770      	bx	lr

08005d4c <BasicUSART2_Callback>:
	__NOP();
}


__attribute__((weak)) void BasicUSART2_Callback()
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	af00      	add	r7, sp, #0
	__NOP();
 8005d50:	bf00      	nop
}
 8005d52:	bf00      	nop
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr

08005d5c <BasicUSART6_Callback>:


__attribute__((weak)) void BasicUSART6_Callback()
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	af00      	add	r7, sp, #0
	__NOP();
 8005d60:	bf00      	nop
}
 8005d62:	bf00      	nop
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr

08005d6c <USART1_IRQHandler>:
 * estas funciones en el vector de interrupciones respectivamente.
 * Con ello Guardamos el elemento char recibido
 */

void USART1_IRQHandler(void)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	af00      	add	r7, sp, #0
	//Confirmamos que el registro RXNE esta activo
	if(ptrUSART1Used->SR & USART_SR_RXNE)
 8005d70:	4b37      	ldr	r3, [pc, #220]	; (8005e50 <USART1_IRQHandler+0xe4>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f003 0320 	and.w	r3, r3, #32
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d008      	beq.n	8005d90 <USART1_IRQHandler+0x24>
	{
		//Leemos el registro DR del respectivo USART
		auxRxData = (uint8_t) ptrUSART1Used->DR;
 8005d7e:	4b34      	ldr	r3, [pc, #208]	; (8005e50 <USART1_IRQHandler+0xe4>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	b2da      	uxtb	r2, r3
 8005d86:	4b33      	ldr	r3, [pc, #204]	; (8005e54 <USART1_IRQHandler+0xe8>)
 8005d88:	701a      	strb	r2, [r3, #0]
		//Llamanos a la funcion de interrupcion
		BasicUSART1_Callback();
 8005d8a:	f7fc fc89 	bl	80026a0 <BasicUSART1_Callback>
	}
	else
	{
		__NOP();
	}
}
 8005d8e:	e05d      	b.n	8005e4c <USART1_IRQHandler+0xe0>
	else if (ptrUSART1Used->SR & USART_SR_TXE)
 8005d90:	4b2f      	ldr	r3, [pc, #188]	; (8005e50 <USART1_IRQHandler+0xe4>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d055      	beq.n	8005e4a <USART1_IRQHandler+0xde>
		if(typeWriteTXE == 0)
 8005d9e:	4b2e      	ldr	r3, [pc, #184]	; (8005e58 <USART1_IRQHandler+0xec>)
 8005da0:	781b      	ldrb	r3, [r3, #0]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d10b      	bne.n	8005dbe <USART1_IRQHandler+0x52>
			ptrUSART1Used->DR = datatoSendForTXE;
 8005da6:	4b2d      	ldr	r3, [pc, #180]	; (8005e5c <USART1_IRQHandler+0xf0>)
 8005da8:	781a      	ldrb	r2, [r3, #0]
 8005daa:	4b29      	ldr	r3, [pc, #164]	; (8005e50 <USART1_IRQHandler+0xe4>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	605a      	str	r2, [r3, #4]
			interruptionTX(ptrUSART1Used, USART_TX_INTERRUP_DISABLE);
 8005db0:	4b27      	ldr	r3, [pc, #156]	; (8005e50 <USART1_IRQHandler+0xe4>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	2100      	movs	r1, #0
 8005db6:	4618      	mov	r0, r3
 8005db8:	f7ff ffa6 	bl	8005d08 <interruptionTX>
}
 8005dbc:	e046      	b.n	8005e4c <USART1_IRQHandler+0xe0>
		else if(typeWriteTXE == 1)
 8005dbe:	4b26      	ldr	r3, [pc, #152]	; (8005e58 <USART1_IRQHandler+0xec>)
 8005dc0:	781b      	ldrb	r3, [r3, #0]
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d142      	bne.n	8005e4c <USART1_IRQHandler+0xe0>
			if (bufferMsgForTXE[posChar] != '\0')
 8005dc6:	4b26      	ldr	r3, [pc, #152]	; (8005e60 <USART1_IRQHandler+0xf4>)
 8005dc8:	781b      	ldrb	r3, [r3, #0]
 8005dca:	461a      	mov	r2, r3
 8005dcc:	4b25      	ldr	r3, [pc, #148]	; (8005e64 <USART1_IRQHandler+0xf8>)
 8005dce:	5c9b      	ldrb	r3, [r3, r2]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d00e      	beq.n	8005df2 <USART1_IRQHandler+0x86>
				ptrUSART1Used->DR = bufferMsgForTXE[posChar];
 8005dd4:	4b22      	ldr	r3, [pc, #136]	; (8005e60 <USART1_IRQHandler+0xf4>)
 8005dd6:	781b      	ldrb	r3, [r3, #0]
 8005dd8:	461a      	mov	r2, r3
 8005dda:	4b22      	ldr	r3, [pc, #136]	; (8005e64 <USART1_IRQHandler+0xf8>)
 8005ddc:	5c9a      	ldrb	r2, [r3, r2]
 8005dde:	4b1c      	ldr	r3, [pc, #112]	; (8005e50 <USART1_IRQHandler+0xe4>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	605a      	str	r2, [r3, #4]
				posChar++;
 8005de4:	4b1e      	ldr	r3, [pc, #120]	; (8005e60 <USART1_IRQHandler+0xf4>)
 8005de6:	781b      	ldrb	r3, [r3, #0]
 8005de8:	3301      	adds	r3, #1
 8005dea:	b2da      	uxtb	r2, r3
 8005dec:	4b1c      	ldr	r3, [pc, #112]	; (8005e60 <USART1_IRQHandler+0xf4>)
 8005dee:	701a      	strb	r2, [r3, #0]
}
 8005df0:	e02c      	b.n	8005e4c <USART1_IRQHandler+0xe0>
				if (inLineTxe<inLine)
 8005df2:	4b1d      	ldr	r3, [pc, #116]	; (8005e68 <USART1_IRQHandler+0xfc>)
 8005df4:	781a      	ldrb	r2, [r3, #0]
 8005df6:	4b1d      	ldr	r3, [pc, #116]	; (8005e6c <USART1_IRQHandler+0x100>)
 8005df8:	781b      	ldrb	r3, [r3, #0]
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d215      	bcs.n	8005e2a <USART1_IRQHandler+0xbe>
					sprintf(bufferMsgForTXE, bufferMsgForTXE_inLine[inLineTxe]);
 8005dfe:	4b1a      	ldr	r3, [pc, #104]	; (8005e68 <USART1_IRQHandler+0xfc>)
 8005e00:	781b      	ldrb	r3, [r3, #0]
 8005e02:	461a      	mov	r2, r3
 8005e04:	2364      	movs	r3, #100	; 0x64
 8005e06:	fb02 f303 	mul.w	r3, r2, r3
 8005e0a:	4a19      	ldr	r2, [pc, #100]	; (8005e70 <USART1_IRQHandler+0x104>)
 8005e0c:	4413      	add	r3, r2
 8005e0e:	4619      	mov	r1, r3
 8005e10:	4814      	ldr	r0, [pc, #80]	; (8005e64 <USART1_IRQHandler+0xf8>)
 8005e12:	f000 ffe9 	bl	8006de8 <siprintf>
					posChar = 0;
 8005e16:	4b12      	ldr	r3, [pc, #72]	; (8005e60 <USART1_IRQHandler+0xf4>)
 8005e18:	2200      	movs	r2, #0
 8005e1a:	701a      	strb	r2, [r3, #0]
					inLineTxe++;
 8005e1c:	4b12      	ldr	r3, [pc, #72]	; (8005e68 <USART1_IRQHandler+0xfc>)
 8005e1e:	781b      	ldrb	r3, [r3, #0]
 8005e20:	3301      	adds	r3, #1
 8005e22:	b2da      	uxtb	r2, r3
 8005e24:	4b10      	ldr	r3, [pc, #64]	; (8005e68 <USART1_IRQHandler+0xfc>)
 8005e26:	701a      	strb	r2, [r3, #0]
}
 8005e28:	e010      	b.n	8005e4c <USART1_IRQHandler+0xe0>
					interruptionTX(ptrUSART1Used, USART_TX_INTERRUP_DISABLE);
 8005e2a:	4b09      	ldr	r3, [pc, #36]	; (8005e50 <USART1_IRQHandler+0xe4>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2100      	movs	r1, #0
 8005e30:	4618      	mov	r0, r3
 8005e32:	f7ff ff69 	bl	8005d08 <interruptionTX>
					posChar = 0;
 8005e36:	4b0a      	ldr	r3, [pc, #40]	; (8005e60 <USART1_IRQHandler+0xf4>)
 8005e38:	2200      	movs	r2, #0
 8005e3a:	701a      	strb	r2, [r3, #0]
					inLineTxe = 0;
 8005e3c:	4b0a      	ldr	r3, [pc, #40]	; (8005e68 <USART1_IRQHandler+0xfc>)
 8005e3e:	2200      	movs	r2, #0
 8005e40:	701a      	strb	r2, [r3, #0]
					inLine = 0;
 8005e42:	4b0a      	ldr	r3, [pc, #40]	; (8005e6c <USART1_IRQHandler+0x100>)
 8005e44:	2200      	movs	r2, #0
 8005e46:	701a      	strb	r2, [r3, #0]
}
 8005e48:	e000      	b.n	8005e4c <USART1_IRQHandler+0xe0>
		__NOP();
 8005e4a:	bf00      	nop
}
 8005e4c:	bf00      	nop
 8005e4e:	bd80      	pop	{r7, pc}
 8005e50:	20000530 	.word	0x20000530
 8005e54:	2000053c 	.word	0x2000053c
 8005e58:	20000d77 	.word	0x20000d77
 8005e5c:	2000053d 	.word	0x2000053d
 8005e60:	20000d76 	.word	0x20000d76
 8005e64:	20000540 	.word	0x20000540
 8005e68:	20000d75 	.word	0x20000d75
 8005e6c:	20000d74 	.word	0x20000d74
 8005e70:	200005a4 	.word	0x200005a4

08005e74 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	af00      	add	r7, sp, #0
	//Confirmamos que el registro RXNE esta activo
	if(ptrUSART2Used->SR & USART_SR_RXNE)
 8005e78:	4b37      	ldr	r3, [pc, #220]	; (8005f58 <USART2_IRQHandler+0xe4>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 0320 	and.w	r3, r3, #32
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d008      	beq.n	8005e98 <USART2_IRQHandler+0x24>
	{
		//Leemos el registro DR del respectivo USART
		auxRxData = (uint8_t) ptrUSART2Used->DR;
 8005e86:	4b34      	ldr	r3, [pc, #208]	; (8005f58 <USART2_IRQHandler+0xe4>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	b2da      	uxtb	r2, r3
 8005e8e:	4b33      	ldr	r3, [pc, #204]	; (8005f5c <USART2_IRQHandler+0xe8>)
 8005e90:	701a      	strb	r2, [r3, #0]
		//Llamanos a la funcion de interrupcion
		BasicUSART2_Callback();
 8005e92:	f7ff ff5b 	bl	8005d4c <BasicUSART2_Callback>
	}
	else
	{
		__NOP();
	}
}
 8005e96:	e05d      	b.n	8005f54 <USART2_IRQHandler+0xe0>
	else if (ptrUSART2Used->SR & USART_SR_TXE)
 8005e98:	4b2f      	ldr	r3, [pc, #188]	; (8005f58 <USART2_IRQHandler+0xe4>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d055      	beq.n	8005f52 <USART2_IRQHandler+0xde>
		if(typeWriteTXE == 0)
 8005ea6:	4b2e      	ldr	r3, [pc, #184]	; (8005f60 <USART2_IRQHandler+0xec>)
 8005ea8:	781b      	ldrb	r3, [r3, #0]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d10b      	bne.n	8005ec6 <USART2_IRQHandler+0x52>
			ptrUSART2Used->DR = datatoSendForTXE;
 8005eae:	4b2d      	ldr	r3, [pc, #180]	; (8005f64 <USART2_IRQHandler+0xf0>)
 8005eb0:	781a      	ldrb	r2, [r3, #0]
 8005eb2:	4b29      	ldr	r3, [pc, #164]	; (8005f58 <USART2_IRQHandler+0xe4>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	605a      	str	r2, [r3, #4]
			interruptionTX(ptrUSART2Used, USART_TX_INTERRUP_DISABLE);
 8005eb8:	4b27      	ldr	r3, [pc, #156]	; (8005f58 <USART2_IRQHandler+0xe4>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	2100      	movs	r1, #0
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f7ff ff22 	bl	8005d08 <interruptionTX>
}
 8005ec4:	e046      	b.n	8005f54 <USART2_IRQHandler+0xe0>
		else if(typeWriteTXE == 1)
 8005ec6:	4b26      	ldr	r3, [pc, #152]	; (8005f60 <USART2_IRQHandler+0xec>)
 8005ec8:	781b      	ldrb	r3, [r3, #0]
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d142      	bne.n	8005f54 <USART2_IRQHandler+0xe0>
			if (bufferMsgForTXE[posChar] != '\0')
 8005ece:	4b26      	ldr	r3, [pc, #152]	; (8005f68 <USART2_IRQHandler+0xf4>)
 8005ed0:	781b      	ldrb	r3, [r3, #0]
 8005ed2:	461a      	mov	r2, r3
 8005ed4:	4b25      	ldr	r3, [pc, #148]	; (8005f6c <USART2_IRQHandler+0xf8>)
 8005ed6:	5c9b      	ldrb	r3, [r3, r2]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d00e      	beq.n	8005efa <USART2_IRQHandler+0x86>
				ptrUSART2Used->DR = bufferMsgForTXE[posChar];
 8005edc:	4b22      	ldr	r3, [pc, #136]	; (8005f68 <USART2_IRQHandler+0xf4>)
 8005ede:	781b      	ldrb	r3, [r3, #0]
 8005ee0:	461a      	mov	r2, r3
 8005ee2:	4b22      	ldr	r3, [pc, #136]	; (8005f6c <USART2_IRQHandler+0xf8>)
 8005ee4:	5c9a      	ldrb	r2, [r3, r2]
 8005ee6:	4b1c      	ldr	r3, [pc, #112]	; (8005f58 <USART2_IRQHandler+0xe4>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	605a      	str	r2, [r3, #4]
				posChar++;
 8005eec:	4b1e      	ldr	r3, [pc, #120]	; (8005f68 <USART2_IRQHandler+0xf4>)
 8005eee:	781b      	ldrb	r3, [r3, #0]
 8005ef0:	3301      	adds	r3, #1
 8005ef2:	b2da      	uxtb	r2, r3
 8005ef4:	4b1c      	ldr	r3, [pc, #112]	; (8005f68 <USART2_IRQHandler+0xf4>)
 8005ef6:	701a      	strb	r2, [r3, #0]
}
 8005ef8:	e02c      	b.n	8005f54 <USART2_IRQHandler+0xe0>
				if (inLineTxe<inLine)
 8005efa:	4b1d      	ldr	r3, [pc, #116]	; (8005f70 <USART2_IRQHandler+0xfc>)
 8005efc:	781a      	ldrb	r2, [r3, #0]
 8005efe:	4b1d      	ldr	r3, [pc, #116]	; (8005f74 <USART2_IRQHandler+0x100>)
 8005f00:	781b      	ldrb	r3, [r3, #0]
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d215      	bcs.n	8005f32 <USART2_IRQHandler+0xbe>
					sprintf(bufferMsgForTXE, bufferMsgForTXE_inLine[inLineTxe]);
 8005f06:	4b1a      	ldr	r3, [pc, #104]	; (8005f70 <USART2_IRQHandler+0xfc>)
 8005f08:	781b      	ldrb	r3, [r3, #0]
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	2364      	movs	r3, #100	; 0x64
 8005f0e:	fb02 f303 	mul.w	r3, r2, r3
 8005f12:	4a19      	ldr	r2, [pc, #100]	; (8005f78 <USART2_IRQHandler+0x104>)
 8005f14:	4413      	add	r3, r2
 8005f16:	4619      	mov	r1, r3
 8005f18:	4814      	ldr	r0, [pc, #80]	; (8005f6c <USART2_IRQHandler+0xf8>)
 8005f1a:	f000 ff65 	bl	8006de8 <siprintf>
					posChar = 0;
 8005f1e:	4b12      	ldr	r3, [pc, #72]	; (8005f68 <USART2_IRQHandler+0xf4>)
 8005f20:	2200      	movs	r2, #0
 8005f22:	701a      	strb	r2, [r3, #0]
					inLineTxe++;
 8005f24:	4b12      	ldr	r3, [pc, #72]	; (8005f70 <USART2_IRQHandler+0xfc>)
 8005f26:	781b      	ldrb	r3, [r3, #0]
 8005f28:	3301      	adds	r3, #1
 8005f2a:	b2da      	uxtb	r2, r3
 8005f2c:	4b10      	ldr	r3, [pc, #64]	; (8005f70 <USART2_IRQHandler+0xfc>)
 8005f2e:	701a      	strb	r2, [r3, #0]
}
 8005f30:	e010      	b.n	8005f54 <USART2_IRQHandler+0xe0>
					interruptionTX(ptrUSART2Used, USART_TX_INTERRUP_DISABLE);
 8005f32:	4b09      	ldr	r3, [pc, #36]	; (8005f58 <USART2_IRQHandler+0xe4>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	2100      	movs	r1, #0
 8005f38:	4618      	mov	r0, r3
 8005f3a:	f7ff fee5 	bl	8005d08 <interruptionTX>
					posChar = 0;
 8005f3e:	4b0a      	ldr	r3, [pc, #40]	; (8005f68 <USART2_IRQHandler+0xf4>)
 8005f40:	2200      	movs	r2, #0
 8005f42:	701a      	strb	r2, [r3, #0]
					inLineTxe = 0;
 8005f44:	4b0a      	ldr	r3, [pc, #40]	; (8005f70 <USART2_IRQHandler+0xfc>)
 8005f46:	2200      	movs	r2, #0
 8005f48:	701a      	strb	r2, [r3, #0]
					inLine = 0;
 8005f4a:	4b0a      	ldr	r3, [pc, #40]	; (8005f74 <USART2_IRQHandler+0x100>)
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	701a      	strb	r2, [r3, #0]
}
 8005f50:	e000      	b.n	8005f54 <USART2_IRQHandler+0xe0>
		__NOP();
 8005f52:	bf00      	nop
}
 8005f54:	bf00      	nop
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	20000534 	.word	0x20000534
 8005f5c:	2000053c 	.word	0x2000053c
 8005f60:	20000d77 	.word	0x20000d77
 8005f64:	2000053d 	.word	0x2000053d
 8005f68:	20000d76 	.word	0x20000d76
 8005f6c:	20000540 	.word	0x20000540
 8005f70:	20000d75 	.word	0x20000d75
 8005f74:	20000d74 	.word	0x20000d74
 8005f78:	200005a4 	.word	0x200005a4

08005f7c <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	af00      	add	r7, sp, #0
	//Confirmamos que el registro RXNE esta activo
	if(ptrUSART6Used->SR & USART_SR_RXNE)
 8005f80:	4b37      	ldr	r3, [pc, #220]	; (8006060 <USART6_IRQHandler+0xe4>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f003 0320 	and.w	r3, r3, #32
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d008      	beq.n	8005fa0 <USART6_IRQHandler+0x24>
	{
		//Leemos el registro DR del respectivo USART
		auxRxData = (uint8_t) ptrUSART6Used->DR;
 8005f8e:	4b34      	ldr	r3, [pc, #208]	; (8006060 <USART6_IRQHandler+0xe4>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	b2da      	uxtb	r2, r3
 8005f96:	4b33      	ldr	r3, [pc, #204]	; (8006064 <USART6_IRQHandler+0xe8>)
 8005f98:	701a      	strb	r2, [r3, #0]
		//Llamanos a la funcion de interrupcion
		BasicUSART6_Callback();
 8005f9a:	f7ff fedf 	bl	8005d5c <BasicUSART6_Callback>
	}
	else
	{
		__NOP();
	}
}
 8005f9e:	e05d      	b.n	800605c <USART6_IRQHandler+0xe0>
	else if (ptrUSART6Used->SR & USART_SR_TXE)
 8005fa0:	4b2f      	ldr	r3, [pc, #188]	; (8006060 <USART6_IRQHandler+0xe4>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d055      	beq.n	800605a <USART6_IRQHandler+0xde>
		if(typeWriteTXE == 0)
 8005fae:	4b2e      	ldr	r3, [pc, #184]	; (8006068 <USART6_IRQHandler+0xec>)
 8005fb0:	781b      	ldrb	r3, [r3, #0]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d10b      	bne.n	8005fce <USART6_IRQHandler+0x52>
			ptrUSART6Used->DR = datatoSendForTXE;
 8005fb6:	4b2d      	ldr	r3, [pc, #180]	; (800606c <USART6_IRQHandler+0xf0>)
 8005fb8:	781a      	ldrb	r2, [r3, #0]
 8005fba:	4b29      	ldr	r3, [pc, #164]	; (8006060 <USART6_IRQHandler+0xe4>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	605a      	str	r2, [r3, #4]
			interruptionTX(ptrUSART6Used, USART_TX_INTERRUP_DISABLE);
 8005fc0:	4b27      	ldr	r3, [pc, #156]	; (8006060 <USART6_IRQHandler+0xe4>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	2100      	movs	r1, #0
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f7ff fe9e 	bl	8005d08 <interruptionTX>
}
 8005fcc:	e046      	b.n	800605c <USART6_IRQHandler+0xe0>
		else if(typeWriteTXE == 1)
 8005fce:	4b26      	ldr	r3, [pc, #152]	; (8006068 <USART6_IRQHandler+0xec>)
 8005fd0:	781b      	ldrb	r3, [r3, #0]
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	d142      	bne.n	800605c <USART6_IRQHandler+0xe0>
			if (bufferMsgForTXE[posChar] != '\0')
 8005fd6:	4b26      	ldr	r3, [pc, #152]	; (8006070 <USART6_IRQHandler+0xf4>)
 8005fd8:	781b      	ldrb	r3, [r3, #0]
 8005fda:	461a      	mov	r2, r3
 8005fdc:	4b25      	ldr	r3, [pc, #148]	; (8006074 <USART6_IRQHandler+0xf8>)
 8005fde:	5c9b      	ldrb	r3, [r3, r2]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d00e      	beq.n	8006002 <USART6_IRQHandler+0x86>
				ptrUSART6Used->DR = bufferMsgForTXE[posChar];
 8005fe4:	4b22      	ldr	r3, [pc, #136]	; (8006070 <USART6_IRQHandler+0xf4>)
 8005fe6:	781b      	ldrb	r3, [r3, #0]
 8005fe8:	461a      	mov	r2, r3
 8005fea:	4b22      	ldr	r3, [pc, #136]	; (8006074 <USART6_IRQHandler+0xf8>)
 8005fec:	5c9a      	ldrb	r2, [r3, r2]
 8005fee:	4b1c      	ldr	r3, [pc, #112]	; (8006060 <USART6_IRQHandler+0xe4>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	605a      	str	r2, [r3, #4]
				posChar++;
 8005ff4:	4b1e      	ldr	r3, [pc, #120]	; (8006070 <USART6_IRQHandler+0xf4>)
 8005ff6:	781b      	ldrb	r3, [r3, #0]
 8005ff8:	3301      	adds	r3, #1
 8005ffa:	b2da      	uxtb	r2, r3
 8005ffc:	4b1c      	ldr	r3, [pc, #112]	; (8006070 <USART6_IRQHandler+0xf4>)
 8005ffe:	701a      	strb	r2, [r3, #0]
}
 8006000:	e02c      	b.n	800605c <USART6_IRQHandler+0xe0>
				if (inLineTxe<inLine)
 8006002:	4b1d      	ldr	r3, [pc, #116]	; (8006078 <USART6_IRQHandler+0xfc>)
 8006004:	781a      	ldrb	r2, [r3, #0]
 8006006:	4b1d      	ldr	r3, [pc, #116]	; (800607c <USART6_IRQHandler+0x100>)
 8006008:	781b      	ldrb	r3, [r3, #0]
 800600a:	429a      	cmp	r2, r3
 800600c:	d215      	bcs.n	800603a <USART6_IRQHandler+0xbe>
					sprintf(bufferMsgForTXE, bufferMsgForTXE_inLine[inLineTxe]);
 800600e:	4b1a      	ldr	r3, [pc, #104]	; (8006078 <USART6_IRQHandler+0xfc>)
 8006010:	781b      	ldrb	r3, [r3, #0]
 8006012:	461a      	mov	r2, r3
 8006014:	2364      	movs	r3, #100	; 0x64
 8006016:	fb02 f303 	mul.w	r3, r2, r3
 800601a:	4a19      	ldr	r2, [pc, #100]	; (8006080 <USART6_IRQHandler+0x104>)
 800601c:	4413      	add	r3, r2
 800601e:	4619      	mov	r1, r3
 8006020:	4814      	ldr	r0, [pc, #80]	; (8006074 <USART6_IRQHandler+0xf8>)
 8006022:	f000 fee1 	bl	8006de8 <siprintf>
					posChar = 0;
 8006026:	4b12      	ldr	r3, [pc, #72]	; (8006070 <USART6_IRQHandler+0xf4>)
 8006028:	2200      	movs	r2, #0
 800602a:	701a      	strb	r2, [r3, #0]
					inLineTxe++;
 800602c:	4b12      	ldr	r3, [pc, #72]	; (8006078 <USART6_IRQHandler+0xfc>)
 800602e:	781b      	ldrb	r3, [r3, #0]
 8006030:	3301      	adds	r3, #1
 8006032:	b2da      	uxtb	r2, r3
 8006034:	4b10      	ldr	r3, [pc, #64]	; (8006078 <USART6_IRQHandler+0xfc>)
 8006036:	701a      	strb	r2, [r3, #0]
}
 8006038:	e010      	b.n	800605c <USART6_IRQHandler+0xe0>
					interruptionTX(ptrUSART6Used, USART_TX_INTERRUP_DISABLE);
 800603a:	4b09      	ldr	r3, [pc, #36]	; (8006060 <USART6_IRQHandler+0xe4>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	2100      	movs	r1, #0
 8006040:	4618      	mov	r0, r3
 8006042:	f7ff fe61 	bl	8005d08 <interruptionTX>
					posChar = 0;
 8006046:	4b0a      	ldr	r3, [pc, #40]	; (8006070 <USART6_IRQHandler+0xf4>)
 8006048:	2200      	movs	r2, #0
 800604a:	701a      	strb	r2, [r3, #0]
					inLineTxe = 0;
 800604c:	4b0a      	ldr	r3, [pc, #40]	; (8006078 <USART6_IRQHandler+0xfc>)
 800604e:	2200      	movs	r2, #0
 8006050:	701a      	strb	r2, [r3, #0]
					inLine = 0;
 8006052:	4b0a      	ldr	r3, [pc, #40]	; (800607c <USART6_IRQHandler+0x100>)
 8006054:	2200      	movs	r2, #0
 8006056:	701a      	strb	r2, [r3, #0]
}
 8006058:	e000      	b.n	800605c <USART6_IRQHandler+0xe0>
		__NOP();
 800605a:	bf00      	nop
}
 800605c:	bf00      	nop
 800605e:	bd80      	pop	{r7, pc}
 8006060:	20000538 	.word	0x20000538
 8006064:	2000053c 	.word	0x2000053c
 8006068:	20000d77 	.word	0x20000d77
 800606c:	2000053d 	.word	0x2000053d
 8006070:	20000d76 	.word	0x20000d76
 8006074:	20000540 	.word	0x20000540
 8006078:	20000d75 	.word	0x20000d75
 800607c:	20000d74 	.word	0x20000d74
 8006080:	200005a4 	.word	0x200005a4

08006084 <__errno>:
 8006084:	4b01      	ldr	r3, [pc, #4]	; (800608c <__errno+0x8>)
 8006086:	6818      	ldr	r0, [r3, #0]
 8006088:	4770      	bx	lr
 800608a:	bf00      	nop
 800608c:	20000014 	.word	0x20000014

08006090 <__libc_init_array>:
 8006090:	b570      	push	{r4, r5, r6, lr}
 8006092:	4d0d      	ldr	r5, [pc, #52]	; (80060c8 <__libc_init_array+0x38>)
 8006094:	4c0d      	ldr	r4, [pc, #52]	; (80060cc <__libc_init_array+0x3c>)
 8006096:	1b64      	subs	r4, r4, r5
 8006098:	10a4      	asrs	r4, r4, #2
 800609a:	2600      	movs	r6, #0
 800609c:	42a6      	cmp	r6, r4
 800609e:	d109      	bne.n	80060b4 <__libc_init_array+0x24>
 80060a0:	4d0b      	ldr	r5, [pc, #44]	; (80060d0 <__libc_init_array+0x40>)
 80060a2:	4c0c      	ldr	r4, [pc, #48]	; (80060d4 <__libc_init_array+0x44>)
 80060a4:	f006 fbde 	bl	800c864 <_init>
 80060a8:	1b64      	subs	r4, r4, r5
 80060aa:	10a4      	asrs	r4, r4, #2
 80060ac:	2600      	movs	r6, #0
 80060ae:	42a6      	cmp	r6, r4
 80060b0:	d105      	bne.n	80060be <__libc_init_array+0x2e>
 80060b2:	bd70      	pop	{r4, r5, r6, pc}
 80060b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80060b8:	4798      	blx	r3
 80060ba:	3601      	adds	r6, #1
 80060bc:	e7ee      	b.n	800609c <__libc_init_array+0xc>
 80060be:	f855 3b04 	ldr.w	r3, [r5], #4
 80060c2:	4798      	blx	r3
 80060c4:	3601      	adds	r6, #1
 80060c6:	e7f2      	b.n	80060ae <__libc_init_array+0x1e>
 80060c8:	0800d230 	.word	0x0800d230
 80060cc:	0800d230 	.word	0x0800d230
 80060d0:	0800d230 	.word	0x0800d230
 80060d4:	0800d234 	.word	0x0800d234

080060d8 <memset>:
 80060d8:	4402      	add	r2, r0
 80060da:	4603      	mov	r3, r0
 80060dc:	4293      	cmp	r3, r2
 80060de:	d100      	bne.n	80060e2 <memset+0xa>
 80060e0:	4770      	bx	lr
 80060e2:	f803 1b01 	strb.w	r1, [r3], #1
 80060e6:	e7f9      	b.n	80060dc <memset+0x4>

080060e8 <__cvt>:
 80060e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060ec:	ec55 4b10 	vmov	r4, r5, d0
 80060f0:	2d00      	cmp	r5, #0
 80060f2:	460e      	mov	r6, r1
 80060f4:	4619      	mov	r1, r3
 80060f6:	462b      	mov	r3, r5
 80060f8:	bfbb      	ittet	lt
 80060fa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80060fe:	461d      	movlt	r5, r3
 8006100:	2300      	movge	r3, #0
 8006102:	232d      	movlt	r3, #45	; 0x2d
 8006104:	700b      	strb	r3, [r1, #0]
 8006106:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006108:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800610c:	4691      	mov	r9, r2
 800610e:	f023 0820 	bic.w	r8, r3, #32
 8006112:	bfbc      	itt	lt
 8006114:	4622      	movlt	r2, r4
 8006116:	4614      	movlt	r4, r2
 8006118:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800611c:	d005      	beq.n	800612a <__cvt+0x42>
 800611e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006122:	d100      	bne.n	8006126 <__cvt+0x3e>
 8006124:	3601      	adds	r6, #1
 8006126:	2102      	movs	r1, #2
 8006128:	e000      	b.n	800612c <__cvt+0x44>
 800612a:	2103      	movs	r1, #3
 800612c:	ab03      	add	r3, sp, #12
 800612e:	9301      	str	r3, [sp, #4]
 8006130:	ab02      	add	r3, sp, #8
 8006132:	9300      	str	r3, [sp, #0]
 8006134:	ec45 4b10 	vmov	d0, r4, r5
 8006138:	4653      	mov	r3, sl
 800613a:	4632      	mov	r2, r6
 800613c:	f001 fe44 	bl	8007dc8 <_dtoa_r>
 8006140:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006144:	4607      	mov	r7, r0
 8006146:	d102      	bne.n	800614e <__cvt+0x66>
 8006148:	f019 0f01 	tst.w	r9, #1
 800614c:	d022      	beq.n	8006194 <__cvt+0xac>
 800614e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006152:	eb07 0906 	add.w	r9, r7, r6
 8006156:	d110      	bne.n	800617a <__cvt+0x92>
 8006158:	783b      	ldrb	r3, [r7, #0]
 800615a:	2b30      	cmp	r3, #48	; 0x30
 800615c:	d10a      	bne.n	8006174 <__cvt+0x8c>
 800615e:	2200      	movs	r2, #0
 8006160:	2300      	movs	r3, #0
 8006162:	4620      	mov	r0, r4
 8006164:	4629      	mov	r1, r5
 8006166:	f7fa fcc7 	bl	8000af8 <__aeabi_dcmpeq>
 800616a:	b918      	cbnz	r0, 8006174 <__cvt+0x8c>
 800616c:	f1c6 0601 	rsb	r6, r6, #1
 8006170:	f8ca 6000 	str.w	r6, [sl]
 8006174:	f8da 3000 	ldr.w	r3, [sl]
 8006178:	4499      	add	r9, r3
 800617a:	2200      	movs	r2, #0
 800617c:	2300      	movs	r3, #0
 800617e:	4620      	mov	r0, r4
 8006180:	4629      	mov	r1, r5
 8006182:	f7fa fcb9 	bl	8000af8 <__aeabi_dcmpeq>
 8006186:	b108      	cbz	r0, 800618c <__cvt+0xa4>
 8006188:	f8cd 900c 	str.w	r9, [sp, #12]
 800618c:	2230      	movs	r2, #48	; 0x30
 800618e:	9b03      	ldr	r3, [sp, #12]
 8006190:	454b      	cmp	r3, r9
 8006192:	d307      	bcc.n	80061a4 <__cvt+0xbc>
 8006194:	9b03      	ldr	r3, [sp, #12]
 8006196:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006198:	1bdb      	subs	r3, r3, r7
 800619a:	4638      	mov	r0, r7
 800619c:	6013      	str	r3, [r2, #0]
 800619e:	b004      	add	sp, #16
 80061a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061a4:	1c59      	adds	r1, r3, #1
 80061a6:	9103      	str	r1, [sp, #12]
 80061a8:	701a      	strb	r2, [r3, #0]
 80061aa:	e7f0      	b.n	800618e <__cvt+0xa6>

080061ac <__exponent>:
 80061ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061ae:	4603      	mov	r3, r0
 80061b0:	2900      	cmp	r1, #0
 80061b2:	bfb8      	it	lt
 80061b4:	4249      	neglt	r1, r1
 80061b6:	f803 2b02 	strb.w	r2, [r3], #2
 80061ba:	bfb4      	ite	lt
 80061bc:	222d      	movlt	r2, #45	; 0x2d
 80061be:	222b      	movge	r2, #43	; 0x2b
 80061c0:	2909      	cmp	r1, #9
 80061c2:	7042      	strb	r2, [r0, #1]
 80061c4:	dd2a      	ble.n	800621c <__exponent+0x70>
 80061c6:	f10d 0407 	add.w	r4, sp, #7
 80061ca:	46a4      	mov	ip, r4
 80061cc:	270a      	movs	r7, #10
 80061ce:	46a6      	mov	lr, r4
 80061d0:	460a      	mov	r2, r1
 80061d2:	fb91 f6f7 	sdiv	r6, r1, r7
 80061d6:	fb07 1516 	mls	r5, r7, r6, r1
 80061da:	3530      	adds	r5, #48	; 0x30
 80061dc:	2a63      	cmp	r2, #99	; 0x63
 80061de:	f104 34ff 	add.w	r4, r4, #4294967295
 80061e2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80061e6:	4631      	mov	r1, r6
 80061e8:	dcf1      	bgt.n	80061ce <__exponent+0x22>
 80061ea:	3130      	adds	r1, #48	; 0x30
 80061ec:	f1ae 0502 	sub.w	r5, lr, #2
 80061f0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80061f4:	1c44      	adds	r4, r0, #1
 80061f6:	4629      	mov	r1, r5
 80061f8:	4561      	cmp	r1, ip
 80061fa:	d30a      	bcc.n	8006212 <__exponent+0x66>
 80061fc:	f10d 0209 	add.w	r2, sp, #9
 8006200:	eba2 020e 	sub.w	r2, r2, lr
 8006204:	4565      	cmp	r5, ip
 8006206:	bf88      	it	hi
 8006208:	2200      	movhi	r2, #0
 800620a:	4413      	add	r3, r2
 800620c:	1a18      	subs	r0, r3, r0
 800620e:	b003      	add	sp, #12
 8006210:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006212:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006216:	f804 2f01 	strb.w	r2, [r4, #1]!
 800621a:	e7ed      	b.n	80061f8 <__exponent+0x4c>
 800621c:	2330      	movs	r3, #48	; 0x30
 800621e:	3130      	adds	r1, #48	; 0x30
 8006220:	7083      	strb	r3, [r0, #2]
 8006222:	70c1      	strb	r1, [r0, #3]
 8006224:	1d03      	adds	r3, r0, #4
 8006226:	e7f1      	b.n	800620c <__exponent+0x60>

08006228 <_printf_float>:
 8006228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800622c:	ed2d 8b02 	vpush	{d8}
 8006230:	b08d      	sub	sp, #52	; 0x34
 8006232:	460c      	mov	r4, r1
 8006234:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006238:	4616      	mov	r6, r2
 800623a:	461f      	mov	r7, r3
 800623c:	4605      	mov	r5, r0
 800623e:	f002 ff21 	bl	8009084 <_localeconv_r>
 8006242:	f8d0 a000 	ldr.w	sl, [r0]
 8006246:	4650      	mov	r0, sl
 8006248:	f7f9 ffd4 	bl	80001f4 <strlen>
 800624c:	2300      	movs	r3, #0
 800624e:	930a      	str	r3, [sp, #40]	; 0x28
 8006250:	6823      	ldr	r3, [r4, #0]
 8006252:	9305      	str	r3, [sp, #20]
 8006254:	f8d8 3000 	ldr.w	r3, [r8]
 8006258:	f894 b018 	ldrb.w	fp, [r4, #24]
 800625c:	3307      	adds	r3, #7
 800625e:	f023 0307 	bic.w	r3, r3, #7
 8006262:	f103 0208 	add.w	r2, r3, #8
 8006266:	f8c8 2000 	str.w	r2, [r8]
 800626a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800626e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006272:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006276:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800627a:	9307      	str	r3, [sp, #28]
 800627c:	f8cd 8018 	str.w	r8, [sp, #24]
 8006280:	ee08 0a10 	vmov	s16, r0
 8006284:	4b9f      	ldr	r3, [pc, #636]	; (8006504 <_printf_float+0x2dc>)
 8006286:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800628a:	f04f 32ff 	mov.w	r2, #4294967295
 800628e:	f7fa fc65 	bl	8000b5c <__aeabi_dcmpun>
 8006292:	bb88      	cbnz	r0, 80062f8 <_printf_float+0xd0>
 8006294:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006298:	4b9a      	ldr	r3, [pc, #616]	; (8006504 <_printf_float+0x2dc>)
 800629a:	f04f 32ff 	mov.w	r2, #4294967295
 800629e:	f7fa fc3f 	bl	8000b20 <__aeabi_dcmple>
 80062a2:	bb48      	cbnz	r0, 80062f8 <_printf_float+0xd0>
 80062a4:	2200      	movs	r2, #0
 80062a6:	2300      	movs	r3, #0
 80062a8:	4640      	mov	r0, r8
 80062aa:	4649      	mov	r1, r9
 80062ac:	f7fa fc2e 	bl	8000b0c <__aeabi_dcmplt>
 80062b0:	b110      	cbz	r0, 80062b8 <_printf_float+0x90>
 80062b2:	232d      	movs	r3, #45	; 0x2d
 80062b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062b8:	4b93      	ldr	r3, [pc, #588]	; (8006508 <_printf_float+0x2e0>)
 80062ba:	4894      	ldr	r0, [pc, #592]	; (800650c <_printf_float+0x2e4>)
 80062bc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80062c0:	bf94      	ite	ls
 80062c2:	4698      	movls	r8, r3
 80062c4:	4680      	movhi	r8, r0
 80062c6:	2303      	movs	r3, #3
 80062c8:	6123      	str	r3, [r4, #16]
 80062ca:	9b05      	ldr	r3, [sp, #20]
 80062cc:	f023 0204 	bic.w	r2, r3, #4
 80062d0:	6022      	str	r2, [r4, #0]
 80062d2:	f04f 0900 	mov.w	r9, #0
 80062d6:	9700      	str	r7, [sp, #0]
 80062d8:	4633      	mov	r3, r6
 80062da:	aa0b      	add	r2, sp, #44	; 0x2c
 80062dc:	4621      	mov	r1, r4
 80062de:	4628      	mov	r0, r5
 80062e0:	f000 f9d8 	bl	8006694 <_printf_common>
 80062e4:	3001      	adds	r0, #1
 80062e6:	f040 8090 	bne.w	800640a <_printf_float+0x1e2>
 80062ea:	f04f 30ff 	mov.w	r0, #4294967295
 80062ee:	b00d      	add	sp, #52	; 0x34
 80062f0:	ecbd 8b02 	vpop	{d8}
 80062f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062f8:	4642      	mov	r2, r8
 80062fa:	464b      	mov	r3, r9
 80062fc:	4640      	mov	r0, r8
 80062fe:	4649      	mov	r1, r9
 8006300:	f7fa fc2c 	bl	8000b5c <__aeabi_dcmpun>
 8006304:	b140      	cbz	r0, 8006318 <_printf_float+0xf0>
 8006306:	464b      	mov	r3, r9
 8006308:	2b00      	cmp	r3, #0
 800630a:	bfbc      	itt	lt
 800630c:	232d      	movlt	r3, #45	; 0x2d
 800630e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006312:	487f      	ldr	r0, [pc, #508]	; (8006510 <_printf_float+0x2e8>)
 8006314:	4b7f      	ldr	r3, [pc, #508]	; (8006514 <_printf_float+0x2ec>)
 8006316:	e7d1      	b.n	80062bc <_printf_float+0x94>
 8006318:	6863      	ldr	r3, [r4, #4]
 800631a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800631e:	9206      	str	r2, [sp, #24]
 8006320:	1c5a      	adds	r2, r3, #1
 8006322:	d13f      	bne.n	80063a4 <_printf_float+0x17c>
 8006324:	2306      	movs	r3, #6
 8006326:	6063      	str	r3, [r4, #4]
 8006328:	9b05      	ldr	r3, [sp, #20]
 800632a:	6861      	ldr	r1, [r4, #4]
 800632c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006330:	2300      	movs	r3, #0
 8006332:	9303      	str	r3, [sp, #12]
 8006334:	ab0a      	add	r3, sp, #40	; 0x28
 8006336:	e9cd b301 	strd	fp, r3, [sp, #4]
 800633a:	ab09      	add	r3, sp, #36	; 0x24
 800633c:	ec49 8b10 	vmov	d0, r8, r9
 8006340:	9300      	str	r3, [sp, #0]
 8006342:	6022      	str	r2, [r4, #0]
 8006344:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006348:	4628      	mov	r0, r5
 800634a:	f7ff fecd 	bl	80060e8 <__cvt>
 800634e:	9b06      	ldr	r3, [sp, #24]
 8006350:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006352:	2b47      	cmp	r3, #71	; 0x47
 8006354:	4680      	mov	r8, r0
 8006356:	d108      	bne.n	800636a <_printf_float+0x142>
 8006358:	1cc8      	adds	r0, r1, #3
 800635a:	db02      	blt.n	8006362 <_printf_float+0x13a>
 800635c:	6863      	ldr	r3, [r4, #4]
 800635e:	4299      	cmp	r1, r3
 8006360:	dd41      	ble.n	80063e6 <_printf_float+0x1be>
 8006362:	f1ab 0b02 	sub.w	fp, fp, #2
 8006366:	fa5f fb8b 	uxtb.w	fp, fp
 800636a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800636e:	d820      	bhi.n	80063b2 <_printf_float+0x18a>
 8006370:	3901      	subs	r1, #1
 8006372:	465a      	mov	r2, fp
 8006374:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006378:	9109      	str	r1, [sp, #36]	; 0x24
 800637a:	f7ff ff17 	bl	80061ac <__exponent>
 800637e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006380:	1813      	adds	r3, r2, r0
 8006382:	2a01      	cmp	r2, #1
 8006384:	4681      	mov	r9, r0
 8006386:	6123      	str	r3, [r4, #16]
 8006388:	dc02      	bgt.n	8006390 <_printf_float+0x168>
 800638a:	6822      	ldr	r2, [r4, #0]
 800638c:	07d2      	lsls	r2, r2, #31
 800638e:	d501      	bpl.n	8006394 <_printf_float+0x16c>
 8006390:	3301      	adds	r3, #1
 8006392:	6123      	str	r3, [r4, #16]
 8006394:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006398:	2b00      	cmp	r3, #0
 800639a:	d09c      	beq.n	80062d6 <_printf_float+0xae>
 800639c:	232d      	movs	r3, #45	; 0x2d
 800639e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063a2:	e798      	b.n	80062d6 <_printf_float+0xae>
 80063a4:	9a06      	ldr	r2, [sp, #24]
 80063a6:	2a47      	cmp	r2, #71	; 0x47
 80063a8:	d1be      	bne.n	8006328 <_printf_float+0x100>
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d1bc      	bne.n	8006328 <_printf_float+0x100>
 80063ae:	2301      	movs	r3, #1
 80063b0:	e7b9      	b.n	8006326 <_printf_float+0xfe>
 80063b2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80063b6:	d118      	bne.n	80063ea <_printf_float+0x1c2>
 80063b8:	2900      	cmp	r1, #0
 80063ba:	6863      	ldr	r3, [r4, #4]
 80063bc:	dd0b      	ble.n	80063d6 <_printf_float+0x1ae>
 80063be:	6121      	str	r1, [r4, #16]
 80063c0:	b913      	cbnz	r3, 80063c8 <_printf_float+0x1a0>
 80063c2:	6822      	ldr	r2, [r4, #0]
 80063c4:	07d0      	lsls	r0, r2, #31
 80063c6:	d502      	bpl.n	80063ce <_printf_float+0x1a6>
 80063c8:	3301      	adds	r3, #1
 80063ca:	440b      	add	r3, r1
 80063cc:	6123      	str	r3, [r4, #16]
 80063ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80063d0:	f04f 0900 	mov.w	r9, #0
 80063d4:	e7de      	b.n	8006394 <_printf_float+0x16c>
 80063d6:	b913      	cbnz	r3, 80063de <_printf_float+0x1b6>
 80063d8:	6822      	ldr	r2, [r4, #0]
 80063da:	07d2      	lsls	r2, r2, #31
 80063dc:	d501      	bpl.n	80063e2 <_printf_float+0x1ba>
 80063de:	3302      	adds	r3, #2
 80063e0:	e7f4      	b.n	80063cc <_printf_float+0x1a4>
 80063e2:	2301      	movs	r3, #1
 80063e4:	e7f2      	b.n	80063cc <_printf_float+0x1a4>
 80063e6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80063ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063ec:	4299      	cmp	r1, r3
 80063ee:	db05      	blt.n	80063fc <_printf_float+0x1d4>
 80063f0:	6823      	ldr	r3, [r4, #0]
 80063f2:	6121      	str	r1, [r4, #16]
 80063f4:	07d8      	lsls	r0, r3, #31
 80063f6:	d5ea      	bpl.n	80063ce <_printf_float+0x1a6>
 80063f8:	1c4b      	adds	r3, r1, #1
 80063fa:	e7e7      	b.n	80063cc <_printf_float+0x1a4>
 80063fc:	2900      	cmp	r1, #0
 80063fe:	bfd4      	ite	le
 8006400:	f1c1 0202 	rsble	r2, r1, #2
 8006404:	2201      	movgt	r2, #1
 8006406:	4413      	add	r3, r2
 8006408:	e7e0      	b.n	80063cc <_printf_float+0x1a4>
 800640a:	6823      	ldr	r3, [r4, #0]
 800640c:	055a      	lsls	r2, r3, #21
 800640e:	d407      	bmi.n	8006420 <_printf_float+0x1f8>
 8006410:	6923      	ldr	r3, [r4, #16]
 8006412:	4642      	mov	r2, r8
 8006414:	4631      	mov	r1, r6
 8006416:	4628      	mov	r0, r5
 8006418:	47b8      	blx	r7
 800641a:	3001      	adds	r0, #1
 800641c:	d12c      	bne.n	8006478 <_printf_float+0x250>
 800641e:	e764      	b.n	80062ea <_printf_float+0xc2>
 8006420:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006424:	f240 80e0 	bls.w	80065e8 <_printf_float+0x3c0>
 8006428:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800642c:	2200      	movs	r2, #0
 800642e:	2300      	movs	r3, #0
 8006430:	f7fa fb62 	bl	8000af8 <__aeabi_dcmpeq>
 8006434:	2800      	cmp	r0, #0
 8006436:	d034      	beq.n	80064a2 <_printf_float+0x27a>
 8006438:	4a37      	ldr	r2, [pc, #220]	; (8006518 <_printf_float+0x2f0>)
 800643a:	2301      	movs	r3, #1
 800643c:	4631      	mov	r1, r6
 800643e:	4628      	mov	r0, r5
 8006440:	47b8      	blx	r7
 8006442:	3001      	adds	r0, #1
 8006444:	f43f af51 	beq.w	80062ea <_printf_float+0xc2>
 8006448:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800644c:	429a      	cmp	r2, r3
 800644e:	db02      	blt.n	8006456 <_printf_float+0x22e>
 8006450:	6823      	ldr	r3, [r4, #0]
 8006452:	07d8      	lsls	r0, r3, #31
 8006454:	d510      	bpl.n	8006478 <_printf_float+0x250>
 8006456:	ee18 3a10 	vmov	r3, s16
 800645a:	4652      	mov	r2, sl
 800645c:	4631      	mov	r1, r6
 800645e:	4628      	mov	r0, r5
 8006460:	47b8      	blx	r7
 8006462:	3001      	adds	r0, #1
 8006464:	f43f af41 	beq.w	80062ea <_printf_float+0xc2>
 8006468:	f04f 0800 	mov.w	r8, #0
 800646c:	f104 091a 	add.w	r9, r4, #26
 8006470:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006472:	3b01      	subs	r3, #1
 8006474:	4543      	cmp	r3, r8
 8006476:	dc09      	bgt.n	800648c <_printf_float+0x264>
 8006478:	6823      	ldr	r3, [r4, #0]
 800647a:	079b      	lsls	r3, r3, #30
 800647c:	f100 8105 	bmi.w	800668a <_printf_float+0x462>
 8006480:	68e0      	ldr	r0, [r4, #12]
 8006482:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006484:	4298      	cmp	r0, r3
 8006486:	bfb8      	it	lt
 8006488:	4618      	movlt	r0, r3
 800648a:	e730      	b.n	80062ee <_printf_float+0xc6>
 800648c:	2301      	movs	r3, #1
 800648e:	464a      	mov	r2, r9
 8006490:	4631      	mov	r1, r6
 8006492:	4628      	mov	r0, r5
 8006494:	47b8      	blx	r7
 8006496:	3001      	adds	r0, #1
 8006498:	f43f af27 	beq.w	80062ea <_printf_float+0xc2>
 800649c:	f108 0801 	add.w	r8, r8, #1
 80064a0:	e7e6      	b.n	8006470 <_printf_float+0x248>
 80064a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	dc39      	bgt.n	800651c <_printf_float+0x2f4>
 80064a8:	4a1b      	ldr	r2, [pc, #108]	; (8006518 <_printf_float+0x2f0>)
 80064aa:	2301      	movs	r3, #1
 80064ac:	4631      	mov	r1, r6
 80064ae:	4628      	mov	r0, r5
 80064b0:	47b8      	blx	r7
 80064b2:	3001      	adds	r0, #1
 80064b4:	f43f af19 	beq.w	80062ea <_printf_float+0xc2>
 80064b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064bc:	4313      	orrs	r3, r2
 80064be:	d102      	bne.n	80064c6 <_printf_float+0x29e>
 80064c0:	6823      	ldr	r3, [r4, #0]
 80064c2:	07d9      	lsls	r1, r3, #31
 80064c4:	d5d8      	bpl.n	8006478 <_printf_float+0x250>
 80064c6:	ee18 3a10 	vmov	r3, s16
 80064ca:	4652      	mov	r2, sl
 80064cc:	4631      	mov	r1, r6
 80064ce:	4628      	mov	r0, r5
 80064d0:	47b8      	blx	r7
 80064d2:	3001      	adds	r0, #1
 80064d4:	f43f af09 	beq.w	80062ea <_printf_float+0xc2>
 80064d8:	f04f 0900 	mov.w	r9, #0
 80064dc:	f104 0a1a 	add.w	sl, r4, #26
 80064e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064e2:	425b      	negs	r3, r3
 80064e4:	454b      	cmp	r3, r9
 80064e6:	dc01      	bgt.n	80064ec <_printf_float+0x2c4>
 80064e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064ea:	e792      	b.n	8006412 <_printf_float+0x1ea>
 80064ec:	2301      	movs	r3, #1
 80064ee:	4652      	mov	r2, sl
 80064f0:	4631      	mov	r1, r6
 80064f2:	4628      	mov	r0, r5
 80064f4:	47b8      	blx	r7
 80064f6:	3001      	adds	r0, #1
 80064f8:	f43f aef7 	beq.w	80062ea <_printf_float+0xc2>
 80064fc:	f109 0901 	add.w	r9, r9, #1
 8006500:	e7ee      	b.n	80064e0 <_printf_float+0x2b8>
 8006502:	bf00      	nop
 8006504:	7fefffff 	.word	0x7fefffff
 8006508:	0800cb24 	.word	0x0800cb24
 800650c:	0800cb28 	.word	0x0800cb28
 8006510:	0800cb30 	.word	0x0800cb30
 8006514:	0800cb2c 	.word	0x0800cb2c
 8006518:	0800cf29 	.word	0x0800cf29
 800651c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800651e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006520:	429a      	cmp	r2, r3
 8006522:	bfa8      	it	ge
 8006524:	461a      	movge	r2, r3
 8006526:	2a00      	cmp	r2, #0
 8006528:	4691      	mov	r9, r2
 800652a:	dc37      	bgt.n	800659c <_printf_float+0x374>
 800652c:	f04f 0b00 	mov.w	fp, #0
 8006530:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006534:	f104 021a 	add.w	r2, r4, #26
 8006538:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800653a:	9305      	str	r3, [sp, #20]
 800653c:	eba3 0309 	sub.w	r3, r3, r9
 8006540:	455b      	cmp	r3, fp
 8006542:	dc33      	bgt.n	80065ac <_printf_float+0x384>
 8006544:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006548:	429a      	cmp	r2, r3
 800654a:	db3b      	blt.n	80065c4 <_printf_float+0x39c>
 800654c:	6823      	ldr	r3, [r4, #0]
 800654e:	07da      	lsls	r2, r3, #31
 8006550:	d438      	bmi.n	80065c4 <_printf_float+0x39c>
 8006552:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006554:	9a05      	ldr	r2, [sp, #20]
 8006556:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006558:	1a9a      	subs	r2, r3, r2
 800655a:	eba3 0901 	sub.w	r9, r3, r1
 800655e:	4591      	cmp	r9, r2
 8006560:	bfa8      	it	ge
 8006562:	4691      	movge	r9, r2
 8006564:	f1b9 0f00 	cmp.w	r9, #0
 8006568:	dc35      	bgt.n	80065d6 <_printf_float+0x3ae>
 800656a:	f04f 0800 	mov.w	r8, #0
 800656e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006572:	f104 0a1a 	add.w	sl, r4, #26
 8006576:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800657a:	1a9b      	subs	r3, r3, r2
 800657c:	eba3 0309 	sub.w	r3, r3, r9
 8006580:	4543      	cmp	r3, r8
 8006582:	f77f af79 	ble.w	8006478 <_printf_float+0x250>
 8006586:	2301      	movs	r3, #1
 8006588:	4652      	mov	r2, sl
 800658a:	4631      	mov	r1, r6
 800658c:	4628      	mov	r0, r5
 800658e:	47b8      	blx	r7
 8006590:	3001      	adds	r0, #1
 8006592:	f43f aeaa 	beq.w	80062ea <_printf_float+0xc2>
 8006596:	f108 0801 	add.w	r8, r8, #1
 800659a:	e7ec      	b.n	8006576 <_printf_float+0x34e>
 800659c:	4613      	mov	r3, r2
 800659e:	4631      	mov	r1, r6
 80065a0:	4642      	mov	r2, r8
 80065a2:	4628      	mov	r0, r5
 80065a4:	47b8      	blx	r7
 80065a6:	3001      	adds	r0, #1
 80065a8:	d1c0      	bne.n	800652c <_printf_float+0x304>
 80065aa:	e69e      	b.n	80062ea <_printf_float+0xc2>
 80065ac:	2301      	movs	r3, #1
 80065ae:	4631      	mov	r1, r6
 80065b0:	4628      	mov	r0, r5
 80065b2:	9205      	str	r2, [sp, #20]
 80065b4:	47b8      	blx	r7
 80065b6:	3001      	adds	r0, #1
 80065b8:	f43f ae97 	beq.w	80062ea <_printf_float+0xc2>
 80065bc:	9a05      	ldr	r2, [sp, #20]
 80065be:	f10b 0b01 	add.w	fp, fp, #1
 80065c2:	e7b9      	b.n	8006538 <_printf_float+0x310>
 80065c4:	ee18 3a10 	vmov	r3, s16
 80065c8:	4652      	mov	r2, sl
 80065ca:	4631      	mov	r1, r6
 80065cc:	4628      	mov	r0, r5
 80065ce:	47b8      	blx	r7
 80065d0:	3001      	adds	r0, #1
 80065d2:	d1be      	bne.n	8006552 <_printf_float+0x32a>
 80065d4:	e689      	b.n	80062ea <_printf_float+0xc2>
 80065d6:	9a05      	ldr	r2, [sp, #20]
 80065d8:	464b      	mov	r3, r9
 80065da:	4442      	add	r2, r8
 80065dc:	4631      	mov	r1, r6
 80065de:	4628      	mov	r0, r5
 80065e0:	47b8      	blx	r7
 80065e2:	3001      	adds	r0, #1
 80065e4:	d1c1      	bne.n	800656a <_printf_float+0x342>
 80065e6:	e680      	b.n	80062ea <_printf_float+0xc2>
 80065e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065ea:	2a01      	cmp	r2, #1
 80065ec:	dc01      	bgt.n	80065f2 <_printf_float+0x3ca>
 80065ee:	07db      	lsls	r3, r3, #31
 80065f0:	d538      	bpl.n	8006664 <_printf_float+0x43c>
 80065f2:	2301      	movs	r3, #1
 80065f4:	4642      	mov	r2, r8
 80065f6:	4631      	mov	r1, r6
 80065f8:	4628      	mov	r0, r5
 80065fa:	47b8      	blx	r7
 80065fc:	3001      	adds	r0, #1
 80065fe:	f43f ae74 	beq.w	80062ea <_printf_float+0xc2>
 8006602:	ee18 3a10 	vmov	r3, s16
 8006606:	4652      	mov	r2, sl
 8006608:	4631      	mov	r1, r6
 800660a:	4628      	mov	r0, r5
 800660c:	47b8      	blx	r7
 800660e:	3001      	adds	r0, #1
 8006610:	f43f ae6b 	beq.w	80062ea <_printf_float+0xc2>
 8006614:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006618:	2200      	movs	r2, #0
 800661a:	2300      	movs	r3, #0
 800661c:	f7fa fa6c 	bl	8000af8 <__aeabi_dcmpeq>
 8006620:	b9d8      	cbnz	r0, 800665a <_printf_float+0x432>
 8006622:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006624:	f108 0201 	add.w	r2, r8, #1
 8006628:	3b01      	subs	r3, #1
 800662a:	4631      	mov	r1, r6
 800662c:	4628      	mov	r0, r5
 800662e:	47b8      	blx	r7
 8006630:	3001      	adds	r0, #1
 8006632:	d10e      	bne.n	8006652 <_printf_float+0x42a>
 8006634:	e659      	b.n	80062ea <_printf_float+0xc2>
 8006636:	2301      	movs	r3, #1
 8006638:	4652      	mov	r2, sl
 800663a:	4631      	mov	r1, r6
 800663c:	4628      	mov	r0, r5
 800663e:	47b8      	blx	r7
 8006640:	3001      	adds	r0, #1
 8006642:	f43f ae52 	beq.w	80062ea <_printf_float+0xc2>
 8006646:	f108 0801 	add.w	r8, r8, #1
 800664a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800664c:	3b01      	subs	r3, #1
 800664e:	4543      	cmp	r3, r8
 8006650:	dcf1      	bgt.n	8006636 <_printf_float+0x40e>
 8006652:	464b      	mov	r3, r9
 8006654:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006658:	e6dc      	b.n	8006414 <_printf_float+0x1ec>
 800665a:	f04f 0800 	mov.w	r8, #0
 800665e:	f104 0a1a 	add.w	sl, r4, #26
 8006662:	e7f2      	b.n	800664a <_printf_float+0x422>
 8006664:	2301      	movs	r3, #1
 8006666:	4642      	mov	r2, r8
 8006668:	e7df      	b.n	800662a <_printf_float+0x402>
 800666a:	2301      	movs	r3, #1
 800666c:	464a      	mov	r2, r9
 800666e:	4631      	mov	r1, r6
 8006670:	4628      	mov	r0, r5
 8006672:	47b8      	blx	r7
 8006674:	3001      	adds	r0, #1
 8006676:	f43f ae38 	beq.w	80062ea <_printf_float+0xc2>
 800667a:	f108 0801 	add.w	r8, r8, #1
 800667e:	68e3      	ldr	r3, [r4, #12]
 8006680:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006682:	1a5b      	subs	r3, r3, r1
 8006684:	4543      	cmp	r3, r8
 8006686:	dcf0      	bgt.n	800666a <_printf_float+0x442>
 8006688:	e6fa      	b.n	8006480 <_printf_float+0x258>
 800668a:	f04f 0800 	mov.w	r8, #0
 800668e:	f104 0919 	add.w	r9, r4, #25
 8006692:	e7f4      	b.n	800667e <_printf_float+0x456>

08006694 <_printf_common>:
 8006694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006698:	4616      	mov	r6, r2
 800669a:	4699      	mov	r9, r3
 800669c:	688a      	ldr	r2, [r1, #8]
 800669e:	690b      	ldr	r3, [r1, #16]
 80066a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80066a4:	4293      	cmp	r3, r2
 80066a6:	bfb8      	it	lt
 80066a8:	4613      	movlt	r3, r2
 80066aa:	6033      	str	r3, [r6, #0]
 80066ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80066b0:	4607      	mov	r7, r0
 80066b2:	460c      	mov	r4, r1
 80066b4:	b10a      	cbz	r2, 80066ba <_printf_common+0x26>
 80066b6:	3301      	adds	r3, #1
 80066b8:	6033      	str	r3, [r6, #0]
 80066ba:	6823      	ldr	r3, [r4, #0]
 80066bc:	0699      	lsls	r1, r3, #26
 80066be:	bf42      	ittt	mi
 80066c0:	6833      	ldrmi	r3, [r6, #0]
 80066c2:	3302      	addmi	r3, #2
 80066c4:	6033      	strmi	r3, [r6, #0]
 80066c6:	6825      	ldr	r5, [r4, #0]
 80066c8:	f015 0506 	ands.w	r5, r5, #6
 80066cc:	d106      	bne.n	80066dc <_printf_common+0x48>
 80066ce:	f104 0a19 	add.w	sl, r4, #25
 80066d2:	68e3      	ldr	r3, [r4, #12]
 80066d4:	6832      	ldr	r2, [r6, #0]
 80066d6:	1a9b      	subs	r3, r3, r2
 80066d8:	42ab      	cmp	r3, r5
 80066da:	dc26      	bgt.n	800672a <_printf_common+0x96>
 80066dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80066e0:	1e13      	subs	r3, r2, #0
 80066e2:	6822      	ldr	r2, [r4, #0]
 80066e4:	bf18      	it	ne
 80066e6:	2301      	movne	r3, #1
 80066e8:	0692      	lsls	r2, r2, #26
 80066ea:	d42b      	bmi.n	8006744 <_printf_common+0xb0>
 80066ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80066f0:	4649      	mov	r1, r9
 80066f2:	4638      	mov	r0, r7
 80066f4:	47c0      	blx	r8
 80066f6:	3001      	adds	r0, #1
 80066f8:	d01e      	beq.n	8006738 <_printf_common+0xa4>
 80066fa:	6823      	ldr	r3, [r4, #0]
 80066fc:	68e5      	ldr	r5, [r4, #12]
 80066fe:	6832      	ldr	r2, [r6, #0]
 8006700:	f003 0306 	and.w	r3, r3, #6
 8006704:	2b04      	cmp	r3, #4
 8006706:	bf08      	it	eq
 8006708:	1aad      	subeq	r5, r5, r2
 800670a:	68a3      	ldr	r3, [r4, #8]
 800670c:	6922      	ldr	r2, [r4, #16]
 800670e:	bf0c      	ite	eq
 8006710:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006714:	2500      	movne	r5, #0
 8006716:	4293      	cmp	r3, r2
 8006718:	bfc4      	itt	gt
 800671a:	1a9b      	subgt	r3, r3, r2
 800671c:	18ed      	addgt	r5, r5, r3
 800671e:	2600      	movs	r6, #0
 8006720:	341a      	adds	r4, #26
 8006722:	42b5      	cmp	r5, r6
 8006724:	d11a      	bne.n	800675c <_printf_common+0xc8>
 8006726:	2000      	movs	r0, #0
 8006728:	e008      	b.n	800673c <_printf_common+0xa8>
 800672a:	2301      	movs	r3, #1
 800672c:	4652      	mov	r2, sl
 800672e:	4649      	mov	r1, r9
 8006730:	4638      	mov	r0, r7
 8006732:	47c0      	blx	r8
 8006734:	3001      	adds	r0, #1
 8006736:	d103      	bne.n	8006740 <_printf_common+0xac>
 8006738:	f04f 30ff 	mov.w	r0, #4294967295
 800673c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006740:	3501      	adds	r5, #1
 8006742:	e7c6      	b.n	80066d2 <_printf_common+0x3e>
 8006744:	18e1      	adds	r1, r4, r3
 8006746:	1c5a      	adds	r2, r3, #1
 8006748:	2030      	movs	r0, #48	; 0x30
 800674a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800674e:	4422      	add	r2, r4
 8006750:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006754:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006758:	3302      	adds	r3, #2
 800675a:	e7c7      	b.n	80066ec <_printf_common+0x58>
 800675c:	2301      	movs	r3, #1
 800675e:	4622      	mov	r2, r4
 8006760:	4649      	mov	r1, r9
 8006762:	4638      	mov	r0, r7
 8006764:	47c0      	blx	r8
 8006766:	3001      	adds	r0, #1
 8006768:	d0e6      	beq.n	8006738 <_printf_common+0xa4>
 800676a:	3601      	adds	r6, #1
 800676c:	e7d9      	b.n	8006722 <_printf_common+0x8e>
	...

08006770 <_printf_i>:
 8006770:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006774:	7e0f      	ldrb	r7, [r1, #24]
 8006776:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006778:	2f78      	cmp	r7, #120	; 0x78
 800677a:	4691      	mov	r9, r2
 800677c:	4680      	mov	r8, r0
 800677e:	460c      	mov	r4, r1
 8006780:	469a      	mov	sl, r3
 8006782:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006786:	d807      	bhi.n	8006798 <_printf_i+0x28>
 8006788:	2f62      	cmp	r7, #98	; 0x62
 800678a:	d80a      	bhi.n	80067a2 <_printf_i+0x32>
 800678c:	2f00      	cmp	r7, #0
 800678e:	f000 80d8 	beq.w	8006942 <_printf_i+0x1d2>
 8006792:	2f58      	cmp	r7, #88	; 0x58
 8006794:	f000 80a3 	beq.w	80068de <_printf_i+0x16e>
 8006798:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800679c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80067a0:	e03a      	b.n	8006818 <_printf_i+0xa8>
 80067a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80067a6:	2b15      	cmp	r3, #21
 80067a8:	d8f6      	bhi.n	8006798 <_printf_i+0x28>
 80067aa:	a101      	add	r1, pc, #4	; (adr r1, 80067b0 <_printf_i+0x40>)
 80067ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80067b0:	08006809 	.word	0x08006809
 80067b4:	0800681d 	.word	0x0800681d
 80067b8:	08006799 	.word	0x08006799
 80067bc:	08006799 	.word	0x08006799
 80067c0:	08006799 	.word	0x08006799
 80067c4:	08006799 	.word	0x08006799
 80067c8:	0800681d 	.word	0x0800681d
 80067cc:	08006799 	.word	0x08006799
 80067d0:	08006799 	.word	0x08006799
 80067d4:	08006799 	.word	0x08006799
 80067d8:	08006799 	.word	0x08006799
 80067dc:	08006929 	.word	0x08006929
 80067e0:	0800684d 	.word	0x0800684d
 80067e4:	0800690b 	.word	0x0800690b
 80067e8:	08006799 	.word	0x08006799
 80067ec:	08006799 	.word	0x08006799
 80067f0:	0800694b 	.word	0x0800694b
 80067f4:	08006799 	.word	0x08006799
 80067f8:	0800684d 	.word	0x0800684d
 80067fc:	08006799 	.word	0x08006799
 8006800:	08006799 	.word	0x08006799
 8006804:	08006913 	.word	0x08006913
 8006808:	682b      	ldr	r3, [r5, #0]
 800680a:	1d1a      	adds	r2, r3, #4
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	602a      	str	r2, [r5, #0]
 8006810:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006814:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006818:	2301      	movs	r3, #1
 800681a:	e0a3      	b.n	8006964 <_printf_i+0x1f4>
 800681c:	6820      	ldr	r0, [r4, #0]
 800681e:	6829      	ldr	r1, [r5, #0]
 8006820:	0606      	lsls	r6, r0, #24
 8006822:	f101 0304 	add.w	r3, r1, #4
 8006826:	d50a      	bpl.n	800683e <_printf_i+0xce>
 8006828:	680e      	ldr	r6, [r1, #0]
 800682a:	602b      	str	r3, [r5, #0]
 800682c:	2e00      	cmp	r6, #0
 800682e:	da03      	bge.n	8006838 <_printf_i+0xc8>
 8006830:	232d      	movs	r3, #45	; 0x2d
 8006832:	4276      	negs	r6, r6
 8006834:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006838:	485e      	ldr	r0, [pc, #376]	; (80069b4 <_printf_i+0x244>)
 800683a:	230a      	movs	r3, #10
 800683c:	e019      	b.n	8006872 <_printf_i+0x102>
 800683e:	680e      	ldr	r6, [r1, #0]
 8006840:	602b      	str	r3, [r5, #0]
 8006842:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006846:	bf18      	it	ne
 8006848:	b236      	sxthne	r6, r6
 800684a:	e7ef      	b.n	800682c <_printf_i+0xbc>
 800684c:	682b      	ldr	r3, [r5, #0]
 800684e:	6820      	ldr	r0, [r4, #0]
 8006850:	1d19      	adds	r1, r3, #4
 8006852:	6029      	str	r1, [r5, #0]
 8006854:	0601      	lsls	r1, r0, #24
 8006856:	d501      	bpl.n	800685c <_printf_i+0xec>
 8006858:	681e      	ldr	r6, [r3, #0]
 800685a:	e002      	b.n	8006862 <_printf_i+0xf2>
 800685c:	0646      	lsls	r6, r0, #25
 800685e:	d5fb      	bpl.n	8006858 <_printf_i+0xe8>
 8006860:	881e      	ldrh	r6, [r3, #0]
 8006862:	4854      	ldr	r0, [pc, #336]	; (80069b4 <_printf_i+0x244>)
 8006864:	2f6f      	cmp	r7, #111	; 0x6f
 8006866:	bf0c      	ite	eq
 8006868:	2308      	moveq	r3, #8
 800686a:	230a      	movne	r3, #10
 800686c:	2100      	movs	r1, #0
 800686e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006872:	6865      	ldr	r5, [r4, #4]
 8006874:	60a5      	str	r5, [r4, #8]
 8006876:	2d00      	cmp	r5, #0
 8006878:	bfa2      	ittt	ge
 800687a:	6821      	ldrge	r1, [r4, #0]
 800687c:	f021 0104 	bicge.w	r1, r1, #4
 8006880:	6021      	strge	r1, [r4, #0]
 8006882:	b90e      	cbnz	r6, 8006888 <_printf_i+0x118>
 8006884:	2d00      	cmp	r5, #0
 8006886:	d04d      	beq.n	8006924 <_printf_i+0x1b4>
 8006888:	4615      	mov	r5, r2
 800688a:	fbb6 f1f3 	udiv	r1, r6, r3
 800688e:	fb03 6711 	mls	r7, r3, r1, r6
 8006892:	5dc7      	ldrb	r7, [r0, r7]
 8006894:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006898:	4637      	mov	r7, r6
 800689a:	42bb      	cmp	r3, r7
 800689c:	460e      	mov	r6, r1
 800689e:	d9f4      	bls.n	800688a <_printf_i+0x11a>
 80068a0:	2b08      	cmp	r3, #8
 80068a2:	d10b      	bne.n	80068bc <_printf_i+0x14c>
 80068a4:	6823      	ldr	r3, [r4, #0]
 80068a6:	07de      	lsls	r6, r3, #31
 80068a8:	d508      	bpl.n	80068bc <_printf_i+0x14c>
 80068aa:	6923      	ldr	r3, [r4, #16]
 80068ac:	6861      	ldr	r1, [r4, #4]
 80068ae:	4299      	cmp	r1, r3
 80068b0:	bfde      	ittt	le
 80068b2:	2330      	movle	r3, #48	; 0x30
 80068b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80068b8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80068bc:	1b52      	subs	r2, r2, r5
 80068be:	6122      	str	r2, [r4, #16]
 80068c0:	f8cd a000 	str.w	sl, [sp]
 80068c4:	464b      	mov	r3, r9
 80068c6:	aa03      	add	r2, sp, #12
 80068c8:	4621      	mov	r1, r4
 80068ca:	4640      	mov	r0, r8
 80068cc:	f7ff fee2 	bl	8006694 <_printf_common>
 80068d0:	3001      	adds	r0, #1
 80068d2:	d14c      	bne.n	800696e <_printf_i+0x1fe>
 80068d4:	f04f 30ff 	mov.w	r0, #4294967295
 80068d8:	b004      	add	sp, #16
 80068da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068de:	4835      	ldr	r0, [pc, #212]	; (80069b4 <_printf_i+0x244>)
 80068e0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80068e4:	6829      	ldr	r1, [r5, #0]
 80068e6:	6823      	ldr	r3, [r4, #0]
 80068e8:	f851 6b04 	ldr.w	r6, [r1], #4
 80068ec:	6029      	str	r1, [r5, #0]
 80068ee:	061d      	lsls	r5, r3, #24
 80068f0:	d514      	bpl.n	800691c <_printf_i+0x1ac>
 80068f2:	07df      	lsls	r7, r3, #31
 80068f4:	bf44      	itt	mi
 80068f6:	f043 0320 	orrmi.w	r3, r3, #32
 80068fa:	6023      	strmi	r3, [r4, #0]
 80068fc:	b91e      	cbnz	r6, 8006906 <_printf_i+0x196>
 80068fe:	6823      	ldr	r3, [r4, #0]
 8006900:	f023 0320 	bic.w	r3, r3, #32
 8006904:	6023      	str	r3, [r4, #0]
 8006906:	2310      	movs	r3, #16
 8006908:	e7b0      	b.n	800686c <_printf_i+0xfc>
 800690a:	6823      	ldr	r3, [r4, #0]
 800690c:	f043 0320 	orr.w	r3, r3, #32
 8006910:	6023      	str	r3, [r4, #0]
 8006912:	2378      	movs	r3, #120	; 0x78
 8006914:	4828      	ldr	r0, [pc, #160]	; (80069b8 <_printf_i+0x248>)
 8006916:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800691a:	e7e3      	b.n	80068e4 <_printf_i+0x174>
 800691c:	0659      	lsls	r1, r3, #25
 800691e:	bf48      	it	mi
 8006920:	b2b6      	uxthmi	r6, r6
 8006922:	e7e6      	b.n	80068f2 <_printf_i+0x182>
 8006924:	4615      	mov	r5, r2
 8006926:	e7bb      	b.n	80068a0 <_printf_i+0x130>
 8006928:	682b      	ldr	r3, [r5, #0]
 800692a:	6826      	ldr	r6, [r4, #0]
 800692c:	6961      	ldr	r1, [r4, #20]
 800692e:	1d18      	adds	r0, r3, #4
 8006930:	6028      	str	r0, [r5, #0]
 8006932:	0635      	lsls	r5, r6, #24
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	d501      	bpl.n	800693c <_printf_i+0x1cc>
 8006938:	6019      	str	r1, [r3, #0]
 800693a:	e002      	b.n	8006942 <_printf_i+0x1d2>
 800693c:	0670      	lsls	r0, r6, #25
 800693e:	d5fb      	bpl.n	8006938 <_printf_i+0x1c8>
 8006940:	8019      	strh	r1, [r3, #0]
 8006942:	2300      	movs	r3, #0
 8006944:	6123      	str	r3, [r4, #16]
 8006946:	4615      	mov	r5, r2
 8006948:	e7ba      	b.n	80068c0 <_printf_i+0x150>
 800694a:	682b      	ldr	r3, [r5, #0]
 800694c:	1d1a      	adds	r2, r3, #4
 800694e:	602a      	str	r2, [r5, #0]
 8006950:	681d      	ldr	r5, [r3, #0]
 8006952:	6862      	ldr	r2, [r4, #4]
 8006954:	2100      	movs	r1, #0
 8006956:	4628      	mov	r0, r5
 8006958:	f7f9 fc5a 	bl	8000210 <memchr>
 800695c:	b108      	cbz	r0, 8006962 <_printf_i+0x1f2>
 800695e:	1b40      	subs	r0, r0, r5
 8006960:	6060      	str	r0, [r4, #4]
 8006962:	6863      	ldr	r3, [r4, #4]
 8006964:	6123      	str	r3, [r4, #16]
 8006966:	2300      	movs	r3, #0
 8006968:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800696c:	e7a8      	b.n	80068c0 <_printf_i+0x150>
 800696e:	6923      	ldr	r3, [r4, #16]
 8006970:	462a      	mov	r2, r5
 8006972:	4649      	mov	r1, r9
 8006974:	4640      	mov	r0, r8
 8006976:	47d0      	blx	sl
 8006978:	3001      	adds	r0, #1
 800697a:	d0ab      	beq.n	80068d4 <_printf_i+0x164>
 800697c:	6823      	ldr	r3, [r4, #0]
 800697e:	079b      	lsls	r3, r3, #30
 8006980:	d413      	bmi.n	80069aa <_printf_i+0x23a>
 8006982:	68e0      	ldr	r0, [r4, #12]
 8006984:	9b03      	ldr	r3, [sp, #12]
 8006986:	4298      	cmp	r0, r3
 8006988:	bfb8      	it	lt
 800698a:	4618      	movlt	r0, r3
 800698c:	e7a4      	b.n	80068d8 <_printf_i+0x168>
 800698e:	2301      	movs	r3, #1
 8006990:	4632      	mov	r2, r6
 8006992:	4649      	mov	r1, r9
 8006994:	4640      	mov	r0, r8
 8006996:	47d0      	blx	sl
 8006998:	3001      	adds	r0, #1
 800699a:	d09b      	beq.n	80068d4 <_printf_i+0x164>
 800699c:	3501      	adds	r5, #1
 800699e:	68e3      	ldr	r3, [r4, #12]
 80069a0:	9903      	ldr	r1, [sp, #12]
 80069a2:	1a5b      	subs	r3, r3, r1
 80069a4:	42ab      	cmp	r3, r5
 80069a6:	dcf2      	bgt.n	800698e <_printf_i+0x21e>
 80069a8:	e7eb      	b.n	8006982 <_printf_i+0x212>
 80069aa:	2500      	movs	r5, #0
 80069ac:	f104 0619 	add.w	r6, r4, #25
 80069b0:	e7f5      	b.n	800699e <_printf_i+0x22e>
 80069b2:	bf00      	nop
 80069b4:	0800cb34 	.word	0x0800cb34
 80069b8:	0800cb45 	.word	0x0800cb45

080069bc <_scanf_float>:
 80069bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069c0:	b087      	sub	sp, #28
 80069c2:	4617      	mov	r7, r2
 80069c4:	9303      	str	r3, [sp, #12]
 80069c6:	688b      	ldr	r3, [r1, #8]
 80069c8:	1e5a      	subs	r2, r3, #1
 80069ca:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80069ce:	bf83      	ittte	hi
 80069d0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80069d4:	195b      	addhi	r3, r3, r5
 80069d6:	9302      	strhi	r3, [sp, #8]
 80069d8:	2300      	movls	r3, #0
 80069da:	bf86      	itte	hi
 80069dc:	f240 135d 	movwhi	r3, #349	; 0x15d
 80069e0:	608b      	strhi	r3, [r1, #8]
 80069e2:	9302      	strls	r3, [sp, #8]
 80069e4:	680b      	ldr	r3, [r1, #0]
 80069e6:	468b      	mov	fp, r1
 80069e8:	2500      	movs	r5, #0
 80069ea:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80069ee:	f84b 3b1c 	str.w	r3, [fp], #28
 80069f2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80069f6:	4680      	mov	r8, r0
 80069f8:	460c      	mov	r4, r1
 80069fa:	465e      	mov	r6, fp
 80069fc:	46aa      	mov	sl, r5
 80069fe:	46a9      	mov	r9, r5
 8006a00:	9501      	str	r5, [sp, #4]
 8006a02:	68a2      	ldr	r2, [r4, #8]
 8006a04:	b152      	cbz	r2, 8006a1c <_scanf_float+0x60>
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	781b      	ldrb	r3, [r3, #0]
 8006a0a:	2b4e      	cmp	r3, #78	; 0x4e
 8006a0c:	d864      	bhi.n	8006ad8 <_scanf_float+0x11c>
 8006a0e:	2b40      	cmp	r3, #64	; 0x40
 8006a10:	d83c      	bhi.n	8006a8c <_scanf_float+0xd0>
 8006a12:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006a16:	b2c8      	uxtb	r0, r1
 8006a18:	280e      	cmp	r0, #14
 8006a1a:	d93a      	bls.n	8006a92 <_scanf_float+0xd6>
 8006a1c:	f1b9 0f00 	cmp.w	r9, #0
 8006a20:	d003      	beq.n	8006a2a <_scanf_float+0x6e>
 8006a22:	6823      	ldr	r3, [r4, #0]
 8006a24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a28:	6023      	str	r3, [r4, #0]
 8006a2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a2e:	f1ba 0f01 	cmp.w	sl, #1
 8006a32:	f200 8113 	bhi.w	8006c5c <_scanf_float+0x2a0>
 8006a36:	455e      	cmp	r6, fp
 8006a38:	f200 8105 	bhi.w	8006c46 <_scanf_float+0x28a>
 8006a3c:	2501      	movs	r5, #1
 8006a3e:	4628      	mov	r0, r5
 8006a40:	b007      	add	sp, #28
 8006a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a46:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006a4a:	2a0d      	cmp	r2, #13
 8006a4c:	d8e6      	bhi.n	8006a1c <_scanf_float+0x60>
 8006a4e:	a101      	add	r1, pc, #4	; (adr r1, 8006a54 <_scanf_float+0x98>)
 8006a50:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006a54:	08006b93 	.word	0x08006b93
 8006a58:	08006a1d 	.word	0x08006a1d
 8006a5c:	08006a1d 	.word	0x08006a1d
 8006a60:	08006a1d 	.word	0x08006a1d
 8006a64:	08006bf3 	.word	0x08006bf3
 8006a68:	08006bcb 	.word	0x08006bcb
 8006a6c:	08006a1d 	.word	0x08006a1d
 8006a70:	08006a1d 	.word	0x08006a1d
 8006a74:	08006ba1 	.word	0x08006ba1
 8006a78:	08006a1d 	.word	0x08006a1d
 8006a7c:	08006a1d 	.word	0x08006a1d
 8006a80:	08006a1d 	.word	0x08006a1d
 8006a84:	08006a1d 	.word	0x08006a1d
 8006a88:	08006b59 	.word	0x08006b59
 8006a8c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006a90:	e7db      	b.n	8006a4a <_scanf_float+0x8e>
 8006a92:	290e      	cmp	r1, #14
 8006a94:	d8c2      	bhi.n	8006a1c <_scanf_float+0x60>
 8006a96:	a001      	add	r0, pc, #4	; (adr r0, 8006a9c <_scanf_float+0xe0>)
 8006a98:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006a9c:	08006b4b 	.word	0x08006b4b
 8006aa0:	08006a1d 	.word	0x08006a1d
 8006aa4:	08006b4b 	.word	0x08006b4b
 8006aa8:	08006bdf 	.word	0x08006bdf
 8006aac:	08006a1d 	.word	0x08006a1d
 8006ab0:	08006af9 	.word	0x08006af9
 8006ab4:	08006b35 	.word	0x08006b35
 8006ab8:	08006b35 	.word	0x08006b35
 8006abc:	08006b35 	.word	0x08006b35
 8006ac0:	08006b35 	.word	0x08006b35
 8006ac4:	08006b35 	.word	0x08006b35
 8006ac8:	08006b35 	.word	0x08006b35
 8006acc:	08006b35 	.word	0x08006b35
 8006ad0:	08006b35 	.word	0x08006b35
 8006ad4:	08006b35 	.word	0x08006b35
 8006ad8:	2b6e      	cmp	r3, #110	; 0x6e
 8006ada:	d809      	bhi.n	8006af0 <_scanf_float+0x134>
 8006adc:	2b60      	cmp	r3, #96	; 0x60
 8006ade:	d8b2      	bhi.n	8006a46 <_scanf_float+0x8a>
 8006ae0:	2b54      	cmp	r3, #84	; 0x54
 8006ae2:	d077      	beq.n	8006bd4 <_scanf_float+0x218>
 8006ae4:	2b59      	cmp	r3, #89	; 0x59
 8006ae6:	d199      	bne.n	8006a1c <_scanf_float+0x60>
 8006ae8:	2d07      	cmp	r5, #7
 8006aea:	d197      	bne.n	8006a1c <_scanf_float+0x60>
 8006aec:	2508      	movs	r5, #8
 8006aee:	e029      	b.n	8006b44 <_scanf_float+0x188>
 8006af0:	2b74      	cmp	r3, #116	; 0x74
 8006af2:	d06f      	beq.n	8006bd4 <_scanf_float+0x218>
 8006af4:	2b79      	cmp	r3, #121	; 0x79
 8006af6:	e7f6      	b.n	8006ae6 <_scanf_float+0x12a>
 8006af8:	6821      	ldr	r1, [r4, #0]
 8006afa:	05c8      	lsls	r0, r1, #23
 8006afc:	d51a      	bpl.n	8006b34 <_scanf_float+0x178>
 8006afe:	9b02      	ldr	r3, [sp, #8]
 8006b00:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006b04:	6021      	str	r1, [r4, #0]
 8006b06:	f109 0901 	add.w	r9, r9, #1
 8006b0a:	b11b      	cbz	r3, 8006b14 <_scanf_float+0x158>
 8006b0c:	3b01      	subs	r3, #1
 8006b0e:	3201      	adds	r2, #1
 8006b10:	9302      	str	r3, [sp, #8]
 8006b12:	60a2      	str	r2, [r4, #8]
 8006b14:	68a3      	ldr	r3, [r4, #8]
 8006b16:	3b01      	subs	r3, #1
 8006b18:	60a3      	str	r3, [r4, #8]
 8006b1a:	6923      	ldr	r3, [r4, #16]
 8006b1c:	3301      	adds	r3, #1
 8006b1e:	6123      	str	r3, [r4, #16]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	3b01      	subs	r3, #1
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	607b      	str	r3, [r7, #4]
 8006b28:	f340 8084 	ble.w	8006c34 <_scanf_float+0x278>
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	3301      	adds	r3, #1
 8006b30:	603b      	str	r3, [r7, #0]
 8006b32:	e766      	b.n	8006a02 <_scanf_float+0x46>
 8006b34:	eb1a 0f05 	cmn.w	sl, r5
 8006b38:	f47f af70 	bne.w	8006a1c <_scanf_float+0x60>
 8006b3c:	6822      	ldr	r2, [r4, #0]
 8006b3e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006b42:	6022      	str	r2, [r4, #0]
 8006b44:	f806 3b01 	strb.w	r3, [r6], #1
 8006b48:	e7e4      	b.n	8006b14 <_scanf_float+0x158>
 8006b4a:	6822      	ldr	r2, [r4, #0]
 8006b4c:	0610      	lsls	r0, r2, #24
 8006b4e:	f57f af65 	bpl.w	8006a1c <_scanf_float+0x60>
 8006b52:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006b56:	e7f4      	b.n	8006b42 <_scanf_float+0x186>
 8006b58:	f1ba 0f00 	cmp.w	sl, #0
 8006b5c:	d10e      	bne.n	8006b7c <_scanf_float+0x1c0>
 8006b5e:	f1b9 0f00 	cmp.w	r9, #0
 8006b62:	d10e      	bne.n	8006b82 <_scanf_float+0x1c6>
 8006b64:	6822      	ldr	r2, [r4, #0]
 8006b66:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006b6a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006b6e:	d108      	bne.n	8006b82 <_scanf_float+0x1c6>
 8006b70:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006b74:	6022      	str	r2, [r4, #0]
 8006b76:	f04f 0a01 	mov.w	sl, #1
 8006b7a:	e7e3      	b.n	8006b44 <_scanf_float+0x188>
 8006b7c:	f1ba 0f02 	cmp.w	sl, #2
 8006b80:	d055      	beq.n	8006c2e <_scanf_float+0x272>
 8006b82:	2d01      	cmp	r5, #1
 8006b84:	d002      	beq.n	8006b8c <_scanf_float+0x1d0>
 8006b86:	2d04      	cmp	r5, #4
 8006b88:	f47f af48 	bne.w	8006a1c <_scanf_float+0x60>
 8006b8c:	3501      	adds	r5, #1
 8006b8e:	b2ed      	uxtb	r5, r5
 8006b90:	e7d8      	b.n	8006b44 <_scanf_float+0x188>
 8006b92:	f1ba 0f01 	cmp.w	sl, #1
 8006b96:	f47f af41 	bne.w	8006a1c <_scanf_float+0x60>
 8006b9a:	f04f 0a02 	mov.w	sl, #2
 8006b9e:	e7d1      	b.n	8006b44 <_scanf_float+0x188>
 8006ba0:	b97d      	cbnz	r5, 8006bc2 <_scanf_float+0x206>
 8006ba2:	f1b9 0f00 	cmp.w	r9, #0
 8006ba6:	f47f af3c 	bne.w	8006a22 <_scanf_float+0x66>
 8006baa:	6822      	ldr	r2, [r4, #0]
 8006bac:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006bb0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006bb4:	f47f af39 	bne.w	8006a2a <_scanf_float+0x6e>
 8006bb8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006bbc:	6022      	str	r2, [r4, #0]
 8006bbe:	2501      	movs	r5, #1
 8006bc0:	e7c0      	b.n	8006b44 <_scanf_float+0x188>
 8006bc2:	2d03      	cmp	r5, #3
 8006bc4:	d0e2      	beq.n	8006b8c <_scanf_float+0x1d0>
 8006bc6:	2d05      	cmp	r5, #5
 8006bc8:	e7de      	b.n	8006b88 <_scanf_float+0x1cc>
 8006bca:	2d02      	cmp	r5, #2
 8006bcc:	f47f af26 	bne.w	8006a1c <_scanf_float+0x60>
 8006bd0:	2503      	movs	r5, #3
 8006bd2:	e7b7      	b.n	8006b44 <_scanf_float+0x188>
 8006bd4:	2d06      	cmp	r5, #6
 8006bd6:	f47f af21 	bne.w	8006a1c <_scanf_float+0x60>
 8006bda:	2507      	movs	r5, #7
 8006bdc:	e7b2      	b.n	8006b44 <_scanf_float+0x188>
 8006bde:	6822      	ldr	r2, [r4, #0]
 8006be0:	0591      	lsls	r1, r2, #22
 8006be2:	f57f af1b 	bpl.w	8006a1c <_scanf_float+0x60>
 8006be6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006bea:	6022      	str	r2, [r4, #0]
 8006bec:	f8cd 9004 	str.w	r9, [sp, #4]
 8006bf0:	e7a8      	b.n	8006b44 <_scanf_float+0x188>
 8006bf2:	6822      	ldr	r2, [r4, #0]
 8006bf4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006bf8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006bfc:	d006      	beq.n	8006c0c <_scanf_float+0x250>
 8006bfe:	0550      	lsls	r0, r2, #21
 8006c00:	f57f af0c 	bpl.w	8006a1c <_scanf_float+0x60>
 8006c04:	f1b9 0f00 	cmp.w	r9, #0
 8006c08:	f43f af0f 	beq.w	8006a2a <_scanf_float+0x6e>
 8006c0c:	0591      	lsls	r1, r2, #22
 8006c0e:	bf58      	it	pl
 8006c10:	9901      	ldrpl	r1, [sp, #4]
 8006c12:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006c16:	bf58      	it	pl
 8006c18:	eba9 0101 	subpl.w	r1, r9, r1
 8006c1c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006c20:	bf58      	it	pl
 8006c22:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006c26:	6022      	str	r2, [r4, #0]
 8006c28:	f04f 0900 	mov.w	r9, #0
 8006c2c:	e78a      	b.n	8006b44 <_scanf_float+0x188>
 8006c2e:	f04f 0a03 	mov.w	sl, #3
 8006c32:	e787      	b.n	8006b44 <_scanf_float+0x188>
 8006c34:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006c38:	4639      	mov	r1, r7
 8006c3a:	4640      	mov	r0, r8
 8006c3c:	4798      	blx	r3
 8006c3e:	2800      	cmp	r0, #0
 8006c40:	f43f aedf 	beq.w	8006a02 <_scanf_float+0x46>
 8006c44:	e6ea      	b.n	8006a1c <_scanf_float+0x60>
 8006c46:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c4a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006c4e:	463a      	mov	r2, r7
 8006c50:	4640      	mov	r0, r8
 8006c52:	4798      	blx	r3
 8006c54:	6923      	ldr	r3, [r4, #16]
 8006c56:	3b01      	subs	r3, #1
 8006c58:	6123      	str	r3, [r4, #16]
 8006c5a:	e6ec      	b.n	8006a36 <_scanf_float+0x7a>
 8006c5c:	1e6b      	subs	r3, r5, #1
 8006c5e:	2b06      	cmp	r3, #6
 8006c60:	d825      	bhi.n	8006cae <_scanf_float+0x2f2>
 8006c62:	2d02      	cmp	r5, #2
 8006c64:	d836      	bhi.n	8006cd4 <_scanf_float+0x318>
 8006c66:	455e      	cmp	r6, fp
 8006c68:	f67f aee8 	bls.w	8006a3c <_scanf_float+0x80>
 8006c6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c70:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006c74:	463a      	mov	r2, r7
 8006c76:	4640      	mov	r0, r8
 8006c78:	4798      	blx	r3
 8006c7a:	6923      	ldr	r3, [r4, #16]
 8006c7c:	3b01      	subs	r3, #1
 8006c7e:	6123      	str	r3, [r4, #16]
 8006c80:	e7f1      	b.n	8006c66 <_scanf_float+0x2aa>
 8006c82:	9802      	ldr	r0, [sp, #8]
 8006c84:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c88:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006c8c:	9002      	str	r0, [sp, #8]
 8006c8e:	463a      	mov	r2, r7
 8006c90:	4640      	mov	r0, r8
 8006c92:	4798      	blx	r3
 8006c94:	6923      	ldr	r3, [r4, #16]
 8006c96:	3b01      	subs	r3, #1
 8006c98:	6123      	str	r3, [r4, #16]
 8006c9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c9e:	fa5f fa8a 	uxtb.w	sl, sl
 8006ca2:	f1ba 0f02 	cmp.w	sl, #2
 8006ca6:	d1ec      	bne.n	8006c82 <_scanf_float+0x2c6>
 8006ca8:	3d03      	subs	r5, #3
 8006caa:	b2ed      	uxtb	r5, r5
 8006cac:	1b76      	subs	r6, r6, r5
 8006cae:	6823      	ldr	r3, [r4, #0]
 8006cb0:	05da      	lsls	r2, r3, #23
 8006cb2:	d52f      	bpl.n	8006d14 <_scanf_float+0x358>
 8006cb4:	055b      	lsls	r3, r3, #21
 8006cb6:	d510      	bpl.n	8006cda <_scanf_float+0x31e>
 8006cb8:	455e      	cmp	r6, fp
 8006cba:	f67f aebf 	bls.w	8006a3c <_scanf_float+0x80>
 8006cbe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006cc2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006cc6:	463a      	mov	r2, r7
 8006cc8:	4640      	mov	r0, r8
 8006cca:	4798      	blx	r3
 8006ccc:	6923      	ldr	r3, [r4, #16]
 8006cce:	3b01      	subs	r3, #1
 8006cd0:	6123      	str	r3, [r4, #16]
 8006cd2:	e7f1      	b.n	8006cb8 <_scanf_float+0x2fc>
 8006cd4:	46aa      	mov	sl, r5
 8006cd6:	9602      	str	r6, [sp, #8]
 8006cd8:	e7df      	b.n	8006c9a <_scanf_float+0x2de>
 8006cda:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006cde:	6923      	ldr	r3, [r4, #16]
 8006ce0:	2965      	cmp	r1, #101	; 0x65
 8006ce2:	f103 33ff 	add.w	r3, r3, #4294967295
 8006ce6:	f106 35ff 	add.w	r5, r6, #4294967295
 8006cea:	6123      	str	r3, [r4, #16]
 8006cec:	d00c      	beq.n	8006d08 <_scanf_float+0x34c>
 8006cee:	2945      	cmp	r1, #69	; 0x45
 8006cf0:	d00a      	beq.n	8006d08 <_scanf_float+0x34c>
 8006cf2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006cf6:	463a      	mov	r2, r7
 8006cf8:	4640      	mov	r0, r8
 8006cfa:	4798      	blx	r3
 8006cfc:	6923      	ldr	r3, [r4, #16]
 8006cfe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006d02:	3b01      	subs	r3, #1
 8006d04:	1eb5      	subs	r5, r6, #2
 8006d06:	6123      	str	r3, [r4, #16]
 8006d08:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d0c:	463a      	mov	r2, r7
 8006d0e:	4640      	mov	r0, r8
 8006d10:	4798      	blx	r3
 8006d12:	462e      	mov	r6, r5
 8006d14:	6825      	ldr	r5, [r4, #0]
 8006d16:	f015 0510 	ands.w	r5, r5, #16
 8006d1a:	d159      	bne.n	8006dd0 <_scanf_float+0x414>
 8006d1c:	7035      	strb	r5, [r6, #0]
 8006d1e:	6823      	ldr	r3, [r4, #0]
 8006d20:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006d24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d28:	d11b      	bne.n	8006d62 <_scanf_float+0x3a6>
 8006d2a:	9b01      	ldr	r3, [sp, #4]
 8006d2c:	454b      	cmp	r3, r9
 8006d2e:	eba3 0209 	sub.w	r2, r3, r9
 8006d32:	d123      	bne.n	8006d7c <_scanf_float+0x3c0>
 8006d34:	2200      	movs	r2, #0
 8006d36:	4659      	mov	r1, fp
 8006d38:	4640      	mov	r0, r8
 8006d3a:	f000 ff0b 	bl	8007b54 <_strtod_r>
 8006d3e:	6822      	ldr	r2, [r4, #0]
 8006d40:	9b03      	ldr	r3, [sp, #12]
 8006d42:	f012 0f02 	tst.w	r2, #2
 8006d46:	ec57 6b10 	vmov	r6, r7, d0
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	d021      	beq.n	8006d92 <_scanf_float+0x3d6>
 8006d4e:	9903      	ldr	r1, [sp, #12]
 8006d50:	1d1a      	adds	r2, r3, #4
 8006d52:	600a      	str	r2, [r1, #0]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	e9c3 6700 	strd	r6, r7, [r3]
 8006d5a:	68e3      	ldr	r3, [r4, #12]
 8006d5c:	3301      	adds	r3, #1
 8006d5e:	60e3      	str	r3, [r4, #12]
 8006d60:	e66d      	b.n	8006a3e <_scanf_float+0x82>
 8006d62:	9b04      	ldr	r3, [sp, #16]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d0e5      	beq.n	8006d34 <_scanf_float+0x378>
 8006d68:	9905      	ldr	r1, [sp, #20]
 8006d6a:	230a      	movs	r3, #10
 8006d6c:	462a      	mov	r2, r5
 8006d6e:	3101      	adds	r1, #1
 8006d70:	4640      	mov	r0, r8
 8006d72:	f000 ff77 	bl	8007c64 <_strtol_r>
 8006d76:	9b04      	ldr	r3, [sp, #16]
 8006d78:	9e05      	ldr	r6, [sp, #20]
 8006d7a:	1ac2      	subs	r2, r0, r3
 8006d7c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006d80:	429e      	cmp	r6, r3
 8006d82:	bf28      	it	cs
 8006d84:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006d88:	4912      	ldr	r1, [pc, #72]	; (8006dd4 <_scanf_float+0x418>)
 8006d8a:	4630      	mov	r0, r6
 8006d8c:	f000 f82c 	bl	8006de8 <siprintf>
 8006d90:	e7d0      	b.n	8006d34 <_scanf_float+0x378>
 8006d92:	9903      	ldr	r1, [sp, #12]
 8006d94:	f012 0f04 	tst.w	r2, #4
 8006d98:	f103 0204 	add.w	r2, r3, #4
 8006d9c:	600a      	str	r2, [r1, #0]
 8006d9e:	d1d9      	bne.n	8006d54 <_scanf_float+0x398>
 8006da0:	f8d3 8000 	ldr.w	r8, [r3]
 8006da4:	ee10 2a10 	vmov	r2, s0
 8006da8:	ee10 0a10 	vmov	r0, s0
 8006dac:	463b      	mov	r3, r7
 8006dae:	4639      	mov	r1, r7
 8006db0:	f7f9 fed4 	bl	8000b5c <__aeabi_dcmpun>
 8006db4:	b128      	cbz	r0, 8006dc2 <_scanf_float+0x406>
 8006db6:	4808      	ldr	r0, [pc, #32]	; (8006dd8 <_scanf_float+0x41c>)
 8006db8:	f000 f810 	bl	8006ddc <nanf>
 8006dbc:	ed88 0a00 	vstr	s0, [r8]
 8006dc0:	e7cb      	b.n	8006d5a <_scanf_float+0x39e>
 8006dc2:	4630      	mov	r0, r6
 8006dc4:	4639      	mov	r1, r7
 8006dc6:	f7f9 ff27 	bl	8000c18 <__aeabi_d2f>
 8006dca:	f8c8 0000 	str.w	r0, [r8]
 8006dce:	e7c4      	b.n	8006d5a <_scanf_float+0x39e>
 8006dd0:	2500      	movs	r5, #0
 8006dd2:	e634      	b.n	8006a3e <_scanf_float+0x82>
 8006dd4:	0800cb56 	.word	0x0800cb56
 8006dd8:	0800cf7b 	.word	0x0800cf7b

08006ddc <nanf>:
 8006ddc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006de4 <nanf+0x8>
 8006de0:	4770      	bx	lr
 8006de2:	bf00      	nop
 8006de4:	7fc00000 	.word	0x7fc00000

08006de8 <siprintf>:
 8006de8:	b40e      	push	{r1, r2, r3}
 8006dea:	b500      	push	{lr}
 8006dec:	b09c      	sub	sp, #112	; 0x70
 8006dee:	ab1d      	add	r3, sp, #116	; 0x74
 8006df0:	9002      	str	r0, [sp, #8]
 8006df2:	9006      	str	r0, [sp, #24]
 8006df4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006df8:	4809      	ldr	r0, [pc, #36]	; (8006e20 <siprintf+0x38>)
 8006dfa:	9107      	str	r1, [sp, #28]
 8006dfc:	9104      	str	r1, [sp, #16]
 8006dfe:	4909      	ldr	r1, [pc, #36]	; (8006e24 <siprintf+0x3c>)
 8006e00:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e04:	9105      	str	r1, [sp, #20]
 8006e06:	6800      	ldr	r0, [r0, #0]
 8006e08:	9301      	str	r3, [sp, #4]
 8006e0a:	a902      	add	r1, sp, #8
 8006e0c:	f002 ff8c 	bl	8009d28 <_svfiprintf_r>
 8006e10:	9b02      	ldr	r3, [sp, #8]
 8006e12:	2200      	movs	r2, #0
 8006e14:	701a      	strb	r2, [r3, #0]
 8006e16:	b01c      	add	sp, #112	; 0x70
 8006e18:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e1c:	b003      	add	sp, #12
 8006e1e:	4770      	bx	lr
 8006e20:	20000014 	.word	0x20000014
 8006e24:	ffff0208 	.word	0xffff0208

08006e28 <siscanf>:
 8006e28:	b40e      	push	{r1, r2, r3}
 8006e2a:	b510      	push	{r4, lr}
 8006e2c:	b09f      	sub	sp, #124	; 0x7c
 8006e2e:	ac21      	add	r4, sp, #132	; 0x84
 8006e30:	f44f 7101 	mov.w	r1, #516	; 0x204
 8006e34:	f854 2b04 	ldr.w	r2, [r4], #4
 8006e38:	9201      	str	r2, [sp, #4]
 8006e3a:	f8ad 101c 	strh.w	r1, [sp, #28]
 8006e3e:	9004      	str	r0, [sp, #16]
 8006e40:	9008      	str	r0, [sp, #32]
 8006e42:	f7f9 f9d7 	bl	80001f4 <strlen>
 8006e46:	4b0c      	ldr	r3, [pc, #48]	; (8006e78 <siscanf+0x50>)
 8006e48:	9005      	str	r0, [sp, #20]
 8006e4a:	9009      	str	r0, [sp, #36]	; 0x24
 8006e4c:	930d      	str	r3, [sp, #52]	; 0x34
 8006e4e:	480b      	ldr	r0, [pc, #44]	; (8006e7c <siscanf+0x54>)
 8006e50:	9a01      	ldr	r2, [sp, #4]
 8006e52:	6800      	ldr	r0, [r0, #0]
 8006e54:	9403      	str	r4, [sp, #12]
 8006e56:	2300      	movs	r3, #0
 8006e58:	9311      	str	r3, [sp, #68]	; 0x44
 8006e5a:	9316      	str	r3, [sp, #88]	; 0x58
 8006e5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006e60:	f8ad 301e 	strh.w	r3, [sp, #30]
 8006e64:	a904      	add	r1, sp, #16
 8006e66:	4623      	mov	r3, r4
 8006e68:	f003 f8b8 	bl	8009fdc <__ssvfiscanf_r>
 8006e6c:	b01f      	add	sp, #124	; 0x7c
 8006e6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e72:	b003      	add	sp, #12
 8006e74:	4770      	bx	lr
 8006e76:	bf00      	nop
 8006e78:	08006ea3 	.word	0x08006ea3
 8006e7c:	20000014 	.word	0x20000014

08006e80 <__sread>:
 8006e80:	b510      	push	{r4, lr}
 8006e82:	460c      	mov	r4, r1
 8006e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e88:	f003 fb72 	bl	800a570 <_read_r>
 8006e8c:	2800      	cmp	r0, #0
 8006e8e:	bfab      	itete	ge
 8006e90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006e92:	89a3      	ldrhlt	r3, [r4, #12]
 8006e94:	181b      	addge	r3, r3, r0
 8006e96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006e9a:	bfac      	ite	ge
 8006e9c:	6563      	strge	r3, [r4, #84]	; 0x54
 8006e9e:	81a3      	strhlt	r3, [r4, #12]
 8006ea0:	bd10      	pop	{r4, pc}

08006ea2 <__seofread>:
 8006ea2:	2000      	movs	r0, #0
 8006ea4:	4770      	bx	lr

08006ea6 <__swrite>:
 8006ea6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006eaa:	461f      	mov	r7, r3
 8006eac:	898b      	ldrh	r3, [r1, #12]
 8006eae:	05db      	lsls	r3, r3, #23
 8006eb0:	4605      	mov	r5, r0
 8006eb2:	460c      	mov	r4, r1
 8006eb4:	4616      	mov	r6, r2
 8006eb6:	d505      	bpl.n	8006ec4 <__swrite+0x1e>
 8006eb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ebc:	2302      	movs	r3, #2
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	f002 f8e4 	bl	800908c <_lseek_r>
 8006ec4:	89a3      	ldrh	r3, [r4, #12]
 8006ec6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006eca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ece:	81a3      	strh	r3, [r4, #12]
 8006ed0:	4632      	mov	r2, r6
 8006ed2:	463b      	mov	r3, r7
 8006ed4:	4628      	mov	r0, r5
 8006ed6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006eda:	f000 bec5 	b.w	8007c68 <_write_r>

08006ede <__sseek>:
 8006ede:	b510      	push	{r4, lr}
 8006ee0:	460c      	mov	r4, r1
 8006ee2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ee6:	f002 f8d1 	bl	800908c <_lseek_r>
 8006eea:	1c43      	adds	r3, r0, #1
 8006eec:	89a3      	ldrh	r3, [r4, #12]
 8006eee:	bf15      	itete	ne
 8006ef0:	6560      	strne	r0, [r4, #84]	; 0x54
 8006ef2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006ef6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006efa:	81a3      	strheq	r3, [r4, #12]
 8006efc:	bf18      	it	ne
 8006efe:	81a3      	strhne	r3, [r4, #12]
 8006f00:	bd10      	pop	{r4, pc}

08006f02 <__sclose>:
 8006f02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f06:	f000 bec1 	b.w	8007c8c <_close_r>

08006f0a <sulp>:
 8006f0a:	b570      	push	{r4, r5, r6, lr}
 8006f0c:	4604      	mov	r4, r0
 8006f0e:	460d      	mov	r5, r1
 8006f10:	ec45 4b10 	vmov	d0, r4, r5
 8006f14:	4616      	mov	r6, r2
 8006f16:	f002 fc65 	bl	80097e4 <__ulp>
 8006f1a:	ec51 0b10 	vmov	r0, r1, d0
 8006f1e:	b17e      	cbz	r6, 8006f40 <sulp+0x36>
 8006f20:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006f24:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	dd09      	ble.n	8006f40 <sulp+0x36>
 8006f2c:	051b      	lsls	r3, r3, #20
 8006f2e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006f32:	2400      	movs	r4, #0
 8006f34:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006f38:	4622      	mov	r2, r4
 8006f3a:	462b      	mov	r3, r5
 8006f3c:	f7f9 fb74 	bl	8000628 <__aeabi_dmul>
 8006f40:	bd70      	pop	{r4, r5, r6, pc}
 8006f42:	0000      	movs	r0, r0
 8006f44:	0000      	movs	r0, r0
	...

08006f48 <_strtod_l>:
 8006f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f4c:	ed2d 8b02 	vpush	{d8}
 8006f50:	b09d      	sub	sp, #116	; 0x74
 8006f52:	461f      	mov	r7, r3
 8006f54:	2300      	movs	r3, #0
 8006f56:	9318      	str	r3, [sp, #96]	; 0x60
 8006f58:	4ba2      	ldr	r3, [pc, #648]	; (80071e4 <_strtod_l+0x29c>)
 8006f5a:	9213      	str	r2, [sp, #76]	; 0x4c
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	9305      	str	r3, [sp, #20]
 8006f60:	4604      	mov	r4, r0
 8006f62:	4618      	mov	r0, r3
 8006f64:	4688      	mov	r8, r1
 8006f66:	f7f9 f945 	bl	80001f4 <strlen>
 8006f6a:	f04f 0a00 	mov.w	sl, #0
 8006f6e:	4605      	mov	r5, r0
 8006f70:	f04f 0b00 	mov.w	fp, #0
 8006f74:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006f78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f7a:	781a      	ldrb	r2, [r3, #0]
 8006f7c:	2a2b      	cmp	r2, #43	; 0x2b
 8006f7e:	d04e      	beq.n	800701e <_strtod_l+0xd6>
 8006f80:	d83b      	bhi.n	8006ffa <_strtod_l+0xb2>
 8006f82:	2a0d      	cmp	r2, #13
 8006f84:	d834      	bhi.n	8006ff0 <_strtod_l+0xa8>
 8006f86:	2a08      	cmp	r2, #8
 8006f88:	d834      	bhi.n	8006ff4 <_strtod_l+0xac>
 8006f8a:	2a00      	cmp	r2, #0
 8006f8c:	d03e      	beq.n	800700c <_strtod_l+0xc4>
 8006f8e:	2300      	movs	r3, #0
 8006f90:	930a      	str	r3, [sp, #40]	; 0x28
 8006f92:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006f94:	7833      	ldrb	r3, [r6, #0]
 8006f96:	2b30      	cmp	r3, #48	; 0x30
 8006f98:	f040 80b0 	bne.w	80070fc <_strtod_l+0x1b4>
 8006f9c:	7873      	ldrb	r3, [r6, #1]
 8006f9e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006fa2:	2b58      	cmp	r3, #88	; 0x58
 8006fa4:	d168      	bne.n	8007078 <_strtod_l+0x130>
 8006fa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fa8:	9301      	str	r3, [sp, #4]
 8006faa:	ab18      	add	r3, sp, #96	; 0x60
 8006fac:	9702      	str	r7, [sp, #8]
 8006fae:	9300      	str	r3, [sp, #0]
 8006fb0:	4a8d      	ldr	r2, [pc, #564]	; (80071e8 <_strtod_l+0x2a0>)
 8006fb2:	ab19      	add	r3, sp, #100	; 0x64
 8006fb4:	a917      	add	r1, sp, #92	; 0x5c
 8006fb6:	4620      	mov	r0, r4
 8006fb8:	f001 fd5c 	bl	8008a74 <__gethex>
 8006fbc:	f010 0707 	ands.w	r7, r0, #7
 8006fc0:	4605      	mov	r5, r0
 8006fc2:	d005      	beq.n	8006fd0 <_strtod_l+0x88>
 8006fc4:	2f06      	cmp	r7, #6
 8006fc6:	d12c      	bne.n	8007022 <_strtod_l+0xda>
 8006fc8:	3601      	adds	r6, #1
 8006fca:	2300      	movs	r3, #0
 8006fcc:	9617      	str	r6, [sp, #92]	; 0x5c
 8006fce:	930a      	str	r3, [sp, #40]	; 0x28
 8006fd0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	f040 8590 	bne.w	8007af8 <_strtod_l+0xbb0>
 8006fd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fda:	b1eb      	cbz	r3, 8007018 <_strtod_l+0xd0>
 8006fdc:	4652      	mov	r2, sl
 8006fde:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006fe2:	ec43 2b10 	vmov	d0, r2, r3
 8006fe6:	b01d      	add	sp, #116	; 0x74
 8006fe8:	ecbd 8b02 	vpop	{d8}
 8006fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ff0:	2a20      	cmp	r2, #32
 8006ff2:	d1cc      	bne.n	8006f8e <_strtod_l+0x46>
 8006ff4:	3301      	adds	r3, #1
 8006ff6:	9317      	str	r3, [sp, #92]	; 0x5c
 8006ff8:	e7be      	b.n	8006f78 <_strtod_l+0x30>
 8006ffa:	2a2d      	cmp	r2, #45	; 0x2d
 8006ffc:	d1c7      	bne.n	8006f8e <_strtod_l+0x46>
 8006ffe:	2201      	movs	r2, #1
 8007000:	920a      	str	r2, [sp, #40]	; 0x28
 8007002:	1c5a      	adds	r2, r3, #1
 8007004:	9217      	str	r2, [sp, #92]	; 0x5c
 8007006:	785b      	ldrb	r3, [r3, #1]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d1c2      	bne.n	8006f92 <_strtod_l+0x4a>
 800700c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800700e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007012:	2b00      	cmp	r3, #0
 8007014:	f040 856e 	bne.w	8007af4 <_strtod_l+0xbac>
 8007018:	4652      	mov	r2, sl
 800701a:	465b      	mov	r3, fp
 800701c:	e7e1      	b.n	8006fe2 <_strtod_l+0x9a>
 800701e:	2200      	movs	r2, #0
 8007020:	e7ee      	b.n	8007000 <_strtod_l+0xb8>
 8007022:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007024:	b13a      	cbz	r2, 8007036 <_strtod_l+0xee>
 8007026:	2135      	movs	r1, #53	; 0x35
 8007028:	a81a      	add	r0, sp, #104	; 0x68
 800702a:	f002 fce6 	bl	80099fa <__copybits>
 800702e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007030:	4620      	mov	r0, r4
 8007032:	f002 f8a5 	bl	8009180 <_Bfree>
 8007036:	3f01      	subs	r7, #1
 8007038:	2f04      	cmp	r7, #4
 800703a:	d806      	bhi.n	800704a <_strtod_l+0x102>
 800703c:	e8df f007 	tbb	[pc, r7]
 8007040:	1714030a 	.word	0x1714030a
 8007044:	0a          	.byte	0x0a
 8007045:	00          	.byte	0x00
 8007046:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800704a:	0728      	lsls	r0, r5, #28
 800704c:	d5c0      	bpl.n	8006fd0 <_strtod_l+0x88>
 800704e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007052:	e7bd      	b.n	8006fd0 <_strtod_l+0x88>
 8007054:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007058:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800705a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800705e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007062:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007066:	e7f0      	b.n	800704a <_strtod_l+0x102>
 8007068:	f8df b180 	ldr.w	fp, [pc, #384]	; 80071ec <_strtod_l+0x2a4>
 800706c:	e7ed      	b.n	800704a <_strtod_l+0x102>
 800706e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007072:	f04f 3aff 	mov.w	sl, #4294967295
 8007076:	e7e8      	b.n	800704a <_strtod_l+0x102>
 8007078:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800707a:	1c5a      	adds	r2, r3, #1
 800707c:	9217      	str	r2, [sp, #92]	; 0x5c
 800707e:	785b      	ldrb	r3, [r3, #1]
 8007080:	2b30      	cmp	r3, #48	; 0x30
 8007082:	d0f9      	beq.n	8007078 <_strtod_l+0x130>
 8007084:	2b00      	cmp	r3, #0
 8007086:	d0a3      	beq.n	8006fd0 <_strtod_l+0x88>
 8007088:	2301      	movs	r3, #1
 800708a:	f04f 0900 	mov.w	r9, #0
 800708e:	9304      	str	r3, [sp, #16]
 8007090:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007092:	9308      	str	r3, [sp, #32]
 8007094:	f8cd 901c 	str.w	r9, [sp, #28]
 8007098:	464f      	mov	r7, r9
 800709a:	220a      	movs	r2, #10
 800709c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800709e:	7806      	ldrb	r6, [r0, #0]
 80070a0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80070a4:	b2d9      	uxtb	r1, r3
 80070a6:	2909      	cmp	r1, #9
 80070a8:	d92a      	bls.n	8007100 <_strtod_l+0x1b8>
 80070aa:	9905      	ldr	r1, [sp, #20]
 80070ac:	462a      	mov	r2, r5
 80070ae:	f003 fac3 	bl	800a638 <strncmp>
 80070b2:	b398      	cbz	r0, 800711c <_strtod_l+0x1d4>
 80070b4:	2000      	movs	r0, #0
 80070b6:	4632      	mov	r2, r6
 80070b8:	463d      	mov	r5, r7
 80070ba:	9005      	str	r0, [sp, #20]
 80070bc:	4603      	mov	r3, r0
 80070be:	2a65      	cmp	r2, #101	; 0x65
 80070c0:	d001      	beq.n	80070c6 <_strtod_l+0x17e>
 80070c2:	2a45      	cmp	r2, #69	; 0x45
 80070c4:	d118      	bne.n	80070f8 <_strtod_l+0x1b0>
 80070c6:	b91d      	cbnz	r5, 80070d0 <_strtod_l+0x188>
 80070c8:	9a04      	ldr	r2, [sp, #16]
 80070ca:	4302      	orrs	r2, r0
 80070cc:	d09e      	beq.n	800700c <_strtod_l+0xc4>
 80070ce:	2500      	movs	r5, #0
 80070d0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80070d4:	f108 0201 	add.w	r2, r8, #1
 80070d8:	9217      	str	r2, [sp, #92]	; 0x5c
 80070da:	f898 2001 	ldrb.w	r2, [r8, #1]
 80070de:	2a2b      	cmp	r2, #43	; 0x2b
 80070e0:	d075      	beq.n	80071ce <_strtod_l+0x286>
 80070e2:	2a2d      	cmp	r2, #45	; 0x2d
 80070e4:	d07b      	beq.n	80071de <_strtod_l+0x296>
 80070e6:	f04f 0c00 	mov.w	ip, #0
 80070ea:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80070ee:	2909      	cmp	r1, #9
 80070f0:	f240 8082 	bls.w	80071f8 <_strtod_l+0x2b0>
 80070f4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80070f8:	2600      	movs	r6, #0
 80070fa:	e09d      	b.n	8007238 <_strtod_l+0x2f0>
 80070fc:	2300      	movs	r3, #0
 80070fe:	e7c4      	b.n	800708a <_strtod_l+0x142>
 8007100:	2f08      	cmp	r7, #8
 8007102:	bfd8      	it	le
 8007104:	9907      	ldrle	r1, [sp, #28]
 8007106:	f100 0001 	add.w	r0, r0, #1
 800710a:	bfda      	itte	le
 800710c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007110:	9307      	strle	r3, [sp, #28]
 8007112:	fb02 3909 	mlagt	r9, r2, r9, r3
 8007116:	3701      	adds	r7, #1
 8007118:	9017      	str	r0, [sp, #92]	; 0x5c
 800711a:	e7bf      	b.n	800709c <_strtod_l+0x154>
 800711c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800711e:	195a      	adds	r2, r3, r5
 8007120:	9217      	str	r2, [sp, #92]	; 0x5c
 8007122:	5d5a      	ldrb	r2, [r3, r5]
 8007124:	2f00      	cmp	r7, #0
 8007126:	d037      	beq.n	8007198 <_strtod_l+0x250>
 8007128:	9005      	str	r0, [sp, #20]
 800712a:	463d      	mov	r5, r7
 800712c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007130:	2b09      	cmp	r3, #9
 8007132:	d912      	bls.n	800715a <_strtod_l+0x212>
 8007134:	2301      	movs	r3, #1
 8007136:	e7c2      	b.n	80070be <_strtod_l+0x176>
 8007138:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800713a:	1c5a      	adds	r2, r3, #1
 800713c:	9217      	str	r2, [sp, #92]	; 0x5c
 800713e:	785a      	ldrb	r2, [r3, #1]
 8007140:	3001      	adds	r0, #1
 8007142:	2a30      	cmp	r2, #48	; 0x30
 8007144:	d0f8      	beq.n	8007138 <_strtod_l+0x1f0>
 8007146:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800714a:	2b08      	cmp	r3, #8
 800714c:	f200 84d9 	bhi.w	8007b02 <_strtod_l+0xbba>
 8007150:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007152:	9005      	str	r0, [sp, #20]
 8007154:	2000      	movs	r0, #0
 8007156:	9308      	str	r3, [sp, #32]
 8007158:	4605      	mov	r5, r0
 800715a:	3a30      	subs	r2, #48	; 0x30
 800715c:	f100 0301 	add.w	r3, r0, #1
 8007160:	d014      	beq.n	800718c <_strtod_l+0x244>
 8007162:	9905      	ldr	r1, [sp, #20]
 8007164:	4419      	add	r1, r3
 8007166:	9105      	str	r1, [sp, #20]
 8007168:	462b      	mov	r3, r5
 800716a:	eb00 0e05 	add.w	lr, r0, r5
 800716e:	210a      	movs	r1, #10
 8007170:	4573      	cmp	r3, lr
 8007172:	d113      	bne.n	800719c <_strtod_l+0x254>
 8007174:	182b      	adds	r3, r5, r0
 8007176:	2b08      	cmp	r3, #8
 8007178:	f105 0501 	add.w	r5, r5, #1
 800717c:	4405      	add	r5, r0
 800717e:	dc1c      	bgt.n	80071ba <_strtod_l+0x272>
 8007180:	9907      	ldr	r1, [sp, #28]
 8007182:	230a      	movs	r3, #10
 8007184:	fb03 2301 	mla	r3, r3, r1, r2
 8007188:	9307      	str	r3, [sp, #28]
 800718a:	2300      	movs	r3, #0
 800718c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800718e:	1c51      	adds	r1, r2, #1
 8007190:	9117      	str	r1, [sp, #92]	; 0x5c
 8007192:	7852      	ldrb	r2, [r2, #1]
 8007194:	4618      	mov	r0, r3
 8007196:	e7c9      	b.n	800712c <_strtod_l+0x1e4>
 8007198:	4638      	mov	r0, r7
 800719a:	e7d2      	b.n	8007142 <_strtod_l+0x1fa>
 800719c:	2b08      	cmp	r3, #8
 800719e:	dc04      	bgt.n	80071aa <_strtod_l+0x262>
 80071a0:	9e07      	ldr	r6, [sp, #28]
 80071a2:	434e      	muls	r6, r1
 80071a4:	9607      	str	r6, [sp, #28]
 80071a6:	3301      	adds	r3, #1
 80071a8:	e7e2      	b.n	8007170 <_strtod_l+0x228>
 80071aa:	f103 0c01 	add.w	ip, r3, #1
 80071ae:	f1bc 0f10 	cmp.w	ip, #16
 80071b2:	bfd8      	it	le
 80071b4:	fb01 f909 	mulle.w	r9, r1, r9
 80071b8:	e7f5      	b.n	80071a6 <_strtod_l+0x25e>
 80071ba:	2d10      	cmp	r5, #16
 80071bc:	bfdc      	itt	le
 80071be:	230a      	movle	r3, #10
 80071c0:	fb03 2909 	mlale	r9, r3, r9, r2
 80071c4:	e7e1      	b.n	800718a <_strtod_l+0x242>
 80071c6:	2300      	movs	r3, #0
 80071c8:	9305      	str	r3, [sp, #20]
 80071ca:	2301      	movs	r3, #1
 80071cc:	e77c      	b.n	80070c8 <_strtod_l+0x180>
 80071ce:	f04f 0c00 	mov.w	ip, #0
 80071d2:	f108 0202 	add.w	r2, r8, #2
 80071d6:	9217      	str	r2, [sp, #92]	; 0x5c
 80071d8:	f898 2002 	ldrb.w	r2, [r8, #2]
 80071dc:	e785      	b.n	80070ea <_strtod_l+0x1a2>
 80071de:	f04f 0c01 	mov.w	ip, #1
 80071e2:	e7f6      	b.n	80071d2 <_strtod_l+0x28a>
 80071e4:	0800cda8 	.word	0x0800cda8
 80071e8:	0800cb5c 	.word	0x0800cb5c
 80071ec:	7ff00000 	.word	0x7ff00000
 80071f0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80071f2:	1c51      	adds	r1, r2, #1
 80071f4:	9117      	str	r1, [sp, #92]	; 0x5c
 80071f6:	7852      	ldrb	r2, [r2, #1]
 80071f8:	2a30      	cmp	r2, #48	; 0x30
 80071fa:	d0f9      	beq.n	80071f0 <_strtod_l+0x2a8>
 80071fc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007200:	2908      	cmp	r1, #8
 8007202:	f63f af79 	bhi.w	80070f8 <_strtod_l+0x1b0>
 8007206:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800720a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800720c:	9206      	str	r2, [sp, #24]
 800720e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007210:	1c51      	adds	r1, r2, #1
 8007212:	9117      	str	r1, [sp, #92]	; 0x5c
 8007214:	7852      	ldrb	r2, [r2, #1]
 8007216:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800721a:	2e09      	cmp	r6, #9
 800721c:	d937      	bls.n	800728e <_strtod_l+0x346>
 800721e:	9e06      	ldr	r6, [sp, #24]
 8007220:	1b89      	subs	r1, r1, r6
 8007222:	2908      	cmp	r1, #8
 8007224:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007228:	dc02      	bgt.n	8007230 <_strtod_l+0x2e8>
 800722a:	4576      	cmp	r6, lr
 800722c:	bfa8      	it	ge
 800722e:	4676      	movge	r6, lr
 8007230:	f1bc 0f00 	cmp.w	ip, #0
 8007234:	d000      	beq.n	8007238 <_strtod_l+0x2f0>
 8007236:	4276      	negs	r6, r6
 8007238:	2d00      	cmp	r5, #0
 800723a:	d14d      	bne.n	80072d8 <_strtod_l+0x390>
 800723c:	9904      	ldr	r1, [sp, #16]
 800723e:	4301      	orrs	r1, r0
 8007240:	f47f aec6 	bne.w	8006fd0 <_strtod_l+0x88>
 8007244:	2b00      	cmp	r3, #0
 8007246:	f47f aee1 	bne.w	800700c <_strtod_l+0xc4>
 800724a:	2a69      	cmp	r2, #105	; 0x69
 800724c:	d027      	beq.n	800729e <_strtod_l+0x356>
 800724e:	dc24      	bgt.n	800729a <_strtod_l+0x352>
 8007250:	2a49      	cmp	r2, #73	; 0x49
 8007252:	d024      	beq.n	800729e <_strtod_l+0x356>
 8007254:	2a4e      	cmp	r2, #78	; 0x4e
 8007256:	f47f aed9 	bne.w	800700c <_strtod_l+0xc4>
 800725a:	499f      	ldr	r1, [pc, #636]	; (80074d8 <_strtod_l+0x590>)
 800725c:	a817      	add	r0, sp, #92	; 0x5c
 800725e:	f001 fe61 	bl	8008f24 <__match>
 8007262:	2800      	cmp	r0, #0
 8007264:	f43f aed2 	beq.w	800700c <_strtod_l+0xc4>
 8007268:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800726a:	781b      	ldrb	r3, [r3, #0]
 800726c:	2b28      	cmp	r3, #40	; 0x28
 800726e:	d12d      	bne.n	80072cc <_strtod_l+0x384>
 8007270:	499a      	ldr	r1, [pc, #616]	; (80074dc <_strtod_l+0x594>)
 8007272:	aa1a      	add	r2, sp, #104	; 0x68
 8007274:	a817      	add	r0, sp, #92	; 0x5c
 8007276:	f001 fe69 	bl	8008f4c <__hexnan>
 800727a:	2805      	cmp	r0, #5
 800727c:	d126      	bne.n	80072cc <_strtod_l+0x384>
 800727e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007280:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8007284:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007288:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800728c:	e6a0      	b.n	8006fd0 <_strtod_l+0x88>
 800728e:	210a      	movs	r1, #10
 8007290:	fb01 2e0e 	mla	lr, r1, lr, r2
 8007294:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007298:	e7b9      	b.n	800720e <_strtod_l+0x2c6>
 800729a:	2a6e      	cmp	r2, #110	; 0x6e
 800729c:	e7db      	b.n	8007256 <_strtod_l+0x30e>
 800729e:	4990      	ldr	r1, [pc, #576]	; (80074e0 <_strtod_l+0x598>)
 80072a0:	a817      	add	r0, sp, #92	; 0x5c
 80072a2:	f001 fe3f 	bl	8008f24 <__match>
 80072a6:	2800      	cmp	r0, #0
 80072a8:	f43f aeb0 	beq.w	800700c <_strtod_l+0xc4>
 80072ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80072ae:	498d      	ldr	r1, [pc, #564]	; (80074e4 <_strtod_l+0x59c>)
 80072b0:	3b01      	subs	r3, #1
 80072b2:	a817      	add	r0, sp, #92	; 0x5c
 80072b4:	9317      	str	r3, [sp, #92]	; 0x5c
 80072b6:	f001 fe35 	bl	8008f24 <__match>
 80072ba:	b910      	cbnz	r0, 80072c2 <_strtod_l+0x37a>
 80072bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80072be:	3301      	adds	r3, #1
 80072c0:	9317      	str	r3, [sp, #92]	; 0x5c
 80072c2:	f8df b230 	ldr.w	fp, [pc, #560]	; 80074f4 <_strtod_l+0x5ac>
 80072c6:	f04f 0a00 	mov.w	sl, #0
 80072ca:	e681      	b.n	8006fd0 <_strtod_l+0x88>
 80072cc:	4886      	ldr	r0, [pc, #536]	; (80074e8 <_strtod_l+0x5a0>)
 80072ce:	f003 f963 	bl	800a598 <nan>
 80072d2:	ec5b ab10 	vmov	sl, fp, d0
 80072d6:	e67b      	b.n	8006fd0 <_strtod_l+0x88>
 80072d8:	9b05      	ldr	r3, [sp, #20]
 80072da:	9807      	ldr	r0, [sp, #28]
 80072dc:	1af3      	subs	r3, r6, r3
 80072de:	2f00      	cmp	r7, #0
 80072e0:	bf08      	it	eq
 80072e2:	462f      	moveq	r7, r5
 80072e4:	2d10      	cmp	r5, #16
 80072e6:	9306      	str	r3, [sp, #24]
 80072e8:	46a8      	mov	r8, r5
 80072ea:	bfa8      	it	ge
 80072ec:	f04f 0810 	movge.w	r8, #16
 80072f0:	f7f9 f920 	bl	8000534 <__aeabi_ui2d>
 80072f4:	2d09      	cmp	r5, #9
 80072f6:	4682      	mov	sl, r0
 80072f8:	468b      	mov	fp, r1
 80072fa:	dd13      	ble.n	8007324 <_strtod_l+0x3dc>
 80072fc:	4b7b      	ldr	r3, [pc, #492]	; (80074ec <_strtod_l+0x5a4>)
 80072fe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007302:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007306:	f7f9 f98f 	bl	8000628 <__aeabi_dmul>
 800730a:	4682      	mov	sl, r0
 800730c:	4648      	mov	r0, r9
 800730e:	468b      	mov	fp, r1
 8007310:	f7f9 f910 	bl	8000534 <__aeabi_ui2d>
 8007314:	4602      	mov	r2, r0
 8007316:	460b      	mov	r3, r1
 8007318:	4650      	mov	r0, sl
 800731a:	4659      	mov	r1, fp
 800731c:	f7f8 ffce 	bl	80002bc <__adddf3>
 8007320:	4682      	mov	sl, r0
 8007322:	468b      	mov	fp, r1
 8007324:	2d0f      	cmp	r5, #15
 8007326:	dc38      	bgt.n	800739a <_strtod_l+0x452>
 8007328:	9b06      	ldr	r3, [sp, #24]
 800732a:	2b00      	cmp	r3, #0
 800732c:	f43f ae50 	beq.w	8006fd0 <_strtod_l+0x88>
 8007330:	dd24      	ble.n	800737c <_strtod_l+0x434>
 8007332:	2b16      	cmp	r3, #22
 8007334:	dc0b      	bgt.n	800734e <_strtod_l+0x406>
 8007336:	496d      	ldr	r1, [pc, #436]	; (80074ec <_strtod_l+0x5a4>)
 8007338:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800733c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007340:	4652      	mov	r2, sl
 8007342:	465b      	mov	r3, fp
 8007344:	f7f9 f970 	bl	8000628 <__aeabi_dmul>
 8007348:	4682      	mov	sl, r0
 800734a:	468b      	mov	fp, r1
 800734c:	e640      	b.n	8006fd0 <_strtod_l+0x88>
 800734e:	9a06      	ldr	r2, [sp, #24]
 8007350:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007354:	4293      	cmp	r3, r2
 8007356:	db20      	blt.n	800739a <_strtod_l+0x452>
 8007358:	4c64      	ldr	r4, [pc, #400]	; (80074ec <_strtod_l+0x5a4>)
 800735a:	f1c5 050f 	rsb	r5, r5, #15
 800735e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007362:	4652      	mov	r2, sl
 8007364:	465b      	mov	r3, fp
 8007366:	e9d1 0100 	ldrd	r0, r1, [r1]
 800736a:	f7f9 f95d 	bl	8000628 <__aeabi_dmul>
 800736e:	9b06      	ldr	r3, [sp, #24]
 8007370:	1b5d      	subs	r5, r3, r5
 8007372:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007376:	e9d4 2300 	ldrd	r2, r3, [r4]
 800737a:	e7e3      	b.n	8007344 <_strtod_l+0x3fc>
 800737c:	9b06      	ldr	r3, [sp, #24]
 800737e:	3316      	adds	r3, #22
 8007380:	db0b      	blt.n	800739a <_strtod_l+0x452>
 8007382:	9b05      	ldr	r3, [sp, #20]
 8007384:	1b9e      	subs	r6, r3, r6
 8007386:	4b59      	ldr	r3, [pc, #356]	; (80074ec <_strtod_l+0x5a4>)
 8007388:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800738c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007390:	4650      	mov	r0, sl
 8007392:	4659      	mov	r1, fp
 8007394:	f7f9 fa72 	bl	800087c <__aeabi_ddiv>
 8007398:	e7d6      	b.n	8007348 <_strtod_l+0x400>
 800739a:	9b06      	ldr	r3, [sp, #24]
 800739c:	eba5 0808 	sub.w	r8, r5, r8
 80073a0:	4498      	add	r8, r3
 80073a2:	f1b8 0f00 	cmp.w	r8, #0
 80073a6:	dd74      	ble.n	8007492 <_strtod_l+0x54a>
 80073a8:	f018 030f 	ands.w	r3, r8, #15
 80073ac:	d00a      	beq.n	80073c4 <_strtod_l+0x47c>
 80073ae:	494f      	ldr	r1, [pc, #316]	; (80074ec <_strtod_l+0x5a4>)
 80073b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80073b4:	4652      	mov	r2, sl
 80073b6:	465b      	mov	r3, fp
 80073b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80073bc:	f7f9 f934 	bl	8000628 <__aeabi_dmul>
 80073c0:	4682      	mov	sl, r0
 80073c2:	468b      	mov	fp, r1
 80073c4:	f038 080f 	bics.w	r8, r8, #15
 80073c8:	d04f      	beq.n	800746a <_strtod_l+0x522>
 80073ca:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80073ce:	dd22      	ble.n	8007416 <_strtod_l+0x4ce>
 80073d0:	2500      	movs	r5, #0
 80073d2:	462e      	mov	r6, r5
 80073d4:	9507      	str	r5, [sp, #28]
 80073d6:	9505      	str	r5, [sp, #20]
 80073d8:	2322      	movs	r3, #34	; 0x22
 80073da:	f8df b118 	ldr.w	fp, [pc, #280]	; 80074f4 <_strtod_l+0x5ac>
 80073de:	6023      	str	r3, [r4, #0]
 80073e0:	f04f 0a00 	mov.w	sl, #0
 80073e4:	9b07      	ldr	r3, [sp, #28]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	f43f adf2 	beq.w	8006fd0 <_strtod_l+0x88>
 80073ec:	9918      	ldr	r1, [sp, #96]	; 0x60
 80073ee:	4620      	mov	r0, r4
 80073f0:	f001 fec6 	bl	8009180 <_Bfree>
 80073f4:	9905      	ldr	r1, [sp, #20]
 80073f6:	4620      	mov	r0, r4
 80073f8:	f001 fec2 	bl	8009180 <_Bfree>
 80073fc:	4631      	mov	r1, r6
 80073fe:	4620      	mov	r0, r4
 8007400:	f001 febe 	bl	8009180 <_Bfree>
 8007404:	9907      	ldr	r1, [sp, #28]
 8007406:	4620      	mov	r0, r4
 8007408:	f001 feba 	bl	8009180 <_Bfree>
 800740c:	4629      	mov	r1, r5
 800740e:	4620      	mov	r0, r4
 8007410:	f001 feb6 	bl	8009180 <_Bfree>
 8007414:	e5dc      	b.n	8006fd0 <_strtod_l+0x88>
 8007416:	4b36      	ldr	r3, [pc, #216]	; (80074f0 <_strtod_l+0x5a8>)
 8007418:	9304      	str	r3, [sp, #16]
 800741a:	2300      	movs	r3, #0
 800741c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007420:	4650      	mov	r0, sl
 8007422:	4659      	mov	r1, fp
 8007424:	4699      	mov	r9, r3
 8007426:	f1b8 0f01 	cmp.w	r8, #1
 800742a:	dc21      	bgt.n	8007470 <_strtod_l+0x528>
 800742c:	b10b      	cbz	r3, 8007432 <_strtod_l+0x4ea>
 800742e:	4682      	mov	sl, r0
 8007430:	468b      	mov	fp, r1
 8007432:	4b2f      	ldr	r3, [pc, #188]	; (80074f0 <_strtod_l+0x5a8>)
 8007434:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007438:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800743c:	4652      	mov	r2, sl
 800743e:	465b      	mov	r3, fp
 8007440:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007444:	f7f9 f8f0 	bl	8000628 <__aeabi_dmul>
 8007448:	4b2a      	ldr	r3, [pc, #168]	; (80074f4 <_strtod_l+0x5ac>)
 800744a:	460a      	mov	r2, r1
 800744c:	400b      	ands	r3, r1
 800744e:	492a      	ldr	r1, [pc, #168]	; (80074f8 <_strtod_l+0x5b0>)
 8007450:	428b      	cmp	r3, r1
 8007452:	4682      	mov	sl, r0
 8007454:	d8bc      	bhi.n	80073d0 <_strtod_l+0x488>
 8007456:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800745a:	428b      	cmp	r3, r1
 800745c:	bf86      	itte	hi
 800745e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80074fc <_strtod_l+0x5b4>
 8007462:	f04f 3aff 	movhi.w	sl, #4294967295
 8007466:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800746a:	2300      	movs	r3, #0
 800746c:	9304      	str	r3, [sp, #16]
 800746e:	e084      	b.n	800757a <_strtod_l+0x632>
 8007470:	f018 0f01 	tst.w	r8, #1
 8007474:	d005      	beq.n	8007482 <_strtod_l+0x53a>
 8007476:	9b04      	ldr	r3, [sp, #16]
 8007478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800747c:	f7f9 f8d4 	bl	8000628 <__aeabi_dmul>
 8007480:	2301      	movs	r3, #1
 8007482:	9a04      	ldr	r2, [sp, #16]
 8007484:	3208      	adds	r2, #8
 8007486:	f109 0901 	add.w	r9, r9, #1
 800748a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800748e:	9204      	str	r2, [sp, #16]
 8007490:	e7c9      	b.n	8007426 <_strtod_l+0x4de>
 8007492:	d0ea      	beq.n	800746a <_strtod_l+0x522>
 8007494:	f1c8 0800 	rsb	r8, r8, #0
 8007498:	f018 020f 	ands.w	r2, r8, #15
 800749c:	d00a      	beq.n	80074b4 <_strtod_l+0x56c>
 800749e:	4b13      	ldr	r3, [pc, #76]	; (80074ec <_strtod_l+0x5a4>)
 80074a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074a4:	4650      	mov	r0, sl
 80074a6:	4659      	mov	r1, fp
 80074a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ac:	f7f9 f9e6 	bl	800087c <__aeabi_ddiv>
 80074b0:	4682      	mov	sl, r0
 80074b2:	468b      	mov	fp, r1
 80074b4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80074b8:	d0d7      	beq.n	800746a <_strtod_l+0x522>
 80074ba:	f1b8 0f1f 	cmp.w	r8, #31
 80074be:	dd1f      	ble.n	8007500 <_strtod_l+0x5b8>
 80074c0:	2500      	movs	r5, #0
 80074c2:	462e      	mov	r6, r5
 80074c4:	9507      	str	r5, [sp, #28]
 80074c6:	9505      	str	r5, [sp, #20]
 80074c8:	2322      	movs	r3, #34	; 0x22
 80074ca:	f04f 0a00 	mov.w	sl, #0
 80074ce:	f04f 0b00 	mov.w	fp, #0
 80074d2:	6023      	str	r3, [r4, #0]
 80074d4:	e786      	b.n	80073e4 <_strtod_l+0x49c>
 80074d6:	bf00      	nop
 80074d8:	0800cb31 	.word	0x0800cb31
 80074dc:	0800cb70 	.word	0x0800cb70
 80074e0:	0800cb29 	.word	0x0800cb29
 80074e4:	0800ccb4 	.word	0x0800ccb4
 80074e8:	0800cf7b 	.word	0x0800cf7b
 80074ec:	0800ce40 	.word	0x0800ce40
 80074f0:	0800ce18 	.word	0x0800ce18
 80074f4:	7ff00000 	.word	0x7ff00000
 80074f8:	7ca00000 	.word	0x7ca00000
 80074fc:	7fefffff 	.word	0x7fefffff
 8007500:	f018 0310 	ands.w	r3, r8, #16
 8007504:	bf18      	it	ne
 8007506:	236a      	movne	r3, #106	; 0x6a
 8007508:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80078b8 <_strtod_l+0x970>
 800750c:	9304      	str	r3, [sp, #16]
 800750e:	4650      	mov	r0, sl
 8007510:	4659      	mov	r1, fp
 8007512:	2300      	movs	r3, #0
 8007514:	f018 0f01 	tst.w	r8, #1
 8007518:	d004      	beq.n	8007524 <_strtod_l+0x5dc>
 800751a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800751e:	f7f9 f883 	bl	8000628 <__aeabi_dmul>
 8007522:	2301      	movs	r3, #1
 8007524:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007528:	f109 0908 	add.w	r9, r9, #8
 800752c:	d1f2      	bne.n	8007514 <_strtod_l+0x5cc>
 800752e:	b10b      	cbz	r3, 8007534 <_strtod_l+0x5ec>
 8007530:	4682      	mov	sl, r0
 8007532:	468b      	mov	fp, r1
 8007534:	9b04      	ldr	r3, [sp, #16]
 8007536:	b1c3      	cbz	r3, 800756a <_strtod_l+0x622>
 8007538:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800753c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007540:	2b00      	cmp	r3, #0
 8007542:	4659      	mov	r1, fp
 8007544:	dd11      	ble.n	800756a <_strtod_l+0x622>
 8007546:	2b1f      	cmp	r3, #31
 8007548:	f340 8124 	ble.w	8007794 <_strtod_l+0x84c>
 800754c:	2b34      	cmp	r3, #52	; 0x34
 800754e:	bfde      	ittt	le
 8007550:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007554:	f04f 33ff 	movle.w	r3, #4294967295
 8007558:	fa03 f202 	lslle.w	r2, r3, r2
 800755c:	f04f 0a00 	mov.w	sl, #0
 8007560:	bfcc      	ite	gt
 8007562:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007566:	ea02 0b01 	andle.w	fp, r2, r1
 800756a:	2200      	movs	r2, #0
 800756c:	2300      	movs	r3, #0
 800756e:	4650      	mov	r0, sl
 8007570:	4659      	mov	r1, fp
 8007572:	f7f9 fac1 	bl	8000af8 <__aeabi_dcmpeq>
 8007576:	2800      	cmp	r0, #0
 8007578:	d1a2      	bne.n	80074c0 <_strtod_l+0x578>
 800757a:	9b07      	ldr	r3, [sp, #28]
 800757c:	9300      	str	r3, [sp, #0]
 800757e:	9908      	ldr	r1, [sp, #32]
 8007580:	462b      	mov	r3, r5
 8007582:	463a      	mov	r2, r7
 8007584:	4620      	mov	r0, r4
 8007586:	f001 fe63 	bl	8009250 <__s2b>
 800758a:	9007      	str	r0, [sp, #28]
 800758c:	2800      	cmp	r0, #0
 800758e:	f43f af1f 	beq.w	80073d0 <_strtod_l+0x488>
 8007592:	9b05      	ldr	r3, [sp, #20]
 8007594:	1b9e      	subs	r6, r3, r6
 8007596:	9b06      	ldr	r3, [sp, #24]
 8007598:	2b00      	cmp	r3, #0
 800759a:	bfb4      	ite	lt
 800759c:	4633      	movlt	r3, r6
 800759e:	2300      	movge	r3, #0
 80075a0:	930c      	str	r3, [sp, #48]	; 0x30
 80075a2:	9b06      	ldr	r3, [sp, #24]
 80075a4:	2500      	movs	r5, #0
 80075a6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80075aa:	9312      	str	r3, [sp, #72]	; 0x48
 80075ac:	462e      	mov	r6, r5
 80075ae:	9b07      	ldr	r3, [sp, #28]
 80075b0:	4620      	mov	r0, r4
 80075b2:	6859      	ldr	r1, [r3, #4]
 80075b4:	f001 fda4 	bl	8009100 <_Balloc>
 80075b8:	9005      	str	r0, [sp, #20]
 80075ba:	2800      	cmp	r0, #0
 80075bc:	f43f af0c 	beq.w	80073d8 <_strtod_l+0x490>
 80075c0:	9b07      	ldr	r3, [sp, #28]
 80075c2:	691a      	ldr	r2, [r3, #16]
 80075c4:	3202      	adds	r2, #2
 80075c6:	f103 010c 	add.w	r1, r3, #12
 80075ca:	0092      	lsls	r2, r2, #2
 80075cc:	300c      	adds	r0, #12
 80075ce:	f001 fd89 	bl	80090e4 <memcpy>
 80075d2:	ec4b ab10 	vmov	d0, sl, fp
 80075d6:	aa1a      	add	r2, sp, #104	; 0x68
 80075d8:	a919      	add	r1, sp, #100	; 0x64
 80075da:	4620      	mov	r0, r4
 80075dc:	f002 f97e 	bl	80098dc <__d2b>
 80075e0:	ec4b ab18 	vmov	d8, sl, fp
 80075e4:	9018      	str	r0, [sp, #96]	; 0x60
 80075e6:	2800      	cmp	r0, #0
 80075e8:	f43f aef6 	beq.w	80073d8 <_strtod_l+0x490>
 80075ec:	2101      	movs	r1, #1
 80075ee:	4620      	mov	r0, r4
 80075f0:	f001 fec8 	bl	8009384 <__i2b>
 80075f4:	4606      	mov	r6, r0
 80075f6:	2800      	cmp	r0, #0
 80075f8:	f43f aeee 	beq.w	80073d8 <_strtod_l+0x490>
 80075fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80075fe:	9904      	ldr	r1, [sp, #16]
 8007600:	2b00      	cmp	r3, #0
 8007602:	bfab      	itete	ge
 8007604:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8007606:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8007608:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800760a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800760e:	bfac      	ite	ge
 8007610:	eb03 0902 	addge.w	r9, r3, r2
 8007614:	1ad7      	sublt	r7, r2, r3
 8007616:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007618:	eba3 0801 	sub.w	r8, r3, r1
 800761c:	4490      	add	r8, r2
 800761e:	4ba1      	ldr	r3, [pc, #644]	; (80078a4 <_strtod_l+0x95c>)
 8007620:	f108 38ff 	add.w	r8, r8, #4294967295
 8007624:	4598      	cmp	r8, r3
 8007626:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800762a:	f280 80c7 	bge.w	80077bc <_strtod_l+0x874>
 800762e:	eba3 0308 	sub.w	r3, r3, r8
 8007632:	2b1f      	cmp	r3, #31
 8007634:	eba2 0203 	sub.w	r2, r2, r3
 8007638:	f04f 0101 	mov.w	r1, #1
 800763c:	f300 80b1 	bgt.w	80077a2 <_strtod_l+0x85a>
 8007640:	fa01 f303 	lsl.w	r3, r1, r3
 8007644:	930d      	str	r3, [sp, #52]	; 0x34
 8007646:	2300      	movs	r3, #0
 8007648:	9308      	str	r3, [sp, #32]
 800764a:	eb09 0802 	add.w	r8, r9, r2
 800764e:	9b04      	ldr	r3, [sp, #16]
 8007650:	45c1      	cmp	r9, r8
 8007652:	4417      	add	r7, r2
 8007654:	441f      	add	r7, r3
 8007656:	464b      	mov	r3, r9
 8007658:	bfa8      	it	ge
 800765a:	4643      	movge	r3, r8
 800765c:	42bb      	cmp	r3, r7
 800765e:	bfa8      	it	ge
 8007660:	463b      	movge	r3, r7
 8007662:	2b00      	cmp	r3, #0
 8007664:	bfc2      	ittt	gt
 8007666:	eba8 0803 	subgt.w	r8, r8, r3
 800766a:	1aff      	subgt	r7, r7, r3
 800766c:	eba9 0903 	subgt.w	r9, r9, r3
 8007670:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007672:	2b00      	cmp	r3, #0
 8007674:	dd17      	ble.n	80076a6 <_strtod_l+0x75e>
 8007676:	4631      	mov	r1, r6
 8007678:	461a      	mov	r2, r3
 800767a:	4620      	mov	r0, r4
 800767c:	f001 ff42 	bl	8009504 <__pow5mult>
 8007680:	4606      	mov	r6, r0
 8007682:	2800      	cmp	r0, #0
 8007684:	f43f aea8 	beq.w	80073d8 <_strtod_l+0x490>
 8007688:	4601      	mov	r1, r0
 800768a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800768c:	4620      	mov	r0, r4
 800768e:	f001 fe8f 	bl	80093b0 <__multiply>
 8007692:	900b      	str	r0, [sp, #44]	; 0x2c
 8007694:	2800      	cmp	r0, #0
 8007696:	f43f ae9f 	beq.w	80073d8 <_strtod_l+0x490>
 800769a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800769c:	4620      	mov	r0, r4
 800769e:	f001 fd6f 	bl	8009180 <_Bfree>
 80076a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076a4:	9318      	str	r3, [sp, #96]	; 0x60
 80076a6:	f1b8 0f00 	cmp.w	r8, #0
 80076aa:	f300 808c 	bgt.w	80077c6 <_strtod_l+0x87e>
 80076ae:	9b06      	ldr	r3, [sp, #24]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	dd08      	ble.n	80076c6 <_strtod_l+0x77e>
 80076b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80076b6:	9905      	ldr	r1, [sp, #20]
 80076b8:	4620      	mov	r0, r4
 80076ba:	f001 ff23 	bl	8009504 <__pow5mult>
 80076be:	9005      	str	r0, [sp, #20]
 80076c0:	2800      	cmp	r0, #0
 80076c2:	f43f ae89 	beq.w	80073d8 <_strtod_l+0x490>
 80076c6:	2f00      	cmp	r7, #0
 80076c8:	dd08      	ble.n	80076dc <_strtod_l+0x794>
 80076ca:	9905      	ldr	r1, [sp, #20]
 80076cc:	463a      	mov	r2, r7
 80076ce:	4620      	mov	r0, r4
 80076d0:	f001 ff72 	bl	80095b8 <__lshift>
 80076d4:	9005      	str	r0, [sp, #20]
 80076d6:	2800      	cmp	r0, #0
 80076d8:	f43f ae7e 	beq.w	80073d8 <_strtod_l+0x490>
 80076dc:	f1b9 0f00 	cmp.w	r9, #0
 80076e0:	dd08      	ble.n	80076f4 <_strtod_l+0x7ac>
 80076e2:	4631      	mov	r1, r6
 80076e4:	464a      	mov	r2, r9
 80076e6:	4620      	mov	r0, r4
 80076e8:	f001 ff66 	bl	80095b8 <__lshift>
 80076ec:	4606      	mov	r6, r0
 80076ee:	2800      	cmp	r0, #0
 80076f0:	f43f ae72 	beq.w	80073d8 <_strtod_l+0x490>
 80076f4:	9a05      	ldr	r2, [sp, #20]
 80076f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80076f8:	4620      	mov	r0, r4
 80076fa:	f001 ffe9 	bl	80096d0 <__mdiff>
 80076fe:	4605      	mov	r5, r0
 8007700:	2800      	cmp	r0, #0
 8007702:	f43f ae69 	beq.w	80073d8 <_strtod_l+0x490>
 8007706:	68c3      	ldr	r3, [r0, #12]
 8007708:	930b      	str	r3, [sp, #44]	; 0x2c
 800770a:	2300      	movs	r3, #0
 800770c:	60c3      	str	r3, [r0, #12]
 800770e:	4631      	mov	r1, r6
 8007710:	f001 ffc2 	bl	8009698 <__mcmp>
 8007714:	2800      	cmp	r0, #0
 8007716:	da60      	bge.n	80077da <_strtod_l+0x892>
 8007718:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800771a:	ea53 030a 	orrs.w	r3, r3, sl
 800771e:	f040 8082 	bne.w	8007826 <_strtod_l+0x8de>
 8007722:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007726:	2b00      	cmp	r3, #0
 8007728:	d17d      	bne.n	8007826 <_strtod_l+0x8de>
 800772a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800772e:	0d1b      	lsrs	r3, r3, #20
 8007730:	051b      	lsls	r3, r3, #20
 8007732:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007736:	d976      	bls.n	8007826 <_strtod_l+0x8de>
 8007738:	696b      	ldr	r3, [r5, #20]
 800773a:	b913      	cbnz	r3, 8007742 <_strtod_l+0x7fa>
 800773c:	692b      	ldr	r3, [r5, #16]
 800773e:	2b01      	cmp	r3, #1
 8007740:	dd71      	ble.n	8007826 <_strtod_l+0x8de>
 8007742:	4629      	mov	r1, r5
 8007744:	2201      	movs	r2, #1
 8007746:	4620      	mov	r0, r4
 8007748:	f001 ff36 	bl	80095b8 <__lshift>
 800774c:	4631      	mov	r1, r6
 800774e:	4605      	mov	r5, r0
 8007750:	f001 ffa2 	bl	8009698 <__mcmp>
 8007754:	2800      	cmp	r0, #0
 8007756:	dd66      	ble.n	8007826 <_strtod_l+0x8de>
 8007758:	9904      	ldr	r1, [sp, #16]
 800775a:	4a53      	ldr	r2, [pc, #332]	; (80078a8 <_strtod_l+0x960>)
 800775c:	465b      	mov	r3, fp
 800775e:	2900      	cmp	r1, #0
 8007760:	f000 8081 	beq.w	8007866 <_strtod_l+0x91e>
 8007764:	ea02 010b 	and.w	r1, r2, fp
 8007768:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800776c:	dc7b      	bgt.n	8007866 <_strtod_l+0x91e>
 800776e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007772:	f77f aea9 	ble.w	80074c8 <_strtod_l+0x580>
 8007776:	4b4d      	ldr	r3, [pc, #308]	; (80078ac <_strtod_l+0x964>)
 8007778:	4650      	mov	r0, sl
 800777a:	4659      	mov	r1, fp
 800777c:	2200      	movs	r2, #0
 800777e:	f7f8 ff53 	bl	8000628 <__aeabi_dmul>
 8007782:	460b      	mov	r3, r1
 8007784:	4303      	orrs	r3, r0
 8007786:	bf08      	it	eq
 8007788:	2322      	moveq	r3, #34	; 0x22
 800778a:	4682      	mov	sl, r0
 800778c:	468b      	mov	fp, r1
 800778e:	bf08      	it	eq
 8007790:	6023      	streq	r3, [r4, #0]
 8007792:	e62b      	b.n	80073ec <_strtod_l+0x4a4>
 8007794:	f04f 32ff 	mov.w	r2, #4294967295
 8007798:	fa02 f303 	lsl.w	r3, r2, r3
 800779c:	ea03 0a0a 	and.w	sl, r3, sl
 80077a0:	e6e3      	b.n	800756a <_strtod_l+0x622>
 80077a2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80077a6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80077aa:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80077ae:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80077b2:	fa01 f308 	lsl.w	r3, r1, r8
 80077b6:	9308      	str	r3, [sp, #32]
 80077b8:	910d      	str	r1, [sp, #52]	; 0x34
 80077ba:	e746      	b.n	800764a <_strtod_l+0x702>
 80077bc:	2300      	movs	r3, #0
 80077be:	9308      	str	r3, [sp, #32]
 80077c0:	2301      	movs	r3, #1
 80077c2:	930d      	str	r3, [sp, #52]	; 0x34
 80077c4:	e741      	b.n	800764a <_strtod_l+0x702>
 80077c6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80077c8:	4642      	mov	r2, r8
 80077ca:	4620      	mov	r0, r4
 80077cc:	f001 fef4 	bl	80095b8 <__lshift>
 80077d0:	9018      	str	r0, [sp, #96]	; 0x60
 80077d2:	2800      	cmp	r0, #0
 80077d4:	f47f af6b 	bne.w	80076ae <_strtod_l+0x766>
 80077d8:	e5fe      	b.n	80073d8 <_strtod_l+0x490>
 80077da:	465f      	mov	r7, fp
 80077dc:	d16e      	bne.n	80078bc <_strtod_l+0x974>
 80077de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80077e0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80077e4:	b342      	cbz	r2, 8007838 <_strtod_l+0x8f0>
 80077e6:	4a32      	ldr	r2, [pc, #200]	; (80078b0 <_strtod_l+0x968>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d128      	bne.n	800783e <_strtod_l+0x8f6>
 80077ec:	9b04      	ldr	r3, [sp, #16]
 80077ee:	4651      	mov	r1, sl
 80077f0:	b1eb      	cbz	r3, 800782e <_strtod_l+0x8e6>
 80077f2:	4b2d      	ldr	r3, [pc, #180]	; (80078a8 <_strtod_l+0x960>)
 80077f4:	403b      	ands	r3, r7
 80077f6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80077fa:	f04f 32ff 	mov.w	r2, #4294967295
 80077fe:	d819      	bhi.n	8007834 <_strtod_l+0x8ec>
 8007800:	0d1b      	lsrs	r3, r3, #20
 8007802:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007806:	fa02 f303 	lsl.w	r3, r2, r3
 800780a:	4299      	cmp	r1, r3
 800780c:	d117      	bne.n	800783e <_strtod_l+0x8f6>
 800780e:	4b29      	ldr	r3, [pc, #164]	; (80078b4 <_strtod_l+0x96c>)
 8007810:	429f      	cmp	r7, r3
 8007812:	d102      	bne.n	800781a <_strtod_l+0x8d2>
 8007814:	3101      	adds	r1, #1
 8007816:	f43f addf 	beq.w	80073d8 <_strtod_l+0x490>
 800781a:	4b23      	ldr	r3, [pc, #140]	; (80078a8 <_strtod_l+0x960>)
 800781c:	403b      	ands	r3, r7
 800781e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007822:	f04f 0a00 	mov.w	sl, #0
 8007826:	9b04      	ldr	r3, [sp, #16]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d1a4      	bne.n	8007776 <_strtod_l+0x82e>
 800782c:	e5de      	b.n	80073ec <_strtod_l+0x4a4>
 800782e:	f04f 33ff 	mov.w	r3, #4294967295
 8007832:	e7ea      	b.n	800780a <_strtod_l+0x8c2>
 8007834:	4613      	mov	r3, r2
 8007836:	e7e8      	b.n	800780a <_strtod_l+0x8c2>
 8007838:	ea53 030a 	orrs.w	r3, r3, sl
 800783c:	d08c      	beq.n	8007758 <_strtod_l+0x810>
 800783e:	9b08      	ldr	r3, [sp, #32]
 8007840:	b1db      	cbz	r3, 800787a <_strtod_l+0x932>
 8007842:	423b      	tst	r3, r7
 8007844:	d0ef      	beq.n	8007826 <_strtod_l+0x8de>
 8007846:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007848:	9a04      	ldr	r2, [sp, #16]
 800784a:	4650      	mov	r0, sl
 800784c:	4659      	mov	r1, fp
 800784e:	b1c3      	cbz	r3, 8007882 <_strtod_l+0x93a>
 8007850:	f7ff fb5b 	bl	8006f0a <sulp>
 8007854:	4602      	mov	r2, r0
 8007856:	460b      	mov	r3, r1
 8007858:	ec51 0b18 	vmov	r0, r1, d8
 800785c:	f7f8 fd2e 	bl	80002bc <__adddf3>
 8007860:	4682      	mov	sl, r0
 8007862:	468b      	mov	fp, r1
 8007864:	e7df      	b.n	8007826 <_strtod_l+0x8de>
 8007866:	4013      	ands	r3, r2
 8007868:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800786c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007870:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007874:	f04f 3aff 	mov.w	sl, #4294967295
 8007878:	e7d5      	b.n	8007826 <_strtod_l+0x8de>
 800787a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800787c:	ea13 0f0a 	tst.w	r3, sl
 8007880:	e7e0      	b.n	8007844 <_strtod_l+0x8fc>
 8007882:	f7ff fb42 	bl	8006f0a <sulp>
 8007886:	4602      	mov	r2, r0
 8007888:	460b      	mov	r3, r1
 800788a:	ec51 0b18 	vmov	r0, r1, d8
 800788e:	f7f8 fd13 	bl	80002b8 <__aeabi_dsub>
 8007892:	2200      	movs	r2, #0
 8007894:	2300      	movs	r3, #0
 8007896:	4682      	mov	sl, r0
 8007898:	468b      	mov	fp, r1
 800789a:	f7f9 f92d 	bl	8000af8 <__aeabi_dcmpeq>
 800789e:	2800      	cmp	r0, #0
 80078a0:	d0c1      	beq.n	8007826 <_strtod_l+0x8de>
 80078a2:	e611      	b.n	80074c8 <_strtod_l+0x580>
 80078a4:	fffffc02 	.word	0xfffffc02
 80078a8:	7ff00000 	.word	0x7ff00000
 80078ac:	39500000 	.word	0x39500000
 80078b0:	000fffff 	.word	0x000fffff
 80078b4:	7fefffff 	.word	0x7fefffff
 80078b8:	0800cb88 	.word	0x0800cb88
 80078bc:	4631      	mov	r1, r6
 80078be:	4628      	mov	r0, r5
 80078c0:	f002 f868 	bl	8009994 <__ratio>
 80078c4:	ec59 8b10 	vmov	r8, r9, d0
 80078c8:	ee10 0a10 	vmov	r0, s0
 80078cc:	2200      	movs	r2, #0
 80078ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80078d2:	4649      	mov	r1, r9
 80078d4:	f7f9 f924 	bl	8000b20 <__aeabi_dcmple>
 80078d8:	2800      	cmp	r0, #0
 80078da:	d07a      	beq.n	80079d2 <_strtod_l+0xa8a>
 80078dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d04a      	beq.n	8007978 <_strtod_l+0xa30>
 80078e2:	4b95      	ldr	r3, [pc, #596]	; (8007b38 <_strtod_l+0xbf0>)
 80078e4:	2200      	movs	r2, #0
 80078e6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80078ea:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007b38 <_strtod_l+0xbf0>
 80078ee:	f04f 0800 	mov.w	r8, #0
 80078f2:	4b92      	ldr	r3, [pc, #584]	; (8007b3c <_strtod_l+0xbf4>)
 80078f4:	403b      	ands	r3, r7
 80078f6:	930d      	str	r3, [sp, #52]	; 0x34
 80078f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80078fa:	4b91      	ldr	r3, [pc, #580]	; (8007b40 <_strtod_l+0xbf8>)
 80078fc:	429a      	cmp	r2, r3
 80078fe:	f040 80b0 	bne.w	8007a62 <_strtod_l+0xb1a>
 8007902:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007906:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800790a:	ec4b ab10 	vmov	d0, sl, fp
 800790e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007912:	f001 ff67 	bl	80097e4 <__ulp>
 8007916:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800791a:	ec53 2b10 	vmov	r2, r3, d0
 800791e:	f7f8 fe83 	bl	8000628 <__aeabi_dmul>
 8007922:	4652      	mov	r2, sl
 8007924:	465b      	mov	r3, fp
 8007926:	f7f8 fcc9 	bl	80002bc <__adddf3>
 800792a:	460b      	mov	r3, r1
 800792c:	4983      	ldr	r1, [pc, #524]	; (8007b3c <_strtod_l+0xbf4>)
 800792e:	4a85      	ldr	r2, [pc, #532]	; (8007b44 <_strtod_l+0xbfc>)
 8007930:	4019      	ands	r1, r3
 8007932:	4291      	cmp	r1, r2
 8007934:	4682      	mov	sl, r0
 8007936:	d960      	bls.n	80079fa <_strtod_l+0xab2>
 8007938:	ee18 3a90 	vmov	r3, s17
 800793c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007940:	4293      	cmp	r3, r2
 8007942:	d104      	bne.n	800794e <_strtod_l+0xa06>
 8007944:	ee18 3a10 	vmov	r3, s16
 8007948:	3301      	adds	r3, #1
 800794a:	f43f ad45 	beq.w	80073d8 <_strtod_l+0x490>
 800794e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007b50 <_strtod_l+0xc08>
 8007952:	f04f 3aff 	mov.w	sl, #4294967295
 8007956:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007958:	4620      	mov	r0, r4
 800795a:	f001 fc11 	bl	8009180 <_Bfree>
 800795e:	9905      	ldr	r1, [sp, #20]
 8007960:	4620      	mov	r0, r4
 8007962:	f001 fc0d 	bl	8009180 <_Bfree>
 8007966:	4631      	mov	r1, r6
 8007968:	4620      	mov	r0, r4
 800796a:	f001 fc09 	bl	8009180 <_Bfree>
 800796e:	4629      	mov	r1, r5
 8007970:	4620      	mov	r0, r4
 8007972:	f001 fc05 	bl	8009180 <_Bfree>
 8007976:	e61a      	b.n	80075ae <_strtod_l+0x666>
 8007978:	f1ba 0f00 	cmp.w	sl, #0
 800797c:	d11b      	bne.n	80079b6 <_strtod_l+0xa6e>
 800797e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007982:	b9f3      	cbnz	r3, 80079c2 <_strtod_l+0xa7a>
 8007984:	4b6c      	ldr	r3, [pc, #432]	; (8007b38 <_strtod_l+0xbf0>)
 8007986:	2200      	movs	r2, #0
 8007988:	4640      	mov	r0, r8
 800798a:	4649      	mov	r1, r9
 800798c:	f7f9 f8be 	bl	8000b0c <__aeabi_dcmplt>
 8007990:	b9d0      	cbnz	r0, 80079c8 <_strtod_l+0xa80>
 8007992:	4640      	mov	r0, r8
 8007994:	4649      	mov	r1, r9
 8007996:	4b6c      	ldr	r3, [pc, #432]	; (8007b48 <_strtod_l+0xc00>)
 8007998:	2200      	movs	r2, #0
 800799a:	f7f8 fe45 	bl	8000628 <__aeabi_dmul>
 800799e:	4680      	mov	r8, r0
 80079a0:	4689      	mov	r9, r1
 80079a2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80079a6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80079aa:	9315      	str	r3, [sp, #84]	; 0x54
 80079ac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80079b0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80079b4:	e79d      	b.n	80078f2 <_strtod_l+0x9aa>
 80079b6:	f1ba 0f01 	cmp.w	sl, #1
 80079ba:	d102      	bne.n	80079c2 <_strtod_l+0xa7a>
 80079bc:	2f00      	cmp	r7, #0
 80079be:	f43f ad83 	beq.w	80074c8 <_strtod_l+0x580>
 80079c2:	4b62      	ldr	r3, [pc, #392]	; (8007b4c <_strtod_l+0xc04>)
 80079c4:	2200      	movs	r2, #0
 80079c6:	e78e      	b.n	80078e6 <_strtod_l+0x99e>
 80079c8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007b48 <_strtod_l+0xc00>
 80079cc:	f04f 0800 	mov.w	r8, #0
 80079d0:	e7e7      	b.n	80079a2 <_strtod_l+0xa5a>
 80079d2:	4b5d      	ldr	r3, [pc, #372]	; (8007b48 <_strtod_l+0xc00>)
 80079d4:	4640      	mov	r0, r8
 80079d6:	4649      	mov	r1, r9
 80079d8:	2200      	movs	r2, #0
 80079da:	f7f8 fe25 	bl	8000628 <__aeabi_dmul>
 80079de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079e0:	4680      	mov	r8, r0
 80079e2:	4689      	mov	r9, r1
 80079e4:	b933      	cbnz	r3, 80079f4 <_strtod_l+0xaac>
 80079e6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80079ea:	900e      	str	r0, [sp, #56]	; 0x38
 80079ec:	930f      	str	r3, [sp, #60]	; 0x3c
 80079ee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80079f2:	e7dd      	b.n	80079b0 <_strtod_l+0xa68>
 80079f4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80079f8:	e7f9      	b.n	80079ee <_strtod_l+0xaa6>
 80079fa:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80079fe:	9b04      	ldr	r3, [sp, #16]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d1a8      	bne.n	8007956 <_strtod_l+0xa0e>
 8007a04:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007a08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a0a:	0d1b      	lsrs	r3, r3, #20
 8007a0c:	051b      	lsls	r3, r3, #20
 8007a0e:	429a      	cmp	r2, r3
 8007a10:	d1a1      	bne.n	8007956 <_strtod_l+0xa0e>
 8007a12:	4640      	mov	r0, r8
 8007a14:	4649      	mov	r1, r9
 8007a16:	f7f9 faad 	bl	8000f74 <__aeabi_d2lz>
 8007a1a:	f7f8 fdd7 	bl	80005cc <__aeabi_l2d>
 8007a1e:	4602      	mov	r2, r0
 8007a20:	460b      	mov	r3, r1
 8007a22:	4640      	mov	r0, r8
 8007a24:	4649      	mov	r1, r9
 8007a26:	f7f8 fc47 	bl	80002b8 <__aeabi_dsub>
 8007a2a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007a2c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007a30:	ea43 030a 	orr.w	r3, r3, sl
 8007a34:	4313      	orrs	r3, r2
 8007a36:	4680      	mov	r8, r0
 8007a38:	4689      	mov	r9, r1
 8007a3a:	d055      	beq.n	8007ae8 <_strtod_l+0xba0>
 8007a3c:	a336      	add	r3, pc, #216	; (adr r3, 8007b18 <_strtod_l+0xbd0>)
 8007a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a42:	f7f9 f863 	bl	8000b0c <__aeabi_dcmplt>
 8007a46:	2800      	cmp	r0, #0
 8007a48:	f47f acd0 	bne.w	80073ec <_strtod_l+0x4a4>
 8007a4c:	a334      	add	r3, pc, #208	; (adr r3, 8007b20 <_strtod_l+0xbd8>)
 8007a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a52:	4640      	mov	r0, r8
 8007a54:	4649      	mov	r1, r9
 8007a56:	f7f9 f877 	bl	8000b48 <__aeabi_dcmpgt>
 8007a5a:	2800      	cmp	r0, #0
 8007a5c:	f43f af7b 	beq.w	8007956 <_strtod_l+0xa0e>
 8007a60:	e4c4      	b.n	80073ec <_strtod_l+0x4a4>
 8007a62:	9b04      	ldr	r3, [sp, #16]
 8007a64:	b333      	cbz	r3, 8007ab4 <_strtod_l+0xb6c>
 8007a66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a68:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007a6c:	d822      	bhi.n	8007ab4 <_strtod_l+0xb6c>
 8007a6e:	a32e      	add	r3, pc, #184	; (adr r3, 8007b28 <_strtod_l+0xbe0>)
 8007a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a74:	4640      	mov	r0, r8
 8007a76:	4649      	mov	r1, r9
 8007a78:	f7f9 f852 	bl	8000b20 <__aeabi_dcmple>
 8007a7c:	b1a0      	cbz	r0, 8007aa8 <_strtod_l+0xb60>
 8007a7e:	4649      	mov	r1, r9
 8007a80:	4640      	mov	r0, r8
 8007a82:	f7f9 f8a9 	bl	8000bd8 <__aeabi_d2uiz>
 8007a86:	2801      	cmp	r0, #1
 8007a88:	bf38      	it	cc
 8007a8a:	2001      	movcc	r0, #1
 8007a8c:	f7f8 fd52 	bl	8000534 <__aeabi_ui2d>
 8007a90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a92:	4680      	mov	r8, r0
 8007a94:	4689      	mov	r9, r1
 8007a96:	bb23      	cbnz	r3, 8007ae2 <_strtod_l+0xb9a>
 8007a98:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a9c:	9010      	str	r0, [sp, #64]	; 0x40
 8007a9e:	9311      	str	r3, [sp, #68]	; 0x44
 8007aa0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007aa4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007aa8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aaa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007aac:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007ab0:	1a9b      	subs	r3, r3, r2
 8007ab2:	9309      	str	r3, [sp, #36]	; 0x24
 8007ab4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007ab8:	eeb0 0a48 	vmov.f32	s0, s16
 8007abc:	eef0 0a68 	vmov.f32	s1, s17
 8007ac0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007ac4:	f001 fe8e 	bl	80097e4 <__ulp>
 8007ac8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007acc:	ec53 2b10 	vmov	r2, r3, d0
 8007ad0:	f7f8 fdaa 	bl	8000628 <__aeabi_dmul>
 8007ad4:	ec53 2b18 	vmov	r2, r3, d8
 8007ad8:	f7f8 fbf0 	bl	80002bc <__adddf3>
 8007adc:	4682      	mov	sl, r0
 8007ade:	468b      	mov	fp, r1
 8007ae0:	e78d      	b.n	80079fe <_strtod_l+0xab6>
 8007ae2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8007ae6:	e7db      	b.n	8007aa0 <_strtod_l+0xb58>
 8007ae8:	a311      	add	r3, pc, #68	; (adr r3, 8007b30 <_strtod_l+0xbe8>)
 8007aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aee:	f7f9 f80d 	bl	8000b0c <__aeabi_dcmplt>
 8007af2:	e7b2      	b.n	8007a5a <_strtod_l+0xb12>
 8007af4:	2300      	movs	r3, #0
 8007af6:	930a      	str	r3, [sp, #40]	; 0x28
 8007af8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007afa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007afc:	6013      	str	r3, [r2, #0]
 8007afe:	f7ff ba6b 	b.w	8006fd8 <_strtod_l+0x90>
 8007b02:	2a65      	cmp	r2, #101	; 0x65
 8007b04:	f43f ab5f 	beq.w	80071c6 <_strtod_l+0x27e>
 8007b08:	2a45      	cmp	r2, #69	; 0x45
 8007b0a:	f43f ab5c 	beq.w	80071c6 <_strtod_l+0x27e>
 8007b0e:	2301      	movs	r3, #1
 8007b10:	f7ff bb94 	b.w	800723c <_strtod_l+0x2f4>
 8007b14:	f3af 8000 	nop.w
 8007b18:	94a03595 	.word	0x94a03595
 8007b1c:	3fdfffff 	.word	0x3fdfffff
 8007b20:	35afe535 	.word	0x35afe535
 8007b24:	3fe00000 	.word	0x3fe00000
 8007b28:	ffc00000 	.word	0xffc00000
 8007b2c:	41dfffff 	.word	0x41dfffff
 8007b30:	94a03595 	.word	0x94a03595
 8007b34:	3fcfffff 	.word	0x3fcfffff
 8007b38:	3ff00000 	.word	0x3ff00000
 8007b3c:	7ff00000 	.word	0x7ff00000
 8007b40:	7fe00000 	.word	0x7fe00000
 8007b44:	7c9fffff 	.word	0x7c9fffff
 8007b48:	3fe00000 	.word	0x3fe00000
 8007b4c:	bff00000 	.word	0xbff00000
 8007b50:	7fefffff 	.word	0x7fefffff

08007b54 <_strtod_r>:
 8007b54:	4b01      	ldr	r3, [pc, #4]	; (8007b5c <_strtod_r+0x8>)
 8007b56:	f7ff b9f7 	b.w	8006f48 <_strtod_l>
 8007b5a:	bf00      	nop
 8007b5c:	2000007c 	.word	0x2000007c

08007b60 <_strtol_l.constprop.0>:
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b66:	d001      	beq.n	8007b6c <_strtol_l.constprop.0+0xc>
 8007b68:	2b24      	cmp	r3, #36	; 0x24
 8007b6a:	d906      	bls.n	8007b7a <_strtol_l.constprop.0+0x1a>
 8007b6c:	f7fe fa8a 	bl	8006084 <__errno>
 8007b70:	2316      	movs	r3, #22
 8007b72:	6003      	str	r3, [r0, #0]
 8007b74:	2000      	movs	r0, #0
 8007b76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b7a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007c60 <_strtol_l.constprop.0+0x100>
 8007b7e:	460d      	mov	r5, r1
 8007b80:	462e      	mov	r6, r5
 8007b82:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b86:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007b8a:	f017 0708 	ands.w	r7, r7, #8
 8007b8e:	d1f7      	bne.n	8007b80 <_strtol_l.constprop.0+0x20>
 8007b90:	2c2d      	cmp	r4, #45	; 0x2d
 8007b92:	d132      	bne.n	8007bfa <_strtol_l.constprop.0+0x9a>
 8007b94:	782c      	ldrb	r4, [r5, #0]
 8007b96:	2701      	movs	r7, #1
 8007b98:	1cb5      	adds	r5, r6, #2
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d05b      	beq.n	8007c56 <_strtol_l.constprop.0+0xf6>
 8007b9e:	2b10      	cmp	r3, #16
 8007ba0:	d109      	bne.n	8007bb6 <_strtol_l.constprop.0+0x56>
 8007ba2:	2c30      	cmp	r4, #48	; 0x30
 8007ba4:	d107      	bne.n	8007bb6 <_strtol_l.constprop.0+0x56>
 8007ba6:	782c      	ldrb	r4, [r5, #0]
 8007ba8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007bac:	2c58      	cmp	r4, #88	; 0x58
 8007bae:	d14d      	bne.n	8007c4c <_strtol_l.constprop.0+0xec>
 8007bb0:	786c      	ldrb	r4, [r5, #1]
 8007bb2:	2310      	movs	r3, #16
 8007bb4:	3502      	adds	r5, #2
 8007bb6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007bba:	f108 38ff 	add.w	r8, r8, #4294967295
 8007bbe:	f04f 0c00 	mov.w	ip, #0
 8007bc2:	fbb8 f9f3 	udiv	r9, r8, r3
 8007bc6:	4666      	mov	r6, ip
 8007bc8:	fb03 8a19 	mls	sl, r3, r9, r8
 8007bcc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007bd0:	f1be 0f09 	cmp.w	lr, #9
 8007bd4:	d816      	bhi.n	8007c04 <_strtol_l.constprop.0+0xa4>
 8007bd6:	4674      	mov	r4, lr
 8007bd8:	42a3      	cmp	r3, r4
 8007bda:	dd24      	ble.n	8007c26 <_strtol_l.constprop.0+0xc6>
 8007bdc:	f1bc 0f00 	cmp.w	ip, #0
 8007be0:	db1e      	blt.n	8007c20 <_strtol_l.constprop.0+0xc0>
 8007be2:	45b1      	cmp	r9, r6
 8007be4:	d31c      	bcc.n	8007c20 <_strtol_l.constprop.0+0xc0>
 8007be6:	d101      	bne.n	8007bec <_strtol_l.constprop.0+0x8c>
 8007be8:	45a2      	cmp	sl, r4
 8007bea:	db19      	blt.n	8007c20 <_strtol_l.constprop.0+0xc0>
 8007bec:	fb06 4603 	mla	r6, r6, r3, r4
 8007bf0:	f04f 0c01 	mov.w	ip, #1
 8007bf4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007bf8:	e7e8      	b.n	8007bcc <_strtol_l.constprop.0+0x6c>
 8007bfa:	2c2b      	cmp	r4, #43	; 0x2b
 8007bfc:	bf04      	itt	eq
 8007bfe:	782c      	ldrbeq	r4, [r5, #0]
 8007c00:	1cb5      	addeq	r5, r6, #2
 8007c02:	e7ca      	b.n	8007b9a <_strtol_l.constprop.0+0x3a>
 8007c04:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007c08:	f1be 0f19 	cmp.w	lr, #25
 8007c0c:	d801      	bhi.n	8007c12 <_strtol_l.constprop.0+0xb2>
 8007c0e:	3c37      	subs	r4, #55	; 0x37
 8007c10:	e7e2      	b.n	8007bd8 <_strtol_l.constprop.0+0x78>
 8007c12:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007c16:	f1be 0f19 	cmp.w	lr, #25
 8007c1a:	d804      	bhi.n	8007c26 <_strtol_l.constprop.0+0xc6>
 8007c1c:	3c57      	subs	r4, #87	; 0x57
 8007c1e:	e7db      	b.n	8007bd8 <_strtol_l.constprop.0+0x78>
 8007c20:	f04f 3cff 	mov.w	ip, #4294967295
 8007c24:	e7e6      	b.n	8007bf4 <_strtol_l.constprop.0+0x94>
 8007c26:	f1bc 0f00 	cmp.w	ip, #0
 8007c2a:	da05      	bge.n	8007c38 <_strtol_l.constprop.0+0xd8>
 8007c2c:	2322      	movs	r3, #34	; 0x22
 8007c2e:	6003      	str	r3, [r0, #0]
 8007c30:	4646      	mov	r6, r8
 8007c32:	b942      	cbnz	r2, 8007c46 <_strtol_l.constprop.0+0xe6>
 8007c34:	4630      	mov	r0, r6
 8007c36:	e79e      	b.n	8007b76 <_strtol_l.constprop.0+0x16>
 8007c38:	b107      	cbz	r7, 8007c3c <_strtol_l.constprop.0+0xdc>
 8007c3a:	4276      	negs	r6, r6
 8007c3c:	2a00      	cmp	r2, #0
 8007c3e:	d0f9      	beq.n	8007c34 <_strtol_l.constprop.0+0xd4>
 8007c40:	f1bc 0f00 	cmp.w	ip, #0
 8007c44:	d000      	beq.n	8007c48 <_strtol_l.constprop.0+0xe8>
 8007c46:	1e69      	subs	r1, r5, #1
 8007c48:	6011      	str	r1, [r2, #0]
 8007c4a:	e7f3      	b.n	8007c34 <_strtol_l.constprop.0+0xd4>
 8007c4c:	2430      	movs	r4, #48	; 0x30
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d1b1      	bne.n	8007bb6 <_strtol_l.constprop.0+0x56>
 8007c52:	2308      	movs	r3, #8
 8007c54:	e7af      	b.n	8007bb6 <_strtol_l.constprop.0+0x56>
 8007c56:	2c30      	cmp	r4, #48	; 0x30
 8007c58:	d0a5      	beq.n	8007ba6 <_strtol_l.constprop.0+0x46>
 8007c5a:	230a      	movs	r3, #10
 8007c5c:	e7ab      	b.n	8007bb6 <_strtol_l.constprop.0+0x56>
 8007c5e:	bf00      	nop
 8007c60:	0800cbb1 	.word	0x0800cbb1

08007c64 <_strtol_r>:
 8007c64:	f7ff bf7c 	b.w	8007b60 <_strtol_l.constprop.0>

08007c68 <_write_r>:
 8007c68:	b538      	push	{r3, r4, r5, lr}
 8007c6a:	4d07      	ldr	r5, [pc, #28]	; (8007c88 <_write_r+0x20>)
 8007c6c:	4604      	mov	r4, r0
 8007c6e:	4608      	mov	r0, r1
 8007c70:	4611      	mov	r1, r2
 8007c72:	2200      	movs	r2, #0
 8007c74:	602a      	str	r2, [r5, #0]
 8007c76:	461a      	mov	r2, r3
 8007c78:	f7fb fa4c 	bl	8003114 <_write>
 8007c7c:	1c43      	adds	r3, r0, #1
 8007c7e:	d102      	bne.n	8007c86 <_write_r+0x1e>
 8007c80:	682b      	ldr	r3, [r5, #0]
 8007c82:	b103      	cbz	r3, 8007c86 <_write_r+0x1e>
 8007c84:	6023      	str	r3, [r4, #0]
 8007c86:	bd38      	pop	{r3, r4, r5, pc}
 8007c88:	20000d80 	.word	0x20000d80

08007c8c <_close_r>:
 8007c8c:	b538      	push	{r3, r4, r5, lr}
 8007c8e:	4d06      	ldr	r5, [pc, #24]	; (8007ca8 <_close_r+0x1c>)
 8007c90:	2300      	movs	r3, #0
 8007c92:	4604      	mov	r4, r0
 8007c94:	4608      	mov	r0, r1
 8007c96:	602b      	str	r3, [r5, #0]
 8007c98:	f7fb fa58 	bl	800314c <_close>
 8007c9c:	1c43      	adds	r3, r0, #1
 8007c9e:	d102      	bne.n	8007ca6 <_close_r+0x1a>
 8007ca0:	682b      	ldr	r3, [r5, #0]
 8007ca2:	b103      	cbz	r3, 8007ca6 <_close_r+0x1a>
 8007ca4:	6023      	str	r3, [r4, #0]
 8007ca6:	bd38      	pop	{r3, r4, r5, pc}
 8007ca8:	20000d80 	.word	0x20000d80

08007cac <quorem>:
 8007cac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cb0:	6903      	ldr	r3, [r0, #16]
 8007cb2:	690c      	ldr	r4, [r1, #16]
 8007cb4:	42a3      	cmp	r3, r4
 8007cb6:	4607      	mov	r7, r0
 8007cb8:	f2c0 8081 	blt.w	8007dbe <quorem+0x112>
 8007cbc:	3c01      	subs	r4, #1
 8007cbe:	f101 0814 	add.w	r8, r1, #20
 8007cc2:	f100 0514 	add.w	r5, r0, #20
 8007cc6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007cca:	9301      	str	r3, [sp, #4]
 8007ccc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007cd0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007cd4:	3301      	adds	r3, #1
 8007cd6:	429a      	cmp	r2, r3
 8007cd8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007cdc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007ce0:	fbb2 f6f3 	udiv	r6, r2, r3
 8007ce4:	d331      	bcc.n	8007d4a <quorem+0x9e>
 8007ce6:	f04f 0e00 	mov.w	lr, #0
 8007cea:	4640      	mov	r0, r8
 8007cec:	46ac      	mov	ip, r5
 8007cee:	46f2      	mov	sl, lr
 8007cf0:	f850 2b04 	ldr.w	r2, [r0], #4
 8007cf4:	b293      	uxth	r3, r2
 8007cf6:	fb06 e303 	mla	r3, r6, r3, lr
 8007cfa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007cfe:	b29b      	uxth	r3, r3
 8007d00:	ebaa 0303 	sub.w	r3, sl, r3
 8007d04:	f8dc a000 	ldr.w	sl, [ip]
 8007d08:	0c12      	lsrs	r2, r2, #16
 8007d0a:	fa13 f38a 	uxtah	r3, r3, sl
 8007d0e:	fb06 e202 	mla	r2, r6, r2, lr
 8007d12:	9300      	str	r3, [sp, #0]
 8007d14:	9b00      	ldr	r3, [sp, #0]
 8007d16:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007d1a:	b292      	uxth	r2, r2
 8007d1c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007d20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007d24:	f8bd 3000 	ldrh.w	r3, [sp]
 8007d28:	4581      	cmp	r9, r0
 8007d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d2e:	f84c 3b04 	str.w	r3, [ip], #4
 8007d32:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007d36:	d2db      	bcs.n	8007cf0 <quorem+0x44>
 8007d38:	f855 300b 	ldr.w	r3, [r5, fp]
 8007d3c:	b92b      	cbnz	r3, 8007d4a <quorem+0x9e>
 8007d3e:	9b01      	ldr	r3, [sp, #4]
 8007d40:	3b04      	subs	r3, #4
 8007d42:	429d      	cmp	r5, r3
 8007d44:	461a      	mov	r2, r3
 8007d46:	d32e      	bcc.n	8007da6 <quorem+0xfa>
 8007d48:	613c      	str	r4, [r7, #16]
 8007d4a:	4638      	mov	r0, r7
 8007d4c:	f001 fca4 	bl	8009698 <__mcmp>
 8007d50:	2800      	cmp	r0, #0
 8007d52:	db24      	blt.n	8007d9e <quorem+0xf2>
 8007d54:	3601      	adds	r6, #1
 8007d56:	4628      	mov	r0, r5
 8007d58:	f04f 0c00 	mov.w	ip, #0
 8007d5c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007d60:	f8d0 e000 	ldr.w	lr, [r0]
 8007d64:	b293      	uxth	r3, r2
 8007d66:	ebac 0303 	sub.w	r3, ip, r3
 8007d6a:	0c12      	lsrs	r2, r2, #16
 8007d6c:	fa13 f38e 	uxtah	r3, r3, lr
 8007d70:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007d74:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007d78:	b29b      	uxth	r3, r3
 8007d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d7e:	45c1      	cmp	r9, r8
 8007d80:	f840 3b04 	str.w	r3, [r0], #4
 8007d84:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007d88:	d2e8      	bcs.n	8007d5c <quorem+0xb0>
 8007d8a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d92:	b922      	cbnz	r2, 8007d9e <quorem+0xf2>
 8007d94:	3b04      	subs	r3, #4
 8007d96:	429d      	cmp	r5, r3
 8007d98:	461a      	mov	r2, r3
 8007d9a:	d30a      	bcc.n	8007db2 <quorem+0x106>
 8007d9c:	613c      	str	r4, [r7, #16]
 8007d9e:	4630      	mov	r0, r6
 8007da0:	b003      	add	sp, #12
 8007da2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007da6:	6812      	ldr	r2, [r2, #0]
 8007da8:	3b04      	subs	r3, #4
 8007daa:	2a00      	cmp	r2, #0
 8007dac:	d1cc      	bne.n	8007d48 <quorem+0x9c>
 8007dae:	3c01      	subs	r4, #1
 8007db0:	e7c7      	b.n	8007d42 <quorem+0x96>
 8007db2:	6812      	ldr	r2, [r2, #0]
 8007db4:	3b04      	subs	r3, #4
 8007db6:	2a00      	cmp	r2, #0
 8007db8:	d1f0      	bne.n	8007d9c <quorem+0xf0>
 8007dba:	3c01      	subs	r4, #1
 8007dbc:	e7eb      	b.n	8007d96 <quorem+0xea>
 8007dbe:	2000      	movs	r0, #0
 8007dc0:	e7ee      	b.n	8007da0 <quorem+0xf4>
 8007dc2:	0000      	movs	r0, r0
 8007dc4:	0000      	movs	r0, r0
	...

08007dc8 <_dtoa_r>:
 8007dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dcc:	ed2d 8b04 	vpush	{d8-d9}
 8007dd0:	ec57 6b10 	vmov	r6, r7, d0
 8007dd4:	b093      	sub	sp, #76	; 0x4c
 8007dd6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007dd8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007ddc:	9106      	str	r1, [sp, #24]
 8007dde:	ee10 aa10 	vmov	sl, s0
 8007de2:	4604      	mov	r4, r0
 8007de4:	9209      	str	r2, [sp, #36]	; 0x24
 8007de6:	930c      	str	r3, [sp, #48]	; 0x30
 8007de8:	46bb      	mov	fp, r7
 8007dea:	b975      	cbnz	r5, 8007e0a <_dtoa_r+0x42>
 8007dec:	2010      	movs	r0, #16
 8007dee:	f001 f95f 	bl	80090b0 <malloc>
 8007df2:	4602      	mov	r2, r0
 8007df4:	6260      	str	r0, [r4, #36]	; 0x24
 8007df6:	b920      	cbnz	r0, 8007e02 <_dtoa_r+0x3a>
 8007df8:	4ba7      	ldr	r3, [pc, #668]	; (8008098 <_dtoa_r+0x2d0>)
 8007dfa:	21ea      	movs	r1, #234	; 0xea
 8007dfc:	48a7      	ldr	r0, [pc, #668]	; (800809c <_dtoa_r+0x2d4>)
 8007dfe:	f002 fceb 	bl	800a7d8 <__assert_func>
 8007e02:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007e06:	6005      	str	r5, [r0, #0]
 8007e08:	60c5      	str	r5, [r0, #12]
 8007e0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e0c:	6819      	ldr	r1, [r3, #0]
 8007e0e:	b151      	cbz	r1, 8007e26 <_dtoa_r+0x5e>
 8007e10:	685a      	ldr	r2, [r3, #4]
 8007e12:	604a      	str	r2, [r1, #4]
 8007e14:	2301      	movs	r3, #1
 8007e16:	4093      	lsls	r3, r2
 8007e18:	608b      	str	r3, [r1, #8]
 8007e1a:	4620      	mov	r0, r4
 8007e1c:	f001 f9b0 	bl	8009180 <_Bfree>
 8007e20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e22:	2200      	movs	r2, #0
 8007e24:	601a      	str	r2, [r3, #0]
 8007e26:	1e3b      	subs	r3, r7, #0
 8007e28:	bfaa      	itet	ge
 8007e2a:	2300      	movge	r3, #0
 8007e2c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007e30:	f8c8 3000 	strge.w	r3, [r8]
 8007e34:	4b9a      	ldr	r3, [pc, #616]	; (80080a0 <_dtoa_r+0x2d8>)
 8007e36:	bfbc      	itt	lt
 8007e38:	2201      	movlt	r2, #1
 8007e3a:	f8c8 2000 	strlt.w	r2, [r8]
 8007e3e:	ea33 030b 	bics.w	r3, r3, fp
 8007e42:	d11b      	bne.n	8007e7c <_dtoa_r+0xb4>
 8007e44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e46:	f242 730f 	movw	r3, #9999	; 0x270f
 8007e4a:	6013      	str	r3, [r2, #0]
 8007e4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e50:	4333      	orrs	r3, r6
 8007e52:	f000 8592 	beq.w	800897a <_dtoa_r+0xbb2>
 8007e56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e58:	b963      	cbnz	r3, 8007e74 <_dtoa_r+0xac>
 8007e5a:	4b92      	ldr	r3, [pc, #584]	; (80080a4 <_dtoa_r+0x2dc>)
 8007e5c:	e022      	b.n	8007ea4 <_dtoa_r+0xdc>
 8007e5e:	4b92      	ldr	r3, [pc, #584]	; (80080a8 <_dtoa_r+0x2e0>)
 8007e60:	9301      	str	r3, [sp, #4]
 8007e62:	3308      	adds	r3, #8
 8007e64:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007e66:	6013      	str	r3, [r2, #0]
 8007e68:	9801      	ldr	r0, [sp, #4]
 8007e6a:	b013      	add	sp, #76	; 0x4c
 8007e6c:	ecbd 8b04 	vpop	{d8-d9}
 8007e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e74:	4b8b      	ldr	r3, [pc, #556]	; (80080a4 <_dtoa_r+0x2dc>)
 8007e76:	9301      	str	r3, [sp, #4]
 8007e78:	3303      	adds	r3, #3
 8007e7a:	e7f3      	b.n	8007e64 <_dtoa_r+0x9c>
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	2300      	movs	r3, #0
 8007e80:	4650      	mov	r0, sl
 8007e82:	4659      	mov	r1, fp
 8007e84:	f7f8 fe38 	bl	8000af8 <__aeabi_dcmpeq>
 8007e88:	ec4b ab19 	vmov	d9, sl, fp
 8007e8c:	4680      	mov	r8, r0
 8007e8e:	b158      	cbz	r0, 8007ea8 <_dtoa_r+0xe0>
 8007e90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e92:	2301      	movs	r3, #1
 8007e94:	6013      	str	r3, [r2, #0]
 8007e96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	f000 856b 	beq.w	8008974 <_dtoa_r+0xbac>
 8007e9e:	4883      	ldr	r0, [pc, #524]	; (80080ac <_dtoa_r+0x2e4>)
 8007ea0:	6018      	str	r0, [r3, #0]
 8007ea2:	1e43      	subs	r3, r0, #1
 8007ea4:	9301      	str	r3, [sp, #4]
 8007ea6:	e7df      	b.n	8007e68 <_dtoa_r+0xa0>
 8007ea8:	ec4b ab10 	vmov	d0, sl, fp
 8007eac:	aa10      	add	r2, sp, #64	; 0x40
 8007eae:	a911      	add	r1, sp, #68	; 0x44
 8007eb0:	4620      	mov	r0, r4
 8007eb2:	f001 fd13 	bl	80098dc <__d2b>
 8007eb6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007eba:	ee08 0a10 	vmov	s16, r0
 8007ebe:	2d00      	cmp	r5, #0
 8007ec0:	f000 8084 	beq.w	8007fcc <_dtoa_r+0x204>
 8007ec4:	ee19 3a90 	vmov	r3, s19
 8007ec8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ecc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007ed0:	4656      	mov	r6, sl
 8007ed2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007ed6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007eda:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007ede:	4b74      	ldr	r3, [pc, #464]	; (80080b0 <_dtoa_r+0x2e8>)
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	4630      	mov	r0, r6
 8007ee4:	4639      	mov	r1, r7
 8007ee6:	f7f8 f9e7 	bl	80002b8 <__aeabi_dsub>
 8007eea:	a365      	add	r3, pc, #404	; (adr r3, 8008080 <_dtoa_r+0x2b8>)
 8007eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef0:	f7f8 fb9a 	bl	8000628 <__aeabi_dmul>
 8007ef4:	a364      	add	r3, pc, #400	; (adr r3, 8008088 <_dtoa_r+0x2c0>)
 8007ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007efa:	f7f8 f9df 	bl	80002bc <__adddf3>
 8007efe:	4606      	mov	r6, r0
 8007f00:	4628      	mov	r0, r5
 8007f02:	460f      	mov	r7, r1
 8007f04:	f7f8 fb26 	bl	8000554 <__aeabi_i2d>
 8007f08:	a361      	add	r3, pc, #388	; (adr r3, 8008090 <_dtoa_r+0x2c8>)
 8007f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f0e:	f7f8 fb8b 	bl	8000628 <__aeabi_dmul>
 8007f12:	4602      	mov	r2, r0
 8007f14:	460b      	mov	r3, r1
 8007f16:	4630      	mov	r0, r6
 8007f18:	4639      	mov	r1, r7
 8007f1a:	f7f8 f9cf 	bl	80002bc <__adddf3>
 8007f1e:	4606      	mov	r6, r0
 8007f20:	460f      	mov	r7, r1
 8007f22:	f7f8 fe31 	bl	8000b88 <__aeabi_d2iz>
 8007f26:	2200      	movs	r2, #0
 8007f28:	9000      	str	r0, [sp, #0]
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	4630      	mov	r0, r6
 8007f2e:	4639      	mov	r1, r7
 8007f30:	f7f8 fdec 	bl	8000b0c <__aeabi_dcmplt>
 8007f34:	b150      	cbz	r0, 8007f4c <_dtoa_r+0x184>
 8007f36:	9800      	ldr	r0, [sp, #0]
 8007f38:	f7f8 fb0c 	bl	8000554 <__aeabi_i2d>
 8007f3c:	4632      	mov	r2, r6
 8007f3e:	463b      	mov	r3, r7
 8007f40:	f7f8 fdda 	bl	8000af8 <__aeabi_dcmpeq>
 8007f44:	b910      	cbnz	r0, 8007f4c <_dtoa_r+0x184>
 8007f46:	9b00      	ldr	r3, [sp, #0]
 8007f48:	3b01      	subs	r3, #1
 8007f4a:	9300      	str	r3, [sp, #0]
 8007f4c:	9b00      	ldr	r3, [sp, #0]
 8007f4e:	2b16      	cmp	r3, #22
 8007f50:	d85a      	bhi.n	8008008 <_dtoa_r+0x240>
 8007f52:	9a00      	ldr	r2, [sp, #0]
 8007f54:	4b57      	ldr	r3, [pc, #348]	; (80080b4 <_dtoa_r+0x2ec>)
 8007f56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f5e:	ec51 0b19 	vmov	r0, r1, d9
 8007f62:	f7f8 fdd3 	bl	8000b0c <__aeabi_dcmplt>
 8007f66:	2800      	cmp	r0, #0
 8007f68:	d050      	beq.n	800800c <_dtoa_r+0x244>
 8007f6a:	9b00      	ldr	r3, [sp, #0]
 8007f6c:	3b01      	subs	r3, #1
 8007f6e:	9300      	str	r3, [sp, #0]
 8007f70:	2300      	movs	r3, #0
 8007f72:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007f76:	1b5d      	subs	r5, r3, r5
 8007f78:	1e6b      	subs	r3, r5, #1
 8007f7a:	9305      	str	r3, [sp, #20]
 8007f7c:	bf45      	ittet	mi
 8007f7e:	f1c5 0301 	rsbmi	r3, r5, #1
 8007f82:	9304      	strmi	r3, [sp, #16]
 8007f84:	2300      	movpl	r3, #0
 8007f86:	2300      	movmi	r3, #0
 8007f88:	bf4c      	ite	mi
 8007f8a:	9305      	strmi	r3, [sp, #20]
 8007f8c:	9304      	strpl	r3, [sp, #16]
 8007f8e:	9b00      	ldr	r3, [sp, #0]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	db3d      	blt.n	8008010 <_dtoa_r+0x248>
 8007f94:	9b05      	ldr	r3, [sp, #20]
 8007f96:	9a00      	ldr	r2, [sp, #0]
 8007f98:	920a      	str	r2, [sp, #40]	; 0x28
 8007f9a:	4413      	add	r3, r2
 8007f9c:	9305      	str	r3, [sp, #20]
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	9307      	str	r3, [sp, #28]
 8007fa2:	9b06      	ldr	r3, [sp, #24]
 8007fa4:	2b09      	cmp	r3, #9
 8007fa6:	f200 8089 	bhi.w	80080bc <_dtoa_r+0x2f4>
 8007faa:	2b05      	cmp	r3, #5
 8007fac:	bfc4      	itt	gt
 8007fae:	3b04      	subgt	r3, #4
 8007fb0:	9306      	strgt	r3, [sp, #24]
 8007fb2:	9b06      	ldr	r3, [sp, #24]
 8007fb4:	f1a3 0302 	sub.w	r3, r3, #2
 8007fb8:	bfcc      	ite	gt
 8007fba:	2500      	movgt	r5, #0
 8007fbc:	2501      	movle	r5, #1
 8007fbe:	2b03      	cmp	r3, #3
 8007fc0:	f200 8087 	bhi.w	80080d2 <_dtoa_r+0x30a>
 8007fc4:	e8df f003 	tbb	[pc, r3]
 8007fc8:	59383a2d 	.word	0x59383a2d
 8007fcc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007fd0:	441d      	add	r5, r3
 8007fd2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007fd6:	2b20      	cmp	r3, #32
 8007fd8:	bfc1      	itttt	gt
 8007fda:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007fde:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007fe2:	fa0b f303 	lslgt.w	r3, fp, r3
 8007fe6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007fea:	bfda      	itte	le
 8007fec:	f1c3 0320 	rsble	r3, r3, #32
 8007ff0:	fa06 f003 	lslle.w	r0, r6, r3
 8007ff4:	4318      	orrgt	r0, r3
 8007ff6:	f7f8 fa9d 	bl	8000534 <__aeabi_ui2d>
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	4606      	mov	r6, r0
 8007ffe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008002:	3d01      	subs	r5, #1
 8008004:	930e      	str	r3, [sp, #56]	; 0x38
 8008006:	e76a      	b.n	8007ede <_dtoa_r+0x116>
 8008008:	2301      	movs	r3, #1
 800800a:	e7b2      	b.n	8007f72 <_dtoa_r+0x1aa>
 800800c:	900b      	str	r0, [sp, #44]	; 0x2c
 800800e:	e7b1      	b.n	8007f74 <_dtoa_r+0x1ac>
 8008010:	9b04      	ldr	r3, [sp, #16]
 8008012:	9a00      	ldr	r2, [sp, #0]
 8008014:	1a9b      	subs	r3, r3, r2
 8008016:	9304      	str	r3, [sp, #16]
 8008018:	4253      	negs	r3, r2
 800801a:	9307      	str	r3, [sp, #28]
 800801c:	2300      	movs	r3, #0
 800801e:	930a      	str	r3, [sp, #40]	; 0x28
 8008020:	e7bf      	b.n	8007fa2 <_dtoa_r+0x1da>
 8008022:	2300      	movs	r3, #0
 8008024:	9308      	str	r3, [sp, #32]
 8008026:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008028:	2b00      	cmp	r3, #0
 800802a:	dc55      	bgt.n	80080d8 <_dtoa_r+0x310>
 800802c:	2301      	movs	r3, #1
 800802e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008032:	461a      	mov	r2, r3
 8008034:	9209      	str	r2, [sp, #36]	; 0x24
 8008036:	e00c      	b.n	8008052 <_dtoa_r+0x28a>
 8008038:	2301      	movs	r3, #1
 800803a:	e7f3      	b.n	8008024 <_dtoa_r+0x25c>
 800803c:	2300      	movs	r3, #0
 800803e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008040:	9308      	str	r3, [sp, #32]
 8008042:	9b00      	ldr	r3, [sp, #0]
 8008044:	4413      	add	r3, r2
 8008046:	9302      	str	r3, [sp, #8]
 8008048:	3301      	adds	r3, #1
 800804a:	2b01      	cmp	r3, #1
 800804c:	9303      	str	r3, [sp, #12]
 800804e:	bfb8      	it	lt
 8008050:	2301      	movlt	r3, #1
 8008052:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008054:	2200      	movs	r2, #0
 8008056:	6042      	str	r2, [r0, #4]
 8008058:	2204      	movs	r2, #4
 800805a:	f102 0614 	add.w	r6, r2, #20
 800805e:	429e      	cmp	r6, r3
 8008060:	6841      	ldr	r1, [r0, #4]
 8008062:	d93d      	bls.n	80080e0 <_dtoa_r+0x318>
 8008064:	4620      	mov	r0, r4
 8008066:	f001 f84b 	bl	8009100 <_Balloc>
 800806a:	9001      	str	r0, [sp, #4]
 800806c:	2800      	cmp	r0, #0
 800806e:	d13b      	bne.n	80080e8 <_dtoa_r+0x320>
 8008070:	4b11      	ldr	r3, [pc, #68]	; (80080b8 <_dtoa_r+0x2f0>)
 8008072:	4602      	mov	r2, r0
 8008074:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008078:	e6c0      	b.n	8007dfc <_dtoa_r+0x34>
 800807a:	2301      	movs	r3, #1
 800807c:	e7df      	b.n	800803e <_dtoa_r+0x276>
 800807e:	bf00      	nop
 8008080:	636f4361 	.word	0x636f4361
 8008084:	3fd287a7 	.word	0x3fd287a7
 8008088:	8b60c8b3 	.word	0x8b60c8b3
 800808c:	3fc68a28 	.word	0x3fc68a28
 8008090:	509f79fb 	.word	0x509f79fb
 8008094:	3fd34413 	.word	0x3fd34413
 8008098:	0800ccbe 	.word	0x0800ccbe
 800809c:	0800ccd5 	.word	0x0800ccd5
 80080a0:	7ff00000 	.word	0x7ff00000
 80080a4:	0800ccba 	.word	0x0800ccba
 80080a8:	0800ccb1 	.word	0x0800ccb1
 80080ac:	0800cf2a 	.word	0x0800cf2a
 80080b0:	3ff80000 	.word	0x3ff80000
 80080b4:	0800ce40 	.word	0x0800ce40
 80080b8:	0800cd30 	.word	0x0800cd30
 80080bc:	2501      	movs	r5, #1
 80080be:	2300      	movs	r3, #0
 80080c0:	9306      	str	r3, [sp, #24]
 80080c2:	9508      	str	r5, [sp, #32]
 80080c4:	f04f 33ff 	mov.w	r3, #4294967295
 80080c8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80080cc:	2200      	movs	r2, #0
 80080ce:	2312      	movs	r3, #18
 80080d0:	e7b0      	b.n	8008034 <_dtoa_r+0x26c>
 80080d2:	2301      	movs	r3, #1
 80080d4:	9308      	str	r3, [sp, #32]
 80080d6:	e7f5      	b.n	80080c4 <_dtoa_r+0x2fc>
 80080d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080da:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80080de:	e7b8      	b.n	8008052 <_dtoa_r+0x28a>
 80080e0:	3101      	adds	r1, #1
 80080e2:	6041      	str	r1, [r0, #4]
 80080e4:	0052      	lsls	r2, r2, #1
 80080e6:	e7b8      	b.n	800805a <_dtoa_r+0x292>
 80080e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080ea:	9a01      	ldr	r2, [sp, #4]
 80080ec:	601a      	str	r2, [r3, #0]
 80080ee:	9b03      	ldr	r3, [sp, #12]
 80080f0:	2b0e      	cmp	r3, #14
 80080f2:	f200 809d 	bhi.w	8008230 <_dtoa_r+0x468>
 80080f6:	2d00      	cmp	r5, #0
 80080f8:	f000 809a 	beq.w	8008230 <_dtoa_r+0x468>
 80080fc:	9b00      	ldr	r3, [sp, #0]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	dd32      	ble.n	8008168 <_dtoa_r+0x3a0>
 8008102:	4ab7      	ldr	r2, [pc, #732]	; (80083e0 <_dtoa_r+0x618>)
 8008104:	f003 030f 	and.w	r3, r3, #15
 8008108:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800810c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008110:	9b00      	ldr	r3, [sp, #0]
 8008112:	05d8      	lsls	r0, r3, #23
 8008114:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008118:	d516      	bpl.n	8008148 <_dtoa_r+0x380>
 800811a:	4bb2      	ldr	r3, [pc, #712]	; (80083e4 <_dtoa_r+0x61c>)
 800811c:	ec51 0b19 	vmov	r0, r1, d9
 8008120:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008124:	f7f8 fbaa 	bl	800087c <__aeabi_ddiv>
 8008128:	f007 070f 	and.w	r7, r7, #15
 800812c:	4682      	mov	sl, r0
 800812e:	468b      	mov	fp, r1
 8008130:	2503      	movs	r5, #3
 8008132:	4eac      	ldr	r6, [pc, #688]	; (80083e4 <_dtoa_r+0x61c>)
 8008134:	b957      	cbnz	r7, 800814c <_dtoa_r+0x384>
 8008136:	4642      	mov	r2, r8
 8008138:	464b      	mov	r3, r9
 800813a:	4650      	mov	r0, sl
 800813c:	4659      	mov	r1, fp
 800813e:	f7f8 fb9d 	bl	800087c <__aeabi_ddiv>
 8008142:	4682      	mov	sl, r0
 8008144:	468b      	mov	fp, r1
 8008146:	e028      	b.n	800819a <_dtoa_r+0x3d2>
 8008148:	2502      	movs	r5, #2
 800814a:	e7f2      	b.n	8008132 <_dtoa_r+0x36a>
 800814c:	07f9      	lsls	r1, r7, #31
 800814e:	d508      	bpl.n	8008162 <_dtoa_r+0x39a>
 8008150:	4640      	mov	r0, r8
 8008152:	4649      	mov	r1, r9
 8008154:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008158:	f7f8 fa66 	bl	8000628 <__aeabi_dmul>
 800815c:	3501      	adds	r5, #1
 800815e:	4680      	mov	r8, r0
 8008160:	4689      	mov	r9, r1
 8008162:	107f      	asrs	r7, r7, #1
 8008164:	3608      	adds	r6, #8
 8008166:	e7e5      	b.n	8008134 <_dtoa_r+0x36c>
 8008168:	f000 809b 	beq.w	80082a2 <_dtoa_r+0x4da>
 800816c:	9b00      	ldr	r3, [sp, #0]
 800816e:	4f9d      	ldr	r7, [pc, #628]	; (80083e4 <_dtoa_r+0x61c>)
 8008170:	425e      	negs	r6, r3
 8008172:	4b9b      	ldr	r3, [pc, #620]	; (80083e0 <_dtoa_r+0x618>)
 8008174:	f006 020f 	and.w	r2, r6, #15
 8008178:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800817c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008180:	ec51 0b19 	vmov	r0, r1, d9
 8008184:	f7f8 fa50 	bl	8000628 <__aeabi_dmul>
 8008188:	1136      	asrs	r6, r6, #4
 800818a:	4682      	mov	sl, r0
 800818c:	468b      	mov	fp, r1
 800818e:	2300      	movs	r3, #0
 8008190:	2502      	movs	r5, #2
 8008192:	2e00      	cmp	r6, #0
 8008194:	d17a      	bne.n	800828c <_dtoa_r+0x4c4>
 8008196:	2b00      	cmp	r3, #0
 8008198:	d1d3      	bne.n	8008142 <_dtoa_r+0x37a>
 800819a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800819c:	2b00      	cmp	r3, #0
 800819e:	f000 8082 	beq.w	80082a6 <_dtoa_r+0x4de>
 80081a2:	4b91      	ldr	r3, [pc, #580]	; (80083e8 <_dtoa_r+0x620>)
 80081a4:	2200      	movs	r2, #0
 80081a6:	4650      	mov	r0, sl
 80081a8:	4659      	mov	r1, fp
 80081aa:	f7f8 fcaf 	bl	8000b0c <__aeabi_dcmplt>
 80081ae:	2800      	cmp	r0, #0
 80081b0:	d079      	beq.n	80082a6 <_dtoa_r+0x4de>
 80081b2:	9b03      	ldr	r3, [sp, #12]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d076      	beq.n	80082a6 <_dtoa_r+0x4de>
 80081b8:	9b02      	ldr	r3, [sp, #8]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	dd36      	ble.n	800822c <_dtoa_r+0x464>
 80081be:	9b00      	ldr	r3, [sp, #0]
 80081c0:	4650      	mov	r0, sl
 80081c2:	4659      	mov	r1, fp
 80081c4:	1e5f      	subs	r7, r3, #1
 80081c6:	2200      	movs	r2, #0
 80081c8:	4b88      	ldr	r3, [pc, #544]	; (80083ec <_dtoa_r+0x624>)
 80081ca:	f7f8 fa2d 	bl	8000628 <__aeabi_dmul>
 80081ce:	9e02      	ldr	r6, [sp, #8]
 80081d0:	4682      	mov	sl, r0
 80081d2:	468b      	mov	fp, r1
 80081d4:	3501      	adds	r5, #1
 80081d6:	4628      	mov	r0, r5
 80081d8:	f7f8 f9bc 	bl	8000554 <__aeabi_i2d>
 80081dc:	4652      	mov	r2, sl
 80081de:	465b      	mov	r3, fp
 80081e0:	f7f8 fa22 	bl	8000628 <__aeabi_dmul>
 80081e4:	4b82      	ldr	r3, [pc, #520]	; (80083f0 <_dtoa_r+0x628>)
 80081e6:	2200      	movs	r2, #0
 80081e8:	f7f8 f868 	bl	80002bc <__adddf3>
 80081ec:	46d0      	mov	r8, sl
 80081ee:	46d9      	mov	r9, fp
 80081f0:	4682      	mov	sl, r0
 80081f2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80081f6:	2e00      	cmp	r6, #0
 80081f8:	d158      	bne.n	80082ac <_dtoa_r+0x4e4>
 80081fa:	4b7e      	ldr	r3, [pc, #504]	; (80083f4 <_dtoa_r+0x62c>)
 80081fc:	2200      	movs	r2, #0
 80081fe:	4640      	mov	r0, r8
 8008200:	4649      	mov	r1, r9
 8008202:	f7f8 f859 	bl	80002b8 <__aeabi_dsub>
 8008206:	4652      	mov	r2, sl
 8008208:	465b      	mov	r3, fp
 800820a:	4680      	mov	r8, r0
 800820c:	4689      	mov	r9, r1
 800820e:	f7f8 fc9b 	bl	8000b48 <__aeabi_dcmpgt>
 8008212:	2800      	cmp	r0, #0
 8008214:	f040 8295 	bne.w	8008742 <_dtoa_r+0x97a>
 8008218:	4652      	mov	r2, sl
 800821a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800821e:	4640      	mov	r0, r8
 8008220:	4649      	mov	r1, r9
 8008222:	f7f8 fc73 	bl	8000b0c <__aeabi_dcmplt>
 8008226:	2800      	cmp	r0, #0
 8008228:	f040 8289 	bne.w	800873e <_dtoa_r+0x976>
 800822c:	ec5b ab19 	vmov	sl, fp, d9
 8008230:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008232:	2b00      	cmp	r3, #0
 8008234:	f2c0 8148 	blt.w	80084c8 <_dtoa_r+0x700>
 8008238:	9a00      	ldr	r2, [sp, #0]
 800823a:	2a0e      	cmp	r2, #14
 800823c:	f300 8144 	bgt.w	80084c8 <_dtoa_r+0x700>
 8008240:	4b67      	ldr	r3, [pc, #412]	; (80083e0 <_dtoa_r+0x618>)
 8008242:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008246:	e9d3 8900 	ldrd	r8, r9, [r3]
 800824a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800824c:	2b00      	cmp	r3, #0
 800824e:	f280 80d5 	bge.w	80083fc <_dtoa_r+0x634>
 8008252:	9b03      	ldr	r3, [sp, #12]
 8008254:	2b00      	cmp	r3, #0
 8008256:	f300 80d1 	bgt.w	80083fc <_dtoa_r+0x634>
 800825a:	f040 826f 	bne.w	800873c <_dtoa_r+0x974>
 800825e:	4b65      	ldr	r3, [pc, #404]	; (80083f4 <_dtoa_r+0x62c>)
 8008260:	2200      	movs	r2, #0
 8008262:	4640      	mov	r0, r8
 8008264:	4649      	mov	r1, r9
 8008266:	f7f8 f9df 	bl	8000628 <__aeabi_dmul>
 800826a:	4652      	mov	r2, sl
 800826c:	465b      	mov	r3, fp
 800826e:	f7f8 fc61 	bl	8000b34 <__aeabi_dcmpge>
 8008272:	9e03      	ldr	r6, [sp, #12]
 8008274:	4637      	mov	r7, r6
 8008276:	2800      	cmp	r0, #0
 8008278:	f040 8245 	bne.w	8008706 <_dtoa_r+0x93e>
 800827c:	9d01      	ldr	r5, [sp, #4]
 800827e:	2331      	movs	r3, #49	; 0x31
 8008280:	f805 3b01 	strb.w	r3, [r5], #1
 8008284:	9b00      	ldr	r3, [sp, #0]
 8008286:	3301      	adds	r3, #1
 8008288:	9300      	str	r3, [sp, #0]
 800828a:	e240      	b.n	800870e <_dtoa_r+0x946>
 800828c:	07f2      	lsls	r2, r6, #31
 800828e:	d505      	bpl.n	800829c <_dtoa_r+0x4d4>
 8008290:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008294:	f7f8 f9c8 	bl	8000628 <__aeabi_dmul>
 8008298:	3501      	adds	r5, #1
 800829a:	2301      	movs	r3, #1
 800829c:	1076      	asrs	r6, r6, #1
 800829e:	3708      	adds	r7, #8
 80082a0:	e777      	b.n	8008192 <_dtoa_r+0x3ca>
 80082a2:	2502      	movs	r5, #2
 80082a4:	e779      	b.n	800819a <_dtoa_r+0x3d2>
 80082a6:	9f00      	ldr	r7, [sp, #0]
 80082a8:	9e03      	ldr	r6, [sp, #12]
 80082aa:	e794      	b.n	80081d6 <_dtoa_r+0x40e>
 80082ac:	9901      	ldr	r1, [sp, #4]
 80082ae:	4b4c      	ldr	r3, [pc, #304]	; (80083e0 <_dtoa_r+0x618>)
 80082b0:	4431      	add	r1, r6
 80082b2:	910d      	str	r1, [sp, #52]	; 0x34
 80082b4:	9908      	ldr	r1, [sp, #32]
 80082b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80082ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80082be:	2900      	cmp	r1, #0
 80082c0:	d043      	beq.n	800834a <_dtoa_r+0x582>
 80082c2:	494d      	ldr	r1, [pc, #308]	; (80083f8 <_dtoa_r+0x630>)
 80082c4:	2000      	movs	r0, #0
 80082c6:	f7f8 fad9 	bl	800087c <__aeabi_ddiv>
 80082ca:	4652      	mov	r2, sl
 80082cc:	465b      	mov	r3, fp
 80082ce:	f7f7 fff3 	bl	80002b8 <__aeabi_dsub>
 80082d2:	9d01      	ldr	r5, [sp, #4]
 80082d4:	4682      	mov	sl, r0
 80082d6:	468b      	mov	fp, r1
 80082d8:	4649      	mov	r1, r9
 80082da:	4640      	mov	r0, r8
 80082dc:	f7f8 fc54 	bl	8000b88 <__aeabi_d2iz>
 80082e0:	4606      	mov	r6, r0
 80082e2:	f7f8 f937 	bl	8000554 <__aeabi_i2d>
 80082e6:	4602      	mov	r2, r0
 80082e8:	460b      	mov	r3, r1
 80082ea:	4640      	mov	r0, r8
 80082ec:	4649      	mov	r1, r9
 80082ee:	f7f7 ffe3 	bl	80002b8 <__aeabi_dsub>
 80082f2:	3630      	adds	r6, #48	; 0x30
 80082f4:	f805 6b01 	strb.w	r6, [r5], #1
 80082f8:	4652      	mov	r2, sl
 80082fa:	465b      	mov	r3, fp
 80082fc:	4680      	mov	r8, r0
 80082fe:	4689      	mov	r9, r1
 8008300:	f7f8 fc04 	bl	8000b0c <__aeabi_dcmplt>
 8008304:	2800      	cmp	r0, #0
 8008306:	d163      	bne.n	80083d0 <_dtoa_r+0x608>
 8008308:	4642      	mov	r2, r8
 800830a:	464b      	mov	r3, r9
 800830c:	4936      	ldr	r1, [pc, #216]	; (80083e8 <_dtoa_r+0x620>)
 800830e:	2000      	movs	r0, #0
 8008310:	f7f7 ffd2 	bl	80002b8 <__aeabi_dsub>
 8008314:	4652      	mov	r2, sl
 8008316:	465b      	mov	r3, fp
 8008318:	f7f8 fbf8 	bl	8000b0c <__aeabi_dcmplt>
 800831c:	2800      	cmp	r0, #0
 800831e:	f040 80b5 	bne.w	800848c <_dtoa_r+0x6c4>
 8008322:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008324:	429d      	cmp	r5, r3
 8008326:	d081      	beq.n	800822c <_dtoa_r+0x464>
 8008328:	4b30      	ldr	r3, [pc, #192]	; (80083ec <_dtoa_r+0x624>)
 800832a:	2200      	movs	r2, #0
 800832c:	4650      	mov	r0, sl
 800832e:	4659      	mov	r1, fp
 8008330:	f7f8 f97a 	bl	8000628 <__aeabi_dmul>
 8008334:	4b2d      	ldr	r3, [pc, #180]	; (80083ec <_dtoa_r+0x624>)
 8008336:	4682      	mov	sl, r0
 8008338:	468b      	mov	fp, r1
 800833a:	4640      	mov	r0, r8
 800833c:	4649      	mov	r1, r9
 800833e:	2200      	movs	r2, #0
 8008340:	f7f8 f972 	bl	8000628 <__aeabi_dmul>
 8008344:	4680      	mov	r8, r0
 8008346:	4689      	mov	r9, r1
 8008348:	e7c6      	b.n	80082d8 <_dtoa_r+0x510>
 800834a:	4650      	mov	r0, sl
 800834c:	4659      	mov	r1, fp
 800834e:	f7f8 f96b 	bl	8000628 <__aeabi_dmul>
 8008352:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008354:	9d01      	ldr	r5, [sp, #4]
 8008356:	930f      	str	r3, [sp, #60]	; 0x3c
 8008358:	4682      	mov	sl, r0
 800835a:	468b      	mov	fp, r1
 800835c:	4649      	mov	r1, r9
 800835e:	4640      	mov	r0, r8
 8008360:	f7f8 fc12 	bl	8000b88 <__aeabi_d2iz>
 8008364:	4606      	mov	r6, r0
 8008366:	f7f8 f8f5 	bl	8000554 <__aeabi_i2d>
 800836a:	3630      	adds	r6, #48	; 0x30
 800836c:	4602      	mov	r2, r0
 800836e:	460b      	mov	r3, r1
 8008370:	4640      	mov	r0, r8
 8008372:	4649      	mov	r1, r9
 8008374:	f7f7 ffa0 	bl	80002b8 <__aeabi_dsub>
 8008378:	f805 6b01 	strb.w	r6, [r5], #1
 800837c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800837e:	429d      	cmp	r5, r3
 8008380:	4680      	mov	r8, r0
 8008382:	4689      	mov	r9, r1
 8008384:	f04f 0200 	mov.w	r2, #0
 8008388:	d124      	bne.n	80083d4 <_dtoa_r+0x60c>
 800838a:	4b1b      	ldr	r3, [pc, #108]	; (80083f8 <_dtoa_r+0x630>)
 800838c:	4650      	mov	r0, sl
 800838e:	4659      	mov	r1, fp
 8008390:	f7f7 ff94 	bl	80002bc <__adddf3>
 8008394:	4602      	mov	r2, r0
 8008396:	460b      	mov	r3, r1
 8008398:	4640      	mov	r0, r8
 800839a:	4649      	mov	r1, r9
 800839c:	f7f8 fbd4 	bl	8000b48 <__aeabi_dcmpgt>
 80083a0:	2800      	cmp	r0, #0
 80083a2:	d173      	bne.n	800848c <_dtoa_r+0x6c4>
 80083a4:	4652      	mov	r2, sl
 80083a6:	465b      	mov	r3, fp
 80083a8:	4913      	ldr	r1, [pc, #76]	; (80083f8 <_dtoa_r+0x630>)
 80083aa:	2000      	movs	r0, #0
 80083ac:	f7f7 ff84 	bl	80002b8 <__aeabi_dsub>
 80083b0:	4602      	mov	r2, r0
 80083b2:	460b      	mov	r3, r1
 80083b4:	4640      	mov	r0, r8
 80083b6:	4649      	mov	r1, r9
 80083b8:	f7f8 fba8 	bl	8000b0c <__aeabi_dcmplt>
 80083bc:	2800      	cmp	r0, #0
 80083be:	f43f af35 	beq.w	800822c <_dtoa_r+0x464>
 80083c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80083c4:	1e6b      	subs	r3, r5, #1
 80083c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80083c8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80083cc:	2b30      	cmp	r3, #48	; 0x30
 80083ce:	d0f8      	beq.n	80083c2 <_dtoa_r+0x5fa>
 80083d0:	9700      	str	r7, [sp, #0]
 80083d2:	e049      	b.n	8008468 <_dtoa_r+0x6a0>
 80083d4:	4b05      	ldr	r3, [pc, #20]	; (80083ec <_dtoa_r+0x624>)
 80083d6:	f7f8 f927 	bl	8000628 <__aeabi_dmul>
 80083da:	4680      	mov	r8, r0
 80083dc:	4689      	mov	r9, r1
 80083de:	e7bd      	b.n	800835c <_dtoa_r+0x594>
 80083e0:	0800ce40 	.word	0x0800ce40
 80083e4:	0800ce18 	.word	0x0800ce18
 80083e8:	3ff00000 	.word	0x3ff00000
 80083ec:	40240000 	.word	0x40240000
 80083f0:	401c0000 	.word	0x401c0000
 80083f4:	40140000 	.word	0x40140000
 80083f8:	3fe00000 	.word	0x3fe00000
 80083fc:	9d01      	ldr	r5, [sp, #4]
 80083fe:	4656      	mov	r6, sl
 8008400:	465f      	mov	r7, fp
 8008402:	4642      	mov	r2, r8
 8008404:	464b      	mov	r3, r9
 8008406:	4630      	mov	r0, r6
 8008408:	4639      	mov	r1, r7
 800840a:	f7f8 fa37 	bl	800087c <__aeabi_ddiv>
 800840e:	f7f8 fbbb 	bl	8000b88 <__aeabi_d2iz>
 8008412:	4682      	mov	sl, r0
 8008414:	f7f8 f89e 	bl	8000554 <__aeabi_i2d>
 8008418:	4642      	mov	r2, r8
 800841a:	464b      	mov	r3, r9
 800841c:	f7f8 f904 	bl	8000628 <__aeabi_dmul>
 8008420:	4602      	mov	r2, r0
 8008422:	460b      	mov	r3, r1
 8008424:	4630      	mov	r0, r6
 8008426:	4639      	mov	r1, r7
 8008428:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800842c:	f7f7 ff44 	bl	80002b8 <__aeabi_dsub>
 8008430:	f805 6b01 	strb.w	r6, [r5], #1
 8008434:	9e01      	ldr	r6, [sp, #4]
 8008436:	9f03      	ldr	r7, [sp, #12]
 8008438:	1bae      	subs	r6, r5, r6
 800843a:	42b7      	cmp	r7, r6
 800843c:	4602      	mov	r2, r0
 800843e:	460b      	mov	r3, r1
 8008440:	d135      	bne.n	80084ae <_dtoa_r+0x6e6>
 8008442:	f7f7 ff3b 	bl	80002bc <__adddf3>
 8008446:	4642      	mov	r2, r8
 8008448:	464b      	mov	r3, r9
 800844a:	4606      	mov	r6, r0
 800844c:	460f      	mov	r7, r1
 800844e:	f7f8 fb7b 	bl	8000b48 <__aeabi_dcmpgt>
 8008452:	b9d0      	cbnz	r0, 800848a <_dtoa_r+0x6c2>
 8008454:	4642      	mov	r2, r8
 8008456:	464b      	mov	r3, r9
 8008458:	4630      	mov	r0, r6
 800845a:	4639      	mov	r1, r7
 800845c:	f7f8 fb4c 	bl	8000af8 <__aeabi_dcmpeq>
 8008460:	b110      	cbz	r0, 8008468 <_dtoa_r+0x6a0>
 8008462:	f01a 0f01 	tst.w	sl, #1
 8008466:	d110      	bne.n	800848a <_dtoa_r+0x6c2>
 8008468:	4620      	mov	r0, r4
 800846a:	ee18 1a10 	vmov	r1, s16
 800846e:	f000 fe87 	bl	8009180 <_Bfree>
 8008472:	2300      	movs	r3, #0
 8008474:	9800      	ldr	r0, [sp, #0]
 8008476:	702b      	strb	r3, [r5, #0]
 8008478:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800847a:	3001      	adds	r0, #1
 800847c:	6018      	str	r0, [r3, #0]
 800847e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008480:	2b00      	cmp	r3, #0
 8008482:	f43f acf1 	beq.w	8007e68 <_dtoa_r+0xa0>
 8008486:	601d      	str	r5, [r3, #0]
 8008488:	e4ee      	b.n	8007e68 <_dtoa_r+0xa0>
 800848a:	9f00      	ldr	r7, [sp, #0]
 800848c:	462b      	mov	r3, r5
 800848e:	461d      	mov	r5, r3
 8008490:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008494:	2a39      	cmp	r2, #57	; 0x39
 8008496:	d106      	bne.n	80084a6 <_dtoa_r+0x6de>
 8008498:	9a01      	ldr	r2, [sp, #4]
 800849a:	429a      	cmp	r2, r3
 800849c:	d1f7      	bne.n	800848e <_dtoa_r+0x6c6>
 800849e:	9901      	ldr	r1, [sp, #4]
 80084a0:	2230      	movs	r2, #48	; 0x30
 80084a2:	3701      	adds	r7, #1
 80084a4:	700a      	strb	r2, [r1, #0]
 80084a6:	781a      	ldrb	r2, [r3, #0]
 80084a8:	3201      	adds	r2, #1
 80084aa:	701a      	strb	r2, [r3, #0]
 80084ac:	e790      	b.n	80083d0 <_dtoa_r+0x608>
 80084ae:	4ba6      	ldr	r3, [pc, #664]	; (8008748 <_dtoa_r+0x980>)
 80084b0:	2200      	movs	r2, #0
 80084b2:	f7f8 f8b9 	bl	8000628 <__aeabi_dmul>
 80084b6:	2200      	movs	r2, #0
 80084b8:	2300      	movs	r3, #0
 80084ba:	4606      	mov	r6, r0
 80084bc:	460f      	mov	r7, r1
 80084be:	f7f8 fb1b 	bl	8000af8 <__aeabi_dcmpeq>
 80084c2:	2800      	cmp	r0, #0
 80084c4:	d09d      	beq.n	8008402 <_dtoa_r+0x63a>
 80084c6:	e7cf      	b.n	8008468 <_dtoa_r+0x6a0>
 80084c8:	9a08      	ldr	r2, [sp, #32]
 80084ca:	2a00      	cmp	r2, #0
 80084cc:	f000 80d7 	beq.w	800867e <_dtoa_r+0x8b6>
 80084d0:	9a06      	ldr	r2, [sp, #24]
 80084d2:	2a01      	cmp	r2, #1
 80084d4:	f300 80ba 	bgt.w	800864c <_dtoa_r+0x884>
 80084d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80084da:	2a00      	cmp	r2, #0
 80084dc:	f000 80b2 	beq.w	8008644 <_dtoa_r+0x87c>
 80084e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80084e4:	9e07      	ldr	r6, [sp, #28]
 80084e6:	9d04      	ldr	r5, [sp, #16]
 80084e8:	9a04      	ldr	r2, [sp, #16]
 80084ea:	441a      	add	r2, r3
 80084ec:	9204      	str	r2, [sp, #16]
 80084ee:	9a05      	ldr	r2, [sp, #20]
 80084f0:	2101      	movs	r1, #1
 80084f2:	441a      	add	r2, r3
 80084f4:	4620      	mov	r0, r4
 80084f6:	9205      	str	r2, [sp, #20]
 80084f8:	f000 ff44 	bl	8009384 <__i2b>
 80084fc:	4607      	mov	r7, r0
 80084fe:	2d00      	cmp	r5, #0
 8008500:	dd0c      	ble.n	800851c <_dtoa_r+0x754>
 8008502:	9b05      	ldr	r3, [sp, #20]
 8008504:	2b00      	cmp	r3, #0
 8008506:	dd09      	ble.n	800851c <_dtoa_r+0x754>
 8008508:	42ab      	cmp	r3, r5
 800850a:	9a04      	ldr	r2, [sp, #16]
 800850c:	bfa8      	it	ge
 800850e:	462b      	movge	r3, r5
 8008510:	1ad2      	subs	r2, r2, r3
 8008512:	9204      	str	r2, [sp, #16]
 8008514:	9a05      	ldr	r2, [sp, #20]
 8008516:	1aed      	subs	r5, r5, r3
 8008518:	1ad3      	subs	r3, r2, r3
 800851a:	9305      	str	r3, [sp, #20]
 800851c:	9b07      	ldr	r3, [sp, #28]
 800851e:	b31b      	cbz	r3, 8008568 <_dtoa_r+0x7a0>
 8008520:	9b08      	ldr	r3, [sp, #32]
 8008522:	2b00      	cmp	r3, #0
 8008524:	f000 80af 	beq.w	8008686 <_dtoa_r+0x8be>
 8008528:	2e00      	cmp	r6, #0
 800852a:	dd13      	ble.n	8008554 <_dtoa_r+0x78c>
 800852c:	4639      	mov	r1, r7
 800852e:	4632      	mov	r2, r6
 8008530:	4620      	mov	r0, r4
 8008532:	f000 ffe7 	bl	8009504 <__pow5mult>
 8008536:	ee18 2a10 	vmov	r2, s16
 800853a:	4601      	mov	r1, r0
 800853c:	4607      	mov	r7, r0
 800853e:	4620      	mov	r0, r4
 8008540:	f000 ff36 	bl	80093b0 <__multiply>
 8008544:	ee18 1a10 	vmov	r1, s16
 8008548:	4680      	mov	r8, r0
 800854a:	4620      	mov	r0, r4
 800854c:	f000 fe18 	bl	8009180 <_Bfree>
 8008550:	ee08 8a10 	vmov	s16, r8
 8008554:	9b07      	ldr	r3, [sp, #28]
 8008556:	1b9a      	subs	r2, r3, r6
 8008558:	d006      	beq.n	8008568 <_dtoa_r+0x7a0>
 800855a:	ee18 1a10 	vmov	r1, s16
 800855e:	4620      	mov	r0, r4
 8008560:	f000 ffd0 	bl	8009504 <__pow5mult>
 8008564:	ee08 0a10 	vmov	s16, r0
 8008568:	2101      	movs	r1, #1
 800856a:	4620      	mov	r0, r4
 800856c:	f000 ff0a 	bl	8009384 <__i2b>
 8008570:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008572:	2b00      	cmp	r3, #0
 8008574:	4606      	mov	r6, r0
 8008576:	f340 8088 	ble.w	800868a <_dtoa_r+0x8c2>
 800857a:	461a      	mov	r2, r3
 800857c:	4601      	mov	r1, r0
 800857e:	4620      	mov	r0, r4
 8008580:	f000 ffc0 	bl	8009504 <__pow5mult>
 8008584:	9b06      	ldr	r3, [sp, #24]
 8008586:	2b01      	cmp	r3, #1
 8008588:	4606      	mov	r6, r0
 800858a:	f340 8081 	ble.w	8008690 <_dtoa_r+0x8c8>
 800858e:	f04f 0800 	mov.w	r8, #0
 8008592:	6933      	ldr	r3, [r6, #16]
 8008594:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008598:	6918      	ldr	r0, [r3, #16]
 800859a:	f000 fea3 	bl	80092e4 <__hi0bits>
 800859e:	f1c0 0020 	rsb	r0, r0, #32
 80085a2:	9b05      	ldr	r3, [sp, #20]
 80085a4:	4418      	add	r0, r3
 80085a6:	f010 001f 	ands.w	r0, r0, #31
 80085aa:	f000 8092 	beq.w	80086d2 <_dtoa_r+0x90a>
 80085ae:	f1c0 0320 	rsb	r3, r0, #32
 80085b2:	2b04      	cmp	r3, #4
 80085b4:	f340 808a 	ble.w	80086cc <_dtoa_r+0x904>
 80085b8:	f1c0 001c 	rsb	r0, r0, #28
 80085bc:	9b04      	ldr	r3, [sp, #16]
 80085be:	4403      	add	r3, r0
 80085c0:	9304      	str	r3, [sp, #16]
 80085c2:	9b05      	ldr	r3, [sp, #20]
 80085c4:	4403      	add	r3, r0
 80085c6:	4405      	add	r5, r0
 80085c8:	9305      	str	r3, [sp, #20]
 80085ca:	9b04      	ldr	r3, [sp, #16]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	dd07      	ble.n	80085e0 <_dtoa_r+0x818>
 80085d0:	ee18 1a10 	vmov	r1, s16
 80085d4:	461a      	mov	r2, r3
 80085d6:	4620      	mov	r0, r4
 80085d8:	f000 ffee 	bl	80095b8 <__lshift>
 80085dc:	ee08 0a10 	vmov	s16, r0
 80085e0:	9b05      	ldr	r3, [sp, #20]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	dd05      	ble.n	80085f2 <_dtoa_r+0x82a>
 80085e6:	4631      	mov	r1, r6
 80085e8:	461a      	mov	r2, r3
 80085ea:	4620      	mov	r0, r4
 80085ec:	f000 ffe4 	bl	80095b8 <__lshift>
 80085f0:	4606      	mov	r6, r0
 80085f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d06e      	beq.n	80086d6 <_dtoa_r+0x90e>
 80085f8:	ee18 0a10 	vmov	r0, s16
 80085fc:	4631      	mov	r1, r6
 80085fe:	f001 f84b 	bl	8009698 <__mcmp>
 8008602:	2800      	cmp	r0, #0
 8008604:	da67      	bge.n	80086d6 <_dtoa_r+0x90e>
 8008606:	9b00      	ldr	r3, [sp, #0]
 8008608:	3b01      	subs	r3, #1
 800860a:	ee18 1a10 	vmov	r1, s16
 800860e:	9300      	str	r3, [sp, #0]
 8008610:	220a      	movs	r2, #10
 8008612:	2300      	movs	r3, #0
 8008614:	4620      	mov	r0, r4
 8008616:	f000 fdd5 	bl	80091c4 <__multadd>
 800861a:	9b08      	ldr	r3, [sp, #32]
 800861c:	ee08 0a10 	vmov	s16, r0
 8008620:	2b00      	cmp	r3, #0
 8008622:	f000 81b1 	beq.w	8008988 <_dtoa_r+0xbc0>
 8008626:	2300      	movs	r3, #0
 8008628:	4639      	mov	r1, r7
 800862a:	220a      	movs	r2, #10
 800862c:	4620      	mov	r0, r4
 800862e:	f000 fdc9 	bl	80091c4 <__multadd>
 8008632:	9b02      	ldr	r3, [sp, #8]
 8008634:	2b00      	cmp	r3, #0
 8008636:	4607      	mov	r7, r0
 8008638:	f300 808e 	bgt.w	8008758 <_dtoa_r+0x990>
 800863c:	9b06      	ldr	r3, [sp, #24]
 800863e:	2b02      	cmp	r3, #2
 8008640:	dc51      	bgt.n	80086e6 <_dtoa_r+0x91e>
 8008642:	e089      	b.n	8008758 <_dtoa_r+0x990>
 8008644:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008646:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800864a:	e74b      	b.n	80084e4 <_dtoa_r+0x71c>
 800864c:	9b03      	ldr	r3, [sp, #12]
 800864e:	1e5e      	subs	r6, r3, #1
 8008650:	9b07      	ldr	r3, [sp, #28]
 8008652:	42b3      	cmp	r3, r6
 8008654:	bfbf      	itttt	lt
 8008656:	9b07      	ldrlt	r3, [sp, #28]
 8008658:	9607      	strlt	r6, [sp, #28]
 800865a:	1af2      	sublt	r2, r6, r3
 800865c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800865e:	bfb6      	itet	lt
 8008660:	189b      	addlt	r3, r3, r2
 8008662:	1b9e      	subge	r6, r3, r6
 8008664:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008666:	9b03      	ldr	r3, [sp, #12]
 8008668:	bfb8      	it	lt
 800866a:	2600      	movlt	r6, #0
 800866c:	2b00      	cmp	r3, #0
 800866e:	bfb7      	itett	lt
 8008670:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008674:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008678:	1a9d      	sublt	r5, r3, r2
 800867a:	2300      	movlt	r3, #0
 800867c:	e734      	b.n	80084e8 <_dtoa_r+0x720>
 800867e:	9e07      	ldr	r6, [sp, #28]
 8008680:	9d04      	ldr	r5, [sp, #16]
 8008682:	9f08      	ldr	r7, [sp, #32]
 8008684:	e73b      	b.n	80084fe <_dtoa_r+0x736>
 8008686:	9a07      	ldr	r2, [sp, #28]
 8008688:	e767      	b.n	800855a <_dtoa_r+0x792>
 800868a:	9b06      	ldr	r3, [sp, #24]
 800868c:	2b01      	cmp	r3, #1
 800868e:	dc18      	bgt.n	80086c2 <_dtoa_r+0x8fa>
 8008690:	f1ba 0f00 	cmp.w	sl, #0
 8008694:	d115      	bne.n	80086c2 <_dtoa_r+0x8fa>
 8008696:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800869a:	b993      	cbnz	r3, 80086c2 <_dtoa_r+0x8fa>
 800869c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80086a0:	0d1b      	lsrs	r3, r3, #20
 80086a2:	051b      	lsls	r3, r3, #20
 80086a4:	b183      	cbz	r3, 80086c8 <_dtoa_r+0x900>
 80086a6:	9b04      	ldr	r3, [sp, #16]
 80086a8:	3301      	adds	r3, #1
 80086aa:	9304      	str	r3, [sp, #16]
 80086ac:	9b05      	ldr	r3, [sp, #20]
 80086ae:	3301      	adds	r3, #1
 80086b0:	9305      	str	r3, [sp, #20]
 80086b2:	f04f 0801 	mov.w	r8, #1
 80086b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	f47f af6a 	bne.w	8008592 <_dtoa_r+0x7ca>
 80086be:	2001      	movs	r0, #1
 80086c0:	e76f      	b.n	80085a2 <_dtoa_r+0x7da>
 80086c2:	f04f 0800 	mov.w	r8, #0
 80086c6:	e7f6      	b.n	80086b6 <_dtoa_r+0x8ee>
 80086c8:	4698      	mov	r8, r3
 80086ca:	e7f4      	b.n	80086b6 <_dtoa_r+0x8ee>
 80086cc:	f43f af7d 	beq.w	80085ca <_dtoa_r+0x802>
 80086d0:	4618      	mov	r0, r3
 80086d2:	301c      	adds	r0, #28
 80086d4:	e772      	b.n	80085bc <_dtoa_r+0x7f4>
 80086d6:	9b03      	ldr	r3, [sp, #12]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	dc37      	bgt.n	800874c <_dtoa_r+0x984>
 80086dc:	9b06      	ldr	r3, [sp, #24]
 80086de:	2b02      	cmp	r3, #2
 80086e0:	dd34      	ble.n	800874c <_dtoa_r+0x984>
 80086e2:	9b03      	ldr	r3, [sp, #12]
 80086e4:	9302      	str	r3, [sp, #8]
 80086e6:	9b02      	ldr	r3, [sp, #8]
 80086e8:	b96b      	cbnz	r3, 8008706 <_dtoa_r+0x93e>
 80086ea:	4631      	mov	r1, r6
 80086ec:	2205      	movs	r2, #5
 80086ee:	4620      	mov	r0, r4
 80086f0:	f000 fd68 	bl	80091c4 <__multadd>
 80086f4:	4601      	mov	r1, r0
 80086f6:	4606      	mov	r6, r0
 80086f8:	ee18 0a10 	vmov	r0, s16
 80086fc:	f000 ffcc 	bl	8009698 <__mcmp>
 8008700:	2800      	cmp	r0, #0
 8008702:	f73f adbb 	bgt.w	800827c <_dtoa_r+0x4b4>
 8008706:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008708:	9d01      	ldr	r5, [sp, #4]
 800870a:	43db      	mvns	r3, r3
 800870c:	9300      	str	r3, [sp, #0]
 800870e:	f04f 0800 	mov.w	r8, #0
 8008712:	4631      	mov	r1, r6
 8008714:	4620      	mov	r0, r4
 8008716:	f000 fd33 	bl	8009180 <_Bfree>
 800871a:	2f00      	cmp	r7, #0
 800871c:	f43f aea4 	beq.w	8008468 <_dtoa_r+0x6a0>
 8008720:	f1b8 0f00 	cmp.w	r8, #0
 8008724:	d005      	beq.n	8008732 <_dtoa_r+0x96a>
 8008726:	45b8      	cmp	r8, r7
 8008728:	d003      	beq.n	8008732 <_dtoa_r+0x96a>
 800872a:	4641      	mov	r1, r8
 800872c:	4620      	mov	r0, r4
 800872e:	f000 fd27 	bl	8009180 <_Bfree>
 8008732:	4639      	mov	r1, r7
 8008734:	4620      	mov	r0, r4
 8008736:	f000 fd23 	bl	8009180 <_Bfree>
 800873a:	e695      	b.n	8008468 <_dtoa_r+0x6a0>
 800873c:	2600      	movs	r6, #0
 800873e:	4637      	mov	r7, r6
 8008740:	e7e1      	b.n	8008706 <_dtoa_r+0x93e>
 8008742:	9700      	str	r7, [sp, #0]
 8008744:	4637      	mov	r7, r6
 8008746:	e599      	b.n	800827c <_dtoa_r+0x4b4>
 8008748:	40240000 	.word	0x40240000
 800874c:	9b08      	ldr	r3, [sp, #32]
 800874e:	2b00      	cmp	r3, #0
 8008750:	f000 80ca 	beq.w	80088e8 <_dtoa_r+0xb20>
 8008754:	9b03      	ldr	r3, [sp, #12]
 8008756:	9302      	str	r3, [sp, #8]
 8008758:	2d00      	cmp	r5, #0
 800875a:	dd05      	ble.n	8008768 <_dtoa_r+0x9a0>
 800875c:	4639      	mov	r1, r7
 800875e:	462a      	mov	r2, r5
 8008760:	4620      	mov	r0, r4
 8008762:	f000 ff29 	bl	80095b8 <__lshift>
 8008766:	4607      	mov	r7, r0
 8008768:	f1b8 0f00 	cmp.w	r8, #0
 800876c:	d05b      	beq.n	8008826 <_dtoa_r+0xa5e>
 800876e:	6879      	ldr	r1, [r7, #4]
 8008770:	4620      	mov	r0, r4
 8008772:	f000 fcc5 	bl	8009100 <_Balloc>
 8008776:	4605      	mov	r5, r0
 8008778:	b928      	cbnz	r0, 8008786 <_dtoa_r+0x9be>
 800877a:	4b87      	ldr	r3, [pc, #540]	; (8008998 <_dtoa_r+0xbd0>)
 800877c:	4602      	mov	r2, r0
 800877e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008782:	f7ff bb3b 	b.w	8007dfc <_dtoa_r+0x34>
 8008786:	693a      	ldr	r2, [r7, #16]
 8008788:	3202      	adds	r2, #2
 800878a:	0092      	lsls	r2, r2, #2
 800878c:	f107 010c 	add.w	r1, r7, #12
 8008790:	300c      	adds	r0, #12
 8008792:	f000 fca7 	bl	80090e4 <memcpy>
 8008796:	2201      	movs	r2, #1
 8008798:	4629      	mov	r1, r5
 800879a:	4620      	mov	r0, r4
 800879c:	f000 ff0c 	bl	80095b8 <__lshift>
 80087a0:	9b01      	ldr	r3, [sp, #4]
 80087a2:	f103 0901 	add.w	r9, r3, #1
 80087a6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80087aa:	4413      	add	r3, r2
 80087ac:	9305      	str	r3, [sp, #20]
 80087ae:	f00a 0301 	and.w	r3, sl, #1
 80087b2:	46b8      	mov	r8, r7
 80087b4:	9304      	str	r3, [sp, #16]
 80087b6:	4607      	mov	r7, r0
 80087b8:	4631      	mov	r1, r6
 80087ba:	ee18 0a10 	vmov	r0, s16
 80087be:	f7ff fa75 	bl	8007cac <quorem>
 80087c2:	4641      	mov	r1, r8
 80087c4:	9002      	str	r0, [sp, #8]
 80087c6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80087ca:	ee18 0a10 	vmov	r0, s16
 80087ce:	f000 ff63 	bl	8009698 <__mcmp>
 80087d2:	463a      	mov	r2, r7
 80087d4:	9003      	str	r0, [sp, #12]
 80087d6:	4631      	mov	r1, r6
 80087d8:	4620      	mov	r0, r4
 80087da:	f000 ff79 	bl	80096d0 <__mdiff>
 80087de:	68c2      	ldr	r2, [r0, #12]
 80087e0:	f109 3bff 	add.w	fp, r9, #4294967295
 80087e4:	4605      	mov	r5, r0
 80087e6:	bb02      	cbnz	r2, 800882a <_dtoa_r+0xa62>
 80087e8:	4601      	mov	r1, r0
 80087ea:	ee18 0a10 	vmov	r0, s16
 80087ee:	f000 ff53 	bl	8009698 <__mcmp>
 80087f2:	4602      	mov	r2, r0
 80087f4:	4629      	mov	r1, r5
 80087f6:	4620      	mov	r0, r4
 80087f8:	9207      	str	r2, [sp, #28]
 80087fa:	f000 fcc1 	bl	8009180 <_Bfree>
 80087fe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008802:	ea43 0102 	orr.w	r1, r3, r2
 8008806:	9b04      	ldr	r3, [sp, #16]
 8008808:	430b      	orrs	r3, r1
 800880a:	464d      	mov	r5, r9
 800880c:	d10f      	bne.n	800882e <_dtoa_r+0xa66>
 800880e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008812:	d02a      	beq.n	800886a <_dtoa_r+0xaa2>
 8008814:	9b03      	ldr	r3, [sp, #12]
 8008816:	2b00      	cmp	r3, #0
 8008818:	dd02      	ble.n	8008820 <_dtoa_r+0xa58>
 800881a:	9b02      	ldr	r3, [sp, #8]
 800881c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008820:	f88b a000 	strb.w	sl, [fp]
 8008824:	e775      	b.n	8008712 <_dtoa_r+0x94a>
 8008826:	4638      	mov	r0, r7
 8008828:	e7ba      	b.n	80087a0 <_dtoa_r+0x9d8>
 800882a:	2201      	movs	r2, #1
 800882c:	e7e2      	b.n	80087f4 <_dtoa_r+0xa2c>
 800882e:	9b03      	ldr	r3, [sp, #12]
 8008830:	2b00      	cmp	r3, #0
 8008832:	db04      	blt.n	800883e <_dtoa_r+0xa76>
 8008834:	9906      	ldr	r1, [sp, #24]
 8008836:	430b      	orrs	r3, r1
 8008838:	9904      	ldr	r1, [sp, #16]
 800883a:	430b      	orrs	r3, r1
 800883c:	d122      	bne.n	8008884 <_dtoa_r+0xabc>
 800883e:	2a00      	cmp	r2, #0
 8008840:	ddee      	ble.n	8008820 <_dtoa_r+0xa58>
 8008842:	ee18 1a10 	vmov	r1, s16
 8008846:	2201      	movs	r2, #1
 8008848:	4620      	mov	r0, r4
 800884a:	f000 feb5 	bl	80095b8 <__lshift>
 800884e:	4631      	mov	r1, r6
 8008850:	ee08 0a10 	vmov	s16, r0
 8008854:	f000 ff20 	bl	8009698 <__mcmp>
 8008858:	2800      	cmp	r0, #0
 800885a:	dc03      	bgt.n	8008864 <_dtoa_r+0xa9c>
 800885c:	d1e0      	bne.n	8008820 <_dtoa_r+0xa58>
 800885e:	f01a 0f01 	tst.w	sl, #1
 8008862:	d0dd      	beq.n	8008820 <_dtoa_r+0xa58>
 8008864:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008868:	d1d7      	bne.n	800881a <_dtoa_r+0xa52>
 800886a:	2339      	movs	r3, #57	; 0x39
 800886c:	f88b 3000 	strb.w	r3, [fp]
 8008870:	462b      	mov	r3, r5
 8008872:	461d      	mov	r5, r3
 8008874:	3b01      	subs	r3, #1
 8008876:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800887a:	2a39      	cmp	r2, #57	; 0x39
 800887c:	d071      	beq.n	8008962 <_dtoa_r+0xb9a>
 800887e:	3201      	adds	r2, #1
 8008880:	701a      	strb	r2, [r3, #0]
 8008882:	e746      	b.n	8008712 <_dtoa_r+0x94a>
 8008884:	2a00      	cmp	r2, #0
 8008886:	dd07      	ble.n	8008898 <_dtoa_r+0xad0>
 8008888:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800888c:	d0ed      	beq.n	800886a <_dtoa_r+0xaa2>
 800888e:	f10a 0301 	add.w	r3, sl, #1
 8008892:	f88b 3000 	strb.w	r3, [fp]
 8008896:	e73c      	b.n	8008712 <_dtoa_r+0x94a>
 8008898:	9b05      	ldr	r3, [sp, #20]
 800889a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800889e:	4599      	cmp	r9, r3
 80088a0:	d047      	beq.n	8008932 <_dtoa_r+0xb6a>
 80088a2:	ee18 1a10 	vmov	r1, s16
 80088a6:	2300      	movs	r3, #0
 80088a8:	220a      	movs	r2, #10
 80088aa:	4620      	mov	r0, r4
 80088ac:	f000 fc8a 	bl	80091c4 <__multadd>
 80088b0:	45b8      	cmp	r8, r7
 80088b2:	ee08 0a10 	vmov	s16, r0
 80088b6:	f04f 0300 	mov.w	r3, #0
 80088ba:	f04f 020a 	mov.w	r2, #10
 80088be:	4641      	mov	r1, r8
 80088c0:	4620      	mov	r0, r4
 80088c2:	d106      	bne.n	80088d2 <_dtoa_r+0xb0a>
 80088c4:	f000 fc7e 	bl	80091c4 <__multadd>
 80088c8:	4680      	mov	r8, r0
 80088ca:	4607      	mov	r7, r0
 80088cc:	f109 0901 	add.w	r9, r9, #1
 80088d0:	e772      	b.n	80087b8 <_dtoa_r+0x9f0>
 80088d2:	f000 fc77 	bl	80091c4 <__multadd>
 80088d6:	4639      	mov	r1, r7
 80088d8:	4680      	mov	r8, r0
 80088da:	2300      	movs	r3, #0
 80088dc:	220a      	movs	r2, #10
 80088de:	4620      	mov	r0, r4
 80088e0:	f000 fc70 	bl	80091c4 <__multadd>
 80088e4:	4607      	mov	r7, r0
 80088e6:	e7f1      	b.n	80088cc <_dtoa_r+0xb04>
 80088e8:	9b03      	ldr	r3, [sp, #12]
 80088ea:	9302      	str	r3, [sp, #8]
 80088ec:	9d01      	ldr	r5, [sp, #4]
 80088ee:	ee18 0a10 	vmov	r0, s16
 80088f2:	4631      	mov	r1, r6
 80088f4:	f7ff f9da 	bl	8007cac <quorem>
 80088f8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80088fc:	9b01      	ldr	r3, [sp, #4]
 80088fe:	f805 ab01 	strb.w	sl, [r5], #1
 8008902:	1aea      	subs	r2, r5, r3
 8008904:	9b02      	ldr	r3, [sp, #8]
 8008906:	4293      	cmp	r3, r2
 8008908:	dd09      	ble.n	800891e <_dtoa_r+0xb56>
 800890a:	ee18 1a10 	vmov	r1, s16
 800890e:	2300      	movs	r3, #0
 8008910:	220a      	movs	r2, #10
 8008912:	4620      	mov	r0, r4
 8008914:	f000 fc56 	bl	80091c4 <__multadd>
 8008918:	ee08 0a10 	vmov	s16, r0
 800891c:	e7e7      	b.n	80088ee <_dtoa_r+0xb26>
 800891e:	9b02      	ldr	r3, [sp, #8]
 8008920:	2b00      	cmp	r3, #0
 8008922:	bfc8      	it	gt
 8008924:	461d      	movgt	r5, r3
 8008926:	9b01      	ldr	r3, [sp, #4]
 8008928:	bfd8      	it	le
 800892a:	2501      	movle	r5, #1
 800892c:	441d      	add	r5, r3
 800892e:	f04f 0800 	mov.w	r8, #0
 8008932:	ee18 1a10 	vmov	r1, s16
 8008936:	2201      	movs	r2, #1
 8008938:	4620      	mov	r0, r4
 800893a:	f000 fe3d 	bl	80095b8 <__lshift>
 800893e:	4631      	mov	r1, r6
 8008940:	ee08 0a10 	vmov	s16, r0
 8008944:	f000 fea8 	bl	8009698 <__mcmp>
 8008948:	2800      	cmp	r0, #0
 800894a:	dc91      	bgt.n	8008870 <_dtoa_r+0xaa8>
 800894c:	d102      	bne.n	8008954 <_dtoa_r+0xb8c>
 800894e:	f01a 0f01 	tst.w	sl, #1
 8008952:	d18d      	bne.n	8008870 <_dtoa_r+0xaa8>
 8008954:	462b      	mov	r3, r5
 8008956:	461d      	mov	r5, r3
 8008958:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800895c:	2a30      	cmp	r2, #48	; 0x30
 800895e:	d0fa      	beq.n	8008956 <_dtoa_r+0xb8e>
 8008960:	e6d7      	b.n	8008712 <_dtoa_r+0x94a>
 8008962:	9a01      	ldr	r2, [sp, #4]
 8008964:	429a      	cmp	r2, r3
 8008966:	d184      	bne.n	8008872 <_dtoa_r+0xaaa>
 8008968:	9b00      	ldr	r3, [sp, #0]
 800896a:	3301      	adds	r3, #1
 800896c:	9300      	str	r3, [sp, #0]
 800896e:	2331      	movs	r3, #49	; 0x31
 8008970:	7013      	strb	r3, [r2, #0]
 8008972:	e6ce      	b.n	8008712 <_dtoa_r+0x94a>
 8008974:	4b09      	ldr	r3, [pc, #36]	; (800899c <_dtoa_r+0xbd4>)
 8008976:	f7ff ba95 	b.w	8007ea4 <_dtoa_r+0xdc>
 800897a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800897c:	2b00      	cmp	r3, #0
 800897e:	f47f aa6e 	bne.w	8007e5e <_dtoa_r+0x96>
 8008982:	4b07      	ldr	r3, [pc, #28]	; (80089a0 <_dtoa_r+0xbd8>)
 8008984:	f7ff ba8e 	b.w	8007ea4 <_dtoa_r+0xdc>
 8008988:	9b02      	ldr	r3, [sp, #8]
 800898a:	2b00      	cmp	r3, #0
 800898c:	dcae      	bgt.n	80088ec <_dtoa_r+0xb24>
 800898e:	9b06      	ldr	r3, [sp, #24]
 8008990:	2b02      	cmp	r3, #2
 8008992:	f73f aea8 	bgt.w	80086e6 <_dtoa_r+0x91e>
 8008996:	e7a9      	b.n	80088ec <_dtoa_r+0xb24>
 8008998:	0800cd30 	.word	0x0800cd30
 800899c:	0800cf29 	.word	0x0800cf29
 80089a0:	0800ccb1 	.word	0x0800ccb1

080089a4 <rshift>:
 80089a4:	6903      	ldr	r3, [r0, #16]
 80089a6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80089aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80089ae:	ea4f 1261 	mov.w	r2, r1, asr #5
 80089b2:	f100 0414 	add.w	r4, r0, #20
 80089b6:	dd45      	ble.n	8008a44 <rshift+0xa0>
 80089b8:	f011 011f 	ands.w	r1, r1, #31
 80089bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80089c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80089c4:	d10c      	bne.n	80089e0 <rshift+0x3c>
 80089c6:	f100 0710 	add.w	r7, r0, #16
 80089ca:	4629      	mov	r1, r5
 80089cc:	42b1      	cmp	r1, r6
 80089ce:	d334      	bcc.n	8008a3a <rshift+0x96>
 80089d0:	1a9b      	subs	r3, r3, r2
 80089d2:	009b      	lsls	r3, r3, #2
 80089d4:	1eea      	subs	r2, r5, #3
 80089d6:	4296      	cmp	r6, r2
 80089d8:	bf38      	it	cc
 80089da:	2300      	movcc	r3, #0
 80089dc:	4423      	add	r3, r4
 80089de:	e015      	b.n	8008a0c <rshift+0x68>
 80089e0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80089e4:	f1c1 0820 	rsb	r8, r1, #32
 80089e8:	40cf      	lsrs	r7, r1
 80089ea:	f105 0e04 	add.w	lr, r5, #4
 80089ee:	46a1      	mov	r9, r4
 80089f0:	4576      	cmp	r6, lr
 80089f2:	46f4      	mov	ip, lr
 80089f4:	d815      	bhi.n	8008a22 <rshift+0x7e>
 80089f6:	1a9a      	subs	r2, r3, r2
 80089f8:	0092      	lsls	r2, r2, #2
 80089fa:	3a04      	subs	r2, #4
 80089fc:	3501      	adds	r5, #1
 80089fe:	42ae      	cmp	r6, r5
 8008a00:	bf38      	it	cc
 8008a02:	2200      	movcc	r2, #0
 8008a04:	18a3      	adds	r3, r4, r2
 8008a06:	50a7      	str	r7, [r4, r2]
 8008a08:	b107      	cbz	r7, 8008a0c <rshift+0x68>
 8008a0a:	3304      	adds	r3, #4
 8008a0c:	1b1a      	subs	r2, r3, r4
 8008a0e:	42a3      	cmp	r3, r4
 8008a10:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008a14:	bf08      	it	eq
 8008a16:	2300      	moveq	r3, #0
 8008a18:	6102      	str	r2, [r0, #16]
 8008a1a:	bf08      	it	eq
 8008a1c:	6143      	streq	r3, [r0, #20]
 8008a1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a22:	f8dc c000 	ldr.w	ip, [ip]
 8008a26:	fa0c fc08 	lsl.w	ip, ip, r8
 8008a2a:	ea4c 0707 	orr.w	r7, ip, r7
 8008a2e:	f849 7b04 	str.w	r7, [r9], #4
 8008a32:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008a36:	40cf      	lsrs	r7, r1
 8008a38:	e7da      	b.n	80089f0 <rshift+0x4c>
 8008a3a:	f851 cb04 	ldr.w	ip, [r1], #4
 8008a3e:	f847 cf04 	str.w	ip, [r7, #4]!
 8008a42:	e7c3      	b.n	80089cc <rshift+0x28>
 8008a44:	4623      	mov	r3, r4
 8008a46:	e7e1      	b.n	8008a0c <rshift+0x68>

08008a48 <__hexdig_fun>:
 8008a48:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008a4c:	2b09      	cmp	r3, #9
 8008a4e:	d802      	bhi.n	8008a56 <__hexdig_fun+0xe>
 8008a50:	3820      	subs	r0, #32
 8008a52:	b2c0      	uxtb	r0, r0
 8008a54:	4770      	bx	lr
 8008a56:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008a5a:	2b05      	cmp	r3, #5
 8008a5c:	d801      	bhi.n	8008a62 <__hexdig_fun+0x1a>
 8008a5e:	3847      	subs	r0, #71	; 0x47
 8008a60:	e7f7      	b.n	8008a52 <__hexdig_fun+0xa>
 8008a62:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008a66:	2b05      	cmp	r3, #5
 8008a68:	d801      	bhi.n	8008a6e <__hexdig_fun+0x26>
 8008a6a:	3827      	subs	r0, #39	; 0x27
 8008a6c:	e7f1      	b.n	8008a52 <__hexdig_fun+0xa>
 8008a6e:	2000      	movs	r0, #0
 8008a70:	4770      	bx	lr
	...

08008a74 <__gethex>:
 8008a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a78:	ed2d 8b02 	vpush	{d8}
 8008a7c:	b089      	sub	sp, #36	; 0x24
 8008a7e:	ee08 0a10 	vmov	s16, r0
 8008a82:	9304      	str	r3, [sp, #16]
 8008a84:	4bb4      	ldr	r3, [pc, #720]	; (8008d58 <__gethex+0x2e4>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	9301      	str	r3, [sp, #4]
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	468b      	mov	fp, r1
 8008a8e:	4690      	mov	r8, r2
 8008a90:	f7f7 fbb0 	bl	80001f4 <strlen>
 8008a94:	9b01      	ldr	r3, [sp, #4]
 8008a96:	f8db 2000 	ldr.w	r2, [fp]
 8008a9a:	4403      	add	r3, r0
 8008a9c:	4682      	mov	sl, r0
 8008a9e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008aa2:	9305      	str	r3, [sp, #20]
 8008aa4:	1c93      	adds	r3, r2, #2
 8008aa6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008aaa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008aae:	32fe      	adds	r2, #254	; 0xfe
 8008ab0:	18d1      	adds	r1, r2, r3
 8008ab2:	461f      	mov	r7, r3
 8008ab4:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008ab8:	9100      	str	r1, [sp, #0]
 8008aba:	2830      	cmp	r0, #48	; 0x30
 8008abc:	d0f8      	beq.n	8008ab0 <__gethex+0x3c>
 8008abe:	f7ff ffc3 	bl	8008a48 <__hexdig_fun>
 8008ac2:	4604      	mov	r4, r0
 8008ac4:	2800      	cmp	r0, #0
 8008ac6:	d13a      	bne.n	8008b3e <__gethex+0xca>
 8008ac8:	9901      	ldr	r1, [sp, #4]
 8008aca:	4652      	mov	r2, sl
 8008acc:	4638      	mov	r0, r7
 8008ace:	f001 fdb3 	bl	800a638 <strncmp>
 8008ad2:	4605      	mov	r5, r0
 8008ad4:	2800      	cmp	r0, #0
 8008ad6:	d168      	bne.n	8008baa <__gethex+0x136>
 8008ad8:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008adc:	eb07 060a 	add.w	r6, r7, sl
 8008ae0:	f7ff ffb2 	bl	8008a48 <__hexdig_fun>
 8008ae4:	2800      	cmp	r0, #0
 8008ae6:	d062      	beq.n	8008bae <__gethex+0x13a>
 8008ae8:	4633      	mov	r3, r6
 8008aea:	7818      	ldrb	r0, [r3, #0]
 8008aec:	2830      	cmp	r0, #48	; 0x30
 8008aee:	461f      	mov	r7, r3
 8008af0:	f103 0301 	add.w	r3, r3, #1
 8008af4:	d0f9      	beq.n	8008aea <__gethex+0x76>
 8008af6:	f7ff ffa7 	bl	8008a48 <__hexdig_fun>
 8008afa:	2301      	movs	r3, #1
 8008afc:	fab0 f480 	clz	r4, r0
 8008b00:	0964      	lsrs	r4, r4, #5
 8008b02:	4635      	mov	r5, r6
 8008b04:	9300      	str	r3, [sp, #0]
 8008b06:	463a      	mov	r2, r7
 8008b08:	4616      	mov	r6, r2
 8008b0a:	3201      	adds	r2, #1
 8008b0c:	7830      	ldrb	r0, [r6, #0]
 8008b0e:	f7ff ff9b 	bl	8008a48 <__hexdig_fun>
 8008b12:	2800      	cmp	r0, #0
 8008b14:	d1f8      	bne.n	8008b08 <__gethex+0x94>
 8008b16:	9901      	ldr	r1, [sp, #4]
 8008b18:	4652      	mov	r2, sl
 8008b1a:	4630      	mov	r0, r6
 8008b1c:	f001 fd8c 	bl	800a638 <strncmp>
 8008b20:	b980      	cbnz	r0, 8008b44 <__gethex+0xd0>
 8008b22:	b94d      	cbnz	r5, 8008b38 <__gethex+0xc4>
 8008b24:	eb06 050a 	add.w	r5, r6, sl
 8008b28:	462a      	mov	r2, r5
 8008b2a:	4616      	mov	r6, r2
 8008b2c:	3201      	adds	r2, #1
 8008b2e:	7830      	ldrb	r0, [r6, #0]
 8008b30:	f7ff ff8a 	bl	8008a48 <__hexdig_fun>
 8008b34:	2800      	cmp	r0, #0
 8008b36:	d1f8      	bne.n	8008b2a <__gethex+0xb6>
 8008b38:	1bad      	subs	r5, r5, r6
 8008b3a:	00ad      	lsls	r5, r5, #2
 8008b3c:	e004      	b.n	8008b48 <__gethex+0xd4>
 8008b3e:	2400      	movs	r4, #0
 8008b40:	4625      	mov	r5, r4
 8008b42:	e7e0      	b.n	8008b06 <__gethex+0x92>
 8008b44:	2d00      	cmp	r5, #0
 8008b46:	d1f7      	bne.n	8008b38 <__gethex+0xc4>
 8008b48:	7833      	ldrb	r3, [r6, #0]
 8008b4a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008b4e:	2b50      	cmp	r3, #80	; 0x50
 8008b50:	d13b      	bne.n	8008bca <__gethex+0x156>
 8008b52:	7873      	ldrb	r3, [r6, #1]
 8008b54:	2b2b      	cmp	r3, #43	; 0x2b
 8008b56:	d02c      	beq.n	8008bb2 <__gethex+0x13e>
 8008b58:	2b2d      	cmp	r3, #45	; 0x2d
 8008b5a:	d02e      	beq.n	8008bba <__gethex+0x146>
 8008b5c:	1c71      	adds	r1, r6, #1
 8008b5e:	f04f 0900 	mov.w	r9, #0
 8008b62:	7808      	ldrb	r0, [r1, #0]
 8008b64:	f7ff ff70 	bl	8008a48 <__hexdig_fun>
 8008b68:	1e43      	subs	r3, r0, #1
 8008b6a:	b2db      	uxtb	r3, r3
 8008b6c:	2b18      	cmp	r3, #24
 8008b6e:	d82c      	bhi.n	8008bca <__gethex+0x156>
 8008b70:	f1a0 0210 	sub.w	r2, r0, #16
 8008b74:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008b78:	f7ff ff66 	bl	8008a48 <__hexdig_fun>
 8008b7c:	1e43      	subs	r3, r0, #1
 8008b7e:	b2db      	uxtb	r3, r3
 8008b80:	2b18      	cmp	r3, #24
 8008b82:	d91d      	bls.n	8008bc0 <__gethex+0x14c>
 8008b84:	f1b9 0f00 	cmp.w	r9, #0
 8008b88:	d000      	beq.n	8008b8c <__gethex+0x118>
 8008b8a:	4252      	negs	r2, r2
 8008b8c:	4415      	add	r5, r2
 8008b8e:	f8cb 1000 	str.w	r1, [fp]
 8008b92:	b1e4      	cbz	r4, 8008bce <__gethex+0x15a>
 8008b94:	9b00      	ldr	r3, [sp, #0]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	bf14      	ite	ne
 8008b9a:	2700      	movne	r7, #0
 8008b9c:	2706      	moveq	r7, #6
 8008b9e:	4638      	mov	r0, r7
 8008ba0:	b009      	add	sp, #36	; 0x24
 8008ba2:	ecbd 8b02 	vpop	{d8}
 8008ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008baa:	463e      	mov	r6, r7
 8008bac:	4625      	mov	r5, r4
 8008bae:	2401      	movs	r4, #1
 8008bb0:	e7ca      	b.n	8008b48 <__gethex+0xd4>
 8008bb2:	f04f 0900 	mov.w	r9, #0
 8008bb6:	1cb1      	adds	r1, r6, #2
 8008bb8:	e7d3      	b.n	8008b62 <__gethex+0xee>
 8008bba:	f04f 0901 	mov.w	r9, #1
 8008bbe:	e7fa      	b.n	8008bb6 <__gethex+0x142>
 8008bc0:	230a      	movs	r3, #10
 8008bc2:	fb03 0202 	mla	r2, r3, r2, r0
 8008bc6:	3a10      	subs	r2, #16
 8008bc8:	e7d4      	b.n	8008b74 <__gethex+0x100>
 8008bca:	4631      	mov	r1, r6
 8008bcc:	e7df      	b.n	8008b8e <__gethex+0x11a>
 8008bce:	1bf3      	subs	r3, r6, r7
 8008bd0:	3b01      	subs	r3, #1
 8008bd2:	4621      	mov	r1, r4
 8008bd4:	2b07      	cmp	r3, #7
 8008bd6:	dc0b      	bgt.n	8008bf0 <__gethex+0x17c>
 8008bd8:	ee18 0a10 	vmov	r0, s16
 8008bdc:	f000 fa90 	bl	8009100 <_Balloc>
 8008be0:	4604      	mov	r4, r0
 8008be2:	b940      	cbnz	r0, 8008bf6 <__gethex+0x182>
 8008be4:	4b5d      	ldr	r3, [pc, #372]	; (8008d5c <__gethex+0x2e8>)
 8008be6:	4602      	mov	r2, r0
 8008be8:	21de      	movs	r1, #222	; 0xde
 8008bea:	485d      	ldr	r0, [pc, #372]	; (8008d60 <__gethex+0x2ec>)
 8008bec:	f001 fdf4 	bl	800a7d8 <__assert_func>
 8008bf0:	3101      	adds	r1, #1
 8008bf2:	105b      	asrs	r3, r3, #1
 8008bf4:	e7ee      	b.n	8008bd4 <__gethex+0x160>
 8008bf6:	f100 0914 	add.w	r9, r0, #20
 8008bfa:	f04f 0b00 	mov.w	fp, #0
 8008bfe:	f1ca 0301 	rsb	r3, sl, #1
 8008c02:	f8cd 9008 	str.w	r9, [sp, #8]
 8008c06:	f8cd b000 	str.w	fp, [sp]
 8008c0a:	9306      	str	r3, [sp, #24]
 8008c0c:	42b7      	cmp	r7, r6
 8008c0e:	d340      	bcc.n	8008c92 <__gethex+0x21e>
 8008c10:	9802      	ldr	r0, [sp, #8]
 8008c12:	9b00      	ldr	r3, [sp, #0]
 8008c14:	f840 3b04 	str.w	r3, [r0], #4
 8008c18:	eba0 0009 	sub.w	r0, r0, r9
 8008c1c:	1080      	asrs	r0, r0, #2
 8008c1e:	0146      	lsls	r6, r0, #5
 8008c20:	6120      	str	r0, [r4, #16]
 8008c22:	4618      	mov	r0, r3
 8008c24:	f000 fb5e 	bl	80092e4 <__hi0bits>
 8008c28:	1a30      	subs	r0, r6, r0
 8008c2a:	f8d8 6000 	ldr.w	r6, [r8]
 8008c2e:	42b0      	cmp	r0, r6
 8008c30:	dd63      	ble.n	8008cfa <__gethex+0x286>
 8008c32:	1b87      	subs	r7, r0, r6
 8008c34:	4639      	mov	r1, r7
 8008c36:	4620      	mov	r0, r4
 8008c38:	f000 ff02 	bl	8009a40 <__any_on>
 8008c3c:	4682      	mov	sl, r0
 8008c3e:	b1a8      	cbz	r0, 8008c6c <__gethex+0x1f8>
 8008c40:	1e7b      	subs	r3, r7, #1
 8008c42:	1159      	asrs	r1, r3, #5
 8008c44:	f003 021f 	and.w	r2, r3, #31
 8008c48:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008c4c:	f04f 0a01 	mov.w	sl, #1
 8008c50:	fa0a f202 	lsl.w	r2, sl, r2
 8008c54:	420a      	tst	r2, r1
 8008c56:	d009      	beq.n	8008c6c <__gethex+0x1f8>
 8008c58:	4553      	cmp	r3, sl
 8008c5a:	dd05      	ble.n	8008c68 <__gethex+0x1f4>
 8008c5c:	1eb9      	subs	r1, r7, #2
 8008c5e:	4620      	mov	r0, r4
 8008c60:	f000 feee 	bl	8009a40 <__any_on>
 8008c64:	2800      	cmp	r0, #0
 8008c66:	d145      	bne.n	8008cf4 <__gethex+0x280>
 8008c68:	f04f 0a02 	mov.w	sl, #2
 8008c6c:	4639      	mov	r1, r7
 8008c6e:	4620      	mov	r0, r4
 8008c70:	f7ff fe98 	bl	80089a4 <rshift>
 8008c74:	443d      	add	r5, r7
 8008c76:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008c7a:	42ab      	cmp	r3, r5
 8008c7c:	da4c      	bge.n	8008d18 <__gethex+0x2a4>
 8008c7e:	ee18 0a10 	vmov	r0, s16
 8008c82:	4621      	mov	r1, r4
 8008c84:	f000 fa7c 	bl	8009180 <_Bfree>
 8008c88:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	6013      	str	r3, [r2, #0]
 8008c8e:	27a3      	movs	r7, #163	; 0xa3
 8008c90:	e785      	b.n	8008b9e <__gethex+0x12a>
 8008c92:	1e73      	subs	r3, r6, #1
 8008c94:	9a05      	ldr	r2, [sp, #20]
 8008c96:	9303      	str	r3, [sp, #12]
 8008c98:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d019      	beq.n	8008cd4 <__gethex+0x260>
 8008ca0:	f1bb 0f20 	cmp.w	fp, #32
 8008ca4:	d107      	bne.n	8008cb6 <__gethex+0x242>
 8008ca6:	9b02      	ldr	r3, [sp, #8]
 8008ca8:	9a00      	ldr	r2, [sp, #0]
 8008caa:	f843 2b04 	str.w	r2, [r3], #4
 8008cae:	9302      	str	r3, [sp, #8]
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	9300      	str	r3, [sp, #0]
 8008cb4:	469b      	mov	fp, r3
 8008cb6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008cba:	f7ff fec5 	bl	8008a48 <__hexdig_fun>
 8008cbe:	9b00      	ldr	r3, [sp, #0]
 8008cc0:	f000 000f 	and.w	r0, r0, #15
 8008cc4:	fa00 f00b 	lsl.w	r0, r0, fp
 8008cc8:	4303      	orrs	r3, r0
 8008cca:	9300      	str	r3, [sp, #0]
 8008ccc:	f10b 0b04 	add.w	fp, fp, #4
 8008cd0:	9b03      	ldr	r3, [sp, #12]
 8008cd2:	e00d      	b.n	8008cf0 <__gethex+0x27c>
 8008cd4:	9b03      	ldr	r3, [sp, #12]
 8008cd6:	9a06      	ldr	r2, [sp, #24]
 8008cd8:	4413      	add	r3, r2
 8008cda:	42bb      	cmp	r3, r7
 8008cdc:	d3e0      	bcc.n	8008ca0 <__gethex+0x22c>
 8008cde:	4618      	mov	r0, r3
 8008ce0:	9901      	ldr	r1, [sp, #4]
 8008ce2:	9307      	str	r3, [sp, #28]
 8008ce4:	4652      	mov	r2, sl
 8008ce6:	f001 fca7 	bl	800a638 <strncmp>
 8008cea:	9b07      	ldr	r3, [sp, #28]
 8008cec:	2800      	cmp	r0, #0
 8008cee:	d1d7      	bne.n	8008ca0 <__gethex+0x22c>
 8008cf0:	461e      	mov	r6, r3
 8008cf2:	e78b      	b.n	8008c0c <__gethex+0x198>
 8008cf4:	f04f 0a03 	mov.w	sl, #3
 8008cf8:	e7b8      	b.n	8008c6c <__gethex+0x1f8>
 8008cfa:	da0a      	bge.n	8008d12 <__gethex+0x29e>
 8008cfc:	1a37      	subs	r7, r6, r0
 8008cfe:	4621      	mov	r1, r4
 8008d00:	ee18 0a10 	vmov	r0, s16
 8008d04:	463a      	mov	r2, r7
 8008d06:	f000 fc57 	bl	80095b8 <__lshift>
 8008d0a:	1bed      	subs	r5, r5, r7
 8008d0c:	4604      	mov	r4, r0
 8008d0e:	f100 0914 	add.w	r9, r0, #20
 8008d12:	f04f 0a00 	mov.w	sl, #0
 8008d16:	e7ae      	b.n	8008c76 <__gethex+0x202>
 8008d18:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008d1c:	42a8      	cmp	r0, r5
 8008d1e:	dd72      	ble.n	8008e06 <__gethex+0x392>
 8008d20:	1b45      	subs	r5, r0, r5
 8008d22:	42ae      	cmp	r6, r5
 8008d24:	dc36      	bgt.n	8008d94 <__gethex+0x320>
 8008d26:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008d2a:	2b02      	cmp	r3, #2
 8008d2c:	d02a      	beq.n	8008d84 <__gethex+0x310>
 8008d2e:	2b03      	cmp	r3, #3
 8008d30:	d02c      	beq.n	8008d8c <__gethex+0x318>
 8008d32:	2b01      	cmp	r3, #1
 8008d34:	d11c      	bne.n	8008d70 <__gethex+0x2fc>
 8008d36:	42ae      	cmp	r6, r5
 8008d38:	d11a      	bne.n	8008d70 <__gethex+0x2fc>
 8008d3a:	2e01      	cmp	r6, #1
 8008d3c:	d112      	bne.n	8008d64 <__gethex+0x2f0>
 8008d3e:	9a04      	ldr	r2, [sp, #16]
 8008d40:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008d44:	6013      	str	r3, [r2, #0]
 8008d46:	2301      	movs	r3, #1
 8008d48:	6123      	str	r3, [r4, #16]
 8008d4a:	f8c9 3000 	str.w	r3, [r9]
 8008d4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d50:	2762      	movs	r7, #98	; 0x62
 8008d52:	601c      	str	r4, [r3, #0]
 8008d54:	e723      	b.n	8008b9e <__gethex+0x12a>
 8008d56:	bf00      	nop
 8008d58:	0800cda8 	.word	0x0800cda8
 8008d5c:	0800cd30 	.word	0x0800cd30
 8008d60:	0800cd41 	.word	0x0800cd41
 8008d64:	1e71      	subs	r1, r6, #1
 8008d66:	4620      	mov	r0, r4
 8008d68:	f000 fe6a 	bl	8009a40 <__any_on>
 8008d6c:	2800      	cmp	r0, #0
 8008d6e:	d1e6      	bne.n	8008d3e <__gethex+0x2ca>
 8008d70:	ee18 0a10 	vmov	r0, s16
 8008d74:	4621      	mov	r1, r4
 8008d76:	f000 fa03 	bl	8009180 <_Bfree>
 8008d7a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	6013      	str	r3, [r2, #0]
 8008d80:	2750      	movs	r7, #80	; 0x50
 8008d82:	e70c      	b.n	8008b9e <__gethex+0x12a>
 8008d84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d1f2      	bne.n	8008d70 <__gethex+0x2fc>
 8008d8a:	e7d8      	b.n	8008d3e <__gethex+0x2ca>
 8008d8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d1d5      	bne.n	8008d3e <__gethex+0x2ca>
 8008d92:	e7ed      	b.n	8008d70 <__gethex+0x2fc>
 8008d94:	1e6f      	subs	r7, r5, #1
 8008d96:	f1ba 0f00 	cmp.w	sl, #0
 8008d9a:	d131      	bne.n	8008e00 <__gethex+0x38c>
 8008d9c:	b127      	cbz	r7, 8008da8 <__gethex+0x334>
 8008d9e:	4639      	mov	r1, r7
 8008da0:	4620      	mov	r0, r4
 8008da2:	f000 fe4d 	bl	8009a40 <__any_on>
 8008da6:	4682      	mov	sl, r0
 8008da8:	117b      	asrs	r3, r7, #5
 8008daa:	2101      	movs	r1, #1
 8008dac:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008db0:	f007 071f 	and.w	r7, r7, #31
 8008db4:	fa01 f707 	lsl.w	r7, r1, r7
 8008db8:	421f      	tst	r7, r3
 8008dba:	4629      	mov	r1, r5
 8008dbc:	4620      	mov	r0, r4
 8008dbe:	bf18      	it	ne
 8008dc0:	f04a 0a02 	orrne.w	sl, sl, #2
 8008dc4:	1b76      	subs	r6, r6, r5
 8008dc6:	f7ff fded 	bl	80089a4 <rshift>
 8008dca:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008dce:	2702      	movs	r7, #2
 8008dd0:	f1ba 0f00 	cmp.w	sl, #0
 8008dd4:	d048      	beq.n	8008e68 <__gethex+0x3f4>
 8008dd6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008dda:	2b02      	cmp	r3, #2
 8008ddc:	d015      	beq.n	8008e0a <__gethex+0x396>
 8008dde:	2b03      	cmp	r3, #3
 8008de0:	d017      	beq.n	8008e12 <__gethex+0x39e>
 8008de2:	2b01      	cmp	r3, #1
 8008de4:	d109      	bne.n	8008dfa <__gethex+0x386>
 8008de6:	f01a 0f02 	tst.w	sl, #2
 8008dea:	d006      	beq.n	8008dfa <__gethex+0x386>
 8008dec:	f8d9 0000 	ldr.w	r0, [r9]
 8008df0:	ea4a 0a00 	orr.w	sl, sl, r0
 8008df4:	f01a 0f01 	tst.w	sl, #1
 8008df8:	d10e      	bne.n	8008e18 <__gethex+0x3a4>
 8008dfa:	f047 0710 	orr.w	r7, r7, #16
 8008dfe:	e033      	b.n	8008e68 <__gethex+0x3f4>
 8008e00:	f04f 0a01 	mov.w	sl, #1
 8008e04:	e7d0      	b.n	8008da8 <__gethex+0x334>
 8008e06:	2701      	movs	r7, #1
 8008e08:	e7e2      	b.n	8008dd0 <__gethex+0x35c>
 8008e0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e0c:	f1c3 0301 	rsb	r3, r3, #1
 8008e10:	9315      	str	r3, [sp, #84]	; 0x54
 8008e12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d0f0      	beq.n	8008dfa <__gethex+0x386>
 8008e18:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008e1c:	f104 0314 	add.w	r3, r4, #20
 8008e20:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008e24:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008e28:	f04f 0c00 	mov.w	ip, #0
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e32:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008e36:	d01c      	beq.n	8008e72 <__gethex+0x3fe>
 8008e38:	3201      	adds	r2, #1
 8008e3a:	6002      	str	r2, [r0, #0]
 8008e3c:	2f02      	cmp	r7, #2
 8008e3e:	f104 0314 	add.w	r3, r4, #20
 8008e42:	d13f      	bne.n	8008ec4 <__gethex+0x450>
 8008e44:	f8d8 2000 	ldr.w	r2, [r8]
 8008e48:	3a01      	subs	r2, #1
 8008e4a:	42b2      	cmp	r2, r6
 8008e4c:	d10a      	bne.n	8008e64 <__gethex+0x3f0>
 8008e4e:	1171      	asrs	r1, r6, #5
 8008e50:	2201      	movs	r2, #1
 8008e52:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008e56:	f006 061f 	and.w	r6, r6, #31
 8008e5a:	fa02 f606 	lsl.w	r6, r2, r6
 8008e5e:	421e      	tst	r6, r3
 8008e60:	bf18      	it	ne
 8008e62:	4617      	movne	r7, r2
 8008e64:	f047 0720 	orr.w	r7, r7, #32
 8008e68:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e6a:	601c      	str	r4, [r3, #0]
 8008e6c:	9b04      	ldr	r3, [sp, #16]
 8008e6e:	601d      	str	r5, [r3, #0]
 8008e70:	e695      	b.n	8008b9e <__gethex+0x12a>
 8008e72:	4299      	cmp	r1, r3
 8008e74:	f843 cc04 	str.w	ip, [r3, #-4]
 8008e78:	d8d8      	bhi.n	8008e2c <__gethex+0x3b8>
 8008e7a:	68a3      	ldr	r3, [r4, #8]
 8008e7c:	459b      	cmp	fp, r3
 8008e7e:	db19      	blt.n	8008eb4 <__gethex+0x440>
 8008e80:	6861      	ldr	r1, [r4, #4]
 8008e82:	ee18 0a10 	vmov	r0, s16
 8008e86:	3101      	adds	r1, #1
 8008e88:	f000 f93a 	bl	8009100 <_Balloc>
 8008e8c:	4681      	mov	r9, r0
 8008e8e:	b918      	cbnz	r0, 8008e98 <__gethex+0x424>
 8008e90:	4b1a      	ldr	r3, [pc, #104]	; (8008efc <__gethex+0x488>)
 8008e92:	4602      	mov	r2, r0
 8008e94:	2184      	movs	r1, #132	; 0x84
 8008e96:	e6a8      	b.n	8008bea <__gethex+0x176>
 8008e98:	6922      	ldr	r2, [r4, #16]
 8008e9a:	3202      	adds	r2, #2
 8008e9c:	f104 010c 	add.w	r1, r4, #12
 8008ea0:	0092      	lsls	r2, r2, #2
 8008ea2:	300c      	adds	r0, #12
 8008ea4:	f000 f91e 	bl	80090e4 <memcpy>
 8008ea8:	4621      	mov	r1, r4
 8008eaa:	ee18 0a10 	vmov	r0, s16
 8008eae:	f000 f967 	bl	8009180 <_Bfree>
 8008eb2:	464c      	mov	r4, r9
 8008eb4:	6923      	ldr	r3, [r4, #16]
 8008eb6:	1c5a      	adds	r2, r3, #1
 8008eb8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ebc:	6122      	str	r2, [r4, #16]
 8008ebe:	2201      	movs	r2, #1
 8008ec0:	615a      	str	r2, [r3, #20]
 8008ec2:	e7bb      	b.n	8008e3c <__gethex+0x3c8>
 8008ec4:	6922      	ldr	r2, [r4, #16]
 8008ec6:	455a      	cmp	r2, fp
 8008ec8:	dd0b      	ble.n	8008ee2 <__gethex+0x46e>
 8008eca:	2101      	movs	r1, #1
 8008ecc:	4620      	mov	r0, r4
 8008ece:	f7ff fd69 	bl	80089a4 <rshift>
 8008ed2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008ed6:	3501      	adds	r5, #1
 8008ed8:	42ab      	cmp	r3, r5
 8008eda:	f6ff aed0 	blt.w	8008c7e <__gethex+0x20a>
 8008ede:	2701      	movs	r7, #1
 8008ee0:	e7c0      	b.n	8008e64 <__gethex+0x3f0>
 8008ee2:	f016 061f 	ands.w	r6, r6, #31
 8008ee6:	d0fa      	beq.n	8008ede <__gethex+0x46a>
 8008ee8:	4453      	add	r3, sl
 8008eea:	f1c6 0620 	rsb	r6, r6, #32
 8008eee:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008ef2:	f000 f9f7 	bl	80092e4 <__hi0bits>
 8008ef6:	42b0      	cmp	r0, r6
 8008ef8:	dbe7      	blt.n	8008eca <__gethex+0x456>
 8008efa:	e7f0      	b.n	8008ede <__gethex+0x46a>
 8008efc:	0800cd30 	.word	0x0800cd30

08008f00 <L_shift>:
 8008f00:	f1c2 0208 	rsb	r2, r2, #8
 8008f04:	0092      	lsls	r2, r2, #2
 8008f06:	b570      	push	{r4, r5, r6, lr}
 8008f08:	f1c2 0620 	rsb	r6, r2, #32
 8008f0c:	6843      	ldr	r3, [r0, #4]
 8008f0e:	6804      	ldr	r4, [r0, #0]
 8008f10:	fa03 f506 	lsl.w	r5, r3, r6
 8008f14:	432c      	orrs	r4, r5
 8008f16:	40d3      	lsrs	r3, r2
 8008f18:	6004      	str	r4, [r0, #0]
 8008f1a:	f840 3f04 	str.w	r3, [r0, #4]!
 8008f1e:	4288      	cmp	r0, r1
 8008f20:	d3f4      	bcc.n	8008f0c <L_shift+0xc>
 8008f22:	bd70      	pop	{r4, r5, r6, pc}

08008f24 <__match>:
 8008f24:	b530      	push	{r4, r5, lr}
 8008f26:	6803      	ldr	r3, [r0, #0]
 8008f28:	3301      	adds	r3, #1
 8008f2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f2e:	b914      	cbnz	r4, 8008f36 <__match+0x12>
 8008f30:	6003      	str	r3, [r0, #0]
 8008f32:	2001      	movs	r0, #1
 8008f34:	bd30      	pop	{r4, r5, pc}
 8008f36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f3a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008f3e:	2d19      	cmp	r5, #25
 8008f40:	bf98      	it	ls
 8008f42:	3220      	addls	r2, #32
 8008f44:	42a2      	cmp	r2, r4
 8008f46:	d0f0      	beq.n	8008f2a <__match+0x6>
 8008f48:	2000      	movs	r0, #0
 8008f4a:	e7f3      	b.n	8008f34 <__match+0x10>

08008f4c <__hexnan>:
 8008f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f50:	680b      	ldr	r3, [r1, #0]
 8008f52:	115e      	asrs	r6, r3, #5
 8008f54:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008f58:	f013 031f 	ands.w	r3, r3, #31
 8008f5c:	b087      	sub	sp, #28
 8008f5e:	bf18      	it	ne
 8008f60:	3604      	addne	r6, #4
 8008f62:	2500      	movs	r5, #0
 8008f64:	1f37      	subs	r7, r6, #4
 8008f66:	4690      	mov	r8, r2
 8008f68:	6802      	ldr	r2, [r0, #0]
 8008f6a:	9301      	str	r3, [sp, #4]
 8008f6c:	4682      	mov	sl, r0
 8008f6e:	f846 5c04 	str.w	r5, [r6, #-4]
 8008f72:	46b9      	mov	r9, r7
 8008f74:	463c      	mov	r4, r7
 8008f76:	9502      	str	r5, [sp, #8]
 8008f78:	46ab      	mov	fp, r5
 8008f7a:	7851      	ldrb	r1, [r2, #1]
 8008f7c:	1c53      	adds	r3, r2, #1
 8008f7e:	9303      	str	r3, [sp, #12]
 8008f80:	b341      	cbz	r1, 8008fd4 <__hexnan+0x88>
 8008f82:	4608      	mov	r0, r1
 8008f84:	9205      	str	r2, [sp, #20]
 8008f86:	9104      	str	r1, [sp, #16]
 8008f88:	f7ff fd5e 	bl	8008a48 <__hexdig_fun>
 8008f8c:	2800      	cmp	r0, #0
 8008f8e:	d14f      	bne.n	8009030 <__hexnan+0xe4>
 8008f90:	9904      	ldr	r1, [sp, #16]
 8008f92:	9a05      	ldr	r2, [sp, #20]
 8008f94:	2920      	cmp	r1, #32
 8008f96:	d818      	bhi.n	8008fca <__hexnan+0x7e>
 8008f98:	9b02      	ldr	r3, [sp, #8]
 8008f9a:	459b      	cmp	fp, r3
 8008f9c:	dd13      	ble.n	8008fc6 <__hexnan+0x7a>
 8008f9e:	454c      	cmp	r4, r9
 8008fa0:	d206      	bcs.n	8008fb0 <__hexnan+0x64>
 8008fa2:	2d07      	cmp	r5, #7
 8008fa4:	dc04      	bgt.n	8008fb0 <__hexnan+0x64>
 8008fa6:	462a      	mov	r2, r5
 8008fa8:	4649      	mov	r1, r9
 8008faa:	4620      	mov	r0, r4
 8008fac:	f7ff ffa8 	bl	8008f00 <L_shift>
 8008fb0:	4544      	cmp	r4, r8
 8008fb2:	d950      	bls.n	8009056 <__hexnan+0x10a>
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	f1a4 0904 	sub.w	r9, r4, #4
 8008fba:	f844 3c04 	str.w	r3, [r4, #-4]
 8008fbe:	f8cd b008 	str.w	fp, [sp, #8]
 8008fc2:	464c      	mov	r4, r9
 8008fc4:	461d      	mov	r5, r3
 8008fc6:	9a03      	ldr	r2, [sp, #12]
 8008fc8:	e7d7      	b.n	8008f7a <__hexnan+0x2e>
 8008fca:	2929      	cmp	r1, #41	; 0x29
 8008fcc:	d156      	bne.n	800907c <__hexnan+0x130>
 8008fce:	3202      	adds	r2, #2
 8008fd0:	f8ca 2000 	str.w	r2, [sl]
 8008fd4:	f1bb 0f00 	cmp.w	fp, #0
 8008fd8:	d050      	beq.n	800907c <__hexnan+0x130>
 8008fda:	454c      	cmp	r4, r9
 8008fdc:	d206      	bcs.n	8008fec <__hexnan+0xa0>
 8008fde:	2d07      	cmp	r5, #7
 8008fe0:	dc04      	bgt.n	8008fec <__hexnan+0xa0>
 8008fe2:	462a      	mov	r2, r5
 8008fe4:	4649      	mov	r1, r9
 8008fe6:	4620      	mov	r0, r4
 8008fe8:	f7ff ff8a 	bl	8008f00 <L_shift>
 8008fec:	4544      	cmp	r4, r8
 8008fee:	d934      	bls.n	800905a <__hexnan+0x10e>
 8008ff0:	f1a8 0204 	sub.w	r2, r8, #4
 8008ff4:	4623      	mov	r3, r4
 8008ff6:	f853 1b04 	ldr.w	r1, [r3], #4
 8008ffa:	f842 1f04 	str.w	r1, [r2, #4]!
 8008ffe:	429f      	cmp	r7, r3
 8009000:	d2f9      	bcs.n	8008ff6 <__hexnan+0xaa>
 8009002:	1b3b      	subs	r3, r7, r4
 8009004:	f023 0303 	bic.w	r3, r3, #3
 8009008:	3304      	adds	r3, #4
 800900a:	3401      	adds	r4, #1
 800900c:	3e03      	subs	r6, #3
 800900e:	42b4      	cmp	r4, r6
 8009010:	bf88      	it	hi
 8009012:	2304      	movhi	r3, #4
 8009014:	4443      	add	r3, r8
 8009016:	2200      	movs	r2, #0
 8009018:	f843 2b04 	str.w	r2, [r3], #4
 800901c:	429f      	cmp	r7, r3
 800901e:	d2fb      	bcs.n	8009018 <__hexnan+0xcc>
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	b91b      	cbnz	r3, 800902c <__hexnan+0xe0>
 8009024:	4547      	cmp	r7, r8
 8009026:	d127      	bne.n	8009078 <__hexnan+0x12c>
 8009028:	2301      	movs	r3, #1
 800902a:	603b      	str	r3, [r7, #0]
 800902c:	2005      	movs	r0, #5
 800902e:	e026      	b.n	800907e <__hexnan+0x132>
 8009030:	3501      	adds	r5, #1
 8009032:	2d08      	cmp	r5, #8
 8009034:	f10b 0b01 	add.w	fp, fp, #1
 8009038:	dd06      	ble.n	8009048 <__hexnan+0xfc>
 800903a:	4544      	cmp	r4, r8
 800903c:	d9c3      	bls.n	8008fc6 <__hexnan+0x7a>
 800903e:	2300      	movs	r3, #0
 8009040:	f844 3c04 	str.w	r3, [r4, #-4]
 8009044:	2501      	movs	r5, #1
 8009046:	3c04      	subs	r4, #4
 8009048:	6822      	ldr	r2, [r4, #0]
 800904a:	f000 000f 	and.w	r0, r0, #15
 800904e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009052:	6022      	str	r2, [r4, #0]
 8009054:	e7b7      	b.n	8008fc6 <__hexnan+0x7a>
 8009056:	2508      	movs	r5, #8
 8009058:	e7b5      	b.n	8008fc6 <__hexnan+0x7a>
 800905a:	9b01      	ldr	r3, [sp, #4]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d0df      	beq.n	8009020 <__hexnan+0xd4>
 8009060:	f04f 32ff 	mov.w	r2, #4294967295
 8009064:	f1c3 0320 	rsb	r3, r3, #32
 8009068:	fa22 f303 	lsr.w	r3, r2, r3
 800906c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009070:	401a      	ands	r2, r3
 8009072:	f846 2c04 	str.w	r2, [r6, #-4]
 8009076:	e7d3      	b.n	8009020 <__hexnan+0xd4>
 8009078:	3f04      	subs	r7, #4
 800907a:	e7d1      	b.n	8009020 <__hexnan+0xd4>
 800907c:	2004      	movs	r0, #4
 800907e:	b007      	add	sp, #28
 8009080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009084 <_localeconv_r>:
 8009084:	4800      	ldr	r0, [pc, #0]	; (8009088 <_localeconv_r+0x4>)
 8009086:	4770      	bx	lr
 8009088:	2000016c 	.word	0x2000016c

0800908c <_lseek_r>:
 800908c:	b538      	push	{r3, r4, r5, lr}
 800908e:	4d07      	ldr	r5, [pc, #28]	; (80090ac <_lseek_r+0x20>)
 8009090:	4604      	mov	r4, r0
 8009092:	4608      	mov	r0, r1
 8009094:	4611      	mov	r1, r2
 8009096:	2200      	movs	r2, #0
 8009098:	602a      	str	r2, [r5, #0]
 800909a:	461a      	mov	r2, r3
 800909c:	f7fa f87d 	bl	800319a <_lseek>
 80090a0:	1c43      	adds	r3, r0, #1
 80090a2:	d102      	bne.n	80090aa <_lseek_r+0x1e>
 80090a4:	682b      	ldr	r3, [r5, #0]
 80090a6:	b103      	cbz	r3, 80090aa <_lseek_r+0x1e>
 80090a8:	6023      	str	r3, [r4, #0]
 80090aa:	bd38      	pop	{r3, r4, r5, pc}
 80090ac:	20000d80 	.word	0x20000d80

080090b0 <malloc>:
 80090b0:	4b02      	ldr	r3, [pc, #8]	; (80090bc <malloc+0xc>)
 80090b2:	4601      	mov	r1, r0
 80090b4:	6818      	ldr	r0, [r3, #0]
 80090b6:	f000 bd67 	b.w	8009b88 <_malloc_r>
 80090ba:	bf00      	nop
 80090bc:	20000014 	.word	0x20000014

080090c0 <__ascii_mbtowc>:
 80090c0:	b082      	sub	sp, #8
 80090c2:	b901      	cbnz	r1, 80090c6 <__ascii_mbtowc+0x6>
 80090c4:	a901      	add	r1, sp, #4
 80090c6:	b142      	cbz	r2, 80090da <__ascii_mbtowc+0x1a>
 80090c8:	b14b      	cbz	r3, 80090de <__ascii_mbtowc+0x1e>
 80090ca:	7813      	ldrb	r3, [r2, #0]
 80090cc:	600b      	str	r3, [r1, #0]
 80090ce:	7812      	ldrb	r2, [r2, #0]
 80090d0:	1e10      	subs	r0, r2, #0
 80090d2:	bf18      	it	ne
 80090d4:	2001      	movne	r0, #1
 80090d6:	b002      	add	sp, #8
 80090d8:	4770      	bx	lr
 80090da:	4610      	mov	r0, r2
 80090dc:	e7fb      	b.n	80090d6 <__ascii_mbtowc+0x16>
 80090de:	f06f 0001 	mvn.w	r0, #1
 80090e2:	e7f8      	b.n	80090d6 <__ascii_mbtowc+0x16>

080090e4 <memcpy>:
 80090e4:	440a      	add	r2, r1
 80090e6:	4291      	cmp	r1, r2
 80090e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80090ec:	d100      	bne.n	80090f0 <memcpy+0xc>
 80090ee:	4770      	bx	lr
 80090f0:	b510      	push	{r4, lr}
 80090f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090fa:	4291      	cmp	r1, r2
 80090fc:	d1f9      	bne.n	80090f2 <memcpy+0xe>
 80090fe:	bd10      	pop	{r4, pc}

08009100 <_Balloc>:
 8009100:	b570      	push	{r4, r5, r6, lr}
 8009102:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009104:	4604      	mov	r4, r0
 8009106:	460d      	mov	r5, r1
 8009108:	b976      	cbnz	r6, 8009128 <_Balloc+0x28>
 800910a:	2010      	movs	r0, #16
 800910c:	f7ff ffd0 	bl	80090b0 <malloc>
 8009110:	4602      	mov	r2, r0
 8009112:	6260      	str	r0, [r4, #36]	; 0x24
 8009114:	b920      	cbnz	r0, 8009120 <_Balloc+0x20>
 8009116:	4b18      	ldr	r3, [pc, #96]	; (8009178 <_Balloc+0x78>)
 8009118:	4818      	ldr	r0, [pc, #96]	; (800917c <_Balloc+0x7c>)
 800911a:	2166      	movs	r1, #102	; 0x66
 800911c:	f001 fb5c 	bl	800a7d8 <__assert_func>
 8009120:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009124:	6006      	str	r6, [r0, #0]
 8009126:	60c6      	str	r6, [r0, #12]
 8009128:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800912a:	68f3      	ldr	r3, [r6, #12]
 800912c:	b183      	cbz	r3, 8009150 <_Balloc+0x50>
 800912e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009130:	68db      	ldr	r3, [r3, #12]
 8009132:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009136:	b9b8      	cbnz	r0, 8009168 <_Balloc+0x68>
 8009138:	2101      	movs	r1, #1
 800913a:	fa01 f605 	lsl.w	r6, r1, r5
 800913e:	1d72      	adds	r2, r6, #5
 8009140:	0092      	lsls	r2, r2, #2
 8009142:	4620      	mov	r0, r4
 8009144:	f000 fc9d 	bl	8009a82 <_calloc_r>
 8009148:	b160      	cbz	r0, 8009164 <_Balloc+0x64>
 800914a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800914e:	e00e      	b.n	800916e <_Balloc+0x6e>
 8009150:	2221      	movs	r2, #33	; 0x21
 8009152:	2104      	movs	r1, #4
 8009154:	4620      	mov	r0, r4
 8009156:	f000 fc94 	bl	8009a82 <_calloc_r>
 800915a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800915c:	60f0      	str	r0, [r6, #12]
 800915e:	68db      	ldr	r3, [r3, #12]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d1e4      	bne.n	800912e <_Balloc+0x2e>
 8009164:	2000      	movs	r0, #0
 8009166:	bd70      	pop	{r4, r5, r6, pc}
 8009168:	6802      	ldr	r2, [r0, #0]
 800916a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800916e:	2300      	movs	r3, #0
 8009170:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009174:	e7f7      	b.n	8009166 <_Balloc+0x66>
 8009176:	bf00      	nop
 8009178:	0800ccbe 	.word	0x0800ccbe
 800917c:	0800cdbc 	.word	0x0800cdbc

08009180 <_Bfree>:
 8009180:	b570      	push	{r4, r5, r6, lr}
 8009182:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009184:	4605      	mov	r5, r0
 8009186:	460c      	mov	r4, r1
 8009188:	b976      	cbnz	r6, 80091a8 <_Bfree+0x28>
 800918a:	2010      	movs	r0, #16
 800918c:	f7ff ff90 	bl	80090b0 <malloc>
 8009190:	4602      	mov	r2, r0
 8009192:	6268      	str	r0, [r5, #36]	; 0x24
 8009194:	b920      	cbnz	r0, 80091a0 <_Bfree+0x20>
 8009196:	4b09      	ldr	r3, [pc, #36]	; (80091bc <_Bfree+0x3c>)
 8009198:	4809      	ldr	r0, [pc, #36]	; (80091c0 <_Bfree+0x40>)
 800919a:	218a      	movs	r1, #138	; 0x8a
 800919c:	f001 fb1c 	bl	800a7d8 <__assert_func>
 80091a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80091a4:	6006      	str	r6, [r0, #0]
 80091a6:	60c6      	str	r6, [r0, #12]
 80091a8:	b13c      	cbz	r4, 80091ba <_Bfree+0x3a>
 80091aa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80091ac:	6862      	ldr	r2, [r4, #4]
 80091ae:	68db      	ldr	r3, [r3, #12]
 80091b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80091b4:	6021      	str	r1, [r4, #0]
 80091b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80091ba:	bd70      	pop	{r4, r5, r6, pc}
 80091bc:	0800ccbe 	.word	0x0800ccbe
 80091c0:	0800cdbc 	.word	0x0800cdbc

080091c4 <__multadd>:
 80091c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091c8:	690d      	ldr	r5, [r1, #16]
 80091ca:	4607      	mov	r7, r0
 80091cc:	460c      	mov	r4, r1
 80091ce:	461e      	mov	r6, r3
 80091d0:	f101 0c14 	add.w	ip, r1, #20
 80091d4:	2000      	movs	r0, #0
 80091d6:	f8dc 3000 	ldr.w	r3, [ip]
 80091da:	b299      	uxth	r1, r3
 80091dc:	fb02 6101 	mla	r1, r2, r1, r6
 80091e0:	0c1e      	lsrs	r6, r3, #16
 80091e2:	0c0b      	lsrs	r3, r1, #16
 80091e4:	fb02 3306 	mla	r3, r2, r6, r3
 80091e8:	b289      	uxth	r1, r1
 80091ea:	3001      	adds	r0, #1
 80091ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80091f0:	4285      	cmp	r5, r0
 80091f2:	f84c 1b04 	str.w	r1, [ip], #4
 80091f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80091fa:	dcec      	bgt.n	80091d6 <__multadd+0x12>
 80091fc:	b30e      	cbz	r6, 8009242 <__multadd+0x7e>
 80091fe:	68a3      	ldr	r3, [r4, #8]
 8009200:	42ab      	cmp	r3, r5
 8009202:	dc19      	bgt.n	8009238 <__multadd+0x74>
 8009204:	6861      	ldr	r1, [r4, #4]
 8009206:	4638      	mov	r0, r7
 8009208:	3101      	adds	r1, #1
 800920a:	f7ff ff79 	bl	8009100 <_Balloc>
 800920e:	4680      	mov	r8, r0
 8009210:	b928      	cbnz	r0, 800921e <__multadd+0x5a>
 8009212:	4602      	mov	r2, r0
 8009214:	4b0c      	ldr	r3, [pc, #48]	; (8009248 <__multadd+0x84>)
 8009216:	480d      	ldr	r0, [pc, #52]	; (800924c <__multadd+0x88>)
 8009218:	21b5      	movs	r1, #181	; 0xb5
 800921a:	f001 fadd 	bl	800a7d8 <__assert_func>
 800921e:	6922      	ldr	r2, [r4, #16]
 8009220:	3202      	adds	r2, #2
 8009222:	f104 010c 	add.w	r1, r4, #12
 8009226:	0092      	lsls	r2, r2, #2
 8009228:	300c      	adds	r0, #12
 800922a:	f7ff ff5b 	bl	80090e4 <memcpy>
 800922e:	4621      	mov	r1, r4
 8009230:	4638      	mov	r0, r7
 8009232:	f7ff ffa5 	bl	8009180 <_Bfree>
 8009236:	4644      	mov	r4, r8
 8009238:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800923c:	3501      	adds	r5, #1
 800923e:	615e      	str	r6, [r3, #20]
 8009240:	6125      	str	r5, [r4, #16]
 8009242:	4620      	mov	r0, r4
 8009244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009248:	0800cd30 	.word	0x0800cd30
 800924c:	0800cdbc 	.word	0x0800cdbc

08009250 <__s2b>:
 8009250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009254:	460c      	mov	r4, r1
 8009256:	4615      	mov	r5, r2
 8009258:	461f      	mov	r7, r3
 800925a:	2209      	movs	r2, #9
 800925c:	3308      	adds	r3, #8
 800925e:	4606      	mov	r6, r0
 8009260:	fb93 f3f2 	sdiv	r3, r3, r2
 8009264:	2100      	movs	r1, #0
 8009266:	2201      	movs	r2, #1
 8009268:	429a      	cmp	r2, r3
 800926a:	db09      	blt.n	8009280 <__s2b+0x30>
 800926c:	4630      	mov	r0, r6
 800926e:	f7ff ff47 	bl	8009100 <_Balloc>
 8009272:	b940      	cbnz	r0, 8009286 <__s2b+0x36>
 8009274:	4602      	mov	r2, r0
 8009276:	4b19      	ldr	r3, [pc, #100]	; (80092dc <__s2b+0x8c>)
 8009278:	4819      	ldr	r0, [pc, #100]	; (80092e0 <__s2b+0x90>)
 800927a:	21ce      	movs	r1, #206	; 0xce
 800927c:	f001 faac 	bl	800a7d8 <__assert_func>
 8009280:	0052      	lsls	r2, r2, #1
 8009282:	3101      	adds	r1, #1
 8009284:	e7f0      	b.n	8009268 <__s2b+0x18>
 8009286:	9b08      	ldr	r3, [sp, #32]
 8009288:	6143      	str	r3, [r0, #20]
 800928a:	2d09      	cmp	r5, #9
 800928c:	f04f 0301 	mov.w	r3, #1
 8009290:	6103      	str	r3, [r0, #16]
 8009292:	dd16      	ble.n	80092c2 <__s2b+0x72>
 8009294:	f104 0909 	add.w	r9, r4, #9
 8009298:	46c8      	mov	r8, r9
 800929a:	442c      	add	r4, r5
 800929c:	f818 3b01 	ldrb.w	r3, [r8], #1
 80092a0:	4601      	mov	r1, r0
 80092a2:	3b30      	subs	r3, #48	; 0x30
 80092a4:	220a      	movs	r2, #10
 80092a6:	4630      	mov	r0, r6
 80092a8:	f7ff ff8c 	bl	80091c4 <__multadd>
 80092ac:	45a0      	cmp	r8, r4
 80092ae:	d1f5      	bne.n	800929c <__s2b+0x4c>
 80092b0:	f1a5 0408 	sub.w	r4, r5, #8
 80092b4:	444c      	add	r4, r9
 80092b6:	1b2d      	subs	r5, r5, r4
 80092b8:	1963      	adds	r3, r4, r5
 80092ba:	42bb      	cmp	r3, r7
 80092bc:	db04      	blt.n	80092c8 <__s2b+0x78>
 80092be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092c2:	340a      	adds	r4, #10
 80092c4:	2509      	movs	r5, #9
 80092c6:	e7f6      	b.n	80092b6 <__s2b+0x66>
 80092c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80092cc:	4601      	mov	r1, r0
 80092ce:	3b30      	subs	r3, #48	; 0x30
 80092d0:	220a      	movs	r2, #10
 80092d2:	4630      	mov	r0, r6
 80092d4:	f7ff ff76 	bl	80091c4 <__multadd>
 80092d8:	e7ee      	b.n	80092b8 <__s2b+0x68>
 80092da:	bf00      	nop
 80092dc:	0800cd30 	.word	0x0800cd30
 80092e0:	0800cdbc 	.word	0x0800cdbc

080092e4 <__hi0bits>:
 80092e4:	0c03      	lsrs	r3, r0, #16
 80092e6:	041b      	lsls	r3, r3, #16
 80092e8:	b9d3      	cbnz	r3, 8009320 <__hi0bits+0x3c>
 80092ea:	0400      	lsls	r0, r0, #16
 80092ec:	2310      	movs	r3, #16
 80092ee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80092f2:	bf04      	itt	eq
 80092f4:	0200      	lsleq	r0, r0, #8
 80092f6:	3308      	addeq	r3, #8
 80092f8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80092fc:	bf04      	itt	eq
 80092fe:	0100      	lsleq	r0, r0, #4
 8009300:	3304      	addeq	r3, #4
 8009302:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009306:	bf04      	itt	eq
 8009308:	0080      	lsleq	r0, r0, #2
 800930a:	3302      	addeq	r3, #2
 800930c:	2800      	cmp	r0, #0
 800930e:	db05      	blt.n	800931c <__hi0bits+0x38>
 8009310:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009314:	f103 0301 	add.w	r3, r3, #1
 8009318:	bf08      	it	eq
 800931a:	2320      	moveq	r3, #32
 800931c:	4618      	mov	r0, r3
 800931e:	4770      	bx	lr
 8009320:	2300      	movs	r3, #0
 8009322:	e7e4      	b.n	80092ee <__hi0bits+0xa>

08009324 <__lo0bits>:
 8009324:	6803      	ldr	r3, [r0, #0]
 8009326:	f013 0207 	ands.w	r2, r3, #7
 800932a:	4601      	mov	r1, r0
 800932c:	d00b      	beq.n	8009346 <__lo0bits+0x22>
 800932e:	07da      	lsls	r2, r3, #31
 8009330:	d423      	bmi.n	800937a <__lo0bits+0x56>
 8009332:	0798      	lsls	r0, r3, #30
 8009334:	bf49      	itett	mi
 8009336:	085b      	lsrmi	r3, r3, #1
 8009338:	089b      	lsrpl	r3, r3, #2
 800933a:	2001      	movmi	r0, #1
 800933c:	600b      	strmi	r3, [r1, #0]
 800933e:	bf5c      	itt	pl
 8009340:	600b      	strpl	r3, [r1, #0]
 8009342:	2002      	movpl	r0, #2
 8009344:	4770      	bx	lr
 8009346:	b298      	uxth	r0, r3
 8009348:	b9a8      	cbnz	r0, 8009376 <__lo0bits+0x52>
 800934a:	0c1b      	lsrs	r3, r3, #16
 800934c:	2010      	movs	r0, #16
 800934e:	b2da      	uxtb	r2, r3
 8009350:	b90a      	cbnz	r2, 8009356 <__lo0bits+0x32>
 8009352:	3008      	adds	r0, #8
 8009354:	0a1b      	lsrs	r3, r3, #8
 8009356:	071a      	lsls	r2, r3, #28
 8009358:	bf04      	itt	eq
 800935a:	091b      	lsreq	r3, r3, #4
 800935c:	3004      	addeq	r0, #4
 800935e:	079a      	lsls	r2, r3, #30
 8009360:	bf04      	itt	eq
 8009362:	089b      	lsreq	r3, r3, #2
 8009364:	3002      	addeq	r0, #2
 8009366:	07da      	lsls	r2, r3, #31
 8009368:	d403      	bmi.n	8009372 <__lo0bits+0x4e>
 800936a:	085b      	lsrs	r3, r3, #1
 800936c:	f100 0001 	add.w	r0, r0, #1
 8009370:	d005      	beq.n	800937e <__lo0bits+0x5a>
 8009372:	600b      	str	r3, [r1, #0]
 8009374:	4770      	bx	lr
 8009376:	4610      	mov	r0, r2
 8009378:	e7e9      	b.n	800934e <__lo0bits+0x2a>
 800937a:	2000      	movs	r0, #0
 800937c:	4770      	bx	lr
 800937e:	2020      	movs	r0, #32
 8009380:	4770      	bx	lr
	...

08009384 <__i2b>:
 8009384:	b510      	push	{r4, lr}
 8009386:	460c      	mov	r4, r1
 8009388:	2101      	movs	r1, #1
 800938a:	f7ff feb9 	bl	8009100 <_Balloc>
 800938e:	4602      	mov	r2, r0
 8009390:	b928      	cbnz	r0, 800939e <__i2b+0x1a>
 8009392:	4b05      	ldr	r3, [pc, #20]	; (80093a8 <__i2b+0x24>)
 8009394:	4805      	ldr	r0, [pc, #20]	; (80093ac <__i2b+0x28>)
 8009396:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800939a:	f001 fa1d 	bl	800a7d8 <__assert_func>
 800939e:	2301      	movs	r3, #1
 80093a0:	6144      	str	r4, [r0, #20]
 80093a2:	6103      	str	r3, [r0, #16]
 80093a4:	bd10      	pop	{r4, pc}
 80093a6:	bf00      	nop
 80093a8:	0800cd30 	.word	0x0800cd30
 80093ac:	0800cdbc 	.word	0x0800cdbc

080093b0 <__multiply>:
 80093b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093b4:	4691      	mov	r9, r2
 80093b6:	690a      	ldr	r2, [r1, #16]
 80093b8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80093bc:	429a      	cmp	r2, r3
 80093be:	bfb8      	it	lt
 80093c0:	460b      	movlt	r3, r1
 80093c2:	460c      	mov	r4, r1
 80093c4:	bfbc      	itt	lt
 80093c6:	464c      	movlt	r4, r9
 80093c8:	4699      	movlt	r9, r3
 80093ca:	6927      	ldr	r7, [r4, #16]
 80093cc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80093d0:	68a3      	ldr	r3, [r4, #8]
 80093d2:	6861      	ldr	r1, [r4, #4]
 80093d4:	eb07 060a 	add.w	r6, r7, sl
 80093d8:	42b3      	cmp	r3, r6
 80093da:	b085      	sub	sp, #20
 80093dc:	bfb8      	it	lt
 80093de:	3101      	addlt	r1, #1
 80093e0:	f7ff fe8e 	bl	8009100 <_Balloc>
 80093e4:	b930      	cbnz	r0, 80093f4 <__multiply+0x44>
 80093e6:	4602      	mov	r2, r0
 80093e8:	4b44      	ldr	r3, [pc, #272]	; (80094fc <__multiply+0x14c>)
 80093ea:	4845      	ldr	r0, [pc, #276]	; (8009500 <__multiply+0x150>)
 80093ec:	f240 115d 	movw	r1, #349	; 0x15d
 80093f0:	f001 f9f2 	bl	800a7d8 <__assert_func>
 80093f4:	f100 0514 	add.w	r5, r0, #20
 80093f8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80093fc:	462b      	mov	r3, r5
 80093fe:	2200      	movs	r2, #0
 8009400:	4543      	cmp	r3, r8
 8009402:	d321      	bcc.n	8009448 <__multiply+0x98>
 8009404:	f104 0314 	add.w	r3, r4, #20
 8009408:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800940c:	f109 0314 	add.w	r3, r9, #20
 8009410:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009414:	9202      	str	r2, [sp, #8]
 8009416:	1b3a      	subs	r2, r7, r4
 8009418:	3a15      	subs	r2, #21
 800941a:	f022 0203 	bic.w	r2, r2, #3
 800941e:	3204      	adds	r2, #4
 8009420:	f104 0115 	add.w	r1, r4, #21
 8009424:	428f      	cmp	r7, r1
 8009426:	bf38      	it	cc
 8009428:	2204      	movcc	r2, #4
 800942a:	9201      	str	r2, [sp, #4]
 800942c:	9a02      	ldr	r2, [sp, #8]
 800942e:	9303      	str	r3, [sp, #12]
 8009430:	429a      	cmp	r2, r3
 8009432:	d80c      	bhi.n	800944e <__multiply+0x9e>
 8009434:	2e00      	cmp	r6, #0
 8009436:	dd03      	ble.n	8009440 <__multiply+0x90>
 8009438:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800943c:	2b00      	cmp	r3, #0
 800943e:	d05a      	beq.n	80094f6 <__multiply+0x146>
 8009440:	6106      	str	r6, [r0, #16]
 8009442:	b005      	add	sp, #20
 8009444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009448:	f843 2b04 	str.w	r2, [r3], #4
 800944c:	e7d8      	b.n	8009400 <__multiply+0x50>
 800944e:	f8b3 a000 	ldrh.w	sl, [r3]
 8009452:	f1ba 0f00 	cmp.w	sl, #0
 8009456:	d024      	beq.n	80094a2 <__multiply+0xf2>
 8009458:	f104 0e14 	add.w	lr, r4, #20
 800945c:	46a9      	mov	r9, r5
 800945e:	f04f 0c00 	mov.w	ip, #0
 8009462:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009466:	f8d9 1000 	ldr.w	r1, [r9]
 800946a:	fa1f fb82 	uxth.w	fp, r2
 800946e:	b289      	uxth	r1, r1
 8009470:	fb0a 110b 	mla	r1, sl, fp, r1
 8009474:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009478:	f8d9 2000 	ldr.w	r2, [r9]
 800947c:	4461      	add	r1, ip
 800947e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009482:	fb0a c20b 	mla	r2, sl, fp, ip
 8009486:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800948a:	b289      	uxth	r1, r1
 800948c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009490:	4577      	cmp	r7, lr
 8009492:	f849 1b04 	str.w	r1, [r9], #4
 8009496:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800949a:	d8e2      	bhi.n	8009462 <__multiply+0xb2>
 800949c:	9a01      	ldr	r2, [sp, #4]
 800949e:	f845 c002 	str.w	ip, [r5, r2]
 80094a2:	9a03      	ldr	r2, [sp, #12]
 80094a4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80094a8:	3304      	adds	r3, #4
 80094aa:	f1b9 0f00 	cmp.w	r9, #0
 80094ae:	d020      	beq.n	80094f2 <__multiply+0x142>
 80094b0:	6829      	ldr	r1, [r5, #0]
 80094b2:	f104 0c14 	add.w	ip, r4, #20
 80094b6:	46ae      	mov	lr, r5
 80094b8:	f04f 0a00 	mov.w	sl, #0
 80094bc:	f8bc b000 	ldrh.w	fp, [ip]
 80094c0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80094c4:	fb09 220b 	mla	r2, r9, fp, r2
 80094c8:	4492      	add	sl, r2
 80094ca:	b289      	uxth	r1, r1
 80094cc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80094d0:	f84e 1b04 	str.w	r1, [lr], #4
 80094d4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80094d8:	f8be 1000 	ldrh.w	r1, [lr]
 80094dc:	0c12      	lsrs	r2, r2, #16
 80094de:	fb09 1102 	mla	r1, r9, r2, r1
 80094e2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80094e6:	4567      	cmp	r7, ip
 80094e8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80094ec:	d8e6      	bhi.n	80094bc <__multiply+0x10c>
 80094ee:	9a01      	ldr	r2, [sp, #4]
 80094f0:	50a9      	str	r1, [r5, r2]
 80094f2:	3504      	adds	r5, #4
 80094f4:	e79a      	b.n	800942c <__multiply+0x7c>
 80094f6:	3e01      	subs	r6, #1
 80094f8:	e79c      	b.n	8009434 <__multiply+0x84>
 80094fa:	bf00      	nop
 80094fc:	0800cd30 	.word	0x0800cd30
 8009500:	0800cdbc 	.word	0x0800cdbc

08009504 <__pow5mult>:
 8009504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009508:	4615      	mov	r5, r2
 800950a:	f012 0203 	ands.w	r2, r2, #3
 800950e:	4606      	mov	r6, r0
 8009510:	460f      	mov	r7, r1
 8009512:	d007      	beq.n	8009524 <__pow5mult+0x20>
 8009514:	4c25      	ldr	r4, [pc, #148]	; (80095ac <__pow5mult+0xa8>)
 8009516:	3a01      	subs	r2, #1
 8009518:	2300      	movs	r3, #0
 800951a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800951e:	f7ff fe51 	bl	80091c4 <__multadd>
 8009522:	4607      	mov	r7, r0
 8009524:	10ad      	asrs	r5, r5, #2
 8009526:	d03d      	beq.n	80095a4 <__pow5mult+0xa0>
 8009528:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800952a:	b97c      	cbnz	r4, 800954c <__pow5mult+0x48>
 800952c:	2010      	movs	r0, #16
 800952e:	f7ff fdbf 	bl	80090b0 <malloc>
 8009532:	4602      	mov	r2, r0
 8009534:	6270      	str	r0, [r6, #36]	; 0x24
 8009536:	b928      	cbnz	r0, 8009544 <__pow5mult+0x40>
 8009538:	4b1d      	ldr	r3, [pc, #116]	; (80095b0 <__pow5mult+0xac>)
 800953a:	481e      	ldr	r0, [pc, #120]	; (80095b4 <__pow5mult+0xb0>)
 800953c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009540:	f001 f94a 	bl	800a7d8 <__assert_func>
 8009544:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009548:	6004      	str	r4, [r0, #0]
 800954a:	60c4      	str	r4, [r0, #12]
 800954c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009550:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009554:	b94c      	cbnz	r4, 800956a <__pow5mult+0x66>
 8009556:	f240 2171 	movw	r1, #625	; 0x271
 800955a:	4630      	mov	r0, r6
 800955c:	f7ff ff12 	bl	8009384 <__i2b>
 8009560:	2300      	movs	r3, #0
 8009562:	f8c8 0008 	str.w	r0, [r8, #8]
 8009566:	4604      	mov	r4, r0
 8009568:	6003      	str	r3, [r0, #0]
 800956a:	f04f 0900 	mov.w	r9, #0
 800956e:	07eb      	lsls	r3, r5, #31
 8009570:	d50a      	bpl.n	8009588 <__pow5mult+0x84>
 8009572:	4639      	mov	r1, r7
 8009574:	4622      	mov	r2, r4
 8009576:	4630      	mov	r0, r6
 8009578:	f7ff ff1a 	bl	80093b0 <__multiply>
 800957c:	4639      	mov	r1, r7
 800957e:	4680      	mov	r8, r0
 8009580:	4630      	mov	r0, r6
 8009582:	f7ff fdfd 	bl	8009180 <_Bfree>
 8009586:	4647      	mov	r7, r8
 8009588:	106d      	asrs	r5, r5, #1
 800958a:	d00b      	beq.n	80095a4 <__pow5mult+0xa0>
 800958c:	6820      	ldr	r0, [r4, #0]
 800958e:	b938      	cbnz	r0, 80095a0 <__pow5mult+0x9c>
 8009590:	4622      	mov	r2, r4
 8009592:	4621      	mov	r1, r4
 8009594:	4630      	mov	r0, r6
 8009596:	f7ff ff0b 	bl	80093b0 <__multiply>
 800959a:	6020      	str	r0, [r4, #0]
 800959c:	f8c0 9000 	str.w	r9, [r0]
 80095a0:	4604      	mov	r4, r0
 80095a2:	e7e4      	b.n	800956e <__pow5mult+0x6a>
 80095a4:	4638      	mov	r0, r7
 80095a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095aa:	bf00      	nop
 80095ac:	0800cf08 	.word	0x0800cf08
 80095b0:	0800ccbe 	.word	0x0800ccbe
 80095b4:	0800cdbc 	.word	0x0800cdbc

080095b8 <__lshift>:
 80095b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095bc:	460c      	mov	r4, r1
 80095be:	6849      	ldr	r1, [r1, #4]
 80095c0:	6923      	ldr	r3, [r4, #16]
 80095c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80095c6:	68a3      	ldr	r3, [r4, #8]
 80095c8:	4607      	mov	r7, r0
 80095ca:	4691      	mov	r9, r2
 80095cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80095d0:	f108 0601 	add.w	r6, r8, #1
 80095d4:	42b3      	cmp	r3, r6
 80095d6:	db0b      	blt.n	80095f0 <__lshift+0x38>
 80095d8:	4638      	mov	r0, r7
 80095da:	f7ff fd91 	bl	8009100 <_Balloc>
 80095de:	4605      	mov	r5, r0
 80095e0:	b948      	cbnz	r0, 80095f6 <__lshift+0x3e>
 80095e2:	4602      	mov	r2, r0
 80095e4:	4b2a      	ldr	r3, [pc, #168]	; (8009690 <__lshift+0xd8>)
 80095e6:	482b      	ldr	r0, [pc, #172]	; (8009694 <__lshift+0xdc>)
 80095e8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80095ec:	f001 f8f4 	bl	800a7d8 <__assert_func>
 80095f0:	3101      	adds	r1, #1
 80095f2:	005b      	lsls	r3, r3, #1
 80095f4:	e7ee      	b.n	80095d4 <__lshift+0x1c>
 80095f6:	2300      	movs	r3, #0
 80095f8:	f100 0114 	add.w	r1, r0, #20
 80095fc:	f100 0210 	add.w	r2, r0, #16
 8009600:	4618      	mov	r0, r3
 8009602:	4553      	cmp	r3, sl
 8009604:	db37      	blt.n	8009676 <__lshift+0xbe>
 8009606:	6920      	ldr	r0, [r4, #16]
 8009608:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800960c:	f104 0314 	add.w	r3, r4, #20
 8009610:	f019 091f 	ands.w	r9, r9, #31
 8009614:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009618:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800961c:	d02f      	beq.n	800967e <__lshift+0xc6>
 800961e:	f1c9 0e20 	rsb	lr, r9, #32
 8009622:	468a      	mov	sl, r1
 8009624:	f04f 0c00 	mov.w	ip, #0
 8009628:	681a      	ldr	r2, [r3, #0]
 800962a:	fa02 f209 	lsl.w	r2, r2, r9
 800962e:	ea42 020c 	orr.w	r2, r2, ip
 8009632:	f84a 2b04 	str.w	r2, [sl], #4
 8009636:	f853 2b04 	ldr.w	r2, [r3], #4
 800963a:	4298      	cmp	r0, r3
 800963c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009640:	d8f2      	bhi.n	8009628 <__lshift+0x70>
 8009642:	1b03      	subs	r3, r0, r4
 8009644:	3b15      	subs	r3, #21
 8009646:	f023 0303 	bic.w	r3, r3, #3
 800964a:	3304      	adds	r3, #4
 800964c:	f104 0215 	add.w	r2, r4, #21
 8009650:	4290      	cmp	r0, r2
 8009652:	bf38      	it	cc
 8009654:	2304      	movcc	r3, #4
 8009656:	f841 c003 	str.w	ip, [r1, r3]
 800965a:	f1bc 0f00 	cmp.w	ip, #0
 800965e:	d001      	beq.n	8009664 <__lshift+0xac>
 8009660:	f108 0602 	add.w	r6, r8, #2
 8009664:	3e01      	subs	r6, #1
 8009666:	4638      	mov	r0, r7
 8009668:	612e      	str	r6, [r5, #16]
 800966a:	4621      	mov	r1, r4
 800966c:	f7ff fd88 	bl	8009180 <_Bfree>
 8009670:	4628      	mov	r0, r5
 8009672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009676:	f842 0f04 	str.w	r0, [r2, #4]!
 800967a:	3301      	adds	r3, #1
 800967c:	e7c1      	b.n	8009602 <__lshift+0x4a>
 800967e:	3904      	subs	r1, #4
 8009680:	f853 2b04 	ldr.w	r2, [r3], #4
 8009684:	f841 2f04 	str.w	r2, [r1, #4]!
 8009688:	4298      	cmp	r0, r3
 800968a:	d8f9      	bhi.n	8009680 <__lshift+0xc8>
 800968c:	e7ea      	b.n	8009664 <__lshift+0xac>
 800968e:	bf00      	nop
 8009690:	0800cd30 	.word	0x0800cd30
 8009694:	0800cdbc 	.word	0x0800cdbc

08009698 <__mcmp>:
 8009698:	b530      	push	{r4, r5, lr}
 800969a:	6902      	ldr	r2, [r0, #16]
 800969c:	690c      	ldr	r4, [r1, #16]
 800969e:	1b12      	subs	r2, r2, r4
 80096a0:	d10e      	bne.n	80096c0 <__mcmp+0x28>
 80096a2:	f100 0314 	add.w	r3, r0, #20
 80096a6:	3114      	adds	r1, #20
 80096a8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80096ac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80096b0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80096b4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80096b8:	42a5      	cmp	r5, r4
 80096ba:	d003      	beq.n	80096c4 <__mcmp+0x2c>
 80096bc:	d305      	bcc.n	80096ca <__mcmp+0x32>
 80096be:	2201      	movs	r2, #1
 80096c0:	4610      	mov	r0, r2
 80096c2:	bd30      	pop	{r4, r5, pc}
 80096c4:	4283      	cmp	r3, r0
 80096c6:	d3f3      	bcc.n	80096b0 <__mcmp+0x18>
 80096c8:	e7fa      	b.n	80096c0 <__mcmp+0x28>
 80096ca:	f04f 32ff 	mov.w	r2, #4294967295
 80096ce:	e7f7      	b.n	80096c0 <__mcmp+0x28>

080096d0 <__mdiff>:
 80096d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096d4:	460c      	mov	r4, r1
 80096d6:	4606      	mov	r6, r0
 80096d8:	4611      	mov	r1, r2
 80096da:	4620      	mov	r0, r4
 80096dc:	4690      	mov	r8, r2
 80096de:	f7ff ffdb 	bl	8009698 <__mcmp>
 80096e2:	1e05      	subs	r5, r0, #0
 80096e4:	d110      	bne.n	8009708 <__mdiff+0x38>
 80096e6:	4629      	mov	r1, r5
 80096e8:	4630      	mov	r0, r6
 80096ea:	f7ff fd09 	bl	8009100 <_Balloc>
 80096ee:	b930      	cbnz	r0, 80096fe <__mdiff+0x2e>
 80096f0:	4b3a      	ldr	r3, [pc, #232]	; (80097dc <__mdiff+0x10c>)
 80096f2:	4602      	mov	r2, r0
 80096f4:	f240 2132 	movw	r1, #562	; 0x232
 80096f8:	4839      	ldr	r0, [pc, #228]	; (80097e0 <__mdiff+0x110>)
 80096fa:	f001 f86d 	bl	800a7d8 <__assert_func>
 80096fe:	2301      	movs	r3, #1
 8009700:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009704:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009708:	bfa4      	itt	ge
 800970a:	4643      	movge	r3, r8
 800970c:	46a0      	movge	r8, r4
 800970e:	4630      	mov	r0, r6
 8009710:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009714:	bfa6      	itte	ge
 8009716:	461c      	movge	r4, r3
 8009718:	2500      	movge	r5, #0
 800971a:	2501      	movlt	r5, #1
 800971c:	f7ff fcf0 	bl	8009100 <_Balloc>
 8009720:	b920      	cbnz	r0, 800972c <__mdiff+0x5c>
 8009722:	4b2e      	ldr	r3, [pc, #184]	; (80097dc <__mdiff+0x10c>)
 8009724:	4602      	mov	r2, r0
 8009726:	f44f 7110 	mov.w	r1, #576	; 0x240
 800972a:	e7e5      	b.n	80096f8 <__mdiff+0x28>
 800972c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009730:	6926      	ldr	r6, [r4, #16]
 8009732:	60c5      	str	r5, [r0, #12]
 8009734:	f104 0914 	add.w	r9, r4, #20
 8009738:	f108 0514 	add.w	r5, r8, #20
 800973c:	f100 0e14 	add.w	lr, r0, #20
 8009740:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009744:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009748:	f108 0210 	add.w	r2, r8, #16
 800974c:	46f2      	mov	sl, lr
 800974e:	2100      	movs	r1, #0
 8009750:	f859 3b04 	ldr.w	r3, [r9], #4
 8009754:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009758:	fa1f f883 	uxth.w	r8, r3
 800975c:	fa11 f18b 	uxtah	r1, r1, fp
 8009760:	0c1b      	lsrs	r3, r3, #16
 8009762:	eba1 0808 	sub.w	r8, r1, r8
 8009766:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800976a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800976e:	fa1f f888 	uxth.w	r8, r8
 8009772:	1419      	asrs	r1, r3, #16
 8009774:	454e      	cmp	r6, r9
 8009776:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800977a:	f84a 3b04 	str.w	r3, [sl], #4
 800977e:	d8e7      	bhi.n	8009750 <__mdiff+0x80>
 8009780:	1b33      	subs	r3, r6, r4
 8009782:	3b15      	subs	r3, #21
 8009784:	f023 0303 	bic.w	r3, r3, #3
 8009788:	3304      	adds	r3, #4
 800978a:	3415      	adds	r4, #21
 800978c:	42a6      	cmp	r6, r4
 800978e:	bf38      	it	cc
 8009790:	2304      	movcc	r3, #4
 8009792:	441d      	add	r5, r3
 8009794:	4473      	add	r3, lr
 8009796:	469e      	mov	lr, r3
 8009798:	462e      	mov	r6, r5
 800979a:	4566      	cmp	r6, ip
 800979c:	d30e      	bcc.n	80097bc <__mdiff+0xec>
 800979e:	f10c 0203 	add.w	r2, ip, #3
 80097a2:	1b52      	subs	r2, r2, r5
 80097a4:	f022 0203 	bic.w	r2, r2, #3
 80097a8:	3d03      	subs	r5, #3
 80097aa:	45ac      	cmp	ip, r5
 80097ac:	bf38      	it	cc
 80097ae:	2200      	movcc	r2, #0
 80097b0:	441a      	add	r2, r3
 80097b2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80097b6:	b17b      	cbz	r3, 80097d8 <__mdiff+0x108>
 80097b8:	6107      	str	r7, [r0, #16]
 80097ba:	e7a3      	b.n	8009704 <__mdiff+0x34>
 80097bc:	f856 8b04 	ldr.w	r8, [r6], #4
 80097c0:	fa11 f288 	uxtah	r2, r1, r8
 80097c4:	1414      	asrs	r4, r2, #16
 80097c6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80097ca:	b292      	uxth	r2, r2
 80097cc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80097d0:	f84e 2b04 	str.w	r2, [lr], #4
 80097d4:	1421      	asrs	r1, r4, #16
 80097d6:	e7e0      	b.n	800979a <__mdiff+0xca>
 80097d8:	3f01      	subs	r7, #1
 80097da:	e7ea      	b.n	80097b2 <__mdiff+0xe2>
 80097dc:	0800cd30 	.word	0x0800cd30
 80097e0:	0800cdbc 	.word	0x0800cdbc

080097e4 <__ulp>:
 80097e4:	b082      	sub	sp, #8
 80097e6:	ed8d 0b00 	vstr	d0, [sp]
 80097ea:	9b01      	ldr	r3, [sp, #4]
 80097ec:	4912      	ldr	r1, [pc, #72]	; (8009838 <__ulp+0x54>)
 80097ee:	4019      	ands	r1, r3
 80097f0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80097f4:	2900      	cmp	r1, #0
 80097f6:	dd05      	ble.n	8009804 <__ulp+0x20>
 80097f8:	2200      	movs	r2, #0
 80097fa:	460b      	mov	r3, r1
 80097fc:	ec43 2b10 	vmov	d0, r2, r3
 8009800:	b002      	add	sp, #8
 8009802:	4770      	bx	lr
 8009804:	4249      	negs	r1, r1
 8009806:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800980a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800980e:	f04f 0200 	mov.w	r2, #0
 8009812:	f04f 0300 	mov.w	r3, #0
 8009816:	da04      	bge.n	8009822 <__ulp+0x3e>
 8009818:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800981c:	fa41 f300 	asr.w	r3, r1, r0
 8009820:	e7ec      	b.n	80097fc <__ulp+0x18>
 8009822:	f1a0 0114 	sub.w	r1, r0, #20
 8009826:	291e      	cmp	r1, #30
 8009828:	bfda      	itte	le
 800982a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800982e:	fa20 f101 	lsrle.w	r1, r0, r1
 8009832:	2101      	movgt	r1, #1
 8009834:	460a      	mov	r2, r1
 8009836:	e7e1      	b.n	80097fc <__ulp+0x18>
 8009838:	7ff00000 	.word	0x7ff00000

0800983c <__b2d>:
 800983c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800983e:	6905      	ldr	r5, [r0, #16]
 8009840:	f100 0714 	add.w	r7, r0, #20
 8009844:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009848:	1f2e      	subs	r6, r5, #4
 800984a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800984e:	4620      	mov	r0, r4
 8009850:	f7ff fd48 	bl	80092e4 <__hi0bits>
 8009854:	f1c0 0320 	rsb	r3, r0, #32
 8009858:	280a      	cmp	r0, #10
 800985a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80098d8 <__b2d+0x9c>
 800985e:	600b      	str	r3, [r1, #0]
 8009860:	dc14      	bgt.n	800988c <__b2d+0x50>
 8009862:	f1c0 0e0b 	rsb	lr, r0, #11
 8009866:	fa24 f10e 	lsr.w	r1, r4, lr
 800986a:	42b7      	cmp	r7, r6
 800986c:	ea41 030c 	orr.w	r3, r1, ip
 8009870:	bf34      	ite	cc
 8009872:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009876:	2100      	movcs	r1, #0
 8009878:	3015      	adds	r0, #21
 800987a:	fa04 f000 	lsl.w	r0, r4, r0
 800987e:	fa21 f10e 	lsr.w	r1, r1, lr
 8009882:	ea40 0201 	orr.w	r2, r0, r1
 8009886:	ec43 2b10 	vmov	d0, r2, r3
 800988a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800988c:	42b7      	cmp	r7, r6
 800988e:	bf3a      	itte	cc
 8009890:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009894:	f1a5 0608 	subcc.w	r6, r5, #8
 8009898:	2100      	movcs	r1, #0
 800989a:	380b      	subs	r0, #11
 800989c:	d017      	beq.n	80098ce <__b2d+0x92>
 800989e:	f1c0 0c20 	rsb	ip, r0, #32
 80098a2:	fa04 f500 	lsl.w	r5, r4, r0
 80098a6:	42be      	cmp	r6, r7
 80098a8:	fa21 f40c 	lsr.w	r4, r1, ip
 80098ac:	ea45 0504 	orr.w	r5, r5, r4
 80098b0:	bf8c      	ite	hi
 80098b2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80098b6:	2400      	movls	r4, #0
 80098b8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80098bc:	fa01 f000 	lsl.w	r0, r1, r0
 80098c0:	fa24 f40c 	lsr.w	r4, r4, ip
 80098c4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80098c8:	ea40 0204 	orr.w	r2, r0, r4
 80098cc:	e7db      	b.n	8009886 <__b2d+0x4a>
 80098ce:	ea44 030c 	orr.w	r3, r4, ip
 80098d2:	460a      	mov	r2, r1
 80098d4:	e7d7      	b.n	8009886 <__b2d+0x4a>
 80098d6:	bf00      	nop
 80098d8:	3ff00000 	.word	0x3ff00000

080098dc <__d2b>:
 80098dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80098e0:	4689      	mov	r9, r1
 80098e2:	2101      	movs	r1, #1
 80098e4:	ec57 6b10 	vmov	r6, r7, d0
 80098e8:	4690      	mov	r8, r2
 80098ea:	f7ff fc09 	bl	8009100 <_Balloc>
 80098ee:	4604      	mov	r4, r0
 80098f0:	b930      	cbnz	r0, 8009900 <__d2b+0x24>
 80098f2:	4602      	mov	r2, r0
 80098f4:	4b25      	ldr	r3, [pc, #148]	; (800998c <__d2b+0xb0>)
 80098f6:	4826      	ldr	r0, [pc, #152]	; (8009990 <__d2b+0xb4>)
 80098f8:	f240 310a 	movw	r1, #778	; 0x30a
 80098fc:	f000 ff6c 	bl	800a7d8 <__assert_func>
 8009900:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009904:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009908:	bb35      	cbnz	r5, 8009958 <__d2b+0x7c>
 800990a:	2e00      	cmp	r6, #0
 800990c:	9301      	str	r3, [sp, #4]
 800990e:	d028      	beq.n	8009962 <__d2b+0x86>
 8009910:	4668      	mov	r0, sp
 8009912:	9600      	str	r6, [sp, #0]
 8009914:	f7ff fd06 	bl	8009324 <__lo0bits>
 8009918:	9900      	ldr	r1, [sp, #0]
 800991a:	b300      	cbz	r0, 800995e <__d2b+0x82>
 800991c:	9a01      	ldr	r2, [sp, #4]
 800991e:	f1c0 0320 	rsb	r3, r0, #32
 8009922:	fa02 f303 	lsl.w	r3, r2, r3
 8009926:	430b      	orrs	r3, r1
 8009928:	40c2      	lsrs	r2, r0
 800992a:	6163      	str	r3, [r4, #20]
 800992c:	9201      	str	r2, [sp, #4]
 800992e:	9b01      	ldr	r3, [sp, #4]
 8009930:	61a3      	str	r3, [r4, #24]
 8009932:	2b00      	cmp	r3, #0
 8009934:	bf14      	ite	ne
 8009936:	2202      	movne	r2, #2
 8009938:	2201      	moveq	r2, #1
 800993a:	6122      	str	r2, [r4, #16]
 800993c:	b1d5      	cbz	r5, 8009974 <__d2b+0x98>
 800993e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009942:	4405      	add	r5, r0
 8009944:	f8c9 5000 	str.w	r5, [r9]
 8009948:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800994c:	f8c8 0000 	str.w	r0, [r8]
 8009950:	4620      	mov	r0, r4
 8009952:	b003      	add	sp, #12
 8009954:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009958:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800995c:	e7d5      	b.n	800990a <__d2b+0x2e>
 800995e:	6161      	str	r1, [r4, #20]
 8009960:	e7e5      	b.n	800992e <__d2b+0x52>
 8009962:	a801      	add	r0, sp, #4
 8009964:	f7ff fcde 	bl	8009324 <__lo0bits>
 8009968:	9b01      	ldr	r3, [sp, #4]
 800996a:	6163      	str	r3, [r4, #20]
 800996c:	2201      	movs	r2, #1
 800996e:	6122      	str	r2, [r4, #16]
 8009970:	3020      	adds	r0, #32
 8009972:	e7e3      	b.n	800993c <__d2b+0x60>
 8009974:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009978:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800997c:	f8c9 0000 	str.w	r0, [r9]
 8009980:	6918      	ldr	r0, [r3, #16]
 8009982:	f7ff fcaf 	bl	80092e4 <__hi0bits>
 8009986:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800998a:	e7df      	b.n	800994c <__d2b+0x70>
 800998c:	0800cd30 	.word	0x0800cd30
 8009990:	0800cdbc 	.word	0x0800cdbc

08009994 <__ratio>:
 8009994:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009998:	4688      	mov	r8, r1
 800999a:	4669      	mov	r1, sp
 800999c:	4681      	mov	r9, r0
 800999e:	f7ff ff4d 	bl	800983c <__b2d>
 80099a2:	a901      	add	r1, sp, #4
 80099a4:	4640      	mov	r0, r8
 80099a6:	ec55 4b10 	vmov	r4, r5, d0
 80099aa:	f7ff ff47 	bl	800983c <__b2d>
 80099ae:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80099b2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80099b6:	eba3 0c02 	sub.w	ip, r3, r2
 80099ba:	e9dd 3200 	ldrd	r3, r2, [sp]
 80099be:	1a9b      	subs	r3, r3, r2
 80099c0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80099c4:	ec51 0b10 	vmov	r0, r1, d0
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	bfd6      	itet	le
 80099cc:	460a      	movle	r2, r1
 80099ce:	462a      	movgt	r2, r5
 80099d0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80099d4:	468b      	mov	fp, r1
 80099d6:	462f      	mov	r7, r5
 80099d8:	bfd4      	ite	le
 80099da:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80099de:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80099e2:	4620      	mov	r0, r4
 80099e4:	ee10 2a10 	vmov	r2, s0
 80099e8:	465b      	mov	r3, fp
 80099ea:	4639      	mov	r1, r7
 80099ec:	f7f6 ff46 	bl	800087c <__aeabi_ddiv>
 80099f0:	ec41 0b10 	vmov	d0, r0, r1
 80099f4:	b003      	add	sp, #12
 80099f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080099fa <__copybits>:
 80099fa:	3901      	subs	r1, #1
 80099fc:	b570      	push	{r4, r5, r6, lr}
 80099fe:	1149      	asrs	r1, r1, #5
 8009a00:	6914      	ldr	r4, [r2, #16]
 8009a02:	3101      	adds	r1, #1
 8009a04:	f102 0314 	add.w	r3, r2, #20
 8009a08:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009a0c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009a10:	1f05      	subs	r5, r0, #4
 8009a12:	42a3      	cmp	r3, r4
 8009a14:	d30c      	bcc.n	8009a30 <__copybits+0x36>
 8009a16:	1aa3      	subs	r3, r4, r2
 8009a18:	3b11      	subs	r3, #17
 8009a1a:	f023 0303 	bic.w	r3, r3, #3
 8009a1e:	3211      	adds	r2, #17
 8009a20:	42a2      	cmp	r2, r4
 8009a22:	bf88      	it	hi
 8009a24:	2300      	movhi	r3, #0
 8009a26:	4418      	add	r0, r3
 8009a28:	2300      	movs	r3, #0
 8009a2a:	4288      	cmp	r0, r1
 8009a2c:	d305      	bcc.n	8009a3a <__copybits+0x40>
 8009a2e:	bd70      	pop	{r4, r5, r6, pc}
 8009a30:	f853 6b04 	ldr.w	r6, [r3], #4
 8009a34:	f845 6f04 	str.w	r6, [r5, #4]!
 8009a38:	e7eb      	b.n	8009a12 <__copybits+0x18>
 8009a3a:	f840 3b04 	str.w	r3, [r0], #4
 8009a3e:	e7f4      	b.n	8009a2a <__copybits+0x30>

08009a40 <__any_on>:
 8009a40:	f100 0214 	add.w	r2, r0, #20
 8009a44:	6900      	ldr	r0, [r0, #16]
 8009a46:	114b      	asrs	r3, r1, #5
 8009a48:	4298      	cmp	r0, r3
 8009a4a:	b510      	push	{r4, lr}
 8009a4c:	db11      	blt.n	8009a72 <__any_on+0x32>
 8009a4e:	dd0a      	ble.n	8009a66 <__any_on+0x26>
 8009a50:	f011 011f 	ands.w	r1, r1, #31
 8009a54:	d007      	beq.n	8009a66 <__any_on+0x26>
 8009a56:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009a5a:	fa24 f001 	lsr.w	r0, r4, r1
 8009a5e:	fa00 f101 	lsl.w	r1, r0, r1
 8009a62:	428c      	cmp	r4, r1
 8009a64:	d10b      	bne.n	8009a7e <__any_on+0x3e>
 8009a66:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009a6a:	4293      	cmp	r3, r2
 8009a6c:	d803      	bhi.n	8009a76 <__any_on+0x36>
 8009a6e:	2000      	movs	r0, #0
 8009a70:	bd10      	pop	{r4, pc}
 8009a72:	4603      	mov	r3, r0
 8009a74:	e7f7      	b.n	8009a66 <__any_on+0x26>
 8009a76:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009a7a:	2900      	cmp	r1, #0
 8009a7c:	d0f5      	beq.n	8009a6a <__any_on+0x2a>
 8009a7e:	2001      	movs	r0, #1
 8009a80:	e7f6      	b.n	8009a70 <__any_on+0x30>

08009a82 <_calloc_r>:
 8009a82:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009a84:	fba1 2402 	umull	r2, r4, r1, r2
 8009a88:	b94c      	cbnz	r4, 8009a9e <_calloc_r+0x1c>
 8009a8a:	4611      	mov	r1, r2
 8009a8c:	9201      	str	r2, [sp, #4]
 8009a8e:	f000 f87b 	bl	8009b88 <_malloc_r>
 8009a92:	9a01      	ldr	r2, [sp, #4]
 8009a94:	4605      	mov	r5, r0
 8009a96:	b930      	cbnz	r0, 8009aa6 <_calloc_r+0x24>
 8009a98:	4628      	mov	r0, r5
 8009a9a:	b003      	add	sp, #12
 8009a9c:	bd30      	pop	{r4, r5, pc}
 8009a9e:	220c      	movs	r2, #12
 8009aa0:	6002      	str	r2, [r0, #0]
 8009aa2:	2500      	movs	r5, #0
 8009aa4:	e7f8      	b.n	8009a98 <_calloc_r+0x16>
 8009aa6:	4621      	mov	r1, r4
 8009aa8:	f7fc fb16 	bl	80060d8 <memset>
 8009aac:	e7f4      	b.n	8009a98 <_calloc_r+0x16>
	...

08009ab0 <_free_r>:
 8009ab0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009ab2:	2900      	cmp	r1, #0
 8009ab4:	d044      	beq.n	8009b40 <_free_r+0x90>
 8009ab6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009aba:	9001      	str	r0, [sp, #4]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	f1a1 0404 	sub.w	r4, r1, #4
 8009ac2:	bfb8      	it	lt
 8009ac4:	18e4      	addlt	r4, r4, r3
 8009ac6:	f001 f88b 	bl	800abe0 <__malloc_lock>
 8009aca:	4a1e      	ldr	r2, [pc, #120]	; (8009b44 <_free_r+0x94>)
 8009acc:	9801      	ldr	r0, [sp, #4]
 8009ace:	6813      	ldr	r3, [r2, #0]
 8009ad0:	b933      	cbnz	r3, 8009ae0 <_free_r+0x30>
 8009ad2:	6063      	str	r3, [r4, #4]
 8009ad4:	6014      	str	r4, [r2, #0]
 8009ad6:	b003      	add	sp, #12
 8009ad8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009adc:	f001 b886 	b.w	800abec <__malloc_unlock>
 8009ae0:	42a3      	cmp	r3, r4
 8009ae2:	d908      	bls.n	8009af6 <_free_r+0x46>
 8009ae4:	6825      	ldr	r5, [r4, #0]
 8009ae6:	1961      	adds	r1, r4, r5
 8009ae8:	428b      	cmp	r3, r1
 8009aea:	bf01      	itttt	eq
 8009aec:	6819      	ldreq	r1, [r3, #0]
 8009aee:	685b      	ldreq	r3, [r3, #4]
 8009af0:	1949      	addeq	r1, r1, r5
 8009af2:	6021      	streq	r1, [r4, #0]
 8009af4:	e7ed      	b.n	8009ad2 <_free_r+0x22>
 8009af6:	461a      	mov	r2, r3
 8009af8:	685b      	ldr	r3, [r3, #4]
 8009afa:	b10b      	cbz	r3, 8009b00 <_free_r+0x50>
 8009afc:	42a3      	cmp	r3, r4
 8009afe:	d9fa      	bls.n	8009af6 <_free_r+0x46>
 8009b00:	6811      	ldr	r1, [r2, #0]
 8009b02:	1855      	adds	r5, r2, r1
 8009b04:	42a5      	cmp	r5, r4
 8009b06:	d10b      	bne.n	8009b20 <_free_r+0x70>
 8009b08:	6824      	ldr	r4, [r4, #0]
 8009b0a:	4421      	add	r1, r4
 8009b0c:	1854      	adds	r4, r2, r1
 8009b0e:	42a3      	cmp	r3, r4
 8009b10:	6011      	str	r1, [r2, #0]
 8009b12:	d1e0      	bne.n	8009ad6 <_free_r+0x26>
 8009b14:	681c      	ldr	r4, [r3, #0]
 8009b16:	685b      	ldr	r3, [r3, #4]
 8009b18:	6053      	str	r3, [r2, #4]
 8009b1a:	4421      	add	r1, r4
 8009b1c:	6011      	str	r1, [r2, #0]
 8009b1e:	e7da      	b.n	8009ad6 <_free_r+0x26>
 8009b20:	d902      	bls.n	8009b28 <_free_r+0x78>
 8009b22:	230c      	movs	r3, #12
 8009b24:	6003      	str	r3, [r0, #0]
 8009b26:	e7d6      	b.n	8009ad6 <_free_r+0x26>
 8009b28:	6825      	ldr	r5, [r4, #0]
 8009b2a:	1961      	adds	r1, r4, r5
 8009b2c:	428b      	cmp	r3, r1
 8009b2e:	bf04      	itt	eq
 8009b30:	6819      	ldreq	r1, [r3, #0]
 8009b32:	685b      	ldreq	r3, [r3, #4]
 8009b34:	6063      	str	r3, [r4, #4]
 8009b36:	bf04      	itt	eq
 8009b38:	1949      	addeq	r1, r1, r5
 8009b3a:	6021      	streq	r1, [r4, #0]
 8009b3c:	6054      	str	r4, [r2, #4]
 8009b3e:	e7ca      	b.n	8009ad6 <_free_r+0x26>
 8009b40:	b003      	add	sp, #12
 8009b42:	bd30      	pop	{r4, r5, pc}
 8009b44:	20000d78 	.word	0x20000d78

08009b48 <sbrk_aligned>:
 8009b48:	b570      	push	{r4, r5, r6, lr}
 8009b4a:	4e0e      	ldr	r6, [pc, #56]	; (8009b84 <sbrk_aligned+0x3c>)
 8009b4c:	460c      	mov	r4, r1
 8009b4e:	6831      	ldr	r1, [r6, #0]
 8009b50:	4605      	mov	r5, r0
 8009b52:	b911      	cbnz	r1, 8009b5a <sbrk_aligned+0x12>
 8009b54:	f000 fd28 	bl	800a5a8 <_sbrk_r>
 8009b58:	6030      	str	r0, [r6, #0]
 8009b5a:	4621      	mov	r1, r4
 8009b5c:	4628      	mov	r0, r5
 8009b5e:	f000 fd23 	bl	800a5a8 <_sbrk_r>
 8009b62:	1c43      	adds	r3, r0, #1
 8009b64:	d00a      	beq.n	8009b7c <sbrk_aligned+0x34>
 8009b66:	1cc4      	adds	r4, r0, #3
 8009b68:	f024 0403 	bic.w	r4, r4, #3
 8009b6c:	42a0      	cmp	r0, r4
 8009b6e:	d007      	beq.n	8009b80 <sbrk_aligned+0x38>
 8009b70:	1a21      	subs	r1, r4, r0
 8009b72:	4628      	mov	r0, r5
 8009b74:	f000 fd18 	bl	800a5a8 <_sbrk_r>
 8009b78:	3001      	adds	r0, #1
 8009b7a:	d101      	bne.n	8009b80 <sbrk_aligned+0x38>
 8009b7c:	f04f 34ff 	mov.w	r4, #4294967295
 8009b80:	4620      	mov	r0, r4
 8009b82:	bd70      	pop	{r4, r5, r6, pc}
 8009b84:	20000d7c 	.word	0x20000d7c

08009b88 <_malloc_r>:
 8009b88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b8c:	1ccd      	adds	r5, r1, #3
 8009b8e:	f025 0503 	bic.w	r5, r5, #3
 8009b92:	3508      	adds	r5, #8
 8009b94:	2d0c      	cmp	r5, #12
 8009b96:	bf38      	it	cc
 8009b98:	250c      	movcc	r5, #12
 8009b9a:	2d00      	cmp	r5, #0
 8009b9c:	4607      	mov	r7, r0
 8009b9e:	db01      	blt.n	8009ba4 <_malloc_r+0x1c>
 8009ba0:	42a9      	cmp	r1, r5
 8009ba2:	d905      	bls.n	8009bb0 <_malloc_r+0x28>
 8009ba4:	230c      	movs	r3, #12
 8009ba6:	603b      	str	r3, [r7, #0]
 8009ba8:	2600      	movs	r6, #0
 8009baa:	4630      	mov	r0, r6
 8009bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bb0:	4e2e      	ldr	r6, [pc, #184]	; (8009c6c <_malloc_r+0xe4>)
 8009bb2:	f001 f815 	bl	800abe0 <__malloc_lock>
 8009bb6:	6833      	ldr	r3, [r6, #0]
 8009bb8:	461c      	mov	r4, r3
 8009bba:	bb34      	cbnz	r4, 8009c0a <_malloc_r+0x82>
 8009bbc:	4629      	mov	r1, r5
 8009bbe:	4638      	mov	r0, r7
 8009bc0:	f7ff ffc2 	bl	8009b48 <sbrk_aligned>
 8009bc4:	1c43      	adds	r3, r0, #1
 8009bc6:	4604      	mov	r4, r0
 8009bc8:	d14d      	bne.n	8009c66 <_malloc_r+0xde>
 8009bca:	6834      	ldr	r4, [r6, #0]
 8009bcc:	4626      	mov	r6, r4
 8009bce:	2e00      	cmp	r6, #0
 8009bd0:	d140      	bne.n	8009c54 <_malloc_r+0xcc>
 8009bd2:	6823      	ldr	r3, [r4, #0]
 8009bd4:	4631      	mov	r1, r6
 8009bd6:	4638      	mov	r0, r7
 8009bd8:	eb04 0803 	add.w	r8, r4, r3
 8009bdc:	f000 fce4 	bl	800a5a8 <_sbrk_r>
 8009be0:	4580      	cmp	r8, r0
 8009be2:	d13a      	bne.n	8009c5a <_malloc_r+0xd2>
 8009be4:	6821      	ldr	r1, [r4, #0]
 8009be6:	3503      	adds	r5, #3
 8009be8:	1a6d      	subs	r5, r5, r1
 8009bea:	f025 0503 	bic.w	r5, r5, #3
 8009bee:	3508      	adds	r5, #8
 8009bf0:	2d0c      	cmp	r5, #12
 8009bf2:	bf38      	it	cc
 8009bf4:	250c      	movcc	r5, #12
 8009bf6:	4629      	mov	r1, r5
 8009bf8:	4638      	mov	r0, r7
 8009bfa:	f7ff ffa5 	bl	8009b48 <sbrk_aligned>
 8009bfe:	3001      	adds	r0, #1
 8009c00:	d02b      	beq.n	8009c5a <_malloc_r+0xd2>
 8009c02:	6823      	ldr	r3, [r4, #0]
 8009c04:	442b      	add	r3, r5
 8009c06:	6023      	str	r3, [r4, #0]
 8009c08:	e00e      	b.n	8009c28 <_malloc_r+0xa0>
 8009c0a:	6822      	ldr	r2, [r4, #0]
 8009c0c:	1b52      	subs	r2, r2, r5
 8009c0e:	d41e      	bmi.n	8009c4e <_malloc_r+0xc6>
 8009c10:	2a0b      	cmp	r2, #11
 8009c12:	d916      	bls.n	8009c42 <_malloc_r+0xba>
 8009c14:	1961      	adds	r1, r4, r5
 8009c16:	42a3      	cmp	r3, r4
 8009c18:	6025      	str	r5, [r4, #0]
 8009c1a:	bf18      	it	ne
 8009c1c:	6059      	strne	r1, [r3, #4]
 8009c1e:	6863      	ldr	r3, [r4, #4]
 8009c20:	bf08      	it	eq
 8009c22:	6031      	streq	r1, [r6, #0]
 8009c24:	5162      	str	r2, [r4, r5]
 8009c26:	604b      	str	r3, [r1, #4]
 8009c28:	4638      	mov	r0, r7
 8009c2a:	f104 060b 	add.w	r6, r4, #11
 8009c2e:	f000 ffdd 	bl	800abec <__malloc_unlock>
 8009c32:	f026 0607 	bic.w	r6, r6, #7
 8009c36:	1d23      	adds	r3, r4, #4
 8009c38:	1af2      	subs	r2, r6, r3
 8009c3a:	d0b6      	beq.n	8009baa <_malloc_r+0x22>
 8009c3c:	1b9b      	subs	r3, r3, r6
 8009c3e:	50a3      	str	r3, [r4, r2]
 8009c40:	e7b3      	b.n	8009baa <_malloc_r+0x22>
 8009c42:	6862      	ldr	r2, [r4, #4]
 8009c44:	42a3      	cmp	r3, r4
 8009c46:	bf0c      	ite	eq
 8009c48:	6032      	streq	r2, [r6, #0]
 8009c4a:	605a      	strne	r2, [r3, #4]
 8009c4c:	e7ec      	b.n	8009c28 <_malloc_r+0xa0>
 8009c4e:	4623      	mov	r3, r4
 8009c50:	6864      	ldr	r4, [r4, #4]
 8009c52:	e7b2      	b.n	8009bba <_malloc_r+0x32>
 8009c54:	4634      	mov	r4, r6
 8009c56:	6876      	ldr	r6, [r6, #4]
 8009c58:	e7b9      	b.n	8009bce <_malloc_r+0x46>
 8009c5a:	230c      	movs	r3, #12
 8009c5c:	603b      	str	r3, [r7, #0]
 8009c5e:	4638      	mov	r0, r7
 8009c60:	f000 ffc4 	bl	800abec <__malloc_unlock>
 8009c64:	e7a1      	b.n	8009baa <_malloc_r+0x22>
 8009c66:	6025      	str	r5, [r4, #0]
 8009c68:	e7de      	b.n	8009c28 <_malloc_r+0xa0>
 8009c6a:	bf00      	nop
 8009c6c:	20000d78 	.word	0x20000d78

08009c70 <__ssputs_r>:
 8009c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c74:	688e      	ldr	r6, [r1, #8]
 8009c76:	429e      	cmp	r6, r3
 8009c78:	4682      	mov	sl, r0
 8009c7a:	460c      	mov	r4, r1
 8009c7c:	4690      	mov	r8, r2
 8009c7e:	461f      	mov	r7, r3
 8009c80:	d838      	bhi.n	8009cf4 <__ssputs_r+0x84>
 8009c82:	898a      	ldrh	r2, [r1, #12]
 8009c84:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009c88:	d032      	beq.n	8009cf0 <__ssputs_r+0x80>
 8009c8a:	6825      	ldr	r5, [r4, #0]
 8009c8c:	6909      	ldr	r1, [r1, #16]
 8009c8e:	eba5 0901 	sub.w	r9, r5, r1
 8009c92:	6965      	ldr	r5, [r4, #20]
 8009c94:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c98:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c9c:	3301      	adds	r3, #1
 8009c9e:	444b      	add	r3, r9
 8009ca0:	106d      	asrs	r5, r5, #1
 8009ca2:	429d      	cmp	r5, r3
 8009ca4:	bf38      	it	cc
 8009ca6:	461d      	movcc	r5, r3
 8009ca8:	0553      	lsls	r3, r2, #21
 8009caa:	d531      	bpl.n	8009d10 <__ssputs_r+0xa0>
 8009cac:	4629      	mov	r1, r5
 8009cae:	f7ff ff6b 	bl	8009b88 <_malloc_r>
 8009cb2:	4606      	mov	r6, r0
 8009cb4:	b950      	cbnz	r0, 8009ccc <__ssputs_r+0x5c>
 8009cb6:	230c      	movs	r3, #12
 8009cb8:	f8ca 3000 	str.w	r3, [sl]
 8009cbc:	89a3      	ldrh	r3, [r4, #12]
 8009cbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009cc2:	81a3      	strh	r3, [r4, #12]
 8009cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8009cc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ccc:	6921      	ldr	r1, [r4, #16]
 8009cce:	464a      	mov	r2, r9
 8009cd0:	f7ff fa08 	bl	80090e4 <memcpy>
 8009cd4:	89a3      	ldrh	r3, [r4, #12]
 8009cd6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009cda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cde:	81a3      	strh	r3, [r4, #12]
 8009ce0:	6126      	str	r6, [r4, #16]
 8009ce2:	6165      	str	r5, [r4, #20]
 8009ce4:	444e      	add	r6, r9
 8009ce6:	eba5 0509 	sub.w	r5, r5, r9
 8009cea:	6026      	str	r6, [r4, #0]
 8009cec:	60a5      	str	r5, [r4, #8]
 8009cee:	463e      	mov	r6, r7
 8009cf0:	42be      	cmp	r6, r7
 8009cf2:	d900      	bls.n	8009cf6 <__ssputs_r+0x86>
 8009cf4:	463e      	mov	r6, r7
 8009cf6:	6820      	ldr	r0, [r4, #0]
 8009cf8:	4632      	mov	r2, r6
 8009cfa:	4641      	mov	r1, r8
 8009cfc:	f000 ff56 	bl	800abac <memmove>
 8009d00:	68a3      	ldr	r3, [r4, #8]
 8009d02:	1b9b      	subs	r3, r3, r6
 8009d04:	60a3      	str	r3, [r4, #8]
 8009d06:	6823      	ldr	r3, [r4, #0]
 8009d08:	4433      	add	r3, r6
 8009d0a:	6023      	str	r3, [r4, #0]
 8009d0c:	2000      	movs	r0, #0
 8009d0e:	e7db      	b.n	8009cc8 <__ssputs_r+0x58>
 8009d10:	462a      	mov	r2, r5
 8009d12:	f000 ff71 	bl	800abf8 <_realloc_r>
 8009d16:	4606      	mov	r6, r0
 8009d18:	2800      	cmp	r0, #0
 8009d1a:	d1e1      	bne.n	8009ce0 <__ssputs_r+0x70>
 8009d1c:	6921      	ldr	r1, [r4, #16]
 8009d1e:	4650      	mov	r0, sl
 8009d20:	f7ff fec6 	bl	8009ab0 <_free_r>
 8009d24:	e7c7      	b.n	8009cb6 <__ssputs_r+0x46>
	...

08009d28 <_svfiprintf_r>:
 8009d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d2c:	4698      	mov	r8, r3
 8009d2e:	898b      	ldrh	r3, [r1, #12]
 8009d30:	061b      	lsls	r3, r3, #24
 8009d32:	b09d      	sub	sp, #116	; 0x74
 8009d34:	4607      	mov	r7, r0
 8009d36:	460d      	mov	r5, r1
 8009d38:	4614      	mov	r4, r2
 8009d3a:	d50e      	bpl.n	8009d5a <_svfiprintf_r+0x32>
 8009d3c:	690b      	ldr	r3, [r1, #16]
 8009d3e:	b963      	cbnz	r3, 8009d5a <_svfiprintf_r+0x32>
 8009d40:	2140      	movs	r1, #64	; 0x40
 8009d42:	f7ff ff21 	bl	8009b88 <_malloc_r>
 8009d46:	6028      	str	r0, [r5, #0]
 8009d48:	6128      	str	r0, [r5, #16]
 8009d4a:	b920      	cbnz	r0, 8009d56 <_svfiprintf_r+0x2e>
 8009d4c:	230c      	movs	r3, #12
 8009d4e:	603b      	str	r3, [r7, #0]
 8009d50:	f04f 30ff 	mov.w	r0, #4294967295
 8009d54:	e0d1      	b.n	8009efa <_svfiprintf_r+0x1d2>
 8009d56:	2340      	movs	r3, #64	; 0x40
 8009d58:	616b      	str	r3, [r5, #20]
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	9309      	str	r3, [sp, #36]	; 0x24
 8009d5e:	2320      	movs	r3, #32
 8009d60:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d64:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d68:	2330      	movs	r3, #48	; 0x30
 8009d6a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009f14 <_svfiprintf_r+0x1ec>
 8009d6e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d72:	f04f 0901 	mov.w	r9, #1
 8009d76:	4623      	mov	r3, r4
 8009d78:	469a      	mov	sl, r3
 8009d7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d7e:	b10a      	cbz	r2, 8009d84 <_svfiprintf_r+0x5c>
 8009d80:	2a25      	cmp	r2, #37	; 0x25
 8009d82:	d1f9      	bne.n	8009d78 <_svfiprintf_r+0x50>
 8009d84:	ebba 0b04 	subs.w	fp, sl, r4
 8009d88:	d00b      	beq.n	8009da2 <_svfiprintf_r+0x7a>
 8009d8a:	465b      	mov	r3, fp
 8009d8c:	4622      	mov	r2, r4
 8009d8e:	4629      	mov	r1, r5
 8009d90:	4638      	mov	r0, r7
 8009d92:	f7ff ff6d 	bl	8009c70 <__ssputs_r>
 8009d96:	3001      	adds	r0, #1
 8009d98:	f000 80aa 	beq.w	8009ef0 <_svfiprintf_r+0x1c8>
 8009d9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d9e:	445a      	add	r2, fp
 8009da0:	9209      	str	r2, [sp, #36]	; 0x24
 8009da2:	f89a 3000 	ldrb.w	r3, [sl]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	f000 80a2 	beq.w	8009ef0 <_svfiprintf_r+0x1c8>
 8009dac:	2300      	movs	r3, #0
 8009dae:	f04f 32ff 	mov.w	r2, #4294967295
 8009db2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009db6:	f10a 0a01 	add.w	sl, sl, #1
 8009dba:	9304      	str	r3, [sp, #16]
 8009dbc:	9307      	str	r3, [sp, #28]
 8009dbe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009dc2:	931a      	str	r3, [sp, #104]	; 0x68
 8009dc4:	4654      	mov	r4, sl
 8009dc6:	2205      	movs	r2, #5
 8009dc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dcc:	4851      	ldr	r0, [pc, #324]	; (8009f14 <_svfiprintf_r+0x1ec>)
 8009dce:	f7f6 fa1f 	bl	8000210 <memchr>
 8009dd2:	9a04      	ldr	r2, [sp, #16]
 8009dd4:	b9d8      	cbnz	r0, 8009e0e <_svfiprintf_r+0xe6>
 8009dd6:	06d0      	lsls	r0, r2, #27
 8009dd8:	bf44      	itt	mi
 8009dda:	2320      	movmi	r3, #32
 8009ddc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009de0:	0711      	lsls	r1, r2, #28
 8009de2:	bf44      	itt	mi
 8009de4:	232b      	movmi	r3, #43	; 0x2b
 8009de6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009dea:	f89a 3000 	ldrb.w	r3, [sl]
 8009dee:	2b2a      	cmp	r3, #42	; 0x2a
 8009df0:	d015      	beq.n	8009e1e <_svfiprintf_r+0xf6>
 8009df2:	9a07      	ldr	r2, [sp, #28]
 8009df4:	4654      	mov	r4, sl
 8009df6:	2000      	movs	r0, #0
 8009df8:	f04f 0c0a 	mov.w	ip, #10
 8009dfc:	4621      	mov	r1, r4
 8009dfe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e02:	3b30      	subs	r3, #48	; 0x30
 8009e04:	2b09      	cmp	r3, #9
 8009e06:	d94e      	bls.n	8009ea6 <_svfiprintf_r+0x17e>
 8009e08:	b1b0      	cbz	r0, 8009e38 <_svfiprintf_r+0x110>
 8009e0a:	9207      	str	r2, [sp, #28]
 8009e0c:	e014      	b.n	8009e38 <_svfiprintf_r+0x110>
 8009e0e:	eba0 0308 	sub.w	r3, r0, r8
 8009e12:	fa09 f303 	lsl.w	r3, r9, r3
 8009e16:	4313      	orrs	r3, r2
 8009e18:	9304      	str	r3, [sp, #16]
 8009e1a:	46a2      	mov	sl, r4
 8009e1c:	e7d2      	b.n	8009dc4 <_svfiprintf_r+0x9c>
 8009e1e:	9b03      	ldr	r3, [sp, #12]
 8009e20:	1d19      	adds	r1, r3, #4
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	9103      	str	r1, [sp, #12]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	bfbb      	ittet	lt
 8009e2a:	425b      	neglt	r3, r3
 8009e2c:	f042 0202 	orrlt.w	r2, r2, #2
 8009e30:	9307      	strge	r3, [sp, #28]
 8009e32:	9307      	strlt	r3, [sp, #28]
 8009e34:	bfb8      	it	lt
 8009e36:	9204      	strlt	r2, [sp, #16]
 8009e38:	7823      	ldrb	r3, [r4, #0]
 8009e3a:	2b2e      	cmp	r3, #46	; 0x2e
 8009e3c:	d10c      	bne.n	8009e58 <_svfiprintf_r+0x130>
 8009e3e:	7863      	ldrb	r3, [r4, #1]
 8009e40:	2b2a      	cmp	r3, #42	; 0x2a
 8009e42:	d135      	bne.n	8009eb0 <_svfiprintf_r+0x188>
 8009e44:	9b03      	ldr	r3, [sp, #12]
 8009e46:	1d1a      	adds	r2, r3, #4
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	9203      	str	r2, [sp, #12]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	bfb8      	it	lt
 8009e50:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e54:	3402      	adds	r4, #2
 8009e56:	9305      	str	r3, [sp, #20]
 8009e58:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009f24 <_svfiprintf_r+0x1fc>
 8009e5c:	7821      	ldrb	r1, [r4, #0]
 8009e5e:	2203      	movs	r2, #3
 8009e60:	4650      	mov	r0, sl
 8009e62:	f7f6 f9d5 	bl	8000210 <memchr>
 8009e66:	b140      	cbz	r0, 8009e7a <_svfiprintf_r+0x152>
 8009e68:	2340      	movs	r3, #64	; 0x40
 8009e6a:	eba0 000a 	sub.w	r0, r0, sl
 8009e6e:	fa03 f000 	lsl.w	r0, r3, r0
 8009e72:	9b04      	ldr	r3, [sp, #16]
 8009e74:	4303      	orrs	r3, r0
 8009e76:	3401      	adds	r4, #1
 8009e78:	9304      	str	r3, [sp, #16]
 8009e7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e7e:	4826      	ldr	r0, [pc, #152]	; (8009f18 <_svfiprintf_r+0x1f0>)
 8009e80:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e84:	2206      	movs	r2, #6
 8009e86:	f7f6 f9c3 	bl	8000210 <memchr>
 8009e8a:	2800      	cmp	r0, #0
 8009e8c:	d038      	beq.n	8009f00 <_svfiprintf_r+0x1d8>
 8009e8e:	4b23      	ldr	r3, [pc, #140]	; (8009f1c <_svfiprintf_r+0x1f4>)
 8009e90:	bb1b      	cbnz	r3, 8009eda <_svfiprintf_r+0x1b2>
 8009e92:	9b03      	ldr	r3, [sp, #12]
 8009e94:	3307      	adds	r3, #7
 8009e96:	f023 0307 	bic.w	r3, r3, #7
 8009e9a:	3308      	adds	r3, #8
 8009e9c:	9303      	str	r3, [sp, #12]
 8009e9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ea0:	4433      	add	r3, r6
 8009ea2:	9309      	str	r3, [sp, #36]	; 0x24
 8009ea4:	e767      	b.n	8009d76 <_svfiprintf_r+0x4e>
 8009ea6:	fb0c 3202 	mla	r2, ip, r2, r3
 8009eaa:	460c      	mov	r4, r1
 8009eac:	2001      	movs	r0, #1
 8009eae:	e7a5      	b.n	8009dfc <_svfiprintf_r+0xd4>
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	3401      	adds	r4, #1
 8009eb4:	9305      	str	r3, [sp, #20]
 8009eb6:	4619      	mov	r1, r3
 8009eb8:	f04f 0c0a 	mov.w	ip, #10
 8009ebc:	4620      	mov	r0, r4
 8009ebe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ec2:	3a30      	subs	r2, #48	; 0x30
 8009ec4:	2a09      	cmp	r2, #9
 8009ec6:	d903      	bls.n	8009ed0 <_svfiprintf_r+0x1a8>
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d0c5      	beq.n	8009e58 <_svfiprintf_r+0x130>
 8009ecc:	9105      	str	r1, [sp, #20]
 8009ece:	e7c3      	b.n	8009e58 <_svfiprintf_r+0x130>
 8009ed0:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ed4:	4604      	mov	r4, r0
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	e7f0      	b.n	8009ebc <_svfiprintf_r+0x194>
 8009eda:	ab03      	add	r3, sp, #12
 8009edc:	9300      	str	r3, [sp, #0]
 8009ede:	462a      	mov	r2, r5
 8009ee0:	4b0f      	ldr	r3, [pc, #60]	; (8009f20 <_svfiprintf_r+0x1f8>)
 8009ee2:	a904      	add	r1, sp, #16
 8009ee4:	4638      	mov	r0, r7
 8009ee6:	f7fc f99f 	bl	8006228 <_printf_float>
 8009eea:	1c42      	adds	r2, r0, #1
 8009eec:	4606      	mov	r6, r0
 8009eee:	d1d6      	bne.n	8009e9e <_svfiprintf_r+0x176>
 8009ef0:	89ab      	ldrh	r3, [r5, #12]
 8009ef2:	065b      	lsls	r3, r3, #25
 8009ef4:	f53f af2c 	bmi.w	8009d50 <_svfiprintf_r+0x28>
 8009ef8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009efa:	b01d      	add	sp, #116	; 0x74
 8009efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f00:	ab03      	add	r3, sp, #12
 8009f02:	9300      	str	r3, [sp, #0]
 8009f04:	462a      	mov	r2, r5
 8009f06:	4b06      	ldr	r3, [pc, #24]	; (8009f20 <_svfiprintf_r+0x1f8>)
 8009f08:	a904      	add	r1, sp, #16
 8009f0a:	4638      	mov	r0, r7
 8009f0c:	f7fc fc30 	bl	8006770 <_printf_i>
 8009f10:	e7eb      	b.n	8009eea <_svfiprintf_r+0x1c2>
 8009f12:	bf00      	nop
 8009f14:	0800cf14 	.word	0x0800cf14
 8009f18:	0800cf1e 	.word	0x0800cf1e
 8009f1c:	08006229 	.word	0x08006229
 8009f20:	08009c71 	.word	0x08009c71
 8009f24:	0800cf1a 	.word	0x0800cf1a

08009f28 <_sungetc_r>:
 8009f28:	b538      	push	{r3, r4, r5, lr}
 8009f2a:	1c4b      	adds	r3, r1, #1
 8009f2c:	4614      	mov	r4, r2
 8009f2e:	d103      	bne.n	8009f38 <_sungetc_r+0x10>
 8009f30:	f04f 35ff 	mov.w	r5, #4294967295
 8009f34:	4628      	mov	r0, r5
 8009f36:	bd38      	pop	{r3, r4, r5, pc}
 8009f38:	8993      	ldrh	r3, [r2, #12]
 8009f3a:	f023 0320 	bic.w	r3, r3, #32
 8009f3e:	8193      	strh	r3, [r2, #12]
 8009f40:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009f42:	6852      	ldr	r2, [r2, #4]
 8009f44:	b2cd      	uxtb	r5, r1
 8009f46:	b18b      	cbz	r3, 8009f6c <_sungetc_r+0x44>
 8009f48:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009f4a:	4293      	cmp	r3, r2
 8009f4c:	dd08      	ble.n	8009f60 <_sungetc_r+0x38>
 8009f4e:	6823      	ldr	r3, [r4, #0]
 8009f50:	1e5a      	subs	r2, r3, #1
 8009f52:	6022      	str	r2, [r4, #0]
 8009f54:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009f58:	6863      	ldr	r3, [r4, #4]
 8009f5a:	3301      	adds	r3, #1
 8009f5c:	6063      	str	r3, [r4, #4]
 8009f5e:	e7e9      	b.n	8009f34 <_sungetc_r+0xc>
 8009f60:	4621      	mov	r1, r4
 8009f62:	f000 fbf1 	bl	800a748 <__submore>
 8009f66:	2800      	cmp	r0, #0
 8009f68:	d0f1      	beq.n	8009f4e <_sungetc_r+0x26>
 8009f6a:	e7e1      	b.n	8009f30 <_sungetc_r+0x8>
 8009f6c:	6921      	ldr	r1, [r4, #16]
 8009f6e:	6823      	ldr	r3, [r4, #0]
 8009f70:	b151      	cbz	r1, 8009f88 <_sungetc_r+0x60>
 8009f72:	4299      	cmp	r1, r3
 8009f74:	d208      	bcs.n	8009f88 <_sungetc_r+0x60>
 8009f76:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009f7a:	42a9      	cmp	r1, r5
 8009f7c:	d104      	bne.n	8009f88 <_sungetc_r+0x60>
 8009f7e:	3b01      	subs	r3, #1
 8009f80:	3201      	adds	r2, #1
 8009f82:	6023      	str	r3, [r4, #0]
 8009f84:	6062      	str	r2, [r4, #4]
 8009f86:	e7d5      	b.n	8009f34 <_sungetc_r+0xc>
 8009f88:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8009f8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f90:	6363      	str	r3, [r4, #52]	; 0x34
 8009f92:	2303      	movs	r3, #3
 8009f94:	63a3      	str	r3, [r4, #56]	; 0x38
 8009f96:	4623      	mov	r3, r4
 8009f98:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009f9c:	6023      	str	r3, [r4, #0]
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	e7dc      	b.n	8009f5c <_sungetc_r+0x34>

08009fa2 <__ssrefill_r>:
 8009fa2:	b510      	push	{r4, lr}
 8009fa4:	460c      	mov	r4, r1
 8009fa6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009fa8:	b169      	cbz	r1, 8009fc6 <__ssrefill_r+0x24>
 8009faa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009fae:	4299      	cmp	r1, r3
 8009fb0:	d001      	beq.n	8009fb6 <__ssrefill_r+0x14>
 8009fb2:	f7ff fd7d 	bl	8009ab0 <_free_r>
 8009fb6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009fb8:	6063      	str	r3, [r4, #4]
 8009fba:	2000      	movs	r0, #0
 8009fbc:	6360      	str	r0, [r4, #52]	; 0x34
 8009fbe:	b113      	cbz	r3, 8009fc6 <__ssrefill_r+0x24>
 8009fc0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009fc2:	6023      	str	r3, [r4, #0]
 8009fc4:	bd10      	pop	{r4, pc}
 8009fc6:	6923      	ldr	r3, [r4, #16]
 8009fc8:	6023      	str	r3, [r4, #0]
 8009fca:	2300      	movs	r3, #0
 8009fcc:	6063      	str	r3, [r4, #4]
 8009fce:	89a3      	ldrh	r3, [r4, #12]
 8009fd0:	f043 0320 	orr.w	r3, r3, #32
 8009fd4:	81a3      	strh	r3, [r4, #12]
 8009fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8009fda:	e7f3      	b.n	8009fc4 <__ssrefill_r+0x22>

08009fdc <__ssvfiscanf_r>:
 8009fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fe0:	460c      	mov	r4, r1
 8009fe2:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8009fe6:	2100      	movs	r1, #0
 8009fe8:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8009fec:	49a6      	ldr	r1, [pc, #664]	; (800a288 <__ssvfiscanf_r+0x2ac>)
 8009fee:	91a0      	str	r1, [sp, #640]	; 0x280
 8009ff0:	f10d 0804 	add.w	r8, sp, #4
 8009ff4:	49a5      	ldr	r1, [pc, #660]	; (800a28c <__ssvfiscanf_r+0x2b0>)
 8009ff6:	4fa6      	ldr	r7, [pc, #664]	; (800a290 <__ssvfiscanf_r+0x2b4>)
 8009ff8:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800a294 <__ssvfiscanf_r+0x2b8>
 8009ffc:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800a000:	4606      	mov	r6, r0
 800a002:	91a1      	str	r1, [sp, #644]	; 0x284
 800a004:	9300      	str	r3, [sp, #0]
 800a006:	7813      	ldrb	r3, [r2, #0]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	f000 815a 	beq.w	800a2c2 <__ssvfiscanf_r+0x2e6>
 800a00e:	5dd9      	ldrb	r1, [r3, r7]
 800a010:	f011 0108 	ands.w	r1, r1, #8
 800a014:	f102 0501 	add.w	r5, r2, #1
 800a018:	d019      	beq.n	800a04e <__ssvfiscanf_r+0x72>
 800a01a:	6863      	ldr	r3, [r4, #4]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	dd0f      	ble.n	800a040 <__ssvfiscanf_r+0x64>
 800a020:	6823      	ldr	r3, [r4, #0]
 800a022:	781a      	ldrb	r2, [r3, #0]
 800a024:	5cba      	ldrb	r2, [r7, r2]
 800a026:	0712      	lsls	r2, r2, #28
 800a028:	d401      	bmi.n	800a02e <__ssvfiscanf_r+0x52>
 800a02a:	462a      	mov	r2, r5
 800a02c:	e7eb      	b.n	800a006 <__ssvfiscanf_r+0x2a>
 800a02e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a030:	3201      	adds	r2, #1
 800a032:	9245      	str	r2, [sp, #276]	; 0x114
 800a034:	6862      	ldr	r2, [r4, #4]
 800a036:	3301      	adds	r3, #1
 800a038:	3a01      	subs	r2, #1
 800a03a:	6062      	str	r2, [r4, #4]
 800a03c:	6023      	str	r3, [r4, #0]
 800a03e:	e7ec      	b.n	800a01a <__ssvfiscanf_r+0x3e>
 800a040:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a042:	4621      	mov	r1, r4
 800a044:	4630      	mov	r0, r6
 800a046:	4798      	blx	r3
 800a048:	2800      	cmp	r0, #0
 800a04a:	d0e9      	beq.n	800a020 <__ssvfiscanf_r+0x44>
 800a04c:	e7ed      	b.n	800a02a <__ssvfiscanf_r+0x4e>
 800a04e:	2b25      	cmp	r3, #37	; 0x25
 800a050:	d012      	beq.n	800a078 <__ssvfiscanf_r+0x9c>
 800a052:	469a      	mov	sl, r3
 800a054:	6863      	ldr	r3, [r4, #4]
 800a056:	2b00      	cmp	r3, #0
 800a058:	f340 8091 	ble.w	800a17e <__ssvfiscanf_r+0x1a2>
 800a05c:	6822      	ldr	r2, [r4, #0]
 800a05e:	7813      	ldrb	r3, [r2, #0]
 800a060:	4553      	cmp	r3, sl
 800a062:	f040 812e 	bne.w	800a2c2 <__ssvfiscanf_r+0x2e6>
 800a066:	6863      	ldr	r3, [r4, #4]
 800a068:	3b01      	subs	r3, #1
 800a06a:	6063      	str	r3, [r4, #4]
 800a06c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a06e:	3201      	adds	r2, #1
 800a070:	3301      	adds	r3, #1
 800a072:	6022      	str	r2, [r4, #0]
 800a074:	9345      	str	r3, [sp, #276]	; 0x114
 800a076:	e7d8      	b.n	800a02a <__ssvfiscanf_r+0x4e>
 800a078:	9141      	str	r1, [sp, #260]	; 0x104
 800a07a:	9143      	str	r1, [sp, #268]	; 0x10c
 800a07c:	7853      	ldrb	r3, [r2, #1]
 800a07e:	2b2a      	cmp	r3, #42	; 0x2a
 800a080:	bf02      	ittt	eq
 800a082:	2310      	moveq	r3, #16
 800a084:	1c95      	addeq	r5, r2, #2
 800a086:	9341      	streq	r3, [sp, #260]	; 0x104
 800a088:	220a      	movs	r2, #10
 800a08a:	46aa      	mov	sl, r5
 800a08c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800a090:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800a094:	2b09      	cmp	r3, #9
 800a096:	d91d      	bls.n	800a0d4 <__ssvfiscanf_r+0xf8>
 800a098:	487e      	ldr	r0, [pc, #504]	; (800a294 <__ssvfiscanf_r+0x2b8>)
 800a09a:	2203      	movs	r2, #3
 800a09c:	f7f6 f8b8 	bl	8000210 <memchr>
 800a0a0:	b140      	cbz	r0, 800a0b4 <__ssvfiscanf_r+0xd8>
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	eba0 0009 	sub.w	r0, r0, r9
 800a0a8:	fa03 f000 	lsl.w	r0, r3, r0
 800a0ac:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a0ae:	4318      	orrs	r0, r3
 800a0b0:	9041      	str	r0, [sp, #260]	; 0x104
 800a0b2:	4655      	mov	r5, sl
 800a0b4:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a0b8:	2b78      	cmp	r3, #120	; 0x78
 800a0ba:	d806      	bhi.n	800a0ca <__ssvfiscanf_r+0xee>
 800a0bc:	2b57      	cmp	r3, #87	; 0x57
 800a0be:	d810      	bhi.n	800a0e2 <__ssvfiscanf_r+0x106>
 800a0c0:	2b25      	cmp	r3, #37	; 0x25
 800a0c2:	d0c6      	beq.n	800a052 <__ssvfiscanf_r+0x76>
 800a0c4:	d856      	bhi.n	800a174 <__ssvfiscanf_r+0x198>
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d064      	beq.n	800a194 <__ssvfiscanf_r+0x1b8>
 800a0ca:	2303      	movs	r3, #3
 800a0cc:	9347      	str	r3, [sp, #284]	; 0x11c
 800a0ce:	230a      	movs	r3, #10
 800a0d0:	9342      	str	r3, [sp, #264]	; 0x108
 800a0d2:	e071      	b.n	800a1b8 <__ssvfiscanf_r+0x1dc>
 800a0d4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a0d6:	fb02 1103 	mla	r1, r2, r3, r1
 800a0da:	3930      	subs	r1, #48	; 0x30
 800a0dc:	9143      	str	r1, [sp, #268]	; 0x10c
 800a0de:	4655      	mov	r5, sl
 800a0e0:	e7d3      	b.n	800a08a <__ssvfiscanf_r+0xae>
 800a0e2:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800a0e6:	2a20      	cmp	r2, #32
 800a0e8:	d8ef      	bhi.n	800a0ca <__ssvfiscanf_r+0xee>
 800a0ea:	a101      	add	r1, pc, #4	; (adr r1, 800a0f0 <__ssvfiscanf_r+0x114>)
 800a0ec:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a0f0:	0800a1a3 	.word	0x0800a1a3
 800a0f4:	0800a0cb 	.word	0x0800a0cb
 800a0f8:	0800a0cb 	.word	0x0800a0cb
 800a0fc:	0800a201 	.word	0x0800a201
 800a100:	0800a0cb 	.word	0x0800a0cb
 800a104:	0800a0cb 	.word	0x0800a0cb
 800a108:	0800a0cb 	.word	0x0800a0cb
 800a10c:	0800a0cb 	.word	0x0800a0cb
 800a110:	0800a0cb 	.word	0x0800a0cb
 800a114:	0800a0cb 	.word	0x0800a0cb
 800a118:	0800a0cb 	.word	0x0800a0cb
 800a11c:	0800a217 	.word	0x0800a217
 800a120:	0800a1ed 	.word	0x0800a1ed
 800a124:	0800a17b 	.word	0x0800a17b
 800a128:	0800a17b 	.word	0x0800a17b
 800a12c:	0800a17b 	.word	0x0800a17b
 800a130:	0800a0cb 	.word	0x0800a0cb
 800a134:	0800a1f1 	.word	0x0800a1f1
 800a138:	0800a0cb 	.word	0x0800a0cb
 800a13c:	0800a0cb 	.word	0x0800a0cb
 800a140:	0800a0cb 	.word	0x0800a0cb
 800a144:	0800a0cb 	.word	0x0800a0cb
 800a148:	0800a227 	.word	0x0800a227
 800a14c:	0800a1f9 	.word	0x0800a1f9
 800a150:	0800a19b 	.word	0x0800a19b
 800a154:	0800a0cb 	.word	0x0800a0cb
 800a158:	0800a0cb 	.word	0x0800a0cb
 800a15c:	0800a223 	.word	0x0800a223
 800a160:	0800a0cb 	.word	0x0800a0cb
 800a164:	0800a1ed 	.word	0x0800a1ed
 800a168:	0800a0cb 	.word	0x0800a0cb
 800a16c:	0800a0cb 	.word	0x0800a0cb
 800a170:	0800a1a3 	.word	0x0800a1a3
 800a174:	3b45      	subs	r3, #69	; 0x45
 800a176:	2b02      	cmp	r3, #2
 800a178:	d8a7      	bhi.n	800a0ca <__ssvfiscanf_r+0xee>
 800a17a:	2305      	movs	r3, #5
 800a17c:	e01b      	b.n	800a1b6 <__ssvfiscanf_r+0x1da>
 800a17e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a180:	4621      	mov	r1, r4
 800a182:	4630      	mov	r0, r6
 800a184:	4798      	blx	r3
 800a186:	2800      	cmp	r0, #0
 800a188:	f43f af68 	beq.w	800a05c <__ssvfiscanf_r+0x80>
 800a18c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a18e:	2800      	cmp	r0, #0
 800a190:	f040 808d 	bne.w	800a2ae <__ssvfiscanf_r+0x2d2>
 800a194:	f04f 30ff 	mov.w	r0, #4294967295
 800a198:	e08f      	b.n	800a2ba <__ssvfiscanf_r+0x2de>
 800a19a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a19c:	f042 0220 	orr.w	r2, r2, #32
 800a1a0:	9241      	str	r2, [sp, #260]	; 0x104
 800a1a2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a1a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a1a8:	9241      	str	r2, [sp, #260]	; 0x104
 800a1aa:	2210      	movs	r2, #16
 800a1ac:	2b6f      	cmp	r3, #111	; 0x6f
 800a1ae:	9242      	str	r2, [sp, #264]	; 0x108
 800a1b0:	bf34      	ite	cc
 800a1b2:	2303      	movcc	r3, #3
 800a1b4:	2304      	movcs	r3, #4
 800a1b6:	9347      	str	r3, [sp, #284]	; 0x11c
 800a1b8:	6863      	ldr	r3, [r4, #4]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	dd42      	ble.n	800a244 <__ssvfiscanf_r+0x268>
 800a1be:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a1c0:	0659      	lsls	r1, r3, #25
 800a1c2:	d404      	bmi.n	800a1ce <__ssvfiscanf_r+0x1f2>
 800a1c4:	6823      	ldr	r3, [r4, #0]
 800a1c6:	781a      	ldrb	r2, [r3, #0]
 800a1c8:	5cba      	ldrb	r2, [r7, r2]
 800a1ca:	0712      	lsls	r2, r2, #28
 800a1cc:	d441      	bmi.n	800a252 <__ssvfiscanf_r+0x276>
 800a1ce:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a1d0:	2b02      	cmp	r3, #2
 800a1d2:	dc50      	bgt.n	800a276 <__ssvfiscanf_r+0x29a>
 800a1d4:	466b      	mov	r3, sp
 800a1d6:	4622      	mov	r2, r4
 800a1d8:	a941      	add	r1, sp, #260	; 0x104
 800a1da:	4630      	mov	r0, r6
 800a1dc:	f000 f876 	bl	800a2cc <_scanf_chars>
 800a1e0:	2801      	cmp	r0, #1
 800a1e2:	d06e      	beq.n	800a2c2 <__ssvfiscanf_r+0x2e6>
 800a1e4:	2802      	cmp	r0, #2
 800a1e6:	f47f af20 	bne.w	800a02a <__ssvfiscanf_r+0x4e>
 800a1ea:	e7cf      	b.n	800a18c <__ssvfiscanf_r+0x1b0>
 800a1ec:	220a      	movs	r2, #10
 800a1ee:	e7dd      	b.n	800a1ac <__ssvfiscanf_r+0x1d0>
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	9342      	str	r3, [sp, #264]	; 0x108
 800a1f4:	2303      	movs	r3, #3
 800a1f6:	e7de      	b.n	800a1b6 <__ssvfiscanf_r+0x1da>
 800a1f8:	2308      	movs	r3, #8
 800a1fa:	9342      	str	r3, [sp, #264]	; 0x108
 800a1fc:	2304      	movs	r3, #4
 800a1fe:	e7da      	b.n	800a1b6 <__ssvfiscanf_r+0x1da>
 800a200:	4629      	mov	r1, r5
 800a202:	4640      	mov	r0, r8
 800a204:	f000 f9e0 	bl	800a5c8 <__sccl>
 800a208:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a20a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a20e:	9341      	str	r3, [sp, #260]	; 0x104
 800a210:	4605      	mov	r5, r0
 800a212:	2301      	movs	r3, #1
 800a214:	e7cf      	b.n	800a1b6 <__ssvfiscanf_r+0x1da>
 800a216:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a218:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a21c:	9341      	str	r3, [sp, #260]	; 0x104
 800a21e:	2300      	movs	r3, #0
 800a220:	e7c9      	b.n	800a1b6 <__ssvfiscanf_r+0x1da>
 800a222:	2302      	movs	r3, #2
 800a224:	e7c7      	b.n	800a1b6 <__ssvfiscanf_r+0x1da>
 800a226:	9841      	ldr	r0, [sp, #260]	; 0x104
 800a228:	06c3      	lsls	r3, r0, #27
 800a22a:	f53f aefe 	bmi.w	800a02a <__ssvfiscanf_r+0x4e>
 800a22e:	9b00      	ldr	r3, [sp, #0]
 800a230:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a232:	1d19      	adds	r1, r3, #4
 800a234:	9100      	str	r1, [sp, #0]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	f010 0f01 	tst.w	r0, #1
 800a23c:	bf14      	ite	ne
 800a23e:	801a      	strhne	r2, [r3, #0]
 800a240:	601a      	streq	r2, [r3, #0]
 800a242:	e6f2      	b.n	800a02a <__ssvfiscanf_r+0x4e>
 800a244:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a246:	4621      	mov	r1, r4
 800a248:	4630      	mov	r0, r6
 800a24a:	4798      	blx	r3
 800a24c:	2800      	cmp	r0, #0
 800a24e:	d0b6      	beq.n	800a1be <__ssvfiscanf_r+0x1e2>
 800a250:	e79c      	b.n	800a18c <__ssvfiscanf_r+0x1b0>
 800a252:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a254:	3201      	adds	r2, #1
 800a256:	9245      	str	r2, [sp, #276]	; 0x114
 800a258:	6862      	ldr	r2, [r4, #4]
 800a25a:	3a01      	subs	r2, #1
 800a25c:	2a00      	cmp	r2, #0
 800a25e:	6062      	str	r2, [r4, #4]
 800a260:	dd02      	ble.n	800a268 <__ssvfiscanf_r+0x28c>
 800a262:	3301      	adds	r3, #1
 800a264:	6023      	str	r3, [r4, #0]
 800a266:	e7ad      	b.n	800a1c4 <__ssvfiscanf_r+0x1e8>
 800a268:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a26a:	4621      	mov	r1, r4
 800a26c:	4630      	mov	r0, r6
 800a26e:	4798      	blx	r3
 800a270:	2800      	cmp	r0, #0
 800a272:	d0a7      	beq.n	800a1c4 <__ssvfiscanf_r+0x1e8>
 800a274:	e78a      	b.n	800a18c <__ssvfiscanf_r+0x1b0>
 800a276:	2b04      	cmp	r3, #4
 800a278:	dc0e      	bgt.n	800a298 <__ssvfiscanf_r+0x2bc>
 800a27a:	466b      	mov	r3, sp
 800a27c:	4622      	mov	r2, r4
 800a27e:	a941      	add	r1, sp, #260	; 0x104
 800a280:	4630      	mov	r0, r6
 800a282:	f000 f87d 	bl	800a380 <_scanf_i>
 800a286:	e7ab      	b.n	800a1e0 <__ssvfiscanf_r+0x204>
 800a288:	08009f29 	.word	0x08009f29
 800a28c:	08009fa3 	.word	0x08009fa3
 800a290:	0800cbb1 	.word	0x0800cbb1
 800a294:	0800cf1a 	.word	0x0800cf1a
 800a298:	4b0b      	ldr	r3, [pc, #44]	; (800a2c8 <__ssvfiscanf_r+0x2ec>)
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	f43f aec5 	beq.w	800a02a <__ssvfiscanf_r+0x4e>
 800a2a0:	466b      	mov	r3, sp
 800a2a2:	4622      	mov	r2, r4
 800a2a4:	a941      	add	r1, sp, #260	; 0x104
 800a2a6:	4630      	mov	r0, r6
 800a2a8:	f7fc fb88 	bl	80069bc <_scanf_float>
 800a2ac:	e798      	b.n	800a1e0 <__ssvfiscanf_r+0x204>
 800a2ae:	89a3      	ldrh	r3, [r4, #12]
 800a2b0:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a2b4:	bf18      	it	ne
 800a2b6:	f04f 30ff 	movne.w	r0, #4294967295
 800a2ba:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800a2be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2c2:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a2c4:	e7f9      	b.n	800a2ba <__ssvfiscanf_r+0x2de>
 800a2c6:	bf00      	nop
 800a2c8:	080069bd 	.word	0x080069bd

0800a2cc <_scanf_chars>:
 800a2cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2d0:	4615      	mov	r5, r2
 800a2d2:	688a      	ldr	r2, [r1, #8]
 800a2d4:	4680      	mov	r8, r0
 800a2d6:	460c      	mov	r4, r1
 800a2d8:	b932      	cbnz	r2, 800a2e8 <_scanf_chars+0x1c>
 800a2da:	698a      	ldr	r2, [r1, #24]
 800a2dc:	2a00      	cmp	r2, #0
 800a2de:	bf0c      	ite	eq
 800a2e0:	2201      	moveq	r2, #1
 800a2e2:	f04f 32ff 	movne.w	r2, #4294967295
 800a2e6:	608a      	str	r2, [r1, #8]
 800a2e8:	6822      	ldr	r2, [r4, #0]
 800a2ea:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800a37c <_scanf_chars+0xb0>
 800a2ee:	06d1      	lsls	r1, r2, #27
 800a2f0:	bf5f      	itttt	pl
 800a2f2:	681a      	ldrpl	r2, [r3, #0]
 800a2f4:	1d11      	addpl	r1, r2, #4
 800a2f6:	6019      	strpl	r1, [r3, #0]
 800a2f8:	6816      	ldrpl	r6, [r2, #0]
 800a2fa:	2700      	movs	r7, #0
 800a2fc:	69a0      	ldr	r0, [r4, #24]
 800a2fe:	b188      	cbz	r0, 800a324 <_scanf_chars+0x58>
 800a300:	2801      	cmp	r0, #1
 800a302:	d107      	bne.n	800a314 <_scanf_chars+0x48>
 800a304:	682a      	ldr	r2, [r5, #0]
 800a306:	7811      	ldrb	r1, [r2, #0]
 800a308:	6962      	ldr	r2, [r4, #20]
 800a30a:	5c52      	ldrb	r2, [r2, r1]
 800a30c:	b952      	cbnz	r2, 800a324 <_scanf_chars+0x58>
 800a30e:	2f00      	cmp	r7, #0
 800a310:	d031      	beq.n	800a376 <_scanf_chars+0xaa>
 800a312:	e022      	b.n	800a35a <_scanf_chars+0x8e>
 800a314:	2802      	cmp	r0, #2
 800a316:	d120      	bne.n	800a35a <_scanf_chars+0x8e>
 800a318:	682b      	ldr	r3, [r5, #0]
 800a31a:	781b      	ldrb	r3, [r3, #0]
 800a31c:	f813 3009 	ldrb.w	r3, [r3, r9]
 800a320:	071b      	lsls	r3, r3, #28
 800a322:	d41a      	bmi.n	800a35a <_scanf_chars+0x8e>
 800a324:	6823      	ldr	r3, [r4, #0]
 800a326:	06da      	lsls	r2, r3, #27
 800a328:	bf5e      	ittt	pl
 800a32a:	682b      	ldrpl	r3, [r5, #0]
 800a32c:	781b      	ldrbpl	r3, [r3, #0]
 800a32e:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a332:	682a      	ldr	r2, [r5, #0]
 800a334:	686b      	ldr	r3, [r5, #4]
 800a336:	3201      	adds	r2, #1
 800a338:	602a      	str	r2, [r5, #0]
 800a33a:	68a2      	ldr	r2, [r4, #8]
 800a33c:	3b01      	subs	r3, #1
 800a33e:	3a01      	subs	r2, #1
 800a340:	606b      	str	r3, [r5, #4]
 800a342:	3701      	adds	r7, #1
 800a344:	60a2      	str	r2, [r4, #8]
 800a346:	b142      	cbz	r2, 800a35a <_scanf_chars+0x8e>
 800a348:	2b00      	cmp	r3, #0
 800a34a:	dcd7      	bgt.n	800a2fc <_scanf_chars+0x30>
 800a34c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a350:	4629      	mov	r1, r5
 800a352:	4640      	mov	r0, r8
 800a354:	4798      	blx	r3
 800a356:	2800      	cmp	r0, #0
 800a358:	d0d0      	beq.n	800a2fc <_scanf_chars+0x30>
 800a35a:	6823      	ldr	r3, [r4, #0]
 800a35c:	f013 0310 	ands.w	r3, r3, #16
 800a360:	d105      	bne.n	800a36e <_scanf_chars+0xa2>
 800a362:	68e2      	ldr	r2, [r4, #12]
 800a364:	3201      	adds	r2, #1
 800a366:	60e2      	str	r2, [r4, #12]
 800a368:	69a2      	ldr	r2, [r4, #24]
 800a36a:	b102      	cbz	r2, 800a36e <_scanf_chars+0xa2>
 800a36c:	7033      	strb	r3, [r6, #0]
 800a36e:	6923      	ldr	r3, [r4, #16]
 800a370:	443b      	add	r3, r7
 800a372:	6123      	str	r3, [r4, #16]
 800a374:	2000      	movs	r0, #0
 800a376:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a37a:	bf00      	nop
 800a37c:	0800cbb1 	.word	0x0800cbb1

0800a380 <_scanf_i>:
 800a380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a384:	4698      	mov	r8, r3
 800a386:	4b76      	ldr	r3, [pc, #472]	; (800a560 <_scanf_i+0x1e0>)
 800a388:	460c      	mov	r4, r1
 800a38a:	4682      	mov	sl, r0
 800a38c:	4616      	mov	r6, r2
 800a38e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a392:	b087      	sub	sp, #28
 800a394:	ab03      	add	r3, sp, #12
 800a396:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a39a:	4b72      	ldr	r3, [pc, #456]	; (800a564 <_scanf_i+0x1e4>)
 800a39c:	69a1      	ldr	r1, [r4, #24]
 800a39e:	4a72      	ldr	r2, [pc, #456]	; (800a568 <_scanf_i+0x1e8>)
 800a3a0:	2903      	cmp	r1, #3
 800a3a2:	bf18      	it	ne
 800a3a4:	461a      	movne	r2, r3
 800a3a6:	68a3      	ldr	r3, [r4, #8]
 800a3a8:	9201      	str	r2, [sp, #4]
 800a3aa:	1e5a      	subs	r2, r3, #1
 800a3ac:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a3b0:	bf88      	it	hi
 800a3b2:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a3b6:	4627      	mov	r7, r4
 800a3b8:	bf82      	ittt	hi
 800a3ba:	eb03 0905 	addhi.w	r9, r3, r5
 800a3be:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a3c2:	60a3      	strhi	r3, [r4, #8]
 800a3c4:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a3c8:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800a3cc:	bf98      	it	ls
 800a3ce:	f04f 0900 	movls.w	r9, #0
 800a3d2:	6023      	str	r3, [r4, #0]
 800a3d4:	463d      	mov	r5, r7
 800a3d6:	f04f 0b00 	mov.w	fp, #0
 800a3da:	6831      	ldr	r1, [r6, #0]
 800a3dc:	ab03      	add	r3, sp, #12
 800a3de:	7809      	ldrb	r1, [r1, #0]
 800a3e0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a3e4:	2202      	movs	r2, #2
 800a3e6:	f7f5 ff13 	bl	8000210 <memchr>
 800a3ea:	b328      	cbz	r0, 800a438 <_scanf_i+0xb8>
 800a3ec:	f1bb 0f01 	cmp.w	fp, #1
 800a3f0:	d159      	bne.n	800a4a6 <_scanf_i+0x126>
 800a3f2:	6862      	ldr	r2, [r4, #4]
 800a3f4:	b92a      	cbnz	r2, 800a402 <_scanf_i+0x82>
 800a3f6:	6822      	ldr	r2, [r4, #0]
 800a3f8:	2308      	movs	r3, #8
 800a3fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a3fe:	6063      	str	r3, [r4, #4]
 800a400:	6022      	str	r2, [r4, #0]
 800a402:	6822      	ldr	r2, [r4, #0]
 800a404:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800a408:	6022      	str	r2, [r4, #0]
 800a40a:	68a2      	ldr	r2, [r4, #8]
 800a40c:	1e51      	subs	r1, r2, #1
 800a40e:	60a1      	str	r1, [r4, #8]
 800a410:	b192      	cbz	r2, 800a438 <_scanf_i+0xb8>
 800a412:	6832      	ldr	r2, [r6, #0]
 800a414:	1c51      	adds	r1, r2, #1
 800a416:	6031      	str	r1, [r6, #0]
 800a418:	7812      	ldrb	r2, [r2, #0]
 800a41a:	f805 2b01 	strb.w	r2, [r5], #1
 800a41e:	6872      	ldr	r2, [r6, #4]
 800a420:	3a01      	subs	r2, #1
 800a422:	2a00      	cmp	r2, #0
 800a424:	6072      	str	r2, [r6, #4]
 800a426:	dc07      	bgt.n	800a438 <_scanf_i+0xb8>
 800a428:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800a42c:	4631      	mov	r1, r6
 800a42e:	4650      	mov	r0, sl
 800a430:	4790      	blx	r2
 800a432:	2800      	cmp	r0, #0
 800a434:	f040 8085 	bne.w	800a542 <_scanf_i+0x1c2>
 800a438:	f10b 0b01 	add.w	fp, fp, #1
 800a43c:	f1bb 0f03 	cmp.w	fp, #3
 800a440:	d1cb      	bne.n	800a3da <_scanf_i+0x5a>
 800a442:	6863      	ldr	r3, [r4, #4]
 800a444:	b90b      	cbnz	r3, 800a44a <_scanf_i+0xca>
 800a446:	230a      	movs	r3, #10
 800a448:	6063      	str	r3, [r4, #4]
 800a44a:	6863      	ldr	r3, [r4, #4]
 800a44c:	4947      	ldr	r1, [pc, #284]	; (800a56c <_scanf_i+0x1ec>)
 800a44e:	6960      	ldr	r0, [r4, #20]
 800a450:	1ac9      	subs	r1, r1, r3
 800a452:	f000 f8b9 	bl	800a5c8 <__sccl>
 800a456:	f04f 0b00 	mov.w	fp, #0
 800a45a:	68a3      	ldr	r3, [r4, #8]
 800a45c:	6822      	ldr	r2, [r4, #0]
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d03d      	beq.n	800a4de <_scanf_i+0x15e>
 800a462:	6831      	ldr	r1, [r6, #0]
 800a464:	6960      	ldr	r0, [r4, #20]
 800a466:	f891 c000 	ldrb.w	ip, [r1]
 800a46a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a46e:	2800      	cmp	r0, #0
 800a470:	d035      	beq.n	800a4de <_scanf_i+0x15e>
 800a472:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800a476:	d124      	bne.n	800a4c2 <_scanf_i+0x142>
 800a478:	0510      	lsls	r0, r2, #20
 800a47a:	d522      	bpl.n	800a4c2 <_scanf_i+0x142>
 800a47c:	f10b 0b01 	add.w	fp, fp, #1
 800a480:	f1b9 0f00 	cmp.w	r9, #0
 800a484:	d003      	beq.n	800a48e <_scanf_i+0x10e>
 800a486:	3301      	adds	r3, #1
 800a488:	f109 39ff 	add.w	r9, r9, #4294967295
 800a48c:	60a3      	str	r3, [r4, #8]
 800a48e:	6873      	ldr	r3, [r6, #4]
 800a490:	3b01      	subs	r3, #1
 800a492:	2b00      	cmp	r3, #0
 800a494:	6073      	str	r3, [r6, #4]
 800a496:	dd1b      	ble.n	800a4d0 <_scanf_i+0x150>
 800a498:	6833      	ldr	r3, [r6, #0]
 800a49a:	3301      	adds	r3, #1
 800a49c:	6033      	str	r3, [r6, #0]
 800a49e:	68a3      	ldr	r3, [r4, #8]
 800a4a0:	3b01      	subs	r3, #1
 800a4a2:	60a3      	str	r3, [r4, #8]
 800a4a4:	e7d9      	b.n	800a45a <_scanf_i+0xda>
 800a4a6:	f1bb 0f02 	cmp.w	fp, #2
 800a4aa:	d1ae      	bne.n	800a40a <_scanf_i+0x8a>
 800a4ac:	6822      	ldr	r2, [r4, #0]
 800a4ae:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800a4b2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a4b6:	d1bf      	bne.n	800a438 <_scanf_i+0xb8>
 800a4b8:	2310      	movs	r3, #16
 800a4ba:	6063      	str	r3, [r4, #4]
 800a4bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a4c0:	e7a2      	b.n	800a408 <_scanf_i+0x88>
 800a4c2:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800a4c6:	6022      	str	r2, [r4, #0]
 800a4c8:	780b      	ldrb	r3, [r1, #0]
 800a4ca:	f805 3b01 	strb.w	r3, [r5], #1
 800a4ce:	e7de      	b.n	800a48e <_scanf_i+0x10e>
 800a4d0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a4d4:	4631      	mov	r1, r6
 800a4d6:	4650      	mov	r0, sl
 800a4d8:	4798      	blx	r3
 800a4da:	2800      	cmp	r0, #0
 800a4dc:	d0df      	beq.n	800a49e <_scanf_i+0x11e>
 800a4de:	6823      	ldr	r3, [r4, #0]
 800a4e0:	05db      	lsls	r3, r3, #23
 800a4e2:	d50d      	bpl.n	800a500 <_scanf_i+0x180>
 800a4e4:	42bd      	cmp	r5, r7
 800a4e6:	d909      	bls.n	800a4fc <_scanf_i+0x17c>
 800a4e8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a4ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a4f0:	4632      	mov	r2, r6
 800a4f2:	4650      	mov	r0, sl
 800a4f4:	4798      	blx	r3
 800a4f6:	f105 39ff 	add.w	r9, r5, #4294967295
 800a4fa:	464d      	mov	r5, r9
 800a4fc:	42bd      	cmp	r5, r7
 800a4fe:	d02d      	beq.n	800a55c <_scanf_i+0x1dc>
 800a500:	6822      	ldr	r2, [r4, #0]
 800a502:	f012 0210 	ands.w	r2, r2, #16
 800a506:	d113      	bne.n	800a530 <_scanf_i+0x1b0>
 800a508:	702a      	strb	r2, [r5, #0]
 800a50a:	6863      	ldr	r3, [r4, #4]
 800a50c:	9e01      	ldr	r6, [sp, #4]
 800a50e:	4639      	mov	r1, r7
 800a510:	4650      	mov	r0, sl
 800a512:	47b0      	blx	r6
 800a514:	6821      	ldr	r1, [r4, #0]
 800a516:	f8d8 3000 	ldr.w	r3, [r8]
 800a51a:	f011 0f20 	tst.w	r1, #32
 800a51e:	d013      	beq.n	800a548 <_scanf_i+0x1c8>
 800a520:	1d1a      	adds	r2, r3, #4
 800a522:	f8c8 2000 	str.w	r2, [r8]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	6018      	str	r0, [r3, #0]
 800a52a:	68e3      	ldr	r3, [r4, #12]
 800a52c:	3301      	adds	r3, #1
 800a52e:	60e3      	str	r3, [r4, #12]
 800a530:	1bed      	subs	r5, r5, r7
 800a532:	44ab      	add	fp, r5
 800a534:	6925      	ldr	r5, [r4, #16]
 800a536:	445d      	add	r5, fp
 800a538:	6125      	str	r5, [r4, #16]
 800a53a:	2000      	movs	r0, #0
 800a53c:	b007      	add	sp, #28
 800a53e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a542:	f04f 0b00 	mov.w	fp, #0
 800a546:	e7ca      	b.n	800a4de <_scanf_i+0x15e>
 800a548:	1d1a      	adds	r2, r3, #4
 800a54a:	f8c8 2000 	str.w	r2, [r8]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f011 0f01 	tst.w	r1, #1
 800a554:	bf14      	ite	ne
 800a556:	8018      	strhne	r0, [r3, #0]
 800a558:	6018      	streq	r0, [r3, #0]
 800a55a:	e7e6      	b.n	800a52a <_scanf_i+0x1aa>
 800a55c:	2001      	movs	r0, #1
 800a55e:	e7ed      	b.n	800a53c <_scanf_i+0x1bc>
 800a560:	0800cb14 	.word	0x0800cb14
 800a564:	0800a745 	.word	0x0800a745
 800a568:	08007c65 	.word	0x08007c65
 800a56c:	0800cf3e 	.word	0x0800cf3e

0800a570 <_read_r>:
 800a570:	b538      	push	{r3, r4, r5, lr}
 800a572:	4d07      	ldr	r5, [pc, #28]	; (800a590 <_read_r+0x20>)
 800a574:	4604      	mov	r4, r0
 800a576:	4608      	mov	r0, r1
 800a578:	4611      	mov	r1, r2
 800a57a:	2200      	movs	r2, #0
 800a57c:	602a      	str	r2, [r5, #0]
 800a57e:	461a      	mov	r2, r3
 800a580:	f7f8 fdab 	bl	80030da <_read>
 800a584:	1c43      	adds	r3, r0, #1
 800a586:	d102      	bne.n	800a58e <_read_r+0x1e>
 800a588:	682b      	ldr	r3, [r5, #0]
 800a58a:	b103      	cbz	r3, 800a58e <_read_r+0x1e>
 800a58c:	6023      	str	r3, [r4, #0]
 800a58e:	bd38      	pop	{r3, r4, r5, pc}
 800a590:	20000d80 	.word	0x20000d80
 800a594:	00000000 	.word	0x00000000

0800a598 <nan>:
 800a598:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a5a0 <nan+0x8>
 800a59c:	4770      	bx	lr
 800a59e:	bf00      	nop
 800a5a0:	00000000 	.word	0x00000000
 800a5a4:	7ff80000 	.word	0x7ff80000

0800a5a8 <_sbrk_r>:
 800a5a8:	b538      	push	{r3, r4, r5, lr}
 800a5aa:	4d06      	ldr	r5, [pc, #24]	; (800a5c4 <_sbrk_r+0x1c>)
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	4604      	mov	r4, r0
 800a5b0:	4608      	mov	r0, r1
 800a5b2:	602b      	str	r3, [r5, #0]
 800a5b4:	f7f8 fdfe 	bl	80031b4 <_sbrk>
 800a5b8:	1c43      	adds	r3, r0, #1
 800a5ba:	d102      	bne.n	800a5c2 <_sbrk_r+0x1a>
 800a5bc:	682b      	ldr	r3, [r5, #0]
 800a5be:	b103      	cbz	r3, 800a5c2 <_sbrk_r+0x1a>
 800a5c0:	6023      	str	r3, [r4, #0]
 800a5c2:	bd38      	pop	{r3, r4, r5, pc}
 800a5c4:	20000d80 	.word	0x20000d80

0800a5c8 <__sccl>:
 800a5c8:	b570      	push	{r4, r5, r6, lr}
 800a5ca:	780b      	ldrb	r3, [r1, #0]
 800a5cc:	4604      	mov	r4, r0
 800a5ce:	2b5e      	cmp	r3, #94	; 0x5e
 800a5d0:	bf0b      	itete	eq
 800a5d2:	784b      	ldrbeq	r3, [r1, #1]
 800a5d4:	1c48      	addne	r0, r1, #1
 800a5d6:	1c88      	addeq	r0, r1, #2
 800a5d8:	2200      	movne	r2, #0
 800a5da:	bf08      	it	eq
 800a5dc:	2201      	moveq	r2, #1
 800a5de:	1e61      	subs	r1, r4, #1
 800a5e0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800a5e4:	f801 2f01 	strb.w	r2, [r1, #1]!
 800a5e8:	42a9      	cmp	r1, r5
 800a5ea:	d1fb      	bne.n	800a5e4 <__sccl+0x1c>
 800a5ec:	b90b      	cbnz	r3, 800a5f2 <__sccl+0x2a>
 800a5ee:	3801      	subs	r0, #1
 800a5f0:	bd70      	pop	{r4, r5, r6, pc}
 800a5f2:	f082 0201 	eor.w	r2, r2, #1
 800a5f6:	54e2      	strb	r2, [r4, r3]
 800a5f8:	4605      	mov	r5, r0
 800a5fa:	4628      	mov	r0, r5
 800a5fc:	f810 1b01 	ldrb.w	r1, [r0], #1
 800a600:	292d      	cmp	r1, #45	; 0x2d
 800a602:	d006      	beq.n	800a612 <__sccl+0x4a>
 800a604:	295d      	cmp	r1, #93	; 0x5d
 800a606:	d0f3      	beq.n	800a5f0 <__sccl+0x28>
 800a608:	b909      	cbnz	r1, 800a60e <__sccl+0x46>
 800a60a:	4628      	mov	r0, r5
 800a60c:	e7f0      	b.n	800a5f0 <__sccl+0x28>
 800a60e:	460b      	mov	r3, r1
 800a610:	e7f1      	b.n	800a5f6 <__sccl+0x2e>
 800a612:	786e      	ldrb	r6, [r5, #1]
 800a614:	2e5d      	cmp	r6, #93	; 0x5d
 800a616:	d0fa      	beq.n	800a60e <__sccl+0x46>
 800a618:	42b3      	cmp	r3, r6
 800a61a:	dcf8      	bgt.n	800a60e <__sccl+0x46>
 800a61c:	3502      	adds	r5, #2
 800a61e:	4619      	mov	r1, r3
 800a620:	3101      	adds	r1, #1
 800a622:	428e      	cmp	r6, r1
 800a624:	5462      	strb	r2, [r4, r1]
 800a626:	dcfb      	bgt.n	800a620 <__sccl+0x58>
 800a628:	1af1      	subs	r1, r6, r3
 800a62a:	3901      	subs	r1, #1
 800a62c:	1c58      	adds	r0, r3, #1
 800a62e:	42b3      	cmp	r3, r6
 800a630:	bfa8      	it	ge
 800a632:	2100      	movge	r1, #0
 800a634:	1843      	adds	r3, r0, r1
 800a636:	e7e0      	b.n	800a5fa <__sccl+0x32>

0800a638 <strncmp>:
 800a638:	b510      	push	{r4, lr}
 800a63a:	b17a      	cbz	r2, 800a65c <strncmp+0x24>
 800a63c:	4603      	mov	r3, r0
 800a63e:	3901      	subs	r1, #1
 800a640:	1884      	adds	r4, r0, r2
 800a642:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a646:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a64a:	4290      	cmp	r0, r2
 800a64c:	d101      	bne.n	800a652 <strncmp+0x1a>
 800a64e:	42a3      	cmp	r3, r4
 800a650:	d101      	bne.n	800a656 <strncmp+0x1e>
 800a652:	1a80      	subs	r0, r0, r2
 800a654:	bd10      	pop	{r4, pc}
 800a656:	2800      	cmp	r0, #0
 800a658:	d1f3      	bne.n	800a642 <strncmp+0xa>
 800a65a:	e7fa      	b.n	800a652 <strncmp+0x1a>
 800a65c:	4610      	mov	r0, r2
 800a65e:	e7f9      	b.n	800a654 <strncmp+0x1c>

0800a660 <_strtoul_l.constprop.0>:
 800a660:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a664:	4f36      	ldr	r7, [pc, #216]	; (800a740 <_strtoul_l.constprop.0+0xe0>)
 800a666:	4686      	mov	lr, r0
 800a668:	460d      	mov	r5, r1
 800a66a:	4628      	mov	r0, r5
 800a66c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a670:	5de6      	ldrb	r6, [r4, r7]
 800a672:	f016 0608 	ands.w	r6, r6, #8
 800a676:	d1f8      	bne.n	800a66a <_strtoul_l.constprop.0+0xa>
 800a678:	2c2d      	cmp	r4, #45	; 0x2d
 800a67a:	d12f      	bne.n	800a6dc <_strtoul_l.constprop.0+0x7c>
 800a67c:	782c      	ldrb	r4, [r5, #0]
 800a67e:	2601      	movs	r6, #1
 800a680:	1c85      	adds	r5, r0, #2
 800a682:	2b00      	cmp	r3, #0
 800a684:	d057      	beq.n	800a736 <_strtoul_l.constprop.0+0xd6>
 800a686:	2b10      	cmp	r3, #16
 800a688:	d109      	bne.n	800a69e <_strtoul_l.constprop.0+0x3e>
 800a68a:	2c30      	cmp	r4, #48	; 0x30
 800a68c:	d107      	bne.n	800a69e <_strtoul_l.constprop.0+0x3e>
 800a68e:	7828      	ldrb	r0, [r5, #0]
 800a690:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800a694:	2858      	cmp	r0, #88	; 0x58
 800a696:	d149      	bne.n	800a72c <_strtoul_l.constprop.0+0xcc>
 800a698:	786c      	ldrb	r4, [r5, #1]
 800a69a:	2310      	movs	r3, #16
 800a69c:	3502      	adds	r5, #2
 800a69e:	f04f 38ff 	mov.w	r8, #4294967295
 800a6a2:	2700      	movs	r7, #0
 800a6a4:	fbb8 f8f3 	udiv	r8, r8, r3
 800a6a8:	fb03 f908 	mul.w	r9, r3, r8
 800a6ac:	ea6f 0909 	mvn.w	r9, r9
 800a6b0:	4638      	mov	r0, r7
 800a6b2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800a6b6:	f1bc 0f09 	cmp.w	ip, #9
 800a6ba:	d814      	bhi.n	800a6e6 <_strtoul_l.constprop.0+0x86>
 800a6bc:	4664      	mov	r4, ip
 800a6be:	42a3      	cmp	r3, r4
 800a6c0:	dd22      	ble.n	800a708 <_strtoul_l.constprop.0+0xa8>
 800a6c2:	2f00      	cmp	r7, #0
 800a6c4:	db1d      	blt.n	800a702 <_strtoul_l.constprop.0+0xa2>
 800a6c6:	4580      	cmp	r8, r0
 800a6c8:	d31b      	bcc.n	800a702 <_strtoul_l.constprop.0+0xa2>
 800a6ca:	d101      	bne.n	800a6d0 <_strtoul_l.constprop.0+0x70>
 800a6cc:	45a1      	cmp	r9, r4
 800a6ce:	db18      	blt.n	800a702 <_strtoul_l.constprop.0+0xa2>
 800a6d0:	fb00 4003 	mla	r0, r0, r3, r4
 800a6d4:	2701      	movs	r7, #1
 800a6d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a6da:	e7ea      	b.n	800a6b2 <_strtoul_l.constprop.0+0x52>
 800a6dc:	2c2b      	cmp	r4, #43	; 0x2b
 800a6de:	bf04      	itt	eq
 800a6e0:	782c      	ldrbeq	r4, [r5, #0]
 800a6e2:	1c85      	addeq	r5, r0, #2
 800a6e4:	e7cd      	b.n	800a682 <_strtoul_l.constprop.0+0x22>
 800a6e6:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800a6ea:	f1bc 0f19 	cmp.w	ip, #25
 800a6ee:	d801      	bhi.n	800a6f4 <_strtoul_l.constprop.0+0x94>
 800a6f0:	3c37      	subs	r4, #55	; 0x37
 800a6f2:	e7e4      	b.n	800a6be <_strtoul_l.constprop.0+0x5e>
 800a6f4:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800a6f8:	f1bc 0f19 	cmp.w	ip, #25
 800a6fc:	d804      	bhi.n	800a708 <_strtoul_l.constprop.0+0xa8>
 800a6fe:	3c57      	subs	r4, #87	; 0x57
 800a700:	e7dd      	b.n	800a6be <_strtoul_l.constprop.0+0x5e>
 800a702:	f04f 37ff 	mov.w	r7, #4294967295
 800a706:	e7e6      	b.n	800a6d6 <_strtoul_l.constprop.0+0x76>
 800a708:	2f00      	cmp	r7, #0
 800a70a:	da07      	bge.n	800a71c <_strtoul_l.constprop.0+0xbc>
 800a70c:	2322      	movs	r3, #34	; 0x22
 800a70e:	f8ce 3000 	str.w	r3, [lr]
 800a712:	f04f 30ff 	mov.w	r0, #4294967295
 800a716:	b932      	cbnz	r2, 800a726 <_strtoul_l.constprop.0+0xc6>
 800a718:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a71c:	b106      	cbz	r6, 800a720 <_strtoul_l.constprop.0+0xc0>
 800a71e:	4240      	negs	r0, r0
 800a720:	2a00      	cmp	r2, #0
 800a722:	d0f9      	beq.n	800a718 <_strtoul_l.constprop.0+0xb8>
 800a724:	b107      	cbz	r7, 800a728 <_strtoul_l.constprop.0+0xc8>
 800a726:	1e69      	subs	r1, r5, #1
 800a728:	6011      	str	r1, [r2, #0]
 800a72a:	e7f5      	b.n	800a718 <_strtoul_l.constprop.0+0xb8>
 800a72c:	2430      	movs	r4, #48	; 0x30
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d1b5      	bne.n	800a69e <_strtoul_l.constprop.0+0x3e>
 800a732:	2308      	movs	r3, #8
 800a734:	e7b3      	b.n	800a69e <_strtoul_l.constprop.0+0x3e>
 800a736:	2c30      	cmp	r4, #48	; 0x30
 800a738:	d0a9      	beq.n	800a68e <_strtoul_l.constprop.0+0x2e>
 800a73a:	230a      	movs	r3, #10
 800a73c:	e7af      	b.n	800a69e <_strtoul_l.constprop.0+0x3e>
 800a73e:	bf00      	nop
 800a740:	0800cbb1 	.word	0x0800cbb1

0800a744 <_strtoul_r>:
 800a744:	f7ff bf8c 	b.w	800a660 <_strtoul_l.constprop.0>

0800a748 <__submore>:
 800a748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a74c:	460c      	mov	r4, r1
 800a74e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a750:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a754:	4299      	cmp	r1, r3
 800a756:	d11d      	bne.n	800a794 <__submore+0x4c>
 800a758:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a75c:	f7ff fa14 	bl	8009b88 <_malloc_r>
 800a760:	b918      	cbnz	r0, 800a76a <__submore+0x22>
 800a762:	f04f 30ff 	mov.w	r0, #4294967295
 800a766:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a76a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a76e:	63a3      	str	r3, [r4, #56]	; 0x38
 800a770:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800a774:	6360      	str	r0, [r4, #52]	; 0x34
 800a776:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800a77a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a77e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800a782:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a786:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800a78a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800a78e:	6020      	str	r0, [r4, #0]
 800a790:	2000      	movs	r0, #0
 800a792:	e7e8      	b.n	800a766 <__submore+0x1e>
 800a794:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800a796:	0077      	lsls	r7, r6, #1
 800a798:	463a      	mov	r2, r7
 800a79a:	f000 fa2d 	bl	800abf8 <_realloc_r>
 800a79e:	4605      	mov	r5, r0
 800a7a0:	2800      	cmp	r0, #0
 800a7a2:	d0de      	beq.n	800a762 <__submore+0x1a>
 800a7a4:	eb00 0806 	add.w	r8, r0, r6
 800a7a8:	4601      	mov	r1, r0
 800a7aa:	4632      	mov	r2, r6
 800a7ac:	4640      	mov	r0, r8
 800a7ae:	f7fe fc99 	bl	80090e4 <memcpy>
 800a7b2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800a7b6:	f8c4 8000 	str.w	r8, [r4]
 800a7ba:	e7e9      	b.n	800a790 <__submore+0x48>

0800a7bc <__ascii_wctomb>:
 800a7bc:	b149      	cbz	r1, 800a7d2 <__ascii_wctomb+0x16>
 800a7be:	2aff      	cmp	r2, #255	; 0xff
 800a7c0:	bf85      	ittet	hi
 800a7c2:	238a      	movhi	r3, #138	; 0x8a
 800a7c4:	6003      	strhi	r3, [r0, #0]
 800a7c6:	700a      	strbls	r2, [r1, #0]
 800a7c8:	f04f 30ff 	movhi.w	r0, #4294967295
 800a7cc:	bf98      	it	ls
 800a7ce:	2001      	movls	r0, #1
 800a7d0:	4770      	bx	lr
 800a7d2:	4608      	mov	r0, r1
 800a7d4:	4770      	bx	lr
	...

0800a7d8 <__assert_func>:
 800a7d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a7da:	4614      	mov	r4, r2
 800a7dc:	461a      	mov	r2, r3
 800a7de:	4b09      	ldr	r3, [pc, #36]	; (800a804 <__assert_func+0x2c>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	4605      	mov	r5, r0
 800a7e4:	68d8      	ldr	r0, [r3, #12]
 800a7e6:	b14c      	cbz	r4, 800a7fc <__assert_func+0x24>
 800a7e8:	4b07      	ldr	r3, [pc, #28]	; (800a808 <__assert_func+0x30>)
 800a7ea:	9100      	str	r1, [sp, #0]
 800a7ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a7f0:	4906      	ldr	r1, [pc, #24]	; (800a80c <__assert_func+0x34>)
 800a7f2:	462b      	mov	r3, r5
 800a7f4:	f000 f9a6 	bl	800ab44 <fiprintf>
 800a7f8:	f000 fc46 	bl	800b088 <abort>
 800a7fc:	4b04      	ldr	r3, [pc, #16]	; (800a810 <__assert_func+0x38>)
 800a7fe:	461c      	mov	r4, r3
 800a800:	e7f3      	b.n	800a7ea <__assert_func+0x12>
 800a802:	bf00      	nop
 800a804:	20000014 	.word	0x20000014
 800a808:	0800cf40 	.word	0x0800cf40
 800a80c:	0800cf4d 	.word	0x0800cf4d
 800a810:	0800cf7b 	.word	0x0800cf7b

0800a814 <__sflush_r>:
 800a814:	898a      	ldrh	r2, [r1, #12]
 800a816:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a81a:	4605      	mov	r5, r0
 800a81c:	0710      	lsls	r0, r2, #28
 800a81e:	460c      	mov	r4, r1
 800a820:	d458      	bmi.n	800a8d4 <__sflush_r+0xc0>
 800a822:	684b      	ldr	r3, [r1, #4]
 800a824:	2b00      	cmp	r3, #0
 800a826:	dc05      	bgt.n	800a834 <__sflush_r+0x20>
 800a828:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	dc02      	bgt.n	800a834 <__sflush_r+0x20>
 800a82e:	2000      	movs	r0, #0
 800a830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a834:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a836:	2e00      	cmp	r6, #0
 800a838:	d0f9      	beq.n	800a82e <__sflush_r+0x1a>
 800a83a:	2300      	movs	r3, #0
 800a83c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a840:	682f      	ldr	r7, [r5, #0]
 800a842:	602b      	str	r3, [r5, #0]
 800a844:	d032      	beq.n	800a8ac <__sflush_r+0x98>
 800a846:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a848:	89a3      	ldrh	r3, [r4, #12]
 800a84a:	075a      	lsls	r2, r3, #29
 800a84c:	d505      	bpl.n	800a85a <__sflush_r+0x46>
 800a84e:	6863      	ldr	r3, [r4, #4]
 800a850:	1ac0      	subs	r0, r0, r3
 800a852:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a854:	b10b      	cbz	r3, 800a85a <__sflush_r+0x46>
 800a856:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a858:	1ac0      	subs	r0, r0, r3
 800a85a:	2300      	movs	r3, #0
 800a85c:	4602      	mov	r2, r0
 800a85e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a860:	6a21      	ldr	r1, [r4, #32]
 800a862:	4628      	mov	r0, r5
 800a864:	47b0      	blx	r6
 800a866:	1c43      	adds	r3, r0, #1
 800a868:	89a3      	ldrh	r3, [r4, #12]
 800a86a:	d106      	bne.n	800a87a <__sflush_r+0x66>
 800a86c:	6829      	ldr	r1, [r5, #0]
 800a86e:	291d      	cmp	r1, #29
 800a870:	d82c      	bhi.n	800a8cc <__sflush_r+0xb8>
 800a872:	4a2a      	ldr	r2, [pc, #168]	; (800a91c <__sflush_r+0x108>)
 800a874:	40ca      	lsrs	r2, r1
 800a876:	07d6      	lsls	r6, r2, #31
 800a878:	d528      	bpl.n	800a8cc <__sflush_r+0xb8>
 800a87a:	2200      	movs	r2, #0
 800a87c:	6062      	str	r2, [r4, #4]
 800a87e:	04d9      	lsls	r1, r3, #19
 800a880:	6922      	ldr	r2, [r4, #16]
 800a882:	6022      	str	r2, [r4, #0]
 800a884:	d504      	bpl.n	800a890 <__sflush_r+0x7c>
 800a886:	1c42      	adds	r2, r0, #1
 800a888:	d101      	bne.n	800a88e <__sflush_r+0x7a>
 800a88a:	682b      	ldr	r3, [r5, #0]
 800a88c:	b903      	cbnz	r3, 800a890 <__sflush_r+0x7c>
 800a88e:	6560      	str	r0, [r4, #84]	; 0x54
 800a890:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a892:	602f      	str	r7, [r5, #0]
 800a894:	2900      	cmp	r1, #0
 800a896:	d0ca      	beq.n	800a82e <__sflush_r+0x1a>
 800a898:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a89c:	4299      	cmp	r1, r3
 800a89e:	d002      	beq.n	800a8a6 <__sflush_r+0x92>
 800a8a0:	4628      	mov	r0, r5
 800a8a2:	f7ff f905 	bl	8009ab0 <_free_r>
 800a8a6:	2000      	movs	r0, #0
 800a8a8:	6360      	str	r0, [r4, #52]	; 0x34
 800a8aa:	e7c1      	b.n	800a830 <__sflush_r+0x1c>
 800a8ac:	6a21      	ldr	r1, [r4, #32]
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	4628      	mov	r0, r5
 800a8b2:	47b0      	blx	r6
 800a8b4:	1c41      	adds	r1, r0, #1
 800a8b6:	d1c7      	bne.n	800a848 <__sflush_r+0x34>
 800a8b8:	682b      	ldr	r3, [r5, #0]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d0c4      	beq.n	800a848 <__sflush_r+0x34>
 800a8be:	2b1d      	cmp	r3, #29
 800a8c0:	d001      	beq.n	800a8c6 <__sflush_r+0xb2>
 800a8c2:	2b16      	cmp	r3, #22
 800a8c4:	d101      	bne.n	800a8ca <__sflush_r+0xb6>
 800a8c6:	602f      	str	r7, [r5, #0]
 800a8c8:	e7b1      	b.n	800a82e <__sflush_r+0x1a>
 800a8ca:	89a3      	ldrh	r3, [r4, #12]
 800a8cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8d0:	81a3      	strh	r3, [r4, #12]
 800a8d2:	e7ad      	b.n	800a830 <__sflush_r+0x1c>
 800a8d4:	690f      	ldr	r7, [r1, #16]
 800a8d6:	2f00      	cmp	r7, #0
 800a8d8:	d0a9      	beq.n	800a82e <__sflush_r+0x1a>
 800a8da:	0793      	lsls	r3, r2, #30
 800a8dc:	680e      	ldr	r6, [r1, #0]
 800a8de:	bf08      	it	eq
 800a8e0:	694b      	ldreq	r3, [r1, #20]
 800a8e2:	600f      	str	r7, [r1, #0]
 800a8e4:	bf18      	it	ne
 800a8e6:	2300      	movne	r3, #0
 800a8e8:	eba6 0807 	sub.w	r8, r6, r7
 800a8ec:	608b      	str	r3, [r1, #8]
 800a8ee:	f1b8 0f00 	cmp.w	r8, #0
 800a8f2:	dd9c      	ble.n	800a82e <__sflush_r+0x1a>
 800a8f4:	6a21      	ldr	r1, [r4, #32]
 800a8f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a8f8:	4643      	mov	r3, r8
 800a8fa:	463a      	mov	r2, r7
 800a8fc:	4628      	mov	r0, r5
 800a8fe:	47b0      	blx	r6
 800a900:	2800      	cmp	r0, #0
 800a902:	dc06      	bgt.n	800a912 <__sflush_r+0xfe>
 800a904:	89a3      	ldrh	r3, [r4, #12]
 800a906:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a90a:	81a3      	strh	r3, [r4, #12]
 800a90c:	f04f 30ff 	mov.w	r0, #4294967295
 800a910:	e78e      	b.n	800a830 <__sflush_r+0x1c>
 800a912:	4407      	add	r7, r0
 800a914:	eba8 0800 	sub.w	r8, r8, r0
 800a918:	e7e9      	b.n	800a8ee <__sflush_r+0xda>
 800a91a:	bf00      	nop
 800a91c:	20400001 	.word	0x20400001

0800a920 <_fflush_r>:
 800a920:	b538      	push	{r3, r4, r5, lr}
 800a922:	690b      	ldr	r3, [r1, #16]
 800a924:	4605      	mov	r5, r0
 800a926:	460c      	mov	r4, r1
 800a928:	b913      	cbnz	r3, 800a930 <_fflush_r+0x10>
 800a92a:	2500      	movs	r5, #0
 800a92c:	4628      	mov	r0, r5
 800a92e:	bd38      	pop	{r3, r4, r5, pc}
 800a930:	b118      	cbz	r0, 800a93a <_fflush_r+0x1a>
 800a932:	6983      	ldr	r3, [r0, #24]
 800a934:	b90b      	cbnz	r3, 800a93a <_fflush_r+0x1a>
 800a936:	f000 f887 	bl	800aa48 <__sinit>
 800a93a:	4b14      	ldr	r3, [pc, #80]	; (800a98c <_fflush_r+0x6c>)
 800a93c:	429c      	cmp	r4, r3
 800a93e:	d11b      	bne.n	800a978 <_fflush_r+0x58>
 800a940:	686c      	ldr	r4, [r5, #4]
 800a942:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d0ef      	beq.n	800a92a <_fflush_r+0xa>
 800a94a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a94c:	07d0      	lsls	r0, r2, #31
 800a94e:	d404      	bmi.n	800a95a <_fflush_r+0x3a>
 800a950:	0599      	lsls	r1, r3, #22
 800a952:	d402      	bmi.n	800a95a <_fflush_r+0x3a>
 800a954:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a956:	f000 f927 	bl	800aba8 <__retarget_lock_acquire_recursive>
 800a95a:	4628      	mov	r0, r5
 800a95c:	4621      	mov	r1, r4
 800a95e:	f7ff ff59 	bl	800a814 <__sflush_r>
 800a962:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a964:	07da      	lsls	r2, r3, #31
 800a966:	4605      	mov	r5, r0
 800a968:	d4e0      	bmi.n	800a92c <_fflush_r+0xc>
 800a96a:	89a3      	ldrh	r3, [r4, #12]
 800a96c:	059b      	lsls	r3, r3, #22
 800a96e:	d4dd      	bmi.n	800a92c <_fflush_r+0xc>
 800a970:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a972:	f000 f91a 	bl	800abaa <__retarget_lock_release_recursive>
 800a976:	e7d9      	b.n	800a92c <_fflush_r+0xc>
 800a978:	4b05      	ldr	r3, [pc, #20]	; (800a990 <_fflush_r+0x70>)
 800a97a:	429c      	cmp	r4, r3
 800a97c:	d101      	bne.n	800a982 <_fflush_r+0x62>
 800a97e:	68ac      	ldr	r4, [r5, #8]
 800a980:	e7df      	b.n	800a942 <_fflush_r+0x22>
 800a982:	4b04      	ldr	r3, [pc, #16]	; (800a994 <_fflush_r+0x74>)
 800a984:	429c      	cmp	r4, r3
 800a986:	bf08      	it	eq
 800a988:	68ec      	ldreq	r4, [r5, #12]
 800a98a:	e7da      	b.n	800a942 <_fflush_r+0x22>
 800a98c:	0800cf9c 	.word	0x0800cf9c
 800a990:	0800cfbc 	.word	0x0800cfbc
 800a994:	0800cf7c 	.word	0x0800cf7c

0800a998 <std>:
 800a998:	2300      	movs	r3, #0
 800a99a:	b510      	push	{r4, lr}
 800a99c:	4604      	mov	r4, r0
 800a99e:	e9c0 3300 	strd	r3, r3, [r0]
 800a9a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a9a6:	6083      	str	r3, [r0, #8]
 800a9a8:	8181      	strh	r1, [r0, #12]
 800a9aa:	6643      	str	r3, [r0, #100]	; 0x64
 800a9ac:	81c2      	strh	r2, [r0, #14]
 800a9ae:	6183      	str	r3, [r0, #24]
 800a9b0:	4619      	mov	r1, r3
 800a9b2:	2208      	movs	r2, #8
 800a9b4:	305c      	adds	r0, #92	; 0x5c
 800a9b6:	f7fb fb8f 	bl	80060d8 <memset>
 800a9ba:	4b05      	ldr	r3, [pc, #20]	; (800a9d0 <std+0x38>)
 800a9bc:	6263      	str	r3, [r4, #36]	; 0x24
 800a9be:	4b05      	ldr	r3, [pc, #20]	; (800a9d4 <std+0x3c>)
 800a9c0:	62a3      	str	r3, [r4, #40]	; 0x28
 800a9c2:	4b05      	ldr	r3, [pc, #20]	; (800a9d8 <std+0x40>)
 800a9c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a9c6:	4b05      	ldr	r3, [pc, #20]	; (800a9dc <std+0x44>)
 800a9c8:	6224      	str	r4, [r4, #32]
 800a9ca:	6323      	str	r3, [r4, #48]	; 0x30
 800a9cc:	bd10      	pop	{r4, pc}
 800a9ce:	bf00      	nop
 800a9d0:	08006e81 	.word	0x08006e81
 800a9d4:	08006ea7 	.word	0x08006ea7
 800a9d8:	08006edf 	.word	0x08006edf
 800a9dc:	08006f03 	.word	0x08006f03

0800a9e0 <_cleanup_r>:
 800a9e0:	4901      	ldr	r1, [pc, #4]	; (800a9e8 <_cleanup_r+0x8>)
 800a9e2:	f000 b8c1 	b.w	800ab68 <_fwalk_reent>
 800a9e6:	bf00      	nop
 800a9e8:	0800a921 	.word	0x0800a921

0800a9ec <__sfmoreglue>:
 800a9ec:	b570      	push	{r4, r5, r6, lr}
 800a9ee:	2268      	movs	r2, #104	; 0x68
 800a9f0:	1e4d      	subs	r5, r1, #1
 800a9f2:	4355      	muls	r5, r2
 800a9f4:	460e      	mov	r6, r1
 800a9f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a9fa:	f7ff f8c5 	bl	8009b88 <_malloc_r>
 800a9fe:	4604      	mov	r4, r0
 800aa00:	b140      	cbz	r0, 800aa14 <__sfmoreglue+0x28>
 800aa02:	2100      	movs	r1, #0
 800aa04:	e9c0 1600 	strd	r1, r6, [r0]
 800aa08:	300c      	adds	r0, #12
 800aa0a:	60a0      	str	r0, [r4, #8]
 800aa0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800aa10:	f7fb fb62 	bl	80060d8 <memset>
 800aa14:	4620      	mov	r0, r4
 800aa16:	bd70      	pop	{r4, r5, r6, pc}

0800aa18 <__sfp_lock_acquire>:
 800aa18:	4801      	ldr	r0, [pc, #4]	; (800aa20 <__sfp_lock_acquire+0x8>)
 800aa1a:	f000 b8c5 	b.w	800aba8 <__retarget_lock_acquire_recursive>
 800aa1e:	bf00      	nop
 800aa20:	20000d85 	.word	0x20000d85

0800aa24 <__sfp_lock_release>:
 800aa24:	4801      	ldr	r0, [pc, #4]	; (800aa2c <__sfp_lock_release+0x8>)
 800aa26:	f000 b8c0 	b.w	800abaa <__retarget_lock_release_recursive>
 800aa2a:	bf00      	nop
 800aa2c:	20000d85 	.word	0x20000d85

0800aa30 <__sinit_lock_acquire>:
 800aa30:	4801      	ldr	r0, [pc, #4]	; (800aa38 <__sinit_lock_acquire+0x8>)
 800aa32:	f000 b8b9 	b.w	800aba8 <__retarget_lock_acquire_recursive>
 800aa36:	bf00      	nop
 800aa38:	20000d86 	.word	0x20000d86

0800aa3c <__sinit_lock_release>:
 800aa3c:	4801      	ldr	r0, [pc, #4]	; (800aa44 <__sinit_lock_release+0x8>)
 800aa3e:	f000 b8b4 	b.w	800abaa <__retarget_lock_release_recursive>
 800aa42:	bf00      	nop
 800aa44:	20000d86 	.word	0x20000d86

0800aa48 <__sinit>:
 800aa48:	b510      	push	{r4, lr}
 800aa4a:	4604      	mov	r4, r0
 800aa4c:	f7ff fff0 	bl	800aa30 <__sinit_lock_acquire>
 800aa50:	69a3      	ldr	r3, [r4, #24]
 800aa52:	b11b      	cbz	r3, 800aa5c <__sinit+0x14>
 800aa54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa58:	f7ff bff0 	b.w	800aa3c <__sinit_lock_release>
 800aa5c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800aa60:	6523      	str	r3, [r4, #80]	; 0x50
 800aa62:	4b13      	ldr	r3, [pc, #76]	; (800aab0 <__sinit+0x68>)
 800aa64:	4a13      	ldr	r2, [pc, #76]	; (800aab4 <__sinit+0x6c>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	62a2      	str	r2, [r4, #40]	; 0x28
 800aa6a:	42a3      	cmp	r3, r4
 800aa6c:	bf04      	itt	eq
 800aa6e:	2301      	moveq	r3, #1
 800aa70:	61a3      	streq	r3, [r4, #24]
 800aa72:	4620      	mov	r0, r4
 800aa74:	f000 f820 	bl	800aab8 <__sfp>
 800aa78:	6060      	str	r0, [r4, #4]
 800aa7a:	4620      	mov	r0, r4
 800aa7c:	f000 f81c 	bl	800aab8 <__sfp>
 800aa80:	60a0      	str	r0, [r4, #8]
 800aa82:	4620      	mov	r0, r4
 800aa84:	f000 f818 	bl	800aab8 <__sfp>
 800aa88:	2200      	movs	r2, #0
 800aa8a:	60e0      	str	r0, [r4, #12]
 800aa8c:	2104      	movs	r1, #4
 800aa8e:	6860      	ldr	r0, [r4, #4]
 800aa90:	f7ff ff82 	bl	800a998 <std>
 800aa94:	68a0      	ldr	r0, [r4, #8]
 800aa96:	2201      	movs	r2, #1
 800aa98:	2109      	movs	r1, #9
 800aa9a:	f7ff ff7d 	bl	800a998 <std>
 800aa9e:	68e0      	ldr	r0, [r4, #12]
 800aaa0:	2202      	movs	r2, #2
 800aaa2:	2112      	movs	r1, #18
 800aaa4:	f7ff ff78 	bl	800a998 <std>
 800aaa8:	2301      	movs	r3, #1
 800aaaa:	61a3      	str	r3, [r4, #24]
 800aaac:	e7d2      	b.n	800aa54 <__sinit+0xc>
 800aaae:	bf00      	nop
 800aab0:	0800cb20 	.word	0x0800cb20
 800aab4:	0800a9e1 	.word	0x0800a9e1

0800aab8 <__sfp>:
 800aab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaba:	4607      	mov	r7, r0
 800aabc:	f7ff ffac 	bl	800aa18 <__sfp_lock_acquire>
 800aac0:	4b1e      	ldr	r3, [pc, #120]	; (800ab3c <__sfp+0x84>)
 800aac2:	681e      	ldr	r6, [r3, #0]
 800aac4:	69b3      	ldr	r3, [r6, #24]
 800aac6:	b913      	cbnz	r3, 800aace <__sfp+0x16>
 800aac8:	4630      	mov	r0, r6
 800aaca:	f7ff ffbd 	bl	800aa48 <__sinit>
 800aace:	3648      	adds	r6, #72	; 0x48
 800aad0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800aad4:	3b01      	subs	r3, #1
 800aad6:	d503      	bpl.n	800aae0 <__sfp+0x28>
 800aad8:	6833      	ldr	r3, [r6, #0]
 800aada:	b30b      	cbz	r3, 800ab20 <__sfp+0x68>
 800aadc:	6836      	ldr	r6, [r6, #0]
 800aade:	e7f7      	b.n	800aad0 <__sfp+0x18>
 800aae0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800aae4:	b9d5      	cbnz	r5, 800ab1c <__sfp+0x64>
 800aae6:	4b16      	ldr	r3, [pc, #88]	; (800ab40 <__sfp+0x88>)
 800aae8:	60e3      	str	r3, [r4, #12]
 800aaea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800aaee:	6665      	str	r5, [r4, #100]	; 0x64
 800aaf0:	f000 f859 	bl	800aba6 <__retarget_lock_init_recursive>
 800aaf4:	f7ff ff96 	bl	800aa24 <__sfp_lock_release>
 800aaf8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800aafc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ab00:	6025      	str	r5, [r4, #0]
 800ab02:	61a5      	str	r5, [r4, #24]
 800ab04:	2208      	movs	r2, #8
 800ab06:	4629      	mov	r1, r5
 800ab08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ab0c:	f7fb fae4 	bl	80060d8 <memset>
 800ab10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ab14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ab18:	4620      	mov	r0, r4
 800ab1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab1c:	3468      	adds	r4, #104	; 0x68
 800ab1e:	e7d9      	b.n	800aad4 <__sfp+0x1c>
 800ab20:	2104      	movs	r1, #4
 800ab22:	4638      	mov	r0, r7
 800ab24:	f7ff ff62 	bl	800a9ec <__sfmoreglue>
 800ab28:	4604      	mov	r4, r0
 800ab2a:	6030      	str	r0, [r6, #0]
 800ab2c:	2800      	cmp	r0, #0
 800ab2e:	d1d5      	bne.n	800aadc <__sfp+0x24>
 800ab30:	f7ff ff78 	bl	800aa24 <__sfp_lock_release>
 800ab34:	230c      	movs	r3, #12
 800ab36:	603b      	str	r3, [r7, #0]
 800ab38:	e7ee      	b.n	800ab18 <__sfp+0x60>
 800ab3a:	bf00      	nop
 800ab3c:	0800cb20 	.word	0x0800cb20
 800ab40:	ffff0001 	.word	0xffff0001

0800ab44 <fiprintf>:
 800ab44:	b40e      	push	{r1, r2, r3}
 800ab46:	b503      	push	{r0, r1, lr}
 800ab48:	4601      	mov	r1, r0
 800ab4a:	ab03      	add	r3, sp, #12
 800ab4c:	4805      	ldr	r0, [pc, #20]	; (800ab64 <fiprintf+0x20>)
 800ab4e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab52:	6800      	ldr	r0, [r0, #0]
 800ab54:	9301      	str	r3, [sp, #4]
 800ab56:	f000 f8a7 	bl	800aca8 <_vfiprintf_r>
 800ab5a:	b002      	add	sp, #8
 800ab5c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab60:	b003      	add	sp, #12
 800ab62:	4770      	bx	lr
 800ab64:	20000014 	.word	0x20000014

0800ab68 <_fwalk_reent>:
 800ab68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab6c:	4606      	mov	r6, r0
 800ab6e:	4688      	mov	r8, r1
 800ab70:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ab74:	2700      	movs	r7, #0
 800ab76:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ab7a:	f1b9 0901 	subs.w	r9, r9, #1
 800ab7e:	d505      	bpl.n	800ab8c <_fwalk_reent+0x24>
 800ab80:	6824      	ldr	r4, [r4, #0]
 800ab82:	2c00      	cmp	r4, #0
 800ab84:	d1f7      	bne.n	800ab76 <_fwalk_reent+0xe>
 800ab86:	4638      	mov	r0, r7
 800ab88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab8c:	89ab      	ldrh	r3, [r5, #12]
 800ab8e:	2b01      	cmp	r3, #1
 800ab90:	d907      	bls.n	800aba2 <_fwalk_reent+0x3a>
 800ab92:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ab96:	3301      	adds	r3, #1
 800ab98:	d003      	beq.n	800aba2 <_fwalk_reent+0x3a>
 800ab9a:	4629      	mov	r1, r5
 800ab9c:	4630      	mov	r0, r6
 800ab9e:	47c0      	blx	r8
 800aba0:	4307      	orrs	r7, r0
 800aba2:	3568      	adds	r5, #104	; 0x68
 800aba4:	e7e9      	b.n	800ab7a <_fwalk_reent+0x12>

0800aba6 <__retarget_lock_init_recursive>:
 800aba6:	4770      	bx	lr

0800aba8 <__retarget_lock_acquire_recursive>:
 800aba8:	4770      	bx	lr

0800abaa <__retarget_lock_release_recursive>:
 800abaa:	4770      	bx	lr

0800abac <memmove>:
 800abac:	4288      	cmp	r0, r1
 800abae:	b510      	push	{r4, lr}
 800abb0:	eb01 0402 	add.w	r4, r1, r2
 800abb4:	d902      	bls.n	800abbc <memmove+0x10>
 800abb6:	4284      	cmp	r4, r0
 800abb8:	4623      	mov	r3, r4
 800abba:	d807      	bhi.n	800abcc <memmove+0x20>
 800abbc:	1e43      	subs	r3, r0, #1
 800abbe:	42a1      	cmp	r1, r4
 800abc0:	d008      	beq.n	800abd4 <memmove+0x28>
 800abc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800abc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800abca:	e7f8      	b.n	800abbe <memmove+0x12>
 800abcc:	4402      	add	r2, r0
 800abce:	4601      	mov	r1, r0
 800abd0:	428a      	cmp	r2, r1
 800abd2:	d100      	bne.n	800abd6 <memmove+0x2a>
 800abd4:	bd10      	pop	{r4, pc}
 800abd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800abda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800abde:	e7f7      	b.n	800abd0 <memmove+0x24>

0800abe0 <__malloc_lock>:
 800abe0:	4801      	ldr	r0, [pc, #4]	; (800abe8 <__malloc_lock+0x8>)
 800abe2:	f7ff bfe1 	b.w	800aba8 <__retarget_lock_acquire_recursive>
 800abe6:	bf00      	nop
 800abe8:	20000d84 	.word	0x20000d84

0800abec <__malloc_unlock>:
 800abec:	4801      	ldr	r0, [pc, #4]	; (800abf4 <__malloc_unlock+0x8>)
 800abee:	f7ff bfdc 	b.w	800abaa <__retarget_lock_release_recursive>
 800abf2:	bf00      	nop
 800abf4:	20000d84 	.word	0x20000d84

0800abf8 <_realloc_r>:
 800abf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abfc:	4680      	mov	r8, r0
 800abfe:	4614      	mov	r4, r2
 800ac00:	460e      	mov	r6, r1
 800ac02:	b921      	cbnz	r1, 800ac0e <_realloc_r+0x16>
 800ac04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac08:	4611      	mov	r1, r2
 800ac0a:	f7fe bfbd 	b.w	8009b88 <_malloc_r>
 800ac0e:	b92a      	cbnz	r2, 800ac1c <_realloc_r+0x24>
 800ac10:	f7fe ff4e 	bl	8009ab0 <_free_r>
 800ac14:	4625      	mov	r5, r4
 800ac16:	4628      	mov	r0, r5
 800ac18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac1c:	f000 faa0 	bl	800b160 <_malloc_usable_size_r>
 800ac20:	4284      	cmp	r4, r0
 800ac22:	4607      	mov	r7, r0
 800ac24:	d802      	bhi.n	800ac2c <_realloc_r+0x34>
 800ac26:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ac2a:	d812      	bhi.n	800ac52 <_realloc_r+0x5a>
 800ac2c:	4621      	mov	r1, r4
 800ac2e:	4640      	mov	r0, r8
 800ac30:	f7fe ffaa 	bl	8009b88 <_malloc_r>
 800ac34:	4605      	mov	r5, r0
 800ac36:	2800      	cmp	r0, #0
 800ac38:	d0ed      	beq.n	800ac16 <_realloc_r+0x1e>
 800ac3a:	42bc      	cmp	r4, r7
 800ac3c:	4622      	mov	r2, r4
 800ac3e:	4631      	mov	r1, r6
 800ac40:	bf28      	it	cs
 800ac42:	463a      	movcs	r2, r7
 800ac44:	f7fe fa4e 	bl	80090e4 <memcpy>
 800ac48:	4631      	mov	r1, r6
 800ac4a:	4640      	mov	r0, r8
 800ac4c:	f7fe ff30 	bl	8009ab0 <_free_r>
 800ac50:	e7e1      	b.n	800ac16 <_realloc_r+0x1e>
 800ac52:	4635      	mov	r5, r6
 800ac54:	e7df      	b.n	800ac16 <_realloc_r+0x1e>

0800ac56 <__sfputc_r>:
 800ac56:	6893      	ldr	r3, [r2, #8]
 800ac58:	3b01      	subs	r3, #1
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	b410      	push	{r4}
 800ac5e:	6093      	str	r3, [r2, #8]
 800ac60:	da08      	bge.n	800ac74 <__sfputc_r+0x1e>
 800ac62:	6994      	ldr	r4, [r2, #24]
 800ac64:	42a3      	cmp	r3, r4
 800ac66:	db01      	blt.n	800ac6c <__sfputc_r+0x16>
 800ac68:	290a      	cmp	r1, #10
 800ac6a:	d103      	bne.n	800ac74 <__sfputc_r+0x1e>
 800ac6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac70:	f000 b94a 	b.w	800af08 <__swbuf_r>
 800ac74:	6813      	ldr	r3, [r2, #0]
 800ac76:	1c58      	adds	r0, r3, #1
 800ac78:	6010      	str	r0, [r2, #0]
 800ac7a:	7019      	strb	r1, [r3, #0]
 800ac7c:	4608      	mov	r0, r1
 800ac7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac82:	4770      	bx	lr

0800ac84 <__sfputs_r>:
 800ac84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac86:	4606      	mov	r6, r0
 800ac88:	460f      	mov	r7, r1
 800ac8a:	4614      	mov	r4, r2
 800ac8c:	18d5      	adds	r5, r2, r3
 800ac8e:	42ac      	cmp	r4, r5
 800ac90:	d101      	bne.n	800ac96 <__sfputs_r+0x12>
 800ac92:	2000      	movs	r0, #0
 800ac94:	e007      	b.n	800aca6 <__sfputs_r+0x22>
 800ac96:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac9a:	463a      	mov	r2, r7
 800ac9c:	4630      	mov	r0, r6
 800ac9e:	f7ff ffda 	bl	800ac56 <__sfputc_r>
 800aca2:	1c43      	adds	r3, r0, #1
 800aca4:	d1f3      	bne.n	800ac8e <__sfputs_r+0xa>
 800aca6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800aca8 <_vfiprintf_r>:
 800aca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acac:	460d      	mov	r5, r1
 800acae:	b09d      	sub	sp, #116	; 0x74
 800acb0:	4614      	mov	r4, r2
 800acb2:	4698      	mov	r8, r3
 800acb4:	4606      	mov	r6, r0
 800acb6:	b118      	cbz	r0, 800acc0 <_vfiprintf_r+0x18>
 800acb8:	6983      	ldr	r3, [r0, #24]
 800acba:	b90b      	cbnz	r3, 800acc0 <_vfiprintf_r+0x18>
 800acbc:	f7ff fec4 	bl	800aa48 <__sinit>
 800acc0:	4b89      	ldr	r3, [pc, #548]	; (800aee8 <_vfiprintf_r+0x240>)
 800acc2:	429d      	cmp	r5, r3
 800acc4:	d11b      	bne.n	800acfe <_vfiprintf_r+0x56>
 800acc6:	6875      	ldr	r5, [r6, #4]
 800acc8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800acca:	07d9      	lsls	r1, r3, #31
 800accc:	d405      	bmi.n	800acda <_vfiprintf_r+0x32>
 800acce:	89ab      	ldrh	r3, [r5, #12]
 800acd0:	059a      	lsls	r2, r3, #22
 800acd2:	d402      	bmi.n	800acda <_vfiprintf_r+0x32>
 800acd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800acd6:	f7ff ff67 	bl	800aba8 <__retarget_lock_acquire_recursive>
 800acda:	89ab      	ldrh	r3, [r5, #12]
 800acdc:	071b      	lsls	r3, r3, #28
 800acde:	d501      	bpl.n	800ace4 <_vfiprintf_r+0x3c>
 800ace0:	692b      	ldr	r3, [r5, #16]
 800ace2:	b9eb      	cbnz	r3, 800ad20 <_vfiprintf_r+0x78>
 800ace4:	4629      	mov	r1, r5
 800ace6:	4630      	mov	r0, r6
 800ace8:	f000 f960 	bl	800afac <__swsetup_r>
 800acec:	b1c0      	cbz	r0, 800ad20 <_vfiprintf_r+0x78>
 800acee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800acf0:	07dc      	lsls	r4, r3, #31
 800acf2:	d50e      	bpl.n	800ad12 <_vfiprintf_r+0x6a>
 800acf4:	f04f 30ff 	mov.w	r0, #4294967295
 800acf8:	b01d      	add	sp, #116	; 0x74
 800acfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acfe:	4b7b      	ldr	r3, [pc, #492]	; (800aeec <_vfiprintf_r+0x244>)
 800ad00:	429d      	cmp	r5, r3
 800ad02:	d101      	bne.n	800ad08 <_vfiprintf_r+0x60>
 800ad04:	68b5      	ldr	r5, [r6, #8]
 800ad06:	e7df      	b.n	800acc8 <_vfiprintf_r+0x20>
 800ad08:	4b79      	ldr	r3, [pc, #484]	; (800aef0 <_vfiprintf_r+0x248>)
 800ad0a:	429d      	cmp	r5, r3
 800ad0c:	bf08      	it	eq
 800ad0e:	68f5      	ldreq	r5, [r6, #12]
 800ad10:	e7da      	b.n	800acc8 <_vfiprintf_r+0x20>
 800ad12:	89ab      	ldrh	r3, [r5, #12]
 800ad14:	0598      	lsls	r0, r3, #22
 800ad16:	d4ed      	bmi.n	800acf4 <_vfiprintf_r+0x4c>
 800ad18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad1a:	f7ff ff46 	bl	800abaa <__retarget_lock_release_recursive>
 800ad1e:	e7e9      	b.n	800acf4 <_vfiprintf_r+0x4c>
 800ad20:	2300      	movs	r3, #0
 800ad22:	9309      	str	r3, [sp, #36]	; 0x24
 800ad24:	2320      	movs	r3, #32
 800ad26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ad2a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad2e:	2330      	movs	r3, #48	; 0x30
 800ad30:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800aef4 <_vfiprintf_r+0x24c>
 800ad34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ad38:	f04f 0901 	mov.w	r9, #1
 800ad3c:	4623      	mov	r3, r4
 800ad3e:	469a      	mov	sl, r3
 800ad40:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad44:	b10a      	cbz	r2, 800ad4a <_vfiprintf_r+0xa2>
 800ad46:	2a25      	cmp	r2, #37	; 0x25
 800ad48:	d1f9      	bne.n	800ad3e <_vfiprintf_r+0x96>
 800ad4a:	ebba 0b04 	subs.w	fp, sl, r4
 800ad4e:	d00b      	beq.n	800ad68 <_vfiprintf_r+0xc0>
 800ad50:	465b      	mov	r3, fp
 800ad52:	4622      	mov	r2, r4
 800ad54:	4629      	mov	r1, r5
 800ad56:	4630      	mov	r0, r6
 800ad58:	f7ff ff94 	bl	800ac84 <__sfputs_r>
 800ad5c:	3001      	adds	r0, #1
 800ad5e:	f000 80aa 	beq.w	800aeb6 <_vfiprintf_r+0x20e>
 800ad62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad64:	445a      	add	r2, fp
 800ad66:	9209      	str	r2, [sp, #36]	; 0x24
 800ad68:	f89a 3000 	ldrb.w	r3, [sl]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	f000 80a2 	beq.w	800aeb6 <_vfiprintf_r+0x20e>
 800ad72:	2300      	movs	r3, #0
 800ad74:	f04f 32ff 	mov.w	r2, #4294967295
 800ad78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad7c:	f10a 0a01 	add.w	sl, sl, #1
 800ad80:	9304      	str	r3, [sp, #16]
 800ad82:	9307      	str	r3, [sp, #28]
 800ad84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ad88:	931a      	str	r3, [sp, #104]	; 0x68
 800ad8a:	4654      	mov	r4, sl
 800ad8c:	2205      	movs	r2, #5
 800ad8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad92:	4858      	ldr	r0, [pc, #352]	; (800aef4 <_vfiprintf_r+0x24c>)
 800ad94:	f7f5 fa3c 	bl	8000210 <memchr>
 800ad98:	9a04      	ldr	r2, [sp, #16]
 800ad9a:	b9d8      	cbnz	r0, 800add4 <_vfiprintf_r+0x12c>
 800ad9c:	06d1      	lsls	r1, r2, #27
 800ad9e:	bf44      	itt	mi
 800ada0:	2320      	movmi	r3, #32
 800ada2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ada6:	0713      	lsls	r3, r2, #28
 800ada8:	bf44      	itt	mi
 800adaa:	232b      	movmi	r3, #43	; 0x2b
 800adac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800adb0:	f89a 3000 	ldrb.w	r3, [sl]
 800adb4:	2b2a      	cmp	r3, #42	; 0x2a
 800adb6:	d015      	beq.n	800ade4 <_vfiprintf_r+0x13c>
 800adb8:	9a07      	ldr	r2, [sp, #28]
 800adba:	4654      	mov	r4, sl
 800adbc:	2000      	movs	r0, #0
 800adbe:	f04f 0c0a 	mov.w	ip, #10
 800adc2:	4621      	mov	r1, r4
 800adc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800adc8:	3b30      	subs	r3, #48	; 0x30
 800adca:	2b09      	cmp	r3, #9
 800adcc:	d94e      	bls.n	800ae6c <_vfiprintf_r+0x1c4>
 800adce:	b1b0      	cbz	r0, 800adfe <_vfiprintf_r+0x156>
 800add0:	9207      	str	r2, [sp, #28]
 800add2:	e014      	b.n	800adfe <_vfiprintf_r+0x156>
 800add4:	eba0 0308 	sub.w	r3, r0, r8
 800add8:	fa09 f303 	lsl.w	r3, r9, r3
 800addc:	4313      	orrs	r3, r2
 800adde:	9304      	str	r3, [sp, #16]
 800ade0:	46a2      	mov	sl, r4
 800ade2:	e7d2      	b.n	800ad8a <_vfiprintf_r+0xe2>
 800ade4:	9b03      	ldr	r3, [sp, #12]
 800ade6:	1d19      	adds	r1, r3, #4
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	9103      	str	r1, [sp, #12]
 800adec:	2b00      	cmp	r3, #0
 800adee:	bfbb      	ittet	lt
 800adf0:	425b      	neglt	r3, r3
 800adf2:	f042 0202 	orrlt.w	r2, r2, #2
 800adf6:	9307      	strge	r3, [sp, #28]
 800adf8:	9307      	strlt	r3, [sp, #28]
 800adfa:	bfb8      	it	lt
 800adfc:	9204      	strlt	r2, [sp, #16]
 800adfe:	7823      	ldrb	r3, [r4, #0]
 800ae00:	2b2e      	cmp	r3, #46	; 0x2e
 800ae02:	d10c      	bne.n	800ae1e <_vfiprintf_r+0x176>
 800ae04:	7863      	ldrb	r3, [r4, #1]
 800ae06:	2b2a      	cmp	r3, #42	; 0x2a
 800ae08:	d135      	bne.n	800ae76 <_vfiprintf_r+0x1ce>
 800ae0a:	9b03      	ldr	r3, [sp, #12]
 800ae0c:	1d1a      	adds	r2, r3, #4
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	9203      	str	r2, [sp, #12]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	bfb8      	it	lt
 800ae16:	f04f 33ff 	movlt.w	r3, #4294967295
 800ae1a:	3402      	adds	r4, #2
 800ae1c:	9305      	str	r3, [sp, #20]
 800ae1e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800af04 <_vfiprintf_r+0x25c>
 800ae22:	7821      	ldrb	r1, [r4, #0]
 800ae24:	2203      	movs	r2, #3
 800ae26:	4650      	mov	r0, sl
 800ae28:	f7f5 f9f2 	bl	8000210 <memchr>
 800ae2c:	b140      	cbz	r0, 800ae40 <_vfiprintf_r+0x198>
 800ae2e:	2340      	movs	r3, #64	; 0x40
 800ae30:	eba0 000a 	sub.w	r0, r0, sl
 800ae34:	fa03 f000 	lsl.w	r0, r3, r0
 800ae38:	9b04      	ldr	r3, [sp, #16]
 800ae3a:	4303      	orrs	r3, r0
 800ae3c:	3401      	adds	r4, #1
 800ae3e:	9304      	str	r3, [sp, #16]
 800ae40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae44:	482c      	ldr	r0, [pc, #176]	; (800aef8 <_vfiprintf_r+0x250>)
 800ae46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ae4a:	2206      	movs	r2, #6
 800ae4c:	f7f5 f9e0 	bl	8000210 <memchr>
 800ae50:	2800      	cmp	r0, #0
 800ae52:	d03f      	beq.n	800aed4 <_vfiprintf_r+0x22c>
 800ae54:	4b29      	ldr	r3, [pc, #164]	; (800aefc <_vfiprintf_r+0x254>)
 800ae56:	bb1b      	cbnz	r3, 800aea0 <_vfiprintf_r+0x1f8>
 800ae58:	9b03      	ldr	r3, [sp, #12]
 800ae5a:	3307      	adds	r3, #7
 800ae5c:	f023 0307 	bic.w	r3, r3, #7
 800ae60:	3308      	adds	r3, #8
 800ae62:	9303      	str	r3, [sp, #12]
 800ae64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae66:	443b      	add	r3, r7
 800ae68:	9309      	str	r3, [sp, #36]	; 0x24
 800ae6a:	e767      	b.n	800ad3c <_vfiprintf_r+0x94>
 800ae6c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae70:	460c      	mov	r4, r1
 800ae72:	2001      	movs	r0, #1
 800ae74:	e7a5      	b.n	800adc2 <_vfiprintf_r+0x11a>
 800ae76:	2300      	movs	r3, #0
 800ae78:	3401      	adds	r4, #1
 800ae7a:	9305      	str	r3, [sp, #20]
 800ae7c:	4619      	mov	r1, r3
 800ae7e:	f04f 0c0a 	mov.w	ip, #10
 800ae82:	4620      	mov	r0, r4
 800ae84:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae88:	3a30      	subs	r2, #48	; 0x30
 800ae8a:	2a09      	cmp	r2, #9
 800ae8c:	d903      	bls.n	800ae96 <_vfiprintf_r+0x1ee>
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d0c5      	beq.n	800ae1e <_vfiprintf_r+0x176>
 800ae92:	9105      	str	r1, [sp, #20]
 800ae94:	e7c3      	b.n	800ae1e <_vfiprintf_r+0x176>
 800ae96:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae9a:	4604      	mov	r4, r0
 800ae9c:	2301      	movs	r3, #1
 800ae9e:	e7f0      	b.n	800ae82 <_vfiprintf_r+0x1da>
 800aea0:	ab03      	add	r3, sp, #12
 800aea2:	9300      	str	r3, [sp, #0]
 800aea4:	462a      	mov	r2, r5
 800aea6:	4b16      	ldr	r3, [pc, #88]	; (800af00 <_vfiprintf_r+0x258>)
 800aea8:	a904      	add	r1, sp, #16
 800aeaa:	4630      	mov	r0, r6
 800aeac:	f7fb f9bc 	bl	8006228 <_printf_float>
 800aeb0:	4607      	mov	r7, r0
 800aeb2:	1c78      	adds	r0, r7, #1
 800aeb4:	d1d6      	bne.n	800ae64 <_vfiprintf_r+0x1bc>
 800aeb6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aeb8:	07d9      	lsls	r1, r3, #31
 800aeba:	d405      	bmi.n	800aec8 <_vfiprintf_r+0x220>
 800aebc:	89ab      	ldrh	r3, [r5, #12]
 800aebe:	059a      	lsls	r2, r3, #22
 800aec0:	d402      	bmi.n	800aec8 <_vfiprintf_r+0x220>
 800aec2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aec4:	f7ff fe71 	bl	800abaa <__retarget_lock_release_recursive>
 800aec8:	89ab      	ldrh	r3, [r5, #12]
 800aeca:	065b      	lsls	r3, r3, #25
 800aecc:	f53f af12 	bmi.w	800acf4 <_vfiprintf_r+0x4c>
 800aed0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aed2:	e711      	b.n	800acf8 <_vfiprintf_r+0x50>
 800aed4:	ab03      	add	r3, sp, #12
 800aed6:	9300      	str	r3, [sp, #0]
 800aed8:	462a      	mov	r2, r5
 800aeda:	4b09      	ldr	r3, [pc, #36]	; (800af00 <_vfiprintf_r+0x258>)
 800aedc:	a904      	add	r1, sp, #16
 800aede:	4630      	mov	r0, r6
 800aee0:	f7fb fc46 	bl	8006770 <_printf_i>
 800aee4:	e7e4      	b.n	800aeb0 <_vfiprintf_r+0x208>
 800aee6:	bf00      	nop
 800aee8:	0800cf9c 	.word	0x0800cf9c
 800aeec:	0800cfbc 	.word	0x0800cfbc
 800aef0:	0800cf7c 	.word	0x0800cf7c
 800aef4:	0800cf14 	.word	0x0800cf14
 800aef8:	0800cf1e 	.word	0x0800cf1e
 800aefc:	08006229 	.word	0x08006229
 800af00:	0800ac85 	.word	0x0800ac85
 800af04:	0800cf1a 	.word	0x0800cf1a

0800af08 <__swbuf_r>:
 800af08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af0a:	460e      	mov	r6, r1
 800af0c:	4614      	mov	r4, r2
 800af0e:	4605      	mov	r5, r0
 800af10:	b118      	cbz	r0, 800af1a <__swbuf_r+0x12>
 800af12:	6983      	ldr	r3, [r0, #24]
 800af14:	b90b      	cbnz	r3, 800af1a <__swbuf_r+0x12>
 800af16:	f7ff fd97 	bl	800aa48 <__sinit>
 800af1a:	4b21      	ldr	r3, [pc, #132]	; (800afa0 <__swbuf_r+0x98>)
 800af1c:	429c      	cmp	r4, r3
 800af1e:	d12b      	bne.n	800af78 <__swbuf_r+0x70>
 800af20:	686c      	ldr	r4, [r5, #4]
 800af22:	69a3      	ldr	r3, [r4, #24]
 800af24:	60a3      	str	r3, [r4, #8]
 800af26:	89a3      	ldrh	r3, [r4, #12]
 800af28:	071a      	lsls	r2, r3, #28
 800af2a:	d52f      	bpl.n	800af8c <__swbuf_r+0x84>
 800af2c:	6923      	ldr	r3, [r4, #16]
 800af2e:	b36b      	cbz	r3, 800af8c <__swbuf_r+0x84>
 800af30:	6923      	ldr	r3, [r4, #16]
 800af32:	6820      	ldr	r0, [r4, #0]
 800af34:	1ac0      	subs	r0, r0, r3
 800af36:	6963      	ldr	r3, [r4, #20]
 800af38:	b2f6      	uxtb	r6, r6
 800af3a:	4283      	cmp	r3, r0
 800af3c:	4637      	mov	r7, r6
 800af3e:	dc04      	bgt.n	800af4a <__swbuf_r+0x42>
 800af40:	4621      	mov	r1, r4
 800af42:	4628      	mov	r0, r5
 800af44:	f7ff fcec 	bl	800a920 <_fflush_r>
 800af48:	bb30      	cbnz	r0, 800af98 <__swbuf_r+0x90>
 800af4a:	68a3      	ldr	r3, [r4, #8]
 800af4c:	3b01      	subs	r3, #1
 800af4e:	60a3      	str	r3, [r4, #8]
 800af50:	6823      	ldr	r3, [r4, #0]
 800af52:	1c5a      	adds	r2, r3, #1
 800af54:	6022      	str	r2, [r4, #0]
 800af56:	701e      	strb	r6, [r3, #0]
 800af58:	6963      	ldr	r3, [r4, #20]
 800af5a:	3001      	adds	r0, #1
 800af5c:	4283      	cmp	r3, r0
 800af5e:	d004      	beq.n	800af6a <__swbuf_r+0x62>
 800af60:	89a3      	ldrh	r3, [r4, #12]
 800af62:	07db      	lsls	r3, r3, #31
 800af64:	d506      	bpl.n	800af74 <__swbuf_r+0x6c>
 800af66:	2e0a      	cmp	r6, #10
 800af68:	d104      	bne.n	800af74 <__swbuf_r+0x6c>
 800af6a:	4621      	mov	r1, r4
 800af6c:	4628      	mov	r0, r5
 800af6e:	f7ff fcd7 	bl	800a920 <_fflush_r>
 800af72:	b988      	cbnz	r0, 800af98 <__swbuf_r+0x90>
 800af74:	4638      	mov	r0, r7
 800af76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af78:	4b0a      	ldr	r3, [pc, #40]	; (800afa4 <__swbuf_r+0x9c>)
 800af7a:	429c      	cmp	r4, r3
 800af7c:	d101      	bne.n	800af82 <__swbuf_r+0x7a>
 800af7e:	68ac      	ldr	r4, [r5, #8]
 800af80:	e7cf      	b.n	800af22 <__swbuf_r+0x1a>
 800af82:	4b09      	ldr	r3, [pc, #36]	; (800afa8 <__swbuf_r+0xa0>)
 800af84:	429c      	cmp	r4, r3
 800af86:	bf08      	it	eq
 800af88:	68ec      	ldreq	r4, [r5, #12]
 800af8a:	e7ca      	b.n	800af22 <__swbuf_r+0x1a>
 800af8c:	4621      	mov	r1, r4
 800af8e:	4628      	mov	r0, r5
 800af90:	f000 f80c 	bl	800afac <__swsetup_r>
 800af94:	2800      	cmp	r0, #0
 800af96:	d0cb      	beq.n	800af30 <__swbuf_r+0x28>
 800af98:	f04f 37ff 	mov.w	r7, #4294967295
 800af9c:	e7ea      	b.n	800af74 <__swbuf_r+0x6c>
 800af9e:	bf00      	nop
 800afa0:	0800cf9c 	.word	0x0800cf9c
 800afa4:	0800cfbc 	.word	0x0800cfbc
 800afa8:	0800cf7c 	.word	0x0800cf7c

0800afac <__swsetup_r>:
 800afac:	4b32      	ldr	r3, [pc, #200]	; (800b078 <__swsetup_r+0xcc>)
 800afae:	b570      	push	{r4, r5, r6, lr}
 800afb0:	681d      	ldr	r5, [r3, #0]
 800afb2:	4606      	mov	r6, r0
 800afb4:	460c      	mov	r4, r1
 800afb6:	b125      	cbz	r5, 800afc2 <__swsetup_r+0x16>
 800afb8:	69ab      	ldr	r3, [r5, #24]
 800afba:	b913      	cbnz	r3, 800afc2 <__swsetup_r+0x16>
 800afbc:	4628      	mov	r0, r5
 800afbe:	f7ff fd43 	bl	800aa48 <__sinit>
 800afc2:	4b2e      	ldr	r3, [pc, #184]	; (800b07c <__swsetup_r+0xd0>)
 800afc4:	429c      	cmp	r4, r3
 800afc6:	d10f      	bne.n	800afe8 <__swsetup_r+0x3c>
 800afc8:	686c      	ldr	r4, [r5, #4]
 800afca:	89a3      	ldrh	r3, [r4, #12]
 800afcc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800afd0:	0719      	lsls	r1, r3, #28
 800afd2:	d42c      	bmi.n	800b02e <__swsetup_r+0x82>
 800afd4:	06dd      	lsls	r5, r3, #27
 800afd6:	d411      	bmi.n	800affc <__swsetup_r+0x50>
 800afd8:	2309      	movs	r3, #9
 800afda:	6033      	str	r3, [r6, #0]
 800afdc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800afe0:	81a3      	strh	r3, [r4, #12]
 800afe2:	f04f 30ff 	mov.w	r0, #4294967295
 800afe6:	e03e      	b.n	800b066 <__swsetup_r+0xba>
 800afe8:	4b25      	ldr	r3, [pc, #148]	; (800b080 <__swsetup_r+0xd4>)
 800afea:	429c      	cmp	r4, r3
 800afec:	d101      	bne.n	800aff2 <__swsetup_r+0x46>
 800afee:	68ac      	ldr	r4, [r5, #8]
 800aff0:	e7eb      	b.n	800afca <__swsetup_r+0x1e>
 800aff2:	4b24      	ldr	r3, [pc, #144]	; (800b084 <__swsetup_r+0xd8>)
 800aff4:	429c      	cmp	r4, r3
 800aff6:	bf08      	it	eq
 800aff8:	68ec      	ldreq	r4, [r5, #12]
 800affa:	e7e6      	b.n	800afca <__swsetup_r+0x1e>
 800affc:	0758      	lsls	r0, r3, #29
 800affe:	d512      	bpl.n	800b026 <__swsetup_r+0x7a>
 800b000:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b002:	b141      	cbz	r1, 800b016 <__swsetup_r+0x6a>
 800b004:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b008:	4299      	cmp	r1, r3
 800b00a:	d002      	beq.n	800b012 <__swsetup_r+0x66>
 800b00c:	4630      	mov	r0, r6
 800b00e:	f7fe fd4f 	bl	8009ab0 <_free_r>
 800b012:	2300      	movs	r3, #0
 800b014:	6363      	str	r3, [r4, #52]	; 0x34
 800b016:	89a3      	ldrh	r3, [r4, #12]
 800b018:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b01c:	81a3      	strh	r3, [r4, #12]
 800b01e:	2300      	movs	r3, #0
 800b020:	6063      	str	r3, [r4, #4]
 800b022:	6923      	ldr	r3, [r4, #16]
 800b024:	6023      	str	r3, [r4, #0]
 800b026:	89a3      	ldrh	r3, [r4, #12]
 800b028:	f043 0308 	orr.w	r3, r3, #8
 800b02c:	81a3      	strh	r3, [r4, #12]
 800b02e:	6923      	ldr	r3, [r4, #16]
 800b030:	b94b      	cbnz	r3, 800b046 <__swsetup_r+0x9a>
 800b032:	89a3      	ldrh	r3, [r4, #12]
 800b034:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b038:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b03c:	d003      	beq.n	800b046 <__swsetup_r+0x9a>
 800b03e:	4621      	mov	r1, r4
 800b040:	4630      	mov	r0, r6
 800b042:	f000 f84d 	bl	800b0e0 <__smakebuf_r>
 800b046:	89a0      	ldrh	r0, [r4, #12]
 800b048:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b04c:	f010 0301 	ands.w	r3, r0, #1
 800b050:	d00a      	beq.n	800b068 <__swsetup_r+0xbc>
 800b052:	2300      	movs	r3, #0
 800b054:	60a3      	str	r3, [r4, #8]
 800b056:	6963      	ldr	r3, [r4, #20]
 800b058:	425b      	negs	r3, r3
 800b05a:	61a3      	str	r3, [r4, #24]
 800b05c:	6923      	ldr	r3, [r4, #16]
 800b05e:	b943      	cbnz	r3, 800b072 <__swsetup_r+0xc6>
 800b060:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b064:	d1ba      	bne.n	800afdc <__swsetup_r+0x30>
 800b066:	bd70      	pop	{r4, r5, r6, pc}
 800b068:	0781      	lsls	r1, r0, #30
 800b06a:	bf58      	it	pl
 800b06c:	6963      	ldrpl	r3, [r4, #20]
 800b06e:	60a3      	str	r3, [r4, #8]
 800b070:	e7f4      	b.n	800b05c <__swsetup_r+0xb0>
 800b072:	2000      	movs	r0, #0
 800b074:	e7f7      	b.n	800b066 <__swsetup_r+0xba>
 800b076:	bf00      	nop
 800b078:	20000014 	.word	0x20000014
 800b07c:	0800cf9c 	.word	0x0800cf9c
 800b080:	0800cfbc 	.word	0x0800cfbc
 800b084:	0800cf7c 	.word	0x0800cf7c

0800b088 <abort>:
 800b088:	b508      	push	{r3, lr}
 800b08a:	2006      	movs	r0, #6
 800b08c:	f000 f898 	bl	800b1c0 <raise>
 800b090:	2001      	movs	r0, #1
 800b092:	f7f8 f818 	bl	80030c6 <_exit>

0800b096 <__swhatbuf_r>:
 800b096:	b570      	push	{r4, r5, r6, lr}
 800b098:	460e      	mov	r6, r1
 800b09a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b09e:	2900      	cmp	r1, #0
 800b0a0:	b096      	sub	sp, #88	; 0x58
 800b0a2:	4614      	mov	r4, r2
 800b0a4:	461d      	mov	r5, r3
 800b0a6:	da08      	bge.n	800b0ba <__swhatbuf_r+0x24>
 800b0a8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	602a      	str	r2, [r5, #0]
 800b0b0:	061a      	lsls	r2, r3, #24
 800b0b2:	d410      	bmi.n	800b0d6 <__swhatbuf_r+0x40>
 800b0b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b0b8:	e00e      	b.n	800b0d8 <__swhatbuf_r+0x42>
 800b0ba:	466a      	mov	r2, sp
 800b0bc:	f000 f89c 	bl	800b1f8 <_fstat_r>
 800b0c0:	2800      	cmp	r0, #0
 800b0c2:	dbf1      	blt.n	800b0a8 <__swhatbuf_r+0x12>
 800b0c4:	9a01      	ldr	r2, [sp, #4]
 800b0c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b0ca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b0ce:	425a      	negs	r2, r3
 800b0d0:	415a      	adcs	r2, r3
 800b0d2:	602a      	str	r2, [r5, #0]
 800b0d4:	e7ee      	b.n	800b0b4 <__swhatbuf_r+0x1e>
 800b0d6:	2340      	movs	r3, #64	; 0x40
 800b0d8:	2000      	movs	r0, #0
 800b0da:	6023      	str	r3, [r4, #0]
 800b0dc:	b016      	add	sp, #88	; 0x58
 800b0de:	bd70      	pop	{r4, r5, r6, pc}

0800b0e0 <__smakebuf_r>:
 800b0e0:	898b      	ldrh	r3, [r1, #12]
 800b0e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b0e4:	079d      	lsls	r5, r3, #30
 800b0e6:	4606      	mov	r6, r0
 800b0e8:	460c      	mov	r4, r1
 800b0ea:	d507      	bpl.n	800b0fc <__smakebuf_r+0x1c>
 800b0ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b0f0:	6023      	str	r3, [r4, #0]
 800b0f2:	6123      	str	r3, [r4, #16]
 800b0f4:	2301      	movs	r3, #1
 800b0f6:	6163      	str	r3, [r4, #20]
 800b0f8:	b002      	add	sp, #8
 800b0fa:	bd70      	pop	{r4, r5, r6, pc}
 800b0fc:	ab01      	add	r3, sp, #4
 800b0fe:	466a      	mov	r2, sp
 800b100:	f7ff ffc9 	bl	800b096 <__swhatbuf_r>
 800b104:	9900      	ldr	r1, [sp, #0]
 800b106:	4605      	mov	r5, r0
 800b108:	4630      	mov	r0, r6
 800b10a:	f7fe fd3d 	bl	8009b88 <_malloc_r>
 800b10e:	b948      	cbnz	r0, 800b124 <__smakebuf_r+0x44>
 800b110:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b114:	059a      	lsls	r2, r3, #22
 800b116:	d4ef      	bmi.n	800b0f8 <__smakebuf_r+0x18>
 800b118:	f023 0303 	bic.w	r3, r3, #3
 800b11c:	f043 0302 	orr.w	r3, r3, #2
 800b120:	81a3      	strh	r3, [r4, #12]
 800b122:	e7e3      	b.n	800b0ec <__smakebuf_r+0xc>
 800b124:	4b0d      	ldr	r3, [pc, #52]	; (800b15c <__smakebuf_r+0x7c>)
 800b126:	62b3      	str	r3, [r6, #40]	; 0x28
 800b128:	89a3      	ldrh	r3, [r4, #12]
 800b12a:	6020      	str	r0, [r4, #0]
 800b12c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b130:	81a3      	strh	r3, [r4, #12]
 800b132:	9b00      	ldr	r3, [sp, #0]
 800b134:	6163      	str	r3, [r4, #20]
 800b136:	9b01      	ldr	r3, [sp, #4]
 800b138:	6120      	str	r0, [r4, #16]
 800b13a:	b15b      	cbz	r3, 800b154 <__smakebuf_r+0x74>
 800b13c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b140:	4630      	mov	r0, r6
 800b142:	f000 f86b 	bl	800b21c <_isatty_r>
 800b146:	b128      	cbz	r0, 800b154 <__smakebuf_r+0x74>
 800b148:	89a3      	ldrh	r3, [r4, #12]
 800b14a:	f023 0303 	bic.w	r3, r3, #3
 800b14e:	f043 0301 	orr.w	r3, r3, #1
 800b152:	81a3      	strh	r3, [r4, #12]
 800b154:	89a0      	ldrh	r0, [r4, #12]
 800b156:	4305      	orrs	r5, r0
 800b158:	81a5      	strh	r5, [r4, #12]
 800b15a:	e7cd      	b.n	800b0f8 <__smakebuf_r+0x18>
 800b15c:	0800a9e1 	.word	0x0800a9e1

0800b160 <_malloc_usable_size_r>:
 800b160:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b164:	1f18      	subs	r0, r3, #4
 800b166:	2b00      	cmp	r3, #0
 800b168:	bfbc      	itt	lt
 800b16a:	580b      	ldrlt	r3, [r1, r0]
 800b16c:	18c0      	addlt	r0, r0, r3
 800b16e:	4770      	bx	lr

0800b170 <_raise_r>:
 800b170:	291f      	cmp	r1, #31
 800b172:	b538      	push	{r3, r4, r5, lr}
 800b174:	4604      	mov	r4, r0
 800b176:	460d      	mov	r5, r1
 800b178:	d904      	bls.n	800b184 <_raise_r+0x14>
 800b17a:	2316      	movs	r3, #22
 800b17c:	6003      	str	r3, [r0, #0]
 800b17e:	f04f 30ff 	mov.w	r0, #4294967295
 800b182:	bd38      	pop	{r3, r4, r5, pc}
 800b184:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b186:	b112      	cbz	r2, 800b18e <_raise_r+0x1e>
 800b188:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b18c:	b94b      	cbnz	r3, 800b1a2 <_raise_r+0x32>
 800b18e:	4620      	mov	r0, r4
 800b190:	f000 f830 	bl	800b1f4 <_getpid_r>
 800b194:	462a      	mov	r2, r5
 800b196:	4601      	mov	r1, r0
 800b198:	4620      	mov	r0, r4
 800b19a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b19e:	f000 b817 	b.w	800b1d0 <_kill_r>
 800b1a2:	2b01      	cmp	r3, #1
 800b1a4:	d00a      	beq.n	800b1bc <_raise_r+0x4c>
 800b1a6:	1c59      	adds	r1, r3, #1
 800b1a8:	d103      	bne.n	800b1b2 <_raise_r+0x42>
 800b1aa:	2316      	movs	r3, #22
 800b1ac:	6003      	str	r3, [r0, #0]
 800b1ae:	2001      	movs	r0, #1
 800b1b0:	e7e7      	b.n	800b182 <_raise_r+0x12>
 800b1b2:	2400      	movs	r4, #0
 800b1b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b1b8:	4628      	mov	r0, r5
 800b1ba:	4798      	blx	r3
 800b1bc:	2000      	movs	r0, #0
 800b1be:	e7e0      	b.n	800b182 <_raise_r+0x12>

0800b1c0 <raise>:
 800b1c0:	4b02      	ldr	r3, [pc, #8]	; (800b1cc <raise+0xc>)
 800b1c2:	4601      	mov	r1, r0
 800b1c4:	6818      	ldr	r0, [r3, #0]
 800b1c6:	f7ff bfd3 	b.w	800b170 <_raise_r>
 800b1ca:	bf00      	nop
 800b1cc:	20000014 	.word	0x20000014

0800b1d0 <_kill_r>:
 800b1d0:	b538      	push	{r3, r4, r5, lr}
 800b1d2:	4d07      	ldr	r5, [pc, #28]	; (800b1f0 <_kill_r+0x20>)
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	4604      	mov	r4, r0
 800b1d8:	4608      	mov	r0, r1
 800b1da:	4611      	mov	r1, r2
 800b1dc:	602b      	str	r3, [r5, #0]
 800b1de:	f7f7 ff62 	bl	80030a6 <_kill>
 800b1e2:	1c43      	adds	r3, r0, #1
 800b1e4:	d102      	bne.n	800b1ec <_kill_r+0x1c>
 800b1e6:	682b      	ldr	r3, [r5, #0]
 800b1e8:	b103      	cbz	r3, 800b1ec <_kill_r+0x1c>
 800b1ea:	6023      	str	r3, [r4, #0]
 800b1ec:	bd38      	pop	{r3, r4, r5, pc}
 800b1ee:	bf00      	nop
 800b1f0:	20000d80 	.word	0x20000d80

0800b1f4 <_getpid_r>:
 800b1f4:	f7f7 bf4f 	b.w	8003096 <_getpid>

0800b1f8 <_fstat_r>:
 800b1f8:	b538      	push	{r3, r4, r5, lr}
 800b1fa:	4d07      	ldr	r5, [pc, #28]	; (800b218 <_fstat_r+0x20>)
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	4604      	mov	r4, r0
 800b200:	4608      	mov	r0, r1
 800b202:	4611      	mov	r1, r2
 800b204:	602b      	str	r3, [r5, #0]
 800b206:	f7f7 ffad 	bl	8003164 <_fstat>
 800b20a:	1c43      	adds	r3, r0, #1
 800b20c:	d102      	bne.n	800b214 <_fstat_r+0x1c>
 800b20e:	682b      	ldr	r3, [r5, #0]
 800b210:	b103      	cbz	r3, 800b214 <_fstat_r+0x1c>
 800b212:	6023      	str	r3, [r4, #0]
 800b214:	bd38      	pop	{r3, r4, r5, pc}
 800b216:	bf00      	nop
 800b218:	20000d80 	.word	0x20000d80

0800b21c <_isatty_r>:
 800b21c:	b538      	push	{r3, r4, r5, lr}
 800b21e:	4d06      	ldr	r5, [pc, #24]	; (800b238 <_isatty_r+0x1c>)
 800b220:	2300      	movs	r3, #0
 800b222:	4604      	mov	r4, r0
 800b224:	4608      	mov	r0, r1
 800b226:	602b      	str	r3, [r5, #0]
 800b228:	f7f7 ffac 	bl	8003184 <_isatty>
 800b22c:	1c43      	adds	r3, r0, #1
 800b22e:	d102      	bne.n	800b236 <_isatty_r+0x1a>
 800b230:	682b      	ldr	r3, [r5, #0]
 800b232:	b103      	cbz	r3, 800b236 <_isatty_r+0x1a>
 800b234:	6023      	str	r3, [r4, #0]
 800b236:	bd38      	pop	{r3, r4, r5, pc}
 800b238:	20000d80 	.word	0x20000d80
 800b23c:	00000000 	.word	0x00000000

0800b240 <cos>:
 800b240:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b242:	ec53 2b10 	vmov	r2, r3, d0
 800b246:	4826      	ldr	r0, [pc, #152]	; (800b2e0 <cos+0xa0>)
 800b248:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b24c:	4281      	cmp	r1, r0
 800b24e:	dc06      	bgt.n	800b25e <cos+0x1e>
 800b250:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800b2d8 <cos+0x98>
 800b254:	b005      	add	sp, #20
 800b256:	f85d eb04 	ldr.w	lr, [sp], #4
 800b25a:	f000 bb79 	b.w	800b950 <__kernel_cos>
 800b25e:	4821      	ldr	r0, [pc, #132]	; (800b2e4 <cos+0xa4>)
 800b260:	4281      	cmp	r1, r0
 800b262:	dd09      	ble.n	800b278 <cos+0x38>
 800b264:	ee10 0a10 	vmov	r0, s0
 800b268:	4619      	mov	r1, r3
 800b26a:	f7f5 f825 	bl	80002b8 <__aeabi_dsub>
 800b26e:	ec41 0b10 	vmov	d0, r0, r1
 800b272:	b005      	add	sp, #20
 800b274:	f85d fb04 	ldr.w	pc, [sp], #4
 800b278:	4668      	mov	r0, sp
 800b27a:	f000 f95d 	bl	800b538 <__ieee754_rem_pio2>
 800b27e:	f000 0003 	and.w	r0, r0, #3
 800b282:	2801      	cmp	r0, #1
 800b284:	d00b      	beq.n	800b29e <cos+0x5e>
 800b286:	2802      	cmp	r0, #2
 800b288:	d016      	beq.n	800b2b8 <cos+0x78>
 800b28a:	b9e0      	cbnz	r0, 800b2c6 <cos+0x86>
 800b28c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b290:	ed9d 0b00 	vldr	d0, [sp]
 800b294:	f000 fb5c 	bl	800b950 <__kernel_cos>
 800b298:	ec51 0b10 	vmov	r0, r1, d0
 800b29c:	e7e7      	b.n	800b26e <cos+0x2e>
 800b29e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b2a2:	ed9d 0b00 	vldr	d0, [sp]
 800b2a6:	f000 ff6b 	bl	800c180 <__kernel_sin>
 800b2aa:	ec53 2b10 	vmov	r2, r3, d0
 800b2ae:	ee10 0a10 	vmov	r0, s0
 800b2b2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b2b6:	e7da      	b.n	800b26e <cos+0x2e>
 800b2b8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b2bc:	ed9d 0b00 	vldr	d0, [sp]
 800b2c0:	f000 fb46 	bl	800b950 <__kernel_cos>
 800b2c4:	e7f1      	b.n	800b2aa <cos+0x6a>
 800b2c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b2ca:	ed9d 0b00 	vldr	d0, [sp]
 800b2ce:	2001      	movs	r0, #1
 800b2d0:	f000 ff56 	bl	800c180 <__kernel_sin>
 800b2d4:	e7e0      	b.n	800b298 <cos+0x58>
 800b2d6:	bf00      	nop
	...
 800b2e0:	3fe921fb 	.word	0x3fe921fb
 800b2e4:	7fefffff 	.word	0x7fefffff

0800b2e8 <sin>:
 800b2e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b2ea:	ec53 2b10 	vmov	r2, r3, d0
 800b2ee:	4828      	ldr	r0, [pc, #160]	; (800b390 <sin+0xa8>)
 800b2f0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b2f4:	4281      	cmp	r1, r0
 800b2f6:	dc07      	bgt.n	800b308 <sin+0x20>
 800b2f8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800b388 <sin+0xa0>
 800b2fc:	2000      	movs	r0, #0
 800b2fe:	b005      	add	sp, #20
 800b300:	f85d eb04 	ldr.w	lr, [sp], #4
 800b304:	f000 bf3c 	b.w	800c180 <__kernel_sin>
 800b308:	4822      	ldr	r0, [pc, #136]	; (800b394 <sin+0xac>)
 800b30a:	4281      	cmp	r1, r0
 800b30c:	dd09      	ble.n	800b322 <sin+0x3a>
 800b30e:	ee10 0a10 	vmov	r0, s0
 800b312:	4619      	mov	r1, r3
 800b314:	f7f4 ffd0 	bl	80002b8 <__aeabi_dsub>
 800b318:	ec41 0b10 	vmov	d0, r0, r1
 800b31c:	b005      	add	sp, #20
 800b31e:	f85d fb04 	ldr.w	pc, [sp], #4
 800b322:	4668      	mov	r0, sp
 800b324:	f000 f908 	bl	800b538 <__ieee754_rem_pio2>
 800b328:	f000 0003 	and.w	r0, r0, #3
 800b32c:	2801      	cmp	r0, #1
 800b32e:	d00c      	beq.n	800b34a <sin+0x62>
 800b330:	2802      	cmp	r0, #2
 800b332:	d011      	beq.n	800b358 <sin+0x70>
 800b334:	b9f0      	cbnz	r0, 800b374 <sin+0x8c>
 800b336:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b33a:	ed9d 0b00 	vldr	d0, [sp]
 800b33e:	2001      	movs	r0, #1
 800b340:	f000 ff1e 	bl	800c180 <__kernel_sin>
 800b344:	ec51 0b10 	vmov	r0, r1, d0
 800b348:	e7e6      	b.n	800b318 <sin+0x30>
 800b34a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b34e:	ed9d 0b00 	vldr	d0, [sp]
 800b352:	f000 fafd 	bl	800b950 <__kernel_cos>
 800b356:	e7f5      	b.n	800b344 <sin+0x5c>
 800b358:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b35c:	ed9d 0b00 	vldr	d0, [sp]
 800b360:	2001      	movs	r0, #1
 800b362:	f000 ff0d 	bl	800c180 <__kernel_sin>
 800b366:	ec53 2b10 	vmov	r2, r3, d0
 800b36a:	ee10 0a10 	vmov	r0, s0
 800b36e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b372:	e7d1      	b.n	800b318 <sin+0x30>
 800b374:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b378:	ed9d 0b00 	vldr	d0, [sp]
 800b37c:	f000 fae8 	bl	800b950 <__kernel_cos>
 800b380:	e7f1      	b.n	800b366 <sin+0x7e>
 800b382:	bf00      	nop
 800b384:	f3af 8000 	nop.w
	...
 800b390:	3fe921fb 	.word	0x3fe921fb
 800b394:	7fefffff 	.word	0x7fefffff

0800b398 <atan2>:
 800b398:	f000 b802 	b.w	800b3a0 <__ieee754_atan2>
 800b39c:	0000      	movs	r0, r0
	...

0800b3a0 <__ieee754_atan2>:
 800b3a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3a4:	ec57 6b11 	vmov	r6, r7, d1
 800b3a8:	4273      	negs	r3, r6
 800b3aa:	f8df e184 	ldr.w	lr, [pc, #388]	; 800b530 <__ieee754_atan2+0x190>
 800b3ae:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800b3b2:	4333      	orrs	r3, r6
 800b3b4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800b3b8:	4573      	cmp	r3, lr
 800b3ba:	ec51 0b10 	vmov	r0, r1, d0
 800b3be:	ee11 8a10 	vmov	r8, s2
 800b3c2:	d80a      	bhi.n	800b3da <__ieee754_atan2+0x3a>
 800b3c4:	4244      	negs	r4, r0
 800b3c6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b3ca:	4304      	orrs	r4, r0
 800b3cc:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800b3d0:	4574      	cmp	r4, lr
 800b3d2:	ee10 9a10 	vmov	r9, s0
 800b3d6:	468c      	mov	ip, r1
 800b3d8:	d907      	bls.n	800b3ea <__ieee754_atan2+0x4a>
 800b3da:	4632      	mov	r2, r6
 800b3dc:	463b      	mov	r3, r7
 800b3de:	f7f4 ff6d 	bl	80002bc <__adddf3>
 800b3e2:	ec41 0b10 	vmov	d0, r0, r1
 800b3e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3ea:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800b3ee:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b3f2:	4334      	orrs	r4, r6
 800b3f4:	d103      	bne.n	800b3fe <__ieee754_atan2+0x5e>
 800b3f6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3fa:	f000 bf81 	b.w	800c300 <atan>
 800b3fe:	17bc      	asrs	r4, r7, #30
 800b400:	f004 0402 	and.w	r4, r4, #2
 800b404:	ea53 0909 	orrs.w	r9, r3, r9
 800b408:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800b40c:	d107      	bne.n	800b41e <__ieee754_atan2+0x7e>
 800b40e:	2c02      	cmp	r4, #2
 800b410:	d060      	beq.n	800b4d4 <__ieee754_atan2+0x134>
 800b412:	2c03      	cmp	r4, #3
 800b414:	d1e5      	bne.n	800b3e2 <__ieee754_atan2+0x42>
 800b416:	a142      	add	r1, pc, #264	; (adr r1, 800b520 <__ieee754_atan2+0x180>)
 800b418:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b41c:	e7e1      	b.n	800b3e2 <__ieee754_atan2+0x42>
 800b41e:	ea52 0808 	orrs.w	r8, r2, r8
 800b422:	d106      	bne.n	800b432 <__ieee754_atan2+0x92>
 800b424:	f1bc 0f00 	cmp.w	ip, #0
 800b428:	da5f      	bge.n	800b4ea <__ieee754_atan2+0x14a>
 800b42a:	a13f      	add	r1, pc, #252	; (adr r1, 800b528 <__ieee754_atan2+0x188>)
 800b42c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b430:	e7d7      	b.n	800b3e2 <__ieee754_atan2+0x42>
 800b432:	4572      	cmp	r2, lr
 800b434:	d10f      	bne.n	800b456 <__ieee754_atan2+0xb6>
 800b436:	4293      	cmp	r3, r2
 800b438:	f104 34ff 	add.w	r4, r4, #4294967295
 800b43c:	d107      	bne.n	800b44e <__ieee754_atan2+0xae>
 800b43e:	2c02      	cmp	r4, #2
 800b440:	d84c      	bhi.n	800b4dc <__ieee754_atan2+0x13c>
 800b442:	4b35      	ldr	r3, [pc, #212]	; (800b518 <__ieee754_atan2+0x178>)
 800b444:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800b448:	e9d4 0100 	ldrd	r0, r1, [r4]
 800b44c:	e7c9      	b.n	800b3e2 <__ieee754_atan2+0x42>
 800b44e:	2c02      	cmp	r4, #2
 800b450:	d848      	bhi.n	800b4e4 <__ieee754_atan2+0x144>
 800b452:	4b32      	ldr	r3, [pc, #200]	; (800b51c <__ieee754_atan2+0x17c>)
 800b454:	e7f6      	b.n	800b444 <__ieee754_atan2+0xa4>
 800b456:	4573      	cmp	r3, lr
 800b458:	d0e4      	beq.n	800b424 <__ieee754_atan2+0x84>
 800b45a:	1a9b      	subs	r3, r3, r2
 800b45c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800b460:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b464:	da1e      	bge.n	800b4a4 <__ieee754_atan2+0x104>
 800b466:	2f00      	cmp	r7, #0
 800b468:	da01      	bge.n	800b46e <__ieee754_atan2+0xce>
 800b46a:	323c      	adds	r2, #60	; 0x3c
 800b46c:	db1e      	blt.n	800b4ac <__ieee754_atan2+0x10c>
 800b46e:	4632      	mov	r2, r6
 800b470:	463b      	mov	r3, r7
 800b472:	f7f5 fa03 	bl	800087c <__aeabi_ddiv>
 800b476:	ec41 0b10 	vmov	d0, r0, r1
 800b47a:	f001 f8e1 	bl	800c640 <fabs>
 800b47e:	f000 ff3f 	bl	800c300 <atan>
 800b482:	ec51 0b10 	vmov	r0, r1, d0
 800b486:	2c01      	cmp	r4, #1
 800b488:	d013      	beq.n	800b4b2 <__ieee754_atan2+0x112>
 800b48a:	2c02      	cmp	r4, #2
 800b48c:	d015      	beq.n	800b4ba <__ieee754_atan2+0x11a>
 800b48e:	2c00      	cmp	r4, #0
 800b490:	d0a7      	beq.n	800b3e2 <__ieee754_atan2+0x42>
 800b492:	a319      	add	r3, pc, #100	; (adr r3, 800b4f8 <__ieee754_atan2+0x158>)
 800b494:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b498:	f7f4 ff0e 	bl	80002b8 <__aeabi_dsub>
 800b49c:	a318      	add	r3, pc, #96	; (adr r3, 800b500 <__ieee754_atan2+0x160>)
 800b49e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4a2:	e014      	b.n	800b4ce <__ieee754_atan2+0x12e>
 800b4a4:	a118      	add	r1, pc, #96	; (adr r1, 800b508 <__ieee754_atan2+0x168>)
 800b4a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4aa:	e7ec      	b.n	800b486 <__ieee754_atan2+0xe6>
 800b4ac:	2000      	movs	r0, #0
 800b4ae:	2100      	movs	r1, #0
 800b4b0:	e7e9      	b.n	800b486 <__ieee754_atan2+0xe6>
 800b4b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b4b6:	4619      	mov	r1, r3
 800b4b8:	e793      	b.n	800b3e2 <__ieee754_atan2+0x42>
 800b4ba:	a30f      	add	r3, pc, #60	; (adr r3, 800b4f8 <__ieee754_atan2+0x158>)
 800b4bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4c0:	f7f4 fefa 	bl	80002b8 <__aeabi_dsub>
 800b4c4:	4602      	mov	r2, r0
 800b4c6:	460b      	mov	r3, r1
 800b4c8:	a10d      	add	r1, pc, #52	; (adr r1, 800b500 <__ieee754_atan2+0x160>)
 800b4ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4ce:	f7f4 fef3 	bl	80002b8 <__aeabi_dsub>
 800b4d2:	e786      	b.n	800b3e2 <__ieee754_atan2+0x42>
 800b4d4:	a10a      	add	r1, pc, #40	; (adr r1, 800b500 <__ieee754_atan2+0x160>)
 800b4d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4da:	e782      	b.n	800b3e2 <__ieee754_atan2+0x42>
 800b4dc:	a10c      	add	r1, pc, #48	; (adr r1, 800b510 <__ieee754_atan2+0x170>)
 800b4de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4e2:	e77e      	b.n	800b3e2 <__ieee754_atan2+0x42>
 800b4e4:	2000      	movs	r0, #0
 800b4e6:	2100      	movs	r1, #0
 800b4e8:	e77b      	b.n	800b3e2 <__ieee754_atan2+0x42>
 800b4ea:	a107      	add	r1, pc, #28	; (adr r1, 800b508 <__ieee754_atan2+0x168>)
 800b4ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4f0:	e777      	b.n	800b3e2 <__ieee754_atan2+0x42>
 800b4f2:	bf00      	nop
 800b4f4:	f3af 8000 	nop.w
 800b4f8:	33145c07 	.word	0x33145c07
 800b4fc:	3ca1a626 	.word	0x3ca1a626
 800b500:	54442d18 	.word	0x54442d18
 800b504:	400921fb 	.word	0x400921fb
 800b508:	54442d18 	.word	0x54442d18
 800b50c:	3ff921fb 	.word	0x3ff921fb
 800b510:	54442d18 	.word	0x54442d18
 800b514:	3fe921fb 	.word	0x3fe921fb
 800b518:	0800cfe0 	.word	0x0800cfe0
 800b51c:	0800cff8 	.word	0x0800cff8
 800b520:	54442d18 	.word	0x54442d18
 800b524:	c00921fb 	.word	0xc00921fb
 800b528:	54442d18 	.word	0x54442d18
 800b52c:	bff921fb 	.word	0xbff921fb
 800b530:	7ff00000 	.word	0x7ff00000
 800b534:	00000000 	.word	0x00000000

0800b538 <__ieee754_rem_pio2>:
 800b538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b53c:	ed2d 8b02 	vpush	{d8}
 800b540:	ec55 4b10 	vmov	r4, r5, d0
 800b544:	4bca      	ldr	r3, [pc, #808]	; (800b870 <__ieee754_rem_pio2+0x338>)
 800b546:	b08b      	sub	sp, #44	; 0x2c
 800b548:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800b54c:	4598      	cmp	r8, r3
 800b54e:	4682      	mov	sl, r0
 800b550:	9502      	str	r5, [sp, #8]
 800b552:	dc08      	bgt.n	800b566 <__ieee754_rem_pio2+0x2e>
 800b554:	2200      	movs	r2, #0
 800b556:	2300      	movs	r3, #0
 800b558:	ed80 0b00 	vstr	d0, [r0]
 800b55c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800b560:	f04f 0b00 	mov.w	fp, #0
 800b564:	e028      	b.n	800b5b8 <__ieee754_rem_pio2+0x80>
 800b566:	4bc3      	ldr	r3, [pc, #780]	; (800b874 <__ieee754_rem_pio2+0x33c>)
 800b568:	4598      	cmp	r8, r3
 800b56a:	dc78      	bgt.n	800b65e <__ieee754_rem_pio2+0x126>
 800b56c:	9b02      	ldr	r3, [sp, #8]
 800b56e:	4ec2      	ldr	r6, [pc, #776]	; (800b878 <__ieee754_rem_pio2+0x340>)
 800b570:	2b00      	cmp	r3, #0
 800b572:	ee10 0a10 	vmov	r0, s0
 800b576:	a3b0      	add	r3, pc, #704	; (adr r3, 800b838 <__ieee754_rem_pio2+0x300>)
 800b578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b57c:	4629      	mov	r1, r5
 800b57e:	dd39      	ble.n	800b5f4 <__ieee754_rem_pio2+0xbc>
 800b580:	f7f4 fe9a 	bl	80002b8 <__aeabi_dsub>
 800b584:	45b0      	cmp	r8, r6
 800b586:	4604      	mov	r4, r0
 800b588:	460d      	mov	r5, r1
 800b58a:	d01b      	beq.n	800b5c4 <__ieee754_rem_pio2+0x8c>
 800b58c:	a3ac      	add	r3, pc, #688	; (adr r3, 800b840 <__ieee754_rem_pio2+0x308>)
 800b58e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b592:	f7f4 fe91 	bl	80002b8 <__aeabi_dsub>
 800b596:	4602      	mov	r2, r0
 800b598:	460b      	mov	r3, r1
 800b59a:	e9ca 2300 	strd	r2, r3, [sl]
 800b59e:	4620      	mov	r0, r4
 800b5a0:	4629      	mov	r1, r5
 800b5a2:	f7f4 fe89 	bl	80002b8 <__aeabi_dsub>
 800b5a6:	a3a6      	add	r3, pc, #664	; (adr r3, 800b840 <__ieee754_rem_pio2+0x308>)
 800b5a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ac:	f7f4 fe84 	bl	80002b8 <__aeabi_dsub>
 800b5b0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b5b4:	f04f 0b01 	mov.w	fp, #1
 800b5b8:	4658      	mov	r0, fp
 800b5ba:	b00b      	add	sp, #44	; 0x2c
 800b5bc:	ecbd 8b02 	vpop	{d8}
 800b5c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5c4:	a3a0      	add	r3, pc, #640	; (adr r3, 800b848 <__ieee754_rem_pio2+0x310>)
 800b5c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ca:	f7f4 fe75 	bl	80002b8 <__aeabi_dsub>
 800b5ce:	a3a0      	add	r3, pc, #640	; (adr r3, 800b850 <__ieee754_rem_pio2+0x318>)
 800b5d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5d4:	4604      	mov	r4, r0
 800b5d6:	460d      	mov	r5, r1
 800b5d8:	f7f4 fe6e 	bl	80002b8 <__aeabi_dsub>
 800b5dc:	4602      	mov	r2, r0
 800b5de:	460b      	mov	r3, r1
 800b5e0:	e9ca 2300 	strd	r2, r3, [sl]
 800b5e4:	4620      	mov	r0, r4
 800b5e6:	4629      	mov	r1, r5
 800b5e8:	f7f4 fe66 	bl	80002b8 <__aeabi_dsub>
 800b5ec:	a398      	add	r3, pc, #608	; (adr r3, 800b850 <__ieee754_rem_pio2+0x318>)
 800b5ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f2:	e7db      	b.n	800b5ac <__ieee754_rem_pio2+0x74>
 800b5f4:	f7f4 fe62 	bl	80002bc <__adddf3>
 800b5f8:	45b0      	cmp	r8, r6
 800b5fa:	4604      	mov	r4, r0
 800b5fc:	460d      	mov	r5, r1
 800b5fe:	d016      	beq.n	800b62e <__ieee754_rem_pio2+0xf6>
 800b600:	a38f      	add	r3, pc, #572	; (adr r3, 800b840 <__ieee754_rem_pio2+0x308>)
 800b602:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b606:	f7f4 fe59 	bl	80002bc <__adddf3>
 800b60a:	4602      	mov	r2, r0
 800b60c:	460b      	mov	r3, r1
 800b60e:	e9ca 2300 	strd	r2, r3, [sl]
 800b612:	4620      	mov	r0, r4
 800b614:	4629      	mov	r1, r5
 800b616:	f7f4 fe4f 	bl	80002b8 <__aeabi_dsub>
 800b61a:	a389      	add	r3, pc, #548	; (adr r3, 800b840 <__ieee754_rem_pio2+0x308>)
 800b61c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b620:	f7f4 fe4c 	bl	80002bc <__adddf3>
 800b624:	f04f 3bff 	mov.w	fp, #4294967295
 800b628:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b62c:	e7c4      	b.n	800b5b8 <__ieee754_rem_pio2+0x80>
 800b62e:	a386      	add	r3, pc, #536	; (adr r3, 800b848 <__ieee754_rem_pio2+0x310>)
 800b630:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b634:	f7f4 fe42 	bl	80002bc <__adddf3>
 800b638:	a385      	add	r3, pc, #532	; (adr r3, 800b850 <__ieee754_rem_pio2+0x318>)
 800b63a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b63e:	4604      	mov	r4, r0
 800b640:	460d      	mov	r5, r1
 800b642:	f7f4 fe3b 	bl	80002bc <__adddf3>
 800b646:	4602      	mov	r2, r0
 800b648:	460b      	mov	r3, r1
 800b64a:	e9ca 2300 	strd	r2, r3, [sl]
 800b64e:	4620      	mov	r0, r4
 800b650:	4629      	mov	r1, r5
 800b652:	f7f4 fe31 	bl	80002b8 <__aeabi_dsub>
 800b656:	a37e      	add	r3, pc, #504	; (adr r3, 800b850 <__ieee754_rem_pio2+0x318>)
 800b658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b65c:	e7e0      	b.n	800b620 <__ieee754_rem_pio2+0xe8>
 800b65e:	4b87      	ldr	r3, [pc, #540]	; (800b87c <__ieee754_rem_pio2+0x344>)
 800b660:	4598      	cmp	r8, r3
 800b662:	f300 80d9 	bgt.w	800b818 <__ieee754_rem_pio2+0x2e0>
 800b666:	f000 ffeb 	bl	800c640 <fabs>
 800b66a:	ec55 4b10 	vmov	r4, r5, d0
 800b66e:	ee10 0a10 	vmov	r0, s0
 800b672:	a379      	add	r3, pc, #484	; (adr r3, 800b858 <__ieee754_rem_pio2+0x320>)
 800b674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b678:	4629      	mov	r1, r5
 800b67a:	f7f4 ffd5 	bl	8000628 <__aeabi_dmul>
 800b67e:	4b80      	ldr	r3, [pc, #512]	; (800b880 <__ieee754_rem_pio2+0x348>)
 800b680:	2200      	movs	r2, #0
 800b682:	f7f4 fe1b 	bl	80002bc <__adddf3>
 800b686:	f7f5 fa7f 	bl	8000b88 <__aeabi_d2iz>
 800b68a:	4683      	mov	fp, r0
 800b68c:	f7f4 ff62 	bl	8000554 <__aeabi_i2d>
 800b690:	4602      	mov	r2, r0
 800b692:	460b      	mov	r3, r1
 800b694:	ec43 2b18 	vmov	d8, r2, r3
 800b698:	a367      	add	r3, pc, #412	; (adr r3, 800b838 <__ieee754_rem_pio2+0x300>)
 800b69a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b69e:	f7f4 ffc3 	bl	8000628 <__aeabi_dmul>
 800b6a2:	4602      	mov	r2, r0
 800b6a4:	460b      	mov	r3, r1
 800b6a6:	4620      	mov	r0, r4
 800b6a8:	4629      	mov	r1, r5
 800b6aa:	f7f4 fe05 	bl	80002b8 <__aeabi_dsub>
 800b6ae:	a364      	add	r3, pc, #400	; (adr r3, 800b840 <__ieee754_rem_pio2+0x308>)
 800b6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6b4:	4606      	mov	r6, r0
 800b6b6:	460f      	mov	r7, r1
 800b6b8:	ec51 0b18 	vmov	r0, r1, d8
 800b6bc:	f7f4 ffb4 	bl	8000628 <__aeabi_dmul>
 800b6c0:	f1bb 0f1f 	cmp.w	fp, #31
 800b6c4:	4604      	mov	r4, r0
 800b6c6:	460d      	mov	r5, r1
 800b6c8:	dc0d      	bgt.n	800b6e6 <__ieee754_rem_pio2+0x1ae>
 800b6ca:	4b6e      	ldr	r3, [pc, #440]	; (800b884 <__ieee754_rem_pio2+0x34c>)
 800b6cc:	f10b 32ff 	add.w	r2, fp, #4294967295
 800b6d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6d4:	4543      	cmp	r3, r8
 800b6d6:	d006      	beq.n	800b6e6 <__ieee754_rem_pio2+0x1ae>
 800b6d8:	4622      	mov	r2, r4
 800b6da:	462b      	mov	r3, r5
 800b6dc:	4630      	mov	r0, r6
 800b6de:	4639      	mov	r1, r7
 800b6e0:	f7f4 fdea 	bl	80002b8 <__aeabi_dsub>
 800b6e4:	e00f      	b.n	800b706 <__ieee754_rem_pio2+0x1ce>
 800b6e6:	462b      	mov	r3, r5
 800b6e8:	4622      	mov	r2, r4
 800b6ea:	4630      	mov	r0, r6
 800b6ec:	4639      	mov	r1, r7
 800b6ee:	f7f4 fde3 	bl	80002b8 <__aeabi_dsub>
 800b6f2:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b6f6:	9303      	str	r3, [sp, #12]
 800b6f8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b6fc:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800b700:	f1b8 0f10 	cmp.w	r8, #16
 800b704:	dc02      	bgt.n	800b70c <__ieee754_rem_pio2+0x1d4>
 800b706:	e9ca 0100 	strd	r0, r1, [sl]
 800b70a:	e039      	b.n	800b780 <__ieee754_rem_pio2+0x248>
 800b70c:	a34e      	add	r3, pc, #312	; (adr r3, 800b848 <__ieee754_rem_pio2+0x310>)
 800b70e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b712:	ec51 0b18 	vmov	r0, r1, d8
 800b716:	f7f4 ff87 	bl	8000628 <__aeabi_dmul>
 800b71a:	4604      	mov	r4, r0
 800b71c:	460d      	mov	r5, r1
 800b71e:	4602      	mov	r2, r0
 800b720:	460b      	mov	r3, r1
 800b722:	4630      	mov	r0, r6
 800b724:	4639      	mov	r1, r7
 800b726:	f7f4 fdc7 	bl	80002b8 <__aeabi_dsub>
 800b72a:	4602      	mov	r2, r0
 800b72c:	460b      	mov	r3, r1
 800b72e:	4680      	mov	r8, r0
 800b730:	4689      	mov	r9, r1
 800b732:	4630      	mov	r0, r6
 800b734:	4639      	mov	r1, r7
 800b736:	f7f4 fdbf 	bl	80002b8 <__aeabi_dsub>
 800b73a:	4622      	mov	r2, r4
 800b73c:	462b      	mov	r3, r5
 800b73e:	f7f4 fdbb 	bl	80002b8 <__aeabi_dsub>
 800b742:	a343      	add	r3, pc, #268	; (adr r3, 800b850 <__ieee754_rem_pio2+0x318>)
 800b744:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b748:	4604      	mov	r4, r0
 800b74a:	460d      	mov	r5, r1
 800b74c:	ec51 0b18 	vmov	r0, r1, d8
 800b750:	f7f4 ff6a 	bl	8000628 <__aeabi_dmul>
 800b754:	4622      	mov	r2, r4
 800b756:	462b      	mov	r3, r5
 800b758:	f7f4 fdae 	bl	80002b8 <__aeabi_dsub>
 800b75c:	4602      	mov	r2, r0
 800b75e:	460b      	mov	r3, r1
 800b760:	4604      	mov	r4, r0
 800b762:	460d      	mov	r5, r1
 800b764:	4640      	mov	r0, r8
 800b766:	4649      	mov	r1, r9
 800b768:	f7f4 fda6 	bl	80002b8 <__aeabi_dsub>
 800b76c:	9a03      	ldr	r2, [sp, #12]
 800b76e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b772:	1ad3      	subs	r3, r2, r3
 800b774:	2b31      	cmp	r3, #49	; 0x31
 800b776:	dc24      	bgt.n	800b7c2 <__ieee754_rem_pio2+0x28a>
 800b778:	e9ca 0100 	strd	r0, r1, [sl]
 800b77c:	4646      	mov	r6, r8
 800b77e:	464f      	mov	r7, r9
 800b780:	e9da 8900 	ldrd	r8, r9, [sl]
 800b784:	4630      	mov	r0, r6
 800b786:	4642      	mov	r2, r8
 800b788:	464b      	mov	r3, r9
 800b78a:	4639      	mov	r1, r7
 800b78c:	f7f4 fd94 	bl	80002b8 <__aeabi_dsub>
 800b790:	462b      	mov	r3, r5
 800b792:	4622      	mov	r2, r4
 800b794:	f7f4 fd90 	bl	80002b8 <__aeabi_dsub>
 800b798:	9b02      	ldr	r3, [sp, #8]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b7a0:	f6bf af0a 	bge.w	800b5b8 <__ieee754_rem_pio2+0x80>
 800b7a4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b7a8:	f8ca 3004 	str.w	r3, [sl, #4]
 800b7ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b7b0:	f8ca 8000 	str.w	r8, [sl]
 800b7b4:	f8ca 0008 	str.w	r0, [sl, #8]
 800b7b8:	f8ca 300c 	str.w	r3, [sl, #12]
 800b7bc:	f1cb 0b00 	rsb	fp, fp, #0
 800b7c0:	e6fa      	b.n	800b5b8 <__ieee754_rem_pio2+0x80>
 800b7c2:	a327      	add	r3, pc, #156	; (adr r3, 800b860 <__ieee754_rem_pio2+0x328>)
 800b7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7c8:	ec51 0b18 	vmov	r0, r1, d8
 800b7cc:	f7f4 ff2c 	bl	8000628 <__aeabi_dmul>
 800b7d0:	4604      	mov	r4, r0
 800b7d2:	460d      	mov	r5, r1
 800b7d4:	4602      	mov	r2, r0
 800b7d6:	460b      	mov	r3, r1
 800b7d8:	4640      	mov	r0, r8
 800b7da:	4649      	mov	r1, r9
 800b7dc:	f7f4 fd6c 	bl	80002b8 <__aeabi_dsub>
 800b7e0:	4602      	mov	r2, r0
 800b7e2:	460b      	mov	r3, r1
 800b7e4:	4606      	mov	r6, r0
 800b7e6:	460f      	mov	r7, r1
 800b7e8:	4640      	mov	r0, r8
 800b7ea:	4649      	mov	r1, r9
 800b7ec:	f7f4 fd64 	bl	80002b8 <__aeabi_dsub>
 800b7f0:	4622      	mov	r2, r4
 800b7f2:	462b      	mov	r3, r5
 800b7f4:	f7f4 fd60 	bl	80002b8 <__aeabi_dsub>
 800b7f8:	a31b      	add	r3, pc, #108	; (adr r3, 800b868 <__ieee754_rem_pio2+0x330>)
 800b7fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7fe:	4604      	mov	r4, r0
 800b800:	460d      	mov	r5, r1
 800b802:	ec51 0b18 	vmov	r0, r1, d8
 800b806:	f7f4 ff0f 	bl	8000628 <__aeabi_dmul>
 800b80a:	4622      	mov	r2, r4
 800b80c:	462b      	mov	r3, r5
 800b80e:	f7f4 fd53 	bl	80002b8 <__aeabi_dsub>
 800b812:	4604      	mov	r4, r0
 800b814:	460d      	mov	r5, r1
 800b816:	e75f      	b.n	800b6d8 <__ieee754_rem_pio2+0x1a0>
 800b818:	4b1b      	ldr	r3, [pc, #108]	; (800b888 <__ieee754_rem_pio2+0x350>)
 800b81a:	4598      	cmp	r8, r3
 800b81c:	dd36      	ble.n	800b88c <__ieee754_rem_pio2+0x354>
 800b81e:	ee10 2a10 	vmov	r2, s0
 800b822:	462b      	mov	r3, r5
 800b824:	4620      	mov	r0, r4
 800b826:	4629      	mov	r1, r5
 800b828:	f7f4 fd46 	bl	80002b8 <__aeabi_dsub>
 800b82c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b830:	e9ca 0100 	strd	r0, r1, [sl]
 800b834:	e694      	b.n	800b560 <__ieee754_rem_pio2+0x28>
 800b836:	bf00      	nop
 800b838:	54400000 	.word	0x54400000
 800b83c:	3ff921fb 	.word	0x3ff921fb
 800b840:	1a626331 	.word	0x1a626331
 800b844:	3dd0b461 	.word	0x3dd0b461
 800b848:	1a600000 	.word	0x1a600000
 800b84c:	3dd0b461 	.word	0x3dd0b461
 800b850:	2e037073 	.word	0x2e037073
 800b854:	3ba3198a 	.word	0x3ba3198a
 800b858:	6dc9c883 	.word	0x6dc9c883
 800b85c:	3fe45f30 	.word	0x3fe45f30
 800b860:	2e000000 	.word	0x2e000000
 800b864:	3ba3198a 	.word	0x3ba3198a
 800b868:	252049c1 	.word	0x252049c1
 800b86c:	397b839a 	.word	0x397b839a
 800b870:	3fe921fb 	.word	0x3fe921fb
 800b874:	4002d97b 	.word	0x4002d97b
 800b878:	3ff921fb 	.word	0x3ff921fb
 800b87c:	413921fb 	.word	0x413921fb
 800b880:	3fe00000 	.word	0x3fe00000
 800b884:	0800d010 	.word	0x0800d010
 800b888:	7fefffff 	.word	0x7fefffff
 800b88c:	ea4f 5428 	mov.w	r4, r8, asr #20
 800b890:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800b894:	ee10 0a10 	vmov	r0, s0
 800b898:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800b89c:	ee10 6a10 	vmov	r6, s0
 800b8a0:	460f      	mov	r7, r1
 800b8a2:	f7f5 f971 	bl	8000b88 <__aeabi_d2iz>
 800b8a6:	f7f4 fe55 	bl	8000554 <__aeabi_i2d>
 800b8aa:	4602      	mov	r2, r0
 800b8ac:	460b      	mov	r3, r1
 800b8ae:	4630      	mov	r0, r6
 800b8b0:	4639      	mov	r1, r7
 800b8b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b8b6:	f7f4 fcff 	bl	80002b8 <__aeabi_dsub>
 800b8ba:	4b23      	ldr	r3, [pc, #140]	; (800b948 <__ieee754_rem_pio2+0x410>)
 800b8bc:	2200      	movs	r2, #0
 800b8be:	f7f4 feb3 	bl	8000628 <__aeabi_dmul>
 800b8c2:	460f      	mov	r7, r1
 800b8c4:	4606      	mov	r6, r0
 800b8c6:	f7f5 f95f 	bl	8000b88 <__aeabi_d2iz>
 800b8ca:	f7f4 fe43 	bl	8000554 <__aeabi_i2d>
 800b8ce:	4602      	mov	r2, r0
 800b8d0:	460b      	mov	r3, r1
 800b8d2:	4630      	mov	r0, r6
 800b8d4:	4639      	mov	r1, r7
 800b8d6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b8da:	f7f4 fced 	bl	80002b8 <__aeabi_dsub>
 800b8de:	4b1a      	ldr	r3, [pc, #104]	; (800b948 <__ieee754_rem_pio2+0x410>)
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	f7f4 fea1 	bl	8000628 <__aeabi_dmul>
 800b8e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b8ea:	ad04      	add	r5, sp, #16
 800b8ec:	f04f 0803 	mov.w	r8, #3
 800b8f0:	46a9      	mov	r9, r5
 800b8f2:	2600      	movs	r6, #0
 800b8f4:	2700      	movs	r7, #0
 800b8f6:	4632      	mov	r2, r6
 800b8f8:	463b      	mov	r3, r7
 800b8fa:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800b8fe:	46c3      	mov	fp, r8
 800b900:	3d08      	subs	r5, #8
 800b902:	f108 38ff 	add.w	r8, r8, #4294967295
 800b906:	f7f5 f8f7 	bl	8000af8 <__aeabi_dcmpeq>
 800b90a:	2800      	cmp	r0, #0
 800b90c:	d1f3      	bne.n	800b8f6 <__ieee754_rem_pio2+0x3be>
 800b90e:	4b0f      	ldr	r3, [pc, #60]	; (800b94c <__ieee754_rem_pio2+0x414>)
 800b910:	9301      	str	r3, [sp, #4]
 800b912:	2302      	movs	r3, #2
 800b914:	9300      	str	r3, [sp, #0]
 800b916:	4622      	mov	r2, r4
 800b918:	465b      	mov	r3, fp
 800b91a:	4651      	mov	r1, sl
 800b91c:	4648      	mov	r0, r9
 800b91e:	f000 f8df 	bl	800bae0 <__kernel_rem_pio2>
 800b922:	9b02      	ldr	r3, [sp, #8]
 800b924:	2b00      	cmp	r3, #0
 800b926:	4683      	mov	fp, r0
 800b928:	f6bf ae46 	bge.w	800b5b8 <__ieee754_rem_pio2+0x80>
 800b92c:	e9da 2100 	ldrd	r2, r1, [sl]
 800b930:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b934:	e9ca 2300 	strd	r2, r3, [sl]
 800b938:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800b93c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b940:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800b944:	e73a      	b.n	800b7bc <__ieee754_rem_pio2+0x284>
 800b946:	bf00      	nop
 800b948:	41700000 	.word	0x41700000
 800b94c:	0800d090 	.word	0x0800d090

0800b950 <__kernel_cos>:
 800b950:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b954:	ec57 6b10 	vmov	r6, r7, d0
 800b958:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800b95c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800b960:	ed8d 1b00 	vstr	d1, [sp]
 800b964:	da07      	bge.n	800b976 <__kernel_cos+0x26>
 800b966:	ee10 0a10 	vmov	r0, s0
 800b96a:	4639      	mov	r1, r7
 800b96c:	f7f5 f90c 	bl	8000b88 <__aeabi_d2iz>
 800b970:	2800      	cmp	r0, #0
 800b972:	f000 8088 	beq.w	800ba86 <__kernel_cos+0x136>
 800b976:	4632      	mov	r2, r6
 800b978:	463b      	mov	r3, r7
 800b97a:	4630      	mov	r0, r6
 800b97c:	4639      	mov	r1, r7
 800b97e:	f7f4 fe53 	bl	8000628 <__aeabi_dmul>
 800b982:	4b51      	ldr	r3, [pc, #324]	; (800bac8 <__kernel_cos+0x178>)
 800b984:	2200      	movs	r2, #0
 800b986:	4604      	mov	r4, r0
 800b988:	460d      	mov	r5, r1
 800b98a:	f7f4 fe4d 	bl	8000628 <__aeabi_dmul>
 800b98e:	a340      	add	r3, pc, #256	; (adr r3, 800ba90 <__kernel_cos+0x140>)
 800b990:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b994:	4682      	mov	sl, r0
 800b996:	468b      	mov	fp, r1
 800b998:	4620      	mov	r0, r4
 800b99a:	4629      	mov	r1, r5
 800b99c:	f7f4 fe44 	bl	8000628 <__aeabi_dmul>
 800b9a0:	a33d      	add	r3, pc, #244	; (adr r3, 800ba98 <__kernel_cos+0x148>)
 800b9a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9a6:	f7f4 fc89 	bl	80002bc <__adddf3>
 800b9aa:	4622      	mov	r2, r4
 800b9ac:	462b      	mov	r3, r5
 800b9ae:	f7f4 fe3b 	bl	8000628 <__aeabi_dmul>
 800b9b2:	a33b      	add	r3, pc, #236	; (adr r3, 800baa0 <__kernel_cos+0x150>)
 800b9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9b8:	f7f4 fc7e 	bl	80002b8 <__aeabi_dsub>
 800b9bc:	4622      	mov	r2, r4
 800b9be:	462b      	mov	r3, r5
 800b9c0:	f7f4 fe32 	bl	8000628 <__aeabi_dmul>
 800b9c4:	a338      	add	r3, pc, #224	; (adr r3, 800baa8 <__kernel_cos+0x158>)
 800b9c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ca:	f7f4 fc77 	bl	80002bc <__adddf3>
 800b9ce:	4622      	mov	r2, r4
 800b9d0:	462b      	mov	r3, r5
 800b9d2:	f7f4 fe29 	bl	8000628 <__aeabi_dmul>
 800b9d6:	a336      	add	r3, pc, #216	; (adr r3, 800bab0 <__kernel_cos+0x160>)
 800b9d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9dc:	f7f4 fc6c 	bl	80002b8 <__aeabi_dsub>
 800b9e0:	4622      	mov	r2, r4
 800b9e2:	462b      	mov	r3, r5
 800b9e4:	f7f4 fe20 	bl	8000628 <__aeabi_dmul>
 800b9e8:	a333      	add	r3, pc, #204	; (adr r3, 800bab8 <__kernel_cos+0x168>)
 800b9ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ee:	f7f4 fc65 	bl	80002bc <__adddf3>
 800b9f2:	4622      	mov	r2, r4
 800b9f4:	462b      	mov	r3, r5
 800b9f6:	f7f4 fe17 	bl	8000628 <__aeabi_dmul>
 800b9fa:	4622      	mov	r2, r4
 800b9fc:	462b      	mov	r3, r5
 800b9fe:	f7f4 fe13 	bl	8000628 <__aeabi_dmul>
 800ba02:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba06:	4604      	mov	r4, r0
 800ba08:	460d      	mov	r5, r1
 800ba0a:	4630      	mov	r0, r6
 800ba0c:	4639      	mov	r1, r7
 800ba0e:	f7f4 fe0b 	bl	8000628 <__aeabi_dmul>
 800ba12:	460b      	mov	r3, r1
 800ba14:	4602      	mov	r2, r0
 800ba16:	4629      	mov	r1, r5
 800ba18:	4620      	mov	r0, r4
 800ba1a:	f7f4 fc4d 	bl	80002b8 <__aeabi_dsub>
 800ba1e:	4b2b      	ldr	r3, [pc, #172]	; (800bacc <__kernel_cos+0x17c>)
 800ba20:	4598      	cmp	r8, r3
 800ba22:	4606      	mov	r6, r0
 800ba24:	460f      	mov	r7, r1
 800ba26:	dc10      	bgt.n	800ba4a <__kernel_cos+0xfa>
 800ba28:	4602      	mov	r2, r0
 800ba2a:	460b      	mov	r3, r1
 800ba2c:	4650      	mov	r0, sl
 800ba2e:	4659      	mov	r1, fp
 800ba30:	f7f4 fc42 	bl	80002b8 <__aeabi_dsub>
 800ba34:	460b      	mov	r3, r1
 800ba36:	4926      	ldr	r1, [pc, #152]	; (800bad0 <__kernel_cos+0x180>)
 800ba38:	4602      	mov	r2, r0
 800ba3a:	2000      	movs	r0, #0
 800ba3c:	f7f4 fc3c 	bl	80002b8 <__aeabi_dsub>
 800ba40:	ec41 0b10 	vmov	d0, r0, r1
 800ba44:	b003      	add	sp, #12
 800ba46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba4a:	4b22      	ldr	r3, [pc, #136]	; (800bad4 <__kernel_cos+0x184>)
 800ba4c:	4920      	ldr	r1, [pc, #128]	; (800bad0 <__kernel_cos+0x180>)
 800ba4e:	4598      	cmp	r8, r3
 800ba50:	bfcc      	ite	gt
 800ba52:	4d21      	ldrgt	r5, [pc, #132]	; (800bad8 <__kernel_cos+0x188>)
 800ba54:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800ba58:	2400      	movs	r4, #0
 800ba5a:	4622      	mov	r2, r4
 800ba5c:	462b      	mov	r3, r5
 800ba5e:	2000      	movs	r0, #0
 800ba60:	f7f4 fc2a 	bl	80002b8 <__aeabi_dsub>
 800ba64:	4622      	mov	r2, r4
 800ba66:	4680      	mov	r8, r0
 800ba68:	4689      	mov	r9, r1
 800ba6a:	462b      	mov	r3, r5
 800ba6c:	4650      	mov	r0, sl
 800ba6e:	4659      	mov	r1, fp
 800ba70:	f7f4 fc22 	bl	80002b8 <__aeabi_dsub>
 800ba74:	4632      	mov	r2, r6
 800ba76:	463b      	mov	r3, r7
 800ba78:	f7f4 fc1e 	bl	80002b8 <__aeabi_dsub>
 800ba7c:	4602      	mov	r2, r0
 800ba7e:	460b      	mov	r3, r1
 800ba80:	4640      	mov	r0, r8
 800ba82:	4649      	mov	r1, r9
 800ba84:	e7da      	b.n	800ba3c <__kernel_cos+0xec>
 800ba86:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800bac0 <__kernel_cos+0x170>
 800ba8a:	e7db      	b.n	800ba44 <__kernel_cos+0xf4>
 800ba8c:	f3af 8000 	nop.w
 800ba90:	be8838d4 	.word	0xbe8838d4
 800ba94:	bda8fae9 	.word	0xbda8fae9
 800ba98:	bdb4b1c4 	.word	0xbdb4b1c4
 800ba9c:	3e21ee9e 	.word	0x3e21ee9e
 800baa0:	809c52ad 	.word	0x809c52ad
 800baa4:	3e927e4f 	.word	0x3e927e4f
 800baa8:	19cb1590 	.word	0x19cb1590
 800baac:	3efa01a0 	.word	0x3efa01a0
 800bab0:	16c15177 	.word	0x16c15177
 800bab4:	3f56c16c 	.word	0x3f56c16c
 800bab8:	5555554c 	.word	0x5555554c
 800babc:	3fa55555 	.word	0x3fa55555
 800bac0:	00000000 	.word	0x00000000
 800bac4:	3ff00000 	.word	0x3ff00000
 800bac8:	3fe00000 	.word	0x3fe00000
 800bacc:	3fd33332 	.word	0x3fd33332
 800bad0:	3ff00000 	.word	0x3ff00000
 800bad4:	3fe90000 	.word	0x3fe90000
 800bad8:	3fd20000 	.word	0x3fd20000
 800badc:	00000000 	.word	0x00000000

0800bae0 <__kernel_rem_pio2>:
 800bae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bae4:	ed2d 8b02 	vpush	{d8}
 800bae8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800baec:	f112 0f14 	cmn.w	r2, #20
 800baf0:	9308      	str	r3, [sp, #32]
 800baf2:	9101      	str	r1, [sp, #4]
 800baf4:	4bc4      	ldr	r3, [pc, #784]	; (800be08 <__kernel_rem_pio2+0x328>)
 800baf6:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800baf8:	900b      	str	r0, [sp, #44]	; 0x2c
 800bafa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bafe:	9302      	str	r3, [sp, #8]
 800bb00:	9b08      	ldr	r3, [sp, #32]
 800bb02:	f103 33ff 	add.w	r3, r3, #4294967295
 800bb06:	bfa8      	it	ge
 800bb08:	1ed4      	subge	r4, r2, #3
 800bb0a:	9306      	str	r3, [sp, #24]
 800bb0c:	bfb2      	itee	lt
 800bb0e:	2400      	movlt	r4, #0
 800bb10:	2318      	movge	r3, #24
 800bb12:	fb94 f4f3 	sdivge	r4, r4, r3
 800bb16:	f06f 0317 	mvn.w	r3, #23
 800bb1a:	fb04 3303 	mla	r3, r4, r3, r3
 800bb1e:	eb03 0a02 	add.w	sl, r3, r2
 800bb22:	9b02      	ldr	r3, [sp, #8]
 800bb24:	9a06      	ldr	r2, [sp, #24]
 800bb26:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800bdf8 <__kernel_rem_pio2+0x318>
 800bb2a:	eb03 0802 	add.w	r8, r3, r2
 800bb2e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800bb30:	1aa7      	subs	r7, r4, r2
 800bb32:	ae22      	add	r6, sp, #136	; 0x88
 800bb34:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800bb38:	2500      	movs	r5, #0
 800bb3a:	4545      	cmp	r5, r8
 800bb3c:	dd13      	ble.n	800bb66 <__kernel_rem_pio2+0x86>
 800bb3e:	9b08      	ldr	r3, [sp, #32]
 800bb40:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800bdf8 <__kernel_rem_pio2+0x318>
 800bb44:	aa22      	add	r2, sp, #136	; 0x88
 800bb46:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800bb4a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800bb4e:	f04f 0800 	mov.w	r8, #0
 800bb52:	9b02      	ldr	r3, [sp, #8]
 800bb54:	4598      	cmp	r8, r3
 800bb56:	dc2f      	bgt.n	800bbb8 <__kernel_rem_pio2+0xd8>
 800bb58:	ed8d 8b04 	vstr	d8, [sp, #16]
 800bb5c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800bb60:	462f      	mov	r7, r5
 800bb62:	2600      	movs	r6, #0
 800bb64:	e01b      	b.n	800bb9e <__kernel_rem_pio2+0xbe>
 800bb66:	42ef      	cmn	r7, r5
 800bb68:	d407      	bmi.n	800bb7a <__kernel_rem_pio2+0x9a>
 800bb6a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800bb6e:	f7f4 fcf1 	bl	8000554 <__aeabi_i2d>
 800bb72:	e8e6 0102 	strd	r0, r1, [r6], #8
 800bb76:	3501      	adds	r5, #1
 800bb78:	e7df      	b.n	800bb3a <__kernel_rem_pio2+0x5a>
 800bb7a:	ec51 0b18 	vmov	r0, r1, d8
 800bb7e:	e7f8      	b.n	800bb72 <__kernel_rem_pio2+0x92>
 800bb80:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb84:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800bb88:	f7f4 fd4e 	bl	8000628 <__aeabi_dmul>
 800bb8c:	4602      	mov	r2, r0
 800bb8e:	460b      	mov	r3, r1
 800bb90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb94:	f7f4 fb92 	bl	80002bc <__adddf3>
 800bb98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb9c:	3601      	adds	r6, #1
 800bb9e:	9b06      	ldr	r3, [sp, #24]
 800bba0:	429e      	cmp	r6, r3
 800bba2:	f1a7 0708 	sub.w	r7, r7, #8
 800bba6:	ddeb      	ble.n	800bb80 <__kernel_rem_pio2+0xa0>
 800bba8:	ed9d 7b04 	vldr	d7, [sp, #16]
 800bbac:	f108 0801 	add.w	r8, r8, #1
 800bbb0:	ecab 7b02 	vstmia	fp!, {d7}
 800bbb4:	3508      	adds	r5, #8
 800bbb6:	e7cc      	b.n	800bb52 <__kernel_rem_pio2+0x72>
 800bbb8:	9b02      	ldr	r3, [sp, #8]
 800bbba:	aa0e      	add	r2, sp, #56	; 0x38
 800bbbc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bbc0:	930d      	str	r3, [sp, #52]	; 0x34
 800bbc2:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800bbc4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800bbc8:	9c02      	ldr	r4, [sp, #8]
 800bbca:	930c      	str	r3, [sp, #48]	; 0x30
 800bbcc:	00e3      	lsls	r3, r4, #3
 800bbce:	930a      	str	r3, [sp, #40]	; 0x28
 800bbd0:	ab9a      	add	r3, sp, #616	; 0x268
 800bbd2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bbd6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800bbda:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800bbde:	ab72      	add	r3, sp, #456	; 0x1c8
 800bbe0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800bbe4:	46c3      	mov	fp, r8
 800bbe6:	46a1      	mov	r9, r4
 800bbe8:	f1b9 0f00 	cmp.w	r9, #0
 800bbec:	f1a5 0508 	sub.w	r5, r5, #8
 800bbf0:	dc77      	bgt.n	800bce2 <__kernel_rem_pio2+0x202>
 800bbf2:	ec47 6b10 	vmov	d0, r6, r7
 800bbf6:	4650      	mov	r0, sl
 800bbf8:	f000 fdae 	bl	800c758 <scalbn>
 800bbfc:	ec57 6b10 	vmov	r6, r7, d0
 800bc00:	2200      	movs	r2, #0
 800bc02:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800bc06:	ee10 0a10 	vmov	r0, s0
 800bc0a:	4639      	mov	r1, r7
 800bc0c:	f7f4 fd0c 	bl	8000628 <__aeabi_dmul>
 800bc10:	ec41 0b10 	vmov	d0, r0, r1
 800bc14:	f000 fd20 	bl	800c658 <floor>
 800bc18:	4b7c      	ldr	r3, [pc, #496]	; (800be0c <__kernel_rem_pio2+0x32c>)
 800bc1a:	ec51 0b10 	vmov	r0, r1, d0
 800bc1e:	2200      	movs	r2, #0
 800bc20:	f7f4 fd02 	bl	8000628 <__aeabi_dmul>
 800bc24:	4602      	mov	r2, r0
 800bc26:	460b      	mov	r3, r1
 800bc28:	4630      	mov	r0, r6
 800bc2a:	4639      	mov	r1, r7
 800bc2c:	f7f4 fb44 	bl	80002b8 <__aeabi_dsub>
 800bc30:	460f      	mov	r7, r1
 800bc32:	4606      	mov	r6, r0
 800bc34:	f7f4 ffa8 	bl	8000b88 <__aeabi_d2iz>
 800bc38:	9004      	str	r0, [sp, #16]
 800bc3a:	f7f4 fc8b 	bl	8000554 <__aeabi_i2d>
 800bc3e:	4602      	mov	r2, r0
 800bc40:	460b      	mov	r3, r1
 800bc42:	4630      	mov	r0, r6
 800bc44:	4639      	mov	r1, r7
 800bc46:	f7f4 fb37 	bl	80002b8 <__aeabi_dsub>
 800bc4a:	f1ba 0f00 	cmp.w	sl, #0
 800bc4e:	4606      	mov	r6, r0
 800bc50:	460f      	mov	r7, r1
 800bc52:	dd6d      	ble.n	800bd30 <__kernel_rem_pio2+0x250>
 800bc54:	1e62      	subs	r2, r4, #1
 800bc56:	ab0e      	add	r3, sp, #56	; 0x38
 800bc58:	9d04      	ldr	r5, [sp, #16]
 800bc5a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800bc5e:	f1ca 0118 	rsb	r1, sl, #24
 800bc62:	fa40 f301 	asr.w	r3, r0, r1
 800bc66:	441d      	add	r5, r3
 800bc68:	408b      	lsls	r3, r1
 800bc6a:	1ac0      	subs	r0, r0, r3
 800bc6c:	ab0e      	add	r3, sp, #56	; 0x38
 800bc6e:	9504      	str	r5, [sp, #16]
 800bc70:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800bc74:	f1ca 0317 	rsb	r3, sl, #23
 800bc78:	fa40 fb03 	asr.w	fp, r0, r3
 800bc7c:	f1bb 0f00 	cmp.w	fp, #0
 800bc80:	dd65      	ble.n	800bd4e <__kernel_rem_pio2+0x26e>
 800bc82:	9b04      	ldr	r3, [sp, #16]
 800bc84:	2200      	movs	r2, #0
 800bc86:	3301      	adds	r3, #1
 800bc88:	9304      	str	r3, [sp, #16]
 800bc8a:	4615      	mov	r5, r2
 800bc8c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800bc90:	4294      	cmp	r4, r2
 800bc92:	f300 809c 	bgt.w	800bdce <__kernel_rem_pio2+0x2ee>
 800bc96:	f1ba 0f00 	cmp.w	sl, #0
 800bc9a:	dd07      	ble.n	800bcac <__kernel_rem_pio2+0x1cc>
 800bc9c:	f1ba 0f01 	cmp.w	sl, #1
 800bca0:	f000 80c0 	beq.w	800be24 <__kernel_rem_pio2+0x344>
 800bca4:	f1ba 0f02 	cmp.w	sl, #2
 800bca8:	f000 80c6 	beq.w	800be38 <__kernel_rem_pio2+0x358>
 800bcac:	f1bb 0f02 	cmp.w	fp, #2
 800bcb0:	d14d      	bne.n	800bd4e <__kernel_rem_pio2+0x26e>
 800bcb2:	4632      	mov	r2, r6
 800bcb4:	463b      	mov	r3, r7
 800bcb6:	4956      	ldr	r1, [pc, #344]	; (800be10 <__kernel_rem_pio2+0x330>)
 800bcb8:	2000      	movs	r0, #0
 800bcba:	f7f4 fafd 	bl	80002b8 <__aeabi_dsub>
 800bcbe:	4606      	mov	r6, r0
 800bcc0:	460f      	mov	r7, r1
 800bcc2:	2d00      	cmp	r5, #0
 800bcc4:	d043      	beq.n	800bd4e <__kernel_rem_pio2+0x26e>
 800bcc6:	4650      	mov	r0, sl
 800bcc8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800be00 <__kernel_rem_pio2+0x320>
 800bccc:	f000 fd44 	bl	800c758 <scalbn>
 800bcd0:	4630      	mov	r0, r6
 800bcd2:	4639      	mov	r1, r7
 800bcd4:	ec53 2b10 	vmov	r2, r3, d0
 800bcd8:	f7f4 faee 	bl	80002b8 <__aeabi_dsub>
 800bcdc:	4606      	mov	r6, r0
 800bcde:	460f      	mov	r7, r1
 800bce0:	e035      	b.n	800bd4e <__kernel_rem_pio2+0x26e>
 800bce2:	4b4c      	ldr	r3, [pc, #304]	; (800be14 <__kernel_rem_pio2+0x334>)
 800bce4:	2200      	movs	r2, #0
 800bce6:	4630      	mov	r0, r6
 800bce8:	4639      	mov	r1, r7
 800bcea:	f7f4 fc9d 	bl	8000628 <__aeabi_dmul>
 800bcee:	f7f4 ff4b 	bl	8000b88 <__aeabi_d2iz>
 800bcf2:	f7f4 fc2f 	bl	8000554 <__aeabi_i2d>
 800bcf6:	4602      	mov	r2, r0
 800bcf8:	460b      	mov	r3, r1
 800bcfa:	ec43 2b18 	vmov	d8, r2, r3
 800bcfe:	4b46      	ldr	r3, [pc, #280]	; (800be18 <__kernel_rem_pio2+0x338>)
 800bd00:	2200      	movs	r2, #0
 800bd02:	f7f4 fc91 	bl	8000628 <__aeabi_dmul>
 800bd06:	4602      	mov	r2, r0
 800bd08:	460b      	mov	r3, r1
 800bd0a:	4630      	mov	r0, r6
 800bd0c:	4639      	mov	r1, r7
 800bd0e:	f7f4 fad3 	bl	80002b8 <__aeabi_dsub>
 800bd12:	f7f4 ff39 	bl	8000b88 <__aeabi_d2iz>
 800bd16:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bd1a:	f84b 0b04 	str.w	r0, [fp], #4
 800bd1e:	ec51 0b18 	vmov	r0, r1, d8
 800bd22:	f7f4 facb 	bl	80002bc <__adddf3>
 800bd26:	f109 39ff 	add.w	r9, r9, #4294967295
 800bd2a:	4606      	mov	r6, r0
 800bd2c:	460f      	mov	r7, r1
 800bd2e:	e75b      	b.n	800bbe8 <__kernel_rem_pio2+0x108>
 800bd30:	d106      	bne.n	800bd40 <__kernel_rem_pio2+0x260>
 800bd32:	1e63      	subs	r3, r4, #1
 800bd34:	aa0e      	add	r2, sp, #56	; 0x38
 800bd36:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800bd3a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800bd3e:	e79d      	b.n	800bc7c <__kernel_rem_pio2+0x19c>
 800bd40:	4b36      	ldr	r3, [pc, #216]	; (800be1c <__kernel_rem_pio2+0x33c>)
 800bd42:	2200      	movs	r2, #0
 800bd44:	f7f4 fef6 	bl	8000b34 <__aeabi_dcmpge>
 800bd48:	2800      	cmp	r0, #0
 800bd4a:	d13d      	bne.n	800bdc8 <__kernel_rem_pio2+0x2e8>
 800bd4c:	4683      	mov	fp, r0
 800bd4e:	2200      	movs	r2, #0
 800bd50:	2300      	movs	r3, #0
 800bd52:	4630      	mov	r0, r6
 800bd54:	4639      	mov	r1, r7
 800bd56:	f7f4 fecf 	bl	8000af8 <__aeabi_dcmpeq>
 800bd5a:	2800      	cmp	r0, #0
 800bd5c:	f000 80c0 	beq.w	800bee0 <__kernel_rem_pio2+0x400>
 800bd60:	1e65      	subs	r5, r4, #1
 800bd62:	462b      	mov	r3, r5
 800bd64:	2200      	movs	r2, #0
 800bd66:	9902      	ldr	r1, [sp, #8]
 800bd68:	428b      	cmp	r3, r1
 800bd6a:	da6c      	bge.n	800be46 <__kernel_rem_pio2+0x366>
 800bd6c:	2a00      	cmp	r2, #0
 800bd6e:	f000 8089 	beq.w	800be84 <__kernel_rem_pio2+0x3a4>
 800bd72:	ab0e      	add	r3, sp, #56	; 0x38
 800bd74:	f1aa 0a18 	sub.w	sl, sl, #24
 800bd78:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	f000 80ad 	beq.w	800bedc <__kernel_rem_pio2+0x3fc>
 800bd82:	4650      	mov	r0, sl
 800bd84:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800be00 <__kernel_rem_pio2+0x320>
 800bd88:	f000 fce6 	bl	800c758 <scalbn>
 800bd8c:	ab9a      	add	r3, sp, #616	; 0x268
 800bd8e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800bd92:	ec57 6b10 	vmov	r6, r7, d0
 800bd96:	00ec      	lsls	r4, r5, #3
 800bd98:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800bd9c:	46aa      	mov	sl, r5
 800bd9e:	f1ba 0f00 	cmp.w	sl, #0
 800bda2:	f280 80d6 	bge.w	800bf52 <__kernel_rem_pio2+0x472>
 800bda6:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800bdf8 <__kernel_rem_pio2+0x318>
 800bdaa:	462e      	mov	r6, r5
 800bdac:	2e00      	cmp	r6, #0
 800bdae:	f2c0 8104 	blt.w	800bfba <__kernel_rem_pio2+0x4da>
 800bdb2:	ab72      	add	r3, sp, #456	; 0x1c8
 800bdb4:	ed8d 8b06 	vstr	d8, [sp, #24]
 800bdb8:	f8df a064 	ldr.w	sl, [pc, #100]	; 800be20 <__kernel_rem_pio2+0x340>
 800bdbc:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800bdc0:	f04f 0800 	mov.w	r8, #0
 800bdc4:	1baf      	subs	r7, r5, r6
 800bdc6:	e0ea      	b.n	800bf9e <__kernel_rem_pio2+0x4be>
 800bdc8:	f04f 0b02 	mov.w	fp, #2
 800bdcc:	e759      	b.n	800bc82 <__kernel_rem_pio2+0x1a2>
 800bdce:	f8d8 3000 	ldr.w	r3, [r8]
 800bdd2:	b955      	cbnz	r5, 800bdea <__kernel_rem_pio2+0x30a>
 800bdd4:	b123      	cbz	r3, 800bde0 <__kernel_rem_pio2+0x300>
 800bdd6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800bdda:	f8c8 3000 	str.w	r3, [r8]
 800bdde:	2301      	movs	r3, #1
 800bde0:	3201      	adds	r2, #1
 800bde2:	f108 0804 	add.w	r8, r8, #4
 800bde6:	461d      	mov	r5, r3
 800bde8:	e752      	b.n	800bc90 <__kernel_rem_pio2+0x1b0>
 800bdea:	1acb      	subs	r3, r1, r3
 800bdec:	f8c8 3000 	str.w	r3, [r8]
 800bdf0:	462b      	mov	r3, r5
 800bdf2:	e7f5      	b.n	800bde0 <__kernel_rem_pio2+0x300>
 800bdf4:	f3af 8000 	nop.w
	...
 800be04:	3ff00000 	.word	0x3ff00000
 800be08:	0800d1d8 	.word	0x0800d1d8
 800be0c:	40200000 	.word	0x40200000
 800be10:	3ff00000 	.word	0x3ff00000
 800be14:	3e700000 	.word	0x3e700000
 800be18:	41700000 	.word	0x41700000
 800be1c:	3fe00000 	.word	0x3fe00000
 800be20:	0800d198 	.word	0x0800d198
 800be24:	1e62      	subs	r2, r4, #1
 800be26:	ab0e      	add	r3, sp, #56	; 0x38
 800be28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be2c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800be30:	a90e      	add	r1, sp, #56	; 0x38
 800be32:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800be36:	e739      	b.n	800bcac <__kernel_rem_pio2+0x1cc>
 800be38:	1e62      	subs	r2, r4, #1
 800be3a:	ab0e      	add	r3, sp, #56	; 0x38
 800be3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be40:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800be44:	e7f4      	b.n	800be30 <__kernel_rem_pio2+0x350>
 800be46:	a90e      	add	r1, sp, #56	; 0x38
 800be48:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800be4c:	3b01      	subs	r3, #1
 800be4e:	430a      	orrs	r2, r1
 800be50:	e789      	b.n	800bd66 <__kernel_rem_pio2+0x286>
 800be52:	3301      	adds	r3, #1
 800be54:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800be58:	2900      	cmp	r1, #0
 800be5a:	d0fa      	beq.n	800be52 <__kernel_rem_pio2+0x372>
 800be5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800be5e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800be62:	446a      	add	r2, sp
 800be64:	3a98      	subs	r2, #152	; 0x98
 800be66:	920a      	str	r2, [sp, #40]	; 0x28
 800be68:	9a08      	ldr	r2, [sp, #32]
 800be6a:	18e3      	adds	r3, r4, r3
 800be6c:	18a5      	adds	r5, r4, r2
 800be6e:	aa22      	add	r2, sp, #136	; 0x88
 800be70:	f104 0801 	add.w	r8, r4, #1
 800be74:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800be78:	9304      	str	r3, [sp, #16]
 800be7a:	9b04      	ldr	r3, [sp, #16]
 800be7c:	4543      	cmp	r3, r8
 800be7e:	da04      	bge.n	800be8a <__kernel_rem_pio2+0x3aa>
 800be80:	461c      	mov	r4, r3
 800be82:	e6a3      	b.n	800bbcc <__kernel_rem_pio2+0xec>
 800be84:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800be86:	2301      	movs	r3, #1
 800be88:	e7e4      	b.n	800be54 <__kernel_rem_pio2+0x374>
 800be8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800be8c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800be90:	f7f4 fb60 	bl	8000554 <__aeabi_i2d>
 800be94:	e8e5 0102 	strd	r0, r1, [r5], #8
 800be98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be9a:	46ab      	mov	fp, r5
 800be9c:	461c      	mov	r4, r3
 800be9e:	f04f 0900 	mov.w	r9, #0
 800bea2:	2600      	movs	r6, #0
 800bea4:	2700      	movs	r7, #0
 800bea6:	9b06      	ldr	r3, [sp, #24]
 800bea8:	4599      	cmp	r9, r3
 800beaa:	dd06      	ble.n	800beba <__kernel_rem_pio2+0x3da>
 800beac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800beae:	e8e3 6702 	strd	r6, r7, [r3], #8
 800beb2:	f108 0801 	add.w	r8, r8, #1
 800beb6:	930a      	str	r3, [sp, #40]	; 0x28
 800beb8:	e7df      	b.n	800be7a <__kernel_rem_pio2+0x39a>
 800beba:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800bebe:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800bec2:	f7f4 fbb1 	bl	8000628 <__aeabi_dmul>
 800bec6:	4602      	mov	r2, r0
 800bec8:	460b      	mov	r3, r1
 800beca:	4630      	mov	r0, r6
 800becc:	4639      	mov	r1, r7
 800bece:	f7f4 f9f5 	bl	80002bc <__adddf3>
 800bed2:	f109 0901 	add.w	r9, r9, #1
 800bed6:	4606      	mov	r6, r0
 800bed8:	460f      	mov	r7, r1
 800beda:	e7e4      	b.n	800bea6 <__kernel_rem_pio2+0x3c6>
 800bedc:	3d01      	subs	r5, #1
 800bede:	e748      	b.n	800bd72 <__kernel_rem_pio2+0x292>
 800bee0:	ec47 6b10 	vmov	d0, r6, r7
 800bee4:	f1ca 0000 	rsb	r0, sl, #0
 800bee8:	f000 fc36 	bl	800c758 <scalbn>
 800beec:	ec57 6b10 	vmov	r6, r7, d0
 800bef0:	4ba0      	ldr	r3, [pc, #640]	; (800c174 <__kernel_rem_pio2+0x694>)
 800bef2:	ee10 0a10 	vmov	r0, s0
 800bef6:	2200      	movs	r2, #0
 800bef8:	4639      	mov	r1, r7
 800befa:	f7f4 fe1b 	bl	8000b34 <__aeabi_dcmpge>
 800befe:	b1f8      	cbz	r0, 800bf40 <__kernel_rem_pio2+0x460>
 800bf00:	4b9d      	ldr	r3, [pc, #628]	; (800c178 <__kernel_rem_pio2+0x698>)
 800bf02:	2200      	movs	r2, #0
 800bf04:	4630      	mov	r0, r6
 800bf06:	4639      	mov	r1, r7
 800bf08:	f7f4 fb8e 	bl	8000628 <__aeabi_dmul>
 800bf0c:	f7f4 fe3c 	bl	8000b88 <__aeabi_d2iz>
 800bf10:	4680      	mov	r8, r0
 800bf12:	f7f4 fb1f 	bl	8000554 <__aeabi_i2d>
 800bf16:	4b97      	ldr	r3, [pc, #604]	; (800c174 <__kernel_rem_pio2+0x694>)
 800bf18:	2200      	movs	r2, #0
 800bf1a:	f7f4 fb85 	bl	8000628 <__aeabi_dmul>
 800bf1e:	460b      	mov	r3, r1
 800bf20:	4602      	mov	r2, r0
 800bf22:	4639      	mov	r1, r7
 800bf24:	4630      	mov	r0, r6
 800bf26:	f7f4 f9c7 	bl	80002b8 <__aeabi_dsub>
 800bf2a:	f7f4 fe2d 	bl	8000b88 <__aeabi_d2iz>
 800bf2e:	1c65      	adds	r5, r4, #1
 800bf30:	ab0e      	add	r3, sp, #56	; 0x38
 800bf32:	f10a 0a18 	add.w	sl, sl, #24
 800bf36:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800bf3a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800bf3e:	e720      	b.n	800bd82 <__kernel_rem_pio2+0x2a2>
 800bf40:	4630      	mov	r0, r6
 800bf42:	4639      	mov	r1, r7
 800bf44:	f7f4 fe20 	bl	8000b88 <__aeabi_d2iz>
 800bf48:	ab0e      	add	r3, sp, #56	; 0x38
 800bf4a:	4625      	mov	r5, r4
 800bf4c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800bf50:	e717      	b.n	800bd82 <__kernel_rem_pio2+0x2a2>
 800bf52:	ab0e      	add	r3, sp, #56	; 0x38
 800bf54:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800bf58:	f7f4 fafc 	bl	8000554 <__aeabi_i2d>
 800bf5c:	4632      	mov	r2, r6
 800bf5e:	463b      	mov	r3, r7
 800bf60:	f7f4 fb62 	bl	8000628 <__aeabi_dmul>
 800bf64:	4b84      	ldr	r3, [pc, #528]	; (800c178 <__kernel_rem_pio2+0x698>)
 800bf66:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800bf6a:	2200      	movs	r2, #0
 800bf6c:	4630      	mov	r0, r6
 800bf6e:	4639      	mov	r1, r7
 800bf70:	f7f4 fb5a 	bl	8000628 <__aeabi_dmul>
 800bf74:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bf78:	4606      	mov	r6, r0
 800bf7a:	460f      	mov	r7, r1
 800bf7c:	e70f      	b.n	800bd9e <__kernel_rem_pio2+0x2be>
 800bf7e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800bf82:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800bf86:	f7f4 fb4f 	bl	8000628 <__aeabi_dmul>
 800bf8a:	4602      	mov	r2, r0
 800bf8c:	460b      	mov	r3, r1
 800bf8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bf92:	f7f4 f993 	bl	80002bc <__adddf3>
 800bf96:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bf9a:	f108 0801 	add.w	r8, r8, #1
 800bf9e:	9b02      	ldr	r3, [sp, #8]
 800bfa0:	4598      	cmp	r8, r3
 800bfa2:	dc01      	bgt.n	800bfa8 <__kernel_rem_pio2+0x4c8>
 800bfa4:	45b8      	cmp	r8, r7
 800bfa6:	ddea      	ble.n	800bf7e <__kernel_rem_pio2+0x49e>
 800bfa8:	ed9d 7b06 	vldr	d7, [sp, #24]
 800bfac:	ab4a      	add	r3, sp, #296	; 0x128
 800bfae:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800bfb2:	ed87 7b00 	vstr	d7, [r7]
 800bfb6:	3e01      	subs	r6, #1
 800bfb8:	e6f8      	b.n	800bdac <__kernel_rem_pio2+0x2cc>
 800bfba:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800bfbc:	2b02      	cmp	r3, #2
 800bfbe:	dc0b      	bgt.n	800bfd8 <__kernel_rem_pio2+0x4f8>
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	dc35      	bgt.n	800c030 <__kernel_rem_pio2+0x550>
 800bfc4:	d059      	beq.n	800c07a <__kernel_rem_pio2+0x59a>
 800bfc6:	9b04      	ldr	r3, [sp, #16]
 800bfc8:	f003 0007 	and.w	r0, r3, #7
 800bfcc:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800bfd0:	ecbd 8b02 	vpop	{d8}
 800bfd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfd8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800bfda:	2b03      	cmp	r3, #3
 800bfdc:	d1f3      	bne.n	800bfc6 <__kernel_rem_pio2+0x4e6>
 800bfde:	ab4a      	add	r3, sp, #296	; 0x128
 800bfe0:	4423      	add	r3, r4
 800bfe2:	9306      	str	r3, [sp, #24]
 800bfe4:	461c      	mov	r4, r3
 800bfe6:	469a      	mov	sl, r3
 800bfe8:	9502      	str	r5, [sp, #8]
 800bfea:	9b02      	ldr	r3, [sp, #8]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	f1aa 0a08 	sub.w	sl, sl, #8
 800bff2:	dc6b      	bgt.n	800c0cc <__kernel_rem_pio2+0x5ec>
 800bff4:	46aa      	mov	sl, r5
 800bff6:	f1ba 0f01 	cmp.w	sl, #1
 800bffa:	f1a4 0408 	sub.w	r4, r4, #8
 800bffe:	f300 8085 	bgt.w	800c10c <__kernel_rem_pio2+0x62c>
 800c002:	9c06      	ldr	r4, [sp, #24]
 800c004:	2000      	movs	r0, #0
 800c006:	3408      	adds	r4, #8
 800c008:	2100      	movs	r1, #0
 800c00a:	2d01      	cmp	r5, #1
 800c00c:	f300 809d 	bgt.w	800c14a <__kernel_rem_pio2+0x66a>
 800c010:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800c014:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800c018:	f1bb 0f00 	cmp.w	fp, #0
 800c01c:	f040 809b 	bne.w	800c156 <__kernel_rem_pio2+0x676>
 800c020:	9b01      	ldr	r3, [sp, #4]
 800c022:	e9c3 5600 	strd	r5, r6, [r3]
 800c026:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800c02a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c02e:	e7ca      	b.n	800bfc6 <__kernel_rem_pio2+0x4e6>
 800c030:	3408      	adds	r4, #8
 800c032:	ab4a      	add	r3, sp, #296	; 0x128
 800c034:	441c      	add	r4, r3
 800c036:	462e      	mov	r6, r5
 800c038:	2000      	movs	r0, #0
 800c03a:	2100      	movs	r1, #0
 800c03c:	2e00      	cmp	r6, #0
 800c03e:	da36      	bge.n	800c0ae <__kernel_rem_pio2+0x5ce>
 800c040:	f1bb 0f00 	cmp.w	fp, #0
 800c044:	d039      	beq.n	800c0ba <__kernel_rem_pio2+0x5da>
 800c046:	4602      	mov	r2, r0
 800c048:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c04c:	9c01      	ldr	r4, [sp, #4]
 800c04e:	e9c4 2300 	strd	r2, r3, [r4]
 800c052:	4602      	mov	r2, r0
 800c054:	460b      	mov	r3, r1
 800c056:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800c05a:	f7f4 f92d 	bl	80002b8 <__aeabi_dsub>
 800c05e:	ae4c      	add	r6, sp, #304	; 0x130
 800c060:	2401      	movs	r4, #1
 800c062:	42a5      	cmp	r5, r4
 800c064:	da2c      	bge.n	800c0c0 <__kernel_rem_pio2+0x5e0>
 800c066:	f1bb 0f00 	cmp.w	fp, #0
 800c06a:	d002      	beq.n	800c072 <__kernel_rem_pio2+0x592>
 800c06c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c070:	4619      	mov	r1, r3
 800c072:	9b01      	ldr	r3, [sp, #4]
 800c074:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c078:	e7a5      	b.n	800bfc6 <__kernel_rem_pio2+0x4e6>
 800c07a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800c07e:	eb0d 0403 	add.w	r4, sp, r3
 800c082:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800c086:	2000      	movs	r0, #0
 800c088:	2100      	movs	r1, #0
 800c08a:	2d00      	cmp	r5, #0
 800c08c:	da09      	bge.n	800c0a2 <__kernel_rem_pio2+0x5c2>
 800c08e:	f1bb 0f00 	cmp.w	fp, #0
 800c092:	d002      	beq.n	800c09a <__kernel_rem_pio2+0x5ba>
 800c094:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c098:	4619      	mov	r1, r3
 800c09a:	9b01      	ldr	r3, [sp, #4]
 800c09c:	e9c3 0100 	strd	r0, r1, [r3]
 800c0a0:	e791      	b.n	800bfc6 <__kernel_rem_pio2+0x4e6>
 800c0a2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c0a6:	f7f4 f909 	bl	80002bc <__adddf3>
 800c0aa:	3d01      	subs	r5, #1
 800c0ac:	e7ed      	b.n	800c08a <__kernel_rem_pio2+0x5aa>
 800c0ae:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c0b2:	f7f4 f903 	bl	80002bc <__adddf3>
 800c0b6:	3e01      	subs	r6, #1
 800c0b8:	e7c0      	b.n	800c03c <__kernel_rem_pio2+0x55c>
 800c0ba:	4602      	mov	r2, r0
 800c0bc:	460b      	mov	r3, r1
 800c0be:	e7c5      	b.n	800c04c <__kernel_rem_pio2+0x56c>
 800c0c0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800c0c4:	f7f4 f8fa 	bl	80002bc <__adddf3>
 800c0c8:	3401      	adds	r4, #1
 800c0ca:	e7ca      	b.n	800c062 <__kernel_rem_pio2+0x582>
 800c0cc:	e9da 8900 	ldrd	r8, r9, [sl]
 800c0d0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800c0d4:	9b02      	ldr	r3, [sp, #8]
 800c0d6:	3b01      	subs	r3, #1
 800c0d8:	9302      	str	r3, [sp, #8]
 800c0da:	4632      	mov	r2, r6
 800c0dc:	463b      	mov	r3, r7
 800c0de:	4640      	mov	r0, r8
 800c0e0:	4649      	mov	r1, r9
 800c0e2:	f7f4 f8eb 	bl	80002bc <__adddf3>
 800c0e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c0ea:	4602      	mov	r2, r0
 800c0ec:	460b      	mov	r3, r1
 800c0ee:	4640      	mov	r0, r8
 800c0f0:	4649      	mov	r1, r9
 800c0f2:	f7f4 f8e1 	bl	80002b8 <__aeabi_dsub>
 800c0f6:	4632      	mov	r2, r6
 800c0f8:	463b      	mov	r3, r7
 800c0fa:	f7f4 f8df 	bl	80002bc <__adddf3>
 800c0fe:	ed9d 7b08 	vldr	d7, [sp, #32]
 800c102:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c106:	ed8a 7b00 	vstr	d7, [sl]
 800c10a:	e76e      	b.n	800bfea <__kernel_rem_pio2+0x50a>
 800c10c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c110:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800c114:	4640      	mov	r0, r8
 800c116:	4632      	mov	r2, r6
 800c118:	463b      	mov	r3, r7
 800c11a:	4649      	mov	r1, r9
 800c11c:	f7f4 f8ce 	bl	80002bc <__adddf3>
 800c120:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c124:	4602      	mov	r2, r0
 800c126:	460b      	mov	r3, r1
 800c128:	4640      	mov	r0, r8
 800c12a:	4649      	mov	r1, r9
 800c12c:	f7f4 f8c4 	bl	80002b8 <__aeabi_dsub>
 800c130:	4632      	mov	r2, r6
 800c132:	463b      	mov	r3, r7
 800c134:	f7f4 f8c2 	bl	80002bc <__adddf3>
 800c138:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c13c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c140:	ed84 7b00 	vstr	d7, [r4]
 800c144:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c148:	e755      	b.n	800bff6 <__kernel_rem_pio2+0x516>
 800c14a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c14e:	f7f4 f8b5 	bl	80002bc <__adddf3>
 800c152:	3d01      	subs	r5, #1
 800c154:	e759      	b.n	800c00a <__kernel_rem_pio2+0x52a>
 800c156:	9b01      	ldr	r3, [sp, #4]
 800c158:	9a01      	ldr	r2, [sp, #4]
 800c15a:	601d      	str	r5, [r3, #0]
 800c15c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800c160:	605c      	str	r4, [r3, #4]
 800c162:	609f      	str	r7, [r3, #8]
 800c164:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800c168:	60d3      	str	r3, [r2, #12]
 800c16a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c16e:	6110      	str	r0, [r2, #16]
 800c170:	6153      	str	r3, [r2, #20]
 800c172:	e728      	b.n	800bfc6 <__kernel_rem_pio2+0x4e6>
 800c174:	41700000 	.word	0x41700000
 800c178:	3e700000 	.word	0x3e700000
 800c17c:	00000000 	.word	0x00000000

0800c180 <__kernel_sin>:
 800c180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c184:	ed2d 8b04 	vpush	{d8-d9}
 800c188:	eeb0 8a41 	vmov.f32	s16, s2
 800c18c:	eef0 8a61 	vmov.f32	s17, s3
 800c190:	ec55 4b10 	vmov	r4, r5, d0
 800c194:	b083      	sub	sp, #12
 800c196:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c19a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c19e:	9001      	str	r0, [sp, #4]
 800c1a0:	da06      	bge.n	800c1b0 <__kernel_sin+0x30>
 800c1a2:	ee10 0a10 	vmov	r0, s0
 800c1a6:	4629      	mov	r1, r5
 800c1a8:	f7f4 fcee 	bl	8000b88 <__aeabi_d2iz>
 800c1ac:	2800      	cmp	r0, #0
 800c1ae:	d051      	beq.n	800c254 <__kernel_sin+0xd4>
 800c1b0:	4622      	mov	r2, r4
 800c1b2:	462b      	mov	r3, r5
 800c1b4:	4620      	mov	r0, r4
 800c1b6:	4629      	mov	r1, r5
 800c1b8:	f7f4 fa36 	bl	8000628 <__aeabi_dmul>
 800c1bc:	4682      	mov	sl, r0
 800c1be:	468b      	mov	fp, r1
 800c1c0:	4602      	mov	r2, r0
 800c1c2:	460b      	mov	r3, r1
 800c1c4:	4620      	mov	r0, r4
 800c1c6:	4629      	mov	r1, r5
 800c1c8:	f7f4 fa2e 	bl	8000628 <__aeabi_dmul>
 800c1cc:	a341      	add	r3, pc, #260	; (adr r3, 800c2d4 <__kernel_sin+0x154>)
 800c1ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1d2:	4680      	mov	r8, r0
 800c1d4:	4689      	mov	r9, r1
 800c1d6:	4650      	mov	r0, sl
 800c1d8:	4659      	mov	r1, fp
 800c1da:	f7f4 fa25 	bl	8000628 <__aeabi_dmul>
 800c1de:	a33f      	add	r3, pc, #252	; (adr r3, 800c2dc <__kernel_sin+0x15c>)
 800c1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1e4:	f7f4 f868 	bl	80002b8 <__aeabi_dsub>
 800c1e8:	4652      	mov	r2, sl
 800c1ea:	465b      	mov	r3, fp
 800c1ec:	f7f4 fa1c 	bl	8000628 <__aeabi_dmul>
 800c1f0:	a33c      	add	r3, pc, #240	; (adr r3, 800c2e4 <__kernel_sin+0x164>)
 800c1f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1f6:	f7f4 f861 	bl	80002bc <__adddf3>
 800c1fa:	4652      	mov	r2, sl
 800c1fc:	465b      	mov	r3, fp
 800c1fe:	f7f4 fa13 	bl	8000628 <__aeabi_dmul>
 800c202:	a33a      	add	r3, pc, #232	; (adr r3, 800c2ec <__kernel_sin+0x16c>)
 800c204:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c208:	f7f4 f856 	bl	80002b8 <__aeabi_dsub>
 800c20c:	4652      	mov	r2, sl
 800c20e:	465b      	mov	r3, fp
 800c210:	f7f4 fa0a 	bl	8000628 <__aeabi_dmul>
 800c214:	a337      	add	r3, pc, #220	; (adr r3, 800c2f4 <__kernel_sin+0x174>)
 800c216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c21a:	f7f4 f84f 	bl	80002bc <__adddf3>
 800c21e:	9b01      	ldr	r3, [sp, #4]
 800c220:	4606      	mov	r6, r0
 800c222:	460f      	mov	r7, r1
 800c224:	b9eb      	cbnz	r3, 800c262 <__kernel_sin+0xe2>
 800c226:	4602      	mov	r2, r0
 800c228:	460b      	mov	r3, r1
 800c22a:	4650      	mov	r0, sl
 800c22c:	4659      	mov	r1, fp
 800c22e:	f7f4 f9fb 	bl	8000628 <__aeabi_dmul>
 800c232:	a325      	add	r3, pc, #148	; (adr r3, 800c2c8 <__kernel_sin+0x148>)
 800c234:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c238:	f7f4 f83e 	bl	80002b8 <__aeabi_dsub>
 800c23c:	4642      	mov	r2, r8
 800c23e:	464b      	mov	r3, r9
 800c240:	f7f4 f9f2 	bl	8000628 <__aeabi_dmul>
 800c244:	4602      	mov	r2, r0
 800c246:	460b      	mov	r3, r1
 800c248:	4620      	mov	r0, r4
 800c24a:	4629      	mov	r1, r5
 800c24c:	f7f4 f836 	bl	80002bc <__adddf3>
 800c250:	4604      	mov	r4, r0
 800c252:	460d      	mov	r5, r1
 800c254:	ec45 4b10 	vmov	d0, r4, r5
 800c258:	b003      	add	sp, #12
 800c25a:	ecbd 8b04 	vpop	{d8-d9}
 800c25e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c262:	4b1b      	ldr	r3, [pc, #108]	; (800c2d0 <__kernel_sin+0x150>)
 800c264:	ec51 0b18 	vmov	r0, r1, d8
 800c268:	2200      	movs	r2, #0
 800c26a:	f7f4 f9dd 	bl	8000628 <__aeabi_dmul>
 800c26e:	4632      	mov	r2, r6
 800c270:	ec41 0b19 	vmov	d9, r0, r1
 800c274:	463b      	mov	r3, r7
 800c276:	4640      	mov	r0, r8
 800c278:	4649      	mov	r1, r9
 800c27a:	f7f4 f9d5 	bl	8000628 <__aeabi_dmul>
 800c27e:	4602      	mov	r2, r0
 800c280:	460b      	mov	r3, r1
 800c282:	ec51 0b19 	vmov	r0, r1, d9
 800c286:	f7f4 f817 	bl	80002b8 <__aeabi_dsub>
 800c28a:	4652      	mov	r2, sl
 800c28c:	465b      	mov	r3, fp
 800c28e:	f7f4 f9cb 	bl	8000628 <__aeabi_dmul>
 800c292:	ec53 2b18 	vmov	r2, r3, d8
 800c296:	f7f4 f80f 	bl	80002b8 <__aeabi_dsub>
 800c29a:	a30b      	add	r3, pc, #44	; (adr r3, 800c2c8 <__kernel_sin+0x148>)
 800c29c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2a0:	4606      	mov	r6, r0
 800c2a2:	460f      	mov	r7, r1
 800c2a4:	4640      	mov	r0, r8
 800c2a6:	4649      	mov	r1, r9
 800c2a8:	f7f4 f9be 	bl	8000628 <__aeabi_dmul>
 800c2ac:	4602      	mov	r2, r0
 800c2ae:	460b      	mov	r3, r1
 800c2b0:	4630      	mov	r0, r6
 800c2b2:	4639      	mov	r1, r7
 800c2b4:	f7f4 f802 	bl	80002bc <__adddf3>
 800c2b8:	4602      	mov	r2, r0
 800c2ba:	460b      	mov	r3, r1
 800c2bc:	4620      	mov	r0, r4
 800c2be:	4629      	mov	r1, r5
 800c2c0:	f7f3 fffa 	bl	80002b8 <__aeabi_dsub>
 800c2c4:	e7c4      	b.n	800c250 <__kernel_sin+0xd0>
 800c2c6:	bf00      	nop
 800c2c8:	55555549 	.word	0x55555549
 800c2cc:	3fc55555 	.word	0x3fc55555
 800c2d0:	3fe00000 	.word	0x3fe00000
 800c2d4:	5acfd57c 	.word	0x5acfd57c
 800c2d8:	3de5d93a 	.word	0x3de5d93a
 800c2dc:	8a2b9ceb 	.word	0x8a2b9ceb
 800c2e0:	3e5ae5e6 	.word	0x3e5ae5e6
 800c2e4:	57b1fe7d 	.word	0x57b1fe7d
 800c2e8:	3ec71de3 	.word	0x3ec71de3
 800c2ec:	19c161d5 	.word	0x19c161d5
 800c2f0:	3f2a01a0 	.word	0x3f2a01a0
 800c2f4:	1110f8a6 	.word	0x1110f8a6
 800c2f8:	3f811111 	.word	0x3f811111
 800c2fc:	00000000 	.word	0x00000000

0800c300 <atan>:
 800c300:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c304:	ec55 4b10 	vmov	r4, r5, d0
 800c308:	4bc3      	ldr	r3, [pc, #780]	; (800c618 <atan+0x318>)
 800c30a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c30e:	429e      	cmp	r6, r3
 800c310:	46ab      	mov	fp, r5
 800c312:	dd18      	ble.n	800c346 <atan+0x46>
 800c314:	4bc1      	ldr	r3, [pc, #772]	; (800c61c <atan+0x31c>)
 800c316:	429e      	cmp	r6, r3
 800c318:	dc01      	bgt.n	800c31e <atan+0x1e>
 800c31a:	d109      	bne.n	800c330 <atan+0x30>
 800c31c:	b144      	cbz	r4, 800c330 <atan+0x30>
 800c31e:	4622      	mov	r2, r4
 800c320:	462b      	mov	r3, r5
 800c322:	4620      	mov	r0, r4
 800c324:	4629      	mov	r1, r5
 800c326:	f7f3 ffc9 	bl	80002bc <__adddf3>
 800c32a:	4604      	mov	r4, r0
 800c32c:	460d      	mov	r5, r1
 800c32e:	e006      	b.n	800c33e <atan+0x3e>
 800c330:	f1bb 0f00 	cmp.w	fp, #0
 800c334:	f300 8131 	bgt.w	800c59a <atan+0x29a>
 800c338:	a59b      	add	r5, pc, #620	; (adr r5, 800c5a8 <atan+0x2a8>)
 800c33a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c33e:	ec45 4b10 	vmov	d0, r4, r5
 800c342:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c346:	4bb6      	ldr	r3, [pc, #728]	; (800c620 <atan+0x320>)
 800c348:	429e      	cmp	r6, r3
 800c34a:	dc14      	bgt.n	800c376 <atan+0x76>
 800c34c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800c350:	429e      	cmp	r6, r3
 800c352:	dc0d      	bgt.n	800c370 <atan+0x70>
 800c354:	a396      	add	r3, pc, #600	; (adr r3, 800c5b0 <atan+0x2b0>)
 800c356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c35a:	ee10 0a10 	vmov	r0, s0
 800c35e:	4629      	mov	r1, r5
 800c360:	f7f3 ffac 	bl	80002bc <__adddf3>
 800c364:	4baf      	ldr	r3, [pc, #700]	; (800c624 <atan+0x324>)
 800c366:	2200      	movs	r2, #0
 800c368:	f7f4 fbee 	bl	8000b48 <__aeabi_dcmpgt>
 800c36c:	2800      	cmp	r0, #0
 800c36e:	d1e6      	bne.n	800c33e <atan+0x3e>
 800c370:	f04f 3aff 	mov.w	sl, #4294967295
 800c374:	e02b      	b.n	800c3ce <atan+0xce>
 800c376:	f000 f963 	bl	800c640 <fabs>
 800c37a:	4bab      	ldr	r3, [pc, #684]	; (800c628 <atan+0x328>)
 800c37c:	429e      	cmp	r6, r3
 800c37e:	ec55 4b10 	vmov	r4, r5, d0
 800c382:	f300 80bf 	bgt.w	800c504 <atan+0x204>
 800c386:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800c38a:	429e      	cmp	r6, r3
 800c38c:	f300 80a0 	bgt.w	800c4d0 <atan+0x1d0>
 800c390:	ee10 2a10 	vmov	r2, s0
 800c394:	ee10 0a10 	vmov	r0, s0
 800c398:	462b      	mov	r3, r5
 800c39a:	4629      	mov	r1, r5
 800c39c:	f7f3 ff8e 	bl	80002bc <__adddf3>
 800c3a0:	4ba0      	ldr	r3, [pc, #640]	; (800c624 <atan+0x324>)
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	f7f3 ff88 	bl	80002b8 <__aeabi_dsub>
 800c3a8:	2200      	movs	r2, #0
 800c3aa:	4606      	mov	r6, r0
 800c3ac:	460f      	mov	r7, r1
 800c3ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c3b2:	4620      	mov	r0, r4
 800c3b4:	4629      	mov	r1, r5
 800c3b6:	f7f3 ff81 	bl	80002bc <__adddf3>
 800c3ba:	4602      	mov	r2, r0
 800c3bc:	460b      	mov	r3, r1
 800c3be:	4630      	mov	r0, r6
 800c3c0:	4639      	mov	r1, r7
 800c3c2:	f7f4 fa5b 	bl	800087c <__aeabi_ddiv>
 800c3c6:	f04f 0a00 	mov.w	sl, #0
 800c3ca:	4604      	mov	r4, r0
 800c3cc:	460d      	mov	r5, r1
 800c3ce:	4622      	mov	r2, r4
 800c3d0:	462b      	mov	r3, r5
 800c3d2:	4620      	mov	r0, r4
 800c3d4:	4629      	mov	r1, r5
 800c3d6:	f7f4 f927 	bl	8000628 <__aeabi_dmul>
 800c3da:	4602      	mov	r2, r0
 800c3dc:	460b      	mov	r3, r1
 800c3de:	4680      	mov	r8, r0
 800c3e0:	4689      	mov	r9, r1
 800c3e2:	f7f4 f921 	bl	8000628 <__aeabi_dmul>
 800c3e6:	a374      	add	r3, pc, #464	; (adr r3, 800c5b8 <atan+0x2b8>)
 800c3e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ec:	4606      	mov	r6, r0
 800c3ee:	460f      	mov	r7, r1
 800c3f0:	f7f4 f91a 	bl	8000628 <__aeabi_dmul>
 800c3f4:	a372      	add	r3, pc, #456	; (adr r3, 800c5c0 <atan+0x2c0>)
 800c3f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3fa:	f7f3 ff5f 	bl	80002bc <__adddf3>
 800c3fe:	4632      	mov	r2, r6
 800c400:	463b      	mov	r3, r7
 800c402:	f7f4 f911 	bl	8000628 <__aeabi_dmul>
 800c406:	a370      	add	r3, pc, #448	; (adr r3, 800c5c8 <atan+0x2c8>)
 800c408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c40c:	f7f3 ff56 	bl	80002bc <__adddf3>
 800c410:	4632      	mov	r2, r6
 800c412:	463b      	mov	r3, r7
 800c414:	f7f4 f908 	bl	8000628 <__aeabi_dmul>
 800c418:	a36d      	add	r3, pc, #436	; (adr r3, 800c5d0 <atan+0x2d0>)
 800c41a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c41e:	f7f3 ff4d 	bl	80002bc <__adddf3>
 800c422:	4632      	mov	r2, r6
 800c424:	463b      	mov	r3, r7
 800c426:	f7f4 f8ff 	bl	8000628 <__aeabi_dmul>
 800c42a:	a36b      	add	r3, pc, #428	; (adr r3, 800c5d8 <atan+0x2d8>)
 800c42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c430:	f7f3 ff44 	bl	80002bc <__adddf3>
 800c434:	4632      	mov	r2, r6
 800c436:	463b      	mov	r3, r7
 800c438:	f7f4 f8f6 	bl	8000628 <__aeabi_dmul>
 800c43c:	a368      	add	r3, pc, #416	; (adr r3, 800c5e0 <atan+0x2e0>)
 800c43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c442:	f7f3 ff3b 	bl	80002bc <__adddf3>
 800c446:	4642      	mov	r2, r8
 800c448:	464b      	mov	r3, r9
 800c44a:	f7f4 f8ed 	bl	8000628 <__aeabi_dmul>
 800c44e:	a366      	add	r3, pc, #408	; (adr r3, 800c5e8 <atan+0x2e8>)
 800c450:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c454:	4680      	mov	r8, r0
 800c456:	4689      	mov	r9, r1
 800c458:	4630      	mov	r0, r6
 800c45a:	4639      	mov	r1, r7
 800c45c:	f7f4 f8e4 	bl	8000628 <__aeabi_dmul>
 800c460:	a363      	add	r3, pc, #396	; (adr r3, 800c5f0 <atan+0x2f0>)
 800c462:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c466:	f7f3 ff27 	bl	80002b8 <__aeabi_dsub>
 800c46a:	4632      	mov	r2, r6
 800c46c:	463b      	mov	r3, r7
 800c46e:	f7f4 f8db 	bl	8000628 <__aeabi_dmul>
 800c472:	a361      	add	r3, pc, #388	; (adr r3, 800c5f8 <atan+0x2f8>)
 800c474:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c478:	f7f3 ff1e 	bl	80002b8 <__aeabi_dsub>
 800c47c:	4632      	mov	r2, r6
 800c47e:	463b      	mov	r3, r7
 800c480:	f7f4 f8d2 	bl	8000628 <__aeabi_dmul>
 800c484:	a35e      	add	r3, pc, #376	; (adr r3, 800c600 <atan+0x300>)
 800c486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c48a:	f7f3 ff15 	bl	80002b8 <__aeabi_dsub>
 800c48e:	4632      	mov	r2, r6
 800c490:	463b      	mov	r3, r7
 800c492:	f7f4 f8c9 	bl	8000628 <__aeabi_dmul>
 800c496:	a35c      	add	r3, pc, #368	; (adr r3, 800c608 <atan+0x308>)
 800c498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c49c:	f7f3 ff0c 	bl	80002b8 <__aeabi_dsub>
 800c4a0:	4632      	mov	r2, r6
 800c4a2:	463b      	mov	r3, r7
 800c4a4:	f7f4 f8c0 	bl	8000628 <__aeabi_dmul>
 800c4a8:	4602      	mov	r2, r0
 800c4aa:	460b      	mov	r3, r1
 800c4ac:	4640      	mov	r0, r8
 800c4ae:	4649      	mov	r1, r9
 800c4b0:	f7f3 ff04 	bl	80002bc <__adddf3>
 800c4b4:	4622      	mov	r2, r4
 800c4b6:	462b      	mov	r3, r5
 800c4b8:	f7f4 f8b6 	bl	8000628 <__aeabi_dmul>
 800c4bc:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c4c0:	4602      	mov	r2, r0
 800c4c2:	460b      	mov	r3, r1
 800c4c4:	d14b      	bne.n	800c55e <atan+0x25e>
 800c4c6:	4620      	mov	r0, r4
 800c4c8:	4629      	mov	r1, r5
 800c4ca:	f7f3 fef5 	bl	80002b8 <__aeabi_dsub>
 800c4ce:	e72c      	b.n	800c32a <atan+0x2a>
 800c4d0:	ee10 0a10 	vmov	r0, s0
 800c4d4:	4b53      	ldr	r3, [pc, #332]	; (800c624 <atan+0x324>)
 800c4d6:	2200      	movs	r2, #0
 800c4d8:	4629      	mov	r1, r5
 800c4da:	f7f3 feed 	bl	80002b8 <__aeabi_dsub>
 800c4de:	4b51      	ldr	r3, [pc, #324]	; (800c624 <atan+0x324>)
 800c4e0:	4606      	mov	r6, r0
 800c4e2:	460f      	mov	r7, r1
 800c4e4:	2200      	movs	r2, #0
 800c4e6:	4620      	mov	r0, r4
 800c4e8:	4629      	mov	r1, r5
 800c4ea:	f7f3 fee7 	bl	80002bc <__adddf3>
 800c4ee:	4602      	mov	r2, r0
 800c4f0:	460b      	mov	r3, r1
 800c4f2:	4630      	mov	r0, r6
 800c4f4:	4639      	mov	r1, r7
 800c4f6:	f7f4 f9c1 	bl	800087c <__aeabi_ddiv>
 800c4fa:	f04f 0a01 	mov.w	sl, #1
 800c4fe:	4604      	mov	r4, r0
 800c500:	460d      	mov	r5, r1
 800c502:	e764      	b.n	800c3ce <atan+0xce>
 800c504:	4b49      	ldr	r3, [pc, #292]	; (800c62c <atan+0x32c>)
 800c506:	429e      	cmp	r6, r3
 800c508:	da1d      	bge.n	800c546 <atan+0x246>
 800c50a:	ee10 0a10 	vmov	r0, s0
 800c50e:	4b48      	ldr	r3, [pc, #288]	; (800c630 <atan+0x330>)
 800c510:	2200      	movs	r2, #0
 800c512:	4629      	mov	r1, r5
 800c514:	f7f3 fed0 	bl	80002b8 <__aeabi_dsub>
 800c518:	4b45      	ldr	r3, [pc, #276]	; (800c630 <atan+0x330>)
 800c51a:	4606      	mov	r6, r0
 800c51c:	460f      	mov	r7, r1
 800c51e:	2200      	movs	r2, #0
 800c520:	4620      	mov	r0, r4
 800c522:	4629      	mov	r1, r5
 800c524:	f7f4 f880 	bl	8000628 <__aeabi_dmul>
 800c528:	4b3e      	ldr	r3, [pc, #248]	; (800c624 <atan+0x324>)
 800c52a:	2200      	movs	r2, #0
 800c52c:	f7f3 fec6 	bl	80002bc <__adddf3>
 800c530:	4602      	mov	r2, r0
 800c532:	460b      	mov	r3, r1
 800c534:	4630      	mov	r0, r6
 800c536:	4639      	mov	r1, r7
 800c538:	f7f4 f9a0 	bl	800087c <__aeabi_ddiv>
 800c53c:	f04f 0a02 	mov.w	sl, #2
 800c540:	4604      	mov	r4, r0
 800c542:	460d      	mov	r5, r1
 800c544:	e743      	b.n	800c3ce <atan+0xce>
 800c546:	462b      	mov	r3, r5
 800c548:	ee10 2a10 	vmov	r2, s0
 800c54c:	4939      	ldr	r1, [pc, #228]	; (800c634 <atan+0x334>)
 800c54e:	2000      	movs	r0, #0
 800c550:	f7f4 f994 	bl	800087c <__aeabi_ddiv>
 800c554:	f04f 0a03 	mov.w	sl, #3
 800c558:	4604      	mov	r4, r0
 800c55a:	460d      	mov	r5, r1
 800c55c:	e737      	b.n	800c3ce <atan+0xce>
 800c55e:	4b36      	ldr	r3, [pc, #216]	; (800c638 <atan+0x338>)
 800c560:	4e36      	ldr	r6, [pc, #216]	; (800c63c <atan+0x33c>)
 800c562:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c566:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800c56a:	e9da 2300 	ldrd	r2, r3, [sl]
 800c56e:	f7f3 fea3 	bl	80002b8 <__aeabi_dsub>
 800c572:	4622      	mov	r2, r4
 800c574:	462b      	mov	r3, r5
 800c576:	f7f3 fe9f 	bl	80002b8 <__aeabi_dsub>
 800c57a:	4602      	mov	r2, r0
 800c57c:	460b      	mov	r3, r1
 800c57e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c582:	f7f3 fe99 	bl	80002b8 <__aeabi_dsub>
 800c586:	f1bb 0f00 	cmp.w	fp, #0
 800c58a:	4604      	mov	r4, r0
 800c58c:	460d      	mov	r5, r1
 800c58e:	f6bf aed6 	bge.w	800c33e <atan+0x3e>
 800c592:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c596:	461d      	mov	r5, r3
 800c598:	e6d1      	b.n	800c33e <atan+0x3e>
 800c59a:	a51d      	add	r5, pc, #116	; (adr r5, 800c610 <atan+0x310>)
 800c59c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c5a0:	e6cd      	b.n	800c33e <atan+0x3e>
 800c5a2:	bf00      	nop
 800c5a4:	f3af 8000 	nop.w
 800c5a8:	54442d18 	.word	0x54442d18
 800c5ac:	bff921fb 	.word	0xbff921fb
 800c5b0:	8800759c 	.word	0x8800759c
 800c5b4:	7e37e43c 	.word	0x7e37e43c
 800c5b8:	e322da11 	.word	0xe322da11
 800c5bc:	3f90ad3a 	.word	0x3f90ad3a
 800c5c0:	24760deb 	.word	0x24760deb
 800c5c4:	3fa97b4b 	.word	0x3fa97b4b
 800c5c8:	a0d03d51 	.word	0xa0d03d51
 800c5cc:	3fb10d66 	.word	0x3fb10d66
 800c5d0:	c54c206e 	.word	0xc54c206e
 800c5d4:	3fb745cd 	.word	0x3fb745cd
 800c5d8:	920083ff 	.word	0x920083ff
 800c5dc:	3fc24924 	.word	0x3fc24924
 800c5e0:	5555550d 	.word	0x5555550d
 800c5e4:	3fd55555 	.word	0x3fd55555
 800c5e8:	2c6a6c2f 	.word	0x2c6a6c2f
 800c5ec:	bfa2b444 	.word	0xbfa2b444
 800c5f0:	52defd9a 	.word	0x52defd9a
 800c5f4:	3fadde2d 	.word	0x3fadde2d
 800c5f8:	af749a6d 	.word	0xaf749a6d
 800c5fc:	3fb3b0f2 	.word	0x3fb3b0f2
 800c600:	fe231671 	.word	0xfe231671
 800c604:	3fbc71c6 	.word	0x3fbc71c6
 800c608:	9998ebc4 	.word	0x9998ebc4
 800c60c:	3fc99999 	.word	0x3fc99999
 800c610:	54442d18 	.word	0x54442d18
 800c614:	3ff921fb 	.word	0x3ff921fb
 800c618:	440fffff 	.word	0x440fffff
 800c61c:	7ff00000 	.word	0x7ff00000
 800c620:	3fdbffff 	.word	0x3fdbffff
 800c624:	3ff00000 	.word	0x3ff00000
 800c628:	3ff2ffff 	.word	0x3ff2ffff
 800c62c:	40038000 	.word	0x40038000
 800c630:	3ff80000 	.word	0x3ff80000
 800c634:	bff00000 	.word	0xbff00000
 800c638:	0800d208 	.word	0x0800d208
 800c63c:	0800d1e8 	.word	0x0800d1e8

0800c640 <fabs>:
 800c640:	ec51 0b10 	vmov	r0, r1, d0
 800c644:	ee10 2a10 	vmov	r2, s0
 800c648:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c64c:	ec43 2b10 	vmov	d0, r2, r3
 800c650:	4770      	bx	lr
 800c652:	0000      	movs	r0, r0
 800c654:	0000      	movs	r0, r0
	...

0800c658 <floor>:
 800c658:	ec51 0b10 	vmov	r0, r1, d0
 800c65c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c660:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800c664:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800c668:	2e13      	cmp	r6, #19
 800c66a:	ee10 5a10 	vmov	r5, s0
 800c66e:	ee10 8a10 	vmov	r8, s0
 800c672:	460c      	mov	r4, r1
 800c674:	dc32      	bgt.n	800c6dc <floor+0x84>
 800c676:	2e00      	cmp	r6, #0
 800c678:	da14      	bge.n	800c6a4 <floor+0x4c>
 800c67a:	a333      	add	r3, pc, #204	; (adr r3, 800c748 <floor+0xf0>)
 800c67c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c680:	f7f3 fe1c 	bl	80002bc <__adddf3>
 800c684:	2200      	movs	r2, #0
 800c686:	2300      	movs	r3, #0
 800c688:	f7f4 fa5e 	bl	8000b48 <__aeabi_dcmpgt>
 800c68c:	b138      	cbz	r0, 800c69e <floor+0x46>
 800c68e:	2c00      	cmp	r4, #0
 800c690:	da57      	bge.n	800c742 <floor+0xea>
 800c692:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c696:	431d      	orrs	r5, r3
 800c698:	d001      	beq.n	800c69e <floor+0x46>
 800c69a:	4c2d      	ldr	r4, [pc, #180]	; (800c750 <floor+0xf8>)
 800c69c:	2500      	movs	r5, #0
 800c69e:	4621      	mov	r1, r4
 800c6a0:	4628      	mov	r0, r5
 800c6a2:	e025      	b.n	800c6f0 <floor+0x98>
 800c6a4:	4f2b      	ldr	r7, [pc, #172]	; (800c754 <floor+0xfc>)
 800c6a6:	4137      	asrs	r7, r6
 800c6a8:	ea01 0307 	and.w	r3, r1, r7
 800c6ac:	4303      	orrs	r3, r0
 800c6ae:	d01f      	beq.n	800c6f0 <floor+0x98>
 800c6b0:	a325      	add	r3, pc, #148	; (adr r3, 800c748 <floor+0xf0>)
 800c6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b6:	f7f3 fe01 	bl	80002bc <__adddf3>
 800c6ba:	2200      	movs	r2, #0
 800c6bc:	2300      	movs	r3, #0
 800c6be:	f7f4 fa43 	bl	8000b48 <__aeabi_dcmpgt>
 800c6c2:	2800      	cmp	r0, #0
 800c6c4:	d0eb      	beq.n	800c69e <floor+0x46>
 800c6c6:	2c00      	cmp	r4, #0
 800c6c8:	bfbe      	ittt	lt
 800c6ca:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c6ce:	fa43 f606 	asrlt.w	r6, r3, r6
 800c6d2:	19a4      	addlt	r4, r4, r6
 800c6d4:	ea24 0407 	bic.w	r4, r4, r7
 800c6d8:	2500      	movs	r5, #0
 800c6da:	e7e0      	b.n	800c69e <floor+0x46>
 800c6dc:	2e33      	cmp	r6, #51	; 0x33
 800c6de:	dd0b      	ble.n	800c6f8 <floor+0xa0>
 800c6e0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c6e4:	d104      	bne.n	800c6f0 <floor+0x98>
 800c6e6:	ee10 2a10 	vmov	r2, s0
 800c6ea:	460b      	mov	r3, r1
 800c6ec:	f7f3 fde6 	bl	80002bc <__adddf3>
 800c6f0:	ec41 0b10 	vmov	d0, r0, r1
 800c6f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6f8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800c6fc:	f04f 33ff 	mov.w	r3, #4294967295
 800c700:	fa23 f707 	lsr.w	r7, r3, r7
 800c704:	4207      	tst	r7, r0
 800c706:	d0f3      	beq.n	800c6f0 <floor+0x98>
 800c708:	a30f      	add	r3, pc, #60	; (adr r3, 800c748 <floor+0xf0>)
 800c70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c70e:	f7f3 fdd5 	bl	80002bc <__adddf3>
 800c712:	2200      	movs	r2, #0
 800c714:	2300      	movs	r3, #0
 800c716:	f7f4 fa17 	bl	8000b48 <__aeabi_dcmpgt>
 800c71a:	2800      	cmp	r0, #0
 800c71c:	d0bf      	beq.n	800c69e <floor+0x46>
 800c71e:	2c00      	cmp	r4, #0
 800c720:	da02      	bge.n	800c728 <floor+0xd0>
 800c722:	2e14      	cmp	r6, #20
 800c724:	d103      	bne.n	800c72e <floor+0xd6>
 800c726:	3401      	adds	r4, #1
 800c728:	ea25 0507 	bic.w	r5, r5, r7
 800c72c:	e7b7      	b.n	800c69e <floor+0x46>
 800c72e:	2301      	movs	r3, #1
 800c730:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c734:	fa03 f606 	lsl.w	r6, r3, r6
 800c738:	4435      	add	r5, r6
 800c73a:	4545      	cmp	r5, r8
 800c73c:	bf38      	it	cc
 800c73e:	18e4      	addcc	r4, r4, r3
 800c740:	e7f2      	b.n	800c728 <floor+0xd0>
 800c742:	2500      	movs	r5, #0
 800c744:	462c      	mov	r4, r5
 800c746:	e7aa      	b.n	800c69e <floor+0x46>
 800c748:	8800759c 	.word	0x8800759c
 800c74c:	7e37e43c 	.word	0x7e37e43c
 800c750:	bff00000 	.word	0xbff00000
 800c754:	000fffff 	.word	0x000fffff

0800c758 <scalbn>:
 800c758:	b570      	push	{r4, r5, r6, lr}
 800c75a:	ec55 4b10 	vmov	r4, r5, d0
 800c75e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800c762:	4606      	mov	r6, r0
 800c764:	462b      	mov	r3, r5
 800c766:	b99a      	cbnz	r2, 800c790 <scalbn+0x38>
 800c768:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c76c:	4323      	orrs	r3, r4
 800c76e:	d036      	beq.n	800c7de <scalbn+0x86>
 800c770:	4b39      	ldr	r3, [pc, #228]	; (800c858 <scalbn+0x100>)
 800c772:	4629      	mov	r1, r5
 800c774:	ee10 0a10 	vmov	r0, s0
 800c778:	2200      	movs	r2, #0
 800c77a:	f7f3 ff55 	bl	8000628 <__aeabi_dmul>
 800c77e:	4b37      	ldr	r3, [pc, #220]	; (800c85c <scalbn+0x104>)
 800c780:	429e      	cmp	r6, r3
 800c782:	4604      	mov	r4, r0
 800c784:	460d      	mov	r5, r1
 800c786:	da10      	bge.n	800c7aa <scalbn+0x52>
 800c788:	a32b      	add	r3, pc, #172	; (adr r3, 800c838 <scalbn+0xe0>)
 800c78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c78e:	e03a      	b.n	800c806 <scalbn+0xae>
 800c790:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c794:	428a      	cmp	r2, r1
 800c796:	d10c      	bne.n	800c7b2 <scalbn+0x5a>
 800c798:	ee10 2a10 	vmov	r2, s0
 800c79c:	4620      	mov	r0, r4
 800c79e:	4629      	mov	r1, r5
 800c7a0:	f7f3 fd8c 	bl	80002bc <__adddf3>
 800c7a4:	4604      	mov	r4, r0
 800c7a6:	460d      	mov	r5, r1
 800c7a8:	e019      	b.n	800c7de <scalbn+0x86>
 800c7aa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c7ae:	460b      	mov	r3, r1
 800c7b0:	3a36      	subs	r2, #54	; 0x36
 800c7b2:	4432      	add	r2, r6
 800c7b4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c7b8:	428a      	cmp	r2, r1
 800c7ba:	dd08      	ble.n	800c7ce <scalbn+0x76>
 800c7bc:	2d00      	cmp	r5, #0
 800c7be:	a120      	add	r1, pc, #128	; (adr r1, 800c840 <scalbn+0xe8>)
 800c7c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7c4:	da1c      	bge.n	800c800 <scalbn+0xa8>
 800c7c6:	a120      	add	r1, pc, #128	; (adr r1, 800c848 <scalbn+0xf0>)
 800c7c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7cc:	e018      	b.n	800c800 <scalbn+0xa8>
 800c7ce:	2a00      	cmp	r2, #0
 800c7d0:	dd08      	ble.n	800c7e4 <scalbn+0x8c>
 800c7d2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c7d6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c7da:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c7de:	ec45 4b10 	vmov	d0, r4, r5
 800c7e2:	bd70      	pop	{r4, r5, r6, pc}
 800c7e4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c7e8:	da19      	bge.n	800c81e <scalbn+0xc6>
 800c7ea:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c7ee:	429e      	cmp	r6, r3
 800c7f0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800c7f4:	dd0a      	ble.n	800c80c <scalbn+0xb4>
 800c7f6:	a112      	add	r1, pc, #72	; (adr r1, 800c840 <scalbn+0xe8>)
 800c7f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d1e2      	bne.n	800c7c6 <scalbn+0x6e>
 800c800:	a30f      	add	r3, pc, #60	; (adr r3, 800c840 <scalbn+0xe8>)
 800c802:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c806:	f7f3 ff0f 	bl	8000628 <__aeabi_dmul>
 800c80a:	e7cb      	b.n	800c7a4 <scalbn+0x4c>
 800c80c:	a10a      	add	r1, pc, #40	; (adr r1, 800c838 <scalbn+0xe0>)
 800c80e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d0b8      	beq.n	800c788 <scalbn+0x30>
 800c816:	a10e      	add	r1, pc, #56	; (adr r1, 800c850 <scalbn+0xf8>)
 800c818:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c81c:	e7b4      	b.n	800c788 <scalbn+0x30>
 800c81e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c822:	3236      	adds	r2, #54	; 0x36
 800c824:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c828:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800c82c:	4620      	mov	r0, r4
 800c82e:	4b0c      	ldr	r3, [pc, #48]	; (800c860 <scalbn+0x108>)
 800c830:	2200      	movs	r2, #0
 800c832:	e7e8      	b.n	800c806 <scalbn+0xae>
 800c834:	f3af 8000 	nop.w
 800c838:	c2f8f359 	.word	0xc2f8f359
 800c83c:	01a56e1f 	.word	0x01a56e1f
 800c840:	8800759c 	.word	0x8800759c
 800c844:	7e37e43c 	.word	0x7e37e43c
 800c848:	8800759c 	.word	0x8800759c
 800c84c:	fe37e43c 	.word	0xfe37e43c
 800c850:	c2f8f359 	.word	0xc2f8f359
 800c854:	81a56e1f 	.word	0x81a56e1f
 800c858:	43500000 	.word	0x43500000
 800c85c:	ffff3cb0 	.word	0xffff3cb0
 800c860:	3c900000 	.word	0x3c900000

0800c864 <_init>:
 800c864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c866:	bf00      	nop
 800c868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c86a:	bc08      	pop	{r3}
 800c86c:	469e      	mov	lr, r3
 800c86e:	4770      	bx	lr

0800c870 <_fini>:
 800c870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c872:	bf00      	nop
 800c874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c876:	bc08      	pop	{r3}
 800c878:	469e      	mov	lr, r3
 800c87a:	4770      	bx	lr
