// Seed: 1709089280
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output tri0 id_2,
    output supply1 id_3
    , id_8,
    input tri0 id_4,
    input wand id_5,
    input tri1 module_0
);
endmodule
module module_1 (
    input wor id_0,
    output wor id_1
    , id_20,
    input tri0 id_2,
    input supply1 id_3,
    input wand id_4,
    output tri1 id_5,
    output tri id_6,
    output uwire id_7,
    input wire id_8,
    output tri0 id_9,
    output tri id_10,
    input wand id_11,
    output wand id_12,
    output uwire id_13
    , id_21,
    output tri1 id_14,
    input tri0 id_15,
    input supply1 id_16,
    output wand id_17,
    input uwire id_18
);
  wire id_22;
  module_0 modCall_1 (
      id_3,
      id_16,
      id_1,
      id_1,
      id_0,
      id_2,
      id_4
  );
  assign modCall_1.id_1 = 0;
  logic id_23 = 1;
endmodule
