# CA_project
## RISC V RTL Implementation
### Top Module is main.v
### Test-Bench is tb.v
### Memory Files are *mem files
### Binary of Code to be implemented is in "instruction.mem"
### Execution Details ::
#### TO EXECUTE USER'S BINARY, SIMPLY ADD YOUR CODES(BYTES) IN "instruction.mem"
#### IF USING LOAD/STORE INSTRUCTIONS, PLEASE MODIFY "data.mem" ALSO TO SEE THE REFLECTED CHANGES IN CORRESPONSDING REGS/ADDRESS AFTER INSTRUCTION EXECUTION
