$date
	Fri Sep  2 22:35:57 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module reset_tb $end
$var wire 1 ! rst_out $end
$var reg 1 " clk $end
$var reg 1 # en $end
$scope module rst $end
$var wire 1 $ clk $end
$var wire 1 % en $end
$var wire 1 ! reset $end
$var reg 8 & counter [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111 &
0%
0$
0#
0"
1!
$end
#10000
0!
b0 &
1#
1%
1"
1$
#20000
0"
0$
#30000
b0 &
0#
0%
1"
1$
#40000
0"
0$
#50000
b10000000 &
1"
1$
#60000
0"
0$
#70000
b11000000 &
1"
1$
#80000
0"
0$
#90000
b11100000 &
1"
1$
#100000
0"
0$
#110000
b11110000 &
1"
1$
#120000
0"
0$
#130000
b11111000 &
1"
1$
#140000
0"
0$
#150000
b11111100 &
1"
1$
#160000
0"
0$
#170000
b11111110 &
1"
1$
#180000
0"
0$
#190000
1!
b11111111 &
1"
1$
#200000
0"
0$
#210000
1"
1$
#220000
0"
0$
#230000
1"
1$
#240000
0"
0$
#250000
1"
1$
#260000
0"
0$
#270000
1"
1$
#280000
0"
0$
#290000
1"
1$
#300000
0"
0$
#310000
1"
1$
#320000
0"
0$
#330000
1"
1$
#340000
0"
0$
#350000
1"
1$
#360000
0"
0$
#370000
1"
1$
#380000
0"
0$
#390000
1"
1$
#400000
0"
0$
