
*** Running vivado
    with args -log system_wrapper.rdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from D:/xlinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [D:/xlinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/xlinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_wrapper.tcl -notrace
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from D:/xlinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from D:/xlinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/U0'
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[3]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[3]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[2]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[2]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[1]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[0]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[1]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[0]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:22]
Finished Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc]
Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:11]
Finished Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc]
Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.runs/impl_1/.Xil/Vivado-11056-/dcp/system_wrapper.xdc]
Finished Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.runs/impl_1/.Xil/Vivado-11056-/dcp/system_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 4 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 846.910 ; gain = 663.676
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 850.063 ; gain = 3.148

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1df1a6df9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.455 . Memory (MB): peak = 858.824 ; gain = 8.762

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 205 cells.
Phase 2 Constant Propagation | Checksum: 189ad0067

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.999 . Memory (MB): peak = 858.824 ; gain = 8.762

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 862 unconnected nets.
INFO: [Opt 31-11] Eliminated 843 unconnected cells.
Phase 3 Sweep | Checksum: 13f49990f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 858.824 ; gain = 8.762
Ending Logic Optimization Task | Checksum: 13f49990f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 858.824 ; gain = 8.762
Implement Debug Cores | Checksum: 19396bbd9
Logic Optimization | Checksum: 19396bbd9

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 13f49990f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 861.160 ; gain = 2.336
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending Power Optimization Task | Checksum: 13f49990f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 941.590 ; gain = 82.766
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.137 . Memory (MB): peak = 941.590 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 941.590 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: a259a421

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: a259a421

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: a259a421

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 11a37a3b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.534 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 11a37a3b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.792 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 11a37a3b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.817 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1392cf101

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 1ec726602

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 941.590 ; gain = 0.000
Phase 1.1.8.1 Place Init Design | Checksum: 1e27826ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 941.590 ; gain = 0.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 1e27826ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 1e27826ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 941.590 ; gain = 0.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 1e27826ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 941.590 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 1e27826ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 941.590 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e27826ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1bc91bc4d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bc91bc4d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cb09eb25

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 206e58612

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 1cf8c03b0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1491c6213

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1491c6213

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 941.590 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1491c6213

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1dff89ac9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 15e80440c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 941.590 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: 15e80440c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 15e80440c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 15e80440c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 169248f5a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 169248f5a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 169248f5a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=3.960  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 169248f5a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 941.590 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 169248f5a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 941.590 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 188370a7d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 941.590 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 188370a7d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 941.590 ; gain = 0.000
Ending Placer Task | Checksum: 176b46d95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 941.590 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 941.590 ; gain = 0.000
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 941.590 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.351 . Memory (MB): peak = 941.590 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 176b46d95

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 982.543 ; gain = 40.953
Phase 1 Build RT Design | Checksum: bb0fe047

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 982.543 ; gain = 40.953

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bb0fe047

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 982.543 ; gain = 40.953

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: bb0fe047

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 986.156 ; gain = 44.566

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 14337a334

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 993.289 ; gain = 51.699

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 14337a334

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 993.289 ; gain = 51.699

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 14337a334

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 993.289 ; gain = 51.699
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 14337a334

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 993.289 ; gain = 51.699
Phase 2.5 Update Timing | Checksum: 14337a334

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 993.289 ; gain = 51.699
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.99   | TNS=0      | WHS=-0.335 | THS=-55.5  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 14337a334

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 993.289 ; gain = 51.699
Phase 2 Router Initialization | Checksum: 14337a334

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 993.289 ; gain = 51.699

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 49e0579a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 993.289 ; gain = 51.699

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 298
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 14cd4af76

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 993.289 ; gain = 51.699

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 14cd4af76

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 993.289 ; gain = 51.699
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.26   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: da73b7c1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 993.289 ; gain = 51.699
Phase 4.1 Global Iteration 0 | Checksum: da73b7c1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 993.289 ; gain = 51.699

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: b5a2af8a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 993.289 ; gain = 51.699

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: b5a2af8a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 993.289 ; gain = 51.699
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.26   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: b5a2af8a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 993.289 ; gain = 51.699
Phase 4.2 Global Iteration 1 | Checksum: b5a2af8a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 993.289 ; gain = 51.699
Phase 4 Rip-up And Reroute | Checksum: b5a2af8a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 993.289 ; gain = 51.699

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: b5a2af8a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 993.289 ; gain = 51.699
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.27   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: b5a2af8a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 993.289 ; gain = 51.699

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b5a2af8a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 993.289 ; gain = 51.699
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.27   | TNS=0      | WHS=0.052  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: b5a2af8a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 993.289 ; gain = 51.699
Phase 6 Post Hold Fix | Checksum: b5a2af8a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 993.289 ; gain = 51.699

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.17342 %
  Global Horizontal Routing Utilization  = 1.7523 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: b5a2af8a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 993.289 ; gain = 51.699

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 6a80eab4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 993.289 ; gain = 51.699

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=3.274  | TNS=0.000  | WHS=0.053  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 6a80eab4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 993.289 ; gain = 51.699
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 6a80eab4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 993.289 ; gain = 51.699

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 993.289 ; gain = 51.699
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 993.289 ; gain = 51.699
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/embedded/des/lab3/project_3/project_3.runs/impl_1/system_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.450 . Memory (MB): peak = 993.289 ; gain = 0.000

Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 131 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1266.754 ; gain = 273.465
INFO: [Common 17-206] Exiting Vivado at Mon May 18 16:45:33 2015...

*** Running vivado
    with args -log system_wrapper.rdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from D:/xlinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [D:/xlinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/xlinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_wrapper.tcl -notrace
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from D:/xlinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from D:/xlinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/U0'
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[3]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[3]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[2]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[2]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[1]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[0]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[1]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[0]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:22]
Finished Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc]
Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc:11]
Finished Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc]
Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.runs/impl_1/.Xil/Vivado-11008-/dcp/system_wrapper.xdc]
Finished Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.runs/impl_1/.Xil/Vivado-11008-/dcp/system_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 4 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 847.461 ; gain = 664.477
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 850.688 ; gain = 3.160

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b5314375

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.585 . Memory (MB): peak = 859.102 ; gain = 8.414

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 205 cells.
Phase 2 Constant Propagation | Checksum: 13dbbbb2e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 859.102 ; gain = 8.414

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 862 unconnected nets.
INFO: [Opt 31-11] Eliminated 843 unconnected cells.
Phase 3 Sweep | Checksum: 15047d2ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 859.102 ; gain = 8.414
Ending Logic Optimization Task | Checksum: 15047d2ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 859.102 ; gain = 8.414
Implement Debug Cores | Checksum: 201ad9555
Logic Optimization | Checksum: 201ad9555

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 15047d2ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 859.824 ; gain = 0.723
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending Power Optimization Task | Checksum: 15047d2ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 940.250 ; gain = 81.148
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 940.250 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 940.250 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: a259a421

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: a259a421

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: a259a421

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 11a37a3b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.493 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 11a37a3b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.720 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 11a37a3b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.728 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1392cf101

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 1ec726602

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 940.250 ; gain = 0.000
Phase 1.1.8.1 Place Init Design | Checksum: 1e27826ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 940.250 ; gain = 0.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 1e27826ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 1e27826ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 940.250 ; gain = 0.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 1e27826ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 940.250 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 1e27826ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 940.250 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e27826ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1bc91bc4d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bc91bc4d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cb09eb25

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 206e58612

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 1cf8c03b0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1491c6213

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1491c6213

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 940.250 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1491c6213

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1dff89ac9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 15e80440c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 940.250 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: 15e80440c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 15e80440c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 15e80440c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 169248f5a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 169248f5a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 169248f5a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=3.960  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 169248f5a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 940.250 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 169248f5a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 940.250 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 188370a7d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 940.250 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 188370a7d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 940.250 ; gain = 0.000
Ending Placer Task | Checksum: 176b46d95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 940.250 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 940.250 ; gain = 0.000
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 940.250 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.336 . Memory (MB): peak = 940.250 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 176b46d95

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 981.172 ; gain = 40.922
Phase 1 Build RT Design | Checksum: bb0fe047

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 981.172 ; gain = 40.922

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bb0fe047

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 981.172 ; gain = 40.922

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: bb0fe047

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 984.785 ; gain = 44.535

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 14337a334

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 991.895 ; gain = 51.645

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 14337a334

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 991.895 ; gain = 51.645

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 14337a334

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 991.895 ; gain = 51.645
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 14337a334

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 991.895 ; gain = 51.645
Phase 2.5 Update Timing | Checksum: 14337a334

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 991.895 ; gain = 51.645
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.99   | TNS=0      | WHS=-0.335 | THS=-55.5  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 14337a334

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 991.895 ; gain = 51.645
Phase 2 Router Initialization | Checksum: 14337a334

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 991.895 ; gain = 51.645

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 49e0579a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 991.895 ; gain = 51.645

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 298
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 14cd4af76

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 991.895 ; gain = 51.645

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 14cd4af76

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 991.895 ; gain = 51.645
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.26   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: da73b7c1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 991.895 ; gain = 51.645
Phase 4.1 Global Iteration 0 | Checksum: da73b7c1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 991.895 ; gain = 51.645

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: b5a2af8a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 991.895 ; gain = 51.645

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: b5a2af8a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 991.895 ; gain = 51.645
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.26   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: b5a2af8a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 991.895 ; gain = 51.645
Phase 4.2 Global Iteration 1 | Checksum: b5a2af8a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 991.895 ; gain = 51.645
Phase 4 Rip-up And Reroute | Checksum: b5a2af8a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 991.895 ; gain = 51.645

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: b5a2af8a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 991.895 ; gain = 51.645
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.27   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: b5a2af8a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 991.895 ; gain = 51.645

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b5a2af8a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 991.895 ; gain = 51.645
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.27   | TNS=0      | WHS=0.052  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: b5a2af8a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 991.895 ; gain = 51.645
Phase 6 Post Hold Fix | Checksum: b5a2af8a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 991.895 ; gain = 51.645

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.17342 %
  Global Horizontal Routing Utilization  = 1.7523 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: b5a2af8a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 991.895 ; gain = 51.645

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 6a80eab4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 991.895 ; gain = 51.645

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=3.274  | TNS=0.000  | WHS=0.053  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 6a80eab4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 991.895 ; gain = 51.645
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 6a80eab4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 991.895 ; gain = 51.645

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 991.895 ; gain = 51.645
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 991.895 ; gain = 51.645
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/embedded/des/lab3/project_3/project_3.runs/impl_1/system_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.426 . Memory (MB): peak = 991.895 ; gain = 0.000

Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 131 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1264.191 ; gain = 272.297
INFO: [Common 17-206] Exiting Vivado at Mon May 18 16:55:41 2015...

*** Running vivado
    with args -log system_wrapper.rdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from D:/xlinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [D:/xlinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/xlinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_wrapper.tcl -notrace
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from D:/xlinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from D:/xlinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/U0'
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[3]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[3]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[2]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[2]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[1]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[0]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[1]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[0]'. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc:22]
Finished Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc]
Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc]
Finished Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc]
Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.runs/impl_1/.Xil/Vivado-9984-/dcp/system_wrapper.xdc]
Finished Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.runs/impl_1/.Xil/Vivado-9984-/dcp/system_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 4 instances

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 847.043 ; gain = 664.496
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 850.191 ; gain = 3.148

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 288f26a47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.883 . Memory (MB): peak = 858.758 ; gain = 8.566

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 205 cells.
Phase 2 Constant Propagation | Checksum: 2f61e5674

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 858.758 ; gain = 8.566

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 861 unconnected nets.
INFO: [Opt 31-11] Eliminated 838 unconnected cells.
Phase 3 Sweep | Checksum: 24beb4057

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 858.758 ; gain = 8.566
Ending Logic Optimization Task | Checksum: 24beb4057

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 858.758 ; gain = 8.566
Implement Debug Cores | Checksum: 1e6b94a62
Logic Optimization | Checksum: 1e6b94a62

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 24beb4057

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 861.297 ; gain = 2.539
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending Power Optimization Task | Checksum: 24beb4057

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 941.828 ; gain = 83.070
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.133 . Memory (MB): peak = 941.828 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 941.828 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 11ad0ec3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 11ad0ec3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 11ad0ec3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 20e7c88f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.538 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 20e7c88f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 20e7c88f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.919 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1edc2905d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 2c10dd694

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 941.828 ; gain = 0.000
Phase 1.1.8.1 Place Init Design | Checksum: 2887a7772

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 941.828 ; gain = 0.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 2887a7772

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 2887a7772

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 941.828 ; gain = 0.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 2887a7772

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 941.828 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 2887a7772

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 941.828 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2887a7772

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2d1c1323b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2d1c1323b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 280a2aae8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2902b2261

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 22d9afc08

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 2bf8a1c2b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2bf8a1c2b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 941.828 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2bf8a1c2b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 26d7cf3a3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 26f680b9a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 941.828 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: 26f680b9a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 26f680b9a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 26f680b9a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 267fe01a1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 267fe01a1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 267fe01a1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=3.503  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 267fe01a1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 941.828 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 267fe01a1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 941.828 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 24dd6b205

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 941.828 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24dd6b205

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 941.828 ; gain = 0.000
Ending Placer Task | Checksum: 23eac0b7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 941.828 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 941.828 ; gain = 0.000
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 941.828 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.350 . Memory (MB): peak = 941.828 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 23eac0b7a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 983.094 ; gain = 41.266
Phase 1 Build RT Design | Checksum: 190e8aa1a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 983.094 ; gain = 41.266

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 190e8aa1a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 983.094 ; gain = 41.266

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 190e8aa1a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 986.855 ; gain = 45.027

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 18f4f8913

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 993.883 ; gain = 52.055

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 18f4f8913

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 993.883 ; gain = 52.055

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 18f4f8913

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 993.883 ; gain = 52.055
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 18f4f8913

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 993.883 ; gain = 52.055
Phase 2.5 Update Timing | Checksum: 18f4f8913

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 993.883 ; gain = 52.055
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.63   | TNS=0      | WHS=-0.335 | THS=-55.7  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 18f4f8913

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 993.883 ; gain = 52.055
Phase 2 Router Initialization | Checksum: 18f4f8913

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 993.883 ; gain = 52.055

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: af8e1027

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 993.883 ; gain = 52.055

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: d1afc38c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 993.883 ; gain = 52.055

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: d1afc38c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 993.883 ; gain = 52.055
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.98   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 1dad56629

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 993.883 ; gain = 52.055
Phase 4.1 Global Iteration 0 | Checksum: 1dad56629

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 993.883 ; gain = 52.055

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: c04151b0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 993.883 ; gain = 52.055

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: c04151b0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 993.883 ; gain = 52.055
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.98   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: c04151b0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 993.883 ; gain = 52.055
Phase 4.2 Global Iteration 1 | Checksum: c04151b0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 993.883 ; gain = 52.055
Phase 4 Rip-up And Reroute | Checksum: c04151b0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 993.883 ; gain = 52.055

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: c04151b0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 993.883 ; gain = 52.055
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.99   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: c04151b0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 993.883 ; gain = 52.055

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c04151b0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 993.883 ; gain = 52.055
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.99   | TNS=0      | WHS=0.067  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: c04151b0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 993.883 ; gain = 52.055
Phase 6 Post Hold Fix | Checksum: c04151b0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 993.883 ; gain = 52.055

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.22874 %
  Global Horizontal Routing Utilization  = 1.74931 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: c04151b0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 993.883 ; gain = 52.055

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: aff82559

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 993.883 ; gain = 52.055

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=2.995  | TNS=0.000  | WHS=0.068  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: aff82559

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 993.883 ; gain = 52.055
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: aff82559

Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 993.883 ; gain = 52.055

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 993.883 ; gain = 52.055
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 993.883 ; gain = 52.055
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/embedded/des/lab3/project_3/project_3.runs/impl_1/system_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.434 . Memory (MB): peak = 993.883 ; gain = 0.000

Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 131 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1267.992 ; gain = 274.109
INFO: [Common 17-206] Exiting Vivado at Mon May 18 18:21:31 2015...

*** Running vivado
    with args -log system_wrapper.rdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from D:/xlinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [D:/xlinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/xlinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_wrapper.tcl -notrace
Command: open_checkpoint system_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from D:/xlinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from D:/xlinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.runs/impl_1/.Xil/Vivado-10452-/dcp/system_wrapper.xdc]
Finished Parsing XDC File [F:/embedded/des/lab3/project_3/project_3.runs/impl_1/.Xil/Vivado-10452-/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 845.500 ; gain = 0.055
Restoring placement.
Restored 822 out of 822 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 4 instances

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 848.352 ; gain = 665.430

Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 131 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1200.984 ; gain = 352.633
INFO: [Common 17-206] Exiting Vivado at Mon May 18 18:25:45 2015...
