<!doctype html public "-//w3c//dtd html 4.0 transitional//en">
<html xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:w="urn:schemas-microsoft-com:office:word"
xmlns="http://www.w3.org/TR/REC-html40">

<head>
<meta http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<meta name=ProgId content=Word.Document>
<meta name=Generator content="Microsoft Word 10">
<meta name=Originator content="Microsoft Word 10">
<link rel=File-List href="lab2_files/filelist.xml">
<title>Actel VHDL based design</title>
<!--[if gte mso 9]><xml>
 <o:DocumentProperties>
  <o:Author>hjp</o:Author>
  <o:LastAuthor>DrB</o:LastAuthor>
  <o:Revision>4</o:Revision>
  <o:TotalTime>273</o:TotalTime>
  <o:Created>2002-02-04T19:19:00Z</o:Created>
  <o:LastSaved>2002-09-20T23:11:00Z</o:LastSaved>
  <o:Pages>1</o:Pages>
  <o:Words>768</o:Words>
  <o:Characters>4379</o:Characters>
  <o:Company>University of Missouri Rolla</o:Company>
  <o:Lines>36</o:Lines>
  <o:Paragraphs>10</o:Paragraphs>
  <o:CharactersWithSpaces>5137</o:CharactersWithSpaces>
  <o:Version>10.3501</o:Version>
 </o:DocumentProperties>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:WordDocument>
  <w:SpellingState>Clean</w:SpellingState>
  <w:GrammarState>Clean</w:GrammarState>
  <w:BrowserLevel>MicrosoftInternetExplorer4</w:BrowserLevel>
 </w:WordDocument>
</xml><![endif]-->
<style>
<!--
 /* Font Definitions */
 @font-face
	{font-family:Courier;
	panose-1:2 7 4 9 2 2 5 2 4 4;
	mso-font-charset:0;
	mso-generic-font-family:modern;
	mso-font-format:other;
	mso-font-pitch:fixed;
	mso-font-signature:3 0 0 0 1 0;}
@font-face
	{font-family:Wingdings;
	panose-1:5 0 0 0 0 0 0 0 0 0;
	mso-font-charset:2;
	mso-generic-font-family:auto;
	mso-font-pitch:variable;
	mso-font-signature:0 268435456 0 0 -2147483648 0;}
@font-face
	{font-family:"Arial Unicode MS";
	panose-1:2 11 6 4 2 2 2 2 2 4;
	mso-font-charset:128;
	mso-generic-font-family:swiss;
	mso-font-pitch:variable;
	mso-font-signature:-1 -369098753 63 0 4129279 0;}
@font-face
	{font-family:"\@Arial Unicode MS";
	panose-1:2 11 6 4 2 2 2 2 2 4;
	mso-font-charset:128;
	mso-generic-font-family:swiss;
	mso-font-pitch:variable;
	mso-font-signature:-1 -369098753 63 0 4129279 0;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{mso-style-parent:"";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
h1
	{mso-margin-top-alt:auto;
	margin-right:0in;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	mso-outline-level:1;
	font-size:24.0pt;
	font-family:"Times New Roman";
	font-weight:bold;}
h2
	{mso-margin-top-alt:auto;
	margin-right:0in;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	mso-outline-level:2;
	font-size:18.0pt;
	font-family:"Times New Roman";
	font-weight:bold;}
h3
	{mso-margin-top-alt:auto;
	margin-right:0in;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	mso-outline-level:3;
	font-size:13.5pt;
	font-family:"Times New Roman";
	font-weight:bold;}
a:link, span.MsoHyperlink
	{color:blue;
	text-decoration:underline;
	text-underline:single;}
a:visited, span.MsoHyperlinkFollowed
	{color:purple;
	text-decoration:underline;
	text-underline:single;}
p
	{mso-margin-top-alt:auto;
	margin-right:0in;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
pre
	{margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	tab-stops:45.8pt 91.6pt 137.4pt 183.2pt 229.0pt 274.8pt 320.6pt 366.4pt 412.2pt 458.0pt 503.8pt 549.6pt 595.4pt 641.2pt 687.0pt 732.8pt;
	font-size:10.0pt;
	font-family:"Arial Unicode MS";}
span.SpellE
	{mso-style-name:"";
	mso-spl-e:yes;}
span.GramE
	{mso-style-name:"";
	mso-gram-e:yes;}
@page Section1
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-paper-source:0;}
div.Section1
	{page:Section1;}
 /* List Definitions */
 @list l0
	{mso-list-id:1627542259;
	mso-list-type:hybrid;
	mso-list-template-ids:369125120 -577502068 -1417147284 -899351486 66238764 1340523008 142241268 -2065239648 462954224 912057436;}
@list l0:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@list l0:level2
	{mso-level-tab-stop:1.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level3
	{mso-level-tab-stop:1.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level4
	{mso-level-tab-stop:2.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level5
	{mso-level-tab-stop:2.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level6
	{mso-level-tab-stop:3.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level7
	{mso-level-tab-stop:3.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level8
	{mso-level-tab-stop:4.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level9
	{mso-level-tab-stop:4.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l1
	{mso-list-id:1744642764;
	mso-list-template-ids:955156788;}
@list l1:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@list l2
	{mso-list-id:2126077194;
	mso-list-type:hybrid;
	mso-list-template-ids:1251251730 1108389416 67698691 67698693 67698689 67698691 67698693 67698689 67698691 67698693;}
@list l2:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.25in;
	mso-level-number-position:left;
	margin-left:.2in;
	text-indent:-.2in;
	font-family:Symbol;}
@list l2:level2
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:1.0in;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
ol
	{margin-bottom:0in;}
ul
	{margin-bottom:0in;}
-->
</style>
<!--[if gte mso 10]>
<style>
 /* Style Definitions */
 table.MsoNormalTable
	{mso-style-name:"Table Normal";
	mso-tstyle-rowband-size:0;
	mso-tstyle-colband-size:0;
	mso-style-noshow:yes;
	mso-style-parent:"";
	mso-padding-alt:0in 5.4pt 0in 5.4pt;
	mso-para-margin:0in;
	mso-para-margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Times New Roman";}
</style>
<![endif]-->
<meta name=Author content="Hardy J. Pottinger">
<meta name=Description content="CpE311 Fall 1999 Lab Exercise No. 2">
</head>

<body lang=EN-US link=blue vlink=purple style='tab-interval:.5in'>

<div class=Section1>

<h1><span class=SpellE>CpE</span> 311 Lab Exercise 2</h1>

<h2>VHDL Based FPGA Design</h2>

<h2><span style='font-size:14.0pt'>Due: Tue, Oct. 8.<o:p></o:p></span></h2>

<h3>Purpose</h3>

<p class=MsoNormal>The purpose of this exercise is to become familiar with VHDL
based design flow for <span class=SpellE>Actel</span> Field Programmable Gate
Arrays (FPGA).&nbsp; In this lab you will design a medium scale circuit using
VHDL and logic synthesis in order to form a basis for comparison to schematic
based design. You will use the same specifications as you used in Lab 1. <span
style='mso-spacerun:yes'> </span></p>

<h3>Problem Description</h3>

<p class=MsoNormal>Repeat lab 1 but use VHDL to capture your design instead of
a schematic.&nbsp; Synthesize your design using Exemplar's Leonardo synthesis
tool. </p>

<p>Implement your registered ALU with an <span class=SpellE>Actel</span> 40MX02
FPGA. <u>Use the same pin assignment for the PLC44 package that you used in lab
1. Perform a functional and timing simulation.</u> Use the Model Technology
VHDL compiler and simulator, Exemplar's Leonardo Spectrum synthesis tool, and <span
class=SpellE>Actel</span> Designer place and route.&nbsp; Extract a VHDL post
route <span class=SpellE>netlist</span> and an SDF timing file in order to
perform a timing simulation of your circuit. </p>

<p>You may use <span class=SpellE>vsim's</span> stimulus language for your own
testing of your circuit.&nbsp; <u>Your design must also successfully pass tests
provided to you in the form of a VHDL test bench.</u><span
style='mso-spacerun:yes'>  </span>The <a href="ralu_tb.vhd"
title="download VHDL testbench here."><span class=SpellE>testbench</span></a>
will be provided.<span style='mso-spacerun:yes'>  </span>Your report should
include the list output from the <span class=SpellE>testbench</span> showing
all of the entity port signals and any other internal signals you think are
relevant.</p>

<p>Do NOT simply convert your lab 1 schematic design to a VHDL structural <span
class=SpellE>netlist</span>.&nbsp; <u>Organize your model in the form of
separate combinational logic and sequential logic processes.</u><span
style='mso-spacerun:yes'>  </span><u>Create an equivalent entity for each &#8220;symbol&#8221;
you used in your design in lab1 and then wire up the entities accordingly.</u><span
style='mso-spacerun:yes'>  </span>Use the following entity for your top-level design
(the registered <span class=SpellE>alu</span>):</p>

<pre style='margin-left:.5in'><span class=GramE><span style='font-family:Courier'>library</span></span><span
style='font-family:Courier'> <span class=SpellE>ieee</span>;<o:p></o:p></span></pre><pre
style='margin-left:.5in'><span class=GramE><span style='font-family:Courier'>use</span></span><span
style='font-family:Courier'> ieee.std_logic_1164.all;<o:p></o:p></span></pre><pre
style='margin-left:.5in'><span class=GramE><span style='font-family:Courier'>use</span></span><span
style='font-family:Courier'> <span class=SpellE>ieee.numeric_std.all</span>;<o:p></o:p></span></pre><pre
style='margin-left:.5in'><span class=GramE><span style='font-family:Courier'>entity</span></span><span
style='font-family:Courier'> <span class=SpellE>ralu</span> is<o:p></o:p></span></pre><pre
style='margin-left:.5in'><span style='font-family:Courier'> <span class=GramE>port(</span>B: in <span
class=SpellE>std_logic_vector</span>(3 <span class=SpellE>downto</span> 0); -- external operand<o:p></o:p></span></pre><pre
style='margin-left:.5in'><span style='font-family:Courier'><span style='mso-spacerun:yes'>      </span>S: in <span
class=SpellE>std_logic_<span class=GramE>vector</span></span><span class=GramE>(</span>2 <span
class=SpellE>downto</span> 0); -- function code<o:p></o:p></span></pre><pre
style='margin-left:.5in'><span style='font-family:Courier'><span style='mso-spacerun:yes'>      </span>RST: in <span
class=SpellE>std_logic</span>;<span style='mso-tab-count:2'>        </span><span style='mso-spacerun:yes'>  </span><span
style='mso-tab-count:1'>      </span><span style='mso-spacerun:yes'>  </span>-- reset (active high)<o:p></o:p></span></pre><pre
style='margin-left:.5in'><span style='font-family:Courier'><span style='mso-spacerun:yes'>      </span><span
class=SpellE>Sysclk</span>: in <span class=SpellE>std_logic</span>;<span
style='mso-tab-count:2'>             </span><span style='mso-spacerun:yes'>  </span>-- system clock<o:p></o:p></span></pre><pre
style='margin-left:.5in'><span style='font-family:Courier'><span style='mso-spacerun:yes'>      </span>ACC: out <span
class=SpellE>std_logic_<span class=GramE>vector</span></span><span class=GramE>(</span>3 <span
class=SpellE>downto</span> 0); -- accumulator out<o:p></o:p></span></pre><pre
style='margin-left:.5in'><span style='font-family:Courier'><span style='mso-spacerun:yes'>      </span>CY: out <span
class=SpellE>std_logic</span>);<span style='mso-tab-count:2'>               </span><span style='mso-spacerun:yes'>  </span>-- carry out bit<o:p></o:p></span></pre><pre
style='margin-left:.5in'><span class=GramE><span style='font-family:Courier'>end</span></span><span
style='font-family:Courier'> entity <span class=SpellE>ralu</span>;<o:p></o:p></span></pre>

<p class=MsoNormal><o:p>&nbsp;</o:p></p>

<p class=MsoNormal>If the entity is not specified in the above manner, then the
<span class=SpellE>testbench</span> will not work.</p>

<h3 style='tab-stops:45.8pt 91.6pt 137.4pt 183.2pt 229.0pt 274.8pt 320.6pt 366.4pt 412.2pt 458.0pt 503.8pt 549.6pt 595.4pt 641.2pt 687.0pt 732.8pt'>Report</h3>

<p class=MsoNormal style='tab-stops:45.8pt 91.6pt 137.4pt 183.2pt 229.0pt 274.8pt 320.6pt 366.4pt 412.2pt 458.0pt 503.8pt 549.6pt 595.4pt 641.2pt 687.0pt 732.8pt'>Your
report should include as a minimum the following items: </p>

<ul type=disc>
 <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;
     mso-list:l0 level1 lfo3;tab-stops:list .5in'>Title: CpE311 Lab Exercise 2
     - <span class=SpellE>Actel</span> ALU with Accumulator design</li>
 <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;
     mso-list:l0 level1 lfo3;tab-stops:list .5in'>Your name, and date</li>
 <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;
     mso-list:l0 level1 lfo3;tab-stops:list .5in'>VHDL source code.</li>
 <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;
     mso-list:l0 level1 lfo3;tab-stops:list .5in'>Simulation list output (not
     timing diagrams) for both functional and timing simulation.&nbsp; Compare
     the timing simulation output to the static timing analysis output and
     explain any differences.</li>
 <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;
     mso-list:l0 level1 lfo3;tab-stops:list .5in'>The number of <span
     class=SpellE>Actel</span> logic modules used in your design</li>
 <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;
     mso-list:l0 level1 lfo3;tab-stops:list .5in'>Worst case propagation delay
     between registers. Correlate the timing analysis output with your VHDL
     source code.</li>
 <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;
     mso-list:l0 level1 lfo3;tab-stops:list .5in'>Maximum clock rate for your
     design and a brief discussion of how it was calculated.</li>
 <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;
     mso-list:l0 level1 lfo3;tab-stops:list .5in'>The approximate amount of
     time you spent on the exercise separated into design, design capture, and
     testing phases.</li>
 <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;
     mso-list:l0 level1 lfo3;tab-stops:list .5in'>Compare the size and timing
     metrics obtained in lab 2 to those obtained in lab 1.</li>
 <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;
     mso-list:l0 level1 lfo3;tab-stops:list .5in'>A short narrative explaining
     your design and <u>test</u> rationale.</li>
</ul>

<p class=MsoNormal style='tab-stops:45.8pt 91.6pt 137.4pt 183.2pt 229.0pt 274.8pt 320.6pt 366.4pt 412.2pt 458.0pt 503.8pt 549.6pt 595.4pt 641.2pt 687.0pt 732.8pt'>Do
not use any form of binder or protector for your report.&nbsp; <span
class=GramE>Staple in the upper left corner only.</span>&nbsp; Your report
should not exceed 10 pages maximum.&nbsp; Include all primary source data
(stuff you type) but do not include any computer generated output other than
the simulation list output for your functional and timing simulations. </p>

<p class=MsoNormal style='tab-stops:45.8pt 91.6pt 137.4pt 183.2pt 229.0pt 274.8pt 320.6pt 366.4pt 412.2pt 458.0pt 503.8pt 549.6pt 595.4pt 641.2pt 687.0pt 732.8pt'><o:p>&nbsp;</o:p></p>

<p class=MsoNormal style='tab-stops:45.8pt 91.6pt 137.4pt 183.2pt 229.0pt 274.8pt 320.6pt 366.4pt 412.2pt 458.0pt 503.8pt 549.6pt 595.4pt 641.2pt 687.0pt 732.8pt'><b
style='mso-bidi-font-weight:normal'><span style='font-size:14.0pt'>Hints<o:p></o:p></span></b></p>

<p class=MsoNormal style='tab-stops:45.8pt 91.6pt 137.4pt 183.2pt 229.0pt 274.8pt 320.6pt 366.4pt 412.2pt 458.0pt 503.8pt 549.6pt 595.4pt 641.2pt 687.0pt 732.8pt'><o:p>&nbsp;</o:p></p>

<p class=MsoNormal style='margin-left:31.5pt;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 31.5pt left 45.8pt 91.6pt 137.4pt 183.2pt 229.0pt 274.8pt 320.6pt 366.4pt 412.2pt 458.0pt 503.8pt 549.6pt 595.4pt 641.2pt 687.0pt 732.8pt'><![if !supportLists]><span
style='font-family:Symbol;mso-fareast-font-family:Symbol;mso-bidi-font-family:
Symbol'><span style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>See the &#8220;<a href="../actsyn.htm">Act1
Synthesis Example</a>&#8221; for further help.</p>

<p class=MsoNormal style='margin-left:31.5pt;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 31.5pt left 45.8pt 91.6pt 137.4pt 183.2pt 229.0pt 274.8pt 320.6pt 366.4pt 412.2pt 458.0pt 503.8pt 549.6pt 595.4pt 641.2pt 687.0pt 732.8pt'><![if !supportLists]><span
style='font-family:Symbol;mso-fareast-font-family:Symbol;mso-bidi-font-family:
Symbol'><span style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><span class=SpellE>Testbench</span>.<span
style='mso-spacerun:yes'>  </span>Be sure to analyze your .<span class=SpellE>vhd</span>
file with <span class=SpellE>vcom</span> before you analyze the <span
class=SpellE>testbench</span>.<span style='mso-spacerun:yes'>  </span>Since the
<span class=SpellE>testbench</span> will instantiate your <span class=SpellE>alu</span>
design, your design should already exist.<span style='mso-spacerun:yes'> 
</span>The <span class=SpellE>testbench</span> will take about 850 ns to run
and will announce &#8220;test completed&#8221; when it is done.</p>

<p class=MsoNormal style='margin-left:31.5pt;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 31.5pt left 45.8pt 91.6pt 137.4pt 183.2pt 229.0pt 274.8pt 320.6pt 366.4pt 412.2pt 458.0pt 503.8pt 549.6pt 595.4pt 641.2pt 687.0pt 732.8pt'><![if !supportLists]><span
style='font-family:Symbol;mso-fareast-font-family:Symbol;mso-bidi-font-family:
Symbol'><span style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><span class=GramE>Use DT analyze</span> to find
the maximum delay between registers and the critical path &#8211; Not Spectrum.<span
style='mso-spacerun:yes'>  </span>To get to <span class=SpellE>dtanalyze</span>,
type designer at the <span class=SpellE>unix</span> prompt, load your design as
in lab 1, compile it, lay it out (hit the Layout button), then hit DT Analyze.<span
style='mso-spacerun:yes'>  </span>Choose your desired parameters and hit OK (be
sure to specify a source and sink &#8211; start and finish point).<span
style='mso-spacerun:yes'>  </span>The table shows you the delays in descending
order.<span style='mso-spacerun:yes'>  </span>If you select one and hit &#8220;Expand&#8221;,
it will give you details about the delay path.</p>

<p class=MsoNormal style='margin-left:31.5pt;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 31.5pt left 45.8pt 91.6pt 137.4pt 183.2pt 229.0pt 274.8pt 320.6pt 366.4pt 412.2pt 458.0pt 503.8pt 549.6pt 595.4pt 641.2pt 687.0pt 732.8pt'><![if !supportLists]><span
style='font-family:Symbol;mso-fareast-font-family:Symbol;mso-bidi-font-family:
Symbol'><span style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>If you&#8217;d like to &#8220;see&#8221; what
your analyzed circuit looks like, you may use Leonardo to do so.<span
style='mso-spacerun:yes'>  </span>As presented in the slides given in class,
type &#8220;<span class=SpellE>leonardo</span>&#8221; at the command prompt,
select the appropriate technology and your .<span class=SpellE>vhd</span> file
and then press &#8220;run flow&#8221; (this may take a minute or two).<span
style='mso-spacerun:yes'>  </span>Under the &#8220;Tools&#8221; menu item, you
may view the RTL or gate-level synthesized version of your VHDL code.</p>

<p class=MsoNormal style='margin-left:31.5pt;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 31.5pt left 45.8pt 91.6pt 137.4pt 183.2pt 229.0pt 274.8pt 320.6pt 366.4pt 412.2pt 458.0pt 503.8pt 549.6pt 595.4pt 641.2pt 687.0pt 732.8pt'><![if !supportLists]><span
style='font-family:Symbol;mso-fareast-font-family:Symbol;mso-bidi-font-family:
Symbol'><span style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>To run the <span class=SpellE>testbench</span>
while using your timing parameters, use the command:</p>

<p class=MsoNormal style='margin-left:.75in;tab-stops:45.8pt 91.6pt 137.4pt 183.2pt 229.0pt 274.8pt 320.6pt 366.4pt 412.2pt 458.0pt 503.8pt 549.6pt 595.4pt 641.2pt 687.0pt 732.8pt'><span
class=SpellE><span class=GramE><i style='mso-bidi-font-style:normal'>vsim</i></span></span><i
style='mso-bidi-font-style:normal'> &#8211;<span class=SpellE>sdfmax</span> /<span
class=SpellE>dut</span>=<span class=SpellE>hdl/alu.sdf</span> <span
class=SpellE>ralu_tb</span> a1<o:p></o:p></i></p>

<p class=MsoNormal style='margin-left:31.5pt;tab-stops:45.8pt 91.6pt 137.4pt 183.2pt 229.0pt 274.8pt 320.6pt 366.4pt 412.2pt 458.0pt 503.8pt 549.6pt 595.4pt 641.2pt 687.0pt 732.8pt'><span
class=GramE>where</span> <span class=SpellE>alu.syn</span> should be replaced by
the name of the <span class=SpellE>sdf</span> file created for your design. This
command will specify that the <span class=SpellE>sdf</span> timing parameters
are applied only to the entity instance named &#8220;<span class=SpellE>dut</span>&#8221;
(which is your <span class=SpellE>alu</span> in this case) within the <span
class=SpellE>testbench</span> entity.</p>

<p class=MsoNormal style='tab-stops:45.8pt 91.6pt 137.4pt 183.2pt 229.0pt 274.8pt 320.6pt 366.4pt 412.2pt 458.0pt 503.8pt 549.6pt 595.4pt 641.2pt 687.0pt 732.8pt'><span
style='mso-spacerun:yes'> </span></p>

</div>

</body>

</html>
