# DAY-1
## Inception of open-source EDA, OpenLANE and Sky130 PDK:  

**1. Arduino Board:**

An Arduino microcontroller board is this. The chip, or microprocessor, that interfaces with other board components is visible in the enclosed region. This chip is designed using an RTL to GDSll flow from the abstract level all the way down to manufacture.
![Screenshot 2024-03-29 215059](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/4ef12d8a-0d80-4c38-8221-b34fd9d9d3f4)
![Screenshot 2024-03-29 215155](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/1c079d6e-814a-461a-832f-f427d2068f38)

**2. An example of a SoC's block diagram:**

This is the processor's or SoC's basic block diagram. It provides us with a general understanding of the various parts that make up a chip. The primary CPU, memory, ADCs (analog to digital converters), GPIOs (general purpose input/output registers), communication protocols (such as UART and I2C), and other components make up this system.

![Screenshot 2024-03-29 215138](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/ae8f2335-2cf2-439a-a396-ba1361a0709a)





**3. Bond wires are used to link the chip to the package:** 
![Screenshot 2024-03-29 215611](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/ea76ec1c-a3cb-4be9-80a9-a5f735225ece)


![Screenshot 2024-03-29 215214](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/284c9675-abae-4ac2-99a8-16546695810b)



![Screenshot 2024-03-29 215306](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/fbd31b9c-5114-4048-b232-6df894c1d856)



![Screenshot 2024-03-29 215832](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/b1de83ab-1d8f-4a6b-897b-93ffc3600124)
**4. In side the chip:**


![Screenshot 2024-03-29 215706](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/75637293-a306-44b2-9769-83309a612aeb)




## SOC Design and Openlane:

**1. Open Source for Asic Design Flow**

![Screenshot 2024-03-30 024833](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/7322c1c1-dfcc-4a21-a7b2-77fb8da97cb9)

**2. PDK**

![Screenshot 2024-03-30 024912](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/ea9a926f-ef5b-476f-b369-5bf6b036f7eb)

**3. EDA TOOLS**

![Screenshot 2024-03-30 024949](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/c3b8d29a-9d5c-4ee6-baa7-f5159d12ad8e)

**4. RTL TO GDSII flow**

![Screenshot 2024-03-30 025057](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/489b1b90-3207-4d75-9448-eb7c7f7d4f98)

**5. Synthesis**

![Screenshot 2024-03-30 025202](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/3cf28fe6-fda2-4a91-ad1d-7cd96f9f84b3)
![Screenshot 2024-03-30 025220](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/286b8ab5-40b0-4e2e-b27f-4af4873dc46b)

**6. Floor and Power Planning**

![Screenshot 2024-03-30 025331](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/dbc9a581-d233-4c82-a45c-43dc36a4fdd9)

**7. Placement**

![Screenshot 2024-03-30 025354](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/aa5c5a9d-36f5-43a3-9dac-73765bcf9e89)

**8. CTS**

 ![Screenshot 2024-03-30 025415](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/7c022c2b-e32f-47a3-b41e-138495b626b6)

**9. Routing**

![Screenshot 2024-03-30 031932](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/4763b755-4ccc-4866-a1d5-eacd81035902)
![Screenshot 2024-03-30 031946](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/ab4509aa-510d-4b66-8868-2dad9e8db356)

**10. Sign Off**

![Screenshot 2024-03-30 032235](https://github.com/Sushilbahadurpankaj/Sushil_VSD_SOC/assets/138396606/de845f77-164f-4ea6-921b-3a1b89b84d64)











