Annual IEEE/ACM International Symposium on.
IEEE,
2016, pp. 1–13.
[20] ——, “Understanding and mitigating covert channels
through branch predictors,” ACM Transactions on Archi-
tecture and Code Optimization (TACO), vol. 13, no. 1,
p. 10, 2016.
[21] D. Evtyushkin, R. Riley, N. C. Abu-Ghazaleh, D. Pono-
marev et al., “BranchScope: A New Side-Channel Attack
on Directional Branch Predictor,” in Proceedings of the
Twenty-Third International Conference on Architectural
Support
for Programming Languages and Operating
Systems. ACM, 2018, pp. 693–707.
[22] Q. Ge, Y. Yarom, D. Cock, and G. Heiser, “A survey
of microarchitectural timing attacks and countermeasures
on contemporary hardware,” Journal of Cryptographic
Engineering, vol. 8, no. 1, pp. 1–27, 2018.
[23] B. Grayson, J. Rupley, G. Z. Zuraski, E. Quinnell, D. A.
Jim´enez, T. Nakra, P. Kitchin, R. Hensley, E. Brekel-
Authorized licensed use limited to: Tsinghua University. Downloaded on August 07,2022 at 13:28:07 UTC from IEEE Xplore.  Restrictions apply. 
120
baum, V. Sinha et al., “Evolution of the samsung exynos
CPU microarchitecture,” in 2020 ACM/IEEE 47th An-
nual International Symposium on Computer Architecture
(ISCA).
IEEE, 2020, pp. 40–51.
[24] N. Hua, E. Norige, S. Kumar, and B. Lynch, “Non-crypto
Hardware Hash Functions for High Performance Net-
working ASICs,” in 2011 ACM/IEEE Seventh Symposium
on Architectures for Networking and Communications
Systems, Oct 2011, pp. 156–166.
[25] C. Hunger, M. Kazdagli, A. Rawat, A. Dimakis, S. Vish-
wanath, and M. Tiwari, “Understanding contention-based
channels and using them for defense,” in High Perfor-
mance Computer Architecture (HPCA), 2015 IEEE 21st
International Symposium on.
IEEE, 2015, pp. 639–650.
[26] T. Huo, X. Meng, W. Wang, C. Hao, P. Zhao,
J. Zhai, and M. Li, “Bluethunder: A 2-level Directional
Predictor Based Side-Channel Attack against SGX,”
IACR Transactions on Cryptographic Hardware and
Embedded Systems, vol. 2020, no. 1, pp. 321–347,
Nov. 2019.
[Online]. Available: https://tches.iacr.org/
index.php/TCHES/article/view/8401
[27] M. S. Inci, B. Gulmezoglu, G. Irazoqui, T. Eisenbarth,
and B. Sunar, “Cache attacks enable bulk key recovery on
the cloud,” in International Conference on Cryptographic
Hardware and Embedded Systems. Springer, 2016, pp.
368–388.
[28] Intel, “Intel analysis of speculative execution side chan-
nels,” January 2018.
[29] D. A. Jim´enez and C. Lin, “Dynamic Branch Prediction
with Perceptrons,” in Proceedings of the 7th International
Symposium on High-Performance Computer Architec-
ture, ser. HPCA ’01. USA: IEEE Computer Society,
2001, p. 197.
[30] T. Kim, M. Peinado, and G. Mainar-Ruiz, “STEALTH-
MEM: System-Level Protection Against Cache-Based
Side Channel Attacks in the Cloud.” in USENIX Security
symposium, 2012, pp. 189–204.
[31] V. Kiriansky and C. Waldspurger, “Speculative Buffer
Overﬂows: Attacks and Defenses,” arXiv preprint
arXiv:1807.03757, 2018.
[32] P. Kocher, D. Genkin, D. Gruss, W. Haas, M. Ham-
burg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz,
and Y. Yarom, “Spectre attacks: Exploiting speculative
execution,” arXiv preprint arXiv:1801.01203, 2018.
[33] P. Kocher, J. Jaffe, and B. Jun, “Differential power anal-
ysis,” in Annual International Cryptology Conference.
Springer, 1999, pp. 388–397.
[34] E. M. Koruyeh, K. N. Khasawneh, C. Song, and N. Abu-
Ghazaleh, “Spectre returns! speculation attacks using
the return stack buffer,” in 12th USENIX Workshop on
Offensive Technologies (WOOT 18), 2018.
[35] G. Leander and A. Poschmann, “On the Classiﬁcation of
4 Bit S-Boxes,” in Proceedings of the 1st International
Workshop on Arithmetic of Finite Fields, ser. WAIFI ’07.
Berlin, Heidelberg: Springer-Verlag, 2007, pp. 159–176.
[Online]. Available: https://doi.org/10.1007/978-3-540-
73074-3 13
[36] J. Lee, Y. Ishii, and D. Sunwoo, “Securing Branch
Predictors with Two-Level Encryption,” vol. 17, no. 3,
Aug. 2020. [Online]. Available: https://doi.org/10.1145/
3404189
[37] S. Lee, M.-W. Shih, P. Gera, T. Kim, H. Kim, and
M. Peinado, “Inferring ﬁne-grained control ﬂow inside
SGX enclaves with branch shadowing,” in 26th USENIX
Security Symposium, USENIX Security, 2017, pp. 16–18.
[38] T. S. Lehman, A. D. Hilton, and B. C. Lee, “PoisonIvy:
Safe speculation for secure memory,” in The 49th Annual
IEEE/ACM International Symposium on Microarchitec-
ture.
IEEE Press, 2016, p. 38.
[39] M. Lipp, M. Schwarz, D. Gruss, T. Prescher, W. Haas,
S. Mangard, P. Kocher, D. Genkin, Y. Yarom,
and M. Hamburg,
preprint
arXiv:1801.01207, 2018.
“Meltdown,”
arXiv
[40] F. Liu, Q. Ge, Y. Yarom, F. Mckeen, C. Rozas, G. Heiser,
and R. B. Lee, “Catalyst: Defeating last-level cache
side channel attacks in cloud computing,” in High Per-
formance Computer Architecture (HPCA), 2016 IEEE
International Symposium on.
IEEE, 2016, pp. 406–418.
[41] F. Liu, Y. Yarom, Q. Ge, G. Heiser, and R. B. Lee, “Last-
level cache side-channel attacks are practical,” in Security
and Privacy (SP), 2015 IEEE Symposium on.
IEEE,
2015, pp. 605–622.
“Intel® digital
random number generator
[42] J. M,
software implementation guide,” Oct 2019.
(drng)
[Online].
https://software.intel.com/en-
us/articles/intel-digital-random-number-generator-drng-
software-implementation-guide
Available:
[43] G. Maisuradze and C. Rossow, “ret2spec: Speculative
Execution Using Return Stack Buffers,” CoRR, vol.
abs/1807.10364, 2018. [Online]. Available: http://arxiv.
org/abs/1807.10364
[44] ——, “Speculose: Analyzing the Security Implications
of Speculative Execution in CPUs,” arXiv preprint
arXiv:1801.04084, 2018.
[45] S. Mangard, “A simple power-analysis (SPA) attack
on implementations of the AES key expansion,” in
International Conference on Information Security and
Cryptology. Springer, 2002, pp. 343–358.
[46] C. Maurice, C. Neumann, O. Heen, and A. Francillon,
“C5: cross-cores cache covert channel,” in International
Conference on Detection of Intrusions and Malware, and
Vulnerability Assessment. Springer, 2015, pp. 46–64.
[47] A. J. Menezes, P. C. Van Oorschot, and S. A. Vanstone,
Handbook of applied cryptography. CRC press, 2018.
[48] T. S. Messerges, E. A. Dabbish, and R. H. Sloan, “Exam-
ining smart-card security under the threat of power anal-
ysis attacks,” IEEE transactions on computers, vol. 51,
no. 5, pp. 541–552, 2002.
[49] P. Michaud, “Demystifying multicore throughput met-
rics,” IEEE Computer Architecture Letters, vol. 12, no. 2,
pp. 63–66, 2012.
[50] P. Michaud, A. Seznec, and R. Uhlig, “Trading conﬂict
Authorized licensed use limited to: Tsinghua University. Downloaded on August 07,2022 at 13:28:07 UTC from IEEE Xplore.  Restrictions apply. 
121
and capacity aliasing in conditional branch predictors,”
in ACM SIGARCH Computer Architecture News, vol. 25,
no. 2. ACM, 1997, pp. 292–303.
[51] A. Milburn, K. Sun, and H. Kawakami, “You Cannot
Always Win the Race: Analyzing the LFENCE/JMP
Mitigation for Branch Target Injection,” arXiv preprint
arXiv:2203.04277, 2022.
[52] H. Naghibijouybari and N. Abu-Ghazaleh, “Covert Chan-
nels on GPGPUs,” Computer Architecture Letters, 2016.
[53] S. B. Ors, F. Gurkaynak, E. Oswald, and B. Preneel,
“Power-Analysis Attack on an ASIC AES implemen-
tation,” in Information Technology: Coding and Com-
puting, 2004. Proceedings. ITCC 2004. International
Conference on, vol. 2.
IEEE, 2004, pp. 546–552.
[54] D. A. Osvik, A. Shamir, and E. Tromer, “Cache attacks
and countermeasures: the case of AES,” in Cryptogra-
phers’ Track at the RSA Conference.
Springer, 2006,
pp. 1–20.
[55] C. Percival, “Cache missing for fun and proﬁt,” 2005.
[56] A. Prout, W. Arcand, D. Bestor, B. Bergeron, C. Byun,
V. Gadepally, M. Houle, M. Hubbell, M. Jones, A. Klein
et al., “Measuring the Impact of Spectre and Meltdown,”
arXiv preprint arXiv:1807.08703, 2018.
[57] A. Purnal, L. Giner, D. Gruss, and I. Verbauwhede,
“Systematic Analysis of Randomization-based Protected
Cache Architectures,” in 42th IEEE Symposium on Se-
curity and Privacy.
[58] M. K. Qureshi, “CEASER: Mitigating Conﬂict-Based
Cache Attacks via Encrypted-Address and Remapping,”
in 2018 51st Annual IEEE/ACM International Sympo-
sium on Microarchitecture (MICRO), Oct 2018, pp. 775–
787.
[59] M. K. Qureshi, “New attacks and defense for encrypted-
address cache,” in 2019 ACM/IEEE 46th Annual Inter-
national Symposium on Computer Architecture (ISCA).
IEEE, 2019, pp. 360–371.
[60] M. Raab and A. Steger,
“”Balls
into Bins”
-
A Simple and Tight Analysis,” in Proceedings of
the Second International Workshop on Randomization
and Approximation Techniques in Computer Science,
ser. RANDOM ’98.
Berlin, Heidelberg: Springer-
Verlag, 1998, pp. 159–170. [Online]. Available: http:
//dl.acm.org/citation.cfm?id=646975.711521
[61] H. Raj, R. Nathuji, A. Singh, and P. England, “Resource
management for isolation enhanced cloud services,” in
Proceedings of the 2009 ACM workshop on Cloud com-
puting security. ACM, 2009, pp. 77–84.
[62] M. Ramsay, C. Feucht, and M. H. Lipasti, “Exploring
efﬁcient SMT branch predictor design,” in Workshop on
Complexity-Effective Design, in conjunction with ISCA,
vol. 26, 2003.
[63] X. Ren, L. Moody, M. Taram, M. Jordan, D. M. Tullsen,
and A. Venkat, “I See Dead μops: Leaking Secrets via
Intel/AMD Micro-Op Caches.”
[64] C. Sakalis, S. Kaxiras, A. Ros, A. Jimborean, and
M. Sj¨alander, “Efﬁcient invisible speculative execution
through selective delay and value prediction,” in 2019
ACM/IEEE 46th Annual International Symposium on
Computer Architecture (ISCA).
IEEE, 2019, pp. 723–
735.
[65] B. Saltaformaggio, D. Xu, and X. Zhang, “Busmonitor:
A hypervisor-based solution for memory bus covert chan-
nels,” Proceedings of EuroSec, 2013.
[66] M. Schwarz, M. Schwarzl, M. Lipp, J. Masters, and
D. Gruss, “Netspectre: Read arbitrary memory over net-
work,” pp. 279–299, 2019.
[67] A. Seznec, “TAGE-SC-L Branch Predictors Again,”
2016.
[68] N. A. Simakov, M. D. Innus, M. D. Jones, J. P. White,
S. M. Gallo, R. L. DeLeon, and T. R. Furlani, “Effect
of Meltdown and Spectre Patches on the Performance
of HPC Applications,” arXiv preprint arXiv:1801.04329,
2018.
[69] W. Song, B. Li, Z. Xue, Z. Li, W. Wang, and P. Liu,
“Randomized last-level caches are still vulnerable to
cache side-channel attacks! But we can ﬁx it,” in 2021
IEEE Symposium on Security and Privacy (SP).
IEEE,
2021, pp. 955–969.
[70] C. Trippel, D. Lustig, and M. Martonosi, “Meltdown-
Prime and SpectrePrime: Automatically-Synthesized At-
tacks Exploiting Invalidation-Based Coherence Proto-
cols,” arXiv preprint arXiv:1802.03802, 2018.
[71] V. Varadarajan, T. Ristenpart, and M. M. Swift,
“Scheduler-based Defenses against Cross-VM Side-
channels.” in USENIX Security Symposium, 2014, pp.
687–702.
[72] I. Vougioukas, N. Nikoleris, A. Sandberg, S. Diestelhorst,
B. M. Al-Hashimi, and G. V. Merrett, “BRB: Mitigating
Branch Predictor Side-Channels.” in 2019 IEEE Inter-
national Symposium on High Performance Computer
Architecture (HPCA).
IEEE, 2019, pp. 466–477.
[73] Z. Wang and R. B. Lee, “New Cache Designs for
Thwarting Software Cache-based Side Channel Attacks,”
in Proceedings of
International
Symposium on Computer Architecture, ser. ISCA ’07.
New York, NY, USA: ACM, 2007, pp. 494–505.
[Online]. Available: http://doi.acm.org/10.1145/1250662.
1250723
the 34th Annual
[74] ——, “A novel cache architecture with enhanced perfor-
mance and security,” in Proceedings of the 41st annual
IEEE/ACM International Symposium on Microarchitec-
ture.
IEEE Computer Society, 2008, pp. 83–93.
[75] W. Xiong and J. Szefer, “Survey of transient execution
attacks and their mitigations,” ACM Computing Surveys
(CSUR), vol. 54, no. 3, pp. 1–36, 2021.
[76] T.-Y. Yeh and Y. N. Patt, “Two-level adaptive training
branch prediction,” in Proceedings of the 24th annual
international symposium on Microarchitecture. ACM,
1991, pp. 51–61.
[77] J. Yu, M. Yan, A. Khyzha, A. Morrison, J. Torrellas,
and C. W. Fletcher, “Speculative Taint Tracking (STT):
A Comprehensive Protection for Speculatively Accessed
Authorized licensed use limited to: Tsinghua University. Downloaded on August 07,2022 at 13:28:07 UTC from IEEE Xplore.  Restrictions apply. 
122
[78] T. Zhang, K. Koltermann,
Data,” in Proceedings of the 52nd Annual IEEE/ACM
International Symposium on Microarchitecture,
ser.
MICRO ’52. New York, NY, USA: Association for
Computing Machinery, 2019, p. 954–968.
[Online].
Available: https://doi.org/10.1145/3352460.3358274
and D. Evtyushkin,
“Exploring Branch Predictors for Constructing Transient
Execution Trojans,” in Proceedings of the Twenty-Fifth
International Conference on Architectural Support for
Programming Languages and Operating Systems, ser.
ASPLOS ’20. New York, NY, USA: Association for
Computing Machinery, 2020, p. 667–682.
[Online].
Available: https://doi.org/10.1145/3373376.3378526
[79] W. Zhang, Z. Bao, D. Lin, V. Rijmen, B. Yang, and
I. Verbauwhede, “RECTANGLE: a bit-slice lightweight
block cipher suitable for multiple platforms,” Science
China Information Sciences, vol. 58, no. 12, pp. 1–15,
Dec 2015. [Online]. Available: https://doi.org/10.1007/
s11432-015-5459-7
[80] W. Zhang, Z. Bao, V. Rijmen, and M. Liu, “A New
Classiﬁcation of 4-bit Optimal S-boxes and Its Appli-
cation to PRESENT, RECTANGLE and SPONGENT,”
in Fast Software Encryption, G. Leander, Ed. Berlin,
Heidelberg: Springer Berlin Heidelberg, 2015, pp. 494–
515.
[81] L. Zhao, P. Li, R. Hou, M. C. Huang,
J. Li,
L. Zhang, X. Qian, and D. Meng, “A lightweight iso-
lation mechanism for secure branch predictors,” in 2021
58th ACM/IEEE Design Automation Conference (DAC).
IEEE, 2021, pp. 1267–1272.
Authorized licensed use limited to: Tsinghua University. Downloaded on August 07,2022 at 13:28:07 UTC from IEEE Xplore.  Restrictions apply. 
123