// Seed: 593767215
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output uwire id_2,
    output wand id_3,
    output tri0 id_4
    , id_7,
    output tri0 id_5
);
  assign id_1 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wire  id_0
    , id_9,
    input  wor   id_1,
    input  wor   id_2,
    output tri1  id_3,
    input  wand  id_4,
    output uwire id_5,
    input  tri0  id_6,
    input  wor   id_7
    , id_10, id_11, id_12
);
  logic id_13;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_5,
      id_3,
      id_0,
      id_3
  );
endmodule
