{
    "arch_sweep/both_ram/k6_frac_N10_4add_2chains_depop50_mem20K_22nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_4add_2chains_depop50_mem20K_22nm",
        "architecture": "k6_frac_N10_4add_2chains_depop50_mem20K_22nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 102.4,
        "exec_time(ms)": 471.9,
        "techmap_time(ms)": 54.5,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 3,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 105
    },
    "arch_sweep/both_ram/k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm",
        "architecture": "k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 102.8,
        "exec_time(ms)": 475.8,
        "techmap_time(ms)": 55.8,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 3,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 105
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_depop50_mem32K_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_depop50_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_depop50_mem32K_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 106.2,
        "exec_time(ms)": 506.9,
        "techmap_time(ms)": 56.1,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 105
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 105.6,
        "exec_time(ms)": 473.8,
        "techmap_time(ms)": 55.3,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 105
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 105.6,
        "exec_time(ms)": 452.5,
        "techmap_time(ms)": 54.9,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 105
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 105.6,
        "exec_time(ms)": 483.7,
        "techmap_time(ms)": 55.8,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 105
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0short_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0short_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 105.7,
        "exec_time(ms)": 485.1,
        "techmap_time(ms)": 55.6,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 105
    },
    "arch_sweep/both_ram/k6_frac_N10_mem32K_40nm_custom_pins": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_mem32K_40nm_custom_pins",
        "architecture": "k6_frac_N10_mem32K_40nm_custom_pins.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 105.3,
        "exec_time(ms)": 539.9,
        "techmap_time(ms)": 60.6,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 105
    },
    "arch_sweep/both_ram/k6_frac_N10_mem32K_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 105.2,
        "exec_time(ms)": 519.7,
        "techmap_time(ms)": 57.4,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 105
    },
    "arch_sweep/both_ram/k6_N10_40nm": {
        "test_name": "arch_sweep/both_ram/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 3671.5,
        "exec_time(ms)": 217635.4,
        "techmap_time(ms)": 14207.6,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 155983,
        "latch": 49192,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 209343,
        "Total Node": 205176
    },
    "arch_sweep/both_ram/k6_N10_mem32K_40nm_fc_abs": {
        "test_name": "arch_sweep/both_ram/k6_N10_mem32K_40nm_fc_abs",
        "architecture": "k6_N10_mem32K_40nm_fc_abs.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 104.7,
        "exec_time(ms)": 450.5,
        "techmap_time(ms)": 54,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 105
    },
    "arch_sweep/both_ram/k6_N10_mem32K_40nm_nonuniform": {
        "test_name": "arch_sweep/both_ram/k6_N10_mem32K_40nm_nonuniform",
        "architecture": "k6_N10_mem32K_40nm_nonuniform.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 104.5,
        "exec_time(ms)": 494.1,
        "techmap_time(ms)": 55.9,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 105
    },
    "arch_sweep/both_ram/k6_N10_mem32K_40nm_pulse": {
        "test_name": "arch_sweep/both_ram/k6_N10_mem32K_40nm_pulse",
        "architecture": "k6_N10_mem32K_40nm_pulse.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 104.8,
        "exec_time(ms)": 319.9,
        "techmap_time(ms)": 35.2,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 105
    },
    "arch_sweep/both_ram/k6_N10_mem32K_40nm": {
        "test_name": "arch_sweep/both_ram/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 104.9,
        "exec_time(ms)": 308.6,
        "techmap_time(ms)": 35.1,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 105
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
