vendor_name = ModelSim
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/mux2.v
source_file = 1, generate_jic_programming_file.tcl
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_internals1.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM_INTERNALS.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/PLL.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_24dec.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/Quartus/atpll.qip
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/Quartus/atpll.v
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/Quartus/db/RESDMAC.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/mbtay/SDMAC-Replacement/Quartus/db/altsyncram_4ig1.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc
design_name = RESDMAC
instance = comp, \u_PLL|APLL_inst|altpll_component|pll , u_PLL|APLL_inst|altpll_component|pll, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0 , int_fifo|BUFFER[0][31]__1|auto_generated|ram_block1a0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|Equal2~0 , u_CPU_SM|u_CPU_SM_outputs|Equal2~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~2 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|Equal2~3 , u_CPU_SM|u_CPU_SM_outputs|Equal2~3, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|TERM_COUNTER[1] , u_registers|u_registers_term|TERM_COUNTER[1], RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|p4b~0 , u_CPU_SM|u_cpudff4|p4b~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|p1c~0 , u_CPU_SM|u_cpudff1|p1c~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|p1c~1 , u_CPU_SM|u_cpudff1|p1c~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~3 , u_CPU_SM|u_cpudff1|cpudff1_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|p1c~2 , u_CPU_SM|u_cpudff1|p1c~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~1 , u_CPU_SM|u_cpudff2|cpudff2_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~5 , u_CPU_SM|u_cpudff2|cpudff2_d~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~6 , u_CPU_SM|u_cpudff2|cpudff2_d~6, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~0 , u_CPU_SM|u_cpudff4|cpudff4_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~1 , u_CPU_SM|u_cpudff4|cpudff4_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[8]~24 , u_CPU_SM|u_CPU_SM_inputs|E[8]~24, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~6 , u_CPU_SM|u_cpudff4|cpudff4_d~6, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|cpudff3_d~1 , u_CPU_SM|u_cpudff3|cpudff3_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|cpudff3_d~2 , u_CPU_SM|u_cpudff3|cpudff3_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|cpudff3_d~3 , u_CPU_SM|u_cpudff3|cpudff3_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|p3a~0 , u_CPU_SM|u_cpudff3|p3a~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~0 , u_CPU_SM|u_CPU_SM_outputs|PAS_Y~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|cpudff3_d~4 , u_CPU_SM|u_cpudff3|cpudff3_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0 , u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|cpudff3_d~5 , u_CPU_SM|u_cpudff3|cpudff3_d~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|cpudff3_d~6 , u_CPU_SM|u_cpudff3|cpudff3_d~6, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~2 , u_CPU_SM|u_cpudff5|cpudff5_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~3 , u_CPU_SM|u_cpudff5|cpudff5_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~1 , u_CPU_SM|u_CPU_SM_outputs|PAS_Y~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~6 , u_CPU_SM|u_cpudff5|cpudff5_d~6, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|ACR_WR , u_registers|u_addr_decoder|ACR_WR, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|FLUSH_~1 , u_registers|u_addr_decoder|FLUSH_~1, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP[6] , int_fifo|u_full_empty_ctr|UP[6], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[4] , int_fifo|u_full_empty_ctr|DOWN[4], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~3 , int_fifo|u_full_empty_ctr|FIFOEMPTY~3, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|Add0~0 , u_registers|u_registers_term|Add0~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|TERM_COUNTER~2 , u_registers|u_registers_term|TERM_COUNTER~2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s14 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s14, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~1 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~2 , u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~2 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~3 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~3, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~9 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~9, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~13 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~13, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~21 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~21, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[0]~25 , u_CPU_SM|u_CPU_SM_inputs|E[0]~25, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~2 , int_fifo|u_full_empty_ctr|UP~2, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[4]~2 , int_fifo|u_full_empty_ctr|DOWN[4]~2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s22 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s22, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0 , u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0 , u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~1 , u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~1 , u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~0 , u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~0, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|LLWS , int_fifo|u_write_strobes|LLWS, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|LLWS~0 , int_fifo|u_write_strobes|LLWS~0, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|UMWS , int_fifo|u_write_strobes|UMWS, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|LMWS , int_fifo|u_write_strobes|LMWS, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|UUWS , int_fifo|u_write_strobes|UUWS, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[11]~17 , u_datapath|FIFO_ID[11]~17, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[12]~22 , u_datapath|FIFO_ID[12]~22, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[15]~37 , u_datapath|FIFO_ID[15]~37, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~2 , u_CPU_SM|u_CPU_SM_outputs|PAS_Y~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PAS_Y~3 , u_CPU_SM|u_CPU_SM_outputs|PAS_Y~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|Equal2~10 , u_CPU_SM|u_CPU_SM_outputs|Equal2~10, RESDMAC, 1
instance = comp, \u_CPU_SM|PLLW , u_CPU_SM|PLLW, RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[2]~2 , int_fifo|u_next_in_cntr|COUNT[2]~2, RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[2]~2 , int_fifo|u_next_out_cntr|COUNT[2]~2, RESDMAC, 1
instance = comp, \u_CPU_SM|PLHW , u_CPU_SM|PLHW, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2 , u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3 , u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4 , u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~1 , u_CPU_SM|u_CPU_SM_outputs|PLHW_d~1, RESDMAC, 1
instance = comp, \u_PLL|APLL_inst|altpll_component|_clk2~clkctrl , u_PLL|APLL_inst|altpll_component|_clk2~clkctrl, RESDMAC, 1
instance = comp, \R_W_IO~I , R_W_IO, RESDMAC, 1
instance = comp, \_AS_IO~I , _AS_IO, RESDMAC, 1
instance = comp, \_DS_IO~I , _DS_IO, RESDMAC, 1
instance = comp, \DATA_IO[0]~I , DATA_IO[0], RESDMAC, 1
instance = comp, \DATA_IO[1]~I , DATA_IO[1], RESDMAC, 1
instance = comp, \DATA_IO[2]~I , DATA_IO[2], RESDMAC, 1
instance = comp, \DATA_IO[3]~I , DATA_IO[3], RESDMAC, 1
instance = comp, \DATA_IO[4]~I , DATA_IO[4], RESDMAC, 1
instance = comp, \DATA_IO[5]~I , DATA_IO[5], RESDMAC, 1
instance = comp, \DATA_IO[6]~I , DATA_IO[6], RESDMAC, 1
instance = comp, \DATA_IO[7]~I , DATA_IO[7], RESDMAC, 1
instance = comp, \DATA_IO[8]~I , DATA_IO[8], RESDMAC, 1
instance = comp, \DATA_IO[9]~I , DATA_IO[9], RESDMAC, 1
instance = comp, \DATA_IO[10]~I , DATA_IO[10], RESDMAC, 1
instance = comp, \DATA_IO[11]~I , DATA_IO[11], RESDMAC, 1
instance = comp, \DATA_IO[12]~I , DATA_IO[12], RESDMAC, 1
instance = comp, \DATA_IO[13]~I , DATA_IO[13], RESDMAC, 1
instance = comp, \DATA_IO[14]~I , DATA_IO[14], RESDMAC, 1
instance = comp, \DATA_IO[15]~I , DATA_IO[15], RESDMAC, 1
instance = comp, \DATA_IO[16]~I , DATA_IO[16], RESDMAC, 1
instance = comp, \DATA_IO[17]~I , DATA_IO[17], RESDMAC, 1
instance = comp, \DATA_IO[18]~I , DATA_IO[18], RESDMAC, 1
instance = comp, \DATA_IO[19]~I , DATA_IO[19], RESDMAC, 1
instance = comp, \DATA_IO[20]~I , DATA_IO[20], RESDMAC, 1
instance = comp, \DATA_IO[21]~I , DATA_IO[21], RESDMAC, 1
instance = comp, \DATA_IO[22]~I , DATA_IO[22], RESDMAC, 1
instance = comp, \DATA_IO[23]~I , DATA_IO[23], RESDMAC, 1
instance = comp, \DATA_IO[24]~I , DATA_IO[24], RESDMAC, 1
instance = comp, \DATA_IO[25]~I , DATA_IO[25], RESDMAC, 1
instance = comp, \DATA_IO[26]~I , DATA_IO[26], RESDMAC, 1
instance = comp, \DATA_IO[27]~I , DATA_IO[27], RESDMAC, 1
instance = comp, \DATA_IO[28]~I , DATA_IO[28], RESDMAC, 1
instance = comp, \DATA_IO[29]~I , DATA_IO[29], RESDMAC, 1
instance = comp, \DATA_IO[30]~I , DATA_IO[30], RESDMAC, 1
instance = comp, \DATA_IO[31]~I , DATA_IO[31], RESDMAC, 1
instance = comp, \_BGACK_IO~I , _BGACK_IO, RESDMAC, 1
instance = comp, \PD_PORT[0]~I , PD_PORT[0], RESDMAC, 1
instance = comp, \PD_PORT[1]~I , PD_PORT[1], RESDMAC, 1
instance = comp, \PD_PORT[2]~I , PD_PORT[2], RESDMAC, 1
instance = comp, \PD_PORT[3]~I , PD_PORT[3], RESDMAC, 1
instance = comp, \PD_PORT[4]~I , PD_PORT[4], RESDMAC, 1
instance = comp, \PD_PORT[5]~I , PD_PORT[5], RESDMAC, 1
instance = comp, \PD_PORT[6]~I , PD_PORT[6], RESDMAC, 1
instance = comp, \PD_PORT[7]~I , PD_PORT[7], RESDMAC, 1
instance = comp, \_RST~I , _RST, RESDMAC, 1
instance = comp, \SCLK~I , SCLK, RESDMAC, 1
instance = comp, \u_PLL|APLL_inst|altpll_component|_clk0~clkctrl , u_PLL|APLL_inst|altpll_component|_clk0~clkctrl, RESDMAC, 1
instance = comp, \ADDR[2]~I , ADDR[2], RESDMAC, 1
instance = comp, \ADDR[6]~I , ADDR[6], RESDMAC, 1
instance = comp, \_CS~I , _CS, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[8]~0 , u_registers|u_registers_cntr|CNTR_O[8]~0, RESDMAC, 1
instance = comp, \ADDR[3]~I , ADDR[3], RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|h_0C~0 , u_registers|u_addr_decoder|h_0C~0, RESDMAC, 1
instance = comp, \ADDR[4]~I , ADDR[4], RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|CONTR_WR~0 , u_registers|u_addr_decoder|CONTR_WR~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[1]~3 , u_registers|u_registers_cntr|CNTR_O[1]~3, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[1] , u_registers|u_registers_cntr|CNTR_O[1], RESDMAC, 1
instance = comp, \u_PLL|APLL_inst|altpll_component|_clk1~clkctrl , u_PLL|APLL_inst|altpll_component|_clk1~clkctrl, RESDMAC, 1
instance = comp, \_STERM~I , _STERM, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[46]~6 , u_CPU_SM|u_CPU_SM_inputs|E[46]~6, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[43]~17 , u_CPU_SM|u_CPU_SM_inputs|E[43]~17, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|p2b~0 , u_CPU_SM|u_cpudff2|p2b~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~0 , u_CPU_SM|u_cpudff1|cpudff1_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|Equal2~7 , u_CPU_SM|u_CPU_SM_outputs|Equal2~7, RESDMAC, 1
instance = comp, \_BG~I , _BG, RESDMAC, 1
instance = comp, \u_CPU_SM|BGRANT_~0 , u_CPU_SM|BGRANT_~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|CRESET_~feeder , u_SCSI_SM|CRESET_~feeder, RESDMAC, 1
instance = comp, \u_SCSI_SM|CRESET_ , u_SCSI_SM|CRESET_, RESDMAC, 1
instance = comp, \u_CPU_SM|BGRANT_ , u_CPU_SM|BGRANT_, RESDMAC, 1
instance = comp, \DSACK_I_[0]~I , DSACK_I_[0], RESDMAC, 1
instance = comp, \_BERR~I , _BERR, RESDMAC, 1
instance = comp, \u_CPU_SM|aCYCLEDONE_~0 , u_CPU_SM|aCYCLEDONE_~0, RESDMAC, 1
instance = comp, \u_CPU_SM|aCYCLEDONE_~1 , u_CPU_SM|aCYCLEDONE_~1, RESDMAC, 1
instance = comp, \u_CPU_SM|nCYCLEDONE , u_CPU_SM|nCYCLEDONE, RESDMAC, 1
instance = comp, \u_registers|A1~0 , u_registers|A1~0, RESDMAC, 1
instance = comp, \u_registers|A1 , u_registers|A1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|nE~1 , u_CPU_SM|u_CPU_SM_inputs|nE~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[61]~8 , u_CPU_SM|u_CPU_SM_inputs|E[61]~8, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~4 , u_CPU_SM|u_cpudff5|cpudff5_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[57]~19 , u_CPU_SM|u_CPU_SM_inputs|E[57]~19, RESDMAC, 1
instance = comp, \DSK0_IN_~0 , DSK0_IN_~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|p2c~0 , u_CPU_SM|u_cpudff2|p2c~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~5 , u_CPU_SM|u_cpudff5|cpudff5_d~5, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[8]~4 , u_registers|u_registers_cntr|CNTR_O[8]~4, RESDMAC, 1
instance = comp, \ADDR[5]~I , ADDR[5], RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[8]~5 , u_registers|u_registers_cntr|CNTR_O[8]~5, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|FLUSH_~0 , u_registers|u_addr_decoder|FLUSH_~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[8]~6 , u_registers|u_registers_cntr|CNTR_O[8]~6, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[8] , u_registers|u_registers_cntr|CNTR_O[8], RESDMAC, 1
instance = comp, \u_CPU_SM|DMAENA , u_CPU_SM|DMAENA, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~7 , u_CPU_SM|u_cpudff5|cpudff5_d~7, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~8 , u_CPU_SM|u_cpudff5|cpudff5_d~8, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|Equal2~4 , u_CPU_SM|u_CPU_SM_outputs|Equal2~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|Equal2~5 , u_CPU_SM|u_CPU_SM_outputs|Equal2~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[37]~18 , u_CPU_SM|u_CPU_SM_inputs|E[37]~18, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|p5b~0 , u_CPU_SM|u_cpudff5|p5b~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|Equal2~1 , u_CPU_SM|u_CPU_SM_outputs|Equal2~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|p5b~1 , u_CPU_SM|u_cpudff5|p5b~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[55]~26 , u_CPU_SM|u_CPU_SM_inputs|E[55]~26, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1 , u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|Equal2~2 , u_CPU_SM|u_CPU_SM_outputs|Equal2~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|FF~0 , u_CPU_SM|u_CPU_SM_outputs|FF~0, RESDMAC, 1
instance = comp, \DSACK_I_[1]~I , DSACK_I_[1], RESDMAC, 1
instance = comp, \DSK1_IN_~0 , DSK1_IN_~0, RESDMAC, 1
instance = comp, \u_CPU_SM|DSACK_LATCHED_[1] , u_CPU_SM|DSACK_LATCHED_[1], RESDMAC, 1
instance = comp, \u_CPU_SM|DSACK_LATCHED_[0] , u_CPU_SM|DSACK_LATCHED_[0], RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~0 , u_CPU_SM|u_cpudff5|cpudff5_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|FF~1 , u_CPU_SM|u_CPU_SM_outputs|FF~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|DECFIFO_d~0 , u_CPU_SM|u_CPU_SM_outputs|DECFIFO_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|DECFIFO , u_CPU_SM|DECFIFO, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~2 , u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|INCFIFO , u_CPU_SM|INCFIFO, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~5 , int_fifo|u_full_empty_ctr|UP~5, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP[3] , int_fifo|u_full_empty_ctr|UP[3], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~4 , int_fifo|u_full_empty_ctr|UP~4, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP[4] , int_fifo|u_full_empty_ctr|UP[4], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~0 , int_fifo|u_full_empty_ctr|UP~0, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP[7] , int_fifo|u_full_empty_ctr|UP[7], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[0]~6 , int_fifo|u_full_empty_ctr|DOWN[0]~6, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[0] , int_fifo|u_full_empty_ctr|DOWN[0], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[1]~5 , int_fifo|u_full_empty_ctr|DOWN[1]~5, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[1] , int_fifo|u_full_empty_ctr|DOWN[1], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[2]~4 , int_fifo|u_full_empty_ctr|DOWN[2]~4, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[2] , int_fifo|u_full_empty_ctr|DOWN[2], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~3 , int_fifo|u_full_empty_ctr|UP~3, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP[5] , int_fifo|u_full_empty_ctr|UP[5], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~0 , int_fifo|u_full_empty_ctr|FIFOEMPTY~0, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~1 , int_fifo|u_full_empty_ctr|UP~1, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP[0] , int_fifo|u_full_empty_ctr|UP[0], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~7 , int_fifo|u_full_empty_ctr|UP~7, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP[1] , int_fifo|u_full_empty_ctr|UP[1], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~6 , int_fifo|u_full_empty_ctr|UP~6, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP[2] , int_fifo|u_full_empty_ctr|UP[2], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[5]~1 , int_fifo|u_full_empty_ctr|DOWN[5]~1, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[5] , int_fifo|u_full_empty_ctr|DOWN[5], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[6]~0 , int_fifo|u_full_empty_ctr|DOWN[6]~0, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[6] , int_fifo|u_full_empty_ctr|DOWN[6], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[3]~3 , int_fifo|u_full_empty_ctr|DOWN[3]~3, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[3] , int_fifo|u_full_empty_ctr|DOWN[3], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~2 , int_fifo|u_full_empty_ctr|FIFOEMPTY~2, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~1 , int_fifo|u_full_empty_ctr|FIFOEMPTY~1, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~4 , int_fifo|u_full_empty_ctr|FIFOEMPTY~4, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY , int_fifo|u_full_empty_ctr|FIFOEMPTY, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0 , u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[50]~12 , u_CPU_SM|u_CPU_SM_inputs|E[50]~12, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|Equal2~6 , u_CPU_SM|u_CPU_SM_outputs|Equal2~6, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[62]~7 , u_CPU_SM|u_CPU_SM_inputs|E[62]~7, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|Equal2~0 , int_fifo|u_full_empty_ctr|Equal2~0, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|Equal2~1 , int_fifo|u_full_empty_ctr|Equal2~1, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|Equal2~2 , int_fifo|u_full_empty_ctr|Equal2~2, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOFULL , int_fifo|u_full_empty_ctr|FIFOFULL, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|Equal2~9 , u_CPU_SM|u_CPU_SM_outputs|Equal2~9, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[60]~14 , u_CPU_SM|u_CPU_SM_inputs|E[60]~14, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0 , u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~4 , u_CPU_SM|u_cpudff1|cpudff1_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|nE~0 , u_CPU_SM|u_CPU_SM_inputs|nE~0, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|B~0 , int_fifo|u_byte_ptr|B~0, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|B , int_fifo|u_byte_ptr|B, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|h_0C , u_registers|u_addr_decoder|h_0C, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|S , int_fifo|u_byte_ptr|S, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|PTR~1 , int_fifo|u_byte_ptr|PTR~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|RIFIFO~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|RIFIFO~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|RIFIFO_d , u_SCSI_SM|RIFIFO_d, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|WDREGREQ , u_registers|u_addr_decoder|WDREGREQ, RESDMAC, 1
instance = comp, \u_SCSI_SM|CCPUREQ , u_SCSI_SM|CCPUREQ, RESDMAC, 1
instance = comp, \u_SCSI_SM|RDFIFO_o~0 , u_SCSI_SM|RDFIFO_o~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|RDFIFO_o , u_SCSI_SM|RDFIFO_o, RESDMAC, 1
instance = comp, \_DREQ~I , _DREQ, RESDMAC, 1
instance = comp, \u_SCSI_SM|CDREQ_ , u_SCSI_SM|CDREQ_, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s16 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s16, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s28 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s28, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s2 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s18 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s18, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s1 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s1, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|RDFIFO~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|RDFIFO~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|RDFIFO_d , u_SCSI_SM|RDFIFO_d, RESDMAC, 1
instance = comp, \u_SCSI_SM|RIFIFO_o~0 , u_SCSI_SM|RIFIFO_o~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|RIFIFO_o~1 , u_SCSI_SM|RIFIFO_o~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|RIFIFO_o , u_SCSI_SM|RIFIFO_o, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~1 , u_SCSI_SM|u_SCSI_SM_INTERNALS|always1~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s24, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s4 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s4, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s20 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s20, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~feeder , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12~feeder, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s12, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO , u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO, RESDMAC, 1
instance = comp, \u_SCSI_SM|INCBO_o , u_SCSI_SM|INCBO_o, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|PTR~2 , int_fifo|u_byte_ptr|PTR~2, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|PTR[1] , int_fifo|u_byte_ptr|PTR[1], RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|PTR[0]~0 , int_fifo|u_byte_ptr|PTR[0]~0, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|PTR[0] , int_fifo|u_byte_ptr|PTR[0], RESDMAC, 1
instance = comp, \u_CPU_SM|LASTWORD , u_CPU_SM|LASTWORD, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|Equal2~8 , u_CPU_SM|u_CPU_SM_outputs|Equal2~8, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|nE~2 , u_CPU_SM|u_CPU_SM_inputs|nE~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[0]~15 , u_CPU_SM|u_CPU_SM_inputs|E[0]~15, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1 , u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|STOPFLUSH , u_CPU_SM|STOPFLUSH, RESDMAC, 1
instance = comp, \u_registers|FLUSHFIFO~0 , u_registers|FLUSHFIFO~0, RESDMAC, 1
instance = comp, \u_registers|FLUSHFIFO , u_registers|FLUSHFIFO, RESDMAC, 1
instance = comp, \u_CPU_SM|LASTWORD~0 , u_CPU_SM|LASTWORD~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[21]~13 , u_CPU_SM|u_CPU_SM_inputs|E[21]~13, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~4 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~0 , u_CPU_SM|u_cpudff2|cpudff2_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~5 , u_CPU_SM|u_cpudff1|cpudff1_d~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~9 , u_CPU_SM|u_cpudff5|cpudff5_d~9, RESDMAC, 1
instance = comp, \u_CPU_SM|STATE[4] , u_CPU_SM|STATE[4], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[51]~5 , u_CPU_SM|u_CPU_SM_inputs|E[51]~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0 , u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[12]~20 , u_CPU_SM|u_CPU_SM_inputs|E[12]~20, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~1 , u_CPU_SM|u_cpudff1|cpudff1_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~2 , u_CPU_SM|u_cpudff1|cpudff1_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~6 , u_CPU_SM|u_cpudff1|cpudff1_d~6, RESDMAC, 1
instance = comp, \u_CPU_SM|STATE[0] , u_CPU_SM|STATE[0], RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|cpudff3_d~7 , u_CPU_SM|u_cpudff3|cpudff3_d~7, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~1 , u_CPU_SM|u_cpudff5|cpudff5_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|cpudff3_d~8 , u_CPU_SM|u_cpudff3|cpudff3_d~8, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|cpudff3_d~9 , u_CPU_SM|u_cpudff3|cpudff3_d~9, RESDMAC, 1
instance = comp, \u_CPU_SM|STATE[2] , u_CPU_SM|STATE[2], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[51]~11 , u_CPU_SM|u_CPU_SM_inputs|E[51]~11, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~1 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~1, RESDMAC, 1
instance = comp, \u_CPU_SM|nDSACK , u_CPU_SM|nDSACK, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~4 , u_CPU_SM|u_cpudff2|cpudff2_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~2 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|p2c~1 , u_CPU_SM|u_cpudff2|p2c~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[27]~22 , u_CPU_SM|u_CPU_SM_inputs|E[27]~22, RESDMAC, 1
instance = comp, \u_CPU_SM|DREQ_ , u_CPU_SM|DREQ_, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~2 , u_CPU_SM|u_cpudff2|cpudff2_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~3 , u_CPU_SM|u_cpudff2|cpudff2_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~7 , u_CPU_SM|u_cpudff2|cpudff2_d~7, RESDMAC, 1
instance = comp, \u_CPU_SM|STATE[1] , u_CPU_SM|STATE[1], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[50]~9 , u_CPU_SM|u_CPU_SM_inputs|E[50]~9, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~2 , u_CPU_SM|u_cpudff4|cpudff4_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~3 , u_CPU_SM|u_cpudff4|cpudff4_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~4 , u_CPU_SM|u_cpudff4|cpudff4_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~5 , u_CPU_SM|u_cpudff4|cpudff4_d~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~7 , u_CPU_SM|u_cpudff4|cpudff4_d~7, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~9 , u_CPU_SM|u_cpudff4|cpudff4_d~9, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~10 , u_CPU_SM|u_cpudff4|cpudff4_d~10, RESDMAC, 1
instance = comp, \u_CPU_SM|STATE[3] , u_CPU_SM|STATE[3], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0 , u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1 , u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2 , u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|BGACK , u_CPU_SM|BGACK, RESDMAC, 1
instance = comp, \SCLK~clkctrl , SCLK~clkctrl, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0 , u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|cpudff3_d~0 , u_CPU_SM|u_cpudff3|cpudff3_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[46]~21 , u_CPU_SM|u_CPU_SM_inputs|E[46]~21, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~8 , u_CPU_SM|u_cpudff4|cpudff4_d~8, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1 , u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~5 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PAS_d~0 , u_CPU_SM|u_CPU_SM_outputs|PAS_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PAS_d~1 , u_CPU_SM|u_CPU_SM_outputs|PAS_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|PAS , u_CPU_SM|PAS, RESDMAC, 1
instance = comp, \AS_O_~0 , AS_O_~0, RESDMAC, 1
instance = comp, \u_CPU_SM|PDS , u_CPU_SM|PDS, RESDMAC, 1
instance = comp, \DS_O_~0 , DS_O_~0, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|ISTR_RD_~0 , u_registers|u_addr_decoder|ISTR_RD_~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FE~0 , u_registers|u_registers_istr|FE~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FE~1 , u_registers|u_registers_istr|FE~1, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FE , u_registers|u_registers_istr|FE, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector27~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector27~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|S2F_o , u_SCSI_SM|S2F_o, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[7] , u_datapath|u_datapath_input|UD_LATCH[7], RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector13~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector13~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s17~feeder , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s17~feeder, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s17 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s17, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s26 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s26, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector28~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector28~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|CPU2S_o , u_SCSI_SM|CPU2S_o, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0 , u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|DIEL , u_CPU_SM|DIEL, RESDMAC, 1
instance = comp, \u_datapath|bDIEL , u_datapath|bDIEL, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|CPU_OD[7]~8 , u_datapath|u_datapath_input|CPU_OD[7]~8, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[7]~35 , u_datapath|FIFO_ID[7]~35, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector29~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector29~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|INCNI_o , u_SCSI_SM|INCNI_o, RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[0]~0 , int_fifo|u_next_in_cntr|COUNT[0]~0, RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[0] , int_fifo|u_next_in_cntr|COUNT[0], RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[1]~1 , int_fifo|u_next_in_cntr|COUNT[1]~1, RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[1] , int_fifo|u_next_in_cntr|COUNT[1], RESDMAC, 1
instance = comp, \u_CPU_SM|INCNI , u_CPU_SM|INCNI, RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[2]~3 , int_fifo|u_next_in_cntr|COUNT[2]~3, RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[2] , int_fifo|u_next_in_cntr|COUNT[2], RESDMAC, 1
instance = comp, \u_CPU_SM|INCNO , u_CPU_SM|INCNO, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector23~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector23~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|INCNO_o , u_SCSI_SM|INCNO_o, RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[0]~0 , int_fifo|u_next_out_cntr|COUNT[0]~0, RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[0] , int_fifo|u_next_out_cntr|COUNT[0], RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[1]~1 , int_fifo|u_next_out_cntr|COUNT[1]~1, RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[1] , int_fifo|u_next_out_cntr|COUNT[1], RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[2]~3 , int_fifo|u_next_out_cntr|COUNT[2]~3, RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[2] , int_fifo|u_next_out_cntr|COUNT[2], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[6] , u_datapath|u_datapath_input|UD_LATCH[6], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|CPU_OD[6]~7 , u_datapath|u_datapath_input|CPU_OD[6]~7, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[6]~30 , u_datapath|FIFO_ID[6]~30, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[5] , u_datapath|u_datapath_input|UD_LATCH[5], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|CPU_OD[5]~6 , u_datapath|u_datapath_input|CPU_OD[5]~6, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[5]~25 , u_datapath|FIFO_ID[5]~25, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[4] , u_datapath|u_datapath_input|UD_LATCH[4], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[35]~23 , u_CPU_SM|u_CPU_SM_inputs|E[35]~23, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d , u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d, RESDMAC, 1
instance = comp, \u_CPU_SM|BRIDGEIN , u_CPU_SM|BRIDGEIN, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|CPU_OD[4]~5 , u_datapath|u_datapath_input|CPU_OD[4]~5, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[4]~20 , u_datapath|FIFO_ID[4]~20, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[3] , u_datapath|u_datapath_input|UD_LATCH[3], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|CPU_OD[3]~4 , u_datapath|u_datapath_input|CPU_OD[3]~4, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[3]~15 , u_datapath|FIFO_ID[3]~15, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[2] , u_datapath|u_datapath_input|UD_LATCH[2], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|CPU_OD[2]~3 , u_datapath|u_datapath_input|CPU_OD[2]~3, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[2]~10 , u_datapath|FIFO_ID[2]~10, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[1] , u_datapath|u_datapath_input|UD_LATCH[1], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|CPU_OD[1]~2 , u_datapath|u_datapath_input|CPU_OD[1]~2, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[1]~5 , u_datapath|FIFO_ID[1]~5, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[0] , u_datapath|u_datapath_input|UD_LATCH[0], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|CPU_OD[0]~0 , u_datapath|u_datapath_input|CPU_OD[0]~0, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[0]~0 , u_datapath|FIFO_ID[0]~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0 , int_fifo|BUFFER[0][7]__4|auto_generated|ram_block1a0, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[0] , u_datapath|u_datapath_output|LD_LATCH[0], RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s8 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s8, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~2 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s10 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s10, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s30 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s30, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s3~feeder , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s3~feeder, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s3 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s3, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s19~feeder , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s19~feeder, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s19 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s19, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s9 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s9, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6~feeder , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6~feeder, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s6, RESDMAC, 1
instance = comp, \u_SCSI_SM|nLS2CPU~0 , u_SCSI_SM|nLS2CPU~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|nLS2CPU , u_SCSI_SM|nLS2CPU, RESDMAC, 1
instance = comp, \u_SCSI_SM|CDSACK_ , u_SCSI_SM|CDSACK_, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector19~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector19~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s25 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.s25, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector26~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector26~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|S2CPU_o , u_SCSI_SM|S2CPU_o, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[3]~0 , u_datapath|u_datapath_output|DATA[3]~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~0 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1 , u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Z~0 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_Z~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2 , u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3 , u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|F2CPUL , u_CPU_SM|F2CPUL, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[0]~1 , u_datapath|u_datapath_output|DATA[0]~1, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[0]~2 , u_datapath|u_datapath_output|DATA[0]~2, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[0]~3 , u_datapath|u_datapath_output|DATA[0]~3, RESDMAC, 1
instance = comp, \u_datapath|DOEL_~0 , u_datapath|DOEL_~0, RESDMAC, 1
instance = comp, \u_datapath|DATA_OE_ , u_datapath|DATA_OE_, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FF~0 , u_registers|u_registers_istr|FF~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FF , u_registers|u_registers_istr|FF, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[1] , u_datapath|u_datapath_output|LD_LATCH[1], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[1]~5 , u_datapath|u_datapath_output|DATA[1]~5, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|CONTR_RD_~0 , u_registers|u_addr_decoder|CONTR_RD_~0, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[1]~6 , u_datapath|u_datapath_output|DATA[1]~6, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[2]~1 , u_registers|u_registers_cntr|CNTR_O[2]~1, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[2] , u_registers|u_registers_cntr|CNTR_O[2], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[1]~4 , u_datapath|u_datapath_output|DATA[1]~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[2]~7 , u_datapath|u_datapath_output|DATA[2]~7, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[2]~8 , u_datapath|u_datapath_output|DATA[2]~8, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[2] , u_datapath|u_datapath_output|LD_LATCH[2], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[2]~9 , u_datapath|u_datapath_output|DATA[2]~9, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[3] , u_datapath|u_datapath_output|LD_LATCH[3], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[3]~10 , u_datapath|u_datapath_output|DATA[3]~10, RESDMAC, 1
instance = comp, \INTA~I , INTA, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|INT , u_registers|u_registers_istr|INT, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|INT_P~0 , u_registers|u_registers_istr|INT_P~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|INT_P , u_registers|u_registers_istr|INT_P, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[4] , u_datapath|u_datapath_output|LD_LATCH[4], RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[4]~2 , u_registers|u_registers_cntr|CNTR_O[4]~2, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[4] , u_registers|u_registers_cntr|CNTR_O[4], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[4]~11 , u_datapath|u_datapath_output|DATA[4]~11, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[4]~12 , u_datapath|u_datapath_output|DATA[4]~12, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|INT_F~0 , u_registers|u_registers_istr|INT_F~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|INT_F , u_registers|u_registers_istr|INT_F, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[5] , u_datapath|u_datapath_output|LD_LATCH[5], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[5]~13 , u_datapath|u_datapath_output|DATA[5]~13, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[6] , u_datapath|u_datapath_output|LD_LATCH[6], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[6]~14 , u_datapath|u_datapath_output|DATA[6]~14, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[7] , u_datapath|u_datapath_output|LD_LATCH[7], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[7]~15 , u_datapath|u_datapath_output|DATA[7]~15, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0]~feeder , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0] , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[15] , u_datapath|u_datapath_input|UD_LATCH[15], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|CPU_OD[7]~1 , u_datapath|u_datapath_input|CPU_OD[7]~1, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[15]~38 , u_datapath|FIFO_ID[15]~38, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[14]~32 , u_datapath|FIFO_ID[14]~32, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[14] , u_datapath|u_datapath_input|UD_LATCH[14], RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[14]~33 , u_datapath|FIFO_ID[14]~33, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[13]~27 , u_datapath|FIFO_ID[13]~27, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[13] , u_datapath|u_datapath_input|UD_LATCH[13], RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[13]~28 , u_datapath|FIFO_ID[13]~28, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[12] , u_datapath|u_datapath_input|UD_LATCH[12], RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[12]~23 , u_datapath|FIFO_ID[12]~23, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[11] , u_datapath|u_datapath_input|UD_LATCH[11], RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[11]~18 , u_datapath|FIFO_ID[11]~18, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[10] , u_datapath|u_datapath_input|UD_LATCH[10], RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[10]~12 , u_datapath|FIFO_ID[10]~12, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[10]~13 , u_datapath|FIFO_ID[10]~13, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[9]~7 , u_datapath|FIFO_ID[9]~7, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[9] , u_datapath|u_datapath_input|UD_LATCH[9], RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[9]~8 , u_datapath|FIFO_ID[9]~8, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[8]~2 , u_datapath|FIFO_ID[8]~2, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[8] , u_datapath|u_datapath_input|UD_LATCH[8], RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[8]~3 , u_datapath|FIFO_ID[8]~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0 , int_fifo|BUFFER[0][15]__3|auto_generated|ram_block1a0, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[8] , u_datapath|u_datapath_output|LD_LATCH[8], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[8]~16 , u_datapath|u_datapath_output|DATA[8]~16, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[8]~17 , u_datapath|u_datapath_output|DATA[8]~17, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[9] , u_datapath|u_datapath_output|LD_LATCH[9], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[1] , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[1], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[9]~18 , u_datapath|u_datapath_output|DATA[9]~18, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[2] , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[2], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[10] , u_datapath|u_datapath_output|LD_LATCH[10], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[10]~19 , u_datapath|u_datapath_output|DATA[10]~19, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3]~feeder , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3] , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[11] , u_datapath|u_datapath_output|LD_LATCH[11], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[11]~20 , u_datapath|u_datapath_output|DATA[11]~20, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4]~feeder , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4] , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[12] , u_datapath|u_datapath_output|LD_LATCH[12], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[12]~21 , u_datapath|u_datapath_output|DATA[12]~21, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5] , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[13] , u_datapath|u_datapath_output|LD_LATCH[13], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[13]~22 , u_datapath|u_datapath_output|DATA[13]~22, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[6] , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[6], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[14] , u_datapath|u_datapath_output|LD_LATCH[14], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[14]~23 , u_datapath|u_datapath_output|DATA[14]~23, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[7] , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[7], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[15] , u_datapath|u_datapath_output|LD_LATCH[15], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[15]~24 , u_datapath|u_datapath_output|DATA[15]~24, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2 , u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~3 , u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|F2CPUH , u_CPU_SM|F2CPUH, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[61]~16 , u_CPU_SM|u_CPU_SM_inputs|E[61]~16, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~0 , u_CPU_SM|u_CPU_SM_outputs|PLLW_Y~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|DIEH_d~0 , u_CPU_SM|u_CPU_SM_outputs|DIEH_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|DIEH_d~1 , u_CPU_SM|u_CPU_SM_outputs|DIEH_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|DIEH , u_CPU_SM|DIEH, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[23]~36 , u_datapath|FIFO_ID[23]~36, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[22]~31 , u_datapath|FIFO_ID[22]~31, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[21]~26 , u_datapath|FIFO_ID[21]~26, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[20]~21 , u_datapath|FIFO_ID[20]~21, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[19]~16 , u_datapath|FIFO_ID[19]~16, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[18]~11 , u_datapath|FIFO_ID[18]~11, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[17]~6 , u_datapath|FIFO_ID[17]~6, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[16]~1 , u_datapath|FIFO_ID[16]~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0 , int_fifo|BUFFER[0][23]__2|auto_generated|ram_block1a0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Y~0 , u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Y~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0 , u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0 , u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~1 , u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|BRIDGEOUT , u_CPU_SM|BRIDGEOUT, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~0 , u_datapath|u_datapath_output|UD_LATCH~0, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[0] , u_datapath|u_datapath_output|UD_LATCH[0], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[16]~25 , u_datapath|u_datapath_output|DATA[16]~25, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~1 , u_datapath|u_datapath_output|UD_LATCH~1, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[1] , u_datapath|u_datapath_output|UD_LATCH[1], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[17]~26 , u_datapath|u_datapath_output|DATA[17]~26, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~2 , u_datapath|u_datapath_output|UD_LATCH~2, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[2] , u_datapath|u_datapath_output|UD_LATCH[2], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[18]~27 , u_datapath|u_datapath_output|DATA[18]~27, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~3 , u_datapath|u_datapath_output|UD_LATCH~3, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[3] , u_datapath|u_datapath_output|UD_LATCH[3], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[19]~28 , u_datapath|u_datapath_output|DATA[19]~28, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~4 , u_datapath|u_datapath_output|UD_LATCH~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[4] , u_datapath|u_datapath_output|UD_LATCH[4], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[20]~29 , u_datapath|u_datapath_output|DATA[20]~29, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~5 , u_datapath|u_datapath_output|UD_LATCH~5, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[5] , u_datapath|u_datapath_output|UD_LATCH[5], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[21]~30 , u_datapath|u_datapath_output|DATA[21]~30, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~6 , u_datapath|u_datapath_output|UD_LATCH~6, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[6] , u_datapath|u_datapath_output|UD_LATCH[6], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[22]~31 , u_datapath|u_datapath_output|DATA[22]~31, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~7 , u_datapath|u_datapath_output|UD_LATCH~7, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[7] , u_datapath|u_datapath_output|UD_LATCH[7], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[23]~32 , u_datapath|u_datapath_output|DATA[23]~32, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[31]~39 , u_datapath|FIFO_ID[31]~39, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[30]~34 , u_datapath|FIFO_ID[30]~34, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[29]~29 , u_datapath|FIFO_ID[29]~29, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[28]~24 , u_datapath|FIFO_ID[28]~24, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[27]~19 , u_datapath|FIFO_ID[27]~19, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[26]~14 , u_datapath|FIFO_ID[26]~14, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[25]~9 , u_datapath|FIFO_ID[25]~9, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[24]~4 , u_datapath|FIFO_ID[24]~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~8 , u_datapath|u_datapath_output|UD_LATCH~8, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[8] , u_datapath|u_datapath_output|UD_LATCH[8], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[24]~33 , u_datapath|u_datapath_output|DATA[24]~33, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~9 , u_datapath|u_datapath_output|UD_LATCH~9, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[9] , u_datapath|u_datapath_output|UD_LATCH[9], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[25]~34 , u_datapath|u_datapath_output|DATA[25]~34, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~10 , u_datapath|u_datapath_output|UD_LATCH~10, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[10] , u_datapath|u_datapath_output|UD_LATCH[10], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[26]~35 , u_datapath|u_datapath_output|DATA[26]~35, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~11 , u_datapath|u_datapath_output|UD_LATCH~11, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[11] , u_datapath|u_datapath_output|UD_LATCH[11], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[27]~36 , u_datapath|u_datapath_output|DATA[27]~36, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~12 , u_datapath|u_datapath_output|UD_LATCH~12, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[12] , u_datapath|u_datapath_output|UD_LATCH[12], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[28]~37 , u_datapath|u_datapath_output|DATA[28]~37, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~13 , u_datapath|u_datapath_output|UD_LATCH~13, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[13] , u_datapath|u_datapath_output|UD_LATCH[13], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[29]~38 , u_datapath|u_datapath_output|DATA[29]~38, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~14 , u_datapath|u_datapath_output|UD_LATCH~14, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[14] , u_datapath|u_datapath_output|UD_LATCH[14], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[30]~39 , u_datapath|u_datapath_output|DATA[30]~39, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~15 , u_datapath|u_datapath_output|UD_LATCH~15, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[15] , u_datapath|u_datapath_output|UD_LATCH[15], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[31]~40 , u_datapath|u_datapath_output|DATA[31]~40, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~0 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~0, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~2 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22 , u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22, RESDMAC, 1
instance = comp, \u_SCSI_SM|F2S_o~feeder , u_SCSI_SM|F2S_o~feeder, RESDMAC, 1
instance = comp, \u_SCSI_SM|F2S_o , u_SCSI_SM|F2S_o, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr22~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector24~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector24~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|WE_o , u_SCSI_SM|WE_o, RESDMAC, 1
instance = comp, \_IOW~0 , _IOW~0, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~4 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~6 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~6, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~8 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~8, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~10 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~10, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~14 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~14, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~12 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~12, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~17 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~17, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~18 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~18, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~16 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~16, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~20 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~20, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~22 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~22, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~24 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~24, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~25 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~25, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~26 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~26, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~28 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~28, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~29 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~29, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~3 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~0 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E[56]~10 , u_CPU_SM|u_CPU_SM_inputs|E[56]~10, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~0 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~3 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_X~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~6 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~6, RESDMAC, 1
instance = comp, \u_CPU_SM|SIZE1 , u_CPU_SM|SIZE1, RESDMAC, 1
instance = comp, \_SIZ1~0 , _SIZ1~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|CYCLE_ACTIVE~0 , u_registers|u_registers_term|CYCLE_ACTIVE~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|TERM_COUNTER~1 , u_registers|u_registers_term|TERM_COUNTER~1, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|TERM_COUNTER[0] , u_registers|u_registers_term|TERM_COUNTER[0], RESDMAC, 1
instance = comp, \u_registers|u_registers_term|TERM_COUNTER~0 , u_registers|u_registers_term|TERM_COUNTER~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|TERM_COUNTER[2] , u_registers|u_registers_term|TERM_COUNTER[2], RESDMAC, 1
instance = comp, \u_registers|u_registers_term|REG_DSK_~0 , u_registers|u_registers_term|REG_DSK_~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|REG_DSK_ , u_registers|u_registers_term|REG_DSK_, RESDMAC, 1
instance = comp, \DSACK_O~0 , DSACK_O~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4 , u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|FLUSHFIFO , u_CPU_SM|FLUSHFIFO, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~2 , u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~3 , u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|BREQ , u_CPU_SM|BREQ, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3, RESDMAC, 1
instance = comp, \u_SCSI_SM|DACK_o , u_SCSI_SM|DACK_o, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30 , u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr30, RESDMAC, 1
instance = comp, \u_SCSI_SM|SCSI_CS_o , u_SCSI_SM|SCSI_CS_o, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~1 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector25~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|RE_o , u_SCSI_SM|RE_o, RESDMAC, 1
instance = comp, \_IOR~0 , _IOR~0, RESDMAC, 1
instance = comp, \_LED_RD~0 , _LED_RD~0, RESDMAC, 1
instance = comp, \_LED_WR~0 , _LED_WR~0, RESDMAC, 1
instance = comp, \PDATA_OE_~0 , PDATA_OE_~0, RESDMAC, 1
instance = comp, \PD_PORT[8]~I , PD_PORT[8], RESDMAC, 1
instance = comp, \PD_PORT[9]~I , PD_PORT[9], RESDMAC, 1
instance = comp, \PD_PORT[10]~I , PD_PORT[10], RESDMAC, 1
instance = comp, \PD_PORT[11]~I , PD_PORT[11], RESDMAC, 1
instance = comp, \PD_PORT[12]~I , PD_PORT[12], RESDMAC, 1
instance = comp, \PD_PORT[13]~I , PD_PORT[13], RESDMAC, 1
instance = comp, \PD_PORT[14]~I , PD_PORT[14], RESDMAC, 1
instance = comp, \PD_PORT[15]~I , PD_PORT[15], RESDMAC, 1
instance = comp, \INT~I , INT, RESDMAC, 1
instance = comp, \_SIZ1~I , _SIZ1, RESDMAC, 1
instance = comp, \DSACK_O[0]~I , DSACK_O[0], RESDMAC, 1
instance = comp, \DSACK_O[1]~I , DSACK_O[1], RESDMAC, 1
instance = comp, \BR~I , BR, RESDMAC, 1
instance = comp, \_DMAEN~I , _DMAEN, RESDMAC, 1
instance = comp, \_DACK~I , _DACK, RESDMAC, 1
instance = comp, \_CSS~I , _CSS, RESDMAC, 1
instance = comp, \_IOR~I , _IOR, RESDMAC, 1
instance = comp, \_IOW~I , _IOW, RESDMAC, 1
instance = comp, \_LED_RD~I , _LED_RD, RESDMAC, 1
instance = comp, \_LED_WR~I , _LED_WR, RESDMAC, 1
instance = comp, \_LED_DMA~I , _LED_DMA, RESDMAC, 1
instance = comp, \OWN~I , OWN, RESDMAC, 1
instance = comp, \DATA_OE_~I , DATA_OE_, RESDMAC, 1
instance = comp, \PDATA_OE_~I , PDATA_OE_, RESDMAC, 1
