

================================================================
== Vivado HLS Report for 'filter'
================================================================
* Date:           Thu Dec  6 13:20:27 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        MedianFilter
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  360014|  360014|  360014|  360014|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+----------+
        |                        |             |  Latency  |  Interval | Pipeline |
        |        Instance        |    Module   | min | max | min | max |   Type   |
        +------------------------+-------------+-----+-----+-----+-----+----------+
        |grp_bubble_sort_fu_196  |bubble_sort  |   10|   10|    1|    1| function |
        +------------------------+-------------+-----+-----+-----+-----+----------+

        * Loop: 
        +---------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                           |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |         Loop Name         |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- filter_rows_filter_cols  |  360012|  360012|        14|          1|          1|  360000|    yes   |
        +---------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    200|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|    3009|   5443|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     93|
|Register         |        0|      -|     687|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|    3696|   5800|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|       3|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+------+------+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------+-------------+---------+-------+------+------+
    |grp_bubble_sort_fu_196  |bubble_sort  |        0|      0|  3009|  5443|
    +------------------------+-------------+---------+-------+------+------+
    |Total                   |             |        0|      0|  3009|  5443|
    +------------------------+-------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+---------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------+---------+---+----+------+-----+------+-------------+
    |temp_array_0_U  |filter_temp_array_0  |        2|  0|   0|   600|   32|     1|        19200|
    |temp_array_1_U  |filter_temp_array_0  |        2|  0|   0|   600|   32|     1|        19200|
    +----------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                     |        4|  0|   0|  1200|   64|     2|        38400|
    +----------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_236_p2                       |     +    |      0|  0|  17|          10|           1|
    |indvar_flatten_next_fu_216_p2       |     +    |      0|  0|  26|          19|           1|
    |j_1_fu_318_p2                       |     +    |      0|  0|  17|          10|           1|
    |ap_block_state15_pp0_stage0_iter13  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    and   |      0|  0|   8|           1|           1|
    |or_cond_fu_312_p2                   |    and   |      0|  0|   8|           1|           1|
    |exitcond_flatten_fu_210_p2          |   icmp   |      0|  0|  18|          19|          19|
    |exitcond_fu_222_p2                  |   icmp   |      0|  0|  13|          10|          10|
    |icmp1_fu_268_p2                     |   icmp   |      0|  0|  13|           9|           1|
    |icmp2_fu_306_p2                     |   icmp   |      0|  0|  13|           9|           1|
    |icmp_fu_252_p2                      |   icmp   |      0|  0|  13|           9|           1|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   8|           1|           1|
    |i_mid2_fu_282_p3                    |  select  |      0|  0|  10|           1|          10|
    |j_mid2_fu_228_p3                    |  select  |      0|  0|  10|           1|           1|
    |tmp_mid2_fu_274_p3                  |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   8|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 200|         104|          54|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter13  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |i_reg_174                 |   9|          2|   10|         20|
    |in_stream_V_blk_n         |   9|          2|    1|          2|
    |indvar_flatten_reg_163    |   9|          2|   19|         38|
    |j_reg_185                 |   9|          2|   10|         20|
    |out_stream_V_blk_n        |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  93|         20|   45|         92|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9    |   1|   0|    1|          0|
    |crop_0_0_fu_92             |  32|   0|   32|          0|
    |crop_0_0_load_reg_455      |  32|   0|   32|          0|
    |crop_0_1_fu_96             |  32|   0|   32|          0|
    |crop_0_1_load_1_reg_475    |  32|   0|   32|          0|
    |crop_0_2_reg_490           |  32|   0|   32|          0|
    |crop_1_0_fu_104            |  32|   0|   32|          0|
    |crop_1_0_load_reg_465      |  32|   0|   32|          0|
    |crop_1_1_fu_108            |  32|   0|   32|          0|
    |crop_1_1_load_1_reg_480    |  32|   0|   32|          0|
    |crop_1_2_reg_495           |  32|   0|   32|          0|
    |crop_2_0_fu_100            |  32|   0|   32|          0|
    |crop_2_0_load_reg_460      |  32|   0|   32|          0|
    |crop_2_1_fu_88             |  32|   0|   32|          0|
    |crop_2_1_load_1_reg_470    |  32|   0|   32|          0|
    |exitcond_flatten_reg_420   |   1|   0|    1|          0|
    |i_reg_174                  |  10|   0|   10|          0|
    |indvar_flatten_reg_163     |  19|   0|   19|          0|
    |j_reg_185                  |  10|   0|   10|          0|
    |or_cond_reg_446            |   1|   0|    1|          0|
    |temp_array_0_addr_reg_434  |  10|   0|   10|          0|
    |temp_array_1_addr_reg_440  |  10|   0|   10|          0|
    |tmp_5_reg_485              |  32|   0|   32|          0|
    |exitcond_flatten_reg_420   |  64|  32|    1|          0|
    |or_cond_reg_446            |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 687|  64|  561|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    filter    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    filter    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    filter    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    filter    | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |    filter    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    filter    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    filter    | return value |
|in_stream_V_dout     |  in |   32|   ap_fifo  |  in_stream_V |    pointer   |
|in_stream_V_empty_n  |  in |    1|   ap_fifo  |  in_stream_V |    pointer   |
|in_stream_V_read     | out |    1|   ap_fifo  |  in_stream_V |    pointer   |
|out_stream_V_din     | out |   32|   ap_fifo  | out_stream_V |    pointer   |
|out_stream_V_full_n  |  in |    1|   ap_fifo  | out_stream_V |    pointer   |
|out_stream_V_write   | out |    1|   ap_fifo  | out_stream_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

