
---------- Begin Simulation Statistics ----------
final_tick                               1051097014000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69452                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701612                       # Number of bytes of host memory used
host_op_rate                                    69680                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15923.55                       # Real time elapsed on the host
host_tick_rate                               66008949                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105926409                       # Number of instructions simulated
sim_ops                                    1109551782                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.051097                       # Number of seconds simulated
sim_ticks                                1051097014000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.261544                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139848901                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164023421                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11033565                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        223439703                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22050029                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22184318                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          134289                       # Number of indirect misses.
system.cpu0.branchPred.lookups              287384819                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1862931                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811473                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7615741                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260708137                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35176867                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441406                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      105718326                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050838256                       # Number of instructions committed
system.cpu0.commit.committedOps            1052652255                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1879731550                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.560001                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.381159                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1389897586     73.94%     73.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    291668690     15.52%     89.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68466149      3.64%     93.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62393466      3.32%     96.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19729138      1.05%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3488913      0.19%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3280371      0.17%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5630370      0.30%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35176867      1.87%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1879731550                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858873                       # Number of function calls committed.
system.cpu0.commit.int_insts               1016021854                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326233430                       # Number of loads committed
system.cpu0.commit.membars                    3625353                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625362      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583976103     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030383      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328044891     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127164410     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052652255                       # Class of committed instruction
system.cpu0.commit.refs                     455209336                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050838256                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052652255                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.995860                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.995860                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            362751550                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3426081                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           138607355                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1177522482                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               700160229                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                820210720                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7630560                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11942346                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6877694                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  287384819                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                205068717                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1189212295                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4389258                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          169                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1196152972                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          118                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               22096804                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137024                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         697369729                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         161898930                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570323                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1897630753                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.631297                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.879960                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1038457189     54.72%     54.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               641387528     33.80%     88.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               131057407      6.91%     95.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                65735526      3.46%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12042451      0.63%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6646191      0.35%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  380015      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816602      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  107844      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1897630753                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      31                       # number of floating regfile writes
system.cpu0.idleCycles                      199695636                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7727658                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               273638467                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.547853                       # Inst execution rate
system.cpu0.iew.exec_refs                   514873902                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 142997279                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              292825865                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            370767860                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816727                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3404538                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           144568932                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1158354210                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            371876623                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5572904                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1149027226                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1752718                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4239065                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7630560                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8037811                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       133115                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20987216                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        41420                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        15101                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7346158                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     44534430                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     15593026                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         15101                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1165447                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6562211                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                489234215                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1136174017                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.849244                       # average fanout of values written-back
system.cpu0.iew.wb_producers                415479119                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.541725                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1136338124                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1400858193                       # number of integer regfile reads
system.cpu0.int_regfile_writes              727688004                       # number of integer regfile writes
system.cpu0.ipc                              0.501037                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.501037                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626874      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            624044026     54.05%     54.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8036301      0.70%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811567      0.16%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           375476497     32.52%     87.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          141604784     12.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             28      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1154600131                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     85                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                167                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                99                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2387072                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002067                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 477632     20.01%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1645429     68.93%     88.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               264008     11.06%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1153360244                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4209361374                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1136173951                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1264070001                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1152911861                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1154600131                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442349                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      105701951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           143455                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           943                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22408729                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1897630753                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.608443                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.820106                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1063297005     56.03%     56.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          580006694     30.56%     86.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          205810807     10.85%     97.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37072631      1.95%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7233705      0.38%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3005574      0.16%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             799307      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             244842      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             160188      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1897630753                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.550510                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16921624                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3439307                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           370767860                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          144568932                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1517                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2097326389                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4868353                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              314171325                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670670098                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12585571                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               709207240                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17322487                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                40531                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1427581817                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1169430723                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          752125345                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                817144090                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18976874                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7630560                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             49162593                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                81455242                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1427581760                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        314945                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4720                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26759071                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4718                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3002906180                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2334662379                       # The number of ROB writes
system.cpu0.timesIdled                       21681990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1473                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.423533                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9676974                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10141077                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1843936                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18962851                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            310462                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         421049                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          110587                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20608842                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4768                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1087012                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12204625                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1402508                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434267                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22546327                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55088153                       # Number of instructions committed
system.cpu1.commit.committedOps              56899527                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    334797008                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.169952                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.826902                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    311988991     93.19%     93.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11113967      3.32%     96.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3526079      1.05%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3620743      1.08%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       994365      0.30%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       337785      0.10%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1703266      0.51%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       109304      0.03%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1402508      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    334797008                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502820                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52985179                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16127689                       # Number of loads committed
system.cpu1.commit.membars                    3622523                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622523      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32018921     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938887     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3319055      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56899527                       # Class of committed instruction
system.cpu1.commit.refs                      21257954                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55088153                       # Number of Instructions Simulated
system.cpu1.committedOps                     56899527                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.149091                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.149091                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            294957891                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               762826                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8696343                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86948974                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10432906                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27051633                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1087717                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1108303                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4843689                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20608842                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9176998                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    326107166                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                81479                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     100800115                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3689282                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060839                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10421999                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9987436                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.297572                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         338373836                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.309667                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.819049                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               280128001     82.79%     82.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30466042      9.00%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16783826      4.96%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6594050      1.95%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1946082      0.58%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1559049      0.46%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  893253      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     114      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3419      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           338373836                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         368252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1155986                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14864798                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.191536                       # Inst execution rate
system.cpu1.iew.exec_refs                    22656965                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5222998                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              250206940                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22525247                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2719770                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2072768                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7140460                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79438410                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17433967                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           733906                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64881190                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1941086                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1870555                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1087717                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5592883                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        35455                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          343916                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         9387                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          815                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3166                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6397558                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2010195                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           815                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       209395                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        946591                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 38409185                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64362532                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.838832                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 32218835                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.190005                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64381164                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                81027811                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42765922                       # number of integer regfile writes
system.cpu1.ipc                              0.162626                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162626                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622627      5.52%      5.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39186918     59.72%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19380037     29.54%     94.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3425367      5.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65615096                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2017986                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030755                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 379165     18.79%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1448852     71.80%     90.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               189966      9.41%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64010440                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         471768768                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64362520                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101977935                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  71280217                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65615096                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8158193                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22538882                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           146781                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2723926                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14943143                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    338373836                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.193913                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.657042                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          298585744     88.24%     88.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26116941      7.72%     95.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7079454      2.09%     98.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2951911      0.87%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2557448      0.76%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             460392      0.14%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             461304      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             101198      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              59444      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      338373836                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.193702                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16154498                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1951339                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22525247                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7140460                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    104                       # number of misc regfile reads
system.cpu1.numCycles                       338742088                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1763443205                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              268735177                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38002839                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10772120                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12911740                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1736346                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                45755                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            103213611                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83813227                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56368606                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27808366                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              13993340                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1087717                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             27805468                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18365767                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       103213599                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25368                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               599                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23495987                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           599                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   412840120                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162474311                       # The number of ROB writes
system.cpu1.timesIdled                          15214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5709071                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1390579                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7800883                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              23430                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1795774                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8237445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16440678                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       170540                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        36382                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64227776                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4779976                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128437972                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4816358                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5640427                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2811989                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5391137                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              369                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            278                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2596205                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2596199                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5640427                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           272                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24677303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24677303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    707111360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               707111360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              548                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8237551                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8237551    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8237551                       # Request fanout histogram
system.membus.respLayer1.occupancy        42939223058                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         29566015180                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1051097014000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1051097014000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    405696583.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   533611162.137039                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        39500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1311772500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1048662834500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2434179500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    176805110                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       176805110                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    176805110                       # number of overall hits
system.cpu0.icache.overall_hits::total      176805110                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28263607                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28263607                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28263607                       # number of overall misses
system.cpu0.icache.overall_misses::total     28263607                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 396900355496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 396900355496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 396900355496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 396900355496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    205068717                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    205068717                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    205068717                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    205068717                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137825                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137825                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137825                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137825                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14042.806196                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14042.806196                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14042.806196                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14042.806196                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3589                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.887097                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26461233                       # number of writebacks
system.cpu0.icache.writebacks::total         26461233                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1802339                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1802339                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1802339                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1802339                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26461268                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26461268                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26461268                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26461268                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 353443415498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 353443415498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 353443415498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 353443415498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129036                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129036                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129036                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129036                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13357.009781                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13357.009781                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13357.009781                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13357.009781                       # average overall mshr miss latency
system.cpu0.icache.replacements              26461233                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    176805110                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      176805110                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28263607                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28263607                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 396900355496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 396900355496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    205068717                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    205068717                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137825                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137825                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14042.806196                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14042.806196                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1802339                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1802339                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26461268                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26461268                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 353443415498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 353443415498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129036                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129036                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13357.009781                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13357.009781                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999940                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          203266177                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26461234                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.681659                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999940                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        436598700                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       436598700                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    419849307                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       419849307                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    419849307                       # number of overall hits
system.cpu0.dcache.overall_hits::total      419849307                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     50341646                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      50341646                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     50341646                       # number of overall misses
system.cpu0.dcache.overall_misses::total     50341646                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1356153239652                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1356153239652                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1356153239652                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1356153239652                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    470190953                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    470190953                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    470190953                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    470190953                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.107066                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.107066                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.107066                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.107066                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26938.992810                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26938.992810                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26938.992810                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26938.992810                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7415156                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       546130                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           152858                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6822                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.510094                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.054236                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35941221                       # number of writebacks
system.cpu0.dcache.writebacks::total         35941221                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15150545                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15150545                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15150545                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15150545                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35191101                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35191101                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35191101                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35191101                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 647039581731                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 647039581731                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 647039581731                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 647039581731                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074844                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074844                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074844                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074844                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18386.454625                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18386.454625                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18386.454625                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18386.454625                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35941221                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    303564305                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      303564305                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39465313                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39465313                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 854983426000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 854983426000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    343029618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    343029618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115049                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115049                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21664.174461                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21664.174461                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8934946                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8934946                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     30530367                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     30530367                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 484346467500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 484346467500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15864.416812                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15864.416812                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116285002                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116285002                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10876333                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10876333                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 501169813652                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 501169813652                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127161335                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127161335                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.085532                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.085532                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46078.932454                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46078.932454                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6215599                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6215599                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4660734                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4660734                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 162693114231                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 162693114231                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036652                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036652                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34907.187201                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34907.187201                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1746                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1746                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1410                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1410                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    106535000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    106535000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.446768                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.446768                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 75556.737589                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 75556.737589                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1395                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1395                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1503000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1503000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004753                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004753                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data       100200                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total       100200                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2955                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2955                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       574500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       574500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3098                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3098                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.046159                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046159                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4017.482517                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4017.482517                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       431500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       431500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046159                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046159                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3017.482517                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3017.482517                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1051831                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1051831                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       759642                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       759642                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65711570500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65711570500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811473                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811473                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419350                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419350                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86503.340389                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86503.340389                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       759642                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       759642                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64951928500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64951928500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419350                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419350                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85503.340389                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85503.340389                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987724                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          456856112                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35950445                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.707940                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987724                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999616                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999616                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        979967837                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       979967837                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26136707                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33525243                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17165                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              258055                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59937170                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26136707                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33525243                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17165                       # number of overall hits
system.l2.overall_hits::.cpu1.data             258055                       # number of overall hits
system.l2.overall_hits::total                59937170                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            324557                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2406512                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2237                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1528107                       # number of demand (read+write) misses
system.l2.demand_misses::total                4261413                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           324557                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2406512                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2237                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1528107                       # number of overall misses
system.l2.overall_misses::total               4261413                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  27248980500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 239791065357                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    205352500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 157998363662                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     425243762019                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  27248980500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 239791065357                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    205352500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 157998363662                       # number of overall miss cycles
system.l2.overall_miss_latency::total    425243762019                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26461264                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35931755                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19402                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1786162                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64198583                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26461264                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35931755                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19402                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1786162                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64198583                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012265                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.066975                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.115297                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.855525                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066379                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012265                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.066975                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.115297                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.855525                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066379                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83957.457396                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99642.580364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91798.167188                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103394.830115                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99789.380194                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83957.457396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99642.580364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91798.167188                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103394.830115                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99789.380194                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             182096                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6116                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.773708                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3875268                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2811989                       # number of writebacks
system.l2.writebacks::total                   2811989                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          60799                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           4978                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               65824                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         60799                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          4978                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              65824                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       324529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2345713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1523129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4195589                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       324529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2345713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1523129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4101459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8297048                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  24002962500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 212189691001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    182345500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 142463112173                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 378838111174                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  24002962500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 212189691001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    182345500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 142463112173                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 379153660498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 757991771672                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.114318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.852738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065353                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.114318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.852738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.129240                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73962.457901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90458.504941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82211.677187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93533.188701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90294.380878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73962.457901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90458.504941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82211.677187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93533.188701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92443.606165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91356.802042                       # average overall mshr miss latency
system.l2.replacements                       12874534                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8724481                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8724481                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8724481                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8724481                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55316786                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55316786                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55316786                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55316786                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4101459                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4101459                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 379153660498                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 379153660498                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92443.606165                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92443.606165                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            76                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 78                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           92                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               94                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.826087                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.829787                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1993.421053                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1942.307692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           76                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1526500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1566500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.826087                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.829787                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20085.526316                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20083.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.892857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.892857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       508500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       508500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.892857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.892857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20340                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20340                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3889937                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           128600                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4018537                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1520674                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1108569                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2629243                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 148400191205                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 113236545436                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  261636736641                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5410611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1237169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6647780                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.281054                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.896053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.395507                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97588.431975                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102146.592080                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99510.291229                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        31057                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2495                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            33552                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1489617                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1106074                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2595691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 131162528266                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 101993806441                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 233156334707                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.275314                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.894036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.390460                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88051.175749                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92212.461771                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89824.379985                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26136707                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17165                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26153872                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       324557                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2237                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           326794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  27248980500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    205352500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  27454333000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26461264                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26480666                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012265                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.115297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012341                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83957.457396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91798.167188                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84011.129335                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       324529                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2218                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       326747                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  24002962500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    182345500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  24185308000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012264                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.114318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012339                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73962.457901                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82211.677187                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74018.454645                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29635306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       129455                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          29764761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       885838                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       419538                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1305376                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  91390874152                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  44761818226                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 136152692378                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     30521144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       548993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      31070137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.764196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.042014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103168.834654                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106693.120113                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104301.513417                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        29742                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2483                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        32225                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       856096                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       417055                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1273151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  81027162735                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40469305732                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 121496468467                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028049                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.759673                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.040977                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94647.285742                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97035.896301                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95429.739651                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           76                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                79                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          408                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             418                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11828492                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        44500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11872992                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          484                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           497                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.842975                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.769231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.841046                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 28991.401961                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data         4450                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28404.287081                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          146                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          148                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          262                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          270                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5157497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       156500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5313997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.541322                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.615385                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.543260                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19685.103053                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19562.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19681.470370                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999903                       # Cycle average of tags in use
system.l2.tags.total_refs                   132210255                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12874759                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.268950                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.884284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.004568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.517513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.220789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.361598                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.498192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.031321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.226836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.208775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1038798575                       # Number of tag accesses
system.l2.tags.data_accesses               1038798575                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      20769920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     150164928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        141952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      97482304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    258584960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          527144064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     20769920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       141952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      20911872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    179967296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       179967296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         324530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2346327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1523161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4040390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8236626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2811989                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2811989                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         19760231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        142864955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           135051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92743394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    246014361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             501517992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     19760231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       135051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19895282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      171218540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            171218540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      171218540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        19760231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       142864955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          135051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92743394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    246014361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            672736532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2713042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    324530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2232174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1502658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4036836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008945782750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       166546                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       166546                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15568490                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2552036                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8236626                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2811989                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8236626                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2811989                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 138210                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 98947                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            345153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            354074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            402357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1841509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            516526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            621909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            439938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            441117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            466618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            440087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           401539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           366743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           398920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           349439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           351016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           361471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            184207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            208707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            201354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            218487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            219243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           173749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           154471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           138528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146102                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 305022327015                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                40492080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            456867627015                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37664.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56414.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5771697                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1591235                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8236626                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2811989                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2628557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1397888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  596384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  479383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  410438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  348855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  315041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  285186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  249520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  219311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 224290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 344333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 204840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 136681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 110033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  80367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  47804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  17682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 148707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 168101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 170811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 170032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 170223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 171080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 171091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 172222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 177433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 170908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 170256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 167631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 165593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 165148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 165657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3448479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    200.647356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.287095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.382613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2071160     60.06%     60.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       671483     19.47%     79.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       173953      5.04%     84.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        99775      2.89%     87.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        80776      2.34%     89.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        52884      1.53%     91.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        39344      1.14%     92.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        41221      1.20%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       217883      6.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3448479                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       166546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.625281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.908008                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    434.915234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       166541    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        166546                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       166546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.289854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.269814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.851605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           146160     87.76%     87.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2367      1.42%     89.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11574      6.95%     96.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4206      2.53%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1514      0.91%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              469      0.28%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              146      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               64      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               27      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        166546                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              518298624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8845440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               173632640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               527144064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            179967296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       493.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       165.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    501.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    171.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1051096943500                       # Total gap between requests
system.mem_ctrls.avgGap                      95133.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     20769920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    142859136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       141952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     96170112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    258357504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    173632640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19760231.190229602158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 135914320.083873808384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 135051.282716325950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 91494991.155973359942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 245797962.089919894934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 165191830.713354110718                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       324530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2346327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1523161                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4040390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2811989                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  10626486387                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 115973226849                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     89664096                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  79439003871                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 250739245812                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25192030207483                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32744.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49427.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40425.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52154.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62058.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8958794.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11625819240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6179242905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22389847620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7210699200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82972097520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     213635176350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     223717947360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       567730830195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.131713                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 579025285659                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35098180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 436973548341                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12996427920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6907734900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         35432842620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6951213000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82972097520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     381511737660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      82348211520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       609120265140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.509081                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 209639011040                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35098180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 806359822960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10248120569.767443                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47197888028.659615                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 351013688500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   169758645000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 881338369000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9155244                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9155244                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9155244                       # number of overall hits
system.cpu1.icache.overall_hits::total        9155244                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        21754                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         21754                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        21754                       # number of overall misses
system.cpu1.icache.overall_misses::total        21754                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    493058999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    493058999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    493058999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    493058999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9176998                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9176998                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9176998                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9176998                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002370                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002370                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002370                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002370                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22665.210950                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22665.210950                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22665.210950                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22665.210950                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          274                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          137                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19370                       # number of writebacks
system.cpu1.icache.writebacks::total            19370                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2352                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2352                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2352                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2352                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19402                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19402                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19402                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19402                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    430921000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    430921000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    430921000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    430921000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002114                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002114                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002114                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002114                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22210.132976                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22210.132976                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22210.132976                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22210.132976                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19370                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9155244                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9155244                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        21754                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        21754                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    493058999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    493058999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9176998                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9176998                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002370                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002370                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22665.210950                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22665.210950                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2352                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2352                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19402                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19402                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    430921000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    430921000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002114                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002114                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22210.132976                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22210.132976                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.397481                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8811375                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19370                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           454.898038                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        387718500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.397481                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.949921                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.949921                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18373398                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18373398                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15777471                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15777471                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15777471                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15777471                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4473052                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4473052                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4473052                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4473052                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 452069183845                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 452069183845                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 452069183845                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 452069183845                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20250523                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20250523                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20250523                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20250523                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220886                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220886                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220886                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220886                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 101065.041016                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101065.041016                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 101065.041016                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101065.041016                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1780871                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       419681                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            33399                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5119                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.321087                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.984958                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1786293                       # number of writebacks
system.cpu1.dcache.writebacks::total          1786293                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3385059                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3385059                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3385059                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3385059                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1087993                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1087993                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1087993                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1087993                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 103448640941                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 103448640941                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 103448640941                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 103448640941                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053727                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053727                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053727                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053727                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95082.083194                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95082.083194                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95082.083194                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95082.083194                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1786293                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14269917                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14269917                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2661981                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2661981                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 218057724500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 218057724500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16931898                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16931898                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157217                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157217                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81915.582606                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81915.582606                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2112297                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2112297                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       549684                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       549684                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  47451443500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47451443500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032464                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032464                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86324.949425                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86324.949425                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1507554                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1507554                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1811071                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1811071                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 234011459345                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 234011459345                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3318625                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3318625                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.545729                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.545729                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 129211.642915                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 129211.642915                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1272762                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1272762                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       538309                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       538309                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55997197441                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55997197441                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162208                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162208                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104024.263835                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104024.263835                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          292                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          292                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5096500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5096500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.358242                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.358242                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31266.871166                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31266.871166                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004396                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004396                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          303                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          303                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          138                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1305500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1305500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.312925                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.312925                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9460.144928                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9460.144928                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          138                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1167500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1167500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.312925                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.312925                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8460.144928                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8460.144928                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103263                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103263                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707935                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707935                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  61855153000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  61855153000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390866                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390866                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87374.056940                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87374.056940                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707935                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707935                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61147218000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61147218000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390866                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390866                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86374.056940                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86374.056940                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.619794                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18676214                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1795800                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.399941                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        387730000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.619794                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.925619                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925619                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45921062                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45921062                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1051097014000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          57560688                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11536470                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55483626                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10062545                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7506319                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             383                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           281                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            664                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6665788                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6665788                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26480669                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     31080020                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          497                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          497                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79383763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    107824446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5368563                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192634946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3387039744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4599870016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2481408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    228636928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8218028096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20409289                       # Total snoops (count)
system.tol2bus.snoopTraffic                 181752512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         84609745                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059591                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.238540                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               79604214     94.08%     94.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4969085      5.87%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  36445      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           84609745                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128428166848                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53927554269                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39727011135                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2694370954                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29134935                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4236553711500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60042                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703464                       # Number of bytes of host memory used
host_op_rate                                    60108                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 61601.32                       # Real time elapsed on the host
host_tick_rate                               51710851                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3698689284                       # Number of instructions simulated
sim_ops                                    3702717203                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.185457                       # Number of seconds simulated
sim_ticks                                3185456697500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.656477                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              213075052                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           220445705                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12877490                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        247723466                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            329793                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         340323                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10530                       # Number of indirect misses.
system.cpu0.branchPred.lookups              248738440                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9059                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        201152                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12862869                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 171950445                       # Number of branches committed
system.cpu0.commit.bw_lim_events             38765836                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         610277                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      229116469                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1295352468                       # Number of instructions committed
system.cpu0.commit.committedOps            1295553611                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6316390450                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.205110                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.071526                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   5978968929     94.66%     94.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    135816938      2.15%     96.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     25626953      0.41%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9989440      0.16%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8082637      0.13%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7280177      0.12%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     83360454      1.32%     98.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     28499086      0.45%     99.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     38765836      0.61%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6316390450                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 426154199                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              683047                       # Number of function calls committed.
system.cpu0.commit.int_insts               1076138162                       # Number of committed integer instructions.
system.cpu0.commit.loads                    353851640                       # Number of loads committed
system.cpu0.commit.membars                     398623                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       399634      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       671187487     51.81%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12663      0.00%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     169401112     13.08%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      37189943      2.87%     67.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     12404832      0.96%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12377649      0.96%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12405219      0.96%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      197081352     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        716280      0.06%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    156971440     12.12%     98.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25403010      1.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1295553611                       # Class of committed instruction
system.cpu0.commit.refs                     380172082                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1295352468                       # Number of Instructions Simulated
system.cpu0.committedOps                   1295553611                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.917957                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.917957                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           5865541324                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                14675                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           183799045                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1640454997                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                91966666                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                273406443                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13768510                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                21897                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            108815434                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  248738440                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 48374904                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6286163779                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               393775                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          167                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1887874084                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27566272                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039045                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          53551214                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         213404845                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.296347                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6353498377                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.297186                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.832588                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              5180637951     81.54%     81.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               888630653     13.99%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                41768564      0.66%     96.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               177079716      2.79%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9761743      0.15%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  726965      0.01%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                42178488      0.66%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12701211      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13086      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6353498377                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                457392628                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               409891831                       # number of floating regfile writes
system.cpu0.idleCycles                       16989786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13567487                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               188716231                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.385454                       # Inst execution rate
system.cpu0.iew.exec_refs                  1479880455                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  26777463                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2712846721                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            415428299                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            291025                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11023363                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            31067219                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1521584943                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           1453102992                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11648227                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2455533139                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              21727854                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1765465813                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13768510                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1812128172                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    106931443                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          395981                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          171                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      1038237                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61576659                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4746777                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       1038237                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4035878                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9531609                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1180696829                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1369307646                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827178                       # average fanout of values written-back
system.cpu0.iew.wb_producers                976646039                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.214945                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1371408059                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2568368823                       # number of integer regfile reads
system.cpu0.int_regfile_writes              746453149                       # number of integer regfile writes
system.cpu0.ipc                              0.203336                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.203336                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           402566      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            731847551     29.66%     29.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13383      0.00%     29.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1996      0.00%     29.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          171351815      6.95%     36.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                995      0.00%     36.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           41295129      1.67%     38.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          12927584      0.52%     38.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12377649      0.50%     39.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          12775789      0.52%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           891539645     36.14%     75.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             725745      0.03%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      566039248     22.94%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      25882270      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2467181365                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              968101015                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1811532467                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    435550263                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         586763087                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  337741274                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.136894                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               10670145      3.16%      3.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%      3.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 8276      0.00%      3.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                76450      0.02%      3.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               69112      0.02%      3.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             56214980     16.64%     19.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               43331      0.01%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             201610890     59.69%     79.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9700      0.00%     79.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         69038382     20.44%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1836419058                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9821149253                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    933757383                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1161890295                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1520738418                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2467181365                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             846525                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      226031335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          7079338                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        236248                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    213391303                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6353498377                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.388319                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.171121                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5485158127     86.33%     86.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          293052010      4.61%     90.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          143354050      2.26%     93.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           85099358      1.34%     94.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          191152433      3.01%     97.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          106813650      1.68%     99.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           22931808      0.36%     99.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           11641177      0.18%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           14295764      0.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6353498377                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.387283                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16897935                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10861849                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           415428299                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           31067219                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              459180663                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             243779749                       # number of misc regfile writes
system.cpu0.numCycles                      6370488163                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      425358                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4785811002                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1097531906                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             305351443                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               139369306                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             924702658                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              7816432                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2242019855                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1575169194                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1337850983                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                309539735                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2233767                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13768510                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           1104536491                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               240319082                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        571904509                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1670115346                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        473333                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11453                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                704941742                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11447                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  7802225534                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3086490510                       # The number of ROB writes
system.cpu0.timesIdled                         161384                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2925                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.809831                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              213395649                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           225077554                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12798873                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        247784403                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            300105                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         304321                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4216                       # Number of indirect misses.
system.cpu1.branchPred.lookups              248712119                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3319                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        198764                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12792787                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 172192127                       # Number of branches committed
system.cpu1.commit.bw_lim_events             38645651                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         607137                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      228164142                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1297410407                       # Number of instructions committed
system.cpu1.commit.committedOps            1297611810                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6312802002                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.205552                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.073503                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   5975997874     94.66%     94.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    135045422      2.14%     96.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     25410604      0.40%     97.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9914560      0.16%     97.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8029726      0.13%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7229839      0.11%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     83130089      1.32%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     29398237      0.47%     99.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     38645651      0.61%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6312802002                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 426936928                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              619884                       # Number of function calls committed.
system.cpu1.commit.int_insts               1077898396                       # Number of committed integer instructions.
system.cpu1.commit.loads                    354600702                       # Number of loads committed
system.cpu1.commit.membars                     398707                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       398707      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       672566737     51.83%     51.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     169876664     13.09%     64.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      37079296      2.86%     67.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     12350368      0.95%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12377600      0.95%     69.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12350368      0.95%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      197244642     15.20%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        463148      0.04%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    157554824     12.14%     98.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     25347808      1.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1297611810                       # Class of committed instruction
system.cpu1.commit.refs                     380610422                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1297410407                       # Number of Instructions Simulated
system.cpu1.committedOps                   1297611810                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.896819                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.896819                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5864429318                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 6099                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           184170096                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1641132022                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                89020319                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                273609352                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13688766                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14901                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            108985558                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  248712119                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 47897046                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6285725497                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               368535                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1887901463                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               27389704                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.039148                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          50312964                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         213695754                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.297158                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6349733313                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.297367                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.831962                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              5175769403     81.51%     81.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               889790828     14.01%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41605224      0.66%     96.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               177588731      2.80%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 9677765      0.15%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  716227      0.01%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                41958199      0.66%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12623439      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3497      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6349733313                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                457939980                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               410648510                       # number of floating regfile writes
system.cpu1.idleCycles                        3450747                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            13494314                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               188848549                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.385990                       # Inst execution rate
system.cpu1.iew.exec_refs                  1475397102                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26458849                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2717600020                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            415925776                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            287214                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         10985610                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            30721328                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1522690576                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           1448938253                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         11573062                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2452263609                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              21961281                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1760560880                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13688766                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1807515453                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    106531862                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          387093                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      1028222                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     61325074                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4711608                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       1028222                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4013023                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9481291                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1181856041                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1370778830                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827940                       # average fanout of values written-back
system.cpu1.iew.wb_producers                978505334                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.215762                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1372870211                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2565431437                       # number of integer regfile reads
system.cpu1.int_regfile_writes              747309500                       # number of integer regfile writes
system.cpu1.ipc                              0.204214                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.204214                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           400959      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            732834931     29.74%     29.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 983      0.00%     29.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          171805493      6.97%     36.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           41154813      1.67%     38.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          12868161      0.52%     38.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12377600      0.50%     39.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          12716426      0.52%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     39.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           888568055     36.06%     76.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             469285      0.02%     76.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      564818347     22.92%     98.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      25820946      1.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2463836671                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              966909554                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1809259330                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    436243074                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         586891512                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  336770401                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.136685                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               10752709      3.19%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 7872      0.00%      3.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               106980      0.03%      3.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               68094      0.02%      3.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             56290020     16.71%     19.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               43294      0.01%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             200669725     59.59%     79.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  199      0.00%     79.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         68831507     20.44%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1833296559                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        9811998295                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    934535756                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1161904908                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1521849335                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2463836671                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             841241                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      225078766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          7080569                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        234104                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    212883676                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6349733313                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.388022                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.170802                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5482250527     86.34%     86.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          292989211      4.61%     90.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          143365913      2.26%     93.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           85233772      1.34%     94.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          190548704      3.00%     97.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          106308273      1.67%     99.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           22970488      0.36%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           11676191      0.18%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           14390234      0.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6349733313                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.387811                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16812615                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10825225                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           415925776                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           30721328                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              459773728                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             244034296                       # number of misc regfile writes
system.cpu1.numCycles                      6353184060                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17601979                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4784915082                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1099624943                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             304550869                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               136458893                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             924584533                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              7800993                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           2243469653                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1576042189                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1338960468                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                309832478                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2228911                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13688766                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           1104479443                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               239335525                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        572024405                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1671445248                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        358651                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11292                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                704988746                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11285                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  7799881681                       # The number of ROB reads
system.cpu1.rob.rob_writes                 3088525145                       # The number of ROB writes
system.cpu1.timesIdled                          34957                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        110004612                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             31787788                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           166012235                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              90777                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              49577522                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    296219520                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     587533797                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     10269689                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4503925                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    252942926                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    218719676                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    505721893                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      223223601                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          293679678                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4855551                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1336                       # Transaction distribution
system.membus.trans_dist::CleanEvict        286460844                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           270731                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4978                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2260678                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2256803                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     293679679                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    883470278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              883470278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  19250775552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             19250775552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           218058                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         296216066                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               296216066    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           296216066                       # Request fanout histogram
system.membus.respLayer1.occupancy       1536574559676                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             48.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        700940776265                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3185456697500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3185456697500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1076                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          538                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    395814.126394                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   236613.026336                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          538    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1097500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            538                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3185243749500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    212948000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     48213281                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        48213281                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     48213281                       # number of overall hits
system.cpu0.icache.overall_hits::total       48213281                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       161622                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        161622                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       161622                       # number of overall misses
system.cpu0.icache.overall_misses::total       161622                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12443716497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12443716497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12443716497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12443716497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     48374903                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     48374903                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     48374903                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     48374903                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003341                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003341                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003341                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003341                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76992.714463                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76992.714463                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76992.714463                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76992.714463                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1943                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.860000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       148125                       # number of writebacks
system.cpu0.icache.writebacks::total           148125                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13497                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13497                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13497                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13497                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       148125                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       148125                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       148125                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       148125                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11453127998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11453127998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11453127998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11453127998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003062                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003062                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003062                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003062                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 77320.695345                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77320.695345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 77320.695345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77320.695345                       # average overall mshr miss latency
system.cpu0.icache.replacements                148125                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     48213281                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       48213281                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       161622                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       161622                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12443716497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12443716497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     48374903                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     48374903                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003341                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003341                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76992.714463                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76992.714463                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13497                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13497                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       148125                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       148125                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11453127998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11453127998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003062                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003062                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 77320.695345                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77320.695345                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48361605                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           148157                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           326.421330                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         96897931                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        96897931                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    179397900                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       179397900                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    179397900                       # number of overall hits
system.cpu0.dcache.overall_hits::total      179397900                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    224830843                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     224830843                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    224830843                       # number of overall misses
system.cpu0.dcache.overall_misses::total    224830843                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 17538241048473                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 17538241048473                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 17538241048473                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 17538241048473                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    404228743                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    404228743                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    404228743                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    404228743                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.556197                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.556197                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.556197                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.556197                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78006.383886                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78006.383886                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78006.383886                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78006.383886                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   4876274413                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       730450                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        108142733                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11986                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.091097                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.941932                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    126130823                       # number of writebacks
system.cpu0.dcache.writebacks::total        126130823                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     98543412                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     98543412                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     98543412                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     98543412                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    126287431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    126287431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    126287431                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    126287431                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 11351203374662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 11351203374662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 11351203374662                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 11351203374662                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.312416                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.312416                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.312416                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.312416                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 89883.872724                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89883.872724                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 89883.872724                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89883.872724                       # average overall mshr miss latency
system.cpu0.dcache.replacements             126130727                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    160867121                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      160867121                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    217248898                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    217248898                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 17189812210000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 17189812210000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    378116019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    378116019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.574556                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.574556                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 79124.968496                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79124.968496                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     92570534                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     92570534                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    124678364                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    124678364                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 11249651462000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 11249651462000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.329736                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.329736                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90229.379830                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90229.379830                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     18530779                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18530779                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7581945                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7581945                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 348428838473                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 348428838473                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     26112724                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26112724                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.290354                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.290354                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45955.073332                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45955.073332                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5972878                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5972878                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1609067                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1609067                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 101551912662                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 101551912662                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061620                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061620                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 63112.295922                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63112.295922                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5532                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5532                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1648                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1648                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     69138500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     69138500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.229526                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.229526                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41952.973301                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41952.973301                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1559                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1559                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           89                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           89                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1678500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1678500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012396                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012396                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18859.550562                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18859.550562                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4253                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4253                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2268                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2268                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10284000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10284000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6521                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6521                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.347799                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.347799                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4534.391534                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4534.391534                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2268                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2268                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8017000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8017000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.347799                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.347799                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3534.832451                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3534.832451                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         4999                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           4999                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       196153                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       196153                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   6131842500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   6131842500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       201152                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       201152                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.975148                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.975148                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 31260.508379                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 31260.508379                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       196153                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       196153                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   5935689500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   5935689500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.975148                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.975148                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 30260.508379                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 30260.508379                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.976027                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          305984746                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        126359241                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.421546                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.976027                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999251                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999251                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        935246401                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       935246401                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9511                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13271737                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4592                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            13330789                       # number of demand (read+write) hits
system.l2.demand_hits::total                 26616629                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9511                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13271737                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4592                       # number of overall hits
system.l2.overall_hits::.cpu1.data           13330789                       # number of overall hits
system.l2.overall_hits::total                26616629                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            138615                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         112858332                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             30143                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         112600709                       # number of demand (read+write) misses
system.l2.demand_misses::total              225627799                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           138615                       # number of overall misses
system.l2.overall_misses::.cpu0.data        112858332                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            30143                       # number of overall misses
system.l2.overall_misses::.cpu1.data        112600709                       # number of overall misses
system.l2.overall_misses::total             225627799                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11109917479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 10950480321279                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2487638480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 10925307122959                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     21889385000197                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11109917479                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 10950480321279                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2487638480                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 10925307122959                       # number of overall miss cycles
system.l2.overall_miss_latency::total    21889385000197                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          148126                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       126130069                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34735                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       125931498                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252244428                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         148126                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      126130069                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34735                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      125931498                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252244428                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.935791                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.894777                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.867799                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.894143                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.894481                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.935791                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.894777                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.867799                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.894143                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.894481                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80149.460585                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97028.550105                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82527.899678                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 97026.983400                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97015.461292                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80149.460585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97028.550105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82527.899678                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 97026.983400                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97015.461292                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           24966705                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   1078943                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.139967                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  70642264                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4855539                       # number of writebacks
system.l2.writebacks::total                   4855539                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            256                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1446415                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            480                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1467393                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2914544                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           256                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1446415                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           480                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1467393                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2914544                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       138359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    111411917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        29663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    111133316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         222713255                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       138359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    111411917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        29663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    111133316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     76940276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        299653531                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9711345001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9756916165854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2172828482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9733573545078                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 19502373884415                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9711345001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9756916165854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2172828482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9733573545078                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 6803167705027                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 26305541589442                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.934063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.883310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.853980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.882490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.882926                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.934063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.883310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.853980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.882490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.187949                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70189.470876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87575.157385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73250.462934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 87584.658637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87567.189858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70189.470876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87575.157385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73250.462934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 87584.658637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88421.410199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87786.522994                       # average overall mshr miss latency
system.l2.replacements                      510797451                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6741444                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6741444                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           12                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             12                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      6741456                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6741456                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           12                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           12                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    235610008                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        235610008                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         1336                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           1336                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    235611344                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    235611344                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         1336                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         1336                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     76940276                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       76940276                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 6803167705027                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 6803167705027                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88421.410199                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88421.410199                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           11956                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           11811                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                23767                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         31807                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         29950                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              61757                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    325997483                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    335205975                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    661203458                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        43763                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        41761                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            85524                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.726801                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.717176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.722101                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10249.237055                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 11192.186144                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10706.534611                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2941                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         3014                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            5955                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        28866                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        26936                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         55802                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    748183045                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    711941072                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1460124117                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.659598                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.645004                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.652472                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 25919.179831                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 26430.838729                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 26166.161016                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           38                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          193                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              231                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       128500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       128500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          198                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            241                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.883721                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.974747                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.958506                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   665.803109                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   556.277056                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           38                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          192                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          230                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       769000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3825000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4594000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.883721                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.969697                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.954357                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20236.842105                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19921.875000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19973.913043                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           449361                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           448230                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                897591                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1144423                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1118104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2262527                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  95880149078                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  93880840362                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  189760989440                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1593784                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1566334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3160118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.718054                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.713835                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.715963                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83780.340904                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83964.318491                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83871.259631                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         3214                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3136                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             6350                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1141209                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1114968                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2256177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  84263251582                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  82536248364                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 166799499946                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.716037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.711833                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.713953                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73836.827068                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74025.665637                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73930.148187                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9511                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4592                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       138615                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        30143                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           168758                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11109917479                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2487638480                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13597555959                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       148126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34735                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         182861                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.935791                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.867799                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.922876                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80149.460585                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82527.899678                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80574.289568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          256                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          480                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           736                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       138359                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        29663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       168022                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9711345001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2172828482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11884173483                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.934063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.853980                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.918851                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70189.470876                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73250.462934                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70729.865631                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12822376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     12882559                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25704935                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    111713909                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    111482605                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       223196514                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 10854600172201                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 10831426282597                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 21686026454798                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    124536285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    124365164                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     248901449                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.897039                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.896413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.896726                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97164.267810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97157.994134                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97161.134223                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1443201                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1464257                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2907458                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    110270708                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    110018348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    220289056                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 9672652914272                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 9651037296714                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 19323690210986                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.885450                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.884640                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.885045                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87717.337539                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87722.070656                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87719.701386                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   564938277                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 510797515                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.105993                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.691750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.029091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.453608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       12.400874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.416981                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.432684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.194588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.193764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.178390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4468284403                       # Number of tag accesses
system.l2.tags.data_accesses               4468284403                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8854912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    7130732672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1898432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    7112915392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   4685533376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        18939934784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8854912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1898432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10753344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    310755264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       310755264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         138358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      111417698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          29663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      111139303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     73211459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           295936481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4855551                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4855551                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2779794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2238527580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           595969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2232934259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1470914164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5945751766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2779794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       595969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3375762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       97554383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             97554383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       97554383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2779794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2238527580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          595969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2232934259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1470914164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6043306149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3316511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    138359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 110621300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     29663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 110356386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  72347354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002764838250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       206870                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       206870                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           473068935                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3125076                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   295936482                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4856887                       # Number of write requests accepted
system.mem_ctrls.readBursts                 295936482                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4856887                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2443420                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1540376                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          12939169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          10866455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          10652551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           9559119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          10278790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9225740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8841761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          25597017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          32974521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          35204560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         24906491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         28335830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         25152772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         18814513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         15925984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         14217789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            209956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            247547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            255657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            212228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            254176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           260321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           212252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           208841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168758                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 9237374167910                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1467465310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            14740369080410                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31473.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50223.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                235112408                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3035882                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             295936482                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4856887                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                17193128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                31838820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                46537786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                50131587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                36081127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                25760177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                18066380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                13019850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 9976919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 8356932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                8000804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               10875641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                6449866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                3859539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2959947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                2169717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1427160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 657456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 104936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  25290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 182172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 206974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 213631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 215572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 214785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 215346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 217080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 218249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 220800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 211758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 210265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 210378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 209616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 209361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 209346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     58661295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    323.821959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   190.635420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.066500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     21160283     36.07%     36.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     13441305     22.91%     58.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5762100      9.82%     68.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3739845      6.38%     75.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2665746      4.54%     79.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1994972      3.40%     83.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1565337      2.67%     85.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1226185      2.09%     87.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      7105522     12.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     58661295                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       206870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1418.731691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    297.171113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2977.748552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       150178     72.60%     72.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047        19642      9.49%     82.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071        10469      5.06%     87.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         6048      2.92%     90.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         4096      1.98%     92.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         3051      1.47%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167         2447      1.18%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191         2198      1.06%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215         1798      0.87%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239         1497      0.72%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263         1088      0.53%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          801      0.39%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          631      0.31%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          556      0.27%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          425      0.21%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383          368      0.18%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407          250      0.12%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431          191      0.09%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455          183      0.09%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479          198      0.10%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503          127      0.06%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527          126      0.06%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551          125      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575           87      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599           91      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623           89      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647           52      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671           37      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695           12      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        206870                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       206870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.031861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.029656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.282017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203557     98.40%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1125      0.54%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1520      0.73%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              409      0.20%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              159      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               53      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               34      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        206870                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            18783555968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               156378880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               212256704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             18939934848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            310840768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5896.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        66.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5945.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     97.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        46.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    46.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3185456744500                       # Total gap between requests
system.mem_ctrls.avgGap                      10590.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8854976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   7079763200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1898432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   7062808704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   4630230656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    212256704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2779813.647113625892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2222526900.320546627045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 595968.547144251410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2217204430.856966972351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1453553162.293457984924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 66633052.700601026416                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       138359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    111417698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        29663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    111139303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     73211459                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4856887                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3992455389                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5133061095084                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    942259540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5121115418868                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 4481257851529                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 79105728491249                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28855.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46070.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31765.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     46078.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61209.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16287331.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         264756840600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         140721620820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1396101764400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8736155460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     251457828960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1445571016710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5892410400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3513237637350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1102.899198                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3407518653                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 106369640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3075679538847                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         154084712880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          81897993705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        699438691140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8576031960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     251457828960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1434620261640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15114098880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2645189619165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        830.395724                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  27035670220                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 106369640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3052051387280                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2506                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1254                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7069612.440191                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9420009.281060                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1254    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     68046500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1254                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3176591403500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8865294000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     47859374                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        47859374                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     47859374                       # number of overall hits
system.cpu1.icache.overall_hits::total       47859374                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37672                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37672                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37672                       # number of overall misses
system.cpu1.icache.overall_misses::total        37672                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2789425500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2789425500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2789425500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2789425500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     47897046                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     47897046                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     47897046                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     47897046                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000787                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000787                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000787                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000787                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74045.059992                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74045.059992                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74045.059992                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74045.059992                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34735                       # number of writebacks
system.cpu1.icache.writebacks::total            34735                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2937                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2937                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2937                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2937                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34735                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34735                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34735                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34735                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2594677500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2594677500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2594677500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2594677500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000725                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000725                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000725                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000725                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74699.222686                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74699.222686                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74699.222686                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74699.222686                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34735                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     47859374                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       47859374                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37672                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37672                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2789425500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2789425500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     47897046                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     47897046                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000787                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000787                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74045.059992                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74045.059992                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2937                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2937                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34735                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34735                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2594677500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2594677500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000725                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000725                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74699.222686                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74699.222686                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           48257380                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            34767                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1388.022550                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         95828827                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        95828827                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    178043212                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       178043212                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    178043212                       # number of overall hits
system.cpu1.dcache.overall_hits::total      178043212                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    226398983                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     226398983                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    226398983                       # number of overall misses
system.cpu1.dcache.overall_misses::total    226398983                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 17613097477679                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 17613097477679                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 17613097477679                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 17613097477679                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    404442195                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    404442195                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    404442195                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    404442195                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.559781                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.559781                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.559781                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.559781                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77796.716418                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77796.716418                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77796.716418                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77796.716418                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   4857805083                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       722649                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        107741835                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11968                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.087454                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    60.381768                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    125922156                       # number of writebacks
system.cpu1.dcache.writebacks::total        125922156                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    100313401                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    100313401                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    100313401                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    100313401                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    126085582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    126085582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    126085582                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    126085582                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 11325884515395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 11325884515395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 11325884515395                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 11325884515395                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.311752                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.311752                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.311752                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.311752                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89826.959877                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89826.959877                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89826.959877                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89826.959877                       # average overall mshr miss latency
system.cpu1.dcache.replacements             125922060                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    159868802                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      159868802                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    218769851                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    218769851                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 17267360039500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 17267360039500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    378638653                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    378638653                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.577780                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.577780                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78929.340403                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78929.340403                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     94260819                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     94260819                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    124509032                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    124509032                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 11226616813000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 11226616813000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.328833                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.328833                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90167.087742                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90167.087742                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     18174410                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18174410                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7629132                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7629132                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 345737438179                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 345737438179                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25803542                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25803542                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.295662                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.295662                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 45318.056914                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 45318.056914                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6052582                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6052582                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1576550                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1576550                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  99267702395                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  99267702395                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.061098                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.061098                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 62965.146932                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 62965.146932                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6779                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6779                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1650                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1650                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     78923000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     78923000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.195753                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.195753                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47832.121212                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47832.121212                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1481                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1481                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          169                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          169                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1750500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1750500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.020050                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.020050                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10357.988166                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10357.988166                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4568                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4568                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2726                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2726                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     16508000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     16508000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7294                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7294                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.373732                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.373732                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6055.759354                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6055.759354                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2722                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2722                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13786000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13786000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.373183                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.373183                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5064.658339                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5064.658339                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3943                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3943                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       194821                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       194821                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   6115774500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   6115774500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       198764                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       198764                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.980162                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.980162                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 31391.762182                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 31391.762182                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       194820                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       194820                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   5920953500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   5920953500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.980157                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.980157                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 30391.918181                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 30391.918181                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.960832                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          304425159                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        126158266                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.413042                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.960832                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998776                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998776                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        935471602                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       935471602                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3185456697500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         249369719                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11596995                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    245493961                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       505942326                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        132178301                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             424                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          294959                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4989                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         299948                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3330779                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3330779                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        182861                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249186859                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       444376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    378814810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       104205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    378203090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             757566481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     18960000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  16144697088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4446080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  16118633984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32286737152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       643646845                       # Total snoops (count)
system.tol2bus.snoopTraffic                 339970240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        896160801                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.266015                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.453103                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              662272599     73.90%     73.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1              229384277     25.60%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4503925      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          896160801                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       505342651483                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      189835608159                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         222352661                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      189534106906                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          52391421                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           636386                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
