#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000028767fd9fd0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 51;
 .timescale 0 0;
v0000028768243590_0 .net "PC", 31 0, L_00000287682c7360;  1 drivers
v00000287682454d0_0 .net "cycles_consumed", 31 0, v0000028768244530_0;  1 drivers
v0000028768245610_0 .var "input_clk", 0 0;
v0000028768244c10_0 .var "rst", 0 0;
S_0000028767fe96f0 .scope module, "cpu" "PL_CPU" 2 57, 3 2 0, S_0000028767fd9fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000028768180170 .functor NOR 1, v0000028768245610_0, v0000028768229ee0_0, C4<0>, C4<0>;
L_000002876817fd80 .functor AND 1, v000002876820f920_0, v000002876820fb00_0, C4<1>, C4<1>;
L_000002876817fa70 .functor AND 1, L_000002876817fd80, L_0000028768245750, C4<1>, C4<1>;
L_0000028768180330 .functor AND 1, v00000287681fdb60_0, v00000287681fe7e0_0, C4<1>, C4<1>;
L_0000028768180fe0 .functor AND 1, L_0000028768180330, L_00000287682457f0, C4<1>, C4<1>;
L_000002876817f920 .functor AND 1, v000002876822ab60_0, v0000028768228f40_0, C4<1>, C4<1>;
L_000002876817f990 .functor AND 1, L_000002876817f920, L_00000287682440d0, C4<1>, C4<1>;
L_000002876817ff40 .functor AND 1, v000002876820f920_0, v000002876820fb00_0, C4<1>, C4<1>;
L_00000287681810c0 .functor AND 1, L_000002876817ff40, L_0000028768245930, C4<1>, C4<1>;
L_000002876817ffb0 .functor AND 1, v00000287681fdb60_0, v00000287681fe7e0_0, C4<1>, C4<1>;
L_00000287681801e0 .functor AND 1, L_000002876817ffb0, L_0000028768244990, C4<1>, C4<1>;
L_000002876817fbc0 .functor AND 1, v000002876822ab60_0, v0000028768228f40_0, C4<1>, C4<1>;
L_0000028768180250 .functor AND 1, L_000002876817fbc0, L_0000028768243630, C4<1>, C4<1>;
L_00000287682475f0 .functor NOT 1, L_0000028768180170, C4<0>, C4<0>, C4<0>;
L_0000028768246b70 .functor NOT 1, L_0000028768180170, C4<0>, C4<0>, C4<0>;
L_00000287682aba10 .functor NOT 1, L_0000028768180170, C4<0>, C4<0>, C4<0>;
L_00000287682abb60 .functor NOT 1, L_0000028768180170, C4<0>, C4<0>, C4<0>;
L_00000287682abe70 .functor NOT 1, L_0000028768180170, C4<0>, C4<0>, C4<0>;
L_00000287682c7360 .functor BUFZ 32, v0000028768226560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002876822b7e0_0 .net "EX1_ALU_OPER1", 31 0, L_0000028768247f20;  1 drivers
v000002876822af20_0 .net "EX1_ALU_OPER2", 31 0, L_00000287682ab690;  1 drivers
v000002876822ac00_0 .net "EX1_PC", 31 0, v000002876820e660_0;  1 drivers
v000002876822c320_0 .net "EX1_PFC", 31 0, v000002876820e2a0_0;  1 drivers
v000002876822ce60_0 .net "EX1_PFC_to_IF", 31 0, L_0000028768241d30;  1 drivers
v000002876822afc0_0 .net "EX1_forward_to_B", 31 0, v000002876820e160_0;  1 drivers
v000002876822bc40_0 .net "EX1_is_beq", 0 0, v000002876820efc0_0;  1 drivers
v000002876822d180_0 .net "EX1_is_bne", 0 0, v000002876820cfe0_0;  1 drivers
v000002876822b240_0 .net "EX1_is_jal", 0 0, v000002876820eac0_0;  1 drivers
v000002876822bb00_0 .net "EX1_is_jr", 0 0, v000002876820d080_0;  1 drivers
v000002876822aca0_0 .net "EX1_is_oper2_immed", 0 0, v000002876820e7a0_0;  1 drivers
v000002876822ade0_0 .net "EX1_memread", 0 0, v000002876820e480_0;  1 drivers
v000002876822b420_0 .net "EX1_memwrite", 0 0, v000002876820d580_0;  1 drivers
v000002876822b380_0 .net "EX1_opcode", 11 0, v000002876820d800_0;  1 drivers
v000002876822c820_0 .net "EX1_predicted", 0 0, v000002876820ea20_0;  1 drivers
v000002876822c960_0 .net "EX1_rd_ind", 4 0, v000002876820e200_0;  1 drivers
v000002876822ae80_0 .net "EX1_rd_indzero", 0 0, v000002876820eca0_0;  1 drivers
v000002876822b2e0_0 .net "EX1_regwrite", 0 0, v000002876820e340_0;  1 drivers
v000002876822b4c0_0 .net "EX1_rs1", 31 0, v000002876820d1c0_0;  1 drivers
v000002876822b060_0 .net "EX1_rs1_ind", 4 0, v000002876820db20_0;  1 drivers
v000002876822d220_0 .net "EX1_rs2", 31 0, v000002876820e840_0;  1 drivers
v000002876822ca00_0 .net "EX1_rs2_ind", 4 0, v000002876820e520_0;  1 drivers
v000002876822cbe0_0 .net "EX1_rs2_out", 31 0, L_00000287682aa6d0;  1 drivers
v000002876822ad40_0 .net "EX2_ALU_OPER1", 31 0, v0000028768210140_0;  1 drivers
v000002876822cc80_0 .net "EX2_ALU_OPER2", 31 0, v000002876820f600_0;  1 drivers
v000002876822b100_0 .net "EX2_ALU_OUT", 31 0, L_00000287682409d0;  1 drivers
v000002876822d040_0 .net "EX2_PC", 31 0, v000002876820f420_0;  1 drivers
v000002876822cf00_0 .net "EX2_PFC_to_IF", 31 0, v00000287682108c0_0;  1 drivers
v000002876822b560_0 .net "EX2_forward_to_B", 31 0, v0000028768210320_0;  1 drivers
v000002876822b600_0 .net "EX2_is_beq", 0 0, v000002876820f6a0_0;  1 drivers
v000002876822c5a0_0 .net "EX2_is_bne", 0 0, v00000287682103c0_0;  1 drivers
v000002876822b880_0 .net "EX2_is_jal", 0 0, v00000287682105a0_0;  1 drivers
v000002876822bba0_0 .net "EX2_is_jr", 0 0, v000002876820fe20_0;  1 drivers
v000002876822b9c0_0 .net "EX2_is_oper2_immed", 0 0, v000002876820f560_0;  1 drivers
v000002876822b1a0_0 .net "EX2_memread", 0 0, v000002876820f380_0;  1 drivers
v000002876822d2c0_0 .net "EX2_memwrite", 0 0, v00000287682106e0_0;  1 drivers
v000002876822caa0_0 .net "EX2_opcode", 11 0, v0000028768210640_0;  1 drivers
v000002876822cd20_0 .net "EX2_predicted", 0 0, v000002876820f4c0_0;  1 drivers
v000002876822cfa0_0 .net "EX2_rd_ind", 4 0, v000002876820fba0_0;  1 drivers
v000002876822c1e0_0 .net "EX2_rd_indzero", 0 0, v000002876820fb00_0;  1 drivers
v000002876822b6a0_0 .net "EX2_regwrite", 0 0, v000002876820f920_0;  1 drivers
v000002876822bce0_0 .net "EX2_rs1", 31 0, v000002876820f880_0;  1 drivers
v000002876822cdc0_0 .net "EX2_rs1_ind", 4 0, v000002876820fec0_0;  1 drivers
v000002876822cb40_0 .net "EX2_rs2_ind", 4 0, v000002876820ff60_0;  1 drivers
v000002876822d360_0 .net "EX2_rs2_out", 31 0, v00000287682100a0_0;  1 drivers
v000002876822b740_0 .net "ID_INST", 31 0, v000002876821af40_0;  1 drivers
v000002876822c6e0_0 .net "ID_PC", 31 0, v000002876821b120_0;  1 drivers
v000002876822b920_0 .net "ID_PFC_to_EX", 31 0, L_000002876823f850;  1 drivers
v000002876822bd80_0 .net "ID_PFC_to_IF", 31 0, L_000002876823e6d0;  1 drivers
v000002876822c500_0 .net "ID_forward_to_B", 31 0, L_000002876823ea90;  1 drivers
v000002876822be20_0 .net "ID_is_beq", 0 0, L_000002876823f710;  1 drivers
v000002876822bec0_0 .net "ID_is_bne", 0 0, L_0000028768240430;  1 drivers
v000002876822bf60_0 .net "ID_is_j", 0 0, L_0000028768240930;  1 drivers
v000002876822c000_0 .net "ID_is_jal", 0 0, L_000002876823f7b0;  1 drivers
v000002876822c0a0_0 .net "ID_is_jr", 0 0, L_000002876823fd50;  1 drivers
v000002876822c140_0 .net "ID_is_oper2_immed", 0 0, L_00000287682476d0;  1 drivers
v000002876822c280_0 .net "ID_memread", 0 0, L_000002876823fa30;  1 drivers
v000002876822c3c0_0 .net "ID_memwrite", 0 0, L_000002876823fad0;  1 drivers
v000002876822c460_0 .net "ID_opcode", 11 0, v0000028768225d40_0;  1 drivers
v000002876822c780_0 .net "ID_predicted", 0 0, v0000028768214c80_0;  1 drivers
v000002876822d680_0 .net "ID_rd_ind", 4 0, v0000028768226420_0;  1 drivers
v000002876822d4a0_0 .net "ID_regwrite", 0 0, L_000002876823f8f0;  1 drivers
v000002876822d540_0 .net "ID_rs1", 31 0, v00000287682195a0_0;  1 drivers
v000002876822d400_0 .net "ID_rs1_ind", 4 0, v0000028768226ec0_0;  1 drivers
v000002876822d5e0_0 .net "ID_rs2", 31 0, v0000028768218d80_0;  1 drivers
v000002876822dae0_0 .net "ID_rs2_ind", 4 0, v0000028768227be0_0;  1 drivers
v000002876822d900_0 .net "IF_INST", 31 0, L_00000287682466a0;  1 drivers
v000002876822d720_0 .net "IF_pc", 31 0, v0000028768226560_0;  1 drivers
v000002876822d860_0 .net "MEM_ALU_OUT", 31 0, v00000287681fdac0_0;  1 drivers
v000002876822d7c0_0 .net "MEM_Data_mem_out", 31 0, v0000028768228b80_0;  1 drivers
v000002876822d9a0_0 .net "MEM_memread", 0 0, v00000287681ff1e0_0;  1 drivers
v000002876822da40_0 .net "MEM_memwrite", 0 0, v00000287681ff140_0;  1 drivers
v00000287682438b0_0 .net "MEM_opcode", 11 0, v00000287681fcc60_0;  1 drivers
v0000028768245890_0 .net "MEM_rd_ind", 4 0, v00000287681ff280_0;  1 drivers
v0000028768243950_0 .net "MEM_rd_indzero", 0 0, v00000287681fe7e0_0;  1 drivers
v0000028768244210_0 .net "MEM_regwrite", 0 0, v00000287681fdb60_0;  1 drivers
v0000028768244a30_0 .net "MEM_rs2", 31 0, v00000287681fd200_0;  1 drivers
v0000028768244670_0 .net "PC", 31 0, L_00000287682c7360;  alias, 1 drivers
v00000287682439f0_0 .net "STALL_ID1_FLUSH", 0 0, v0000028768214be0_0;  1 drivers
v0000028768244350_0 .net "STALL_ID2_FLUSH", 0 0, v0000028768214d20_0;  1 drivers
v0000028768243b30_0 .net "STALL_IF_FLUSH", 0 0, v0000028768218060_0;  1 drivers
v00000287682442b0_0 .net "WB_ALU_OUT", 31 0, v000002876822a480_0;  1 drivers
v00000287682445d0_0 .net "WB_Data_mem_out", 31 0, v000002876822a7a0_0;  1 drivers
v0000028768243310_0 .net "WB_memread", 0 0, v00000287682296c0_0;  1 drivers
v0000028768243770_0 .net "WB_rd_ind", 4 0, v000002876822a8e0_0;  1 drivers
v0000028768244710_0 .net "WB_rd_indzero", 0 0, v0000028768228f40_0;  1 drivers
v00000287682431d0_0 .net "WB_regwrite", 0 0, v000002876822ab60_0;  1 drivers
v0000028768243db0_0 .net "Wrong_prediction", 0 0, L_00000287682abd90;  1 drivers
v00000287682456b0_0 .net *"_ivl_1", 0 0, L_000002876817fd80;  1 drivers
v0000028768244d50_0 .net *"_ivl_13", 0 0, L_000002876817f920;  1 drivers
v0000028768244cb0_0 .net *"_ivl_14", 0 0, L_00000287682440d0;  1 drivers
v0000028768243a90_0 .net *"_ivl_19", 0 0, L_000002876817ff40;  1 drivers
v0000028768244850_0 .net *"_ivl_2", 0 0, L_0000028768245750;  1 drivers
v0000028768244e90_0 .net *"_ivl_20", 0 0, L_0000028768245930;  1 drivers
v0000028768244b70_0 .net *"_ivl_25", 0 0, L_000002876817ffb0;  1 drivers
v00000287682433b0_0 .net *"_ivl_26", 0 0, L_0000028768244990;  1 drivers
v0000028768244df0_0 .net *"_ivl_31", 0 0, L_000002876817fbc0;  1 drivers
v0000028768244490_0 .net *"_ivl_32", 0 0, L_0000028768243630;  1 drivers
v00000287682451b0_0 .net *"_ivl_40", 31 0, L_0000028768240250;  1 drivers
L_0000028768260c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028768245110_0 .net *"_ivl_43", 26 0, L_0000028768260c58;  1 drivers
L_0000028768260ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028768243810_0 .net/2u *"_ivl_44", 31 0, L_0000028768260ca0;  1 drivers
v0000028768243270_0 .net *"_ivl_52", 31 0, L_00000287682afcf0;  1 drivers
L_0000028768260d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000287682443f0_0 .net *"_ivl_55", 26 0, L_0000028768260d30;  1 drivers
L_0000028768260d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028768243450_0 .net/2u *"_ivl_56", 31 0, L_0000028768260d78;  1 drivers
v0000028768243bd0_0 .net *"_ivl_7", 0 0, L_0000028768180330;  1 drivers
v0000028768245070_0 .net *"_ivl_8", 0 0, L_00000287682457f0;  1 drivers
v00000287682447b0_0 .net "alu_selA", 1 0, L_0000028768244170;  1 drivers
v0000028768244f30_0 .net "alu_selB", 1 0, L_0000028768245a70;  1 drivers
v0000028768245570_0 .net "clk", 0 0, L_0000028768180170;  1 drivers
v0000028768244530_0 .var "cycles_consumed", 31 0;
v0000028768243f90_0 .net "exhaz", 0 0, L_0000028768180fe0;  1 drivers
v0000028768243c70_0 .net "exhaz2", 0 0, L_00000287681801e0;  1 drivers
v0000028768245250_0 .net "hlt", 0 0, v0000028768229ee0_0;  1 drivers
v0000028768243d10_0 .net "idhaz", 0 0, L_000002876817fa70;  1 drivers
v00000287682452f0_0 .net "idhaz2", 0 0, L_00000287681810c0;  1 drivers
v0000028768244fd0_0 .net "if_id_write", 0 0, v0000028768217480_0;  1 drivers
v00000287682436d0_0 .net "input_clk", 0 0, v0000028768245610_0;  1 drivers
v00000287682448f0_0 .net "is_branch_and_taken", 0 0, L_0000028768247900;  1 drivers
v0000028768243e50_0 .net "memhaz", 0 0, L_000002876817f990;  1 drivers
v0000028768243ef0_0 .net "memhaz2", 0 0, L_0000028768180250;  1 drivers
v0000028768244030_0 .net "pc_src", 2 0, L_000002876823f5d0;  1 drivers
v0000028768244ad0_0 .net "pc_write", 0 0, v0000028768216d00_0;  1 drivers
v00000287682434f0_0 .net "rst", 0 0, v0000028768244c10_0;  1 drivers
v0000028768245390_0 .net "store_rs2_forward", 1 0, L_0000028768245f70;  1 drivers
v0000028768245430_0 .net "wdata_to_reg_file", 31 0, L_00000287682c7130;  1 drivers
E_0000028768197e10/0 .event negedge, v0000028768214320_0;
E_0000028768197e10/1 .event posedge, v00000287681ff320_0;
E_0000028768197e10 .event/or E_0000028768197e10/0, E_0000028768197e10/1;
L_0000028768245750 .cmp/eq 5, v000002876820fba0_0, v000002876820db20_0;
L_00000287682457f0 .cmp/eq 5, v00000287681ff280_0, v000002876820db20_0;
L_00000287682440d0 .cmp/eq 5, v000002876822a8e0_0, v000002876820db20_0;
L_0000028768245930 .cmp/eq 5, v000002876820fba0_0, v000002876820e520_0;
L_0000028768244990 .cmp/eq 5, v00000287681ff280_0, v000002876820e520_0;
L_0000028768243630 .cmp/eq 5, v000002876822a8e0_0, v000002876820e520_0;
L_0000028768240250 .concat [ 5 27 0 0], v0000028768226420_0, L_0000028768260c58;
L_000002876823fb70 .cmp/ne 32, L_0000028768240250, L_0000028768260ca0;
L_00000287682afcf0 .concat [ 5 27 0 0], v000002876820fba0_0, L_0000028768260d30;
L_00000287682b0290 .cmp/ne 32, L_00000287682afcf0, L_0000028768260d78;
S_0000028767f5d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000028767fe96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002876817fae0 .functor NOT 1, L_0000028768180fe0, C4<0>, C4<0>, C4<0>;
L_000002876817fa00 .functor AND 1, L_000002876817f990, L_000002876817fae0, C4<1>, C4<1>;
L_00000287681803a0 .functor OR 1, L_000002876817fa70, L_000002876817fa00, C4<0>, C4<0>;
L_000002876817fb50 .functor OR 1, L_000002876817fa70, L_0000028768180fe0, C4<0>, C4<0>;
v00000287681a5960_0 .net *"_ivl_12", 0 0, L_000002876817fb50;  1 drivers
v00000287681a6cc0_0 .net *"_ivl_2", 0 0, L_000002876817fae0;  1 drivers
v00000287681a6860_0 .net *"_ivl_5", 0 0, L_000002876817fa00;  1 drivers
v00000287681a5e60_0 .net *"_ivl_7", 0 0, L_00000287681803a0;  1 drivers
v00000287681a6220_0 .net "alu_selA", 1 0, L_0000028768244170;  alias, 1 drivers
v00000287681a62c0_0 .net "exhaz", 0 0, L_0000028768180fe0;  alias, 1 drivers
v00000287681a6540_0 .net "idhaz", 0 0, L_000002876817fa70;  alias, 1 drivers
v00000287681a65e0_0 .net "memhaz", 0 0, L_000002876817f990;  alias, 1 drivers
L_0000028768244170 .concat8 [ 1 1 0 0], L_00000287681803a0, L_000002876817fb50;
S_0000028767f5d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000028767fe96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002876817fc30 .functor NOT 1, L_00000287681801e0, C4<0>, C4<0>, C4<0>;
L_0000028768180480 .functor AND 1, L_0000028768180250, L_000002876817fc30, C4<1>, C4<1>;
L_0000028768180560 .functor OR 1, L_00000287681810c0, L_0000028768180480, C4<0>, C4<0>;
L_00000287681805d0 .functor NOT 1, v000002876820e7a0_0, C4<0>, C4<0>, C4<0>;
L_00000287681806b0 .functor AND 1, L_0000028768180560, L_00000287681805d0, C4<1>, C4<1>;
L_0000028768180720 .functor OR 1, L_00000287681810c0, L_00000287681801e0, C4<0>, C4<0>;
L_0000028768180870 .functor NOT 1, v000002876820e7a0_0, C4<0>, C4<0>, C4<0>;
L_0000028768181600 .functor AND 1, L_0000028768180720, L_0000028768180870, C4<1>, C4<1>;
v00000287681a5a00_0 .net "EX1_is_oper2_immed", 0 0, v000002876820e7a0_0;  alias, 1 drivers
v00000287681a5be0_0 .net *"_ivl_11", 0 0, L_00000287681806b0;  1 drivers
v00000287681a7120_0 .net *"_ivl_16", 0 0, L_0000028768180720;  1 drivers
v00000287681a5fa0_0 .net *"_ivl_17", 0 0, L_0000028768180870;  1 drivers
v00000287681a5aa0_0 .net *"_ivl_2", 0 0, L_000002876817fc30;  1 drivers
v00000287681a6040_0 .net *"_ivl_20", 0 0, L_0000028768181600;  1 drivers
v00000287681a6180_0 .net *"_ivl_5", 0 0, L_0000028768180480;  1 drivers
v00000287681a71c0_0 .net *"_ivl_7", 0 0, L_0000028768180560;  1 drivers
v00000287681a5b40_0 .net *"_ivl_8", 0 0, L_00000287681805d0;  1 drivers
v00000287681a6720_0 .net "alu_selB", 1 0, L_0000028768245a70;  alias, 1 drivers
v00000287681a67c0_0 .net "exhaz", 0 0, L_00000287681801e0;  alias, 1 drivers
v00000287681a6900_0 .net "idhaz", 0 0, L_00000287681810c0;  alias, 1 drivers
v00000287681a6d60_0 .net "memhaz", 0 0, L_0000028768180250;  alias, 1 drivers
L_0000028768245a70 .concat8 [ 1 1 0 0], L_00000287681806b0, L_0000028768181600;
S_0000028767f729c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000028767fe96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000287681814b0 .functor NOT 1, L_00000287681801e0, C4<0>, C4<0>, C4<0>;
L_0000028768181670 .functor AND 1, L_0000028768180250, L_00000287681814b0, C4<1>, C4<1>;
L_0000028768181440 .functor OR 1, L_00000287681810c0, L_0000028768181670, C4<0>, C4<0>;
L_0000028768181520 .functor OR 1, L_00000287681810c0, L_00000287681801e0, C4<0>, C4<0>;
v00000287681a69a0_0 .net *"_ivl_12", 0 0, L_0000028768181520;  1 drivers
v00000287681a6e00_0 .net *"_ivl_2", 0 0, L_00000287681814b0;  1 drivers
v00000287681a6ea0_0 .net *"_ivl_5", 0 0, L_0000028768181670;  1 drivers
v00000287681a6f40_0 .net *"_ivl_7", 0 0, L_0000028768181440;  1 drivers
v00000287681a6fe0_0 .net "exhaz", 0 0, L_00000287681801e0;  alias, 1 drivers
v00000287681a7080_0 .net "idhaz", 0 0, L_00000287681810c0;  alias, 1 drivers
v0000028768122780_0 .net "memhaz", 0 0, L_0000028768180250;  alias, 1 drivers
v0000028768122a00_0 .net "store_rs2_forward", 1 0, L_0000028768245f70;  alias, 1 drivers
L_0000028768245f70 .concat8 [ 1 1 0 0], L_0000028768181440, L_0000028768181520;
S_0000028767f72b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000028767fe96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000028768121100_0 .net "EX_ALU_OUT", 31 0, L_00000287682409d0;  alias, 1 drivers
v00000287681211a0_0 .net "EX_memread", 0 0, v000002876820f380_0;  alias, 1 drivers
v000002876810ddb0_0 .net "EX_memwrite", 0 0, v00000287682106e0_0;  alias, 1 drivers
v000002876810c550_0 .net "EX_opcode", 11 0, v0000028768210640_0;  alias, 1 drivers
v00000287681fd0c0_0 .net "EX_rd_ind", 4 0, v000002876820fba0_0;  alias, 1 drivers
v00000287681fe920_0 .net "EX_rd_indzero", 0 0, L_00000287682b0290;  1 drivers
v00000287681fe4c0_0 .net "EX_regwrite", 0 0, v000002876820f920_0;  alias, 1 drivers
v00000287681fe2e0_0 .net "EX_rs2_out", 31 0, v00000287682100a0_0;  alias, 1 drivers
v00000287681fdac0_0 .var "MEM_ALU_OUT", 31 0;
v00000287681ff1e0_0 .var "MEM_memread", 0 0;
v00000287681ff140_0 .var "MEM_memwrite", 0 0;
v00000287681fcc60_0 .var "MEM_opcode", 11 0;
v00000287681ff280_0 .var "MEM_rd_ind", 4 0;
v00000287681fe7e0_0 .var "MEM_rd_indzero", 0 0;
v00000287681fdb60_0 .var "MEM_regwrite", 0 0;
v00000287681fd200_0 .var "MEM_rs2", 31 0;
v00000287681fcda0_0 .net "clk", 0 0, L_00000287682abb60;  1 drivers
v00000287681ff320_0 .net "rst", 0 0, v0000028768244c10_0;  alias, 1 drivers
E_0000028768198550 .event posedge, v00000287681ff320_0, v00000287681fcda0_0;
S_0000028767fc9b20 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000028767fe96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000028767fb14e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028767fb1518 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028767fb1550 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028767fb1588 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028767fb15c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028767fb15f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028767fb1630 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028767fb1668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028767fb16a0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028767fb16d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028767fb1710 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028767fb1748 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028767fb1780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028767fb17b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028767fb17f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028767fb1828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028767fb1860 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028767fb1898 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028767fb18d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028767fb1908 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028767fb1940 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028767fb1978 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028767fb19b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028767fb19e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028767fb1a20 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000287682aa3c0 .functor XOR 1, L_00000287682aa270, v000002876820f4c0_0, C4<0>, C4<0>;
L_00000287682abcb0 .functor NOT 1, L_00000287682aa3c0, C4<0>, C4<0>, C4<0>;
L_00000287682abd20 .functor OR 1, v0000028768244c10_0, L_00000287682abcb0, C4<0>, C4<0>;
L_00000287682abd90 .functor NOT 1, L_00000287682abd20, C4<0>, C4<0>, C4<0>;
v0000028768202930_0 .net "ALU_OP", 3 0, v0000028768201850_0;  1 drivers
v0000028768200db0_0 .net "BranchDecision", 0 0, L_00000287682aa270;  1 drivers
v00000287682015d0_0 .net "CF", 0 0, v0000028768202ed0_0;  1 drivers
v0000028768202c50_0 .net "EX_opcode", 11 0, v0000028768210640_0;  alias, 1 drivers
v0000028768202cf0_0 .net "Wrong_prediction", 0 0, L_00000287682abd90;  alias, 1 drivers
v00000287682012b0_0 .net "ZF", 0 0, L_00000287682aaf20;  1 drivers
L_0000028768260ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000287682033d0_0 .net/2u *"_ivl_0", 31 0, L_0000028768260ce8;  1 drivers
v0000028768201df0_0 .net *"_ivl_11", 0 0, L_00000287682abd20;  1 drivers
v0000028768202390_0 .net *"_ivl_2", 31 0, L_00000287682420f0;  1 drivers
v0000028768201c10_0 .net *"_ivl_6", 0 0, L_00000287682aa3c0;  1 drivers
v0000028768202750_0 .net *"_ivl_8", 0 0, L_00000287682abcb0;  1 drivers
v0000028768201e90_0 .net "alu_out", 31 0, L_00000287682409d0;  alias, 1 drivers
v0000028768201a30_0 .net "alu_outw", 31 0, v0000028768203150_0;  1 drivers
v0000028768202f70_0 .net "is_beq", 0 0, v000002876820f6a0_0;  alias, 1 drivers
v00000287682010d0_0 .net "is_bne", 0 0, v00000287682103c0_0;  alias, 1 drivers
v0000028768201f30_0 .net "is_jal", 0 0, v00000287682105a0_0;  alias, 1 drivers
v0000028768202570_0 .net "oper1", 31 0, v0000028768210140_0;  alias, 1 drivers
v0000028768200ef0_0 .net "oper2", 31 0, v000002876820f600_0;  alias, 1 drivers
v0000028768202610_0 .net "pc", 31 0, v000002876820f420_0;  alias, 1 drivers
v0000028768201170_0 .net "predicted", 0 0, v000002876820f4c0_0;  alias, 1 drivers
v00000287682029d0_0 .net "rst", 0 0, v0000028768244c10_0;  alias, 1 drivers
L_00000287682420f0 .arith/sum 32, v000002876820f420_0, L_0000028768260ce8;
L_00000287682409d0 .functor MUXZ 32, v0000028768203150_0, L_00000287682420f0, v00000287682105a0_0, C4<>;
S_0000028767fc9cb0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000028767fc9b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000287682ab1c0 .functor AND 1, v000002876820f6a0_0, L_00000287682ab9a0, C4<1>, C4<1>;
L_00000287682abaf0 .functor NOT 1, L_00000287682ab9a0, C4<0>, C4<0>, C4<0>;
L_00000287682aa190 .functor AND 1, v00000287682103c0_0, L_00000287682abaf0, C4<1>, C4<1>;
L_00000287682aa270 .functor OR 1, L_00000287682ab1c0, L_00000287682aa190, C4<0>, C4<0>;
v0000028768201ad0_0 .net "BranchDecision", 0 0, L_00000287682aa270;  alias, 1 drivers
v00000287682024d0_0 .net *"_ivl_2", 0 0, L_00000287682abaf0;  1 drivers
v00000287682018f0_0 .net "is_beq", 0 0, v000002876820f6a0_0;  alias, 1 drivers
v0000028768200d10_0 .net "is_beq_taken", 0 0, L_00000287682ab1c0;  1 drivers
v0000028768201670_0 .net "is_bne", 0 0, v00000287682103c0_0;  alias, 1 drivers
v0000028768202bb0_0 .net "is_bne_taken", 0 0, L_00000287682aa190;  1 drivers
v00000287682026b0_0 .net "is_eq", 0 0, L_00000287682ab9a0;  1 drivers
v0000028768201fd0_0 .net "oper1", 31 0, v0000028768210140_0;  alias, 1 drivers
v0000028768201d50_0 .net "oper2", 31 0, v000002876820f600_0;  alias, 1 drivers
S_00000287680131c0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000028767fc9cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000287682aa900 .functor XOR 1, L_00000287682410b0, L_0000028768241dd0, C4<0>, C4<0>;
L_00000287682ab850 .functor XOR 1, L_0000028768241e70, L_0000028768241010, C4<0>, C4<0>;
L_00000287682ab540 .functor XOR 1, L_00000287682429b0, L_0000028768241f10, C4<0>, C4<0>;
L_00000287682aa970 .functor XOR 1, L_0000028768242910, L_0000028768242a50, C4<0>, C4<0>;
L_00000287682aa200 .functor XOR 1, L_0000028768242af0, L_0000028768242b90, C4<0>, C4<0>;
L_00000287682aa0b0 .functor XOR 1, L_0000028768242e10, L_0000028768240ed0, C4<0>, C4<0>;
L_00000287682aa120 .functor XOR 1, L_00000287682b3170, L_00000287682b51f0, C4<0>, C4<0>;
L_00000287682ab3f0 .functor XOR 1, L_00000287682b3e90, L_00000287682b3030, C4<0>, C4<0>;
L_00000287682aa820 .functor XOR 1, L_00000287682b37b0, L_00000287682b3210, C4<0>, C4<0>;
L_00000287682aa740 .functor XOR 1, L_00000287682b5290, L_00000287682b53d0, C4<0>, C4<0>;
L_00000287682aac80 .functor XOR 1, L_00000287682b3cb0, L_00000287682b4070, C4<0>, C4<0>;
L_00000287682aa9e0 .functor XOR 1, L_00000287682b3c10, L_00000287682b5330, C4<0>, C4<0>;
L_00000287682aa580 .functor XOR 1, L_00000287682b50b0, L_00000287682b30d0, C4<0>, C4<0>;
L_00000287682ab2a0 .functor XOR 1, L_00000287682b5470, L_00000287682b3350, C4<0>, C4<0>;
L_00000287682ab460 .functor XOR 1, L_00000287682b5510, L_00000287682b5150, C4<0>, C4<0>;
L_00000287682aac10 .functor XOR 1, L_00000287682b3710, L_00000287682b55b0, C4<0>, C4<0>;
L_00000287682ab4d0 .functor XOR 1, L_00000287682b47f0, L_00000287682b32b0, C4<0>, C4<0>;
L_00000287682aaa50 .functor XOR 1, L_00000287682b2f90, L_00000287682b5650, C4<0>, C4<0>;
L_00000287682aa040 .functor XOR 1, L_00000287682b3530, L_00000287682b3850, C4<0>, C4<0>;
L_00000287682ab7e0 .functor XOR 1, L_00000287682b3a30, L_00000287682b3670, C4<0>, C4<0>;
L_00000287682aa5f0 .functor XOR 1, L_00000287682b49d0, L_00000287682b4c50, C4<0>, C4<0>;
L_00000287682aba80 .functor XOR 1, L_00000287682b3fd0, L_00000287682b4890, C4<0>, C4<0>;
L_00000287682aae40 .functor XOR 1, L_00000287682b38f0, L_00000287682b4930, C4<0>, C4<0>;
L_00000287682aaeb0 .functor XOR 1, L_00000287682b35d0, L_00000287682b4390, C4<0>, C4<0>;
L_00000287682a9f60 .functor XOR 1, L_00000287682b3990, L_00000287682b4110, C4<0>, C4<0>;
L_00000287682aacf0 .functor XOR 1, L_00000287682b4a70, L_00000287682b33f0, C4<0>, C4<0>;
L_00000287682ab620 .functor XOR 1, L_00000287682b3df0, L_00000287682b3d50, C4<0>, C4<0>;
L_00000287682aaf90 .functor XOR 1, L_00000287682b3490, L_00000287682b3ad0, C4<0>, C4<0>;
L_00000287682ab000 .functor XOR 1, L_00000287682b4570, L_00000287682b4cf0, C4<0>, C4<0>;
L_00000287682ab8c0 .functor XOR 1, L_00000287682b4e30, L_00000287682b3b70, C4<0>, C4<0>;
L_00000287682aa350 .functor XOR 1, L_00000287682b4b10, L_00000287682b3f30, C4<0>, C4<0>;
L_00000287682ab0e0 .functor XOR 1, L_00000287682b4430, L_00000287682b41b0, C4<0>, C4<0>;
L_00000287682ab9a0/0/0 .functor OR 1, L_00000287682b4d90, L_00000287682b44d0, L_00000287682b4250, L_00000287682b42f0;
L_00000287682ab9a0/0/4 .functor OR 1, L_00000287682b4610, L_00000287682b46b0, L_00000287682b4750, L_00000287682b4ed0;
L_00000287682ab9a0/0/8 .functor OR 1, L_00000287682b4bb0, L_00000287682b5010, L_00000287682b56f0, L_00000287682b5ab0;
L_00000287682ab9a0/0/12 .functor OR 1, L_00000287682b5970, L_00000287682b5a10, L_00000287682b5b50, L_00000287682b5c90;
L_00000287682ab9a0/0/16 .functor OR 1, L_00000287682b5bf0, L_00000287682b5830, L_00000287682b5d30, L_00000287682b5dd0;
L_00000287682ab9a0/0/20 .functor OR 1, L_00000287682b5e70, L_00000287682b5790, L_00000287682b58d0, L_00000287682af570;
L_00000287682ab9a0/0/24 .functor OR 1, L_00000287682afc50, L_00000287682b0330, L_00000287682af110, L_00000287682aed50;
L_00000287682ab9a0/0/28 .functor OR 1, L_00000287682ae990, L_00000287682afe30, L_00000287682ae7b0, L_00000287682ae5d0;
L_00000287682ab9a0/1/0 .functor OR 1, L_00000287682ab9a0/0/0, L_00000287682ab9a0/0/4, L_00000287682ab9a0/0/8, L_00000287682ab9a0/0/12;
L_00000287682ab9a0/1/4 .functor OR 1, L_00000287682ab9a0/0/16, L_00000287682ab9a0/0/20, L_00000287682ab9a0/0/24, L_00000287682ab9a0/0/28;
L_00000287682ab9a0 .functor NOR 1, L_00000287682ab9a0/1/0, L_00000287682ab9a0/1/4, C4<0>, C4<0>;
v00000287681fe880_0 .net *"_ivl_0", 0 0, L_00000287682aa900;  1 drivers
v00000287681fdc00_0 .net *"_ivl_101", 0 0, L_00000287682b32b0;  1 drivers
v00000287681fe740_0 .net *"_ivl_102", 0 0, L_00000287682aaa50;  1 drivers
v00000287681feec0_0 .net *"_ivl_105", 0 0, L_00000287682b2f90;  1 drivers
v00000287681fe9c0_0 .net *"_ivl_107", 0 0, L_00000287682b5650;  1 drivers
v00000287681fd840_0 .net *"_ivl_108", 0 0, L_00000287682aa040;  1 drivers
v00000287681fd5c0_0 .net *"_ivl_11", 0 0, L_0000028768241010;  1 drivers
v00000287681fcd00_0 .net *"_ivl_111", 0 0, L_00000287682b3530;  1 drivers
v00000287681feba0_0 .net *"_ivl_113", 0 0, L_00000287682b3850;  1 drivers
v00000287681fd020_0 .net *"_ivl_114", 0 0, L_00000287682ab7e0;  1 drivers
v00000287681ff0a0_0 .net *"_ivl_117", 0 0, L_00000287682b3a30;  1 drivers
v00000287681fdca0_0 .net *"_ivl_119", 0 0, L_00000287682b3670;  1 drivers
v00000287681fce40_0 .net *"_ivl_12", 0 0, L_00000287682ab540;  1 drivers
v00000287681fdd40_0 .net *"_ivl_120", 0 0, L_00000287682aa5f0;  1 drivers
v00000287681fea60_0 .net *"_ivl_123", 0 0, L_00000287682b49d0;  1 drivers
v00000287681fd3e0_0 .net *"_ivl_125", 0 0, L_00000287682b4c50;  1 drivers
v00000287681fe600_0 .net *"_ivl_126", 0 0, L_00000287682aba80;  1 drivers
v00000287681fe560_0 .net *"_ivl_129", 0 0, L_00000287682b3fd0;  1 drivers
v00000287681fe6a0_0 .net *"_ivl_131", 0 0, L_00000287682b4890;  1 drivers
v00000287681fe100_0 .net *"_ivl_132", 0 0, L_00000287682aae40;  1 drivers
v00000287681fcee0_0 .net *"_ivl_135", 0 0, L_00000287682b38f0;  1 drivers
v00000287681fed80_0 .net *"_ivl_137", 0 0, L_00000287682b4930;  1 drivers
v00000287681fcf80_0 .net *"_ivl_138", 0 0, L_00000287682aaeb0;  1 drivers
v00000287681fd160_0 .net *"_ivl_141", 0 0, L_00000287682b35d0;  1 drivers
v00000287681fdde0_0 .net *"_ivl_143", 0 0, L_00000287682b4390;  1 drivers
v00000287681fd340_0 .net *"_ivl_144", 0 0, L_00000287682a9f60;  1 drivers
v00000287681fee20_0 .net *"_ivl_147", 0 0, L_00000287682b3990;  1 drivers
v00000287681fe060_0 .net *"_ivl_149", 0 0, L_00000287682b4110;  1 drivers
v00000287681fd700_0 .net *"_ivl_15", 0 0, L_00000287682429b0;  1 drivers
v00000287681fd2a0_0 .net *"_ivl_150", 0 0, L_00000287682aacf0;  1 drivers
v00000287681fe1a0_0 .net *"_ivl_153", 0 0, L_00000287682b4a70;  1 drivers
v00000287681fd480_0 .net *"_ivl_155", 0 0, L_00000287682b33f0;  1 drivers
v00000287681fec40_0 .net *"_ivl_156", 0 0, L_00000287682ab620;  1 drivers
v00000287681fdf20_0 .net *"_ivl_159", 0 0, L_00000287682b3df0;  1 drivers
v00000287681fd660_0 .net *"_ivl_161", 0 0, L_00000287682b3d50;  1 drivers
v00000287681fd520_0 .net *"_ivl_162", 0 0, L_00000287682aaf90;  1 drivers
v00000287681feb00_0 .net *"_ivl_165", 0 0, L_00000287682b3490;  1 drivers
v00000287681fece0_0 .net *"_ivl_167", 0 0, L_00000287682b3ad0;  1 drivers
v00000287681fef60_0 .net *"_ivl_168", 0 0, L_00000287682ab000;  1 drivers
v00000287681ff000_0 .net *"_ivl_17", 0 0, L_0000028768241f10;  1 drivers
v00000287681fd7a0_0 .net *"_ivl_171", 0 0, L_00000287682b4570;  1 drivers
v00000287681fe240_0 .net *"_ivl_173", 0 0, L_00000287682b4cf0;  1 drivers
v00000287681fd8e0_0 .net *"_ivl_174", 0 0, L_00000287682ab8c0;  1 drivers
v00000287681fd980_0 .net *"_ivl_177", 0 0, L_00000287682b4e30;  1 drivers
v00000287681fde80_0 .net *"_ivl_179", 0 0, L_00000287682b3b70;  1 drivers
v00000287681fe380_0 .net *"_ivl_18", 0 0, L_00000287682aa970;  1 drivers
v00000287681fda20_0 .net *"_ivl_180", 0 0, L_00000287682aa350;  1 drivers
v00000287681fdfc0_0 .net *"_ivl_183", 0 0, L_00000287682b4b10;  1 drivers
v00000287681fe420_0 .net *"_ivl_185", 0 0, L_00000287682b3f30;  1 drivers
v0000028768200680_0 .net *"_ivl_186", 0 0, L_00000287682ab0e0;  1 drivers
v0000028768200720_0 .net *"_ivl_190", 0 0, L_00000287682b4430;  1 drivers
v00000287681ff780_0 .net *"_ivl_192", 0 0, L_00000287682b41b0;  1 drivers
v00000287681ff460_0 .net *"_ivl_194", 0 0, L_00000287682b4d90;  1 drivers
v00000287681ffe60_0 .net *"_ivl_196", 0 0, L_00000287682b44d0;  1 drivers
v0000028768200900_0 .net *"_ivl_198", 0 0, L_00000287682b4250;  1 drivers
v00000287681fff00_0 .net *"_ivl_200", 0 0, L_00000287682b42f0;  1 drivers
v00000287681ffa00_0 .net *"_ivl_202", 0 0, L_00000287682b4610;  1 drivers
v0000028768200540_0 .net *"_ivl_204", 0 0, L_00000287682b46b0;  1 drivers
v00000287681ff820_0 .net *"_ivl_206", 0 0, L_00000287682b4750;  1 drivers
v0000028768200220_0 .net *"_ivl_208", 0 0, L_00000287682b4ed0;  1 drivers
v00000287681fffa0_0 .net *"_ivl_21", 0 0, L_0000028768242910;  1 drivers
v0000028768200ae0_0 .net *"_ivl_210", 0 0, L_00000287682b4bb0;  1 drivers
v0000028768200040_0 .net *"_ivl_212", 0 0, L_00000287682b5010;  1 drivers
v00000287681ff8c0_0 .net *"_ivl_214", 0 0, L_00000287682b56f0;  1 drivers
v0000028768200360_0 .net *"_ivl_216", 0 0, L_00000287682b5ab0;  1 drivers
v00000287682002c0_0 .net *"_ivl_218", 0 0, L_00000287682b5970;  1 drivers
v00000287682000e0_0 .net *"_ivl_220", 0 0, L_00000287682b5a10;  1 drivers
v00000287681ff960_0 .net *"_ivl_222", 0 0, L_00000287682b5b50;  1 drivers
v00000287681ffaa0_0 .net *"_ivl_224", 0 0, L_00000287682b5c90;  1 drivers
v00000287681ffc80_0 .net *"_ivl_226", 0 0, L_00000287682b5bf0;  1 drivers
v00000287681ffb40_0 .net *"_ivl_228", 0 0, L_00000287682b5830;  1 drivers
v0000028768200400_0 .net *"_ivl_23", 0 0, L_0000028768242a50;  1 drivers
v00000287681ffbe0_0 .net *"_ivl_230", 0 0, L_00000287682b5d30;  1 drivers
v00000287682004a0_0 .net *"_ivl_232", 0 0, L_00000287682b5dd0;  1 drivers
v00000287681ffd20_0 .net *"_ivl_234", 0 0, L_00000287682b5e70;  1 drivers
v00000287682005e0_0 .net *"_ivl_236", 0 0, L_00000287682b5790;  1 drivers
v00000287682007c0_0 .net *"_ivl_238", 0 0, L_00000287682b58d0;  1 drivers
v00000287681ffdc0_0 .net *"_ivl_24", 0 0, L_00000287682aa200;  1 drivers
v00000287681ff5a0_0 .net *"_ivl_240", 0 0, L_00000287682af570;  1 drivers
v0000028768200a40_0 .net *"_ivl_242", 0 0, L_00000287682afc50;  1 drivers
v0000028768200860_0 .net *"_ivl_244", 0 0, L_00000287682b0330;  1 drivers
v0000028768200180_0 .net *"_ivl_246", 0 0, L_00000287682af110;  1 drivers
v00000287682009a0_0 .net *"_ivl_248", 0 0, L_00000287682aed50;  1 drivers
v00000287681ff500_0 .net *"_ivl_250", 0 0, L_00000287682ae990;  1 drivers
v00000287681ff640_0 .net *"_ivl_252", 0 0, L_00000287682afe30;  1 drivers
v00000287681ff6e0_0 .net *"_ivl_254", 0 0, L_00000287682ae7b0;  1 drivers
v0000028768120f20_0 .net *"_ivl_256", 0 0, L_00000287682ae5d0;  1 drivers
v0000028768204af0_0 .net *"_ivl_27", 0 0, L_0000028768242af0;  1 drivers
v0000028768203fb0_0 .net *"_ivl_29", 0 0, L_0000028768242b90;  1 drivers
v0000028768203a10_0 .net *"_ivl_3", 0 0, L_00000287682410b0;  1 drivers
v0000028768204550_0 .net *"_ivl_30", 0 0, L_00000287682aa0b0;  1 drivers
v0000028768204410_0 .net *"_ivl_33", 0 0, L_0000028768242e10;  1 drivers
v00000287682038d0_0 .net *"_ivl_35", 0 0, L_0000028768240ed0;  1 drivers
v00000287682045f0_0 .net *"_ivl_36", 0 0, L_00000287682aa120;  1 drivers
v00000287682044b0_0 .net *"_ivl_39", 0 0, L_00000287682b3170;  1 drivers
v0000028768204690_0 .net *"_ivl_41", 0 0, L_00000287682b51f0;  1 drivers
v0000028768204190_0 .net *"_ivl_42", 0 0, L_00000287682ab3f0;  1 drivers
v0000028768204910_0 .net *"_ivl_45", 0 0, L_00000287682b3e90;  1 drivers
v0000028768203ab0_0 .net *"_ivl_47", 0 0, L_00000287682b3030;  1 drivers
v00000287682042d0_0 .net *"_ivl_48", 0 0, L_00000287682aa820;  1 drivers
v0000028768204730_0 .net *"_ivl_5", 0 0, L_0000028768241dd0;  1 drivers
v00000287682047d0_0 .net *"_ivl_51", 0 0, L_00000287682b37b0;  1 drivers
v0000028768203c90_0 .net *"_ivl_53", 0 0, L_00000287682b3210;  1 drivers
v0000028768203470_0 .net *"_ivl_54", 0 0, L_00000287682aa740;  1 drivers
v0000028768203bf0_0 .net *"_ivl_57", 0 0, L_00000287682b5290;  1 drivers
v0000028768203b50_0 .net *"_ivl_59", 0 0, L_00000287682b53d0;  1 drivers
v0000028768204050_0 .net *"_ivl_6", 0 0, L_00000287682ab850;  1 drivers
v0000028768203d30_0 .net *"_ivl_60", 0 0, L_00000287682aac80;  1 drivers
v0000028768203dd0_0 .net *"_ivl_63", 0 0, L_00000287682b3cb0;  1 drivers
v0000028768203510_0 .net *"_ivl_65", 0 0, L_00000287682b4070;  1 drivers
v0000028768204870_0 .net *"_ivl_66", 0 0, L_00000287682aa9e0;  1 drivers
v00000287682049b0_0 .net *"_ivl_69", 0 0, L_00000287682b3c10;  1 drivers
v0000028768204a50_0 .net *"_ivl_71", 0 0, L_00000287682b5330;  1 drivers
v0000028768203970_0 .net *"_ivl_72", 0 0, L_00000287682aa580;  1 drivers
v00000287682035b0_0 .net *"_ivl_75", 0 0, L_00000287682b50b0;  1 drivers
v0000028768203e70_0 .net *"_ivl_77", 0 0, L_00000287682b30d0;  1 drivers
v0000028768203650_0 .net *"_ivl_78", 0 0, L_00000287682ab2a0;  1 drivers
v00000287682036f0_0 .net *"_ivl_81", 0 0, L_00000287682b5470;  1 drivers
v0000028768203790_0 .net *"_ivl_83", 0 0, L_00000287682b3350;  1 drivers
v0000028768203830_0 .net *"_ivl_84", 0 0, L_00000287682ab460;  1 drivers
v0000028768203f10_0 .net *"_ivl_87", 0 0, L_00000287682b5510;  1 drivers
v00000287682040f0_0 .net *"_ivl_89", 0 0, L_00000287682b5150;  1 drivers
v0000028768204230_0 .net *"_ivl_9", 0 0, L_0000028768241e70;  1 drivers
v0000028768204370_0 .net *"_ivl_90", 0 0, L_00000287682aac10;  1 drivers
v0000028768200c70_0 .net *"_ivl_93", 0 0, L_00000287682b3710;  1 drivers
v00000287682031f0_0 .net *"_ivl_95", 0 0, L_00000287682b55b0;  1 drivers
v00000287682027f0_0 .net *"_ivl_96", 0 0, L_00000287682ab4d0;  1 drivers
v0000028768201990_0 .net *"_ivl_99", 0 0, L_00000287682b47f0;  1 drivers
v0000028768201530_0 .net "a", 31 0, v0000028768210140_0;  alias, 1 drivers
v0000028768202d90_0 .net "b", 31 0, v000002876820f600_0;  alias, 1 drivers
v0000028768203290_0 .net "out", 0 0, L_00000287682ab9a0;  alias, 1 drivers
v0000028768201710_0 .net "temp", 31 0, L_00000287682b4f70;  1 drivers
L_00000287682410b0 .part v0000028768210140_0, 0, 1;
L_0000028768241dd0 .part v000002876820f600_0, 0, 1;
L_0000028768241e70 .part v0000028768210140_0, 1, 1;
L_0000028768241010 .part v000002876820f600_0, 1, 1;
L_00000287682429b0 .part v0000028768210140_0, 2, 1;
L_0000028768241f10 .part v000002876820f600_0, 2, 1;
L_0000028768242910 .part v0000028768210140_0, 3, 1;
L_0000028768242a50 .part v000002876820f600_0, 3, 1;
L_0000028768242af0 .part v0000028768210140_0, 4, 1;
L_0000028768242b90 .part v000002876820f600_0, 4, 1;
L_0000028768242e10 .part v0000028768210140_0, 5, 1;
L_0000028768240ed0 .part v000002876820f600_0, 5, 1;
L_00000287682b3170 .part v0000028768210140_0, 6, 1;
L_00000287682b51f0 .part v000002876820f600_0, 6, 1;
L_00000287682b3e90 .part v0000028768210140_0, 7, 1;
L_00000287682b3030 .part v000002876820f600_0, 7, 1;
L_00000287682b37b0 .part v0000028768210140_0, 8, 1;
L_00000287682b3210 .part v000002876820f600_0, 8, 1;
L_00000287682b5290 .part v0000028768210140_0, 9, 1;
L_00000287682b53d0 .part v000002876820f600_0, 9, 1;
L_00000287682b3cb0 .part v0000028768210140_0, 10, 1;
L_00000287682b4070 .part v000002876820f600_0, 10, 1;
L_00000287682b3c10 .part v0000028768210140_0, 11, 1;
L_00000287682b5330 .part v000002876820f600_0, 11, 1;
L_00000287682b50b0 .part v0000028768210140_0, 12, 1;
L_00000287682b30d0 .part v000002876820f600_0, 12, 1;
L_00000287682b5470 .part v0000028768210140_0, 13, 1;
L_00000287682b3350 .part v000002876820f600_0, 13, 1;
L_00000287682b5510 .part v0000028768210140_0, 14, 1;
L_00000287682b5150 .part v000002876820f600_0, 14, 1;
L_00000287682b3710 .part v0000028768210140_0, 15, 1;
L_00000287682b55b0 .part v000002876820f600_0, 15, 1;
L_00000287682b47f0 .part v0000028768210140_0, 16, 1;
L_00000287682b32b0 .part v000002876820f600_0, 16, 1;
L_00000287682b2f90 .part v0000028768210140_0, 17, 1;
L_00000287682b5650 .part v000002876820f600_0, 17, 1;
L_00000287682b3530 .part v0000028768210140_0, 18, 1;
L_00000287682b3850 .part v000002876820f600_0, 18, 1;
L_00000287682b3a30 .part v0000028768210140_0, 19, 1;
L_00000287682b3670 .part v000002876820f600_0, 19, 1;
L_00000287682b49d0 .part v0000028768210140_0, 20, 1;
L_00000287682b4c50 .part v000002876820f600_0, 20, 1;
L_00000287682b3fd0 .part v0000028768210140_0, 21, 1;
L_00000287682b4890 .part v000002876820f600_0, 21, 1;
L_00000287682b38f0 .part v0000028768210140_0, 22, 1;
L_00000287682b4930 .part v000002876820f600_0, 22, 1;
L_00000287682b35d0 .part v0000028768210140_0, 23, 1;
L_00000287682b4390 .part v000002876820f600_0, 23, 1;
L_00000287682b3990 .part v0000028768210140_0, 24, 1;
L_00000287682b4110 .part v000002876820f600_0, 24, 1;
L_00000287682b4a70 .part v0000028768210140_0, 25, 1;
L_00000287682b33f0 .part v000002876820f600_0, 25, 1;
L_00000287682b3df0 .part v0000028768210140_0, 26, 1;
L_00000287682b3d50 .part v000002876820f600_0, 26, 1;
L_00000287682b3490 .part v0000028768210140_0, 27, 1;
L_00000287682b3ad0 .part v000002876820f600_0, 27, 1;
L_00000287682b4570 .part v0000028768210140_0, 28, 1;
L_00000287682b4cf0 .part v000002876820f600_0, 28, 1;
L_00000287682b4e30 .part v0000028768210140_0, 29, 1;
L_00000287682b3b70 .part v000002876820f600_0, 29, 1;
L_00000287682b4b10 .part v0000028768210140_0, 30, 1;
L_00000287682b3f30 .part v000002876820f600_0, 30, 1;
LS_00000287682b4f70_0_0 .concat8 [ 1 1 1 1], L_00000287682aa900, L_00000287682ab850, L_00000287682ab540, L_00000287682aa970;
LS_00000287682b4f70_0_4 .concat8 [ 1 1 1 1], L_00000287682aa200, L_00000287682aa0b0, L_00000287682aa120, L_00000287682ab3f0;
LS_00000287682b4f70_0_8 .concat8 [ 1 1 1 1], L_00000287682aa820, L_00000287682aa740, L_00000287682aac80, L_00000287682aa9e0;
LS_00000287682b4f70_0_12 .concat8 [ 1 1 1 1], L_00000287682aa580, L_00000287682ab2a0, L_00000287682ab460, L_00000287682aac10;
LS_00000287682b4f70_0_16 .concat8 [ 1 1 1 1], L_00000287682ab4d0, L_00000287682aaa50, L_00000287682aa040, L_00000287682ab7e0;
LS_00000287682b4f70_0_20 .concat8 [ 1 1 1 1], L_00000287682aa5f0, L_00000287682aba80, L_00000287682aae40, L_00000287682aaeb0;
LS_00000287682b4f70_0_24 .concat8 [ 1 1 1 1], L_00000287682a9f60, L_00000287682aacf0, L_00000287682ab620, L_00000287682aaf90;
LS_00000287682b4f70_0_28 .concat8 [ 1 1 1 1], L_00000287682ab000, L_00000287682ab8c0, L_00000287682aa350, L_00000287682ab0e0;
LS_00000287682b4f70_1_0 .concat8 [ 4 4 4 4], LS_00000287682b4f70_0_0, LS_00000287682b4f70_0_4, LS_00000287682b4f70_0_8, LS_00000287682b4f70_0_12;
LS_00000287682b4f70_1_4 .concat8 [ 4 4 4 4], LS_00000287682b4f70_0_16, LS_00000287682b4f70_0_20, LS_00000287682b4f70_0_24, LS_00000287682b4f70_0_28;
L_00000287682b4f70 .concat8 [ 16 16 0 0], LS_00000287682b4f70_1_0, LS_00000287682b4f70_1_4;
L_00000287682b4430 .part v0000028768210140_0, 31, 1;
L_00000287682b41b0 .part v000002876820f600_0, 31, 1;
L_00000287682b4d90 .part L_00000287682b4f70, 0, 1;
L_00000287682b44d0 .part L_00000287682b4f70, 1, 1;
L_00000287682b4250 .part L_00000287682b4f70, 2, 1;
L_00000287682b42f0 .part L_00000287682b4f70, 3, 1;
L_00000287682b4610 .part L_00000287682b4f70, 4, 1;
L_00000287682b46b0 .part L_00000287682b4f70, 5, 1;
L_00000287682b4750 .part L_00000287682b4f70, 6, 1;
L_00000287682b4ed0 .part L_00000287682b4f70, 7, 1;
L_00000287682b4bb0 .part L_00000287682b4f70, 8, 1;
L_00000287682b5010 .part L_00000287682b4f70, 9, 1;
L_00000287682b56f0 .part L_00000287682b4f70, 10, 1;
L_00000287682b5ab0 .part L_00000287682b4f70, 11, 1;
L_00000287682b5970 .part L_00000287682b4f70, 12, 1;
L_00000287682b5a10 .part L_00000287682b4f70, 13, 1;
L_00000287682b5b50 .part L_00000287682b4f70, 14, 1;
L_00000287682b5c90 .part L_00000287682b4f70, 15, 1;
L_00000287682b5bf0 .part L_00000287682b4f70, 16, 1;
L_00000287682b5830 .part L_00000287682b4f70, 17, 1;
L_00000287682b5d30 .part L_00000287682b4f70, 18, 1;
L_00000287682b5dd0 .part L_00000287682b4f70, 19, 1;
L_00000287682b5e70 .part L_00000287682b4f70, 20, 1;
L_00000287682b5790 .part L_00000287682b4f70, 21, 1;
L_00000287682b58d0 .part L_00000287682b4f70, 22, 1;
L_00000287682af570 .part L_00000287682b4f70, 23, 1;
L_00000287682afc50 .part L_00000287682b4f70, 24, 1;
L_00000287682b0330 .part L_00000287682b4f70, 25, 1;
L_00000287682af110 .part L_00000287682b4f70, 26, 1;
L_00000287682aed50 .part L_00000287682b4f70, 27, 1;
L_00000287682ae990 .part L_00000287682b4f70, 28, 1;
L_00000287682afe30 .part L_00000287682b4f70, 29, 1;
L_00000287682ae7b0 .part L_00000287682b4f70, 30, 1;
L_00000287682ae5d0 .part L_00000287682b4f70, 31, 1;
S_0000028768013350 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000028767fc9b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000287681979d0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000287682aaf20 .functor NOT 1, L_0000028768242870, C4<0>, C4<0>, C4<0>;
v0000028768201b70_0 .net "A", 31 0, v0000028768210140_0;  alias, 1 drivers
v0000028768203330_0 .net "ALUOP", 3 0, v0000028768201850_0;  alias, 1 drivers
v0000028768202890_0 .net "B", 31 0, v000002876820f600_0;  alias, 1 drivers
v0000028768202ed0_0 .var "CF", 0 0;
v00000287682030b0_0 .net "ZF", 0 0, L_00000287682aaf20;  alias, 1 drivers
v0000028768201cb0_0 .net *"_ivl_1", 0 0, L_0000028768242870;  1 drivers
v0000028768203150_0 .var "res", 31 0;
E_0000028768198810 .event anyedge, v0000028768203330_0, v0000028768201530_0, v0000028768202d90_0, v0000028768202ed0_0;
L_0000028768242870 .reduce/or v0000028768203150_0;
S_000002876800c910 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000028767fc9b20;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000028768205430 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028768205468 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000287682054a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000287682054d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028768205510 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028768205548 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028768205580 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000287682055b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000287682055f0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028768205628 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028768205660 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028768205698 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000287682056d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028768205708 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028768205740 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028768205778 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000287682057b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000287682057e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028768205820 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028768205858 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028768205890 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000287682058c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028768205900 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028768205938 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028768205970 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028768201850_0 .var "ALU_OP", 3 0;
v00000287682017b0_0 .net "opcode", 11 0, v0000028768210640_0;  alias, 1 drivers
E_0000028768198790 .event anyedge, v000002876810c550_0;
S_000002876800caa0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000028767fe96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002876820d8a0_0 .net "EX1_forward_to_B", 31 0, v000002876820e160_0;  alias, 1 drivers
v000002876820e980_0 .net "EX_PFC", 31 0, v000002876820e2a0_0;  alias, 1 drivers
v000002876820d760_0 .net "EX_PFC_to_IF", 31 0, L_0000028768241d30;  alias, 1 drivers
v000002876820ccc0_0 .net "alu_selA", 1 0, L_0000028768244170;  alias, 1 drivers
v000002876820e8e0_0 .net "alu_selB", 1 0, L_0000028768245a70;  alias, 1 drivers
v000002876820e3e0_0 .net "ex_haz", 31 0, v00000287681fdac0_0;  alias, 1 drivers
v000002876820ee80_0 .net "id_haz", 31 0, L_00000287682409d0;  alias, 1 drivers
v000002876820cc20_0 .net "is_jr", 0 0, v000002876820d080_0;  alias, 1 drivers
v000002876820e700_0 .net "mem_haz", 31 0, L_00000287682c7130;  alias, 1 drivers
v000002876820e0c0_0 .net "oper1", 31 0, L_0000028768247f20;  alias, 1 drivers
v000002876820cd60_0 .net "oper2", 31 0, L_00000287682ab690;  alias, 1 drivers
v000002876820ce00_0 .net "pc", 31 0, v000002876820e660_0;  alias, 1 drivers
v000002876820cea0_0 .net "rs1", 31 0, v000002876820d1c0_0;  alias, 1 drivers
v000002876820d120_0 .net "rs2_in", 31 0, v000002876820e840_0;  alias, 1 drivers
v000002876820cf40_0 .net "rs2_out", 31 0, L_00000287682aa6d0;  alias, 1 drivers
v000002876820da80_0 .net "store_rs2_forward", 1 0, L_0000028768245f70;  alias, 1 drivers
L_0000028768241d30 .functor MUXZ 32, v000002876820e2a0_0, L_0000028768247f20, v000002876820d080_0, C4<>;
S_0000028767fc8280 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002876800caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000028768198cd0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000028768246e10 .functor NOT 1, L_0000028768242050, C4<0>, C4<0>, C4<0>;
L_0000028768246390 .functor NOT 1, L_0000028768241290, C4<0>, C4<0>, C4<0>;
L_0000028768246470 .functor NOT 1, L_0000028768242730, C4<0>, C4<0>, C4<0>;
L_0000028768247b30 .functor NOT 1, L_0000028768242c30, C4<0>, C4<0>, C4<0>;
L_0000028768247d60 .functor AND 32, L_0000028768246cc0, v000002876820d1c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028768246240 .functor AND 32, L_0000028768246400, L_00000287682c7130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028768246550 .functor OR 32, L_0000028768247d60, L_0000028768246240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000287682470b0 .functor AND 32, L_0000028768247040, v00000287681fdac0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028768247dd0 .functor OR 32, L_0000028768246550, L_00000287682470b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000287682480e0 .functor AND 32, L_00000287682461d0, L_00000287682409d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028768247f20 .functor OR 32, L_0000028768247dd0, L_00000287682480e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000287682013f0_0 .net *"_ivl_1", 0 0, L_0000028768242050;  1 drivers
v0000028768201490_0 .net *"_ivl_13", 0 0, L_0000028768242730;  1 drivers
v0000028768202250_0 .net *"_ivl_14", 0 0, L_0000028768246470;  1 drivers
v00000287682022f0_0 .net *"_ivl_19", 0 0, L_0000028768242cd0;  1 drivers
v0000028768202430_0 .net *"_ivl_2", 0 0, L_0000028768246e10;  1 drivers
v0000028768207ba0_0 .net *"_ivl_23", 0 0, L_0000028768241790;  1 drivers
v0000028768207240_0 .net *"_ivl_27", 0 0, L_0000028768242c30;  1 drivers
v0000028768208460_0 .net *"_ivl_28", 0 0, L_0000028768247b30;  1 drivers
v00000287682085a0_0 .net *"_ivl_33", 0 0, L_0000028768240bb0;  1 drivers
v0000028768206c00_0 .net *"_ivl_37", 0 0, L_0000028768241830;  1 drivers
v0000028768208f00_0 .net *"_ivl_40", 31 0, L_0000028768247d60;  1 drivers
v0000028768206fc0_0 .net *"_ivl_42", 31 0, L_0000028768246240;  1 drivers
v0000028768206f20_0 .net *"_ivl_44", 31 0, L_0000028768246550;  1 drivers
v0000028768208fa0_0 .net *"_ivl_46", 31 0, L_00000287682470b0;  1 drivers
v0000028768207420_0 .net *"_ivl_48", 31 0, L_0000028768247dd0;  1 drivers
v00000287682071a0_0 .net *"_ivl_50", 31 0, L_00000287682480e0;  1 drivers
v0000028768208640_0 .net *"_ivl_7", 0 0, L_0000028768241290;  1 drivers
v0000028768209040_0 .net *"_ivl_8", 0 0, L_0000028768246390;  1 drivers
v00000287682086e0_0 .net "ina", 31 0, v000002876820d1c0_0;  alias, 1 drivers
v0000028768206ca0_0 .net "inb", 31 0, L_00000287682c7130;  alias, 1 drivers
v00000287682072e0_0 .net "inc", 31 0, v00000287681fdac0_0;  alias, 1 drivers
v0000028768207380_0 .net "ind", 31 0, L_00000287682409d0;  alias, 1 drivers
v00000287682090e0_0 .net "out", 31 0, L_0000028768247f20;  alias, 1 drivers
v0000028768207b00_0 .net "s0", 31 0, L_0000028768246cc0;  1 drivers
v0000028768206a20_0 .net "s1", 31 0, L_0000028768246400;  1 drivers
v00000287682079c0_0 .net "s2", 31 0, L_0000028768247040;  1 drivers
v0000028768208500_0 .net "s3", 31 0, L_00000287682461d0;  1 drivers
v0000028768207c40_0 .net "sel", 1 0, L_0000028768244170;  alias, 1 drivers
L_0000028768242050 .part L_0000028768244170, 1, 1;
LS_0000028768240b10_0_0 .concat [ 1 1 1 1], L_0000028768246e10, L_0000028768246e10, L_0000028768246e10, L_0000028768246e10;
LS_0000028768240b10_0_4 .concat [ 1 1 1 1], L_0000028768246e10, L_0000028768246e10, L_0000028768246e10, L_0000028768246e10;
LS_0000028768240b10_0_8 .concat [ 1 1 1 1], L_0000028768246e10, L_0000028768246e10, L_0000028768246e10, L_0000028768246e10;
LS_0000028768240b10_0_12 .concat [ 1 1 1 1], L_0000028768246e10, L_0000028768246e10, L_0000028768246e10, L_0000028768246e10;
LS_0000028768240b10_0_16 .concat [ 1 1 1 1], L_0000028768246e10, L_0000028768246e10, L_0000028768246e10, L_0000028768246e10;
LS_0000028768240b10_0_20 .concat [ 1 1 1 1], L_0000028768246e10, L_0000028768246e10, L_0000028768246e10, L_0000028768246e10;
LS_0000028768240b10_0_24 .concat [ 1 1 1 1], L_0000028768246e10, L_0000028768246e10, L_0000028768246e10, L_0000028768246e10;
LS_0000028768240b10_0_28 .concat [ 1 1 1 1], L_0000028768246e10, L_0000028768246e10, L_0000028768246e10, L_0000028768246e10;
LS_0000028768240b10_1_0 .concat [ 4 4 4 4], LS_0000028768240b10_0_0, LS_0000028768240b10_0_4, LS_0000028768240b10_0_8, LS_0000028768240b10_0_12;
LS_0000028768240b10_1_4 .concat [ 4 4 4 4], LS_0000028768240b10_0_16, LS_0000028768240b10_0_20, LS_0000028768240b10_0_24, LS_0000028768240b10_0_28;
L_0000028768240b10 .concat [ 16 16 0 0], LS_0000028768240b10_1_0, LS_0000028768240b10_1_4;
L_0000028768241290 .part L_0000028768244170, 0, 1;
LS_0000028768240c50_0_0 .concat [ 1 1 1 1], L_0000028768246390, L_0000028768246390, L_0000028768246390, L_0000028768246390;
LS_0000028768240c50_0_4 .concat [ 1 1 1 1], L_0000028768246390, L_0000028768246390, L_0000028768246390, L_0000028768246390;
LS_0000028768240c50_0_8 .concat [ 1 1 1 1], L_0000028768246390, L_0000028768246390, L_0000028768246390, L_0000028768246390;
LS_0000028768240c50_0_12 .concat [ 1 1 1 1], L_0000028768246390, L_0000028768246390, L_0000028768246390, L_0000028768246390;
LS_0000028768240c50_0_16 .concat [ 1 1 1 1], L_0000028768246390, L_0000028768246390, L_0000028768246390, L_0000028768246390;
LS_0000028768240c50_0_20 .concat [ 1 1 1 1], L_0000028768246390, L_0000028768246390, L_0000028768246390, L_0000028768246390;
LS_0000028768240c50_0_24 .concat [ 1 1 1 1], L_0000028768246390, L_0000028768246390, L_0000028768246390, L_0000028768246390;
LS_0000028768240c50_0_28 .concat [ 1 1 1 1], L_0000028768246390, L_0000028768246390, L_0000028768246390, L_0000028768246390;
LS_0000028768240c50_1_0 .concat [ 4 4 4 4], LS_0000028768240c50_0_0, LS_0000028768240c50_0_4, LS_0000028768240c50_0_8, LS_0000028768240c50_0_12;
LS_0000028768240c50_1_4 .concat [ 4 4 4 4], LS_0000028768240c50_0_16, LS_0000028768240c50_0_20, LS_0000028768240c50_0_24, LS_0000028768240c50_0_28;
L_0000028768240c50 .concat [ 16 16 0 0], LS_0000028768240c50_1_0, LS_0000028768240c50_1_4;
L_0000028768242730 .part L_0000028768244170, 1, 1;
LS_00000287682416f0_0_0 .concat [ 1 1 1 1], L_0000028768246470, L_0000028768246470, L_0000028768246470, L_0000028768246470;
LS_00000287682416f0_0_4 .concat [ 1 1 1 1], L_0000028768246470, L_0000028768246470, L_0000028768246470, L_0000028768246470;
LS_00000287682416f0_0_8 .concat [ 1 1 1 1], L_0000028768246470, L_0000028768246470, L_0000028768246470, L_0000028768246470;
LS_00000287682416f0_0_12 .concat [ 1 1 1 1], L_0000028768246470, L_0000028768246470, L_0000028768246470, L_0000028768246470;
LS_00000287682416f0_0_16 .concat [ 1 1 1 1], L_0000028768246470, L_0000028768246470, L_0000028768246470, L_0000028768246470;
LS_00000287682416f0_0_20 .concat [ 1 1 1 1], L_0000028768246470, L_0000028768246470, L_0000028768246470, L_0000028768246470;
LS_00000287682416f0_0_24 .concat [ 1 1 1 1], L_0000028768246470, L_0000028768246470, L_0000028768246470, L_0000028768246470;
LS_00000287682416f0_0_28 .concat [ 1 1 1 1], L_0000028768246470, L_0000028768246470, L_0000028768246470, L_0000028768246470;
LS_00000287682416f0_1_0 .concat [ 4 4 4 4], LS_00000287682416f0_0_0, LS_00000287682416f0_0_4, LS_00000287682416f0_0_8, LS_00000287682416f0_0_12;
LS_00000287682416f0_1_4 .concat [ 4 4 4 4], LS_00000287682416f0_0_16, LS_00000287682416f0_0_20, LS_00000287682416f0_0_24, LS_00000287682416f0_0_28;
L_00000287682416f0 .concat [ 16 16 0 0], LS_00000287682416f0_1_0, LS_00000287682416f0_1_4;
L_0000028768242cd0 .part L_0000028768244170, 0, 1;
LS_0000028768241650_0_0 .concat [ 1 1 1 1], L_0000028768242cd0, L_0000028768242cd0, L_0000028768242cd0, L_0000028768242cd0;
LS_0000028768241650_0_4 .concat [ 1 1 1 1], L_0000028768242cd0, L_0000028768242cd0, L_0000028768242cd0, L_0000028768242cd0;
LS_0000028768241650_0_8 .concat [ 1 1 1 1], L_0000028768242cd0, L_0000028768242cd0, L_0000028768242cd0, L_0000028768242cd0;
LS_0000028768241650_0_12 .concat [ 1 1 1 1], L_0000028768242cd0, L_0000028768242cd0, L_0000028768242cd0, L_0000028768242cd0;
LS_0000028768241650_0_16 .concat [ 1 1 1 1], L_0000028768242cd0, L_0000028768242cd0, L_0000028768242cd0, L_0000028768242cd0;
LS_0000028768241650_0_20 .concat [ 1 1 1 1], L_0000028768242cd0, L_0000028768242cd0, L_0000028768242cd0, L_0000028768242cd0;
LS_0000028768241650_0_24 .concat [ 1 1 1 1], L_0000028768242cd0, L_0000028768242cd0, L_0000028768242cd0, L_0000028768242cd0;
LS_0000028768241650_0_28 .concat [ 1 1 1 1], L_0000028768242cd0, L_0000028768242cd0, L_0000028768242cd0, L_0000028768242cd0;
LS_0000028768241650_1_0 .concat [ 4 4 4 4], LS_0000028768241650_0_0, LS_0000028768241650_0_4, LS_0000028768241650_0_8, LS_0000028768241650_0_12;
LS_0000028768241650_1_4 .concat [ 4 4 4 4], LS_0000028768241650_0_16, LS_0000028768241650_0_20, LS_0000028768241650_0_24, LS_0000028768241650_0_28;
L_0000028768241650 .concat [ 16 16 0 0], LS_0000028768241650_1_0, LS_0000028768241650_1_4;
L_0000028768241790 .part L_0000028768244170, 1, 1;
LS_0000028768241150_0_0 .concat [ 1 1 1 1], L_0000028768241790, L_0000028768241790, L_0000028768241790, L_0000028768241790;
LS_0000028768241150_0_4 .concat [ 1 1 1 1], L_0000028768241790, L_0000028768241790, L_0000028768241790, L_0000028768241790;
LS_0000028768241150_0_8 .concat [ 1 1 1 1], L_0000028768241790, L_0000028768241790, L_0000028768241790, L_0000028768241790;
LS_0000028768241150_0_12 .concat [ 1 1 1 1], L_0000028768241790, L_0000028768241790, L_0000028768241790, L_0000028768241790;
LS_0000028768241150_0_16 .concat [ 1 1 1 1], L_0000028768241790, L_0000028768241790, L_0000028768241790, L_0000028768241790;
LS_0000028768241150_0_20 .concat [ 1 1 1 1], L_0000028768241790, L_0000028768241790, L_0000028768241790, L_0000028768241790;
LS_0000028768241150_0_24 .concat [ 1 1 1 1], L_0000028768241790, L_0000028768241790, L_0000028768241790, L_0000028768241790;
LS_0000028768241150_0_28 .concat [ 1 1 1 1], L_0000028768241790, L_0000028768241790, L_0000028768241790, L_0000028768241790;
LS_0000028768241150_1_0 .concat [ 4 4 4 4], LS_0000028768241150_0_0, LS_0000028768241150_0_4, LS_0000028768241150_0_8, LS_0000028768241150_0_12;
LS_0000028768241150_1_4 .concat [ 4 4 4 4], LS_0000028768241150_0_16, LS_0000028768241150_0_20, LS_0000028768241150_0_24, LS_0000028768241150_0_28;
L_0000028768241150 .concat [ 16 16 0 0], LS_0000028768241150_1_0, LS_0000028768241150_1_4;
L_0000028768242c30 .part L_0000028768244170, 0, 1;
LS_0000028768243090_0_0 .concat [ 1 1 1 1], L_0000028768247b30, L_0000028768247b30, L_0000028768247b30, L_0000028768247b30;
LS_0000028768243090_0_4 .concat [ 1 1 1 1], L_0000028768247b30, L_0000028768247b30, L_0000028768247b30, L_0000028768247b30;
LS_0000028768243090_0_8 .concat [ 1 1 1 1], L_0000028768247b30, L_0000028768247b30, L_0000028768247b30, L_0000028768247b30;
LS_0000028768243090_0_12 .concat [ 1 1 1 1], L_0000028768247b30, L_0000028768247b30, L_0000028768247b30, L_0000028768247b30;
LS_0000028768243090_0_16 .concat [ 1 1 1 1], L_0000028768247b30, L_0000028768247b30, L_0000028768247b30, L_0000028768247b30;
LS_0000028768243090_0_20 .concat [ 1 1 1 1], L_0000028768247b30, L_0000028768247b30, L_0000028768247b30, L_0000028768247b30;
LS_0000028768243090_0_24 .concat [ 1 1 1 1], L_0000028768247b30, L_0000028768247b30, L_0000028768247b30, L_0000028768247b30;
LS_0000028768243090_0_28 .concat [ 1 1 1 1], L_0000028768247b30, L_0000028768247b30, L_0000028768247b30, L_0000028768247b30;
LS_0000028768243090_1_0 .concat [ 4 4 4 4], LS_0000028768243090_0_0, LS_0000028768243090_0_4, LS_0000028768243090_0_8, LS_0000028768243090_0_12;
LS_0000028768243090_1_4 .concat [ 4 4 4 4], LS_0000028768243090_0_16, LS_0000028768243090_0_20, LS_0000028768243090_0_24, LS_0000028768243090_0_28;
L_0000028768243090 .concat [ 16 16 0 0], LS_0000028768243090_1_0, LS_0000028768243090_1_4;
L_0000028768240bb0 .part L_0000028768244170, 1, 1;
LS_0000028768242230_0_0 .concat [ 1 1 1 1], L_0000028768240bb0, L_0000028768240bb0, L_0000028768240bb0, L_0000028768240bb0;
LS_0000028768242230_0_4 .concat [ 1 1 1 1], L_0000028768240bb0, L_0000028768240bb0, L_0000028768240bb0, L_0000028768240bb0;
LS_0000028768242230_0_8 .concat [ 1 1 1 1], L_0000028768240bb0, L_0000028768240bb0, L_0000028768240bb0, L_0000028768240bb0;
LS_0000028768242230_0_12 .concat [ 1 1 1 1], L_0000028768240bb0, L_0000028768240bb0, L_0000028768240bb0, L_0000028768240bb0;
LS_0000028768242230_0_16 .concat [ 1 1 1 1], L_0000028768240bb0, L_0000028768240bb0, L_0000028768240bb0, L_0000028768240bb0;
LS_0000028768242230_0_20 .concat [ 1 1 1 1], L_0000028768240bb0, L_0000028768240bb0, L_0000028768240bb0, L_0000028768240bb0;
LS_0000028768242230_0_24 .concat [ 1 1 1 1], L_0000028768240bb0, L_0000028768240bb0, L_0000028768240bb0, L_0000028768240bb0;
LS_0000028768242230_0_28 .concat [ 1 1 1 1], L_0000028768240bb0, L_0000028768240bb0, L_0000028768240bb0, L_0000028768240bb0;
LS_0000028768242230_1_0 .concat [ 4 4 4 4], LS_0000028768242230_0_0, LS_0000028768242230_0_4, LS_0000028768242230_0_8, LS_0000028768242230_0_12;
LS_0000028768242230_1_4 .concat [ 4 4 4 4], LS_0000028768242230_0_16, LS_0000028768242230_0_20, LS_0000028768242230_0_24, LS_0000028768242230_0_28;
L_0000028768242230 .concat [ 16 16 0 0], LS_0000028768242230_1_0, LS_0000028768242230_1_4;
L_0000028768241830 .part L_0000028768244170, 0, 1;
LS_0000028768241ab0_0_0 .concat [ 1 1 1 1], L_0000028768241830, L_0000028768241830, L_0000028768241830, L_0000028768241830;
LS_0000028768241ab0_0_4 .concat [ 1 1 1 1], L_0000028768241830, L_0000028768241830, L_0000028768241830, L_0000028768241830;
LS_0000028768241ab0_0_8 .concat [ 1 1 1 1], L_0000028768241830, L_0000028768241830, L_0000028768241830, L_0000028768241830;
LS_0000028768241ab0_0_12 .concat [ 1 1 1 1], L_0000028768241830, L_0000028768241830, L_0000028768241830, L_0000028768241830;
LS_0000028768241ab0_0_16 .concat [ 1 1 1 1], L_0000028768241830, L_0000028768241830, L_0000028768241830, L_0000028768241830;
LS_0000028768241ab0_0_20 .concat [ 1 1 1 1], L_0000028768241830, L_0000028768241830, L_0000028768241830, L_0000028768241830;
LS_0000028768241ab0_0_24 .concat [ 1 1 1 1], L_0000028768241830, L_0000028768241830, L_0000028768241830, L_0000028768241830;
LS_0000028768241ab0_0_28 .concat [ 1 1 1 1], L_0000028768241830, L_0000028768241830, L_0000028768241830, L_0000028768241830;
LS_0000028768241ab0_1_0 .concat [ 4 4 4 4], LS_0000028768241ab0_0_0, LS_0000028768241ab0_0_4, LS_0000028768241ab0_0_8, LS_0000028768241ab0_0_12;
LS_0000028768241ab0_1_4 .concat [ 4 4 4 4], LS_0000028768241ab0_0_16, LS_0000028768241ab0_0_20, LS_0000028768241ab0_0_24, LS_0000028768241ab0_0_28;
L_0000028768241ab0 .concat [ 16 16 0 0], LS_0000028768241ab0_1_0, LS_0000028768241ab0_1_4;
S_0000028767fc8410 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000028767fc8280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028768246cc0 .functor AND 32, L_0000028768240b10, L_0000028768240c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028768202a70_0 .net "in1", 31 0, L_0000028768240b10;  1 drivers
v0000028768202070_0 .net "in2", 31 0, L_0000028768240c50;  1 drivers
v0000028768200e50_0 .net "out", 31 0, L_0000028768246cc0;  alias, 1 drivers
S_00000287680015c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000028767fc8280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028768246400 .functor AND 32, L_00000287682416f0, L_0000028768241650, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028768202b10_0 .net "in1", 31 0, L_00000287682416f0;  1 drivers
v0000028768202e30_0 .net "in2", 31 0, L_0000028768241650;  1 drivers
v0000028768202110_0 .net "out", 31 0, L_0000028768246400;  alias, 1 drivers
S_0000028768001750 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000028767fc8280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028768247040 .functor AND 32, L_0000028768241150, L_0000028768243090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028768203010_0 .net "in1", 31 0, L_0000028768241150;  1 drivers
v0000028768200f90_0 .net "in2", 31 0, L_0000028768243090;  1 drivers
v00000287682021b0_0 .net "out", 31 0, L_0000028768247040;  alias, 1 drivers
S_0000028768205b90 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000028767fc8280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000287682461d0 .functor AND 32, L_0000028768242230, L_0000028768241ab0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028768201030_0 .net "in1", 31 0, L_0000028768242230;  1 drivers
v0000028768201210_0 .net "in2", 31 0, L_0000028768241ab0;  1 drivers
v0000028768201350_0 .net "out", 31 0, L_00000287682461d0;  alias, 1 drivers
S_0000028768206040 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002876800caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000028768199790 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000028768247f90 .functor NOT 1, L_0000028768240a70, C4<0>, C4<0>, C4<0>;
L_0000028768248000 .functor NOT 1, L_0000028768242d70, C4<0>, C4<0>, C4<0>;
L_0000028768247eb0 .functor NOT 1, L_00000287682424b0, C4<0>, C4<0>, C4<0>;
L_00000287682aa4a0 .functor NOT 1, L_0000028768240cf0, C4<0>, C4<0>, C4<0>;
L_00000287682ab310 .functor AND 32, L_0000028768247e40, v000002876820e160_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000287682ab070 .functor AND 32, L_0000028768248070, L_00000287682c7130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000287682aa510 .functor OR 32, L_00000287682ab310, L_00000287682ab070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000287682aadd0 .functor AND 32, L_00000287681802c0, v00000287681fdac0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000287682aaba0 .functor OR 32, L_00000287682aa510, L_00000287682aadd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000287682ab700 .functor AND 32, L_00000287682aa430, L_00000287682409d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000287682ab690 .functor OR 32, L_00000287682aaba0, L_00000287682ab700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028768207600_0 .net *"_ivl_1", 0 0, L_0000028768240a70;  1 drivers
v0000028768207740_0 .net *"_ivl_13", 0 0, L_00000287682424b0;  1 drivers
v0000028768209180_0 .net *"_ivl_14", 0 0, L_0000028768247eb0;  1 drivers
v0000028768208780_0 .net *"_ivl_19", 0 0, L_0000028768242190;  1 drivers
v00000287682077e0_0 .net *"_ivl_2", 0 0, L_0000028768247f90;  1 drivers
v0000028768206ac0_0 .net *"_ivl_23", 0 0, L_0000028768241470;  1 drivers
v0000028768207ce0_0 .net *"_ivl_27", 0 0, L_0000028768240cf0;  1 drivers
v0000028768208820_0 .net *"_ivl_28", 0 0, L_00000287682aa4a0;  1 drivers
v0000028768207920_0 .net *"_ivl_33", 0 0, L_0000028768241a10;  1 drivers
v0000028768206de0_0 .net *"_ivl_37", 0 0, L_0000028768242f50;  1 drivers
v0000028768208280_0 .net *"_ivl_40", 31 0, L_00000287682ab310;  1 drivers
v0000028768208320_0 .net *"_ivl_42", 31 0, L_00000287682ab070;  1 drivers
v0000028768207a60_0 .net *"_ivl_44", 31 0, L_00000287682aa510;  1 drivers
v0000028768208dc0_0 .net *"_ivl_46", 31 0, L_00000287682aadd0;  1 drivers
v0000028768207d80_0 .net *"_ivl_48", 31 0, L_00000287682aaba0;  1 drivers
v0000028768206e80_0 .net *"_ivl_50", 31 0, L_00000287682ab700;  1 drivers
v0000028768207e20_0 .net *"_ivl_7", 0 0, L_0000028768242d70;  1 drivers
v00000287682088c0_0 .net *"_ivl_8", 0 0, L_0000028768248000;  1 drivers
v0000028768207ec0_0 .net "ina", 31 0, v000002876820e160_0;  alias, 1 drivers
v0000028768208e60_0 .net "inb", 31 0, L_00000287682c7130;  alias, 1 drivers
v0000028768207f60_0 .net "inc", 31 0, v00000287681fdac0_0;  alias, 1 drivers
v0000028768208c80_0 .net "ind", 31 0, L_00000287682409d0;  alias, 1 drivers
v0000028768208000_0 .net "out", 31 0, L_00000287682ab690;  alias, 1 drivers
v00000287682080a0_0 .net "s0", 31 0, L_0000028768247e40;  1 drivers
v0000028768208b40_0 .net "s1", 31 0, L_0000028768248070;  1 drivers
v00000287682081e0_0 .net "s2", 31 0, L_00000287681802c0;  1 drivers
v0000028768208960_0 .net "s3", 31 0, L_00000287682aa430;  1 drivers
v0000028768208aa0_0 .net "sel", 1 0, L_0000028768245a70;  alias, 1 drivers
L_0000028768240a70 .part L_0000028768245a70, 1, 1;
LS_00000287682425f0_0_0 .concat [ 1 1 1 1], L_0000028768247f90, L_0000028768247f90, L_0000028768247f90, L_0000028768247f90;
LS_00000287682425f0_0_4 .concat [ 1 1 1 1], L_0000028768247f90, L_0000028768247f90, L_0000028768247f90, L_0000028768247f90;
LS_00000287682425f0_0_8 .concat [ 1 1 1 1], L_0000028768247f90, L_0000028768247f90, L_0000028768247f90, L_0000028768247f90;
LS_00000287682425f0_0_12 .concat [ 1 1 1 1], L_0000028768247f90, L_0000028768247f90, L_0000028768247f90, L_0000028768247f90;
LS_00000287682425f0_0_16 .concat [ 1 1 1 1], L_0000028768247f90, L_0000028768247f90, L_0000028768247f90, L_0000028768247f90;
LS_00000287682425f0_0_20 .concat [ 1 1 1 1], L_0000028768247f90, L_0000028768247f90, L_0000028768247f90, L_0000028768247f90;
LS_00000287682425f0_0_24 .concat [ 1 1 1 1], L_0000028768247f90, L_0000028768247f90, L_0000028768247f90, L_0000028768247f90;
LS_00000287682425f0_0_28 .concat [ 1 1 1 1], L_0000028768247f90, L_0000028768247f90, L_0000028768247f90, L_0000028768247f90;
LS_00000287682425f0_1_0 .concat [ 4 4 4 4], LS_00000287682425f0_0_0, LS_00000287682425f0_0_4, LS_00000287682425f0_0_8, LS_00000287682425f0_0_12;
LS_00000287682425f0_1_4 .concat [ 4 4 4 4], LS_00000287682425f0_0_16, LS_00000287682425f0_0_20, LS_00000287682425f0_0_24, LS_00000287682425f0_0_28;
L_00000287682425f0 .concat [ 16 16 0 0], LS_00000287682425f0_1_0, LS_00000287682425f0_1_4;
L_0000028768242d70 .part L_0000028768245a70, 0, 1;
LS_00000287682422d0_0_0 .concat [ 1 1 1 1], L_0000028768248000, L_0000028768248000, L_0000028768248000, L_0000028768248000;
LS_00000287682422d0_0_4 .concat [ 1 1 1 1], L_0000028768248000, L_0000028768248000, L_0000028768248000, L_0000028768248000;
LS_00000287682422d0_0_8 .concat [ 1 1 1 1], L_0000028768248000, L_0000028768248000, L_0000028768248000, L_0000028768248000;
LS_00000287682422d0_0_12 .concat [ 1 1 1 1], L_0000028768248000, L_0000028768248000, L_0000028768248000, L_0000028768248000;
LS_00000287682422d0_0_16 .concat [ 1 1 1 1], L_0000028768248000, L_0000028768248000, L_0000028768248000, L_0000028768248000;
LS_00000287682422d0_0_20 .concat [ 1 1 1 1], L_0000028768248000, L_0000028768248000, L_0000028768248000, L_0000028768248000;
LS_00000287682422d0_0_24 .concat [ 1 1 1 1], L_0000028768248000, L_0000028768248000, L_0000028768248000, L_0000028768248000;
LS_00000287682422d0_0_28 .concat [ 1 1 1 1], L_0000028768248000, L_0000028768248000, L_0000028768248000, L_0000028768248000;
LS_00000287682422d0_1_0 .concat [ 4 4 4 4], LS_00000287682422d0_0_0, LS_00000287682422d0_0_4, LS_00000287682422d0_0_8, LS_00000287682422d0_0_12;
LS_00000287682422d0_1_4 .concat [ 4 4 4 4], LS_00000287682422d0_0_16, LS_00000287682422d0_0_20, LS_00000287682422d0_0_24, LS_00000287682422d0_0_28;
L_00000287682422d0 .concat [ 16 16 0 0], LS_00000287682422d0_1_0, LS_00000287682422d0_1_4;
L_00000287682424b0 .part L_0000028768245a70, 1, 1;
LS_0000028768241bf0_0_0 .concat [ 1 1 1 1], L_0000028768247eb0, L_0000028768247eb0, L_0000028768247eb0, L_0000028768247eb0;
LS_0000028768241bf0_0_4 .concat [ 1 1 1 1], L_0000028768247eb0, L_0000028768247eb0, L_0000028768247eb0, L_0000028768247eb0;
LS_0000028768241bf0_0_8 .concat [ 1 1 1 1], L_0000028768247eb0, L_0000028768247eb0, L_0000028768247eb0, L_0000028768247eb0;
LS_0000028768241bf0_0_12 .concat [ 1 1 1 1], L_0000028768247eb0, L_0000028768247eb0, L_0000028768247eb0, L_0000028768247eb0;
LS_0000028768241bf0_0_16 .concat [ 1 1 1 1], L_0000028768247eb0, L_0000028768247eb0, L_0000028768247eb0, L_0000028768247eb0;
LS_0000028768241bf0_0_20 .concat [ 1 1 1 1], L_0000028768247eb0, L_0000028768247eb0, L_0000028768247eb0, L_0000028768247eb0;
LS_0000028768241bf0_0_24 .concat [ 1 1 1 1], L_0000028768247eb0, L_0000028768247eb0, L_0000028768247eb0, L_0000028768247eb0;
LS_0000028768241bf0_0_28 .concat [ 1 1 1 1], L_0000028768247eb0, L_0000028768247eb0, L_0000028768247eb0, L_0000028768247eb0;
LS_0000028768241bf0_1_0 .concat [ 4 4 4 4], LS_0000028768241bf0_0_0, LS_0000028768241bf0_0_4, LS_0000028768241bf0_0_8, LS_0000028768241bf0_0_12;
LS_0000028768241bf0_1_4 .concat [ 4 4 4 4], LS_0000028768241bf0_0_16, LS_0000028768241bf0_0_20, LS_0000028768241bf0_0_24, LS_0000028768241bf0_0_28;
L_0000028768241bf0 .concat [ 16 16 0 0], LS_0000028768241bf0_1_0, LS_0000028768241bf0_1_4;
L_0000028768242190 .part L_0000028768245a70, 0, 1;
LS_0000028768242eb0_0_0 .concat [ 1 1 1 1], L_0000028768242190, L_0000028768242190, L_0000028768242190, L_0000028768242190;
LS_0000028768242eb0_0_4 .concat [ 1 1 1 1], L_0000028768242190, L_0000028768242190, L_0000028768242190, L_0000028768242190;
LS_0000028768242eb0_0_8 .concat [ 1 1 1 1], L_0000028768242190, L_0000028768242190, L_0000028768242190, L_0000028768242190;
LS_0000028768242eb0_0_12 .concat [ 1 1 1 1], L_0000028768242190, L_0000028768242190, L_0000028768242190, L_0000028768242190;
LS_0000028768242eb0_0_16 .concat [ 1 1 1 1], L_0000028768242190, L_0000028768242190, L_0000028768242190, L_0000028768242190;
LS_0000028768242eb0_0_20 .concat [ 1 1 1 1], L_0000028768242190, L_0000028768242190, L_0000028768242190, L_0000028768242190;
LS_0000028768242eb0_0_24 .concat [ 1 1 1 1], L_0000028768242190, L_0000028768242190, L_0000028768242190, L_0000028768242190;
LS_0000028768242eb0_0_28 .concat [ 1 1 1 1], L_0000028768242190, L_0000028768242190, L_0000028768242190, L_0000028768242190;
LS_0000028768242eb0_1_0 .concat [ 4 4 4 4], LS_0000028768242eb0_0_0, LS_0000028768242eb0_0_4, LS_0000028768242eb0_0_8, LS_0000028768242eb0_0_12;
LS_0000028768242eb0_1_4 .concat [ 4 4 4 4], LS_0000028768242eb0_0_16, LS_0000028768242eb0_0_20, LS_0000028768242eb0_0_24, LS_0000028768242eb0_0_28;
L_0000028768242eb0 .concat [ 16 16 0 0], LS_0000028768242eb0_1_0, LS_0000028768242eb0_1_4;
L_0000028768241470 .part L_0000028768245a70, 1, 1;
LS_0000028768242370_0_0 .concat [ 1 1 1 1], L_0000028768241470, L_0000028768241470, L_0000028768241470, L_0000028768241470;
LS_0000028768242370_0_4 .concat [ 1 1 1 1], L_0000028768241470, L_0000028768241470, L_0000028768241470, L_0000028768241470;
LS_0000028768242370_0_8 .concat [ 1 1 1 1], L_0000028768241470, L_0000028768241470, L_0000028768241470, L_0000028768241470;
LS_0000028768242370_0_12 .concat [ 1 1 1 1], L_0000028768241470, L_0000028768241470, L_0000028768241470, L_0000028768241470;
LS_0000028768242370_0_16 .concat [ 1 1 1 1], L_0000028768241470, L_0000028768241470, L_0000028768241470, L_0000028768241470;
LS_0000028768242370_0_20 .concat [ 1 1 1 1], L_0000028768241470, L_0000028768241470, L_0000028768241470, L_0000028768241470;
LS_0000028768242370_0_24 .concat [ 1 1 1 1], L_0000028768241470, L_0000028768241470, L_0000028768241470, L_0000028768241470;
LS_0000028768242370_0_28 .concat [ 1 1 1 1], L_0000028768241470, L_0000028768241470, L_0000028768241470, L_0000028768241470;
LS_0000028768242370_1_0 .concat [ 4 4 4 4], LS_0000028768242370_0_0, LS_0000028768242370_0_4, LS_0000028768242370_0_8, LS_0000028768242370_0_12;
LS_0000028768242370_1_4 .concat [ 4 4 4 4], LS_0000028768242370_0_16, LS_0000028768242370_0_20, LS_0000028768242370_0_24, LS_0000028768242370_0_28;
L_0000028768242370 .concat [ 16 16 0 0], LS_0000028768242370_1_0, LS_0000028768242370_1_4;
L_0000028768240cf0 .part L_0000028768245a70, 0, 1;
LS_00000287682411f0_0_0 .concat [ 1 1 1 1], L_00000287682aa4a0, L_00000287682aa4a0, L_00000287682aa4a0, L_00000287682aa4a0;
LS_00000287682411f0_0_4 .concat [ 1 1 1 1], L_00000287682aa4a0, L_00000287682aa4a0, L_00000287682aa4a0, L_00000287682aa4a0;
LS_00000287682411f0_0_8 .concat [ 1 1 1 1], L_00000287682aa4a0, L_00000287682aa4a0, L_00000287682aa4a0, L_00000287682aa4a0;
LS_00000287682411f0_0_12 .concat [ 1 1 1 1], L_00000287682aa4a0, L_00000287682aa4a0, L_00000287682aa4a0, L_00000287682aa4a0;
LS_00000287682411f0_0_16 .concat [ 1 1 1 1], L_00000287682aa4a0, L_00000287682aa4a0, L_00000287682aa4a0, L_00000287682aa4a0;
LS_00000287682411f0_0_20 .concat [ 1 1 1 1], L_00000287682aa4a0, L_00000287682aa4a0, L_00000287682aa4a0, L_00000287682aa4a0;
LS_00000287682411f0_0_24 .concat [ 1 1 1 1], L_00000287682aa4a0, L_00000287682aa4a0, L_00000287682aa4a0, L_00000287682aa4a0;
LS_00000287682411f0_0_28 .concat [ 1 1 1 1], L_00000287682aa4a0, L_00000287682aa4a0, L_00000287682aa4a0, L_00000287682aa4a0;
LS_00000287682411f0_1_0 .concat [ 4 4 4 4], LS_00000287682411f0_0_0, LS_00000287682411f0_0_4, LS_00000287682411f0_0_8, LS_00000287682411f0_0_12;
LS_00000287682411f0_1_4 .concat [ 4 4 4 4], LS_00000287682411f0_0_16, LS_00000287682411f0_0_20, LS_00000287682411f0_0_24, LS_00000287682411f0_0_28;
L_00000287682411f0 .concat [ 16 16 0 0], LS_00000287682411f0_1_0, LS_00000287682411f0_1_4;
L_0000028768241a10 .part L_0000028768245a70, 1, 1;
LS_0000028768240f70_0_0 .concat [ 1 1 1 1], L_0000028768241a10, L_0000028768241a10, L_0000028768241a10, L_0000028768241a10;
LS_0000028768240f70_0_4 .concat [ 1 1 1 1], L_0000028768241a10, L_0000028768241a10, L_0000028768241a10, L_0000028768241a10;
LS_0000028768240f70_0_8 .concat [ 1 1 1 1], L_0000028768241a10, L_0000028768241a10, L_0000028768241a10, L_0000028768241a10;
LS_0000028768240f70_0_12 .concat [ 1 1 1 1], L_0000028768241a10, L_0000028768241a10, L_0000028768241a10, L_0000028768241a10;
LS_0000028768240f70_0_16 .concat [ 1 1 1 1], L_0000028768241a10, L_0000028768241a10, L_0000028768241a10, L_0000028768241a10;
LS_0000028768240f70_0_20 .concat [ 1 1 1 1], L_0000028768241a10, L_0000028768241a10, L_0000028768241a10, L_0000028768241a10;
LS_0000028768240f70_0_24 .concat [ 1 1 1 1], L_0000028768241a10, L_0000028768241a10, L_0000028768241a10, L_0000028768241a10;
LS_0000028768240f70_0_28 .concat [ 1 1 1 1], L_0000028768241a10, L_0000028768241a10, L_0000028768241a10, L_0000028768241a10;
LS_0000028768240f70_1_0 .concat [ 4 4 4 4], LS_0000028768240f70_0_0, LS_0000028768240f70_0_4, LS_0000028768240f70_0_8, LS_0000028768240f70_0_12;
LS_0000028768240f70_1_4 .concat [ 4 4 4 4], LS_0000028768240f70_0_16, LS_0000028768240f70_0_20, LS_0000028768240f70_0_24, LS_0000028768240f70_0_28;
L_0000028768240f70 .concat [ 16 16 0 0], LS_0000028768240f70_1_0, LS_0000028768240f70_1_4;
L_0000028768242f50 .part L_0000028768245a70, 0, 1;
LS_0000028768242ff0_0_0 .concat [ 1 1 1 1], L_0000028768242f50, L_0000028768242f50, L_0000028768242f50, L_0000028768242f50;
LS_0000028768242ff0_0_4 .concat [ 1 1 1 1], L_0000028768242f50, L_0000028768242f50, L_0000028768242f50, L_0000028768242f50;
LS_0000028768242ff0_0_8 .concat [ 1 1 1 1], L_0000028768242f50, L_0000028768242f50, L_0000028768242f50, L_0000028768242f50;
LS_0000028768242ff0_0_12 .concat [ 1 1 1 1], L_0000028768242f50, L_0000028768242f50, L_0000028768242f50, L_0000028768242f50;
LS_0000028768242ff0_0_16 .concat [ 1 1 1 1], L_0000028768242f50, L_0000028768242f50, L_0000028768242f50, L_0000028768242f50;
LS_0000028768242ff0_0_20 .concat [ 1 1 1 1], L_0000028768242f50, L_0000028768242f50, L_0000028768242f50, L_0000028768242f50;
LS_0000028768242ff0_0_24 .concat [ 1 1 1 1], L_0000028768242f50, L_0000028768242f50, L_0000028768242f50, L_0000028768242f50;
LS_0000028768242ff0_0_28 .concat [ 1 1 1 1], L_0000028768242f50, L_0000028768242f50, L_0000028768242f50, L_0000028768242f50;
LS_0000028768242ff0_1_0 .concat [ 4 4 4 4], LS_0000028768242ff0_0_0, LS_0000028768242ff0_0_4, LS_0000028768242ff0_0_8, LS_0000028768242ff0_0_12;
LS_0000028768242ff0_1_4 .concat [ 4 4 4 4], LS_0000028768242ff0_0_16, LS_0000028768242ff0_0_20, LS_0000028768242ff0_0_24, LS_0000028768242ff0_0_28;
L_0000028768242ff0 .concat [ 16 16 0 0], LS_0000028768242ff0_1_0, LS_0000028768242ff0_1_4;
S_0000028768205d20 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000028768206040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028768247e40 .functor AND 32, L_00000287682425f0, L_00000287682422d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000287682083c0_0 .net "in1", 31 0, L_00000287682425f0;  1 drivers
v0000028768206d40_0 .net "in2", 31 0, L_00000287682422d0;  1 drivers
v0000028768208a00_0 .net "out", 31 0, L_0000028768247e40;  alias, 1 drivers
S_00000287682064f0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000028768206040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028768248070 .functor AND 32, L_0000028768241bf0, L_0000028768242eb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000287682074c0_0 .net "in1", 31 0, L_0000028768241bf0;  1 drivers
v0000028768207060_0 .net "in2", 31 0, L_0000028768242eb0;  1 drivers
v0000028768207880_0 .net "out", 31 0, L_0000028768248070;  alias, 1 drivers
S_0000028768205eb0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000028768206040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000287681802c0 .functor AND 32, L_0000028768242370, L_00000287682411f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028768208140_0 .net "in1", 31 0, L_0000028768242370;  1 drivers
v0000028768207100_0 .net "in2", 31 0, L_00000287682411f0;  1 drivers
v0000028768206b60_0 .net "out", 31 0, L_00000287681802c0;  alias, 1 drivers
S_00000287682061d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000028768206040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000287682aa430 .functor AND 32, L_0000028768240f70, L_0000028768242ff0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028768208d20_0 .net "in1", 31 0, L_0000028768240f70;  1 drivers
v00000287682076a0_0 .net "in2", 31 0, L_0000028768242ff0;  1 drivers
v0000028768207560_0 .net "out", 31 0, L_00000287682aa430;  alias, 1 drivers
S_0000028768206360 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002876800caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000028768199610 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000287682ab380 .functor NOT 1, L_00000287682418d0, C4<0>, C4<0>, C4<0>;
L_00000287682aad60 .functor NOT 1, L_0000028768241970, C4<0>, C4<0>, C4<0>;
L_00000287682aa7b0 .functor NOT 1, L_0000028768241c90, C4<0>, C4<0>, C4<0>;
L_00000287682aa890 .functor NOT 1, L_0000028768241510, C4<0>, C4<0>, C4<0>;
L_00000287682a9fd0 .functor AND 32, L_00000287682aa660, v000002876820e840_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000287682ab770 .functor AND 32, L_00000287682ab5b0, L_00000287682c7130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000287682ab230 .functor OR 32, L_00000287682a9fd0, L_00000287682ab770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000287682ab150 .functor AND 32, L_00000287682aab30, v00000287681fdac0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000287682ab930 .functor OR 32, L_00000287682ab230, L_00000287682ab150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000287682aa2e0 .functor AND 32, L_00000287682aaac0, L_00000287682409d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000287682aa6d0 .functor OR 32, L_00000287682ab930, L_00000287682aa2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000287682099a0_0 .net *"_ivl_1", 0 0, L_00000287682418d0;  1 drivers
v00000287682097c0_0 .net *"_ivl_13", 0 0, L_0000028768241c90;  1 drivers
v0000028768209ae0_0 .net *"_ivl_14", 0 0, L_00000287682aa7b0;  1 drivers
v000002876820a8a0_0 .net *"_ivl_19", 0 0, L_0000028768240d90;  1 drivers
v0000028768209400_0 .net *"_ivl_2", 0 0, L_00000287682ab380;  1 drivers
v0000028768209cc0_0 .net *"_ivl_23", 0 0, L_00000287682413d0;  1 drivers
v0000028768209680_0 .net *"_ivl_27", 0 0, L_0000028768241510;  1 drivers
v0000028768209860_0 .net *"_ivl_28", 0 0, L_00000287682aa890;  1 drivers
v0000028768209b80_0 .net *"_ivl_33", 0 0, L_0000028768240e30;  1 drivers
v0000028768209c20_0 .net *"_ivl_37", 0 0, L_0000028768241b50;  1 drivers
v0000028768209220_0 .net *"_ivl_40", 31 0, L_00000287682a9fd0;  1 drivers
v0000028768209d60_0 .net *"_ivl_42", 31 0, L_00000287682ab770;  1 drivers
v000002876820a440_0 .net *"_ivl_44", 31 0, L_00000287682ab230;  1 drivers
v0000028768209f40_0 .net *"_ivl_46", 31 0, L_00000287682ab150;  1 drivers
v0000028768209e00_0 .net *"_ivl_48", 31 0, L_00000287682ab930;  1 drivers
v00000287682094a0_0 .net *"_ivl_50", 31 0, L_00000287682aa2e0;  1 drivers
v000002876820a260_0 .net *"_ivl_7", 0 0, L_0000028768241970;  1 drivers
v0000028768209540_0 .net *"_ivl_8", 0 0, L_00000287682aad60;  1 drivers
v0000028768209ea0_0 .net "ina", 31 0, v000002876820e840_0;  alias, 1 drivers
v000002876820a4e0_0 .net "inb", 31 0, L_00000287682c7130;  alias, 1 drivers
v000002876820a1c0_0 .net "inc", 31 0, v00000287681fdac0_0;  alias, 1 drivers
v000002876820a300_0 .net "ind", 31 0, L_00000287682409d0;  alias, 1 drivers
v000002876820a3a0_0 .net "out", 31 0, L_00000287682aa6d0;  alias, 1 drivers
v000002876820a580_0 .net "s0", 31 0, L_00000287682aa660;  1 drivers
v000002876820a620_0 .net "s1", 31 0, L_00000287682ab5b0;  1 drivers
v000002876820a6c0_0 .net "s2", 31 0, L_00000287682aab30;  1 drivers
v000002876820d4e0_0 .net "s3", 31 0, L_00000287682aaac0;  1 drivers
v000002876820cb80_0 .net "sel", 1 0, L_0000028768245f70;  alias, 1 drivers
L_00000287682418d0 .part L_0000028768245f70, 1, 1;
LS_0000028768242410_0_0 .concat [ 1 1 1 1], L_00000287682ab380, L_00000287682ab380, L_00000287682ab380, L_00000287682ab380;
LS_0000028768242410_0_4 .concat [ 1 1 1 1], L_00000287682ab380, L_00000287682ab380, L_00000287682ab380, L_00000287682ab380;
LS_0000028768242410_0_8 .concat [ 1 1 1 1], L_00000287682ab380, L_00000287682ab380, L_00000287682ab380, L_00000287682ab380;
LS_0000028768242410_0_12 .concat [ 1 1 1 1], L_00000287682ab380, L_00000287682ab380, L_00000287682ab380, L_00000287682ab380;
LS_0000028768242410_0_16 .concat [ 1 1 1 1], L_00000287682ab380, L_00000287682ab380, L_00000287682ab380, L_00000287682ab380;
LS_0000028768242410_0_20 .concat [ 1 1 1 1], L_00000287682ab380, L_00000287682ab380, L_00000287682ab380, L_00000287682ab380;
LS_0000028768242410_0_24 .concat [ 1 1 1 1], L_00000287682ab380, L_00000287682ab380, L_00000287682ab380, L_00000287682ab380;
LS_0000028768242410_0_28 .concat [ 1 1 1 1], L_00000287682ab380, L_00000287682ab380, L_00000287682ab380, L_00000287682ab380;
LS_0000028768242410_1_0 .concat [ 4 4 4 4], LS_0000028768242410_0_0, LS_0000028768242410_0_4, LS_0000028768242410_0_8, LS_0000028768242410_0_12;
LS_0000028768242410_1_4 .concat [ 4 4 4 4], LS_0000028768242410_0_16, LS_0000028768242410_0_20, LS_0000028768242410_0_24, LS_0000028768242410_0_28;
L_0000028768242410 .concat [ 16 16 0 0], LS_0000028768242410_1_0, LS_0000028768242410_1_4;
L_0000028768241970 .part L_0000028768245f70, 0, 1;
LS_0000028768241330_0_0 .concat [ 1 1 1 1], L_00000287682aad60, L_00000287682aad60, L_00000287682aad60, L_00000287682aad60;
LS_0000028768241330_0_4 .concat [ 1 1 1 1], L_00000287682aad60, L_00000287682aad60, L_00000287682aad60, L_00000287682aad60;
LS_0000028768241330_0_8 .concat [ 1 1 1 1], L_00000287682aad60, L_00000287682aad60, L_00000287682aad60, L_00000287682aad60;
LS_0000028768241330_0_12 .concat [ 1 1 1 1], L_00000287682aad60, L_00000287682aad60, L_00000287682aad60, L_00000287682aad60;
LS_0000028768241330_0_16 .concat [ 1 1 1 1], L_00000287682aad60, L_00000287682aad60, L_00000287682aad60, L_00000287682aad60;
LS_0000028768241330_0_20 .concat [ 1 1 1 1], L_00000287682aad60, L_00000287682aad60, L_00000287682aad60, L_00000287682aad60;
LS_0000028768241330_0_24 .concat [ 1 1 1 1], L_00000287682aad60, L_00000287682aad60, L_00000287682aad60, L_00000287682aad60;
LS_0000028768241330_0_28 .concat [ 1 1 1 1], L_00000287682aad60, L_00000287682aad60, L_00000287682aad60, L_00000287682aad60;
LS_0000028768241330_1_0 .concat [ 4 4 4 4], LS_0000028768241330_0_0, LS_0000028768241330_0_4, LS_0000028768241330_0_8, LS_0000028768241330_0_12;
LS_0000028768241330_1_4 .concat [ 4 4 4 4], LS_0000028768241330_0_16, LS_0000028768241330_0_20, LS_0000028768241330_0_24, LS_0000028768241330_0_28;
L_0000028768241330 .concat [ 16 16 0 0], LS_0000028768241330_1_0, LS_0000028768241330_1_4;
L_0000028768241c90 .part L_0000028768245f70, 1, 1;
LS_0000028768242550_0_0 .concat [ 1 1 1 1], L_00000287682aa7b0, L_00000287682aa7b0, L_00000287682aa7b0, L_00000287682aa7b0;
LS_0000028768242550_0_4 .concat [ 1 1 1 1], L_00000287682aa7b0, L_00000287682aa7b0, L_00000287682aa7b0, L_00000287682aa7b0;
LS_0000028768242550_0_8 .concat [ 1 1 1 1], L_00000287682aa7b0, L_00000287682aa7b0, L_00000287682aa7b0, L_00000287682aa7b0;
LS_0000028768242550_0_12 .concat [ 1 1 1 1], L_00000287682aa7b0, L_00000287682aa7b0, L_00000287682aa7b0, L_00000287682aa7b0;
LS_0000028768242550_0_16 .concat [ 1 1 1 1], L_00000287682aa7b0, L_00000287682aa7b0, L_00000287682aa7b0, L_00000287682aa7b0;
LS_0000028768242550_0_20 .concat [ 1 1 1 1], L_00000287682aa7b0, L_00000287682aa7b0, L_00000287682aa7b0, L_00000287682aa7b0;
LS_0000028768242550_0_24 .concat [ 1 1 1 1], L_00000287682aa7b0, L_00000287682aa7b0, L_00000287682aa7b0, L_00000287682aa7b0;
LS_0000028768242550_0_28 .concat [ 1 1 1 1], L_00000287682aa7b0, L_00000287682aa7b0, L_00000287682aa7b0, L_00000287682aa7b0;
LS_0000028768242550_1_0 .concat [ 4 4 4 4], LS_0000028768242550_0_0, LS_0000028768242550_0_4, LS_0000028768242550_0_8, LS_0000028768242550_0_12;
LS_0000028768242550_1_4 .concat [ 4 4 4 4], LS_0000028768242550_0_16, LS_0000028768242550_0_20, LS_0000028768242550_0_24, LS_0000028768242550_0_28;
L_0000028768242550 .concat [ 16 16 0 0], LS_0000028768242550_1_0, LS_0000028768242550_1_4;
L_0000028768240d90 .part L_0000028768245f70, 0, 1;
LS_0000028768241fb0_0_0 .concat [ 1 1 1 1], L_0000028768240d90, L_0000028768240d90, L_0000028768240d90, L_0000028768240d90;
LS_0000028768241fb0_0_4 .concat [ 1 1 1 1], L_0000028768240d90, L_0000028768240d90, L_0000028768240d90, L_0000028768240d90;
LS_0000028768241fb0_0_8 .concat [ 1 1 1 1], L_0000028768240d90, L_0000028768240d90, L_0000028768240d90, L_0000028768240d90;
LS_0000028768241fb0_0_12 .concat [ 1 1 1 1], L_0000028768240d90, L_0000028768240d90, L_0000028768240d90, L_0000028768240d90;
LS_0000028768241fb0_0_16 .concat [ 1 1 1 1], L_0000028768240d90, L_0000028768240d90, L_0000028768240d90, L_0000028768240d90;
LS_0000028768241fb0_0_20 .concat [ 1 1 1 1], L_0000028768240d90, L_0000028768240d90, L_0000028768240d90, L_0000028768240d90;
LS_0000028768241fb0_0_24 .concat [ 1 1 1 1], L_0000028768240d90, L_0000028768240d90, L_0000028768240d90, L_0000028768240d90;
LS_0000028768241fb0_0_28 .concat [ 1 1 1 1], L_0000028768240d90, L_0000028768240d90, L_0000028768240d90, L_0000028768240d90;
LS_0000028768241fb0_1_0 .concat [ 4 4 4 4], LS_0000028768241fb0_0_0, LS_0000028768241fb0_0_4, LS_0000028768241fb0_0_8, LS_0000028768241fb0_0_12;
LS_0000028768241fb0_1_4 .concat [ 4 4 4 4], LS_0000028768241fb0_0_16, LS_0000028768241fb0_0_20, LS_0000028768241fb0_0_24, LS_0000028768241fb0_0_28;
L_0000028768241fb0 .concat [ 16 16 0 0], LS_0000028768241fb0_1_0, LS_0000028768241fb0_1_4;
L_00000287682413d0 .part L_0000028768245f70, 1, 1;
LS_0000028768242690_0_0 .concat [ 1 1 1 1], L_00000287682413d0, L_00000287682413d0, L_00000287682413d0, L_00000287682413d0;
LS_0000028768242690_0_4 .concat [ 1 1 1 1], L_00000287682413d0, L_00000287682413d0, L_00000287682413d0, L_00000287682413d0;
LS_0000028768242690_0_8 .concat [ 1 1 1 1], L_00000287682413d0, L_00000287682413d0, L_00000287682413d0, L_00000287682413d0;
LS_0000028768242690_0_12 .concat [ 1 1 1 1], L_00000287682413d0, L_00000287682413d0, L_00000287682413d0, L_00000287682413d0;
LS_0000028768242690_0_16 .concat [ 1 1 1 1], L_00000287682413d0, L_00000287682413d0, L_00000287682413d0, L_00000287682413d0;
LS_0000028768242690_0_20 .concat [ 1 1 1 1], L_00000287682413d0, L_00000287682413d0, L_00000287682413d0, L_00000287682413d0;
LS_0000028768242690_0_24 .concat [ 1 1 1 1], L_00000287682413d0, L_00000287682413d0, L_00000287682413d0, L_00000287682413d0;
LS_0000028768242690_0_28 .concat [ 1 1 1 1], L_00000287682413d0, L_00000287682413d0, L_00000287682413d0, L_00000287682413d0;
LS_0000028768242690_1_0 .concat [ 4 4 4 4], LS_0000028768242690_0_0, LS_0000028768242690_0_4, LS_0000028768242690_0_8, LS_0000028768242690_0_12;
LS_0000028768242690_1_4 .concat [ 4 4 4 4], LS_0000028768242690_0_16, LS_0000028768242690_0_20, LS_0000028768242690_0_24, LS_0000028768242690_0_28;
L_0000028768242690 .concat [ 16 16 0 0], LS_0000028768242690_1_0, LS_0000028768242690_1_4;
L_0000028768241510 .part L_0000028768245f70, 0, 1;
LS_00000287682415b0_0_0 .concat [ 1 1 1 1], L_00000287682aa890, L_00000287682aa890, L_00000287682aa890, L_00000287682aa890;
LS_00000287682415b0_0_4 .concat [ 1 1 1 1], L_00000287682aa890, L_00000287682aa890, L_00000287682aa890, L_00000287682aa890;
LS_00000287682415b0_0_8 .concat [ 1 1 1 1], L_00000287682aa890, L_00000287682aa890, L_00000287682aa890, L_00000287682aa890;
LS_00000287682415b0_0_12 .concat [ 1 1 1 1], L_00000287682aa890, L_00000287682aa890, L_00000287682aa890, L_00000287682aa890;
LS_00000287682415b0_0_16 .concat [ 1 1 1 1], L_00000287682aa890, L_00000287682aa890, L_00000287682aa890, L_00000287682aa890;
LS_00000287682415b0_0_20 .concat [ 1 1 1 1], L_00000287682aa890, L_00000287682aa890, L_00000287682aa890, L_00000287682aa890;
LS_00000287682415b0_0_24 .concat [ 1 1 1 1], L_00000287682aa890, L_00000287682aa890, L_00000287682aa890, L_00000287682aa890;
LS_00000287682415b0_0_28 .concat [ 1 1 1 1], L_00000287682aa890, L_00000287682aa890, L_00000287682aa890, L_00000287682aa890;
LS_00000287682415b0_1_0 .concat [ 4 4 4 4], LS_00000287682415b0_0_0, LS_00000287682415b0_0_4, LS_00000287682415b0_0_8, LS_00000287682415b0_0_12;
LS_00000287682415b0_1_4 .concat [ 4 4 4 4], LS_00000287682415b0_0_16, LS_00000287682415b0_0_20, LS_00000287682415b0_0_24, LS_00000287682415b0_0_28;
L_00000287682415b0 .concat [ 16 16 0 0], LS_00000287682415b0_1_0, LS_00000287682415b0_1_4;
L_0000028768240e30 .part L_0000028768245f70, 1, 1;
LS_0000028768243130_0_0 .concat [ 1 1 1 1], L_0000028768240e30, L_0000028768240e30, L_0000028768240e30, L_0000028768240e30;
LS_0000028768243130_0_4 .concat [ 1 1 1 1], L_0000028768240e30, L_0000028768240e30, L_0000028768240e30, L_0000028768240e30;
LS_0000028768243130_0_8 .concat [ 1 1 1 1], L_0000028768240e30, L_0000028768240e30, L_0000028768240e30, L_0000028768240e30;
LS_0000028768243130_0_12 .concat [ 1 1 1 1], L_0000028768240e30, L_0000028768240e30, L_0000028768240e30, L_0000028768240e30;
LS_0000028768243130_0_16 .concat [ 1 1 1 1], L_0000028768240e30, L_0000028768240e30, L_0000028768240e30, L_0000028768240e30;
LS_0000028768243130_0_20 .concat [ 1 1 1 1], L_0000028768240e30, L_0000028768240e30, L_0000028768240e30, L_0000028768240e30;
LS_0000028768243130_0_24 .concat [ 1 1 1 1], L_0000028768240e30, L_0000028768240e30, L_0000028768240e30, L_0000028768240e30;
LS_0000028768243130_0_28 .concat [ 1 1 1 1], L_0000028768240e30, L_0000028768240e30, L_0000028768240e30, L_0000028768240e30;
LS_0000028768243130_1_0 .concat [ 4 4 4 4], LS_0000028768243130_0_0, LS_0000028768243130_0_4, LS_0000028768243130_0_8, LS_0000028768243130_0_12;
LS_0000028768243130_1_4 .concat [ 4 4 4 4], LS_0000028768243130_0_16, LS_0000028768243130_0_20, LS_0000028768243130_0_24, LS_0000028768243130_0_28;
L_0000028768243130 .concat [ 16 16 0 0], LS_0000028768243130_1_0, LS_0000028768243130_1_4;
L_0000028768241b50 .part L_0000028768245f70, 0, 1;
LS_00000287682427d0_0_0 .concat [ 1 1 1 1], L_0000028768241b50, L_0000028768241b50, L_0000028768241b50, L_0000028768241b50;
LS_00000287682427d0_0_4 .concat [ 1 1 1 1], L_0000028768241b50, L_0000028768241b50, L_0000028768241b50, L_0000028768241b50;
LS_00000287682427d0_0_8 .concat [ 1 1 1 1], L_0000028768241b50, L_0000028768241b50, L_0000028768241b50, L_0000028768241b50;
LS_00000287682427d0_0_12 .concat [ 1 1 1 1], L_0000028768241b50, L_0000028768241b50, L_0000028768241b50, L_0000028768241b50;
LS_00000287682427d0_0_16 .concat [ 1 1 1 1], L_0000028768241b50, L_0000028768241b50, L_0000028768241b50, L_0000028768241b50;
LS_00000287682427d0_0_20 .concat [ 1 1 1 1], L_0000028768241b50, L_0000028768241b50, L_0000028768241b50, L_0000028768241b50;
LS_00000287682427d0_0_24 .concat [ 1 1 1 1], L_0000028768241b50, L_0000028768241b50, L_0000028768241b50, L_0000028768241b50;
LS_00000287682427d0_0_28 .concat [ 1 1 1 1], L_0000028768241b50, L_0000028768241b50, L_0000028768241b50, L_0000028768241b50;
LS_00000287682427d0_1_0 .concat [ 4 4 4 4], LS_00000287682427d0_0_0, LS_00000287682427d0_0_4, LS_00000287682427d0_0_8, LS_00000287682427d0_0_12;
LS_00000287682427d0_1_4 .concat [ 4 4 4 4], LS_00000287682427d0_0_16, LS_00000287682427d0_0_20, LS_00000287682427d0_0_24, LS_00000287682427d0_0_28;
L_00000287682427d0 .concat [ 16 16 0 0], LS_00000287682427d0_1_0, LS_00000287682427d0_1_4;
S_0000028768206680 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000028768206360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000287682aa660 .functor AND 32, L_0000028768242410, L_0000028768241330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028768208be0_0 .net "in1", 31 0, L_0000028768242410;  1 drivers
v0000028768209fe0_0 .net "in2", 31 0, L_0000028768241330;  1 drivers
v0000028768209900_0 .net "out", 31 0, L_00000287682aa660;  alias, 1 drivers
S_0000028768206810 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000028768206360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000287682ab5b0 .functor AND 32, L_0000028768242550, L_0000028768241fb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000287682092c0_0 .net "in1", 31 0, L_0000028768242550;  1 drivers
v0000028768209a40_0 .net "in2", 31 0, L_0000028768241fb0;  1 drivers
v0000028768209720_0 .net "out", 31 0, L_00000287682ab5b0;  alias, 1 drivers
S_0000028768205a00 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000028768206360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000287682aab30 .functor AND 32, L_0000028768242690, L_00000287682415b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028768209360_0 .net "in1", 31 0, L_0000028768242690;  1 drivers
v000002876820a800_0 .net "in2", 31 0, L_00000287682415b0;  1 drivers
v000002876820a080_0 .net "out", 31 0, L_00000287682aab30;  alias, 1 drivers
S_000002876820c000 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000028768206360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000287682aaac0 .functor AND 32, L_0000028768243130, L_00000287682427d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000287682095e0_0 .net "in1", 31 0, L_0000028768243130;  1 drivers
v000002876820a120_0 .net "in2", 31 0, L_00000287682427d0;  1 drivers
v000002876820a760_0 .net "out", 31 0, L_00000287682aaac0;  alias, 1 drivers
S_000002876820b510 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000028767fe96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000287682109f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028768210a28 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028768210a60 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028768210a98 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028768210ad0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028768210b08 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028768210b40 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028768210b78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028768210bb0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028768210be8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028768210c20 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028768210c58 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028768210c90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028768210cc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028768210d00 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028768210d38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028768210d70 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028768210da8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028768210de0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028768210e18 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028768210e50 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028768210e88 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028768210ec0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028768210ef8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028768210f30 .param/l "xori" 0 9 12, C4<001110000000>;
v000002876820e660_0 .var "EX1_PC", 31 0;
v000002876820e2a0_0 .var "EX1_PFC", 31 0;
v000002876820e160_0 .var "EX1_forward_to_B", 31 0;
v000002876820efc0_0 .var "EX1_is_beq", 0 0;
v000002876820cfe0_0 .var "EX1_is_bne", 0 0;
v000002876820eac0_0 .var "EX1_is_jal", 0 0;
v000002876820d080_0 .var "EX1_is_jr", 0 0;
v000002876820e7a0_0 .var "EX1_is_oper2_immed", 0 0;
v000002876820e480_0 .var "EX1_memread", 0 0;
v000002876820d580_0 .var "EX1_memwrite", 0 0;
v000002876820d800_0 .var "EX1_opcode", 11 0;
v000002876820ea20_0 .var "EX1_predicted", 0 0;
v000002876820e200_0 .var "EX1_rd_ind", 4 0;
v000002876820eca0_0 .var "EX1_rd_indzero", 0 0;
v000002876820e340_0 .var "EX1_regwrite", 0 0;
v000002876820d1c0_0 .var "EX1_rs1", 31 0;
v000002876820db20_0 .var "EX1_rs1_ind", 4 0;
v000002876820e840_0 .var "EX1_rs2", 31 0;
v000002876820e520_0 .var "EX1_rs2_ind", 4 0;
v000002876820d260_0 .net "FLUSH", 0 0, v0000028768214be0_0;  alias, 1 drivers
v000002876820d300_0 .net "ID_PC", 31 0, v000002876821b120_0;  alias, 1 drivers
v000002876820ca40_0 .net "ID_PFC_to_EX", 31 0, L_000002876823f850;  alias, 1 drivers
v000002876820eb60_0 .net "ID_forward_to_B", 31 0, L_000002876823ea90;  alias, 1 drivers
v000002876820d3a0_0 .net "ID_is_beq", 0 0, L_000002876823f710;  alias, 1 drivers
v000002876820ed40_0 .net "ID_is_bne", 0 0, L_0000028768240430;  alias, 1 drivers
v000002876820ede0_0 .net "ID_is_jal", 0 0, L_000002876823f7b0;  alias, 1 drivers
v000002876820ec00_0 .net "ID_is_jr", 0 0, L_000002876823fd50;  alias, 1 drivers
v000002876820d440_0 .net "ID_is_oper2_immed", 0 0, L_00000287682476d0;  alias, 1 drivers
v000002876820e5c0_0 .net "ID_memread", 0 0, L_000002876823fa30;  alias, 1 drivers
v000002876820d620_0 .net "ID_memwrite", 0 0, L_000002876823fad0;  alias, 1 drivers
v000002876820d940_0 .net "ID_opcode", 11 0, v0000028768225d40_0;  alias, 1 drivers
v000002876820dbc0_0 .net "ID_predicted", 0 0, v0000028768214c80_0;  alias, 1 drivers
v000002876820d9e0_0 .net "ID_rd_ind", 4 0, v0000028768226420_0;  alias, 1 drivers
v000002876820cae0_0 .net "ID_rd_indzero", 0 0, L_000002876823fb70;  1 drivers
v000002876820ef20_0 .net "ID_regwrite", 0 0, L_000002876823f8f0;  alias, 1 drivers
v000002876820f060_0 .net "ID_rs1", 31 0, v00000287682195a0_0;  alias, 1 drivers
v000002876820d6c0_0 .net "ID_rs1_ind", 4 0, v0000028768226ec0_0;  alias, 1 drivers
v000002876820dc60_0 .net "ID_rs2", 31 0, v0000028768218d80_0;  alias, 1 drivers
v000002876820f100_0 .net "ID_rs2_ind", 4 0, v0000028768227be0_0;  alias, 1 drivers
v000002876820dd00_0 .net "clk", 0 0, L_0000028768246b70;  1 drivers
v000002876820dda0_0 .net "rst", 0 0, v0000028768244c10_0;  alias, 1 drivers
E_0000028768198c90 .event posedge, v00000287681ff320_0, v000002876820dd00_0;
S_000002876820b6a0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000028767fe96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000028768210f70 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028768210fa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028768210fe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028768211018 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028768211050 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028768211088 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000287682110c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000287682110f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028768211130 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028768211168 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000287682111a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000287682111d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028768211210 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028768211248 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028768211280 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000287682112b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000287682112f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028768211328 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028768211360 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028768211398 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000287682113d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028768211408 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028768211440 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028768211478 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000287682114b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002876820f1a0_0 .net "EX1_ALU_OPER1", 31 0, L_0000028768247f20;  alias, 1 drivers
v000002876820de40_0 .net "EX1_ALU_OPER2", 31 0, L_00000287682ab690;  alias, 1 drivers
v000002876820dee0_0 .net "EX1_PC", 31 0, v000002876820e660_0;  alias, 1 drivers
v000002876820df80_0 .net "EX1_PFC_to_IF", 31 0, L_0000028768241d30;  alias, 1 drivers
v000002876820e020_0 .net "EX1_forward_to_B", 31 0, v000002876820e160_0;  alias, 1 drivers
v0000028768210280_0 .net "EX1_is_beq", 0 0, v000002876820efc0_0;  alias, 1 drivers
v0000028768210820_0 .net "EX1_is_bne", 0 0, v000002876820cfe0_0;  alias, 1 drivers
v0000028768210780_0 .net "EX1_is_jal", 0 0, v000002876820eac0_0;  alias, 1 drivers
v0000028768210000_0 .net "EX1_is_jr", 0 0, v000002876820d080_0;  alias, 1 drivers
v000002876820fce0_0 .net "EX1_is_oper2_immed", 0 0, v000002876820e7a0_0;  alias, 1 drivers
v0000028768210460_0 .net "EX1_memread", 0 0, v000002876820e480_0;  alias, 1 drivers
v000002876820f740_0 .net "EX1_memwrite", 0 0, v000002876820d580_0;  alias, 1 drivers
v000002876820f7e0_0 .net "EX1_opcode", 11 0, v000002876820d800_0;  alias, 1 drivers
v000002876820f9c0_0 .net "EX1_predicted", 0 0, v000002876820ea20_0;  alias, 1 drivers
v000002876820f240_0 .net "EX1_rd_ind", 4 0, v000002876820e200_0;  alias, 1 drivers
v000002876820fc40_0 .net "EX1_rd_indzero", 0 0, v000002876820eca0_0;  alias, 1 drivers
v000002876820f2e0_0 .net "EX1_regwrite", 0 0, v000002876820e340_0;  alias, 1 drivers
v000002876820fd80_0 .net "EX1_rs1", 31 0, v000002876820d1c0_0;  alias, 1 drivers
v00000287682101e0_0 .net "EX1_rs1_ind", 4 0, v000002876820db20_0;  alias, 1 drivers
v000002876820fa60_0 .net "EX1_rs2_ind", 4 0, v000002876820e520_0;  alias, 1 drivers
v0000028768210500_0 .net "EX1_rs2_out", 31 0, L_00000287682aa6d0;  alias, 1 drivers
v0000028768210140_0 .var "EX2_ALU_OPER1", 31 0;
v000002876820f600_0 .var "EX2_ALU_OPER2", 31 0;
v000002876820f420_0 .var "EX2_PC", 31 0;
v00000287682108c0_0 .var "EX2_PFC_to_IF", 31 0;
v0000028768210320_0 .var "EX2_forward_to_B", 31 0;
v000002876820f6a0_0 .var "EX2_is_beq", 0 0;
v00000287682103c0_0 .var "EX2_is_bne", 0 0;
v00000287682105a0_0 .var "EX2_is_jal", 0 0;
v000002876820fe20_0 .var "EX2_is_jr", 0 0;
v000002876820f560_0 .var "EX2_is_oper2_immed", 0 0;
v000002876820f380_0 .var "EX2_memread", 0 0;
v00000287682106e0_0 .var "EX2_memwrite", 0 0;
v0000028768210640_0 .var "EX2_opcode", 11 0;
v000002876820f4c0_0 .var "EX2_predicted", 0 0;
v000002876820fba0_0 .var "EX2_rd_ind", 4 0;
v000002876820fb00_0 .var "EX2_rd_indzero", 0 0;
v000002876820f920_0 .var "EX2_regwrite", 0 0;
v000002876820f880_0 .var "EX2_rs1", 31 0;
v000002876820fec0_0 .var "EX2_rs1_ind", 4 0;
v000002876820ff60_0 .var "EX2_rs2_ind", 4 0;
v00000287682100a0_0 .var "EX2_rs2_out", 31 0;
v0000028768215900_0 .net "FLUSH", 0 0, v0000028768214d20_0;  alias, 1 drivers
v0000028768213e20_0 .net "clk", 0 0, L_00000287682aba10;  1 drivers
v0000028768215220_0 .net "rst", 0 0, v0000028768244c10_0;  alias, 1 drivers
E_0000028768198950 .event posedge, v00000287681ff320_0, v0000028768213e20_0;
S_000002876820ad40 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000028767fe96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002876821b510 .param/l "add" 0 9 6, C4<000000100000>;
P_000002876821b548 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002876821b580 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002876821b5b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002876821b5f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002876821b628 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002876821b660 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002876821b698 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002876821b6d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002876821b708 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002876821b740 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002876821b778 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002876821b7b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002876821b7e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002876821b820 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002876821b858 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002876821b890 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002876821b8c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002876821b900 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002876821b938 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002876821b970 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002876821b9a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002876821b9e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002876821ba18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002876821ba50 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028768246fd0 .functor OR 1, L_000002876823f710, L_0000028768240430, C4<0>, C4<0>;
L_0000028768247900 .functor AND 1, L_0000028768246fd0, L_0000028768247580, C4<1>, C4<1>;
L_00000287682474a0 .functor OR 1, L_000002876823f710, L_0000028768240430, C4<0>, C4<0>;
L_0000028768247200 .functor AND 1, L_00000287682474a0, L_0000028768247580, C4<1>, C4<1>;
L_00000287682467f0 .functor OR 1, L_000002876823f710, L_0000028768240430, C4<0>, C4<0>;
L_0000028768247270 .functor AND 1, L_00000287682467f0, v0000028768214c80_0, C4<1>, C4<1>;
v000002876821a540_0 .net "EX1_memread", 0 0, v000002876820e480_0;  alias, 1 drivers
v0000028768219c80_0 .net "EX1_opcode", 11 0, v000002876820d800_0;  alias, 1 drivers
v000002876821a7c0_0 .net "EX1_rd_ind", 4 0, v000002876820e200_0;  alias, 1 drivers
v00000287682190a0_0 .net "EX1_rd_indzero", 0 0, v000002876820eca0_0;  alias, 1 drivers
v0000028768218920_0 .net "EX2_memread", 0 0, v000002876820f380_0;  alias, 1 drivers
v00000287682186a0_0 .net "EX2_opcode", 11 0, v0000028768210640_0;  alias, 1 drivers
v00000287682196e0_0 .net "EX2_rd_ind", 4 0, v000002876820fba0_0;  alias, 1 drivers
v00000287682198c0_0 .net "EX2_rd_indzero", 0 0, v000002876820fb00_0;  alias, 1 drivers
v0000028768219dc0_0 .net "ID_EX1_flush", 0 0, v0000028768214be0_0;  alias, 1 drivers
v0000028768218600_0 .net "ID_EX2_flush", 0 0, v0000028768214d20_0;  alias, 1 drivers
v000002876821a4a0_0 .net "ID_is_beq", 0 0, L_000002876823f710;  alias, 1 drivers
v0000028768219d20_0 .net "ID_is_bne", 0 0, L_0000028768240430;  alias, 1 drivers
v000002876821ac20_0 .net "ID_is_j", 0 0, L_0000028768240930;  alias, 1 drivers
v0000028768219e60_0 .net "ID_is_jal", 0 0, L_000002876823f7b0;  alias, 1 drivers
v000002876821a2c0_0 .net "ID_is_jr", 0 0, L_000002876823fd50;  alias, 1 drivers
v0000028768218a60_0 .net "ID_opcode", 11 0, v0000028768225d40_0;  alias, 1 drivers
v0000028768219f00_0 .net "ID_rs1_ind", 4 0, v0000028768226ec0_0;  alias, 1 drivers
v000002876821a900_0 .net "ID_rs2_ind", 4 0, v0000028768227be0_0;  alias, 1 drivers
v000002876821a360_0 .net "IF_ID_flush", 0 0, v0000028768218060_0;  alias, 1 drivers
v00000287682189c0_0 .net "IF_ID_write", 0 0, v0000028768217480_0;  alias, 1 drivers
v0000028768219fa0_0 .net "PC_src", 2 0, L_000002876823f5d0;  alias, 1 drivers
v000002876821a400_0 .net "PFC_to_EX", 31 0, L_000002876823f850;  alias, 1 drivers
v000002876821a5e0_0 .net "PFC_to_IF", 31 0, L_000002876823e6d0;  alias, 1 drivers
v0000028768219460_0 .net "WB_rd_ind", 4 0, v000002876822a8e0_0;  alias, 1 drivers
v0000028768218740_0 .net "Wrong_prediction", 0 0, L_00000287682abd90;  alias, 1 drivers
v000002876821a9a0_0 .net *"_ivl_11", 0 0, L_0000028768247200;  1 drivers
v000002876821a680_0 .net *"_ivl_13", 9 0, L_000002876823e3b0;  1 drivers
v0000028768218e20_0 .net *"_ivl_15", 9 0, L_000002876823f490;  1 drivers
v0000028768218ce0_0 .net *"_ivl_16", 9 0, L_000002876823eb30;  1 drivers
v000002876821a720_0 .net *"_ivl_19", 9 0, L_000002876823ebd0;  1 drivers
v0000028768219320_0 .net *"_ivl_20", 9 0, L_000002876823e450;  1 drivers
v0000028768218ec0_0 .net *"_ivl_25", 0 0, L_00000287682467f0;  1 drivers
v000002876821a860_0 .net *"_ivl_27", 0 0, L_0000028768247270;  1 drivers
v000002876821aae0_0 .net *"_ivl_29", 9 0, L_000002876823f2b0;  1 drivers
v000002876821acc0_0 .net *"_ivl_3", 0 0, L_0000028768246fd0;  1 drivers
L_00000287682601f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000028768218560_0 .net/2u *"_ivl_30", 9 0, L_00000287682601f0;  1 drivers
v0000028768219780_0 .net *"_ivl_32", 9 0, L_0000028768240070;  1 drivers
v0000028768218880_0 .net *"_ivl_35", 9 0, L_000002876823f0d0;  1 drivers
v0000028768219820_0 .net *"_ivl_37", 9 0, L_000002876823fc10;  1 drivers
v0000028768218c40_0 .net *"_ivl_38", 9 0, L_000002876823fcb0;  1 drivers
v0000028768218f60_0 .net *"_ivl_40", 9 0, L_000002876823f170;  1 drivers
L_0000028768260238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002876821a0e0_0 .net/2s *"_ivl_45", 21 0, L_0000028768260238;  1 drivers
L_0000028768260280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028768219140_0 .net/2s *"_ivl_50", 21 0, L_0000028768260280;  1 drivers
v00000287682191e0_0 .net *"_ivl_9", 0 0, L_00000287682474a0;  1 drivers
v0000028768219960_0 .net "clk", 0 0, L_0000028768180170;  alias, 1 drivers
v0000028768219280_0 .net "forward_to_B", 31 0, L_000002876823ea90;  alias, 1 drivers
v00000287682193c0_0 .net "imm", 31 0, v0000028768217b60_0;  1 drivers
v0000028768219500_0 .net "inst", 31 0, v000002876821af40_0;  alias, 1 drivers
v0000028768219a00_0 .net "is_branch_and_taken", 0 0, L_0000028768247900;  alias, 1 drivers
v0000028768219aa0_0 .net "is_oper2_immed", 0 0, L_00000287682476d0;  alias, 1 drivers
v0000028768219b40_0 .net "mem_read", 0 0, L_000002876823fa30;  alias, 1 drivers
v0000028768219be0_0 .net "mem_write", 0 0, L_000002876823fad0;  alias, 1 drivers
v000002876821b260_0 .net "pc", 31 0, v000002876821b120_0;  alias, 1 drivers
v000002876821aea0_0 .net "pc_write", 0 0, v0000028768216d00_0;  alias, 1 drivers
v000002876821afe0_0 .net "predicted", 0 0, L_0000028768247580;  1 drivers
v000002876821b440_0 .net "predicted_to_EX", 0 0, v0000028768214c80_0;  alias, 1 drivers
v000002876821b3a0_0 .net "reg_write", 0 0, L_000002876823f8f0;  alias, 1 drivers
v000002876821b080_0 .net "reg_write_from_wb", 0 0, v000002876822ab60_0;  alias, 1 drivers
v000002876821b1c0_0 .net "rs1", 31 0, v00000287682195a0_0;  alias, 1 drivers
v000002876821b300_0 .net "rs2", 31 0, v0000028768218d80_0;  alias, 1 drivers
v000002876821ad60_0 .net "rst", 0 0, v0000028768244c10_0;  alias, 1 drivers
v000002876821ae00_0 .net "wr_reg_data", 31 0, L_00000287682c7130;  alias, 1 drivers
L_000002876823ea90 .functor MUXZ 32, v0000028768218d80_0, v0000028768217b60_0, L_00000287682476d0, C4<>;
L_000002876823e3b0 .part v000002876821b120_0, 0, 10;
L_000002876823f490 .part v000002876821af40_0, 0, 10;
L_000002876823eb30 .arith/sum 10, L_000002876823e3b0, L_000002876823f490;
L_000002876823ebd0 .part v000002876821af40_0, 0, 10;
L_000002876823e450 .functor MUXZ 10, L_000002876823ebd0, L_000002876823eb30, L_0000028768247200, C4<>;
L_000002876823f2b0 .part v000002876821b120_0, 0, 10;
L_0000028768240070 .arith/sum 10, L_000002876823f2b0, L_00000287682601f0;
L_000002876823f0d0 .part v000002876821b120_0, 0, 10;
L_000002876823fc10 .part v000002876821af40_0, 0, 10;
L_000002876823fcb0 .arith/sum 10, L_000002876823f0d0, L_000002876823fc10;
L_000002876823f170 .functor MUXZ 10, L_000002876823fcb0, L_0000028768240070, L_0000028768247270, C4<>;
L_000002876823e6d0 .concat8 [ 10 22 0 0], L_000002876823e450, L_0000028768260238;
L_000002876823f850 .concat8 [ 10 22 0 0], L_000002876823f170, L_0000028768260280;
S_000002876820b380 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002876820ad40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002876821ba90 .param/l "add" 0 9 6, C4<000000100000>;
P_000002876821bac8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002876821bb00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002876821bb38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002876821bb70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002876821bba8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002876821bbe0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002876821bc18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002876821bc50 .param/l "j" 0 9 19, C4<000010000000>;
P_000002876821bc88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002876821bcc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002876821bcf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002876821bd30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002876821bd68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002876821bda0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002876821bdd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002876821be10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002876821be48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002876821be80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002876821beb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002876821bef0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002876821bf28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002876821bf60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002876821bf98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002876821bfd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028768246da0 .functor OR 1, L_0000028768247580, L_000002876823ff30, C4<0>, C4<0>;
L_00000287682477b0 .functor OR 1, L_0000028768246da0, L_000002876823f3f0, C4<0>, C4<0>;
v0000028768213f60_0 .net "EX1_opcode", 11 0, v000002876820d800_0;  alias, 1 drivers
v00000287682155e0_0 .net "EX2_opcode", 11 0, v0000028768210640_0;  alias, 1 drivers
v0000028768214fa0_0 .net "ID_opcode", 11 0, v0000028768225d40_0;  alias, 1 drivers
v0000028768214000_0 .net "PC_src", 2 0, L_000002876823f5d0;  alias, 1 drivers
v0000028768213ba0_0 .net "Wrong_prediction", 0 0, L_00000287682abd90;  alias, 1 drivers
L_00000287682603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000028768215860_0 .net/2u *"_ivl_0", 2 0, L_00000287682603e8;  1 drivers
v0000028768213ce0_0 .net *"_ivl_10", 0 0, L_0000028768240890;  1 drivers
L_0000028768260508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000028768214280_0 .net/2u *"_ivl_12", 2 0, L_0000028768260508;  1 drivers
L_0000028768260550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000028768215040_0 .net/2u *"_ivl_14", 11 0, L_0000028768260550;  1 drivers
v00000287682143c0_0 .net *"_ivl_16", 0 0, L_000002876823ff30;  1 drivers
v0000028768215680_0 .net *"_ivl_19", 0 0, L_0000028768246da0;  1 drivers
L_0000028768260430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000028768213560_0 .net/2u *"_ivl_2", 11 0, L_0000028768260430;  1 drivers
L_0000028768260598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000287682159a0_0 .net/2u *"_ivl_20", 11 0, L_0000028768260598;  1 drivers
v0000028768215a40_0 .net *"_ivl_22", 0 0, L_000002876823f3f0;  1 drivers
v0000028768215360_0 .net *"_ivl_25", 0 0, L_00000287682477b0;  1 drivers
L_00000287682605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000028768214460_0 .net/2u *"_ivl_26", 2 0, L_00000287682605e0;  1 drivers
L_0000028768260628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028768214780_0 .net/2u *"_ivl_28", 2 0, L_0000028768260628;  1 drivers
v00000287682157c0_0 .net *"_ivl_30", 2 0, L_000002876823ffd0;  1 drivers
v0000028768214500_0 .net *"_ivl_32", 2 0, L_000002876823ec70;  1 drivers
v00000287682145a0_0 .net *"_ivl_34", 2 0, L_000002876823e1d0;  1 drivers
v0000028768215400_0 .net *"_ivl_4", 0 0, L_000002876823f350;  1 drivers
L_0000028768260478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000028768215b80_0 .net/2u *"_ivl_6", 2 0, L_0000028768260478;  1 drivers
L_00000287682604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000028768215c20_0 .net/2u *"_ivl_8", 11 0, L_00000287682604c0;  1 drivers
v0000028768214640_0 .net "clk", 0 0, L_0000028768180170;  alias, 1 drivers
v0000028768214820_0 .net "predicted", 0 0, L_0000028768247580;  alias, 1 drivers
v0000028768215cc0_0 .net "predicted_to_EX", 0 0, v0000028768214c80_0;  alias, 1 drivers
v00000287682148c0_0 .net "rst", 0 0, v0000028768244c10_0;  alias, 1 drivers
v0000028768214960_0 .net "state", 1 0, v0000028768213b00_0;  1 drivers
L_000002876823f350 .cmp/eq 12, v0000028768225d40_0, L_0000028768260430;
L_0000028768240890 .cmp/eq 12, v000002876820d800_0, L_00000287682604c0;
L_000002876823ff30 .cmp/eq 12, v0000028768225d40_0, L_0000028768260550;
L_000002876823f3f0 .cmp/eq 12, v0000028768225d40_0, L_0000028768260598;
L_000002876823ffd0 .functor MUXZ 3, L_0000028768260628, L_00000287682605e0, L_00000287682477b0, C4<>;
L_000002876823ec70 .functor MUXZ 3, L_000002876823ffd0, L_0000028768260508, L_0000028768240890, C4<>;
L_000002876823e1d0 .functor MUXZ 3, L_000002876823ec70, L_0000028768260478, L_000002876823f350, C4<>;
L_000002876823f5d0 .functor MUXZ 3, L_000002876823e1d0, L_00000287682603e8, L_00000287682abd90, C4<>;
S_000002876820c190 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002876820b380;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002876821c010 .param/l "add" 0 9 6, C4<000000100000>;
P_000002876821c048 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002876821c080 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002876821c0b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002876821c0f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002876821c128 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002876821c160 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002876821c198 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002876821c1d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002876821c208 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002876821c240 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002876821c278 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002876821c2b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002876821c2e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002876821c320 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002876821c358 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002876821c390 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002876821c3c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002876821c400 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002876821c438 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002876821c470 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002876821c4a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002876821c4e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002876821c518 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002876821c550 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028768246f60 .functor OR 1, L_000002876823f530, L_000002876823e270, C4<0>, C4<0>;
L_00000287682464e0 .functor OR 1, L_000002876823fe90, L_0000028768240570, C4<0>, C4<0>;
L_0000028768246b00 .functor AND 1, L_0000028768246f60, L_00000287682464e0, C4<1>, C4<1>;
L_0000028768247890 .functor NOT 1, L_0000028768246b00, C4<0>, C4<0>, C4<0>;
L_0000028768246a90 .functor OR 1, v0000028768244c10_0, L_0000028768247890, C4<0>, C4<0>;
L_0000028768247580 .functor NOT 1, L_0000028768246a90, C4<0>, C4<0>, C4<0>;
v00000287682152c0_0 .net "EX_opcode", 11 0, v0000028768210640_0;  alias, 1 drivers
v0000028768213c40_0 .net "ID_opcode", 11 0, v0000028768225d40_0;  alias, 1 drivers
v0000028768213d80_0 .net "Wrong_prediction", 0 0, L_00000287682abd90;  alias, 1 drivers
L_00000287682602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000028768214e60_0 .net/2u *"_ivl_0", 11 0, L_00000287682602c8;  1 drivers
L_0000028768260358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000287682140a0_0 .net/2u *"_ivl_10", 1 0, L_0000028768260358;  1 drivers
v0000028768213ec0_0 .net *"_ivl_12", 0 0, L_000002876823fe90;  1 drivers
L_00000287682603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000028768214dc0_0 .net/2u *"_ivl_14", 1 0, L_00000287682603a0;  1 drivers
v00000287682139c0_0 .net *"_ivl_16", 0 0, L_0000028768240570;  1 drivers
v00000287682146e0_0 .net *"_ivl_19", 0 0, L_00000287682464e0;  1 drivers
v0000028768215ae0_0 .net *"_ivl_2", 0 0, L_000002876823f530;  1 drivers
v00000287682137e0_0 .net *"_ivl_21", 0 0, L_0000028768246b00;  1 drivers
v0000028768214f00_0 .net *"_ivl_22", 0 0, L_0000028768247890;  1 drivers
v0000028768213a60_0 .net *"_ivl_25", 0 0, L_0000028768246a90;  1 drivers
L_0000028768260310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000028768215180_0 .net/2u *"_ivl_4", 11 0, L_0000028768260310;  1 drivers
v0000028768214140_0 .net *"_ivl_6", 0 0, L_000002876823e270;  1 drivers
v00000287682141e0_0 .net *"_ivl_9", 0 0, L_0000028768246f60;  1 drivers
v0000028768214320_0 .net "clk", 0 0, L_0000028768180170;  alias, 1 drivers
v0000028768215540_0 .net "predicted", 0 0, L_0000028768247580;  alias, 1 drivers
v0000028768214c80_0 .var "predicted_to_EX", 0 0;
v0000028768215720_0 .net "rst", 0 0, v0000028768244c10_0;  alias, 1 drivers
v0000028768213b00_0 .var "state", 1 0;
E_0000028768198fd0 .event posedge, v0000028768214320_0, v00000287681ff320_0;
L_000002876823f530 .cmp/eq 12, v0000028768225d40_0, L_00000287682602c8;
L_000002876823e270 .cmp/eq 12, v0000028768225d40_0, L_0000028768260310;
L_000002876823fe90 .cmp/eq 2, v0000028768213b00_0, L_0000028768260358;
L_0000028768240570 .cmp/eq 2, v0000028768213b00_0, L_00000287682603a0;
S_000002876820bce0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002876820ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002876821c590 .param/l "add" 0 9 6, C4<000000100000>;
P_000002876821c5c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002876821c600 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002876821c638 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002876821c670 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002876821c6a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002876821c6e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002876821c718 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002876821c750 .param/l "j" 0 9 19, C4<000010000000>;
P_000002876821c788 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002876821c7c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002876821c7f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002876821c830 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002876821c868 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002876821c8a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002876821c8d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002876821c910 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002876821c948 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002876821c980 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002876821c9b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002876821c9f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002876821ca28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002876821ca60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002876821ca98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002876821cad0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028768214a00_0 .net "EX1_memread", 0 0, v000002876820e480_0;  alias, 1 drivers
v0000028768213600_0 .net "EX1_rd_ind", 4 0, v000002876820e200_0;  alias, 1 drivers
v00000287682136a0_0 .net "EX1_rd_indzero", 0 0, v000002876820eca0_0;  alias, 1 drivers
v00000287682150e0_0 .net "EX2_memread", 0 0, v000002876820f380_0;  alias, 1 drivers
v0000028768214aa0_0 .net "EX2_rd_ind", 4 0, v000002876820fba0_0;  alias, 1 drivers
v0000028768214b40_0 .net "EX2_rd_indzero", 0 0, v000002876820fb00_0;  alias, 1 drivers
v0000028768214be0_0 .var "ID_EX1_flush", 0 0;
v0000028768214d20_0 .var "ID_EX2_flush", 0 0;
v0000028768213740_0 .net "ID_opcode", 11 0, v0000028768225d40_0;  alias, 1 drivers
v0000028768213880_0 .net "ID_rs1_ind", 4 0, v0000028768226ec0_0;  alias, 1 drivers
v0000028768213920_0 .net "ID_rs2_ind", 4 0, v0000028768227be0_0;  alias, 1 drivers
v0000028768217480_0 .var "IF_ID_Write", 0 0;
v0000028768218060_0 .var "IF_ID_flush", 0 0;
v0000028768216d00_0 .var "PC_Write", 0 0;
v0000028768217660_0 .net "Wrong_prediction", 0 0, L_00000287682abd90;  alias, 1 drivers
E_0000028768198d10/0 .event anyedge, v0000028768202cf0_0, v000002876820e480_0, v000002876820eca0_0, v000002876820d6c0_0;
E_0000028768198d10/1 .event anyedge, v000002876820e200_0, v000002876820f100_0, v00000287681211a0_0, v000002876820fb00_0;
E_0000028768198d10/2 .event anyedge, v00000287681fd0c0_0, v000002876820d940_0;
E_0000028768198d10 .event/or E_0000028768198d10/0, E_0000028768198d10/1, E_0000028768198d10/2;
S_000002876820c640 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002876820ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000028768224b20 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028768224b58 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028768224b90 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028768224bc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028768224c00 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028768224c38 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028768224c70 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028768224ca8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028768224ce0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028768224d18 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028768224d50 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028768224d88 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028768224dc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028768224df8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028768224e30 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028768224e68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028768224ea0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028768224ed8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028768224f10 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028768224f48 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028768224f80 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028768224fb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028768224ff0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028768225028 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028768225060 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028768246860 .functor OR 1, L_000002876823e4f0, L_00000287682407f0, C4<0>, C4<0>;
L_0000028768247430 .functor OR 1, L_0000028768246860, L_0000028768240110, C4<0>, C4<0>;
L_0000028768247510 .functor OR 1, L_0000028768247430, L_00000287682402f0, C4<0>, C4<0>;
L_0000028768246320 .functor OR 1, L_0000028768247510, L_000002876823e770, C4<0>, C4<0>;
L_0000028768246630 .functor OR 1, L_0000028768246320, L_000002876823eef0, C4<0>, C4<0>;
L_0000028768246be0 .functor OR 1, L_0000028768246630, L_000002876823e810, C4<0>, C4<0>;
L_0000028768246a20 .functor OR 1, L_0000028768246be0, L_0000028768240390, C4<0>, C4<0>;
L_00000287682476d0 .functor OR 1, L_0000028768246a20, L_000002876823f670, C4<0>, C4<0>;
L_0000028768247820 .functor OR 1, L_00000287682404d0, L_000002876823ed10, C4<0>, C4<0>;
L_0000028768247970 .functor OR 1, L_0000028768247820, L_000002876823ef90, C4<0>, C4<0>;
L_00000287682479e0 .functor OR 1, L_0000028768247970, L_000002876823f030, C4<0>, C4<0>;
L_0000028768246e80 .functor OR 1, L_00000287682479e0, L_000002876823f990, C4<0>, C4<0>;
v0000028768216580_0 .net "ID_opcode", 11 0, v0000028768225d40_0;  alias, 1 drivers
L_0000028768260670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000028768217700_0 .net/2u *"_ivl_0", 11 0, L_0000028768260670;  1 drivers
L_0000028768260700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000287682166c0_0 .net/2u *"_ivl_10", 11 0, L_0000028768260700;  1 drivers
L_0000028768260bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000287682164e0_0 .net/2u *"_ivl_102", 11 0, L_0000028768260bc8;  1 drivers
L_0000028768260c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000028768217980_0 .net/2u *"_ivl_106", 11 0, L_0000028768260c10;  1 drivers
v0000028768217fc0_0 .net *"_ivl_12", 0 0, L_0000028768240110;  1 drivers
v00000287682181a0_0 .net *"_ivl_15", 0 0, L_0000028768247430;  1 drivers
L_0000028768260748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000028768216440_0 .net/2u *"_ivl_16", 11 0, L_0000028768260748;  1 drivers
v0000028768218240_0 .net *"_ivl_18", 0 0, L_00000287682402f0;  1 drivers
v0000028768216800_0 .net *"_ivl_2", 0 0, L_000002876823e4f0;  1 drivers
v0000028768217c00_0 .net *"_ivl_21", 0 0, L_0000028768247510;  1 drivers
L_0000028768260790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000028768217a20_0 .net/2u *"_ivl_22", 11 0, L_0000028768260790;  1 drivers
v0000028768216620_0 .net *"_ivl_24", 0 0, L_000002876823e770;  1 drivers
v00000287682182e0_0 .net *"_ivl_27", 0 0, L_0000028768246320;  1 drivers
L_00000287682607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000028768215f40_0 .net/2u *"_ivl_28", 11 0, L_00000287682607d8;  1 drivers
v00000287682175c0_0 .net *"_ivl_30", 0 0, L_000002876823eef0;  1 drivers
v00000287682173e0_0 .net *"_ivl_33", 0 0, L_0000028768246630;  1 drivers
L_0000028768260820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000028768215ea0_0 .net/2u *"_ivl_34", 11 0, L_0000028768260820;  1 drivers
v0000028768215fe0_0 .net *"_ivl_36", 0 0, L_000002876823e810;  1 drivers
v00000287682163a0_0 .net *"_ivl_39", 0 0, L_0000028768246be0;  1 drivers
L_00000287682606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000028768216760_0 .net/2u *"_ivl_4", 11 0, L_00000287682606b8;  1 drivers
L_0000028768260868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000028768218380_0 .net/2u *"_ivl_40", 11 0, L_0000028768260868;  1 drivers
v0000028768216260_0 .net *"_ivl_42", 0 0, L_0000028768240390;  1 drivers
v0000028768216da0_0 .net *"_ivl_45", 0 0, L_0000028768246a20;  1 drivers
L_00000287682608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000028768216a80_0 .net/2u *"_ivl_46", 11 0, L_00000287682608b0;  1 drivers
v00000287682168a0_0 .net *"_ivl_48", 0 0, L_000002876823f670;  1 drivers
L_00000287682608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000028768217f20_0 .net/2u *"_ivl_52", 11 0, L_00000287682608f8;  1 drivers
L_0000028768260940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000028768217160_0 .net/2u *"_ivl_56", 11 0, L_0000028768260940;  1 drivers
v0000028768216940_0 .net *"_ivl_6", 0 0, L_00000287682407f0;  1 drivers
L_0000028768260988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000287682169e0_0 .net/2u *"_ivl_60", 11 0, L_0000028768260988;  1 drivers
L_00000287682609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000028768216080_0 .net/2u *"_ivl_64", 11 0, L_00000287682609d0;  1 drivers
L_0000028768260a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000028768218420_0 .net/2u *"_ivl_68", 11 0, L_0000028768260a18;  1 drivers
L_0000028768260a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000028768216120_0 .net/2u *"_ivl_72", 11 0, L_0000028768260a60;  1 drivers
v0000028768217d40_0 .net *"_ivl_74", 0 0, L_00000287682404d0;  1 drivers
L_0000028768260aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000028768215e00_0 .net/2u *"_ivl_76", 11 0, L_0000028768260aa8;  1 drivers
v0000028768216ee0_0 .net *"_ivl_78", 0 0, L_000002876823ed10;  1 drivers
v00000287682177a0_0 .net *"_ivl_81", 0 0, L_0000028768247820;  1 drivers
L_0000028768260af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000028768217200_0 .net/2u *"_ivl_82", 11 0, L_0000028768260af0;  1 drivers
v0000028768216b20_0 .net *"_ivl_84", 0 0, L_000002876823ef90;  1 drivers
v0000028768216bc0_0 .net *"_ivl_87", 0 0, L_0000028768247970;  1 drivers
L_0000028768260b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000028768217840_0 .net/2u *"_ivl_88", 11 0, L_0000028768260b38;  1 drivers
v0000028768218100_0 .net *"_ivl_9", 0 0, L_0000028768246860;  1 drivers
v00000287682161c0_0 .net *"_ivl_90", 0 0, L_000002876823f030;  1 drivers
v0000028768216300_0 .net *"_ivl_93", 0 0, L_00000287682479e0;  1 drivers
L_0000028768260b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000287682172a0_0 .net/2u *"_ivl_94", 11 0, L_0000028768260b80;  1 drivers
v0000028768216c60_0 .net *"_ivl_96", 0 0, L_000002876823f990;  1 drivers
v0000028768216e40_0 .net *"_ivl_99", 0 0, L_0000028768246e80;  1 drivers
v0000028768216f80_0 .net "is_beq", 0 0, L_000002876823f710;  alias, 1 drivers
v0000028768217020_0 .net "is_bne", 0 0, L_0000028768240430;  alias, 1 drivers
v00000287682170c0_0 .net "is_j", 0 0, L_0000028768240930;  alias, 1 drivers
v0000028768217ac0_0 .net "is_jal", 0 0, L_000002876823f7b0;  alias, 1 drivers
v00000287682184c0_0 .net "is_jr", 0 0, L_000002876823fd50;  alias, 1 drivers
v0000028768215d60_0 .net "is_oper2_immed", 0 0, L_00000287682476d0;  alias, 1 drivers
v0000028768217520_0 .net "memread", 0 0, L_000002876823fa30;  alias, 1 drivers
v0000028768217340_0 .net "memwrite", 0 0, L_000002876823fad0;  alias, 1 drivers
v00000287682178e0_0 .net "regwrite", 0 0, L_000002876823f8f0;  alias, 1 drivers
L_000002876823e4f0 .cmp/eq 12, v0000028768225d40_0, L_0000028768260670;
L_00000287682407f0 .cmp/eq 12, v0000028768225d40_0, L_00000287682606b8;
L_0000028768240110 .cmp/eq 12, v0000028768225d40_0, L_0000028768260700;
L_00000287682402f0 .cmp/eq 12, v0000028768225d40_0, L_0000028768260748;
L_000002876823e770 .cmp/eq 12, v0000028768225d40_0, L_0000028768260790;
L_000002876823eef0 .cmp/eq 12, v0000028768225d40_0, L_00000287682607d8;
L_000002876823e810 .cmp/eq 12, v0000028768225d40_0, L_0000028768260820;
L_0000028768240390 .cmp/eq 12, v0000028768225d40_0, L_0000028768260868;
L_000002876823f670 .cmp/eq 12, v0000028768225d40_0, L_00000287682608b0;
L_000002876823f710 .cmp/eq 12, v0000028768225d40_0, L_00000287682608f8;
L_0000028768240430 .cmp/eq 12, v0000028768225d40_0, L_0000028768260940;
L_000002876823fd50 .cmp/eq 12, v0000028768225d40_0, L_0000028768260988;
L_000002876823f7b0 .cmp/eq 12, v0000028768225d40_0, L_00000287682609d0;
L_0000028768240930 .cmp/eq 12, v0000028768225d40_0, L_0000028768260a18;
L_00000287682404d0 .cmp/eq 12, v0000028768225d40_0, L_0000028768260a60;
L_000002876823ed10 .cmp/eq 12, v0000028768225d40_0, L_0000028768260aa8;
L_000002876823ef90 .cmp/eq 12, v0000028768225d40_0, L_0000028768260af0;
L_000002876823f030 .cmp/eq 12, v0000028768225d40_0, L_0000028768260b38;
L_000002876823f990 .cmp/eq 12, v0000028768225d40_0, L_0000028768260b80;
L_000002876823f8f0 .reduce/nor L_0000028768246e80;
L_000002876823fa30 .cmp/eq 12, v0000028768225d40_0, L_0000028768260bc8;
L_000002876823fad0 .cmp/eq 12, v0000028768225d40_0, L_0000028768260c10;
S_000002876820be70 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002876820ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000287682250a0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000287682250d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028768225110 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028768225148 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028768225180 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000287682251b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000287682251f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028768225228 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028768225260 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028768225298 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000287682252d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028768225308 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028768225340 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028768225378 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000287682253b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000287682253e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028768225420 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028768225458 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028768225490 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000287682254c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028768225500 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028768225538 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028768225570 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000287682255a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000287682255e0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028768217b60_0 .var "Immed", 31 0;
v0000028768217ca0_0 .net "Inst", 31 0, v000002876821af40_0;  alias, 1 drivers
v0000028768217de0_0 .net "opcode", 11 0, v0000028768225d40_0;  alias, 1 drivers
E_0000028768198d50 .event anyedge, v000002876820d940_0, v0000028768217ca0_0;
S_000002876820b060 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002876820ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000287682195a0_0 .var "Read_data1", 31 0;
v0000028768218d80_0 .var "Read_data2", 31 0;
v000002876821a040_0 .net "Read_reg1", 4 0, v0000028768226ec0_0;  alias, 1 drivers
v000002876821a180_0 .net "Read_reg2", 4 0, v0000028768227be0_0;  alias, 1 drivers
v0000028768218b00_0 .net "Write_data", 31 0, L_00000287682c7130;  alias, 1 drivers
v0000028768219640_0 .net "Write_en", 0 0, v000002876822ab60_0;  alias, 1 drivers
v000002876821a220_0 .net "Write_reg", 4 0, v000002876822a8e0_0;  alias, 1 drivers
v000002876821aa40_0 .net "clk", 0 0, L_0000028768180170;  alias, 1 drivers
v00000287682187e0_0 .var/i "i", 31 0;
v0000028768218ba0 .array "reg_file", 0 31, 31 0;
v0000028768219000_0 .net "rst", 0 0, v0000028768244c10_0;  alias, 1 drivers
E_0000028768198dd0 .event posedge, v0000028768214320_0;
S_000002876820aed0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002876820b060;
 .timescale 0 0;
v000002876821ab80_0 .var/i "i", 31 0;
S_000002876820b9c0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000028767fe96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000028768225620 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028768225658 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028768225690 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000287682256c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028768225700 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028768225738 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028768225770 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000287682257a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000287682257e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028768225818 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028768225850 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028768225888 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000287682258c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000287682258f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028768225930 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028768225968 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000287682259a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000287682259d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028768225a10 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028768225a48 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028768225a80 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028768225ab8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028768225af0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028768225b28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028768225b60 .param/l "xori" 0 9 12, C4<001110000000>;
v000002876821af40_0 .var "ID_INST", 31 0;
v000002876821b120_0 .var "ID_PC", 31 0;
v0000028768225d40_0 .var "ID_opcode", 11 0;
v0000028768226420_0 .var "ID_rd_ind", 4 0;
v0000028768226ec0_0 .var "ID_rs1_ind", 4 0;
v0000028768227be0_0 .var "ID_rs2_ind", 4 0;
v00000287682275a0_0 .net "IF_FLUSH", 0 0, v0000028768218060_0;  alias, 1 drivers
v0000028768226b00_0 .net "IF_INST", 31 0, L_00000287682466a0;  alias, 1 drivers
v00000287682269c0_0 .net "IF_PC", 31 0, v0000028768226560_0;  alias, 1 drivers
v0000028768225fc0_0 .net "clk", 0 0, L_00000287682475f0;  1 drivers
v0000028768227280_0 .net "if_id_Write", 0 0, v0000028768217480_0;  alias, 1 drivers
v0000028768227e60_0 .net "rst", 0 0, v0000028768244c10_0;  alias, 1 drivers
E_0000028768198e10 .event posedge, v00000287681ff320_0, v0000028768225fc0_0;
S_000002876820aa20 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000028767fe96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000028768228ae0_0 .net "EX1_PFC", 31 0, L_0000028768241d30;  alias, 1 drivers
v00000287682294e0_0 .net "EX2_PFC", 31 0, v00000287682108c0_0;  alias, 1 drivers
v000002876822a700_0 .net "ID_PFC", 31 0, L_000002876823e6d0;  alias, 1 drivers
v00000287682289a0_0 .net "PC_src", 2 0, L_000002876823f5d0;  alias, 1 drivers
v0000028768229940_0 .net "PC_write", 0 0, v0000028768216d00_0;  alias, 1 drivers
L_0000028768260088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000287682284a0_0 .net/2u *"_ivl_0", 31 0, L_0000028768260088;  1 drivers
v0000028768229c60_0 .net "clk", 0 0, L_0000028768180170;  alias, 1 drivers
v0000028768228720_0 .net "inst", 31 0, L_00000287682466a0;  alias, 1 drivers
v0000028768228540_0 .net "inst_mem_in", 31 0, v0000028768226560_0;  alias, 1 drivers
v0000028768229440_0 .net "pc_reg_in", 31 0, L_00000287682462b0;  1 drivers
v000002876822a160_0 .net "rst", 0 0, v0000028768244c10_0;  alias, 1 drivers
L_000002876823e8b0 .arith/sum 32, v0000028768226560_0, L_0000028768260088;
S_000002876820c320 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002876820aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000287682466a0 .functor BUFZ 32, L_00000287682406b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000287682264c0_0 .net "Data_Out", 31 0, L_00000287682466a0;  alias, 1 drivers
v0000028768225e80 .array "InstMem", 2047 0, 31 0;
v00000287682262e0_0 .net *"_ivl_0", 31 0, L_00000287682406b0;  1 drivers
v00000287682267e0_0 .net *"_ivl_3", 10 0, L_0000028768240750;  1 drivers
v0000028768227500_0 .net *"_ivl_4", 12 0, L_000002876823fdf0;  1 drivers
L_00000287682601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028768226920_0 .net *"_ivl_7", 1 0, L_00000287682601a8;  1 drivers
v0000028768226ce0_0 .net "addr", 31 0, v0000028768226560_0;  alias, 1 drivers
v0000028768227c80_0 .net "clk", 0 0, L_0000028768180170;  alias, 1 drivers
v0000028768226600_0 .var/i "i", 31 0;
L_00000287682406b0 .array/port v0000028768225e80, L_000002876823fdf0;
L_0000028768240750 .part v0000028768226560_0, 0, 11;
L_000002876823fdf0 .concat [ 11 2 0 0], L_0000028768240750, L_00000287682601a8;
S_000002876820c4b0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002876820aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000287681992d0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000028768226f60_0 .net "DataIn", 31 0, L_00000287682462b0;  alias, 1 drivers
v0000028768226560_0 .var "DataOut", 31 0;
v0000028768226240_0 .net "PC_Write", 0 0, v0000028768216d00_0;  alias, 1 drivers
v0000028768225ca0_0 .net "clk", 0 0, L_0000028768180170;  alias, 1 drivers
v0000028768226060_0 .net "rst", 0 0, v0000028768244c10_0;  alias, 1 drivers
S_000002876820b830 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002876820aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000028768198e50 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000028768181590 .functor NOT 1, L_00000287682459d0, C4<0>, C4<0>, C4<0>;
L_00000287681816e0 .functor NOT 1, L_0000028768245ed0, C4<0>, C4<0>, C4<0>;
L_00000287681813d0 .functor AND 1, L_0000028768181590, L_00000287681816e0, C4<1>, C4<1>;
L_000002876811ba30 .functor NOT 1, L_0000028768245b10, C4<0>, C4<0>, C4<0>;
L_000002876811bfe0 .functor AND 1, L_00000287681813d0, L_000002876811ba30, C4<1>, C4<1>;
L_000002876811baa0 .functor AND 32, L_00000287682460b0, L_000002876823e8b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002876811bcd0 .functor NOT 1, L_0000028768246010, C4<0>, C4<0>, C4<0>;
L_0000028768246710 .functor NOT 1, L_0000028768245d90, C4<0>, C4<0>, C4<0>;
L_0000028768247c10 .functor AND 1, L_000002876811bcd0, L_0000028768246710, C4<1>, C4<1>;
L_0000028768247120 .functor AND 1, L_0000028768247c10, L_0000028768245bb0, C4<1>, C4<1>;
L_00000287682465c0 .functor AND 32, L_0000028768245c50, L_000002876823e6d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028768246ef0 .functor OR 32, L_000002876811baa0, L_00000287682465c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000287682469b0 .functor NOT 1, L_0000028768245cf0, C4<0>, C4<0>, C4<0>;
L_0000028768247190 .functor AND 1, L_00000287682469b0, L_0000028768245e30, C4<1>, C4<1>;
L_0000028768246d30 .functor NOT 1, L_000002876823e590, C4<0>, C4<0>, C4<0>;
L_00000287682472e0 .functor AND 1, L_0000028768247190, L_0000028768246d30, C4<1>, C4<1>;
L_0000028768247660 .functor AND 32, L_000002876823e9f0, v0000028768226560_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028768247a50 .functor OR 32, L_0000028768246ef0, L_0000028768247660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028768247ba0 .functor NOT 1, L_000002876823e630, C4<0>, C4<0>, C4<0>;
L_0000028768246c50 .functor AND 1, L_0000028768247ba0, L_00000287682401b0, C4<1>, C4<1>;
L_00000287682468d0 .functor AND 1, L_0000028768246c50, L_000002876823ee50, C4<1>, C4<1>;
L_0000028768246780 .functor AND 32, L_000002876823edb0, L_0000028768241d30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028768247c80 .functor OR 32, L_0000028768247a50, L_0000028768246780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028768247cf0 .functor NOT 1, L_000002876823f210, C4<0>, C4<0>, C4<0>;
L_0000028768247740 .functor AND 1, L_0000028768240610, L_0000028768247cf0, C4<1>, C4<1>;
L_00000287682473c0 .functor NOT 1, L_000002876823e950, C4<0>, C4<0>, C4<0>;
L_0000028768247350 .functor AND 1, L_0000028768247740, L_00000287682473c0, C4<1>, C4<1>;
L_0000028768246940 .functor AND 32, L_000002876823e310, v00000287682108c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000287682462b0 .functor OR 32, L_0000028768247c80, L_0000028768246940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028768226d80_0 .net *"_ivl_1", 0 0, L_00000287682459d0;  1 drivers
v00000287682266a0_0 .net *"_ivl_11", 0 0, L_0000028768245b10;  1 drivers
v0000028768226740_0 .net *"_ivl_12", 0 0, L_000002876811ba30;  1 drivers
v0000028768227640_0 .net *"_ivl_14", 0 0, L_000002876811bfe0;  1 drivers
v00000287682276e0_0 .net *"_ivl_16", 31 0, L_00000287682460b0;  1 drivers
v0000028768227780_0 .net *"_ivl_18", 31 0, L_000002876811baa0;  1 drivers
v0000028768226880_0 .net *"_ivl_2", 0 0, L_0000028768181590;  1 drivers
v0000028768225de0_0 .net *"_ivl_21", 0 0, L_0000028768246010;  1 drivers
v0000028768226100_0 .net *"_ivl_22", 0 0, L_000002876811bcd0;  1 drivers
v0000028768227f00_0 .net *"_ivl_25", 0 0, L_0000028768245d90;  1 drivers
v0000028768226a60_0 .net *"_ivl_26", 0 0, L_0000028768246710;  1 drivers
v0000028768225f20_0 .net *"_ivl_28", 0 0, L_0000028768247c10;  1 drivers
v00000287682280e0_0 .net *"_ivl_31", 0 0, L_0000028768245bb0;  1 drivers
v0000028768227460_0 .net *"_ivl_32", 0 0, L_0000028768247120;  1 drivers
v00000287682261a0_0 .net *"_ivl_34", 31 0, L_0000028768245c50;  1 drivers
v0000028768228040_0 .net *"_ivl_36", 31 0, L_00000287682465c0;  1 drivers
v00000287682282c0_0 .net *"_ivl_38", 31 0, L_0000028768246ef0;  1 drivers
v00000287682278c0_0 .net *"_ivl_41", 0 0, L_0000028768245cf0;  1 drivers
v0000028768227320_0 .net *"_ivl_42", 0 0, L_00000287682469b0;  1 drivers
v0000028768228180_0 .net *"_ivl_45", 0 0, L_0000028768245e30;  1 drivers
v0000028768226ba0_0 .net *"_ivl_46", 0 0, L_0000028768247190;  1 drivers
v0000028768227820_0 .net *"_ivl_49", 0 0, L_000002876823e590;  1 drivers
v0000028768227960_0 .net *"_ivl_5", 0 0, L_0000028768245ed0;  1 drivers
v0000028768227d20_0 .net *"_ivl_50", 0 0, L_0000028768246d30;  1 drivers
v0000028768226c40_0 .net *"_ivl_52", 0 0, L_00000287682472e0;  1 drivers
v0000028768226380_0 .net *"_ivl_54", 31 0, L_000002876823e9f0;  1 drivers
v0000028768226e20_0 .net *"_ivl_56", 31 0, L_0000028768247660;  1 drivers
v0000028768227000_0 .net *"_ivl_58", 31 0, L_0000028768247a50;  1 drivers
v00000287682270a0_0 .net *"_ivl_6", 0 0, L_00000287681816e0;  1 drivers
v0000028768227140_0 .net *"_ivl_61", 0 0, L_000002876823e630;  1 drivers
v00000287682271e0_0 .net *"_ivl_62", 0 0, L_0000028768247ba0;  1 drivers
v0000028768225c00_0 .net *"_ivl_65", 0 0, L_00000287682401b0;  1 drivers
v0000028768227b40_0 .net *"_ivl_66", 0 0, L_0000028768246c50;  1 drivers
v0000028768227dc0_0 .net *"_ivl_69", 0 0, L_000002876823ee50;  1 drivers
v0000028768227a00_0 .net *"_ivl_70", 0 0, L_00000287682468d0;  1 drivers
v00000287682273c0_0 .net *"_ivl_72", 31 0, L_000002876823edb0;  1 drivers
v0000028768228220_0 .net *"_ivl_74", 31 0, L_0000028768246780;  1 drivers
v0000028768227aa0_0 .net *"_ivl_76", 31 0, L_0000028768247c80;  1 drivers
v0000028768228360_0 .net *"_ivl_79", 0 0, L_0000028768240610;  1 drivers
v0000028768229da0_0 .net *"_ivl_8", 0 0, L_00000287681813d0;  1 drivers
v000002876822a840_0 .net *"_ivl_81", 0 0, L_000002876823f210;  1 drivers
v000002876822a0c0_0 .net *"_ivl_82", 0 0, L_0000028768247cf0;  1 drivers
v0000028768229260_0 .net *"_ivl_84", 0 0, L_0000028768247740;  1 drivers
v0000028768229080_0 .net *"_ivl_87", 0 0, L_000002876823e950;  1 drivers
v0000028768229120_0 .net *"_ivl_88", 0 0, L_00000287682473c0;  1 drivers
v0000028768228a40_0 .net *"_ivl_90", 0 0, L_0000028768247350;  1 drivers
v0000028768228400_0 .net *"_ivl_92", 31 0, L_000002876823e310;  1 drivers
v000002876822a980_0 .net *"_ivl_94", 31 0, L_0000028768246940;  1 drivers
v0000028768229f80_0 .net "ina", 31 0, L_000002876823e8b0;  1 drivers
v00000287682291c0_0 .net "inb", 31 0, L_000002876823e6d0;  alias, 1 drivers
v0000028768228cc0_0 .net "inc", 31 0, v0000028768226560_0;  alias, 1 drivers
v000002876822a5c0_0 .net "ind", 31 0, L_0000028768241d30;  alias, 1 drivers
v0000028768229800_0 .net "ine", 31 0, v00000287682108c0_0;  alias, 1 drivers
L_00000287682600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028768228ea0_0 .net "inf", 31 0, L_00000287682600d0;  1 drivers
L_0000028768260118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028768228900_0 .net "ing", 31 0, L_0000028768260118;  1 drivers
L_0000028768260160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000287682298a0_0 .net "inh", 31 0, L_0000028768260160;  1 drivers
v000002876822aa20_0 .net "out", 31 0, L_00000287682462b0;  alias, 1 drivers
v000002876822a660_0 .net "sel", 2 0, L_000002876823f5d0;  alias, 1 drivers
L_00000287682459d0 .part L_000002876823f5d0, 2, 1;
L_0000028768245ed0 .part L_000002876823f5d0, 1, 1;
L_0000028768245b10 .part L_000002876823f5d0, 0, 1;
LS_00000287682460b0_0_0 .concat [ 1 1 1 1], L_000002876811bfe0, L_000002876811bfe0, L_000002876811bfe0, L_000002876811bfe0;
LS_00000287682460b0_0_4 .concat [ 1 1 1 1], L_000002876811bfe0, L_000002876811bfe0, L_000002876811bfe0, L_000002876811bfe0;
LS_00000287682460b0_0_8 .concat [ 1 1 1 1], L_000002876811bfe0, L_000002876811bfe0, L_000002876811bfe0, L_000002876811bfe0;
LS_00000287682460b0_0_12 .concat [ 1 1 1 1], L_000002876811bfe0, L_000002876811bfe0, L_000002876811bfe0, L_000002876811bfe0;
LS_00000287682460b0_0_16 .concat [ 1 1 1 1], L_000002876811bfe0, L_000002876811bfe0, L_000002876811bfe0, L_000002876811bfe0;
LS_00000287682460b0_0_20 .concat [ 1 1 1 1], L_000002876811bfe0, L_000002876811bfe0, L_000002876811bfe0, L_000002876811bfe0;
LS_00000287682460b0_0_24 .concat [ 1 1 1 1], L_000002876811bfe0, L_000002876811bfe0, L_000002876811bfe0, L_000002876811bfe0;
LS_00000287682460b0_0_28 .concat [ 1 1 1 1], L_000002876811bfe0, L_000002876811bfe0, L_000002876811bfe0, L_000002876811bfe0;
LS_00000287682460b0_1_0 .concat [ 4 4 4 4], LS_00000287682460b0_0_0, LS_00000287682460b0_0_4, LS_00000287682460b0_0_8, LS_00000287682460b0_0_12;
LS_00000287682460b0_1_4 .concat [ 4 4 4 4], LS_00000287682460b0_0_16, LS_00000287682460b0_0_20, LS_00000287682460b0_0_24, LS_00000287682460b0_0_28;
L_00000287682460b0 .concat [ 16 16 0 0], LS_00000287682460b0_1_0, LS_00000287682460b0_1_4;
L_0000028768246010 .part L_000002876823f5d0, 2, 1;
L_0000028768245d90 .part L_000002876823f5d0, 1, 1;
L_0000028768245bb0 .part L_000002876823f5d0, 0, 1;
LS_0000028768245c50_0_0 .concat [ 1 1 1 1], L_0000028768247120, L_0000028768247120, L_0000028768247120, L_0000028768247120;
LS_0000028768245c50_0_4 .concat [ 1 1 1 1], L_0000028768247120, L_0000028768247120, L_0000028768247120, L_0000028768247120;
LS_0000028768245c50_0_8 .concat [ 1 1 1 1], L_0000028768247120, L_0000028768247120, L_0000028768247120, L_0000028768247120;
LS_0000028768245c50_0_12 .concat [ 1 1 1 1], L_0000028768247120, L_0000028768247120, L_0000028768247120, L_0000028768247120;
LS_0000028768245c50_0_16 .concat [ 1 1 1 1], L_0000028768247120, L_0000028768247120, L_0000028768247120, L_0000028768247120;
LS_0000028768245c50_0_20 .concat [ 1 1 1 1], L_0000028768247120, L_0000028768247120, L_0000028768247120, L_0000028768247120;
LS_0000028768245c50_0_24 .concat [ 1 1 1 1], L_0000028768247120, L_0000028768247120, L_0000028768247120, L_0000028768247120;
LS_0000028768245c50_0_28 .concat [ 1 1 1 1], L_0000028768247120, L_0000028768247120, L_0000028768247120, L_0000028768247120;
LS_0000028768245c50_1_0 .concat [ 4 4 4 4], LS_0000028768245c50_0_0, LS_0000028768245c50_0_4, LS_0000028768245c50_0_8, LS_0000028768245c50_0_12;
LS_0000028768245c50_1_4 .concat [ 4 4 4 4], LS_0000028768245c50_0_16, LS_0000028768245c50_0_20, LS_0000028768245c50_0_24, LS_0000028768245c50_0_28;
L_0000028768245c50 .concat [ 16 16 0 0], LS_0000028768245c50_1_0, LS_0000028768245c50_1_4;
L_0000028768245cf0 .part L_000002876823f5d0, 2, 1;
L_0000028768245e30 .part L_000002876823f5d0, 1, 1;
L_000002876823e590 .part L_000002876823f5d0, 0, 1;
LS_000002876823e9f0_0_0 .concat [ 1 1 1 1], L_00000287682472e0, L_00000287682472e0, L_00000287682472e0, L_00000287682472e0;
LS_000002876823e9f0_0_4 .concat [ 1 1 1 1], L_00000287682472e0, L_00000287682472e0, L_00000287682472e0, L_00000287682472e0;
LS_000002876823e9f0_0_8 .concat [ 1 1 1 1], L_00000287682472e0, L_00000287682472e0, L_00000287682472e0, L_00000287682472e0;
LS_000002876823e9f0_0_12 .concat [ 1 1 1 1], L_00000287682472e0, L_00000287682472e0, L_00000287682472e0, L_00000287682472e0;
LS_000002876823e9f0_0_16 .concat [ 1 1 1 1], L_00000287682472e0, L_00000287682472e0, L_00000287682472e0, L_00000287682472e0;
LS_000002876823e9f0_0_20 .concat [ 1 1 1 1], L_00000287682472e0, L_00000287682472e0, L_00000287682472e0, L_00000287682472e0;
LS_000002876823e9f0_0_24 .concat [ 1 1 1 1], L_00000287682472e0, L_00000287682472e0, L_00000287682472e0, L_00000287682472e0;
LS_000002876823e9f0_0_28 .concat [ 1 1 1 1], L_00000287682472e0, L_00000287682472e0, L_00000287682472e0, L_00000287682472e0;
LS_000002876823e9f0_1_0 .concat [ 4 4 4 4], LS_000002876823e9f0_0_0, LS_000002876823e9f0_0_4, LS_000002876823e9f0_0_8, LS_000002876823e9f0_0_12;
LS_000002876823e9f0_1_4 .concat [ 4 4 4 4], LS_000002876823e9f0_0_16, LS_000002876823e9f0_0_20, LS_000002876823e9f0_0_24, LS_000002876823e9f0_0_28;
L_000002876823e9f0 .concat [ 16 16 0 0], LS_000002876823e9f0_1_0, LS_000002876823e9f0_1_4;
L_000002876823e630 .part L_000002876823f5d0, 2, 1;
L_00000287682401b0 .part L_000002876823f5d0, 1, 1;
L_000002876823ee50 .part L_000002876823f5d0, 0, 1;
LS_000002876823edb0_0_0 .concat [ 1 1 1 1], L_00000287682468d0, L_00000287682468d0, L_00000287682468d0, L_00000287682468d0;
LS_000002876823edb0_0_4 .concat [ 1 1 1 1], L_00000287682468d0, L_00000287682468d0, L_00000287682468d0, L_00000287682468d0;
LS_000002876823edb0_0_8 .concat [ 1 1 1 1], L_00000287682468d0, L_00000287682468d0, L_00000287682468d0, L_00000287682468d0;
LS_000002876823edb0_0_12 .concat [ 1 1 1 1], L_00000287682468d0, L_00000287682468d0, L_00000287682468d0, L_00000287682468d0;
LS_000002876823edb0_0_16 .concat [ 1 1 1 1], L_00000287682468d0, L_00000287682468d0, L_00000287682468d0, L_00000287682468d0;
LS_000002876823edb0_0_20 .concat [ 1 1 1 1], L_00000287682468d0, L_00000287682468d0, L_00000287682468d0, L_00000287682468d0;
LS_000002876823edb0_0_24 .concat [ 1 1 1 1], L_00000287682468d0, L_00000287682468d0, L_00000287682468d0, L_00000287682468d0;
LS_000002876823edb0_0_28 .concat [ 1 1 1 1], L_00000287682468d0, L_00000287682468d0, L_00000287682468d0, L_00000287682468d0;
LS_000002876823edb0_1_0 .concat [ 4 4 4 4], LS_000002876823edb0_0_0, LS_000002876823edb0_0_4, LS_000002876823edb0_0_8, LS_000002876823edb0_0_12;
LS_000002876823edb0_1_4 .concat [ 4 4 4 4], LS_000002876823edb0_0_16, LS_000002876823edb0_0_20, LS_000002876823edb0_0_24, LS_000002876823edb0_0_28;
L_000002876823edb0 .concat [ 16 16 0 0], LS_000002876823edb0_1_0, LS_000002876823edb0_1_4;
L_0000028768240610 .part L_000002876823f5d0, 2, 1;
L_000002876823f210 .part L_000002876823f5d0, 1, 1;
L_000002876823e950 .part L_000002876823f5d0, 0, 1;
LS_000002876823e310_0_0 .concat [ 1 1 1 1], L_0000028768247350, L_0000028768247350, L_0000028768247350, L_0000028768247350;
LS_000002876823e310_0_4 .concat [ 1 1 1 1], L_0000028768247350, L_0000028768247350, L_0000028768247350, L_0000028768247350;
LS_000002876823e310_0_8 .concat [ 1 1 1 1], L_0000028768247350, L_0000028768247350, L_0000028768247350, L_0000028768247350;
LS_000002876823e310_0_12 .concat [ 1 1 1 1], L_0000028768247350, L_0000028768247350, L_0000028768247350, L_0000028768247350;
LS_000002876823e310_0_16 .concat [ 1 1 1 1], L_0000028768247350, L_0000028768247350, L_0000028768247350, L_0000028768247350;
LS_000002876823e310_0_20 .concat [ 1 1 1 1], L_0000028768247350, L_0000028768247350, L_0000028768247350, L_0000028768247350;
LS_000002876823e310_0_24 .concat [ 1 1 1 1], L_0000028768247350, L_0000028768247350, L_0000028768247350, L_0000028768247350;
LS_000002876823e310_0_28 .concat [ 1 1 1 1], L_0000028768247350, L_0000028768247350, L_0000028768247350, L_0000028768247350;
LS_000002876823e310_1_0 .concat [ 4 4 4 4], LS_000002876823e310_0_0, LS_000002876823e310_0_4, LS_000002876823e310_0_8, LS_000002876823e310_0_12;
LS_000002876823e310_1_4 .concat [ 4 4 4 4], LS_000002876823e310_0_16, LS_000002876823e310_0_20, LS_000002876823e310_0_24, LS_000002876823e310_0_28;
L_000002876823e310 .concat [ 16 16 0 0], LS_000002876823e310_1_0, LS_000002876823e310_1_4;
S_000002876820c7d0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000028767fe96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000028768228c20_0 .net "Write_Data", 31 0, v00000287681fd200_0;  alias, 1 drivers
v00000287682285e0_0 .net "addr", 31 0, v00000287681fdac0_0;  alias, 1 drivers
v0000028768229580_0 .net "clk", 0 0, L_0000028768180170;  alias, 1 drivers
v0000028768229620_0 .net "mem_out", 31 0, v0000028768228b80_0;  alias, 1 drivers
v000002876822a340_0 .net "mem_read", 0 0, v00000287681ff1e0_0;  alias, 1 drivers
v00000287682299e0_0 .net "mem_write", 0 0, v00000287681ff140_0;  alias, 1 drivers
S_000002876820b1f0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002876820c7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000028768228fe0 .array "DataMem", 2047 0, 31 0;
v000002876822a020_0 .net "Data_In", 31 0, v00000287681fd200_0;  alias, 1 drivers
v0000028768228b80_0 .var "Data_Out", 31 0;
v000002876822a200_0 .net "Write_en", 0 0, v00000287681ff140_0;  alias, 1 drivers
v0000028768229e40_0 .net "addr", 31 0, v00000287681fdac0_0;  alias, 1 drivers
v0000028768229bc0_0 .net "clk", 0 0, L_0000028768180170;  alias, 1 drivers
v000002876822a2a0_0 .var/i "i", 31 0;
S_000002876820abb0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000028767fe96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002876823dbf0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002876823dc28 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002876823dc60 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002876823dc98 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002876823dcd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002876823dd08 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002876823dd40 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002876823dd78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002876823ddb0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002876823dde8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002876823de20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002876823de58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002876823de90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002876823dec8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002876823df00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002876823df38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002876823df70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002876823dfa8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002876823dfe0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002876823e018 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002876823e050 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002876823e088 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002876823e0c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002876823e0f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002876823e130 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028768229300_0 .net "MEM_ALU_OUT", 31 0, v00000287681fdac0_0;  alias, 1 drivers
v0000028768228e00_0 .net "MEM_Data_mem_out", 31 0, v0000028768228b80_0;  alias, 1 drivers
v0000028768228d60_0 .net "MEM_memread", 0 0, v00000287681ff1e0_0;  alias, 1 drivers
v000002876822a520_0 .net "MEM_opcode", 11 0, v00000287681fcc60_0;  alias, 1 drivers
v00000287682293a0_0 .net "MEM_rd_ind", 4 0, v00000287681ff280_0;  alias, 1 drivers
v000002876822aac0_0 .net "MEM_rd_indzero", 0 0, v00000287681fe7e0_0;  alias, 1 drivers
v000002876822a3e0_0 .net "MEM_regwrite", 0 0, v00000287681fdb60_0;  alias, 1 drivers
v000002876822a480_0 .var "WB_ALU_OUT", 31 0;
v000002876822a7a0_0 .var "WB_Data_mem_out", 31 0;
v00000287682296c0_0 .var "WB_memread", 0 0;
v000002876822a8e0_0 .var "WB_rd_ind", 4 0;
v0000028768228f40_0 .var "WB_rd_indzero", 0 0;
v000002876822ab60_0 .var "WB_regwrite", 0 0;
v0000028768228680_0 .net "clk", 0 0, L_00000287682abe70;  1 drivers
v0000028768229ee0_0 .var "hlt", 0 0;
v0000028768228860_0 .net "rst", 0 0, v0000028768244c10_0;  alias, 1 drivers
E_0000028768198a50 .event posedge, v00000287681ff320_0, v0000028768228680_0;
S_000002876820bb50 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000028767fe96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000287682abbd0 .functor AND 32, v000002876822a7a0_0, L_00000287682aecb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000287682abc40 .functor NOT 1, v00000287682296c0_0, C4<0>, C4<0>, C4<0>;
L_00000287682abe00 .functor AND 32, v000002876822a480_0, L_00000287682afd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000287682c7130 .functor OR 32, L_00000287682abbd0, L_00000287682abe00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000287682287c0_0 .net "Write_Data_RegFile", 31 0, L_00000287682c7130;  alias, 1 drivers
v0000028768229760_0 .net *"_ivl_0", 31 0, L_00000287682aecb0;  1 drivers
v0000028768229a80_0 .net *"_ivl_2", 31 0, L_00000287682abbd0;  1 drivers
v0000028768229b20_0 .net *"_ivl_4", 0 0, L_00000287682abc40;  1 drivers
v0000028768229d00_0 .net *"_ivl_6", 31 0, L_00000287682afd90;  1 drivers
v000002876822d0e0_0 .net *"_ivl_8", 31 0, L_00000287682abe00;  1 drivers
v000002876822c8c0_0 .net "alu_out", 31 0, v000002876822a480_0;  alias, 1 drivers
v000002876822ba60_0 .net "mem_out", 31 0, v000002876822a7a0_0;  alias, 1 drivers
v000002876822c640_0 .net "mem_read", 0 0, v00000287682296c0_0;  alias, 1 drivers
LS_00000287682aecb0_0_0 .concat [ 1 1 1 1], v00000287682296c0_0, v00000287682296c0_0, v00000287682296c0_0, v00000287682296c0_0;
LS_00000287682aecb0_0_4 .concat [ 1 1 1 1], v00000287682296c0_0, v00000287682296c0_0, v00000287682296c0_0, v00000287682296c0_0;
LS_00000287682aecb0_0_8 .concat [ 1 1 1 1], v00000287682296c0_0, v00000287682296c0_0, v00000287682296c0_0, v00000287682296c0_0;
LS_00000287682aecb0_0_12 .concat [ 1 1 1 1], v00000287682296c0_0, v00000287682296c0_0, v00000287682296c0_0, v00000287682296c0_0;
LS_00000287682aecb0_0_16 .concat [ 1 1 1 1], v00000287682296c0_0, v00000287682296c0_0, v00000287682296c0_0, v00000287682296c0_0;
LS_00000287682aecb0_0_20 .concat [ 1 1 1 1], v00000287682296c0_0, v00000287682296c0_0, v00000287682296c0_0, v00000287682296c0_0;
LS_00000287682aecb0_0_24 .concat [ 1 1 1 1], v00000287682296c0_0, v00000287682296c0_0, v00000287682296c0_0, v00000287682296c0_0;
LS_00000287682aecb0_0_28 .concat [ 1 1 1 1], v00000287682296c0_0, v00000287682296c0_0, v00000287682296c0_0, v00000287682296c0_0;
LS_00000287682aecb0_1_0 .concat [ 4 4 4 4], LS_00000287682aecb0_0_0, LS_00000287682aecb0_0_4, LS_00000287682aecb0_0_8, LS_00000287682aecb0_0_12;
LS_00000287682aecb0_1_4 .concat [ 4 4 4 4], LS_00000287682aecb0_0_16, LS_00000287682aecb0_0_20, LS_00000287682aecb0_0_24, LS_00000287682aecb0_0_28;
L_00000287682aecb0 .concat [ 16 16 0 0], LS_00000287682aecb0_1_0, LS_00000287682aecb0_1_4;
LS_00000287682afd90_0_0 .concat [ 1 1 1 1], L_00000287682abc40, L_00000287682abc40, L_00000287682abc40, L_00000287682abc40;
LS_00000287682afd90_0_4 .concat [ 1 1 1 1], L_00000287682abc40, L_00000287682abc40, L_00000287682abc40, L_00000287682abc40;
LS_00000287682afd90_0_8 .concat [ 1 1 1 1], L_00000287682abc40, L_00000287682abc40, L_00000287682abc40, L_00000287682abc40;
LS_00000287682afd90_0_12 .concat [ 1 1 1 1], L_00000287682abc40, L_00000287682abc40, L_00000287682abc40, L_00000287682abc40;
LS_00000287682afd90_0_16 .concat [ 1 1 1 1], L_00000287682abc40, L_00000287682abc40, L_00000287682abc40, L_00000287682abc40;
LS_00000287682afd90_0_20 .concat [ 1 1 1 1], L_00000287682abc40, L_00000287682abc40, L_00000287682abc40, L_00000287682abc40;
LS_00000287682afd90_0_24 .concat [ 1 1 1 1], L_00000287682abc40, L_00000287682abc40, L_00000287682abc40, L_00000287682abc40;
LS_00000287682afd90_0_28 .concat [ 1 1 1 1], L_00000287682abc40, L_00000287682abc40, L_00000287682abc40, L_00000287682abc40;
LS_00000287682afd90_1_0 .concat [ 4 4 4 4], LS_00000287682afd90_0_0, LS_00000287682afd90_0_4, LS_00000287682afd90_0_8, LS_00000287682afd90_0_12;
LS_00000287682afd90_1_4 .concat [ 4 4 4 4], LS_00000287682afd90_0_16, LS_00000287682afd90_0_20, LS_00000287682afd90_0_24, LS_00000287682afd90_0_28;
L_00000287682afd90 .concat [ 16 16 0 0], LS_00000287682afd90_1_0, LS_00000287682afd90_1_4;
    .scope S_000002876820c4b0;
T_0 ;
    %wait E_0000028768198fd0;
    %load/vec4 v0000028768226060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000028768226560_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028768226240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000028768226f60_0;
    %assign/vec4 v0000028768226560_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002876820c320;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028768226600_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000028768226600_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028768226600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %load/vec4 v0000028768226600_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028768226600_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768225e80, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002876820b9c0;
T_2 ;
    %wait E_0000028768198e10;
    %load/vec4 v0000028768227e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002876821b120_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876821af40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028768226420_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028768227be0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028768226ec0_0, 0;
    %assign/vec4 v0000028768225d40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028768227280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000287682275a0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002876821b120_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876821af40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028768226420_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028768227be0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028768226ec0_0, 0;
    %assign/vec4 v0000028768225d40_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000028768227280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000028768226b00_0;
    %assign/vec4 v000002876821af40_0, 0;
    %load/vec4 v00000287682269c0_0;
    %assign/vec4 v000002876821b120_0, 0;
    %load/vec4 v0000028768226b00_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000028768227be0_0, 0;
    %load/vec4 v0000028768226b00_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000028768225d40_0, 4, 5;
    %load/vec4 v0000028768226b00_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000028768226b00_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000028768225d40_0, 4, 5;
    %load/vec4 v0000028768226b00_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000028768226b00_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028768226b00_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000028768226b00_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000028768226b00_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000028768226b00_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000028768226ec0_0, 0;
    %load/vec4 v0000028768226b00_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000028768226b00_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000028768226420_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000028768226b00_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000028768226420_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000028768226b00_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000028768226420_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002876820b060;
T_3 ;
    %wait E_0000028768198fd0;
    %load/vec4 v0000028768219000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000287682187e0_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000287682187e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000287682187e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768218ba0, 0, 4;
    %load/vec4 v00000287682187e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000287682187e0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002876821a220_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000028768219640_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000028768218b00_0;
    %load/vec4 v000002876821a220_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768218ba0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768218ba0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002876820b060;
T_4 ;
    %wait E_0000028768198dd0;
    %load/vec4 v000002876821a220_0;
    %load/vec4 v000002876821a040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002876821a220_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000028768219640_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000028768218b00_0;
    %assign/vec4 v00000287682195a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002876821a040_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000028768218ba0, 4;
    %assign/vec4 v00000287682195a0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002876820b060;
T_5 ;
    %wait E_0000028768198dd0;
    %load/vec4 v000002876821a220_0;
    %load/vec4 v000002876821a180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002876821a220_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000028768219640_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000028768218b00_0;
    %assign/vec4 v0000028768218d80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002876821a180_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000028768218ba0, 4;
    %assign/vec4 v0000028768218d80_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002876820b060;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002876820aed0;
    %jmp t_0;
    .scope S_000002876820aed0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002876821ab80_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002876821ab80_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002876821ab80_0;
    %ix/getv/s 4, v000002876821ab80_0;
    %load/vec4a v0000028768218ba0, 4;
    %ix/getv/s 4, v000002876821ab80_0;
    %load/vec4a v0000028768218ba0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002876821ab80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002876821ab80_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002876820b060;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002876820be70;
T_7 ;
    %wait E_0000028768198d50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028768217b60_0, 0, 32;
    %load/vec4 v0000028768217de0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028768217de0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000028768217ca0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000028768217b60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000028768217de0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028768217de0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028768217de0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000028768217ca0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000028768217b60_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000028768217de0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028768217de0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028768217de0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028768217de0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028768217de0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028768217de0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000028768217ca0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000028768217ca0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000028768217b60_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002876820c190;
T_8 ;
    %wait E_0000028768198fd0;
    %load/vec4 v0000028768215720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028768213b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000287682152c0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000287682152c0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000028768213b00_0;
    %load/vec4 v0000028768213d80_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028768213b00_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028768213b00_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028768213b00_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000028768213b00_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028768213b00_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028768213b00_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002876820c190;
T_9 ;
    %wait E_0000028768198fd0;
    %load/vec4 v0000028768215720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028768214c80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000028768215540_0;
    %assign/vec4 v0000028768214c80_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002876820bce0;
T_10 ;
    %wait E_0000028768198d10;
    %load/vec4 v0000028768217660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028768216d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028768217480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028768218060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028768214be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028768214d20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000028768214a00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000287682136a0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000028768213880_0;
    %load/vec4 v0000028768213600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000028768213920_0;
    %load/vec4 v0000028768213600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000287682150e0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000028768214b40_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000028768213880_0;
    %load/vec4 v0000028768214aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000028768213920_0;
    %load/vec4 v0000028768214aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028768216d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028768217480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028768218060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028768214be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028768214d20_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000028768213740_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028768216d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028768217480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028768218060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028768214be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028768214d20_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028768216d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028768217480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028768218060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028768214be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028768214d20_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002876820b510;
T_11 ;
    %wait E_0000028768198c90;
    %load/vec4 v000002876820dda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002876820eca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876820e160_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820eac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820d080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820cfe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820efc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820e7a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820ea20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876820e2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820d580_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820e480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820e340_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876820e840_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876820d1c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876820e660_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876820e200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876820e520_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876820db20_0, 0;
    %assign/vec4 v000002876820d800_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002876820d260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002876820d940_0;
    %assign/vec4 v000002876820d800_0, 0;
    %load/vec4 v000002876820d6c0_0;
    %assign/vec4 v000002876820db20_0, 0;
    %load/vec4 v000002876820f100_0;
    %assign/vec4 v000002876820e520_0, 0;
    %load/vec4 v000002876820d9e0_0;
    %assign/vec4 v000002876820e200_0, 0;
    %load/vec4 v000002876820d300_0;
    %assign/vec4 v000002876820e660_0, 0;
    %load/vec4 v000002876820f060_0;
    %assign/vec4 v000002876820d1c0_0, 0;
    %load/vec4 v000002876820dc60_0;
    %assign/vec4 v000002876820e840_0, 0;
    %load/vec4 v000002876820ef20_0;
    %assign/vec4 v000002876820e340_0, 0;
    %load/vec4 v000002876820e5c0_0;
    %assign/vec4 v000002876820e480_0, 0;
    %load/vec4 v000002876820d620_0;
    %assign/vec4 v000002876820d580_0, 0;
    %load/vec4 v000002876820ca40_0;
    %assign/vec4 v000002876820e2a0_0, 0;
    %load/vec4 v000002876820dbc0_0;
    %assign/vec4 v000002876820ea20_0, 0;
    %load/vec4 v000002876820d440_0;
    %assign/vec4 v000002876820e7a0_0, 0;
    %load/vec4 v000002876820d3a0_0;
    %assign/vec4 v000002876820efc0_0, 0;
    %load/vec4 v000002876820ed40_0;
    %assign/vec4 v000002876820cfe0_0, 0;
    %load/vec4 v000002876820ec00_0;
    %assign/vec4 v000002876820d080_0, 0;
    %load/vec4 v000002876820ede0_0;
    %assign/vec4 v000002876820eac0_0, 0;
    %load/vec4 v000002876820eb60_0;
    %assign/vec4 v000002876820e160_0, 0;
    %load/vec4 v000002876820cae0_0;
    %assign/vec4 v000002876820eca0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002876820eca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876820e160_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820eac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820d080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820cfe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820efc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820e7a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820ea20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876820e2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820d580_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820e480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820e340_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876820e840_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876820d1c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876820e660_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876820e200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876820e520_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876820db20_0, 0;
    %assign/vec4 v000002876820d800_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002876820b6a0;
T_12 ;
    %wait E_0000028768198950;
    %load/vec4 v0000028768215220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002876820fb00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000287682108c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028768210320_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000287682105a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820fe20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000287682103c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820f6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820f560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820f4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000287682106e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820f380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820f920_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000287682100a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876820f880_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876820f420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876820fba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876820ff60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876820fec0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000028768210640_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876820f600_0, 0;
    %assign/vec4 v0000028768210140_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000028768215900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002876820f1a0_0;
    %assign/vec4 v0000028768210140_0, 0;
    %load/vec4 v000002876820de40_0;
    %assign/vec4 v000002876820f600_0, 0;
    %load/vec4 v000002876820f7e0_0;
    %assign/vec4 v0000028768210640_0, 0;
    %load/vec4 v00000287682101e0_0;
    %assign/vec4 v000002876820fec0_0, 0;
    %load/vec4 v000002876820fa60_0;
    %assign/vec4 v000002876820ff60_0, 0;
    %load/vec4 v000002876820f240_0;
    %assign/vec4 v000002876820fba0_0, 0;
    %load/vec4 v000002876820dee0_0;
    %assign/vec4 v000002876820f420_0, 0;
    %load/vec4 v000002876820fd80_0;
    %assign/vec4 v000002876820f880_0, 0;
    %load/vec4 v0000028768210500_0;
    %assign/vec4 v00000287682100a0_0, 0;
    %load/vec4 v000002876820f2e0_0;
    %assign/vec4 v000002876820f920_0, 0;
    %load/vec4 v0000028768210460_0;
    %assign/vec4 v000002876820f380_0, 0;
    %load/vec4 v000002876820f740_0;
    %assign/vec4 v00000287682106e0_0, 0;
    %load/vec4 v000002876820f9c0_0;
    %assign/vec4 v000002876820f4c0_0, 0;
    %load/vec4 v000002876820fce0_0;
    %assign/vec4 v000002876820f560_0, 0;
    %load/vec4 v0000028768210280_0;
    %assign/vec4 v000002876820f6a0_0, 0;
    %load/vec4 v0000028768210820_0;
    %assign/vec4 v00000287682103c0_0, 0;
    %load/vec4 v0000028768210000_0;
    %assign/vec4 v000002876820fe20_0, 0;
    %load/vec4 v0000028768210780_0;
    %assign/vec4 v00000287682105a0_0, 0;
    %load/vec4 v000002876820e020_0;
    %assign/vec4 v0000028768210320_0, 0;
    %load/vec4 v000002876820df80_0;
    %assign/vec4 v00000287682108c0_0, 0;
    %load/vec4 v000002876820fc40_0;
    %assign/vec4 v000002876820fb00_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002876820fb00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000287682108c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028768210320_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000287682105a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820fe20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000287682103c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820f6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820f560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820f4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000287682106e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820f380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876820f920_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000287682100a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876820f880_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876820f420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876820fba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876820ff60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876820fec0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000028768210640_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876820f600_0, 0;
    %assign/vec4 v0000028768210140_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002876800c910;
T_13 ;
    %wait E_0000028768198790;
    %load/vec4 v00000287682017b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000028768201850_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000028768013350;
T_14 ;
    %wait E_0000028768198810;
    %load/vec4 v0000028768203330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000028768201b70_0;
    %pad/u 33;
    %load/vec4 v0000028768202890_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000028768203150_0, 0;
    %assign/vec4 v0000028768202ed0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000028768201b70_0;
    %pad/u 33;
    %load/vec4 v0000028768202890_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000028768203150_0, 0;
    %assign/vec4 v0000028768202ed0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000028768201b70_0;
    %pad/u 33;
    %load/vec4 v0000028768202890_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000028768203150_0, 0;
    %assign/vec4 v0000028768202ed0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000028768201b70_0;
    %pad/u 33;
    %load/vec4 v0000028768202890_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000028768203150_0, 0;
    %assign/vec4 v0000028768202ed0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000028768201b70_0;
    %pad/u 33;
    %load/vec4 v0000028768202890_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000028768203150_0, 0;
    %assign/vec4 v0000028768202ed0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000028768201b70_0;
    %pad/u 33;
    %load/vec4 v0000028768202890_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000028768203150_0, 0;
    %assign/vec4 v0000028768202ed0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000028768202890_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000028768202ed0_0;
    %load/vec4 v0000028768202890_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000028768201b70_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000028768202890_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000028768202890_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000028768202ed0_0, 0;
    %load/vec4 v0000028768201b70_0;
    %ix/getv 4, v0000028768202890_0;
    %shiftl 4;
    %assign/vec4 v0000028768203150_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000028768202890_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000028768202ed0_0;
    %load/vec4 v0000028768202890_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000028768201b70_0;
    %load/vec4 v0000028768202890_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000028768202890_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000028768202ed0_0, 0;
    %load/vec4 v0000028768201b70_0;
    %ix/getv 4, v0000028768202890_0;
    %shiftr 4;
    %assign/vec4 v0000028768203150_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028768202ed0_0, 0;
    %load/vec4 v0000028768201b70_0;
    %load/vec4 v0000028768202890_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000028768203150_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028768202ed0_0, 0;
    %load/vec4 v0000028768202890_0;
    %load/vec4 v0000028768201b70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000028768203150_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000028767f72b50;
T_15 ;
    %wait E_0000028768198550;
    %load/vec4 v00000287681ff320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000287681fe7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000287681fdb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000287681ff140_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000287681ff1e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000287681fcc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000287681ff280_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000287681fd200_0, 0;
    %assign/vec4 v00000287681fdac0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000028768121100_0;
    %assign/vec4 v00000287681fdac0_0, 0;
    %load/vec4 v00000287681fe2e0_0;
    %assign/vec4 v00000287681fd200_0, 0;
    %load/vec4 v00000287681fd0c0_0;
    %assign/vec4 v00000287681ff280_0, 0;
    %load/vec4 v000002876810c550_0;
    %assign/vec4 v00000287681fcc60_0, 0;
    %load/vec4 v00000287681211a0_0;
    %assign/vec4 v00000287681ff1e0_0, 0;
    %load/vec4 v000002876810ddb0_0;
    %assign/vec4 v00000287681ff140_0, 0;
    %load/vec4 v00000287681fe4c0_0;
    %assign/vec4 v00000287681fdb60_0, 0;
    %load/vec4 v00000287681fe920_0;
    %assign/vec4 v00000287681fe7e0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002876820b1f0;
T_16 ;
    %wait E_0000028768198dd0;
    %load/vec4 v000002876822a200_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002876822a020_0;
    %load/vec4 v0000028768229e40_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768228fe0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002876820b1f0;
T_17 ;
    %wait E_0000028768198dd0;
    %load/vec4 v0000028768229e40_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0000028768228fe0, 4;
    %assign/vec4 v0000028768228b80_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002876820b1f0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002876822a2a0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002876822a2a0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002876822a2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768228fe0, 0, 4;
    %load/vec4 v000002876822a2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002876822a2a0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028768228fe0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000002876820b1f0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002876822a2a0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002876822a2a0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002876822a2a0_0;
    %load/vec4a v0000028768228fe0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002876822a2a0_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002876822a2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002876822a2a0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002876820abb0;
T_20 ;
    %wait E_0000028768198a50;
    %load/vec4 v0000028768228860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000028768228f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028768229ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002876822ab60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000287682296c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876822a8e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002876822a7a0_0, 0;
    %assign/vec4 v000002876822a480_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000028768229300_0;
    %assign/vec4 v000002876822a480_0, 0;
    %load/vec4 v0000028768228e00_0;
    %assign/vec4 v000002876822a7a0_0, 0;
    %load/vec4 v0000028768228d60_0;
    %assign/vec4 v00000287682296c0_0, 0;
    %load/vec4 v00000287682293a0_0;
    %assign/vec4 v000002876822a8e0_0, 0;
    %load/vec4 v000002876822a3e0_0;
    %assign/vec4 v000002876822ab60_0, 0;
    %load/vec4 v000002876822aac0_0;
    %assign/vec4 v0000028768228f40_0, 0;
    %load/vec4 v000002876822a520_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000028768229ee0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000028767fe96f0;
T_21 ;
    %wait E_0000028768197e10;
    %load/vec4 v00000287682434f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028768244530_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000028768244530_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000028768244530_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000028767fd9fd0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028768245610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028768244c10_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000028767fd9fd0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000028768245610_0;
    %inv;
    %assign/vec4 v0000028768245610_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000028767fd9fd0;
T_24 ;
    %vpi_call 2 63 "$dumpfile", "./DataManipulation/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028768244c10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028768244c10_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000287682454d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 78 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
