// DO NOT EDIT THIS FILE. GENERATED BY svdxgen.

// +build stm32h7x3

// Package dlyb provides access to the registers of the DELAY_Block_SDMMC peripheral.
//
// Instances:
//  DELAY_Block_QUADSPI  DELAY_Block_QUADSPI_BASE  -  WKUP+  DELAY_Block_SDMMC1
//  DELAY_Block_SDMMC1   DELAY_Block_SDMMC1_BASE   -  WKUP+  DELAY_Block_SDMMC1
//  DELAY_Block_SDMMC2   DELAY_Block_SDMMC2_BASE   -  WKUP+  DELAY_Block_SDMMC1
// Registers:
//  0x000 32  CR    DLYB control register
//  0x004 32  CFGR  DLYB configuration register
// Import:
//  github.com/embeddedgo/stm32/p/mmap
package dlyb

const (
	DEN CR = 0x01 << 0 //+ Delay block enable bit
	SEN CR = 0x01 << 1 //+ Sampler length enable bit
)

const (
	DENn = 0
	SENn = 1
)

const (
	SEL  CFGR = 0x0F << 0   //+ Select the phase for the Output clock
	UNIT CFGR = 0x7F << 8   //+ Delay Defines the delay of a Unit delay cell
	LNG  CFGR = 0xFFF << 16 //+ Delay line length value
	LNGF CFGR = 0x01 << 31  //+ Length valid flag
)

const (
	SELn  = 0
	UNITn = 8
	LNGn  = 16
	LNGFn = 31
)
