set a(0-6914) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(2,64) QUANTITY 1 NAME COMP_LOOP:f2:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-10 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-7442 {}}} SUCCS {{130 0 0 0-6910 {}} {258 0 0 0-6911 {}} {256 0 0 0-7442 {}}} CYCLES {}}
set a(0-6915) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(3,64) QUANTITY 1 NAME COMP_LOOP:f2:io_read(g:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-11 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-7439 {}}} SUCCS {{130 0 0 0-6910 {}} {256 0 0 0-7439 {}}} CYCLES {}}
set a(0-6916) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COPY_LOOP:i(12:3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-12 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-6910 {}}} SUCCS {{259 0 0 0-6910 {}}} CYCLES {}}
set a(0-6917) {AREA_SCORE {} NAME COMP_LOOP:f2:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-13 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{774 0 0 0-6972 {}}} SUCCS {{259 0 0 0-6918 {}} {130 0 0 0-6971 {}} {256 0 0 0-6972 {}}} CYCLES {}}
set a(0-6918) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COPY_LOOP:i(12:3))(8-0) TYPE READSLICE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-14 LOC {0 1.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{259 0 0 0-6917 {}}} SUCCS {{259 0 0 0-6919 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6919) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(15,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(vec:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-15 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 2 0.22505617029257308} PREDS {{259 0 0 0-6918 {}}} SUCCS {{258 0 0 0-6926 {}} {258 0 0 0-6930 {}} {258 0 0 0-6934 {}} {258 0 0 0-6938 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6920) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-16 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{774 0 0 0-6972 {}}} SUCCS {{259 0 0 0-6921 {}} {130 0 0 0-6971 {}} {256 0 0 0-6972 {}}} CYCLES {}}
set a(0-6921) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COPY_LOOP:i(12:3))(8-0)#4 TYPE READSLICE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-17 LOC {0 1.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{259 0 0 0-6920 {}}} SUCCS {{259 0 0 0-6922 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6922) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-18 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 2 0.22505617029257308} PREDS {{259 0 0 0-6921 {}}} SUCCS {{258 0 0 0-6926 {}} {258 0 0 0-6930 {}} {258 0 0 0-6934 {}} {258 0 0 0-6938 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6923) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-19 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{774 0 0 0-6972 {}}} SUCCS {{259 0 0 0-6924 {}} {130 0 0 0-6971 {}} {256 0 0 0-6972 {}}} CYCLES {}}
set a(0-6924) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COPY_LOOP:i(12:3))(8-0)#15 TYPE READSLICE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-20 LOC {0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{259 0 0 0-6923 {}}} SUCCS {{259 0 0 0-6925 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6925) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#17 TYPE SELECT PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-21 LOC {0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{259 0 0 0-6924 {}}} SUCCS {{146 0 0 0-6926 {}} {146 0 0 0-6927 {}} {146 0 0 0-6928 {}} {130 0 0 0-6929 {}} {146 0 0 0-6930 {}} {146 0 0 0-6931 {}} {146 0 0 0-6932 {}} {130 0 0 0-6933 {}} {146 0 0 0-6934 {}} {146 0 0 0-6935 {}} {146 0 0 0-6936 {}} {130 0 0 0-6937 {}} {146 0 0 0-6938 {}} {146 0 0 0-6939 {}} {146 0 0 0-6940 {}} {130 0 0 0-6941 {}}} CYCLES {}}
set a(0-6926) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#183 TYPE CONCATENATE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-22 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-6925 {}} {258 0 0 0-6922 {}} {258 0 0 0-6919 {}}} SUCCS {{258 0 0.750 0-6929 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6927) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-23 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-6925 {}} {774 0 0 0-6972 {}}} SUCCS {{259 0 0 0-6928 {}} {130 0 0 0-6971 {}} {256 0 0 0-6972 {}}} CYCLES {}}
set a(0-6928) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:slc(COPY_LOOP:i(12:3))(8-2)#20 TYPE READSLICE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-24 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-6927 {}} {146 0 0 0-6925 {}}} SUCCS {{259 0 0.750 0-6929 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6929) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(xt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-25 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-6929 {}} {259 0 0.750 0-6928 {}} {258 0 0.750 0-6926 {}} {130 0 0 0-6925 {}}} SUCCS {{774 0 0 0-6929 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6930) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#185 TYPE CONCATENATE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-26 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-6925 {}} {258 0 0 0-6922 {}} {258 0 0 0-6919 {}}} SUCCS {{258 0 0.750 0-6933 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6931) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-27 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-6925 {}} {774 0 0 0-6972 {}}} SUCCS {{259 0 0 0-6932 {}} {130 0 0 0-6971 {}} {256 0 0 0-6972 {}}} CYCLES {}}
set a(0-6932) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:slc(COPY_LOOP:i(12:3))(8-2)#24 TYPE READSLICE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-28 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-6931 {}} {146 0 0 0-6925 {}}} SUCCS {{259 0 0.750 0-6933 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6933) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(xt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-29 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-6933 {}} {259 0 0.750 0-6932 {}} {258 0 0.750 0-6930 {}} {130 0 0 0-6925 {}}} SUCCS {{774 0 0 0-6933 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6934) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#187 TYPE CONCATENATE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-30 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-6925 {}} {258 0 0 0-6922 {}} {258 0 0 0-6919 {}}} SUCCS {{258 0 0.750 0-6937 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6935) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-31 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-6925 {}} {774 0 0 0-6972 {}}} SUCCS {{259 0 0 0-6936 {}} {130 0 0 0-6971 {}} {256 0 0 0-6972 {}}} CYCLES {}}
set a(0-6936) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:slc(COPY_LOOP:i(12:3))(8-2)#28 TYPE READSLICE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-32 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-6935 {}} {146 0 0 0-6925 {}}} SUCCS {{259 0 0.750 0-6937 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6937) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(xt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-33 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-6937 {}} {259 0 0.750 0-6936 {}} {258 0 0.750 0-6934 {}} {130 0 0 0-6925 {}}} SUCCS {{774 0 0 0-6937 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6938) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#189 TYPE CONCATENATE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-34 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-6925 {}} {258 0 0 0-6922 {}} {258 0 0 0-6919 {}}} SUCCS {{258 0 0.750 0-6941 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6939) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-35 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-6925 {}} {774 0 0 0-6972 {}}} SUCCS {{259 0 0 0-6940 {}} {130 0 0 0-6971 {}} {256 0 0 0-6972 {}}} CYCLES {}}
set a(0-6940) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:slc(COPY_LOOP:i(12:3))(8-2)#32 TYPE READSLICE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-36 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-6939 {}} {146 0 0 0-6925 {}}} SUCCS {{259 0 0.750 0-6941 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6941) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(xt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-37 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-6941 {}} {259 0 0.750 0-6940 {}} {258 0 0.750 0-6938 {}} {130 0 0 0-6925 {}}} SUCCS {{774 0 0 0-6941 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6942) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-38 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{774 0 0 0-6972 {}}} SUCCS {{259 0 0 0-6943 {}} {130 0 0 0-6971 {}} {256 0 0 0-6972 {}}} CYCLES {}}
set a(0-6943) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COPY_LOOP:i(12:3))(8-0)#7 TYPE READSLICE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-39 LOC {0 1.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{259 0 0 0-6942 {}}} SUCCS {{259 0 0 0-6944 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6944) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(19,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(vec:rsc(0)(4).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-40 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 2 0.22505617029257308} PREDS {{259 0 0 0-6943 {}}} SUCCS {{258 0 0 0-6951 {}} {258 0 0 0-6955 {}} {258 0 0 0-6959 {}} {258 0 0 0-6963 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6945) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-41 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{774 0 0 0-6972 {}}} SUCCS {{259 0 0 0-6946 {}} {130 0 0 0-6971 {}} {256 0 0 0-6972 {}}} CYCLES {}}
set a(0-6946) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COPY_LOOP:i(12:3))(8-0)#10 TYPE READSLICE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-42 LOC {0 1.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{259 0 0 0-6945 {}}} SUCCS {{259 0 0 0-6947 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6947) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(21,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(vec:rsc(0)(6).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-43 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 2 0.22505617029257308} PREDS {{259 0 0 0-6946 {}}} SUCCS {{258 0 0 0-6951 {}} {258 0 0 0-6955 {}} {258 0 0 0-6959 {}} {258 0 0 0-6963 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6948) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-44 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{774 0 0 0-6972 {}}} SUCCS {{259 0 0 0-6949 {}} {130 0 0 0-6971 {}} {256 0 0 0-6972 {}}} CYCLES {}}
set a(0-6949) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COPY_LOOP:i(12:3))(8-0)#19 TYPE READSLICE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-45 LOC {0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{259 0 0 0-6948 {}}} SUCCS {{259 0 0 0-6950 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6950) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#19 TYPE SELECT PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-46 LOC {0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{259 0 0 0-6949 {}}} SUCCS {{146 0 0 0-6951 {}} {146 0 0 0-6952 {}} {146 0 0 0-6953 {}} {130 0 0 0-6954 {}} {146 0 0 0-6955 {}} {146 0 0 0-6956 {}} {146 0 0 0-6957 {}} {130 0 0 0-6958 {}} {146 0 0 0-6959 {}} {146 0 0 0-6960 {}} {146 0 0 0-6961 {}} {130 0 0 0-6962 {}} {146 0 0 0-6963 {}} {146 0 0 0-6964 {}} {146 0 0 0-6965 {}} {130 0 0 0-6966 {}}} CYCLES {}}
set a(0-6951) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#200 TYPE CONCATENATE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-47 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-6950 {}} {258 0 0 0-6947 {}} {258 0 0 0-6944 {}}} SUCCS {{258 0 0.750 0-6954 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6952) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-48 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-6950 {}} {774 0 0 0-6972 {}}} SUCCS {{259 0 0 0-6953 {}} {130 0 0 0-6971 {}} {256 0 0 0-6972 {}}} CYCLES {}}
set a(0-6953) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:slc(COPY_LOOP:i(12:3))(8-2)#52 TYPE READSLICE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-49 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-6952 {}} {146 0 0 0-6950 {}}} SUCCS {{259 0 0.750 0-6954 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6954) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(xt:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-50 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-6954 {}} {259 0 0.750 0-6953 {}} {258 0 0.750 0-6951 {}} {130 0 0 0-6950 {}}} SUCCS {{774 0 0 0-6954 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6955) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#202 TYPE CONCATENATE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-51 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-6950 {}} {258 0 0 0-6947 {}} {258 0 0 0-6944 {}}} SUCCS {{258 0 0.750 0-6958 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6956) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-52 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-6950 {}} {774 0 0 0-6972 {}}} SUCCS {{259 0 0 0-6957 {}} {130 0 0 0-6971 {}} {256 0 0 0-6972 {}}} CYCLES {}}
set a(0-6957) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:slc(COPY_LOOP:i(12:3))(8-2)#56 TYPE READSLICE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-53 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-6956 {}} {146 0 0 0-6950 {}}} SUCCS {{259 0 0.750 0-6958 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6958) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(xt:rsc(0)(3).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-54 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-6958 {}} {259 0 0.750 0-6957 {}} {258 0 0.750 0-6955 {}} {130 0 0 0-6950 {}}} SUCCS {{774 0 0 0-6958 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6959) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#204 TYPE CONCATENATE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-55 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-6950 {}} {258 0 0 0-6947 {}} {258 0 0 0-6944 {}}} SUCCS {{258 0 0.750 0-6962 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6960) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-56 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-6950 {}} {774 0 0 0-6972 {}}} SUCCS {{259 0 0 0-6961 {}} {130 0 0 0-6971 {}} {256 0 0 0-6972 {}}} CYCLES {}}
set a(0-6961) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:slc(COPY_LOOP:i(12:3))(8-2)#60 TYPE READSLICE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-57 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-6960 {}} {146 0 0 0-6950 {}}} SUCCS {{259 0 0.750 0-6962 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6962) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(xt:rsc(0)(5).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-58 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-6962 {}} {259 0 0.750 0-6961 {}} {258 0 0.750 0-6959 {}} {130 0 0 0-6950 {}}} SUCCS {{774 0 0 0-6962 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6963) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#206 TYPE CONCATENATE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-59 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-6950 {}} {258 0 0 0-6947 {}} {258 0 0 0-6944 {}}} SUCCS {{258 0 0.750 0-6966 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6964) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-60 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-6950 {}} {774 0 0 0-6972 {}}} SUCCS {{259 0 0 0-6965 {}} {130 0 0 0-6971 {}} {256 0 0 0-6972 {}}} CYCLES {}}
set a(0-6965) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:slc(COPY_LOOP:i(12:3))(8-2)#3 TYPE READSLICE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-61 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-6964 {}} {146 0 0 0-6950 {}}} SUCCS {{259 0 0.750 0-6966 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6966) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(xt:rsc(0)(7).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-62 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-6966 {}} {259 0 0.750 0-6965 {}} {258 0 0.750 0-6963 {}} {130 0 0 0-6950 {}}} SUCCS {{774 0 0 0-6966 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6967) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-63 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.9043510877719431} PREDS {{774 0 0 0-6972 {}}} SUCCS {{259 0 0 0-6968 {}} {130 0 0 0-6971 {}} {256 0 0 0-6972 {}}} CYCLES {}}
set a(0-6968) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COPY_LOOP:i(12:3))(8-0)#2 TYPE READSLICE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-64 LOC {0 1.0 1 0.0 1 0.0 3 0.9043510877719431} PREDS {{259 0 0 0-6967 {}}} SUCCS {{259 0 0 0-6969 {}} {130 0 0 0-6971 {}}} CYCLES {}}
set a(0-6969) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,2,1,10) QUANTITY 1 NAME COMP_LOOP:f2:acc TYPE ACCU DELAY {1.02 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-65 LOC {1 0.0 1 0.9043510877719431 1 0.9043510877719431 1 0.9999999062265568 3 0.9999999062265568} PREDS {{259 0 0 0-6968 {}}} SUCCS {{259 0 0 0-6970 {}} {130 0 0 0-6971 {}} {258 0 0 0-6972 {}}} CYCLES {}}
set a(0-6970) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COPY_LOOP:i(12:3))(9) TYPE READSLICE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-66 LOC {1 0.09564891222805702 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-6969 {}}} SUCCS {{259 0 0 0-6971 {}}} CYCLES {}}
set a(0-6971) {AREA_SCORE {} NAME COPY_LOOP-8:i:break(COPY_LOOP) TYPE TERMINATE PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-67 LOC {3 0.009377344336084021 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-6970 {}} {130 0 0 0-6969 {}} {130 0 0 0-6968 {}} {130 0 0 0-6967 {}} {130 0 0 0-6966 {}} {130 0 0 0-6965 {}} {130 0 0 0-6964 {}} {130 0 0 0-6963 {}} {130 0 0 0-6962 {}} {130 0 0 0-6961 {}} {130 0 0 0-6960 {}} {130 0 0 0-6959 {}} {130 0 0 0-6958 {}} {130 0 0 0-6957 {}} {130 0 0 0-6956 {}} {130 0 0 0-6955 {}} {130 0 0 0-6954 {}} {130 0 0 0-6953 {}} {130 0 0 0-6952 {}} {130 0 0 0-6951 {}} {130 0 0 0-6949 {}} {130 0 0 0-6948 {}} {130 0 0 0-6947 {}} {130 0 0 0-6946 {}} {130 0 0 0-6945 {}} {130 0 0 0-6944 {}} {130 0 0 0-6943 {}} {130 0 0 0-6942 {}} {130 0 0 0-6941 {}} {130 0 0 0-6940 {}} {130 0 0 0-6939 {}} {130 0 0 0-6938 {}} {130 0 0 0-6937 {}} {130 0 0 0-6936 {}} {130 0 0 0-6935 {}} {130 0 0 0-6934 {}} {130 0 0 0-6933 {}} {130 0 0 0-6932 {}} {130 0 0 0-6931 {}} {130 0 0 0-6930 {}} {130 0 0 0-6929 {}} {130 0 0 0-6928 {}} {130 0 0 0-6927 {}} {130 0 0 0-6926 {}} {130 0 0 0-6924 {}} {130 0 0 0-6923 {}} {130 0 0 0-6922 {}} {130 0 0 0-6921 {}} {130 0 0 0-6920 {}} {130 0 0 0-6919 {}} {130 0 0 0-6918 {}} {130 0 0 0-6917 {}}} SUCCS {{129 0 0 0-6972 {}}} CYCLES {}}
set a(0-6972) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COPY_LOOP:i(12:3).sva)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6910 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-68 LOC {3 0.0 3 0.0 3 0.0 3 0.0 3 1.0} PREDS {{772 0 0 0-6972 {}} {129 0 0 0-6971 {}} {258 0 0 0-6969 {}} {256 0 0 0-6967 {}} {256 0 0 0-6964 {}} {256 0 0 0-6960 {}} {256 0 0 0-6956 {}} {256 0 0 0-6952 {}} {256 0 0 0-6948 {}} {256 0 0 0-6945 {}} {256 0 0 0-6942 {}} {256 0 0 0-6939 {}} {256 0 0 0-6935 {}} {256 0 0 0-6931 {}} {256 0 0 0-6927 {}} {256 0 0 0-6923 {}} {256 0 0 0-6920 {}} {256 0 0 0-6917 {}}} SUCCS {{774 0 0 0-6917 {}} {774 0 0 0-6920 {}} {774 0 0 0-6923 {}} {774 0 0 0-6927 {}} {774 0 0 0-6931 {}} {774 0 0 0-6935 {}} {774 0 0 0-6939 {}} {774 0 0 0-6942 {}} {774 0 0 0-6945 {}} {774 0 0 0-6948 {}} {774 0 0 0-6952 {}} {774 0 0 0-6956 {}} {774 0 0 0-6960 {}} {774 0 0 0-6964 {}} {774 0 0 0-6967 {}} {772 0 0 0-6972 {}}} CYCLES {}}
set a(0-6910) {CHI {0-6917 0-6918 0-6919 0-6920 0-6921 0-6922 0-6923 0-6924 0-6925 0-6926 0-6927 0-6928 0-6929 0-6930 0-6931 0-6932 0-6933 0-6934 0-6935 0-6936 0-6937 0-6938 0-6939 0-6940 0-6941 0-6942 0-6943 0-6944 0-6945 0-6946 0-6947 0-6948 0-6949 0-6950 0-6951 0-6952 0-6953 0-6954 0-6955 0-6956 0-6957 0-6958 0-6959 0-6960 0-6961 0-6962 0-6963 0-6964 0-6965 0-6966 0-6967 0-6968 0-6969 0-6970 0-6971 0-6972} ITERATIONS 512 RESET_LATENCY 0 CSTEPS 3 UNROLL 8 PERIOD {13.33 ns} FULL_PERIOD {13.33 ns} THROUGHPUT_PERIOD 1536 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1536 TOTAL_CYCLES_IN 1536 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 1536 NAME COPY_LOOP TYPE LOOP DELAY {20488.21 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-69 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-6916 {}} {130 0 0 0-6915 {}} {130 0 0 0-6914 {}}} SUCCS {{772 0 0 0-6916 {}} {131 0 0 0-6973 {}} {258 0 0 0-6911 {}} {256 0 0 0-7446 {}} {256 0 0 0-7449 {}} {256 0 0 0-7452 {}} {256 0 0 0-7455 {}}} CYCLES {}}
set a(0-6973) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(STAGE_LOOP:c(3:0))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-70 LOC {1 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-6910 {}} {772 0 0 0-6911 {}}} SUCCS {{259 0 0 0-6911 {}}} CYCLES {}}
set a(0-6974) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6911 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-71 LOC {0 1.0 1 0.8598087021755438 1 0.8598087021755438 1 0.8598087021755438 1 0.8598087021755438} PREDS {{774 0 0 0-7389 {}}} SUCCS {{259 0 0 0-6975 {}} {130 0 0 0-6912 {}} {256 0 0 0-7389 {}}} CYCLES {}}
set a(0-6975) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_LOOP:base:acc TYPE ACCU DELAY {0.95 ns} PAR 0-6911 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-72 LOC {1 0.0 1 0.8598087021755438 1 0.8598087021755438 1 0.9484245123780944 1 0.9484245123780944} PREDS {{259 0 0 0-6974 {}}} SUCCS {{259 0 0 0-6976 {}} {130 0 0 0-6912 {}} {258 0 0 0-7386 {}} {258 0 0 0-7389 {}}} CYCLES {}}
set a(0-6976) {AREA_SCORE 7.87 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,1,4,9) QUANTITY 1 NAME STAGE_LOOP:base:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-6911 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-73 LOC {1 0.08861590397599399 1 0.9484246061515378 1 0.9484246061515378 1 0.9999999062265565 1 0.9999999062265565} PREDS {{259 0 0 0-6975 {}}} SUCCS {{258 0 0 0-6912 {}}} CYCLES {}}
set a(0-6977) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:r(10:3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6911 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-74 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-6912 {}}} SUCCS {{259 0 0 0-6912 {}}} CYCLES {}}
set a(0-6978) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#31.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-75 LOC {0 1.0 2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7305 {}}} CYCLES {}}
set a(0-6979) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(twiddle:rsc(0)(6).@)#6.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-76 LOC {0 1.0 2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7241 {}} {258 0 0 0-7305 {}}} CYCLES {}}
set a(0-6980) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(xt:rsc(0)(7).@)#12.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-77 LOC {0 1.0 3 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {} SUCCS {{258 0 0 0-7220 {}} {258 0 0 0-7260 {}}} CYCLES {}}
set a(0-6981) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(xt:rsc(0)(3).@)#12.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-78 LOC {0 1.0 3 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {} SUCCS {{258 0 0 0-7219 {}} {258 0 0 0-7259 {}}} CYCLES {}}
set a(0-6982) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(twiddle:rsc(0)(5).@)#5.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-79 LOC {0 1.0 2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7192 {}} {258 0 0 0-7305 {}}} CYCLES {}}
set a(0-6983) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(twiddle:rsc(0)(4).@)#4.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-80 LOC {0 1.0 2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7150 {}} {258 0 0 0-7192 {}} {258 0 0 0-7241 {}} {258 0 0 0-7305 {}}} CYCLES {}}
set a(0-6984) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(xt:rsc(0)(6).@)#8.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-81 LOC {0 1.0 3 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {} SUCCS {{258 0 0 0-7142 {}} {258 0 0 0-7169 {}}} CYCLES {}}
set a(0-6985) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(xt:rsc(0)(2).@)#8.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-82 LOC {0 1.0 3 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {} SUCCS {{258 0 0 0-7141 {}} {258 0 0 0-7168 {}}} CYCLES {}}
set a(0-6986) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(twiddle:rsc(0)(3).@)#3.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-83 LOC {0 1.0 2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7114 {}} {258 0 0 0-7305 {}}} CYCLES {}}
set a(0-6987) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(twiddle:rsc(0)(2).@)#2.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-84 LOC {0 1.0 2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7074 {}} {258 0 0 0-7114 {}} {258 0 0 0-7241 {}} {258 0 0 0-7305 {}}} CYCLES {}}
set a(0-6988) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(xt:rsc(0)(5).@)#4.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-85 LOC {0 1.0 3 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {} SUCCS {{258 0 0 0-7066 {}} {258 0 0 0-7093 {}}} CYCLES {}}
set a(0-6989) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(xt:rsc(0)(1).@)#4.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-86 LOC {0 1.0 3 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {} SUCCS {{258 0 0 0-7065 {}} {258 0 0 0-7092 {}}} CYCLES {}}
set a(0-6990) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(twiddle:rsc(0)(1).@)#1.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-87 LOC {0 1.0 2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7038 {}} {258 0 0 0-7114 {}} {258 0 0 0-7192 {}} {258 0 0 0-7305 {}}} CYCLES {}}
set a(0-6991) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(xt:rsc(0)(4).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-88 LOC {0 1.0 3 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {} SUCCS {{258 0 0 0-7003 {}} {258 0 0 0-7030 {}}} CYCLES {}}
set a(0-6992) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(xt:rsc(0)(0).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-89 LOC {0 1.0 3 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {} SUCCS {{258 0 0 0-7002 {}} {258 0 0 0-7029 {}}} CYCLES {}}
set a(0-6993) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-90 LOC {0 1.0 0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-6994 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-6994) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(0)#9 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-91 LOC {0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{259 0 0 0-6993 {}}} SUCCS {{259 0 0 0-6995 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-6995) {AREA_SCORE {} NAME COMP_LOOP:f2:switch TYPE SELECT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-92 LOC {0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{259 0 0 0-6994 {}}} SUCCS {{146 0 0 0-6996 {}} {146 0 0 0-6997 {}} {146 0 0 0-6998 {}} {146 0 0 0-6999 {}} {146 0 0 0-7000 {}} {146 0 0 0-7001 {}}} CYCLES {}}
set a(0-6996) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-93 LOC {0 1.0 2 0.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{146 0 0 0-6995 {}} {774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-6997 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-6997) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(7-1)#8 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-94 LOC {0 1.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{259 0 0 0-6996 {}} {146 0 0 0-6995 {}}} SUCCS {{259 0 0.750 0-6998 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-6998) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-95 LOC {1 1.0 2 0.9624906226556639 2 1.0 3 0.22505617029257308 438 0.22505617029257308} PREDS {{259 0 0.750 0-6997 {}} {146 0 0 0-6995 {}}} SUCCS {{259 0 0 0-7002 {}} {258 0 0 0-7029 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-6999) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-96 LOC {0 1.0 2 0.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{146 0 0 0-6995 {}} {774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7000 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7000) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(7-1)#12 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-97 LOC {0 1.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{259 0 0 0-6999 {}} {146 0 0 0-6995 {}}} SUCCS {{259 0 0.750 0-7001 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7001) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-98 LOC {1 1.0 2 0.9624906226556639 2 1.0 3 0.22505617029257308 438 0.22505617029257308} PREDS {{259 0 0.750 0-7000 {}} {146 0 0 0-6995 {}}} SUCCS {{258 0 0 0-7003 {}} {258 0 0 0-7030 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7002) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(0).@))(63-0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-99 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{259 0 0 0-6998 {}} {258 0 0 0-6992 {}}} SUCCS {{258 0 0 0-7006 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7003) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(4).@))(63-0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-100 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-7001 {}} {258 0 0 0-6991 {}}} SUCCS {{258 0 0 0-7006 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7004) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-101 LOC {0 1.0 3 0.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7005 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7005) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(0)#10 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-102 LOC {0 1.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{259 0 0 0-7004 {}}} SUCCS {{259 0 0 0-7006 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7006) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f2:mux TYPE MUX DELAY {0.08 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-103 LOC {2 0.2250562640660165 3 0.9924981245311327 3 0.9924981245311327 3 0.9999999062265565 438 0.8269879032258063} PREDS {{259 0 0 0-7005 {}} {258 0 0 0-7003 {}} {258 0 0 0-7002 {}}} SUCCS {{258 0 0 0-7018 {}} {258 0 0 0-7022 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7007) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-104 LOC {0 1.0 1 0.9015378844711177 1 0.9015378844711177 1 0.9015378844711177 407 0.9015378844711177} PREDS {{774 0 0 0-7328 {}}} SUCCS {{258 0 0 0-7010 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7008) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(8-3) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-105 LOC {0 1.0 1 0.9015378844711177 1 0.9015378844711177 407 0.9015378844711177} PREDS {} SUCCS {{259 0 0 0-7009 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7009) {AREA_SCORE {} NAME COMP_LOOP-1:f2:conc#9 TYPE CONCATENATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-106 LOC {0 1.0 1 0.9015378844711177 1 0.9015378844711177 407 0.9015378844711177} PREDS {{259 0 0 0-7008 {}}} SUCCS {{259 0 0 0-7010 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7010) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(8,2) QUANTITY 1 NAME COMP_LOOP-1:f2:and TYPE AND DELAY {0.55 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-107 LOC {1 0.0 1 0.9015378844711177 1 0.9015378844711177 1 0.9531131845461365 407 0.9531131845461365} PREDS {{259 0 0 0-7009 {}} {258 0 0 0-7007 {}}} SUCCS {{259 0 0 0-7011 {}} {258 0 0 0-7036 {}} {258 0 0 0-7072 {}} {258 0 0 0-7099 {}} {258 0 0 0-7148 {}} {258 0 0 0-7177 {}} {258 0 0 0-7226 {}} {258 0 0 0-7266 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7011) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(31,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-108 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{259 0 0 0-7010 {}}} SUCCS {{258 0 0 0-7016 {}} {258 0 0 0-7038 {}} {258 0 0 0-7074 {}} {258 0 0 0-7114 {}} {258 0 0 0-7150 {}} {258 0 0 0-7192 {}} {258 0 0 0-7241 {}} {258 0 0 0-7305 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7012) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-109 LOC {0 1.0 1 0.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7013 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7013) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(6-0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-110 LOC {0 1.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{259 0 0 0-7012 {}}} SUCCS {{259 0 0.750 0-7014 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7014) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(0).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-111 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{259 0 0.750 0-7013 {}}} SUCCS {{259 0 0 0-7015 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7015) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(0).@)#1)(63-0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-112 LOC {2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 409 0.08982258064516128} PREDS {{259 0 0 0-7014 {}}} SUCCS {{259 0 0 0-7016 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7016) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-1:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-113 LOC {3 0.0 10 0.08982258064516128 10 0.08982258064516128 10 0.999999910727682 409 0.999999910727682} PREDS {{259 0 0 0-7015 {}} {258 0 0 0-7011 {}}} SUCCS {{259 0 0 0-7017 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7017) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-1:f2:rem TYPE REM DELAY {28cy+1.38 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-114 LOC {3 1.0 32 1.0 32 1.0 61 0.12959551762941057 438 0.12959551762941057} PREDS {{259 0 0 0-7016 {}}} SUCCS {{259 0 0 0-7018 {}} {258 0 0 0-7023 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7018) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-1:f2:acc TYPE ACCU DELAY {1.84 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-115 LOC {32 0.1295956114028507 61 0.8269879969992497 61 0.8269879969992497 61 0.9999999062265565 438 0.9999999062265565} PREDS {{259 0 0 0-7017 {}} {258 0 0 0-7006 {}}} SUCCS {{259 0 0 0-7019 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7019) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-1:COMP_LOOP:f2:rem#1 TYPE REM DELAY {28cy+1.38 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-116 LOC {32 1.0 264 1.0 264 1.0 293 0.12959551762941057 467 0.12959551762941057} PREDS {{259 0 0 0-7018 {}}} SUCCS {{258 0 0.750 0-7021 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7020) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-117 LOC {0 1.0 293 0.8827831957989497 293 0.8827831957989497 293 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0.750 0-7021 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7021) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(result:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-118 LOC {61 1.0 293 0.9624906226556639 293 1.0 294 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-7021 {}} {259 0 0.750 0-7020 {}} {258 0 0.750 0-7019 {}} {774 0 0 0-7028 {}}} SUCCS {{774 0 0 0-7021 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7022) {AREA_SCORE {} NAME COPY_LOOP#1:i:conc TYPE CONCATENATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-119 LOC {2 0.23255813953488372 61 0.8255813953488372 61 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-7006 {}}} SUCCS {{258 0 0 0-7024 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7023) {AREA_SCORE {} NAME COMP_LOOP-1:f2:not TYPE NOT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-120 LOC {32 0.1295956114028507 61 0.8255813953488372 61 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-7017 {}}} SUCCS {{259 0 0 0-7024 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7024) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COPY_LOOP#1:i:acc#8 TYPE ACCU DELAY {1.86 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-121 LOC {32 0.1295956114028507 61 0.8255813953488372 61 0.8255813953488372 61 0.9999999062265567 449 0.9999999062265567} PREDS {{259 0 0 0-7023 {}} {258 0 0 0-7022 {}}} SUCCS {{259 0 0 0-7025 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7025) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-1:f2:rem#1 TYPE REM DELAY {17cy+5.36 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-122 LOC {32 1.0 158 1.0 158 1.0 176 0.5025861777944427 467 0.5025861777944427} PREDS {{259 0 0 0-7024 {}}} SUCCS {{258 0 0.750 0-7028 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7026) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-123 LOC {0 1.0 176 0.8827831957989497 176 0.8827831957989497 176 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7027 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7027) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#133 TYPE CONCATENATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-124 LOC {0 1.0 176 0.8827831957989497 176 0.8827831957989497 467 0.8827831957989497} PREDS {{259 0 0 0-7026 {}}} SUCCS {{259 0 0.750 0-7028 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7028) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(result:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-125 LOC {50 1.0 176 0.9624906226556639 176 1.0 177 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-7028 {}} {259 0 0.750 0-7027 {}} {258 0 0.750 0-7025 {}}} SUCCS {{774 0 0 0-7021 {}} {774 0 0 0-7028 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7029) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(0).@)#2)(127-64) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-126 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-6998 {}} {258 0 0 0-6992 {}}} SUCCS {{258 0 0 0-7033 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7030) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(4).@)#2)(127-64) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-127 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-7001 {}} {258 0 0 0-6991 {}}} SUCCS {{258 0 0 0-7033 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7031) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-128 LOC {0 1.0 3 0.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7032 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7032) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(0)#1 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-129 LOC {0 1.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{259 0 0 0-7031 {}}} SUCCS {{259 0 0 0-7033 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7033) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f2:mux#3 TYPE MUX DELAY {0.08 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-130 LOC {2 0.2250562640660165 3 0.9924981245311327 3 0.9924981245311327 3 0.9999999062265565 438 0.8269879032258063} PREDS {{259 0 0 0-7032 {}} {258 0 0 0-7030 {}} {258 0 0 0-7029 {}}} SUCCS {{258 0 0 0-7045 {}} {258 0 0 0-7049 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7034) {AREA_SCORE {} NAME COMP_LOOP-2:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#2 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-131 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {} SUCCS {{259 0 0 0-7035 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7035) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#41 TYPE SELECT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-132 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {{259 0 0 0-7034 {}}} SUCCS {{146 0 0 0-7036 {}}} CYCLES {}}
set a(0-7036) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(32,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-133 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{146 0 0 0-7035 {}} {258 0 0 0-7010 {}}} SUCCS {{258 0 0 0-7038 {}} {258 0 0 0-7114 {}} {258 0 0 0-7192 {}} {258 0 0 0-7305 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7037) {AREA_SCORE {} NAME COMP_LOOP-2:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#3 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-134 LOC {0 1.0 2 0.9924981245311327 2 0.9924981245311327 409 0.08232070517629407} PREDS {} SUCCS {{259 0 0 0-7038 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7038) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f2:mux#4 TYPE MUX DELAY {0.08 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-135 LOC {2 0.2250562640660165 2 0.9924981245311327 2 0.9924981245311327 2 0.9999999062265565 409 0.08982248687171793} PREDS {{259 0 0 0-7037 {}} {258 0 0 0-7036 {}} {258 0 0 0-7011 {}} {258 0 0 0-6990 {}}} SUCCS {{258 0 0 0-7043 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7039) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-136 LOC {0 1.0 1 0.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7040 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7040) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(6-0)#1 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-137 LOC {0 1.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{259 0 0 0-7039 {}}} SUCCS {{259 0 0.750 0-7041 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7041) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(1).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-138 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{259 0 0.750 0-7040 {}}} SUCCS {{259 0 0 0-7042 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7042) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(1).@)#3)(63-0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-139 LOC {2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 409 0.08982258064516128} PREDS {{259 0 0 0-7041 {}}} SUCCS {{259 0 0 0-7043 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7043) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-2:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-140 LOC {3 0.0 9 0.08982258064516128 9 0.08982258064516128 9 0.999999910727682 409 0.999999910727682} PREDS {{259 0 0 0-7042 {}} {258 0 0 0-7038 {}}} SUCCS {{259 0 0 0-7044 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7044) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-2:f2:rem TYPE REM DELAY {28cy+1.38 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-141 LOC {3 1.0 61 1.0 61 1.0 90 0.12959551762941057 438 0.12959551762941057} PREDS {{259 0 0 0-7043 {}}} SUCCS {{259 0 0 0-7045 {}} {258 0 0 0-7050 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7045) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-2:f2:acc TYPE ACCU DELAY {1.84 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-142 LOC {32 0.1295956114028507 90 0.8269879969992497 90 0.8269879969992497 90 0.9999999062265565 438 0.9999999062265565} PREDS {{259 0 0 0-7044 {}} {258 0 0 0-7033 {}}} SUCCS {{259 0 0 0-7046 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7046) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-2:COMP_LOOP:f2:rem#1 TYPE REM DELAY {28cy+1.38 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-143 LOC {32 1.0 293 1.0 293 1.0 322 0.12959551762941057 467 0.12959551762941057} PREDS {{259 0 0 0-7045 {}}} SUCCS {{258 0 0.750 0-7048 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7047) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-144 LOC {0 1.0 322 0.8827831957989497 322 0.8827831957989497 322 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0.750 0-7048 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7048) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(24,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(result:rsc(0)(1).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-145 LOC {61 1.0 322 0.9624906226556639 322 1.0 323 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-7048 {}} {259 0 0.750 0-7047 {}} {258 0 0.750 0-7046 {}} {774 0 0 0-7055 {}}} SUCCS {{774 0 0 0-7048 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7049) {AREA_SCORE {} NAME COPY_LOOP#1:i:conc#167 TYPE CONCATENATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-146 LOC {2 0.23255813953488372 90 0.8255813953488372 90 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-7033 {}}} SUCCS {{258 0 0 0-7051 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7050) {AREA_SCORE {} NAME COMP_LOOP-2:f2:not TYPE NOT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-147 LOC {32 0.1295956114028507 90 0.8255813953488372 90 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-7044 {}}} SUCCS {{259 0 0 0-7051 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7051) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COPY_LOOP#1:i:acc#9 TYPE ACCU DELAY {1.86 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-148 LOC {32 0.1295956114028507 90 0.8255813953488372 90 0.8255813953488372 90 0.9999999062265567 449 0.9999999062265567} PREDS {{259 0 0 0-7050 {}} {258 0 0 0-7049 {}}} SUCCS {{259 0 0 0-7052 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7052) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-2:f2:rem#1 TYPE REM DELAY {17cy+5.36 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-149 LOC {32 1.0 140 1.0 140 1.0 158 0.5025861777944427 467 0.5025861777944427} PREDS {{259 0 0 0-7051 {}}} SUCCS {{258 0 0.750 0-7055 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7053) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-150 LOC {0 1.0 158 0.8827831957989497 158 0.8827831957989497 158 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7054 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7054) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#134 TYPE CONCATENATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-151 LOC {0 1.0 158 0.8827831957989497 158 0.8827831957989497 467 0.8827831957989497} PREDS {{259 0 0 0-7053 {}}} SUCCS {{259 0 0.750 0-7055 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7055) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(24,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(result:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-152 LOC {50 1.0 158 0.9624906226556639 158 1.0 159 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-7055 {}} {259 0 0.750 0-7054 {}} {258 0 0.750 0-7052 {}}} SUCCS {{774 0 0 0-7048 {}} {774 0 0 0-7055 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7056) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-153 LOC {0 1.0 0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7057 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7057) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(0)#15 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-154 LOC {0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{259 0 0 0-7056 {}}} SUCCS {{259 0 0 0-7058 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7058) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#4 TYPE SELECT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-155 LOC {0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{259 0 0 0-7057 {}}} SUCCS {{146 0 0 0-7059 {}} {146 0 0 0-7060 {}} {146 0 0 0-7061 {}} {146 0 0 0-7062 {}} {146 0 0 0-7063 {}} {146 0 0 0-7064 {}}} CYCLES {}}
set a(0-7059) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-156 LOC {0 1.0 2 0.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{146 0 0 0-7058 {}} {774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7060 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7060) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(7-1)#23 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-157 LOC {0 1.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{259 0 0 0-7059 {}} {146 0 0 0-7058 {}}} SUCCS {{259 0 0.750 0-7061 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7061) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(1).@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-158 LOC {1 1.0 2 0.9624906226556639 2 1.0 3 0.22505617029257308 438 0.22505617029257308} PREDS {{259 0 0.750 0-7060 {}} {146 0 0 0-7058 {}}} SUCCS {{259 0 0 0-7065 {}} {258 0 0 0-7092 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7062) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-159 LOC {0 1.0 2 0.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{146 0 0 0-7058 {}} {774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7063 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7063) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(7-1)#27 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-160 LOC {0 1.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{259 0 0 0-7062 {}} {146 0 0 0-7058 {}}} SUCCS {{259 0 0.750 0-7064 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7064) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(5).@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-161 LOC {1 1.0 2 0.9624906226556639 2 1.0 3 0.22505617029257308 438 0.22505617029257308} PREDS {{259 0 0.750 0-7063 {}} {146 0 0 0-7058 {}}} SUCCS {{258 0 0 0-7066 {}} {258 0 0 0-7093 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7065) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(1).@)#4)(63-0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-162 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{259 0 0 0-7061 {}} {258 0 0 0-6989 {}}} SUCCS {{258 0 0 0-7069 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7066) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(5).@)#4)(63-0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-163 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-7064 {}} {258 0 0 0-6988 {}}} SUCCS {{258 0 0 0-7069 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7067) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-164 LOC {0 1.0 3 0.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7068 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7068) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(0)#16 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-165 LOC {0 1.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{259 0 0 0-7067 {}}} SUCCS {{259 0 0 0-7069 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7069) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f2:mux#6 TYPE MUX DELAY {0.08 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-166 LOC {2 0.2250562640660165 3 0.9924981245311327 3 0.9924981245311327 3 0.9999999062265565 438 0.8269879032258063} PREDS {{259 0 0 0-7068 {}} {258 0 0 0-7066 {}} {258 0 0 0-7065 {}}} SUCCS {{258 0 0 0-7081 {}} {258 0 0 0-7085 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7070) {AREA_SCORE {} NAME COMP_LOOP-3:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1)#2 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-167 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {} SUCCS {{259 0 0 0-7071 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7071) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#42 TYPE SELECT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-168 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {{259 0 0 0-7070 {}}} SUCCS {{146 0 0 0-7072 {}}} CYCLES {}}
set a(0-7072) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(33,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-169 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{146 0 0 0-7071 {}} {258 0 0 0-7010 {}}} SUCCS {{258 0 0 0-7074 {}} {258 0 0 0-7114 {}} {258 0 0 0-7241 {}} {258 0 0 0-7305 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7073) {AREA_SCORE {} NAME COMP_LOOP-3:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1)#3 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-170 LOC {0 1.0 2 0.9924981245311327 2 0.9924981245311327 409 0.08232070517629407} PREDS {} SUCCS {{259 0 0 0-7074 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7074) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f2:mux#9 TYPE MUX DELAY {0.08 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-171 LOC {2 0.2250562640660165 2 0.9924981245311327 2 0.9924981245311327 2 0.9999999062265565 409 0.08982248687171793} PREDS {{259 0 0 0-7073 {}} {258 0 0 0-7072 {}} {258 0 0 0-7011 {}} {258 0 0 0-6987 {}}} SUCCS {{258 0 0 0-7079 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7075) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-172 LOC {0 1.0 1 0.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7076 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7076) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(6-0)#2 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-173 LOC {0 1.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{259 0 0 0-7075 {}}} SUCCS {{259 0 0.750 0-7077 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7077) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(2).@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-174 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{259 0 0.750 0-7076 {}}} SUCCS {{259 0 0 0-7078 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7078) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(2).@)#5)(63-0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-175 LOC {2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 409 0.08982258064516128} PREDS {{259 0 0 0-7077 {}}} SUCCS {{259 0 0 0-7079 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7079) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-3:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-176 LOC {3 0.0 8 0.08982258064516128 8 0.08982258064516128 8 0.999999910727682 409 0.999999910727682} PREDS {{259 0 0 0-7078 {}} {258 0 0 0-7074 {}}} SUCCS {{259 0 0 0-7080 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7080) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-3:f2:rem TYPE REM DELAY {28cy+1.38 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-177 LOC {3 1.0 90 1.0 90 1.0 119 0.12959551762941057 438 0.12959551762941057} PREDS {{259 0 0 0-7079 {}}} SUCCS {{259 0 0 0-7081 {}} {258 0 0 0-7086 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7081) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-3:f2:acc TYPE ACCU DELAY {1.84 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-178 LOC {32 0.1295956114028507 119 0.8269879969992497 119 0.8269879969992497 119 0.9999999062265565 438 0.9999999062265565} PREDS {{259 0 0 0-7080 {}} {258 0 0 0-7069 {}}} SUCCS {{259 0 0 0-7082 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7082) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-3:COMP_LOOP:f2:rem#1 TYPE REM DELAY {28cy+1.38 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-179 LOC {32 1.0 322 1.0 322 1.0 351 0.12959551762941057 467 0.12959551762941057} PREDS {{259 0 0 0-7081 {}}} SUCCS {{258 0 0.750 0-7084 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7083) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-180 LOC {0 1.0 351 0.8827831957989497 351 0.8827831957989497 351 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0.750 0-7084 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7084) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(25,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(result:rsc(0)(2).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-181 LOC {61 1.0 351 0.9624906226556639 351 1.0 352 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-7084 {}} {259 0 0.750 0-7083 {}} {258 0 0.750 0-7082 {}} {774 0 0 0-7091 {}}} SUCCS {{774 0 0 0-7084 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7085) {AREA_SCORE {} NAME COPY_LOOP#1:i:conc#168 TYPE CONCATENATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-182 LOC {2 0.23255813953488372 119 0.8255813953488372 119 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-7069 {}}} SUCCS {{258 0 0 0-7087 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7086) {AREA_SCORE {} NAME COMP_LOOP-3:f2:not TYPE NOT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-183 LOC {32 0.1295956114028507 119 0.8255813953488372 119 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-7080 {}}} SUCCS {{259 0 0 0-7087 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7087) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COPY_LOOP#1:i:acc#10 TYPE ACCU DELAY {1.86 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-184 LOC {32 0.1295956114028507 119 0.8255813953488372 119 0.8255813953488372 119 0.9999999062265567 449 0.9999999062265567} PREDS {{259 0 0 0-7086 {}} {258 0 0 0-7085 {}}} SUCCS {{259 0 0 0-7088 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7088) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-3:f2:rem#1 TYPE REM DELAY {17cy+5.36 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-185 LOC {32 1.0 122 1.0 122 1.0 140 0.5025861777944427 467 0.5025861777944427} PREDS {{259 0 0 0-7087 {}}} SUCCS {{258 0 0.750 0-7091 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7089) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-186 LOC {0 1.0 140 0.8827831957989497 140 0.8827831957989497 140 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7090 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7090) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#135 TYPE CONCATENATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-187 LOC {0 1.0 140 0.8827831957989497 140 0.8827831957989497 467 0.8827831957989497} PREDS {{259 0 0 0-7089 {}}} SUCCS {{259 0 0.750 0-7091 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7091) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(25,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(result:rsc(0)(2).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-188 LOC {50 1.0 140 0.9624906226556639 140 1.0 141 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-7091 {}} {259 0 0.750 0-7090 {}} {258 0 0.750 0-7088 {}}} SUCCS {{774 0 0 0-7084 {}} {774 0 0 0-7091 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7092) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(1).@)#6)(127-64) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-189 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-7061 {}} {258 0 0 0-6989 {}}} SUCCS {{258 0 0 0-7096 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7093) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(5).@)#6)(127-64) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-190 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-7064 {}} {258 0 0 0-6988 {}}} SUCCS {{258 0 0 0-7096 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7094) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-191 LOC {0 1.0 3 0.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7095 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7095) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(0)#3 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-192 LOC {0 1.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{259 0 0 0-7094 {}}} SUCCS {{259 0 0 0-7096 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7096) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f2:mux#11 TYPE MUX DELAY {0.08 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-193 LOC {2 0.2250562640660165 3 0.9924981245311327 3 0.9924981245311327 3 0.9999999062265565 438 0.8269879032258063} PREDS {{259 0 0 0-7095 {}} {258 0 0 0-7093 {}} {258 0 0 0-7092 {}}} SUCCS {{258 0 0 0-7121 {}} {258 0 0 0-7125 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7097) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-194 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {} SUCCS {{259 0 0 0-7098 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7098) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#43 TYPE SELECT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-195 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {{259 0 0 0-7097 {}}} SUCCS {{146 0 0 0-7099 {}}} CYCLES {}}
set a(0-7099) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(34,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-196 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{146 0 0 0-7098 {}} {258 0 0 0-7010 {}}} SUCCS {{258 0 0 0-7114 {}} {258 0 0 0-7305 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7100) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#1 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-197 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7102 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7101) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#2 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-198 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7102 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7102) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:nor#2 TYPE NOR PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-199 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7101 {}} {258 0 0 0-7100 {}}} SUCCS {{258 0 0 0-7114 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7103) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#3 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-200 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7106 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7104) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#4 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-201 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7105 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7105) {AREA_SCORE {} NAME COMP_LOOP:f2:not#25 TYPE NOT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-202 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7106 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7106) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#6 TYPE AND PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-203 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7105 {}} {258 0 0 0-7103 {}}} SUCCS {{258 0 0 0-7114 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7107) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#5 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-204 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7110 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7108) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#6 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-205 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7109 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7109) {AREA_SCORE {} NAME COMP_LOOP:f2:not#26 TYPE NOT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-206 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7108 {}}} SUCCS {{259 0 0 0-7110 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7110) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#7 TYPE AND PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-207 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7109 {}} {258 0 0 0-7107 {}}} SUCCS {{258 0 0 0-7114 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7111) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#7 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-208 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7113 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7112) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#8 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-209 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7113 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7113) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#8 TYPE AND PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-210 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7112 {}} {258 0 0 0-7111 {}}} SUCCS {{259 0 0 0-7114 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7114) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 3 NAME COMP_LOOP:f2:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-211 LOC {2 0.2250562640660165 2 0.8593398349587397 2 0.8593398349587397 2 0.9999999062265567 408 0.9999999062265567} PREDS {{259 0 0 0-7113 {}} {258 0 0 0-7110 {}} {258 0 0 0-7106 {}} {258 0 0 0-7102 {}} {258 0 0 0-7099 {}} {258 0 0 0-7072 {}} {258 0 0 0-7036 {}} {258 0 0 0-7011 {}} {258 0 0 0-6990 {}} {258 0 0 0-6987 {}} {258 0 0 0-6986 {}}} SUCCS {{258 0 0 0-7119 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7115) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-212 LOC {0 1.0 1 0.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7116 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7116) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(6-0)#3 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-213 LOC {0 1.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{259 0 0 0-7115 {}}} SUCCS {{259 0 0.750 0-7117 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7117) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(3).@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-214 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{259 0 0.750 0-7116 {}}} SUCCS {{259 0 0 0-7118 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7118) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(3).@)#7)(63-0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-215 LOC {2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 409 0.08982258064516128} PREDS {{259 0 0 0-7117 {}}} SUCCS {{259 0 0 0-7119 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7119) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-4:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-216 LOC {3 0.0 7 0.08982258064516128 7 0.08982258064516128 7 0.999999910727682 409 0.999999910727682} PREDS {{259 0 0 0-7118 {}} {258 0 0 0-7114 {}}} SUCCS {{259 0 0 0-7120 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7120) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-4:f2:rem TYPE REM DELAY {28cy+1.38 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-217 LOC {3 1.0 119 1.0 119 1.0 148 0.12959551762941057 438 0.12959551762941057} PREDS {{259 0 0 0-7119 {}}} SUCCS {{259 0 0 0-7121 {}} {258 0 0 0-7126 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7121) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-4:f2:acc TYPE ACCU DELAY {1.84 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-218 LOC {32 0.1295956114028507 148 0.8269879969992497 148 0.8269879969992497 148 0.9999999062265565 438 0.9999999062265565} PREDS {{259 0 0 0-7120 {}} {258 0 0 0-7096 {}}} SUCCS {{259 0 0 0-7122 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7122) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-4:COMP_LOOP:f2:rem#1 TYPE REM DELAY {28cy+1.38 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-219 LOC {32 1.0 351 1.0 351 1.0 380 0.12959551762941057 467 0.12959551762941057} PREDS {{259 0 0 0-7121 {}}} SUCCS {{258 0 0.750 0-7124 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7123) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-220 LOC {0 1.0 380 0.8827831957989497 380 0.8827831957989497 380 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0.750 0-7124 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7124) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(26,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(result:rsc(0)(3).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-221 LOC {61 1.0 380 0.9624906226556639 380 1.0 381 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-7124 {}} {259 0 0.750 0-7123 {}} {258 0 0.750 0-7122 {}} {774 0 0 0-7131 {}}} SUCCS {{774 0 0 0-7124 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7125) {AREA_SCORE {} NAME COPY_LOOP#1:i:conc#169 TYPE CONCATENATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-222 LOC {2 0.23255813953488372 148 0.8255813953488372 148 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-7096 {}}} SUCCS {{258 0 0 0-7127 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7126) {AREA_SCORE {} NAME COMP_LOOP-4:f2:not TYPE NOT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-223 LOC {32 0.1295956114028507 148 0.8255813953488372 148 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-7120 {}}} SUCCS {{259 0 0 0-7127 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7127) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COPY_LOOP#1:i:acc#11 TYPE ACCU DELAY {1.86 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-224 LOC {32 0.1295956114028507 148 0.8255813953488372 148 0.8255813953488372 148 0.9999999062265567 449 0.9999999062265567} PREDS {{259 0 0 0-7126 {}} {258 0 0 0-7125 {}}} SUCCS {{259 0 0 0-7128 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7128) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-4:f2:rem#1 TYPE REM DELAY {17cy+5.36 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-225 LOC {32 1.0 176 1.0 176 1.0 194 0.5025861777944427 467 0.5025861777944427} PREDS {{259 0 0 0-7127 {}}} SUCCS {{258 0 0.750 0-7131 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7129) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-226 LOC {0 1.0 194 0.8827831957989497 194 0.8827831957989497 194 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7130 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7130) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#136 TYPE CONCATENATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-227 LOC {0 1.0 194 0.8827831957989497 194 0.8827831957989497 467 0.8827831957989497} PREDS {{259 0 0 0-7129 {}}} SUCCS {{259 0 0.750 0-7131 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7131) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(26,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(result:rsc(0)(3).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-228 LOC {50 1.0 194 0.9624906226556639 194 1.0 195 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-7131 {}} {259 0 0.750 0-7130 {}} {258 0 0.750 0-7128 {}}} SUCCS {{774 0 0 0-7124 {}} {774 0 0 0-7131 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7132) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-229 LOC {0 1.0 0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7133 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7133) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(0)#21 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-230 LOC {0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{259 0 0 0-7132 {}}} SUCCS {{259 0 0 0-7134 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7134) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#8 TYPE SELECT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-231 LOC {0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{259 0 0 0-7133 {}}} SUCCS {{146 0 0 0-7135 {}} {146 0 0 0-7136 {}} {146 0 0 0-7137 {}} {146 0 0 0-7138 {}} {146 0 0 0-7139 {}} {146 0 0 0-7140 {}}} CYCLES {}}
set a(0-7135) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-232 LOC {0 1.0 2 0.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{146 0 0 0-7134 {}} {774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7136 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7136) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(7-1)#38 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-233 LOC {0 1.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{259 0 0 0-7135 {}} {146 0 0 0-7134 {}}} SUCCS {{259 0 0.750 0-7137 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7137) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(2).@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-234 LOC {1 1.0 2 0.9624906226556639 2 1.0 3 0.22505617029257308 438 0.22505617029257308} PREDS {{259 0 0.750 0-7136 {}} {146 0 0 0-7134 {}}} SUCCS {{259 0 0 0-7141 {}} {258 0 0 0-7168 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7138) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-235 LOC {0 1.0 2 0.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{146 0 0 0-7134 {}} {774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7139 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7139) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(7-1)#42 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-236 LOC {0 1.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{259 0 0 0-7138 {}} {146 0 0 0-7134 {}}} SUCCS {{259 0 0.750 0-7140 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7140) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(6).@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-237 LOC {1 1.0 2 0.9624906226556639 2 1.0 3 0.22505617029257308 438 0.22505617029257308} PREDS {{259 0 0.750 0-7139 {}} {146 0 0 0-7134 {}}} SUCCS {{258 0 0 0-7142 {}} {258 0 0 0-7169 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7141) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(2).@)#8)(63-0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-238 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{259 0 0 0-7137 {}} {258 0 0 0-6985 {}}} SUCCS {{258 0 0 0-7145 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7142) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(6).@)#8)(63-0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-239 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-7140 {}} {258 0 0 0-6984 {}}} SUCCS {{258 0 0 0-7145 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7143) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-240 LOC {0 1.0 3 0.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7144 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7144) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(0)#22 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-241 LOC {0 1.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{259 0 0 0-7143 {}}} SUCCS {{259 0 0 0-7145 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7145) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f2:mux#12 TYPE MUX DELAY {0.08 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-242 LOC {2 0.2250562640660165 3 0.9924981245311327 3 0.9924981245311327 3 0.9999999062265565 438 0.8269879032258063} PREDS {{259 0 0 0-7144 {}} {258 0 0 0-7142 {}} {258 0 0 0-7141 {}}} SUCCS {{258 0 0 0-7157 {}} {258 0 0 0-7161 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7146) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#11 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-243 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {} SUCCS {{259 0 0 0-7147 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7147) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#44 TYPE SELECT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-244 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {{259 0 0 0-7146 {}}} SUCCS {{146 0 0 0-7148 {}}} CYCLES {}}
set a(0-7148) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(35,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(4).@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-245 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{146 0 0 0-7147 {}} {258 0 0 0-7010 {}}} SUCCS {{258 0 0 0-7150 {}} {258 0 0 0-7192 {}} {258 0 0 0-7241 {}} {258 0 0 0-7305 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7149) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#12 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-246 LOC {0 1.0 2 0.9924981245311327 2 0.9924981245311327 409 0.08232070517629407} PREDS {} SUCCS {{259 0 0 0-7150 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7150) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f2:mux#15 TYPE MUX DELAY {0.08 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-247 LOC {2 0.2250562640660165 2 0.9924981245311327 2 0.9924981245311327 2 0.9999999062265565 409 0.08982248687171793} PREDS {{259 0 0 0-7149 {}} {258 0 0 0-7148 {}} {258 0 0 0-7011 {}} {258 0 0 0-6983 {}}} SUCCS {{258 0 0 0-7155 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7151) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-248 LOC {0 1.0 1 0.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7152 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7152) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(6-0)#4 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-249 LOC {0 1.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{259 0 0 0-7151 {}}} SUCCS {{259 0 0.750 0-7153 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7153) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(4).@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-250 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{259 0 0.750 0-7152 {}}} SUCCS {{259 0 0 0-7154 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7154) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(4).@)#9)(63-0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-251 LOC {2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 409 0.08982258064516128} PREDS {{259 0 0 0-7153 {}}} SUCCS {{259 0 0 0-7155 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7155) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-5:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-252 LOC {3 0.0 6 0.08982258064516128 6 0.08982258064516128 6 0.999999910727682 409 0.999999910727682} PREDS {{259 0 0 0-7154 {}} {258 0 0 0-7150 {}}} SUCCS {{259 0 0 0-7156 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7156) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-5:f2:rem TYPE REM DELAY {28cy+1.38 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-253 LOC {3 1.0 148 1.0 148 1.0 177 0.12959551762941057 438 0.12959551762941057} PREDS {{259 0 0 0-7155 {}}} SUCCS {{259 0 0 0-7157 {}} {258 0 0 0-7162 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7157) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-5:f2:acc TYPE ACCU DELAY {1.84 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-254 LOC {32 0.1295956114028507 177 0.8269879969992497 177 0.8269879969992497 177 0.9999999062265565 438 0.9999999062265565} PREDS {{259 0 0 0-7156 {}} {258 0 0 0-7145 {}}} SUCCS {{259 0 0 0-7158 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7158) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-5:COMP_LOOP:f2:rem#1 TYPE REM DELAY {28cy+1.38 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-255 LOC {32 1.0 380 1.0 380 1.0 409 0.12959551762941057 467 0.12959551762941057} PREDS {{259 0 0 0-7157 {}}} SUCCS {{258 0 0.750 0-7160 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7159) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-256 LOC {0 1.0 409 0.8827831957989497 409 0.8827831957989497 409 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0.750 0-7160 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7160) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(27,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(result:rsc(0)(4).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-257 LOC {61 1.0 409 0.9624906226556639 409 1.0 410 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-7160 {}} {259 0 0.750 0-7159 {}} {258 0 0.750 0-7158 {}} {774 0 0 0-7167 {}}} SUCCS {{774 0 0 0-7160 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7161) {AREA_SCORE {} NAME COPY_LOOP#1:i:conc#170 TYPE CONCATENATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-258 LOC {2 0.23255813953488372 177 0.8255813953488372 177 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-7145 {}}} SUCCS {{258 0 0 0-7163 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7162) {AREA_SCORE {} NAME COMP_LOOP-5:f2:not TYPE NOT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-259 LOC {32 0.1295956114028507 177 0.8255813953488372 177 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-7156 {}}} SUCCS {{259 0 0 0-7163 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7163) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COPY_LOOP#1:i:acc#12 TYPE ACCU DELAY {1.86 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-260 LOC {32 0.1295956114028507 177 0.8255813953488372 177 0.8255813953488372 177 0.9999999062265567 449 0.9999999062265567} PREDS {{259 0 0 0-7162 {}} {258 0 0 0-7161 {}}} SUCCS {{259 0 0 0-7164 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7164) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-5:f2:rem#1 TYPE REM DELAY {17cy+5.36 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-261 LOC {32 1.0 194 1.0 194 1.0 212 0.5025861777944427 467 0.5025861777944427} PREDS {{259 0 0 0-7163 {}}} SUCCS {{258 0 0.750 0-7167 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7165) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-262 LOC {0 1.0 212 0.8827831957989497 212 0.8827831957989497 212 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7166 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7166) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#137 TYPE CONCATENATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-263 LOC {0 1.0 212 0.8827831957989497 212 0.8827831957989497 467 0.8827831957989497} PREDS {{259 0 0 0-7165 {}}} SUCCS {{259 0 0.750 0-7167 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7167) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(27,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(result:rsc(0)(4).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-264 LOC {50 1.0 212 0.9624906226556639 212 1.0 213 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-7167 {}} {259 0 0.750 0-7166 {}} {258 0 0.750 0-7164 {}}} SUCCS {{774 0 0 0-7160 {}} {774 0 0 0-7167 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7168) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(2).@)#10)(127-64) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-265 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-7137 {}} {258 0 0 0-6985 {}}} SUCCS {{258 0 0 0-7172 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7169) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(6).@)#10)(127-64) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-266 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-7140 {}} {258 0 0 0-6984 {}}} SUCCS {{258 0 0 0-7172 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7170) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-267 LOC {0 1.0 3 0.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7171 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7171) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(0)#5 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-268 LOC {0 1.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{259 0 0 0-7170 {}}} SUCCS {{259 0 0 0-7172 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7172) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f2:mux#17 TYPE MUX DELAY {0.08 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-269 LOC {2 0.2250562640660165 3 0.9924981245311327 3 0.9924981245311327 3 0.9999999062265565 438 0.8269879032258063} PREDS {{259 0 0 0-7171 {}} {258 0 0 0-7169 {}} {258 0 0 0-7168 {}}} SUCCS {{258 0 0 0-7199 {}} {258 0 0 0-7203 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7173) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#4 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-270 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {} SUCCS {{258 0 0 0-7175 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7174) {AREA_SCORE {} NAME COMP_LOOP-6:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-271 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {} SUCCS {{259 0 0 0-7175 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7175) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#207 TYPE CONCATENATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-272 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {{259 0 0 0-7174 {}} {258 0 0 0-7173 {}}} SUCCS {{259 0 0 0-7176 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7176) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#45 TYPE SELECT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-273 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {{259 0 0 0-7175 {}}} SUCCS {{146 0 0 0-7177 {}}} CYCLES {}}
set a(0-7177) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(36,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(5).@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-274 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{146 0 0 0-7176 {}} {258 0 0 0-7010 {}}} SUCCS {{258 0 0 0-7192 {}} {258 0 0 0-7305 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7178) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#13 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-275 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7180 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7179) {AREA_SCORE {} NAME COMP_LOOP-6:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#2 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-276 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7180 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7180) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:nor#3 TYPE NOR PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-277 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7179 {}} {258 0 0 0-7178 {}}} SUCCS {{258 0 0 0-7192 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7181) {AREA_SCORE {} NAME COMP_LOOP-6:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#3 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-278 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7184 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7182) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#16 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-279 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7183 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7183) {AREA_SCORE {} NAME COMP_LOOP:f2:not#27 TYPE NOT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-280 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7182 {}}} SUCCS {{259 0 0 0-7184 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7184) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#9 TYPE AND PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-281 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7183 {}} {258 0 0 0-7181 {}}} SUCCS {{258 0 0 0-7192 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7185) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#17 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-282 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7188 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7186) {AREA_SCORE {} NAME COMP_LOOP-6:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#6 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-283 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7187 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7187) {AREA_SCORE {} NAME COMP_LOOP:f2:not#28 TYPE NOT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-284 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7186 {}}} SUCCS {{259 0 0 0-7188 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7188) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#10 TYPE AND PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-285 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7187 {}} {258 0 0 0-7185 {}}} SUCCS {{258 0 0 0-7192 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7189) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#19 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-286 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7191 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7190) {AREA_SCORE {} NAME COMP_LOOP-6:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#8 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-287 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7191 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7191) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#11 TYPE AND PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-288 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7190 {}} {258 0 0 0-7189 {}}} SUCCS {{259 0 0 0-7192 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7192) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 3 NAME COMP_LOOP:f2:mux1h#2 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-289 LOC {2 0.2250562640660165 2 0.8593398349587397 2 0.8593398349587397 2 0.9999999062265567 408 0.9999999062265567} PREDS {{259 0 0 0-7191 {}} {258 0 0 0-7188 {}} {258 0 0 0-7184 {}} {258 0 0 0-7180 {}} {258 0 0 0-7177 {}} {258 0 0 0-7148 {}} {258 0 0 0-7036 {}} {258 0 0 0-7011 {}} {258 0 0 0-6990 {}} {258 0 0 0-6983 {}} {258 0 0 0-6982 {}}} SUCCS {{258 0 0 0-7197 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7193) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-290 LOC {0 1.0 1 0.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7194 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7194) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(6-0)#5 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-291 LOC {0 1.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{259 0 0 0-7193 {}}} SUCCS {{259 0 0.750 0-7195 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7195) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(5).@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-292 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{259 0 0.750 0-7194 {}}} SUCCS {{259 0 0 0-7196 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7196) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(5).@)#11)(63-0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-293 LOC {2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 409 0.08982258064516128} PREDS {{259 0 0 0-7195 {}}} SUCCS {{259 0 0 0-7197 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7197) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-6:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-294 LOC {3 0.0 5 0.08982258064516128 5 0.08982258064516128 5 0.999999910727682 409 0.999999910727682} PREDS {{259 0 0 0-7196 {}} {258 0 0 0-7192 {}}} SUCCS {{259 0 0 0-7198 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7198) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-6:f2:rem TYPE REM DELAY {28cy+1.38 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-295 LOC {3 1.0 177 1.0 177 1.0 206 0.12959551762941057 438 0.12959551762941057} PREDS {{259 0 0 0-7197 {}}} SUCCS {{259 0 0 0-7199 {}} {258 0 0 0-7204 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7199) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-6:f2:acc TYPE ACCU DELAY {1.84 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-296 LOC {32 0.1295956114028507 206 0.8269879969992497 206 0.8269879969992497 206 0.9999999062265565 438 0.9999999062265565} PREDS {{259 0 0 0-7198 {}} {258 0 0 0-7172 {}}} SUCCS {{259 0 0 0-7200 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7200) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-6:COMP_LOOP:f2:rem#1 TYPE REM DELAY {28cy+1.38 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-297 LOC {32 1.0 409 1.0 409 1.0 438 0.12959551762941057 467 0.12959551762941057} PREDS {{259 0 0 0-7199 {}}} SUCCS {{258 0 0.750 0-7202 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7201) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-298 LOC {0 1.0 438 0.8827831957989497 438 0.8827831957989497 438 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0.750 0-7202 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7202) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(28,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(result:rsc(0)(5).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-299 LOC {61 1.0 438 0.9624906226556639 438 1.0 439 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-7202 {}} {259 0 0.750 0-7201 {}} {258 0 0.750 0-7200 {}} {774 0 0 0-7209 {}}} SUCCS {{774 0 0 0-7202 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7203) {AREA_SCORE {} NAME COPY_LOOP#1:i:conc#171 TYPE CONCATENATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-300 LOC {2 0.23255813953488372 206 0.8255813953488372 206 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-7172 {}}} SUCCS {{258 0 0 0-7205 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7204) {AREA_SCORE {} NAME COMP_LOOP-6:f2:not TYPE NOT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-301 LOC {32 0.1295956114028507 206 0.8255813953488372 206 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-7198 {}}} SUCCS {{259 0 0 0-7205 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7205) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COPY_LOOP#1:i:acc#13 TYPE ACCU DELAY {1.86 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-302 LOC {32 0.1295956114028507 206 0.8255813953488372 206 0.8255813953488372 206 0.9999999062265567 449 0.9999999062265567} PREDS {{259 0 0 0-7204 {}} {258 0 0 0-7203 {}}} SUCCS {{259 0 0 0-7206 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7206) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-6:f2:rem#1 TYPE REM DELAY {17cy+5.36 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-303 LOC {32 1.0 212 1.0 212 1.0 230 0.5025861777944427 467 0.5025861777944427} PREDS {{259 0 0 0-7205 {}}} SUCCS {{258 0 0.750 0-7209 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7207) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-304 LOC {0 1.0 230 0.8827831957989497 230 0.8827831957989497 230 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7208 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7208) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#138 TYPE CONCATENATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-305 LOC {0 1.0 230 0.8827831957989497 230 0.8827831957989497 467 0.8827831957989497} PREDS {{259 0 0 0-7207 {}}} SUCCS {{259 0 0.750 0-7209 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7209) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(28,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(result:rsc(0)(5).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-306 LOC {50 1.0 230 0.9624906226556639 230 1.0 231 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-7209 {}} {259 0 0.750 0-7208 {}} {258 0 0.750 0-7206 {}}} SUCCS {{774 0 0 0-7202 {}} {774 0 0 0-7209 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7210) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-307 LOC {0 1.0 0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7211 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7211) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(0)#27 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-308 LOC {0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{259 0 0 0-7210 {}}} SUCCS {{259 0 0 0-7212 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7212) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#12 TYPE SELECT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-309 LOC {0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{259 0 0 0-7211 {}}} SUCCS {{146 0 0 0-7213 {}} {146 0 0 0-7214 {}} {146 0 0 0-7215 {}} {146 0 0 0-7216 {}} {146 0 0 0-7217 {}} {146 0 0 0-7218 {}}} CYCLES {}}
set a(0-7213) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-310 LOC {0 1.0 2 0.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{146 0 0 0-7212 {}} {774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7214 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7214) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(7-1)#53 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-311 LOC {0 1.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{259 0 0 0-7213 {}} {146 0 0 0-7212 {}}} SUCCS {{259 0 0.750 0-7215 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7215) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(3).@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-312 LOC {1 1.0 2 0.9624906226556639 2 1.0 3 0.22505617029257308 438 0.22505617029257308} PREDS {{259 0 0.750 0-7214 {}} {146 0 0 0-7212 {}}} SUCCS {{259 0 0 0-7219 {}} {258 0 0 0-7259 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7216) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#80 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-313 LOC {0 1.0 2 0.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{146 0 0 0-7212 {}} {774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7217 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7217) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(7-1)#6 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-314 LOC {0 1.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{259 0 0 0-7216 {}} {146 0 0 0-7212 {}}} SUCCS {{259 0 0.750 0-7218 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7218) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(7).@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-315 LOC {1 1.0 2 0.9624906226556639 2 1.0 3 0.22505617029257308 438 0.22505617029257308} PREDS {{259 0 0.750 0-7217 {}} {146 0 0 0-7212 {}}} SUCCS {{258 0 0 0-7220 {}} {258 0 0 0-7260 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7219) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(3).@)#12)(63-0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-316 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{259 0 0 0-7215 {}} {258 0 0 0-6981 {}}} SUCCS {{258 0 0 0-7223 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7220) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(7).@)#12)(63-0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-317 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-7218 {}} {258 0 0 0-6980 {}}} SUCCS {{258 0 0 0-7223 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7221) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#81 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-318 LOC {0 1.0 3 0.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7222 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7222) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(0)#28 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-319 LOC {0 1.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{259 0 0 0-7221 {}}} SUCCS {{259 0 0 0-7223 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7223) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f2:mux#18 TYPE MUX DELAY {0.08 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-320 LOC {2 0.2250562640660165 3 0.9924981245311327 3 0.9924981245311327 3 0.9999999062265565 438 0.8269879032258063} PREDS {{259 0 0 0-7222 {}} {258 0 0 0-7220 {}} {258 0 0 0-7219 {}}} SUCCS {{258 0 0 0-7248 {}} {258 0 0 0-7252 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7224) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#5 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-321 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {} SUCCS {{259 0 0 0-7225 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7225) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#46 TYPE SELECT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-322 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {{259 0 0 0-7224 {}}} SUCCS {{146 0 0 0-7226 {}}} CYCLES {}}
set a(0-7226) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(37,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(6).@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-323 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{146 0 0 0-7225 {}} {258 0 0 0-7010 {}}} SUCCS {{258 0 0 0-7241 {}} {258 0 0 0-7305 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7227) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#21 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-324 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7229 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7228) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#22 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-325 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7229 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7229) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:nor#4 TYPE NOR PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-326 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7228 {}} {258 0 0 0-7227 {}}} SUCCS {{258 0 0 0-7241 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7230) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#23 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-327 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7233 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7231) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#24 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-328 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7232 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7232) {AREA_SCORE {} NAME COMP_LOOP:f2:not#29 TYPE NOT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-329 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7231 {}}} SUCCS {{259 0 0 0-7233 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7233) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#12 TYPE AND PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-330 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7232 {}} {258 0 0 0-7230 {}}} SUCCS {{258 0 0 0-7241 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7234) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#25 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-331 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7237 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7235) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#26 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-332 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7236 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7236) {AREA_SCORE {} NAME COMP_LOOP:f2:not#30 TYPE NOT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-333 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7235 {}}} SUCCS {{259 0 0 0-7237 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7237) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#13 TYPE AND PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-334 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7236 {}} {258 0 0 0-7234 {}}} SUCCS {{258 0 0 0-7241 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7238) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#27 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-335 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7240 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7239) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#28 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-336 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7240 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7240) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#14 TYPE AND PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-337 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7239 {}} {258 0 0 0-7238 {}}} SUCCS {{259 0 0 0-7241 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7241) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 3 NAME COMP_LOOP:f2:mux1h#4 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-338 LOC {2 0.2250562640660165 2 0.8593398349587397 2 0.8593398349587397 2 0.9999999062265567 408 0.9999999062265567} PREDS {{259 0 0 0-7240 {}} {258 0 0 0-7237 {}} {258 0 0 0-7233 {}} {258 0 0 0-7229 {}} {258 0 0 0-7226 {}} {258 0 0 0-7148 {}} {258 0 0 0-7072 {}} {258 0 0 0-7011 {}} {258 0 0 0-6987 {}} {258 0 0 0-6983 {}} {258 0 0 0-6979 {}}} SUCCS {{258 0 0 0-7246 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7242) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#82 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-339 LOC {0 1.0 1 0.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7243 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7243) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(6-0)#6 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-340 LOC {0 1.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{259 0 0 0-7242 {}}} SUCCS {{259 0 0.750 0-7244 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7244) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(6).@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-341 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{259 0 0.750 0-7243 {}}} SUCCS {{259 0 0 0-7245 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7245) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(6).@)#13)(63-0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-342 LOC {2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 409 0.08982258064516128} PREDS {{259 0 0 0-7244 {}}} SUCCS {{259 0 0 0-7246 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7246) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-7:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-343 LOC {3 0.0 4 0.08982258064516128 4 0.08982258064516128 4 0.999999910727682 409 0.999999910727682} PREDS {{259 0 0 0-7245 {}} {258 0 0 0-7241 {}}} SUCCS {{259 0 0 0-7247 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7247) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-7:f2:rem TYPE REM DELAY {28cy+1.38 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-344 LOC {3 1.0 206 1.0 206 1.0 235 0.12959551762941057 438 0.12959551762941057} PREDS {{259 0 0 0-7246 {}}} SUCCS {{259 0 0 0-7248 {}} {258 0 0 0-7253 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7248) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-7:f2:acc TYPE ACCU DELAY {1.84 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-345 LOC {32 0.1295956114028507 235 0.8269879969992497 235 0.8269879969992497 235 0.9999999062265565 438 0.9999999062265565} PREDS {{259 0 0 0-7247 {}} {258 0 0 0-7223 {}}} SUCCS {{259 0 0 0-7249 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7249) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-7:COMP_LOOP:f2:rem#1 TYPE REM DELAY {28cy+1.38 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-346 LOC {32 1.0 438 1.0 438 1.0 467 0.12959551762941057 467 0.12959551762941057} PREDS {{259 0 0 0-7248 {}}} SUCCS {{258 0 0.750 0-7251 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7250) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#83 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-347 LOC {0 1.0 467 0.8827831957989497 467 0.8827831957989497 467 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0.750 0-7251 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7251) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(29,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(result:rsc(0)(6).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-348 LOC {61 1.0 467 0.9624906226556639 467 1.0 468 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-7251 {}} {259 0 0.750 0-7250 {}} {258 0 0.750 0-7249 {}} {774 0 0 0-7258 {}}} SUCCS {{774 0 0 0-7251 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7252) {AREA_SCORE {} NAME COPY_LOOP#1:i:conc#172 TYPE CONCATENATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-349 LOC {2 0.23255813953488372 235 0.8255813953488372 235 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-7223 {}}} SUCCS {{258 0 0 0-7254 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7253) {AREA_SCORE {} NAME COMP_LOOP-7:f2:not TYPE NOT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-350 LOC {32 0.1295956114028507 235 0.8255813953488372 235 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-7247 {}}} SUCCS {{259 0 0 0-7254 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7254) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COPY_LOOP#1:i:acc#14 TYPE ACCU DELAY {1.86 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-351 LOC {32 0.1295956114028507 235 0.8255813953488372 235 0.8255813953488372 235 0.9999999062265567 449 0.9999999062265567} PREDS {{259 0 0 0-7253 {}} {258 0 0 0-7252 {}}} SUCCS {{259 0 0 0-7255 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7255) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-7:f2:rem#1 TYPE REM DELAY {17cy+5.36 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-352 LOC {32 1.0 235 1.0 235 1.0 253 0.5025861777944427 467 0.5025861777944427} PREDS {{259 0 0 0-7254 {}}} SUCCS {{258 0 0.750 0-7258 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7256) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#84 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-353 LOC {0 1.0 253 0.8827831957989497 253 0.8827831957989497 253 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7257 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7257) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#139 TYPE CONCATENATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-354 LOC {0 1.0 253 0.8827831957989497 253 0.8827831957989497 467 0.8827831957989497} PREDS {{259 0 0 0-7256 {}}} SUCCS {{259 0 0.750 0-7258 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7258) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(29,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(result:rsc(0)(6).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-355 LOC {50 1.0 253 0.9624906226556639 253 1.0 254 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-7258 {}} {259 0 0.750 0-7257 {}} {258 0 0.750 0-7255 {}}} SUCCS {{774 0 0 0-7251 {}} {774 0 0 0-7258 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7259) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(3).@)#14)(127-64) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-356 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-7215 {}} {258 0 0 0-6981 {}}} SUCCS {{258 0 0 0-7263 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7260) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(7).@)#14)(127-64) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-357 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-7218 {}} {258 0 0 0-6980 {}}} SUCCS {{258 0 0 0-7263 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7261) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#85 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-358 LOC {0 1.0 3 0.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7262 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7262) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(0)#7 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-359 LOC {0 1.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{259 0 0 0-7261 {}}} SUCCS {{259 0 0 0-7263 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7263) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f2:mux#21 TYPE MUX DELAY {0.08 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-360 LOC {2 0.2250562640660165 3 0.9924981245311327 3 0.9924981245311327 3 0.9999999062265565 438 0.8269879032258063} PREDS {{259 0 0 0-7262 {}} {258 0 0 0-7260 {}} {258 0 0 0-7259 {}}} SUCCS {{258 0 0 0-7312 {}} {258 0 0 0-7316 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7264) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#6 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-361 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {} SUCCS {{259 0 0 0-7265 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7265) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#47 TYPE SELECT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-362 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {{259 0 0 0-7264 {}}} SUCCS {{146 0 0 0-7266 {}}} CYCLES {}}
set a(0-7266) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(38,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(7).@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-363 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{146 0 0 0-7265 {}} {258 0 0 0-7010 {}}} SUCCS {{258 0 0 0-7305 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7267) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#29 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-364 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7270 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7268) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#30 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-365 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7270 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7269) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#31 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-366 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7270 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7270) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:nor#5 TYPE NOR PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-367 LOC {1 0.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7269 {}} {258 0 0 0-7268 {}} {258 0 0 0-7267 {}}} SUCCS {{258 0 0 0-7305 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7271) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#32 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-368 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7275 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7272) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#33 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-369 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7274 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7273) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#34 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-370 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7274 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7274) {AREA_SCORE {} NAME COMP_LOOP:f2:nor TYPE NOR PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-371 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7273 {}} {258 0 0 0-7272 {}}} SUCCS {{259 0 0 0-7275 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7275) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#15 TYPE AND PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-372 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7274 {}} {258 0 0 0-7271 {}}} SUCCS {{258 0 0 0-7305 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7276) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#35 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-373 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7280 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7277) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#36 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-374 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7279 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7278) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#37 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-375 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7279 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7279) {AREA_SCORE {} NAME COMP_LOOP:f2:nor#1 TYPE NOR PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-376 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7278 {}} {258 0 0 0-7277 {}}} SUCCS {{259 0 0 0-7280 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7280) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#16 TYPE AND PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-377 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7279 {}} {258 0 0 0-7276 {}}} SUCCS {{258 0 0 0-7305 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7281) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#38 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-378 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7285 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7282) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#39 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-379 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7285 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7283) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#40 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-380 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7284 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7284) {AREA_SCORE {} NAME COMP_LOOP:f2:not#31 TYPE NOT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-381 LOC {1 0.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7283 {}}} SUCCS {{259 0 0 0-7285 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7285) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#17 TYPE AND PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-382 LOC {1 0.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7284 {}} {258 0 0 0-7282 {}} {258 0 0 0-7281 {}}} SUCCS {{258 0 0 0-7305 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7286) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#41 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-383 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7290 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7287) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#42 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-384 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7289 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7288) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#43 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-385 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7289 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7289) {AREA_SCORE {} NAME COMP_LOOP:f2:nor#2 TYPE NOR PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-386 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7288 {}} {258 0 0 0-7287 {}}} SUCCS {{259 0 0 0-7290 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7290) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#18 TYPE AND PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-387 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7289 {}} {258 0 0 0-7286 {}}} SUCCS {{258 0 0 0-7305 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7291) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#44 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-388 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7295 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7292) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#45 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-389 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7295 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7293) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#46 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-390 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7294 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7294) {AREA_SCORE {} NAME COMP_LOOP:f2:not#32 TYPE NOT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-391 LOC {1 0.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7293 {}}} SUCCS {{259 0 0 0-7295 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7295) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#19 TYPE AND PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-392 LOC {1 0.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7294 {}} {258 0 0 0-7292 {}} {258 0 0 0-7291 {}}} SUCCS {{258 0 0 0-7305 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7296) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#47 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-393 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7300 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7297) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#48 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-394 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7300 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7298) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#49 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-395 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7299 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7299) {AREA_SCORE {} NAME COMP_LOOP:f2:not#33 TYPE NOT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-396 LOC {1 0.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7298 {}}} SUCCS {{259 0 0 0-7300 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7300) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#20 TYPE AND PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-397 LOC {1 0.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7299 {}} {258 0 0 0-7297 {}} {258 0 0 0-7296 {}}} SUCCS {{258 0 0 0-7305 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7301) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#50 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-398 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7304 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7302) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#51 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-399 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-7304 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7303) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(2)#52 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-400 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-7304 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7304) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#21 TYPE AND PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-401 LOC {1 0.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-7303 {}} {258 0 0 0-7302 {}} {258 0 0 0-7301 {}}} SUCCS {{259 0 0 0-7305 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7305) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,8) QUANTITY 1 NAME COMP_LOOP:f2:mux1h#6 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-402 LOC {2 0.2250562640660165 2 0.8593398349587397 2 0.8593398349587397 2 0.9999999062265567 408 0.9999999062265567} PREDS {{259 0 0 0-7304 {}} {258 0 0 0-7300 {}} {258 0 0 0-7295 {}} {258 0 0 0-7290 {}} {258 0 0 0-7285 {}} {258 0 0 0-7280 {}} {258 0 0 0-7275 {}} {258 0 0 0-7270 {}} {258 0 0 0-7266 {}} {258 0 0 0-7226 {}} {258 0 0 0-7177 {}} {258 0 0 0-7148 {}} {258 0 0 0-7099 {}} {258 0 0 0-7072 {}} {258 0 0 0-7036 {}} {258 0 0 0-7011 {}} {258 0 0 0-6990 {}} {258 0 0 0-6987 {}} {258 0 0 0-6986 {}} {258 0 0 0-6983 {}} {258 0 0 0-6982 {}} {258 0 0 0-6979 {}} {258 0 0 0-6978 {}}} SUCCS {{258 0 0 0-7310 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7306) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#86 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-403 LOC {0 1.0 1 0.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7307 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7307) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:3))(6-0)#7 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-404 LOC {0 1.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{259 0 0 0-7306 {}}} SUCCS {{259 0 0.750 0-7308 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7308) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(7).@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-405 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{259 0 0.750 0-7307 {}}} SUCCS {{259 0 0 0-7309 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7309) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(7).@)#15)(63-0) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-406 LOC {2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 409 0.08982258064516128} PREDS {{259 0 0 0-7308 {}}} SUCCS {{259 0 0 0-7310 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7310) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-8:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-407 LOC {3 0.0 3 0.08982258064516128 3 0.08982258064516128 3 0.999999910727682 409 0.999999910727682} PREDS {{259 0 0 0-7309 {}} {258 0 0 0-7305 {}}} SUCCS {{259 0 0 0-7311 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7311) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-8:f2:rem TYPE REM DELAY {28cy+1.38 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-408 LOC {3 1.0 3 1.0 3 1.0 32 0.12959551762941057 438 0.12959551762941057} PREDS {{259 0 0 0-7310 {}}} SUCCS {{259 0 0 0-7312 {}} {258 0 0 0-7317 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7312) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-8:f2:acc TYPE ACCU DELAY {1.84 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-409 LOC {32 0.1295956114028507 32 0.8269879969992497 32 0.8269879969992497 32 0.9999999062265565 438 0.9999999062265565} PREDS {{259 0 0 0-7311 {}} {258 0 0 0-7263 {}}} SUCCS {{259 0 0 0-7313 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7313) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-8:COMP_LOOP:f2:rem#1 TYPE REM DELAY {28cy+1.38 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-410 LOC {32 1.0 235 1.0 235 1.0 264 0.12959551762941057 467 0.12959551762941057} PREDS {{259 0 0 0-7312 {}}} SUCCS {{258 0 0.750 0-7315 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7314) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#87 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-411 LOC {0 1.0 264 0.8827831957989497 264 0.8827831957989497 264 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0.750 0-7315 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7315) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(30,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(result:rsc(0)(7).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-412 LOC {61 1.0 264 0.9624906226556639 264 1.0 265 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-7315 {}} {259 0 0.750 0-7314 {}} {258 0 0.750 0-7313 {}} {774 0 0 0-7322 {}}} SUCCS {{774 0 0 0-7315 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7316) {AREA_SCORE {} NAME COPY_LOOP#1:i:conc#173 TYPE CONCATENATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-413 LOC {2 0.23255813953488372 32 0.8255813953488372 32 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-7263 {}}} SUCCS {{258 0 0 0-7318 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7317) {AREA_SCORE {} NAME COMP_LOOP-8:f2:not TYPE NOT PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-414 LOC {32 0.1295956114028507 32 0.8255813953488372 32 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-7311 {}}} SUCCS {{259 0 0 0-7318 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7318) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COPY_LOOP#1:i:acc#15 TYPE ACCU DELAY {1.86 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-415 LOC {32 0.1295956114028507 32 0.8255813953488372 32 0.8255813953488372 32 0.9999999062265567 449 0.9999999062265567} PREDS {{259 0 0 0-7317 {}} {258 0 0 0-7316 {}}} SUCCS {{259 0 0 0-7319 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7319) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-8:f2:rem#1 TYPE REM DELAY {17cy+5.36 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-416 LOC {32 1.0 32 1.0 32 1.0 50 0.5025861777944427 467 0.5025861777944427} PREDS {{259 0 0 0-7318 {}}} SUCCS {{258 0 0.750 0-7322 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7320) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#88 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-417 LOC {0 1.0 50 0.8827831957989497 50 0.8827831957989497 50 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7321 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7321) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#140 TYPE CONCATENATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-418 LOC {0 1.0 50 0.8827831957989497 50 0.8827831957989497 467 0.8827831957989497} PREDS {{259 0 0 0-7320 {}}} SUCCS {{259 0 0.750 0-7322 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7322) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(30,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:write_mem(result:rsc(0)(7).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-419 LOC {50 1.0 50 0.9624906226556639 50 1.0 51 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-7322 {}} {259 0 0.750 0-7321 {}} {258 0 0.750 0-7319 {}}} SUCCS {{774 0 0 0-7315 {}} {774 0 0 0-7322 {}} {130 0 0 0-7326 {}}} CYCLES {}}
set a(0-7323) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-420 LOC {0 1.0 1 0.9057576894223555 1 0.9057576894223555 1 0.9057576894223555 468 0.9057576894223555} PREDS {{774 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7324 {}} {130 0 0 0-7326 {}} {256 0 0 0-7328 {}}} CYCLES {}}
set a(0-7324) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,2,1,9) QUANTITY 1 NAME COPY_LOOP#1:i:acc TYPE ACCU DELAY {1.01 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-421 LOC {1 0.0 1 0.9057576894223555 1 0.9057576894223555 1 0.9999999062265565 468 0.9999999062265565} PREDS {{259 0 0 0-7323 {}}} SUCCS {{259 0 0 0-7325 {}} {130 0 0 0-7326 {}} {258 0 0 0-7327 {}}} CYCLES {}}
set a(0-7325) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COPY_LOOP#1:i:slc(COMP_LOOP-8:f2:acc#3)(11-3).psp)(8) TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-422 LOC {1 0.0942423105776444 237 0.0 237 0.0 468 1.0} PREDS {{259 0 0 0-7324 {}}} SUCCS {{259 0 0 0-7326 {}}} CYCLES {}}
set a(0-7326) {AREA_SCORE {} NAME COMP_LOOP-8:r:break(COMP_LOOP) TYPE TERMINATE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-423 LOC {62 0.009377344336084021 468 1.0 468 1.0 468 1.0} PREDS {{259 0 0 0-7325 {}} {130 0 0 0-7324 {}} {130 0 0 0-7323 {}} {130 0 0 0-7322 {}} {130 0 0 0-7321 {}} {130 0 0 0-7320 {}} {130 0 0 0-7319 {}} {130 0 0 0-7318 {}} {130 0 0 0-7317 {}} {130 0 0 0-7316 {}} {130 0 0 0-7315 {}} {130 0 0 0-7314 {}} {130 0 0 0-7313 {}} {130 0 0 0-7312 {}} {130 0 0 0-7311 {}} {130 0 0 0-7310 {}} {130 0 0 0-7309 {}} {130 0 0 0-7308 {}} {130 0 0 0-7307 {}} {130 0 0 0-7306 {}} {130 0 0 0-7305 {}} {130 0 0 0-7304 {}} {130 0 0 0-7303 {}} {130 0 0 0-7302 {}} {130 0 0 0-7301 {}} {130 0 0 0-7300 {}} {130 0 0 0-7299 {}} {130 0 0 0-7298 {}} {130 0 0 0-7297 {}} {130 0 0 0-7296 {}} {130 0 0 0-7295 {}} {130 0 0 0-7294 {}} {130 0 0 0-7293 {}} {130 0 0 0-7292 {}} {130 0 0 0-7291 {}} {130 0 0 0-7290 {}} {130 0 0 0-7289 {}} {130 0 0 0-7288 {}} {130 0 0 0-7287 {}} {130 0 0 0-7286 {}} {130 0 0 0-7285 {}} {130 0 0 0-7284 {}} {130 0 0 0-7283 {}} {130 0 0 0-7282 {}} {130 0 0 0-7281 {}} {130 0 0 0-7280 {}} {130 0 0 0-7279 {}} {130 0 0 0-7278 {}} {130 0 0 0-7277 {}} {130 0 0 0-7276 {}} {130 0 0 0-7275 {}} {130 0 0 0-7274 {}} {130 0 0 0-7273 {}} {130 0 0 0-7272 {}} {130 0 0 0-7271 {}} {130 0 0 0-7270 {}} {130 0 0 0-7269 {}} {130 0 0 0-7268 {}} {130 0 0 0-7267 {}} {130 0 0 0-7266 {}} {130 0 0 0-7264 {}} {130 0 0 0-7263 {}} {130 0 0 0-7262 {}} {130 0 0 0-7261 {}} {130 0 0 0-7260 {}} {130 0 0 0-7259 {}} {130 0 0 0-7258 {}} {130 0 0 0-7257 {}} {130 0 0 0-7256 {}} {130 0 0 0-7255 {}} {130 0 0 0-7254 {}} {130 0 0 0-7253 {}} {130 0 0 0-7252 {}} {130 0 0 0-7251 {}} {130 0 0 0-7250 {}} {130 0 0 0-7249 {}} {130 0 0 0-7248 {}} {130 0 0 0-7247 {}} {130 0 0 0-7246 {}} {130 0 0 0-7245 {}} {130 0 0 0-7244 {}} {130 0 0 0-7243 {}} {130 0 0 0-7242 {}} {130 0 0 0-7241 {}} {130 0 0 0-7240 {}} {130 0 0 0-7239 {}} {130 0 0 0-7238 {}} {130 0 0 0-7237 {}} {130 0 0 0-7236 {}} {130 0 0 0-7235 {}} {130 0 0 0-7234 {}} {130 0 0 0-7233 {}} {130 0 0 0-7232 {}} {130 0 0 0-7231 {}} {130 0 0 0-7230 {}} {130 0 0 0-7229 {}} {130 0 0 0-7228 {}} {130 0 0 0-7227 {}} {130 0 0 0-7226 {}} {130 0 0 0-7224 {}} {130 0 0 0-7223 {}} {130 0 0 0-7222 {}} {130 0 0 0-7221 {}} {130 0 0 0-7220 {}} {130 0 0 0-7219 {}} {130 0 0 0-7218 {}} {130 0 0 0-7217 {}} {130 0 0 0-7216 {}} {130 0 0 0-7215 {}} {130 0 0 0-7214 {}} {130 0 0 0-7213 {}} {130 0 0 0-7211 {}} {130 0 0 0-7210 {}} {130 0 0 0-7209 {}} {130 0 0 0-7208 {}} {130 0 0 0-7207 {}} {130 0 0 0-7206 {}} {130 0 0 0-7205 {}} {130 0 0 0-7204 {}} {130 0 0 0-7203 {}} {130 0 0 0-7202 {}} {130 0 0 0-7201 {}} {130 0 0 0-7200 {}} {130 0 0 0-7199 {}} {130 0 0 0-7198 {}} {130 0 0 0-7197 {}} {130 0 0 0-7196 {}} {130 0 0 0-7195 {}} {130 0 0 0-7194 {}} {130 0 0 0-7193 {}} {130 0 0 0-7192 {}} {130 0 0 0-7191 {}} {130 0 0 0-7190 {}} {130 0 0 0-7189 {}} {130 0 0 0-7188 {}} {130 0 0 0-7187 {}} {130 0 0 0-7186 {}} {130 0 0 0-7185 {}} {130 0 0 0-7184 {}} {130 0 0 0-7183 {}} {130 0 0 0-7182 {}} {130 0 0 0-7181 {}} {130 0 0 0-7180 {}} {130 0 0 0-7179 {}} {130 0 0 0-7178 {}} {130 0 0 0-7177 {}} {130 0 0 0-7175 {}} {130 0 0 0-7174 {}} {130 0 0 0-7173 {}} {130 0 0 0-7172 {}} {130 0 0 0-7171 {}} {130 0 0 0-7170 {}} {130 0 0 0-7169 {}} {130 0 0 0-7168 {}} {130 0 0 0-7167 {}} {130 0 0 0-7166 {}} {130 0 0 0-7165 {}} {130 0 0 0-7164 {}} {130 0 0 0-7163 {}} {130 0 0 0-7162 {}} {130 0 0 0-7161 {}} {130 0 0 0-7160 {}} {130 0 0 0-7159 {}} {130 0 0 0-7158 {}} {130 0 0 0-7157 {}} {130 0 0 0-7156 {}} {130 0 0 0-7155 {}} {130 0 0 0-7154 {}} {130 0 0 0-7153 {}} {130 0 0 0-7152 {}} {130 0 0 0-7151 {}} {130 0 0 0-7150 {}} {130 0 0 0-7149 {}} {130 0 0 0-7148 {}} {130 0 0 0-7146 {}} {130 0 0 0-7145 {}} {130 0 0 0-7144 {}} {130 0 0 0-7143 {}} {130 0 0 0-7142 {}} {130 0 0 0-7141 {}} {130 0 0 0-7140 {}} {130 0 0 0-7139 {}} {130 0 0 0-7138 {}} {130 0 0 0-7137 {}} {130 0 0 0-7136 {}} {130 0 0 0-7135 {}} {130 0 0 0-7133 {}} {130 0 0 0-7132 {}} {130 0 0 0-7131 {}} {130 0 0 0-7130 {}} {130 0 0 0-7129 {}} {130 0 0 0-7128 {}} {130 0 0 0-7127 {}} {130 0 0 0-7126 {}} {130 0 0 0-7125 {}} {130 0 0 0-7124 {}} {130 0 0 0-7123 {}} {130 0 0 0-7122 {}} {130 0 0 0-7121 {}} {130 0 0 0-7120 {}} {130 0 0 0-7119 {}} {130 0 0 0-7118 {}} {130 0 0 0-7117 {}} {130 0 0 0-7116 {}} {130 0 0 0-7115 {}} {130 0 0 0-7114 {}} {130 0 0 0-7113 {}} {130 0 0 0-7112 {}} {130 0 0 0-7111 {}} {130 0 0 0-7110 {}} {130 0 0 0-7109 {}} {130 0 0 0-7108 {}} {130 0 0 0-7107 {}} {130 0 0 0-7106 {}} {130 0 0 0-7105 {}} {130 0 0 0-7104 {}} {130 0 0 0-7103 {}} {130 0 0 0-7102 {}} {130 0 0 0-7101 {}} {130 0 0 0-7100 {}} {130 0 0 0-7099 {}} {130 0 0 0-7097 {}} {130 0 0 0-7096 {}} {130 0 0 0-7095 {}} {130 0 0 0-7094 {}} {130 0 0 0-7093 {}} {130 0 0 0-7092 {}} {130 0 0 0-7091 {}} {130 0 0 0-7090 {}} {130 0 0 0-7089 {}} {130 0 0 0-7088 {}} {130 0 0 0-7087 {}} {130 0 0 0-7086 {}} {130 0 0 0-7085 {}} {130 0 0 0-7084 {}} {130 0 0 0-7083 {}} {130 0 0 0-7082 {}} {130 0 0 0-7081 {}} {130 0 0 0-7080 {}} {130 0 0 0-7079 {}} {130 0 0 0-7078 {}} {130 0 0 0-7077 {}} {130 0 0 0-7076 {}} {130 0 0 0-7075 {}} {130 0 0 0-7074 {}} {130 0 0 0-7073 {}} {130 0 0 0-7072 {}} {130 0 0 0-7070 {}} {130 0 0 0-7069 {}} {130 0 0 0-7068 {}} {130 0 0 0-7067 {}} {130 0 0 0-7066 {}} {130 0 0 0-7065 {}} {130 0 0 0-7064 {}} {130 0 0 0-7063 {}} {130 0 0 0-7062 {}} {130 0 0 0-7061 {}} {130 0 0 0-7060 {}} {130 0 0 0-7059 {}} {130 0 0 0-7057 {}} {130 0 0 0-7056 {}} {130 0 0 0-7055 {}} {130 0 0 0-7054 {}} {130 0 0 0-7053 {}} {130 0 0 0-7052 {}} {130 0 0 0-7051 {}} {130 0 0 0-7050 {}} {130 0 0 0-7049 {}} {130 0 0 0-7048 {}} {130 0 0 0-7047 {}} {130 0 0 0-7046 {}} {130 0 0 0-7045 {}} {130 0 0 0-7044 {}} {130 0 0 0-7043 {}} {130 0 0 0-7042 {}} {130 0 0 0-7041 {}} {130 0 0 0-7040 {}} {130 0 0 0-7039 {}} {130 0 0 0-7038 {}} {130 0 0 0-7037 {}} {130 0 0 0-7036 {}} {130 0 0 0-7034 {}} {130 0 0 0-7033 {}} {130 0 0 0-7032 {}} {130 0 0 0-7031 {}} {130 0 0 0-7030 {}} {130 0 0 0-7029 {}} {130 0 0 0-7028 {}} {130 0 0 0-7027 {}} {130 0 0 0-7026 {}} {130 0 0 0-7025 {}} {130 0 0 0-7024 {}} {130 0 0 0-7023 {}} {130 0 0 0-7022 {}} {130 0 0 0-7021 {}} {130 0 0 0-7020 {}} {130 0 0 0-7019 {}} {130 0 0 0-7018 {}} {130 0 0 0-7017 {}} {130 0 0 0-7016 {}} {130 0 0 0-7015 {}} {130 0 0 0-7014 {}} {130 0 0 0-7013 {}} {130 0 0 0-7012 {}} {130 0 0 0-7011 {}} {130 0 0 0-7010 {}} {130 0 0 0-7009 {}} {130 0 0 0-7008 {}} {130 0 0 0-7007 {}} {130 0 0 0-7006 {}} {130 0 0 0-7005 {}} {130 0 0 0-7004 {}} {130 0 0 0-7003 {}} {130 0 0 0-7002 {}} {130 0 0 0-7001 {}} {130 0 0 0-7000 {}} {130 0 0 0-6999 {}} {130 0 0 0-6998 {}} {130 0 0 0-6997 {}} {130 0 0 0-6996 {}} {130 0 0 0-6994 {}} {130 0 0 0-6993 {}}} SUCCS {{128 0 0 0-7328 {}}} CYCLES {}}
set a(0-7327) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i:slc(COMP_LOOP-8:f2:acc#3)(11-3).psp)(7-0)#1 TYPE READSLICE PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-424 LOC {1 0.0942423105776444 237 0.0 237 0.0 468 1.0} PREDS {{258 0 0 0-7324 {}}} SUCCS {{259 0 0 0-7328 {}}} CYCLES {}}
set a(0-7328) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6912 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-425 LOC {62 0.0 468 0.0 468 0.0 468 0.0 468 1.0} PREDS {{772 0 0 0-7328 {}} {259 0 0 0-7327 {}} {128 0 0 0-7326 {}} {256 0 0 0-7323 {}} {256 0 0 0-7320 {}} {256 0 0 0-7314 {}} {256 0 0 0-7306 {}} {256 0 0 0-7261 {}} {256 0 0 0-7256 {}} {256 0 0 0-7250 {}} {256 0 0 0-7242 {}} {256 0 0 0-7221 {}} {256 0 0 0-7216 {}} {256 0 0 0-7213 {}} {256 0 0 0-7210 {}} {256 0 0 0-7207 {}} {256 0 0 0-7201 {}} {256 0 0 0-7193 {}} {256 0 0 0-7170 {}} {256 0 0 0-7165 {}} {256 0 0 0-7159 {}} {256 0 0 0-7151 {}} {256 0 0 0-7143 {}} {256 0 0 0-7138 {}} {256 0 0 0-7135 {}} {256 0 0 0-7132 {}} {256 0 0 0-7129 {}} {256 0 0 0-7123 {}} {256 0 0 0-7115 {}} {256 0 0 0-7094 {}} {256 0 0 0-7089 {}} {256 0 0 0-7083 {}} {256 0 0 0-7075 {}} {256 0 0 0-7067 {}} {256 0 0 0-7062 {}} {256 0 0 0-7059 {}} {256 0 0 0-7056 {}} {256 0 0 0-7053 {}} {256 0 0 0-7047 {}} {256 0 0 0-7039 {}} {256 0 0 0-7031 {}} {256 0 0 0-7026 {}} {256 0 0 0-7020 {}} {256 0 0 0-7012 {}} {256 0 0 0-7007 {}} {256 0 0 0-7004 {}} {256 0 0 0-6999 {}} {256 0 0 0-6996 {}} {256 0 0 0-6993 {}}} SUCCS {{774 0 0 0-6993 {}} {774 0 0 0-6996 {}} {774 0 0 0-6999 {}} {774 0 0 0-7004 {}} {774 0 0 0-7007 {}} {774 0 0 0-7012 {}} {774 0 0 0-7020 {}} {774 0 0 0-7026 {}} {774 0 0 0-7031 {}} {774 0 0 0-7039 {}} {774 0 0 0-7047 {}} {774 0 0 0-7053 {}} {774 0 0 0-7056 {}} {774 0 0 0-7059 {}} {774 0 0 0-7062 {}} {774 0 0 0-7067 {}} {774 0 0 0-7075 {}} {774 0 0 0-7083 {}} {774 0 0 0-7089 {}} {774 0 0 0-7094 {}} {774 0 0 0-7115 {}} {774 0 0 0-7123 {}} {774 0 0 0-7129 {}} {774 0 0 0-7132 {}} {774 0 0 0-7135 {}} {774 0 0 0-7138 {}} {774 0 0 0-7143 {}} {774 0 0 0-7151 {}} {774 0 0 0-7159 {}} {774 0 0 0-7165 {}} {774 0 0 0-7170 {}} {774 0 0 0-7193 {}} {774 0 0 0-7201 {}} {774 0 0 0-7207 {}} {774 0 0 0-7210 {}} {774 0 0 0-7213 {}} {774 0 0 0-7216 {}} {774 0 0 0-7221 {}} {774 0 0 0-7242 {}} {774 0 0 0-7250 {}} {774 0 0 0-7256 {}} {774 0 0 0-7261 {}} {774 0 0 0-7306 {}} {774 0 0 0-7314 {}} {774 0 0 0-7320 {}} {774 0 0 0-7323 {}} {772 0 0 0-7328 {}}} CYCLES {}}
set a(0-6912) {CHI {0-6978 0-6979 0-6980 0-6981 0-6982 0-6983 0-6984 0-6985 0-6986 0-6987 0-6988 0-6989 0-6990 0-6991 0-6992 0-6993 0-6994 0-6995 0-6996 0-6997 0-6998 0-6999 0-7000 0-7001 0-7002 0-7003 0-7004 0-7005 0-7006 0-7007 0-7008 0-7009 0-7010 0-7011 0-7012 0-7013 0-7014 0-7015 0-7016 0-7017 0-7018 0-7019 0-7020 0-7021 0-7022 0-7023 0-7024 0-7025 0-7026 0-7027 0-7028 0-7029 0-7030 0-7031 0-7032 0-7033 0-7034 0-7035 0-7036 0-7037 0-7038 0-7039 0-7040 0-7041 0-7042 0-7043 0-7044 0-7045 0-7046 0-7047 0-7048 0-7049 0-7050 0-7051 0-7052 0-7053 0-7054 0-7055 0-7056 0-7057 0-7058 0-7059 0-7060 0-7061 0-7062 0-7063 0-7064 0-7065 0-7066 0-7067 0-7068 0-7069 0-7070 0-7071 0-7072 0-7073 0-7074 0-7075 0-7076 0-7077 0-7078 0-7079 0-7080 0-7081 0-7082 0-7083 0-7084 0-7085 0-7086 0-7087 0-7088 0-7089 0-7090 0-7091 0-7092 0-7093 0-7094 0-7095 0-7096 0-7097 0-7098 0-7099 0-7100 0-7101 0-7102 0-7103 0-7104 0-7105 0-7106 0-7107 0-7108 0-7109 0-7110 0-7111 0-7112 0-7113 0-7114 0-7115 0-7116 0-7117 0-7118 0-7119 0-7120 0-7121 0-7122 0-7123 0-7124 0-7125 0-7126 0-7127 0-7128 0-7129 0-7130 0-7131 0-7132 0-7133 0-7134 0-7135 0-7136 0-7137 0-7138 0-7139 0-7140 0-7141 0-7142 0-7143 0-7144 0-7145 0-7146 0-7147 0-7148 0-7149 0-7150 0-7151 0-7152 0-7153 0-7154 0-7155 0-7156 0-7157 0-7158 0-7159 0-7160 0-7161 0-7162 0-7163 0-7164 0-7165 0-7166 0-7167 0-7168 0-7169 0-7170 0-7171 0-7172 0-7173 0-7174 0-7175 0-7176 0-7177 0-7178 0-7179 0-7180 0-7181 0-7182 0-7183 0-7184 0-7185 0-7186 0-7187 0-7188 0-7189 0-7190 0-7191 0-7192 0-7193 0-7194 0-7195 0-7196 0-7197 0-7198 0-7199 0-7200 0-7201 0-7202 0-7203 0-7204 0-7205 0-7206 0-7207 0-7208 0-7209 0-7210 0-7211 0-7212 0-7213 0-7214 0-7215 0-7216 0-7217 0-7218 0-7219 0-7220 0-7221 0-7222 0-7223 0-7224 0-7225 0-7226 0-7227 0-7228 0-7229 0-7230 0-7231 0-7232 0-7233 0-7234 0-7235 0-7236 0-7237 0-7238 0-7239 0-7240 0-7241 0-7242 0-7243 0-7244 0-7245 0-7246 0-7247 0-7248 0-7249 0-7250 0-7251 0-7252 0-7253 0-7254 0-7255 0-7256 0-7257 0-7258 0-7259 0-7260 0-7261 0-7262 0-7263 0-7264 0-7265 0-7266 0-7267 0-7268 0-7269 0-7270 0-7271 0-7272 0-7273 0-7274 0-7275 0-7276 0-7277 0-7278 0-7279 0-7280 0-7281 0-7282 0-7283 0-7284 0-7285 0-7286 0-7287 0-7288 0-7289 0-7290 0-7291 0-7292 0-7293 0-7294 0-7295 0-7296 0-7297 0-7298 0-7299 0-7300 0-7301 0-7302 0-7303 0-7304 0-7305 0-7306 0-7307 0-7308 0-7309 0-7310 0-7311 0-7312 0-7313 0-7314 0-7315 0-7316 0-7317 0-7318 0-7319 0-7320 0-7321 0-7322 0-7323 0-7324 0-7325 0-7326 0-7327 0-7328} ITERATIONS 256 RESET_LATENCY 0 CSTEPS 468 UNROLL 8 PERIOD {13.33 ns} FULL_PERIOD {13.33 ns} THROUGHPUT_PERIOD 1198080 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 119808 TOTAL_CYCLES_IN 1198080 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 1198080 NAME COMP_LOOP TYPE LOOP DELAY {15970419.73 ns} PAR 0-6911 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-426 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-6977 {}} {258 0 0 0-6976 {}} {130 0 0 0-6975 {}} {130 0 0 0-6974 {}} {774 0 0 0-6913 {}}} SUCCS {{772 0 0 0-6977 {}} {131 0 0 0-7329 {}} {130 0 0 0-6913 {}}} CYCLES {}}
set a(0-7329) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn(COPY_LOOP#1:i(12:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6911 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-427 LOC {1 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-6912 {}} {772 0 0 0-6913 {}}} SUCCS {{259 0 0 0-6913 {}}} CYCLES {}}
set a(0-7330) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-428 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{774 0 0 0-7385 {}}} SUCCS {{259 0 0 0-7331 {}} {130 0 0 0-7384 {}} {256 0 0 0-7385 {}}} CYCLES {}}
set a(0-7331) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0) TYPE READSLICE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-429 LOC {0 1.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{259 0 0 0-7330 {}}} SUCCS {{259 0 0 0-7332 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7332) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP#1:i:read_mem(result:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-430 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 2 0.22505617029257308} PREDS {{259 0 0 0-7331 {}}} SUCCS {{258 0 0 0-7339 {}} {258 0 0 0-7343 {}} {258 0 0 0-7347 {}} {258 0 0 0-7351 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7333) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-431 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{774 0 0 0-7385 {}}} SUCCS {{259 0 0 0-7334 {}} {130 0 0 0-7384 {}} {256 0 0 0-7385 {}}} CYCLES {}}
set a(0-7334) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#4 TYPE READSLICE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-432 LOC {0 1.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{259 0 0 0-7333 {}}} SUCCS {{259 0 0 0-7335 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7335) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(25,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP#1:i:read_mem(result:rsc(0)(2).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-433 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 2 0.22505617029257308} PREDS {{259 0 0 0-7334 {}}} SUCCS {{258 0 0 0-7339 {}} {258 0 0 0-7343 {}} {258 0 0 0-7347 {}} {258 0 0 0-7351 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7336) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-434 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{774 0 0 0-7385 {}}} SUCCS {{259 0 0 0-7337 {}} {130 0 0 0-7384 {}} {256 0 0 0-7385 {}}} CYCLES {}}
set a(0-7337) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#15 TYPE READSLICE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-435 LOC {0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{259 0 0 0-7336 {}}} SUCCS {{259 0 0 0-7338 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7338) {AREA_SCORE {} NAME COPY_LOOP#1:i:switch#1 TYPE SELECT PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-436 LOC {0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{259 0 0 0-7337 {}}} SUCCS {{146 0 0 0-7339 {}} {146 0 0 0-7340 {}} {146 0 0 0-7341 {}} {130 0 0 0-7342 {}} {146 0 0 0-7343 {}} {146 0 0 0-7344 {}} {146 0 0 0-7345 {}} {130 0 0 0-7346 {}} {146 0 0 0-7347 {}} {146 0 0 0-7348 {}} {146 0 0 0-7349 {}} {130 0 0 0-7350 {}} {146 0 0 0-7351 {}} {146 0 0 0-7352 {}} {146 0 0 0-7353 {}} {130 0 0 0-7354 {}}} CYCLES {}}
set a(0-7339) {AREA_SCORE {} NAME COPY_LOOP#1:i:conc#135 TYPE CONCATENATE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-437 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-7338 {}} {258 0 0 0-7335 {}} {258 0 0 0-7332 {}}} SUCCS {{258 0 0.750 0-7342 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7340) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-438 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-7338 {}} {774 0 0 0-7385 {}}} SUCCS {{259 0 0 0-7341 {}} {130 0 0 0-7384 {}} {256 0 0 0-7385 {}}} CYCLES {}}
set a(0-7341) {AREA_SCORE {} NAME COPY_LOOP#1:i:COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-2)#20 TYPE READSLICE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-439 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-7340 {}} {146 0 0 0-7338 {}}} SUCCS {{259 0 0.750 0-7342 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7342) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:i:write_mem(xt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-440 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-7342 {}} {259 0 0.750 0-7341 {}} {258 0 0.750 0-7339 {}} {130 0 0 0-7338 {}}} SUCCS {{774 0 0 0-7342 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7343) {AREA_SCORE {} NAME COPY_LOOP#1:i:conc#137 TYPE CONCATENATE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-441 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-7338 {}} {258 0 0 0-7335 {}} {258 0 0 0-7332 {}}} SUCCS {{258 0 0.750 0-7346 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7344) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-442 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-7338 {}} {774 0 0 0-7385 {}}} SUCCS {{259 0 0 0-7345 {}} {130 0 0 0-7384 {}} {256 0 0 0-7385 {}}} CYCLES {}}
set a(0-7345) {AREA_SCORE {} NAME COPY_LOOP#1:i:COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-2)#24 TYPE READSLICE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-443 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-7344 {}} {146 0 0 0-7338 {}}} SUCCS {{259 0 0.750 0-7346 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7346) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:i:write_mem(xt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-444 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-7346 {}} {259 0 0.750 0-7345 {}} {258 0 0.750 0-7343 {}} {130 0 0 0-7338 {}}} SUCCS {{774 0 0 0-7346 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7347) {AREA_SCORE {} NAME COPY_LOOP#1:i:conc#139 TYPE CONCATENATE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-445 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-7338 {}} {258 0 0 0-7335 {}} {258 0 0 0-7332 {}}} SUCCS {{258 0 0.750 0-7350 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7348) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-446 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-7338 {}} {774 0 0 0-7385 {}}} SUCCS {{259 0 0 0-7349 {}} {130 0 0 0-7384 {}} {256 0 0 0-7385 {}}} CYCLES {}}
set a(0-7349) {AREA_SCORE {} NAME COPY_LOOP#1:i:COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-2)#28 TYPE READSLICE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-447 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-7348 {}} {146 0 0 0-7338 {}}} SUCCS {{259 0 0.750 0-7350 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7350) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:i:write_mem(xt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-448 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-7350 {}} {259 0 0.750 0-7349 {}} {258 0 0.750 0-7347 {}} {130 0 0 0-7338 {}}} SUCCS {{774 0 0 0-7350 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7351) {AREA_SCORE {} NAME COPY_LOOP#1:i:conc#141 TYPE CONCATENATE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-449 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-7338 {}} {258 0 0 0-7335 {}} {258 0 0 0-7332 {}}} SUCCS {{258 0 0.750 0-7354 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7352) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-450 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-7338 {}} {774 0 0 0-7385 {}}} SUCCS {{259 0 0 0-7353 {}} {130 0 0 0-7384 {}} {256 0 0 0-7385 {}}} CYCLES {}}
set a(0-7353) {AREA_SCORE {} NAME COPY_LOOP#1:i:COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-2)#32 TYPE READSLICE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-451 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-7352 {}} {146 0 0 0-7338 {}}} SUCCS {{259 0 0.750 0-7354 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7354) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:i:write_mem(xt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-452 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-7354 {}} {259 0 0.750 0-7353 {}} {258 0 0.750 0-7351 {}} {130 0 0 0-7338 {}}} SUCCS {{774 0 0 0-7354 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7355) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-453 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{774 0 0 0-7385 {}}} SUCCS {{259 0 0 0-7356 {}} {130 0 0 0-7384 {}} {256 0 0 0-7385 {}}} CYCLES {}}
set a(0-7356) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#7 TYPE READSLICE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-454 LOC {0 1.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{259 0 0 0-7355 {}}} SUCCS {{259 0 0 0-7357 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7357) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(27,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP#1:i:read_mem(result:rsc(0)(4).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-455 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 2 0.22505617029257308} PREDS {{259 0 0 0-7356 {}}} SUCCS {{258 0 0 0-7364 {}} {258 0 0 0-7368 {}} {258 0 0 0-7372 {}} {258 0 0 0-7376 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7358) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-456 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{774 0 0 0-7385 {}}} SUCCS {{259 0 0 0-7359 {}} {130 0 0 0-7384 {}} {256 0 0 0-7385 {}}} CYCLES {}}
set a(0-7359) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#10 TYPE READSLICE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-457 LOC {0 1.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{259 0 0 0-7358 {}}} SUCCS {{259 0 0 0-7360 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7360) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(29,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP#1:i:read_mem(result:rsc(0)(6).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-458 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 2 0.22505617029257308} PREDS {{259 0 0 0-7359 {}}} SUCCS {{258 0 0 0-7364 {}} {258 0 0 0-7368 {}} {258 0 0 0-7372 {}} {258 0 0 0-7376 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7361) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-459 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{774 0 0 0-7385 {}}} SUCCS {{259 0 0 0-7362 {}} {130 0 0 0-7384 {}} {256 0 0 0-7385 {}}} CYCLES {}}
set a(0-7362) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#19 TYPE READSLICE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-460 LOC {0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{259 0 0 0-7361 {}}} SUCCS {{259 0 0 0-7363 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7363) {AREA_SCORE {} NAME COPY_LOOP#1:i:switch#3 TYPE SELECT PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-461 LOC {0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{259 0 0 0-7362 {}}} SUCCS {{146 0 0 0-7364 {}} {146 0 0 0-7365 {}} {146 0 0 0-7366 {}} {130 0 0 0-7367 {}} {146 0 0 0-7368 {}} {146 0 0 0-7369 {}} {146 0 0 0-7370 {}} {130 0 0 0-7371 {}} {146 0 0 0-7372 {}} {146 0 0 0-7373 {}} {146 0 0 0-7374 {}} {130 0 0 0-7375 {}} {146 0 0 0-7376 {}} {146 0 0 0-7377 {}} {146 0 0 0-7378 {}} {130 0 0 0-7379 {}}} CYCLES {}}
set a(0-7364) {AREA_SCORE {} NAME COPY_LOOP#1:i:conc#152 TYPE CONCATENATE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-462 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-7363 {}} {258 0 0 0-7360 {}} {258 0 0 0-7357 {}}} SUCCS {{258 0 0.750 0-7367 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7365) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-463 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-7363 {}} {774 0 0 0-7385 {}}} SUCCS {{259 0 0 0-7366 {}} {130 0 0 0-7384 {}} {256 0 0 0-7385 {}}} CYCLES {}}
set a(0-7366) {AREA_SCORE {} NAME COPY_LOOP#1:i:COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-2)#52 TYPE READSLICE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-464 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-7365 {}} {146 0 0 0-7363 {}}} SUCCS {{259 0 0.750 0-7367 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7367) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:i:write_mem(xt:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-465 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-7367 {}} {259 0 0.750 0-7366 {}} {258 0 0.750 0-7364 {}} {130 0 0 0-7363 {}}} SUCCS {{774 0 0 0-7367 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7368) {AREA_SCORE {} NAME COPY_LOOP#1:i:conc#154 TYPE CONCATENATE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-466 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-7363 {}} {258 0 0 0-7360 {}} {258 0 0 0-7357 {}}} SUCCS {{258 0 0.750 0-7371 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7369) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-467 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-7363 {}} {774 0 0 0-7385 {}}} SUCCS {{259 0 0 0-7370 {}} {130 0 0 0-7384 {}} {256 0 0 0-7385 {}}} CYCLES {}}
set a(0-7370) {AREA_SCORE {} NAME COPY_LOOP#1:i:COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-2)#56 TYPE READSLICE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-468 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-7369 {}} {146 0 0 0-7363 {}}} SUCCS {{259 0 0.750 0-7371 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7371) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:i:write_mem(xt:rsc(0)(3).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-469 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-7371 {}} {259 0 0.750 0-7370 {}} {258 0 0.750 0-7368 {}} {130 0 0 0-7363 {}}} SUCCS {{774 0 0 0-7371 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7372) {AREA_SCORE {} NAME COPY_LOOP#1:i:conc#156 TYPE CONCATENATE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-470 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-7363 {}} {258 0 0 0-7360 {}} {258 0 0 0-7357 {}}} SUCCS {{258 0 0.750 0-7375 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7373) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-471 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-7363 {}} {774 0 0 0-7385 {}}} SUCCS {{259 0 0 0-7374 {}} {130 0 0 0-7384 {}} {256 0 0 0-7385 {}}} CYCLES {}}
set a(0-7374) {AREA_SCORE {} NAME COPY_LOOP#1:i:COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-2)#60 TYPE READSLICE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-472 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-7373 {}} {146 0 0 0-7363 {}}} SUCCS {{259 0 0.750 0-7375 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7375) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:i:write_mem(xt:rsc(0)(5).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-473 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-7375 {}} {259 0 0.750 0-7374 {}} {258 0 0.750 0-7372 {}} {130 0 0 0-7363 {}}} SUCCS {{774 0 0 0-7375 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7376) {AREA_SCORE {} NAME COPY_LOOP#1:i:conc#158 TYPE CONCATENATE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-474 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-7363 {}} {258 0 0 0-7360 {}} {258 0 0 0-7357 {}}} SUCCS {{258 0 0.750 0-7379 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7377) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-475 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-7363 {}} {774 0 0 0-7385 {}}} SUCCS {{259 0 0 0-7378 {}} {130 0 0 0-7384 {}} {256 0 0 0-7385 {}}} CYCLES {}}
set a(0-7378) {AREA_SCORE {} NAME COPY_LOOP#1:i:COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-2)#3 TYPE READSLICE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-476 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-7377 {}} {146 0 0 0-7363 {}}} SUCCS {{259 0 0.750 0-7379 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7379) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:i:write_mem(xt:rsc(0)(7).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-477 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-7379 {}} {259 0 0.750 0-7378 {}} {258 0 0.750 0-7376 {}} {130 0 0 0-7363 {}}} SUCCS {{774 0 0 0-7379 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7380) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-478 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.9043510877719431} PREDS {{774 0 0 0-7385 {}}} SUCCS {{259 0 0 0-7381 {}} {130 0 0 0-7384 {}} {256 0 0 0-7385 {}}} CYCLES {}}
set a(0-7381) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#2 TYPE READSLICE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-479 LOC {0 1.0 1 0.0 1 0.0 3 0.9043510877719431} PREDS {{259 0 0 0-7380 {}}} SUCCS {{259 0 0 0-7382 {}} {130 0 0 0-7384 {}}} CYCLES {}}
set a(0-7382) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,2,1,10) QUANTITY 1 NAME COPY_LOOP#1:i:acc#3 TYPE ACCU DELAY {1.02 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-480 LOC {1 0.0 1 0.9043510877719431 1 0.9043510877719431 1 0.9999999062265568 3 0.9999999062265568} PREDS {{259 0 0 0-7381 {}}} SUCCS {{259 0 0 0-7383 {}} {130 0 0 0-7384 {}} {258 0 0 0-7385 {}}} CYCLES {}}
set a(0-7383) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(9) TYPE READSLICE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-481 LOC {1 0.09564891222805702 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-7382 {}}} SUCCS {{259 0 0 0-7384 {}}} CYCLES {}}
set a(0-7384) {AREA_SCORE {} NAME COPY_LOOP#1-8:i:break(COPY_LOOP#1) TYPE TERMINATE PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-482 LOC {3 0.009377344336084021 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-7383 {}} {130 0 0 0-7382 {}} {130 0 0 0-7381 {}} {130 0 0 0-7380 {}} {130 0 0 0-7379 {}} {130 0 0 0-7378 {}} {130 0 0 0-7377 {}} {130 0 0 0-7376 {}} {130 0 0 0-7375 {}} {130 0 0 0-7374 {}} {130 0 0 0-7373 {}} {130 0 0 0-7372 {}} {130 0 0 0-7371 {}} {130 0 0 0-7370 {}} {130 0 0 0-7369 {}} {130 0 0 0-7368 {}} {130 0 0 0-7367 {}} {130 0 0 0-7366 {}} {130 0 0 0-7365 {}} {130 0 0 0-7364 {}} {130 0 0 0-7362 {}} {130 0 0 0-7361 {}} {130 0 0 0-7360 {}} {130 0 0 0-7359 {}} {130 0 0 0-7358 {}} {130 0 0 0-7357 {}} {130 0 0 0-7356 {}} {130 0 0 0-7355 {}} {130 0 0 0-7354 {}} {130 0 0 0-7353 {}} {130 0 0 0-7352 {}} {130 0 0 0-7351 {}} {130 0 0 0-7350 {}} {130 0 0 0-7349 {}} {130 0 0 0-7348 {}} {130 0 0 0-7347 {}} {130 0 0 0-7346 {}} {130 0 0 0-7345 {}} {130 0 0 0-7344 {}} {130 0 0 0-7343 {}} {130 0 0 0-7342 {}} {130 0 0 0-7341 {}} {130 0 0 0-7340 {}} {130 0 0 0-7339 {}} {130 0 0 0-7337 {}} {130 0 0 0-7336 {}} {130 0 0 0-7335 {}} {130 0 0 0-7334 {}} {130 0 0 0-7333 {}} {130 0 0 0-7332 {}} {130 0 0 0-7331 {}} {130 0 0 0-7330 {}}} SUCCS {{129 0 0 0-7385 {}}} CYCLES {}}
set a(0-7385) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn(COPY_LOOP#1:i(12:3).sva)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6913 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-483 LOC {3 0.0 3 0.0 3 0.0 3 0.0 3 1.0} PREDS {{772 0 0 0-7385 {}} {129 0 0 0-7384 {}} {258 0 0 0-7382 {}} {256 0 0 0-7380 {}} {256 0 0 0-7377 {}} {256 0 0 0-7373 {}} {256 0 0 0-7369 {}} {256 0 0 0-7365 {}} {256 0 0 0-7361 {}} {256 0 0 0-7358 {}} {256 0 0 0-7355 {}} {256 0 0 0-7352 {}} {256 0 0 0-7348 {}} {256 0 0 0-7344 {}} {256 0 0 0-7340 {}} {256 0 0 0-7336 {}} {256 0 0 0-7333 {}} {256 0 0 0-7330 {}}} SUCCS {{774 0 0 0-7330 {}} {774 0 0 0-7333 {}} {774 0 0 0-7336 {}} {774 0 0 0-7340 {}} {774 0 0 0-7344 {}} {774 0 0 0-7348 {}} {774 0 0 0-7352 {}} {774 0 0 0-7355 {}} {774 0 0 0-7358 {}} {774 0 0 0-7361 {}} {774 0 0 0-7365 {}} {774 0 0 0-7369 {}} {774 0 0 0-7373 {}} {774 0 0 0-7377 {}} {774 0 0 0-7380 {}} {772 0 0 0-7385 {}}} CYCLES {}}
set a(0-6913) {CHI {0-7330 0-7331 0-7332 0-7333 0-7334 0-7335 0-7336 0-7337 0-7338 0-7339 0-7340 0-7341 0-7342 0-7343 0-7344 0-7345 0-7346 0-7347 0-7348 0-7349 0-7350 0-7351 0-7352 0-7353 0-7354 0-7355 0-7356 0-7357 0-7358 0-7359 0-7360 0-7361 0-7362 0-7363 0-7364 0-7365 0-7366 0-7367 0-7368 0-7369 0-7370 0-7371 0-7372 0-7373 0-7374 0-7375 0-7376 0-7377 0-7378 0-7379 0-7380 0-7381 0-7382 0-7383 0-7384 0-7385} ITERATIONS 512 RESET_LATENCY 0 CSTEPS 3 UNROLL 8 PERIOD {13.33 ns} FULL_PERIOD {13.33 ns} THROUGHPUT_PERIOD 15360 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1536 TOTAL_CYCLES_IN 15360 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 15360 NAME COPY_LOOP#1 TYPE LOOP DELAY {204762.13 ns} PAR 0-6911 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-484 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-7329 {}} {130 0 0 0-6912 {}}} SUCCS {{774 0 0 0-6912 {}} {772 0 0 0-7329 {}} {131 0 0 0-7386 {}} {130 0 0 0-7387 {}} {130 0 0 0-7388 {}}} CYCLES {}}
set a(0-7386) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,5) QUANTITY 1 NAME STAGE_LOOP:c:acc TYPE ACCU DELAY {0.95 ns} PAR 0-6911 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-485 LOC {2 0.0 2 0.9113840960240059 2 0.9113840960240059 2 0.9999999062265565 2 0.9999999062265565} PREDS {{131 0 0 0-6913 {}} {258 0 0 0-6975 {}}} SUCCS {{259 0 0 0-7387 {}} {130 0 0 0-7388 {}}} CYCLES {}}
set a(0-7387) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:c:acc)(4) TYPE READSLICE PAR 0-6911 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-486 LOC {2 0.08861590397599399 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7386 {}} {130 0 0 0-6913 {}}} SUCCS {{259 0 0 0-7388 {}}} CYCLES {}}
set a(0-7388) {AREA_SCORE {} NAME STAGE_LOOP:c:break(STAGE_LOOP) TYPE TERMINATE PAR 0-6911 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-487 LOC {2 0.08861590397599399 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7387 {}} {130 0 0 0-7386 {}} {130 0 0 0-6913 {}}} SUCCS {{129 0 0 0-7389 {}}} CYCLES {}}
set a(0-7389) {AREA_SCORE {} NAME asn(STAGE_LOOP:c(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6911 LOC {2 0.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{772 0 0 0-7389 {}} {129 0 0 0-7388 {}} {258 0 0 0-6975 {}} {256 0 0 0-6974 {}}} SUCCS {{774 0 0 0-6974 {}} {772 0 0 0-7389 {}}} CYCLES {}}
set a(0-6911) {CHI {0-6974 0-6975 0-6976 0-6977 0-6912 0-7329 0-6913 0-7386 0-7387 0-7388 0-7389} ITERATIONS 10 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {13.33 ns} FULL_PERIOD {13.33 ns} THROUGHPUT_PERIOD 1213460 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 1213440 TOTAL_CYCLES 1213460 NAME STAGE_LOOP TYPE LOOP DELAY {16175435.13 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-488 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-6911 {}} {259 0 0 0-6973 {}} {258 0 0 0-6910 {}} {258 0 0 0-6914 {}}} SUCCS {{772 0 0 0-6973 {}} {774 0 0 0-6911 {}} {131 0 0 0-7390 {}} {130 0 0 0-7391 {}} {130 0 0 0-7392 {}} {130 0 0 0-7393 {}} {130 0 0 0-7394 {}} {130 0 0 0-7395 {}} {130 0 0 0-7396 {}} {130 0 0 0-7397 {}} {130 0 0 0-7398 {}} {130 0 0 0-7399 {}} {130 0 0 0-7400 {}} {130 0 0 0-7401 {}} {130 0 0 0-7402 {}} {130 0 0 0-7403 {}} {130 0 0 0-7404 {}} {130 0 0 0-7405 {}} {130 0 0 0-7406 {}} {130 0 0 0-7407 {}} {130 0 0 0-7408 {}} {130 0 0 0-7409 {}} {130 0 0 0-7410 {}} {130 0 0 0-7411 {}} {130 0 0 0-7412 {}} {130 0 0 0-7413 {}} {130 0 0 0-7414 {}} {130 0 0 0-7415 {}} {130 0 0 0-7416 {}} {130 0 0 0-7417 {}} {130 0 0 0-7418 {}} {130 0 0 0-7419 {}} {130 0 0 0-7420 {}} {130 0 0 0-7421 {}} {130 0 0 0-7422 {}} {130 0 0 0-7423 {}} {130 0 0 0-7424 {}} {130 0 0 0-7425 {}} {130 0 0 0-7426 {}} {130 0 0 0-7427 {}} {130 0 0 0-7428 {}} {130 0 0 0-7429 {}} {130 0 0 0-7430 {}} {130 0 0 0-7431 {}} {130 0 0 0-7432 {}} {130 0 0 0-7433 {}} {130 0 0 0-7434 {}} {130 0 0 0-7435 {}} {130 0 0 0-7436 {}} {130 0 0 0-7437 {}} {130 0 0 0-7438 {}} {130 0 0 0-7439 {}} {130 0 0 0-7440 {}} {130 0 0 0-7441 {}} {130 0 0 0-7442 {}} {130 0 0 0-7443 {}} {130 0 0 0-7444 {}} {130 0 0 0-7445 {}} {130 0 0 0-7446 {}} {130 0 0 0-7447 {}} {130 0 0 0-7448 {}} {130 0 0 0-7449 {}} {130 0 0 0-7450 {}} {130 0 0 0-7451 {}} {130 0 0 0-7452 {}} {130 0 0 0-7453 {}} {130 0 0 0-7454 {}} {130 0 0 0-7455 {}}} CYCLES {}}
set a(0-7390) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-489 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-6911 {}} {128 0 0 0-7391 {}}} SUCCS {{259 0 0 0-7391 {}}} CYCLES {}}
set a(0-7391) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(twiddle:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-490 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7391 {}} {259 0 0 0-7390 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7390 {}} {772 0 0 0-7391 {}} {259 0 0 0-7392 {}}} CYCLES {}}
set a(0-7392) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-491 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7391 {}} {130 0 0 0-6911 {}}} SUCCS {} CYCLES {}}
set a(0-7393) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-492 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7394 {}}} SUCCS {{259 0 0 0-7394 {}}} CYCLES {}}
set a(0-7394) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(twiddle:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-493 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7394 {}} {259 0 0 0-7393 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7393 {}} {772 0 0 0-7394 {}} {259 0 0 0-7395 {}}} CYCLES {}}
set a(0-7395) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-494 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7394 {}} {130 0 0 0-6911 {}}} SUCCS {} CYCLES {}}
set a(0-7396) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-495 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7397 {}}} SUCCS {{259 0 0 0-7397 {}}} CYCLES {}}
set a(0-7397) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(twiddle:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-496 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7397 {}} {259 0 0 0-7396 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7396 {}} {772 0 0 0-7397 {}} {259 0 0 0-7398 {}}} CYCLES {}}
set a(0-7398) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-497 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7397 {}} {130 0 0 0-6911 {}}} SUCCS {} CYCLES {}}
set a(0-7399) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-498 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7400 {}}} SUCCS {{259 0 0 0-7400 {}}} CYCLES {}}
set a(0-7400) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(twiddle:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-499 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7400 {}} {259 0 0 0-7399 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7399 {}} {772 0 0 0-7400 {}} {259 0 0 0-7401 {}}} CYCLES {}}
set a(0-7401) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-500 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7400 {}} {130 0 0 0-6911 {}}} SUCCS {} CYCLES {}}
set a(0-7402) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-501 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7403 {}}} SUCCS {{259 0 0 0-7403 {}}} CYCLES {}}
set a(0-7403) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(twiddle:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-502 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7403 {}} {259 0 0 0-7402 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7402 {}} {772 0 0 0-7403 {}} {259 0 0 0-7404 {}}} CYCLES {}}
set a(0-7404) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-503 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7403 {}} {130 0 0 0-6911 {}}} SUCCS {} CYCLES {}}
set a(0-7405) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-504 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7406 {}}} SUCCS {{259 0 0 0-7406 {}}} CYCLES {}}
set a(0-7406) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(twiddle:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-505 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7406 {}} {259 0 0 0-7405 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7405 {}} {772 0 0 0-7406 {}} {259 0 0 0-7407 {}}} CYCLES {}}
set a(0-7407) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-506 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7406 {}} {130 0 0 0-6911 {}}} SUCCS {} CYCLES {}}
set a(0-7408) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-507 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7409 {}}} SUCCS {{259 0 0 0-7409 {}}} CYCLES {}}
set a(0-7409) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(twiddle:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-508 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7409 {}} {259 0 0 0-7408 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7408 {}} {772 0 0 0-7409 {}} {259 0 0 0-7410 {}}} CYCLES {}}
set a(0-7410) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-509 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7409 {}} {130 0 0 0-6911 {}}} SUCCS {} CYCLES {}}
set a(0-7411) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-510 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7412 {}}} SUCCS {{259 0 0 0-7412 {}}} CYCLES {}}
set a(0-7412) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(twiddle:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-511 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7412 {}} {259 0 0 0-7411 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7411 {}} {772 0 0 0-7412 {}} {259 0 0 0-7413 {}}} CYCLES {}}
set a(0-7413) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-512 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7412 {}} {130 0 0 0-6911 {}}} SUCCS {} CYCLES {}}
set a(0-7414) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-513 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7415 {}}} SUCCS {{259 0 0 0-7415 {}}} CYCLES {}}
set a(0-7415) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(result:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-514 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7415 {}} {259 0 0 0-7414 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7414 {}} {772 0 0 0-7415 {}} {259 0 0 0-7416 {}}} CYCLES {}}
set a(0-7416) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-515 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7415 {}} {130 0 0 0-6911 {}}} SUCCS {} CYCLES {}}
set a(0-7417) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-516 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7418 {}}} SUCCS {{259 0 0 0-7418 {}}} CYCLES {}}
set a(0-7418) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(result:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-517 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7418 {}} {259 0 0 0-7417 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7417 {}} {772 0 0 0-7418 {}} {259 0 0 0-7419 {}}} CYCLES {}}
set a(0-7419) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-518 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7418 {}} {130 0 0 0-6911 {}}} SUCCS {} CYCLES {}}
set a(0-7420) {AREA_SCORE {} NAME CHN#10 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-519 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7421 {}}} SUCCS {{259 0 0 0-7421 {}}} CYCLES {}}
set a(0-7421) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(result:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-520 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7421 {}} {259 0 0 0-7420 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7420 {}} {772 0 0 0-7421 {}} {259 0 0 0-7422 {}}} CYCLES {}}
set a(0-7422) {AREA_SCORE {} NAME DataInp#10 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-521 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7421 {}} {130 0 0 0-6911 {}}} SUCCS {} CYCLES {}}
set a(0-7423) {AREA_SCORE {} NAME CHN#11 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-522 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7424 {}}} SUCCS {{259 0 0 0-7424 {}}} CYCLES {}}
set a(0-7424) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(result:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-523 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7424 {}} {259 0 0 0-7423 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7423 {}} {772 0 0 0-7424 {}} {259 0 0 0-7425 {}}} CYCLES {}}
set a(0-7425) {AREA_SCORE {} NAME DataInp#11 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-524 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7424 {}} {130 0 0 0-6911 {}}} SUCCS {} CYCLES {}}
set a(0-7426) {AREA_SCORE {} NAME CHN#12 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-525 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7427 {}}} SUCCS {{259 0 0 0-7427 {}}} CYCLES {}}
set a(0-7427) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(result:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-526 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7427 {}} {259 0 0 0-7426 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7426 {}} {772 0 0 0-7427 {}} {259 0 0 0-7428 {}}} CYCLES {}}
set a(0-7428) {AREA_SCORE {} NAME DataInp#12 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-527 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7427 {}} {130 0 0 0-6911 {}}} SUCCS {} CYCLES {}}
set a(0-7429) {AREA_SCORE {} NAME CHN#13 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-528 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7430 {}}} SUCCS {{259 0 0 0-7430 {}}} CYCLES {}}
set a(0-7430) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(result:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-529 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7430 {}} {259 0 0 0-7429 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7429 {}} {772 0 0 0-7430 {}} {259 0 0 0-7431 {}}} CYCLES {}}
set a(0-7431) {AREA_SCORE {} NAME DataInp#13 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-530 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7430 {}} {130 0 0 0-6911 {}}} SUCCS {} CYCLES {}}
set a(0-7432) {AREA_SCORE {} NAME CHN#14 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-531 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7433 {}}} SUCCS {{259 0 0 0-7433 {}}} CYCLES {}}
set a(0-7433) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(result:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-532 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7433 {}} {259 0 0 0-7432 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7432 {}} {772 0 0 0-7433 {}} {259 0 0 0-7434 {}}} CYCLES {}}
set a(0-7434) {AREA_SCORE {} NAME DataInp#14 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-533 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7433 {}} {130 0 0 0-6911 {}}} SUCCS {} CYCLES {}}
set a(0-7435) {AREA_SCORE {} NAME CHN#15 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-534 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7436 {}}} SUCCS {{259 0 0 0-7436 {}}} CYCLES {}}
set a(0-7436) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(result:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-535 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7436 {}} {259 0 0 0-7435 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7435 {}} {772 0 0 0-7436 {}} {259 0 0 0-7437 {}}} CYCLES {}}
set a(0-7437) {AREA_SCORE {} NAME DataInp#15 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-536 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7436 {}} {130 0 0 0-6911 {}}} SUCCS {} CYCLES {}}
set a(0-7438) {AREA_SCORE {} NAME CHN#16 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-537 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7439 {}}} SUCCS {{259 0 0 0-7439 {}}} CYCLES {}}
set a(0-7439) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(g:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-538 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7439 {}} {259 0 0 0-7438 {}} {130 0 0 0-6911 {}} {256 0 0 0-6915 {}}} SUCCS {{774 0 0 0-6915 {}} {128 0 0 0-7438 {}} {772 0 0 0-7439 {}} {259 0 0 0-7440 {}}} CYCLES {}}
set a(0-7440) {AREA_SCORE {} NAME DataInp#16 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-539 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7439 {}} {130 0 0 0-6911 {}}} SUCCS {} CYCLES {}}
set a(0-7441) {AREA_SCORE {} NAME CHN#17 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-540 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7442 {}}} SUCCS {{259 0 0 0-7442 {}}} CYCLES {}}
set a(0-7442) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-541 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7442 {}} {259 0 0 0-7441 {}} {130 0 0 0-6911 {}} {256 0 0 0-6914 {}}} SUCCS {{774 0 0 0-6914 {}} {128 0 0 0-7441 {}} {772 0 0 0-7442 {}} {259 0 0 0-7443 {}}} CYCLES {}}
set a(0-7443) {AREA_SCORE {} NAME DataInp#17 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-542 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7442 {}} {130 0 0 0-6911 {}}} SUCCS {} CYCLES {}}
set a(0-7444) {AREA_SCORE {} NAME CHN#18 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-543 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7445 {}}} SUCCS {{259 0 0 0-7445 {}}} CYCLES {}}
set a(0-7445) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(vec:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-544 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7445 {}} {259 0 0 0-7444 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7444 {}} {772 0 0 0-7445 {}} {259 0 0 0-7446 {}}} CYCLES {}}
set a(0-7446) {AREA_SCORE {} NAME DataInp#18 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-545 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7445 {}} {130 0 0 0-6911 {}} {256 0 0 0-6910 {}}} SUCCS {} CYCLES {}}
set a(0-7447) {AREA_SCORE {} NAME CHN#19 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-546 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7448 {}}} SUCCS {{259 0 0 0-7448 {}}} CYCLES {}}
set a(0-7448) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(vec:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-547 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7448 {}} {259 0 0 0-7447 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7447 {}} {772 0 0 0-7448 {}} {259 0 0 0-7449 {}}} CYCLES {}}
set a(0-7449) {AREA_SCORE {} NAME DataInp#19 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-548 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7448 {}} {130 0 0 0-6911 {}} {256 0 0 0-6910 {}}} SUCCS {} CYCLES {}}
set a(0-7450) {AREA_SCORE {} NAME CHN#20 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-549 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7451 {}}} SUCCS {{259 0 0 0-7451 {}}} CYCLES {}}
set a(0-7451) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(vec:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-550 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7451 {}} {259 0 0 0-7450 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7450 {}} {772 0 0 0-7451 {}} {259 0 0 0-7452 {}}} CYCLES {}}
set a(0-7452) {AREA_SCORE {} NAME DataInp#20 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-551 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7451 {}} {130 0 0 0-6911 {}} {256 0 0 0-6910 {}}} SUCCS {} CYCLES {}}
set a(0-7453) {AREA_SCORE {} NAME CHN#21 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-552 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-6911 {}} {128 0 0 0-7454 {}}} SUCCS {{259 0 0 0-7454 {}}} CYCLES {}}
set a(0-7454) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME COMP_LOOP:f2:io_sync(vec:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-553 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7454 {}} {259 0 0 0-7453 {}} {130 0 0 0-6911 {}}} SUCCS {{128 0 0 0-7453 {}} {772 0 0 0-7454 {}} {259 0 0 0-7455 {}}} CYCLES {}}
set a(0-7455) {AREA_SCORE {} NAME DataInp#21 TYPE {C-CORE PORT} PAR 0-6909 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-554 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7454 {}} {130 0 0 0-6911 {}} {256 0 0 0-6910 {}}} SUCCS {} CYCLES {}}
set a(0-6909) {CHI {0-6914 0-6915 0-6916 0-6910 0-6973 0-6911 0-7390 0-7391 0-7392 0-7393 0-7394 0-7395 0-7396 0-7397 0-7398 0-7399 0-7400 0-7401 0-7402 0-7403 0-7404 0-7405 0-7406 0-7407 0-7408 0-7409 0-7410 0-7411 0-7412 0-7413 0-7414 0-7415 0-7416 0-7417 0-7418 0-7419 0-7420 0-7421 0-7422 0-7423 0-7424 0-7425 0-7426 0-7427 0-7428 0-7429 0-7430 0-7431 0-7432 0-7433 0-7434 0-7435 0-7436 0-7437 0-7438 0-7439 0-7440 0-7441 0-7442 0-7443 0-7444 0-7445 0-7446 0-7447 0-7448 0-7449 0-7450 0-7451 0-7452 0-7453 0-7454 0-7455} ITERATIONS Infinite LATENCY 1214993 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {13.33 ns} FULL_PERIOD {13.33 ns} THROUGHPUT_PERIOD 1214998 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 1214996 TOTAL_CYCLES 1214998 NAME main TYPE LOOP DELAY {16195936.67 ns} PAR 0-6908 XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-555 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-6909 {}}} SUCCS {{774 0 0 0-6909 {}}} CYCLES {}}
set a(0-6908) {CHI 0-6909 ITERATIONS Infinite LATENCY 1214993 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {13.33 ns} FULL_PERIOD {13.33 ns} THROUGHPUT_PERIOD 1214998 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 1214998 TOTAL_CYCLES 1214998 NAME core:rlp TYPE LOOP DELAY {16195936.67 ns} PAR {} XREFS fcf96a7b-3a3f-4ebf-ba65-312fc3b2e485-556 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-6908-TOTALCYCLES) {1214998}
set a(0-6908-QMOD) {ccs_in(2,64) 0-6914 ccs_in(3,64) 0-6915 BLOCK_1R1W_RBW_rport(15,9,64,512,512,64,1) 0-6919 BLOCK_1R1W_RBW_rport(17,9,64,512,512,64,1) 0-6922 BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) {0-6929 0-6998 0-7014 0-7342} BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) {0-6933 0-7077 0-7137 0-7346} BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) {0-6937 0-7001 0-7153 0-7350} BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) {0-6941 0-7140 0-7244 0-7354} BLOCK_1R1W_RBW_rport(19,9,64,512,512,64,1) 0-6944 BLOCK_1R1W_RBW_rport(21,9,64,512,512,64,1) 0-6947 BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) {0-6954 0-7041 0-7061 0-7367} BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) {0-6958 0-7117 0-7215 0-7371} BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) {0-6962 0-7064 0-7195 0-7375} BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) {0-6966 0-7218 0-7308 0-7379} mgc_add(9,0,2,1,10) {0-6969 0-7382} mgc_add(4,0,1,1,4) 0-6975 mgc_shift_l(1,1,4,9) 0-6976 mgc_mux(64,1,2) {0-7006 0-7033 0-7038 0-7069 0-7074 0-7096 0-7145 0-7150 0-7172 0-7223 0-7263} mgc_and(8,2) 0-7010 BLOCK_1R1W_RBW_rport(31,9,64,512,512,64,1) 0-7011 mgc_mul(64,0,64,0,128) {0-7016 0-7043 0-7079 0-7119 0-7155 0-7197 0-7246 0-7310} mgc_rem(128,64,0) {0-7017 0-7019 0-7044 0-7046 0-7080 0-7082 0-7120 0-7122 0-7156 0-7158 0-7198 0-7200 0-7247 0-7249 0-7311 0-7313} mgc_add(64,0,64,0,65) {0-7018 0-7045 0-7081 0-7121 0-7157 0-7199 0-7248 0-7312} BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1) {0-7021 0-7028 0-7332} mgc_add(65,0,64,0,65) {0-7024 0-7051 0-7087 0-7127 0-7163 0-7205 0-7254 0-7318} mgc_rem(65,65,1) {0-7025 0-7052 0-7088 0-7128 0-7164 0-7206 0-7255 0-7319} BLOCK_1R1W_RBW_rport(32,9,64,512,512,64,1) 0-7036 BLOCK_1R1W_RBW_wport(24,9,64,512,512,64,1) {0-7048 0-7055} BLOCK_1R1W_RBW_rport(33,9,64,512,512,64,1) 0-7072 BLOCK_1R1W_RBW_rwport(25,9,64,512,512,64,1) {0-7084 0-7091 0-7335} BLOCK_1R1W_RBW_rport(34,9,64,512,512,64,1) 0-7099 mgc_mux1hot(64,4) {0-7114 0-7192 0-7241} BLOCK_1R1W_RBW_wport(26,9,64,512,512,64,1) {0-7124 0-7131} BLOCK_1R1W_RBW_rport(35,9,64,512,512,64,1) 0-7148 BLOCK_1R1W_RBW_rwport(27,9,64,512,512,64,1) {0-7160 0-7167 0-7357} BLOCK_1R1W_RBW_rport(36,9,64,512,512,64,1) 0-7177 BLOCK_1R1W_RBW_wport(28,9,64,512,512,64,1) {0-7202 0-7209} BLOCK_1R1W_RBW_rport(37,9,64,512,512,64,1) 0-7226 BLOCK_1R1W_RBW_rwport(29,9,64,512,512,64,1) {0-7251 0-7258 0-7360} BLOCK_1R1W_RBW_rport(38,9,64,512,512,64,1) 0-7266 mgc_mux1hot(64,8) 0-7305 BLOCK_1R1W_RBW_wport(30,9,64,512,512,64,1) {0-7315 0-7322} mgc_add(8,0,2,1,9) 0-7324 mgc_add(4,0,1,1,5) 0-7386 mgc_io_sync(0) {0-7391 0-7394 0-7397 0-7400 0-7403 0-7406 0-7409 0-7412 0-7415 0-7418 0-7421 0-7424 0-7427 0-7430 0-7433 0-7436 0-7439 0-7442 0-7445 0-7448 0-7451 0-7454}}
set a(0-6908-PROC_NAME) {core}
set a(0-6908-HIER_NAME) {/peaceNTT/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-6908}

