
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 732.473 ; gain = 178.508
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/top.vhd:46]
INFO: [Synth 8-3491] module 'clk_sync' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/clk_sync.vhd:34' bound to instance 'S0' of component 'clk_sync' [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/top.vhd:127]
INFO: [Synth 8-638] synthesizing module 'clk_sync' [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/clk_sync.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clk_sync' (1#1) [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/clk_sync.vhd:40]
INFO: [Synth 8-3491] module 'spi0' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/spi0.vhd:34' bound to instance 'S1' of component 'spi0' [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'spi0' [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/spi0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'spi0' (2#1) [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/spi0.vhd:43]
INFO: [Synth 8-3491] module 'clk_vga' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-19256-LAPTOP-LCHRPCJC/realtime/clk_vga_stub.vhdl:5' bound to instance 'X0' of component 'clk_vga' [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/top.vhd:141]
INFO: [Synth 8-638] synthesizing module 'clk_vga' [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-19256-LAPTOP-LCHRPCJC/realtime/clk_vga_stub.vhdl:14]
INFO: [Synth 8-3491] module 'engine' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/engine.vhd:166' bound to instance 'X1' of component 'engine' [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/top.vhd:148]
INFO: [Synth 8-638] synthesizing module 'engine' [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/engine.vhd:178]
WARNING: [Synth 8-6014] Unused sequential element temp_xcoord_reg was removed.  [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/engine.vhd:207]
WARNING: [Synth 8-6014] Unused sequential element temp_ycoord_reg was removed.  [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/engine.vhd:208]
WARNING: [Synth 8-3848] Net spr_xcoord in module/entity engine does not have driver. [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/engine.vhd:198]
WARNING: [Synth 8-3848] Net spr_ycoord in module/entity engine does not have driver. [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/engine.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'engine' (3#1) [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/engine.vhd:178]
INFO: [Synth 8-3491] module 'rom' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/imports/new/rom.vhd:36' bound to instance 'X2' of component 'rom' [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/top.vhd:157]
INFO: [Synth 8-638] synthesizing module 'rom' [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/imports/new/rom.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/imports/new/rom.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element column_reg was removed.  [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/imports/new/rom.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'rom' (4#1) [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/imports/new/rom.vhd:45]
INFO: [Synth 8-3491] module 'vga' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/imports/new/vga.vhd:20' bound to instance 'X3' of component 'vga' [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/top.vhd:163]
INFO: [Synth 8-638] synthesizing module 'vga' [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/imports/new/vga.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'vga' (5#1) [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/imports/new/vga.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/new/top.vhd:46]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[9]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[8]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[7]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[6]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[5]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[4]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[3]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[2]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[1]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[0]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[9]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[8]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[7]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[6]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[5]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[4]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[3]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[2]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[1]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[0]
WARNING: [Synth 8-3331] design top has unconnected port spi_cc1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 796.371 ; gain = 242.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 796.371 ; gain = 242.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 796.371 ; gain = 242.406
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga/clk_vga_in_context.xdc] for cell 'X0'
Finished Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga/clk_vga_in_context.xdc] for cell 'X0'
Parsing XDC File [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/constrs_1/new/cnst.xdc]
Finished Parsing XDC File [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/constrs_1/new/cnst.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/constrs_1/new/cnst.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 917.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 917.430 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 917.430 ; gain = 363.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 917.430 ; gain = 363.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga/clk_vga_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Xilinx/Projects/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga/clk_vga_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for X0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 917.430 ; gain = 363.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 917.430 ; gain = 363.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	  10 Input     13 Bit        Muxes := 3     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module spi0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module engine 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	                1 Bit    Registers := 2     
Module rom 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	  10 Input     13 Bit        Muxes := 3     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[9]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[8]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[7]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[6]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[5]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[4]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[3]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[2]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[1]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_x[0]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[9]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[8]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[7]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[6]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[5]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[4]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[3]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[2]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[1]
WARNING: [Synth 8-3331] design engine has unconnected port sprite_y[0]
WARNING: [Synth 8-3331] design top has unconnected port spi_cc1
INFO: [Synth 8-3886] merging instance 'X2/ergb_reg[0]' (FDRE) to 'X2/ergb_reg[1]'
INFO: [Synth 8-3886] merging instance 'X2/ergb_reg[1]' (FDRE) to 'X2/ergb_reg[2]'
INFO: [Synth 8-3886] merging instance 'X2/ergb_reg[2]' (FDRE) to 'X2/ergb_reg[3]'
INFO: [Synth 8-3886] merging instance 'X2/ergb_reg[3]' (FDRE) to 'X2/ergb_reg[4]'
INFO: [Synth 8-3886] merging instance 'X2/ergb_reg[4]' (FDRE) to 'X2/ergb_reg[5]'
INFO: [Synth 8-3886] merging instance 'X2/ergb_reg[5]' (FDRE) to 'X2/ergb_reg[6]'
INFO: [Synth 8-3886] merging instance 'X2/ergb_reg[6]' (FDRE) to 'X2/ergb_reg[7]'
INFO: [Synth 8-3886] merging instance 'X2/ergb_reg[7]' (FDRE) to 'X2/ergb_reg[8]'
INFO: [Synth 8-3886] merging instance 'X2/ergb_reg[8]' (FDRE) to 'X2/ergb_reg[9]'
INFO: [Synth 8-3886] merging instance 'X2/ergb_reg[9]' (FDRE) to 'X2/ergb_reg[10]'
INFO: [Synth 8-3886] merging instance 'X2/ergb_reg[10]' (FDRE) to 'X2/ergb_reg[11]'
INFO: [Synth 8-3886] merging instance 'X3/rgb_out_reg[0]' (FDE) to 'X3/rgb_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'X3/rgb_out_reg[1]' (FDE) to 'X3/rgb_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'X3/rgb_out_reg[2]' (FDE) to 'X3/rgb_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'X3/rgb_out_reg[3]' (FDE) to 'X3/rgb_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'X3/rgb_out_reg[4]' (FDE) to 'X3/rgb_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'X3/rgb_out_reg[5]' (FDE) to 'X3/rgb_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'X3/rgb_out_reg[6]' (FDE) to 'X3/rgb_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'X3/rgb_out_reg[7]' (FDE) to 'X3/rgb_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'X3/rgb_out_reg[8]' (FDE) to 'X3/rgb_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'X3/rgb_out_reg[10]' (FDE) to 'X3/rgb_out_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 917.430 ; gain = 363.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'X0/clk_out' to pin 'X0/bbstub_clk_out/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 917.430 ; gain = 363.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 965.469 ; gain = 411.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 966.500 ; gain = 412.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 966.500 ; gain = 412.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 966.500 ; gain = 412.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 966.500 ; gain = 412.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 966.500 ; gain = 412.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 966.500 ; gain = 412.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 966.500 ; gain = 412.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_vga       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_vga_bbox_0 |     1|
|2     |CARRY4         |   142|
|3     |LUT1           |    51|
|4     |LUT2           |    89|
|5     |LUT3           |   184|
|6     |LUT4           |    63|
|7     |LUT5           |   126|
|8     |LUT6           |   442|
|9     |FDCE           |    52|
|10    |FDRE           |    28|
|11    |IBUF           |     1|
|12    |OBUF           |    14|
+------+---------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1193|
|2     |  X1     |engine |    11|
|3     |  X2     |rom    |   806|
|4     |  X3     |vga    |   106|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 966.500 ; gain = 412.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 966.500 ; gain = 291.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 966.500 ; gain = 412.535
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 966.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 966.500 ; gain = 654.121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 966.500 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projects/RetroGame-FPGA/Snowshot.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 25 15:20:03 2022...
