Project Information                           c:\max2work\d1black\d1blcv54.rpt

MAX+plus II Compiler Report File
Version 6.1 02/28/96
Compiled: 05/15/97 13:41:45

Copyright (c) 1996 by Altera Corporation.  All rights reserved.  This text
contains proprietary, confidential information of Altera Corporation, and
may be used, copied, and/or disclosed only pursuant to the terms of a
valid software license agreement with Altera Corporation.  This copyright
notice must be retained as part of this text at all times.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

d1blcv54  EPM7064LC84      23       17       0      21      1           32 %

User Pins:                 23       17       0  



Project Information                           c:\max2work\d1black\d1blcv54.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Primitive 'A17' is stuck at GND
Warning: Primitive 'A18' is stuck at GND
Warning: Primitive 'A16' is stuck at GND
Warning: Can't run "Multichip Partitioner": all network licenses are in use
Info: Reserved unused input pin 'AD4' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'AD3' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'AD2' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'AD1' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'AD0' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'TMS' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'TCK' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board


Project Information                           c:\max2work\d1black\d1blcv54.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock


Project Information                           c:\max2work\d1black\d1blcv54.rpt

** PIN/LC/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

d1blcv54@24                       AD0
d1blcv54@25                       AD1
d1blcv54@27                       AD2
d1blcv54@28                       AD3
d1blcv54@29                       AD4
d1blcv54@58                       A12
d1blcv54@57                       A13
d1blcv54@56                       A14
d1blcv54@55                       A15
d1blcv54@50                       A16
d1blcv54@49                       A17
d1blcv54@48                       A18
d1blcv54@83                       CLK
d1blcv54@12                       CSRAM1
d1blcv54@15                       CSRAM2
d1blcv54@10                       ENPROM
d1blcv54@68                       FH_G
d1blcv54@67                       FH_M
d1blcv54@64                       F4_M
d1blcv54@65                       F8_G
d1blcv54@20                       HLOAD
d1blcv54@6                        LDLSBPH
d1blcv54@8                        LDMSBPH
d1blcv54@9                        LDSTATUS
d1blcv54@11                       NPAGE1
d1blcv54@18                       PAGE1
d1blcv54@5                        PS
d1blcv54@54                       PSEN
d1blcv54@61                       RDCB
d1blcv54@81                       SYS_H
d1blcv54@77                       SYSSEL
d1blcv54@62                       TCK
d1blcv54@14                       TDI
d1blcv54@71                       TDO
d1blcv54@23                       TMS
d1blcv54@33                       VDLY
d1blcv54@76                       VINT
d1blcv54@60                       WRCB
d1blcv54@16                       WRRAM1
d1blcv54@17                       WRRAM2


Project Information                           c:\max2work\d1black\d1blcv54.rpt

** FILE HIERARCHY **



|vsync:26|
|adrdekv2:34|
|3dffs:43|


Device-Specific Information:                  c:\max2work\d1black\d1blcv54.rpt
d1blcv54

***** Logic for device 'd1blcv54' compiled without errors.




Device: EPM7064LC84
Turbo: ON
Security: OFF
                    L              R                       R  R           R  
                    D  L     L     E                       E  E           E  
              N  E  S  D     D     S                       S  S     S     S  
              P  N  T  M     L     E                    S  E  E     Y     E  
              A  P  A  S     S     R                    Y  R  R     S  V  R  
              G  R  T  B  G  B     V  V  G  G  G  C  G  S  V  V  V  S  I  V  
              E  O  U  P  N  P  P  E  C  N  N  N  L  N  _  E  E  C  E  N  E  
              1  M  S  H  D  H  S  D  C  D  D  D  K  D  H  D  D  C  L  T  D  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
  CSRAM1 | 12                                                              74 | RESERVED 
     VCC | 13                                                              73 | RESERVED 
     TDI | 14                                                              72 | GND 
  CSRAM2 | 15                                                              71 | TDO 
  WRRAM1 | 16                                                              70 | RESERVED 
  WRRAM2 | 17                                                              69 | RESERVED 
   PAGE1 | 18                                                              68 | FH_G 
     GND | 19                                                              67 | FH_M 
   HLOAD | 20                                                              66 | VCC 
RESERVED | 21                                                              65 | F8_G 
RESERVED | 22                         EPM7064LC84                          64 | F4_M 
     TMS | 23                                                              63 | RESERVED 
     AD0 | 24                                                              62 | TCK 
     AD1 | 25                                                              61 | RDCB 
     VCC | 26                                                              60 | WRCB 
     AD2 | 27                                                              59 | GND 
     AD3 | 28                                                              58 | A12 
     AD4 | 29                                                              57 | A13 
RESERVED | 30                                                              56 | A14 
RESERVED | 31                                                              55 | A15 
     GND | 32                                                              54 | PSEN 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              V  R  R  R  R  V  R  R  R  G  V  R  R  R  G  A  A  A  R  R  V  
              D  E  E  E  E  C  E  E  E  N  C  E  E  E  N  1  1  1  E  E  C  
              L  S  S  S  S  C  S  S  S  D  C  S  S  S  D  8  7  6  S  S  C  
              Y  E  E  E  E     E  E  E        E  E  E              E  E     
                 R  R  R  R     R  R  R        R  R  R              R  R     
                 V  V  V  V     V  V  V        V  V  V              V  V     
                 E  E  E  E     E  E  E        E  E  E              E  E     
                 D  D  D  D     D  D  D        D  D  D              D  D     


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  c:\max2work\d1black\d1blcv54.rpt
d1blcv54

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    10/16( 62%)  13/16( 81%)   0/16(  0%)   8/36( 22%) 
B:    LC17 - LC32     1/16(  6%)   7/16( 43%)   1/16(  6%)   6/36( 16%) 
C:    LC33 - LC48     7/16( 43%)  11/16( 68%)   0/16(  0%)   5/36( 13%) 
D:    LC49 - LC64     3/16( 18%)   8/16( 50%)   0/16(  0%)   9/36( 25%) 


Total dedicated input pins used:                 1/4    ( 25%)
Total I/O pins used:                            39/64   ( 60%)
Total logic cells used:                         21/64   ( 32%)
Total shareable expanders used:                  1/64   (  1%)
Total Turbo logic cells used:                   21/64   ( 32%)
Total shareable expanders not available (n/a):   0/64   (  0%)

Total input pins required:                      23
Total output pins required:                     17
Total bidirectional pins required:               0
Total logic cells required:                     21
Total flipflops required:                        5
Total shareable expanders in database:           1

Synthesized logic cells:                         0/  64 (  0%)



Device-Specific Information:                  c:\max2work\d1black\d1blcv54.rpt
d1blcv54

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  24   (31)  (B)      INPUT              0      0   0    0    0    0    0  AD0
  25   (30)  (B)      INPUT              0      0   0    0    0    0    0  AD1
  27   (29)  (B)      INPUT              0      0   0    0    0    0    0  AD2
  28   (28)  (B)      INPUT              0      0   0    0    0    0    0  AD3
  29   (27)  (B)      INPUT              0      0   0    0    0    0    0  AD4
  58   (45)  (C)      INPUT              0      0   0    0    0    3    0  A12
  57   (44)  (C)      INPUT              0      0   0    0    0    4    0  A13
  56   (43)  (C)      INPUT              0      0   0    0    0    4    0  A14
  55   (42)  (C)      INPUT              0      0   0    0    0    8    0  A15
  83      -   -       INPUT              0      0   0    0    0    0    0  CLK
  68   (53)  (D)      INPUT              0      0   0    0    0    1    0  FH_G
  67   (52)  (D)      INPUT              0      0   0    0    0    1    0  FH_M
  64   (50)  (D)      INPUT              0      0   0    0    0    0    1  F4_M
  65   (51)  (D)      INPUT              0      0   0    0    0    0    1  F8_G
  20    (3)  (A)      INPUT              0      0   0    0    0    0    4  HLOAD
   5   (15)  (A)      INPUT              0      0   0    0    0   11    0  PS
  54   (41)  (C)      INPUT              0      0   0    0    0    5    0  PSEN
  61   (47)  (C)      INPUT              0      0   0    0    0    1    0  RDCB
  77   (61)  (D)      INPUT              0      0   0    0    0    2    0  SYSSEL
  62   (48)  (C)      INPUT              0      0   0    0    0    0    0  TCK
  14    (8)  (A)      INPUT              0      0   0    0    0    1    0  TDI
  23   (32)  (B)      INPUT              0      0   0    0    0    0    0  TMS
  60   (46)  (C)      INPUT              0      0   0    0    0    6    0  WRCB


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  c:\max2work\d1black\d1blcv54.rpt
d1blcv54

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  50     38    C     OUTPUT     t        0      0   0    0    0    0    0  A16
  49     37    C     OUTPUT     t        0      0   0    0    0    0    0  A17
  48     36    C     OUTPUT     t        0      0   0    0    0    0    0  A18
  12      9    A     OUTPUT     t        0      0   0    3    0    0    0  CSRAM1
  15      7    A     OUTPUT     t        0      0   0    3    0    0    0  CSRAM2
  10     11    A     OUTPUT     t        0      0   0    3    0    0    0  ENPROM
   6     14    A     OUTPUT     t        0      0   0    6    0    0    0  LDLSBPH
   8     13    A     OUTPUT     t        0      0   0    5    0    0    0  LDMSBPH
   9     12    A     OUTPUT     t        0      0   0    6    0    0    0  LDSTATUS
  11     10    A     OUTPUT     t        0      0   0    1    0    0    0  NPAGE1
  18      4    A     OUTPUT     t        0      0   0    1    0    0    0  PAGE1
  81     64    D     OUTPUT     t        0      0   0    3    0    0    0  SYS_H
  71     56    D     OUTPUT     t        0      0   0    1    0    0    0  TDO
  33     24    B         FF     t        1      0   0    6    0    1    0  VDLY (|adrdekv2:34|:54)
  76     60    D     OUTPUT     t        0      0   0    1    5    0    0  VINT
  16      6    A     OUTPUT     t        0      0   0    4    0    0    0  WRRAM1
  17      5    A     OUTPUT     t        0      0   0    4    0    0    0  WRRAM2


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  c:\max2work\d1black\d1blcv54.rpt
d1blcv54

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (54)    41    C       DFFE  +  t        0      0   0    2    0    1    1  |vsync:26|g1
 (52)    40    C       DFFE  +  t        0      0   0    1    1    1    0  |vsync:26|g2
 (57)    44    C       DFFE  +  t        0      0   0    2    0    1    1  |vsync:26|m1
 (51)    39    C       DFFE  +  t        0      0   0    1    1    1    0  |vsync:26|m2


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  c:\max2work\d1black\d1blcv54.rpt
d1blcv54

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                             Logic cells placed in LAB 'A'
        +------------------- LC9 CSRAM1
        | +----------------- LC7 CSRAM2
        | | +--------------- LC11 ENPROM
        | | | +------------- LC14 LDLSBPH
        | | | | +----------- LC13 LDMSBPH
        | | | | | +--------- LC12 LDSTATUS
        | | | | | | +------- LC10 NPAGE1
        | | | | | | | +----- LC4 PAGE1
        | | | | | | | | +--- LC6 WRRAM1
        | | | | | | | | | +- LC5 WRRAM2
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':

Pin
58   -> - - - * - * - - - - | * * - - | <-- A12
57   -> - - - * * * - - - - | * * - - | <-- A13
56   -> - - - * * * - - - - | * * - - | <-- A14
55   -> * * - * * * - - * * | * * - - | <-- A15
83   -> - - - - - - - - - - | - - - - | <-- CLK
5    -> * * * * * * * * * * | * * - - | <-- PS
54   -> * * * - - - - - * * | * - - - | <-- PSEN
61   -> - - * - - - - - - - | * - - - | <-- RDCB
60   -> - - - * * * - - * * | * * - - | <-- WRCB


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\d1black\d1blcv54.rpt
d1blcv54

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

           Logic cells placed in LAB 'B'
        +- LC24 VDLY
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'B'
LC      | | A B C D |     Logic cells that feed LAB 'B':

Pin
58   -> * | * * - - | <-- A12
57   -> * | * * - - | <-- A13
56   -> * | * * - - | <-- A14
55   -> * | * * - - | <-- A15
83   -> - | - - - - | <-- CLK
5    -> * | * * - - | <-- PS
60   -> * | * * - - | <-- WRCB


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\d1black\d1blcv54.rpt
d1blcv54

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                       Logic cells placed in LAB 'C'
        +------------- LC38 A16
        | +----------- LC37 A17
        | | +--------- LC36 A18
        | | | +------- LC41 |vsync:26|g1
        | | | | +----- LC40 |vsync:26|g2
        | | | | | +--- LC44 |vsync:26|m1
        | | | | | | +- LC39 |vsync:26|m2
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC41 -> - - - - * - - | - - * * | <-- |vsync:26|g1
LC44 -> - - - - - - * | - - * * | <-- |vsync:26|m1

Pin
83   -> - - - - - - - | - - - - | <-- CLK
64   -> - - - - - * - | - - * - | <-- F4_M
65   -> - - - * - - - | - - * - | <-- F8_G
20   -> - - - * * * * | - - * - | <-- HLOAD


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\d1black\d1blcv54.rpt
d1blcv54

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

               Logic cells placed in LAB 'D'
        +----- LC64 SYS_H
        | +--- LC56 TDO
        | | +- LC60 VINT
        | | | 
        | | |   Other LABs fed by signals
        | | |   that feed LAB 'D'
LC      | | | | A B C D |     Logic cells that feed LAB 'D':

Pin
83   -> - - - | - - - - | <-- CLK
68   -> * - - | - - - * | <-- FH_G
67   -> * - - | - - - * | <-- FH_M
77   -> * - * | - - - * | <-- SYSSEL
14   -> - * - | - - - * | <-- TDI
LC24 -> - - * | - - - * | <-- VDLY
LC41 -> - - * | - - * * | <-- |vsync:26|g1
LC40 -> - - * | - - - * | <-- |vsync:26|g2
LC44 -> - - * | - - * * | <-- |vsync:26|m1
LC39 -> - - * | - - - * | <-- |vsync:26|m2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\d1black\d1blcv54.rpt
d1blcv54

** EQUATIONS **

AD0      : INPUT;
AD1      : INPUT;
AD2      : INPUT;
AD3      : INPUT;
AD4      : INPUT;
A12      : INPUT;
A13      : INPUT;
A14      : INPUT;
A15      : INPUT;
CLK      : INPUT;
FH_G     : INPUT;
FH_M     : INPUT;
F4_M     : INPUT;
F8_G     : INPUT;
HLOAD    : INPUT;
PS       : INPUT;
PSEN     : INPUT;
RDCB     : INPUT;
SYSSEL   : INPUT;
TCK      : INPUT;
TDI      : INPUT;
TMS      : INPUT;
WRCB     : INPUT;

-- Node name is 'A16' 
-- Equation name is 'A16', location is LC038, type is output.
 A16     = LCELL( GND $  GND);

-- Node name is 'A17' 
-- Equation name is 'A17', location is LC037, type is output.
 A17     = LCELL( GND $  GND);

-- Node name is 'A18' 
-- Equation name is 'A18', location is LC036, type is output.
 A18     = LCELL( GND $  GND);

-- Node name is 'CSRAM1' 
-- Equation name is 'CSRAM1', location is LC009, type is output.
 CSRAM1  = LCELL( _EQ001 $  PS);
  _EQ001 = !A15 &  PS &  PSEN;

-- Node name is 'CSRAM2' 
-- Equation name is 'CSRAM2', location is LC007, type is output.
 CSRAM2  = LCELL( _EQ002 $  PS);
  _EQ002 =  A15 &  PS &  PSEN;

-- Node name is 'ENPROM' 
-- Equation name is 'ENPROM', location is LC011, type is output.
 ENPROM  = LCELL( _EQ003 $  PSEN);
  _EQ003 = !PS &  PSEN & !RDCB;

-- Node name is 'LDLSBPH' 
-- Equation name is 'LDLSBPH', location is LC014, type is output.
 LDLSBPH = LCELL( _EQ004 $  VCC);
  _EQ004 =  A12 & !A13 & !A14 & !A15 & !PS & !WRCB;

-- Node name is 'LDMSBPH' 
-- Equation name is 'LDMSBPH', location is LC013, type is output.
 LDMSBPH = LCELL( _EQ005 $  VCC);
  _EQ005 =  A13 & !A14 & !A15 & !PS & !WRCB;

-- Node name is 'LDSTATUS' 
-- Equation name is 'LDSTATUS', location is LC012, type is output.
 LDSTATUS = LCELL( _EQ006 $  VCC);
  _EQ006 = !A12 & !A13 & !A14 & !A15 & !PS & !WRCB;

-- Node name is 'NPAGE1' 
-- Equation name is 'NPAGE1', location is LC010, type is output.
 NPAGE1  = LCELL(!PS $  GND);

-- Node name is 'PAGE1' 
-- Equation name is 'PAGE1', location is LC004, type is output.
 PAGE1   = LCELL( PS $  GND);

-- Node name is 'SYS_H' 
-- Equation name is 'SYS_H', location is LC064, type is output.
 SYS_H   = LCELL( _EQ007 $  GND);
  _EQ007 =  FH_M &  SYSSEL
         #  FH_G & !SYSSEL;

-- Node name is 'TDO' 
-- Equation name is 'TDO', location is LC056, type is output.
 TDO     = LCELL( TDI $  GND);

-- Node name is 'VDLY' = '|adrdekv2:34.vdly' from file "adrdekv2.tdf" line 11, column 2
-- Equation name is 'VDLY', type is output 
 VDLY    = DFFE( A12 $  GND,  _EQ008,  VCC,  VCC,  VCC);
  _EQ008 =  _X001;
  _X001  = EXP( A13 & !A14 & !A15 & !PS & !WRCB);

-- Node name is 'VINT' 
-- Equation name is 'VINT', location is LC060, type is output.
 VINT    = LCELL( _EQ009 $  GND);
  _EQ009 =  _LC044 &  SYSSEL &  VDLY
         #  _LC039 &  SYSSEL & !VDLY
         #  _LC041 & !SYSSEL &  VDLY
         #  _LC040 & !SYSSEL & !VDLY;

-- Node name is 'WRRAM1' 
-- Equation name is 'WRRAM1', location is LC006, type is output.
 WRRAM1  = LCELL( _EQ010 $  VCC);
  _EQ010 = !A15 &  PS &  PSEN & !WRCB;

-- Node name is 'WRRAM2' 
-- Equation name is 'WRRAM2', location is LC005, type is output.
 WRRAM2  = LCELL( _EQ011 $  VCC);
  _EQ011 =  A15 &  PS &  PSEN & !WRCB;

-- Node name is '|vsync:26|g1' from file "vsync.tdf" line 7, column 8
-- Equation name is '_LC041', type is buried 
_LC041   = DFFE( F8_G $  GND, GLOBAL( CLK),  VCC,  VCC,  HLOAD);

-- Node name is '|vsync:26|g2' from file "vsync.tdf" line 7, column 2
-- Equation name is '_LC040', type is buried 
_LC040   = DFFE( _LC041 $  GND, GLOBAL( CLK),  VCC,  VCC,  HLOAD);

-- Node name is '|vsync:26|m1' from file "vsync.tdf" line 7, column 11
-- Equation name is '_LC044', type is buried 
_LC044   = DFFE( F4_M $  GND, GLOBAL( CLK),  VCC,  VCC,  HLOAD);

-- Node name is '|vsync:26|m2' from file "vsync.tdf" line 7, column 5
-- Equation name is '_LC039', type is buried 
_LC039   = DFFE( _LC044 $  GND, GLOBAL( CLK),  VCC,  VCC,  HLOAD);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                           c:\max2work\d1black\d1blcv54.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic I/O Cell Registers        = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interface Menu Commands
-----------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:04
   Database Builder                       00:00:03
   Logic Synthesizer                      00:00:04
   Partitioner                            00:00:06
   Fitter                                 00:00:07
   Timing SNF Extractor                   00:00:02
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:27


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,169K
