$date
	Mon Oct 15 20:33:33 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_encoder $end
$var wire 4 ! out [3:0] $end
$var reg 16 " in [15:0] $end
$scope module E $end
$var wire 1 # enable $end
$var wire 16 $ in [15:0] $end
$var reg 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
z#
bx "
bx !
$end
#50
b0 !
b0 %
b1 "
b1 $
#100
b1 !
b1 %
b10 "
b10 $
#150
b10 !
b10 %
b100 "
b100 $
#200
b11 !
b11 %
b1000 "
b1000 $
#250
b100 !
b100 %
b10000 "
b10000 $
#300
b101 !
b101 %
b100000 "
b100000 $
#350
b110 !
b110 %
b1000000 "
b1000000 $
#400
b111 !
b111 %
b10000000 "
b10000000 $
#450
b1000 !
b1000 %
b100000000 "
b100000000 $
#500
b1001 !
b1001 %
b1000000000 "
b1000000000 $
#550
b1010 !
b1010 %
b10000000000 "
b10000000000 $
#600
b1011 !
b1011 %
b100000000000 "
b100000000000 $
#650
b1100 !
b1100 %
b1000000000000 "
b1000000000000 $
#700
b1101 !
b1101 %
b10000000000000 "
b10000000000000 $
#750
b1110 !
b1110 %
b100000000000000 "
b100000000000000 $
#800
b1111 !
b1111 %
b1000000000000000 "
b1000000000000000 $
#1000
