Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 27 15:40:29 2025
| Host         : Anvesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_instruction_reader_timing_summary_routed.rpt -pb top_instruction_reader_timing_summary_routed.pb -rpx top_instruction_reader_timing_summary_routed.rpx -warn_on_violation
| Design       : top_instruction_reader
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
DPIR-1     Warning           Asynchronous driver check    135         
SYNTH-10   Warning           Wide multiplier              4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2632)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7576)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2632)
---------------------------
 There are 2632 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7576)
---------------------------------------------------
 There are 7576 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7578          inf        0.000                      0                 7578           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7578 Endpoints
Min Delay          7578 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/u_lsu/mem_unaligned_e2_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut/u_decode/buffer_q_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.844ns  (logic 2.893ns (12.664%)  route 19.951ns (87.336%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE                         0.000     0.000 r  uut/u_lsu/mem_unaligned_e2_q_reg/C
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut/u_lsu/mem_unaligned_e2_q_reg/Q
                         net (fo=163, routed)         2.481     2.937    uut/u_issue/u_pipe_ctrl/mem_unaligned_e2_q
    SLICE_X36Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.061 f  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_5/O
                         net (fo=2, routed)           0.914     3.976    uut/u_issue/u_pipe_ctrl/pipe_stall_raw_w
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124     4.100 r  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4/O
                         net (fo=20, routed)          2.028     6.128    uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.152     6.280 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27/O
                         net (fo=1, routed)           0.803     7.082    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.326     7.408 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_14/O
                         net (fo=33, routed)          2.414     9.822    uut/u_issue/u_pipe_ctrl/issue_rb_value_r1
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.124     9.946 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3/O
                         net (fo=1, routed)           1.956    11.903    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.027 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_2/O
                         net (fo=13, routed)          1.956    13.982    uut/u_issue/u_pipe_ctrl/result_q_reg[19][1]
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85/O
                         net (fo=1, routed)           0.000    14.106    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.656 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.656    uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.884 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_34/CO[2]
                         net (fo=2, routed)           0.983    15.867    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_57_0[0]
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.313    16.180 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_16/O
                         net (fo=1, routed)           0.263    16.443    uut/u_decode/buffer_q_reg[47]_rep__1_1
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.567 r  uut/u_decode/buffer_q[66]_i_7/O
                         net (fo=107, routed)         2.642    19.209    uut/u_decode/buffer_q[66]_i_7_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.333 r  uut/u_decode/buffer_q[66]_i_1/O
                         net (fo=73, routed)          3.512    22.844    uut/u_decode/buffer_q[66]_i_1_n_0
    SLICE_X52Y42         FDCE                                         r  uut/u_decode/buffer_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/u_lsu/mem_unaligned_e2_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut/u_decode/buffer_q_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.505ns  (logic 2.893ns (12.855%)  route 19.612ns (87.145%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE                         0.000     0.000 r  uut/u_lsu/mem_unaligned_e2_q_reg/C
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut/u_lsu/mem_unaligned_e2_q_reg/Q
                         net (fo=163, routed)         2.481     2.937    uut/u_issue/u_pipe_ctrl/mem_unaligned_e2_q
    SLICE_X36Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.061 f  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_5/O
                         net (fo=2, routed)           0.914     3.976    uut/u_issue/u_pipe_ctrl/pipe_stall_raw_w
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124     4.100 r  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4/O
                         net (fo=20, routed)          2.028     6.128    uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.152     6.280 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27/O
                         net (fo=1, routed)           0.803     7.082    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.326     7.408 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_14/O
                         net (fo=33, routed)          2.414     9.822    uut/u_issue/u_pipe_ctrl/issue_rb_value_r1
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.124     9.946 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3/O
                         net (fo=1, routed)           1.956    11.903    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.027 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_2/O
                         net (fo=13, routed)          1.956    13.982    uut/u_issue/u_pipe_ctrl/result_q_reg[19][1]
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85/O
                         net (fo=1, routed)           0.000    14.106    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.656 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.656    uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.884 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_34/CO[2]
                         net (fo=2, routed)           0.983    15.867    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_57_0[0]
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.313    16.180 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_16/O
                         net (fo=1, routed)           0.263    16.443    uut/u_decode/buffer_q_reg[47]_rep__1_1
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.567 r  uut/u_decode/buffer_q[66]_i_7/O
                         net (fo=107, routed)         2.642    19.209    uut/u_decode/buffer_q[66]_i_7_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.333 r  uut/u_decode/buffer_q[66]_i_1/O
                         net (fo=73, routed)          3.172    22.505    uut/u_decode/buffer_q[66]_i_1_n_0
    SLICE_X53Y41         FDCE                                         r  uut/u_decode/buffer_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/u_lsu/mem_unaligned_e2_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut/u_decode/buffer_q_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.505ns  (logic 2.893ns (12.855%)  route 19.612ns (87.145%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE                         0.000     0.000 r  uut/u_lsu/mem_unaligned_e2_q_reg/C
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut/u_lsu/mem_unaligned_e2_q_reg/Q
                         net (fo=163, routed)         2.481     2.937    uut/u_issue/u_pipe_ctrl/mem_unaligned_e2_q
    SLICE_X36Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.061 f  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_5/O
                         net (fo=2, routed)           0.914     3.976    uut/u_issue/u_pipe_ctrl/pipe_stall_raw_w
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124     4.100 r  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4/O
                         net (fo=20, routed)          2.028     6.128    uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.152     6.280 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27/O
                         net (fo=1, routed)           0.803     7.082    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.326     7.408 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_14/O
                         net (fo=33, routed)          2.414     9.822    uut/u_issue/u_pipe_ctrl/issue_rb_value_r1
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.124     9.946 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3/O
                         net (fo=1, routed)           1.956    11.903    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.027 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_2/O
                         net (fo=13, routed)          1.956    13.982    uut/u_issue/u_pipe_ctrl/result_q_reg[19][1]
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85/O
                         net (fo=1, routed)           0.000    14.106    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.656 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.656    uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.884 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_34/CO[2]
                         net (fo=2, routed)           0.983    15.867    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_57_0[0]
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.313    16.180 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_16/O
                         net (fo=1, routed)           0.263    16.443    uut/u_decode/buffer_q_reg[47]_rep__1_1
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.567 r  uut/u_decode/buffer_q[66]_i_7/O
                         net (fo=107, routed)         2.642    19.209    uut/u_decode/buffer_q[66]_i_7_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.333 r  uut/u_decode/buffer_q[66]_i_1/O
                         net (fo=73, routed)          3.172    22.505    uut/u_decode/buffer_q[66]_i_1_n_0
    SLICE_X53Y41         FDCE                                         r  uut/u_decode/buffer_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/u_lsu/mem_unaligned_e2_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut/u_decode/buffer_q_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.505ns  (logic 2.893ns (12.855%)  route 19.612ns (87.145%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE                         0.000     0.000 r  uut/u_lsu/mem_unaligned_e2_q_reg/C
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut/u_lsu/mem_unaligned_e2_q_reg/Q
                         net (fo=163, routed)         2.481     2.937    uut/u_issue/u_pipe_ctrl/mem_unaligned_e2_q
    SLICE_X36Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.061 f  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_5/O
                         net (fo=2, routed)           0.914     3.976    uut/u_issue/u_pipe_ctrl/pipe_stall_raw_w
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124     4.100 r  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4/O
                         net (fo=20, routed)          2.028     6.128    uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.152     6.280 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27/O
                         net (fo=1, routed)           0.803     7.082    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.326     7.408 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_14/O
                         net (fo=33, routed)          2.414     9.822    uut/u_issue/u_pipe_ctrl/issue_rb_value_r1
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.124     9.946 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3/O
                         net (fo=1, routed)           1.956    11.903    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.027 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_2/O
                         net (fo=13, routed)          1.956    13.982    uut/u_issue/u_pipe_ctrl/result_q_reg[19][1]
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85/O
                         net (fo=1, routed)           0.000    14.106    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.656 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.656    uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.884 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_34/CO[2]
                         net (fo=2, routed)           0.983    15.867    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_57_0[0]
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.313    16.180 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_16/O
                         net (fo=1, routed)           0.263    16.443    uut/u_decode/buffer_q_reg[47]_rep__1_1
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.567 r  uut/u_decode/buffer_q[66]_i_7/O
                         net (fo=107, routed)         2.642    19.209    uut/u_decode/buffer_q[66]_i_7_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.333 r  uut/u_decode/buffer_q[66]_i_1/O
                         net (fo=73, routed)          3.172    22.505    uut/u_decode/buffer_q[66]_i_1_n_0
    SLICE_X53Y41         FDCE                                         r  uut/u_decode/buffer_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/u_lsu/mem_unaligned_e2_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut/u_decode/buffer_q_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.354ns  (logic 2.893ns (12.942%)  route 19.461ns (87.058%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE                         0.000     0.000 r  uut/u_lsu/mem_unaligned_e2_q_reg/C
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut/u_lsu/mem_unaligned_e2_q_reg/Q
                         net (fo=163, routed)         2.481     2.937    uut/u_issue/u_pipe_ctrl/mem_unaligned_e2_q
    SLICE_X36Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.061 f  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_5/O
                         net (fo=2, routed)           0.914     3.976    uut/u_issue/u_pipe_ctrl/pipe_stall_raw_w
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124     4.100 r  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4/O
                         net (fo=20, routed)          2.028     6.128    uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.152     6.280 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27/O
                         net (fo=1, routed)           0.803     7.082    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.326     7.408 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_14/O
                         net (fo=33, routed)          2.414     9.822    uut/u_issue/u_pipe_ctrl/issue_rb_value_r1
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.124     9.946 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3/O
                         net (fo=1, routed)           1.956    11.903    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.027 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_2/O
                         net (fo=13, routed)          1.956    13.982    uut/u_issue/u_pipe_ctrl/result_q_reg[19][1]
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85/O
                         net (fo=1, routed)           0.000    14.106    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.656 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.656    uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.884 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_34/CO[2]
                         net (fo=2, routed)           0.983    15.867    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_57_0[0]
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.313    16.180 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_16/O
                         net (fo=1, routed)           0.263    16.443    uut/u_decode/buffer_q_reg[47]_rep__1_1
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.567 r  uut/u_decode/buffer_q[66]_i_7/O
                         net (fo=107, routed)         2.642    19.209    uut/u_decode/buffer_q[66]_i_7_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.333 r  uut/u_decode/buffer_q[66]_i_1/O
                         net (fo=73, routed)          3.022    22.354    uut/u_decode/buffer_q[66]_i_1_n_0
    SLICE_X52Y43         FDCE                                         r  uut/u_decode/buffer_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/u_lsu/mem_unaligned_e2_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut/u_decode/buffer_q_reg[19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.006ns  (logic 2.893ns (13.147%)  route 19.113ns (86.853%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE                         0.000     0.000 r  uut/u_lsu/mem_unaligned_e2_q_reg/C
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut/u_lsu/mem_unaligned_e2_q_reg/Q
                         net (fo=163, routed)         2.481     2.937    uut/u_issue/u_pipe_ctrl/mem_unaligned_e2_q
    SLICE_X36Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.061 f  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_5/O
                         net (fo=2, routed)           0.914     3.976    uut/u_issue/u_pipe_ctrl/pipe_stall_raw_w
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124     4.100 r  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4/O
                         net (fo=20, routed)          2.028     6.128    uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.152     6.280 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27/O
                         net (fo=1, routed)           0.803     7.082    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.326     7.408 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_14/O
                         net (fo=33, routed)          2.414     9.822    uut/u_issue/u_pipe_ctrl/issue_rb_value_r1
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.124     9.946 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3/O
                         net (fo=1, routed)           1.956    11.903    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.027 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_2/O
                         net (fo=13, routed)          1.956    13.982    uut/u_issue/u_pipe_ctrl/result_q_reg[19][1]
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85/O
                         net (fo=1, routed)           0.000    14.106    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.656 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.656    uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.884 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_34/CO[2]
                         net (fo=2, routed)           0.983    15.867    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_57_0[0]
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.313    16.180 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_16/O
                         net (fo=1, routed)           0.263    16.443    uut/u_decode/buffer_q_reg[47]_rep__1_1
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.567 r  uut/u_decode/buffer_q[66]_i_7/O
                         net (fo=107, routed)         2.642    19.209    uut/u_decode/buffer_q[66]_i_7_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.333 r  uut/u_decode/buffer_q[66]_i_1/O
                         net (fo=73, routed)          2.673    22.006    uut/u_decode/buffer_q[66]_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  uut/u_decode/buffer_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/u_lsu/mem_unaligned_e2_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut/u_decode/buffer_q_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.006ns  (logic 2.893ns (13.147%)  route 19.113ns (86.853%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE                         0.000     0.000 r  uut/u_lsu/mem_unaligned_e2_q_reg/C
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut/u_lsu/mem_unaligned_e2_q_reg/Q
                         net (fo=163, routed)         2.481     2.937    uut/u_issue/u_pipe_ctrl/mem_unaligned_e2_q
    SLICE_X36Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.061 f  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_5/O
                         net (fo=2, routed)           0.914     3.976    uut/u_issue/u_pipe_ctrl/pipe_stall_raw_w
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124     4.100 r  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4/O
                         net (fo=20, routed)          2.028     6.128    uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.152     6.280 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27/O
                         net (fo=1, routed)           0.803     7.082    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.326     7.408 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_14/O
                         net (fo=33, routed)          2.414     9.822    uut/u_issue/u_pipe_ctrl/issue_rb_value_r1
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.124     9.946 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3/O
                         net (fo=1, routed)           1.956    11.903    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.027 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_2/O
                         net (fo=13, routed)          1.956    13.982    uut/u_issue/u_pipe_ctrl/result_q_reg[19][1]
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85/O
                         net (fo=1, routed)           0.000    14.106    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.656 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.656    uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.884 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_34/CO[2]
                         net (fo=2, routed)           0.983    15.867    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_57_0[0]
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.313    16.180 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_16/O
                         net (fo=1, routed)           0.263    16.443    uut/u_decode/buffer_q_reg[47]_rep__1_1
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.567 r  uut/u_decode/buffer_q[66]_i_7/O
                         net (fo=107, routed)         2.642    19.209    uut/u_decode/buffer_q[66]_i_7_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.333 r  uut/u_decode/buffer_q[66]_i_1/O
                         net (fo=73, routed)          2.673    22.006    uut/u_decode/buffer_q[66]_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  uut/u_decode/buffer_q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/u_lsu/mem_unaligned_e2_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut/u_decode/buffer_q_reg[21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.006ns  (logic 2.893ns (13.147%)  route 19.113ns (86.853%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE                         0.000     0.000 r  uut/u_lsu/mem_unaligned_e2_q_reg/C
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut/u_lsu/mem_unaligned_e2_q_reg/Q
                         net (fo=163, routed)         2.481     2.937    uut/u_issue/u_pipe_ctrl/mem_unaligned_e2_q
    SLICE_X36Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.061 f  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_5/O
                         net (fo=2, routed)           0.914     3.976    uut/u_issue/u_pipe_ctrl/pipe_stall_raw_w
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124     4.100 r  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4/O
                         net (fo=20, routed)          2.028     6.128    uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.152     6.280 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27/O
                         net (fo=1, routed)           0.803     7.082    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.326     7.408 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_14/O
                         net (fo=33, routed)          2.414     9.822    uut/u_issue/u_pipe_ctrl/issue_rb_value_r1
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.124     9.946 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3/O
                         net (fo=1, routed)           1.956    11.903    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.027 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_2/O
                         net (fo=13, routed)          1.956    13.982    uut/u_issue/u_pipe_ctrl/result_q_reg[19][1]
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85/O
                         net (fo=1, routed)           0.000    14.106    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.656 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.656    uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.884 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_34/CO[2]
                         net (fo=2, routed)           0.983    15.867    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_57_0[0]
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.313    16.180 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_16/O
                         net (fo=1, routed)           0.263    16.443    uut/u_decode/buffer_q_reg[47]_rep__1_1
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.567 r  uut/u_decode/buffer_q[66]_i_7/O
                         net (fo=107, routed)         2.642    19.209    uut/u_decode/buffer_q[66]_i_7_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.333 r  uut/u_decode/buffer_q[66]_i_1/O
                         net (fo=73, routed)          2.673    22.006    uut/u_decode/buffer_q[66]_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  uut/u_decode/buffer_q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/u_lsu/mem_unaligned_e2_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut/u_decode/buffer_q_reg[23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.006ns  (logic 2.893ns (13.147%)  route 19.113ns (86.853%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE                         0.000     0.000 r  uut/u_lsu/mem_unaligned_e2_q_reg/C
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut/u_lsu/mem_unaligned_e2_q_reg/Q
                         net (fo=163, routed)         2.481     2.937    uut/u_issue/u_pipe_ctrl/mem_unaligned_e2_q
    SLICE_X36Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.061 f  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_5/O
                         net (fo=2, routed)           0.914     3.976    uut/u_issue/u_pipe_ctrl/pipe_stall_raw_w
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124     4.100 r  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4/O
                         net (fo=20, routed)          2.028     6.128    uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.152     6.280 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27/O
                         net (fo=1, routed)           0.803     7.082    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.326     7.408 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_14/O
                         net (fo=33, routed)          2.414     9.822    uut/u_issue/u_pipe_ctrl/issue_rb_value_r1
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.124     9.946 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3/O
                         net (fo=1, routed)           1.956    11.903    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.027 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_2/O
                         net (fo=13, routed)          1.956    13.982    uut/u_issue/u_pipe_ctrl/result_q_reg[19][1]
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85/O
                         net (fo=1, routed)           0.000    14.106    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.656 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.656    uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.884 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_34/CO[2]
                         net (fo=2, routed)           0.983    15.867    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_57_0[0]
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.313    16.180 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_16/O
                         net (fo=1, routed)           0.263    16.443    uut/u_decode/buffer_q_reg[47]_rep__1_1
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.567 r  uut/u_decode/buffer_q[66]_i_7/O
                         net (fo=107, routed)         2.642    19.209    uut/u_decode/buffer_q[66]_i_7_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.333 r  uut/u_decode/buffer_q[66]_i_1/O
                         net (fo=73, routed)          2.673    22.006    uut/u_decode/buffer_q[66]_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  uut/u_decode/buffer_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/u_lsu/mem_unaligned_e2_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut/u_decode/buffer_q_reg[22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.891ns  (logic 2.893ns (13.215%)  route 18.998ns (86.785%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE                         0.000     0.000 r  uut/u_lsu/mem_unaligned_e2_q_reg/C
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut/u_lsu/mem_unaligned_e2_q_reg/Q
                         net (fo=163, routed)         2.481     2.937    uut/u_issue/u_pipe_ctrl/mem_unaligned_e2_q
    SLICE_X36Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.061 f  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_5/O
                         net (fo=2, routed)           0.914     3.976    uut/u_issue/u_pipe_ctrl/pipe_stall_raw_w
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124     4.100 r  uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4/O
                         net (fo=20, routed)          2.028     6.128    uut/u_issue/u_pipe_ctrl/reg_file[25][31]_i_4_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.152     6.280 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27/O
                         net (fo=1, routed)           0.803     7.082    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_27_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.326     7.408 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_14/O
                         net (fo=33, routed)          2.414     9.822    uut/u_issue/u_pipe_ctrl/issue_rb_value_r1
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.124     9.946 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3/O
                         net (fo=1, routed)           1.956    11.903    uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.027 r  uut/u_issue/u_pipe_ctrl/mem_data_wr_q[17]_i_2/O
                         net (fo=13, routed)          1.956    13.982    uut/u_issue/u_pipe_ctrl/result_q_reg[19][1]
    SLICE_X28Y35         LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85/O
                         net (fo=1, routed)           0.000    14.106    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_85_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.656 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.656    uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_54_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.884 r  uut/u_issue/u_pipe_ctrl/buffer_q_reg[66]_i_34/CO[2]
                         net (fo=2, routed)           0.983    15.867    uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_57_0[0]
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.313    16.180 r  uut/u_issue/u_pipe_ctrl/buffer_q[66]_i_16/O
                         net (fo=1, routed)           0.263    16.443    uut/u_decode/buffer_q_reg[47]_rep__1_1
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.567 r  uut/u_decode/buffer_q[66]_i_7/O
                         net (fo=107, routed)         2.642    19.209    uut/u_decode/buffer_q[66]_i_7_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.333 r  uut/u_decode/buffer_q[66]_i_1/O
                         net (fo=73, routed)          2.559    21.891    uut/u_decode/buffer_q[66]_i_1_n_0
    SLICE_X44Y46         FDCE                                         r  uut/u_decode/buffer_q_reg[22]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_memory/word_address_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_memory/addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE                         0.000     0.000 r  data_memory/word_address_reg[4]/C
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  data_memory/word_address_reg[4]/Q
                         net (fo=1, routed)           0.059     0.187    data_memory/word_address[4]
    SLICE_X23Y26         FDRE                                         r  data_memory/addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut/u_issue/u_pipe_ctrl/ctrl_wb_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE                         0.000     0.000 r  uut/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[3]/C
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uut/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[3]/Q
                         net (fo=1, routed)           0.059     0.187    uut/u_issue/u_pipe_ctrl/ctrl_e2_q_reg_n_0_[3]
    SLICE_X34Y32         FDCE                                         r  uut/u_issue/u_pipe_ctrl/ctrl_wb_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/u_issue/u_pipe_ctrl/csr_wdata_e2_q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut/u_issue/u_pipe_ctrl/csr_wdata_wb_q_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE                         0.000     0.000 r  uut/u_issue/u_pipe_ctrl/csr_wdata_e2_q_reg[31]/C
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut/u_issue/u_pipe_ctrl/csr_wdata_e2_q_reg[31]/Q
                         net (fo=1, routed)           0.056     0.197    uut/u_issue/u_pipe_ctrl/csr_wdata_e2_q[31]
    SLICE_X41Y42         FDCE                                         r  uut/u_issue/u_pipe_ctrl/csr_wdata_wb_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/u_issue/u_pipe_ctrl/opcode_e2_q_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut/u_issue/u_pipe_ctrl/opcode_wb_q_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE                         0.000     0.000 r  uut/u_issue/u_pipe_ctrl/opcode_e2_q_reg[23]/C
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  uut/u_issue/u_pipe_ctrl/opcode_e2_q_reg[23]/Q
                         net (fo=1, routed)           0.059     0.207    uut/u_issue/u_pipe_ctrl/opcode_e2_q_reg_n_0_[23]
    SLICE_X47Y31         FDCE                                         r  uut/u_issue/u_pipe_ctrl/opcode_wb_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_memory/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            data_memory/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.128ns (58.107%)  route 0.092ns (41.893%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDSE                         0.000     0.000 r  data_memory/FSM_onehot_state_reg[0]/C
    SLICE_X26Y24         FDSE (Prop_fdse_C_Q)         0.128     0.128 r  data_memory/FSM_onehot_state_reg[0]/Q
                         net (fo=12, routed)          0.092     0.220    data_memory/req_is_read
    SLICE_X26Y24         FDRE                                         r  data_memory/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/u_fetch/pc_f_q_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut/u_fetch/pc_d_q_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.822%)  route 0.061ns (27.178%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE                         0.000     0.000 r  uut/u_fetch/pc_f_q_reg[26]/C
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uut/u_fetch/pc_f_q_reg[26]/Q
                         net (fo=3, routed)           0.061     0.225    uut/u_fetch/mem_i_pc_o[26]
    SLICE_X43Y43         FDCE                                         r  uut/u_fetch/pc_d_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_memory/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_memory/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.828%)  route 0.091ns (39.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE                         0.000     0.000 r  data_memory/FSM_onehot_state_reg[10]/C
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_memory/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.091     0.232    data_memory/FSM_onehot_state_reg_n_0_[10]
    SLICE_X26Y24         FDSE                                         r  data_memory/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/u_issue/u_pipe_ctrl/pc_e2_q_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut/u_issue/u_pipe_ctrl/pc_wb_q_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.168%)  route 0.113ns (46.832%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDCE                         0.000     0.000 r  uut/u_issue/u_pipe_ctrl/pc_e2_q_reg[17]/C
    SLICE_X45Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uut/u_issue/u_pipe_ctrl/pc_e2_q_reg[17]/Q
                         net (fo=1, routed)           0.113     0.241    uut/u_issue/u_pipe_ctrl/pc_e2_q[17]
    SLICE_X45Y44         FDCE                                         r  uut/u_issue/u_pipe_ctrl/pc_wb_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_memory/word_address_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_memory/addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE                         0.000     0.000 r  data_memory/word_address_reg[5]/C
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  data_memory/word_address_reg[5]/Q
                         net (fo=1, routed)           0.113     0.241    data_memory/word_address[5]
    SLICE_X21Y26         FDRE                                         r  data_memory/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/u_issue/u_pipe_ctrl/opcode_e2_q_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut/u_issue/u_pipe_ctrl/opcode_wb_q_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE                         0.000     0.000 r  uut/u_issue/u_pipe_ctrl/opcode_e2_q_reg[26]/C
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut/u_issue/u_pipe_ctrl/opcode_e2_q_reg[26]/Q
                         net (fo=1, routed)           0.102     0.243    uut/u_issue/u_pipe_ctrl/opcode_e2_q_reg_n_0_[26]
    SLICE_X45Y33         FDCE                                         r  uut/u_issue/u_pipe_ctrl/opcode_wb_q_reg[26]/D
  -------------------------------------------------------------------    -------------------





