
20-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000040a8  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004040a8  004040a8  0000c0a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000086c  20000000  004040b0  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000dc  2000086c  0040491c  0001086c  2**2
                  ALLOC
  4 .stack        00003000  20000948  004049f8  0001086c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0001086c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010896  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000a68b  00000000  00000000  000108f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001bb9  00000000  00000000  0001af7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000041ea  00000000  00000000  0001cb35  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000970  00000000  00000000  00020d1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000008a8  00000000  00000000  0002168f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00005490  00000000  00000000  00021f37  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000a073  00000000  00000000  000273c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00052a48  00000000  00000000  0003143a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002120  00000000  00000000  00083e84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003948 	.word	0x20003948
  400004:	00400835 	.word	0x00400835
  400008:	00400831 	.word	0x00400831
  40000c:	00400831 	.word	0x00400831
  400010:	00400831 	.word	0x00400831
  400014:	00400831 	.word	0x00400831
  400018:	00400831 	.word	0x00400831
	...
  40002c:	00400831 	.word	0x00400831
  400030:	00400831 	.word	0x00400831
  400034:	00000000 	.word	0x00000000
  400038:	00400831 	.word	0x00400831
  40003c:	00400831 	.word	0x00400831
  400040:	00400831 	.word	0x00400831
  400044:	00400831 	.word	0x00400831
  400048:	00400831 	.word	0x00400831
  40004c:	00400831 	.word	0x00400831
  400050:	00400831 	.word	0x00400831
  400054:	00400831 	.word	0x00400831
  400058:	00400831 	.word	0x00400831
  40005c:	00400831 	.word	0x00400831
  400060:	00400831 	.word	0x00400831
  400064:	00400831 	.word	0x00400831
  400068:	00000000 	.word	0x00000000
  40006c:	004005f1 	.word	0x004005f1
  400070:	00400605 	.word	0x00400605
  400074:	00400619 	.word	0x00400619
  400078:	00400831 	.word	0x00400831
  40007c:	00400831 	.word	0x00400831
	...
  400088:	00400831 	.word	0x00400831
  40008c:	00400831 	.word	0x00400831
  400090:	00400831 	.word	0x00400831
  400094:	00400831 	.word	0x00400831
  400098:	00400831 	.word	0x00400831
  40009c:	00400831 	.word	0x00400831
  4000a0:	00400831 	.word	0x00400831
  4000a4:	00400831 	.word	0x00400831
  4000a8:	00400831 	.word	0x00400831
  4000ac:	00400831 	.word	0x00400831
  4000b0:	00400831 	.word	0x00400831
  4000b4:	00400831 	.word	0x00400831
  4000b8:	00400831 	.word	0x00400831
  4000bc:	00400831 	.word	0x00400831
  4000c0:	00400831 	.word	0x00400831
  4000c4:	00400831 	.word	0x00400831
  4000c8:	00400831 	.word	0x00400831

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000086c 	.word	0x2000086c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004040b0 	.word	0x004040b0

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	004040b0 	.word	0x004040b0
  40011c:	20000870 	.word	0x20000870
  400120:	004040b0 	.word	0x004040b0
  400124:	00000000 	.word	0x00000000

00400128 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400128:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40012a:	480e      	ldr	r0, [pc, #56]	; (400164 <sysclk_init+0x3c>)
  40012c:	4b0e      	ldr	r3, [pc, #56]	; (400168 <sysclk_init+0x40>)
  40012e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400130:	2000      	movs	r0, #0
  400132:	213e      	movs	r1, #62	; 0x3e
  400134:	4b0d      	ldr	r3, [pc, #52]	; (40016c <sysclk_init+0x44>)
  400136:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400138:	4c0d      	ldr	r4, [pc, #52]	; (400170 <sysclk_init+0x48>)
  40013a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40013c:	2800      	cmp	r0, #0
  40013e:	d0fc      	beq.n	40013a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400140:	4b0c      	ldr	r3, [pc, #48]	; (400174 <sysclk_init+0x4c>)
  400142:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400144:	4a0c      	ldr	r2, [pc, #48]	; (400178 <sysclk_init+0x50>)
  400146:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x54>)
  400148:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40014a:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x58>)
  40014c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40014e:	2800      	cmp	r0, #0
  400150:	d0fc      	beq.n	40014c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400152:	2010      	movs	r0, #16
  400154:	4b0b      	ldr	r3, [pc, #44]	; (400184 <sysclk_init+0x5c>)
  400156:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400158:	4b0b      	ldr	r3, [pc, #44]	; (400188 <sysclk_init+0x60>)
  40015a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40015c:	4801      	ldr	r0, [pc, #4]	; (400164 <sysclk_init+0x3c>)
  40015e:	4b02      	ldr	r3, [pc, #8]	; (400168 <sysclk_init+0x40>)
  400160:	4798      	blx	r3
  400162:	bd10      	pop	{r4, pc}
  400164:	07270e00 	.word	0x07270e00
  400168:	004009f9 	.word	0x004009f9
  40016c:	00400695 	.word	0x00400695
  400170:	004006e9 	.word	0x004006e9
  400174:	004006f9 	.word	0x004006f9
  400178:	20133f01 	.word	0x20133f01
  40017c:	400e0400 	.word	0x400e0400
  400180:	00400709 	.word	0x00400709
  400184:	0040062d 	.word	0x0040062d
  400188:	004008e5 	.word	0x004008e5

0040018c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  40018c:	b9a8      	cbnz	r0, 4001ba <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40018e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400192:	460c      	mov	r4, r1
  400194:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400196:	2a00      	cmp	r2, #0
  400198:	dd0a      	ble.n	4001b0 <_read+0x24>
  40019a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40019c:	4e08      	ldr	r6, [pc, #32]	; (4001c0 <_read+0x34>)
  40019e:	4d09      	ldr	r5, [pc, #36]	; (4001c4 <_read+0x38>)
  4001a0:	6830      	ldr	r0, [r6, #0]
  4001a2:	4621      	mov	r1, r4
  4001a4:	682b      	ldr	r3, [r5, #0]
  4001a6:	4798      	blx	r3
		ptr++;
  4001a8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4001aa:	42bc      	cmp	r4, r7
  4001ac:	d1f8      	bne.n	4001a0 <_read+0x14>
  4001ae:	e001      	b.n	4001b4 <_read+0x28>
  4001b0:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4001b4:	4640      	mov	r0, r8
  4001b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4001ba:	f04f 30ff 	mov.w	r0, #4294967295
  4001be:	4770      	bx	lr
  4001c0:	2000093c 	.word	0x2000093c
  4001c4:	20000934 	.word	0x20000934

004001c8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4001c8:	3801      	subs	r0, #1
  4001ca:	2802      	cmp	r0, #2
  4001cc:	d818      	bhi.n	400200 <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4001ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001d2:	460e      	mov	r6, r1
  4001d4:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001d6:	b182      	cbz	r2, 4001fa <_write+0x32>
  4001d8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4001da:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400214 <_write+0x4c>
  4001de:	4f0c      	ldr	r7, [pc, #48]	; (400210 <_write+0x48>)
  4001e0:	f8d8 0000 	ldr.w	r0, [r8]
  4001e4:	f815 1b01 	ldrb.w	r1, [r5], #1
  4001e8:	683b      	ldr	r3, [r7, #0]
  4001ea:	4798      	blx	r3
  4001ec:	2800      	cmp	r0, #0
  4001ee:	db0a      	blt.n	400206 <_write+0x3e>
  4001f0:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001f2:	3c01      	subs	r4, #1
  4001f4:	d1f4      	bne.n	4001e0 <_write+0x18>
  4001f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001fa:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4001fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400200:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400204:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400206:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40020a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40020e:	bf00      	nop
  400210:	20000938 	.word	0x20000938
  400214:	2000093c 	.word	0x2000093c

00400218 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400218:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40021a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40021e:	4b10      	ldr	r3, [pc, #64]	; (400260 <board_init+0x48>)
  400220:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400222:	200b      	movs	r0, #11
  400224:	4c0f      	ldr	r4, [pc, #60]	; (400264 <board_init+0x4c>)
  400226:	47a0      	blx	r4
  400228:	200c      	movs	r0, #12
  40022a:	47a0      	blx	r4
  40022c:	200d      	movs	r0, #13
  40022e:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400230:	2013      	movs	r0, #19
  400232:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400236:	4c0c      	ldr	r4, [pc, #48]	; (400268 <board_init+0x50>)
  400238:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40023a:	2014      	movs	r0, #20
  40023c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400240:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400242:	2023      	movs	r0, #35	; 0x23
  400244:	4909      	ldr	r1, [pc, #36]	; (40026c <board_init+0x54>)
  400246:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400248:	204c      	movs	r0, #76	; 0x4c
  40024a:	4909      	ldr	r1, [pc, #36]	; (400270 <board_init+0x58>)
  40024c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40024e:	4809      	ldr	r0, [pc, #36]	; (400274 <board_init+0x5c>)
  400250:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400254:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400258:	4b07      	ldr	r3, [pc, #28]	; (400278 <board_init+0x60>)
  40025a:	4798      	blx	r3
  40025c:	bd10      	pop	{r4, pc}
  40025e:	bf00      	nop
  400260:	400e1450 	.word	0x400e1450
  400264:	00400719 	.word	0x00400719
  400268:	00400389 	.word	0x00400389
  40026c:	28000079 	.word	0x28000079
  400270:	28000059 	.word	0x28000059
  400274:	400e0e00 	.word	0x400e0e00
  400278:	004004ad 	.word	0x004004ad

0040027c <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  40027c:	6301      	str	r1, [r0, #48]	; 0x30
  40027e:	4770      	bx	lr

00400280 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400280:	6341      	str	r1, [r0, #52]	; 0x34
  400282:	4770      	bx	lr

00400284 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400284:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400286:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40028a:	d02f      	beq.n	4002ec <pio_set_peripheral+0x68>
  40028c:	d807      	bhi.n	40029e <pio_set_peripheral+0x1a>
  40028e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400292:	d014      	beq.n	4002be <pio_set_peripheral+0x3a>
  400294:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400298:	d01e      	beq.n	4002d8 <pio_set_peripheral+0x54>
  40029a:	b939      	cbnz	r1, 4002ac <pio_set_peripheral+0x28>
  40029c:	4770      	bx	lr
  40029e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4002a2:	d037      	beq.n	400314 <pio_set_peripheral+0x90>
  4002a4:	d804      	bhi.n	4002b0 <pio_set_peripheral+0x2c>
  4002a6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4002aa:	d029      	beq.n	400300 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4002ac:	6042      	str	r2, [r0, #4]
  4002ae:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4002b0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4002b4:	d02e      	beq.n	400314 <pio_set_peripheral+0x90>
  4002b6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4002ba:	d02b      	beq.n	400314 <pio_set_peripheral+0x90>
  4002bc:	e7f6      	b.n	4002ac <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4002be:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002c0:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4002c2:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4002c4:	43d3      	mvns	r3, r2
  4002c6:	4021      	ands	r1, r4
  4002c8:	4019      	ands	r1, r3
  4002ca:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002cc:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4002ce:	6f44      	ldr	r4, [r0, #116]	; 0x74
  4002d0:	4021      	ands	r1, r4
  4002d2:	400b      	ands	r3, r1
  4002d4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002d6:	e01a      	b.n	40030e <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002d8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4002da:	4313      	orrs	r3, r2
  4002dc:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002de:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4002e0:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4002e2:	400b      	ands	r3, r1
  4002e4:	ea23 0302 	bic.w	r3, r3, r2
  4002e8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002ea:	e7df      	b.n	4002ac <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002ec:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4002ee:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4002f0:	400b      	ands	r3, r1
  4002f2:	ea23 0302 	bic.w	r3, r3, r2
  4002f6:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002f8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4002fa:	4313      	orrs	r3, r2
  4002fc:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002fe:	e7d5      	b.n	4002ac <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400300:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400302:	4313      	orrs	r3, r2
  400304:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400306:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400308:	4313      	orrs	r3, r2
  40030a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40030c:	e7ce      	b.n	4002ac <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40030e:	6042      	str	r2, [r0, #4]
}
  400310:	f85d 4b04 	ldr.w	r4, [sp], #4
  400314:	4770      	bx	lr
  400316:	bf00      	nop

00400318 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400318:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40031a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40031e:	bf14      	ite	ne
  400320:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400322:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400324:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400328:	bf14      	ite	ne
  40032a:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40032c:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40032e:	f012 0f02 	tst.w	r2, #2
  400332:	d002      	beq.n	40033a <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400334:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400338:	e004      	b.n	400344 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40033a:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40033e:	bf18      	it	ne
  400340:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400344:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400346:	6001      	str	r1, [r0, #0]
  400348:	4770      	bx	lr
  40034a:	bf00      	nop

0040034c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40034c:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40034e:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400350:	9c01      	ldr	r4, [sp, #4]
  400352:	b10c      	cbz	r4, 400358 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400354:	6641      	str	r1, [r0, #100]	; 0x64
  400356:	e000      	b.n	40035a <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400358:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40035a:	b10b      	cbz	r3, 400360 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  40035c:	6501      	str	r1, [r0, #80]	; 0x50
  40035e:	e000      	b.n	400362 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400360:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400362:	b10a      	cbz	r2, 400368 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400364:	6301      	str	r1, [r0, #48]	; 0x30
  400366:	e000      	b.n	40036a <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400368:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40036a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  40036c:	6001      	str	r1, [r0, #0]
}
  40036e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400372:	4770      	bx	lr

00400374 <pio_get_output_data_status>:
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400374:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400376:	4219      	tst	r1, r3
		return 0;
	} else {
		return 1;
	}
}
  400378:	bf14      	ite	ne
  40037a:	2001      	movne	r0, #1
  40037c:	2000      	moveq	r0, #0
  40037e:	4770      	bx	lr

00400380 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400380:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400382:	4770      	bx	lr

00400384 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400384:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400386:	4770      	bx	lr

00400388 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400388:	b570      	push	{r4, r5, r6, lr}
  40038a:	b082      	sub	sp, #8
  40038c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40038e:	0943      	lsrs	r3, r0, #5
  400390:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400394:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400398:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40039a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  40039e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4003a2:	d047      	beq.n	400434 <pio_configure_pin+0xac>
  4003a4:	d809      	bhi.n	4003ba <pio_configure_pin+0x32>
  4003a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4003aa:	d021      	beq.n	4003f0 <pio_configure_pin+0x68>
  4003ac:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4003b0:	d02f      	beq.n	400412 <pio_configure_pin+0x8a>
  4003b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4003b6:	d16f      	bne.n	400498 <pio_configure_pin+0x110>
  4003b8:	e009      	b.n	4003ce <pio_configure_pin+0x46>
  4003ba:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4003be:	d055      	beq.n	40046c <pio_configure_pin+0xe4>
  4003c0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4003c4:	d052      	beq.n	40046c <pio_configure_pin+0xe4>
  4003c6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4003ca:	d044      	beq.n	400456 <pio_configure_pin+0xce>
  4003cc:	e064      	b.n	400498 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4003ce:	f000 001f 	and.w	r0, r0, #31
  4003d2:	2601      	movs	r6, #1
  4003d4:	4086      	lsls	r6, r0
  4003d6:	4620      	mov	r0, r4
  4003d8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003dc:	4632      	mov	r2, r6
  4003de:	4b30      	ldr	r3, [pc, #192]	; (4004a0 <pio_configure_pin+0x118>)
  4003e0:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4003e2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4003e6:	bf14      	ite	ne
  4003e8:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4003ea:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4003ec:	2001      	movs	r0, #1
  4003ee:	e054      	b.n	40049a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4003f0:	f000 001f 	and.w	r0, r0, #31
  4003f4:	2601      	movs	r6, #1
  4003f6:	4086      	lsls	r6, r0
  4003f8:	4620      	mov	r0, r4
  4003fa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4003fe:	4632      	mov	r2, r6
  400400:	4b27      	ldr	r3, [pc, #156]	; (4004a0 <pio_configure_pin+0x118>)
  400402:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400404:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400408:	bf14      	ite	ne
  40040a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40040c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40040e:	2001      	movs	r0, #1
  400410:	e043      	b.n	40049a <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400412:	f000 001f 	and.w	r0, r0, #31
  400416:	2601      	movs	r6, #1
  400418:	4086      	lsls	r6, r0
  40041a:	4620      	mov	r0, r4
  40041c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400420:	4632      	mov	r2, r6
  400422:	4b1f      	ldr	r3, [pc, #124]	; (4004a0 <pio_configure_pin+0x118>)
  400424:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400426:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40042a:	bf14      	ite	ne
  40042c:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40042e:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400430:	2001      	movs	r0, #1
  400432:	e032      	b.n	40049a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400434:	f000 001f 	and.w	r0, r0, #31
  400438:	2601      	movs	r6, #1
  40043a:	4086      	lsls	r6, r0
  40043c:	4620      	mov	r0, r4
  40043e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400442:	4632      	mov	r2, r6
  400444:	4b16      	ldr	r3, [pc, #88]	; (4004a0 <pio_configure_pin+0x118>)
  400446:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400448:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40044c:	bf14      	ite	ne
  40044e:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400450:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400452:	2001      	movs	r0, #1
  400454:	e021      	b.n	40049a <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400456:	f000 031f 	and.w	r3, r0, #31
  40045a:	2601      	movs	r6, #1
  40045c:	4620      	mov	r0, r4
  40045e:	fa06 f103 	lsl.w	r1, r6, r3
  400462:	462a      	mov	r2, r5
  400464:	4b0f      	ldr	r3, [pc, #60]	; (4004a4 <pio_configure_pin+0x11c>)
  400466:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400468:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  40046a:	e016      	b.n	40049a <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40046c:	f000 031f 	and.w	r3, r0, #31
  400470:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400472:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400476:	ea05 0106 	and.w	r1, r5, r6
  40047a:	9100      	str	r1, [sp, #0]
  40047c:	4620      	mov	r0, r4
  40047e:	fa06 f103 	lsl.w	r1, r6, r3
  400482:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400486:	bf14      	ite	ne
  400488:	2200      	movne	r2, #0
  40048a:	2201      	moveq	r2, #1
  40048c:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400490:	4c05      	ldr	r4, [pc, #20]	; (4004a8 <pio_configure_pin+0x120>)
  400492:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400494:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400496:	e000      	b.n	40049a <pio_configure_pin+0x112>

	default:
		return 0;
  400498:	2000      	movs	r0, #0
	}

	return 1;
}
  40049a:	b002      	add	sp, #8
  40049c:	bd70      	pop	{r4, r5, r6, pc}
  40049e:	bf00      	nop
  4004a0:	00400285 	.word	0x00400285
  4004a4:	00400319 	.word	0x00400319
  4004a8:	0040034d 	.word	0x0040034d

004004ac <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4004ac:	b570      	push	{r4, r5, r6, lr}
  4004ae:	b082      	sub	sp, #8
  4004b0:	4606      	mov	r6, r0
  4004b2:	460d      	mov	r5, r1
  4004b4:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4004b6:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  4004ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4004be:	d038      	beq.n	400532 <pio_configure_pin_group+0x86>
  4004c0:	d809      	bhi.n	4004d6 <pio_configure_pin_group+0x2a>
  4004c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4004c6:	d01c      	beq.n	400502 <pio_configure_pin_group+0x56>
  4004c8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4004cc:	d025      	beq.n	40051a <pio_configure_pin_group+0x6e>
  4004ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4004d2:	d150      	bne.n	400576 <pio_configure_pin_group+0xca>
  4004d4:	e009      	b.n	4004ea <pio_configure_pin_group+0x3e>
  4004d6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4004da:	d03a      	beq.n	400552 <pio_configure_pin_group+0xa6>
  4004dc:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4004e0:	d037      	beq.n	400552 <pio_configure_pin_group+0xa6>
  4004e2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4004e6:	d030      	beq.n	40054a <pio_configure_pin_group+0x9e>
  4004e8:	e045      	b.n	400576 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4004ea:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004ee:	462a      	mov	r2, r5
  4004f0:	4b22      	ldr	r3, [pc, #136]	; (40057c <pio_configure_pin_group+0xd0>)
  4004f2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4004f4:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4004f8:	bf14      	ite	ne
  4004fa:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4004fc:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4004fe:	2001      	movs	r0, #1
  400500:	e03a      	b.n	400578 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400502:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400506:	462a      	mov	r2, r5
  400508:	4b1c      	ldr	r3, [pc, #112]	; (40057c <pio_configure_pin_group+0xd0>)
  40050a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40050c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400510:	bf14      	ite	ne
  400512:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400514:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400516:	2001      	movs	r0, #1
  400518:	e02e      	b.n	400578 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40051a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40051e:	462a      	mov	r2, r5
  400520:	4b16      	ldr	r3, [pc, #88]	; (40057c <pio_configure_pin_group+0xd0>)
  400522:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400524:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400528:	bf14      	ite	ne
  40052a:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40052c:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40052e:	2001      	movs	r0, #1
  400530:	e022      	b.n	400578 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400532:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400536:	462a      	mov	r2, r5
  400538:	4b10      	ldr	r3, [pc, #64]	; (40057c <pio_configure_pin_group+0xd0>)
  40053a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40053c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400540:	bf14      	ite	ne
  400542:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400544:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400546:	2001      	movs	r0, #1
  400548:	e016      	b.n	400578 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  40054a:	4b0d      	ldr	r3, [pc, #52]	; (400580 <pio_configure_pin_group+0xd4>)
  40054c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40054e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400550:	e012      	b.n	400578 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400552:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400556:	f004 0301 	and.w	r3, r4, #1
  40055a:	9300      	str	r3, [sp, #0]
  40055c:	4630      	mov	r0, r6
  40055e:	4629      	mov	r1, r5
  400560:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400564:	bf14      	ite	ne
  400566:	2200      	movne	r2, #0
  400568:	2201      	moveq	r2, #1
  40056a:	f3c4 0380 	ubfx	r3, r4, #2, #1
  40056e:	4c05      	ldr	r4, [pc, #20]	; (400584 <pio_configure_pin_group+0xd8>)
  400570:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400572:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400574:	e000      	b.n	400578 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  400576:	2000      	movs	r0, #0
	}

	return 1;
}
  400578:	b002      	add	sp, #8
  40057a:	bd70      	pop	{r4, r5, r6, pc}
  40057c:	00400285 	.word	0x00400285
  400580:	00400319 	.word	0x00400319
  400584:	0040034d 	.word	0x0040034d

00400588 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400588:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40058c:	4681      	mov	r9, r0
  40058e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400590:	4b12      	ldr	r3, [pc, #72]	; (4005dc <pio_handler_process+0x54>)
  400592:	4798      	blx	r3
  400594:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400596:	4648      	mov	r0, r9
  400598:	4b11      	ldr	r3, [pc, #68]	; (4005e0 <pio_handler_process+0x58>)
  40059a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40059c:	4005      	ands	r5, r0
  40059e:	d013      	beq.n	4005c8 <pio_handler_process+0x40>
  4005a0:	4c10      	ldr	r4, [pc, #64]	; (4005e4 <pio_handler_process+0x5c>)
  4005a2:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4005a6:	6823      	ldr	r3, [r4, #0]
  4005a8:	4543      	cmp	r3, r8
  4005aa:	d108      	bne.n	4005be <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4005ac:	6861      	ldr	r1, [r4, #4]
  4005ae:	4229      	tst	r1, r5
  4005b0:	d005      	beq.n	4005be <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4005b2:	68e3      	ldr	r3, [r4, #12]
  4005b4:	4640      	mov	r0, r8
  4005b6:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4005b8:	6863      	ldr	r3, [r4, #4]
  4005ba:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4005be:	42b4      	cmp	r4, r6
  4005c0:	d002      	beq.n	4005c8 <pio_handler_process+0x40>
  4005c2:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4005c4:	2d00      	cmp	r5, #0
  4005c6:	d1ee      	bne.n	4005a6 <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4005c8:	4b07      	ldr	r3, [pc, #28]	; (4005e8 <pio_handler_process+0x60>)
  4005ca:	681b      	ldr	r3, [r3, #0]
  4005cc:	b123      	cbz	r3, 4005d8 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  4005ce:	4b07      	ldr	r3, [pc, #28]	; (4005ec <pio_handler_process+0x64>)
  4005d0:	681b      	ldr	r3, [r3, #0]
  4005d2:	b10b      	cbz	r3, 4005d8 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  4005d4:	4648      	mov	r0, r9
  4005d6:	4798      	blx	r3
  4005d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4005dc:	00400381 	.word	0x00400381
  4005e0:	00400385 	.word	0x00400385
  4005e4:	2000088c 	.word	0x2000088c
  4005e8:	20000940 	.word	0x20000940
  4005ec:	20000888 	.word	0x20000888

004005f0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4005f0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4005f2:	4802      	ldr	r0, [pc, #8]	; (4005fc <PIOA_Handler+0xc>)
  4005f4:	210b      	movs	r1, #11
  4005f6:	4b02      	ldr	r3, [pc, #8]	; (400600 <PIOA_Handler+0x10>)
  4005f8:	4798      	blx	r3
  4005fa:	bd08      	pop	{r3, pc}
  4005fc:	400e0e00 	.word	0x400e0e00
  400600:	00400589 	.word	0x00400589

00400604 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400604:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400606:	4802      	ldr	r0, [pc, #8]	; (400610 <PIOB_Handler+0xc>)
  400608:	210c      	movs	r1, #12
  40060a:	4b02      	ldr	r3, [pc, #8]	; (400614 <PIOB_Handler+0x10>)
  40060c:	4798      	blx	r3
  40060e:	bd08      	pop	{r3, pc}
  400610:	400e1000 	.word	0x400e1000
  400614:	00400589 	.word	0x00400589

00400618 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400618:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40061a:	4802      	ldr	r0, [pc, #8]	; (400624 <PIOC_Handler+0xc>)
  40061c:	210d      	movs	r1, #13
  40061e:	4b02      	ldr	r3, [pc, #8]	; (400628 <PIOC_Handler+0x10>)
  400620:	4798      	blx	r3
  400622:	bd08      	pop	{r3, pc}
  400624:	400e1200 	.word	0x400e1200
  400628:	00400589 	.word	0x00400589

0040062c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40062c:	4a18      	ldr	r2, [pc, #96]	; (400690 <pmc_switch_mck_to_pllack+0x64>)
  40062e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400630:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400634:	4318      	orrs	r0, r3
  400636:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400638:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40063a:	f013 0f08 	tst.w	r3, #8
  40063e:	d003      	beq.n	400648 <pmc_switch_mck_to_pllack+0x1c>
  400640:	e009      	b.n	400656 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400642:	3b01      	subs	r3, #1
  400644:	d103      	bne.n	40064e <pmc_switch_mck_to_pllack+0x22>
  400646:	e01e      	b.n	400686 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400648:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40064c:	4910      	ldr	r1, [pc, #64]	; (400690 <pmc_switch_mck_to_pllack+0x64>)
  40064e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400650:	f012 0f08 	tst.w	r2, #8
  400654:	d0f5      	beq.n	400642 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400656:	4a0e      	ldr	r2, [pc, #56]	; (400690 <pmc_switch_mck_to_pllack+0x64>)
  400658:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40065a:	f023 0303 	bic.w	r3, r3, #3
  40065e:	f043 0302 	orr.w	r3, r3, #2
  400662:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400664:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400666:	f010 0008 	ands.w	r0, r0, #8
  40066a:	d004      	beq.n	400676 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  40066c:	2000      	movs	r0, #0
  40066e:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400670:	3b01      	subs	r3, #1
  400672:	d103      	bne.n	40067c <pmc_switch_mck_to_pllack+0x50>
  400674:	e009      	b.n	40068a <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400676:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40067a:	4905      	ldr	r1, [pc, #20]	; (400690 <pmc_switch_mck_to_pllack+0x64>)
  40067c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40067e:	f012 0f08 	tst.w	r2, #8
  400682:	d0f5      	beq.n	400670 <pmc_switch_mck_to_pllack+0x44>
  400684:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400686:	2001      	movs	r0, #1
  400688:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40068a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40068c:	4770      	bx	lr
  40068e:	bf00      	nop
  400690:	400e0400 	.word	0x400e0400

00400694 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400694:	b138      	cbz	r0, 4006a6 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400696:	4911      	ldr	r1, [pc, #68]	; (4006dc <pmc_switch_mainck_to_xtal+0x48>)
  400698:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40069a:	4a11      	ldr	r2, [pc, #68]	; (4006e0 <pmc_switch_mainck_to_xtal+0x4c>)
  40069c:	401a      	ands	r2, r3
  40069e:	4b11      	ldr	r3, [pc, #68]	; (4006e4 <pmc_switch_mainck_to_xtal+0x50>)
  4006a0:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4006a2:	620b      	str	r3, [r1, #32]
  4006a4:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4006a6:	4a0d      	ldr	r2, [pc, #52]	; (4006dc <pmc_switch_mainck_to_xtal+0x48>)
  4006a8:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4006aa:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4006ae:	f023 0303 	bic.w	r3, r3, #3
  4006b2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4006b6:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4006ba:	0209      	lsls	r1, r1, #8
  4006bc:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4006be:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4006c0:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4006c2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4006c4:	f013 0f01 	tst.w	r3, #1
  4006c8:	d0fb      	beq.n	4006c2 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4006ca:	4a04      	ldr	r2, [pc, #16]	; (4006dc <pmc_switch_mainck_to_xtal+0x48>)
  4006cc:	6a13      	ldr	r3, [r2, #32]
  4006ce:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4006d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4006d6:	6213      	str	r3, [r2, #32]
  4006d8:	4770      	bx	lr
  4006da:	bf00      	nop
  4006dc:	400e0400 	.word	0x400e0400
  4006e0:	fec8fffc 	.word	0xfec8fffc
  4006e4:	01370002 	.word	0x01370002

004006e8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4006e8:	4b02      	ldr	r3, [pc, #8]	; (4006f4 <pmc_osc_is_ready_mainck+0xc>)
  4006ea:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4006ec:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4006f0:	4770      	bx	lr
  4006f2:	bf00      	nop
  4006f4:	400e0400 	.word	0x400e0400

004006f8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4006f8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4006fc:	4b01      	ldr	r3, [pc, #4]	; (400704 <pmc_disable_pllack+0xc>)
  4006fe:	629a      	str	r2, [r3, #40]	; 0x28
  400700:	4770      	bx	lr
  400702:	bf00      	nop
  400704:	400e0400 	.word	0x400e0400

00400708 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400708:	4b02      	ldr	r3, [pc, #8]	; (400714 <pmc_is_locked_pllack+0xc>)
  40070a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40070c:	f000 0002 	and.w	r0, r0, #2
  400710:	4770      	bx	lr
  400712:	bf00      	nop
  400714:	400e0400 	.word	0x400e0400

00400718 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400718:	2822      	cmp	r0, #34	; 0x22
  40071a:	d81e      	bhi.n	40075a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  40071c:	281f      	cmp	r0, #31
  40071e:	d80c      	bhi.n	40073a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400720:	4b11      	ldr	r3, [pc, #68]	; (400768 <pmc_enable_periph_clk+0x50>)
  400722:	699a      	ldr	r2, [r3, #24]
  400724:	2301      	movs	r3, #1
  400726:	4083      	lsls	r3, r0
  400728:	401a      	ands	r2, r3
  40072a:	4293      	cmp	r3, r2
  40072c:	d017      	beq.n	40075e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40072e:	2301      	movs	r3, #1
  400730:	4083      	lsls	r3, r0
  400732:	4a0d      	ldr	r2, [pc, #52]	; (400768 <pmc_enable_periph_clk+0x50>)
  400734:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400736:	2000      	movs	r0, #0
  400738:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40073a:	4b0b      	ldr	r3, [pc, #44]	; (400768 <pmc_enable_periph_clk+0x50>)
  40073c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400740:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400742:	2301      	movs	r3, #1
  400744:	4083      	lsls	r3, r0
  400746:	401a      	ands	r2, r3
  400748:	4293      	cmp	r3, r2
  40074a:	d00a      	beq.n	400762 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40074c:	2301      	movs	r3, #1
  40074e:	4083      	lsls	r3, r0
  400750:	4a05      	ldr	r2, [pc, #20]	; (400768 <pmc_enable_periph_clk+0x50>)
  400752:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400756:	2000      	movs	r0, #0
  400758:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40075a:	2001      	movs	r0, #1
  40075c:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40075e:	2000      	movs	r0, #0
  400760:	4770      	bx	lr
  400762:	2000      	movs	r0, #0
}
  400764:	4770      	bx	lr
  400766:	bf00      	nop
  400768:	400e0400 	.word	0x400e0400

0040076c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  40076c:	b410      	push	{r4}
  40076e:	0189      	lsls	r1, r1, #6
  400770:	1843      	adds	r3, r0, r1
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400772:	2402      	movs	r4, #2
  400774:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400776:	f04f 31ff 	mov.w	r1, #4294967295
  40077a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40077c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40077e:	605a      	str	r2, [r3, #4]
}
  400780:	f85d 4b04 	ldr.w	r4, [sp], #4
  400784:	4770      	bx	lr
  400786:	bf00      	nop

00400788 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400788:	0189      	lsls	r1, r1, #6
  40078a:	2305      	movs	r3, #5
  40078c:	5043      	str	r3, [r0, r1]
  40078e:	4770      	bx	lr

00400790 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400790:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400794:	61ca      	str	r2, [r1, #28]
  400796:	4770      	bx	lr

00400798 <tc_enable_interrupt>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	tc_channel->TC_IER = ul_sources;
  400798:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40079c:	624a      	str	r2, [r1, #36]	; 0x24
  40079e:	4770      	bx	lr

004007a0 <tc_get_status>:
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	return tc_channel->TC_SR;
  4007a0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4007a4:	6a08      	ldr	r0, [r1, #32]
}
  4007a6:	4770      	bx	lr

004007a8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4007a8:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4007aa:	23ac      	movs	r3, #172	; 0xac
  4007ac:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4007ae:	680b      	ldr	r3, [r1, #0]
  4007b0:	684a      	ldr	r2, [r1, #4]
  4007b2:	fbb3 f3f2 	udiv	r3, r3, r2
  4007b6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4007b8:	1e5c      	subs	r4, r3, #1
  4007ba:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  4007be:	4294      	cmp	r4, r2
  4007c0:	d80a      	bhi.n	4007d8 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  4007c2:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4007c4:	688b      	ldr	r3, [r1, #8]
  4007c6:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4007c8:	f240 2302 	movw	r3, #514	; 0x202
  4007cc:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4007d0:	2350      	movs	r3, #80	; 0x50
  4007d2:	6003      	str	r3, [r0, #0]

	return 0;
  4007d4:	2000      	movs	r0, #0
  4007d6:	e000      	b.n	4007da <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  4007d8:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  4007da:	f85d 4b04 	ldr.w	r4, [sp], #4
  4007de:	4770      	bx	lr

004007e0 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4007e0:	6943      	ldr	r3, [r0, #20]
  4007e2:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4007e6:	bf1a      	itte	ne
  4007e8:	61c1      	strne	r1, [r0, #28]
	return 0;
  4007ea:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  4007ec:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  4007ee:	4770      	bx	lr

004007f0 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4007f0:	6943      	ldr	r3, [r0, #20]
  4007f2:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4007f6:	bf1d      	ittte	ne
  4007f8:	6983      	ldrne	r3, [r0, #24]
  4007fa:	700b      	strbne	r3, [r1, #0]
	return 0;
  4007fc:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  4007fe:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400800:	4770      	bx	lr
  400802:	bf00      	nop

00400804 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400804:	6943      	ldr	r3, [r0, #20]
  400806:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40080a:	bf1d      	ittte	ne
  40080c:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400810:	61c1      	strne	r1, [r0, #28]
	return 0;
  400812:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400814:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400816:	4770      	bx	lr

00400818 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400818:	6943      	ldr	r3, [r0, #20]
  40081a:	f013 0f01 	tst.w	r3, #1
  40081e:	d005      	beq.n	40082c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400820:	6983      	ldr	r3, [r0, #24]
  400822:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400826:	600b      	str	r3, [r1, #0]

	return 0;
  400828:	2000      	movs	r0, #0
  40082a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  40082c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40082e:	4770      	bx	lr

00400830 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  400830:	e7fe      	b.n	400830 <Dummy_Handler>
  400832:	bf00      	nop

00400834 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400834:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  400836:	4b20      	ldr	r3, [pc, #128]	; (4008b8 <Reset_Handler+0x84>)
  400838:	4a20      	ldr	r2, [pc, #128]	; (4008bc <Reset_Handler+0x88>)
  40083a:	429a      	cmp	r2, r3
  40083c:	d913      	bls.n	400866 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  40083e:	4b20      	ldr	r3, [pc, #128]	; (4008c0 <Reset_Handler+0x8c>)
  400840:	4a1d      	ldr	r2, [pc, #116]	; (4008b8 <Reset_Handler+0x84>)
  400842:	429a      	cmp	r2, r3
  400844:	d21f      	bcs.n	400886 <Reset_Handler+0x52>
  400846:	4611      	mov	r1, r2
  400848:	3204      	adds	r2, #4
  40084a:	3303      	adds	r3, #3
  40084c:	1a9b      	subs	r3, r3, r2
  40084e:	f023 0303 	bic.w	r3, r3, #3
  400852:	3304      	adds	r3, #4
  400854:	4a19      	ldr	r2, [pc, #100]	; (4008bc <Reset_Handler+0x88>)
  400856:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  400858:	f852 0b04 	ldr.w	r0, [r2], #4
  40085c:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  400860:	429a      	cmp	r2, r3
  400862:	d1f9      	bne.n	400858 <Reset_Handler+0x24>
  400864:	e00f      	b.n	400886 <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  400866:	4b14      	ldr	r3, [pc, #80]	; (4008b8 <Reset_Handler+0x84>)
  400868:	4a14      	ldr	r2, [pc, #80]	; (4008bc <Reset_Handler+0x88>)
  40086a:	429a      	cmp	r2, r3
  40086c:	d20b      	bcs.n	400886 <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40086e:	4b14      	ldr	r3, [pc, #80]	; (4008c0 <Reset_Handler+0x8c>)
  400870:	4a11      	ldr	r2, [pc, #68]	; (4008b8 <Reset_Handler+0x84>)
  400872:	1a9a      	subs	r2, r3, r2
  400874:	4813      	ldr	r0, [pc, #76]	; (4008c4 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400876:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400878:	b12a      	cbz	r2, 400886 <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  40087a:	f851 2904 	ldr.w	r2, [r1], #-4
  40087e:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400882:	4281      	cmp	r1, r0
  400884:	d1f9      	bne.n	40087a <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400886:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400888:	4b0f      	ldr	r3, [pc, #60]	; (4008c8 <Reset_Handler+0x94>)
  40088a:	4a10      	ldr	r2, [pc, #64]	; (4008cc <Reset_Handler+0x98>)
  40088c:	429a      	cmp	r2, r3
  40088e:	d20b      	bcs.n	4008a8 <Reset_Handler+0x74>
  400890:	1d13      	adds	r3, r2, #4
  400892:	4a0f      	ldr	r2, [pc, #60]	; (4008d0 <Reset_Handler+0x9c>)
  400894:	1ad2      	subs	r2, r2, r3
  400896:	f022 0203 	bic.w	r2, r2, #3
  40089a:	441a      	add	r2, r3
  40089c:	3b04      	subs	r3, #4
		*pDest++ = 0;
  40089e:	2100      	movs	r1, #0
  4008a0:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4008a4:	4293      	cmp	r3, r2
  4008a6:	d1fb      	bne.n	4008a0 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  4008a8:	4b0a      	ldr	r3, [pc, #40]	; (4008d4 <Reset_Handler+0xa0>)
  4008aa:	4a0b      	ldr	r2, [pc, #44]	; (4008d8 <Reset_Handler+0xa4>)
  4008ac:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  4008ae:	4b0b      	ldr	r3, [pc, #44]	; (4008dc <Reset_Handler+0xa8>)
  4008b0:	4798      	blx	r3

	/* Branch to main function */
	main();
  4008b2:	4b0b      	ldr	r3, [pc, #44]	; (4008e0 <Reset_Handler+0xac>)
  4008b4:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  4008b6:	e7fe      	b.n	4008b6 <Reset_Handler+0x82>
  4008b8:	20000000 	.word	0x20000000
  4008bc:	004040b0 	.word	0x004040b0
  4008c0:	2000086c 	.word	0x2000086c
  4008c4:	004040ac 	.word	0x004040ac
  4008c8:	20000948 	.word	0x20000948
  4008cc:	2000086c 	.word	0x2000086c
  4008d0:	2000094b 	.word	0x2000094b
  4008d4:	e000ed00 	.word	0xe000ed00
  4008d8:	00400000 	.word	0x00400000
  4008dc:	00400ea5 	.word	0x00400ea5
  4008e0:	00400d25 	.word	0x00400d25

004008e4 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4008e4:	4b3d      	ldr	r3, [pc, #244]	; (4009dc <SystemCoreClockUpdate+0xf8>)
  4008e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008e8:	f003 0303 	and.w	r3, r3, #3
  4008ec:	2b03      	cmp	r3, #3
  4008ee:	d85d      	bhi.n	4009ac <SystemCoreClockUpdate+0xc8>
  4008f0:	e8df f003 	tbb	[pc, r3]
  4008f4:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4008f8:	4b39      	ldr	r3, [pc, #228]	; (4009e0 <SystemCoreClockUpdate+0xfc>)
  4008fa:	695b      	ldr	r3, [r3, #20]
  4008fc:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400900:	bf14      	ite	ne
  400902:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400906:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40090a:	4b36      	ldr	r3, [pc, #216]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  40090c:	601a      	str	r2, [r3, #0]
  40090e:	e04d      	b.n	4009ac <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400910:	4b32      	ldr	r3, [pc, #200]	; (4009dc <SystemCoreClockUpdate+0xf8>)
  400912:	6a1b      	ldr	r3, [r3, #32]
  400914:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400918:	d003      	beq.n	400922 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  40091a:	4a33      	ldr	r2, [pc, #204]	; (4009e8 <SystemCoreClockUpdate+0x104>)
  40091c:	4b31      	ldr	r3, [pc, #196]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  40091e:	601a      	str	r2, [r3, #0]
  400920:	e044      	b.n	4009ac <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400922:	4a32      	ldr	r2, [pc, #200]	; (4009ec <SystemCoreClockUpdate+0x108>)
  400924:	4b2f      	ldr	r3, [pc, #188]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  400926:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400928:	4b2c      	ldr	r3, [pc, #176]	; (4009dc <SystemCoreClockUpdate+0xf8>)
  40092a:	6a1b      	ldr	r3, [r3, #32]
  40092c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400930:	2b10      	cmp	r3, #16
  400932:	d002      	beq.n	40093a <SystemCoreClockUpdate+0x56>
  400934:	2b20      	cmp	r3, #32
  400936:	d004      	beq.n	400942 <SystemCoreClockUpdate+0x5e>
  400938:	e038      	b.n	4009ac <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40093a:	4a2d      	ldr	r2, [pc, #180]	; (4009f0 <SystemCoreClockUpdate+0x10c>)
  40093c:	4b29      	ldr	r3, [pc, #164]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  40093e:	601a      	str	r2, [r3, #0]
			break;
  400940:	e034      	b.n	4009ac <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400942:	4a29      	ldr	r2, [pc, #164]	; (4009e8 <SystemCoreClockUpdate+0x104>)
  400944:	4b27      	ldr	r3, [pc, #156]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  400946:	601a      	str	r2, [r3, #0]
			break;
  400948:	e030      	b.n	4009ac <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40094a:	4b24      	ldr	r3, [pc, #144]	; (4009dc <SystemCoreClockUpdate+0xf8>)
  40094c:	6a1b      	ldr	r3, [r3, #32]
  40094e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400952:	d003      	beq.n	40095c <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400954:	4a24      	ldr	r2, [pc, #144]	; (4009e8 <SystemCoreClockUpdate+0x104>)
  400956:	4b23      	ldr	r3, [pc, #140]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  400958:	601a      	str	r2, [r3, #0]
  40095a:	e012      	b.n	400982 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40095c:	4a23      	ldr	r2, [pc, #140]	; (4009ec <SystemCoreClockUpdate+0x108>)
  40095e:	4b21      	ldr	r3, [pc, #132]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  400960:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400962:	4b1e      	ldr	r3, [pc, #120]	; (4009dc <SystemCoreClockUpdate+0xf8>)
  400964:	6a1b      	ldr	r3, [r3, #32]
  400966:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40096a:	2b10      	cmp	r3, #16
  40096c:	d002      	beq.n	400974 <SystemCoreClockUpdate+0x90>
  40096e:	2b20      	cmp	r3, #32
  400970:	d004      	beq.n	40097c <SystemCoreClockUpdate+0x98>
  400972:	e006      	b.n	400982 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400974:	4a1e      	ldr	r2, [pc, #120]	; (4009f0 <SystemCoreClockUpdate+0x10c>)
  400976:	4b1b      	ldr	r3, [pc, #108]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  400978:	601a      	str	r2, [r3, #0]
					break;
  40097a:	e002      	b.n	400982 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40097c:	4a1a      	ldr	r2, [pc, #104]	; (4009e8 <SystemCoreClockUpdate+0x104>)
  40097e:	4b19      	ldr	r3, [pc, #100]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  400980:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400982:	4b16      	ldr	r3, [pc, #88]	; (4009dc <SystemCoreClockUpdate+0xf8>)
  400984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400986:	f003 0303 	and.w	r3, r3, #3
  40098a:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40098c:	4a13      	ldr	r2, [pc, #76]	; (4009dc <SystemCoreClockUpdate+0xf8>)
  40098e:	bf07      	ittee	eq
  400990:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400992:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400994:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400996:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400998:	4812      	ldr	r0, [pc, #72]	; (4009e4 <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40099a:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40099e:	6803      	ldr	r3, [r0, #0]
  4009a0:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  4009a4:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4009a6:	fbb3 f3f2 	udiv	r3, r3, r2
  4009aa:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4009ac:	4b0b      	ldr	r3, [pc, #44]	; (4009dc <SystemCoreClockUpdate+0xf8>)
  4009ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009b0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4009b4:	2b70      	cmp	r3, #112	; 0x70
  4009b6:	d107      	bne.n	4009c8 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  4009b8:	4a0a      	ldr	r2, [pc, #40]	; (4009e4 <SystemCoreClockUpdate+0x100>)
  4009ba:	6813      	ldr	r3, [r2, #0]
  4009bc:	490d      	ldr	r1, [pc, #52]	; (4009f4 <SystemCoreClockUpdate+0x110>)
  4009be:	fba1 1303 	umull	r1, r3, r1, r3
  4009c2:	085b      	lsrs	r3, r3, #1
  4009c4:	6013      	str	r3, [r2, #0]
  4009c6:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4009c8:	4b04      	ldr	r3, [pc, #16]	; (4009dc <SystemCoreClockUpdate+0xf8>)
  4009ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4009cc:	4905      	ldr	r1, [pc, #20]	; (4009e4 <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4009ce:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4009d2:	680b      	ldr	r3, [r1, #0]
  4009d4:	40d3      	lsrs	r3, r2
  4009d6:	600b      	str	r3, [r1, #0]
  4009d8:	4770      	bx	lr
  4009da:	bf00      	nop
  4009dc:	400e0400 	.word	0x400e0400
  4009e0:	400e1410 	.word	0x400e1410
  4009e4:	20000000 	.word	0x20000000
  4009e8:	00b71b00 	.word	0x00b71b00
  4009ec:	003d0900 	.word	0x003d0900
  4009f0:	007a1200 	.word	0x007a1200
  4009f4:	aaaaaaab 	.word	0xaaaaaaab

004009f8 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4009f8:	4b1a      	ldr	r3, [pc, #104]	; (400a64 <system_init_flash+0x6c>)
  4009fa:	4298      	cmp	r0, r3
  4009fc:	d807      	bhi.n	400a0e <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4009fe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400a02:	4a19      	ldr	r2, [pc, #100]	; (400a68 <system_init_flash+0x70>)
  400a04:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400a06:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a0a:	6013      	str	r3, [r2, #0]
  400a0c:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400a0e:	4b17      	ldr	r3, [pc, #92]	; (400a6c <system_init_flash+0x74>)
  400a10:	4298      	cmp	r0, r3
  400a12:	d806      	bhi.n	400a22 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400a14:	4b16      	ldr	r3, [pc, #88]	; (400a70 <system_init_flash+0x78>)
  400a16:	4a14      	ldr	r2, [pc, #80]	; (400a68 <system_init_flash+0x70>)
  400a18:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400a1a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a1e:	6013      	str	r3, [r2, #0]
  400a20:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400a22:	4b14      	ldr	r3, [pc, #80]	; (400a74 <system_init_flash+0x7c>)
  400a24:	4298      	cmp	r0, r3
  400a26:	d806      	bhi.n	400a36 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400a28:	4b13      	ldr	r3, [pc, #76]	; (400a78 <system_init_flash+0x80>)
  400a2a:	4a0f      	ldr	r2, [pc, #60]	; (400a68 <system_init_flash+0x70>)
  400a2c:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400a2e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a32:	6013      	str	r3, [r2, #0]
  400a34:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400a36:	4b11      	ldr	r3, [pc, #68]	; (400a7c <system_init_flash+0x84>)
  400a38:	4298      	cmp	r0, r3
  400a3a:	d806      	bhi.n	400a4a <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400a3c:	4b10      	ldr	r3, [pc, #64]	; (400a80 <system_init_flash+0x88>)
  400a3e:	4a0a      	ldr	r2, [pc, #40]	; (400a68 <system_init_flash+0x70>)
  400a40:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400a42:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a46:	6013      	str	r3, [r2, #0]
  400a48:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400a4a:	4b0e      	ldr	r3, [pc, #56]	; (400a84 <system_init_flash+0x8c>)
  400a4c:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400a4e:	bf94      	ite	ls
  400a50:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400a54:	4b0c      	ldrhi	r3, [pc, #48]	; (400a88 <system_init_flash+0x90>)
  400a56:	4a04      	ldr	r2, [pc, #16]	; (400a68 <system_init_flash+0x70>)
  400a58:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400a5a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a5e:	6013      	str	r3, [r2, #0]
  400a60:	4770      	bx	lr
  400a62:	bf00      	nop
  400a64:	01312cff 	.word	0x01312cff
  400a68:	400e0a00 	.word	0x400e0a00
  400a6c:	026259ff 	.word	0x026259ff
  400a70:	04000100 	.word	0x04000100
  400a74:	039386ff 	.word	0x039386ff
  400a78:	04000200 	.word	0x04000200
  400a7c:	04c4b3ff 	.word	0x04c4b3ff
  400a80:	04000300 	.word	0x04000300
  400a84:	05f5e0ff 	.word	0x05f5e0ff
  400a88:	04000500 	.word	0x04000500

00400a8c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400a8c:	4b09      	ldr	r3, [pc, #36]	; (400ab4 <_sbrk+0x28>)
  400a8e:	681b      	ldr	r3, [r3, #0]
  400a90:	b913      	cbnz	r3, 400a98 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400a92:	4a09      	ldr	r2, [pc, #36]	; (400ab8 <_sbrk+0x2c>)
  400a94:	4b07      	ldr	r3, [pc, #28]	; (400ab4 <_sbrk+0x28>)
  400a96:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400a98:	4b06      	ldr	r3, [pc, #24]	; (400ab4 <_sbrk+0x28>)
  400a9a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400a9c:	181a      	adds	r2, r3, r0
  400a9e:	4907      	ldr	r1, [pc, #28]	; (400abc <_sbrk+0x30>)
  400aa0:	4291      	cmp	r1, r2
  400aa2:	db04      	blt.n	400aae <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400aa4:	4610      	mov	r0, r2
  400aa6:	4a03      	ldr	r2, [pc, #12]	; (400ab4 <_sbrk+0x28>)
  400aa8:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400aaa:	4618      	mov	r0, r3
  400aac:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400aae:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400ab2:	4770      	bx	lr
  400ab4:	200008fc 	.word	0x200008fc
  400ab8:	20003948 	.word	0x20003948
  400abc:	20027ffc 	.word	0x20027ffc

00400ac0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400ac0:	f04f 30ff 	mov.w	r0, #4294967295
  400ac4:	4770      	bx	lr
  400ac6:	bf00      	nop

00400ac8 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400ac8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400acc:	604b      	str	r3, [r1, #4]

	return 0;
}
  400ace:	2000      	movs	r0, #0
  400ad0:	4770      	bx	lr
  400ad2:	bf00      	nop

00400ad4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400ad4:	2001      	movs	r0, #1
  400ad6:	4770      	bx	lr

00400ad8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400ad8:	2000      	movs	r0, #0
  400ada:	4770      	bx	lr

00400adc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400adc:	b5f0      	push	{r4, r5, r6, r7, lr}
  400ade:	b083      	sub	sp, #12
  400ae0:	4605      	mov	r5, r0
  400ae2:	460c      	mov	r4, r1
	uint32_t val = 0;
  400ae4:	2300      	movs	r3, #0
  400ae6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400ae8:	4b18      	ldr	r3, [pc, #96]	; (400b4c <usart_serial_getchar+0x70>)
  400aea:	4298      	cmp	r0, r3
  400aec:	d107      	bne.n	400afe <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400aee:	461f      	mov	r7, r3
  400af0:	4e17      	ldr	r6, [pc, #92]	; (400b50 <usart_serial_getchar+0x74>)
  400af2:	4638      	mov	r0, r7
  400af4:	4621      	mov	r1, r4
  400af6:	47b0      	blx	r6
  400af8:	2800      	cmp	r0, #0
  400afa:	d1fa      	bne.n	400af2 <usart_serial_getchar+0x16>
  400afc:	e017      	b.n	400b2e <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400afe:	4b15      	ldr	r3, [pc, #84]	; (400b54 <usart_serial_getchar+0x78>)
  400b00:	4298      	cmp	r0, r3
  400b02:	d107      	bne.n	400b14 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400b04:	461e      	mov	r6, r3
  400b06:	4d12      	ldr	r5, [pc, #72]	; (400b50 <usart_serial_getchar+0x74>)
  400b08:	4630      	mov	r0, r6
  400b0a:	4621      	mov	r1, r4
  400b0c:	47a8      	blx	r5
  400b0e:	2800      	cmp	r0, #0
  400b10:	d1fa      	bne.n	400b08 <usart_serial_getchar+0x2c>
  400b12:	e018      	b.n	400b46 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400b14:	4b10      	ldr	r3, [pc, #64]	; (400b58 <usart_serial_getchar+0x7c>)
  400b16:	4298      	cmp	r0, r3
  400b18:	d109      	bne.n	400b2e <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  400b1a:	461e      	mov	r6, r3
  400b1c:	4d0f      	ldr	r5, [pc, #60]	; (400b5c <usart_serial_getchar+0x80>)
  400b1e:	4630      	mov	r0, r6
  400b20:	a901      	add	r1, sp, #4
  400b22:	47a8      	blx	r5
  400b24:	2800      	cmp	r0, #0
  400b26:	d1fa      	bne.n	400b1e <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  400b28:	9b01      	ldr	r3, [sp, #4]
  400b2a:	7023      	strb	r3, [r4, #0]
  400b2c:	e00b      	b.n	400b46 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400b2e:	4b0c      	ldr	r3, [pc, #48]	; (400b60 <usart_serial_getchar+0x84>)
  400b30:	429d      	cmp	r5, r3
  400b32:	d108      	bne.n	400b46 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400b34:	461e      	mov	r6, r3
  400b36:	4d09      	ldr	r5, [pc, #36]	; (400b5c <usart_serial_getchar+0x80>)
  400b38:	4630      	mov	r0, r6
  400b3a:	a901      	add	r1, sp, #4
  400b3c:	47a8      	blx	r5
  400b3e:	2800      	cmp	r0, #0
  400b40:	d1fa      	bne.n	400b38 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  400b42:	9b01      	ldr	r3, [sp, #4]
  400b44:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400b46:	b003      	add	sp, #12
  400b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400b4a:	bf00      	nop
  400b4c:	400e0600 	.word	0x400e0600
  400b50:	004007f1 	.word	0x004007f1
  400b54:	400e0800 	.word	0x400e0800
  400b58:	40024000 	.word	0x40024000
  400b5c:	00400819 	.word	0x00400819
  400b60:	40028000 	.word	0x40028000

00400b64 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400b64:	b570      	push	{r4, r5, r6, lr}
  400b66:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400b68:	4b18      	ldr	r3, [pc, #96]	; (400bcc <usart_serial_putchar+0x68>)
  400b6a:	4298      	cmp	r0, r3
  400b6c:	d108      	bne.n	400b80 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400b6e:	461e      	mov	r6, r3
  400b70:	4d17      	ldr	r5, [pc, #92]	; (400bd0 <usart_serial_putchar+0x6c>)
  400b72:	4630      	mov	r0, r6
  400b74:	4621      	mov	r1, r4
  400b76:	47a8      	blx	r5
  400b78:	2800      	cmp	r0, #0
  400b7a:	d1fa      	bne.n	400b72 <usart_serial_putchar+0xe>
		return 1;
  400b7c:	2001      	movs	r0, #1
  400b7e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400b80:	4b14      	ldr	r3, [pc, #80]	; (400bd4 <usart_serial_putchar+0x70>)
  400b82:	4298      	cmp	r0, r3
  400b84:	d108      	bne.n	400b98 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  400b86:	461e      	mov	r6, r3
  400b88:	4d11      	ldr	r5, [pc, #68]	; (400bd0 <usart_serial_putchar+0x6c>)
  400b8a:	4630      	mov	r0, r6
  400b8c:	4621      	mov	r1, r4
  400b8e:	47a8      	blx	r5
  400b90:	2800      	cmp	r0, #0
  400b92:	d1fa      	bne.n	400b8a <usart_serial_putchar+0x26>
		return 1;
  400b94:	2001      	movs	r0, #1
  400b96:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400b98:	4b0f      	ldr	r3, [pc, #60]	; (400bd8 <usart_serial_putchar+0x74>)
  400b9a:	4298      	cmp	r0, r3
  400b9c:	d108      	bne.n	400bb0 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  400b9e:	461e      	mov	r6, r3
  400ba0:	4d0e      	ldr	r5, [pc, #56]	; (400bdc <usart_serial_putchar+0x78>)
  400ba2:	4630      	mov	r0, r6
  400ba4:	4621      	mov	r1, r4
  400ba6:	47a8      	blx	r5
  400ba8:	2800      	cmp	r0, #0
  400baa:	d1fa      	bne.n	400ba2 <usart_serial_putchar+0x3e>
		return 1;
  400bac:	2001      	movs	r0, #1
  400bae:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400bb0:	4b0b      	ldr	r3, [pc, #44]	; (400be0 <usart_serial_putchar+0x7c>)
  400bb2:	4298      	cmp	r0, r3
  400bb4:	d108      	bne.n	400bc8 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  400bb6:	461e      	mov	r6, r3
  400bb8:	4d08      	ldr	r5, [pc, #32]	; (400bdc <usart_serial_putchar+0x78>)
  400bba:	4630      	mov	r0, r6
  400bbc:	4621      	mov	r1, r4
  400bbe:	47a8      	blx	r5
  400bc0:	2800      	cmp	r0, #0
  400bc2:	d1fa      	bne.n	400bba <usart_serial_putchar+0x56>
		return 1;
  400bc4:	2001      	movs	r0, #1
  400bc6:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400bc8:	2000      	movs	r0, #0
}
  400bca:	bd70      	pop	{r4, r5, r6, pc}
  400bcc:	400e0600 	.word	0x400e0600
  400bd0:	004007e1 	.word	0x004007e1
  400bd4:	400e0800 	.word	0x400e0800
  400bd8:	40024000 	.word	0x40024000
  400bdc:	00400805 	.word	0x00400805
  400be0:	40028000 	.word	0x40028000

00400be4 <configure_tc>:
		pio_set(PORT_LED_RED, MASK_LED_RED);
	}
}

static void configure_tc(void)
{
  400be4:	b510      	push	{r4, lr}
	
	/*
	*	Ativa o clock do perifrico TC 0
	* 
	*/
	pmc_enable_periph_clk(ID_TC0);
  400be6:	2017      	movs	r0, #23
  400be8:	4b0e      	ldr	r3, [pc, #56]	; (400c24 <configure_tc+0x40>)
  400bea:	4798      	blx	r3
	*	SLCK	= 32_768		(rtc)
	*
	* Uma opo para achar o valor do divisor  utilizar a funcao
	* tc_find_mck_divisor()
	*/
	tc_init(TC0,0,TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5);
  400bec:	4c0e      	ldr	r4, [pc, #56]	; (400c28 <configure_tc+0x44>)
  400bee:	4620      	mov	r0, r4
  400bf0:	2100      	movs	r1, #0
  400bf2:	f244 0204 	movw	r2, #16388	; 0x4004
  400bf6:	4b0d      	ldr	r3, [pc, #52]	; (400c2c <configure_tc+0x48>)
  400bf8:	4798      	blx	r3
	*	| /
	*	|-----------------> t
	*
	*
	*/
	tc_write_rc(TC0,0,8192);
  400bfa:	4620      	mov	r0, r4
  400bfc:	2100      	movs	r1, #0
  400bfe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400c02:	4b0b      	ldr	r3, [pc, #44]	; (400c30 <configure_tc+0x4c>)
  400c04:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400c06:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400c0a:	4b0a      	ldr	r3, [pc, #40]	; (400c34 <configure_tc+0x50>)
  400c0c:	601a      	str	r2, [r3, #0]
	*	#define TC_IER_CPCS  (0x1u << 4)	RC Compare 
	*	#define TC_IER_LDRAS (0x1u << 5)	RA Loading 
	*	#define TC_IER_LDRBS (0x1u << 6)	RB Loading 
	*	#define TC_IER_ETRGS (0x1u << 7)	External Trigger 
	*/
	tc_enable_interrupt(TC0,0,TC_IER_CPCS);
  400c0e:	4620      	mov	r0, r4
  400c10:	2100      	movs	r1, #0
  400c12:	2210      	movs	r2, #16
  400c14:	4b08      	ldr	r3, [pc, #32]	; (400c38 <configure_tc+0x54>)
  400c16:	4798      	blx	r3
	
	tc_start(TC0, 0);
  400c18:	4620      	mov	r0, r4
  400c1a:	2100      	movs	r1, #0
  400c1c:	4b07      	ldr	r3, [pc, #28]	; (400c3c <configure_tc+0x58>)
  400c1e:	4798      	blx	r3
  400c20:	bd10      	pop	{r4, pc}
  400c22:	bf00      	nop
  400c24:	00400719 	.word	0x00400719
  400c28:	40010000 	.word	0x40010000
  400c2c:	0040076d 	.word	0x0040076d
  400c30:	00400791 	.word	0x00400791
  400c34:	e000e100 	.word	0xe000e100
  400c38:	00400799 	.word	0x00400799
  400c3c:	00400789 	.word	0x00400789

00400c40 <TC0_Handler_blue>:
		pio_clear(PORT_LED_GREEN, MASK_LED_GREEN);
	}
	
}
void TC0_Handler_blue(void)
{
  400c40:	b500      	push	{lr}
  400c42:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/* Clear status bit to acknowledge interrupt */
	ul_dummy = tc_get_status(TC0,0);
  400c44:	480c      	ldr	r0, [pc, #48]	; (400c78 <TC0_Handler_blue+0x38>)
  400c46:	2100      	movs	r1, #0
  400c48:	4b0c      	ldr	r3, [pc, #48]	; (400c7c <TC0_Handler_blue+0x3c>)
  400c4a:	4798      	blx	r3
  400c4c:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  400c4e:	9b01      	ldr	r3, [sp, #4]

	/** Muda o estado do LED */
	
	if (pio_get_output_data_status(PORT_LED_BLUE, MASK_LED_BLUE) == 0) {
  400c50:	480b      	ldr	r0, [pc, #44]	; (400c80 <TC0_Handler_blue+0x40>)
  400c52:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400c56:	4b0b      	ldr	r3, [pc, #44]	; (400c84 <TC0_Handler_blue+0x44>)
  400c58:	4798      	blx	r3
  400c5a:	b928      	cbnz	r0, 400c68 <TC0_Handler_blue+0x28>
		pio_set(PORT_LED_BLUE, MASK_LED_BLUE);
  400c5c:	4808      	ldr	r0, [pc, #32]	; (400c80 <TC0_Handler_blue+0x40>)
  400c5e:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400c62:	4b09      	ldr	r3, [pc, #36]	; (400c88 <TC0_Handler_blue+0x48>)
  400c64:	4798      	blx	r3
  400c66:	e004      	b.n	400c72 <TC0_Handler_blue+0x32>
		} else {
		pio_clear(PIN_LED_BLUE, MASK_LED_BLUE);
  400c68:	2013      	movs	r0, #19
  400c6a:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400c6e:	4b07      	ldr	r3, [pc, #28]	; (400c8c <TC0_Handler_blue+0x4c>)
  400c70:	4798      	blx	r3
	}
	
}
  400c72:	b003      	add	sp, #12
  400c74:	f85d fb04 	ldr.w	pc, [sp], #4
  400c78:	40010000 	.word	0x40010000
  400c7c:	004007a1 	.word	0x004007a1
  400c80:	400e0e00 	.word	0x400e0e00
  400c84:	00400375 	.word	0x00400375
  400c88:	0040027d 	.word	0x0040027d
  400c8c:	00400281 	.word	0x00400281

00400c90 <config_uart>:
/************************************************************************/
/* Configura UART                                                       */
/************************************************************************/


void config_uart(void){
  400c90:	b530      	push	{r4, r5, lr}
  400c92:	b085      	sub	sp, #20
	
	/* configura pinos */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400c94:	4816      	ldr	r0, [pc, #88]	; (400cf0 <config_uart+0x60>)
  400c96:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400c9a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400c9e:	4b15      	ldr	r3, [pc, #84]	; (400cf4 <config_uart+0x64>)
  400ca0:	4798      	blx	r3
  400ca2:	2008      	movs	r0, #8
  400ca4:	4d14      	ldr	r5, [pc, #80]	; (400cf8 <config_uart+0x68>)
  400ca6:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400ca8:	4c14      	ldr	r4, [pc, #80]	; (400cfc <config_uart+0x6c>)
  400caa:	4b15      	ldr	r3, [pc, #84]	; (400d00 <config_uart+0x70>)
  400cac:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400cae:	4a15      	ldr	r2, [pc, #84]	; (400d04 <config_uart+0x74>)
  400cb0:	4b15      	ldr	r3, [pc, #84]	; (400d08 <config_uart+0x78>)
  400cb2:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400cb4:	4a15      	ldr	r2, [pc, #84]	; (400d0c <config_uart+0x7c>)
  400cb6:	4b16      	ldr	r3, [pc, #88]	; (400d10 <config_uart+0x80>)
  400cb8:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400cba:	4b16      	ldr	r3, [pc, #88]	; (400d14 <config_uart+0x84>)
  400cbc:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400cbe:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400cc2:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400cc4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400cc8:	9303      	str	r3, [sp, #12]
  400cca:	2008      	movs	r0, #8
  400ccc:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400cce:	4620      	mov	r0, r4
  400cd0:	a901      	add	r1, sp, #4
  400cd2:	4b11      	ldr	r3, [pc, #68]	; (400d18 <config_uart+0x88>)
  400cd4:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400cd6:	4d11      	ldr	r5, [pc, #68]	; (400d1c <config_uart+0x8c>)
  400cd8:	682b      	ldr	r3, [r5, #0]
  400cda:	6898      	ldr	r0, [r3, #8]
  400cdc:	2100      	movs	r1, #0
  400cde:	4c10      	ldr	r4, [pc, #64]	; (400d20 <config_uart+0x90>)
  400ce0:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400ce2:	682b      	ldr	r3, [r5, #0]
  400ce4:	6858      	ldr	r0, [r3, #4]
  400ce6:	2100      	movs	r1, #0
  400ce8:	47a0      	blx	r4
		.paritytype = UART_MR_PAR_NO,
		.stopbits   = 0
	};
	
	stdio_serial_init((Usart *)CONF_UART, &uart_serial_options);
}
  400cea:	b005      	add	sp, #20
  400cec:	bd30      	pop	{r4, r5, pc}
  400cee:	bf00      	nop
  400cf0:	400e0e00 	.word	0x400e0e00
  400cf4:	004004ad 	.word	0x004004ad
  400cf8:	00400719 	.word	0x00400719
  400cfc:	400e0600 	.word	0x400e0600
  400d00:	2000093c 	.word	0x2000093c
  400d04:	00400b65 	.word	0x00400b65
  400d08:	20000938 	.word	0x20000938
  400d0c:	00400add 	.word	0x00400add
  400d10:	20000934 	.word	0x20000934
  400d14:	07270e00 	.word	0x07270e00
  400d18:	004007a9 	.word	0x004007a9
  400d1c:	20000430 	.word	0x20000430
  400d20:	00401025 	.word	0x00401025

00400d24 <main>:

/************************************************************************/
/* Main                                                                 */
/************************************************************************/
int main(void)
{
  400d24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d28:	b084      	sub	sp, #16
	uint8_t uc_key;

	/* Initialize the system */
	sysclk_init();
  400d2a:	4f49      	ldr	r7, [pc, #292]	; (400e50 <main+0x12c>)
  400d2c:	47b8      	blx	r7
	board_init();
  400d2e:	4b49      	ldr	r3, [pc, #292]	; (400e54 <main+0x130>)
  400d30:	4798      	blx	r3

	/* Configure LED 1 */
	pmc_enable_periph_clk(ID_LED_BLUE);
  400d32:	200b      	movs	r0, #11
  400d34:	4c48      	ldr	r4, [pc, #288]	; (400e58 <main+0x134>)
  400d36:	47a0      	blx	r4
	pio_set_output(PORT_LED_BLUE  , MASK_LED_BLUE	,1,0,0);
  400d38:	f8df 8164 	ldr.w	r8, [pc, #356]	; 400ea0 <main+0x17c>
  400d3c:	2500      	movs	r5, #0
  400d3e:	9500      	str	r5, [sp, #0]
  400d40:	4640      	mov	r0, r8
  400d42:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400d46:	2201      	movs	r2, #1
  400d48:	462b      	mov	r3, r5
  400d4a:	4e44      	ldr	r6, [pc, #272]	; (400e5c <main+0x138>)
  400d4c:	47b0      	blx	r6
	pmc_enable_periph_clk(ID_LED_BLUE);
  400d4e:	200b      	movs	r0, #11
  400d50:	47a0      	blx	r4
	pio_set_output(PORT_LED_GREEN  , MASK_LED_GREEN	,1,0,0);
  400d52:	9500      	str	r5, [sp, #0]
  400d54:	4640      	mov	r0, r8
  400d56:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400d5a:	2201      	movs	r2, #1
  400d5c:	462b      	mov	r3, r5
  400d5e:	47b0      	blx	r6
	pmc_enable_periph_clk(ID_LED_BLUE);
  400d60:	200b      	movs	r0, #11
  400d62:	47a0      	blx	r4
	pio_set_output(PORT_LED_RED  , MASK_LED_RED	,1,0,1);
  400d64:	2201      	movs	r2, #1
  400d66:	9200      	str	r2, [sp, #0]
  400d68:	483d      	ldr	r0, [pc, #244]	; (400e60 <main+0x13c>)
  400d6a:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400d6e:	462b      	mov	r3, r5
  400d70:	47b0      	blx	r6
	

	/* Initialize debug console */
	config_uart();
  400d72:	4b3c      	ldr	r3, [pc, #240]	; (400e64 <main+0x140>)
  400d74:	4798      	blx	r3
	
	/* frase de boas vindas */
	puts(" ---------------------------- \n\r"
  400d76:	483c      	ldr	r0, [pc, #240]	; (400e68 <main+0x144>)
  400d78:	4d3c      	ldr	r5, [pc, #240]	; (400e6c <main+0x148>)
  400d7a:	47a8      	blx	r5
/************************************************************************/
/* Display Menu                                                         */
/************************************************************************/
static void display_menu(void)
{
	puts(" 1 : exibe novamente esse menu \n\r"
  400d7c:	483c      	ldr	r0, [pc, #240]	; (400e70 <main+0x14c>)
  400d7e:	47a8      	blx	r5
	display_menu();
	
	/**
	* Inicializando o clock do uP
	*/
	sysclk_init();
  400d80:	47b8      	blx	r7
	
	/** 
	*  Desabilitando o WathDog do uP
	*/
	WDT->WDT_MR = WDT_MR_WDDIS;
  400d82:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400d86:	4b3b      	ldr	r3, [pc, #236]	; (400e74 <main+0x150>)
  400d88:	605a      	str	r2, [r3, #4]
		
	/**
	* Ativa clock nos perifricos
	*/
	pmc_enable_periph_clk(ID_LED_BLUE);
  400d8a:	200b      	movs	r0, #11
  400d8c:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_LED_GREEN);
  400d8e:	200b      	movs	r0, #11
  400d90:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_LED_RED);
  400d92:	200d      	movs	r0, #13
  400d94:	47a0      	blx	r4
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
  400d96:	4d38      	ldr	r5, [pc, #224]	; (400e78 <main+0x154>)
  400d98:	4c38      	ldr	r4, [pc, #224]	; (400e7c <main+0x158>)
				puts("Led OFF \n\r");
				configure_tc();
				//TC0_Handler_red();
				break;
			case '7' :
				pio_clear(PORT_LED_RED, MASK_LED_RED);
  400d9a:	4f31      	ldr	r7, [pc, #196]	; (400e60 <main+0x13c>)
				puts("Led ON \n\r");
				configure_tc();
				//TC0_Handler_green();
			    break;
			case '5' :
				pio_set(PORT_LED_GREEN, MASK_LED_GREEN);
  400d9c:	4646      	mov	r6, r8
  400d9e:	4620      	mov	r0, r4
  400da0:	f10d 010f 	add.w	r1, sp, #15
  400da4:	47a8      	blx	r5
  400da6:	2800      	cmp	r0, #0
  400da8:	d1f9      	bne.n	400d9e <main+0x7a>

	while (1) {
			
	usart_serial_getchar((Usart *)CONSOLE_UART, &uc_key);

		switch (uc_key) {
  400daa:	f89d 100f 	ldrb.w	r1, [sp, #15]
  400dae:	f1a1 0331 	sub.w	r3, r1, #49	; 0x31
  400db2:	2b06      	cmp	r3, #6
  400db4:	d847      	bhi.n	400e46 <main+0x122>
  400db6:	e8df f003 	tbb	[pc, r3]
  400dba:	0804      	.short	0x0804
  400dbc:	32291e15 	.word	0x32291e15
  400dc0:	3d          	.byte	0x3d
  400dc1:	00          	.byte	0x00
/************************************************************************/
/* Display Menu                                                         */
/************************************************************************/
static void display_menu(void)
{
	puts(" 1 : exibe novamente esse menu \n\r"
  400dc2:	482b      	ldr	r0, [pc, #172]	; (400e70 <main+0x14c>)
  400dc4:	4b29      	ldr	r3, [pc, #164]	; (400e6c <main+0x148>)
  400dc6:	4798      	blx	r3
  400dc8:	e7e9      	b.n	400d9e <main+0x7a>
		switch (uc_key) {
			case '1':
				display_menu();
				break;
			case '2':
				pio_clear(PORT_LED_BLUE, MASK_LED_BLUE);
  400dca:	4630      	mov	r0, r6
  400dcc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400dd0:	4b2b      	ldr	r3, [pc, #172]	; (400e80 <main+0x15c>)
  400dd2:	4798      	blx	r3
				puts("Led ON \n\r");
  400dd4:	482b      	ldr	r0, [pc, #172]	; (400e84 <main+0x160>)
  400dd6:	4b25      	ldr	r3, [pc, #148]	; (400e6c <main+0x148>)
  400dd8:	4798      	blx	r3
				configure_tc();
  400dda:	4b2b      	ldr	r3, [pc, #172]	; (400e88 <main+0x164>)
  400ddc:	4798      	blx	r3
				TC0_Handler_blue();
  400dde:	4b2b      	ldr	r3, [pc, #172]	; (400e8c <main+0x168>)
  400de0:	4798      	blx	r3
				break;
  400de2:	e7dc      	b.n	400d9e <main+0x7a>
			case '3' :
				pio_set(PORT_LED_BLUE, MASK_LED_BLUE);
  400de4:	4630      	mov	r0, r6
  400de6:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400dea:	4b29      	ldr	r3, [pc, #164]	; (400e90 <main+0x16c>)
  400dec:	4798      	blx	r3
				puts("Led OFF \n\r");
  400dee:	4829      	ldr	r0, [pc, #164]	; (400e94 <main+0x170>)
  400df0:	4b1e      	ldr	r3, [pc, #120]	; (400e6c <main+0x148>)
  400df2:	4798      	blx	r3
	
				break;
  400df4:	e7d3      	b.n	400d9e <main+0x7a>
			case '4' :
				pio_clear(PORT_LED_GREEN, MASK_LED_GREEN);
  400df6:	4630      	mov	r0, r6
  400df8:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400dfc:	4b20      	ldr	r3, [pc, #128]	; (400e80 <main+0x15c>)
  400dfe:	4798      	blx	r3
				puts("Led ON \n\r");
  400e00:	4820      	ldr	r0, [pc, #128]	; (400e84 <main+0x160>)
  400e02:	4b1a      	ldr	r3, [pc, #104]	; (400e6c <main+0x148>)
  400e04:	4798      	blx	r3
				configure_tc();
  400e06:	4b20      	ldr	r3, [pc, #128]	; (400e88 <main+0x164>)
  400e08:	4798      	blx	r3
				//TC0_Handler_green();
			    break;
  400e0a:	e7c8      	b.n	400d9e <main+0x7a>
			case '5' :
				pio_set(PORT_LED_GREEN, MASK_LED_GREEN);
  400e0c:	4630      	mov	r0, r6
  400e0e:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400e12:	4b1f      	ldr	r3, [pc, #124]	; (400e90 <main+0x16c>)
  400e14:	4798      	blx	r3
				puts("Led OFF \n\r");
  400e16:	481f      	ldr	r0, [pc, #124]	; (400e94 <main+0x170>)
  400e18:	4b14      	ldr	r3, [pc, #80]	; (400e6c <main+0x148>)
  400e1a:	4798      	blx	r3
				break;
  400e1c:	e7bf      	b.n	400d9e <main+0x7a>
			case '6' :
				pio_set(PORT_LED_RED, MASK_LED_RED);
  400e1e:	4638      	mov	r0, r7
  400e20:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400e24:	4b1a      	ldr	r3, [pc, #104]	; (400e90 <main+0x16c>)
  400e26:	4798      	blx	r3
				puts("Led OFF \n\r");
  400e28:	481a      	ldr	r0, [pc, #104]	; (400e94 <main+0x170>)
  400e2a:	4b10      	ldr	r3, [pc, #64]	; (400e6c <main+0x148>)
  400e2c:	4798      	blx	r3
				configure_tc();
  400e2e:	4b16      	ldr	r3, [pc, #88]	; (400e88 <main+0x164>)
  400e30:	4798      	blx	r3
				//TC0_Handler_red();
				break;
  400e32:	e7b4      	b.n	400d9e <main+0x7a>
			case '7' :
				pio_clear(PORT_LED_RED, MASK_LED_RED);
  400e34:	4638      	mov	r0, r7
  400e36:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400e3a:	4b11      	ldr	r3, [pc, #68]	; (400e80 <main+0x15c>)
  400e3c:	4798      	blx	r3
				puts("Led ON \n\r");
  400e3e:	4811      	ldr	r0, [pc, #68]	; (400e84 <main+0x160>)
  400e40:	4b0a      	ldr	r3, [pc, #40]	; (400e6c <main+0x148>)
  400e42:	4798      	blx	r3
				
				break;
  400e44:	e7ab      	b.n	400d9e <main+0x7a>
			default:
				printf("Opcao nao definida: %d \n\r", uc_key);
  400e46:	4814      	ldr	r0, [pc, #80]	; (400e98 <main+0x174>)
  400e48:	4b14      	ldr	r3, [pc, #80]	; (400e9c <main+0x178>)
  400e4a:	4798      	blx	r3
  400e4c:	e7a7      	b.n	400d9e <main+0x7a>
  400e4e:	bf00      	nop
  400e50:	00400129 	.word	0x00400129
  400e54:	00400219 	.word	0x00400219
  400e58:	00400719 	.word	0x00400719
  400e5c:	0040034d 	.word	0x0040034d
  400e60:	400e1200 	.word	0x400e1200
  400e64:	00400c91 	.word	0x00400c91
  400e68:	00403ecc 	.word	0x00403ecc
  400e6c:	00401015 	.word	0x00401015
  400e70:	00403f28 	.word	0x00403f28
  400e74:	400e1450 	.word	0x400e1450
  400e78:	004007f1 	.word	0x004007f1
  400e7c:	400e0600 	.word	0x400e0600
  400e80:	00400281 	.word	0x00400281
  400e84:	00403ff4 	.word	0x00403ff4
  400e88:	00400be5 	.word	0x00400be5
  400e8c:	00400c41 	.word	0x00400c41
  400e90:	0040027d 	.word	0x0040027d
  400e94:	00404000 	.word	0x00404000
  400e98:	0040400c 	.word	0x0040400c
  400e9c:	00400ef5 	.word	0x00400ef5
  400ea0:	400e0e00 	.word	0x400e0e00

00400ea4 <__libc_init_array>:
  400ea4:	b570      	push	{r4, r5, r6, lr}
  400ea6:	4e0f      	ldr	r6, [pc, #60]	; (400ee4 <__libc_init_array+0x40>)
  400ea8:	4d0f      	ldr	r5, [pc, #60]	; (400ee8 <__libc_init_array+0x44>)
  400eaa:	1b76      	subs	r6, r6, r5
  400eac:	10b6      	asrs	r6, r6, #2
  400eae:	bf18      	it	ne
  400eb0:	2400      	movne	r4, #0
  400eb2:	d005      	beq.n	400ec0 <__libc_init_array+0x1c>
  400eb4:	3401      	adds	r4, #1
  400eb6:	f855 3b04 	ldr.w	r3, [r5], #4
  400eba:	4798      	blx	r3
  400ebc:	42a6      	cmp	r6, r4
  400ebe:	d1f9      	bne.n	400eb4 <__libc_init_array+0x10>
  400ec0:	4e0a      	ldr	r6, [pc, #40]	; (400eec <__libc_init_array+0x48>)
  400ec2:	4d0b      	ldr	r5, [pc, #44]	; (400ef0 <__libc_init_array+0x4c>)
  400ec4:	1b76      	subs	r6, r6, r5
  400ec6:	f003 f8dd 	bl	404084 <_init>
  400eca:	10b6      	asrs	r6, r6, #2
  400ecc:	bf18      	it	ne
  400ece:	2400      	movne	r4, #0
  400ed0:	d006      	beq.n	400ee0 <__libc_init_array+0x3c>
  400ed2:	3401      	adds	r4, #1
  400ed4:	f855 3b04 	ldr.w	r3, [r5], #4
  400ed8:	4798      	blx	r3
  400eda:	42a6      	cmp	r6, r4
  400edc:	d1f9      	bne.n	400ed2 <__libc_init_array+0x2e>
  400ede:	bd70      	pop	{r4, r5, r6, pc}
  400ee0:	bd70      	pop	{r4, r5, r6, pc}
  400ee2:	bf00      	nop
  400ee4:	00404090 	.word	0x00404090
  400ee8:	00404090 	.word	0x00404090
  400eec:	00404098 	.word	0x00404098
  400ef0:	00404090 	.word	0x00404090

00400ef4 <iprintf>:
  400ef4:	b40f      	push	{r0, r1, r2, r3}
  400ef6:	b500      	push	{lr}
  400ef8:	4907      	ldr	r1, [pc, #28]	; (400f18 <iprintf+0x24>)
  400efa:	b083      	sub	sp, #12
  400efc:	ab04      	add	r3, sp, #16
  400efe:	6808      	ldr	r0, [r1, #0]
  400f00:	f853 2b04 	ldr.w	r2, [r3], #4
  400f04:	6881      	ldr	r1, [r0, #8]
  400f06:	9301      	str	r3, [sp, #4]
  400f08:	f000 f97a 	bl	401200 <_vfiprintf_r>
  400f0c:	b003      	add	sp, #12
  400f0e:	f85d eb04 	ldr.w	lr, [sp], #4
  400f12:	b004      	add	sp, #16
  400f14:	4770      	bx	lr
  400f16:	bf00      	nop
  400f18:	20000430 	.word	0x20000430

00400f1c <memset>:
  400f1c:	b470      	push	{r4, r5, r6}
  400f1e:	0784      	lsls	r4, r0, #30
  400f20:	d046      	beq.n	400fb0 <memset+0x94>
  400f22:	1e54      	subs	r4, r2, #1
  400f24:	2a00      	cmp	r2, #0
  400f26:	d041      	beq.n	400fac <memset+0x90>
  400f28:	b2cd      	uxtb	r5, r1
  400f2a:	4603      	mov	r3, r0
  400f2c:	e002      	b.n	400f34 <memset+0x18>
  400f2e:	1e62      	subs	r2, r4, #1
  400f30:	b3e4      	cbz	r4, 400fac <memset+0x90>
  400f32:	4614      	mov	r4, r2
  400f34:	f803 5b01 	strb.w	r5, [r3], #1
  400f38:	079a      	lsls	r2, r3, #30
  400f3a:	d1f8      	bne.n	400f2e <memset+0x12>
  400f3c:	2c03      	cmp	r4, #3
  400f3e:	d92e      	bls.n	400f9e <memset+0x82>
  400f40:	b2cd      	uxtb	r5, r1
  400f42:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  400f46:	2c0f      	cmp	r4, #15
  400f48:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400f4c:	d919      	bls.n	400f82 <memset+0x66>
  400f4e:	f103 0210 	add.w	r2, r3, #16
  400f52:	4626      	mov	r6, r4
  400f54:	3e10      	subs	r6, #16
  400f56:	2e0f      	cmp	r6, #15
  400f58:	f842 5c10 	str.w	r5, [r2, #-16]
  400f5c:	f842 5c0c 	str.w	r5, [r2, #-12]
  400f60:	f842 5c08 	str.w	r5, [r2, #-8]
  400f64:	f842 5c04 	str.w	r5, [r2, #-4]
  400f68:	f102 0210 	add.w	r2, r2, #16
  400f6c:	d8f2      	bhi.n	400f54 <memset+0x38>
  400f6e:	f1a4 0210 	sub.w	r2, r4, #16
  400f72:	f022 020f 	bic.w	r2, r2, #15
  400f76:	f004 040f 	and.w	r4, r4, #15
  400f7a:	3210      	adds	r2, #16
  400f7c:	2c03      	cmp	r4, #3
  400f7e:	4413      	add	r3, r2
  400f80:	d90d      	bls.n	400f9e <memset+0x82>
  400f82:	461e      	mov	r6, r3
  400f84:	4622      	mov	r2, r4
  400f86:	3a04      	subs	r2, #4
  400f88:	2a03      	cmp	r2, #3
  400f8a:	f846 5b04 	str.w	r5, [r6], #4
  400f8e:	d8fa      	bhi.n	400f86 <memset+0x6a>
  400f90:	1f22      	subs	r2, r4, #4
  400f92:	f022 0203 	bic.w	r2, r2, #3
  400f96:	3204      	adds	r2, #4
  400f98:	4413      	add	r3, r2
  400f9a:	f004 0403 	and.w	r4, r4, #3
  400f9e:	b12c      	cbz	r4, 400fac <memset+0x90>
  400fa0:	b2c9      	uxtb	r1, r1
  400fa2:	441c      	add	r4, r3
  400fa4:	f803 1b01 	strb.w	r1, [r3], #1
  400fa8:	42a3      	cmp	r3, r4
  400faa:	d1fb      	bne.n	400fa4 <memset+0x88>
  400fac:	bc70      	pop	{r4, r5, r6}
  400fae:	4770      	bx	lr
  400fb0:	4614      	mov	r4, r2
  400fb2:	4603      	mov	r3, r0
  400fb4:	e7c2      	b.n	400f3c <memset+0x20>
  400fb6:	bf00      	nop

00400fb8 <_puts_r>:
  400fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
  400fba:	4604      	mov	r4, r0
  400fbc:	b089      	sub	sp, #36	; 0x24
  400fbe:	4608      	mov	r0, r1
  400fc0:	460d      	mov	r5, r1
  400fc2:	f000 f8b3 	bl	40112c <strlen>
  400fc6:	68a3      	ldr	r3, [r4, #8]
  400fc8:	4f11      	ldr	r7, [pc, #68]	; (401010 <_puts_r+0x58>)
  400fca:	899a      	ldrh	r2, [r3, #12]
  400fcc:	9504      	str	r5, [sp, #16]
  400fce:	2102      	movs	r1, #2
  400fd0:	f100 0e01 	add.w	lr, r0, #1
  400fd4:	2601      	movs	r6, #1
  400fd6:	ad04      	add	r5, sp, #16
  400fd8:	9102      	str	r1, [sp, #8]
  400fda:	0491      	lsls	r1, r2, #18
  400fdc:	9005      	str	r0, [sp, #20]
  400fde:	f8cd e00c 	str.w	lr, [sp, #12]
  400fe2:	9706      	str	r7, [sp, #24]
  400fe4:	9607      	str	r6, [sp, #28]
  400fe6:	9501      	str	r5, [sp, #4]
  400fe8:	d406      	bmi.n	400ff8 <_puts_r+0x40>
  400fea:	6e59      	ldr	r1, [r3, #100]	; 0x64
  400fec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  400ff0:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  400ff4:	819a      	strh	r2, [r3, #12]
  400ff6:	6659      	str	r1, [r3, #100]	; 0x64
  400ff8:	4620      	mov	r0, r4
  400ffa:	4619      	mov	r1, r3
  400ffc:	aa01      	add	r2, sp, #4
  400ffe:	f001 faa3 	bl	402548 <__sfvwrite_r>
  401002:	2800      	cmp	r0, #0
  401004:	bf14      	ite	ne
  401006:	f04f 30ff 	movne.w	r0, #4294967295
  40100a:	200a      	moveq	r0, #10
  40100c:	b009      	add	sp, #36	; 0x24
  40100e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401010:	00404030 	.word	0x00404030

00401014 <puts>:
  401014:	4b02      	ldr	r3, [pc, #8]	; (401020 <puts+0xc>)
  401016:	4601      	mov	r1, r0
  401018:	6818      	ldr	r0, [r3, #0]
  40101a:	f7ff bfcd 	b.w	400fb8 <_puts_r>
  40101e:	bf00      	nop
  401020:	20000430 	.word	0x20000430

00401024 <setbuf>:
  401024:	2900      	cmp	r1, #0
  401026:	bf0c      	ite	eq
  401028:	2202      	moveq	r2, #2
  40102a:	2200      	movne	r2, #0
  40102c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401030:	f000 b800 	b.w	401034 <setvbuf>

00401034 <setvbuf>:
  401034:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401038:	4c3a      	ldr	r4, [pc, #232]	; (401124 <setvbuf+0xf0>)
  40103a:	6826      	ldr	r6, [r4, #0]
  40103c:	460d      	mov	r5, r1
  40103e:	4604      	mov	r4, r0
  401040:	4690      	mov	r8, r2
  401042:	461f      	mov	r7, r3
  401044:	b116      	cbz	r6, 40104c <setvbuf+0x18>
  401046:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  401048:	2b00      	cmp	r3, #0
  40104a:	d03c      	beq.n	4010c6 <setvbuf+0x92>
  40104c:	f1b8 0f02 	cmp.w	r8, #2
  401050:	d82f      	bhi.n	4010b2 <setvbuf+0x7e>
  401052:	2f00      	cmp	r7, #0
  401054:	db2d      	blt.n	4010b2 <setvbuf+0x7e>
  401056:	4621      	mov	r1, r4
  401058:	4630      	mov	r0, r6
  40105a:	f001 f831 	bl	4020c0 <_fflush_r>
  40105e:	89a1      	ldrh	r1, [r4, #12]
  401060:	2300      	movs	r3, #0
  401062:	6063      	str	r3, [r4, #4]
  401064:	61a3      	str	r3, [r4, #24]
  401066:	060b      	lsls	r3, r1, #24
  401068:	d427      	bmi.n	4010ba <setvbuf+0x86>
  40106a:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  40106e:	b289      	uxth	r1, r1
  401070:	f1b8 0f02 	cmp.w	r8, #2
  401074:	81a1      	strh	r1, [r4, #12]
  401076:	d02a      	beq.n	4010ce <setvbuf+0x9a>
  401078:	2d00      	cmp	r5, #0
  40107a:	d036      	beq.n	4010ea <setvbuf+0xb6>
  40107c:	f1b8 0f01 	cmp.w	r8, #1
  401080:	d011      	beq.n	4010a6 <setvbuf+0x72>
  401082:	b289      	uxth	r1, r1
  401084:	f001 0008 	and.w	r0, r1, #8
  401088:	4b27      	ldr	r3, [pc, #156]	; (401128 <setvbuf+0xf4>)
  40108a:	63f3      	str	r3, [r6, #60]	; 0x3c
  40108c:	b280      	uxth	r0, r0
  40108e:	6025      	str	r5, [r4, #0]
  401090:	6125      	str	r5, [r4, #16]
  401092:	6167      	str	r7, [r4, #20]
  401094:	b178      	cbz	r0, 4010b6 <setvbuf+0x82>
  401096:	f011 0f03 	tst.w	r1, #3
  40109a:	bf18      	it	ne
  40109c:	2700      	movne	r7, #0
  40109e:	60a7      	str	r7, [r4, #8]
  4010a0:	2000      	movs	r0, #0
  4010a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4010a6:	f041 0101 	orr.w	r1, r1, #1
  4010aa:	427b      	negs	r3, r7
  4010ac:	81a1      	strh	r1, [r4, #12]
  4010ae:	61a3      	str	r3, [r4, #24]
  4010b0:	e7e7      	b.n	401082 <setvbuf+0x4e>
  4010b2:	f04f 30ff 	mov.w	r0, #4294967295
  4010b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4010ba:	6921      	ldr	r1, [r4, #16]
  4010bc:	4630      	mov	r0, r6
  4010be:	f001 f96b 	bl	402398 <_free_r>
  4010c2:	89a1      	ldrh	r1, [r4, #12]
  4010c4:	e7d1      	b.n	40106a <setvbuf+0x36>
  4010c6:	4630      	mov	r0, r6
  4010c8:	f001 f88e 	bl	4021e8 <__sinit>
  4010cc:	e7be      	b.n	40104c <setvbuf+0x18>
  4010ce:	2000      	movs	r0, #0
  4010d0:	f104 0343 	add.w	r3, r4, #67	; 0x43
  4010d4:	f041 0102 	orr.w	r1, r1, #2
  4010d8:	2500      	movs	r5, #0
  4010da:	2201      	movs	r2, #1
  4010dc:	81a1      	strh	r1, [r4, #12]
  4010de:	60a5      	str	r5, [r4, #8]
  4010e0:	6023      	str	r3, [r4, #0]
  4010e2:	6123      	str	r3, [r4, #16]
  4010e4:	6162      	str	r2, [r4, #20]
  4010e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4010ea:	2f00      	cmp	r7, #0
  4010ec:	bf08      	it	eq
  4010ee:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  4010f2:	4638      	mov	r0, r7
  4010f4:	f001 fc58 	bl	4029a8 <malloc>
  4010f8:	4605      	mov	r5, r0
  4010fa:	b128      	cbz	r0, 401108 <setvbuf+0xd4>
  4010fc:	89a1      	ldrh	r1, [r4, #12]
  4010fe:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  401102:	b289      	uxth	r1, r1
  401104:	81a1      	strh	r1, [r4, #12]
  401106:	e7b9      	b.n	40107c <setvbuf+0x48>
  401108:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40110c:	f001 fc4c 	bl	4029a8 <malloc>
  401110:	4605      	mov	r5, r0
  401112:	b918      	cbnz	r0, 40111c <setvbuf+0xe8>
  401114:	89a1      	ldrh	r1, [r4, #12]
  401116:	f04f 30ff 	mov.w	r0, #4294967295
  40111a:	e7d9      	b.n	4010d0 <setvbuf+0x9c>
  40111c:	f44f 6780 	mov.w	r7, #1024	; 0x400
  401120:	e7ec      	b.n	4010fc <setvbuf+0xc8>
  401122:	bf00      	nop
  401124:	20000430 	.word	0x20000430
  401128:	004020ed 	.word	0x004020ed

0040112c <strlen>:
  40112c:	f020 0103 	bic.w	r1, r0, #3
  401130:	f010 0003 	ands.w	r0, r0, #3
  401134:	f1c0 0000 	rsb	r0, r0, #0
  401138:	f851 3b04 	ldr.w	r3, [r1], #4
  40113c:	f100 0c04 	add.w	ip, r0, #4
  401140:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  401144:	f06f 0200 	mvn.w	r2, #0
  401148:	bf1c      	itt	ne
  40114a:	fa22 f20c 	lsrne.w	r2, r2, ip
  40114e:	4313      	orrne	r3, r2
  401150:	f04f 0c01 	mov.w	ip, #1
  401154:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  401158:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40115c:	eba3 020c 	sub.w	r2, r3, ip
  401160:	ea22 0203 	bic.w	r2, r2, r3
  401164:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  401168:	bf04      	itt	eq
  40116a:	f851 3b04 	ldreq.w	r3, [r1], #4
  40116e:	3004      	addeq	r0, #4
  401170:	d0f4      	beq.n	40115c <strlen+0x30>
  401172:	f1c2 0100 	rsb	r1, r2, #0
  401176:	ea02 0201 	and.w	r2, r2, r1
  40117a:	fab2 f282 	clz	r2, r2
  40117e:	f1c2 021f 	rsb	r2, r2, #31
  401182:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  401186:	4770      	bx	lr

00401188 <__sprint_r.part.0>:
  401188:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40118a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40118e:	049c      	lsls	r4, r3, #18
  401190:	460f      	mov	r7, r1
  401192:	4692      	mov	sl, r2
  401194:	d52b      	bpl.n	4011ee <__sprint_r.part.0+0x66>
  401196:	6893      	ldr	r3, [r2, #8]
  401198:	6812      	ldr	r2, [r2, #0]
  40119a:	b333      	cbz	r3, 4011ea <__sprint_r.part.0+0x62>
  40119c:	4680      	mov	r8, r0
  40119e:	f102 0908 	add.w	r9, r2, #8
  4011a2:	e919 0060 	ldmdb	r9, {r5, r6}
  4011a6:	08b6      	lsrs	r6, r6, #2
  4011a8:	d017      	beq.n	4011da <__sprint_r.part.0+0x52>
  4011aa:	3d04      	subs	r5, #4
  4011ac:	2400      	movs	r4, #0
  4011ae:	e001      	b.n	4011b4 <__sprint_r.part.0+0x2c>
  4011b0:	42a6      	cmp	r6, r4
  4011b2:	d010      	beq.n	4011d6 <__sprint_r.part.0+0x4e>
  4011b4:	4640      	mov	r0, r8
  4011b6:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4011ba:	463a      	mov	r2, r7
  4011bc:	f001 f88c 	bl	4022d8 <_fputwc_r>
  4011c0:	1c43      	adds	r3, r0, #1
  4011c2:	f104 0401 	add.w	r4, r4, #1
  4011c6:	d1f3      	bne.n	4011b0 <__sprint_r.part.0+0x28>
  4011c8:	2300      	movs	r3, #0
  4011ca:	f8ca 3008 	str.w	r3, [sl, #8]
  4011ce:	f8ca 3004 	str.w	r3, [sl, #4]
  4011d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4011d6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4011da:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  4011de:	f8ca 3008 	str.w	r3, [sl, #8]
  4011e2:	f109 0908 	add.w	r9, r9, #8
  4011e6:	2b00      	cmp	r3, #0
  4011e8:	d1db      	bne.n	4011a2 <__sprint_r.part.0+0x1a>
  4011ea:	2000      	movs	r0, #0
  4011ec:	e7ec      	b.n	4011c8 <__sprint_r.part.0+0x40>
  4011ee:	f001 f9ab 	bl	402548 <__sfvwrite_r>
  4011f2:	2300      	movs	r3, #0
  4011f4:	f8ca 3008 	str.w	r3, [sl, #8]
  4011f8:	f8ca 3004 	str.w	r3, [sl, #4]
  4011fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00401200 <_vfiprintf_r>:
  401200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401204:	b0ab      	sub	sp, #172	; 0xac
  401206:	461c      	mov	r4, r3
  401208:	9100      	str	r1, [sp, #0]
  40120a:	4693      	mov	fp, r2
  40120c:	9304      	str	r3, [sp, #16]
  40120e:	9001      	str	r0, [sp, #4]
  401210:	b118      	cbz	r0, 40121a <_vfiprintf_r+0x1a>
  401212:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401214:	2b00      	cmp	r3, #0
  401216:	f000 80e3 	beq.w	4013e0 <_vfiprintf_r+0x1e0>
  40121a:	9b00      	ldr	r3, [sp, #0]
  40121c:	8999      	ldrh	r1, [r3, #12]
  40121e:	b28a      	uxth	r2, r1
  401220:	0490      	lsls	r0, r2, #18
  401222:	d408      	bmi.n	401236 <_vfiprintf_r+0x36>
  401224:	4618      	mov	r0, r3
  401226:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  401228:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  40122c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401230:	8182      	strh	r2, [r0, #12]
  401232:	6643      	str	r3, [r0, #100]	; 0x64
  401234:	b292      	uxth	r2, r2
  401236:	0711      	lsls	r1, r2, #28
  401238:	f140 80b2 	bpl.w	4013a0 <_vfiprintf_r+0x1a0>
  40123c:	9b00      	ldr	r3, [sp, #0]
  40123e:	691b      	ldr	r3, [r3, #16]
  401240:	2b00      	cmp	r3, #0
  401242:	f000 80ad 	beq.w	4013a0 <_vfiprintf_r+0x1a0>
  401246:	f002 021a 	and.w	r2, r2, #26
  40124a:	2a0a      	cmp	r2, #10
  40124c:	f000 80b4 	beq.w	4013b8 <_vfiprintf_r+0x1b8>
  401250:	2300      	movs	r3, #0
  401252:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
  401256:	9309      	str	r3, [sp, #36]	; 0x24
  401258:	930f      	str	r3, [sp, #60]	; 0x3c
  40125a:	930e      	str	r3, [sp, #56]	; 0x38
  40125c:	9302      	str	r3, [sp, #8]
  40125e:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  401262:	4654      	mov	r4, sl
  401264:	f89b 3000 	ldrb.w	r3, [fp]
  401268:	2b00      	cmp	r3, #0
  40126a:	f000 84a3 	beq.w	401bb4 <_vfiprintf_r+0x9b4>
  40126e:	2b25      	cmp	r3, #37	; 0x25
  401270:	f000 84a0 	beq.w	401bb4 <_vfiprintf_r+0x9b4>
  401274:	465a      	mov	r2, fp
  401276:	e001      	b.n	40127c <_vfiprintf_r+0x7c>
  401278:	2b25      	cmp	r3, #37	; 0x25
  40127a:	d003      	beq.n	401284 <_vfiprintf_r+0x84>
  40127c:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  401280:	2b00      	cmp	r3, #0
  401282:	d1f9      	bne.n	401278 <_vfiprintf_r+0x78>
  401284:	ebcb 0602 	rsb	r6, fp, r2
  401288:	4615      	mov	r5, r2
  40128a:	b196      	cbz	r6, 4012b2 <_vfiprintf_r+0xb2>
  40128c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40128e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401290:	f8c4 b000 	str.w	fp, [r4]
  401294:	3301      	adds	r3, #1
  401296:	4432      	add	r2, r6
  401298:	2b07      	cmp	r3, #7
  40129a:	6066      	str	r6, [r4, #4]
  40129c:	920f      	str	r2, [sp, #60]	; 0x3c
  40129e:	930e      	str	r3, [sp, #56]	; 0x38
  4012a0:	dd79      	ble.n	401396 <_vfiprintf_r+0x196>
  4012a2:	2a00      	cmp	r2, #0
  4012a4:	f040 84af 	bne.w	401c06 <_vfiprintf_r+0xa06>
  4012a8:	9b02      	ldr	r3, [sp, #8]
  4012aa:	920e      	str	r2, [sp, #56]	; 0x38
  4012ac:	4433      	add	r3, r6
  4012ae:	4654      	mov	r4, sl
  4012b0:	9302      	str	r3, [sp, #8]
  4012b2:	782b      	ldrb	r3, [r5, #0]
  4012b4:	2b00      	cmp	r3, #0
  4012b6:	f000 8360 	beq.w	40197a <_vfiprintf_r+0x77a>
  4012ba:	2100      	movs	r1, #0
  4012bc:	f04f 0300 	mov.w	r3, #0
  4012c0:	f04f 3cff 	mov.w	ip, #4294967295
  4012c4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4012c8:	1c68      	adds	r0, r5, #1
  4012ca:	786b      	ldrb	r3, [r5, #1]
  4012cc:	4688      	mov	r8, r1
  4012ce:	460d      	mov	r5, r1
  4012d0:	4666      	mov	r6, ip
  4012d2:	f100 0b01 	add.w	fp, r0, #1
  4012d6:	f1a3 0220 	sub.w	r2, r3, #32
  4012da:	2a58      	cmp	r2, #88	; 0x58
  4012dc:	f200 82ab 	bhi.w	401836 <_vfiprintf_r+0x636>
  4012e0:	e8df f012 	tbh	[pc, r2, lsl #1]
  4012e4:	02a9029b 	.word	0x02a9029b
  4012e8:	02a302a9 	.word	0x02a302a9
  4012ec:	02a902a9 	.word	0x02a902a9
  4012f0:	02a902a9 	.word	0x02a902a9
  4012f4:	02a902a9 	.word	0x02a902a9
  4012f8:	02620255 	.word	0x02620255
  4012fc:	010d02a9 	.word	0x010d02a9
  401300:	02a9026e 	.word	0x02a9026e
  401304:	012f0129 	.word	0x012f0129
  401308:	012f012f 	.word	0x012f012f
  40130c:	012f012f 	.word	0x012f012f
  401310:	012f012f 	.word	0x012f012f
  401314:	012f012f 	.word	0x012f012f
  401318:	02a902a9 	.word	0x02a902a9
  40131c:	02a902a9 	.word	0x02a902a9
  401320:	02a902a9 	.word	0x02a902a9
  401324:	02a902a9 	.word	0x02a902a9
  401328:	02a902a9 	.word	0x02a902a9
  40132c:	02a9013d 	.word	0x02a9013d
  401330:	02a902a9 	.word	0x02a902a9
  401334:	02a902a9 	.word	0x02a902a9
  401338:	02a902a9 	.word	0x02a902a9
  40133c:	02a902a9 	.word	0x02a902a9
  401340:	017402a9 	.word	0x017402a9
  401344:	02a902a9 	.word	0x02a902a9
  401348:	02a902a9 	.word	0x02a902a9
  40134c:	018b02a9 	.word	0x018b02a9
  401350:	02a902a9 	.word	0x02a902a9
  401354:	02a901a3 	.word	0x02a901a3
  401358:	02a902a9 	.word	0x02a902a9
  40135c:	02a902a9 	.word	0x02a902a9
  401360:	02a902a9 	.word	0x02a902a9
  401364:	02a902a9 	.word	0x02a902a9
  401368:	01c702a9 	.word	0x01c702a9
  40136c:	02a901da 	.word	0x02a901da
  401370:	02a902a9 	.word	0x02a902a9
  401374:	01da0123 	.word	0x01da0123
  401378:	02a902a9 	.word	0x02a902a9
  40137c:	02a9024c 	.word	0x02a9024c
  401380:	0113028a 	.word	0x0113028a
  401384:	020701f3 	.word	0x020701f3
  401388:	020d02a9 	.word	0x020d02a9
  40138c:	008102a9 	.word	0x008102a9
  401390:	02a902a9 	.word	0x02a902a9
  401394:	0233      	.short	0x0233
  401396:	3408      	adds	r4, #8
  401398:	9b02      	ldr	r3, [sp, #8]
  40139a:	4433      	add	r3, r6
  40139c:	9302      	str	r3, [sp, #8]
  40139e:	e788      	b.n	4012b2 <_vfiprintf_r+0xb2>
  4013a0:	9801      	ldr	r0, [sp, #4]
  4013a2:	9900      	ldr	r1, [sp, #0]
  4013a4:	f000 fd70 	bl	401e88 <__swsetup_r>
  4013a8:	b9a8      	cbnz	r0, 4013d6 <_vfiprintf_r+0x1d6>
  4013aa:	9b00      	ldr	r3, [sp, #0]
  4013ac:	899a      	ldrh	r2, [r3, #12]
  4013ae:	f002 021a 	and.w	r2, r2, #26
  4013b2:	2a0a      	cmp	r2, #10
  4013b4:	f47f af4c 	bne.w	401250 <_vfiprintf_r+0x50>
  4013b8:	9b00      	ldr	r3, [sp, #0]
  4013ba:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
  4013be:	2b00      	cmp	r3, #0
  4013c0:	f6ff af46 	blt.w	401250 <_vfiprintf_r+0x50>
  4013c4:	9801      	ldr	r0, [sp, #4]
  4013c6:	9900      	ldr	r1, [sp, #0]
  4013c8:	465a      	mov	r2, fp
  4013ca:	4623      	mov	r3, r4
  4013cc:	f000 fd20 	bl	401e10 <__sbprintf>
  4013d0:	b02b      	add	sp, #172	; 0xac
  4013d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4013d6:	f04f 30ff 	mov.w	r0, #4294967295
  4013da:	b02b      	add	sp, #172	; 0xac
  4013dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4013e0:	f000 ff02 	bl	4021e8 <__sinit>
  4013e4:	e719      	b.n	40121a <_vfiprintf_r+0x1a>
  4013e6:	f018 0f20 	tst.w	r8, #32
  4013ea:	9503      	str	r5, [sp, #12]
  4013ec:	46b4      	mov	ip, r6
  4013ee:	f000 810c 	beq.w	40160a <_vfiprintf_r+0x40a>
  4013f2:	9b04      	ldr	r3, [sp, #16]
  4013f4:	3307      	adds	r3, #7
  4013f6:	f023 0307 	bic.w	r3, r3, #7
  4013fa:	f103 0208 	add.w	r2, r3, #8
  4013fe:	e9d3 6700 	ldrd	r6, r7, [r3]
  401402:	9204      	str	r2, [sp, #16]
  401404:	2301      	movs	r3, #1
  401406:	f04f 0200 	mov.w	r2, #0
  40140a:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40140e:	46e1      	mov	r9, ip
  401410:	2500      	movs	r5, #0
  401412:	f1bc 0f00 	cmp.w	ip, #0
  401416:	bfa8      	it	ge
  401418:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  40141c:	ea56 0207 	orrs.w	r2, r6, r7
  401420:	f040 80c4 	bne.w	4015ac <_vfiprintf_r+0x3ac>
  401424:	f1bc 0f00 	cmp.w	ip, #0
  401428:	f000 8381 	beq.w	401b2e <_vfiprintf_r+0x92e>
  40142c:	2b01      	cmp	r3, #1
  40142e:	f000 80c5 	beq.w	4015bc <_vfiprintf_r+0x3bc>
  401432:	2b02      	cmp	r3, #2
  401434:	f000 8387 	beq.w	401b46 <_vfiprintf_r+0x946>
  401438:	4651      	mov	r1, sl
  40143a:	08f2      	lsrs	r2, r6, #3
  40143c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  401440:	08f8      	lsrs	r0, r7, #3
  401442:	f006 0307 	and.w	r3, r6, #7
  401446:	4607      	mov	r7, r0
  401448:	4616      	mov	r6, r2
  40144a:	3330      	adds	r3, #48	; 0x30
  40144c:	ea56 0207 	orrs.w	r2, r6, r7
  401450:	f801 3d01 	strb.w	r3, [r1, #-1]!
  401454:	d1f1      	bne.n	40143a <_vfiprintf_r+0x23a>
  401456:	f018 0f01 	tst.w	r8, #1
  40145a:	9107      	str	r1, [sp, #28]
  40145c:	f040 83fc 	bne.w	401c58 <_vfiprintf_r+0xa58>
  401460:	ebc1 090a 	rsb	r9, r1, sl
  401464:	45e1      	cmp	r9, ip
  401466:	464e      	mov	r6, r9
  401468:	bfb8      	it	lt
  40146a:	4666      	movlt	r6, ip
  40146c:	b105      	cbz	r5, 401470 <_vfiprintf_r+0x270>
  40146e:	3601      	adds	r6, #1
  401470:	f018 0302 	ands.w	r3, r8, #2
  401474:	9305      	str	r3, [sp, #20]
  401476:	bf18      	it	ne
  401478:	3602      	addne	r6, #2
  40147a:	f018 0384 	ands.w	r3, r8, #132	; 0x84
  40147e:	9306      	str	r3, [sp, #24]
  401480:	f040 81fa 	bne.w	401878 <_vfiprintf_r+0x678>
  401484:	9b03      	ldr	r3, [sp, #12]
  401486:	1b9d      	subs	r5, r3, r6
  401488:	2d00      	cmp	r5, #0
  40148a:	f340 81f5 	ble.w	401878 <_vfiprintf_r+0x678>
  40148e:	2d10      	cmp	r5, #16
  401490:	f340 848c 	ble.w	401dac <_vfiprintf_r+0xbac>
  401494:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  401498:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40149a:	4fc6      	ldr	r7, [pc, #792]	; (4017b4 <_vfiprintf_r+0x5b4>)
  40149c:	4620      	mov	r0, r4
  40149e:	2310      	movs	r3, #16
  4014a0:	4664      	mov	r4, ip
  4014a2:	4671      	mov	r1, lr
  4014a4:	4684      	mov	ip, r0
  4014a6:	e007      	b.n	4014b8 <_vfiprintf_r+0x2b8>
  4014a8:	f101 0e02 	add.w	lr, r1, #2
  4014ac:	f10c 0c08 	add.w	ip, ip, #8
  4014b0:	4601      	mov	r1, r0
  4014b2:	3d10      	subs	r5, #16
  4014b4:	2d10      	cmp	r5, #16
  4014b6:	dd13      	ble.n	4014e0 <_vfiprintf_r+0x2e0>
  4014b8:	1c48      	adds	r0, r1, #1
  4014ba:	3210      	adds	r2, #16
  4014bc:	2807      	cmp	r0, #7
  4014be:	920f      	str	r2, [sp, #60]	; 0x3c
  4014c0:	f8cc 7000 	str.w	r7, [ip]
  4014c4:	f8cc 3004 	str.w	r3, [ip, #4]
  4014c8:	900e      	str	r0, [sp, #56]	; 0x38
  4014ca:	dded      	ble.n	4014a8 <_vfiprintf_r+0x2a8>
  4014cc:	2a00      	cmp	r2, #0
  4014ce:	f040 81c3 	bne.w	401858 <_vfiprintf_r+0x658>
  4014d2:	3d10      	subs	r5, #16
  4014d4:	2d10      	cmp	r5, #16
  4014d6:	4611      	mov	r1, r2
  4014d8:	f04f 0e01 	mov.w	lr, #1
  4014dc:	46d4      	mov	ip, sl
  4014de:	dceb      	bgt.n	4014b8 <_vfiprintf_r+0x2b8>
  4014e0:	4663      	mov	r3, ip
  4014e2:	4671      	mov	r1, lr
  4014e4:	46a4      	mov	ip, r4
  4014e6:	461c      	mov	r4, r3
  4014e8:	442a      	add	r2, r5
  4014ea:	2907      	cmp	r1, #7
  4014ec:	920f      	str	r2, [sp, #60]	; 0x3c
  4014ee:	6027      	str	r7, [r4, #0]
  4014f0:	6065      	str	r5, [r4, #4]
  4014f2:	910e      	str	r1, [sp, #56]	; 0x38
  4014f4:	f300 8346 	bgt.w	401b84 <_vfiprintf_r+0x984>
  4014f8:	3408      	adds	r4, #8
  4014fa:	1c48      	adds	r0, r1, #1
  4014fc:	e1bf      	b.n	40187e <_vfiprintf_r+0x67e>
  4014fe:	4658      	mov	r0, fp
  401500:	f048 0804 	orr.w	r8, r8, #4
  401504:	f89b 3000 	ldrb.w	r3, [fp]
  401508:	e6e3      	b.n	4012d2 <_vfiprintf_r+0xd2>
  40150a:	f018 0320 	ands.w	r3, r8, #32
  40150e:	9503      	str	r5, [sp, #12]
  401510:	46b4      	mov	ip, r6
  401512:	d062      	beq.n	4015da <_vfiprintf_r+0x3da>
  401514:	9b04      	ldr	r3, [sp, #16]
  401516:	3307      	adds	r3, #7
  401518:	f023 0307 	bic.w	r3, r3, #7
  40151c:	f103 0208 	add.w	r2, r3, #8
  401520:	e9d3 6700 	ldrd	r6, r7, [r3]
  401524:	9204      	str	r2, [sp, #16]
  401526:	2300      	movs	r3, #0
  401528:	e76d      	b.n	401406 <_vfiprintf_r+0x206>
  40152a:	f048 0840 	orr.w	r8, r8, #64	; 0x40
  40152e:	f89b 3000 	ldrb.w	r3, [fp]
  401532:	4658      	mov	r0, fp
  401534:	e6cd      	b.n	4012d2 <_vfiprintf_r+0xd2>
  401536:	f048 0880 	orr.w	r8, r8, #128	; 0x80
  40153a:	f89b 3000 	ldrb.w	r3, [fp]
  40153e:	4658      	mov	r0, fp
  401540:	e6c7      	b.n	4012d2 <_vfiprintf_r+0xd2>
  401542:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401546:	2500      	movs	r5, #0
  401548:	f81b 3b01 	ldrb.w	r3, [fp], #1
  40154c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  401550:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  401554:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401558:	2a09      	cmp	r2, #9
  40155a:	d9f5      	bls.n	401548 <_vfiprintf_r+0x348>
  40155c:	e6bb      	b.n	4012d6 <_vfiprintf_r+0xd6>
  40155e:	f048 0810 	orr.w	r8, r8, #16
  401562:	f018 0f20 	tst.w	r8, #32
  401566:	9503      	str	r5, [sp, #12]
  401568:	46b4      	mov	ip, r6
  40156a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40156e:	f000 809b 	beq.w	4016a8 <_vfiprintf_r+0x4a8>
  401572:	9904      	ldr	r1, [sp, #16]
  401574:	3107      	adds	r1, #7
  401576:	f021 0107 	bic.w	r1, r1, #7
  40157a:	e9d1 2300 	ldrd	r2, r3, [r1]
  40157e:	3108      	adds	r1, #8
  401580:	9104      	str	r1, [sp, #16]
  401582:	4616      	mov	r6, r2
  401584:	461f      	mov	r7, r3
  401586:	2a00      	cmp	r2, #0
  401588:	f173 0300 	sbcs.w	r3, r3, #0
  40158c:	f2c0 83a6 	blt.w	401cdc <_vfiprintf_r+0xadc>
  401590:	f1bc 0f00 	cmp.w	ip, #0
  401594:	bfa8      	it	ge
  401596:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  40159a:	ea56 0207 	orrs.w	r2, r6, r7
  40159e:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  4015a2:	46e1      	mov	r9, ip
  4015a4:	f04f 0301 	mov.w	r3, #1
  4015a8:	f43f af3c 	beq.w	401424 <_vfiprintf_r+0x224>
  4015ac:	2b01      	cmp	r3, #1
  4015ae:	f47f af40 	bne.w	401432 <_vfiprintf_r+0x232>
  4015b2:	2f00      	cmp	r7, #0
  4015b4:	bf08      	it	eq
  4015b6:	2e0a      	cmpeq	r6, #10
  4015b8:	f080 8334 	bcs.w	401c24 <_vfiprintf_r+0xa24>
  4015bc:	ab2a      	add	r3, sp, #168	; 0xa8
  4015be:	3630      	adds	r6, #48	; 0x30
  4015c0:	f803 6d41 	strb.w	r6, [r3, #-65]!
  4015c4:	ebc3 090a 	rsb	r9, r3, sl
  4015c8:	9307      	str	r3, [sp, #28]
  4015ca:	e74b      	b.n	401464 <_vfiprintf_r+0x264>
  4015cc:	f048 0810 	orr.w	r8, r8, #16
  4015d0:	f018 0320 	ands.w	r3, r8, #32
  4015d4:	9503      	str	r5, [sp, #12]
  4015d6:	46b4      	mov	ip, r6
  4015d8:	d19c      	bne.n	401514 <_vfiprintf_r+0x314>
  4015da:	f018 0210 	ands.w	r2, r8, #16
  4015de:	f040 82f7 	bne.w	401bd0 <_vfiprintf_r+0x9d0>
  4015e2:	f018 0340 	ands.w	r3, r8, #64	; 0x40
  4015e6:	f000 82f3 	beq.w	401bd0 <_vfiprintf_r+0x9d0>
  4015ea:	9904      	ldr	r1, [sp, #16]
  4015ec:	4613      	mov	r3, r2
  4015ee:	460a      	mov	r2, r1
  4015f0:	3204      	adds	r2, #4
  4015f2:	880e      	ldrh	r6, [r1, #0]
  4015f4:	9204      	str	r2, [sp, #16]
  4015f6:	2700      	movs	r7, #0
  4015f8:	e705      	b.n	401406 <_vfiprintf_r+0x206>
  4015fa:	f048 0810 	orr.w	r8, r8, #16
  4015fe:	f018 0f20 	tst.w	r8, #32
  401602:	9503      	str	r5, [sp, #12]
  401604:	46b4      	mov	ip, r6
  401606:	f47f aef4 	bne.w	4013f2 <_vfiprintf_r+0x1f2>
  40160a:	9a04      	ldr	r2, [sp, #16]
  40160c:	f018 0f10 	tst.w	r8, #16
  401610:	4613      	mov	r3, r2
  401612:	f040 82e4 	bne.w	401bde <_vfiprintf_r+0x9de>
  401616:	f018 0f40 	tst.w	r8, #64	; 0x40
  40161a:	f000 82e0 	beq.w	401bde <_vfiprintf_r+0x9de>
  40161e:	8816      	ldrh	r6, [r2, #0]
  401620:	3204      	adds	r2, #4
  401622:	2700      	movs	r7, #0
  401624:	2301      	movs	r3, #1
  401626:	9204      	str	r2, [sp, #16]
  401628:	e6ed      	b.n	401406 <_vfiprintf_r+0x206>
  40162a:	4a63      	ldr	r2, [pc, #396]	; (4017b8 <_vfiprintf_r+0x5b8>)
  40162c:	9503      	str	r5, [sp, #12]
  40162e:	f018 0f20 	tst.w	r8, #32
  401632:	46b4      	mov	ip, r6
  401634:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401638:	9209      	str	r2, [sp, #36]	; 0x24
  40163a:	f000 8090 	beq.w	40175e <_vfiprintf_r+0x55e>
  40163e:	9a04      	ldr	r2, [sp, #16]
  401640:	3207      	adds	r2, #7
  401642:	f022 0207 	bic.w	r2, r2, #7
  401646:	e9d2 6700 	ldrd	r6, r7, [r2]
  40164a:	f102 0108 	add.w	r1, r2, #8
  40164e:	9104      	str	r1, [sp, #16]
  401650:	f018 0f01 	tst.w	r8, #1
  401654:	f000 8290 	beq.w	401b78 <_vfiprintf_r+0x978>
  401658:	ea56 0207 	orrs.w	r2, r6, r7
  40165c:	f000 828c 	beq.w	401b78 <_vfiprintf_r+0x978>
  401660:	2230      	movs	r2, #48	; 0x30
  401662:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  401666:	f048 0802 	orr.w	r8, r8, #2
  40166a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  40166e:	2302      	movs	r3, #2
  401670:	e6c9      	b.n	401406 <_vfiprintf_r+0x206>
  401672:	9a04      	ldr	r2, [sp, #16]
  401674:	9503      	str	r5, [sp, #12]
  401676:	6813      	ldr	r3, [r2, #0]
  401678:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  40167c:	4613      	mov	r3, r2
  40167e:	3304      	adds	r3, #4
  401680:	2601      	movs	r6, #1
  401682:	f04f 0100 	mov.w	r1, #0
  401686:	9304      	str	r3, [sp, #16]
  401688:	ab10      	add	r3, sp, #64	; 0x40
  40168a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40168e:	46b1      	mov	r9, r6
  401690:	9307      	str	r3, [sp, #28]
  401692:	f04f 0c00 	mov.w	ip, #0
  401696:	e6eb      	b.n	401470 <_vfiprintf_r+0x270>
  401698:	f018 0f20 	tst.w	r8, #32
  40169c:	9503      	str	r5, [sp, #12]
  40169e:	46b4      	mov	ip, r6
  4016a0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4016a4:	f47f af65 	bne.w	401572 <_vfiprintf_r+0x372>
  4016a8:	f018 0f10 	tst.w	r8, #16
  4016ac:	f040 82a2 	bne.w	401bf4 <_vfiprintf_r+0x9f4>
  4016b0:	f018 0f40 	tst.w	r8, #64	; 0x40
  4016b4:	f000 829e 	beq.w	401bf4 <_vfiprintf_r+0x9f4>
  4016b8:	9904      	ldr	r1, [sp, #16]
  4016ba:	f9b1 6000 	ldrsh.w	r6, [r1]
  4016be:	3104      	adds	r1, #4
  4016c0:	17f7      	asrs	r7, r6, #31
  4016c2:	4632      	mov	r2, r6
  4016c4:	463b      	mov	r3, r7
  4016c6:	9104      	str	r1, [sp, #16]
  4016c8:	e75d      	b.n	401586 <_vfiprintf_r+0x386>
  4016ca:	9904      	ldr	r1, [sp, #16]
  4016cc:	9503      	str	r5, [sp, #12]
  4016ce:	2330      	movs	r3, #48	; 0x30
  4016d0:	460a      	mov	r2, r1
  4016d2:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  4016d6:	2378      	movs	r3, #120	; 0x78
  4016d8:	3204      	adds	r2, #4
  4016da:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  4016de:	4b37      	ldr	r3, [pc, #220]	; (4017bc <_vfiprintf_r+0x5bc>)
  4016e0:	9309      	str	r3, [sp, #36]	; 0x24
  4016e2:	46b4      	mov	ip, r6
  4016e4:	f048 0802 	orr.w	r8, r8, #2
  4016e8:	680e      	ldr	r6, [r1, #0]
  4016ea:	9204      	str	r2, [sp, #16]
  4016ec:	2700      	movs	r7, #0
  4016ee:	2302      	movs	r3, #2
  4016f0:	e689      	b.n	401406 <_vfiprintf_r+0x206>
  4016f2:	f048 0820 	orr.w	r8, r8, #32
  4016f6:	f89b 3000 	ldrb.w	r3, [fp]
  4016fa:	4658      	mov	r0, fp
  4016fc:	e5e9      	b.n	4012d2 <_vfiprintf_r+0xd2>
  4016fe:	9a04      	ldr	r2, [sp, #16]
  401700:	9503      	str	r5, [sp, #12]
  401702:	6813      	ldr	r3, [r2, #0]
  401704:	9307      	str	r3, [sp, #28]
  401706:	f04f 0100 	mov.w	r1, #0
  40170a:	46b4      	mov	ip, r6
  40170c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401710:	1d16      	adds	r6, r2, #4
  401712:	2b00      	cmp	r3, #0
  401714:	f000 8350 	beq.w	401db8 <_vfiprintf_r+0xbb8>
  401718:	f1bc 0f00 	cmp.w	ip, #0
  40171c:	f2c0 832a 	blt.w	401d74 <_vfiprintf_r+0xb74>
  401720:	9d07      	ldr	r5, [sp, #28]
  401722:	f8cd c010 	str.w	ip, [sp, #16]
  401726:	4662      	mov	r2, ip
  401728:	4628      	mov	r0, r5
  40172a:	2100      	movs	r1, #0
  40172c:	f001 fbd6 	bl	402edc <memchr>
  401730:	f8dd c010 	ldr.w	ip, [sp, #16]
  401734:	2800      	cmp	r0, #0
  401736:	f000 8350 	beq.w	401dda <_vfiprintf_r+0xbda>
  40173a:	ebc5 0900 	rsb	r9, r5, r0
  40173e:	9604      	str	r6, [sp, #16]
  401740:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  401744:	f04f 0c00 	mov.w	ip, #0
  401748:	e68c      	b.n	401464 <_vfiprintf_r+0x264>
  40174a:	4a1c      	ldr	r2, [pc, #112]	; (4017bc <_vfiprintf_r+0x5bc>)
  40174c:	9503      	str	r5, [sp, #12]
  40174e:	f018 0f20 	tst.w	r8, #32
  401752:	46b4      	mov	ip, r6
  401754:	9209      	str	r2, [sp, #36]	; 0x24
  401756:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40175a:	f47f af70 	bne.w	40163e <_vfiprintf_r+0x43e>
  40175e:	9904      	ldr	r1, [sp, #16]
  401760:	f018 0f10 	tst.w	r8, #16
  401764:	460a      	mov	r2, r1
  401766:	f040 8240 	bne.w	401bea <_vfiprintf_r+0x9ea>
  40176a:	f018 0f40 	tst.w	r8, #64	; 0x40
  40176e:	f000 823c 	beq.w	401bea <_vfiprintf_r+0x9ea>
  401772:	3204      	adds	r2, #4
  401774:	880e      	ldrh	r6, [r1, #0]
  401776:	9204      	str	r2, [sp, #16]
  401778:	2700      	movs	r7, #0
  40177a:	e769      	b.n	401650 <_vfiprintf_r+0x450>
  40177c:	f89b 3000 	ldrb.w	r3, [fp]
  401780:	2b6c      	cmp	r3, #108	; 0x6c
  401782:	f000 82ea 	beq.w	401d5a <_vfiprintf_r+0xb5a>
  401786:	f048 0810 	orr.w	r8, r8, #16
  40178a:	4658      	mov	r0, fp
  40178c:	e5a1      	b.n	4012d2 <_vfiprintf_r+0xd2>
  40178e:	9a04      	ldr	r2, [sp, #16]
  401790:	6815      	ldr	r5, [r2, #0]
  401792:	4613      	mov	r3, r2
  401794:	2d00      	cmp	r5, #0
  401796:	f103 0304 	add.w	r3, r3, #4
  40179a:	f2c0 82e6 	blt.w	401d6a <_vfiprintf_r+0xb6a>
  40179e:	9304      	str	r3, [sp, #16]
  4017a0:	f89b 3000 	ldrb.w	r3, [fp]
  4017a4:	4658      	mov	r0, fp
  4017a6:	e594      	b.n	4012d2 <_vfiprintf_r+0xd2>
  4017a8:	f89b 3000 	ldrb.w	r3, [fp]
  4017ac:	4658      	mov	r0, fp
  4017ae:	212b      	movs	r1, #43	; 0x2b
  4017b0:	e58f      	b.n	4012d2 <_vfiprintf_r+0xd2>
  4017b2:	bf00      	nop
  4017b4:	00404074 	.word	0x00404074
  4017b8:	00404044 	.word	0x00404044
  4017bc:	00404058 	.word	0x00404058
  4017c0:	f89b 3000 	ldrb.w	r3, [fp]
  4017c4:	2b2a      	cmp	r3, #42	; 0x2a
  4017c6:	f10b 0001 	add.w	r0, fp, #1
  4017ca:	f000 830f 	beq.w	401dec <_vfiprintf_r+0xbec>
  4017ce:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4017d2:	2a09      	cmp	r2, #9
  4017d4:	4683      	mov	fp, r0
  4017d6:	f04f 0600 	mov.w	r6, #0
  4017da:	f63f ad7c 	bhi.w	4012d6 <_vfiprintf_r+0xd6>
  4017de:	f81b 3b01 	ldrb.w	r3, [fp], #1
  4017e2:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4017e6:	eb02 0646 	add.w	r6, r2, r6, lsl #1
  4017ea:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4017ee:	2a09      	cmp	r2, #9
  4017f0:	d9f5      	bls.n	4017de <_vfiprintf_r+0x5de>
  4017f2:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
  4017f6:	e56e      	b.n	4012d6 <_vfiprintf_r+0xd6>
  4017f8:	f018 0f20 	tst.w	r8, #32
  4017fc:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401800:	f000 8283 	beq.w	401d0a <_vfiprintf_r+0xb0a>
  401804:	9a04      	ldr	r2, [sp, #16]
  401806:	9902      	ldr	r1, [sp, #8]
  401808:	6813      	ldr	r3, [r2, #0]
  40180a:	17cf      	asrs	r7, r1, #31
  40180c:	4608      	mov	r0, r1
  40180e:	3204      	adds	r2, #4
  401810:	4639      	mov	r1, r7
  401812:	9204      	str	r2, [sp, #16]
  401814:	e9c3 0100 	strd	r0, r1, [r3]
  401818:	e524      	b.n	401264 <_vfiprintf_r+0x64>
  40181a:	4658      	mov	r0, fp
  40181c:	f89b 3000 	ldrb.w	r3, [fp]
  401820:	2900      	cmp	r1, #0
  401822:	f47f ad56 	bne.w	4012d2 <_vfiprintf_r+0xd2>
  401826:	2120      	movs	r1, #32
  401828:	e553      	b.n	4012d2 <_vfiprintf_r+0xd2>
  40182a:	f048 0801 	orr.w	r8, r8, #1
  40182e:	4658      	mov	r0, fp
  401830:	f89b 3000 	ldrb.w	r3, [fp]
  401834:	e54d      	b.n	4012d2 <_vfiprintf_r+0xd2>
  401836:	9503      	str	r5, [sp, #12]
  401838:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40183c:	2b00      	cmp	r3, #0
  40183e:	f000 809c 	beq.w	40197a <_vfiprintf_r+0x77a>
  401842:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  401846:	f04f 0300 	mov.w	r3, #0
  40184a:	2601      	movs	r6, #1
  40184c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401850:	ab10      	add	r3, sp, #64	; 0x40
  401852:	46b1      	mov	r9, r6
  401854:	9307      	str	r3, [sp, #28]
  401856:	e71c      	b.n	401692 <_vfiprintf_r+0x492>
  401858:	9801      	ldr	r0, [sp, #4]
  40185a:	9900      	ldr	r1, [sp, #0]
  40185c:	9308      	str	r3, [sp, #32]
  40185e:	aa0d      	add	r2, sp, #52	; 0x34
  401860:	f7ff fc92 	bl	401188 <__sprint_r.part.0>
  401864:	2800      	cmp	r0, #0
  401866:	f040 808f 	bne.w	401988 <_vfiprintf_r+0x788>
  40186a:	990e      	ldr	r1, [sp, #56]	; 0x38
  40186c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40186e:	9b08      	ldr	r3, [sp, #32]
  401870:	f101 0e01 	add.w	lr, r1, #1
  401874:	46d4      	mov	ip, sl
  401876:	e61c      	b.n	4014b2 <_vfiprintf_r+0x2b2>
  401878:	990e      	ldr	r1, [sp, #56]	; 0x38
  40187a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40187c:	1c48      	adds	r0, r1, #1
  40187e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401882:	b16b      	cbz	r3, 4018a0 <_vfiprintf_r+0x6a0>
  401884:	3201      	adds	r2, #1
  401886:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
  40188a:	2101      	movs	r1, #1
  40188c:	2807      	cmp	r0, #7
  40188e:	920f      	str	r2, [sp, #60]	; 0x3c
  401890:	900e      	str	r0, [sp, #56]	; 0x38
  401892:	6023      	str	r3, [r4, #0]
  401894:	6061      	str	r1, [r4, #4]
  401896:	f300 8134 	bgt.w	401b02 <_vfiprintf_r+0x902>
  40189a:	4601      	mov	r1, r0
  40189c:	3408      	adds	r4, #8
  40189e:	3001      	adds	r0, #1
  4018a0:	9b05      	ldr	r3, [sp, #20]
  4018a2:	b163      	cbz	r3, 4018be <_vfiprintf_r+0x6be>
  4018a4:	3202      	adds	r2, #2
  4018a6:	a90c      	add	r1, sp, #48	; 0x30
  4018a8:	2302      	movs	r3, #2
  4018aa:	2807      	cmp	r0, #7
  4018ac:	920f      	str	r2, [sp, #60]	; 0x3c
  4018ae:	900e      	str	r0, [sp, #56]	; 0x38
  4018b0:	e884 000a 	stmia.w	r4, {r1, r3}
  4018b4:	f300 8134 	bgt.w	401b20 <_vfiprintf_r+0x920>
  4018b8:	4601      	mov	r1, r0
  4018ba:	3408      	adds	r4, #8
  4018bc:	3001      	adds	r0, #1
  4018be:	9b06      	ldr	r3, [sp, #24]
  4018c0:	2b80      	cmp	r3, #128	; 0x80
  4018c2:	f000 80d4 	beq.w	401a6e <_vfiprintf_r+0x86e>
  4018c6:	ebc9 070c 	rsb	r7, r9, ip
  4018ca:	2f00      	cmp	r7, #0
  4018cc:	dd2b      	ble.n	401926 <_vfiprintf_r+0x726>
  4018ce:	2f10      	cmp	r7, #16
  4018d0:	4daa      	ldr	r5, [pc, #680]	; (401b7c <_vfiprintf_r+0x97c>)
  4018d2:	dd1f      	ble.n	401914 <_vfiprintf_r+0x714>
  4018d4:	46a6      	mov	lr, r4
  4018d6:	2310      	movs	r3, #16
  4018d8:	9c01      	ldr	r4, [sp, #4]
  4018da:	e007      	b.n	4018ec <_vfiprintf_r+0x6ec>
  4018dc:	f101 0c02 	add.w	ip, r1, #2
  4018e0:	f10e 0e08 	add.w	lr, lr, #8
  4018e4:	4601      	mov	r1, r0
  4018e6:	3f10      	subs	r7, #16
  4018e8:	2f10      	cmp	r7, #16
  4018ea:	dd11      	ble.n	401910 <_vfiprintf_r+0x710>
  4018ec:	1c48      	adds	r0, r1, #1
  4018ee:	3210      	adds	r2, #16
  4018f0:	2807      	cmp	r0, #7
  4018f2:	920f      	str	r2, [sp, #60]	; 0x3c
  4018f4:	f8ce 5000 	str.w	r5, [lr]
  4018f8:	f8ce 3004 	str.w	r3, [lr, #4]
  4018fc:	900e      	str	r0, [sp, #56]	; 0x38
  4018fe:	dded      	ble.n	4018dc <_vfiprintf_r+0x6dc>
  401900:	bb6a      	cbnz	r2, 40195e <_vfiprintf_r+0x75e>
  401902:	3f10      	subs	r7, #16
  401904:	2f10      	cmp	r7, #16
  401906:	f04f 0c01 	mov.w	ip, #1
  40190a:	4611      	mov	r1, r2
  40190c:	46d6      	mov	lr, sl
  40190e:	dced      	bgt.n	4018ec <_vfiprintf_r+0x6ec>
  401910:	4674      	mov	r4, lr
  401912:	4660      	mov	r0, ip
  401914:	443a      	add	r2, r7
  401916:	2807      	cmp	r0, #7
  401918:	920f      	str	r2, [sp, #60]	; 0x3c
  40191a:	e884 00a0 	stmia.w	r4, {r5, r7}
  40191e:	900e      	str	r0, [sp, #56]	; 0x38
  401920:	dc3b      	bgt.n	40199a <_vfiprintf_r+0x79a>
  401922:	3408      	adds	r4, #8
  401924:	3001      	adds	r0, #1
  401926:	eb02 0309 	add.w	r3, r2, r9
  40192a:	9a07      	ldr	r2, [sp, #28]
  40192c:	930f      	str	r3, [sp, #60]	; 0x3c
  40192e:	2807      	cmp	r0, #7
  401930:	e884 0204 	stmia.w	r4, {r2, r9}
  401934:	900e      	str	r0, [sp, #56]	; 0x38
  401936:	dd3d      	ble.n	4019b4 <_vfiprintf_r+0x7b4>
  401938:	2b00      	cmp	r3, #0
  40193a:	f040 813e 	bne.w	401bba <_vfiprintf_r+0x9ba>
  40193e:	f018 0f04 	tst.w	r8, #4
  401942:	930e      	str	r3, [sp, #56]	; 0x38
  401944:	f040 812f 	bne.w	401ba6 <_vfiprintf_r+0x9a6>
  401948:	9b02      	ldr	r3, [sp, #8]
  40194a:	9a03      	ldr	r2, [sp, #12]
  40194c:	4296      	cmp	r6, r2
  40194e:	bfac      	ite	ge
  401950:	199b      	addge	r3, r3, r6
  401952:	189b      	addlt	r3, r3, r2
  401954:	9302      	str	r3, [sp, #8]
  401956:	2300      	movs	r3, #0
  401958:	930e      	str	r3, [sp, #56]	; 0x38
  40195a:	4654      	mov	r4, sl
  40195c:	e482      	b.n	401264 <_vfiprintf_r+0x64>
  40195e:	4620      	mov	r0, r4
  401960:	9900      	ldr	r1, [sp, #0]
  401962:	9305      	str	r3, [sp, #20]
  401964:	aa0d      	add	r2, sp, #52	; 0x34
  401966:	f7ff fc0f 	bl	401188 <__sprint_r.part.0>
  40196a:	b968      	cbnz	r0, 401988 <_vfiprintf_r+0x788>
  40196c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40196e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401970:	9b05      	ldr	r3, [sp, #20]
  401972:	f101 0c01 	add.w	ip, r1, #1
  401976:	46d6      	mov	lr, sl
  401978:	e7b5      	b.n	4018e6 <_vfiprintf_r+0x6e6>
  40197a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40197c:	b123      	cbz	r3, 401988 <_vfiprintf_r+0x788>
  40197e:	9801      	ldr	r0, [sp, #4]
  401980:	9900      	ldr	r1, [sp, #0]
  401982:	aa0d      	add	r2, sp, #52	; 0x34
  401984:	f7ff fc00 	bl	401188 <__sprint_r.part.0>
  401988:	9b00      	ldr	r3, [sp, #0]
  40198a:	899b      	ldrh	r3, [r3, #12]
  40198c:	065b      	lsls	r3, r3, #25
  40198e:	f53f ad22 	bmi.w	4013d6 <_vfiprintf_r+0x1d6>
  401992:	9802      	ldr	r0, [sp, #8]
  401994:	b02b      	add	sp, #172	; 0xac
  401996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40199a:	2a00      	cmp	r2, #0
  40199c:	f040 8191 	bne.w	401cc2 <_vfiprintf_r+0xac2>
  4019a0:	2201      	movs	r2, #1
  4019a2:	9907      	ldr	r1, [sp, #28]
  4019a4:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
  4019a8:	464b      	mov	r3, r9
  4019aa:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4019ae:	911a      	str	r1, [sp, #104]	; 0x68
  4019b0:	920e      	str	r2, [sp, #56]	; 0x38
  4019b2:	4654      	mov	r4, sl
  4019b4:	f104 0208 	add.w	r2, r4, #8
  4019b8:	f018 0f04 	tst.w	r8, #4
  4019bc:	d039      	beq.n	401a32 <_vfiprintf_r+0x832>
  4019be:	9903      	ldr	r1, [sp, #12]
  4019c0:	1b8d      	subs	r5, r1, r6
  4019c2:	2d00      	cmp	r5, #0
  4019c4:	dd35      	ble.n	401a32 <_vfiprintf_r+0x832>
  4019c6:	2d10      	cmp	r5, #16
  4019c8:	f340 8202 	ble.w	401dd0 <_vfiprintf_r+0xbd0>
  4019cc:	980e      	ldr	r0, [sp, #56]	; 0x38
  4019ce:	4f6c      	ldr	r7, [pc, #432]	; (401b80 <_vfiprintf_r+0x980>)
  4019d0:	f8dd 8004 	ldr.w	r8, [sp, #4]
  4019d4:	f8dd 9000 	ldr.w	r9, [sp]
  4019d8:	2410      	movs	r4, #16
  4019da:	e006      	b.n	4019ea <_vfiprintf_r+0x7ea>
  4019dc:	f100 0e02 	add.w	lr, r0, #2
  4019e0:	3208      	adds	r2, #8
  4019e2:	4608      	mov	r0, r1
  4019e4:	3d10      	subs	r5, #16
  4019e6:	2d10      	cmp	r5, #16
  4019e8:	dd10      	ble.n	401a0c <_vfiprintf_r+0x80c>
  4019ea:	1c41      	adds	r1, r0, #1
  4019ec:	3310      	adds	r3, #16
  4019ee:	2907      	cmp	r1, #7
  4019f0:	930f      	str	r3, [sp, #60]	; 0x3c
  4019f2:	6017      	str	r7, [r2, #0]
  4019f4:	6054      	str	r4, [r2, #4]
  4019f6:	910e      	str	r1, [sp, #56]	; 0x38
  4019f8:	ddf0      	ble.n	4019dc <_vfiprintf_r+0x7dc>
  4019fa:	2b00      	cmp	r3, #0
  4019fc:	d12a      	bne.n	401a54 <_vfiprintf_r+0x854>
  4019fe:	3d10      	subs	r5, #16
  401a00:	2d10      	cmp	r5, #16
  401a02:	f04f 0e01 	mov.w	lr, #1
  401a06:	4618      	mov	r0, r3
  401a08:	4652      	mov	r2, sl
  401a0a:	dcee      	bgt.n	4019ea <_vfiprintf_r+0x7ea>
  401a0c:	442b      	add	r3, r5
  401a0e:	f1be 0f07 	cmp.w	lr, #7
  401a12:	930f      	str	r3, [sp, #60]	; 0x3c
  401a14:	6017      	str	r7, [r2, #0]
  401a16:	6055      	str	r5, [r2, #4]
  401a18:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401a1c:	dd09      	ble.n	401a32 <_vfiprintf_r+0x832>
  401a1e:	2b00      	cmp	r3, #0
  401a20:	d092      	beq.n	401948 <_vfiprintf_r+0x748>
  401a22:	9801      	ldr	r0, [sp, #4]
  401a24:	9900      	ldr	r1, [sp, #0]
  401a26:	aa0d      	add	r2, sp, #52	; 0x34
  401a28:	f7ff fbae 	bl	401188 <__sprint_r.part.0>
  401a2c:	2800      	cmp	r0, #0
  401a2e:	d1ab      	bne.n	401988 <_vfiprintf_r+0x788>
  401a30:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401a32:	9a02      	ldr	r2, [sp, #8]
  401a34:	9903      	ldr	r1, [sp, #12]
  401a36:	428e      	cmp	r6, r1
  401a38:	bfac      	ite	ge
  401a3a:	1992      	addge	r2, r2, r6
  401a3c:	1852      	addlt	r2, r2, r1
  401a3e:	9202      	str	r2, [sp, #8]
  401a40:	2b00      	cmp	r3, #0
  401a42:	d088      	beq.n	401956 <_vfiprintf_r+0x756>
  401a44:	9801      	ldr	r0, [sp, #4]
  401a46:	9900      	ldr	r1, [sp, #0]
  401a48:	aa0d      	add	r2, sp, #52	; 0x34
  401a4a:	f7ff fb9d 	bl	401188 <__sprint_r.part.0>
  401a4e:	2800      	cmp	r0, #0
  401a50:	d081      	beq.n	401956 <_vfiprintf_r+0x756>
  401a52:	e799      	b.n	401988 <_vfiprintf_r+0x788>
  401a54:	4640      	mov	r0, r8
  401a56:	4649      	mov	r1, r9
  401a58:	aa0d      	add	r2, sp, #52	; 0x34
  401a5a:	f7ff fb95 	bl	401188 <__sprint_r.part.0>
  401a5e:	2800      	cmp	r0, #0
  401a60:	d192      	bne.n	401988 <_vfiprintf_r+0x788>
  401a62:	980e      	ldr	r0, [sp, #56]	; 0x38
  401a64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401a66:	f100 0e01 	add.w	lr, r0, #1
  401a6a:	4652      	mov	r2, sl
  401a6c:	e7ba      	b.n	4019e4 <_vfiprintf_r+0x7e4>
  401a6e:	9b03      	ldr	r3, [sp, #12]
  401a70:	1b9f      	subs	r7, r3, r6
  401a72:	2f00      	cmp	r7, #0
  401a74:	f77f af27 	ble.w	4018c6 <_vfiprintf_r+0x6c6>
  401a78:	2f10      	cmp	r7, #16
  401a7a:	4d40      	ldr	r5, [pc, #256]	; (401b7c <_vfiprintf_r+0x97c>)
  401a7c:	f340 81b4 	ble.w	401de8 <_vfiprintf_r+0xbe8>
  401a80:	4620      	mov	r0, r4
  401a82:	2310      	movs	r3, #16
  401a84:	4664      	mov	r4, ip
  401a86:	4684      	mov	ip, r0
  401a88:	e007      	b.n	401a9a <_vfiprintf_r+0x89a>
  401a8a:	f101 0e02 	add.w	lr, r1, #2
  401a8e:	f10c 0c08 	add.w	ip, ip, #8
  401a92:	4601      	mov	r1, r0
  401a94:	3f10      	subs	r7, #16
  401a96:	2f10      	cmp	r7, #16
  401a98:	dd11      	ble.n	401abe <_vfiprintf_r+0x8be>
  401a9a:	1c48      	adds	r0, r1, #1
  401a9c:	3210      	adds	r2, #16
  401a9e:	2807      	cmp	r0, #7
  401aa0:	920f      	str	r2, [sp, #60]	; 0x3c
  401aa2:	f8cc 5000 	str.w	r5, [ip]
  401aa6:	f8cc 3004 	str.w	r3, [ip, #4]
  401aaa:	900e      	str	r0, [sp, #56]	; 0x38
  401aac:	dded      	ble.n	401a8a <_vfiprintf_r+0x88a>
  401aae:	b9c2      	cbnz	r2, 401ae2 <_vfiprintf_r+0x8e2>
  401ab0:	3f10      	subs	r7, #16
  401ab2:	2f10      	cmp	r7, #16
  401ab4:	f04f 0e01 	mov.w	lr, #1
  401ab8:	4611      	mov	r1, r2
  401aba:	46d4      	mov	ip, sl
  401abc:	dced      	bgt.n	401a9a <_vfiprintf_r+0x89a>
  401abe:	4663      	mov	r3, ip
  401ac0:	46a4      	mov	ip, r4
  401ac2:	461c      	mov	r4, r3
  401ac4:	443a      	add	r2, r7
  401ac6:	f1be 0f07 	cmp.w	lr, #7
  401aca:	920f      	str	r2, [sp, #60]	; 0x3c
  401acc:	e884 00a0 	stmia.w	r4, {r5, r7}
  401ad0:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401ad4:	f300 80ef 	bgt.w	401cb6 <_vfiprintf_r+0xab6>
  401ad8:	3408      	adds	r4, #8
  401ada:	f10e 0001 	add.w	r0, lr, #1
  401ade:	4671      	mov	r1, lr
  401ae0:	e6f1      	b.n	4018c6 <_vfiprintf_r+0x6c6>
  401ae2:	9801      	ldr	r0, [sp, #4]
  401ae4:	9900      	ldr	r1, [sp, #0]
  401ae6:	9305      	str	r3, [sp, #20]
  401ae8:	aa0d      	add	r2, sp, #52	; 0x34
  401aea:	f7ff fb4d 	bl	401188 <__sprint_r.part.0>
  401aee:	2800      	cmp	r0, #0
  401af0:	f47f af4a 	bne.w	401988 <_vfiprintf_r+0x788>
  401af4:	990e      	ldr	r1, [sp, #56]	; 0x38
  401af6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401af8:	9b05      	ldr	r3, [sp, #20]
  401afa:	f101 0e01 	add.w	lr, r1, #1
  401afe:	46d4      	mov	ip, sl
  401b00:	e7c8      	b.n	401a94 <_vfiprintf_r+0x894>
  401b02:	2a00      	cmp	r2, #0
  401b04:	f040 80c6 	bne.w	401c94 <_vfiprintf_r+0xa94>
  401b08:	9b05      	ldr	r3, [sp, #20]
  401b0a:	2b00      	cmp	r3, #0
  401b0c:	f000 8086 	beq.w	401c1c <_vfiprintf_r+0xa1c>
  401b10:	aa0c      	add	r2, sp, #48	; 0x30
  401b12:	2302      	movs	r3, #2
  401b14:	921a      	str	r2, [sp, #104]	; 0x68
  401b16:	4608      	mov	r0, r1
  401b18:	931b      	str	r3, [sp, #108]	; 0x6c
  401b1a:	461a      	mov	r2, r3
  401b1c:	4654      	mov	r4, sl
  401b1e:	e6cb      	b.n	4018b8 <_vfiprintf_r+0x6b8>
  401b20:	2a00      	cmp	r2, #0
  401b22:	f040 80a6 	bne.w	401c72 <_vfiprintf_r+0xa72>
  401b26:	2001      	movs	r0, #1
  401b28:	4611      	mov	r1, r2
  401b2a:	4654      	mov	r4, sl
  401b2c:	e6c7      	b.n	4018be <_vfiprintf_r+0x6be>
  401b2e:	bb03      	cbnz	r3, 401b72 <_vfiprintf_r+0x972>
  401b30:	f018 0f01 	tst.w	r8, #1
  401b34:	d01d      	beq.n	401b72 <_vfiprintf_r+0x972>
  401b36:	ab2a      	add	r3, sp, #168	; 0xa8
  401b38:	2230      	movs	r2, #48	; 0x30
  401b3a:	f803 2d41 	strb.w	r2, [r3, #-65]!
  401b3e:	ebc3 090a 	rsb	r9, r3, sl
  401b42:	9307      	str	r3, [sp, #28]
  401b44:	e48e      	b.n	401464 <_vfiprintf_r+0x264>
  401b46:	9809      	ldr	r0, [sp, #36]	; 0x24
  401b48:	46d1      	mov	r9, sl
  401b4a:	0933      	lsrs	r3, r6, #4
  401b4c:	f006 010f 	and.w	r1, r6, #15
  401b50:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401b54:	093a      	lsrs	r2, r7, #4
  401b56:	461e      	mov	r6, r3
  401b58:	4617      	mov	r7, r2
  401b5a:	5c43      	ldrb	r3, [r0, r1]
  401b5c:	f809 3d01 	strb.w	r3, [r9, #-1]!
  401b60:	ea56 0307 	orrs.w	r3, r6, r7
  401b64:	d1f1      	bne.n	401b4a <_vfiprintf_r+0x94a>
  401b66:	464b      	mov	r3, r9
  401b68:	f8cd 901c 	str.w	r9, [sp, #28]
  401b6c:	ebc3 090a 	rsb	r9, r3, sl
  401b70:	e478      	b.n	401464 <_vfiprintf_r+0x264>
  401b72:	f8cd a01c 	str.w	sl, [sp, #28]
  401b76:	e475      	b.n	401464 <_vfiprintf_r+0x264>
  401b78:	2302      	movs	r3, #2
  401b7a:	e444      	b.n	401406 <_vfiprintf_r+0x206>
  401b7c:	00404034 	.word	0x00404034
  401b80:	00404074 	.word	0x00404074
  401b84:	2a00      	cmp	r2, #0
  401b86:	f040 80d7 	bne.w	401d38 <_vfiprintf_r+0xb38>
  401b8a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401b8e:	2b00      	cmp	r3, #0
  401b90:	f000 80ae 	beq.w	401cf0 <_vfiprintf_r+0xaf0>
  401b94:	2301      	movs	r3, #1
  401b96:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  401b9a:	4618      	mov	r0, r3
  401b9c:	931b      	str	r3, [sp, #108]	; 0x6c
  401b9e:	461a      	mov	r2, r3
  401ba0:	911a      	str	r1, [sp, #104]	; 0x68
  401ba2:	4654      	mov	r4, sl
  401ba4:	e679      	b.n	40189a <_vfiprintf_r+0x69a>
  401ba6:	9a03      	ldr	r2, [sp, #12]
  401ba8:	1b95      	subs	r5, r2, r6
  401baa:	2d00      	cmp	r5, #0
  401bac:	4652      	mov	r2, sl
  401bae:	f73f af0a 	bgt.w	4019c6 <_vfiprintf_r+0x7c6>
  401bb2:	e6c9      	b.n	401948 <_vfiprintf_r+0x748>
  401bb4:	465d      	mov	r5, fp
  401bb6:	f7ff bb7c 	b.w	4012b2 <_vfiprintf_r+0xb2>
  401bba:	9801      	ldr	r0, [sp, #4]
  401bbc:	9900      	ldr	r1, [sp, #0]
  401bbe:	aa0d      	add	r2, sp, #52	; 0x34
  401bc0:	f7ff fae2 	bl	401188 <__sprint_r.part.0>
  401bc4:	2800      	cmp	r0, #0
  401bc6:	f47f aedf 	bne.w	401988 <_vfiprintf_r+0x788>
  401bca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401bcc:	4652      	mov	r2, sl
  401bce:	e6f3      	b.n	4019b8 <_vfiprintf_r+0x7b8>
  401bd0:	9904      	ldr	r1, [sp, #16]
  401bd2:	460a      	mov	r2, r1
  401bd4:	3204      	adds	r2, #4
  401bd6:	680e      	ldr	r6, [r1, #0]
  401bd8:	9204      	str	r2, [sp, #16]
  401bda:	2700      	movs	r7, #0
  401bdc:	e413      	b.n	401406 <_vfiprintf_r+0x206>
  401bde:	3204      	adds	r2, #4
  401be0:	681e      	ldr	r6, [r3, #0]
  401be2:	9204      	str	r2, [sp, #16]
  401be4:	2301      	movs	r3, #1
  401be6:	2700      	movs	r7, #0
  401be8:	e40d      	b.n	401406 <_vfiprintf_r+0x206>
  401bea:	6816      	ldr	r6, [r2, #0]
  401bec:	3204      	adds	r2, #4
  401bee:	9204      	str	r2, [sp, #16]
  401bf0:	2700      	movs	r7, #0
  401bf2:	e52d      	b.n	401650 <_vfiprintf_r+0x450>
  401bf4:	9a04      	ldr	r2, [sp, #16]
  401bf6:	6816      	ldr	r6, [r2, #0]
  401bf8:	4613      	mov	r3, r2
  401bfa:	3304      	adds	r3, #4
  401bfc:	17f7      	asrs	r7, r6, #31
  401bfe:	9304      	str	r3, [sp, #16]
  401c00:	4632      	mov	r2, r6
  401c02:	463b      	mov	r3, r7
  401c04:	e4bf      	b.n	401586 <_vfiprintf_r+0x386>
  401c06:	9801      	ldr	r0, [sp, #4]
  401c08:	9900      	ldr	r1, [sp, #0]
  401c0a:	aa0d      	add	r2, sp, #52	; 0x34
  401c0c:	f7ff fabc 	bl	401188 <__sprint_r.part.0>
  401c10:	2800      	cmp	r0, #0
  401c12:	f47f aeb9 	bne.w	401988 <_vfiprintf_r+0x788>
  401c16:	4654      	mov	r4, sl
  401c18:	f7ff bbbe 	b.w	401398 <_vfiprintf_r+0x198>
  401c1c:	4608      	mov	r0, r1
  401c1e:	4654      	mov	r4, sl
  401c20:	4611      	mov	r1, r2
  401c22:	e64c      	b.n	4018be <_vfiprintf_r+0x6be>
  401c24:	46d1      	mov	r9, sl
  401c26:	f8cd c014 	str.w	ip, [sp, #20]
  401c2a:	4630      	mov	r0, r6
  401c2c:	4639      	mov	r1, r7
  401c2e:	220a      	movs	r2, #10
  401c30:	2300      	movs	r3, #0
  401c32:	f001 fe7d 	bl	403930 <__aeabi_uldivmod>
  401c36:	3230      	adds	r2, #48	; 0x30
  401c38:	4630      	mov	r0, r6
  401c3a:	4639      	mov	r1, r7
  401c3c:	f809 2d01 	strb.w	r2, [r9, #-1]!
  401c40:	2300      	movs	r3, #0
  401c42:	220a      	movs	r2, #10
  401c44:	f001 fe74 	bl	403930 <__aeabi_uldivmod>
  401c48:	4606      	mov	r6, r0
  401c4a:	460f      	mov	r7, r1
  401c4c:	ea56 0307 	orrs.w	r3, r6, r7
  401c50:	d1eb      	bne.n	401c2a <_vfiprintf_r+0xa2a>
  401c52:	f8dd c014 	ldr.w	ip, [sp, #20]
  401c56:	e786      	b.n	401b66 <_vfiprintf_r+0x966>
  401c58:	2b30      	cmp	r3, #48	; 0x30
  401c5a:	9b07      	ldr	r3, [sp, #28]
  401c5c:	d086      	beq.n	401b6c <_vfiprintf_r+0x96c>
  401c5e:	3b01      	subs	r3, #1
  401c60:	461a      	mov	r2, r3
  401c62:	9307      	str	r3, [sp, #28]
  401c64:	2330      	movs	r3, #48	; 0x30
  401c66:	ebc2 090a 	rsb	r9, r2, sl
  401c6a:	f801 3c01 	strb.w	r3, [r1, #-1]
  401c6e:	f7ff bbf9 	b.w	401464 <_vfiprintf_r+0x264>
  401c72:	9801      	ldr	r0, [sp, #4]
  401c74:	9900      	ldr	r1, [sp, #0]
  401c76:	f8cd c014 	str.w	ip, [sp, #20]
  401c7a:	aa0d      	add	r2, sp, #52	; 0x34
  401c7c:	f7ff fa84 	bl	401188 <__sprint_r.part.0>
  401c80:	2800      	cmp	r0, #0
  401c82:	f47f ae81 	bne.w	401988 <_vfiprintf_r+0x788>
  401c86:	990e      	ldr	r1, [sp, #56]	; 0x38
  401c88:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c8a:	f8dd c014 	ldr.w	ip, [sp, #20]
  401c8e:	1c48      	adds	r0, r1, #1
  401c90:	4654      	mov	r4, sl
  401c92:	e614      	b.n	4018be <_vfiprintf_r+0x6be>
  401c94:	9801      	ldr	r0, [sp, #4]
  401c96:	9900      	ldr	r1, [sp, #0]
  401c98:	f8cd c020 	str.w	ip, [sp, #32]
  401c9c:	aa0d      	add	r2, sp, #52	; 0x34
  401c9e:	f7ff fa73 	bl	401188 <__sprint_r.part.0>
  401ca2:	2800      	cmp	r0, #0
  401ca4:	f47f ae70 	bne.w	401988 <_vfiprintf_r+0x788>
  401ca8:	990e      	ldr	r1, [sp, #56]	; 0x38
  401caa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401cac:	f8dd c020 	ldr.w	ip, [sp, #32]
  401cb0:	1c48      	adds	r0, r1, #1
  401cb2:	4654      	mov	r4, sl
  401cb4:	e5f4      	b.n	4018a0 <_vfiprintf_r+0x6a0>
  401cb6:	2a00      	cmp	r2, #0
  401cb8:	d167      	bne.n	401d8a <_vfiprintf_r+0xb8a>
  401cba:	2001      	movs	r0, #1
  401cbc:	4611      	mov	r1, r2
  401cbe:	4654      	mov	r4, sl
  401cc0:	e601      	b.n	4018c6 <_vfiprintf_r+0x6c6>
  401cc2:	9801      	ldr	r0, [sp, #4]
  401cc4:	9900      	ldr	r1, [sp, #0]
  401cc6:	aa0d      	add	r2, sp, #52	; 0x34
  401cc8:	f7ff fa5e 	bl	401188 <__sprint_r.part.0>
  401ccc:	2800      	cmp	r0, #0
  401cce:	f47f ae5b 	bne.w	401988 <_vfiprintf_r+0x788>
  401cd2:	980e      	ldr	r0, [sp, #56]	; 0x38
  401cd4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401cd6:	3001      	adds	r0, #1
  401cd8:	4654      	mov	r4, sl
  401cda:	e624      	b.n	401926 <_vfiprintf_r+0x726>
  401cdc:	252d      	movs	r5, #45	; 0x2d
  401cde:	4276      	negs	r6, r6
  401ce0:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  401ce4:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
  401ce8:	46e1      	mov	r9, ip
  401cea:	2301      	movs	r3, #1
  401cec:	f7ff bb91 	b.w	401412 <_vfiprintf_r+0x212>
  401cf0:	9b05      	ldr	r3, [sp, #20]
  401cf2:	4611      	mov	r1, r2
  401cf4:	2001      	movs	r0, #1
  401cf6:	4654      	mov	r4, sl
  401cf8:	2b00      	cmp	r3, #0
  401cfa:	f43f ade4 	beq.w	4018c6 <_vfiprintf_r+0x6c6>
  401cfe:	aa0c      	add	r2, sp, #48	; 0x30
  401d00:	2302      	movs	r3, #2
  401d02:	e88a 000c 	stmia.w	sl, {r2, r3}
  401d06:	461a      	mov	r2, r3
  401d08:	e5d6      	b.n	4018b8 <_vfiprintf_r+0x6b8>
  401d0a:	f018 0f10 	tst.w	r8, #16
  401d0e:	d10b      	bne.n	401d28 <_vfiprintf_r+0xb28>
  401d10:	f018 0f40 	tst.w	r8, #64	; 0x40
  401d14:	d008      	beq.n	401d28 <_vfiprintf_r+0xb28>
  401d16:	9a04      	ldr	r2, [sp, #16]
  401d18:	6813      	ldr	r3, [r2, #0]
  401d1a:	3204      	adds	r2, #4
  401d1c:	9204      	str	r2, [sp, #16]
  401d1e:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  401d22:	801a      	strh	r2, [r3, #0]
  401d24:	f7ff ba9e 	b.w	401264 <_vfiprintf_r+0x64>
  401d28:	9a04      	ldr	r2, [sp, #16]
  401d2a:	6813      	ldr	r3, [r2, #0]
  401d2c:	3204      	adds	r2, #4
  401d2e:	9204      	str	r2, [sp, #16]
  401d30:	9a02      	ldr	r2, [sp, #8]
  401d32:	601a      	str	r2, [r3, #0]
  401d34:	f7ff ba96 	b.w	401264 <_vfiprintf_r+0x64>
  401d38:	9801      	ldr	r0, [sp, #4]
  401d3a:	9900      	ldr	r1, [sp, #0]
  401d3c:	f8cd c020 	str.w	ip, [sp, #32]
  401d40:	aa0d      	add	r2, sp, #52	; 0x34
  401d42:	f7ff fa21 	bl	401188 <__sprint_r.part.0>
  401d46:	2800      	cmp	r0, #0
  401d48:	f47f ae1e 	bne.w	401988 <_vfiprintf_r+0x788>
  401d4c:	990e      	ldr	r1, [sp, #56]	; 0x38
  401d4e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401d50:	f8dd c020 	ldr.w	ip, [sp, #32]
  401d54:	1c48      	adds	r0, r1, #1
  401d56:	4654      	mov	r4, sl
  401d58:	e591      	b.n	40187e <_vfiprintf_r+0x67e>
  401d5a:	f048 0820 	orr.w	r8, r8, #32
  401d5e:	f10b 0001 	add.w	r0, fp, #1
  401d62:	f89b 3001 	ldrb.w	r3, [fp, #1]
  401d66:	f7ff bab4 	b.w	4012d2 <_vfiprintf_r+0xd2>
  401d6a:	426d      	negs	r5, r5
  401d6c:	9304      	str	r3, [sp, #16]
  401d6e:	4658      	mov	r0, fp
  401d70:	f7ff bbc6 	b.w	401500 <_vfiprintf_r+0x300>
  401d74:	9807      	ldr	r0, [sp, #28]
  401d76:	9604      	str	r6, [sp, #16]
  401d78:	f7ff f9d8 	bl	40112c <strlen>
  401d7c:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  401d80:	4681      	mov	r9, r0
  401d82:	f04f 0c00 	mov.w	ip, #0
  401d86:	f7ff bb6d 	b.w	401464 <_vfiprintf_r+0x264>
  401d8a:	9801      	ldr	r0, [sp, #4]
  401d8c:	9900      	ldr	r1, [sp, #0]
  401d8e:	f8cd c014 	str.w	ip, [sp, #20]
  401d92:	aa0d      	add	r2, sp, #52	; 0x34
  401d94:	f7ff f9f8 	bl	401188 <__sprint_r.part.0>
  401d98:	2800      	cmp	r0, #0
  401d9a:	f47f adf5 	bne.w	401988 <_vfiprintf_r+0x788>
  401d9e:	990e      	ldr	r1, [sp, #56]	; 0x38
  401da0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401da2:	f8dd c014 	ldr.w	ip, [sp, #20]
  401da6:	1c48      	adds	r0, r1, #1
  401da8:	4654      	mov	r4, sl
  401daa:	e58c      	b.n	4018c6 <_vfiprintf_r+0x6c6>
  401dac:	990e      	ldr	r1, [sp, #56]	; 0x38
  401dae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401db0:	4f15      	ldr	r7, [pc, #84]	; (401e08 <_vfiprintf_r+0xc08>)
  401db2:	3101      	adds	r1, #1
  401db4:	f7ff bb98 	b.w	4014e8 <_vfiprintf_r+0x2e8>
  401db8:	f1bc 0f06 	cmp.w	ip, #6
  401dbc:	bf28      	it	cs
  401dbe:	f04f 0c06 	movcs.w	ip, #6
  401dc2:	4b12      	ldr	r3, [pc, #72]	; (401e0c <_vfiprintf_r+0xc0c>)
  401dc4:	9604      	str	r6, [sp, #16]
  401dc6:	46e1      	mov	r9, ip
  401dc8:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
  401dcc:	9307      	str	r3, [sp, #28]
  401dce:	e460      	b.n	401692 <_vfiprintf_r+0x492>
  401dd0:	990e      	ldr	r1, [sp, #56]	; 0x38
  401dd2:	4f0d      	ldr	r7, [pc, #52]	; (401e08 <_vfiprintf_r+0xc08>)
  401dd4:	f101 0e01 	add.w	lr, r1, #1
  401dd8:	e618      	b.n	401a0c <_vfiprintf_r+0x80c>
  401dda:	46e1      	mov	r9, ip
  401ddc:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  401de0:	9604      	str	r6, [sp, #16]
  401de2:	4684      	mov	ip, r0
  401de4:	f7ff bb3e 	b.w	401464 <_vfiprintf_r+0x264>
  401de8:	4686      	mov	lr, r0
  401dea:	e66b      	b.n	401ac4 <_vfiprintf_r+0x8c4>
  401dec:	9a04      	ldr	r2, [sp, #16]
  401dee:	f89b 3001 	ldrb.w	r3, [fp, #1]
  401df2:	6816      	ldr	r6, [r2, #0]
  401df4:	3204      	adds	r2, #4
  401df6:	2e00      	cmp	r6, #0
  401df8:	9204      	str	r2, [sp, #16]
  401dfa:	f6bf aa6a 	bge.w	4012d2 <_vfiprintf_r+0xd2>
  401dfe:	f04f 36ff 	mov.w	r6, #4294967295
  401e02:	f7ff ba66 	b.w	4012d2 <_vfiprintf_r+0xd2>
  401e06:	bf00      	nop
  401e08:	00404074 	.word	0x00404074
  401e0c:	0040406c 	.word	0x0040406c

00401e10 <__sbprintf>:
  401e10:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
  401e14:	460c      	mov	r4, r1
  401e16:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  401e1a:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  401e1e:	69e7      	ldr	r7, [r4, #28]
  401e20:	6e49      	ldr	r1, [r1, #100]	; 0x64
  401e22:	f8b4 900e 	ldrh.w	r9, [r4, #14]
  401e26:	9119      	str	r1, [sp, #100]	; 0x64
  401e28:	ad1a      	add	r5, sp, #104	; 0x68
  401e2a:	f44f 6680 	mov.w	r6, #1024	; 0x400
  401e2e:	f02e 0e02 	bic.w	lr, lr, #2
  401e32:	f04f 0c00 	mov.w	ip, #0
  401e36:	9707      	str	r7, [sp, #28]
  401e38:	4669      	mov	r1, sp
  401e3a:	6a67      	ldr	r7, [r4, #36]	; 0x24
  401e3c:	9500      	str	r5, [sp, #0]
  401e3e:	9504      	str	r5, [sp, #16]
  401e40:	9602      	str	r6, [sp, #8]
  401e42:	9605      	str	r6, [sp, #20]
  401e44:	f8ad e00c 	strh.w	lr, [sp, #12]
  401e48:	f8ad 900e 	strh.w	r9, [sp, #14]
  401e4c:	9709      	str	r7, [sp, #36]	; 0x24
  401e4e:	f8cd c018 	str.w	ip, [sp, #24]
  401e52:	4606      	mov	r6, r0
  401e54:	f7ff f9d4 	bl	401200 <_vfiprintf_r>
  401e58:	1e05      	subs	r5, r0, #0
  401e5a:	db07      	blt.n	401e6c <__sbprintf+0x5c>
  401e5c:	4630      	mov	r0, r6
  401e5e:	4669      	mov	r1, sp
  401e60:	f000 f92e 	bl	4020c0 <_fflush_r>
  401e64:	2800      	cmp	r0, #0
  401e66:	bf18      	it	ne
  401e68:	f04f 35ff 	movne.w	r5, #4294967295
  401e6c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  401e70:	065b      	lsls	r3, r3, #25
  401e72:	d503      	bpl.n	401e7c <__sbprintf+0x6c>
  401e74:	89a3      	ldrh	r3, [r4, #12]
  401e76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401e7a:	81a3      	strh	r3, [r4, #12]
  401e7c:	4628      	mov	r0, r5
  401e7e:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  401e82:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  401e86:	bf00      	nop

00401e88 <__swsetup_r>:
  401e88:	b538      	push	{r3, r4, r5, lr}
  401e8a:	4b2f      	ldr	r3, [pc, #188]	; (401f48 <__swsetup_r+0xc0>)
  401e8c:	681b      	ldr	r3, [r3, #0]
  401e8e:	4605      	mov	r5, r0
  401e90:	460c      	mov	r4, r1
  401e92:	b113      	cbz	r3, 401e9a <__swsetup_r+0x12>
  401e94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  401e96:	2a00      	cmp	r2, #0
  401e98:	d036      	beq.n	401f08 <__swsetup_r+0x80>
  401e9a:	89a2      	ldrh	r2, [r4, #12]
  401e9c:	b293      	uxth	r3, r2
  401e9e:	0718      	lsls	r0, r3, #28
  401ea0:	d50c      	bpl.n	401ebc <__swsetup_r+0x34>
  401ea2:	6920      	ldr	r0, [r4, #16]
  401ea4:	b1a8      	cbz	r0, 401ed2 <__swsetup_r+0x4a>
  401ea6:	f013 0201 	ands.w	r2, r3, #1
  401eaa:	d01e      	beq.n	401eea <__swsetup_r+0x62>
  401eac:	6963      	ldr	r3, [r4, #20]
  401eae:	2200      	movs	r2, #0
  401eb0:	425b      	negs	r3, r3
  401eb2:	61a3      	str	r3, [r4, #24]
  401eb4:	60a2      	str	r2, [r4, #8]
  401eb6:	b1f0      	cbz	r0, 401ef6 <__swsetup_r+0x6e>
  401eb8:	2000      	movs	r0, #0
  401eba:	bd38      	pop	{r3, r4, r5, pc}
  401ebc:	06d9      	lsls	r1, r3, #27
  401ebe:	d53b      	bpl.n	401f38 <__swsetup_r+0xb0>
  401ec0:	0758      	lsls	r0, r3, #29
  401ec2:	d425      	bmi.n	401f10 <__swsetup_r+0x88>
  401ec4:	6920      	ldr	r0, [r4, #16]
  401ec6:	f042 0308 	orr.w	r3, r2, #8
  401eca:	81a3      	strh	r3, [r4, #12]
  401ecc:	b29b      	uxth	r3, r3
  401ece:	2800      	cmp	r0, #0
  401ed0:	d1e9      	bne.n	401ea6 <__swsetup_r+0x1e>
  401ed2:	f403 7220 	and.w	r2, r3, #640	; 0x280
  401ed6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  401eda:	d0e4      	beq.n	401ea6 <__swsetup_r+0x1e>
  401edc:	4628      	mov	r0, r5
  401ede:	4621      	mov	r1, r4
  401ee0:	f000 fcf2 	bl	4028c8 <__smakebuf_r>
  401ee4:	89a3      	ldrh	r3, [r4, #12]
  401ee6:	6920      	ldr	r0, [r4, #16]
  401ee8:	e7dd      	b.n	401ea6 <__swsetup_r+0x1e>
  401eea:	0799      	lsls	r1, r3, #30
  401eec:	bf58      	it	pl
  401eee:	6962      	ldrpl	r2, [r4, #20]
  401ef0:	60a2      	str	r2, [r4, #8]
  401ef2:	2800      	cmp	r0, #0
  401ef4:	d1e0      	bne.n	401eb8 <__swsetup_r+0x30>
  401ef6:	89a3      	ldrh	r3, [r4, #12]
  401ef8:	061a      	lsls	r2, r3, #24
  401efa:	d5de      	bpl.n	401eba <__swsetup_r+0x32>
  401efc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401f00:	81a3      	strh	r3, [r4, #12]
  401f02:	f04f 30ff 	mov.w	r0, #4294967295
  401f06:	bd38      	pop	{r3, r4, r5, pc}
  401f08:	4618      	mov	r0, r3
  401f0a:	f000 f96d 	bl	4021e8 <__sinit>
  401f0e:	e7c4      	b.n	401e9a <__swsetup_r+0x12>
  401f10:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401f12:	b149      	cbz	r1, 401f28 <__swsetup_r+0xa0>
  401f14:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401f18:	4299      	cmp	r1, r3
  401f1a:	d003      	beq.n	401f24 <__swsetup_r+0x9c>
  401f1c:	4628      	mov	r0, r5
  401f1e:	f000 fa3b 	bl	402398 <_free_r>
  401f22:	89a2      	ldrh	r2, [r4, #12]
  401f24:	2300      	movs	r3, #0
  401f26:	6323      	str	r3, [r4, #48]	; 0x30
  401f28:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  401f2c:	2300      	movs	r3, #0
  401f2e:	6920      	ldr	r0, [r4, #16]
  401f30:	6063      	str	r3, [r4, #4]
  401f32:	b292      	uxth	r2, r2
  401f34:	6020      	str	r0, [r4, #0]
  401f36:	e7c6      	b.n	401ec6 <__swsetup_r+0x3e>
  401f38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  401f3c:	2309      	movs	r3, #9
  401f3e:	602b      	str	r3, [r5, #0]
  401f40:	f04f 30ff 	mov.w	r0, #4294967295
  401f44:	81a2      	strh	r2, [r4, #12]
  401f46:	bd38      	pop	{r3, r4, r5, pc}
  401f48:	20000430 	.word	0x20000430

00401f4c <register_fini>:
  401f4c:	4b02      	ldr	r3, [pc, #8]	; (401f58 <register_fini+0xc>)
  401f4e:	b113      	cbz	r3, 401f56 <register_fini+0xa>
  401f50:	4802      	ldr	r0, [pc, #8]	; (401f5c <register_fini+0x10>)
  401f52:	f000 b805 	b.w	401f60 <atexit>
  401f56:	4770      	bx	lr
  401f58:	00000000 	.word	0x00000000
  401f5c:	004021fd 	.word	0x004021fd

00401f60 <atexit>:
  401f60:	4601      	mov	r1, r0
  401f62:	2000      	movs	r0, #0
  401f64:	4602      	mov	r2, r0
  401f66:	4603      	mov	r3, r0
  401f68:	f001 bbee 	b.w	403748 <__register_exitproc>

00401f6c <__sflush_r>:
  401f6c:	898b      	ldrh	r3, [r1, #12]
  401f6e:	b29a      	uxth	r2, r3
  401f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401f74:	460d      	mov	r5, r1
  401f76:	0711      	lsls	r1, r2, #28
  401f78:	4680      	mov	r8, r0
  401f7a:	d43c      	bmi.n	401ff6 <__sflush_r+0x8a>
  401f7c:	686a      	ldr	r2, [r5, #4]
  401f7e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  401f82:	2a00      	cmp	r2, #0
  401f84:	81ab      	strh	r3, [r5, #12]
  401f86:	dd65      	ble.n	402054 <__sflush_r+0xe8>
  401f88:	6aae      	ldr	r6, [r5, #40]	; 0x28
  401f8a:	2e00      	cmp	r6, #0
  401f8c:	d04b      	beq.n	402026 <__sflush_r+0xba>
  401f8e:	b29b      	uxth	r3, r3
  401f90:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  401f94:	2100      	movs	r1, #0
  401f96:	b292      	uxth	r2, r2
  401f98:	f8d8 4000 	ldr.w	r4, [r8]
  401f9c:	f8c8 1000 	str.w	r1, [r8]
  401fa0:	2a00      	cmp	r2, #0
  401fa2:	d05b      	beq.n	40205c <__sflush_r+0xf0>
  401fa4:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  401fa6:	075f      	lsls	r7, r3, #29
  401fa8:	d505      	bpl.n	401fb6 <__sflush_r+0x4a>
  401faa:	6869      	ldr	r1, [r5, #4]
  401fac:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  401fae:	1a52      	subs	r2, r2, r1
  401fb0:	b10b      	cbz	r3, 401fb6 <__sflush_r+0x4a>
  401fb2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  401fb4:	1ad2      	subs	r2, r2, r3
  401fb6:	4640      	mov	r0, r8
  401fb8:	69e9      	ldr	r1, [r5, #28]
  401fba:	2300      	movs	r3, #0
  401fbc:	47b0      	blx	r6
  401fbe:	1c46      	adds	r6, r0, #1
  401fc0:	d056      	beq.n	402070 <__sflush_r+0x104>
  401fc2:	89ab      	ldrh	r3, [r5, #12]
  401fc4:	692a      	ldr	r2, [r5, #16]
  401fc6:	602a      	str	r2, [r5, #0]
  401fc8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  401fcc:	b29b      	uxth	r3, r3
  401fce:	2200      	movs	r2, #0
  401fd0:	606a      	str	r2, [r5, #4]
  401fd2:	04da      	lsls	r2, r3, #19
  401fd4:	81ab      	strh	r3, [r5, #12]
  401fd6:	d43b      	bmi.n	402050 <__sflush_r+0xe4>
  401fd8:	6b29      	ldr	r1, [r5, #48]	; 0x30
  401fda:	f8c8 4000 	str.w	r4, [r8]
  401fde:	b311      	cbz	r1, 402026 <__sflush_r+0xba>
  401fe0:	f105 0340 	add.w	r3, r5, #64	; 0x40
  401fe4:	4299      	cmp	r1, r3
  401fe6:	d002      	beq.n	401fee <__sflush_r+0x82>
  401fe8:	4640      	mov	r0, r8
  401fea:	f000 f9d5 	bl	402398 <_free_r>
  401fee:	2000      	movs	r0, #0
  401ff0:	6328      	str	r0, [r5, #48]	; 0x30
  401ff2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401ff6:	692e      	ldr	r6, [r5, #16]
  401ff8:	b1ae      	cbz	r6, 402026 <__sflush_r+0xba>
  401ffa:	682c      	ldr	r4, [r5, #0]
  401ffc:	602e      	str	r6, [r5, #0]
  401ffe:	0791      	lsls	r1, r2, #30
  402000:	bf0c      	ite	eq
  402002:	696b      	ldreq	r3, [r5, #20]
  402004:	2300      	movne	r3, #0
  402006:	1ba4      	subs	r4, r4, r6
  402008:	60ab      	str	r3, [r5, #8]
  40200a:	e00a      	b.n	402022 <__sflush_r+0xb6>
  40200c:	4632      	mov	r2, r6
  40200e:	4623      	mov	r3, r4
  402010:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  402012:	69e9      	ldr	r1, [r5, #28]
  402014:	4640      	mov	r0, r8
  402016:	47b8      	blx	r7
  402018:	2800      	cmp	r0, #0
  40201a:	eba4 0400 	sub.w	r4, r4, r0
  40201e:	4406      	add	r6, r0
  402020:	dd04      	ble.n	40202c <__sflush_r+0xc0>
  402022:	2c00      	cmp	r4, #0
  402024:	dcf2      	bgt.n	40200c <__sflush_r+0xa0>
  402026:	2000      	movs	r0, #0
  402028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40202c:	89ab      	ldrh	r3, [r5, #12]
  40202e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402032:	81ab      	strh	r3, [r5, #12]
  402034:	f04f 30ff 	mov.w	r0, #4294967295
  402038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40203c:	89ab      	ldrh	r3, [r5, #12]
  40203e:	692a      	ldr	r2, [r5, #16]
  402040:	6069      	str	r1, [r5, #4]
  402042:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402046:	b29b      	uxth	r3, r3
  402048:	81ab      	strh	r3, [r5, #12]
  40204a:	04db      	lsls	r3, r3, #19
  40204c:	602a      	str	r2, [r5, #0]
  40204e:	d5c3      	bpl.n	401fd8 <__sflush_r+0x6c>
  402050:	6528      	str	r0, [r5, #80]	; 0x50
  402052:	e7c1      	b.n	401fd8 <__sflush_r+0x6c>
  402054:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402056:	2a00      	cmp	r2, #0
  402058:	dc96      	bgt.n	401f88 <__sflush_r+0x1c>
  40205a:	e7e4      	b.n	402026 <__sflush_r+0xba>
  40205c:	2301      	movs	r3, #1
  40205e:	4640      	mov	r0, r8
  402060:	69e9      	ldr	r1, [r5, #28]
  402062:	47b0      	blx	r6
  402064:	1c43      	adds	r3, r0, #1
  402066:	4602      	mov	r2, r0
  402068:	d019      	beq.n	40209e <__sflush_r+0x132>
  40206a:	89ab      	ldrh	r3, [r5, #12]
  40206c:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40206e:	e79a      	b.n	401fa6 <__sflush_r+0x3a>
  402070:	f8d8 1000 	ldr.w	r1, [r8]
  402074:	2900      	cmp	r1, #0
  402076:	d0e1      	beq.n	40203c <__sflush_r+0xd0>
  402078:	291d      	cmp	r1, #29
  40207a:	d007      	beq.n	40208c <__sflush_r+0x120>
  40207c:	2916      	cmp	r1, #22
  40207e:	d005      	beq.n	40208c <__sflush_r+0x120>
  402080:	89ab      	ldrh	r3, [r5, #12]
  402082:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402086:	81ab      	strh	r3, [r5, #12]
  402088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40208c:	89ab      	ldrh	r3, [r5, #12]
  40208e:	692a      	ldr	r2, [r5, #16]
  402090:	602a      	str	r2, [r5, #0]
  402092:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402096:	2200      	movs	r2, #0
  402098:	81ab      	strh	r3, [r5, #12]
  40209a:	606a      	str	r2, [r5, #4]
  40209c:	e79c      	b.n	401fd8 <__sflush_r+0x6c>
  40209e:	f8d8 3000 	ldr.w	r3, [r8]
  4020a2:	2b00      	cmp	r3, #0
  4020a4:	d0e1      	beq.n	40206a <__sflush_r+0xfe>
  4020a6:	2b1d      	cmp	r3, #29
  4020a8:	d007      	beq.n	4020ba <__sflush_r+0x14e>
  4020aa:	2b16      	cmp	r3, #22
  4020ac:	d005      	beq.n	4020ba <__sflush_r+0x14e>
  4020ae:	89ab      	ldrh	r3, [r5, #12]
  4020b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4020b4:	81ab      	strh	r3, [r5, #12]
  4020b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4020ba:	f8c8 4000 	str.w	r4, [r8]
  4020be:	e7b2      	b.n	402026 <__sflush_r+0xba>

004020c0 <_fflush_r>:
  4020c0:	b510      	push	{r4, lr}
  4020c2:	4604      	mov	r4, r0
  4020c4:	b082      	sub	sp, #8
  4020c6:	b108      	cbz	r0, 4020cc <_fflush_r+0xc>
  4020c8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4020ca:	b153      	cbz	r3, 4020e2 <_fflush_r+0x22>
  4020cc:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4020d0:	b908      	cbnz	r0, 4020d6 <_fflush_r+0x16>
  4020d2:	b002      	add	sp, #8
  4020d4:	bd10      	pop	{r4, pc}
  4020d6:	4620      	mov	r0, r4
  4020d8:	b002      	add	sp, #8
  4020da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4020de:	f7ff bf45 	b.w	401f6c <__sflush_r>
  4020e2:	9101      	str	r1, [sp, #4]
  4020e4:	f000 f880 	bl	4021e8 <__sinit>
  4020e8:	9901      	ldr	r1, [sp, #4]
  4020ea:	e7ef      	b.n	4020cc <_fflush_r+0xc>

004020ec <_cleanup_r>:
  4020ec:	4901      	ldr	r1, [pc, #4]	; (4020f4 <_cleanup_r+0x8>)
  4020ee:	f000 bbb7 	b.w	402860 <_fwalk_reent>
  4020f2:	bf00      	nop
  4020f4:	00403811 	.word	0x00403811

004020f8 <__sinit.part.1>:
  4020f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4020fc:	4b35      	ldr	r3, [pc, #212]	; (4021d4 <__sinit.part.1+0xdc>)
  4020fe:	6845      	ldr	r5, [r0, #4]
  402100:	63c3      	str	r3, [r0, #60]	; 0x3c
  402102:	2400      	movs	r4, #0
  402104:	4607      	mov	r7, r0
  402106:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  40210a:	2304      	movs	r3, #4
  40210c:	2103      	movs	r1, #3
  40210e:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  402112:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  402116:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  40211a:	b083      	sub	sp, #12
  40211c:	602c      	str	r4, [r5, #0]
  40211e:	606c      	str	r4, [r5, #4]
  402120:	60ac      	str	r4, [r5, #8]
  402122:	666c      	str	r4, [r5, #100]	; 0x64
  402124:	81ec      	strh	r4, [r5, #14]
  402126:	612c      	str	r4, [r5, #16]
  402128:	616c      	str	r4, [r5, #20]
  40212a:	61ac      	str	r4, [r5, #24]
  40212c:	81ab      	strh	r3, [r5, #12]
  40212e:	4621      	mov	r1, r4
  402130:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402134:	2208      	movs	r2, #8
  402136:	f7fe fef1 	bl	400f1c <memset>
  40213a:	68be      	ldr	r6, [r7, #8]
  40213c:	f8df b098 	ldr.w	fp, [pc, #152]	; 4021d8 <__sinit.part.1+0xe0>
  402140:	f8df a098 	ldr.w	sl, [pc, #152]	; 4021dc <__sinit.part.1+0xe4>
  402144:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4021e0 <__sinit.part.1+0xe8>
  402148:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4021e4 <__sinit.part.1+0xec>
  40214c:	f8c5 b020 	str.w	fp, [r5, #32]
  402150:	2301      	movs	r3, #1
  402152:	2209      	movs	r2, #9
  402154:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402158:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40215c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402160:	61ed      	str	r5, [r5, #28]
  402162:	4621      	mov	r1, r4
  402164:	81f3      	strh	r3, [r6, #14]
  402166:	81b2      	strh	r2, [r6, #12]
  402168:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40216c:	6034      	str	r4, [r6, #0]
  40216e:	6074      	str	r4, [r6, #4]
  402170:	60b4      	str	r4, [r6, #8]
  402172:	6674      	str	r4, [r6, #100]	; 0x64
  402174:	6134      	str	r4, [r6, #16]
  402176:	6174      	str	r4, [r6, #20]
  402178:	61b4      	str	r4, [r6, #24]
  40217a:	2208      	movs	r2, #8
  40217c:	9301      	str	r3, [sp, #4]
  40217e:	f7fe fecd 	bl	400f1c <memset>
  402182:	68fd      	ldr	r5, [r7, #12]
  402184:	61f6      	str	r6, [r6, #28]
  402186:	2012      	movs	r0, #18
  402188:	2202      	movs	r2, #2
  40218a:	f8c6 b020 	str.w	fp, [r6, #32]
  40218e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  402192:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  402196:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40219a:	4621      	mov	r1, r4
  40219c:	81a8      	strh	r0, [r5, #12]
  40219e:	81ea      	strh	r2, [r5, #14]
  4021a0:	602c      	str	r4, [r5, #0]
  4021a2:	606c      	str	r4, [r5, #4]
  4021a4:	60ac      	str	r4, [r5, #8]
  4021a6:	666c      	str	r4, [r5, #100]	; 0x64
  4021a8:	612c      	str	r4, [r5, #16]
  4021aa:	616c      	str	r4, [r5, #20]
  4021ac:	61ac      	str	r4, [r5, #24]
  4021ae:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4021b2:	2208      	movs	r2, #8
  4021b4:	f7fe feb2 	bl	400f1c <memset>
  4021b8:	9b01      	ldr	r3, [sp, #4]
  4021ba:	61ed      	str	r5, [r5, #28]
  4021bc:	f8c5 b020 	str.w	fp, [r5, #32]
  4021c0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4021c4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4021c8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4021cc:	63bb      	str	r3, [r7, #56]	; 0x38
  4021ce:	b003      	add	sp, #12
  4021d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4021d4:	004020ed 	.word	0x004020ed
  4021d8:	00403585 	.word	0x00403585
  4021dc:	004035a9 	.word	0x004035a9
  4021e0:	004035e1 	.word	0x004035e1
  4021e4:	00403601 	.word	0x00403601

004021e8 <__sinit>:
  4021e8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4021ea:	b103      	cbz	r3, 4021ee <__sinit+0x6>
  4021ec:	4770      	bx	lr
  4021ee:	f7ff bf83 	b.w	4020f8 <__sinit.part.1>
  4021f2:	bf00      	nop

004021f4 <__sfp_lock_acquire>:
  4021f4:	4770      	bx	lr
  4021f6:	bf00      	nop

004021f8 <__sfp_lock_release>:
  4021f8:	4770      	bx	lr
  4021fa:	bf00      	nop

004021fc <__libc_fini_array>:
  4021fc:	b538      	push	{r3, r4, r5, lr}
  4021fe:	4b08      	ldr	r3, [pc, #32]	; (402220 <__libc_fini_array+0x24>)
  402200:	4d08      	ldr	r5, [pc, #32]	; (402224 <__libc_fini_array+0x28>)
  402202:	1aed      	subs	r5, r5, r3
  402204:	10ac      	asrs	r4, r5, #2
  402206:	bf18      	it	ne
  402208:	18ed      	addne	r5, r5, r3
  40220a:	d005      	beq.n	402218 <__libc_fini_array+0x1c>
  40220c:	3c01      	subs	r4, #1
  40220e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  402212:	4798      	blx	r3
  402214:	2c00      	cmp	r4, #0
  402216:	d1f9      	bne.n	40220c <__libc_fini_array+0x10>
  402218:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40221c:	f001 bf3c 	b.w	404098 <_fini>
  402220:	004040a4 	.word	0x004040a4
  402224:	004040a8 	.word	0x004040a8

00402228 <__fputwc>:
  402228:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40222c:	b082      	sub	sp, #8
  40222e:	4607      	mov	r7, r0
  402230:	460e      	mov	r6, r1
  402232:	4614      	mov	r4, r2
  402234:	f000 fb42 	bl	4028bc <__locale_mb_cur_max>
  402238:	2801      	cmp	r0, #1
  40223a:	d041      	beq.n	4022c0 <__fputwc+0x98>
  40223c:	4638      	mov	r0, r7
  40223e:	a901      	add	r1, sp, #4
  402240:	4632      	mov	r2, r6
  402242:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402246:	f001 fa33 	bl	4036b0 <_wcrtomb_r>
  40224a:	f1b0 3fff 	cmp.w	r0, #4294967295
  40224e:	4680      	mov	r8, r0
  402250:	d02f      	beq.n	4022b2 <__fputwc+0x8a>
  402252:	2800      	cmp	r0, #0
  402254:	d03c      	beq.n	4022d0 <__fputwc+0xa8>
  402256:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40225a:	2500      	movs	r5, #0
  40225c:	e009      	b.n	402272 <__fputwc+0x4a>
  40225e:	6823      	ldr	r3, [r4, #0]
  402260:	7019      	strb	r1, [r3, #0]
  402262:	6823      	ldr	r3, [r4, #0]
  402264:	3301      	adds	r3, #1
  402266:	6023      	str	r3, [r4, #0]
  402268:	3501      	adds	r5, #1
  40226a:	45a8      	cmp	r8, r5
  40226c:	d930      	bls.n	4022d0 <__fputwc+0xa8>
  40226e:	ab01      	add	r3, sp, #4
  402270:	5d59      	ldrb	r1, [r3, r5]
  402272:	68a3      	ldr	r3, [r4, #8]
  402274:	3b01      	subs	r3, #1
  402276:	2b00      	cmp	r3, #0
  402278:	60a3      	str	r3, [r4, #8]
  40227a:	daf0      	bge.n	40225e <__fputwc+0x36>
  40227c:	69a2      	ldr	r2, [r4, #24]
  40227e:	4293      	cmp	r3, r2
  402280:	db07      	blt.n	402292 <__fputwc+0x6a>
  402282:	6823      	ldr	r3, [r4, #0]
  402284:	7019      	strb	r1, [r3, #0]
  402286:	6823      	ldr	r3, [r4, #0]
  402288:	7819      	ldrb	r1, [r3, #0]
  40228a:	290a      	cmp	r1, #10
  40228c:	f103 0301 	add.w	r3, r3, #1
  402290:	d1e9      	bne.n	402266 <__fputwc+0x3e>
  402292:	4638      	mov	r0, r7
  402294:	4622      	mov	r2, r4
  402296:	f001 f9b7 	bl	403608 <__swbuf_r>
  40229a:	f1a0 30ff 	sub.w	r0, r0, #4294967295
  40229e:	fab0 f080 	clz	r0, r0
  4022a2:	0940      	lsrs	r0, r0, #5
  4022a4:	2800      	cmp	r0, #0
  4022a6:	d0df      	beq.n	402268 <__fputwc+0x40>
  4022a8:	f04f 30ff 	mov.w	r0, #4294967295
  4022ac:	b002      	add	sp, #8
  4022ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4022b2:	89a3      	ldrh	r3, [r4, #12]
  4022b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4022b8:	81a3      	strh	r3, [r4, #12]
  4022ba:	b002      	add	sp, #8
  4022bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4022c0:	1e73      	subs	r3, r6, #1
  4022c2:	2bfe      	cmp	r3, #254	; 0xfe
  4022c4:	d8ba      	bhi.n	40223c <__fputwc+0x14>
  4022c6:	b2f1      	uxtb	r1, r6
  4022c8:	4680      	mov	r8, r0
  4022ca:	f88d 1004 	strb.w	r1, [sp, #4]
  4022ce:	e7c4      	b.n	40225a <__fputwc+0x32>
  4022d0:	4630      	mov	r0, r6
  4022d2:	b002      	add	sp, #8
  4022d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004022d8 <_fputwc_r>:
  4022d8:	8993      	ldrh	r3, [r2, #12]
  4022da:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  4022de:	d10b      	bne.n	4022f8 <_fputwc_r+0x20>
  4022e0:	b410      	push	{r4}
  4022e2:	6e54      	ldr	r4, [r2, #100]	; 0x64
  4022e4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4022e8:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4022ec:	6654      	str	r4, [r2, #100]	; 0x64
  4022ee:	8193      	strh	r3, [r2, #12]
  4022f0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4022f4:	f7ff bf98 	b.w	402228 <__fputwc>
  4022f8:	f7ff bf96 	b.w	402228 <__fputwc>

004022fc <_malloc_trim_r>:
  4022fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4022fe:	4f23      	ldr	r7, [pc, #140]	; (40238c <_malloc_trim_r+0x90>)
  402300:	460c      	mov	r4, r1
  402302:	4606      	mov	r6, r0
  402304:	f000 ff32 	bl	40316c <__malloc_lock>
  402308:	68bb      	ldr	r3, [r7, #8]
  40230a:	685d      	ldr	r5, [r3, #4]
  40230c:	f025 0503 	bic.w	r5, r5, #3
  402310:	1b29      	subs	r1, r5, r4
  402312:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  402316:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40231a:	f021 010f 	bic.w	r1, r1, #15
  40231e:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402322:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402326:	db07      	blt.n	402338 <_malloc_trim_r+0x3c>
  402328:	4630      	mov	r0, r6
  40232a:	2100      	movs	r1, #0
  40232c:	f001 f918 	bl	403560 <_sbrk_r>
  402330:	68bb      	ldr	r3, [r7, #8]
  402332:	442b      	add	r3, r5
  402334:	4298      	cmp	r0, r3
  402336:	d004      	beq.n	402342 <_malloc_trim_r+0x46>
  402338:	4630      	mov	r0, r6
  40233a:	f000 ff19 	bl	403170 <__malloc_unlock>
  40233e:	2000      	movs	r0, #0
  402340:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402342:	4630      	mov	r0, r6
  402344:	4261      	negs	r1, r4
  402346:	f001 f90b 	bl	403560 <_sbrk_r>
  40234a:	3001      	adds	r0, #1
  40234c:	d00d      	beq.n	40236a <_malloc_trim_r+0x6e>
  40234e:	4b10      	ldr	r3, [pc, #64]	; (402390 <_malloc_trim_r+0x94>)
  402350:	68ba      	ldr	r2, [r7, #8]
  402352:	6819      	ldr	r1, [r3, #0]
  402354:	1b2d      	subs	r5, r5, r4
  402356:	f045 0501 	orr.w	r5, r5, #1
  40235a:	4630      	mov	r0, r6
  40235c:	1b09      	subs	r1, r1, r4
  40235e:	6055      	str	r5, [r2, #4]
  402360:	6019      	str	r1, [r3, #0]
  402362:	f000 ff05 	bl	403170 <__malloc_unlock>
  402366:	2001      	movs	r0, #1
  402368:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40236a:	4630      	mov	r0, r6
  40236c:	2100      	movs	r1, #0
  40236e:	f001 f8f7 	bl	403560 <_sbrk_r>
  402372:	68ba      	ldr	r2, [r7, #8]
  402374:	1a83      	subs	r3, r0, r2
  402376:	2b0f      	cmp	r3, #15
  402378:	ddde      	ble.n	402338 <_malloc_trim_r+0x3c>
  40237a:	4c06      	ldr	r4, [pc, #24]	; (402394 <_malloc_trim_r+0x98>)
  40237c:	4904      	ldr	r1, [pc, #16]	; (402390 <_malloc_trim_r+0x94>)
  40237e:	6824      	ldr	r4, [r4, #0]
  402380:	f043 0301 	orr.w	r3, r3, #1
  402384:	1b00      	subs	r0, r0, r4
  402386:	6053      	str	r3, [r2, #4]
  402388:	6008      	str	r0, [r1, #0]
  40238a:	e7d5      	b.n	402338 <_malloc_trim_r+0x3c>
  40238c:	20000458 	.word	0x20000458
  402390:	2000090c 	.word	0x2000090c
  402394:	20000864 	.word	0x20000864

00402398 <_free_r>:
  402398:	2900      	cmp	r1, #0
  40239a:	d04e      	beq.n	40243a <_free_r+0xa2>
  40239c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4023a0:	460c      	mov	r4, r1
  4023a2:	4680      	mov	r8, r0
  4023a4:	f000 fee2 	bl	40316c <__malloc_lock>
  4023a8:	f854 7c04 	ldr.w	r7, [r4, #-4]
  4023ac:	4962      	ldr	r1, [pc, #392]	; (402538 <_free_r+0x1a0>)
  4023ae:	f027 0201 	bic.w	r2, r7, #1
  4023b2:	f1a4 0508 	sub.w	r5, r4, #8
  4023b6:	18ab      	adds	r3, r5, r2
  4023b8:	688e      	ldr	r6, [r1, #8]
  4023ba:	6858      	ldr	r0, [r3, #4]
  4023bc:	429e      	cmp	r6, r3
  4023be:	f020 0003 	bic.w	r0, r0, #3
  4023c2:	d05a      	beq.n	40247a <_free_r+0xe2>
  4023c4:	07fe      	lsls	r6, r7, #31
  4023c6:	6058      	str	r0, [r3, #4]
  4023c8:	d40b      	bmi.n	4023e2 <_free_r+0x4a>
  4023ca:	f854 7c08 	ldr.w	r7, [r4, #-8]
  4023ce:	1bed      	subs	r5, r5, r7
  4023d0:	f101 0e08 	add.w	lr, r1, #8
  4023d4:	68ac      	ldr	r4, [r5, #8]
  4023d6:	4574      	cmp	r4, lr
  4023d8:	443a      	add	r2, r7
  4023da:	d067      	beq.n	4024ac <_free_r+0x114>
  4023dc:	68ef      	ldr	r7, [r5, #12]
  4023de:	60e7      	str	r7, [r4, #12]
  4023e0:	60bc      	str	r4, [r7, #8]
  4023e2:	181c      	adds	r4, r3, r0
  4023e4:	6864      	ldr	r4, [r4, #4]
  4023e6:	07e4      	lsls	r4, r4, #31
  4023e8:	d40c      	bmi.n	402404 <_free_r+0x6c>
  4023ea:	4f54      	ldr	r7, [pc, #336]	; (40253c <_free_r+0x1a4>)
  4023ec:	689c      	ldr	r4, [r3, #8]
  4023ee:	42bc      	cmp	r4, r7
  4023f0:	4402      	add	r2, r0
  4023f2:	d07c      	beq.n	4024ee <_free_r+0x156>
  4023f4:	68d8      	ldr	r0, [r3, #12]
  4023f6:	60e0      	str	r0, [r4, #12]
  4023f8:	f042 0301 	orr.w	r3, r2, #1
  4023fc:	6084      	str	r4, [r0, #8]
  4023fe:	606b      	str	r3, [r5, #4]
  402400:	50aa      	str	r2, [r5, r2]
  402402:	e003      	b.n	40240c <_free_r+0x74>
  402404:	f042 0301 	orr.w	r3, r2, #1
  402408:	606b      	str	r3, [r5, #4]
  40240a:	50aa      	str	r2, [r5, r2]
  40240c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402410:	d214      	bcs.n	40243c <_free_r+0xa4>
  402412:	08d2      	lsrs	r2, r2, #3
  402414:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  402418:	6848      	ldr	r0, [r1, #4]
  40241a:	689f      	ldr	r7, [r3, #8]
  40241c:	60af      	str	r7, [r5, #8]
  40241e:	1092      	asrs	r2, r2, #2
  402420:	2401      	movs	r4, #1
  402422:	fa04 f202 	lsl.w	r2, r4, r2
  402426:	4310      	orrs	r0, r2
  402428:	60eb      	str	r3, [r5, #12]
  40242a:	6048      	str	r0, [r1, #4]
  40242c:	609d      	str	r5, [r3, #8]
  40242e:	60fd      	str	r5, [r7, #12]
  402430:	4640      	mov	r0, r8
  402432:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402436:	f000 be9b 	b.w	403170 <__malloc_unlock>
  40243a:	4770      	bx	lr
  40243c:	0a53      	lsrs	r3, r2, #9
  40243e:	2b04      	cmp	r3, #4
  402440:	d847      	bhi.n	4024d2 <_free_r+0x13a>
  402442:	0993      	lsrs	r3, r2, #6
  402444:	f103 0438 	add.w	r4, r3, #56	; 0x38
  402448:	0060      	lsls	r0, r4, #1
  40244a:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  40244e:	493a      	ldr	r1, [pc, #232]	; (402538 <_free_r+0x1a0>)
  402450:	6883      	ldr	r3, [r0, #8]
  402452:	4283      	cmp	r3, r0
  402454:	d043      	beq.n	4024de <_free_r+0x146>
  402456:	6859      	ldr	r1, [r3, #4]
  402458:	f021 0103 	bic.w	r1, r1, #3
  40245c:	4291      	cmp	r1, r2
  40245e:	d902      	bls.n	402466 <_free_r+0xce>
  402460:	689b      	ldr	r3, [r3, #8]
  402462:	4298      	cmp	r0, r3
  402464:	d1f7      	bne.n	402456 <_free_r+0xbe>
  402466:	68da      	ldr	r2, [r3, #12]
  402468:	60ea      	str	r2, [r5, #12]
  40246a:	60ab      	str	r3, [r5, #8]
  40246c:	4640      	mov	r0, r8
  40246e:	6095      	str	r5, [r2, #8]
  402470:	60dd      	str	r5, [r3, #12]
  402472:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402476:	f000 be7b 	b.w	403170 <__malloc_unlock>
  40247a:	07ff      	lsls	r7, r7, #31
  40247c:	4402      	add	r2, r0
  40247e:	d407      	bmi.n	402490 <_free_r+0xf8>
  402480:	f854 3c08 	ldr.w	r3, [r4, #-8]
  402484:	1aed      	subs	r5, r5, r3
  402486:	441a      	add	r2, r3
  402488:	68a8      	ldr	r0, [r5, #8]
  40248a:	68eb      	ldr	r3, [r5, #12]
  40248c:	60c3      	str	r3, [r0, #12]
  40248e:	6098      	str	r0, [r3, #8]
  402490:	4b2b      	ldr	r3, [pc, #172]	; (402540 <_free_r+0x1a8>)
  402492:	681b      	ldr	r3, [r3, #0]
  402494:	f042 0001 	orr.w	r0, r2, #1
  402498:	429a      	cmp	r2, r3
  40249a:	6068      	str	r0, [r5, #4]
  40249c:	608d      	str	r5, [r1, #8]
  40249e:	d3c7      	bcc.n	402430 <_free_r+0x98>
  4024a0:	4b28      	ldr	r3, [pc, #160]	; (402544 <_free_r+0x1ac>)
  4024a2:	4640      	mov	r0, r8
  4024a4:	6819      	ldr	r1, [r3, #0]
  4024a6:	f7ff ff29 	bl	4022fc <_malloc_trim_r>
  4024aa:	e7c1      	b.n	402430 <_free_r+0x98>
  4024ac:	1819      	adds	r1, r3, r0
  4024ae:	6849      	ldr	r1, [r1, #4]
  4024b0:	07c9      	lsls	r1, r1, #31
  4024b2:	d409      	bmi.n	4024c8 <_free_r+0x130>
  4024b4:	68d9      	ldr	r1, [r3, #12]
  4024b6:	689b      	ldr	r3, [r3, #8]
  4024b8:	4402      	add	r2, r0
  4024ba:	f042 0001 	orr.w	r0, r2, #1
  4024be:	60d9      	str	r1, [r3, #12]
  4024c0:	608b      	str	r3, [r1, #8]
  4024c2:	6068      	str	r0, [r5, #4]
  4024c4:	50aa      	str	r2, [r5, r2]
  4024c6:	e7b3      	b.n	402430 <_free_r+0x98>
  4024c8:	f042 0301 	orr.w	r3, r2, #1
  4024cc:	606b      	str	r3, [r5, #4]
  4024ce:	50aa      	str	r2, [r5, r2]
  4024d0:	e7ae      	b.n	402430 <_free_r+0x98>
  4024d2:	2b14      	cmp	r3, #20
  4024d4:	d814      	bhi.n	402500 <_free_r+0x168>
  4024d6:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  4024da:	0060      	lsls	r0, r4, #1
  4024dc:	e7b5      	b.n	40244a <_free_r+0xb2>
  4024de:	684a      	ldr	r2, [r1, #4]
  4024e0:	10a4      	asrs	r4, r4, #2
  4024e2:	2001      	movs	r0, #1
  4024e4:	40a0      	lsls	r0, r4
  4024e6:	4302      	orrs	r2, r0
  4024e8:	604a      	str	r2, [r1, #4]
  4024ea:	461a      	mov	r2, r3
  4024ec:	e7bc      	b.n	402468 <_free_r+0xd0>
  4024ee:	f042 0301 	orr.w	r3, r2, #1
  4024f2:	614d      	str	r5, [r1, #20]
  4024f4:	610d      	str	r5, [r1, #16]
  4024f6:	60ec      	str	r4, [r5, #12]
  4024f8:	60ac      	str	r4, [r5, #8]
  4024fa:	606b      	str	r3, [r5, #4]
  4024fc:	50aa      	str	r2, [r5, r2]
  4024fe:	e797      	b.n	402430 <_free_r+0x98>
  402500:	2b54      	cmp	r3, #84	; 0x54
  402502:	d804      	bhi.n	40250e <_free_r+0x176>
  402504:	0b13      	lsrs	r3, r2, #12
  402506:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  40250a:	0060      	lsls	r0, r4, #1
  40250c:	e79d      	b.n	40244a <_free_r+0xb2>
  40250e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  402512:	d804      	bhi.n	40251e <_free_r+0x186>
  402514:	0bd3      	lsrs	r3, r2, #15
  402516:	f103 0477 	add.w	r4, r3, #119	; 0x77
  40251a:	0060      	lsls	r0, r4, #1
  40251c:	e795      	b.n	40244a <_free_r+0xb2>
  40251e:	f240 5054 	movw	r0, #1364	; 0x554
  402522:	4283      	cmp	r3, r0
  402524:	d804      	bhi.n	402530 <_free_r+0x198>
  402526:	0c93      	lsrs	r3, r2, #18
  402528:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  40252c:	0060      	lsls	r0, r4, #1
  40252e:	e78c      	b.n	40244a <_free_r+0xb2>
  402530:	20fc      	movs	r0, #252	; 0xfc
  402532:	247e      	movs	r4, #126	; 0x7e
  402534:	e789      	b.n	40244a <_free_r+0xb2>
  402536:	bf00      	nop
  402538:	20000458 	.word	0x20000458
  40253c:	20000460 	.word	0x20000460
  402540:	20000860 	.word	0x20000860
  402544:	20000908 	.word	0x20000908

00402548 <__sfvwrite_r>:
  402548:	6893      	ldr	r3, [r2, #8]
  40254a:	2b00      	cmp	r3, #0
  40254c:	d07a      	beq.n	402644 <__sfvwrite_r+0xfc>
  40254e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402552:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  402556:	f01e 0f08 	tst.w	lr, #8
  40255a:	b083      	sub	sp, #12
  40255c:	460c      	mov	r4, r1
  40255e:	4681      	mov	r9, r0
  402560:	4616      	mov	r6, r2
  402562:	d026      	beq.n	4025b2 <__sfvwrite_r+0x6a>
  402564:	690b      	ldr	r3, [r1, #16]
  402566:	b323      	cbz	r3, 4025b2 <__sfvwrite_r+0x6a>
  402568:	f00e 0802 	and.w	r8, lr, #2
  40256c:	fa1f f088 	uxth.w	r0, r8
  402570:	6835      	ldr	r5, [r6, #0]
  402572:	b370      	cbz	r0, 4025d2 <__sfvwrite_r+0x8a>
  402574:	f04f 0a00 	mov.w	sl, #0
  402578:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 40285c <__sfvwrite_r+0x314>
  40257c:	46d0      	mov	r8, sl
  40257e:	45d8      	cmp	r8, fp
  402580:	4643      	mov	r3, r8
  402582:	4652      	mov	r2, sl
  402584:	bf28      	it	cs
  402586:	465b      	movcs	r3, fp
  402588:	4648      	mov	r0, r9
  40258a:	f1b8 0f00 	cmp.w	r8, #0
  40258e:	d053      	beq.n	402638 <__sfvwrite_r+0xf0>
  402590:	69e1      	ldr	r1, [r4, #28]
  402592:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402594:	47b8      	blx	r7
  402596:	2800      	cmp	r0, #0
  402598:	dd73      	ble.n	402682 <__sfvwrite_r+0x13a>
  40259a:	68b3      	ldr	r3, [r6, #8]
  40259c:	1a1b      	subs	r3, r3, r0
  40259e:	4482      	add	sl, r0
  4025a0:	ebc0 0808 	rsb	r8, r0, r8
  4025a4:	60b3      	str	r3, [r6, #8]
  4025a6:	2b00      	cmp	r3, #0
  4025a8:	d1e9      	bne.n	40257e <__sfvwrite_r+0x36>
  4025aa:	2000      	movs	r0, #0
  4025ac:	b003      	add	sp, #12
  4025ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4025b2:	4648      	mov	r0, r9
  4025b4:	4621      	mov	r1, r4
  4025b6:	f7ff fc67 	bl	401e88 <__swsetup_r>
  4025ba:	2800      	cmp	r0, #0
  4025bc:	f040 8145 	bne.w	40284a <__sfvwrite_r+0x302>
  4025c0:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  4025c4:	6835      	ldr	r5, [r6, #0]
  4025c6:	f00e 0802 	and.w	r8, lr, #2
  4025ca:	fa1f f088 	uxth.w	r0, r8
  4025ce:	2800      	cmp	r0, #0
  4025d0:	d1d0      	bne.n	402574 <__sfvwrite_r+0x2c>
  4025d2:	f01e 0b01 	ands.w	fp, lr, #1
  4025d6:	d15d      	bne.n	402694 <__sfvwrite_r+0x14c>
  4025d8:	46d8      	mov	r8, fp
  4025da:	f1b8 0f00 	cmp.w	r8, #0
  4025de:	d025      	beq.n	40262c <__sfvwrite_r+0xe4>
  4025e0:	f41e 7f00 	tst.w	lr, #512	; 0x200
  4025e4:	68a7      	ldr	r7, [r4, #8]
  4025e6:	d02f      	beq.n	402648 <__sfvwrite_r+0x100>
  4025e8:	45b8      	cmp	r8, r7
  4025ea:	46ba      	mov	sl, r7
  4025ec:	f0c0 80a9 	bcc.w	402742 <__sfvwrite_r+0x1fa>
  4025f0:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  4025f4:	f040 80b6 	bne.w	402764 <__sfvwrite_r+0x21c>
  4025f8:	6820      	ldr	r0, [r4, #0]
  4025fa:	4652      	mov	r2, sl
  4025fc:	4659      	mov	r1, fp
  4025fe:	f000 fd51 	bl	4030a4 <memmove>
  402602:	68a0      	ldr	r0, [r4, #8]
  402604:	6822      	ldr	r2, [r4, #0]
  402606:	1bc0      	subs	r0, r0, r7
  402608:	eb02 030a 	add.w	r3, r2, sl
  40260c:	60a0      	str	r0, [r4, #8]
  40260e:	6023      	str	r3, [r4, #0]
  402610:	4640      	mov	r0, r8
  402612:	68b3      	ldr	r3, [r6, #8]
  402614:	1a1b      	subs	r3, r3, r0
  402616:	4483      	add	fp, r0
  402618:	ebc0 0808 	rsb	r8, r0, r8
  40261c:	60b3      	str	r3, [r6, #8]
  40261e:	2b00      	cmp	r3, #0
  402620:	d0c3      	beq.n	4025aa <__sfvwrite_r+0x62>
  402622:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  402626:	f1b8 0f00 	cmp.w	r8, #0
  40262a:	d1d9      	bne.n	4025e0 <__sfvwrite_r+0x98>
  40262c:	f8d5 b000 	ldr.w	fp, [r5]
  402630:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402634:	3508      	adds	r5, #8
  402636:	e7d0      	b.n	4025da <__sfvwrite_r+0x92>
  402638:	f8d5 a000 	ldr.w	sl, [r5]
  40263c:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402640:	3508      	adds	r5, #8
  402642:	e79c      	b.n	40257e <__sfvwrite_r+0x36>
  402644:	2000      	movs	r0, #0
  402646:	4770      	bx	lr
  402648:	6820      	ldr	r0, [r4, #0]
  40264a:	6923      	ldr	r3, [r4, #16]
  40264c:	4298      	cmp	r0, r3
  40264e:	d803      	bhi.n	402658 <__sfvwrite_r+0x110>
  402650:	6962      	ldr	r2, [r4, #20]
  402652:	4590      	cmp	r8, r2
  402654:	f080 80b9 	bcs.w	4027ca <__sfvwrite_r+0x282>
  402658:	4547      	cmp	r7, r8
  40265a:	bf28      	it	cs
  40265c:	4647      	movcs	r7, r8
  40265e:	463a      	mov	r2, r7
  402660:	4659      	mov	r1, fp
  402662:	f000 fd1f 	bl	4030a4 <memmove>
  402666:	68a3      	ldr	r3, [r4, #8]
  402668:	6822      	ldr	r2, [r4, #0]
  40266a:	1bdb      	subs	r3, r3, r7
  40266c:	443a      	add	r2, r7
  40266e:	60a3      	str	r3, [r4, #8]
  402670:	6022      	str	r2, [r4, #0]
  402672:	2b00      	cmp	r3, #0
  402674:	d14a      	bne.n	40270c <__sfvwrite_r+0x1c4>
  402676:	4648      	mov	r0, r9
  402678:	4621      	mov	r1, r4
  40267a:	f7ff fd21 	bl	4020c0 <_fflush_r>
  40267e:	2800      	cmp	r0, #0
  402680:	d044      	beq.n	40270c <__sfvwrite_r+0x1c4>
  402682:	89a3      	ldrh	r3, [r4, #12]
  402684:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402688:	f04f 30ff 	mov.w	r0, #4294967295
  40268c:	81a3      	strh	r3, [r4, #12]
  40268e:	b003      	add	sp, #12
  402690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402694:	4680      	mov	r8, r0
  402696:	9000      	str	r0, [sp, #0]
  402698:	4683      	mov	fp, r0
  40269a:	4682      	mov	sl, r0
  40269c:	f1ba 0f00 	cmp.w	sl, #0
  4026a0:	d02c      	beq.n	4026fc <__sfvwrite_r+0x1b4>
  4026a2:	9b00      	ldr	r3, [sp, #0]
  4026a4:	2b00      	cmp	r3, #0
  4026a6:	d050      	beq.n	40274a <__sfvwrite_r+0x202>
  4026a8:	6820      	ldr	r0, [r4, #0]
  4026aa:	6921      	ldr	r1, [r4, #16]
  4026ac:	f8d4 e008 	ldr.w	lr, [r4, #8]
  4026b0:	6962      	ldr	r2, [r4, #20]
  4026b2:	45d0      	cmp	r8, sl
  4026b4:	4643      	mov	r3, r8
  4026b6:	bf28      	it	cs
  4026b8:	4653      	movcs	r3, sl
  4026ba:	4288      	cmp	r0, r1
  4026bc:	461f      	mov	r7, r3
  4026be:	d904      	bls.n	4026ca <__sfvwrite_r+0x182>
  4026c0:	eb0e 0c02 	add.w	ip, lr, r2
  4026c4:	4563      	cmp	r3, ip
  4026c6:	f300 8092 	bgt.w	4027ee <__sfvwrite_r+0x2a6>
  4026ca:	4293      	cmp	r3, r2
  4026cc:	db20      	blt.n	402710 <__sfvwrite_r+0x1c8>
  4026ce:	4613      	mov	r3, r2
  4026d0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4026d2:	69e1      	ldr	r1, [r4, #28]
  4026d4:	4648      	mov	r0, r9
  4026d6:	465a      	mov	r2, fp
  4026d8:	47b8      	blx	r7
  4026da:	1e07      	subs	r7, r0, #0
  4026dc:	ddd1      	ble.n	402682 <__sfvwrite_r+0x13a>
  4026de:	ebb8 0807 	subs.w	r8, r8, r7
  4026e2:	d025      	beq.n	402730 <__sfvwrite_r+0x1e8>
  4026e4:	68b3      	ldr	r3, [r6, #8]
  4026e6:	1bdb      	subs	r3, r3, r7
  4026e8:	44bb      	add	fp, r7
  4026ea:	ebc7 0a0a 	rsb	sl, r7, sl
  4026ee:	60b3      	str	r3, [r6, #8]
  4026f0:	2b00      	cmp	r3, #0
  4026f2:	f43f af5a 	beq.w	4025aa <__sfvwrite_r+0x62>
  4026f6:	f1ba 0f00 	cmp.w	sl, #0
  4026fa:	d1d2      	bne.n	4026a2 <__sfvwrite_r+0x15a>
  4026fc:	2300      	movs	r3, #0
  4026fe:	f8d5 b000 	ldr.w	fp, [r5]
  402702:	f8d5 a004 	ldr.w	sl, [r5, #4]
  402706:	9300      	str	r3, [sp, #0]
  402708:	3508      	adds	r5, #8
  40270a:	e7c7      	b.n	40269c <__sfvwrite_r+0x154>
  40270c:	4638      	mov	r0, r7
  40270e:	e780      	b.n	402612 <__sfvwrite_r+0xca>
  402710:	461a      	mov	r2, r3
  402712:	4659      	mov	r1, fp
  402714:	9301      	str	r3, [sp, #4]
  402716:	f000 fcc5 	bl	4030a4 <memmove>
  40271a:	68a2      	ldr	r2, [r4, #8]
  40271c:	6821      	ldr	r1, [r4, #0]
  40271e:	9b01      	ldr	r3, [sp, #4]
  402720:	ebb8 0807 	subs.w	r8, r8, r7
  402724:	eba2 0203 	sub.w	r2, r2, r3
  402728:	440b      	add	r3, r1
  40272a:	60a2      	str	r2, [r4, #8]
  40272c:	6023      	str	r3, [r4, #0]
  40272e:	d1d9      	bne.n	4026e4 <__sfvwrite_r+0x19c>
  402730:	4648      	mov	r0, r9
  402732:	4621      	mov	r1, r4
  402734:	f7ff fcc4 	bl	4020c0 <_fflush_r>
  402738:	2800      	cmp	r0, #0
  40273a:	d1a2      	bne.n	402682 <__sfvwrite_r+0x13a>
  40273c:	f8cd 8000 	str.w	r8, [sp]
  402740:	e7d0      	b.n	4026e4 <__sfvwrite_r+0x19c>
  402742:	6820      	ldr	r0, [r4, #0]
  402744:	4647      	mov	r7, r8
  402746:	46c2      	mov	sl, r8
  402748:	e757      	b.n	4025fa <__sfvwrite_r+0xb2>
  40274a:	4658      	mov	r0, fp
  40274c:	210a      	movs	r1, #10
  40274e:	4652      	mov	r2, sl
  402750:	f000 fbc4 	bl	402edc <memchr>
  402754:	2800      	cmp	r0, #0
  402756:	d073      	beq.n	402840 <__sfvwrite_r+0x2f8>
  402758:	3001      	adds	r0, #1
  40275a:	2301      	movs	r3, #1
  40275c:	ebcb 0800 	rsb	r8, fp, r0
  402760:	9300      	str	r3, [sp, #0]
  402762:	e7a1      	b.n	4026a8 <__sfvwrite_r+0x160>
  402764:	6967      	ldr	r7, [r4, #20]
  402766:	6921      	ldr	r1, [r4, #16]
  402768:	6823      	ldr	r3, [r4, #0]
  40276a:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40276e:	1a5b      	subs	r3, r3, r1
  402770:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  402774:	1c58      	adds	r0, r3, #1
  402776:	107f      	asrs	r7, r7, #1
  402778:	4440      	add	r0, r8
  40277a:	4287      	cmp	r7, r0
  40277c:	463a      	mov	r2, r7
  40277e:	bf3c      	itt	cc
  402780:	4607      	movcc	r7, r0
  402782:	463a      	movcc	r2, r7
  402784:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  402788:	9300      	str	r3, [sp, #0]
  40278a:	d046      	beq.n	40281a <__sfvwrite_r+0x2d2>
  40278c:	4611      	mov	r1, r2
  40278e:	4648      	mov	r0, r9
  402790:	f000 f912 	bl	4029b8 <_malloc_r>
  402794:	9b00      	ldr	r3, [sp, #0]
  402796:	4682      	mov	sl, r0
  402798:	2800      	cmp	r0, #0
  40279a:	d059      	beq.n	402850 <__sfvwrite_r+0x308>
  40279c:	461a      	mov	r2, r3
  40279e:	6921      	ldr	r1, [r4, #16]
  4027a0:	9300      	str	r3, [sp, #0]
  4027a2:	f000 fbe5 	bl	402f70 <memcpy>
  4027a6:	89a2      	ldrh	r2, [r4, #12]
  4027a8:	9b00      	ldr	r3, [sp, #0]
  4027aa:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4027ae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4027b2:	81a2      	strh	r2, [r4, #12]
  4027b4:	eb0a 0003 	add.w	r0, sl, r3
  4027b8:	1afb      	subs	r3, r7, r3
  4027ba:	f8c4 a010 	str.w	sl, [r4, #16]
  4027be:	6167      	str	r7, [r4, #20]
  4027c0:	6020      	str	r0, [r4, #0]
  4027c2:	60a3      	str	r3, [r4, #8]
  4027c4:	4647      	mov	r7, r8
  4027c6:	46c2      	mov	sl, r8
  4027c8:	e717      	b.n	4025fa <__sfvwrite_r+0xb2>
  4027ca:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  4027ce:	4543      	cmp	r3, r8
  4027d0:	bf28      	it	cs
  4027d2:	4643      	movcs	r3, r8
  4027d4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4027d6:	fb93 f3f2 	sdiv	r3, r3, r2
  4027da:	4648      	mov	r0, r9
  4027dc:	fb03 f302 	mul.w	r3, r3, r2
  4027e0:	69e1      	ldr	r1, [r4, #28]
  4027e2:	465a      	mov	r2, fp
  4027e4:	47b8      	blx	r7
  4027e6:	2800      	cmp	r0, #0
  4027e8:	f73f af13 	bgt.w	402612 <__sfvwrite_r+0xca>
  4027ec:	e749      	b.n	402682 <__sfvwrite_r+0x13a>
  4027ee:	4662      	mov	r2, ip
  4027f0:	4659      	mov	r1, fp
  4027f2:	f8cd c004 	str.w	ip, [sp, #4]
  4027f6:	f000 fc55 	bl	4030a4 <memmove>
  4027fa:	6823      	ldr	r3, [r4, #0]
  4027fc:	f8dd c004 	ldr.w	ip, [sp, #4]
  402800:	4463      	add	r3, ip
  402802:	6023      	str	r3, [r4, #0]
  402804:	4648      	mov	r0, r9
  402806:	4621      	mov	r1, r4
  402808:	f7ff fc5a 	bl	4020c0 <_fflush_r>
  40280c:	f8dd c004 	ldr.w	ip, [sp, #4]
  402810:	2800      	cmp	r0, #0
  402812:	f47f af36 	bne.w	402682 <__sfvwrite_r+0x13a>
  402816:	4667      	mov	r7, ip
  402818:	e761      	b.n	4026de <__sfvwrite_r+0x196>
  40281a:	4648      	mov	r0, r9
  40281c:	f000 fcaa 	bl	403174 <_realloc_r>
  402820:	9b00      	ldr	r3, [sp, #0]
  402822:	4682      	mov	sl, r0
  402824:	2800      	cmp	r0, #0
  402826:	d1c5      	bne.n	4027b4 <__sfvwrite_r+0x26c>
  402828:	4648      	mov	r0, r9
  40282a:	6921      	ldr	r1, [r4, #16]
  40282c:	f7ff fdb4 	bl	402398 <_free_r>
  402830:	89a3      	ldrh	r3, [r4, #12]
  402832:	220c      	movs	r2, #12
  402834:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402838:	b29b      	uxth	r3, r3
  40283a:	f8c9 2000 	str.w	r2, [r9]
  40283e:	e721      	b.n	402684 <__sfvwrite_r+0x13c>
  402840:	2301      	movs	r3, #1
  402842:	f10a 0801 	add.w	r8, sl, #1
  402846:	9300      	str	r3, [sp, #0]
  402848:	e72e      	b.n	4026a8 <__sfvwrite_r+0x160>
  40284a:	f04f 30ff 	mov.w	r0, #4294967295
  40284e:	e6ad      	b.n	4025ac <__sfvwrite_r+0x64>
  402850:	230c      	movs	r3, #12
  402852:	f8c9 3000 	str.w	r3, [r9]
  402856:	89a3      	ldrh	r3, [r4, #12]
  402858:	e714      	b.n	402684 <__sfvwrite_r+0x13c>
  40285a:	bf00      	nop
  40285c:	7ffffc00 	.word	0x7ffffc00

00402860 <_fwalk_reent>:
  402860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402864:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402868:	d01f      	beq.n	4028aa <_fwalk_reent+0x4a>
  40286a:	4688      	mov	r8, r1
  40286c:	4606      	mov	r6, r0
  40286e:	f04f 0900 	mov.w	r9, #0
  402872:	687d      	ldr	r5, [r7, #4]
  402874:	68bc      	ldr	r4, [r7, #8]
  402876:	3d01      	subs	r5, #1
  402878:	d411      	bmi.n	40289e <_fwalk_reent+0x3e>
  40287a:	89a3      	ldrh	r3, [r4, #12]
  40287c:	2b01      	cmp	r3, #1
  40287e:	f105 35ff 	add.w	r5, r5, #4294967295
  402882:	d908      	bls.n	402896 <_fwalk_reent+0x36>
  402884:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402888:	3301      	adds	r3, #1
  40288a:	4621      	mov	r1, r4
  40288c:	4630      	mov	r0, r6
  40288e:	d002      	beq.n	402896 <_fwalk_reent+0x36>
  402890:	47c0      	blx	r8
  402892:	ea49 0900 	orr.w	r9, r9, r0
  402896:	1c6b      	adds	r3, r5, #1
  402898:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40289c:	d1ed      	bne.n	40287a <_fwalk_reent+0x1a>
  40289e:	683f      	ldr	r7, [r7, #0]
  4028a0:	2f00      	cmp	r7, #0
  4028a2:	d1e6      	bne.n	402872 <_fwalk_reent+0x12>
  4028a4:	4648      	mov	r0, r9
  4028a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4028aa:	46b9      	mov	r9, r7
  4028ac:	4648      	mov	r0, r9
  4028ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4028b2:	bf00      	nop

004028b4 <__locale_charset>:
  4028b4:	4800      	ldr	r0, [pc, #0]	; (4028b8 <__locale_charset+0x4>)
  4028b6:	4770      	bx	lr
  4028b8:	20000434 	.word	0x20000434

004028bc <__locale_mb_cur_max>:
  4028bc:	4b01      	ldr	r3, [pc, #4]	; (4028c4 <__locale_mb_cur_max+0x8>)
  4028be:	6818      	ldr	r0, [r3, #0]
  4028c0:	4770      	bx	lr
  4028c2:	bf00      	nop
  4028c4:	20000454 	.word	0x20000454

004028c8 <__smakebuf_r>:
  4028c8:	898b      	ldrh	r3, [r1, #12]
  4028ca:	b29a      	uxth	r2, r3
  4028cc:	f012 0f02 	tst.w	r2, #2
  4028d0:	d13c      	bne.n	40294c <__smakebuf_r+0x84>
  4028d2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4028d4:	460c      	mov	r4, r1
  4028d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4028da:	2900      	cmp	r1, #0
  4028dc:	b091      	sub	sp, #68	; 0x44
  4028de:	4605      	mov	r5, r0
  4028e0:	db19      	blt.n	402916 <__smakebuf_r+0x4e>
  4028e2:	aa01      	add	r2, sp, #4
  4028e4:	f000 ffd6 	bl	403894 <_fstat_r>
  4028e8:	2800      	cmp	r0, #0
  4028ea:	db12      	blt.n	402912 <__smakebuf_r+0x4a>
  4028ec:	9b02      	ldr	r3, [sp, #8]
  4028ee:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  4028f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  4028f6:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  4028fa:	fab7 f787 	clz	r7, r7
  4028fe:	ea4f 1757 	mov.w	r7, r7, lsr #5
  402902:	d02a      	beq.n	40295a <__smakebuf_r+0x92>
  402904:	89a3      	ldrh	r3, [r4, #12]
  402906:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40290a:	81a3      	strh	r3, [r4, #12]
  40290c:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402910:	e00b      	b.n	40292a <__smakebuf_r+0x62>
  402912:	89a3      	ldrh	r3, [r4, #12]
  402914:	b29a      	uxth	r2, r3
  402916:	f012 0f80 	tst.w	r2, #128	; 0x80
  40291a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40291e:	81a3      	strh	r3, [r4, #12]
  402920:	bf0c      	ite	eq
  402922:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  402926:	2640      	movne	r6, #64	; 0x40
  402928:	2700      	movs	r7, #0
  40292a:	4628      	mov	r0, r5
  40292c:	4631      	mov	r1, r6
  40292e:	f000 f843 	bl	4029b8 <_malloc_r>
  402932:	89a3      	ldrh	r3, [r4, #12]
  402934:	b340      	cbz	r0, 402988 <__smakebuf_r+0xc0>
  402936:	4a1a      	ldr	r2, [pc, #104]	; (4029a0 <__smakebuf_r+0xd8>)
  402938:	63ea      	str	r2, [r5, #60]	; 0x3c
  40293a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40293e:	81a3      	strh	r3, [r4, #12]
  402940:	6020      	str	r0, [r4, #0]
  402942:	6120      	str	r0, [r4, #16]
  402944:	6166      	str	r6, [r4, #20]
  402946:	b99f      	cbnz	r7, 402970 <__smakebuf_r+0xa8>
  402948:	b011      	add	sp, #68	; 0x44
  40294a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40294c:	f101 0343 	add.w	r3, r1, #67	; 0x43
  402950:	2201      	movs	r2, #1
  402952:	600b      	str	r3, [r1, #0]
  402954:	610b      	str	r3, [r1, #16]
  402956:	614a      	str	r2, [r1, #20]
  402958:	4770      	bx	lr
  40295a:	4b12      	ldr	r3, [pc, #72]	; (4029a4 <__smakebuf_r+0xdc>)
  40295c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  40295e:	429a      	cmp	r2, r3
  402960:	d1d0      	bne.n	402904 <__smakebuf_r+0x3c>
  402962:	89a3      	ldrh	r3, [r4, #12]
  402964:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402968:	4333      	orrs	r3, r6
  40296a:	81a3      	strh	r3, [r4, #12]
  40296c:	64e6      	str	r6, [r4, #76]	; 0x4c
  40296e:	e7dc      	b.n	40292a <__smakebuf_r+0x62>
  402970:	4628      	mov	r0, r5
  402972:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402976:	f000 ffa1 	bl	4038bc <_isatty_r>
  40297a:	2800      	cmp	r0, #0
  40297c:	d0e4      	beq.n	402948 <__smakebuf_r+0x80>
  40297e:	89a3      	ldrh	r3, [r4, #12]
  402980:	f043 0301 	orr.w	r3, r3, #1
  402984:	81a3      	strh	r3, [r4, #12]
  402986:	e7df      	b.n	402948 <__smakebuf_r+0x80>
  402988:	059a      	lsls	r2, r3, #22
  40298a:	d4dd      	bmi.n	402948 <__smakebuf_r+0x80>
  40298c:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402990:	f043 0302 	orr.w	r3, r3, #2
  402994:	2101      	movs	r1, #1
  402996:	81a3      	strh	r3, [r4, #12]
  402998:	6022      	str	r2, [r4, #0]
  40299a:	6122      	str	r2, [r4, #16]
  40299c:	6161      	str	r1, [r4, #20]
  40299e:	e7d3      	b.n	402948 <__smakebuf_r+0x80>
  4029a0:	004020ed 	.word	0x004020ed
  4029a4:	004035e1 	.word	0x004035e1

004029a8 <malloc>:
  4029a8:	4b02      	ldr	r3, [pc, #8]	; (4029b4 <malloc+0xc>)
  4029aa:	4601      	mov	r1, r0
  4029ac:	6818      	ldr	r0, [r3, #0]
  4029ae:	f000 b803 	b.w	4029b8 <_malloc_r>
  4029b2:	bf00      	nop
  4029b4:	20000430 	.word	0x20000430

004029b8 <_malloc_r>:
  4029b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4029bc:	f101 050b 	add.w	r5, r1, #11
  4029c0:	2d16      	cmp	r5, #22
  4029c2:	b083      	sub	sp, #12
  4029c4:	4606      	mov	r6, r0
  4029c6:	d927      	bls.n	402a18 <_malloc_r+0x60>
  4029c8:	f035 0507 	bics.w	r5, r5, #7
  4029cc:	f100 80b6 	bmi.w	402b3c <_malloc_r+0x184>
  4029d0:	42a9      	cmp	r1, r5
  4029d2:	f200 80b3 	bhi.w	402b3c <_malloc_r+0x184>
  4029d6:	f000 fbc9 	bl	40316c <__malloc_lock>
  4029da:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4029de:	d222      	bcs.n	402a26 <_malloc_r+0x6e>
  4029e0:	4fc2      	ldr	r7, [pc, #776]	; (402cec <_malloc_r+0x334>)
  4029e2:	08e8      	lsrs	r0, r5, #3
  4029e4:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  4029e8:	68dc      	ldr	r4, [r3, #12]
  4029ea:	429c      	cmp	r4, r3
  4029ec:	f000 81c8 	beq.w	402d80 <_malloc_r+0x3c8>
  4029f0:	6863      	ldr	r3, [r4, #4]
  4029f2:	68e1      	ldr	r1, [r4, #12]
  4029f4:	68a5      	ldr	r5, [r4, #8]
  4029f6:	f023 0303 	bic.w	r3, r3, #3
  4029fa:	4423      	add	r3, r4
  4029fc:	4630      	mov	r0, r6
  4029fe:	685a      	ldr	r2, [r3, #4]
  402a00:	60e9      	str	r1, [r5, #12]
  402a02:	f042 0201 	orr.w	r2, r2, #1
  402a06:	608d      	str	r5, [r1, #8]
  402a08:	605a      	str	r2, [r3, #4]
  402a0a:	f000 fbb1 	bl	403170 <__malloc_unlock>
  402a0e:	3408      	adds	r4, #8
  402a10:	4620      	mov	r0, r4
  402a12:	b003      	add	sp, #12
  402a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a18:	2910      	cmp	r1, #16
  402a1a:	f200 808f 	bhi.w	402b3c <_malloc_r+0x184>
  402a1e:	f000 fba5 	bl	40316c <__malloc_lock>
  402a22:	2510      	movs	r5, #16
  402a24:	e7dc      	b.n	4029e0 <_malloc_r+0x28>
  402a26:	0a68      	lsrs	r0, r5, #9
  402a28:	f000 808f 	beq.w	402b4a <_malloc_r+0x192>
  402a2c:	2804      	cmp	r0, #4
  402a2e:	f200 8154 	bhi.w	402cda <_malloc_r+0x322>
  402a32:	09a8      	lsrs	r0, r5, #6
  402a34:	3038      	adds	r0, #56	; 0x38
  402a36:	0041      	lsls	r1, r0, #1
  402a38:	4fac      	ldr	r7, [pc, #688]	; (402cec <_malloc_r+0x334>)
  402a3a:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  402a3e:	68cc      	ldr	r4, [r1, #12]
  402a40:	42a1      	cmp	r1, r4
  402a42:	d106      	bne.n	402a52 <_malloc_r+0x9a>
  402a44:	e00c      	b.n	402a60 <_malloc_r+0xa8>
  402a46:	2a00      	cmp	r2, #0
  402a48:	f280 8082 	bge.w	402b50 <_malloc_r+0x198>
  402a4c:	68e4      	ldr	r4, [r4, #12]
  402a4e:	42a1      	cmp	r1, r4
  402a50:	d006      	beq.n	402a60 <_malloc_r+0xa8>
  402a52:	6863      	ldr	r3, [r4, #4]
  402a54:	f023 0303 	bic.w	r3, r3, #3
  402a58:	1b5a      	subs	r2, r3, r5
  402a5a:	2a0f      	cmp	r2, #15
  402a5c:	ddf3      	ble.n	402a46 <_malloc_r+0x8e>
  402a5e:	3801      	subs	r0, #1
  402a60:	3001      	adds	r0, #1
  402a62:	49a2      	ldr	r1, [pc, #648]	; (402cec <_malloc_r+0x334>)
  402a64:	693c      	ldr	r4, [r7, #16]
  402a66:	f101 0e08 	add.w	lr, r1, #8
  402a6a:	4574      	cmp	r4, lr
  402a6c:	f000 817d 	beq.w	402d6a <_malloc_r+0x3b2>
  402a70:	6863      	ldr	r3, [r4, #4]
  402a72:	f023 0303 	bic.w	r3, r3, #3
  402a76:	1b5a      	subs	r2, r3, r5
  402a78:	2a0f      	cmp	r2, #15
  402a7a:	f300 8163 	bgt.w	402d44 <_malloc_r+0x38c>
  402a7e:	2a00      	cmp	r2, #0
  402a80:	f8c1 e014 	str.w	lr, [r1, #20]
  402a84:	f8c1 e010 	str.w	lr, [r1, #16]
  402a88:	da73      	bge.n	402b72 <_malloc_r+0x1ba>
  402a8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402a8e:	f080 8139 	bcs.w	402d04 <_malloc_r+0x34c>
  402a92:	08db      	lsrs	r3, r3, #3
  402a94:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  402a98:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  402a9c:	684a      	ldr	r2, [r1, #4]
  402a9e:	f8d8 9008 	ldr.w	r9, [r8, #8]
  402aa2:	f8c4 9008 	str.w	r9, [r4, #8]
  402aa6:	2301      	movs	r3, #1
  402aa8:	fa03 f30c 	lsl.w	r3, r3, ip
  402aac:	4313      	orrs	r3, r2
  402aae:	f8c4 800c 	str.w	r8, [r4, #12]
  402ab2:	604b      	str	r3, [r1, #4]
  402ab4:	f8c8 4008 	str.w	r4, [r8, #8]
  402ab8:	f8c9 400c 	str.w	r4, [r9, #12]
  402abc:	1082      	asrs	r2, r0, #2
  402abe:	2401      	movs	r4, #1
  402ac0:	4094      	lsls	r4, r2
  402ac2:	429c      	cmp	r4, r3
  402ac4:	d862      	bhi.n	402b8c <_malloc_r+0x1d4>
  402ac6:	4223      	tst	r3, r4
  402ac8:	d106      	bne.n	402ad8 <_malloc_r+0x120>
  402aca:	f020 0003 	bic.w	r0, r0, #3
  402ace:	0064      	lsls	r4, r4, #1
  402ad0:	4223      	tst	r3, r4
  402ad2:	f100 0004 	add.w	r0, r0, #4
  402ad6:	d0fa      	beq.n	402ace <_malloc_r+0x116>
  402ad8:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  402adc:	46c4      	mov	ip, r8
  402ade:	4681      	mov	r9, r0
  402ae0:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402ae4:	459c      	cmp	ip, r3
  402ae6:	d107      	bne.n	402af8 <_malloc_r+0x140>
  402ae8:	e141      	b.n	402d6e <_malloc_r+0x3b6>
  402aea:	2900      	cmp	r1, #0
  402aec:	f280 8151 	bge.w	402d92 <_malloc_r+0x3da>
  402af0:	68db      	ldr	r3, [r3, #12]
  402af2:	459c      	cmp	ip, r3
  402af4:	f000 813b 	beq.w	402d6e <_malloc_r+0x3b6>
  402af8:	685a      	ldr	r2, [r3, #4]
  402afa:	f022 0203 	bic.w	r2, r2, #3
  402afe:	1b51      	subs	r1, r2, r5
  402b00:	290f      	cmp	r1, #15
  402b02:	ddf2      	ble.n	402aea <_malloc_r+0x132>
  402b04:	461c      	mov	r4, r3
  402b06:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402b0a:	f854 8f08 	ldr.w	r8, [r4, #8]!
  402b0e:	195a      	adds	r2, r3, r5
  402b10:	f045 0901 	orr.w	r9, r5, #1
  402b14:	f041 0501 	orr.w	r5, r1, #1
  402b18:	f8c3 9004 	str.w	r9, [r3, #4]
  402b1c:	4630      	mov	r0, r6
  402b1e:	f8c8 c00c 	str.w	ip, [r8, #12]
  402b22:	f8cc 8008 	str.w	r8, [ip, #8]
  402b26:	617a      	str	r2, [r7, #20]
  402b28:	613a      	str	r2, [r7, #16]
  402b2a:	f8c2 e00c 	str.w	lr, [r2, #12]
  402b2e:	f8c2 e008 	str.w	lr, [r2, #8]
  402b32:	6055      	str	r5, [r2, #4]
  402b34:	5051      	str	r1, [r2, r1]
  402b36:	f000 fb1b 	bl	403170 <__malloc_unlock>
  402b3a:	e769      	b.n	402a10 <_malloc_r+0x58>
  402b3c:	2400      	movs	r4, #0
  402b3e:	230c      	movs	r3, #12
  402b40:	4620      	mov	r0, r4
  402b42:	6033      	str	r3, [r6, #0]
  402b44:	b003      	add	sp, #12
  402b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b4a:	217e      	movs	r1, #126	; 0x7e
  402b4c:	203f      	movs	r0, #63	; 0x3f
  402b4e:	e773      	b.n	402a38 <_malloc_r+0x80>
  402b50:	4423      	add	r3, r4
  402b52:	68e1      	ldr	r1, [r4, #12]
  402b54:	685a      	ldr	r2, [r3, #4]
  402b56:	68a5      	ldr	r5, [r4, #8]
  402b58:	f042 0201 	orr.w	r2, r2, #1
  402b5c:	60e9      	str	r1, [r5, #12]
  402b5e:	4630      	mov	r0, r6
  402b60:	608d      	str	r5, [r1, #8]
  402b62:	605a      	str	r2, [r3, #4]
  402b64:	f000 fb04 	bl	403170 <__malloc_unlock>
  402b68:	3408      	adds	r4, #8
  402b6a:	4620      	mov	r0, r4
  402b6c:	b003      	add	sp, #12
  402b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b72:	4423      	add	r3, r4
  402b74:	4630      	mov	r0, r6
  402b76:	685a      	ldr	r2, [r3, #4]
  402b78:	f042 0201 	orr.w	r2, r2, #1
  402b7c:	605a      	str	r2, [r3, #4]
  402b7e:	f000 faf7 	bl	403170 <__malloc_unlock>
  402b82:	3408      	adds	r4, #8
  402b84:	4620      	mov	r0, r4
  402b86:	b003      	add	sp, #12
  402b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b8c:	68bc      	ldr	r4, [r7, #8]
  402b8e:	6863      	ldr	r3, [r4, #4]
  402b90:	f023 0803 	bic.w	r8, r3, #3
  402b94:	4545      	cmp	r5, r8
  402b96:	d804      	bhi.n	402ba2 <_malloc_r+0x1ea>
  402b98:	ebc5 0308 	rsb	r3, r5, r8
  402b9c:	2b0f      	cmp	r3, #15
  402b9e:	f300 808c 	bgt.w	402cba <_malloc_r+0x302>
  402ba2:	4b53      	ldr	r3, [pc, #332]	; (402cf0 <_malloc_r+0x338>)
  402ba4:	f8df a158 	ldr.w	sl, [pc, #344]	; 402d00 <_malloc_r+0x348>
  402ba8:	681a      	ldr	r2, [r3, #0]
  402baa:	f8da 3000 	ldr.w	r3, [sl]
  402bae:	3301      	adds	r3, #1
  402bb0:	442a      	add	r2, r5
  402bb2:	eb04 0b08 	add.w	fp, r4, r8
  402bb6:	f000 8150 	beq.w	402e5a <_malloc_r+0x4a2>
  402bba:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  402bbe:	320f      	adds	r2, #15
  402bc0:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  402bc4:	f022 020f 	bic.w	r2, r2, #15
  402bc8:	4611      	mov	r1, r2
  402bca:	4630      	mov	r0, r6
  402bcc:	9201      	str	r2, [sp, #4]
  402bce:	f000 fcc7 	bl	403560 <_sbrk_r>
  402bd2:	f1b0 3fff 	cmp.w	r0, #4294967295
  402bd6:	4681      	mov	r9, r0
  402bd8:	9a01      	ldr	r2, [sp, #4]
  402bda:	f000 8147 	beq.w	402e6c <_malloc_r+0x4b4>
  402bde:	4583      	cmp	fp, r0
  402be0:	f200 80ee 	bhi.w	402dc0 <_malloc_r+0x408>
  402be4:	4b43      	ldr	r3, [pc, #268]	; (402cf4 <_malloc_r+0x33c>)
  402be6:	6819      	ldr	r1, [r3, #0]
  402be8:	45cb      	cmp	fp, r9
  402bea:	4411      	add	r1, r2
  402bec:	6019      	str	r1, [r3, #0]
  402bee:	f000 8142 	beq.w	402e76 <_malloc_r+0x4be>
  402bf2:	f8da 0000 	ldr.w	r0, [sl]
  402bf6:	f8df e108 	ldr.w	lr, [pc, #264]	; 402d00 <_malloc_r+0x348>
  402bfa:	3001      	adds	r0, #1
  402bfc:	bf1b      	ittet	ne
  402bfe:	ebcb 0b09 	rsbne	fp, fp, r9
  402c02:	4459      	addne	r1, fp
  402c04:	f8ce 9000 	streq.w	r9, [lr]
  402c08:	6019      	strne	r1, [r3, #0]
  402c0a:	f019 0107 	ands.w	r1, r9, #7
  402c0e:	f000 8107 	beq.w	402e20 <_malloc_r+0x468>
  402c12:	f1c1 0008 	rsb	r0, r1, #8
  402c16:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402c1a:	4481      	add	r9, r0
  402c1c:	3108      	adds	r1, #8
  402c1e:	444a      	add	r2, r9
  402c20:	f3c2 020b 	ubfx	r2, r2, #0, #12
  402c24:	ebc2 0a01 	rsb	sl, r2, r1
  402c28:	4651      	mov	r1, sl
  402c2a:	4630      	mov	r0, r6
  402c2c:	9301      	str	r3, [sp, #4]
  402c2e:	f000 fc97 	bl	403560 <_sbrk_r>
  402c32:	1c43      	adds	r3, r0, #1
  402c34:	9b01      	ldr	r3, [sp, #4]
  402c36:	f000 812c 	beq.w	402e92 <_malloc_r+0x4da>
  402c3a:	ebc9 0200 	rsb	r2, r9, r0
  402c3e:	4452      	add	r2, sl
  402c40:	f042 0201 	orr.w	r2, r2, #1
  402c44:	6819      	ldr	r1, [r3, #0]
  402c46:	f8c7 9008 	str.w	r9, [r7, #8]
  402c4a:	4451      	add	r1, sl
  402c4c:	42bc      	cmp	r4, r7
  402c4e:	f8c9 2004 	str.w	r2, [r9, #4]
  402c52:	6019      	str	r1, [r3, #0]
  402c54:	f8df a09c 	ldr.w	sl, [pc, #156]	; 402cf4 <_malloc_r+0x33c>
  402c58:	d016      	beq.n	402c88 <_malloc_r+0x2d0>
  402c5a:	f1b8 0f0f 	cmp.w	r8, #15
  402c5e:	f240 80ee 	bls.w	402e3e <_malloc_r+0x486>
  402c62:	6862      	ldr	r2, [r4, #4]
  402c64:	f1a8 030c 	sub.w	r3, r8, #12
  402c68:	f023 0307 	bic.w	r3, r3, #7
  402c6c:	18e0      	adds	r0, r4, r3
  402c6e:	f002 0201 	and.w	r2, r2, #1
  402c72:	f04f 0e05 	mov.w	lr, #5
  402c76:	431a      	orrs	r2, r3
  402c78:	2b0f      	cmp	r3, #15
  402c7a:	6062      	str	r2, [r4, #4]
  402c7c:	f8c0 e004 	str.w	lr, [r0, #4]
  402c80:	f8c0 e008 	str.w	lr, [r0, #8]
  402c84:	f200 8109 	bhi.w	402e9a <_malloc_r+0x4e2>
  402c88:	4b1b      	ldr	r3, [pc, #108]	; (402cf8 <_malloc_r+0x340>)
  402c8a:	68bc      	ldr	r4, [r7, #8]
  402c8c:	681a      	ldr	r2, [r3, #0]
  402c8e:	4291      	cmp	r1, r2
  402c90:	bf88      	it	hi
  402c92:	6019      	strhi	r1, [r3, #0]
  402c94:	4b19      	ldr	r3, [pc, #100]	; (402cfc <_malloc_r+0x344>)
  402c96:	681a      	ldr	r2, [r3, #0]
  402c98:	4291      	cmp	r1, r2
  402c9a:	6862      	ldr	r2, [r4, #4]
  402c9c:	bf88      	it	hi
  402c9e:	6019      	strhi	r1, [r3, #0]
  402ca0:	f022 0203 	bic.w	r2, r2, #3
  402ca4:	4295      	cmp	r5, r2
  402ca6:	eba2 0305 	sub.w	r3, r2, r5
  402caa:	d801      	bhi.n	402cb0 <_malloc_r+0x2f8>
  402cac:	2b0f      	cmp	r3, #15
  402cae:	dc04      	bgt.n	402cba <_malloc_r+0x302>
  402cb0:	4630      	mov	r0, r6
  402cb2:	f000 fa5d 	bl	403170 <__malloc_unlock>
  402cb6:	2400      	movs	r4, #0
  402cb8:	e6aa      	b.n	402a10 <_malloc_r+0x58>
  402cba:	1962      	adds	r2, r4, r5
  402cbc:	f043 0301 	orr.w	r3, r3, #1
  402cc0:	f045 0501 	orr.w	r5, r5, #1
  402cc4:	6065      	str	r5, [r4, #4]
  402cc6:	4630      	mov	r0, r6
  402cc8:	60ba      	str	r2, [r7, #8]
  402cca:	6053      	str	r3, [r2, #4]
  402ccc:	f000 fa50 	bl	403170 <__malloc_unlock>
  402cd0:	3408      	adds	r4, #8
  402cd2:	4620      	mov	r0, r4
  402cd4:	b003      	add	sp, #12
  402cd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402cda:	2814      	cmp	r0, #20
  402cdc:	d968      	bls.n	402db0 <_malloc_r+0x3f8>
  402cde:	2854      	cmp	r0, #84	; 0x54
  402ce0:	f200 8097 	bhi.w	402e12 <_malloc_r+0x45a>
  402ce4:	0b28      	lsrs	r0, r5, #12
  402ce6:	306e      	adds	r0, #110	; 0x6e
  402ce8:	0041      	lsls	r1, r0, #1
  402cea:	e6a5      	b.n	402a38 <_malloc_r+0x80>
  402cec:	20000458 	.word	0x20000458
  402cf0:	20000908 	.word	0x20000908
  402cf4:	2000090c 	.word	0x2000090c
  402cf8:	20000904 	.word	0x20000904
  402cfc:	20000900 	.word	0x20000900
  402d00:	20000864 	.word	0x20000864
  402d04:	0a5a      	lsrs	r2, r3, #9
  402d06:	2a04      	cmp	r2, #4
  402d08:	d955      	bls.n	402db6 <_malloc_r+0x3fe>
  402d0a:	2a14      	cmp	r2, #20
  402d0c:	f200 80a7 	bhi.w	402e5e <_malloc_r+0x4a6>
  402d10:	325b      	adds	r2, #91	; 0x5b
  402d12:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402d16:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  402d1a:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 402ed8 <_malloc_r+0x520>
  402d1e:	f8dc 1008 	ldr.w	r1, [ip, #8]
  402d22:	4561      	cmp	r1, ip
  402d24:	d07f      	beq.n	402e26 <_malloc_r+0x46e>
  402d26:	684a      	ldr	r2, [r1, #4]
  402d28:	f022 0203 	bic.w	r2, r2, #3
  402d2c:	4293      	cmp	r3, r2
  402d2e:	d202      	bcs.n	402d36 <_malloc_r+0x37e>
  402d30:	6889      	ldr	r1, [r1, #8]
  402d32:	458c      	cmp	ip, r1
  402d34:	d1f7      	bne.n	402d26 <_malloc_r+0x36e>
  402d36:	68ca      	ldr	r2, [r1, #12]
  402d38:	687b      	ldr	r3, [r7, #4]
  402d3a:	60e2      	str	r2, [r4, #12]
  402d3c:	60a1      	str	r1, [r4, #8]
  402d3e:	6094      	str	r4, [r2, #8]
  402d40:	60cc      	str	r4, [r1, #12]
  402d42:	e6bb      	b.n	402abc <_malloc_r+0x104>
  402d44:	1963      	adds	r3, r4, r5
  402d46:	f042 0701 	orr.w	r7, r2, #1
  402d4a:	f045 0501 	orr.w	r5, r5, #1
  402d4e:	6065      	str	r5, [r4, #4]
  402d50:	4630      	mov	r0, r6
  402d52:	614b      	str	r3, [r1, #20]
  402d54:	610b      	str	r3, [r1, #16]
  402d56:	f8c3 e00c 	str.w	lr, [r3, #12]
  402d5a:	f8c3 e008 	str.w	lr, [r3, #8]
  402d5e:	605f      	str	r7, [r3, #4]
  402d60:	509a      	str	r2, [r3, r2]
  402d62:	3408      	adds	r4, #8
  402d64:	f000 fa04 	bl	403170 <__malloc_unlock>
  402d68:	e652      	b.n	402a10 <_malloc_r+0x58>
  402d6a:	684b      	ldr	r3, [r1, #4]
  402d6c:	e6a6      	b.n	402abc <_malloc_r+0x104>
  402d6e:	f109 0901 	add.w	r9, r9, #1
  402d72:	f019 0f03 	tst.w	r9, #3
  402d76:	f10c 0c08 	add.w	ip, ip, #8
  402d7a:	f47f aeb1 	bne.w	402ae0 <_malloc_r+0x128>
  402d7e:	e02c      	b.n	402dda <_malloc_r+0x422>
  402d80:	f104 0308 	add.w	r3, r4, #8
  402d84:	6964      	ldr	r4, [r4, #20]
  402d86:	42a3      	cmp	r3, r4
  402d88:	bf08      	it	eq
  402d8a:	3002      	addeq	r0, #2
  402d8c:	f43f ae69 	beq.w	402a62 <_malloc_r+0xaa>
  402d90:	e62e      	b.n	4029f0 <_malloc_r+0x38>
  402d92:	441a      	add	r2, r3
  402d94:	461c      	mov	r4, r3
  402d96:	6851      	ldr	r1, [r2, #4]
  402d98:	68db      	ldr	r3, [r3, #12]
  402d9a:	f854 5f08 	ldr.w	r5, [r4, #8]!
  402d9e:	f041 0101 	orr.w	r1, r1, #1
  402da2:	6051      	str	r1, [r2, #4]
  402da4:	4630      	mov	r0, r6
  402da6:	60eb      	str	r3, [r5, #12]
  402da8:	609d      	str	r5, [r3, #8]
  402daa:	f000 f9e1 	bl	403170 <__malloc_unlock>
  402dae:	e62f      	b.n	402a10 <_malloc_r+0x58>
  402db0:	305b      	adds	r0, #91	; 0x5b
  402db2:	0041      	lsls	r1, r0, #1
  402db4:	e640      	b.n	402a38 <_malloc_r+0x80>
  402db6:	099a      	lsrs	r2, r3, #6
  402db8:	3238      	adds	r2, #56	; 0x38
  402dba:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402dbe:	e7aa      	b.n	402d16 <_malloc_r+0x35e>
  402dc0:	42bc      	cmp	r4, r7
  402dc2:	4b45      	ldr	r3, [pc, #276]	; (402ed8 <_malloc_r+0x520>)
  402dc4:	f43f af0e 	beq.w	402be4 <_malloc_r+0x22c>
  402dc8:	689c      	ldr	r4, [r3, #8]
  402dca:	6862      	ldr	r2, [r4, #4]
  402dcc:	f022 0203 	bic.w	r2, r2, #3
  402dd0:	e768      	b.n	402ca4 <_malloc_r+0x2ec>
  402dd2:	f8d8 8000 	ldr.w	r8, [r8]
  402dd6:	4598      	cmp	r8, r3
  402dd8:	d17c      	bne.n	402ed4 <_malloc_r+0x51c>
  402dda:	f010 0f03 	tst.w	r0, #3
  402dde:	f1a8 0308 	sub.w	r3, r8, #8
  402de2:	f100 30ff 	add.w	r0, r0, #4294967295
  402de6:	d1f4      	bne.n	402dd2 <_malloc_r+0x41a>
  402de8:	687b      	ldr	r3, [r7, #4]
  402dea:	ea23 0304 	bic.w	r3, r3, r4
  402dee:	607b      	str	r3, [r7, #4]
  402df0:	0064      	lsls	r4, r4, #1
  402df2:	429c      	cmp	r4, r3
  402df4:	f63f aeca 	bhi.w	402b8c <_malloc_r+0x1d4>
  402df8:	2c00      	cmp	r4, #0
  402dfa:	f43f aec7 	beq.w	402b8c <_malloc_r+0x1d4>
  402dfe:	4223      	tst	r3, r4
  402e00:	4648      	mov	r0, r9
  402e02:	f47f ae69 	bne.w	402ad8 <_malloc_r+0x120>
  402e06:	0064      	lsls	r4, r4, #1
  402e08:	4223      	tst	r3, r4
  402e0a:	f100 0004 	add.w	r0, r0, #4
  402e0e:	d0fa      	beq.n	402e06 <_malloc_r+0x44e>
  402e10:	e662      	b.n	402ad8 <_malloc_r+0x120>
  402e12:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  402e16:	d818      	bhi.n	402e4a <_malloc_r+0x492>
  402e18:	0be8      	lsrs	r0, r5, #15
  402e1a:	3077      	adds	r0, #119	; 0x77
  402e1c:	0041      	lsls	r1, r0, #1
  402e1e:	e60b      	b.n	402a38 <_malloc_r+0x80>
  402e20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402e24:	e6fb      	b.n	402c1e <_malloc_r+0x266>
  402e26:	f8d8 3004 	ldr.w	r3, [r8, #4]
  402e2a:	1092      	asrs	r2, r2, #2
  402e2c:	f04f 0c01 	mov.w	ip, #1
  402e30:	fa0c f202 	lsl.w	r2, ip, r2
  402e34:	4313      	orrs	r3, r2
  402e36:	f8c8 3004 	str.w	r3, [r8, #4]
  402e3a:	460a      	mov	r2, r1
  402e3c:	e77d      	b.n	402d3a <_malloc_r+0x382>
  402e3e:	2301      	movs	r3, #1
  402e40:	f8c9 3004 	str.w	r3, [r9, #4]
  402e44:	464c      	mov	r4, r9
  402e46:	2200      	movs	r2, #0
  402e48:	e72c      	b.n	402ca4 <_malloc_r+0x2ec>
  402e4a:	f240 5354 	movw	r3, #1364	; 0x554
  402e4e:	4298      	cmp	r0, r3
  402e50:	d81c      	bhi.n	402e8c <_malloc_r+0x4d4>
  402e52:	0ca8      	lsrs	r0, r5, #18
  402e54:	307c      	adds	r0, #124	; 0x7c
  402e56:	0041      	lsls	r1, r0, #1
  402e58:	e5ee      	b.n	402a38 <_malloc_r+0x80>
  402e5a:	3210      	adds	r2, #16
  402e5c:	e6b4      	b.n	402bc8 <_malloc_r+0x210>
  402e5e:	2a54      	cmp	r2, #84	; 0x54
  402e60:	d823      	bhi.n	402eaa <_malloc_r+0x4f2>
  402e62:	0b1a      	lsrs	r2, r3, #12
  402e64:	326e      	adds	r2, #110	; 0x6e
  402e66:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402e6a:	e754      	b.n	402d16 <_malloc_r+0x35e>
  402e6c:	68bc      	ldr	r4, [r7, #8]
  402e6e:	6862      	ldr	r2, [r4, #4]
  402e70:	f022 0203 	bic.w	r2, r2, #3
  402e74:	e716      	b.n	402ca4 <_malloc_r+0x2ec>
  402e76:	f3cb 000b 	ubfx	r0, fp, #0, #12
  402e7a:	2800      	cmp	r0, #0
  402e7c:	f47f aeb9 	bne.w	402bf2 <_malloc_r+0x23a>
  402e80:	4442      	add	r2, r8
  402e82:	68bb      	ldr	r3, [r7, #8]
  402e84:	f042 0201 	orr.w	r2, r2, #1
  402e88:	605a      	str	r2, [r3, #4]
  402e8a:	e6fd      	b.n	402c88 <_malloc_r+0x2d0>
  402e8c:	21fc      	movs	r1, #252	; 0xfc
  402e8e:	207e      	movs	r0, #126	; 0x7e
  402e90:	e5d2      	b.n	402a38 <_malloc_r+0x80>
  402e92:	2201      	movs	r2, #1
  402e94:	f04f 0a00 	mov.w	sl, #0
  402e98:	e6d4      	b.n	402c44 <_malloc_r+0x28c>
  402e9a:	f104 0108 	add.w	r1, r4, #8
  402e9e:	4630      	mov	r0, r6
  402ea0:	f7ff fa7a 	bl	402398 <_free_r>
  402ea4:	f8da 1000 	ldr.w	r1, [sl]
  402ea8:	e6ee      	b.n	402c88 <_malloc_r+0x2d0>
  402eaa:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402eae:	d804      	bhi.n	402eba <_malloc_r+0x502>
  402eb0:	0bda      	lsrs	r2, r3, #15
  402eb2:	3277      	adds	r2, #119	; 0x77
  402eb4:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402eb8:	e72d      	b.n	402d16 <_malloc_r+0x35e>
  402eba:	f240 5154 	movw	r1, #1364	; 0x554
  402ebe:	428a      	cmp	r2, r1
  402ec0:	d804      	bhi.n	402ecc <_malloc_r+0x514>
  402ec2:	0c9a      	lsrs	r2, r3, #18
  402ec4:	327c      	adds	r2, #124	; 0x7c
  402ec6:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402eca:	e724      	b.n	402d16 <_malloc_r+0x35e>
  402ecc:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  402ed0:	227e      	movs	r2, #126	; 0x7e
  402ed2:	e720      	b.n	402d16 <_malloc_r+0x35e>
  402ed4:	687b      	ldr	r3, [r7, #4]
  402ed6:	e78b      	b.n	402df0 <_malloc_r+0x438>
  402ed8:	20000458 	.word	0x20000458

00402edc <memchr>:
  402edc:	0783      	lsls	r3, r0, #30
  402ede:	b470      	push	{r4, r5, r6}
  402ee0:	b2c9      	uxtb	r1, r1
  402ee2:	d040      	beq.n	402f66 <memchr+0x8a>
  402ee4:	1e54      	subs	r4, r2, #1
  402ee6:	2a00      	cmp	r2, #0
  402ee8:	d03f      	beq.n	402f6a <memchr+0x8e>
  402eea:	7803      	ldrb	r3, [r0, #0]
  402eec:	428b      	cmp	r3, r1
  402eee:	bf18      	it	ne
  402ef0:	1c43      	addne	r3, r0, #1
  402ef2:	d106      	bne.n	402f02 <memchr+0x26>
  402ef4:	e01d      	b.n	402f32 <memchr+0x56>
  402ef6:	b1f4      	cbz	r4, 402f36 <memchr+0x5a>
  402ef8:	7802      	ldrb	r2, [r0, #0]
  402efa:	428a      	cmp	r2, r1
  402efc:	f104 34ff 	add.w	r4, r4, #4294967295
  402f00:	d017      	beq.n	402f32 <memchr+0x56>
  402f02:	f013 0f03 	tst.w	r3, #3
  402f06:	4618      	mov	r0, r3
  402f08:	f103 0301 	add.w	r3, r3, #1
  402f0c:	d1f3      	bne.n	402ef6 <memchr+0x1a>
  402f0e:	2c03      	cmp	r4, #3
  402f10:	d814      	bhi.n	402f3c <memchr+0x60>
  402f12:	b184      	cbz	r4, 402f36 <memchr+0x5a>
  402f14:	7803      	ldrb	r3, [r0, #0]
  402f16:	428b      	cmp	r3, r1
  402f18:	d00b      	beq.n	402f32 <memchr+0x56>
  402f1a:	1905      	adds	r5, r0, r4
  402f1c:	1c43      	adds	r3, r0, #1
  402f1e:	e002      	b.n	402f26 <memchr+0x4a>
  402f20:	7802      	ldrb	r2, [r0, #0]
  402f22:	428a      	cmp	r2, r1
  402f24:	d005      	beq.n	402f32 <memchr+0x56>
  402f26:	42ab      	cmp	r3, r5
  402f28:	4618      	mov	r0, r3
  402f2a:	f103 0301 	add.w	r3, r3, #1
  402f2e:	d1f7      	bne.n	402f20 <memchr+0x44>
  402f30:	2000      	movs	r0, #0
  402f32:	bc70      	pop	{r4, r5, r6}
  402f34:	4770      	bx	lr
  402f36:	4620      	mov	r0, r4
  402f38:	bc70      	pop	{r4, r5, r6}
  402f3a:	4770      	bx	lr
  402f3c:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  402f40:	4602      	mov	r2, r0
  402f42:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  402f46:	4610      	mov	r0, r2
  402f48:	3204      	adds	r2, #4
  402f4a:	6803      	ldr	r3, [r0, #0]
  402f4c:	4073      	eors	r3, r6
  402f4e:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  402f52:	ea25 0303 	bic.w	r3, r5, r3
  402f56:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  402f5a:	d1da      	bne.n	402f12 <memchr+0x36>
  402f5c:	3c04      	subs	r4, #4
  402f5e:	2c03      	cmp	r4, #3
  402f60:	4610      	mov	r0, r2
  402f62:	d8f0      	bhi.n	402f46 <memchr+0x6a>
  402f64:	e7d5      	b.n	402f12 <memchr+0x36>
  402f66:	4614      	mov	r4, r2
  402f68:	e7d1      	b.n	402f0e <memchr+0x32>
  402f6a:	4610      	mov	r0, r2
  402f6c:	e7e1      	b.n	402f32 <memchr+0x56>
  402f6e:	bf00      	nop

00402f70 <memcpy>:
  402f70:	4684      	mov	ip, r0
  402f72:	ea41 0300 	orr.w	r3, r1, r0
  402f76:	f013 0303 	ands.w	r3, r3, #3
  402f7a:	d16d      	bne.n	403058 <memcpy+0xe8>
  402f7c:	3a40      	subs	r2, #64	; 0x40
  402f7e:	d341      	bcc.n	403004 <memcpy+0x94>
  402f80:	f851 3b04 	ldr.w	r3, [r1], #4
  402f84:	f840 3b04 	str.w	r3, [r0], #4
  402f88:	f851 3b04 	ldr.w	r3, [r1], #4
  402f8c:	f840 3b04 	str.w	r3, [r0], #4
  402f90:	f851 3b04 	ldr.w	r3, [r1], #4
  402f94:	f840 3b04 	str.w	r3, [r0], #4
  402f98:	f851 3b04 	ldr.w	r3, [r1], #4
  402f9c:	f840 3b04 	str.w	r3, [r0], #4
  402fa0:	f851 3b04 	ldr.w	r3, [r1], #4
  402fa4:	f840 3b04 	str.w	r3, [r0], #4
  402fa8:	f851 3b04 	ldr.w	r3, [r1], #4
  402fac:	f840 3b04 	str.w	r3, [r0], #4
  402fb0:	f851 3b04 	ldr.w	r3, [r1], #4
  402fb4:	f840 3b04 	str.w	r3, [r0], #4
  402fb8:	f851 3b04 	ldr.w	r3, [r1], #4
  402fbc:	f840 3b04 	str.w	r3, [r0], #4
  402fc0:	f851 3b04 	ldr.w	r3, [r1], #4
  402fc4:	f840 3b04 	str.w	r3, [r0], #4
  402fc8:	f851 3b04 	ldr.w	r3, [r1], #4
  402fcc:	f840 3b04 	str.w	r3, [r0], #4
  402fd0:	f851 3b04 	ldr.w	r3, [r1], #4
  402fd4:	f840 3b04 	str.w	r3, [r0], #4
  402fd8:	f851 3b04 	ldr.w	r3, [r1], #4
  402fdc:	f840 3b04 	str.w	r3, [r0], #4
  402fe0:	f851 3b04 	ldr.w	r3, [r1], #4
  402fe4:	f840 3b04 	str.w	r3, [r0], #4
  402fe8:	f851 3b04 	ldr.w	r3, [r1], #4
  402fec:	f840 3b04 	str.w	r3, [r0], #4
  402ff0:	f851 3b04 	ldr.w	r3, [r1], #4
  402ff4:	f840 3b04 	str.w	r3, [r0], #4
  402ff8:	f851 3b04 	ldr.w	r3, [r1], #4
  402ffc:	f840 3b04 	str.w	r3, [r0], #4
  403000:	3a40      	subs	r2, #64	; 0x40
  403002:	d2bd      	bcs.n	402f80 <memcpy+0x10>
  403004:	3230      	adds	r2, #48	; 0x30
  403006:	d311      	bcc.n	40302c <memcpy+0xbc>
  403008:	f851 3b04 	ldr.w	r3, [r1], #4
  40300c:	f840 3b04 	str.w	r3, [r0], #4
  403010:	f851 3b04 	ldr.w	r3, [r1], #4
  403014:	f840 3b04 	str.w	r3, [r0], #4
  403018:	f851 3b04 	ldr.w	r3, [r1], #4
  40301c:	f840 3b04 	str.w	r3, [r0], #4
  403020:	f851 3b04 	ldr.w	r3, [r1], #4
  403024:	f840 3b04 	str.w	r3, [r0], #4
  403028:	3a10      	subs	r2, #16
  40302a:	d2ed      	bcs.n	403008 <memcpy+0x98>
  40302c:	320c      	adds	r2, #12
  40302e:	d305      	bcc.n	40303c <memcpy+0xcc>
  403030:	f851 3b04 	ldr.w	r3, [r1], #4
  403034:	f840 3b04 	str.w	r3, [r0], #4
  403038:	3a04      	subs	r2, #4
  40303a:	d2f9      	bcs.n	403030 <memcpy+0xc0>
  40303c:	3204      	adds	r2, #4
  40303e:	d008      	beq.n	403052 <memcpy+0xe2>
  403040:	07d2      	lsls	r2, r2, #31
  403042:	bf1c      	itt	ne
  403044:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403048:	f800 3b01 	strbne.w	r3, [r0], #1
  40304c:	d301      	bcc.n	403052 <memcpy+0xe2>
  40304e:	880b      	ldrh	r3, [r1, #0]
  403050:	8003      	strh	r3, [r0, #0]
  403052:	4660      	mov	r0, ip
  403054:	4770      	bx	lr
  403056:	bf00      	nop
  403058:	2a08      	cmp	r2, #8
  40305a:	d313      	bcc.n	403084 <memcpy+0x114>
  40305c:	078b      	lsls	r3, r1, #30
  40305e:	d08d      	beq.n	402f7c <memcpy+0xc>
  403060:	f010 0303 	ands.w	r3, r0, #3
  403064:	d08a      	beq.n	402f7c <memcpy+0xc>
  403066:	f1c3 0304 	rsb	r3, r3, #4
  40306a:	1ad2      	subs	r2, r2, r3
  40306c:	07db      	lsls	r3, r3, #31
  40306e:	bf1c      	itt	ne
  403070:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403074:	f800 3b01 	strbne.w	r3, [r0], #1
  403078:	d380      	bcc.n	402f7c <memcpy+0xc>
  40307a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40307e:	f820 3b02 	strh.w	r3, [r0], #2
  403082:	e77b      	b.n	402f7c <memcpy+0xc>
  403084:	3a04      	subs	r2, #4
  403086:	d3d9      	bcc.n	40303c <memcpy+0xcc>
  403088:	3a01      	subs	r2, #1
  40308a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40308e:	f800 3b01 	strb.w	r3, [r0], #1
  403092:	d2f9      	bcs.n	403088 <memcpy+0x118>
  403094:	780b      	ldrb	r3, [r1, #0]
  403096:	7003      	strb	r3, [r0, #0]
  403098:	784b      	ldrb	r3, [r1, #1]
  40309a:	7043      	strb	r3, [r0, #1]
  40309c:	788b      	ldrb	r3, [r1, #2]
  40309e:	7083      	strb	r3, [r0, #2]
  4030a0:	4660      	mov	r0, ip
  4030a2:	4770      	bx	lr

004030a4 <memmove>:
  4030a4:	4288      	cmp	r0, r1
  4030a6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4030a8:	d90d      	bls.n	4030c6 <memmove+0x22>
  4030aa:	188b      	adds	r3, r1, r2
  4030ac:	4298      	cmp	r0, r3
  4030ae:	d20a      	bcs.n	4030c6 <memmove+0x22>
  4030b0:	1881      	adds	r1, r0, r2
  4030b2:	2a00      	cmp	r2, #0
  4030b4:	d054      	beq.n	403160 <memmove+0xbc>
  4030b6:	1a9a      	subs	r2, r3, r2
  4030b8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4030bc:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4030c0:	4293      	cmp	r3, r2
  4030c2:	d1f9      	bne.n	4030b8 <memmove+0x14>
  4030c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4030c6:	2a0f      	cmp	r2, #15
  4030c8:	d948      	bls.n	40315c <memmove+0xb8>
  4030ca:	ea40 0301 	orr.w	r3, r0, r1
  4030ce:	079b      	lsls	r3, r3, #30
  4030d0:	d147      	bne.n	403162 <memmove+0xbe>
  4030d2:	f100 0410 	add.w	r4, r0, #16
  4030d6:	f101 0310 	add.w	r3, r1, #16
  4030da:	4615      	mov	r5, r2
  4030dc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4030e0:	f844 6c10 	str.w	r6, [r4, #-16]
  4030e4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4030e8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4030ec:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4030f0:	f844 6c08 	str.w	r6, [r4, #-8]
  4030f4:	3d10      	subs	r5, #16
  4030f6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4030fa:	f844 6c04 	str.w	r6, [r4, #-4]
  4030fe:	2d0f      	cmp	r5, #15
  403100:	f103 0310 	add.w	r3, r3, #16
  403104:	f104 0410 	add.w	r4, r4, #16
  403108:	d8e8      	bhi.n	4030dc <memmove+0x38>
  40310a:	f1a2 0310 	sub.w	r3, r2, #16
  40310e:	f023 030f 	bic.w	r3, r3, #15
  403112:	f002 0e0f 	and.w	lr, r2, #15
  403116:	3310      	adds	r3, #16
  403118:	f1be 0f03 	cmp.w	lr, #3
  40311c:	4419      	add	r1, r3
  40311e:	4403      	add	r3, r0
  403120:	d921      	bls.n	403166 <memmove+0xc2>
  403122:	1f1e      	subs	r6, r3, #4
  403124:	460d      	mov	r5, r1
  403126:	4674      	mov	r4, lr
  403128:	3c04      	subs	r4, #4
  40312a:	f855 7b04 	ldr.w	r7, [r5], #4
  40312e:	f846 7f04 	str.w	r7, [r6, #4]!
  403132:	2c03      	cmp	r4, #3
  403134:	d8f8      	bhi.n	403128 <memmove+0x84>
  403136:	f1ae 0404 	sub.w	r4, lr, #4
  40313a:	f024 0403 	bic.w	r4, r4, #3
  40313e:	3404      	adds	r4, #4
  403140:	4423      	add	r3, r4
  403142:	4421      	add	r1, r4
  403144:	f002 0203 	and.w	r2, r2, #3
  403148:	b152      	cbz	r2, 403160 <memmove+0xbc>
  40314a:	3b01      	subs	r3, #1
  40314c:	440a      	add	r2, r1
  40314e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403152:	f803 4f01 	strb.w	r4, [r3, #1]!
  403156:	4291      	cmp	r1, r2
  403158:	d1f9      	bne.n	40314e <memmove+0xaa>
  40315a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40315c:	4603      	mov	r3, r0
  40315e:	e7f3      	b.n	403148 <memmove+0xa4>
  403160:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403162:	4603      	mov	r3, r0
  403164:	e7f1      	b.n	40314a <memmove+0xa6>
  403166:	4672      	mov	r2, lr
  403168:	e7ee      	b.n	403148 <memmove+0xa4>
  40316a:	bf00      	nop

0040316c <__malloc_lock>:
  40316c:	4770      	bx	lr
  40316e:	bf00      	nop

00403170 <__malloc_unlock>:
  403170:	4770      	bx	lr
  403172:	bf00      	nop

00403174 <_realloc_r>:
  403174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403178:	4617      	mov	r7, r2
  40317a:	b083      	sub	sp, #12
  40317c:	460e      	mov	r6, r1
  40317e:	2900      	cmp	r1, #0
  403180:	f000 80e7 	beq.w	403352 <_realloc_r+0x1de>
  403184:	4681      	mov	r9, r0
  403186:	f107 050b 	add.w	r5, r7, #11
  40318a:	f7ff ffef 	bl	40316c <__malloc_lock>
  40318e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403192:	2d16      	cmp	r5, #22
  403194:	f023 0403 	bic.w	r4, r3, #3
  403198:	f1a6 0808 	sub.w	r8, r6, #8
  40319c:	d84c      	bhi.n	403238 <_realloc_r+0xc4>
  40319e:	2210      	movs	r2, #16
  4031a0:	4615      	mov	r5, r2
  4031a2:	42af      	cmp	r7, r5
  4031a4:	d84d      	bhi.n	403242 <_realloc_r+0xce>
  4031a6:	4294      	cmp	r4, r2
  4031a8:	f280 8084 	bge.w	4032b4 <_realloc_r+0x140>
  4031ac:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 40355c <_realloc_r+0x3e8>
  4031b0:	f8db 0008 	ldr.w	r0, [fp, #8]
  4031b4:	eb08 0104 	add.w	r1, r8, r4
  4031b8:	4288      	cmp	r0, r1
  4031ba:	f000 80d6 	beq.w	40336a <_realloc_r+0x1f6>
  4031be:	6848      	ldr	r0, [r1, #4]
  4031c0:	f020 0e01 	bic.w	lr, r0, #1
  4031c4:	448e      	add	lr, r1
  4031c6:	f8de e004 	ldr.w	lr, [lr, #4]
  4031ca:	f01e 0f01 	tst.w	lr, #1
  4031ce:	d13f      	bne.n	403250 <_realloc_r+0xdc>
  4031d0:	f020 0003 	bic.w	r0, r0, #3
  4031d4:	4420      	add	r0, r4
  4031d6:	4290      	cmp	r0, r2
  4031d8:	f280 80c1 	bge.w	40335e <_realloc_r+0x1ea>
  4031dc:	07db      	lsls	r3, r3, #31
  4031de:	f100 808f 	bmi.w	403300 <_realloc_r+0x18c>
  4031e2:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4031e6:	ebc3 0a08 	rsb	sl, r3, r8
  4031ea:	f8da 3004 	ldr.w	r3, [sl, #4]
  4031ee:	f023 0303 	bic.w	r3, r3, #3
  4031f2:	eb00 0e03 	add.w	lr, r0, r3
  4031f6:	4596      	cmp	lr, r2
  4031f8:	db34      	blt.n	403264 <_realloc_r+0xf0>
  4031fa:	68cb      	ldr	r3, [r1, #12]
  4031fc:	688a      	ldr	r2, [r1, #8]
  4031fe:	4657      	mov	r7, sl
  403200:	60d3      	str	r3, [r2, #12]
  403202:	609a      	str	r2, [r3, #8]
  403204:	f857 1f08 	ldr.w	r1, [r7, #8]!
  403208:	f8da 300c 	ldr.w	r3, [sl, #12]
  40320c:	60cb      	str	r3, [r1, #12]
  40320e:	1f22      	subs	r2, r4, #4
  403210:	2a24      	cmp	r2, #36	; 0x24
  403212:	6099      	str	r1, [r3, #8]
  403214:	f200 8136 	bhi.w	403484 <_realloc_r+0x310>
  403218:	2a13      	cmp	r2, #19
  40321a:	f240 80fd 	bls.w	403418 <_realloc_r+0x2a4>
  40321e:	6833      	ldr	r3, [r6, #0]
  403220:	f8ca 3008 	str.w	r3, [sl, #8]
  403224:	6873      	ldr	r3, [r6, #4]
  403226:	f8ca 300c 	str.w	r3, [sl, #12]
  40322a:	2a1b      	cmp	r2, #27
  40322c:	f200 8140 	bhi.w	4034b0 <_realloc_r+0x33c>
  403230:	3608      	adds	r6, #8
  403232:	f10a 0310 	add.w	r3, sl, #16
  403236:	e0f0      	b.n	40341a <_realloc_r+0x2a6>
  403238:	f025 0507 	bic.w	r5, r5, #7
  40323c:	2d00      	cmp	r5, #0
  40323e:	462a      	mov	r2, r5
  403240:	daaf      	bge.n	4031a2 <_realloc_r+0x2e>
  403242:	230c      	movs	r3, #12
  403244:	2000      	movs	r0, #0
  403246:	f8c9 3000 	str.w	r3, [r9]
  40324a:	b003      	add	sp, #12
  40324c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403250:	07d9      	lsls	r1, r3, #31
  403252:	d455      	bmi.n	403300 <_realloc_r+0x18c>
  403254:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403258:	ebc3 0a08 	rsb	sl, r3, r8
  40325c:	f8da 3004 	ldr.w	r3, [sl, #4]
  403260:	f023 0303 	bic.w	r3, r3, #3
  403264:	4423      	add	r3, r4
  403266:	4293      	cmp	r3, r2
  403268:	db4a      	blt.n	403300 <_realloc_r+0x18c>
  40326a:	4657      	mov	r7, sl
  40326c:	f8da 100c 	ldr.w	r1, [sl, #12]
  403270:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403274:	1f22      	subs	r2, r4, #4
  403276:	2a24      	cmp	r2, #36	; 0x24
  403278:	60c1      	str	r1, [r0, #12]
  40327a:	6088      	str	r0, [r1, #8]
  40327c:	f200 810e 	bhi.w	40349c <_realloc_r+0x328>
  403280:	2a13      	cmp	r2, #19
  403282:	f240 8109 	bls.w	403498 <_realloc_r+0x324>
  403286:	6831      	ldr	r1, [r6, #0]
  403288:	f8ca 1008 	str.w	r1, [sl, #8]
  40328c:	6871      	ldr	r1, [r6, #4]
  40328e:	f8ca 100c 	str.w	r1, [sl, #12]
  403292:	2a1b      	cmp	r2, #27
  403294:	f200 8121 	bhi.w	4034da <_realloc_r+0x366>
  403298:	3608      	adds	r6, #8
  40329a:	f10a 0210 	add.w	r2, sl, #16
  40329e:	6831      	ldr	r1, [r6, #0]
  4032a0:	6011      	str	r1, [r2, #0]
  4032a2:	6871      	ldr	r1, [r6, #4]
  4032a4:	6051      	str	r1, [r2, #4]
  4032a6:	68b1      	ldr	r1, [r6, #8]
  4032a8:	6091      	str	r1, [r2, #8]
  4032aa:	461c      	mov	r4, r3
  4032ac:	f8da 3004 	ldr.w	r3, [sl, #4]
  4032b0:	463e      	mov	r6, r7
  4032b2:	46d0      	mov	r8, sl
  4032b4:	1b62      	subs	r2, r4, r5
  4032b6:	2a0f      	cmp	r2, #15
  4032b8:	f003 0301 	and.w	r3, r3, #1
  4032bc:	d80e      	bhi.n	4032dc <_realloc_r+0x168>
  4032be:	4323      	orrs	r3, r4
  4032c0:	4444      	add	r4, r8
  4032c2:	f8c8 3004 	str.w	r3, [r8, #4]
  4032c6:	6863      	ldr	r3, [r4, #4]
  4032c8:	f043 0301 	orr.w	r3, r3, #1
  4032cc:	6063      	str	r3, [r4, #4]
  4032ce:	4648      	mov	r0, r9
  4032d0:	f7ff ff4e 	bl	403170 <__malloc_unlock>
  4032d4:	4630      	mov	r0, r6
  4032d6:	b003      	add	sp, #12
  4032d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032dc:	eb08 0105 	add.w	r1, r8, r5
  4032e0:	431d      	orrs	r5, r3
  4032e2:	f042 0301 	orr.w	r3, r2, #1
  4032e6:	440a      	add	r2, r1
  4032e8:	f8c8 5004 	str.w	r5, [r8, #4]
  4032ec:	604b      	str	r3, [r1, #4]
  4032ee:	6853      	ldr	r3, [r2, #4]
  4032f0:	f043 0301 	orr.w	r3, r3, #1
  4032f4:	3108      	adds	r1, #8
  4032f6:	6053      	str	r3, [r2, #4]
  4032f8:	4648      	mov	r0, r9
  4032fa:	f7ff f84d 	bl	402398 <_free_r>
  4032fe:	e7e6      	b.n	4032ce <_realloc_r+0x15a>
  403300:	4639      	mov	r1, r7
  403302:	4648      	mov	r0, r9
  403304:	f7ff fb58 	bl	4029b8 <_malloc_r>
  403308:	4607      	mov	r7, r0
  40330a:	b1d8      	cbz	r0, 403344 <_realloc_r+0x1d0>
  40330c:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403310:	f023 0201 	bic.w	r2, r3, #1
  403314:	4442      	add	r2, r8
  403316:	f1a0 0108 	sub.w	r1, r0, #8
  40331a:	4291      	cmp	r1, r2
  40331c:	f000 80ac 	beq.w	403478 <_realloc_r+0x304>
  403320:	1f22      	subs	r2, r4, #4
  403322:	2a24      	cmp	r2, #36	; 0x24
  403324:	f200 8099 	bhi.w	40345a <_realloc_r+0x2e6>
  403328:	2a13      	cmp	r2, #19
  40332a:	d86a      	bhi.n	403402 <_realloc_r+0x28e>
  40332c:	4603      	mov	r3, r0
  40332e:	4632      	mov	r2, r6
  403330:	6811      	ldr	r1, [r2, #0]
  403332:	6019      	str	r1, [r3, #0]
  403334:	6851      	ldr	r1, [r2, #4]
  403336:	6059      	str	r1, [r3, #4]
  403338:	6892      	ldr	r2, [r2, #8]
  40333a:	609a      	str	r2, [r3, #8]
  40333c:	4631      	mov	r1, r6
  40333e:	4648      	mov	r0, r9
  403340:	f7ff f82a 	bl	402398 <_free_r>
  403344:	4648      	mov	r0, r9
  403346:	f7ff ff13 	bl	403170 <__malloc_unlock>
  40334a:	4638      	mov	r0, r7
  40334c:	b003      	add	sp, #12
  40334e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403352:	4611      	mov	r1, r2
  403354:	b003      	add	sp, #12
  403356:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40335a:	f7ff bb2d 	b.w	4029b8 <_malloc_r>
  40335e:	68ca      	ldr	r2, [r1, #12]
  403360:	6889      	ldr	r1, [r1, #8]
  403362:	4604      	mov	r4, r0
  403364:	60ca      	str	r2, [r1, #12]
  403366:	6091      	str	r1, [r2, #8]
  403368:	e7a4      	b.n	4032b4 <_realloc_r+0x140>
  40336a:	6841      	ldr	r1, [r0, #4]
  40336c:	f021 0103 	bic.w	r1, r1, #3
  403370:	4421      	add	r1, r4
  403372:	f105 0010 	add.w	r0, r5, #16
  403376:	4281      	cmp	r1, r0
  403378:	da5b      	bge.n	403432 <_realloc_r+0x2be>
  40337a:	07db      	lsls	r3, r3, #31
  40337c:	d4c0      	bmi.n	403300 <_realloc_r+0x18c>
  40337e:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403382:	ebc3 0a08 	rsb	sl, r3, r8
  403386:	f8da 3004 	ldr.w	r3, [sl, #4]
  40338a:	f023 0303 	bic.w	r3, r3, #3
  40338e:	eb01 0c03 	add.w	ip, r1, r3
  403392:	4560      	cmp	r0, ip
  403394:	f73f af66 	bgt.w	403264 <_realloc_r+0xf0>
  403398:	4657      	mov	r7, sl
  40339a:	f8da 300c 	ldr.w	r3, [sl, #12]
  40339e:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4033a2:	1f22      	subs	r2, r4, #4
  4033a4:	2a24      	cmp	r2, #36	; 0x24
  4033a6:	60cb      	str	r3, [r1, #12]
  4033a8:	6099      	str	r1, [r3, #8]
  4033aa:	f200 80b8 	bhi.w	40351e <_realloc_r+0x3aa>
  4033ae:	2a13      	cmp	r2, #19
  4033b0:	f240 80a9 	bls.w	403506 <_realloc_r+0x392>
  4033b4:	6833      	ldr	r3, [r6, #0]
  4033b6:	f8ca 3008 	str.w	r3, [sl, #8]
  4033ba:	6873      	ldr	r3, [r6, #4]
  4033bc:	f8ca 300c 	str.w	r3, [sl, #12]
  4033c0:	2a1b      	cmp	r2, #27
  4033c2:	f200 80b5 	bhi.w	403530 <_realloc_r+0x3bc>
  4033c6:	3608      	adds	r6, #8
  4033c8:	f10a 0310 	add.w	r3, sl, #16
  4033cc:	6832      	ldr	r2, [r6, #0]
  4033ce:	601a      	str	r2, [r3, #0]
  4033d0:	6872      	ldr	r2, [r6, #4]
  4033d2:	605a      	str	r2, [r3, #4]
  4033d4:	68b2      	ldr	r2, [r6, #8]
  4033d6:	609a      	str	r2, [r3, #8]
  4033d8:	eb0a 0205 	add.w	r2, sl, r5
  4033dc:	ebc5 030c 	rsb	r3, r5, ip
  4033e0:	f043 0301 	orr.w	r3, r3, #1
  4033e4:	f8cb 2008 	str.w	r2, [fp, #8]
  4033e8:	6053      	str	r3, [r2, #4]
  4033ea:	f8da 3004 	ldr.w	r3, [sl, #4]
  4033ee:	f003 0301 	and.w	r3, r3, #1
  4033f2:	431d      	orrs	r5, r3
  4033f4:	4648      	mov	r0, r9
  4033f6:	f8ca 5004 	str.w	r5, [sl, #4]
  4033fa:	f7ff feb9 	bl	403170 <__malloc_unlock>
  4033fe:	4638      	mov	r0, r7
  403400:	e769      	b.n	4032d6 <_realloc_r+0x162>
  403402:	6833      	ldr	r3, [r6, #0]
  403404:	6003      	str	r3, [r0, #0]
  403406:	6873      	ldr	r3, [r6, #4]
  403408:	6043      	str	r3, [r0, #4]
  40340a:	2a1b      	cmp	r2, #27
  40340c:	d829      	bhi.n	403462 <_realloc_r+0x2ee>
  40340e:	f100 0308 	add.w	r3, r0, #8
  403412:	f106 0208 	add.w	r2, r6, #8
  403416:	e78b      	b.n	403330 <_realloc_r+0x1bc>
  403418:	463b      	mov	r3, r7
  40341a:	6832      	ldr	r2, [r6, #0]
  40341c:	601a      	str	r2, [r3, #0]
  40341e:	6872      	ldr	r2, [r6, #4]
  403420:	605a      	str	r2, [r3, #4]
  403422:	68b2      	ldr	r2, [r6, #8]
  403424:	609a      	str	r2, [r3, #8]
  403426:	463e      	mov	r6, r7
  403428:	4674      	mov	r4, lr
  40342a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40342e:	46d0      	mov	r8, sl
  403430:	e740      	b.n	4032b4 <_realloc_r+0x140>
  403432:	eb08 0205 	add.w	r2, r8, r5
  403436:	1b4b      	subs	r3, r1, r5
  403438:	f043 0301 	orr.w	r3, r3, #1
  40343c:	f8cb 2008 	str.w	r2, [fp, #8]
  403440:	6053      	str	r3, [r2, #4]
  403442:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403446:	f003 0301 	and.w	r3, r3, #1
  40344a:	431d      	orrs	r5, r3
  40344c:	4648      	mov	r0, r9
  40344e:	f846 5c04 	str.w	r5, [r6, #-4]
  403452:	f7ff fe8d 	bl	403170 <__malloc_unlock>
  403456:	4630      	mov	r0, r6
  403458:	e73d      	b.n	4032d6 <_realloc_r+0x162>
  40345a:	4631      	mov	r1, r6
  40345c:	f7ff fe22 	bl	4030a4 <memmove>
  403460:	e76c      	b.n	40333c <_realloc_r+0x1c8>
  403462:	68b3      	ldr	r3, [r6, #8]
  403464:	6083      	str	r3, [r0, #8]
  403466:	68f3      	ldr	r3, [r6, #12]
  403468:	60c3      	str	r3, [r0, #12]
  40346a:	2a24      	cmp	r2, #36	; 0x24
  40346c:	d02c      	beq.n	4034c8 <_realloc_r+0x354>
  40346e:	f100 0310 	add.w	r3, r0, #16
  403472:	f106 0210 	add.w	r2, r6, #16
  403476:	e75b      	b.n	403330 <_realloc_r+0x1bc>
  403478:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40347c:	f022 0203 	bic.w	r2, r2, #3
  403480:	4414      	add	r4, r2
  403482:	e717      	b.n	4032b4 <_realloc_r+0x140>
  403484:	4631      	mov	r1, r6
  403486:	4638      	mov	r0, r7
  403488:	4674      	mov	r4, lr
  40348a:	463e      	mov	r6, r7
  40348c:	f7ff fe0a 	bl	4030a4 <memmove>
  403490:	46d0      	mov	r8, sl
  403492:	f8da 3004 	ldr.w	r3, [sl, #4]
  403496:	e70d      	b.n	4032b4 <_realloc_r+0x140>
  403498:	463a      	mov	r2, r7
  40349a:	e700      	b.n	40329e <_realloc_r+0x12a>
  40349c:	4631      	mov	r1, r6
  40349e:	4638      	mov	r0, r7
  4034a0:	461c      	mov	r4, r3
  4034a2:	463e      	mov	r6, r7
  4034a4:	f7ff fdfe 	bl	4030a4 <memmove>
  4034a8:	46d0      	mov	r8, sl
  4034aa:	f8da 3004 	ldr.w	r3, [sl, #4]
  4034ae:	e701      	b.n	4032b4 <_realloc_r+0x140>
  4034b0:	68b3      	ldr	r3, [r6, #8]
  4034b2:	f8ca 3010 	str.w	r3, [sl, #16]
  4034b6:	68f3      	ldr	r3, [r6, #12]
  4034b8:	f8ca 3014 	str.w	r3, [sl, #20]
  4034bc:	2a24      	cmp	r2, #36	; 0x24
  4034be:	d018      	beq.n	4034f2 <_realloc_r+0x37e>
  4034c0:	3610      	adds	r6, #16
  4034c2:	f10a 0318 	add.w	r3, sl, #24
  4034c6:	e7a8      	b.n	40341a <_realloc_r+0x2a6>
  4034c8:	6933      	ldr	r3, [r6, #16]
  4034ca:	6103      	str	r3, [r0, #16]
  4034cc:	6973      	ldr	r3, [r6, #20]
  4034ce:	6143      	str	r3, [r0, #20]
  4034d0:	f106 0218 	add.w	r2, r6, #24
  4034d4:	f100 0318 	add.w	r3, r0, #24
  4034d8:	e72a      	b.n	403330 <_realloc_r+0x1bc>
  4034da:	68b1      	ldr	r1, [r6, #8]
  4034dc:	f8ca 1010 	str.w	r1, [sl, #16]
  4034e0:	68f1      	ldr	r1, [r6, #12]
  4034e2:	f8ca 1014 	str.w	r1, [sl, #20]
  4034e6:	2a24      	cmp	r2, #36	; 0x24
  4034e8:	d00f      	beq.n	40350a <_realloc_r+0x396>
  4034ea:	3610      	adds	r6, #16
  4034ec:	f10a 0218 	add.w	r2, sl, #24
  4034f0:	e6d5      	b.n	40329e <_realloc_r+0x12a>
  4034f2:	6933      	ldr	r3, [r6, #16]
  4034f4:	f8ca 3018 	str.w	r3, [sl, #24]
  4034f8:	6973      	ldr	r3, [r6, #20]
  4034fa:	f8ca 301c 	str.w	r3, [sl, #28]
  4034fe:	3618      	adds	r6, #24
  403500:	f10a 0320 	add.w	r3, sl, #32
  403504:	e789      	b.n	40341a <_realloc_r+0x2a6>
  403506:	463b      	mov	r3, r7
  403508:	e760      	b.n	4033cc <_realloc_r+0x258>
  40350a:	6932      	ldr	r2, [r6, #16]
  40350c:	f8ca 2018 	str.w	r2, [sl, #24]
  403510:	6972      	ldr	r2, [r6, #20]
  403512:	f8ca 201c 	str.w	r2, [sl, #28]
  403516:	3618      	adds	r6, #24
  403518:	f10a 0220 	add.w	r2, sl, #32
  40351c:	e6bf      	b.n	40329e <_realloc_r+0x12a>
  40351e:	4631      	mov	r1, r6
  403520:	4638      	mov	r0, r7
  403522:	f8cd c004 	str.w	ip, [sp, #4]
  403526:	f7ff fdbd 	bl	4030a4 <memmove>
  40352a:	f8dd c004 	ldr.w	ip, [sp, #4]
  40352e:	e753      	b.n	4033d8 <_realloc_r+0x264>
  403530:	68b3      	ldr	r3, [r6, #8]
  403532:	f8ca 3010 	str.w	r3, [sl, #16]
  403536:	68f3      	ldr	r3, [r6, #12]
  403538:	f8ca 3014 	str.w	r3, [sl, #20]
  40353c:	2a24      	cmp	r2, #36	; 0x24
  40353e:	d003      	beq.n	403548 <_realloc_r+0x3d4>
  403540:	3610      	adds	r6, #16
  403542:	f10a 0318 	add.w	r3, sl, #24
  403546:	e741      	b.n	4033cc <_realloc_r+0x258>
  403548:	6933      	ldr	r3, [r6, #16]
  40354a:	f8ca 3018 	str.w	r3, [sl, #24]
  40354e:	6973      	ldr	r3, [r6, #20]
  403550:	f8ca 301c 	str.w	r3, [sl, #28]
  403554:	3618      	adds	r6, #24
  403556:	f10a 0320 	add.w	r3, sl, #32
  40355a:	e737      	b.n	4033cc <_realloc_r+0x258>
  40355c:	20000458 	.word	0x20000458

00403560 <_sbrk_r>:
  403560:	b538      	push	{r3, r4, r5, lr}
  403562:	4c07      	ldr	r4, [pc, #28]	; (403580 <_sbrk_r+0x20>)
  403564:	2300      	movs	r3, #0
  403566:	4605      	mov	r5, r0
  403568:	4608      	mov	r0, r1
  40356a:	6023      	str	r3, [r4, #0]
  40356c:	f7fd fa8e 	bl	400a8c <_sbrk>
  403570:	1c43      	adds	r3, r0, #1
  403572:	d000      	beq.n	403576 <_sbrk_r+0x16>
  403574:	bd38      	pop	{r3, r4, r5, pc}
  403576:	6823      	ldr	r3, [r4, #0]
  403578:	2b00      	cmp	r3, #0
  40357a:	d0fb      	beq.n	403574 <_sbrk_r+0x14>
  40357c:	602b      	str	r3, [r5, #0]
  40357e:	bd38      	pop	{r3, r4, r5, pc}
  403580:	20000944 	.word	0x20000944

00403584 <__sread>:
  403584:	b510      	push	{r4, lr}
  403586:	460c      	mov	r4, r1
  403588:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40358c:	f000 f9bc 	bl	403908 <_read_r>
  403590:	2800      	cmp	r0, #0
  403592:	db03      	blt.n	40359c <__sread+0x18>
  403594:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403596:	4403      	add	r3, r0
  403598:	6523      	str	r3, [r4, #80]	; 0x50
  40359a:	bd10      	pop	{r4, pc}
  40359c:	89a3      	ldrh	r3, [r4, #12]
  40359e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4035a2:	81a3      	strh	r3, [r4, #12]
  4035a4:	bd10      	pop	{r4, pc}
  4035a6:	bf00      	nop

004035a8 <__swrite>:
  4035a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4035ac:	4616      	mov	r6, r2
  4035ae:	898a      	ldrh	r2, [r1, #12]
  4035b0:	461d      	mov	r5, r3
  4035b2:	05d3      	lsls	r3, r2, #23
  4035b4:	460c      	mov	r4, r1
  4035b6:	4607      	mov	r7, r0
  4035b8:	d506      	bpl.n	4035c8 <__swrite+0x20>
  4035ba:	2200      	movs	r2, #0
  4035bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4035c0:	2302      	movs	r3, #2
  4035c2:	f000 f98d 	bl	4038e0 <_lseek_r>
  4035c6:	89a2      	ldrh	r2, [r4, #12]
  4035c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4035cc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4035d0:	81a2      	strh	r2, [r4, #12]
  4035d2:	4638      	mov	r0, r7
  4035d4:	4632      	mov	r2, r6
  4035d6:	462b      	mov	r3, r5
  4035d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4035dc:	f000 b8a0 	b.w	403720 <_write_r>

004035e0 <__sseek>:
  4035e0:	b510      	push	{r4, lr}
  4035e2:	460c      	mov	r4, r1
  4035e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4035e8:	f000 f97a 	bl	4038e0 <_lseek_r>
  4035ec:	89a3      	ldrh	r3, [r4, #12]
  4035ee:	1c42      	adds	r2, r0, #1
  4035f0:	bf0e      	itee	eq
  4035f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4035f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4035fa:	6520      	strne	r0, [r4, #80]	; 0x50
  4035fc:	81a3      	strh	r3, [r4, #12]
  4035fe:	bd10      	pop	{r4, pc}

00403600 <__sclose>:
  403600:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403604:	f000 b8f2 	b.w	4037ec <_close_r>

00403608 <__swbuf_r>:
  403608:	b570      	push	{r4, r5, r6, lr}
  40360a:	460d      	mov	r5, r1
  40360c:	4614      	mov	r4, r2
  40360e:	4606      	mov	r6, r0
  403610:	b110      	cbz	r0, 403618 <__swbuf_r+0x10>
  403612:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403614:	2b00      	cmp	r3, #0
  403616:	d048      	beq.n	4036aa <__swbuf_r+0xa2>
  403618:	89a2      	ldrh	r2, [r4, #12]
  40361a:	69a3      	ldr	r3, [r4, #24]
  40361c:	60a3      	str	r3, [r4, #8]
  40361e:	b291      	uxth	r1, r2
  403620:	0708      	lsls	r0, r1, #28
  403622:	d538      	bpl.n	403696 <__swbuf_r+0x8e>
  403624:	6923      	ldr	r3, [r4, #16]
  403626:	2b00      	cmp	r3, #0
  403628:	d035      	beq.n	403696 <__swbuf_r+0x8e>
  40362a:	0489      	lsls	r1, r1, #18
  40362c:	b2ed      	uxtb	r5, r5
  40362e:	d515      	bpl.n	40365c <__swbuf_r+0x54>
  403630:	6822      	ldr	r2, [r4, #0]
  403632:	6961      	ldr	r1, [r4, #20]
  403634:	1ad3      	subs	r3, r2, r3
  403636:	428b      	cmp	r3, r1
  403638:	da1c      	bge.n	403674 <__swbuf_r+0x6c>
  40363a:	3301      	adds	r3, #1
  40363c:	68a1      	ldr	r1, [r4, #8]
  40363e:	1c50      	adds	r0, r2, #1
  403640:	3901      	subs	r1, #1
  403642:	60a1      	str	r1, [r4, #8]
  403644:	6020      	str	r0, [r4, #0]
  403646:	7015      	strb	r5, [r2, #0]
  403648:	6962      	ldr	r2, [r4, #20]
  40364a:	429a      	cmp	r2, r3
  40364c:	d01a      	beq.n	403684 <__swbuf_r+0x7c>
  40364e:	89a3      	ldrh	r3, [r4, #12]
  403650:	07db      	lsls	r3, r3, #31
  403652:	d501      	bpl.n	403658 <__swbuf_r+0x50>
  403654:	2d0a      	cmp	r5, #10
  403656:	d015      	beq.n	403684 <__swbuf_r+0x7c>
  403658:	4628      	mov	r0, r5
  40365a:	bd70      	pop	{r4, r5, r6, pc}
  40365c:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40365e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403662:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403666:	81a2      	strh	r2, [r4, #12]
  403668:	6822      	ldr	r2, [r4, #0]
  40366a:	6661      	str	r1, [r4, #100]	; 0x64
  40366c:	6961      	ldr	r1, [r4, #20]
  40366e:	1ad3      	subs	r3, r2, r3
  403670:	428b      	cmp	r3, r1
  403672:	dbe2      	blt.n	40363a <__swbuf_r+0x32>
  403674:	4630      	mov	r0, r6
  403676:	4621      	mov	r1, r4
  403678:	f7fe fd22 	bl	4020c0 <_fflush_r>
  40367c:	b940      	cbnz	r0, 403690 <__swbuf_r+0x88>
  40367e:	6822      	ldr	r2, [r4, #0]
  403680:	2301      	movs	r3, #1
  403682:	e7db      	b.n	40363c <__swbuf_r+0x34>
  403684:	4630      	mov	r0, r6
  403686:	4621      	mov	r1, r4
  403688:	f7fe fd1a 	bl	4020c0 <_fflush_r>
  40368c:	2800      	cmp	r0, #0
  40368e:	d0e3      	beq.n	403658 <__swbuf_r+0x50>
  403690:	f04f 30ff 	mov.w	r0, #4294967295
  403694:	bd70      	pop	{r4, r5, r6, pc}
  403696:	4630      	mov	r0, r6
  403698:	4621      	mov	r1, r4
  40369a:	f7fe fbf5 	bl	401e88 <__swsetup_r>
  40369e:	2800      	cmp	r0, #0
  4036a0:	d1f6      	bne.n	403690 <__swbuf_r+0x88>
  4036a2:	89a2      	ldrh	r2, [r4, #12]
  4036a4:	6923      	ldr	r3, [r4, #16]
  4036a6:	b291      	uxth	r1, r2
  4036a8:	e7bf      	b.n	40362a <__swbuf_r+0x22>
  4036aa:	f7fe fd9d 	bl	4021e8 <__sinit>
  4036ae:	e7b3      	b.n	403618 <__swbuf_r+0x10>

004036b0 <_wcrtomb_r>:
  4036b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4036b4:	4605      	mov	r5, r0
  4036b6:	b086      	sub	sp, #24
  4036b8:	461e      	mov	r6, r3
  4036ba:	460c      	mov	r4, r1
  4036bc:	b1a1      	cbz	r1, 4036e8 <_wcrtomb_r+0x38>
  4036be:	4b10      	ldr	r3, [pc, #64]	; (403700 <_wcrtomb_r+0x50>)
  4036c0:	4617      	mov	r7, r2
  4036c2:	f8d3 8000 	ldr.w	r8, [r3]
  4036c6:	f7ff f8f5 	bl	4028b4 <__locale_charset>
  4036ca:	9600      	str	r6, [sp, #0]
  4036cc:	4603      	mov	r3, r0
  4036ce:	4621      	mov	r1, r4
  4036d0:	463a      	mov	r2, r7
  4036d2:	4628      	mov	r0, r5
  4036d4:	47c0      	blx	r8
  4036d6:	1c43      	adds	r3, r0, #1
  4036d8:	d103      	bne.n	4036e2 <_wcrtomb_r+0x32>
  4036da:	2200      	movs	r2, #0
  4036dc:	238a      	movs	r3, #138	; 0x8a
  4036de:	6032      	str	r2, [r6, #0]
  4036e0:	602b      	str	r3, [r5, #0]
  4036e2:	b006      	add	sp, #24
  4036e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4036e8:	4b05      	ldr	r3, [pc, #20]	; (403700 <_wcrtomb_r+0x50>)
  4036ea:	681f      	ldr	r7, [r3, #0]
  4036ec:	f7ff f8e2 	bl	4028b4 <__locale_charset>
  4036f0:	9600      	str	r6, [sp, #0]
  4036f2:	4603      	mov	r3, r0
  4036f4:	4622      	mov	r2, r4
  4036f6:	4628      	mov	r0, r5
  4036f8:	a903      	add	r1, sp, #12
  4036fa:	47b8      	blx	r7
  4036fc:	e7eb      	b.n	4036d6 <_wcrtomb_r+0x26>
  4036fe:	bf00      	nop
  403700:	20000868 	.word	0x20000868

00403704 <__ascii_wctomb>:
  403704:	b121      	cbz	r1, 403710 <__ascii_wctomb+0xc>
  403706:	2aff      	cmp	r2, #255	; 0xff
  403708:	d804      	bhi.n	403714 <__ascii_wctomb+0x10>
  40370a:	700a      	strb	r2, [r1, #0]
  40370c:	2001      	movs	r0, #1
  40370e:	4770      	bx	lr
  403710:	4608      	mov	r0, r1
  403712:	4770      	bx	lr
  403714:	238a      	movs	r3, #138	; 0x8a
  403716:	6003      	str	r3, [r0, #0]
  403718:	f04f 30ff 	mov.w	r0, #4294967295
  40371c:	4770      	bx	lr
  40371e:	bf00      	nop

00403720 <_write_r>:
  403720:	b570      	push	{r4, r5, r6, lr}
  403722:	4c08      	ldr	r4, [pc, #32]	; (403744 <_write_r+0x24>)
  403724:	4606      	mov	r6, r0
  403726:	2500      	movs	r5, #0
  403728:	4608      	mov	r0, r1
  40372a:	4611      	mov	r1, r2
  40372c:	461a      	mov	r2, r3
  40372e:	6025      	str	r5, [r4, #0]
  403730:	f7fc fd4a 	bl	4001c8 <_write>
  403734:	1c43      	adds	r3, r0, #1
  403736:	d000      	beq.n	40373a <_write_r+0x1a>
  403738:	bd70      	pop	{r4, r5, r6, pc}
  40373a:	6823      	ldr	r3, [r4, #0]
  40373c:	2b00      	cmp	r3, #0
  40373e:	d0fb      	beq.n	403738 <_write_r+0x18>
  403740:	6033      	str	r3, [r6, #0]
  403742:	bd70      	pop	{r4, r5, r6, pc}
  403744:	20000944 	.word	0x20000944

00403748 <__register_exitproc>:
  403748:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40374c:	4c25      	ldr	r4, [pc, #148]	; (4037e4 <__register_exitproc+0x9c>)
  40374e:	6825      	ldr	r5, [r4, #0]
  403750:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  403754:	4606      	mov	r6, r0
  403756:	4688      	mov	r8, r1
  403758:	4692      	mov	sl, r2
  40375a:	4699      	mov	r9, r3
  40375c:	b3cc      	cbz	r4, 4037d2 <__register_exitproc+0x8a>
  40375e:	6860      	ldr	r0, [r4, #4]
  403760:	281f      	cmp	r0, #31
  403762:	dc18      	bgt.n	403796 <__register_exitproc+0x4e>
  403764:	1c43      	adds	r3, r0, #1
  403766:	b17e      	cbz	r6, 403788 <__register_exitproc+0x40>
  403768:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40376c:	2101      	movs	r1, #1
  40376e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  403772:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  403776:	fa01 f200 	lsl.w	r2, r1, r0
  40377a:	4317      	orrs	r7, r2
  40377c:	2e02      	cmp	r6, #2
  40377e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403782:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  403786:	d01e      	beq.n	4037c6 <__register_exitproc+0x7e>
  403788:	3002      	adds	r0, #2
  40378a:	6063      	str	r3, [r4, #4]
  40378c:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  403790:	2000      	movs	r0, #0
  403792:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403796:	4b14      	ldr	r3, [pc, #80]	; (4037e8 <__register_exitproc+0xa0>)
  403798:	b303      	cbz	r3, 4037dc <__register_exitproc+0x94>
  40379a:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40379e:	f7ff f903 	bl	4029a8 <malloc>
  4037a2:	4604      	mov	r4, r0
  4037a4:	b1d0      	cbz	r0, 4037dc <__register_exitproc+0x94>
  4037a6:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4037aa:	2700      	movs	r7, #0
  4037ac:	e880 0088 	stmia.w	r0, {r3, r7}
  4037b0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4037b4:	4638      	mov	r0, r7
  4037b6:	2301      	movs	r3, #1
  4037b8:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4037bc:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4037c0:	2e00      	cmp	r6, #0
  4037c2:	d0e1      	beq.n	403788 <__register_exitproc+0x40>
  4037c4:	e7d0      	b.n	403768 <__register_exitproc+0x20>
  4037c6:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4037ca:	430a      	orrs	r2, r1
  4037cc:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4037d0:	e7da      	b.n	403788 <__register_exitproc+0x40>
  4037d2:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4037d6:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4037da:	e7c0      	b.n	40375e <__register_exitproc+0x16>
  4037dc:	f04f 30ff 	mov.w	r0, #4294967295
  4037e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4037e4:	0040402c 	.word	0x0040402c
  4037e8:	004029a9 	.word	0x004029a9

004037ec <_close_r>:
  4037ec:	b538      	push	{r3, r4, r5, lr}
  4037ee:	4c07      	ldr	r4, [pc, #28]	; (40380c <_close_r+0x20>)
  4037f0:	2300      	movs	r3, #0
  4037f2:	4605      	mov	r5, r0
  4037f4:	4608      	mov	r0, r1
  4037f6:	6023      	str	r3, [r4, #0]
  4037f8:	f7fd f962 	bl	400ac0 <_close>
  4037fc:	1c43      	adds	r3, r0, #1
  4037fe:	d000      	beq.n	403802 <_close_r+0x16>
  403800:	bd38      	pop	{r3, r4, r5, pc}
  403802:	6823      	ldr	r3, [r4, #0]
  403804:	2b00      	cmp	r3, #0
  403806:	d0fb      	beq.n	403800 <_close_r+0x14>
  403808:	602b      	str	r3, [r5, #0]
  40380a:	bd38      	pop	{r3, r4, r5, pc}
  40380c:	20000944 	.word	0x20000944

00403810 <_fclose_r>:
  403810:	2900      	cmp	r1, #0
  403812:	d03d      	beq.n	403890 <_fclose_r+0x80>
  403814:	b570      	push	{r4, r5, r6, lr}
  403816:	4605      	mov	r5, r0
  403818:	460c      	mov	r4, r1
  40381a:	b108      	cbz	r0, 403820 <_fclose_r+0x10>
  40381c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40381e:	b37b      	cbz	r3, 403880 <_fclose_r+0x70>
  403820:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403824:	b90b      	cbnz	r3, 40382a <_fclose_r+0x1a>
  403826:	2000      	movs	r0, #0
  403828:	bd70      	pop	{r4, r5, r6, pc}
  40382a:	4628      	mov	r0, r5
  40382c:	4621      	mov	r1, r4
  40382e:	f7fe fb9d 	bl	401f6c <__sflush_r>
  403832:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403834:	4606      	mov	r6, r0
  403836:	b133      	cbz	r3, 403846 <_fclose_r+0x36>
  403838:	4628      	mov	r0, r5
  40383a:	69e1      	ldr	r1, [r4, #28]
  40383c:	4798      	blx	r3
  40383e:	2800      	cmp	r0, #0
  403840:	bfb8      	it	lt
  403842:	f04f 36ff 	movlt.w	r6, #4294967295
  403846:	89a3      	ldrh	r3, [r4, #12]
  403848:	061b      	lsls	r3, r3, #24
  40384a:	d41c      	bmi.n	403886 <_fclose_r+0x76>
  40384c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40384e:	b141      	cbz	r1, 403862 <_fclose_r+0x52>
  403850:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403854:	4299      	cmp	r1, r3
  403856:	d002      	beq.n	40385e <_fclose_r+0x4e>
  403858:	4628      	mov	r0, r5
  40385a:	f7fe fd9d 	bl	402398 <_free_r>
  40385e:	2300      	movs	r3, #0
  403860:	6323      	str	r3, [r4, #48]	; 0x30
  403862:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403864:	b121      	cbz	r1, 403870 <_fclose_r+0x60>
  403866:	4628      	mov	r0, r5
  403868:	f7fe fd96 	bl	402398 <_free_r>
  40386c:	2300      	movs	r3, #0
  40386e:	6463      	str	r3, [r4, #68]	; 0x44
  403870:	f7fe fcc0 	bl	4021f4 <__sfp_lock_acquire>
  403874:	2300      	movs	r3, #0
  403876:	81a3      	strh	r3, [r4, #12]
  403878:	f7fe fcbe 	bl	4021f8 <__sfp_lock_release>
  40387c:	4630      	mov	r0, r6
  40387e:	bd70      	pop	{r4, r5, r6, pc}
  403880:	f7fe fcb2 	bl	4021e8 <__sinit>
  403884:	e7cc      	b.n	403820 <_fclose_r+0x10>
  403886:	4628      	mov	r0, r5
  403888:	6921      	ldr	r1, [r4, #16]
  40388a:	f7fe fd85 	bl	402398 <_free_r>
  40388e:	e7dd      	b.n	40384c <_fclose_r+0x3c>
  403890:	2000      	movs	r0, #0
  403892:	4770      	bx	lr

00403894 <_fstat_r>:
  403894:	b538      	push	{r3, r4, r5, lr}
  403896:	4c08      	ldr	r4, [pc, #32]	; (4038b8 <_fstat_r+0x24>)
  403898:	2300      	movs	r3, #0
  40389a:	4605      	mov	r5, r0
  40389c:	4608      	mov	r0, r1
  40389e:	4611      	mov	r1, r2
  4038a0:	6023      	str	r3, [r4, #0]
  4038a2:	f7fd f911 	bl	400ac8 <_fstat>
  4038a6:	1c43      	adds	r3, r0, #1
  4038a8:	d000      	beq.n	4038ac <_fstat_r+0x18>
  4038aa:	bd38      	pop	{r3, r4, r5, pc}
  4038ac:	6823      	ldr	r3, [r4, #0]
  4038ae:	2b00      	cmp	r3, #0
  4038b0:	d0fb      	beq.n	4038aa <_fstat_r+0x16>
  4038b2:	602b      	str	r3, [r5, #0]
  4038b4:	bd38      	pop	{r3, r4, r5, pc}
  4038b6:	bf00      	nop
  4038b8:	20000944 	.word	0x20000944

004038bc <_isatty_r>:
  4038bc:	b538      	push	{r3, r4, r5, lr}
  4038be:	4c07      	ldr	r4, [pc, #28]	; (4038dc <_isatty_r+0x20>)
  4038c0:	2300      	movs	r3, #0
  4038c2:	4605      	mov	r5, r0
  4038c4:	4608      	mov	r0, r1
  4038c6:	6023      	str	r3, [r4, #0]
  4038c8:	f7fd f904 	bl	400ad4 <_isatty>
  4038cc:	1c43      	adds	r3, r0, #1
  4038ce:	d000      	beq.n	4038d2 <_isatty_r+0x16>
  4038d0:	bd38      	pop	{r3, r4, r5, pc}
  4038d2:	6823      	ldr	r3, [r4, #0]
  4038d4:	2b00      	cmp	r3, #0
  4038d6:	d0fb      	beq.n	4038d0 <_isatty_r+0x14>
  4038d8:	602b      	str	r3, [r5, #0]
  4038da:	bd38      	pop	{r3, r4, r5, pc}
  4038dc:	20000944 	.word	0x20000944

004038e0 <_lseek_r>:
  4038e0:	b570      	push	{r4, r5, r6, lr}
  4038e2:	4c08      	ldr	r4, [pc, #32]	; (403904 <_lseek_r+0x24>)
  4038e4:	4606      	mov	r6, r0
  4038e6:	2500      	movs	r5, #0
  4038e8:	4608      	mov	r0, r1
  4038ea:	4611      	mov	r1, r2
  4038ec:	461a      	mov	r2, r3
  4038ee:	6025      	str	r5, [r4, #0]
  4038f0:	f7fd f8f2 	bl	400ad8 <_lseek>
  4038f4:	1c43      	adds	r3, r0, #1
  4038f6:	d000      	beq.n	4038fa <_lseek_r+0x1a>
  4038f8:	bd70      	pop	{r4, r5, r6, pc}
  4038fa:	6823      	ldr	r3, [r4, #0]
  4038fc:	2b00      	cmp	r3, #0
  4038fe:	d0fb      	beq.n	4038f8 <_lseek_r+0x18>
  403900:	6033      	str	r3, [r6, #0]
  403902:	bd70      	pop	{r4, r5, r6, pc}
  403904:	20000944 	.word	0x20000944

00403908 <_read_r>:
  403908:	b570      	push	{r4, r5, r6, lr}
  40390a:	4c08      	ldr	r4, [pc, #32]	; (40392c <_read_r+0x24>)
  40390c:	4606      	mov	r6, r0
  40390e:	2500      	movs	r5, #0
  403910:	4608      	mov	r0, r1
  403912:	4611      	mov	r1, r2
  403914:	461a      	mov	r2, r3
  403916:	6025      	str	r5, [r4, #0]
  403918:	f7fc fc38 	bl	40018c <_read>
  40391c:	1c43      	adds	r3, r0, #1
  40391e:	d000      	beq.n	403922 <_read_r+0x1a>
  403920:	bd70      	pop	{r4, r5, r6, pc}
  403922:	6823      	ldr	r3, [r4, #0]
  403924:	2b00      	cmp	r3, #0
  403926:	d0fb      	beq.n	403920 <_read_r+0x18>
  403928:	6033      	str	r3, [r6, #0]
  40392a:	bd70      	pop	{r4, r5, r6, pc}
  40392c:	20000944 	.word	0x20000944

00403930 <__aeabi_uldivmod>:
  403930:	b953      	cbnz	r3, 403948 <__aeabi_uldivmod+0x18>
  403932:	b94a      	cbnz	r2, 403948 <__aeabi_uldivmod+0x18>
  403934:	2900      	cmp	r1, #0
  403936:	bf08      	it	eq
  403938:	2800      	cmpeq	r0, #0
  40393a:	bf1c      	itt	ne
  40393c:	f04f 31ff 	movne.w	r1, #4294967295
  403940:	f04f 30ff 	movne.w	r0, #4294967295
  403944:	f000 b83c 	b.w	4039c0 <__aeabi_idiv0>
  403948:	b082      	sub	sp, #8
  40394a:	46ec      	mov	ip, sp
  40394c:	e92d 5000 	stmdb	sp!, {ip, lr}
  403950:	f000 f81e 	bl	403990 <__gnu_uldivmod_helper>
  403954:	f8dd e004 	ldr.w	lr, [sp, #4]
  403958:	b002      	add	sp, #8
  40395a:	bc0c      	pop	{r2, r3}
  40395c:	4770      	bx	lr
  40395e:	bf00      	nop

00403960 <__gnu_ldivmod_helper>:
  403960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403964:	9c06      	ldr	r4, [sp, #24]
  403966:	4615      	mov	r5, r2
  403968:	4606      	mov	r6, r0
  40396a:	460f      	mov	r7, r1
  40396c:	4698      	mov	r8, r3
  40396e:	f000 f829 	bl	4039c4 <__divdi3>
  403972:	fb05 f301 	mul.w	r3, r5, r1
  403976:	fb00 3808 	mla	r8, r0, r8, r3
  40397a:	fba5 2300 	umull	r2, r3, r5, r0
  40397e:	1ab2      	subs	r2, r6, r2
  403980:	4443      	add	r3, r8
  403982:	eb67 0303 	sbc.w	r3, r7, r3
  403986:	e9c4 2300 	strd	r2, r3, [r4]
  40398a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40398e:	bf00      	nop

00403990 <__gnu_uldivmod_helper>:
  403990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403994:	9c06      	ldr	r4, [sp, #24]
  403996:	4690      	mov	r8, r2
  403998:	4606      	mov	r6, r0
  40399a:	460f      	mov	r7, r1
  40399c:	461d      	mov	r5, r3
  40399e:	f000 f95f 	bl	403c60 <__udivdi3>
  4039a2:	fb00 f505 	mul.w	r5, r0, r5
  4039a6:	fba0 2308 	umull	r2, r3, r0, r8
  4039aa:	fb08 5501 	mla	r5, r8, r1, r5
  4039ae:	1ab2      	subs	r2, r6, r2
  4039b0:	442b      	add	r3, r5
  4039b2:	eb67 0303 	sbc.w	r3, r7, r3
  4039b6:	e9c4 2300 	strd	r2, r3, [r4]
  4039ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4039be:	bf00      	nop

004039c0 <__aeabi_idiv0>:
  4039c0:	4770      	bx	lr
  4039c2:	bf00      	nop

004039c4 <__divdi3>:
  4039c4:	2900      	cmp	r1, #0
  4039c6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4039ca:	f2c0 80a6 	blt.w	403b1a <__divdi3+0x156>
  4039ce:	2600      	movs	r6, #0
  4039d0:	2b00      	cmp	r3, #0
  4039d2:	f2c0 809c 	blt.w	403b0e <__divdi3+0x14a>
  4039d6:	4688      	mov	r8, r1
  4039d8:	4694      	mov	ip, r2
  4039da:	469e      	mov	lr, r3
  4039dc:	4615      	mov	r5, r2
  4039de:	4604      	mov	r4, r0
  4039e0:	460f      	mov	r7, r1
  4039e2:	2b00      	cmp	r3, #0
  4039e4:	d13d      	bne.n	403a62 <__divdi3+0x9e>
  4039e6:	428a      	cmp	r2, r1
  4039e8:	d959      	bls.n	403a9e <__divdi3+0xda>
  4039ea:	fab2 f382 	clz	r3, r2
  4039ee:	b13b      	cbz	r3, 403a00 <__divdi3+0x3c>
  4039f0:	f1c3 0220 	rsb	r2, r3, #32
  4039f4:	409f      	lsls	r7, r3
  4039f6:	fa20 f202 	lsr.w	r2, r0, r2
  4039fa:	409d      	lsls	r5, r3
  4039fc:	4317      	orrs	r7, r2
  4039fe:	409c      	lsls	r4, r3
  403a00:	0c29      	lsrs	r1, r5, #16
  403a02:	0c22      	lsrs	r2, r4, #16
  403a04:	fbb7 fef1 	udiv	lr, r7, r1
  403a08:	b2a8      	uxth	r0, r5
  403a0a:	fb01 771e 	mls	r7, r1, lr, r7
  403a0e:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  403a12:	fb00 f30e 	mul.w	r3, r0, lr
  403a16:	42bb      	cmp	r3, r7
  403a18:	d90a      	bls.n	403a30 <__divdi3+0x6c>
  403a1a:	197f      	adds	r7, r7, r5
  403a1c:	f10e 32ff 	add.w	r2, lr, #4294967295
  403a20:	f080 8105 	bcs.w	403c2e <__divdi3+0x26a>
  403a24:	42bb      	cmp	r3, r7
  403a26:	f240 8102 	bls.w	403c2e <__divdi3+0x26a>
  403a2a:	f1ae 0e02 	sub.w	lr, lr, #2
  403a2e:	442f      	add	r7, r5
  403a30:	1aff      	subs	r7, r7, r3
  403a32:	b2a4      	uxth	r4, r4
  403a34:	fbb7 f3f1 	udiv	r3, r7, r1
  403a38:	fb01 7713 	mls	r7, r1, r3, r7
  403a3c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  403a40:	fb00 f003 	mul.w	r0, r0, r3
  403a44:	42b8      	cmp	r0, r7
  403a46:	d908      	bls.n	403a5a <__divdi3+0x96>
  403a48:	197f      	adds	r7, r7, r5
  403a4a:	f103 32ff 	add.w	r2, r3, #4294967295
  403a4e:	f080 80f0 	bcs.w	403c32 <__divdi3+0x26e>
  403a52:	42b8      	cmp	r0, r7
  403a54:	f240 80ed 	bls.w	403c32 <__divdi3+0x26e>
  403a58:	3b02      	subs	r3, #2
  403a5a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  403a5e:	2200      	movs	r2, #0
  403a60:	e003      	b.n	403a6a <__divdi3+0xa6>
  403a62:	428b      	cmp	r3, r1
  403a64:	d90f      	bls.n	403a86 <__divdi3+0xc2>
  403a66:	2200      	movs	r2, #0
  403a68:	4613      	mov	r3, r2
  403a6a:	1c34      	adds	r4, r6, #0
  403a6c:	bf18      	it	ne
  403a6e:	2401      	movne	r4, #1
  403a70:	4260      	negs	r0, r4
  403a72:	f04f 0500 	mov.w	r5, #0
  403a76:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  403a7a:	4058      	eors	r0, r3
  403a7c:	4051      	eors	r1, r2
  403a7e:	1900      	adds	r0, r0, r4
  403a80:	4169      	adcs	r1, r5
  403a82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403a86:	fab3 f283 	clz	r2, r3
  403a8a:	2a00      	cmp	r2, #0
  403a8c:	f040 8086 	bne.w	403b9c <__divdi3+0x1d8>
  403a90:	428b      	cmp	r3, r1
  403a92:	d302      	bcc.n	403a9a <__divdi3+0xd6>
  403a94:	4584      	cmp	ip, r0
  403a96:	f200 80db 	bhi.w	403c50 <__divdi3+0x28c>
  403a9a:	2301      	movs	r3, #1
  403a9c:	e7e5      	b.n	403a6a <__divdi3+0xa6>
  403a9e:	b912      	cbnz	r2, 403aa6 <__divdi3+0xe2>
  403aa0:	2301      	movs	r3, #1
  403aa2:	fbb3 f5f2 	udiv	r5, r3, r2
  403aa6:	fab5 f085 	clz	r0, r5
  403aaa:	2800      	cmp	r0, #0
  403aac:	d13b      	bne.n	403b26 <__divdi3+0x162>
  403aae:	1b78      	subs	r0, r7, r5
  403ab0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403ab4:	fa1f fc85 	uxth.w	ip, r5
  403ab8:	2201      	movs	r2, #1
  403aba:	fbb0 f8fe 	udiv	r8, r0, lr
  403abe:	0c21      	lsrs	r1, r4, #16
  403ac0:	fb0e 0718 	mls	r7, lr, r8, r0
  403ac4:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  403ac8:	fb0c f308 	mul.w	r3, ip, r8
  403acc:	42bb      	cmp	r3, r7
  403ace:	d907      	bls.n	403ae0 <__divdi3+0x11c>
  403ad0:	197f      	adds	r7, r7, r5
  403ad2:	f108 31ff 	add.w	r1, r8, #4294967295
  403ad6:	d202      	bcs.n	403ade <__divdi3+0x11a>
  403ad8:	42bb      	cmp	r3, r7
  403ada:	f200 80bd 	bhi.w	403c58 <__divdi3+0x294>
  403ade:	4688      	mov	r8, r1
  403ae0:	1aff      	subs	r7, r7, r3
  403ae2:	b2a4      	uxth	r4, r4
  403ae4:	fbb7 f3fe 	udiv	r3, r7, lr
  403ae8:	fb0e 7713 	mls	r7, lr, r3, r7
  403aec:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  403af0:	fb0c fc03 	mul.w	ip, ip, r3
  403af4:	45bc      	cmp	ip, r7
  403af6:	d907      	bls.n	403b08 <__divdi3+0x144>
  403af8:	197f      	adds	r7, r7, r5
  403afa:	f103 31ff 	add.w	r1, r3, #4294967295
  403afe:	d202      	bcs.n	403b06 <__divdi3+0x142>
  403b00:	45bc      	cmp	ip, r7
  403b02:	f200 80a7 	bhi.w	403c54 <__divdi3+0x290>
  403b06:	460b      	mov	r3, r1
  403b08:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  403b0c:	e7ad      	b.n	403a6a <__divdi3+0xa6>
  403b0e:	4252      	negs	r2, r2
  403b10:	ea6f 0606 	mvn.w	r6, r6
  403b14:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403b18:	e75d      	b.n	4039d6 <__divdi3+0x12>
  403b1a:	4240      	negs	r0, r0
  403b1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403b20:	f04f 36ff 	mov.w	r6, #4294967295
  403b24:	e754      	b.n	4039d0 <__divdi3+0xc>
  403b26:	f1c0 0220 	rsb	r2, r0, #32
  403b2a:	fa24 f102 	lsr.w	r1, r4, r2
  403b2e:	fa07 f300 	lsl.w	r3, r7, r0
  403b32:	4085      	lsls	r5, r0
  403b34:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403b38:	40d7      	lsrs	r7, r2
  403b3a:	4319      	orrs	r1, r3
  403b3c:	fbb7 f2fe 	udiv	r2, r7, lr
  403b40:	0c0b      	lsrs	r3, r1, #16
  403b42:	fb0e 7712 	mls	r7, lr, r2, r7
  403b46:	fa1f fc85 	uxth.w	ip, r5
  403b4a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  403b4e:	fb0c f702 	mul.w	r7, ip, r2
  403b52:	429f      	cmp	r7, r3
  403b54:	fa04 f400 	lsl.w	r4, r4, r0
  403b58:	d907      	bls.n	403b6a <__divdi3+0x1a6>
  403b5a:	195b      	adds	r3, r3, r5
  403b5c:	f102 30ff 	add.w	r0, r2, #4294967295
  403b60:	d274      	bcs.n	403c4c <__divdi3+0x288>
  403b62:	429f      	cmp	r7, r3
  403b64:	d972      	bls.n	403c4c <__divdi3+0x288>
  403b66:	3a02      	subs	r2, #2
  403b68:	442b      	add	r3, r5
  403b6a:	1bdf      	subs	r7, r3, r7
  403b6c:	b289      	uxth	r1, r1
  403b6e:	fbb7 f8fe 	udiv	r8, r7, lr
  403b72:	fb0e 7318 	mls	r3, lr, r8, r7
  403b76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  403b7a:	fb0c f708 	mul.w	r7, ip, r8
  403b7e:	429f      	cmp	r7, r3
  403b80:	d908      	bls.n	403b94 <__divdi3+0x1d0>
  403b82:	195b      	adds	r3, r3, r5
  403b84:	f108 31ff 	add.w	r1, r8, #4294967295
  403b88:	d25c      	bcs.n	403c44 <__divdi3+0x280>
  403b8a:	429f      	cmp	r7, r3
  403b8c:	d95a      	bls.n	403c44 <__divdi3+0x280>
  403b8e:	f1a8 0802 	sub.w	r8, r8, #2
  403b92:	442b      	add	r3, r5
  403b94:	1bd8      	subs	r0, r3, r7
  403b96:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  403b9a:	e78e      	b.n	403aba <__divdi3+0xf6>
  403b9c:	f1c2 0320 	rsb	r3, r2, #32
  403ba0:	fa2c f103 	lsr.w	r1, ip, r3
  403ba4:	fa0e fe02 	lsl.w	lr, lr, r2
  403ba8:	fa20 f703 	lsr.w	r7, r0, r3
  403bac:	ea41 0e0e 	orr.w	lr, r1, lr
  403bb0:	fa08 f002 	lsl.w	r0, r8, r2
  403bb4:	fa28 f103 	lsr.w	r1, r8, r3
  403bb8:	ea4f 451e 	mov.w	r5, lr, lsr #16
  403bbc:	4338      	orrs	r0, r7
  403bbe:	fbb1 f8f5 	udiv	r8, r1, r5
  403bc2:	0c03      	lsrs	r3, r0, #16
  403bc4:	fb05 1118 	mls	r1, r5, r8, r1
  403bc8:	fa1f f78e 	uxth.w	r7, lr
  403bcc:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  403bd0:	fb07 f308 	mul.w	r3, r7, r8
  403bd4:	428b      	cmp	r3, r1
  403bd6:	fa0c fc02 	lsl.w	ip, ip, r2
  403bda:	d909      	bls.n	403bf0 <__divdi3+0x22c>
  403bdc:	eb11 010e 	adds.w	r1, r1, lr
  403be0:	f108 39ff 	add.w	r9, r8, #4294967295
  403be4:	d230      	bcs.n	403c48 <__divdi3+0x284>
  403be6:	428b      	cmp	r3, r1
  403be8:	d92e      	bls.n	403c48 <__divdi3+0x284>
  403bea:	f1a8 0802 	sub.w	r8, r8, #2
  403bee:	4471      	add	r1, lr
  403bf0:	1ac9      	subs	r1, r1, r3
  403bf2:	b280      	uxth	r0, r0
  403bf4:	fbb1 f3f5 	udiv	r3, r1, r5
  403bf8:	fb05 1113 	mls	r1, r5, r3, r1
  403bfc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403c00:	fb07 f703 	mul.w	r7, r7, r3
  403c04:	428f      	cmp	r7, r1
  403c06:	d908      	bls.n	403c1a <__divdi3+0x256>
  403c08:	eb11 010e 	adds.w	r1, r1, lr
  403c0c:	f103 30ff 	add.w	r0, r3, #4294967295
  403c10:	d216      	bcs.n	403c40 <__divdi3+0x27c>
  403c12:	428f      	cmp	r7, r1
  403c14:	d914      	bls.n	403c40 <__divdi3+0x27c>
  403c16:	3b02      	subs	r3, #2
  403c18:	4471      	add	r1, lr
  403c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  403c1e:	1bc9      	subs	r1, r1, r7
  403c20:	fba3 890c 	umull	r8, r9, r3, ip
  403c24:	4549      	cmp	r1, r9
  403c26:	d309      	bcc.n	403c3c <__divdi3+0x278>
  403c28:	d005      	beq.n	403c36 <__divdi3+0x272>
  403c2a:	2200      	movs	r2, #0
  403c2c:	e71d      	b.n	403a6a <__divdi3+0xa6>
  403c2e:	4696      	mov	lr, r2
  403c30:	e6fe      	b.n	403a30 <__divdi3+0x6c>
  403c32:	4613      	mov	r3, r2
  403c34:	e711      	b.n	403a5a <__divdi3+0x96>
  403c36:	4094      	lsls	r4, r2
  403c38:	4544      	cmp	r4, r8
  403c3a:	d2f6      	bcs.n	403c2a <__divdi3+0x266>
  403c3c:	3b01      	subs	r3, #1
  403c3e:	e7f4      	b.n	403c2a <__divdi3+0x266>
  403c40:	4603      	mov	r3, r0
  403c42:	e7ea      	b.n	403c1a <__divdi3+0x256>
  403c44:	4688      	mov	r8, r1
  403c46:	e7a5      	b.n	403b94 <__divdi3+0x1d0>
  403c48:	46c8      	mov	r8, r9
  403c4a:	e7d1      	b.n	403bf0 <__divdi3+0x22c>
  403c4c:	4602      	mov	r2, r0
  403c4e:	e78c      	b.n	403b6a <__divdi3+0x1a6>
  403c50:	4613      	mov	r3, r2
  403c52:	e70a      	b.n	403a6a <__divdi3+0xa6>
  403c54:	3b02      	subs	r3, #2
  403c56:	e757      	b.n	403b08 <__divdi3+0x144>
  403c58:	f1a8 0802 	sub.w	r8, r8, #2
  403c5c:	442f      	add	r7, r5
  403c5e:	e73f      	b.n	403ae0 <__divdi3+0x11c>

00403c60 <__udivdi3>:
  403c60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403c64:	2b00      	cmp	r3, #0
  403c66:	d144      	bne.n	403cf2 <__udivdi3+0x92>
  403c68:	428a      	cmp	r2, r1
  403c6a:	4615      	mov	r5, r2
  403c6c:	4604      	mov	r4, r0
  403c6e:	d94f      	bls.n	403d10 <__udivdi3+0xb0>
  403c70:	fab2 f782 	clz	r7, r2
  403c74:	460e      	mov	r6, r1
  403c76:	b14f      	cbz	r7, 403c8c <__udivdi3+0x2c>
  403c78:	f1c7 0320 	rsb	r3, r7, #32
  403c7c:	40b9      	lsls	r1, r7
  403c7e:	fa20 f603 	lsr.w	r6, r0, r3
  403c82:	fa02 f507 	lsl.w	r5, r2, r7
  403c86:	430e      	orrs	r6, r1
  403c88:	fa00 f407 	lsl.w	r4, r0, r7
  403c8c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403c90:	0c23      	lsrs	r3, r4, #16
  403c92:	fbb6 f0fe 	udiv	r0, r6, lr
  403c96:	b2af      	uxth	r7, r5
  403c98:	fb0e 6110 	mls	r1, lr, r0, r6
  403c9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  403ca0:	fb07 f100 	mul.w	r1, r7, r0
  403ca4:	4299      	cmp	r1, r3
  403ca6:	d909      	bls.n	403cbc <__udivdi3+0x5c>
  403ca8:	195b      	adds	r3, r3, r5
  403caa:	f100 32ff 	add.w	r2, r0, #4294967295
  403cae:	f080 80ec 	bcs.w	403e8a <__udivdi3+0x22a>
  403cb2:	4299      	cmp	r1, r3
  403cb4:	f240 80e9 	bls.w	403e8a <__udivdi3+0x22a>
  403cb8:	3802      	subs	r0, #2
  403cba:	442b      	add	r3, r5
  403cbc:	1a5a      	subs	r2, r3, r1
  403cbe:	b2a4      	uxth	r4, r4
  403cc0:	fbb2 f3fe 	udiv	r3, r2, lr
  403cc4:	fb0e 2213 	mls	r2, lr, r3, r2
  403cc8:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  403ccc:	fb07 f703 	mul.w	r7, r7, r3
  403cd0:	4297      	cmp	r7, r2
  403cd2:	d908      	bls.n	403ce6 <__udivdi3+0x86>
  403cd4:	1952      	adds	r2, r2, r5
  403cd6:	f103 31ff 	add.w	r1, r3, #4294967295
  403cda:	f080 80d8 	bcs.w	403e8e <__udivdi3+0x22e>
  403cde:	4297      	cmp	r7, r2
  403ce0:	f240 80d5 	bls.w	403e8e <__udivdi3+0x22e>
  403ce4:	3b02      	subs	r3, #2
  403ce6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  403cea:	2600      	movs	r6, #0
  403cec:	4631      	mov	r1, r6
  403cee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403cf2:	428b      	cmp	r3, r1
  403cf4:	d847      	bhi.n	403d86 <__udivdi3+0x126>
  403cf6:	fab3 f683 	clz	r6, r3
  403cfa:	2e00      	cmp	r6, #0
  403cfc:	d148      	bne.n	403d90 <__udivdi3+0x130>
  403cfe:	428b      	cmp	r3, r1
  403d00:	d302      	bcc.n	403d08 <__udivdi3+0xa8>
  403d02:	4282      	cmp	r2, r0
  403d04:	f200 80cd 	bhi.w	403ea2 <__udivdi3+0x242>
  403d08:	2001      	movs	r0, #1
  403d0a:	4631      	mov	r1, r6
  403d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403d10:	b912      	cbnz	r2, 403d18 <__udivdi3+0xb8>
  403d12:	2501      	movs	r5, #1
  403d14:	fbb5 f5f2 	udiv	r5, r5, r2
  403d18:	fab5 f885 	clz	r8, r5
  403d1c:	f1b8 0f00 	cmp.w	r8, #0
  403d20:	d177      	bne.n	403e12 <__udivdi3+0x1b2>
  403d22:	1b4a      	subs	r2, r1, r5
  403d24:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403d28:	b2af      	uxth	r7, r5
  403d2a:	2601      	movs	r6, #1
  403d2c:	fbb2 f0fe 	udiv	r0, r2, lr
  403d30:	0c23      	lsrs	r3, r4, #16
  403d32:	fb0e 2110 	mls	r1, lr, r0, r2
  403d36:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  403d3a:	fb07 f300 	mul.w	r3, r7, r0
  403d3e:	428b      	cmp	r3, r1
  403d40:	d907      	bls.n	403d52 <__udivdi3+0xf2>
  403d42:	1949      	adds	r1, r1, r5
  403d44:	f100 32ff 	add.w	r2, r0, #4294967295
  403d48:	d202      	bcs.n	403d50 <__udivdi3+0xf0>
  403d4a:	428b      	cmp	r3, r1
  403d4c:	f200 80ba 	bhi.w	403ec4 <__udivdi3+0x264>
  403d50:	4610      	mov	r0, r2
  403d52:	1ac9      	subs	r1, r1, r3
  403d54:	b2a4      	uxth	r4, r4
  403d56:	fbb1 f3fe 	udiv	r3, r1, lr
  403d5a:	fb0e 1113 	mls	r1, lr, r3, r1
  403d5e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  403d62:	fb07 f703 	mul.w	r7, r7, r3
  403d66:	42a7      	cmp	r7, r4
  403d68:	d908      	bls.n	403d7c <__udivdi3+0x11c>
  403d6a:	1964      	adds	r4, r4, r5
  403d6c:	f103 32ff 	add.w	r2, r3, #4294967295
  403d70:	f080 808f 	bcs.w	403e92 <__udivdi3+0x232>
  403d74:	42a7      	cmp	r7, r4
  403d76:	f240 808c 	bls.w	403e92 <__udivdi3+0x232>
  403d7a:	3b02      	subs	r3, #2
  403d7c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  403d80:	4631      	mov	r1, r6
  403d82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403d86:	2600      	movs	r6, #0
  403d88:	4630      	mov	r0, r6
  403d8a:	4631      	mov	r1, r6
  403d8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403d90:	f1c6 0420 	rsb	r4, r6, #32
  403d94:	fa22 f504 	lsr.w	r5, r2, r4
  403d98:	40b3      	lsls	r3, r6
  403d9a:	432b      	orrs	r3, r5
  403d9c:	fa20 fc04 	lsr.w	ip, r0, r4
  403da0:	fa01 f706 	lsl.w	r7, r1, r6
  403da4:	fa21 f504 	lsr.w	r5, r1, r4
  403da8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  403dac:	ea4c 0707 	orr.w	r7, ip, r7
  403db0:	fbb5 f8fe 	udiv	r8, r5, lr
  403db4:	0c39      	lsrs	r1, r7, #16
  403db6:	fb0e 5518 	mls	r5, lr, r8, r5
  403dba:	fa1f fc83 	uxth.w	ip, r3
  403dbe:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  403dc2:	fb0c f108 	mul.w	r1, ip, r8
  403dc6:	42a9      	cmp	r1, r5
  403dc8:	fa02 f206 	lsl.w	r2, r2, r6
  403dcc:	d904      	bls.n	403dd8 <__udivdi3+0x178>
  403dce:	18ed      	adds	r5, r5, r3
  403dd0:	f108 34ff 	add.w	r4, r8, #4294967295
  403dd4:	d367      	bcc.n	403ea6 <__udivdi3+0x246>
  403dd6:	46a0      	mov	r8, r4
  403dd8:	1a6d      	subs	r5, r5, r1
  403dda:	b2bf      	uxth	r7, r7
  403ddc:	fbb5 f4fe 	udiv	r4, r5, lr
  403de0:	fb0e 5514 	mls	r5, lr, r4, r5
  403de4:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  403de8:	fb0c fc04 	mul.w	ip, ip, r4
  403dec:	458c      	cmp	ip, r1
  403dee:	d904      	bls.n	403dfa <__udivdi3+0x19a>
  403df0:	18c9      	adds	r1, r1, r3
  403df2:	f104 35ff 	add.w	r5, r4, #4294967295
  403df6:	d35c      	bcc.n	403eb2 <__udivdi3+0x252>
  403df8:	462c      	mov	r4, r5
  403dfa:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  403dfe:	ebcc 0101 	rsb	r1, ip, r1
  403e02:	fba4 2302 	umull	r2, r3, r4, r2
  403e06:	4299      	cmp	r1, r3
  403e08:	d348      	bcc.n	403e9c <__udivdi3+0x23c>
  403e0a:	d044      	beq.n	403e96 <__udivdi3+0x236>
  403e0c:	4620      	mov	r0, r4
  403e0e:	2600      	movs	r6, #0
  403e10:	e76c      	b.n	403cec <__udivdi3+0x8c>
  403e12:	f1c8 0420 	rsb	r4, r8, #32
  403e16:	fa01 f308 	lsl.w	r3, r1, r8
  403e1a:	fa05 f508 	lsl.w	r5, r5, r8
  403e1e:	fa20 f704 	lsr.w	r7, r0, r4
  403e22:	40e1      	lsrs	r1, r4
  403e24:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403e28:	431f      	orrs	r7, r3
  403e2a:	fbb1 f6fe 	udiv	r6, r1, lr
  403e2e:	0c3a      	lsrs	r2, r7, #16
  403e30:	fb0e 1116 	mls	r1, lr, r6, r1
  403e34:	fa1f fc85 	uxth.w	ip, r5
  403e38:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  403e3c:	fb0c f206 	mul.w	r2, ip, r6
  403e40:	429a      	cmp	r2, r3
  403e42:	fa00 f408 	lsl.w	r4, r0, r8
  403e46:	d907      	bls.n	403e58 <__udivdi3+0x1f8>
  403e48:	195b      	adds	r3, r3, r5
  403e4a:	f106 31ff 	add.w	r1, r6, #4294967295
  403e4e:	d237      	bcs.n	403ec0 <__udivdi3+0x260>
  403e50:	429a      	cmp	r2, r3
  403e52:	d935      	bls.n	403ec0 <__udivdi3+0x260>
  403e54:	3e02      	subs	r6, #2
  403e56:	442b      	add	r3, r5
  403e58:	1a9b      	subs	r3, r3, r2
  403e5a:	b2bf      	uxth	r7, r7
  403e5c:	fbb3 f0fe 	udiv	r0, r3, lr
  403e60:	fb0e 3310 	mls	r3, lr, r0, r3
  403e64:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  403e68:	fb0c f100 	mul.w	r1, ip, r0
  403e6c:	4299      	cmp	r1, r3
  403e6e:	d907      	bls.n	403e80 <__udivdi3+0x220>
  403e70:	195b      	adds	r3, r3, r5
  403e72:	f100 32ff 	add.w	r2, r0, #4294967295
  403e76:	d221      	bcs.n	403ebc <__udivdi3+0x25c>
  403e78:	4299      	cmp	r1, r3
  403e7a:	d91f      	bls.n	403ebc <__udivdi3+0x25c>
  403e7c:	3802      	subs	r0, #2
  403e7e:	442b      	add	r3, r5
  403e80:	1a5a      	subs	r2, r3, r1
  403e82:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  403e86:	4667      	mov	r7, ip
  403e88:	e750      	b.n	403d2c <__udivdi3+0xcc>
  403e8a:	4610      	mov	r0, r2
  403e8c:	e716      	b.n	403cbc <__udivdi3+0x5c>
  403e8e:	460b      	mov	r3, r1
  403e90:	e729      	b.n	403ce6 <__udivdi3+0x86>
  403e92:	4613      	mov	r3, r2
  403e94:	e772      	b.n	403d7c <__udivdi3+0x11c>
  403e96:	40b0      	lsls	r0, r6
  403e98:	4290      	cmp	r0, r2
  403e9a:	d2b7      	bcs.n	403e0c <__udivdi3+0x1ac>
  403e9c:	1e60      	subs	r0, r4, #1
  403e9e:	2600      	movs	r6, #0
  403ea0:	e724      	b.n	403cec <__udivdi3+0x8c>
  403ea2:	4630      	mov	r0, r6
  403ea4:	e722      	b.n	403cec <__udivdi3+0x8c>
  403ea6:	42a9      	cmp	r1, r5
  403ea8:	d995      	bls.n	403dd6 <__udivdi3+0x176>
  403eaa:	f1a8 0802 	sub.w	r8, r8, #2
  403eae:	441d      	add	r5, r3
  403eb0:	e792      	b.n	403dd8 <__udivdi3+0x178>
  403eb2:	458c      	cmp	ip, r1
  403eb4:	d9a0      	bls.n	403df8 <__udivdi3+0x198>
  403eb6:	3c02      	subs	r4, #2
  403eb8:	4419      	add	r1, r3
  403eba:	e79e      	b.n	403dfa <__udivdi3+0x19a>
  403ebc:	4610      	mov	r0, r2
  403ebe:	e7df      	b.n	403e80 <__udivdi3+0x220>
  403ec0:	460e      	mov	r6, r1
  403ec2:	e7c9      	b.n	403e58 <__udivdi3+0x1f8>
  403ec4:	3802      	subs	r0, #2
  403ec6:	4429      	add	r1, r5
  403ec8:	e743      	b.n	403d52 <__udivdi3+0xf2>
  403eca:	bf00      	nop
  403ecc:	2d2d2d20 	.word	0x2d2d2d20
  403ed0:	2d2d2d2d 	.word	0x2d2d2d2d
  403ed4:	2d2d2d2d 	.word	0x2d2d2d2d
  403ed8:	2d2d2d2d 	.word	0x2d2d2d2d
  403edc:	2d2d2d2d 	.word	0x2d2d2d2d
  403ee0:	2d2d2d2d 	.word	0x2d2d2d2d
  403ee4:	2d2d2d2d 	.word	0x2d2d2d2d
  403ee8:	0d0a202d 	.word	0x0d0a202d
  403eec:	6d654220 	.word	0x6d654220
  403ef0:	6e697620 	.word	0x6e697620
  403ef4:	74206f64 	.word	0x74206f64
  403ef8:	61727265 	.word	0x61727265
  403efc:	6f697571 	.word	0x6f697571
  403f00:	09092120 	.word	0x09092120
  403f04:	2d200d0a 	.word	0x2d200d0a
  403f08:	2d2d2d2d 	.word	0x2d2d2d2d
  403f0c:	2d2d2d2d 	.word	0x2d2d2d2d
  403f10:	2d2d2d2d 	.word	0x2d2d2d2d
  403f14:	2d2d2d2d 	.word	0x2d2d2d2d
  403f18:	2d2d2d2d 	.word	0x2d2d2d2d
  403f1c:	2d2d2d2d 	.word	0x2d2d2d2d
  403f20:	202d2d2d 	.word	0x202d2d2d
  403f24:	00000d0a 	.word	0x00000d0a
  403f28:	3a203120 	.word	0x3a203120
  403f2c:	69786520 	.word	0x69786520
  403f30:	6e206562 	.word	0x6e206562
  403f34:	6d61766f 	.word	0x6d61766f
  403f38:	65746e65 	.word	0x65746e65
  403f3c:	73736520 	.word	0x73736520
  403f40:	656d2065 	.word	0x656d2065
  403f44:	0a20756e 	.word	0x0a20756e
  403f48:	2032200d 	.word	0x2032200d
  403f4c:	7441203a 	.word	0x7441203a
  403f50:	20617669 	.word	0x20617669
  403f54:	454c206f 	.word	0x454c206f
  403f58:	41202044 	.word	0x41202044
  403f5c:	204c555a 	.word	0x204c555a
  403f60:	33200d0a 	.word	0x33200d0a
  403f64:	44203a20 	.word	0x44203a20
  403f68:	696c7365 	.word	0x696c7365
  403f6c:	6f206167 	.word	0x6f206167
  403f70:	44454c20 	.word	0x44454c20
  403f74:	5a412020 	.word	0x5a412020
  403f78:	0a204c55 	.word	0x0a204c55
  403f7c:	3420200d 	.word	0x3420200d
  403f80:	41203a20 	.word	0x41203a20
  403f84:	61766974 	.word	0x61766974
  403f88:	4c206f20 	.word	0x4c206f20
  403f8c:	20204445 	.word	0x20204445
  403f90:	44524556 	.word	0x44524556
  403f94:	0d0a2045 	.word	0x0d0a2045
  403f98:	3a203520 	.word	0x3a203520
  403f9c:	73654420 	.word	0x73654420
  403fa0:	6167696c 	.word	0x6167696c
  403fa4:	4c206f20 	.word	0x4c206f20
  403fa8:	20204445 	.word	0x20204445
  403fac:	44524556 	.word	0x44524556
  403fb0:	0d0a2045 	.word	0x0d0a2045
  403fb4:	20362020 	.word	0x20362020
  403fb8:	7441203a 	.word	0x7441203a
  403fbc:	20617669 	.word	0x20617669
  403fc0:	454c206f 	.word	0x454c206f
  403fc4:	56202044 	.word	0x56202044
  403fc8:	454d5245 	.word	0x454d5245
  403fcc:	204f484c 	.word	0x204f484c
  403fd0:	37200d0a 	.word	0x37200d0a
  403fd4:	44203a20 	.word	0x44203a20
  403fd8:	696c7365 	.word	0x696c7365
  403fdc:	6f206167 	.word	0x6f206167
  403fe0:	44454c20 	.word	0x44454c20
  403fe4:	45562020 	.word	0x45562020
  403fe8:	4c454d52 	.word	0x4c454d52
  403fec:	0a204f48 	.word	0x0a204f48
  403ff0:	0000200d 	.word	0x0000200d
  403ff4:	2064654c 	.word	0x2064654c
  403ff8:	0a204e4f 	.word	0x0a204e4f
  403ffc:	0000000d 	.word	0x0000000d
  404000:	2064654c 	.word	0x2064654c
  404004:	2046464f 	.word	0x2046464f
  404008:	00000d0a 	.word	0x00000d0a
  40400c:	6163704f 	.word	0x6163704f
  404010:	616e206f 	.word	0x616e206f
  404014:	6564206f 	.word	0x6564206f
  404018:	696e6966 	.word	0x696e6966
  40401c:	203a6164 	.word	0x203a6164
  404020:	0a206425 	.word	0x0a206425
  404024:	0000000d 	.word	0x0000000d
  404028:	00000043 	.word	0x00000043

0040402c <_global_impure_ptr>:
  40402c:	20000008 0000000a                       ... ....

00404034 <zeroes.6869>:
  404034:	30303030 30303030 30303030 30303030     0000000000000000
  404044:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  404054:	00000000 33323130 37363534 62613938     ....0123456789ab
  404064:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00404074 <blanks.6868>:
  404074:	20202020 20202020 20202020 20202020                     

00404084 <_init>:
  404084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404086:	bf00      	nop
  404088:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40408a:	bc08      	pop	{r3}
  40408c:	469e      	mov	lr, r3
  40408e:	4770      	bx	lr

00404090 <__init_array_start>:
  404090:	00401f4d 	.word	0x00401f4d

00404094 <__frame_dummy_init_array_entry>:
  404094:	004000f1                                ..@.

00404098 <_fini>:
  404098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40409a:	bf00      	nop
  40409c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40409e:	bc08      	pop	{r3}
  4040a0:	469e      	mov	lr, r3
  4040a2:	4770      	bx	lr

004040a4 <__fini_array_start>:
  4040a4:	004000cd 	.word	0x004000cd
