  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1 
INFO: [HLS 200-1611] Setting target device to 'xczu48dr-ffvg1517-2-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir.h' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir_test.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=fir' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xczu48dr-ffvg1517-2-e' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=5' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/hls_config.cfg(5)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/apps/xilinx24/Vitis/2024.2/vcxx/libexec/clang++"
   Compiling apatb_fir.cpp
   Compiling fir.cpp_pre.cpp.tb.cpp
   Compiling fir_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_fir_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Test 0 checked!
Test 1 checked!
Test 2 checked!
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /apps/xilinx24/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fir_top glbl -Oenable_linking_all_libraries -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s fir 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/AESL_axi_s_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/fir_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/AESL_axi_s_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/fir_fir_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_fir_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/fir_fir_Pipeline_read_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_fir_Pipeline_read_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/AESL_axi_s_in_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/fir_fir_Pipeline_sample_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_fir_Pipeline_sample_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/AESL_deadlock_idx2_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx2_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/fir_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/fir_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/fir_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fir_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.fir_fir_Pipeline_1
Compiling module xil_defaultlib.fir_fir_Pipeline_read_a
Compiling module xil_defaultlib.fir_mul_32s_32s_32_1_1(NUM_STAGE...
Compiling module xil_defaultlib.fir_fir_Pipeline_sample_loop
Compiling module xil_defaultlib.fir_control_s_axi
Compiling module xil_defaultlib.fir_regslice_both(DataWidth=32)
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.fifo(DEPTH=100,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_in_r
Compiling module xil_defaultlib.AESL_axi_s_out_r
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_a
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_idx2_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fir_top
Compiling module work.glbl
Built simulation snapshot fir

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Feb  4 14:24:00 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Time resolution is 1 ps
source fir.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "128000"
// RTL Simulation : 1 / 3 [4.17%] @ "813000"
// RTL Simulation : 2 / 3 [4.17%] @ "1498000"
// RTL Simulation : 3 / 3 [100.00%] @ "2183000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2212500 ps : File "/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/sim/verilog/fir.autotb.v" Line 389
## quit
INFO: [Common 17-206] Exiting xsim at Tue Feb  4 14:24:04 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Test 0 checked!
Test 1 checked!
Test 2 checked!
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-112] Total CPU user time: 22.72 seconds. Total CPU system time: 3.55 seconds. Total elapsed time: 30.81 seconds; peak allocated memory: 832.359 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 35s
