module count (
    input sys_clk,
    input sys_rst_n,
    output wire count_down
);
    reg [31:0] cnt;
    reg [31:0] max_cnt;

    initial begin
        max_cnt <= 32'b1000000000; //! 200ms by 50MHz
        cnt <= 32'b1000000000;
        count_down <= 0;
    end

    //! count toggled each max_cnt
    always @(posedge sys_clk or negedge sys_rst_n) begin
        if (!sys_rst_n) cnt <= 0;
        else if (count_down) begin
            count_down <= 0;
            cnt <= max_cnt;
        end
        else if (cnt > 0) cnt <= cnt - 1;
        else if (cnt == 0) count_down <= 1;
        
    end


endmodule