Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (win64) Build 1056140 Thu Oct 30 17:03:40 MDT 2014
| Date         : Fri Sep 22 16:18:59 2017
| Host         : daq-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file kc705_control_sets_placed.rpt
| Design       : kc705
| Device       : xc7k325t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   343 |
| Minimum Number of register sites lost to control set restrictions |  1435 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             337 |          156 |
| No           | No                    | Yes                    |             340 |          103 |
| No           | Yes                   | No                     |            3245 |         1111 |
| Yes          | No                    | No                     |            2076 |          685 |
| Yes          | No                    | Yes                    |             225 |           59 |
| Yes          | Yes                   | No                     |            1174 |          399 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                               Clock Signal                                              |                                                                              Enable Signal                                                                             |                                                     Set/Reset Signal                                                     | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_DCLK_IN                                                        |                                                                                                                                                                        |                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_DCLK_IN                                                        |                                                                                                                                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/n_0_dclk_rst_reg1_i_1         |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1314_inv                                                                                                            |                                                                                                                          |                1 |              1 |
|  ADC_test_ins1/clk_2M                                                                                   |                                                                                                                                                                        | ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0577                                                                                                                      |                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0576                                                                                                                      |                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0575                                                                                                                      |                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tuser[21]_i_1                                               | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tuser[14]_i_1 |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tuser[21]_i_1                                               |                                                                                                                          |                1 |              1 |
|  ADC_test_ins1/clk_2M                                                                                   | ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                      | n_0_ADC_test_ins1_i_1                                                                                                    |                1 |              1 |
|  ADC_test_ins1/clk_2M                                                                                   | ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                      | n_0_ADC_test_ins1_i_1                                                                                                    |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                    | gen_user_clock_ins/RST_2M_OUT                                                                                            |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_slave_ins/endian_reg_strobe_endian_reg[31]                                                                                         | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0835_inv                                                                                                               | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0788_inv                                                                                                               | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0734_inv                                                                                                               | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n0990                                                                  |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/_n0189                                                 |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0684_inv                                                                                                               | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1573_inv                                                                                                            |                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1711_inv                                                                                                            | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_41_o_inv1_0                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0613_inv                                                                                                               | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0588                                                                        |                1 |              1 |
|  ADC_test_ins2/clk_2M                                                                                   |                                                                                                                                                                        | ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_21_o_AND_275_o                                        |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitr_2_ins/recvbuf_accepted_0                                                            |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/rcv_data_wren_cmpl                                                                                                    | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Reset_OR_DriverANDClockEnable                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_0                                                        |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tx_bridge/fetch_pre                                                                                                 | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tx_bridge/_n0059                                                      |                1 |              1 |
|  ADC_test_ins2/clk_2M                                                                                   | ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                      | n_0_ADC_test_ins1_i_1                                                                                                    |                1 |              1 |
|  ADC_test_ins2/clk_2M                                                                                   | ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                      | n_0_ADC_test_ins1_i_1                                                                                                    |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_0                                                       |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tx_bridge/fetch_pre                                                                                                 | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_0                                                         |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0333                                                                        |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n03581                                                                       |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_1_ins/quiesce_unitw_1_eof_ack_OR_291_o                                              |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tx_bridge/_n0073_inv                                                                                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tx_bridge/Reset_OR_DriverANDClockEnable                               |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_rden_inv                                                              |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0333                                                                        |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n03581                                                                       |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_24_o_AND_383_o                                                                                      |                                                                                                                          |                1 |              1 |
|  gen_user_clock_ins/CLK_OUT                                                                             | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                    | gen_user_clock_ins/RST_2M_OUT                                                                                            |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_3_ins/quiesce_unitw_3_eof_ack_OR_313_o                                              |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_dissect/_n0333_inv                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_rden_inv                                                              |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0304                                                                        |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n03112                                                                       |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_compose/_n0413_inv                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_10_o                                              |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pipe_clock/pipe_clock/n_0_pclk_sel_i_1                                                                                                                    |                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_compose/_n0361_inv                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1726_inv                                                                                                            | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_compose/_n0341_inv                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/misc_ins/n0021                                                                            |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/misc_ins/n0023                                                                            |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/misc_ins/n0025                                                                            |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_compose/_n0284                                                    |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/GND_16_o_rd_avail_header_credits[7]_0                                   |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/rd_valid_0                                                              |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/GND_13_o_wr_DWs_sent_to_fifo[15]_0                                      |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_5_ins/quiesce_unitw_5_eof_ack_OR_333_o                                              |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/rx_bridge/trn32_rsrc_rdy_n_trn32_rdst_rdy_n_AND_24_o                                                                | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/rx_bridge/Reset_OR_DriverANDClockEnable2                              |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_rden_inv                                                              |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0303_inv_0                                                               |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/bus_rst_n                                                                                                           | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_dissect/_n0267                                                    |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/mux1011202                                                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0574                                                                                                                      |                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_accepted_mmx_out                                                                                                 | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/misc_ins/GND_7_o_GND_7_o_equal_9_o                                                                                                      |                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/messages_ins/_n0666_inv                                                                                                                 | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/messages_ins/_n0641_inv                                                                                                                 | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0378_inv                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                               |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0369_inv                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_5_ins/Reset_OR_DriverANDClockEnable                                                 |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_22_o_AND_318_o                                                                                      |                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0422_inv                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                               |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0408_inv                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                               |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0399_inv                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_3_ins/Reset_OR_DriverANDClockEnable                                                 |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1102_inv                                                                                                            |                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_20_o_AND_227_o                                                                                      |                                                                                                                          |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0422_inv                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                               |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0408_inv                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                               |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0399_inv                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_1_ins/Reset_OR_DriverANDClockEnable                                                 |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0669_inv                                                                                                                  | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              1 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1278_inv                                                                                                            |                                                                                                                          |                1 |              1 |
|  gen_user_clock_ins/CLK_OUT                                                                             |                                                                                                                                                                        | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                               |                1 |              2 |
|  ADC_test_ins1/clk_2M                                                                                   |                                                                                                                                                                        | ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1           |                1 |              2 |
|  ADC_test_ins1/clk_2M                                                                                   |                                                                                                                                                                        | ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                 |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/messages_ins/quiesce                                                                      |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_inv                                                                                                          | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                2 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0341_inv                                                                                                               |                                                                                                                          |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0395_inv                                                                                                                  |                                                                                                                          |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_22_o_AND_324_o                                                                                      | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                               |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  |                                                                                                                                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/n_0_reset_n_reg1_i_1                                  |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_8_open_GND_22_o_AND_310_o                                                                                       |                                                                                                                          |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0365_inv                                                                                                                  |                                                                                                                          |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0188_inv                                                                                                            | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/messages_ins/_n0628_inv                                                                                                                 | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                2 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/rx_bridge/tetris                                                                                                    | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_24_o_AND_389_o                                                                                      | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                               |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_submit_buffer                                                                                                       | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_24_o_AND_383_o                                        |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0626_inv                                                                                                               | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                2 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0668_inv                                                                                                               | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                2 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0714_inv                                                                                                               | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              2 |
|  ADC_test_ins2/clk_2M                                                                                   |                                                                                                                                                                        | ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1           |                1 |              2 |
|  ADC_test_ins2/clk_2M                                                                                   |                                                                                                                                                                        | ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                 |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0768_inv                                                                                                               | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]                                                                              |                                                                                                                          |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]                                                                              | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_23_o_AND_344_o                                        |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]                                                                                |                                                                                                                          |                2 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]                                                                                | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_25_o_AND_409_o                                        |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_46_o_inv1_0                                          |                1 |              2 |
|  gen_user_clock_ins/CLK_OUT                                                                             |                                                                                                                                                                        |                                                                                                                          |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_44_o_inv1_0                                          |                2 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                 |                2 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/n_0_user_reset_out_i_1                                                        |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1597_inv                                                                                                            |                                                                                                                          |                1 |              2 |
|  gen_user_clock_ins/CLK_OUT                                                                             |                                                                                                                                                                        | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1         |                1 |              2 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/rx_bridge/m_axis_rx_tvalid_m_axis_rx_tready_AND_28_o                                                                | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0196_inv                                                                                                            | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                2 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/messages_ins/_n0613_inv                                                                                                                 | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/messages_ins/_n0564                                                                       |                2 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/wakeup_count[2]_reduce_and_12_o_inv                                                                                 | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1         |                1 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/_n0776_inv                                                                                                            |                                                                                                                          |                1 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0588                                                                                                                      | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_21_o_AND_275_o                                        |                2 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/req_valid_rd_ready_AND_150_o                                                                                          | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_submit_buffer                                                                                                       | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_22_o_AND_318_o                                        |                1 |              3 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/_n0219_inv                                                                                           | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/messages_ins/_n0591_inv                                                                                                                 |                                                                                                                          |                1 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/bus_rst_n                                                                                                           | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/_n0192                                                 |                3 |              4 |
|  sysclk_ins/inst/clk_out1                                                                               |                                                                                                                                                                        | gen_user_reset_ins/n_0_cnt[6]_i_1                                                                                        |                1 |              4 |
|  ADC_test_ins2/clk_2M                                                                                   |                                                                                                                                                                        |                                                                                                                          |                2 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/messages_ins/_n0625_inv                                                                                                                 | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                2 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/messages_ins/_n0605_inv                                                                                                                 | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/messages_ins/_n0610_inv                                                                                                                 | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                2 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_0                                                              |                2 |              4 |
|  ADC_test_ins1/clk_2M                                                                                   |                                                                                                                                                                        |                                                                                                                          |                2 |              4 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_DCLK_IN                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__1                                                | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0395_inv                                                                                                                  |                                                                                                                          |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_DCLK_IN                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__0                                                | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_send_done_AND_256_o                                                                                    |                                                                                                                          |                1 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_DCLK_IN                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__2                                                | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                1 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_DCLK_IN                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__3                                                | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0685_inv                                                                                                                  | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_21_o_AND_275_o                                        |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_quiesce                                                               |                3 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_2_ins/GND_21_o_this_segment[1]                                                                                                    |                                                                                                                          |                1 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_quiesce                                                               |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_DCLK_IN                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__4                                                | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                1 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_DCLK_IN                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__5                                                | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_DCLK_IN                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__6                                                | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open_GND_20_o_AND_219_o                                                                                      |                                                                                                                          |                1 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_dissect/_n0337_inv                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                1 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_341_o                                      |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/messages_ins/_n0620_inv                                                                                                                 | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_20_o_AND_233_o                                                                                      | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                               |                1 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_DCLK_IN                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/n_0_index[4]_i_1                                                   | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1                                     | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__0                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                3 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__1                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__2                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                4 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__3                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__4                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__5                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__6                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                2 |              5 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__2                                           |                                                                                                                          |                2 |              6 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__5                                           |                                                                                                                          |                3 |              6 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__4                                           |                                                                                                                          |                2 |              6 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__1                                           |                                                                                                                          |                2 |              6 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__0                                           |                                                                                                                          |                2 |              6 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1                                              |                                                                                                                          |                2 |              6 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_DCLK_IN                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/n_0_crscode[5]_i_1    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                3 |              6 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__3                                           |                                                                                                                          |                2 |              6 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_DCLK_IN                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/n_0_crscode[5]_i_1__0 | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                3 |              6 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__6                                           |                                                                                                                          |                2 |              6 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_19_o_wen_d_AND_188_o1                                                                                             | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                3 |              7 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/idt_rden                                                                                                                 | xillybus_ins/xillybus_core_ins/idt_ins/idt_req_idt_busy_AND_7_o                                                          |                3 |              7 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  |                                                                                                                                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/n_0_pl_ltssm_state_q[5]_i_1                                          |                2 |              7 |
|  sysclk_ins/inst/clk_out1                                                                               | gen_user_reset_ins/n_0_rst_reg_reg__0                                                                                                                                  | gen_user_reset_ins/RST_PULSE                                                                                             |                2 |              8 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_dissect/_n0341_inv                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                4 |              8 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0350_inv                                                                                                               |                                                                                                                          |                2 |              8 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/_n0797_inv                                                                                                            |                                                                                                                          |                2 |              8 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1209_inv1                                                                                                           |                                                                                                                          |                3 |              8 |
|  gen_user_clock_ins/CLK_OUT                                                                             |                                                                                                                                                                        | gen_adc_packet_ins/n_0_data[30]_i_1                                                                                      |                6 |              8 |
|  sysclk_ins/inst/clk_out1                                                                               |                                                                                                                                                                        | gen_user_reset_ins/n_0_rden_cnt[7]_i_1                                                                                   |                3 |              8 |
|  sysclk_ins/inst/clk_out1                                                                               |                                                                                                                                                                        | gen_user_reset_ins/n_0_wren_cnt[7]_i_1                                                                                   |                2 |              8 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0347_inv                                                                                                               |                                                                                                                          |                2 |              8 |
|  gen_user_clock_ins/CLK_OUT                                                                             |                                                                                                                                                                        | gen_adc_packet_ins/n_0_data[27]_i_1                                                                                      |                5 |              8 |
|  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gt_refclk |                                                                                                                                                                        |                                                                                                                          |                4 |              9 |
|  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gt_refclk |                                                                                                                                                                        |                                                                                                                          |                4 |              9 |
|  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gt_refclk |                                                                                                                                                                        |                                                                                                                          |                4 |              9 |
|  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gt_refclk |                                                                                                                                                                        |                                                                                                                          |                4 |              9 |
|  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gt_refclk |                                                                                                                                                                        |                                                                                                                          |                4 |              9 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                               |                4 |              9 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_submit_buffer                                                                                                       | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_20_o_AND_227_o                                        |                3 |              9 |
|  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gt_refclk |                                                                                                                                                                        |                                                                                                                          |                4 |              9 |
|  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gt_refclk |                                                                                                                                                                        |                                                                                                                          |                4 |              9 |
|  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gt_refclk |                                                                                                                                                                        |                                                                                                                          |                4 |              9 |
|  sysclk_ins/inst/clk_out1                                                                               | gen_user_clock_ins/sel                                                                                                                                                 | gen_user_reset_ins/RST                                                                                                   |                3 |             10 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                               |                6 |             10 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                               |                6 |             10 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_compose/_n0364_inv                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                3 |             11 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_dissect/_n0284_inv                                                                                              | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_dissect/Reset_OR_DriverANDClockEnable10                           |                3 |             11 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_dissect/_n0345_inv                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                2 |             11 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/write_ctrl7                                                                                                                             |                                                                                                                          |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/write_ctrl6                                                                                                                             |                                                                                                                          |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/write_ctrl5                                                                                                                             |                                                                                                                          |                3 |             12 |
|  ADC_test_ins1/clk_2M                                                                                   |                                                                                                                                                                        | ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0373_inv                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_5_ins/Reset_OR_DriverANDClockEnable1                                                |                3 |             12 |
|  ADC_test_ins2/clk_2M                                                                                   |                                                                                                                                                                        | ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/write_ctrl4                                                                                                                             |                                                                                                                          |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/bus_rst_n                                                                                                           | xillybus_ins/xillybus_core_ins/messages_ins/_n0565                                                                       |                4 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0403_inv                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_3_ins/Reset_OR_DriverANDClockEnable1                                                |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d                                                                                                       | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_23_o_AND_344_o                                        |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0333                                                                                                                      |                                                                                                                          |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_318_o_inv                                                                            |                                                                                                                          |                2 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/write_ctrl                                                                                                                              |                                                                                                                          |                3 |             12 |
|  gen_user_clock_ins/CLK_OUT                                                                             |                                                                                                                                                                        | gen_user_clock_ins/RST_2M_OUT                                                                                            |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/write_ctrl1                                                                                                                             |                                                                                                                          |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/write_ctrl3                                                                                                                             |                                                                                                                          |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/write_ctrl2                                                                                                                             |                                                                                                                          |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_338_o_inv                                                                              |                                                                                                                          |                2 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d                                                                                                         | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_25_o_AND_409_o                                        |                3 |             12 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0304                                                                                                                      |                                                                                                                          |                3 |             12 |
|  ADC_test_ins1/clk_2M                                                                                   |                                                                                                                                                                        | ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                   |                4 |             14 |
|  ADC_test_ins2/clk_2M                                                                                   |                                                                                                                                                                        | ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                   |                5 |             14 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1538_inv                                                                                                            |                                                                                                                          |                6 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1046_inv                                                                                                            |                                                                                                                          |                5 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0333                                                                                                                      |                                                                                                                          |                6 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0403_inv                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_1_ins/Reset_OR_DriverANDClockEnable1                                                |                4 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0625_inv                                                                                                                  |                                                                                                                          |                4 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n0633_inv                                                                                                                  |                                                                                                                          |                3 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0428_inv                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0340                                                                        |                5 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1074_inv                                                                                                            |                                                                                                                          |                4 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/track_offset_ClockEnableEqn_60                                                                                        |                                                                                                                          |                7 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/track_offset_ClockEnableEqn_0                                                                                         |                                                                                                                          |                6 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/track_offset_ClockEnableEqn_100                                                                                       |                                                                                                                          |                6 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/track_offset_ClockEnableEqn_15                                                                                        |                                                                                                                          |                7 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/track_offset_ClockEnableEqn_30                                                                                        |                                                                                                                          |                9 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/track_offset_ClockEnableEqn_45                                                                                        |                                                                                                                          |                7 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/track_offset_ClockEnableEqn_75                                                                                        |                                                                                                                          |                7 |             15 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/track_offset_ClockEnableEqn_105                                                                                       |                                                                                                                          |                6 |             15 |
|  gen_user_clock_ins/CLK_OUT                                                                             |                                                                                                                                                                        | gen_adc_packet_ins/n_0_data[26]_i_1                                                                                      |                8 |             16 |
|  sysclk_ins/inst/clk_out1                                                                               |                                                                                                                                                                        | gen_user_reset_ins/RST                                                                                                   |               10 |             16 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1039_inv                                                                                                            |                                                                                                                          |                7 |             16 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1060_inv                                                                                                            |                                                                                                                          |                4 |             16 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1020_inv                                                                                                            |                                                                                                                          |                6 |             16 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1672_inv                                                                                                            |                                                                                                                          |                4 |             16 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                   | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/n_0_cfg_bus_number_d[7]_i_1                                        |                5 |             16 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_2_ins/recvbuf_accepted_0                                                                                                          | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_21_o_AND_275_o                                        |                6 |             17 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_2_ins/Mmux_req_state[2]_GND_21_o_wide_mux_79_OUT31                                                                                |                                                                                                                          |                7 |             17 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_dissect/state_FSM_FFd3-In1                                                                                      | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                4 |             17 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                               |                6 |             18 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_25_o_AND_415_o                                                                                      |                                                                                                                          |                3 |             18 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_23_o_AND_350_o                                                                                      |                                                                                                                          |                3 |             18 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__2                                          | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                     |                7 |             19 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1                                             | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                     |                9 |             19 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__0                                          | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                     |                8 |             19 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__1                                          | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                     |               10 |             19 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__3                                          | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                     |                8 |             19 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__4                                          | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                     |                9 |             19 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__5                                          | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                     |                8 |             19 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__6                                          | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                     |                7 |             19 |
|  ADC_test_ins2/clk_2M                                                                                   | ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                     | ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                   |                5 |             20 |
|  ADC_test_ins2/clk_2M                                                                                   | ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                     | ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                5 |             20 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0172_inv                                                                                                            | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                5 |             20 |
|  ADC_test_ins1/clk_2M                                                                                   |                                                                                                                                                                        | n_0_ADC_test_ins1_i_1                                                                                                    |                5 |             20 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/misc_ins/n0021_inv                                                                                                                      | xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv                                                            |                5 |             20 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/misc_ins/n0023_inv                                                                                                                      | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/rdrq_req                                                                |                5 |             20 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/misc_ins/n0025_inv                                                                                                                      | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/do_packet                                                               |                5 |             20 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/_n0104_inv                                                                                                          |                                                                                                                          |                4 |             20 |
|  ADC_test_ins1/clk_2M                                                                                   | ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                     | ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                4 |             20 |
|  ADC_test_ins1/clk_2M                                                                                   | ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                     | ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                   |                5 |             20 |
|  sysclk_ins/inst/clk_out1                                                                               |                                                                                                                                                                        | n_0_ADC_test_ins1_i_1                                                                                                    |                7 |             20 |
|  ADC_test_ins2/clk_2M                                                                                   |                                                                                                                                                                        | n_0_ADC_test_ins1_i_1                                                                                                    |                4 |             20 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1116_inv                                                                                                            |                                                                                                                          |                6 |             21 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/n_0_converge_cnt[0]_i_1__4   |                6 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_converge_cnt[0]_i_1__2   |                6 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/n_0_converge_cnt[0]_i_1__0   |                6 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/n_0_converge_cnt[0]_i_1__1   |                6 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | xillybus_ins/O1                                                                                                          |                4 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/_n0769_inv                                                                                                            |                                                                                                                          |                5 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/n_0_converge_cnt[0]_i_1      |                6 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/n_0_converge_cnt[0]_i_1__5   |                6 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/n_0_converge_cnt[0]_i_1__3   |                6 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/n_0_converge_cnt[0]_i_1__6   |                6 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                    | xillybus_ins/O1                                                                                                          |                5 |             22 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0168_inv                                                                                                            | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                6 |             26 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/misc_ins/GND_7_o_GND_7_o_equal_6_o                                                        |                7 |             26 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/_n0781_inv                                                                                                            |                                                                                                                          |               10 |             26 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n06102                                                                                                                     |                                                                                                                          |                4 |             27 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/unitr_2_ins/recvbuf_accepted_0                                                                                                          |                                                                                                                          |                4 |             30 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                   | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                 |                5 |             30 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1624_inv                                                                                                            |                                                                                                                          |                8 |             30 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/_n0200_inv                                                                                           |                                                                                                                          |               10 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1209_inv                                                                                                            |                                                                                                                          |               10 |             32 |
|  ADC_test_ins2/clk_50M                                                                                  | ADC_test_ins2/n_0_cnv_reg_reg                                                                                                                                          | n_0_ADC_test_ins1_i_1                                                                                                    |               12 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_compose/_n0333_inv                                                                                              | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |               16 |             32 |
|  ADC_test_ins1/clk_50M                                                                                  | ADC_test_ins1/n_0_cnv_reg_reg                                                                                                                                          | n_0_ADC_test_ins1_i_1                                                                                                    |                7 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/_n01891                                                                                              |                                                                                                                          |               11 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0180_inv                                                                                                            | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                5 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0176_inv                                                                                                            | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                5 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0605_inv                                                                                                               |                                                                                                                          |               13 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/messages_ins/_n0594_inv                                                                                                                 |                                                                                                                          |                8 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tx_bridge/_n0073_inv2                                                                                               |                                                                                                                          |                7 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0192_inv                                                                                                            | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |                5 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_dissect/_n0277_inv                                                                                              |                                                                                                                          |                9 |             32 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/_n0794_inv                                                                                                            |                                                                                                                          |                5 |             32 |
|  ADC_test_ins2/clk_50M                                                                                  |                                                                                                                                                                        | n_0_ADC_test_ins1_i_1                                                                                                    |               13 |             37 |
|  ADC_test_ins1/clk_50M                                                                                  |                                                                                                                                                                        | n_0_ADC_test_ins1_i_1                                                                                                    |               13 |             37 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1085_inv                                                                                                            |                                                                                                                          |               12 |             37 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_slave_ins/_n0070_inv                                                                                                               |                                                                                                                          |               12 |             38 |
|  sysclk_ins/inst/clk_out1                                                                               |                                                                                                                                                                        |                                                                                                                          |               15 |             41 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0254_inv                                                                                                               |                                                                                                                          |               13 |             41 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_wen                                                                                                           |                                                                                                                          |                6 |             44 |
|  gen_user_clock_ins/CLK_OUT                                                                             | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/sel                                                                    | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[1]                                                |               10 |             45 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0348_inv                                                                                                               |                                                                                                                          |               21 |             47 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |               16 |             60 |
|  gen_user_clock_ins/CLK_OUT                                                                             |                                                                                                                                                                        | clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[0]                                                |               14 |             60 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/rx_bridge/tetris                                                                                                    |                                                                                                                          |               14 |             64 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/rx_bridge/m_axis_rx_tvalid_m_axis_rx_tready_AND_28_o                                                                |                                                                                                                          |               17 |             64 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tx_bridge/fetch_pre                                                                                                 |                                                                                                                          |               14 |             64 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tdata[63]_i_1                                               | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out                                                                |               24 |             67 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/E[0]                                                                      | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out                                                                |               17 |             68 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1542_inv                                                                                                            |                                                                                                                          |               19 |             74 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  |                                                                                                                                                                        |                                                                                                                          |               37 |             74 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/BUS_0001                                                                                                              |                                                                                                                          |               22 |             86 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/BUS_0002                                                                                                              |                                                                                                                          |               22 |             86 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1341_inv                                                                                                            |                                                                                                                          |               42 |            100 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1159_inv                                                                                                            |                                                                                                                          |               38 |            104 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out                                                                |               28 |            104 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/tlp_compose/GND_12_o_GND_12_o_equal_25_o                                                                            |                                                                                                                          |               39 |            109 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1234_inv                                                                                                            |                                                                                                                          |               38 |            126 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  |                                                                                                                                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2             |               49 |            144 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/req_valid_rd_ready_AND_150_o_0                                                                                        |                                                                                                                          |               34 |            146 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                           |               76 |            160 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  |                                                                                                                                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/O1                            |               44 |            173 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    |                                                                                                                                                                        |                                                                                                                          |               82 |            195 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_USERCLK2_IN                                                    | xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/bus_rst_n                                                                                                           |                                                                                                                          |               97 |            265 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  |                                                                                                                                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                        |              171 |            605 |
|  xillybus_ins/pipe_clock/pipe_clock/PIPE_DCLK_IN                                                        |                                                                                                                                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |              242 |            722 |
|  xillybus_ins/pipe_clock/pipe_clock/O1                                                                  |                                                                                                                                                                        | xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                     |              389 |           1129 |
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


