<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="2.7.1" version="1.0">
This file is intended to be loaded by Logisim (http://www.cburch.com/logisim/).
<lib desc="#Wiring" name="0"/>
  <lib desc="#Gates" name="1"/>
  <lib desc="#Plexers" name="2"/>
  <lib desc="#Arithmetic" name="3"/>
  <lib desc="#Memory" name="4"/>
  <lib desc="#I/O" name="5"/>
  <lib desc="#Base" name="6">
    <tool name="Text Tool">
      <a name="text" val=""/>
      <a name="font" val="SansSerif plain 12"/>
      <a name="halign" val="center"/>
      <a name="valign" val="base"/>
    </tool>
  </lib>
  <main name="main"/>
  <options>
    <a name="gateUndefined" val="ignore"/>
    <a name="simlimit" val="1000"/>
    <a name="simrand" val="0"/>
  </options>
  <mappings>
    <tool lib="6" map="Button2" name="Menu Tool"/>
    <tool lib="6" map="Ctrl Button1" name="Menu Tool"/>
    <tool lib="6" map="Button3" name="Menu Tool"/>
  </mappings>
  <toolbar>
    <tool lib="6" name="Poke Tool"/>
    <tool lib="6" name="Edit Tool"/>
    <tool lib="6" name="Text Tool">
      <a name="text" val=""/>
      <a name="font" val="SansSerif plain 12"/>
      <a name="halign" val="center"/>
      <a name="valign" val="base"/>
    </tool>
    <sep/>
    <tool lib="0" name="Pin">
      <a name="tristate" val="false"/>
    </tool>
    <tool lib="0" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
      <a name="labelloc" val="east"/>
    </tool>
    <tool lib="1" name="NOT Gate"/>
    <tool lib="1" name="AND Gate"/>
    <tool lib="1" name="OR Gate"/>
  </toolbar>
  <circuit name="main">
    <a name="circuit" val="main"/>
    <a name="clabel" val=""/>
    <a name="clabelup" val="east"/>
    <a name="clabelfont" val="SansSerif plain 12"/>
    <wire from="(550,430)" to="(560,430)"/>
    <wire from="(340,230)" to="(500,230)"/>
    <wire from="(200,240)" to="(200,280)"/>
    <wire from="(180,400)" to="(290,400)"/>
    <wire from="(280,300)" to="(290,300)"/>
    <wire from="(340,290)" to="(550,290)"/>
    <wire from="(810,320)" to="(870,320)"/>
    <wire from="(170,450)" to="(290,450)"/>
    <wire from="(70,300)" to="(70,400)"/>
    <wire from="(290,450)" to="(300,450)"/>
    <wire from="(930,310)" to="(940,310)"/>
    <wire from="(810,200)" to="(810,300)"/>
    <wire from="(530,380)" to="(560,380)"/>
    <wire from="(680,450)" to="(690,450)"/>
    <wire from="(500,200)" to="(500,230)"/>
    <wire from="(180,460)" to="(300,460)"/>
    <wire from="(170,390)" to="(290,390)"/>
    <wire from="(740,410)" to="(810,410)"/>
    <wire from="(170,390)" to="(170,450)"/>
    <wire from="(810,320)" to="(810,410)"/>
    <wire from="(200,240)" to="(280,240)"/>
    <wire from="(350,400)" to="(530,400)"/>
    <wire from="(620,370)" to="(780,370)"/>
    <wire from="(740,410)" to="(740,440)"/>
    <wire from="(530,430)" to="(550,430)"/>
    <wire from="(530,400)" to="(530,430)"/>
    <wire from="(230,230)" to="(230,300)"/>
    <wire from="(500,200)" to="(810,200)"/>
    <wire from="(200,280)" to="(200,300)"/>
    <wire from="(230,300)" to="(280,300)"/>
    <wire from="(550,290)" to="(550,360)"/>
    <wire from="(680,450)" to="(680,460)"/>
    <wire from="(530,380)" to="(530,400)"/>
    <wire from="(550,360)" to="(560,360)"/>
    <wire from="(810,300)" to="(870,300)"/>
    <wire from="(230,230)" to="(280,230)"/>
    <wire from="(780,310)" to="(870,310)"/>
    <wire from="(350,460)" to="(680,460)"/>
    <wire from="(550,420)" to="(560,420)"/>
    <wire from="(610,430)" to="(690,430)"/>
    <wire from="(90,300)" to="(200,300)"/>
    <wire from="(200,280)" to="(290,280)"/>
    <wire from="(70,400)" to="(180,400)"/>
    <wire from="(780,310)" to="(780,370)"/>
    <wire from="(130,390)" to="(170,390)"/>
    <wire from="(150,230)" to="(230,230)"/>
    <wire from="(550,360)" to="(550,420)"/>
    <wire from="(130,230)" to="(130,390)"/>
    <wire from="(180,400)" to="(180,460)"/>
    <comp lib="1" loc="(350,400)" name="XOR Gate"/>
    <comp lib="1" loc="(930,310)" name="NOR Gate"/>
    <comp lib="0" loc="(90,300)" name="Pin">
      <a name="tristate" val="false"/>
    </comp>
    <comp lib="0" loc="(70,300)" name="Pin">
      <a name="tristate" val="false"/>
    </comp>
    <comp lib="1" loc="(340,230)" name="XOR Gate"/>
    <comp lib="1" loc="(620,370)" name="XOR Gate"/>
    <comp lib="0" loc="(130,230)" name="Pin">
      <a name="tristate" val="false"/>
    </comp>
    <comp lib="1" loc="(740,440)" name="OR Gate"/>
    <comp lib="1" loc="(340,290)" name="AND Gate">
      <a name="negate3" val="true"/>
    </comp>
    <comp lib="0" loc="(150,230)" name="Pin">
      <a name="tristate" val="false"/>
    </comp>
    <comp lib="1" loc="(350,460)" name="AND Gate">
      <a name="negate1" val="true"/>
    </comp>
    <comp lib="0" loc="(940,310)" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
      <a name="labelloc" val="east"/>
    </comp>
    <comp lib="1" loc="(610,430)" name="AND Gate">
      <a name="negate2" val="true"/>
    </comp>
  </circuit>
</project>
