{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638632983152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638632983158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 04 12:49:43 2021 " "Processing started: Sat Dec 04 12:49:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638632983158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638632983158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Q2 -c Q2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Q2 -c Q2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638632983158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638632984076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638632984076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file q2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Q2 " "Found entity 1: Q2" {  } { { "Q2.bdf" "" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638632994227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638632994227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.v" "" { Text "C:/Users/limaa/Documents/PCID/Q2/accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638632994245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638632994245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "external_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file external_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 external_ram-SYN " "Found design unit 1: external_ram-SYN" {  } { { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638632994843 ""} { "Info" "ISGN_ENTITY_NAME" "1 External_RAM " "Found entity 1: External_RAM" {  } { { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638632994843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638632994843 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM.v(27) " "Verilog HDL information at FSM.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "FSM.v" "" { Text "C:/Users/limaa/Documents/PCID/Q2/FSM.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638632994849 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM.v(80) " "Verilog HDL information at FSM.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "FSM.v" "" { Text "C:/Users/limaa/Documents/PCID/Q2/FSM.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638632994850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/Users/limaa/Documents/PCID/Q2/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638632994851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638632994851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "C:/Users/limaa/Documents/PCID/Q2/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638632994858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638632994858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/limaa/Documents/PCID/Q2/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638632994865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638632994865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Q2 " "Elaborating entity \"Q2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638632995249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP TOP:inst " "Elaborating entity \"TOP\" for hierarchy \"TOP:inst\"" {  } { { "Q2.bdf" "inst" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { { 176 880 1136 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638632995259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM TOP:inst\|FSM:fsm_controller " "Elaborating entity \"FSM\" for hierarchy \"TOP:inst\|FSM:fsm_controller\"" {  } { { "TOP.v" "fsm_controller" { Text "C:/Users/limaa/Documents/PCID/Q2/TOP.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638632995262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FSM.v(121) " "Verilog HDL assignment warning at FSM.v(121): truncated value with size 32 to match size of target (5)" {  } { { "FSM.v" "" { Text "C:/Users/limaa/Documents/PCID/Q2/FSM.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638632995263 "|Q2|TOP:inst|FSM:fsm_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FSM.v(130) " "Verilog HDL assignment warning at FSM.v(130): truncated value with size 32 to match size of target (5)" {  } { { "FSM.v" "" { Text "C:/Users/limaa/Documents/PCID/Q2/FSM.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638632995263 "|Q2|TOP:inst|FSM:fsm_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM.v(88) " "Verilog HDL Case Statement information at FSM.v(88): all case item expressions in this case statement are onehot" {  } { { "FSM.v" "" { Text "C:/Users/limaa/Documents/PCID/Q2/FSM.v" 88 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638632995263 "|Q2|TOP:inst|FSM:fsm_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator TOP:inst\|accumulator:acc " "Elaborating entity \"accumulator\" for hierarchy \"TOP:inst\|accumulator:acc\"" {  } { { "TOP.v" "acc" { Text "C:/Users/limaa/Documents/PCID/Q2/TOP.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638632995265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "External_RAM External_RAM:inst1 " "Elaborating entity \"External_RAM\" for hierarchy \"External_RAM:inst1\"" {  } { { "Q2.bdf" "inst1" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { { 368 896 1112 496 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638632995278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram External_RAM:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"External_RAM:inst1\|altsyncram:altsyncram_component\"" {  } { { "External_RAM.vhd" "altsyncram_component" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638632995389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "External_RAM:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"External_RAM:inst1\|altsyncram:altsyncram_component\"" {  } { { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638632995407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "External_RAM:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"External_RAM:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file External_RAM_data.mif " "Parameter \"init_file\" = \"External_RAM_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638632995407 ""}  } { { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638632995407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_12t3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_12t3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_12t3 " "Found entity 1: altsyncram_12t3" {  } { { "db/altsyncram_12t3.tdf" "" { Text "C:/Users/limaa/Documents/PCID/Q2/db/altsyncram_12t3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638632995489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638632995489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_12t3 External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated " "Elaborating entity \"altsyncram_12t3\" for hierarchy \"External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638632995491 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[0\] " "Synthesized away node \"External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_12t3.tdf" "" { Text "C:/Users/limaa/Documents/PCID/Q2/db/altsyncram_12t3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } } { "Q2.bdf" "" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { { 368 896 1112 496 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638632995607 "|Q2|External_RAM:inst1|altsyncram:altsyncram_component|altsyncram_12t3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[1\] " "Synthesized away node \"External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_12t3.tdf" "" { Text "C:/Users/limaa/Documents/PCID/Q2/db/altsyncram_12t3.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } } { "Q2.bdf" "" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { { 368 896 1112 496 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638632995607 "|Q2|External_RAM:inst1|altsyncram:altsyncram_component|altsyncram_12t3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[2\] " "Synthesized away node \"External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_12t3.tdf" "" { Text "C:/Users/limaa/Documents/PCID/Q2/db/altsyncram_12t3.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } } { "Q2.bdf" "" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { { 368 896 1112 496 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638632995607 "|Q2|External_RAM:inst1|altsyncram:altsyncram_component|altsyncram_12t3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[3\] " "Synthesized away node \"External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_12t3.tdf" "" { Text "C:/Users/limaa/Documents/PCID/Q2/db/altsyncram_12t3.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } } { "Q2.bdf" "" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { { 368 896 1112 496 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638632995607 "|Q2|External_RAM:inst1|altsyncram:altsyncram_component|altsyncram_12t3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[4\] " "Synthesized away node \"External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_12t3.tdf" "" { Text "C:/Users/limaa/Documents/PCID/Q2/db/altsyncram_12t3.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } } { "Q2.bdf" "" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { { 368 896 1112 496 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638632995607 "|Q2|External_RAM:inst1|altsyncram:altsyncram_component|altsyncram_12t3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[5\] " "Synthesized away node \"External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_12t3.tdf" "" { Text "C:/Users/limaa/Documents/PCID/Q2/db/altsyncram_12t3.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } } { "Q2.bdf" "" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { { 368 896 1112 496 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638632995607 "|Q2|External_RAM:inst1|altsyncram:altsyncram_component|altsyncram_12t3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[6\] " "Synthesized away node \"External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_12t3.tdf" "" { Text "C:/Users/limaa/Documents/PCID/Q2/db/altsyncram_12t3.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } } { "Q2.bdf" "" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { { 368 896 1112 496 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638632995607 "|Q2|External_RAM:inst1|altsyncram:altsyncram_component|altsyncram_12t3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[7\] " "Synthesized away node \"External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_12t3.tdf" "" { Text "C:/Users/limaa/Documents/PCID/Q2/db/altsyncram_12t3.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } } { "Q2.bdf" "" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { { 368 896 1112 496 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638632995607 "|Q2|External_RAM:inst1|altsyncram:altsyncram_component|altsyncram_12t3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[8\] " "Synthesized away node \"External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_12t3.tdf" "" { Text "C:/Users/limaa/Documents/PCID/Q2/db/altsyncram_12t3.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } } { "Q2.bdf" "" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { { 368 896 1112 496 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638632995607 "|Q2|External_RAM:inst1|altsyncram:altsyncram_component|altsyncram_12t3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[9\] " "Synthesized away node \"External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_12t3.tdf" "" { Text "C:/Users/limaa/Documents/PCID/Q2/db/altsyncram_12t3.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } } { "Q2.bdf" "" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { { 368 896 1112 496 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638632995607 "|Q2|External_RAM:inst1|altsyncram:altsyncram_component|altsyncram_12t3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[10\] " "Synthesized away node \"External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_12t3.tdf" "" { Text "C:/Users/limaa/Documents/PCID/Q2/db/altsyncram_12t3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } } { "Q2.bdf" "" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { { 368 896 1112 496 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638632995607 "|Q2|External_RAM:inst1|altsyncram:altsyncram_component|altsyncram_12t3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[11\] " "Synthesized away node \"External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_12t3.tdf" "" { Text "C:/Users/limaa/Documents/PCID/Q2/db/altsyncram_12t3.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } } { "Q2.bdf" "" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { { 368 896 1112 496 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638632995607 "|Q2|External_RAM:inst1|altsyncram:altsyncram_component|altsyncram_12t3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[12\] " "Synthesized away node \"External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_12t3.tdf" "" { Text "C:/Users/limaa/Documents/PCID/Q2/db/altsyncram_12t3.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } } { "Q2.bdf" "" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { { 368 896 1112 496 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638632995607 "|Q2|External_RAM:inst1|altsyncram:altsyncram_component|altsyncram_12t3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[13\] " "Synthesized away node \"External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_12t3.tdf" "" { Text "C:/Users/limaa/Documents/PCID/Q2/db/altsyncram_12t3.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } } { "Q2.bdf" "" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { { 368 896 1112 496 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638632995607 "|Q2|External_RAM:inst1|altsyncram:altsyncram_component|altsyncram_12t3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[14\] " "Synthesized away node \"External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_12t3.tdf" "" { Text "C:/Users/limaa/Documents/PCID/Q2/db/altsyncram_12t3.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } } { "Q2.bdf" "" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { { 368 896 1112 496 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638632995607 "|Q2|External_RAM:inst1|altsyncram:altsyncram_component|altsyncram_12t3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[15\] " "Synthesized away node \"External_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_12t3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_12t3.tdf" "" { Text "C:/Users/limaa/Documents/PCID/Q2/db/altsyncram_12t3.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "External_RAM.vhd" "" { Text "C:/Users/limaa/Documents/PCID/Q2/External_RAM.vhd" 62 0 0 } } { "Q2.bdf" "" { Schematic "C:/Users/limaa/Documents/PCID/Q2/Q2.bdf" { { 368 896 1112 496 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638632995607 "|Q2|External_RAM:inst1|altsyncram:altsyncram_component|altsyncram_12t3:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1638632995607 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1638632995607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638632996147 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638632996487 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/limaa/Documents/PCID/Q2/output_files/Q2.map.smsg " "Generated suppressed messages file C:/Users/limaa/Documents/PCID/Q2/output_files/Q2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638632996564 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638632996761 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638632996761 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638632996842 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638632996842 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638632996842 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638632996842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638632996861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 04 12:49:56 2021 " "Processing ended: Sat Dec 04 12:49:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638632996861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638632996861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638632996861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638632996861 ""}
