
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F4)
	S7= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F5)
	S8= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                         Premise(F6)
	S9= FU.Bub_IF=>CU_IF.Bub                                    Premise(F7)
	S10= FU.Halt_IF=>CU_IF.Halt                                 Premise(F8)
	S11= ICache.Hit=>CU_IF.ICacheHit                            Premise(F9)
	S12= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F10)
	S13= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F11)
	S14= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F12)
	S15= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F13)
	S16= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F14)
	S17= ICache.Hit=>FU.ICacheHit                               Premise(F15)
	S18= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F16)
	S19= IR_WB.Out=>FU.IR_WB                                    Premise(F17)
	S20= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F18)
	S21= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F19)
	S22= ALUOut_WB.Out=>FU.InWB                                 Premise(F20)
	S23= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F21)
	S24= ALUOut_WB.Out=>GPR.WData                               Premise(F22)
	S25= IR_WB.Out15_11=>GPR.WReg                               Premise(F23)
	S26= IMMU.Addr=>IAddrReg.In                                 Premise(F24)
	S27= PC.Out=>ICache.IEA                                     Premise(F25)
	S28= ICache.IEA=addr                                        Path(S5,S27)
	S29= ICache.Hit=ICacheHit(addr)                             ICache-Search(S28)
	S30= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S28,S3)
	S31= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S29,S11)
	S32= FU.ICacheHit=ICacheHit(addr)                           Path(S29,S17)
	S33= ICache.Out=>ICacheReg.In                               Premise(F26)
	S34= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S30,S33)
	S35= PC.Out=>IMMU.IEA                                       Premise(F27)
	S36= IMMU.IEA=addr                                          Path(S5,S35)
	S37= CP0.ASID=>IMMU.PID                                     Premise(F28)
	S38= IMMU.PID=pid                                           Path(S4,S37)
	S39= IMMU.Addr={pid,addr}                                   IMMU-Search(S38,S36)
	S40= IAddrReg.In={pid,addr}                                 Path(S39,S26)
	S41= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S38,S36)
	S42= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S41,S12)
	S43= ICache.Out=>IR_ID.In                                   Premise(F29)
	S44= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S30,S43)
	S45= ICache.Out=>IR_IMMU.In                                 Premise(F30)
	S46= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S30,S45)
	S47= IR_DMMU2.Out=>IR_WB.In                                 Premise(F31)
	S48= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F32)
	S49= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F33)
	S50= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F34)
	S51= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F35)
	S52= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F36)
	S53= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F37)
	S54= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F38)
	S55= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F39)
	S56= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F40)
	S57= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F41)
	S58= IR_EX.Out31_26=>CU_EX.Op                               Premise(F42)
	S59= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F43)
	S60= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F44)
	S61= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F45)
	S62= IR_ID.Out31_26=>CU_ID.Op                               Premise(F46)
	S63= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F47)
	S64= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F48)
	S65= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F49)
	S66= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F50)
	S67= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F51)
	S68= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F52)
	S69= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F53)
	S70= IR_WB.Out31_26=>CU_WB.Op                               Premise(F54)
	S71= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F55)
	S72= CtrlA_EX=0                                             Premise(F56)
	S73= CtrlB_EX=0                                             Premise(F57)
	S74= CtrlALUOut_MEM=0                                       Premise(F58)
	S75= CtrlALUOut_DMMU1=0                                     Premise(F59)
	S76= CtrlALUOut_DMMU2=0                                     Premise(F60)
	S77= CtrlALUOut_WB=0                                        Premise(F61)
	S78= CtrlA_MEM=0                                            Premise(F62)
	S79= CtrlA_WB=0                                             Premise(F63)
	S80= CtrlB_MEM=0                                            Premise(F64)
	S81= CtrlB_WB=0                                             Premise(F65)
	S82= CtrlICache=0                                           Premise(F66)
	S83= ICache[addr]={0,rS,rT,rD,0,37}                         ICache-Hold(S3,S82)
	S84= CtrlIMMU=0                                             Premise(F67)
	S85= CtrlIR_DMMU1=0                                         Premise(F68)
	S86= CtrlIR_DMMU2=0                                         Premise(F69)
	S87= CtrlIR_EX=0                                            Premise(F70)
	S88= CtrlIR_ID=1                                            Premise(F71)
	S89= [IR_ID]={0,rS,rT,rD,0,37}                              IR_ID-Write(S44,S88)
	S90= CtrlIR_IMMU=0                                          Premise(F72)
	S91= CtrlIR_MEM=0                                           Premise(F73)
	S92= CtrlIR_WB=0                                            Premise(F74)
	S93= CtrlGPR=0                                              Premise(F75)
	S94= CtrlIAddrReg=0                                         Premise(F76)
	S95= CtrlPC=0                                               Premise(F77)
	S96= CtrlPCInc=1                                            Premise(F78)
	S97= PC[Out]=addr+4                                         PC-Inc(S1,S95,S96)
	S98= PC[CIA]=addr                                           PC-Inc(S1,S95,S96)
	S99= CtrlIMem=0                                             Premise(F79)
	S100= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S99)
	S101= CtrlICacheReg=0                                       Premise(F80)
	S102= CtrlASIDIn=0                                          Premise(F81)
	S103= CtrlCP0=0                                             Premise(F82)
	S104= CP0[ASID]=pid                                         CP0-Hold(S0,S103)
	S105= CtrlEPCIn=0                                           Premise(F83)
	S106= CtrlExCodeIn=0                                        Premise(F84)
	S107= CtrlIRMux=0                                           Premise(F85)
	S108= GPR[rS]=a                                             Premise(F86)
	S109= GPR[rT]=b                                             Premise(F87)

ID	S110= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S89)
	S111= IR_ID.Out31_26=0                                      IR-Out(S89)
	S112= IR_ID.Out25_21=rS                                     IR-Out(S89)
	S113= IR_ID.Out20_16=rT                                     IR-Out(S89)
	S114= IR_ID.Out15_11=rD                                     IR-Out(S89)
	S115= IR_ID.Out10_6=0                                       IR-Out(S89)
	S116= IR_ID.Out5_0=37                                       IR-Out(S89)
	S117= PC.Out=addr+4                                         PC-Out(S97)
	S118= PC.CIA=addr                                           PC-Out(S98)
	S119= PC.CIA31_28=addr[31:28]                               PC-Out(S98)
	S120= CP0.ASID=pid                                          CP0-Read-ASID(S104)
	S121= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F170)
	S122= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F171)
	S123= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F172)
	S124= FU.Bub_IF=>CU_IF.Bub                                  Premise(F173)
	S125= FU.Halt_IF=>CU_IF.Halt                                Premise(F174)
	S126= ICache.Hit=>CU_IF.ICacheHit                           Premise(F175)
	S127= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F176)
	S128= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F177)
	S129= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F178)
	S130= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F179)
	S131= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F180)
	S132= ICache.Hit=>FU.ICacheHit                              Premise(F181)
	S133= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F182)
	S134= IR_WB.Out=>FU.IR_WB                                   Premise(F183)
	S135= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F184)
	S136= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F185)
	S137= ALUOut_WB.Out=>FU.InWB                                Premise(F186)
	S138= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F187)
	S139= ALUOut_WB.Out=>GPR.WData                              Premise(F188)
	S140= IR_WB.Out15_11=>GPR.WReg                              Premise(F189)
	S141= IMMU.Addr=>IAddrReg.In                                Premise(F190)
	S142= PC.Out=>ICache.IEA                                    Premise(F191)
	S143= ICache.IEA=addr+4                                     Path(S117,S142)
	S144= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S143)
	S145= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S144,S126)
	S146= FU.ICacheHit=ICacheHit(addr+4)                        Path(S144,S132)
	S147= ICache.Out=>ICacheReg.In                              Premise(F192)
	S148= PC.Out=>IMMU.IEA                                      Premise(F193)
	S149= IMMU.IEA=addr+4                                       Path(S117,S148)
	S150= CP0.ASID=>IMMU.PID                                    Premise(F194)
	S151= IMMU.PID=pid                                          Path(S120,S150)
	S152= IMMU.Addr={pid,addr+4}                                IMMU-Search(S151,S149)
	S153= IAddrReg.In={pid,addr+4}                              Path(S152,S141)
	S154= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S151,S149)
	S155= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S154,S127)
	S156= ICache.Out=>IR_ID.In                                  Premise(F195)
	S157= ICache.Out=>IR_IMMU.In                                Premise(F196)
	S158= IR_DMMU2.Out=>IR_WB.In                                Premise(F197)
	S159= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F198)
	S160= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F199)
	S161= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F200)
	S162= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F201)
	S163= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F202)
	S164= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F203)
	S165= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F204)
	S166= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F205)
	S167= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F206)
	S168= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F207)
	S169= IR_EX.Out31_26=>CU_EX.Op                              Premise(F208)
	S170= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F209)
	S171= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F210)
	S172= CU_ID.IRFunc1=rT                                      Path(S113,S171)
	S173= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F211)
	S174= CU_ID.IRFunc2=rS                                      Path(S112,S173)
	S175= IR_ID.Out31_26=>CU_ID.Op                              Premise(F212)
	S176= CU_ID.Op=0                                            Path(S111,S175)
	S177= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F213)
	S178= CU_ID.IRFunc=37                                       Path(S116,S177)
	S179= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F214)
	S180= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F215)
	S181= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F216)
	S182= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F217)
	S183= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F218)
	S184= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F219)
	S185= IR_WB.Out31_26=>CU_WB.Op                              Premise(F220)
	S186= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F221)
	S187= CtrlA_EX=1                                            Premise(F222)
	S188= CtrlB_EX=1                                            Premise(F223)
	S189= CtrlALUOut_MEM=0                                      Premise(F224)
	S190= CtrlALUOut_DMMU1=0                                    Premise(F225)
	S191= CtrlALUOut_DMMU2=0                                    Premise(F226)
	S192= CtrlALUOut_WB=0                                       Premise(F227)
	S193= CtrlA_MEM=0                                           Premise(F228)
	S194= CtrlA_WB=0                                            Premise(F229)
	S195= CtrlB_MEM=0                                           Premise(F230)
	S196= CtrlB_WB=0                                            Premise(F231)
	S197= CtrlICache=0                                          Premise(F232)
	S198= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S83,S197)
	S199= CtrlIMMU=0                                            Premise(F233)
	S200= CtrlIR_DMMU1=0                                        Premise(F234)
	S201= CtrlIR_DMMU2=0                                        Premise(F235)
	S202= CtrlIR_EX=1                                           Premise(F236)
	S203= CtrlIR_ID=0                                           Premise(F237)
	S204= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S89,S203)
	S205= CtrlIR_IMMU=0                                         Premise(F238)
	S206= CtrlIR_MEM=0                                          Premise(F239)
	S207= CtrlIR_WB=0                                           Premise(F240)
	S208= CtrlGPR=0                                             Premise(F241)
	S209= GPR[rS]=a                                             GPR-Hold(S108,S208)
	S210= GPR[rT]=b                                             GPR-Hold(S109,S208)
	S211= CtrlIAddrReg=0                                        Premise(F242)
	S212= CtrlPC=0                                              Premise(F243)
	S213= CtrlPCInc=0                                           Premise(F244)
	S214= PC[CIA]=addr                                          PC-Hold(S98,S213)
	S215= PC[Out]=addr+4                                        PC-Hold(S97,S212,S213)
	S216= CtrlIMem=0                                            Premise(F245)
	S217= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S100,S216)
	S218= CtrlICacheReg=0                                       Premise(F246)
	S219= CtrlASIDIn=0                                          Premise(F247)
	S220= CtrlCP0=0                                             Premise(F248)
	S221= CP0[ASID]=pid                                         CP0-Hold(S104,S220)
	S222= CtrlEPCIn=0                                           Premise(F249)
	S223= CtrlExCodeIn=0                                        Premise(F250)
	S224= CtrlIRMux=0                                           Premise(F251)

EX	S225= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S204)
	S226= IR_ID.Out31_26=0                                      IR-Out(S204)
	S227= IR_ID.Out25_21=rS                                     IR-Out(S204)
	S228= IR_ID.Out20_16=rT                                     IR-Out(S204)
	S229= IR_ID.Out15_11=rD                                     IR-Out(S204)
	S230= IR_ID.Out10_6=0                                       IR-Out(S204)
	S231= IR_ID.Out5_0=37                                       IR-Out(S204)
	S232= PC.CIA=addr                                           PC-Out(S214)
	S233= PC.CIA31_28=addr[31:28]                               PC-Out(S214)
	S234= PC.Out=addr+4                                         PC-Out(S215)
	S235= CP0.ASID=pid                                          CP0-Read-ASID(S221)
	S236= ALU.Func=6'b000001                                    Premise(F252)
	S237= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F253)
	S238= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F254)
	S239= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F255)
	S240= FU.Bub_IF=>CU_IF.Bub                                  Premise(F256)
	S241= FU.Halt_IF=>CU_IF.Halt                                Premise(F257)
	S242= ICache.Hit=>CU_IF.ICacheHit                           Premise(F258)
	S243= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F259)
	S244= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F260)
	S245= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F261)
	S246= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F262)
	S247= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F263)
	S248= ICache.Hit=>FU.ICacheHit                              Premise(F264)
	S249= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F265)
	S250= IR_WB.Out=>FU.IR_WB                                   Premise(F266)
	S251= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F267)
	S252= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F268)
	S253= ALUOut_WB.Out=>FU.InWB                                Premise(F269)
	S254= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F270)
	S255= ALUOut_WB.Out=>GPR.WData                              Premise(F271)
	S256= IR_WB.Out15_11=>GPR.WReg                              Premise(F272)
	S257= IMMU.Addr=>IAddrReg.In                                Premise(F273)
	S258= PC.Out=>ICache.IEA                                    Premise(F274)
	S259= ICache.IEA=addr+4                                     Path(S234,S258)
	S260= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S259)
	S261= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S260,S242)
	S262= FU.ICacheHit=ICacheHit(addr+4)                        Path(S260,S248)
	S263= ICache.Out=>ICacheReg.In                              Premise(F275)
	S264= PC.Out=>IMMU.IEA                                      Premise(F276)
	S265= IMMU.IEA=addr+4                                       Path(S234,S264)
	S266= CP0.ASID=>IMMU.PID                                    Premise(F277)
	S267= IMMU.PID=pid                                          Path(S235,S266)
	S268= IMMU.Addr={pid,addr+4}                                IMMU-Search(S267,S265)
	S269= IAddrReg.In={pid,addr+4}                              Path(S268,S257)
	S270= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S267,S265)
	S271= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S270,S243)
	S272= ICache.Out=>IR_ID.In                                  Premise(F278)
	S273= ICache.Out=>IR_IMMU.In                                Premise(F279)
	S274= IR_DMMU2.Out=>IR_WB.In                                Premise(F280)
	S275= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F281)
	S276= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F282)
	S277= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F283)
	S278= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F284)
	S279= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F285)
	S280= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F286)
	S281= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F287)
	S282= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F288)
	S283= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F289)
	S284= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F290)
	S285= IR_EX.Out31_26=>CU_EX.Op                              Premise(F291)
	S286= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F292)
	S287= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F293)
	S288= CU_ID.IRFunc1=rT                                      Path(S228,S287)
	S289= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F294)
	S290= CU_ID.IRFunc2=rS                                      Path(S227,S289)
	S291= IR_ID.Out31_26=>CU_ID.Op                              Premise(F295)
	S292= CU_ID.Op=0                                            Path(S226,S291)
	S293= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F296)
	S294= CU_ID.IRFunc=37                                       Path(S231,S293)
	S295= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F297)
	S296= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F298)
	S297= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F299)
	S298= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F300)
	S299= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F301)
	S300= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F302)
	S301= IR_WB.Out31_26=>CU_WB.Op                              Premise(F303)
	S302= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F304)
	S303= CtrlA_EX=0                                            Premise(F305)
	S304= CtrlB_EX=0                                            Premise(F306)
	S305= CtrlALUOut_MEM=1                                      Premise(F307)
	S306= CtrlALUOut_DMMU1=0                                    Premise(F308)
	S307= CtrlALUOut_DMMU2=0                                    Premise(F309)
	S308= CtrlALUOut_WB=0                                       Premise(F310)
	S309= CtrlA_MEM=0                                           Premise(F311)
	S310= CtrlA_WB=0                                            Premise(F312)
	S311= CtrlB_MEM=0                                           Premise(F313)
	S312= CtrlB_WB=0                                            Premise(F314)
	S313= CtrlICache=0                                          Premise(F315)
	S314= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S198,S313)
	S315= CtrlIMMU=0                                            Premise(F316)
	S316= CtrlIR_DMMU1=0                                        Premise(F317)
	S317= CtrlIR_DMMU2=0                                        Premise(F318)
	S318= CtrlIR_EX=0                                           Premise(F319)
	S319= CtrlIR_ID=0                                           Premise(F320)
	S320= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S204,S319)
	S321= CtrlIR_IMMU=0                                         Premise(F321)
	S322= CtrlIR_MEM=1                                          Premise(F322)
	S323= CtrlIR_WB=0                                           Premise(F323)
	S324= CtrlGPR=0                                             Premise(F324)
	S325= GPR[rS]=a                                             GPR-Hold(S209,S324)
	S326= GPR[rT]=b                                             GPR-Hold(S210,S324)
	S327= CtrlIAddrReg=0                                        Premise(F325)
	S328= CtrlPC=0                                              Premise(F326)
	S329= CtrlPCInc=0                                           Premise(F327)
	S330= PC[CIA]=addr                                          PC-Hold(S214,S329)
	S331= PC[Out]=addr+4                                        PC-Hold(S215,S328,S329)
	S332= CtrlIMem=0                                            Premise(F328)
	S333= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S217,S332)
	S334= CtrlICacheReg=0                                       Premise(F329)
	S335= CtrlASIDIn=0                                          Premise(F330)
	S336= CtrlCP0=0                                             Premise(F331)
	S337= CP0[ASID]=pid                                         CP0-Hold(S221,S336)
	S338= CtrlEPCIn=0                                           Premise(F332)
	S339= CtrlExCodeIn=0                                        Premise(F333)
	S340= CtrlIRMux=0                                           Premise(F334)

MEM	S341= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S320)
	S342= IR_ID.Out31_26=0                                      IR-Out(S320)
	S343= IR_ID.Out25_21=rS                                     IR-Out(S320)
	S344= IR_ID.Out20_16=rT                                     IR-Out(S320)
	S345= IR_ID.Out15_11=rD                                     IR-Out(S320)
	S346= IR_ID.Out10_6=0                                       IR-Out(S320)
	S347= IR_ID.Out5_0=37                                       IR-Out(S320)
	S348= PC.CIA=addr                                           PC-Out(S330)
	S349= PC.CIA31_28=addr[31:28]                               PC-Out(S330)
	S350= PC.Out=addr+4                                         PC-Out(S331)
	S351= CP0.ASID=pid                                          CP0-Read-ASID(S337)
	S352= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F335)
	S353= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F336)
	S354= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F337)
	S355= FU.Bub_IF=>CU_IF.Bub                                  Premise(F338)
	S356= FU.Halt_IF=>CU_IF.Halt                                Premise(F339)
	S357= ICache.Hit=>CU_IF.ICacheHit                           Premise(F340)
	S358= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F341)
	S359= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F342)
	S360= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F343)
	S361= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F344)
	S362= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F345)
	S363= ICache.Hit=>FU.ICacheHit                              Premise(F346)
	S364= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F347)
	S365= IR_WB.Out=>FU.IR_WB                                   Premise(F348)
	S366= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F349)
	S367= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F350)
	S368= ALUOut_WB.Out=>FU.InWB                                Premise(F351)
	S369= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F352)
	S370= ALUOut_WB.Out=>GPR.WData                              Premise(F353)
	S371= IR_WB.Out15_11=>GPR.WReg                              Premise(F354)
	S372= IMMU.Addr=>IAddrReg.In                                Premise(F355)
	S373= PC.Out=>ICache.IEA                                    Premise(F356)
	S374= ICache.IEA=addr+4                                     Path(S350,S373)
	S375= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S374)
	S376= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S375,S357)
	S377= FU.ICacheHit=ICacheHit(addr+4)                        Path(S375,S363)
	S378= ICache.Out=>ICacheReg.In                              Premise(F357)
	S379= PC.Out=>IMMU.IEA                                      Premise(F358)
	S380= IMMU.IEA=addr+4                                       Path(S350,S379)
	S381= CP0.ASID=>IMMU.PID                                    Premise(F359)
	S382= IMMU.PID=pid                                          Path(S351,S381)
	S383= IMMU.Addr={pid,addr+4}                                IMMU-Search(S382,S380)
	S384= IAddrReg.In={pid,addr+4}                              Path(S383,S372)
	S385= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S382,S380)
	S386= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S385,S358)
	S387= ICache.Out=>IR_ID.In                                  Premise(F360)
	S388= ICache.Out=>IR_IMMU.In                                Premise(F361)
	S389= IR_DMMU2.Out=>IR_WB.In                                Premise(F362)
	S390= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F363)
	S391= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F364)
	S392= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F365)
	S393= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F366)
	S394= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F367)
	S395= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F368)
	S396= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F369)
	S397= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F370)
	S398= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F371)
	S399= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F372)
	S400= IR_EX.Out31_26=>CU_EX.Op                              Premise(F373)
	S401= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F374)
	S402= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F375)
	S403= CU_ID.IRFunc1=rT                                      Path(S344,S402)
	S404= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F376)
	S405= CU_ID.IRFunc2=rS                                      Path(S343,S404)
	S406= IR_ID.Out31_26=>CU_ID.Op                              Premise(F377)
	S407= CU_ID.Op=0                                            Path(S342,S406)
	S408= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F378)
	S409= CU_ID.IRFunc=37                                       Path(S347,S408)
	S410= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F379)
	S411= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F380)
	S412= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F381)
	S413= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F382)
	S414= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F383)
	S415= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F384)
	S416= IR_WB.Out31_26=>CU_WB.Op                              Premise(F385)
	S417= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F386)
	S418= CtrlA_EX=0                                            Premise(F387)
	S419= CtrlB_EX=0                                            Premise(F388)
	S420= CtrlALUOut_MEM=0                                      Premise(F389)
	S421= CtrlALUOut_DMMU1=1                                    Premise(F390)
	S422= CtrlALUOut_DMMU2=0                                    Premise(F391)
	S423= CtrlALUOut_WB=1                                       Premise(F392)
	S424= CtrlA_MEM=0                                           Premise(F393)
	S425= CtrlA_WB=1                                            Premise(F394)
	S426= CtrlB_MEM=0                                           Premise(F395)
	S427= CtrlB_WB=1                                            Premise(F396)
	S428= CtrlICache=0                                          Premise(F397)
	S429= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S314,S428)
	S430= CtrlIMMU=0                                            Premise(F398)
	S431= CtrlIR_DMMU1=1                                        Premise(F399)
	S432= CtrlIR_DMMU2=0                                        Premise(F400)
	S433= CtrlIR_EX=0                                           Premise(F401)
	S434= CtrlIR_ID=0                                           Premise(F402)
	S435= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S320,S434)
	S436= CtrlIR_IMMU=0                                         Premise(F403)
	S437= CtrlIR_MEM=0                                          Premise(F404)
	S438= CtrlIR_WB=1                                           Premise(F405)
	S439= CtrlGPR=0                                             Premise(F406)
	S440= GPR[rS]=a                                             GPR-Hold(S325,S439)
	S441= GPR[rT]=b                                             GPR-Hold(S326,S439)
	S442= CtrlIAddrReg=0                                        Premise(F407)
	S443= CtrlPC=0                                              Premise(F408)
	S444= CtrlPCInc=0                                           Premise(F409)
	S445= PC[CIA]=addr                                          PC-Hold(S330,S444)
	S446= PC[Out]=addr+4                                        PC-Hold(S331,S443,S444)
	S447= CtrlIMem=0                                            Premise(F410)
	S448= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S333,S447)
	S449= CtrlICacheReg=0                                       Premise(F411)
	S450= CtrlASIDIn=0                                          Premise(F412)
	S451= CtrlCP0=0                                             Premise(F413)
	S452= CP0[ASID]=pid                                         CP0-Hold(S337,S451)
	S453= CtrlEPCIn=0                                           Premise(F414)
	S454= CtrlExCodeIn=0                                        Premise(F415)
	S455= CtrlIRMux=0                                           Premise(F416)

WB	S456= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S435)
	S457= IR_ID.Out31_26=0                                      IR-Out(S435)
	S458= IR_ID.Out25_21=rS                                     IR-Out(S435)
	S459= IR_ID.Out20_16=rT                                     IR-Out(S435)
	S460= IR_ID.Out15_11=rD                                     IR-Out(S435)
	S461= IR_ID.Out10_6=0                                       IR-Out(S435)
	S462= IR_ID.Out5_0=37                                       IR-Out(S435)
	S463= PC.CIA=addr                                           PC-Out(S445)
	S464= PC.CIA31_28=addr[31:28]                               PC-Out(S445)
	S465= PC.Out=addr+4                                         PC-Out(S446)
	S466= CP0.ASID=pid                                          CP0-Read-ASID(S452)
	S467= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F581)
	S468= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F582)
	S469= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F583)
	S470= FU.Bub_IF=>CU_IF.Bub                                  Premise(F584)
	S471= FU.Halt_IF=>CU_IF.Halt                                Premise(F585)
	S472= ICache.Hit=>CU_IF.ICacheHit                           Premise(F586)
	S473= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F587)
	S474= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F588)
	S475= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F589)
	S476= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F590)
	S477= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F591)
	S478= ICache.Hit=>FU.ICacheHit                              Premise(F592)
	S479= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F593)
	S480= IR_WB.Out=>FU.IR_WB                                   Premise(F594)
	S481= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F595)
	S482= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F596)
	S483= ALUOut_WB.Out=>FU.InWB                                Premise(F597)
	S484= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F598)
	S485= ALUOut_WB.Out=>GPR.WData                              Premise(F599)
	S486= IR_WB.Out15_11=>GPR.WReg                              Premise(F600)
	S487= IMMU.Addr=>IAddrReg.In                                Premise(F601)
	S488= PC.Out=>ICache.IEA                                    Premise(F602)
	S489= ICache.IEA=addr+4                                     Path(S465,S488)
	S490= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S489)
	S491= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S490,S472)
	S492= FU.ICacheHit=ICacheHit(addr+4)                        Path(S490,S478)
	S493= ICache.Out=>ICacheReg.In                              Premise(F603)
	S494= PC.Out=>IMMU.IEA                                      Premise(F604)
	S495= IMMU.IEA=addr+4                                       Path(S465,S494)
	S496= CP0.ASID=>IMMU.PID                                    Premise(F605)
	S497= IMMU.PID=pid                                          Path(S466,S496)
	S498= IMMU.Addr={pid,addr+4}                                IMMU-Search(S497,S495)
	S499= IAddrReg.In={pid,addr+4}                              Path(S498,S487)
	S500= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S497,S495)
	S501= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S500,S473)
	S502= ICache.Out=>IR_ID.In                                  Premise(F606)
	S503= ICache.Out=>IR_IMMU.In                                Premise(F607)
	S504= IR_DMMU2.Out=>IR_WB.In                                Premise(F608)
	S505= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F609)
	S506= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F610)
	S507= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F611)
	S508= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F612)
	S509= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F613)
	S510= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F614)
	S511= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F615)
	S512= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F616)
	S513= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F617)
	S514= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F618)
	S515= IR_EX.Out31_26=>CU_EX.Op                              Premise(F619)
	S516= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F620)
	S517= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F621)
	S518= CU_ID.IRFunc1=rT                                      Path(S459,S517)
	S519= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F622)
	S520= CU_ID.IRFunc2=rS                                      Path(S458,S519)
	S521= IR_ID.Out31_26=>CU_ID.Op                              Premise(F623)
	S522= CU_ID.Op=0                                            Path(S457,S521)
	S523= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F624)
	S524= CU_ID.IRFunc=37                                       Path(S462,S523)
	S525= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F625)
	S526= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F626)
	S527= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F627)
	S528= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F628)
	S529= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F629)
	S530= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F630)
	S531= IR_WB.Out31_26=>CU_WB.Op                              Premise(F631)
	S532= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F632)
	S533= CtrlA_EX=0                                            Premise(F633)
	S534= CtrlB_EX=0                                            Premise(F634)
	S535= CtrlALUOut_MEM=0                                      Premise(F635)
	S536= CtrlALUOut_DMMU1=0                                    Premise(F636)
	S537= CtrlALUOut_DMMU2=0                                    Premise(F637)
	S538= CtrlALUOut_WB=0                                       Premise(F638)
	S539= CtrlA_MEM=0                                           Premise(F639)
	S540= CtrlA_WB=0                                            Premise(F640)
	S541= CtrlB_MEM=0                                           Premise(F641)
	S542= CtrlB_WB=0                                            Premise(F642)
	S543= CtrlICache=0                                          Premise(F643)
	S544= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S429,S543)
	S545= CtrlIMMU=0                                            Premise(F644)
	S546= CtrlIR_DMMU1=0                                        Premise(F645)
	S547= CtrlIR_DMMU2=0                                        Premise(F646)
	S548= CtrlIR_EX=0                                           Premise(F647)
	S549= CtrlIR_ID=0                                           Premise(F648)
	S550= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S435,S549)
	S551= CtrlIR_IMMU=0                                         Premise(F649)
	S552= CtrlIR_MEM=0                                          Premise(F650)
	S553= CtrlIR_WB=0                                           Premise(F651)
	S554= CtrlGPR=1                                             Premise(F652)
	S555= CtrlIAddrReg=0                                        Premise(F653)
	S556= CtrlPC=0                                              Premise(F654)
	S557= CtrlPCInc=0                                           Premise(F655)
	S558= PC[CIA]=addr                                          PC-Hold(S445,S557)
	S559= PC[Out]=addr+4                                        PC-Hold(S446,S556,S557)
	S560= CtrlIMem=0                                            Premise(F656)
	S561= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S448,S560)
	S562= CtrlICacheReg=0                                       Premise(F657)
	S563= CtrlASIDIn=0                                          Premise(F658)
	S564= CtrlCP0=0                                             Premise(F659)
	S565= CP0[ASID]=pid                                         CP0-Hold(S452,S564)
	S566= CtrlEPCIn=0                                           Premise(F660)
	S567= CtrlExCodeIn=0                                        Premise(F661)
	S568= CtrlIRMux=0                                           Premise(F662)

POST	S544= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S429,S543)
	S550= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S435,S549)
	S558= PC[CIA]=addr                                          PC-Hold(S445,S557)
	S559= PC[Out]=addr+4                                        PC-Hold(S446,S556,S557)
	S561= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S448,S560)
	S565= CP0[ASID]=pid                                         CP0-Hold(S452,S564)

