// Seed: 2953198311
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri id_6,
    input tri0 id_7,
    output wand id_8,
    output wire id_9,
    output wire id_10,
    input tri0 id_11
    , id_18,
    output tri1 id_12,
    output uwire id_13,
    input tri0 id_14,
    input tri1 id_15#(.id_19(~id_1)),
    output tri id_16
);
  wire id_20;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input wand id_2,
    output wire id_3,
    input supply0 id_4,
    output uwire id_5,
    input wire id_6,
    input wor id_7,
    output uwire id_8,
    input tri id_9,
    output supply1 id_10,
    output tri0 id_11,
    input tri1 id_12,
    output wand id_13,
    input uwire id_14,
    input wand id_15,
    input uwire id_16,
    input tri id_17,
    output uwire id_18,
    input supply1 id_19,
    input wand id_20,
    input wor id_21
);
  assign id_8 = 1;
  nand (id_10, id_4, id_7, id_12, id_0, id_15, id_20, id_9, id_2, id_14, id_6, id_16, id_17);
  module_0(
      id_2,
      id_16,
      id_2,
      id_8,
      id_9,
      id_19,
      id_10,
      id_12,
      id_18,
      id_13,
      id_5,
      id_15,
      id_10,
      id_5,
      id_0,
      id_15,
      id_10
  );
  assign id_18 = 1;
endmodule
