
<dsp-builder xmlns="http://www.altera.com/ns/2011/dsp-builder">

  <design version="1.2">
    <param name="designGenerator">"DSP Builder"</param>
    <param name="designGeneratorVersion">"22.4 b "</param>
    <param name="fastSimGenerationEnabled">false</param>
    <param name="generateAbsoluteOutputPath">"/mnt/media/Drive_I/Projects/Annamalai/IN_Phipps_peak/Azure/IN-PhippsPeak_FPGA/src/dspba/mdl/dec_dly_comp/../../rtl/dec_dly_comp_rtl"</param>
    <param name="generateLanguage">SystemVerilog</param>
    <param name="generateOutputPath">"../../rtl/dec_dly_comp_rtl"</param>
    <param name="generateSingleConduitInterface">true</param>
    <param name="generateSubPath">dec_dly_comp</param>
    <param name="libWrapperDefaultInstanceCount">1</param>
    <param name="libWrapperFunctionName">""</param>
    <param name="libWrapperGenerationEnabled">false</param>
    <param name="libWrapperIsVariableLatency">false</param>
    <param name="libWrapperPackValidInData">false</param>
    <param name="libWrapperTarget">libWrapperTargetOCL</param>
    <param name="libWrapperType">libWrapperTypeStateful</param>
    <model name="dec_dly_comp_DUT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="generateHwTcl">true</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkHasDeviceBlock">true</param>
      <param name="simulinkPath">"dec_dly_comp/DUT"</param>
      <param name="simulinkPortData">(((3 DDC_Ant_Data_In false true false true 16 14 8) (2 DDC_Chan_In false ^4 8 0 1) (1 DDC_Valid_In true false false false 1 0 1)) ((3 "alq_l1_cout " false ^4 8 0 1) (1 alq_l1_dout false true false true 32 27 4) (2 alq_l1_vout true false false false 1 0 1) (6 alq_l2_cout false ^4 8 0 1) (4 alq_l2_dout false true false true 32 27 4) (5 alq_l2_vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthOutputMode">synthOutputHDLRoot</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <param name="synthTopLevel">true</param>
      <block name="DUT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/dec_dly_comp_DUT_DUT]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (8 16 14 0 1 1) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 In_v)">[/dec_dly_comp_DUT/inputBlock/(1 DDC_Valid_In)]</param>
        <param name="(2 In_c)">[/dec_dly_comp_DUT/inputBlock/(2 DDC_Chan_In)]</param>
        <param name="(3 In_d)">[/dec_dly_comp_DUT/inputBlock/(3 DDC_Ant_Data_In)]</param>
        <wire name="(1 q1)"/>
        <wire name="(2 q_v1)"/>
        <wire name="(3 q_c1)"/>
        <wire name="(4 q2)"/>
        <wire name="(5 q_v2)"/>
        <wire name="(6 q_c2)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (8 16 14 0 1 1))</param>
        <wire name="(1 DDC_Valid_In)"/>
        <wire name="(2 DDC_Chan_In)"/>
        <wire name="(3 DDC_Ant_Data_In)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="metadataTuple">()</param>
        <param name="(1 alq_l1_dout)">[/dec_dly_comp_DUT/DUT/(1 q1)]</param>
        <param name="(2 alq_l1_vout)">[/dec_dly_comp_DUT/DUT/(2 q_v1)]</param>
        <param name="(3 &quot;alq_l1_cout &quot;)">[/dec_dly_comp_DUT/DUT/(3 q_c1)]</param>
        <param name="(4 alq_l2_dout)">[/dec_dly_comp_DUT/DUT/(4 q2)]</param>
        <param name="(5 alq_l2_vout)">[/dec_dly_comp_DUT/DUT/(5 q_v2)]</param>
        <param name="(6 alq_l2_cout)">[/dec_dly_comp_DUT/DUT/(6 q_c2)]</param>
      </block>
      <block name="(pin (1 DDC_Valid_In))">
        <param name="0">[/dec_dly_comp_DUT/inputBlock/(1 DDC_Valid_In)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (1 alq_l1_dout))">
        <param name="0">[/dec_dly_comp_DUT/DUT/(1 q1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeVector 4 (typeComplex (typeSFixed 5 27)))</param>
      </block>
      <block name="(pin (2 DDC_Chan_In))">
        <param name="0">[/dec_dly_comp_DUT/inputBlock/(2 DDC_Chan_In)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (2 alq_l1_vout))">
        <param name="0">[/dec_dly_comp_DUT/DUT/(2 q_v1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (3 DDC_Ant_Data_In))">
        <param name="0">[/dec_dly_comp_DUT/inputBlock/(3 DDC_Ant_Data_In)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeVector 8 (typeComplex (typeSFixed 2 14)))</param>
      </block>
      <block name="(pin (3 &quot;alq_l1_cout &quot;))">
        <param name="0">[/dec_dly_comp_DUT/DUT/(3 q_c1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (4 alq_l2_dout))">
        <param name="0">[/dec_dly_comp_DUT/DUT/(4 q2)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeVector 4 (typeComplex (typeSFixed 5 27)))</param>
      </block>
      <block name="(pin (5 alq_l2_vout))">
        <param name="0">[/dec_dly_comp_DUT/DUT/(5 q_v2)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (6 alq_l2_cout))">
        <param name="0">[/dec_dly_comp_DUT/DUT/(6 q_c2)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
    </model>
    <model name="dec_dly_comp_DUT_DUT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (8 16 14 0 1 1) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"dec_dly_comp/DUT/DUT"</param>
      <param name="simulinkPortData">(((2 In_c false ^4 8 0 1) (3 In_d false true false true 16 14 8) (1 In_v true false false false 1 0 1)) ((1 q1 false true false true 32 27 4) (4 q2 false true false true 32 27 4) (3 q_c1 false ^4 8 0 1) (6 q_c2 false ^4 8 0 1) (2 q_v1 true false false false 1 0 1) (5 q_v2 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Antenna_Gain Delay Compensation&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation"]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din_a1)">[/dec_dly_comp_DUT_DUT/"By-Pass"/(1 din_a1)]</param>
        <param name="(2 vin_a1)">[/dec_dly_comp_DUT_DUT/"By-Pass"/(2 vin_a1)]</param>
        <param name="(3 cin_a1)">[/dec_dly_comp_DUT_DUT/"By-Pass"/(3 cin_a1)]</param>
        <wire name="(1 altq)"/>
        <wire name="(2 altv)"/>
        <wire name="(3 altc)"/>
        <wire name="(4 altq1)"/>
        <wire name="(5 altv1)"/>
        <wire name="(6 altc1)"/>
      </block>
      <block name="&quot;By-Pass&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"dec_dly_comp_DUT_DUT_By-Pass"]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (8 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din_dec_out)">[/dec_dly_comp_DUT_DUT/Polyphase_Decimator/(1 q)]</param>
        <param name="(2 din_dec_in)">[/dec_dly_comp_DUT_DUT/inputBlock/(3 In_d)]</param>
        <param name="(3 vin_dec_out)">[/dec_dly_comp_DUT_DUT/Polyphase_Decimator/(2 qv)]</param>
        <param name="(4 cin_dec_in)">[/dec_dly_comp_DUT_DUT/inputBlock/(2 In_c)]</param>
        <param name="(5 cin_dec_out)">[/dec_dly_comp_DUT_DUT/Polyphase_Decimator/(3 qc)]</param>
        <param name="(6 vin_dec_in)">[/dec_dly_comp_DUT_DUT/inputBlock/(1 In_v)]</param>
        <wire name="(1 din_a1)"/>
        <wire name="(2 vin_a1)"/>
        <wire name="(3 cin_a1)"/>
      </block>
      <block name="Polyphase_Decimator">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator]</param>
        <param name="simulinkExtraCacheKeys">((8 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 d)">[/dec_dly_comp_DUT_DUT/inputBlock/(3 In_d)]</param>
        <param name="(2 v)">[/dec_dly_comp_DUT_DUT/inputBlock/(1 In_v)]</param>
        <param name="(3 c)">[/dec_dly_comp_DUT_DUT/inputBlock/(2 In_c)]</param>
        <wire name="(1 q)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
      </block>
      <block name="RegField">
        <param name="AMMregisterDesc">Version_Output</param>
        <param name="AMMregisterInitValue">1</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">31</param>
        <param name="AMMregisterName">"DDC_LINEUP_param.reg_version.mem_offset"</param>
        <param name="AMMregisterOutType">(typeUFixed 32 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">13</param>
        <param name="simulinkExtraCacheKeys">((1 32 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="enb_subsys">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/dec_dly_comp_DUT_DUT_enb_subsys]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (0 ^6))</param>
        <param name="(1 In1)">[/dec_dly_comp_DUT_DUT/Polyphase_Decimator/(1 q)]</param>
        <param name="(unknownPort 0)">[/dec_dly_comp_DUT_DUT/Polyphase_Decimator/(2 qv)]</param>
      </block>
      <block name="enb_subsys1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/dec_dly_comp_DUT_DUT_enb_subsys1]</param>
        <param name="simulinkExtraCacheKeys">((8 16 14 0 1 1) (0 ^6))</param>
        <param name="(1 In_d)">[/dec_dly_comp_DUT_DUT/inputBlock/(3 In_d)]</param>
        <param name="(unknownPort 0)">[/dec_dly_comp_DUT_DUT/inputBlock/(1 In_v)]</param>
      </block>
      <block name="enb_subsys2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/dec_dly_comp_DUT_DUT_enb_subsys2]</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (0 ^6))</param>
        <param name="(1 altq)">[/dec_dly_comp_DUT_DUT/"Antenna_Gain Delay Compensation"/(4 altq1)]</param>
        <param name="(unknownPort 0)">[/dec_dly_comp_DUT_DUT/"Antenna_Gain Delay Compensation"/(5 altv1)]</param>
      </block>
      <block name="enb_subsys6">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/dec_dly_comp_DUT_DUT_enb_subsys6]</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (0 ^6))</param>
        <param name="(1 altq)">[/dec_dly_comp_DUT_DUT/"Antenna_Gain Delay Compensation"/(1 altq)]</param>
        <param name="(unknownPort 0)">[/dec_dly_comp_DUT_DUT/"Antenna_Gain Delay Compensation"/(2 altv)]</param>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (8 16 14 0 1 1))</param>
        <wire name="(1 In_v)"/>
        <wire name="(2 In_c)"/>
        <wire name="(3 In_d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 q1)">[/dec_dly_comp_DUT_DUT/"Antenna_Gain Delay Compensation"/(1 altq)]</param>
        <param name="(2 q_v1)">[/dec_dly_comp_DUT_DUT/"Antenna_Gain Delay Compensation"/(2 altv)]</param>
        <param name="(3 q_c1)">[/dec_dly_comp_DUT_DUT/"Antenna_Gain Delay Compensation"/(3 altc)]</param>
        <param name="(4 q2)">[/dec_dly_comp_DUT_DUT/"Antenna_Gain Delay Compensation"/(4 altq1)]</param>
        <param name="(5 q_v2)">[/dec_dly_comp_DUT_DUT/"Antenna_Gain Delay Compensation"/(5 altv1)]</param>
        <param name="(6 q_c2)">[/dec_dly_comp_DUT_DUT/"Antenna_Gain Delay Compensation"/(6 altc1)]</param>
      </block>
    </model>
    <model name="&quot;dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation"</param>
      <param name="simulinkPortData">(((3 cin_a1 false ^4 8 0 1) (1 din_a1 false true false true 16 14 4) (2 vin_a1 true false false false 1 0 1)) ((3 altc false ^4 8 0 1) (6 altc1 false ^4 8 0 1) (1 altq false true false true 32 27 4) (4 altq1 false true false true 32 27 4) (2 altv true false false false 1 0 1) (5 altv1 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Ant Gain&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 In1)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation"/inputBlock/(2 vin_a1)]</param>
        <param name="(2 In2)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation"/inputBlock/(3 cin_a1)]</param>
        <param name="(3 In3)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation"/inputBlock/(1 din_a1)]</param>
        <wire name="(1 dout1)"/>
        <wire name="(2 vout1)"/>
        <wire name="(3 cout1)"/>
        <wire name="(4 dout2)"/>
        <wire name="(5 vout2)"/>
        <wire name="(6 cout2)"/>
      </block>
      <block name="&quot;Delay Compensation&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"]</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din_a1)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation"/"Ant Gain"/(1 dout1)]</param>
        <param name="(2 vin_a1)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation"/"Ant Gain"/(2 vout1)]</param>
        <param name="(3 cin_a1)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation"/"Ant Gain"/(3 cout1)]</param>
        <param name="(4 din_a2)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation"/"Ant Gain"/(4 dout2)]</param>
        <param name="(5 vin_a2)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation"/"Ant Gain"/(5 vout2)]</param>
        <param name="(6 cin_a2)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation"/"Ant Gain"/(6 cout2)]</param>
        <wire name="(1 altq)"/>
        <wire name="(2 altv)"/>
        <wire name="(3 altc)"/>
        <wire name="(4 altq1)"/>
        <wire name="(5 altqv1)"/>
        <wire name="(6 altc1)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 din_a1)"/>
        <wire name="(2 vin_a1)"/>
        <wire name="(3 cin_a1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 altq)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation"/"Delay Compensation"/(1 altq)]</param>
        <param name="(2 altv)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation"/"Delay Compensation"/(2 altv)]</param>
        <param name="(3 altc)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation"/"Delay Compensation"/(3 altc)]</param>
        <param name="(4 altq1)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation"/"Delay Compensation"/(4 altq1)]</param>
        <param name="(5 altv1)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation"/"Delay Compensation"/(5 altqv1)]</param>
        <param name="(6 altc1)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation"/"Delay Compensation"/(6 altc1)]</param>
      </block>
    </model>
    <model name="&quot;dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Ant Gain"</param>
      <param name="simulinkPortData">(((1 In1 true false false false 1 0 1) (2 In2 false ^4 8 0 1) (3 In3 false true false true 16 14 4)) ((3 cout1 false ^4 8 0 1) (6 cout2 false ^4 8 0 1) (1 dout1 false true false true 32 27 4) (4 dout2 false true false true 32 27 4) (2 vout1 true false false false 1 0 1) (5 vout2 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="ChannelIn">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/inputBlock/(3 In3)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/inputBlock/(2 In2)]</param>
        <param name="portValid">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/inputBlock/(1 In1)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1))</param>
        <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Ant Gain/ChannelIn"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/Mux/vectorConcatWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/ChannelIn/wireChannel]</param>
        <param name="portValid">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1))</param>
        <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Ant Gain/ChannelOut"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut1">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/Mux/vectorConcatWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/ChannelIn/wireChannel]</param>
        <param name="portValid">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1))</param>
        <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Ant Gain/ChannelOut1"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Demux">
        <param name="blockType">vectorSplitBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 16 14 0 1 1) ^4)</param>
        <param name="vectorSplitPortIn">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/ChannelIn/0]</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
      </block>
      <block name="Mult">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/Demux/0]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/RegField/AMMregisterWireData]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 16 13 0 0 0) (1 32 27 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult1">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/Demux/1]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/RegField1/AMMregisterWireData]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 16 13 0 0 0) (1 32 27 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult2">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/Demux/2]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/RegField2/AMMregisterWireData]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 16 13 0 0 0) (1 32 27 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult3">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/Demux/3]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/RegField3/AMMregisterWireData]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 16 13 0 0 0) (1 32 27 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/Mult/primWireOut]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/Mult1/primWireOut]</param>
        <param name="2">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/Mult2/primWireOut]</param>
        <param name="3">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/Mult3/primWireOut]</param>
        <param name="blockType">vectorConcatBlock</param>
        <param name="simulinkExtraCacheKeys">((1 32 27 0 1 1) ^4 (4 32 27 0 1 1))</param>
        <wire name="vectorConcatWireOut"/>
      </block>
      <block name="RegField">
        <param name="AMMregisterDesc">"Digital Gain per Antenna"</param>
        <param name="AMMregisterInitValue">1</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">15</param>
        <param name="AMMregisterName">DDC_Gain_Ant1_offset</param>
        <param name="AMMregisterOutType">(typeUFixed 3 13)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">0</param>
        <param name="simulinkExtraCacheKeys">((1 16 13 0 0 0))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField1">
        <param name="AMMregisterDesc">"Digital Gain per Antenna"</param>
        <param name="AMMregisterInitValue">1</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">15</param>
        <param name="AMMregisterName">DDC_Gain_Ant2_offset</param>
        <param name="AMMregisterOutType">(typeUFixed 3 13)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 13 0 0 0))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField2">
        <param name="AMMregisterDesc">"Digital Gain per Antenna"</param>
        <param name="AMMregisterInitValue">1</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">15</param>
        <param name="AMMregisterName">DDC_Gain_Ant3_offset</param>
        <param name="AMMregisterOutType">(typeUFixed 3 13)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">2</param>
        <param name="simulinkExtraCacheKeys">((1 16 13 0 0 0))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField3">
        <param name="AMMregisterDesc">"Digital Gain per Antenna"</param>
        <param name="AMMregisterInitValue">1</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">15</param>
        <param name="AMMregisterName">DDC_Gain_Ant4_offset</param>
        <param name="AMMregisterOutType">(typeUFixed 3 13)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">3</param>
        <param name="simulinkExtraCacheKeys">((1 16 13 0 0 0))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="TraceAntennaData1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain_TraceAntennaData1"]</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (1 8 0 ^4) (0 ^6))</param>
        <param name="(1 DataIn)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/Mux/vectorConcatWireOut]</param>
        <param name="(2 ChIn)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/ChannelIn/wireChannel]</param>
        <param name="(unknownPort 0)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/ChannelIn/wireValid]</param>
      </block>
      <block name="TraceAntennaData4">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain_TraceAntennaData4"]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 8 0 ^4) (0 ^6))</param>
        <param name="(1 DataIn)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/ChannelIn/0]</param>
        <param name="(2 ChIn)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/ChannelIn/wireChannel]</param>
        <param name="(unknownPort 0)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/ChannelIn/wireValid]</param>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1))</param>
        <wire name="(1 In1)"/>
        <wire name="(2 In2)"/>
        <wire name="(3 In3)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 dout1)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/ChannelOut/0]</param>
        <param name="(2 vout1)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/ChannelOut/wireValid]</param>
        <param name="(3 cout1)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/ChannelOut/wireChannel]</param>
        <param name="(4 dout2)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/ChannelOut1/0]</param>
        <param name="(5 vout2)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/ChannelOut1/wireValid]</param>
        <param name="(6 cout2)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain"/ChannelOut1/wireChannel]</param>
      </block>
    </model>
    <model name="&quot;dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain_TraceAntennaData1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (1 8 0 ^4) (0 ^6))</param>
      <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Ant Gain/TraceAntennaData1"</param>
      <param name="simulinkPortData">(((2 ChIn false ^4 8 0 1) (1 DataIn false true false true 32 27 4)) ())</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (1 8 0 ^4) (0 ^6))</param>
        <wire name="(1 DataIn)"/>
        <wire name="(2 ChIn)"/>
      </block>
    </model>
    <model name="&quot;dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Ant Gain_TraceAntennaData4&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 8 0 ^4) (0 ^6))</param>
      <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Ant Gain/TraceAntennaData4"</param>
      <param name="simulinkPortData">(((2 ChIn false ^4 8 0 1) (1 DataIn false true false true 16 14 4)) ())</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 8 0 ^4) (0 ^6))</param>
        <wire name="(1 DataIn)"/>
        <wire name="(2 ChIn)"/>
      </block>
    </model>
    <model name="&quot;dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Delay Compensation"</param>
      <param name="simulinkPortData">(((3 cin_a1 false ^4 8 0 1) (6 cin_a2 false ^4 8 0 1) (1 din_a1 false true false true 32 27 4) (4 din_a2 false true false true 32 27 4) (2 vin_a1 true false false false 1 0 1) (5 vin_a2 true false false false 1 0 1)) ((3 altc false ^4 8 0 1) (6 altc1 false ^4 8 0 1) (1 altq false true false true 32 27 4) (4 altq1 false true false true 32 27 4) (5 altqv1 true false false false 1 0 1) (2 altv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="ChannelIn">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/inputBlock/(1 din_a1)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/inputBlock/(3 cin_a1)]</param>
        <param name="portValid">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/inputBlock/(2 vin_a1)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1))</param>
        <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Delay Compensation/ChannelIn"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelIn1">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/inputBlock/(4 din_a2)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/inputBlock/(6 cin_a2)]</param>
        <param name="portValid">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/inputBlock/(5 vin_a2)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1))</param>
        <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Delay Compensation/ChannelIn1"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Subsystem/(1 Out3)]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/ChannelIn/wireChannel]</param>
        <param name="portValid">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay9/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1))</param>
        <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Delay Compensation/ChannelOut"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut1">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Subsystem1/(1 Out3)]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/ChannelIn1/wireChannel]</param>
        <param name="portValid">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay10/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1))</param>
        <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Delay Compensation/ChannelOut1"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">255</param>
        <param name="counterLimit">256</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter1">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">255</param>
        <param name="counterLimit">256</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/ChannelIn1/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RegField1">
        <param name="AMMregisterDesc">"Delay Compensation Value"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">7</param>
        <param name="AMMregisterName">DDC_Delay_Comp_offset_ant3_1</param>
        <param name="AMMregisterOutType">(typeUFixed 8 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">7</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField2">
        <param name="AMMregisterDesc">"Delay Compensation Value"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">7</param>
        <param name="AMMregisterName">DDC_Delay_Comp_offset_ant4_1</param>
        <param name="AMMregisterOutType">(typeUFixed 8 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">8</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField3">
        <param name="AMMregisterDesc">"Delay Compensation Value"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">7</param>
        <param name="AMMregisterName">DDC_Delay_Comp_offset_ant3_2</param>
        <param name="AMMregisterOutType">(typeUFixed 8 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">11</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField4">
        <param name="AMMregisterDesc">"Delay Compensation Value"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">7</param>
        <param name="AMMregisterName">DDC_Delay_Comp_offset_ant1_1</param>
        <param name="AMMregisterOutType">(typeUFixed 8 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">5</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField6">
        <param name="AMMregisterDesc">"Delay Compensation Value"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">7</param>
        <param name="AMMregisterName">DDC_Delay_Comp_offset_ant2_1</param>
        <param name="AMMregisterOutType">(typeUFixed 8 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">6</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField7">
        <param name="AMMregisterDesc">"Delay Compensation Value"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">7</param>
        <param name="AMMregisterName">DDC_Delay_Comp_offset_ant4_2</param>
        <param name="AMMregisterOutType">(typeUFixed 8 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">12</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField8">
        <param name="AMMregisterDesc">"Delay Compensation Value"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">7</param>
        <param name="AMMregisterName">DDC_Delay_Comp_offset_ant1_2</param>
        <param name="AMMregisterOutType">(typeUFixed 8 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">9</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField9">
        <param name="AMMregisterDesc">"Delay Compensation Value"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">7</param>
        <param name="AMMregisterName">DDC_Delay_Comp_offset_ant2_2</param>
        <param name="AMMregisterOutType">(typeUFixed 8 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">10</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Sub4_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay10">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/ChannelIn1/wireValid]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Sub5_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay3">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Sub6_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay4">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay5">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Sub1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay6">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Sub2_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay7">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Sub3_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay8">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Sub7_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay9">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/ChannelIn/wireValid]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Counter/primWireOut]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/RegField4/AMMregisterWireData]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub1">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Counter/primWireOut]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/RegField6/AMMregisterWireData]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub1_PostCast_primWireOut">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Sub1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub2">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Counter/primWireOut]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/RegField1/AMMregisterWireData]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub2_PostCast_primWireOut">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Sub2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub3">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Counter/primWireOut]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/RegField2/AMMregisterWireData]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub3_PostCast_primWireOut">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Sub3/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub4">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Counter1/primWireOut]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/RegField8/AMMregisterWireData]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub4_PostCast_primWireOut">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Sub4/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub5">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Counter1/primWireOut]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/RegField9/AMMregisterWireData]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub5_PostCast_primWireOut">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Sub5/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub6">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Counter1/primWireOut]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/RegField3/AMMregisterWireData]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub6_PostCast_primWireOut">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Sub6/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub7">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Counter1/primWireOut]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/RegField7/AMMregisterWireData]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub7_PostCast_primWireOut">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Sub7/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Subsystem">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (4 32 27 0 1 1) (1 8 0 ^4) ^5 (4 32 27 0 1 1))</param>
        <param name="(1 WR_EN)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/ChannelIn/wireValid]</param>
        <param name="(2 data_in)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/ChannelIn/0]</param>
        <param name="(3 &quot;WR-add&quot;)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Counter/primWireOut]</param>
        <param name="(4 &quot;RD-add1&quot;)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay4/primWireOut]</param>
        <param name="(5 &quot;RD-add2&quot;)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay5/primWireOut]</param>
        <param name="(6 &quot;RD-add3&quot;)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay6/primWireOut]</param>
        <param name="(7 &quot;RD-add4&quot;)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay7/primWireOut]</param>
        <wire name="(1 Out3)"/>
      </block>
      <block name="Subsystem1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (4 32 27 0 1 1) (1 8 0 ^4) ^5 (4 32 27 0 1 1))</param>
        <param name="(1 WR_EN)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/ChannelIn1/wireValid]</param>
        <param name="(2 data_in)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/ChannelIn1/0]</param>
        <param name="(3 &quot;WR-add&quot;)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/Counter1/primWireOut]</param>
        <param name="(4 &quot;RD-add1&quot;)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay1/primWireOut]</param>
        <param name="(5 &quot;RD-add2&quot;)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay2/primWireOut]</param>
        <param name="(6 &quot;RD-add3&quot;)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay3/primWireOut]</param>
        <param name="(7 &quot;RD-add4&quot;)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay8/primWireOut]</param>
        <wire name="(1 Out3)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 din_a1)"/>
        <wire name="(2 vin_a1)"/>
        <wire name="(3 cin_a1)"/>
        <wire name="(4 din_a2)"/>
        <wire name="(5 vin_a2)"/>
        <wire name="(6 cin_a2)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 altq)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/ChannelOut/0]</param>
        <param name="(2 altv)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/ChannelOut/wireValid]</param>
        <param name="(3 altc)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/ChannelOut/wireChannel]</param>
        <param name="(4 altq1)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/ChannelOut1/0]</param>
        <param name="(5 altqv1)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/ChannelOut1/wireValid]</param>
        <param name="(6 altc1)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/ChannelOut1/wireChannel]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay10 loopPin)">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay10/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay3 loopPin)">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay3/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay4 loopPin)">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay4/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay5 loopPin)">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay5/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay6 loopPin)">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay6/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay7 loopPin)">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay7/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay8 loopPin)">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay8/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay9 loopPin)">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation"/SampleDelay9/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (4 32 27 0 1 1) (1 8 0 ^4) ^5 (4 32 27 0 1 1))</param>
      <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Delay Compensation/Subsystem"</param>
      <param name="simulinkPortData">(((4 "RD-add1" false ^4 8 0 1) (5 "RD-add2" false ^4 8 0 1) (6 "RD-add3" false ^4 8 0 1) (7 "RD-add4" false ^4 8 0 1) (3 "WR-add" false ^4 8 0 1) (1 WR_EN true false false false 1 0 1) (2 data_in false true false true 32 27 4)) ((1 Out3 false true false true 32 27 4)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Demux">
        <param name="blockType">vectorSplitBlock</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (1 32 27 0 1 1) ^4)</param>
        <param name="vectorSplitPortIn">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/inputBlock/(2 data_in)]</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
      </block>
      <block name="DualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^256)</param>
        <param name="dualMemPortAddr1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/inputBlock/(3 "WR-add")]</param>
        <param name="dualMemPortAddr2">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/inputBlock/(4 "RD-add1")]</param>
        <param name="dualMemPortData1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/Demux/0]</param>
        <param name="dualMemPortWrite1En">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/inputBlock/(1 WR_EN)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 32 27 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 32 27 0 1 1) (1 32 27 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="DualMem1">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^256)</param>
        <param name="dualMemPortAddr1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/inputBlock/(3 "WR-add")]</param>
        <param name="dualMemPortAddr2">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/inputBlock/(5 "RD-add2")]</param>
        <param name="dualMemPortData1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/Demux/1]</param>
        <param name="dualMemPortWrite1En">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/inputBlock/(1 WR_EN)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 32 27 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 32 27 0 1 1) (1 32 27 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="DualMem2">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^256)</param>
        <param name="dualMemPortAddr1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/inputBlock/(3 "WR-add")]</param>
        <param name="dualMemPortAddr2">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/inputBlock/(6 "RD-add3")]</param>
        <param name="dualMemPortData1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/Demux/2]</param>
        <param name="dualMemPortWrite1En">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/inputBlock/(1 WR_EN)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 32 27 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 32 27 0 1 1) (1 32 27 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="DualMem3">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^256)</param>
        <param name="dualMemPortAddr1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/inputBlock/(3 "WR-add")]</param>
        <param name="dualMemPortAddr2">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/inputBlock/(7 "RD-add4")]</param>
        <param name="dualMemPortData1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/Demux/3]</param>
        <param name="dualMemPortWrite1En">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/inputBlock/(1 WR_EN)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 32 27 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 32 27 0 1 1) (1 32 27 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Mux">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/DualMem/dualMemWireData2]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/DualMem1/dualMemWireData2]</param>
        <param name="2">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/DualMem2/dualMemWireData2]</param>
        <param name="3">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/DualMem3/dualMemWireData2]</param>
        <param name="blockType">vectorConcatBlock</param>
        <param name="simulinkExtraCacheKeys">((1 32 27 0 1 1) ^4 (4 32 27 0 1 1))</param>
        <wire name="vectorConcatWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (4 32 27 0 1 1) (1 8 0 ^4) ^5)</param>
        <wire name="(1 WR_EN)"/>
        <wire name="(2 data_in)"/>
        <wire name="(3 &quot;WR-add&quot;)"/>
        <wire name="(4 &quot;RD-add1&quot;)"/>
        <wire name="(5 &quot;RD-add2&quot;)"/>
        <wire name="(6 &quot;RD-add3&quot;)"/>
        <wire name="(7 &quot;RD-add4&quot;)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1))</param>
        <param name="(1 Out3)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem"/Mux/vectorConcatWireOut]</param>
      </block>
    </model>
    <model name="&quot;dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (4 32 27 0 1 1) (1 8 0 ^4) ^5 (4 32 27 0 1 1))</param>
      <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Delay Compensation/Subsystem1"</param>
      <param name="simulinkPortData">(((4 "RD-add1" false ^4 8 0 1) (5 "RD-add2" false ^4 8 0 1) (6 "RD-add3" false ^4 8 0 1) (7 "RD-add4" false ^4 8 0 1) (3 "WR-add" false ^4 8 0 1) (1 WR_EN true false false false 1 0 1) (2 data_in false true false true 32 27 4)) ((1 Out3 false true false true 32 27 4)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Demux">
        <param name="blockType">vectorSplitBlock</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (1 32 27 0 1 1) ^4)</param>
        <param name="vectorSplitPortIn">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/inputBlock/(2 data_in)]</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
      </block>
      <block name="DualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^256)</param>
        <param name="dualMemPortAddr1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/inputBlock/(3 "WR-add")]</param>
        <param name="dualMemPortAddr2">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/inputBlock/(4 "RD-add1")]</param>
        <param name="dualMemPortData1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/Demux/0]</param>
        <param name="dualMemPortWrite1En">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/inputBlock/(1 WR_EN)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 32 27 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 32 27 0 1 1) (1 32 27 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="DualMem1">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^256)</param>
        <param name="dualMemPortAddr1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/inputBlock/(3 "WR-add")]</param>
        <param name="dualMemPortAddr2">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/inputBlock/(5 "RD-add2")]</param>
        <param name="dualMemPortData1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/Demux/1]</param>
        <param name="dualMemPortWrite1En">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/inputBlock/(1 WR_EN)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 32 27 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 32 27 0 1 1) (1 32 27 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="DualMem2">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^256)</param>
        <param name="dualMemPortAddr1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/inputBlock/(3 "WR-add")]</param>
        <param name="dualMemPortAddr2">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/inputBlock/(6 "RD-add3")]</param>
        <param name="dualMemPortData1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/Demux/2]</param>
        <param name="dualMemPortWrite1En">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/inputBlock/(1 WR_EN)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 32 27 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 32 27 0 1 1) (1 32 27 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="DualMem3">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^256)</param>
        <param name="dualMemPortAddr1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/inputBlock/(3 "WR-add")]</param>
        <param name="dualMemPortAddr2">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/inputBlock/(7 "RD-add4")]</param>
        <param name="dualMemPortData1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/Demux/3]</param>
        <param name="dualMemPortWrite1En">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/inputBlock/(1 WR_EN)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 32 27 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 32 27 0 1 1) (1 32 27 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Mux">
        <param name="0">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/DualMem/dualMemWireData2]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/DualMem1/dualMemWireData2]</param>
        <param name="2">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/DualMem2/dualMemWireData2]</param>
        <param name="3">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/DualMem3/dualMemWireData2]</param>
        <param name="blockType">vectorConcatBlock</param>
        <param name="simulinkExtraCacheKeys">((1 32 27 0 1 1) ^4 (4 32 27 0 1 1))</param>
        <wire name="vectorConcatWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (4 32 27 0 1 1) (1 8 0 ^4) ^5)</param>
        <wire name="(1 WR_EN)"/>
        <wire name="(2 data_in)"/>
        <wire name="(3 &quot;WR-add&quot;)"/>
        <wire name="(4 &quot;RD-add1&quot;)"/>
        <wire name="(5 &quot;RD-add2&quot;)"/>
        <wire name="(6 &quot;RD-add3&quot;)"/>
        <wire name="(7 &quot;RD-add4&quot;)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1))</param>
        <param name="(1 Out3)">[/"dec_dly_comp_DUT_DUT_Antenna_Gain Delay Compensation_Delay Compensation_Subsystem1"/Mux/vectorConcatWireOut]</param>
      </block>
    </model>
    <model name="&quot;dec_dly_comp_DUT_DUT_By-Pass&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="resetMinimizationModelEnable">false</param>
      <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (8 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"dec_dly_comp/DUT/DUT/By-Pass"</param>
      <param name="simulinkPortData">(((4 cin_dec_in false ^4 8 0 1) (5 cin_dec_out false ^4 8 0 1) (2 din_dec_in false true false true 16 14 8) (1 din_dec_out false true false true 16 14 4) (6 vin_dec_in true false false false 1 0 1) (3 vin_dec_out true false false false 1 0 1)) ((3 cin_a1 false ^4 8 0 1) (1 din_a1 false true false true 16 14 4) (2 vin_a1 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="BitExtract1">
        <param name="0">[/"dec_dly_comp_DUT_DUT_By-Pass"/SampleDelay/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Channel_In1_HB_Bypass">
        <param name="0">[/"dec_dly_comp_DUT_DUT_By-Pass"/inputBlock/(2 din_dec_in)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/"dec_dly_comp_DUT_DUT_By-Pass"/inputBlock/(4 cin_dec_in)]</param>
        <param name="portValid">[/"dec_dly_comp_DUT_DUT_By-Pass"/inputBlock/(6 vin_dec_in)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (8 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (8 16 14 0 1 1))</param>
        <param name="simulinkPath">"dec_dly_comp/DUT/DUT/By-Pass/Channel_In1_HB_Bypass"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Channel_In_HB_Bypass">
        <param name="0">[/"dec_dly_comp_DUT_DUT_By-Pass"/inputBlock/(1 din_dec_out)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/"dec_dly_comp_DUT_DUT_By-Pass"/inputBlock/(5 cin_dec_out)]</param>
        <param name="portValid">[/"dec_dly_comp_DUT_DUT_By-Pass"/inputBlock/(3 vin_dec_out)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1))</param>
        <param name="simulinkPath">"dec_dly_comp/DUT/DUT/By-Pass/Channel_In_HB_Bypass"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Channel_out_HC_Bypass">
        <param name="0">[/"dec_dly_comp_DUT_DUT_By-Pass"/Mux/primWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/"dec_dly_comp_DUT_DUT_By-Pass"/Mux2/primWireOut]</param>
        <param name="portValid">[/"dec_dly_comp_DUT_DUT_By-Pass"/Mux1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1))</param>
        <param name="simulinkPath">"dec_dly_comp/DUT/DUT/By-Pass/Channel_out_HC_Bypass"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Demux">
        <param name="blockType">vectorSplitBlock</param>
        <param name="simulinkExtraCacheKeys">((8 16 14 0 1 1) (1 16 14 0 1 1) ^8)</param>
        <param name="vectorSplitPortIn">[/"dec_dly_comp_DUT_DUT_By-Pass"/Channel_In1_HB_Bypass/0]</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
      </block>
      <block name="Mux">
        <param name="0">[/"dec_dly_comp_DUT_DUT_By-Pass"/Channel_In_HB_Bypass/0]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_By-Pass"/Mux3/vectorConcatWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"dec_dly_comp_DUT_DUT_By-Pass"/BitExtract1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (4 16 14 0 1 1) (4 16 14 0 1 1) (4 16 14 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"dec_dly_comp_DUT_DUT_By-Pass"/Channel_In_HB_Bypass/wireValid]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_By-Pass"/Channel_In1_HB_Bypass/wireValid]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"dec_dly_comp_DUT_DUT_By-Pass"/BitExtract1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"dec_dly_comp_DUT_DUT_By-Pass"/Channel_In_HB_Bypass/wireChannel]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_By-Pass"/Channel_In1_HB_Bypass/wireChannel]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"dec_dly_comp_DUT_DUT_By-Pass"/BitExtract1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/"dec_dly_comp_DUT_DUT_By-Pass"/Demux/0]</param>
        <param name="1">[/"dec_dly_comp_DUT_DUT_By-Pass"/Demux/1]</param>
        <param name="2">[/"dec_dly_comp_DUT_DUT_By-Pass"/Demux/2]</param>
        <param name="3">[/"dec_dly_comp_DUT_DUT_By-Pass"/Demux/3]</param>
        <param name="blockType">vectorConcatBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) ^4 (4 16 14 0 1 1))</param>
        <wire name="vectorConcatWireOut"/>
      </block>
      <block name="RegField">
        <param name="AMMregisterDesc">"Description of what is stored in this field"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">15</param>
        <param name="AMMregisterName">"DDC_LINEUP_param.HB_Bypass"</param>
        <param name="AMMregisterOutType">(typeUFixed 16 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">4</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"dec_dly_comp_DUT_DUT_By-Pass"/RegField/AMMregisterWireData]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (8 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 din_dec_out)"/>
        <wire name="(2 din_dec_in)"/>
        <wire name="(3 vin_dec_out)"/>
        <wire name="(4 cin_dec_in)"/>
        <wire name="(5 cin_dec_out)"/>
        <wire name="(6 vin_dec_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din_a1)">[/"dec_dly_comp_DUT_DUT_By-Pass"/Channel_out_HC_Bypass/0]</param>
        <param name="(2 vin_a1)">[/"dec_dly_comp_DUT_DUT_By-Pass"/Channel_out_HC_Bypass/wireValid]</param>
        <param name="(3 cin_a1)">[/"dec_dly_comp_DUT_DUT_By-Pass"/Channel_out_HC_Bypass/wireChannel]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"dec_dly_comp_DUT_DUT_By-Pass"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
    </model>
    <model name="dec_dly_comp_DUT_DUT_Polyphase_Decimator">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((8 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Polyphase_Decimator"</param>
      <param name="simulinkPortData">(((3 c false ^4 8 0 1) (1 d false true false true 16 14 8) (2 v true false false false 1 0 1)) ((1 q false true false true 16 14 4) (3 qc false ^4 8 0 1) (2 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/inputBlock/(1 d)]</param>
        <param name="simulinkExtraCacheKeys">((8 16 14 0 1 1) (8 16 14 0 1 0) (8 16 14 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="HB3_im">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">2</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((0 -0x6p-16 0 0x8p-16 0 -0x1.4p-12 0 0x2p-12 0 -0x3.8p-12 0 0x5.4p-12 0 -0x7.ep-12 0 0xB.4p-12 0 -0x1p-8 0 0x1.5cp-8 0 -0x1.dap-8 0 0x2.74p-8 0 -0x3.4p-8 0 0x4.44p-8 0 -0x5.a4p-8 0 0x7.8cp-8 0 -0xA.7p-8 0 0xF.6ap-8 0 -0x1.aa2p-4 0 0x5.14ep-4 0x8p-4 0x5.14ep-4 0 -0x1.aa2p-4 0 0xF.6ap-8 0 -0xA.7p-8 0 0x7.8cp-8 0 -0x5.a4p-8 0 0x4.44p-8 0 -0x3.4p-8 0 0x2.74p-8 0 -0x1.dap-8 0 0x1.5cp-8 0 -0x1p-8 0 0xB.4p-12 0 -0x7.ep-12 0 0x5.4p-12 0 -0x3.8p-12 0 0x2p-12 0 -0x1.4p-12 0 0x8p-16 0 -0x6p-16 0))</param>
        <param name="firCoefsType">(typeSFixed 1 15)</param>
        <param name="firDecimFactor">2</param>
        <param name="firInputRate">0x3.d70a3d70a3d7p+8</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/"Complex to
Real-Imag"/complexUnpackWireImag]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/inputBlock/(3 c)]</param>
        <param name="portValid">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/inputBlock/(2 v)]</param>
        <param name="simulinkExtraCacheKeys">((8 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (4 39 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Polyphase_Decimator/HB3_im"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 8) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 39 29 4) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="HB3_re">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">2</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((0 -0x6p-16 0 0x8p-16 0 -0x1.4p-12 0 0x2p-12 0 -0x3.8p-12 0 0x5.4p-12 0 -0x7.ep-12 0 0xB.4p-12 0 -0x1p-8 0 0x1.5cp-8 0 -0x1.dap-8 0 0x2.74p-8 0 -0x3.4p-8 0 0x4.44p-8 0 -0x5.a4p-8 0 0x7.8cp-8 0 -0xA.7p-8 0 0xF.6ap-8 0 -0x1.aa2p-4 0 0x5.14ep-4 0x8p-4 0x5.14ep-4 0 -0x1.aa2p-4 0 0xF.6ap-8 0 -0xA.7p-8 0 0x7.8cp-8 0 -0x5.a4p-8 0 0x4.44p-8 0 -0x3.4p-8 0 0x2.74p-8 0 -0x1.dap-8 0 0x1.5cp-8 0 -0x1p-8 0 0xB.4p-12 0 -0x7.ep-12 0 0x5.4p-12 0 -0x3.8p-12 0 0x2p-12 0 -0x1.4p-12 0 0x8p-16 0 -0x6p-16 0))</param>
        <param name="firCoefsType">(typeSFixed 1 15)</param>
        <param name="firDecimFactor">2</param>
        <param name="firInputRate">0x3.d70a3d70a3d7p+8</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/"Complex to
Real-Imag"/complexUnpackWireReal]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/inputBlock/(3 c)]</param>
        <param name="portValid">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/inputBlock/(2 v)]</param>
        <param name="simulinkExtraCacheKeys">((8 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (4 39 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Polyphase_Decimator/HB3_re"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 8) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 39 29 4) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/scale_HB3_im/scaleWireData]</param>
        <param name="complexPackPortReal">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/scale_HB3_re/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 0) (4 16 14 0 1 0) (4 16 14 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((8 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 d)"/>
        <wire name="(2 v)"/>
        <wire name="(3 c)"/>
      </block>
      <block name="nil">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nil1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 q)">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(2 qv)">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/scale_HB3_re/wireValid]</param>
        <param name="(3 qc)">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/scale_HB3_re/wireChannel]</param>
      </block>
      <block name="scale_HB3_im">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/HB3_im/wireChannel]</param>
        <param name="portValid">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/HB3_im/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/HB3_im/firWireData]</param>
        <param name="scalePortShift">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/nil1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((4 39 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (4 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (4 1 0 ^4))</param>
        <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Polyphase_Decimator/scale_HB3_im"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 39 29 4) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 4) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 4)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="scale_HB3_re">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/HB3_re/wireChannel]</param>
        <param name="portValid">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/HB3_re/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/HB3_re/firWireData]</param>
        <param name="scalePortShift">[/dec_dly_comp_DUT_DUT_Polyphase_Decimator/nil/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((4 39 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (4 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (4 1 0 ^4))</param>
        <param name="simulinkPath">"dec_dly_comp/DUT/DUT/Polyphase_Decimator/scale_HB3_re"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 39 29 4) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 4) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 4)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
    </model>
    <model name="dec_dly_comp_DUT_DUT_enb_subsys">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (0 ^6))</param>
      <param name="simulinkPath">"dec_dly_comp/DUT/DUT/enb_subsys"</param>
      <param name="simulinkPortData">(((1 In1 false true false true 16 14 4)) ())</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (0 ^6))</param>
        <wire name="(1 In1)"/>
      </block>
    </model>
    <model name="dec_dly_comp_DUT_DUT_enb_subsys1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((8 16 14 0 1 1) (0 ^6))</param>
      <param name="simulinkPath">"dec_dly_comp/DUT/DUT/enb_subsys1"</param>
      <param name="simulinkPortData">(((1 In_d false true false true 16 14 8)) ())</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((8 16 14 0 1 1) (0 ^6))</param>
        <wire name="(1 In_d)"/>
      </block>
    </model>
    <model name="dec_dly_comp_DUT_DUT_enb_subsys2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (0 ^6))</param>
      <param name="simulinkPath">"dec_dly_comp/DUT/DUT/enb_subsys2"</param>
      <param name="simulinkPortData">(((1 altq false true false true 32 27 4)) ())</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (0 ^6))</param>
        <wire name="(1 altq)"/>
      </block>
    </model>
    <model name="dec_dly_comp_DUT_DUT_enb_subsys6">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (0 ^6))</param>
      <param name="simulinkPath">"dec_dly_comp/DUT/DUT/enb_subsys6"</param>
      <param name="simulinkPortData">(((1 altq false true false true 32 27 4)) ())</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (0 ^6))</param>
        <wire name="(1 altq)"/>
      </block>
    </model>
  </design>

</dsp-builder>