0.7
2020.2
Mar  6 2025
19:11:57
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.sim/sim_1/behav/xsim/glbl.v,1734094861,verilog,,,,glbl,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sim_1/new/BancoInterfaz8088_cov.sv,1747986457,systemVerilog,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sim_1/new/BancoInterfaz8088_sb.sv,,BancoInterfaz8088_coverage,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sim_1/new/BancoInterfaz8088_sb.sv,1747986457,systemVerilog,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sim_1/new/bancointerfaz8088_tb.sv,,BancoInterfaz8088_scoreboard,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sim_1/new/bancointerfaz8088_tb.sv,1747986449,systemVerilog,,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/BancoInterfaz8088_tasks.vh,BancoInterfaz8088_tb,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/BancoInterfaz.v,1747927500,verilog,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/BancodeRegistrosSegmento.v,,BancoInterfaz8088,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/BufINOUT.v,1747967995,verilog,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/BufferTri8bits.v,,BufINOUT,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/BufferTri8bits.v,1747618129,verilog,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/GenDir.v,,BufferTri8bits,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/GenDir.v,1747988117,verilog,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Multiplexor4a1de16bits.v,,GenDir,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Multiplexor4a1de16bits.v,1747861122,verilog,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Multiplexor6a1de16bits.v,,Multiplexor4a1de16bits,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Multiplexor6a1de16bits.v,1747157526,verilog,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/Registro16bitsEna.v,,Multiplexor6a1de16bits,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Registro8BitsEna.v,1747694083,verilog,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/RegistroCS.v,,Registro8bitsEna,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/RegistroIP.v,1747619063,verilog,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/RegistroSS.v,,RegistroIP,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Sumadorde16bits.v,1747157526,verilog,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/queue.v,,Sumador16bits,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/queue.v,1747962258,verilog,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/BusControl.v,,queue,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/BancoInterfaz8088_tasks.vh,1747988629,verilog,,,,,,,,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/BancodeRegistrosSegmento.v,1747937582,verilog,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/BufINOUT.v,,BancodeRegistrosSegmento,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/BusControl.v,1747967470,verilog,,,,BusControl,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/Registro16bitsEna.v,1747667887,verilog,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Registro8BitsEna.v,,Registro16bitsEna,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/RegistroCS.v,1747667631,verilog,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/RegistroDS.v,,RegistroCS,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/RegistroDS.v,1747667877,verilog,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/RegistroES.v,,RegistroDS,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/RegistroES.v,1747667868,verilog,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/RegistroIP.v,,RegistroES,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/RegistroSS.v,1747667856,verilog,,/home/alfaquillo/Documentos/Vivado/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Sumadorde16bits.v,,RegistroSS,,uvm,../../../../Interfaz_de_memoria.srcs/sources_1/new,,,,,
