{"Source Block": ["oh/src/spi/hdl/spi_master_fifo.v@13:23@HdlIdDef", "   parameter  DEPTH = 16;            // fifo entries\n   parameter  AW    = 32;            // architecture address width\n   parameter  SW    = 8;             // output packet width   \n   localparam PW    = 2*AW+40;       // input packet width   \n   localparam FAW   = $clog2(DEPTH); // fifo address width   \n   localparam SRW   = $clog2(PW/SW); // serializer cycle count width\n   \n   //clk,reset, cfg\n   input            clk;            // clk\n   input \t    nreset;         // async active low reset\n   input \t    spi_en;         // spi enable   \n"], "Clone Blocks": [["oh/src/spi/hdl/spi_master_fifo.v@12:22", "   //parameters\n   parameter  DEPTH = 16;            // fifo entries\n   parameter  AW    = 32;            // architecture address width\n   parameter  SW    = 8;             // output packet width   \n   localparam PW    = 2*AW+40;       // input packet width   \n   localparam FAW   = $clog2(DEPTH); // fifo address width   \n   localparam SRW   = $clog2(PW/SW); // serializer cycle count width\n   \n   //clk,reset, cfg\n   input            clk;            // clk\n   input \t    nreset;         // async active low reset\n"], ["oh/src/spi/hdl/spi_master_fifo.v@11:21", "\n   //parameters\n   parameter  DEPTH = 16;            // fifo entries\n   parameter  AW    = 32;            // architecture address width\n   parameter  SW    = 8;             // output packet width   \n   localparam PW    = 2*AW+40;       // input packet width   \n   localparam FAW   = $clog2(DEPTH); // fifo address width   \n   localparam SRW   = $clog2(PW/SW); // serializer cycle count width\n   \n   //clk,reset, cfg\n   input            clk;            // clk\n"]], "Diff Content": {"Delete": [[18, "   localparam SRW   = $clog2(PW/SW); // serializer cycle count width\n"]], "Add": [[18, "   parameter  FAW   = $clog2(DEPTH); // fifo address width   \n"], [18, "   parameter  SRW   = $clog2(PW/SW); // serializer cycle count width\n"]]}}