Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date              : Fri Jun 03 08:59:59 2022
| Host              : Emre running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file mblaze_wrapper_clock_utilization_routed.rpt
| Design            : mblaze_wrapper
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X0Y0
8. Cell Type Counts per Global Clock: Region X1Y0
9. Cell Type Counts per Global Clock: Region X0Y1
10. Cell Type Counts per Global Clock: Region X1Y1
11. Cell Type Counts per Global Clock: Region X0Y2
12. Cell Type Counts per Global Clock: Region X1Y2
13. Cell Type Counts per Global Clock: Region X0Y3
14. Load Cell Placement Summary for Global Clock g0
15. Load Cell Placement Summary for Global Clock g1
16. Load Cell Placement Summary for Global Clock g2
17. Load Cell Placement Summary for Global Clock g3
18. Load Cell Placement Summary for Global Clock g4
19. Load Cell Placement Summary for Global Clock g5
20. Load Cell Placement Summary for Global Clock g6
21. Load Cell Placement Summary for Global Clock g7
22. Load Cell Placement Summary for Global Clock g8
23. Load Cell Placement Summary for Global Clock g9

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    9 |        32 |   0 |            0 |      0 |
| BUFH     |    1 |        96 |   0 |            0 |      0 |
| BUFIO    |    0 |        24 |   0 |            0 |      0 |
| BUFMR    |    0 |        12 |   0 |            0 |      0 |
| BUFR     |    0 |        24 |   0 |            0 |      0 |
| MMCM     |    2 |         6 |   1 |            0 |      0 |
| PLL      |    1 |         6 |   1 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock                                     | Driver Pin                                                                                  | Net                                                                                |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
| g0    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |      |                   |             5 |           2 |            6669 |       12.308 | clk_pll_i                                 | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O  | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK      |
| g1    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |      |                   |             2 |           1 |              60 |        5.000 | clk_out2_mblaze_clk_wiz_1_0               | mblaze_i/clk_wiz_1/inst/clkout2_buf/O                                                       | mblaze_i/clk_wiz_1/inst/clk_out2                                                   |
| g2    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y19 | n/a          |      |                   |             1 |           1 |               0 |       10.000 | clkfbout_mblaze_clk_wiz_1_0               | mblaze_i/clk_wiz_1/inst/clkf_buf/O                                                          | mblaze_i/clk_wiz_1/inst/clkfbout_buf_mblaze_clk_wiz_1_0                            |
| g3    | src2  | BUFH/O          | None       | BUFHCE_X1Y12   | X1Y1         |      |                   |             1 |           1 |               0 |       12.308 | pll_clk3_out                              | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/pll_clk3 |
| g4    | src3  | BUFG/O          | None       | BUFGCTRL_X0Y2  | n/a          | n/a  | n/a               |             1 |           0 |              70 |       40.000 | mblaze_i/axi_ethernetlite_0/U0/phy_rx_clk | mblaze_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O             | mblaze_i/axi_ethernetlite_0/U0/C                                                   |
| g5    | src4  | BUFG/O          | None       | BUFGCTRL_X0Y3  | n/a          | n/a  | n/a               |             1 |           0 |              68 |       40.000 | mblaze_i/axi_ethernetlite_0/U0/phy_tx_clk | mblaze_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O             | mblaze_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                     |
| g6    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y17 | n/a          | n/a  | n/a               |             5 |           0 |            5126 |       10.000 | clk_out1_mblaze_clk_wiz_1_0               | mblaze_i/clk_wiz_1/inst/clkout1_buf/O                                                       | mblaze_i/clk_wiz_1/inst/clk_out1                                                   |
| g7    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y18 | n/a          | n/a  | n/a               |             3 |           0 |              84 |       20.000 | clk_out3_mblaze_clk_wiz_1_0               | mblaze_i/clk_wiz_1/inst/clkout3_buf/O                                                       | mblaze_i/clk_wiz_1/inst/clk_out3                                                   |
| g8    | src5  | BUFG/O          | None       | BUFGCTRL_X0Y1  | n/a          | n/a  | n/a               |             2 |           0 |             238 |       33.333 | mblaze_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK   | mblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O                                             | mblaze_i/mdm_1/U0/Ext_JTAG_DRCK                                                    |
| g9    | src5  | BUFG/O          | None       | BUFGCTRL_X0Y4  | n/a          | n/a  | n/a               |             1 |           0 |              39 |       33.333 | mblaze_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE | mblaze_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O                                               | mblaze_i/mdm_1/U0/Ext_JTAG_UPDATE                                                  |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
| SrcID | GlbIDs | Driver Type/Pin     | Constraint      | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                              | Driver Pin                                                                                                    | Net                                                                                    |
+-------+--------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
| src0  | g0     | MMCME2_ADV/CLKFBOUT | MMCME2_ADV_X1Y1 | MMCME2_ADV_X1Y1 | X1Y1         |           1 |               0 |              12.308 | clk_pll_i                                 | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/clk_pll_i    |
| src1  | g6     | MMCME2_ADV/CLKOUT0  | None            | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |              10.000 | clk_out1_mblaze_clk_wiz_1_0               | mblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0                                                                 | mblaze_i/clk_wiz_1/inst/clk_out1_mblaze_clk_wiz_1_0                                    |
| src1  | g1     | MMCME2_ADV/CLKOUT1  | None            | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |               5.000 | clk_out2_mblaze_clk_wiz_1_0               | mblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1                                                                 | mblaze_i/clk_wiz_1/inst/clk_out2_mblaze_clk_wiz_1_0                                    |
| src1  | g7     | MMCME2_ADV/CLKOUT2  | None            | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |              20.000 | clk_out3_mblaze_clk_wiz_1_0               | mblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2                                                                 | mblaze_i/clk_wiz_1/inst/clk_out3_mblaze_clk_wiz_1_0                                    |
| src1  | g2     | MMCME2_ADV/CLKFBOUT | None            | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |              10.000 | clkfbout_mblaze_clk_wiz_1_0               | mblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT                                                                | mblaze_i/clk_wiz_1/inst/clkfbout_mblaze_clk_wiz_1_0                                    |
| src2  | g3     | PLLE2_ADV/CLKOUT3   | PLLE2_ADV_X1Y1  | PLLE2_ADV_X1Y1  | X1Y1         |           1 |               0 |              12.308 | pll_clk3_out                              | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3                     | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/pll_clk3_out |
| src3  | g4     | FDRE/Q              | None            | SLICE_X39Y98    | X0Y1         |           1 |               0 |                     |                                           | mblaze_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q                                                            | mblaze_i/mii_to_rmii_0/U0/rmii2mac_rx_clk                                              |
| src4  | g5     | FDRE/Q              | None            | SLICE_X40Y102   | X0Y2         |           1 |               0 |                     |                                           | mblaze_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q                                                            | mblaze_i/mii_to_rmii_0/U0/rmii2mac_tx_clk                                              |
| src5  | g9     | BSCANE2/UPDATE      | None            | BSCAN_X0Y1      | X0Y1         |           1 |               0 |              33.333 | mblaze_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE | mblaze_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE                                                                     | mblaze_i/mdm_1/U0/Ext_JTAG_UPDATE__0                                                   |
| src5  | g8     | BSCANE2/DRCK        | None            | BSCAN_X0Y1      | X0Y1         |           1 |               0 |              33.333 | mblaze_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK   | mblaze_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK                                                                       | mblaze_i/mdm_1/U0/I                                                                    |
+-------+--------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+


4. Local Clock Details
----------------------

+-------+----------------------------+---------------------+------------------------------------+--------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LocId | Driver Type/Pin            | Constraint          | Site/BEL                           | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                     | Driver Pin                                                                                                                                                                                                                        | Net                                                                                                                                                                                                                                              |
+-------+----------------------------+---------------------+------------------------------------+--------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 0     | PLLE2_ADV/CLKOUT0          | PLLE2_ADV_X1Y1      | PLLE2_ADV_X1Y1/PLLE2_ADV           | X1Y1         |           0 |               0 |        1.538 | freq_refclk                                                                                                                                               | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0                                                                                                                                         | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                                            |
| 1     | PLLE2_ADV/CLKOUT1          | PLLE2_ADV_X1Y1      | PLLE2_ADV_X1Y1/PLLE2_ADV           | X1Y1         |           0 |               0 |        3.077 | mem_refclk                                                                                                                                                | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1                                                                                                                                         | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                                             |
| 2     | PHASER_IN_PHY/ICLK         | PHASER_IN_PHY_X1Y4  | PHASER_IN_PHY_X1Y4/PHASER_IN_PHY   | X1Y1         |           0 |               0 |        3.077 | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK    | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |
| 3     | PHASER_IN_PHY/ICLKDIV      | PHASER_IN_PHY_X1Y4  | PHASER_IN_PHY_X1Y4/PHASER_IN_PHY   | X1Y1         |           0 |               0 |       12.308 | iserdes_clkdiv                                                                                                                                            | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |
| 4     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y4 | PHASER_OUT_PHY_X1Y4/PHASER_OUT_PHY | X1Y1         |           0 |               0 |        3.077 | oserdes_clk                                                                                                                                               | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK                 | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |
| 5     | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y4 | PHASER_OUT_PHY_X1Y4/PHASER_OUT_PHY | X1Y1         |           0 |               0 |        3.077 | oserdes_clk                                                                                                                                               | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED          | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed                            |
| 6     | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y4 | PHASER_OUT_PHY_X1Y4/PHASER_OUT_PHY | X1Y1         |           0 |               0 |        6.154 | oserdes_clkdiv                                                                                                                                            | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV              | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |
| 7     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y5 | PHASER_OUT_PHY_X1Y5/PHASER_OUT_PHY | X1Y1         |           0 |               0 |        3.077 | oserdes_clk_1                                                                                                                                             | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK                 | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |
| 8     | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y5 | PHASER_OUT_PHY_X1Y5/PHASER_OUT_PHY | X1Y1         |           0 |               0 |       12.308 | oserdes_clkdiv_1                                                                                                                                          | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV              | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |
| 9     | PHASER_IN_PHY/ICLK         | PHASER_IN_PHY_X1Y6  | PHASER_IN_PHY_X1Y6/PHASER_IN_PHY   | X1Y1         |           0 |               0 |        3.077 | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK    | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |
| 10    | PHASER_IN_PHY/ICLKDIV      | PHASER_IN_PHY_X1Y6  | PHASER_IN_PHY_X1Y6/PHASER_IN_PHY   | X1Y1         |           0 |               0 |       12.308 | iserdes_clkdiv_1                                                                                                                                          | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |
| 11    | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y6 | PHASER_OUT_PHY_X1Y6/PHASER_OUT_PHY | X1Y1         |           0 |               0 |        3.077 | oserdes_clk_2                                                                                                                                             | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK                 | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |
| 12    | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y6 | PHASER_OUT_PHY_X1Y6/PHASER_OUT_PHY | X1Y1         |           0 |               0 |        3.077 | oserdes_clk_2                                                                                                                                             | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED          | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed                            |
| 13    | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y6 | PHASER_OUT_PHY_X1Y6/PHASER_OUT_PHY | X1Y1         |           0 |               0 |        6.154 | oserdes_clkdiv_2                                                                                                                                          | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV              | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |
| 14    | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y7 | PHASER_OUT_PHY_X1Y7/PHASER_OUT_PHY | X1Y1         |           0 |               0 |        3.077 | oserdes_clk_3                                                                                                                                             | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK                 | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |
| 15    | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y7 | PHASER_OUT_PHY_X1Y7/PHASER_OUT_PHY | X1Y1         |           0 |               0 |       12.308 | oserdes_clkdiv_3                                                                                                                                          | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV              | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |
+-------+----------------------------+---------------------+------------------------------------+--------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  909 | 20800 |  228 |  2400 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 | 1880 | 12000 |  787 |  2200 |    0 |     0 |    0 |    20 |    0 |    40 |
| X0Y1              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 3628 | 16000 | 1212 |  2400 |    0 |     0 |    8 |    10 |    0 |    20 |
| X1Y1              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    3 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 5688 | 15200 | 2458 |  2600 |    0 |     0 |   32 |    30 |    0 |    40 |
| X0Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  110 | 16000 |   34 |  2400 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   60 | 15200 |   13 |  2600 |    0 |     0 |    4 |    30 |    0 |    40 |
| X0Y3              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    4 | 20800 |    2 |  2400 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |     0 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  1 |  0 |
| Y2 |  3 |  3 |
| Y1 |  7 |  5 |
| Y0 |  2 |  1 |
+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Cell Type Counts per Global Clock: Region X0Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                           |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             730 | 730 |    152 |    0 |   0 |  0 |    0 |   0 |       0 | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |
| g6    | n/a   | BUFG/O          | None       |           0 |             179 | 179 |     76 |    0 |   0 |  0 |    0 |   0 |       0 | mblaze_i/clk_wiz_1/inst/clk_out1                                              |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------+


8. Cell Type Counts per Global Clock: Region X1Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                           |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |            1880 | 1880 |    787 |    0 |   0 |  0 |    0 |   0 |       0 | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------+


9. Cell Type Counts per Global Clock: Region X0Y1
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                           |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             532 |  532 |    101 |    0 |   0 |  0 |    0 |   0 |       0 | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |
| g4    | n/a   | BUFG/O          | None       |           0 |              70 |   70 |     12 |    0 |   0 |  0 |    0 |   0 |       0 | mblaze_i/axi_ethernetlite_0/U0/C                                              |
| g5    | n/a   | BUFG/O          | None       |           0 |              68 |   68 |     19 |    0 |   0 |  0 |    0 |   0 |       0 | mblaze_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                |
| g6    | n/a   | BUFG/O          | None       |           0 |            2731 | 2727 |   1008 |    8 |   0 |  0 |    0 |   0 |       0 | mblaze_i/clk_wiz_1/inst/clk_out1                                              |
| g7    | n/a   | BUFG/O          | None       |           0 |              20 |   20 |      5 |    0 |   0 |  0 |    0 |   0 |       0 | mblaze_i/clk_wiz_1/inst/clk_out3                                              |
| g8    | n/a   | BUFG/O          | None       |           0 |             172 |  172 |     56 |    0 |   0 |  0 |    0 |   0 |       0 | mblaze_i/mdm_1/U0/Ext_JTAG_DRCK                                               |
| g9    | n/a   | BUFG/O          | None       |           0 |              39 |   39 |     11 |    0 |   0 |  0 |    0 |   0 |       0 | mblaze_i/mdm_1/U0/Ext_JTAG_UPDATE                                             |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------+


10. Cell Type Counts per Global Clock: Region X1Y1
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           1 |            3467 | 3438 |   1534 |    0 |   0 |  0 |    2 |   0 |       0 | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK      |
| g1    | n/a   | BUFG/O          | None       |           1 |              16 |   15 |      8 |    0 |   0 |  0 |    0 |   1 |       0 | mblaze_i/clk_wiz_1/inst/clk_out2                                                   |
| g3    | n/a   | BUFH/O          | None       |           1 |               0 |    0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/pll_clk3 |
| g6    | n/a   | BUFG/O          | None       |           0 |            2185 | 2169 |    891 |   32 |   0 |  0 |    0 |   0 |       0 | mblaze_i/clk_wiz_1/inst/clk_out1                                                   |
| g8    | n/a   | BUFG/O          | None       |           0 |              66 |   66 |     25 |    0 |   0 |  0 |    0 |   0 |       0 | mblaze_i/mdm_1/U0/Ext_JTAG_DRCK                                                    |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+


11. Cell Type Counts per Global Clock: Region X0Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                              |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------+
| g1    | n/a   | BUFG/O          | None       |           0 |              44 | 43 |     13 |    0 |   0 |  0 |    0 |   0 |       0 | mblaze_i/clk_wiz_1/inst/clk_out2 |
| g6    | n/a   | BUFG/O          | None       |           0 |               7 |  7 |      3 |    0 |   0 |  0 |    0 |   0 |       0 | mblaze_i/clk_wiz_1/inst/clk_out1 |
| g7    | n/a   | BUFG/O          | None       |           0 |              60 | 60 |     18 |    0 |   0 |  0 |    0 |   0 |       0 | mblaze_i/clk_wiz_1/inst/clk_out3 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------+


12. Cell Type Counts per Global Clock: Region X1Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                           |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |              60 | 60 |     13 |    0 |   0 |  0 |    0 |   0 |       0 | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |
| g2    | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | mblaze_i/clk_wiz_1/inst/clkfbout_buf_mblaze_clk_wiz_1_0                       |
| g6    | n/a   | BUFG/O          | None       |           0 |               2 |  0 |      0 |    4 |   0 |  0 |    0 |   0 |       0 | mblaze_i/clk_wiz_1/inst/clk_out1                                              |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------+


13. Cell Type Counts per Global Clock: Region X0Y3
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                              |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------+
| g7    | n/a   | BUFG/O          | None       |           0 |               4 |  4 |      2 |    0 |   0 |  0 |    0 |   0 |       0 | mblaze_i/clk_wiz_1/inst/clk_out3 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------+


14. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                           |
+-------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------+
| g0    | BUFG/O          | n/a               | clk_pll_i |      12.308 | {0.000 6.154} |          |        6669 |        0 |           1 |  0 | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |
+-------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------+


+----+------+-------+
|    | X0   | X1    |
+----+------+-------+
| Y3 |    0 |     0 |
| Y2 |    0 |    60 |
| Y1 |  532 |  3468 |
| Y0 |  730 |  1880 |
+----+------+-------+


15. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                              |
+-------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------+
| g1    | BUFG/O          | n/a               | clk_out2_mblaze_clk_wiz_1_0 |       5.000 | {0.000 2.500} |          |          60 |        0 |           1 |  0 | mblaze_i/clk_wiz_1/inst/clk_out2 |
+-------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------+


+----+-----+-----+
|    | X0  | X1  |
+----+-----+-----+
| Y3 |   0 |   0 |
| Y2 |  44 |   0 |
| Y1 |   0 |  17 |
| Y0 |   0 |   0 |
+----+-----+-----+


16. Load Cell Placement Summary for Global Clock g2
---------------------------------------------------

+-------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                     |
+-------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------+
| g2    | BUFG/O          | n/a               | clkfbout_mblaze_clk_wiz_1_0 |      10.000 | {0.000 5.000} |          |           0 |        0 |           1 |  0 | mblaze_i/clk_wiz_1/inst/clkfbout_buf_mblaze_clk_wiz_1_0 |
+-------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  0 |  0 |
| Y2 |  0 |  1 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


17. Load Cell Placement Summary for Global Clock g3
---------------------------------------------------

+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------------------------------------------+
| g3    | BUFH/O          | X1Y1              | pll_clk3_out |      12.308 | {0.000 6.154} |          |           0 |        0 |           1 |  0 | mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/pll_clk3 |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------------------------------------------+


+----+----+--------+
|    | X0 | X1     |
+----+----+--------+
| Y3 |  0 |      0 |
| Y2 |  0 |      0 |
| Y1 |  0 |  (D) 1 |
| Y0 |  0 |      0 |
+----+----+--------+


18. Load Cell Placement Summary for Global Clock g4
---------------------------------------------------

+-------+-----------------+-------------------+-------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                     | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                              |
+-------+-----------------+-------------------+-------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------+
| g4    | BUFG/O          | n/a               | mblaze_i/axi_ethernetlite_0/U0/phy_rx_clk |      40.000 | {0.000 20.000} |          |          70 |        0 |           0 |  0 | mblaze_i/axi_ethernetlite_0/U0/C |
+-------+-----------------+-------------------+-------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y3 |   0 |  0 |
| Y2 |   0 |  0 |
| Y1 |  70 |  0 |
| Y0 |   0 |  0 |
+----+-----+----+


19. Load Cell Placement Summary for Global Clock g5
---------------------------------------------------

+-------+-----------------+-------------------+-------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                     | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                            |
+-------+-----------------+-------------------+-------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+------------------------------------------------+
| g5    | BUFG/O          | n/a               | mblaze_i/axi_ethernetlite_0/U0/phy_tx_clk |      40.000 | {0.000 20.000} |          |          68 |        0 |           0 |  0 | mblaze_i/axi_ethernetlite_0/U0/phy_tx_clk_core |
+-------+-----------------+-------------------+-------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+------------------------------------------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y3 |   0 |  0 |
| Y2 |   0 |  0 |
| Y1 |  68 |  0 |
| Y0 |   0 |  0 |
+----+-----+----+


20. Load Cell Placement Summary for Global Clock g6
---------------------------------------------------

+-------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                              |
+-------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------+
| g6    | BUFG/O          | n/a               | clk_out1_mblaze_clk_wiz_1_0 |      10.000 | {0.000 5.000} |          |        5104 |        0 |           0 |  0 | mblaze_i/clk_wiz_1/inst/clk_out1 |
+-------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------+


+----+-------+-------+
|    | X0    | X1    |
+----+-------+-------+
| Y3 |     0 |     0 |
| Y2 |     7 |     2 |
| Y1 |  2731 |  2185 |
| Y0 |   179 |     0 |
+----+-------+-------+


21. Load Cell Placement Summary for Global Clock g7
---------------------------------------------------

+-------+-----------------+-------------------+-----------------------------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                       | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                              |
+-------+-----------------+-------------------+-----------------------------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------+
| g7    | BUFG/O          | n/a               | clk_out3_mblaze_clk_wiz_1_0 |      20.000 | {0.000 10.000} |          |          84 |        0 |           0 |  0 | mblaze_i/clk_wiz_1/inst/clk_out3 |
+-------+-----------------+-------------------+-----------------------------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y3 |   4 |  0 |
| Y2 |  60 |  0 |
| Y1 |  20 |  0 |
| Y0 |   0 |  0 |
+----+-----+----+


22. Load Cell Placement Summary for Global Clock g8
---------------------------------------------------

+-------+-----------------+-------------------+-----------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+---------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                   | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                             |
+-------+-----------------+-------------------+-----------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+---------------------------------+
| g8    | BUFG/O          | n/a               | mblaze_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK |      33.333 | {0.000 16.667} |          |         238 |        0 |           0 |  0 | mblaze_i/mdm_1/U0/Ext_JTAG_DRCK |
+-------+-----------------+-------------------+-----------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+---------------------------------+


+----+------+-----+
|    | X0   | X1  |
+----+------+-----+
| Y3 |    0 |   0 |
| Y2 |    0 |   0 |
| Y1 |  172 |  66 |
| Y0 |    0 |   0 |
+----+------+-----+


23. Load Cell Placement Summary for Global Clock g9
---------------------------------------------------

+-------+-----------------+-------------------+-------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+-----------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                     | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                               |
+-------+-----------------+-------------------+-------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+-----------------------------------+
| g9    | BUFG/O          | n/a               | mblaze_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE |      33.333 | {0.000 16.667} |          |          39 |        0 |           0 |  0 | mblaze_i/mdm_1/U0/Ext_JTAG_UPDATE |
+-------+-----------------+-------------------+-------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+-----------------------------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y3 |   0 |  0 |
| Y2 |   0 |  0 |
| Y1 |  39 |  0 |
| Y0 |   0 |  0 |
+----+-----+----+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/u_bufg_clkdiv0]
set_property LOC BUFGCTRL_X0Y4 [get_cells mblaze_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst]
set_property LOC BUFGCTRL_X0Y1 [get_cells mblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK]
set_property LOC BUFGCTRL_X0Y19 [get_cells mblaze_i/clk_wiz_1/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y18 [get_cells mblaze_i/clk_wiz_1/inst/clkout3_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells mblaze_i/clk_wiz_1/inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells mblaze_i/clk_wiz_1/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y3 [get_cells mblaze_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX]
set_property LOC BUFGCTRL_X0Y2 [get_cells mblaze_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX]

# Location of BUFH Primitives 
set_property LOC BUFHCE_X1Y12 [get_cells mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/u_bufh_pll_clk3]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clk_in1]

# Clock net "mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK" driven by instance "mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/u_bufg_clkdiv0" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "mblaze_i/mdm_1/U0/Ext_JTAG_UPDATE" driven by instance "mblaze_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock {CLKAG_mblaze_i/mdm_1/U0/Ext_JTAG_UPDATE}
add_cells_to_pblock [get_pblocks  {CLKAG_mblaze_i/mdm_1/U0/Ext_JTAG_UPDATE}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mblaze_i/mdm_1/U0/Ext_JTAG_UPDATE"}]]]
resize_pblock [get_pblocks {CLKAG_mblaze_i/mdm_1/U0/Ext_JTAG_UPDATE}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "mblaze_i/mdm_1/U0/Ext_JTAG_DRCK" driven by instance "mblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_mblaze_i/mdm_1/U0/Ext_JTAG_DRCK}
add_cells_to_pblock [get_pblocks  {CLKAG_mblaze_i/mdm_1/U0/Ext_JTAG_DRCK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mblaze_i/mdm_1/U0/Ext_JTAG_DRCK"}]]]
resize_pblock [get_pblocks {CLKAG_mblaze_i/mdm_1/U0/Ext_JTAG_DRCK}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "mblaze_i/clk_wiz_1/inst/clk_out3" driven by instance "mblaze_i/clk_wiz_1/inst/clkout3_buf" located at site "BUFGCTRL_X0Y18"
#startgroup
create_pblock {CLKAG_mblaze_i/clk_wiz_1/inst/clk_out3}
add_cells_to_pblock [get_pblocks  {CLKAG_mblaze_i/clk_wiz_1/inst/clk_out3}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mblaze_i/clk_wiz_1/inst/clk_out3"}]]]
resize_pblock [get_pblocks {CLKAG_mblaze_i/clk_wiz_1/inst/clk_out3}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup

# Clock net "mblaze_i/clk_wiz_1/inst/clk_out2" driven by instance "mblaze_i/clk_wiz_1/inst/clkout2_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_mblaze_i/clk_wiz_1/inst/clk_out2}
add_cells_to_pblock [get_pblocks  {CLKAG_mblaze_i/clk_wiz_1/inst/clk_out2}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=mblaze_i/mig_7series_0/u_mblaze_mig_7series_0_1_mig/u_ddr2_infrastructure/plle2_i} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mblaze_i/clk_wiz_1/inst/clk_out2"}]]]
resize_pblock [get_pblocks {CLKAG_mblaze_i/clk_wiz_1/inst/clk_out2}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "mblaze_i/clk_wiz_1/inst/clk_out1" driven by instance "mblaze_i/clk_wiz_1/inst/clkout1_buf" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_mblaze_i/clk_wiz_1/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_mblaze_i/clk_wiz_1/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mblaze_i/clk_wiz_1/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_mblaze_i/clk_wiz_1/inst/clk_out1}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "mblaze_i/axi_ethernetlite_0/U0/phy_tx_clk_core" driven by instance "mblaze_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_mblaze_i/axi_ethernetlite_0/U0/phy_tx_clk_core}
add_cells_to_pblock [get_pblocks  {CLKAG_mblaze_i/axi_ethernetlite_0/U0/phy_tx_clk_core}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mblaze_i/axi_ethernetlite_0/U0/phy_tx_clk_core"}]]]
resize_pblock [get_pblocks {CLKAG_mblaze_i/axi_ethernetlite_0/U0/phy_tx_clk_core}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "mblaze_i/axi_ethernetlite_0/U0/C" driven by instance "mblaze_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_mblaze_i/axi_ethernetlite_0/U0/C}
add_cells_to_pblock [get_pblocks  {CLKAG_mblaze_i/axi_ethernetlite_0/U0/C}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mblaze_i/axi_ethernetlite_0/U0/C"}]]]
resize_pblock [get_pblocks {CLKAG_mblaze_i/axi_ethernetlite_0/U0/C}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup
