.reg .u32       tid_x;
.reg .u64       tid_x_64;
.reg .u32       ntid_x;
.reg .u32       ctaid_x;
.reg .u64       global_id_64;
mov.u32         tid_x, %tid.x;
cvt.u64.u32     tid_x_64, tid_x;
mov.u32         ctaid_x, %ctaid.x;
mov.u32         ntid_x, %ntid.x;
mad.wide.u32    global_id_64, ntid_x, ctaid_x, tid_x_64;

mad.lo.u64      input_a_addr, global_id_64, 4, input_a_addr;
mad.lo.u64      input_b_addr, global_id_64, 4, input_b_addr;
mad.lo.u64      output_addr, global_id_64, 2, output_addr;

.reg .f32       a;
.reg .f32       b;
.reg .b16       result;

ld.f32          a, [input_a_addr];
ld.f32          b, [input_b_addr];

cvt.rn.satfinite.<OUTPUT>.f32 result, a, b;
st.b16          [output_addr], result;