// Seed: 620187606
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8 = id_7;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    output supply0 id_2,
    output tri0 id_3,
    output wire id_4,
    output wire id_5,
    input supply1 id_6,
    input tri1 id_7,
    output wor id_8,
    output supply0 id_9
);
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_11
  );
  wire id_12;
  assign id_12 = id_11;
  supply1 id_13 = 1;
  assign id_5 = 1'b0;
endmodule
