#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed May  2 13:47:37 2018
# Process ID: 3048
# Current directory: C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.runs/synth_1
# Command line: vivado.exe -log DDS.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DDS.tcl
# Log file: C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.runs/synth_1/DDS.vds
# Journal file: C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DDS.tcl -notrace
Command: synth_design -top DDS -part xc7k70tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6008 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 305.953 ; gain = 76.844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DDS' [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/DDS_top.v:4]
INFO: [Synth 8-638] synthesizing module 'LFSR_Plus' [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/RND_GEN.v:33]
	Parameter W bound to: 12 - type: integer 
	Parameter V bound to: 18 - type: integer 
	Parameter g_type bound to: 0 - type: integer 
	Parameter u_type bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LFSR_Plus' (1#1) [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/RND_GEN.v:33]
WARNING: [Synth 8-350] instance 'dither' of module 'LFSR_Plus' requires 5 connections, but only 4 given [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/DDS_top.v:40]
INFO: [Synth 8-638] synthesizing module 'SIN_LUT' [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/SIN_LUT.v:5]
INFO: [Synth 8-256] done synthesizing module 'SIN_LUT' (2#1) [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/SIN_LUT.v:5]
WARNING: [Synth 8-6014] Unused sequential element quad_sel_z2_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/DDS_top.v:62]
INFO: [Synth 8-256] done synthesizing module 'DDS' (3#1) [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/DDS_top.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 346.031 ; gain = 116.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 346.031 ; gain = 116.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 346.031 ; gain = 116.922
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element address_reg_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/SIN_LUT.v:14]
WARNING: [Synth 8-6014] Unused sequential element multiply_out_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/DDS_top.v:130]
WARNING: [Synth 8-6014] Unused sequential element nco_cnt_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/DDS_top.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'g_noise_out_reg' [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/RND_GEN.v:248]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 346.031 ; gain = 116.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   5 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 8     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DDS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module LFSR_Plus 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 8     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module SIN_LUT 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element dither/u_noise_out_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/RND_GEN.v:228]
WARNING: [Synth 8-6014] Unused sequential element singen/address_reg_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/SIN_LUT.v:14]
WARNING: [Synth 8-6014] Unused sequential element multiply_out_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/DDS_top.v:130]
WARNING: [Synth 8-6014] Unused sequential element nco_cnt_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/DDS_top.v:29]
DSP Report: Generating DSP multiply_out_reg, operation Mode is: (A*B)'.
DSP Report: register multiply_out_reg is absorbed into DSP multiply_out_reg.
DSP Report: operator multiply_out_reg0 is absorbed into DSP multiply_out_reg.
INFO: [Synth 8-3886] merging instance 'dither/rand_ff_reg[1]' (FDR) to 'dither/rand_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'dither/rand_ff_reg[5]' (FDR) to 'dither/rand_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'dither/rand_ff_reg[6]' (FDR) to 'dither/rand_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'dither/rand_ff_reg[8]' (FDR) to 'dither/rand_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise3_reg[0]' (FDR) to 'dither/rand_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise3_reg[4]' (FDR) to 'dither/rand_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise3_reg[5]' (FDR) to 'dither/rand_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise3_reg[7]' (FDR) to 'dither/rand_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise3_reg[9]' (FDR) to 'dither/temp_u_noise3_reg[10]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise3_reg[10]' (FDR) to 'dither/temp_u_noise3_reg[11]'
INFO: [Synth 8-3886] merging instance 'dither/rand_out_reg[5]' (FDR) to 'dither/temp_u_noise2_reg[5]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise2_reg[4]' (FDR) to 'dither/temp_u_noise1_reg[5]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise1_reg[5]' (FDR) to 'dither/temp_u_noise3_reg[3]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise2_reg[7]' (FDR) to 'dither/temp_u_noise3_reg[6]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise2_reg[9]' (FDR) to 'dither/temp_u_noise2_reg[11]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise2_reg[10]' (FDR) to 'dither/temp_u_noise2_reg[11]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise1_reg[11]' (FDR) to 'dither/temp_u_noise1_reg[9]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise0_reg[5]' (FDR) to 'dither/temp_u_noise1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise0_reg[9]' (FDR) to 'dither/temp_u_noise0_reg[11]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise2_reg[3]' (FDR) to 'dither/temp_u_noise1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise2_reg[6]' (FDR) to 'dither/temp_u_noise1_reg[7]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise1_reg[10]' (FDR) to 'dither/temp_u_noise1_reg[9]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise0_reg[4]' (FDR) to 'dither/temp_u_noise1_reg[3]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise0_reg[7]' (FDR) to 'dither/temp_u_noise1_reg[6]'
INFO: [Synth 8-3886] merging instance 'dither/temp_u_noise0_reg[10]' (FDR) to 'dither/temp_u_noise0_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 469.344 ; gain = 240.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------------+---------------+----------------+
|Module Name | RTL Object             | Depth x Width | Implemented As | 
+------------+------------------------+---------------+----------------+
|SIN_LUT     | address_reg_reg        | 1024x23       | Block RAM      | 
|DDS         | singen/address_reg_reg | 1024x23       | Block RAM      | 
+------------+------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DDS         | (A*B)'      | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 469.344 ; gain = 240.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance singen/address_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 479.047 ; gain = 249.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 479.047 ; gain = 249.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 479.047 ; gain = 249.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 479.047 ; gain = 249.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 479.047 ; gain = 249.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 479.047 ; gain = 249.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 479.047 ; gain = 249.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    30|
|3     |DSP48E1  |     1|
|4     |LUT1     |    59|
|5     |LUT2     |    48|
|6     |LUT3     |    47|
|7     |LUT4     |    46|
|8     |LUT5     |    34|
|9     |RAMB36E1 |     1|
|10    |FDRE     |   142|
|11    |FDSE     |    17|
|12    |LDC      |    12|
|13    |IBUF     |    43|
|14    |OBUF     |   156|
+------+---------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   637|
|2     |  dither |LFSR_Plus |   172|
|3     |  singen |SIN_LUT   |    53|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 479.047 ; gain = 249.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 479.047 ; gain = 249.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 479.047 ; gain = 249.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LDC => LDCE: 12 instances

40 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 553.348 ; gain = 332.004
INFO: [Common 17-1381] The checkpoint 'C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.runs/synth_1/DDS.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 553.348 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  2 13:48:10 2018...
