": [
        [ "work", "Specify the name of work library", "OptString", "All" ],
        [ "top_module", "Top-level Module", "OptString", "All" ],
        [ "include_path", "Include Path Order: \n (Relative to Verilog File)", "OptListString", "All" ],
        [ "defined_parameters", "Parameters/Generics", "OptListString", "All" ],
        [ "compiler_directives", "Compiler Directives", "OptString", "All" ],
        [ "system_verilog", "System Verilog", "OptSwitch", "All" ],
		[ "loop_limit", "Loop Limit", "OptInt", "All"],

        
        ["fsm_compiler", "FSM Compiler", "OptString", "All", "Extract and optimize finite-state machines."]
    ],
    "synthesize":[
        ["force_to_run", "Run this action without checking the status.", "OptSwitch", "Dev"],

        ["dir", "Synplify Pro", "OptString", "All"],
        ["synplify_pro", "Synplify Pro Tool", "OptSwitch", "All"],

        ["ads", "Pango Synthesize Tool", "OptSwitch", "Ads"],
        ["ads_action", "ADS Action Choice", "OptString", "Ads"],
        ["input_db_file", "Specify the Input Design DB File Name Directives", "OptString", "Ads"],

        ["fanout_guide", "Fanout Guide", "OptInt", "All","Set the guideline for fanout-based optimizations such as replication."],
        ["disable_io_insertion", "Disable I/O Insertion", "OptSwitch", "All", "Suppress automatic insertion of I/Os into the design."],
        ["update_compile_timing_data", "Update Compile Point Timing Data", "OptSwitch", "All", "Resynthesize parent compile-point block when compile point is modified."],
        ["rw_check_on_ram", "Automatic Read/Write Check Insertion for RAM", "OptSwitch", "All", "Inserts bypass logic around RAMs to prevent simulation mismatches when read or write conflicts exist."],
        ["annotated_properties_for_analyst", "Annotated Properties for Analyst", "OptBool", "All", "Annotated properties for Analyst."],
        ["resolve_mixed_drivers", "Resolve Mixed Drivers", "OptSwitch", "All", "Connect nets driven by both an active driver and VCC/GND to the VCC/GND net."],
        ["enable_prepacking", "Enable Advanced LUT Combining", "OptBool", "All", "Prepare netlist for advanced LUT combining"],
        ["critical_paths_number", "Total Number of Paths  (Number of Critical Paths)", "OptInt", "All"],
        ["max_path", "Total Number of Paths (-max_path)", "OptInt", "All"],
        ["nworst", "Number of Paths per Endpoint (-nworst)", "OptInt", "All"],
        ["fsm_compiler", "FSM Compiler", "OptString", "All", "Extract and optimize finite-state machines."],
        ["resource_sharing", "Resource Sharing", "OptBool", "All", "Use resource sharing during synthesis."],
        ["pipelining", "Pipelining", "OptBool", "All", "Move registers to create pipelined stages."],
        ["retiming", "Retiming", "OptSwitch", "All", "Apply retiming to improve performance."],
        ["min_controlset_size", "Minimum Control-set Size", "OptInt", "All", "Specifies the minimum size of the unique control-set."],
        ["frequency", "Frequency (MHz)", "OptString", "All"],
        ["use_clocked_period_for_unconstraint_io", "Use Clock Period for Unconstrained IO", "OptSwitch", "All"],
        ["write_verilog", "Write Mapped Verilog Netlist", "OptBool", "All"],
        ["write_vendor_constraint", "Write Vendor Constraint File", "OptBool", "All"],
        ["start_end_points_number", "Number of Start/End Points", "OptInt", "All"],
        ["infer_clock_en", "Enable infer clock", "OptBool", "All"],
        ["default_frequency", "Default clock frequency (Mhz)", "OptDouble", "All"],
        ["top_module", "Top Module", "OptString", "All"],
        ["verilog_2001", "Verilog 2001", "OptBool", "All"],
        ["system_verilog", "System Verilog", "OptSwitch", "All"],
        ["push_tristates", "Push Tristates", "OptBool", "All"],
        ["allow_duplicate_modules", "Allow Duplicate Modules", "OptSwitch", "All"],
        ["multi_file_compilation_unit", "Multiple File Compilation Unit", "OptBool", "All"],
        ["beta_feature_for_verilog", "Beta Features for Verilog", "OptSwitch", "All"],
        ["loop_limit", "Loop Limit", "OptInt", "All"],
        ["include_path", "Include Path Order: \n (Relative to Verilog File)", "OptListString", "All"],
        ["library_path", "Library Directories or Files", "OptListString", "All"],
        ["library_extension", "Library Extensions", "OptString", "All"],
        ["defined_parameters", "Generics", "OptListString", "All"],
        ["compiler_directives", "Compiler Directives", "OptString", "All"],
        ["default_enum_encoding", "Default Enum Encoding", "OptString", "All"],
        ["synthesis_onoff_pragma", "Synthesize On/Off Implemented as Translate On/Off", "OptBool", "All"],
        ["vhdl2008", "VHDL 2008", "OptBool", "All"],
        ["support_type_default", "Implicit Initial Value Support", "OptBool", "All"],
        ["beta_vh_features", "Beta Features For VHDL", "OptBool", "All"],
        ["clock_conversion", "Clock Conversion", "OptBool", "All"],
        ["selected_syn_tool_opt", "Selected Synthesize Tool", "OptSyn", "All"]
    ],
    "dev_map":[
        ["packing_io", "Packing IOs with Flops", "OptSwitch", "All", "Packing FF with IO."],
        ["detail", "Generate Detailed Map Report(-detail)", "OptSwitch", "All", "Report resource for every module."],
        ["generate_inferred_clocks", "Generate Inferred Clocks", "OptBool", "All", "Generate sdc clocks on design pin/port that need a clock assignment."],
        ["fanout", "Min Fanout To Report", "OptInt", "All","Minmum fanout which user expect report."],
        ["fanout_number", "Number of Nets(Fanout > Min Fanout) To Report", "OptInt", "All", "Number of nets which fanout is larger than Min Fanout."],

        ["input_db_file", "Specify the input design DB file name", "OptString", "Dev"],
        ["force_to_run", "Run this action without checking the status.", "OptSwitch", "Dev"],
        ["statistics", "Statistics", "OptSwitch", "Dev"],

        ["override_pcf", "Override .pcf", "OptBool", "All", "Override .pcf when rerun Map."],
        ["enable_timing_commands", "Enable timing commands commented by Synplify Pro", "OptBool", "All", "Enable timing commands that commented by OEM in scf."],
        
        ["devmap_control_set_num", "Minimun Number of Register in a Control Set",  "OptInt", "All", "Used to control the minimum number of registers allowed in a control set. If a control set has registers less than the threshold, control signals other than clock will be dropped to data path and implemented using LUTs. Control set is the set of clock, enable, set or reset signals of a register. Set this number to be anything more than 0 will enable control set optimization in Device Map step."],
        ["devmap_const_prop", "Optimize Logic with Constant Input",  "OptInt", "All", "To optimize logic with constant input in Device Map step."],
        ["devmap_remove_dups", "Remove Duplicated Logic",  "OptInt", "All", "To remove duplicated logic in Device Map step. This may reverse the effect of logic replication done earlier in the synthesis flow. Use it with caution."]
    ],
    "pnr":[
        ["dc_duplication", "Design Cells Duplication", "OptBool", "All", "Design cells self-adaption duplication in placement."],
        ["plc_decongestion", "Placement Decongestion Mode", "OptInt", "All", "The Decongestion Mode of placement is for expand placement range, the value is suggested by max-utilization of the placeable resource (such as LUT, FF, APM, DRM etc). The larger of the value means the design be placed in larger range."],
        ["gplace_seed", "Global Placement Random Seed", "OptInt", "All", "Random seed used in placement, value in [-10000, 10000] is supported."],
        ["gplace_times", "Placement Iterations", "OptInt", "All", "Specifies the Iteration number of Global Placement Random Seed."],
        ["seed_step", "Placement Random Seed Step", "OptInt", "All", "Specifies the Iteration step of Global Placement Random Seed."],
        ["saved_outcome", "Placement Save Best Run", "OptInt", "All", "The Number of Global Placement Random Seed outcome to be saved."],
        ["parallel", "Maximum Number Of Mutil-seed Running In Parallel", "OptInt", "All", "The maximum number of processes that the pds can create for multi-seed running."],
        ["filter", "Filter Strategies", "OptString", "All", "Specify settings for filter strategies in multi-run mode."],
        ["sort", "Sort Strategy", "OptString", "All", "Specify settings for sort strategy in multi-run mode."],
        ["generate_bitstream", "Generate Bitstream In Multi-seed Mode", "OptBool", "All", "The mutil-seeds of \"placement save best run\" will generate bitstream and the results of bitstream will be saved."],

        ["fast_router", "Enable Fast Router", "OptBool", "All", "Whether use speedup routing mode or not."],
        ["fast_router_mode", "Fast Router Mode", "OptString", "All", "Select fast routing mode."],
        ["share_router_control_signal", "Reduce CE/RS signal", "OptBool", "All","The feature is to reduce routing of control signal."],
        ["use_global_ioclkgate", "Enable Global IOCLKGATE", "OptBool", "All", "Whether permit global routing path cross IOCLKGAE or not."],
        ["dump_router_congestion_plot", "Dump Router Congestion Plot", "OptBool", "ALL", "Select dump router congestion plot."],
        ["check_clk_net_route_by_srb", "Check Clock Net Routing Path", "OptBool", "ALL", "Check clock net routed by SRB or clock tree."],

        ["mode", "Mode", "OptString", "All", "Running mode of Place & Route."],
        ["optimize_multi_corner_timing", "Optimize Multi-Corner Timing", "OptSwitch", "All", "Controls whether the PnR optimizes a design to meet timing requirements at all process corners."],
        ["place_only", "Place Only", "OptSwitch", "All", "Running placement only."],
        ["fix_hold_violation", "Optimize Hold Timing", "OptSwitch", "All", "Fixing hold time violation."],
        ["fix_hold_violation_iterations", "Max Optimize Hold Timing Iterations", "OptInt", "All", "The max iterations of fixing hold time violation."],
        ["fix_hold_violation_threshold",  "Fix Hold Violation Threshold(ps)", "OptInt", "All", "The threshold of fixing hold time violation."],

        ["report_ff_clock_region", "Report FF in different clock region", "OptSwitch", "Dev"],
        ["input_db_file", "Specify the input design DB file name", "OptString", "Dev"],
        ["force_to_run", "Run this action without checking the status.", "OptSwitch", "Dev"],

        ["input_place_db_file", "Specify the input design placement DB file name", "OptString", "All"],
        
        ["refineplacement_cluster", "RefinePlacement Cluster", "OptBool", "All", "Enable Cluster Mode In RefinePlacement for optimized performance."],
        ["refineplacement_iteration", "RefinePlacement Iteration", "OptInt", "All", "Max Num of RefinePlacement Iterations for performance.The Value is in [10,50].Sometimes, RefinePlacement break earlier, but the performance is not the best.Set Higher Value for this option."],
        ["plc_initial_method", "Placement Initial Method", "OptString", "All", "The initial position for Global Placement started from.'Center' means placed from center of the chip. 'Quad' means placed from the position by constrained Instances."],
        ["early_block_placement", "Early Block Placement", "OptBool", "All", "Enable place Block(Macro) Instance early to improve route congest performance."],
        ["auto_dispose_macro", "Auto Dispose Macro Object", "OptBool", "All", "Self-adaption place for Macro mode."],
        ["dispose_drm_prior", "Dispose DRM Prior", "OptBool", "All", "Place DRM firstly in placement."],
        ["dispose_apm_prior", "Dispose APM Prior", "OptBool", "All", "Place APM firstly in placement."],
        ["dispose_dram_prior", "Dispose Distribute-RAM Prior", "OptBool", "All", "Place distribute ram firstly in placement."],
        ["dispose_carrychain_prior", "Dispose Carry Chain Prior", "OptBool", "All", "Place carry chain firstly in placement."],
        
        ["slack_prior_in_global_router", "Slack Prior In Global router", "OptBool", "All", "Whether use slack prefer mode or not."],
        ["slack_weight", "Slack Weight", "OptInt", "All", "The weight of slack in routing, The Value is in [10,99]."],
        ["pin_cost_increasing_speed", "Pin Cost Increasing Speed", "OptInt", "All", "The speed of cost increment for congest pin, The Value is in [100,1000]."],
        ["congest_overlap_limit", "Max iterations in congest mode", "OptInt", "All", "The max iterations in congest routing, The Value is in [20,1000]."],
        ["max_ctrl_chain_length", "CE/RS signal series limit", "OptInt", "All", "CE/RS signal series limit, The Value is in [1,500]."],
        
        ["report_timing", "Run timing after route.", "OptSwitch", "All"],
        
        ["optimize_gp_recovery", "Enable Recovery Analysis in GP", "OptSwitch", "All", "control recovery analysis in global placement."],
        ["optimize_dp_recovery", "Enable Recovery Analysis in DP", "OptSwitch", "All", "control recovery analysis in detail placement."],
        ["optimize_rp_recovery", "Enable Recovery Analysis in RP", "OptSwitch", "All", "control recovery analysis in replication placement."],
        ["optimize_routing_recovery", "Enable Recovery Analysis in Routing", "OptSwitch", "All", "control recovery analysis in routing."]
        
        
    ],
    "report_timing":[
        ["delay_type", "Path Delay Type (-delay_type)", "OptString", "All","Specifies the type of path delay to be reported. Valid values are min_max (the default), min, max."],
        ["nworst", "Number of Paths per Endpoint (-nworst)", "OptInt", "All","Specifies the number of paths to be reported per endpoint per path group.Allowed values are 1 to 200000; the default is 1."],
        ["max_path", "Total Number of Paths (-max_path)", "OptInt", "All","Specifies the number of paths to be reported per path group. Allowed values are 1 to 200000; the default value is equal to the -nworst setting."],
        ["input_pins", "Show Input Pins (-input_pins)", "OptBool", "All","Indicates that input pins are to be shown in the path report. The default is to show only output pins."],
        ["slack_greater_than", "Report Paths with Slack >", "OptDouble", "All", "Specifies greater slack limit, only those paths with a slack greater than the limit are to be shown."],
        ["slack_less_than", "Report Paths with Slack <", "OptDouble", "All", "Specifies lesser slack limit, only those paths with a slack less than the limit are to be shown."],
        ["dump_net_delay", "Dump net delay during timing report", "OptSwitch", "All"],
        ["disable_package_delay", "Disable Package Delay", "OptSwitch", "All", "Specifies whether calculate the package delay in timing report. The package delay is the delay that between the package pin and the die pad."],
        ["report_io_datasheet", "Report IO Datasheet", "OptSwitch", "All", "Report IO datasheet."],
        ["ignore_db_version", "Skip DB version check", "OptSwitch", "All", "Turn on this option to disable DB version check. So report timing could read DB from erlier version."],
        ["translate", "Perform timing analysis for post-translate design.", "OptSwitch", "All"],
        ["configuration", "Perform timing analysis for post-configuration design.", "OptSwitch", "All"],

        ["input_db_file", "Specify Input Design DB File Name", "OptString", "Dev"],
        ["force_to_run", "Run this Action without Checking the Status.", "OptSwitch", "Dev"],
        ["netlist_based", "Report Timing in Netlist Mode", "OptSwitch", "Dev"],
        ["preserve_grid_routing_mux", "Keep Boundary of Routing Device", "OptSwitch", "Dev"],
        ["preserve_prim_device", "Keep Prim Routing Device", "OptSwitch", "Dev"],
        ["preserve_grid_device_hier", "Keep Hierarchical Boundary of Grid Device", "OptSwitch", "Dev"],
        
        [ "from",    "Specify Timing Path From points", "OptListString", "All" ],
        [ "to",      "Specify Timing Path To points",   "OptListString", "All" ],
        [ "through", "Specify Timing Path through points",   "OptListListString", "All" ]

    ],
    "gen_netlist":[

        ["input_db_file", "Specify the input design DB file name", "OptString", "Dev"],
        ["force_to_run", "Run this action without checking the status", "OptSwitch", "Dev"],

        ["func_sim_only", "Generate netlist for functional simulation only", "OptSwitch", "All"],
        ["sdf_annotate", "Enable Sdf Annotate", "OptBool", "All", "Specify if enable the sdf_annotate system task."],
        ["process_corner", "Process Corner", "OptString", "All", "Specify process corner for SDF delays(slow or fast)."]
    ],
    "report_power":[
        ["tempgrade", "Temp Grade", "OptString", "All", "Specifies the temperature grade of the target device."],
        ["process", "Process", "OptString", "All", "Specifies the manufacturing process corner to analyze."],
    
        ["custom_junction", "Custom Junction Temperature", "OptBool","All", "Whether user specifies the Junction Temperature."],
        ["ambient", "Ambient Temperature", "OptDouble", "All", "The ambient temperature of the operating environment in degrees C."],
        ["junction", "Junction Temperature", "OptDouble", "All", "Specifies the device junction temperature. Enable the checkbox to manually enter a specified temperature in degrees C."],
        ["custom_ja", "Custom Effective Theta JA", "OptBool", "All", "Whether user specifies the Effective Theta JA."],
        ["theta_ja", "Effective Theta JA", "OptDouble", "All", "The Theta-JA thermal resistance used for modeling in degrees C/W. You can also manually enter a value as needed."],
        ["ariflow", "Airflow (LFM)", "OptString", "All", "Linear Feet Per Minute (LFM) airflow to be used for modeling cooling."],
        ["heatsink", "Heat-Sink", "OptString", "All", "Specifies the heat sink profile to be used for modeling cooling."],
        ["theta_sa", "Effective Theta SA", "OptDouble", "All", "The Theta-SA thermal resistance used during modeling in degrees C/W.You can also manually specify the Theta-SA if you select the custom heat sink."],
        ["board_thermal", "Board Thermal Model", "OptString", "All", "The board size to be used for modeling cooling."],
                
        ["output_ppr", "Output power report file", "OptString","All", "Specifies the saving path of output power report file."],
        ["output_pps", "Output fast settings file", "OptString","All", "Specifies the saving path of output settings file."],
        ["output_ppf", "Output PPF file","OptString", "All", "Specifies the saving path of output PPF file."],
        
        ["vcd", "Specify Input VCD File", "OptString", "All","Specifies a simulation file( *.vcd) to be used by PPC."],
        ["tb_module", "Specify the test bench top module", "OptString", "All","Specifies top module of the simulation test bench."],
        ["design_name", "Specify the design top module instance", "OptString", "All", "Specifies design top module instantiation name in the simulation test bench."],
        
        ["output_pf", "Output Load (pF)", "OptDouble", "All", "Specifies external capacitance loads driven by the design."],
        ["clk_freq", "Default Clock Freq (MHz)", "OptDouble", "All", "The default clock freq to be used in power analysis on current design."],
        ["togg", "Default Toggle Rate", "OptDouble", "All", "The default toggle rate to be used in power analysis on the primary inputs of the current design."],
        ["prob", "Default Static Probability", "OptDouble", "All", "The default static probability to be used in power analysis on the current design."],
        ["io_togg", "Default I/O Toggle Rate", "OptDouble", "All", "The default toggle rate of I/O thermal."],
        ["io_prob", "Default I/O Enable Probability", "OptDouble", "All", "The default enable probability of I/O thermal."],
        ["ram_togg", "Default BRAM Toggle Rate", "OptDouble", "All", "The default toggle rate of BRAM module."],
        ["ram_prob", "Default BRAM Enable Probability", "OptDouble", "All", "The default enable probability of BRAM module."],
        ["dsp_togg", "Default APM Toggle Rate","OptDouble", "All", "The default toggle rate of APM module."],
        ["dsp_prob", "Default APM Enable Probability","OptDouble", "All", "The default enable probability of APM module."],
        ["hsst_togg", "Default HSST Toggle Rate", "OptDouble", "All", "The default toggle rate of HSST module."],
        ["hsst_prob", "Default HSST Enable Probability","OptDouble", "All", "The default enable probability of HSST module."],
        
        ["vcc", "VCC", "OptDouble", "All", "The power supply voltage of VCC.Default value:1.100V."],
        ["vccio33", "VCCIO33", "OptDouble", "All", "The power supply voltage of VCCIO33.Default value:3.300V."],
        ["vccio25", "VCCIO25", "OptDouble", "All", "The power supply voltage of VCCIO25.Default value:2.500V."],
        ["vccio18", "VCCIO18", "OptDouble", "All", "The power supply voltage of VCCIO18.Default value:1.800V."],
        ["vccio15", "VCCIO15", "OptDouble", "All", "The power supply voltage of VCCIO15.Default value:1.500V."],
        ["vccio12", "VCCIO12", "OptDouble", "All", "The power supply voltage of VCCIO12.Default value:1.200V."],
        ["vccaux", "VCCAUX", "OptDouble", "All", "The power supply voltage of VCCAUX.Default value:3.300V."],
        ["vcc33a", "VCCAUX", "OptDouble", "All", "The power supply voltage of VCCAUX.Default value:3.300V."],
        ["vccint", "VCC", "OptDouble", "All", "The power supply voltage of VCC.Default value:1.100V."],
        ["vcc33", "VCCAUX", "OptDouble", "All", "The power supply voltage of VCCAUX.Default value:3.300V."]
    ],
    "gen_bit_stream":[
        ["write_mapped_logic_devices_only", "Write Mapped Logic Devices Only", "OptSwitch", "Dev"],
        ["write_mapped_logic_and_routing_devices_only", "Write Mapped Logic and Routing Devices Only", "OptSwitch", "Dev"],
        ["write_complete_architecture_netlist", "Write Complete Architecture Netlist", "OptSwitch", "Dev"],
        ["used_in_gbm_model", "Used in GBM model", "OptSwitch", "Dev"],
        ["used_in_bma_model", "Used in BMA model", "OptSwitch", "Dev"],
        ["input_db_file", "Specify the Input Design DB File Name", "OptString", "Dev"],
        ["write_logbit_file", "Write Logbit File", "OptSwitch", "Dev"],
        ["create_stxt_file", "Create Stxt File", "OptBool", "Dev", "Write a txt data file(.stxt)." ],
        ["force_to_run", "Run this Action without Checking the Status.", "OptSwitch", "Dev"],

        ["create_bit_file", "Create Bit File", "OptBool", "All", "Write a binary data file(.sbit)." ],
        ["create_bin_file", "Create Bin File", "OptSwitch", "All", "Write a binary data file without header(.bin)."],
        ["compress_bitstream", "Compress Bitstream", "OptBool", "All"],
        ["optimize_compress", "Optimize Compress", "OptBool", "All", "This optimization means that do not write the zero frame data in compress processor."],
        ["disable_cyclic_redundancy_checking", "Disable Cyclic Redundancy Checking(CRC)", "OptBool", "All", "Select whether to check all frame data by CRC."],
        ["write_drm_data", "Write DRM Data", "OptBool", "All", "Select whether to write DRM data."],
        ["unused_io_status", "Unused IO Status", "OptString", "All", "Set up unused IO status."],
        ["usercode", "Usercode", "OptString", "All", "Write self-defined information by user."],
        ["master_configuration_clock_frequency", "Master Configuration Clock Frequency", "OptString", "All"],
        ["system_clock_frequency", "System Clock Frequency", "OptString", "All"],
        ["enable_osc_shut_off", "Enable OSC Shut Off", "OptBool", "All", "Select whether to shut off OSC."],
        ["enable_watchdog_in_user_mode", "Enable Watchdog In User Mode", "OptBool", "All"],
        ["enable_watchdog_in_configuration_mode", "Enable Watchdog In Configuration Mode", "OptBool", "All"],
        ["load_watchdog", "Load Watchdog", "OptString", "All"],
        ["enable_version_select_pin", "Enable Version Select(VS) Pin", "OptBool", "All"],
        ["enable_version_fallback", "Enable Version Fallback", "OptBool", "All", "Select whether to fall back data stream."],
        ["set_fallback_retry_times", "Set Fallback Retry Times", "OptString", "All", "Set times to load a fallback data stream when a configuration attempt fails."],
        ["set_bitstream_retry_times", "Set Bitstream Retry Times", "OptString", "All", "Set data stream retry time when a configuration attempt fails."],
        ["rst_n_pin", "RST_N pin", "OptString", "All"],
        ["tdi_pin", "TDI pin", "OptString", "All"],
        ["tms_pin", "TMS pin", "OptString", "All"],
        ["tck_pin", "TCK pin", "OptString", "All"],
        ["tdo_pin", "TDO pin", "OptString", "All"],
        ["enable_external_master_configuration_clock", "Enable External Master Configuration Clock", "OptSwitch", "All"],

        ["sample_clock_edge", "Sample Clock Edge", "OptString", "Dev", "Select falling/rising edge for SPI/BPI data capture in FPGA."],

        ["bpi_read_cycle", "BPI Read Cycle", "OptInt", "All"],
        ["bpi_page_size", "BPI Page Size", "OptString", "All"],
        ["bpi_mode", "BPI Mode", "OptString", "All"],

        ["spi_address_width", "SPI Address Width", "OptString", "Dev", "SPI address styles are 24-bit and 32-bit."],
        ["spi_data_width", "SPI Data Width", "OptString", "Dev", "SPI data bus widths are X1, X2, X4."],

        ["disable_por", "Disable Por", "OptSwitch", "Dev"],
        ["enable_done_synchronization", "Enable Done Synchronization", "OptBool", "All"],
        ["wake_up_time_slot_length", "Wake Up Time Slot Length", "OptString", "All", "Select the number of wakeup clock cycles a time slot includes."],
        ["done_time_slot", "Done Time Slot", "OptString", "All", "Select the time slot to release Done Pin."],
        ["gwen_time_slot", "Gwen Time Slot", "OptString", "All", "Select the time slot to enable global writing memory resources."],
        ["grsn_time_slot", "Grsn Time Slot", "OptString", "All", "Select the time slot to release global set/reset."],
        ["gouten_time_slot", "Gouten Time Slot", "OptString", "All"],
        ["enable_wait_dci_match", "Enable Wait DCI Match", "OptBool", "All", "Select whether to wait DCI(Digitally Controlled Impedance) match before wakeup phase."],
        ["enable_wait_pll_lock", "Enable Wait PLL Lock", "OptBool", "All", "Select whether to wait PLL lock before wakeup phase."],
        ["wake_up_clock", "Wake Up Clock", "OptString", "All"],
        ["create_mask_file", "Create Mask File", "OptBool", "All", "The mask file is used to determine which bits in data stream should be compared to readback data for verification purpose."],
        ["enable_mask_variable_memory_in_read_back", "Enable Mask Variable Memory In Read Back", "OptBool", "All"],
        ["persist_slave_parallel_pins", "Persist Slave Parallel Pins", "OptBool", "All"],
        ["master_configuration_clock_frequency_in_read_back", "Master Configuration Clock Frequency In Read Back", "OptString", "All"],
        ["disable_readback_crc", "Disable Readback CRC", "OptBool", "All", "Select whether to check all readback frame data by CRC."],
        ["enable_crc_clock_in_read_back", "Enable CRC Clock In Read Back", "OptBool", "All"],
        ["persist_ipal", "Persist Ipal", "OptBool", "All"],
        ["bitstream_security", "Bitstream Security", "OptString", "All", "Specify security level for readback and reconfiguration operation."],
        ["persist_slave_spi_pin", "Persist Slave SPI Pin", "OptSwitch", "All"],
        ["encrypt_bitstream", "Encrypt Bitstream", "OptSwitch", "All", "Encrypt data stream by AES256-CBC."],
        ["select_key_type", "Select Key Type", "OptString", "All", "Encryption key, which key is in EFFUSE and temporary key is in TDR(Test Data Register) of JTAG."],
        ["starting_cbc_value", "Starting CBC Value", "OptString", "All", "Initial vector value of AES256-CBC."],
        ["input_encryption_key_file", "Input Encryption Key File", "OptString", "All", "Key file include encryption parameters, which are CBC value and key value."],
        ["key_string", "Key String", "OptString", "All", "Key value of AES256-CBC."],
        ["enable_vref_select", "Enable Vref Select", "OptBool", "All"],
        ["sram_retention", "SRAM Retention", "OptBool", "All"],

        ["enable_version_fallback_ctrl", "Enable Version Fallback Control", "OptBool", "All"],
        ["enable_rs_pin", "Enable RS Pin", "OptBool", "All"],
        ["rs_pin_value", "RS Pin Value", "OptString", "All"],
        ["persist_pin", "Persist Pin", "OptString", "All"],
        ["enable_user_clock_wake_up", "Enable USER Clock Wake Up", "OptBool", "All"],
        
        ["init_flag_n_pin", "INIT_FLAG_N pin", "OptString", "All"],
        ["cfg_done_pin", "CFG_DONE pin", "OptString", "All"],
        ["cfg_clk_pin", "CFG_CLK pin", "OptString", "All"],
        ["mode_2_pin", "MODE_2 pin", "OptString", "All"],
        ["mode_1_pin", "MODE_1 pin", "OptString", "All"],
        ["mode_0_pin", "MODE_0 pin", "OptString", "All"],
        ["scbv", "Set Configuration Bank Voltage(SCBV)", "OptString", "All"],
        ["over_temperature_shut_off", "Over Temperature Shut Off", "OptBool", "All"],
        
        ["starting_gcm_value", "Starting GCM Value", "OptString", "All"],
        ["number_of_encryption_blocks",  "Number of Encryption Block", "OptInt", "All"],
        ["enable_obfuscate", "Enable Obfuscate", "OptBool", "All"],
        ["enable_self_authentication",  "Enable Self Authentication",  "OptBool", "All"],
        ["data_width", "Data Width", "OptString", "All"],
        ["authenticate_bitstream", "Authenticate Bitstream",  "OptBool", "All"],
        ["input_rsa_private_key_file", "Input RSA Private Key File", "OptString", "All"],
        ["enable_dpa", "Enable DPA",   "OptBool", "All"],
        ["dpa_protect_region", "DPA Protect Region",   "OptString", "All"],
        
        ["enable_master_auto_mode_in_configuraion", "Enable Master Auto Mode In Configuration", "OptBool", "All"],
        ["disable_rst_n_pin_in_configuraion", "Disable RST_N Pin In Configuration", "OptBool", "All"],
        ["enable_init_pin_in_configuraion", "Enable INIT Pin In Configuration", "OptBool", "All"],
        ["enable_done_pin_in_configuraion", "Enable Done Pin In Configuration", "OptBool", "All"],
        ["enable_master_spi_mode_in_configuration", "Enable Master SPI Mode In Configuration", "OptBool", "All"],
        ["disable_jtag_mode_in_configuration", "Disable JTAG Mode  In Configuration", "OptBool", "All"],
        ["disable_slave_spi_mode_in_configuration", "Disable Slave SPI Mode  In Configuration", "OptBool", "All"],
        ["disable_slave_i2c_mode_in_configuration", "Disable Slave I2C Mode  In Configuration", "OptBool", "All"],
        ["disable_slave_parallel_mode_in_configuration", "Disable Slave Parallel Mode  In Configuration", "OptBool", "All"],
        ["enable_double_start_up", "Enable Double Start Up", "OptBool", "All"],
        ["enable_fast_master_spi_mode", "Enable Fast Master SPI Mode", "OptBool", "All"],
        ["disable_persist_rst_n_pin_in_user_mode", "Disable Persist RST_N Pin In User Mode", "OptBool", "All"],
        ["enable_persist_init_pin_in_user_mode", "Enable Persist Init Pin In User Mode", "OptBool", "All"],
        ["enable_persist_done_pin_in_user_mode", "Enable Persist Done Pin In User Mode", "OptBool", "All"],
        ["disable_persist_jtag_mode_in_user_mode", "Disable Persist JTAG Mode In User Mode", "OptBool", "All"],
        ["disable_persist_slave_spi_mode_in_user_mode", "Disable Persist Slave SPI Mode In User Mode", "OptBool", "All"],
        ["disable_persist_slave_i2c_mode_in_user_mode", "Disable Persist Slave I2C Mode In User Mode", "OptBool", "All"],
        ["disable_persist_slave_parallel_mode_in_user_mode", "Disable Persist Slave Parallel Mode In User Mode", "OptBool", "All"],
        ["i2c_address", "I2C Address", "OptString", "All"],
        ["enable_master_spi_mode_in_user_mode", "Enable Master SPI Mode In User Mode", "OptBool", "All"],
        ["enable_slowly_read_mode", "Enable Slowly Read Mode", "OptBool", "All"],
        ["enable_master_auto_and_double_start_up_mode", "Enable Master Auto And Double Start Up Mode", "OptBool", "All"],
        ["feature_value", "Hexadecimal Value Of Feature Control Settings", "OptString", "All"]
    ]
}
