<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='822' ll='825' type='void llvm::TargetRegisterInfo::updateRegAllocHint(llvm::Register Reg, llvm::Register NewReg, llvm::MachineFunction &amp; MF) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='817'>/// A callback to allow target a chance to update register allocation hints
  /// when a register is &quot;changed&quot; (e.g. coalesced) to another register.
  /// e.g. On ARM, some virtual registers should target register pairs,
  /// if one of pair is coalesced to another register, the allocation hint of
  /// the other half of the pair should be changed to point to the new register.</doc>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2096' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='373' c='_ZNK4llvm19ARMBaseRegisterInfo18updateRegAllocHintENS_8RegisterES1_RNS_15MachineFunctionE'/>
