/*******************************************************************************
* File Name: cyfitter_sysint.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_SYSINT_H
#define INCLUDED_CYFITTER_SYSINT_H
#include "cy_device_headers.h"

/* ADC_IRQ */
#define ADC_IRQ__INTC_CORTEXM4_ASSIGNED 1
#define ADC_IRQ__INTC_CORTEXM4_PRIORITY 7u
#define ADC_IRQ__INTC_NUMBER 138u
#define ADC_IRQ_INTC_CORTEXM4_ASSIGNED 1
#define ADC_IRQ_INTC_CORTEXM4_PRIORITY 7u
#define ADC_IRQ_INTC_NUMBER 138u

/* LPComp_Int */
#define LPComp_Int__INTC_CORTEXM4_ASSIGNED 1
#define LPComp_Int__INTC_CORTEXM4_PRIORITY 7u
#define LPComp_Int__INTC_NUMBER 17u
#define LPComp_Int_INTC_CORTEXM4_ASSIGNED 1
#define LPComp_Int_INTC_CORTEXM4_PRIORITY 7u
#define LPComp_Int_INTC_NUMBER 17u

/* AllGpio_Int */
#define AllGpio_Int__INTC_CORTEXM4_ASSIGNED 1
#define AllGpio_Int__INTC_CORTEXM4_PRIORITY 7u
#define AllGpio_Int__INTC_NUMBER 15u
#define AllGpio_Int_INTC_CORTEXM4_ASSIGNED 1
#define AllGpio_Int_INTC_CORTEXM4_PRIORITY 7u
#define AllGpio_Int_INTC_NUMBER 15u

/* Counter_Int */
#define Counter_Int__INTC_CORTEXM4_ASSIGNED 1
#define Counter_Int__INTC_CORTEXM4_PRIORITY 7u
#define Counter_Int__INTC_NUMBER 91u
#define Counter_Int_INTC_CORTEXM4_ASSIGNED 1
#define Counter_Int_INTC_CORTEXM4_PRIORITY 7u
#define Counter_Int_INTC_NUMBER 91u

/* CapSense_ISR */
#define CapSense_ISR__INTC_CORTEXM0P_ASSIGNED 1
#define CapSense_ISR__INTC_CORTEXM0P_MUX 9u
#define CapSense_ISR__INTC_CORTEXM0P_PRIORITY 3u
#define CapSense_ISR__INTC_CORTEXM4_ASSIGNED 1
#define CapSense_ISR__INTC_CORTEXM4_PRIORITY 7u
#define CapSense_ISR__INTC_NUMBER 49u
#define CapSense_ISR_INTC_CORTEXM0P_ASSIGNED 1
#define CapSense_ISR_INTC_CORTEXM0P_MUX 9u
#define CapSense_ISR_INTC_CORTEXM0P_PRIORITY 3u
#define CapSense_ISR_INTC_CORTEXM4_ASSIGNED 1
#define CapSense_ISR_INTC_CORTEXM4_PRIORITY 7u
#define CapSense_ISR_INTC_NUMBER 49u

/* I2CM_SCB_IRQ */
#define I2CM_SCB_IRQ__INTC_CORTEXM4_ASSIGNED 1
#define I2CM_SCB_IRQ__INTC_CORTEXM4_PRIORITY 7u
#define I2CM_SCB_IRQ__INTC_NUMBER 42u
#define I2CM_SCB_IRQ_INTC_CORTEXM4_ASSIGNED 1
#define I2CM_SCB_IRQ_INTC_CORTEXM4_PRIORITY 7u
#define I2CM_SCB_IRQ_INTC_NUMBER 42u

/* I2CS_SCB_IRQ */
#define I2CS_SCB_IRQ__INTC_CORTEXM4_ASSIGNED 1
#define I2CS_SCB_IRQ__INTC_CORTEXM4_PRIORITY 7u
#define I2CS_SCB_IRQ__INTC_NUMBER 44u
#define I2CS_SCB_IRQ_INTC_CORTEXM4_ASSIGNED 1
#define I2CS_SCB_IRQ_INTC_CORTEXM4_PRIORITY 7u
#define I2CS_SCB_IRQ_INTC_NUMBER 44u

/* SPIM_SCB_IRQ */
#define SPIM_SCB_IRQ__INTC_CORTEXM4_ASSIGNED 1
#define SPIM_SCB_IRQ__INTC_CORTEXM4_PRIORITY 7u
#define SPIM_SCB_IRQ__INTC_NUMBER 43u
#define SPIM_SCB_IRQ_INTC_CORTEXM4_ASSIGNED 1
#define SPIM_SCB_IRQ_INTC_CORTEXM4_PRIORITY 7u
#define SPIM_SCB_IRQ_INTC_NUMBER 43u

/* SPIS_SCB_IRQ */
#define SPIS_SCB_IRQ__INTC_CORTEXM4_ASSIGNED 1
#define SPIS_SCB_IRQ__INTC_CORTEXM4_PRIORITY 7u
#define SPIS_SCB_IRQ__INTC_NUMBER 45u
#define SPIS_SCB_IRQ_INTC_CORTEXM4_ASSIGNED 1
#define SPIS_SCB_IRQ_INTC_CORTEXM4_PRIORITY 7u
#define SPIS_SCB_IRQ_INTC_NUMBER 45u

/* UART_SCB_IRQ */
#define UART_SCB_IRQ__INTC_CORTEXM0P_ASSIGNED 1
#define UART_SCB_IRQ__INTC_CORTEXM0P_MUX 8u
#define UART_SCB_IRQ__INTC_CORTEXM0P_PRIORITY 3u
#define UART_SCB_IRQ__INTC_CORTEXM4_ASSIGNED 1
#define UART_SCB_IRQ__INTC_CORTEXM4_PRIORITY 7u
#define UART_SCB_IRQ__INTC_NUMBER 46u
#define UART_SCB_IRQ_INTC_CORTEXM0P_ASSIGNED 1
#define UART_SCB_IRQ_INTC_CORTEXM0P_MUX 8u
#define UART_SCB_IRQ_INTC_CORTEXM0P_PRIORITY 3u
#define UART_SCB_IRQ_INTC_CORTEXM4_ASSIGNED 1
#define UART_SCB_IRQ_INTC_CORTEXM4_PRIORITY 7u
#define UART_SCB_IRQ_INTC_NUMBER 46u

/* EZI2C_1_SCB_IRQ */
#define EZI2C_1_SCB_IRQ__INTC_CORTEXM0P_ASSIGNED 1
#define EZI2C_1_SCB_IRQ__INTC_CORTEXM0P_MUX 10u
#define EZI2C_1_SCB_IRQ__INTC_CORTEXM0P_PRIORITY 3u
#define EZI2C_1_SCB_IRQ__INTC_CORTEXM4_ASSIGNED 1
#define EZI2C_1_SCB_IRQ__INTC_CORTEXM4_PRIORITY 7u
#define EZI2C_1_SCB_IRQ__INTC_NUMBER 47u
#define EZI2C_1_SCB_IRQ_INTC_CORTEXM0P_ASSIGNED 1
#define EZI2C_1_SCB_IRQ_INTC_CORTEXM0P_MUX 10u
#define EZI2C_1_SCB_IRQ_INTC_CORTEXM0P_PRIORITY 3u
#define EZI2C_1_SCB_IRQ_INTC_CORTEXM4_ASSIGNED 1
#define EZI2C_1_SCB_IRQ_INTC_CORTEXM4_PRIORITY 7u
#define EZI2C_1_SCB_IRQ_INTC_NUMBER 47u

#endif /* INCLUDED_CYFITTER_SYSINT_H */
