// Seed: 3008521620
module module_0 (
    input uwire id_0,
    output wor id_1,
    input uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7
);
  generate
    assign id_1 = 1'b0 ? id_6 : 1;
  endgenerate
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output wor id_2
    , id_20,
    input tri1 id_3,
    output tri id_4,
    output wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    input supply1 id_8,
    input wand id_9,
    output supply1 id_10,
    output supply0 id_11,
    input wor id_12,
    input wire id_13,
    output wand id_14,
    input tri id_15,
    output uwire id_16,
    input wand id_17
    , id_21,
    input wire id_18
);
  assign id_4 = 1;
  module_0(
      id_0, id_1, id_18, id_8, id_3, id_3, id_6, id_18
  );
  wand id_22 = 1 ^ 1;
endmodule
