/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ffgnp0p935v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.935000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 0.935000 ;
    operating_conditions ( "ffgnp0p935v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.935000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffgnp0p935v125c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 50353.200000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001368 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.519246, 0.521556, 0.526596, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.519246, 0.521556, 0.526596, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.467321, 0.469400, 0.473936, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.467321, 0.469400, 0.473936, 0.610313, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.021586" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.024592" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001368 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.519246, 0.521556, 0.526596, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.519246, 0.521556, 0.526596, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.467321, 0.469400, 0.473936, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.467321, 0.469400, 0.473936, 0.610313, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.021586" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.024592" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.005445, 0.005445, 0.005445, 0.005445, 0.005445" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.005445, 0.005445, 0.005445, 0.005445, 0.005445" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.273778, 0.287178, 0.300878, 0.327678, 0.377978",\
              "0.279188, 0.292588, 0.306288, 0.333088, 0.383388",\
              "0.282878, 0.296278, 0.309978, 0.336778, 0.387078",\
              "0.285028, 0.298428, 0.312128, 0.338928, 0.389228",\
              "0.285338, 0.298738, 0.312438, 0.339238, 0.389538"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.273778, 0.287178, 0.300878, 0.327678, 0.377978",\
              "0.279188, 0.292588, 0.306288, 0.333088, 0.383388",\
              "0.282878, 0.296278, 0.309978, 0.336778, 0.387078",\
              "0.285028, 0.298428, 0.312128, 0.338928, 0.389228",\
              "0.285338, 0.298738, 0.312438, 0.339238, 0.389538"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009609, 0.032724, 0.061172, 0.119133, 0.209379",\
              "0.009609, 0.032724, 0.061172, 0.119133, 0.209379",\
              "0.009609, 0.032724, 0.061172, 0.119133, 0.209379",\
              "0.009609, 0.032724, 0.061172, 0.119133, 0.209379",\
              "0.009609, 0.032724, 0.061172, 0.119133, 0.209379"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009609, 0.032724, 0.061172, 0.119133, 0.209379",\
              "0.009609, 0.032724, 0.061172, 0.119133, 0.209379",\
              "0.009609, 0.032724, 0.061172, 0.119133, 0.209379",\
              "0.009609, 0.032724, 0.061172, 0.119133, 0.209379",\
              "0.009609, 0.032724, 0.061172, 0.119133, 0.209379"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.335958, 0.350448, 0.364308, 0.391503, 0.447468",\
              "0.342258, 0.356748, 0.370608, 0.397803, 0.453768",\
              "0.346668, 0.361158, 0.375018, 0.402213, 0.458178",\
              "0.349503, 0.363993, 0.377853, 0.405048, 0.461013",\
              "0.349513, 0.364003, 0.377864, 0.405058, 0.461023"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.009159, 0.030484, 0.055618, 0.118958, 0.236058",\
              "0.009159, 0.030484, 0.055618, 0.118958, 0.236058",\
              "0.009159, 0.030484, 0.055618, 0.118958, 0.236058",\
              "0.009159, 0.030484, 0.055618, 0.118958, 0.236058",\
              "0.009159, 0.030484, 0.055618, 0.118958, 0.236058"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.335958, 0.350448, 0.364308, 0.391503, 0.447468",\
              "0.342258, 0.356748, 0.370608, 0.397803, 0.453768",\
              "0.346668, 0.361158, 0.375018, 0.402213, 0.458178",\
              "0.349503, 0.363993, 0.377853, 0.405048, 0.461013",\
              "0.349513, 0.364003, 0.377864, 0.405058, 0.461023"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.009159, 0.030484, 0.055618, 0.118958, 0.236058",\
              "0.009159, 0.030484, 0.055618, 0.118958, 0.236058",\
              "0.009159, 0.030484, 0.055618, 0.118958, 0.236058",\
              "0.009159, 0.030484, 0.055618, 0.118958, 0.236058",\
              "0.009159, 0.030484, 0.055618, 0.118958, 0.236058"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.032403 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.097419, 0.103719, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.184674, 0.194649, 0.202839, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.519246, 0.521556, 0.526596, 0.678125, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.519246, 0.521556, 0.526596, 0.678125, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "4.605632" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.092344" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.817382" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.094154" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.071186" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.094148" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "4.444289" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.094151" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.055201" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001585 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.030154" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.031543" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.130973, 0.140021, 0.149381, 0.164253, 0.190357",\
              "0.130765, 0.139813, 0.149173, 0.164045, 0.190149",\
              "0.130453, 0.139501, 0.148861, 0.163733, 0.189837",\
              "0.129621, 0.138669, 0.148029, 0.162901, 0.189005",\
              "0.129205, 0.138253, 0.147613, 0.162485, 0.188589"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.130973, 0.140021, 0.149381, 0.164253, 0.190357",\
              "0.130765, 0.139813, 0.149173, 0.164045, 0.190149",\
              "0.130453, 0.139501, 0.148861, 0.163733, 0.189837",\
              "0.129621, 0.138669, 0.148029, 0.162901, 0.189005",\
              "0.129205, 0.138253, 0.147613, 0.162485, 0.188589"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.083400, 0.078500, 0.075200, 0.071300, 0.068500",\
              "0.091900, 0.087000, 0.083700, 0.079800, 0.077000",\
              "0.098200, 0.093300, 0.090000, 0.086100, 0.083300",\
              "0.105900, 0.101000, 0.097700, 0.093800, 0.091000",\
              "0.113600, 0.108700, 0.105400, 0.101500, 0.098700"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.083400, 0.078500, 0.075200, 0.071300, 0.068500",\
              "0.091900, 0.087000, 0.083700, 0.079800, 0.077000",\
              "0.098200, 0.093300, 0.090000, 0.086100, 0.083300",\
              "0.105900, 0.101000, 0.097700, 0.093800, 0.091000",\
              "0.113600, 0.108700, 0.105400, 0.101500, 0.098700"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001357 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.021586" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.024592" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.107219, 0.114291, 0.121571, 0.131035, 0.142475",\
              "0.106907, 0.113979, 0.121259, 0.130723, 0.142163",\
              "0.106387, 0.113459, 0.120739, 0.130203, 0.141643",\
              "0.105451, 0.112523, 0.119803, 0.129267, 0.140707",\
              "0.105971, 0.113043, 0.120323, 0.129787, 0.141227"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.107219, 0.114291, 0.121571, 0.131035, 0.142475",\
              "0.106907, 0.113979, 0.121259, 0.130723, 0.142163",\
              "0.106387, 0.113459, 0.120739, 0.130203, 0.141643",\
              "0.105451, 0.112523, 0.119803, 0.129267, 0.140707",\
              "0.105971, 0.113043, 0.120323, 0.129787, 0.141227"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.087900, 0.082900, 0.078200, 0.072900, 0.067100",\
              "0.096300, 0.091300, 0.086600, 0.081300, 0.075500",\
              "0.102300, 0.097300, 0.092600, 0.087300, 0.081500",\
              "0.106000, 0.101000, 0.096300, 0.091000, 0.085200",\
              "0.101600, 0.096600, 0.091900, 0.086600, 0.080800"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.087900, 0.082900, 0.078200, 0.072900, 0.067100",\
              "0.096300, 0.091300, 0.086600, 0.081300, 0.075500",\
              "0.102300, 0.097300, 0.092600, 0.087300, 0.081500",\
              "0.106000, 0.101000, 0.096300, 0.091000, 0.085200",\
              "0.101600, 0.096600, 0.091900, 0.086600, 0.080800"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001368 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.009036" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.009067" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.093907, 0.101915, 0.110547, 0.123963, 0.145907",\
              "0.093595, 0.101603, 0.110235, 0.123651, 0.145595",\
              "0.093075, 0.101083, 0.109715, 0.123131, 0.145075",\
              "0.092243, 0.100251, 0.108883, 0.122299, 0.144243",\
              "0.092867, 0.100875, 0.109507, 0.122923, 0.144867"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.093907, 0.101915, 0.110547, 0.123963, 0.145907",\
              "0.093595, 0.101603, 0.110235, 0.123651, 0.145595",\
              "0.093075, 0.101083, 0.109715, 0.123131, 0.145075",\
              "0.092243, 0.100251, 0.108883, 0.122299, 0.144243",\
              "0.092867, 0.100875, 0.109507, 0.122923, 0.144867"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100160, 0.095760, 0.092460, 0.088960, 0.086460",\
              "0.108760, 0.104360, 0.101060, 0.097560, 0.095060",\
              "0.114360, 0.109960, 0.106660, 0.103160, 0.100660",\
              "0.118260, 0.113860, 0.110560, 0.107060, 0.104560",\
              "0.114360, 0.109960, 0.106660, 0.103160, 0.100660"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100160, 0.095760, 0.092460, 0.088960, 0.086460",\
              "0.108760, 0.104360, 0.101060, 0.097560, 0.095060",\
              "0.114360, 0.109960, 0.106660, 0.103160, 0.100660",\
              "0.118260, 0.113860, 0.110560, 0.107060, 0.104560",\
              "0.114360, 0.109960, 0.106660, 0.103160, 0.100660"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000761 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004090" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004646" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.061501, 0.068885, 0.076165, 0.085629, 0.099877",\
              "0.059213, 0.066597, 0.073877, 0.083341, 0.097589",\
              "0.062125, 0.069509, 0.076789, 0.086253, 0.100501",\
              "0.074917, 0.082301, 0.089581, 0.099045, 0.113293",\
              "0.110485, 0.117869, 0.125149, 0.134613, 0.148861"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.061501, 0.068885, 0.076165, 0.085629, 0.099877",\
              "0.059213, 0.066597, 0.073877, 0.083341, 0.097589",\
              "0.062125, 0.069509, 0.076789, 0.086253, 0.100501",\
              "0.074917, 0.082301, 0.089581, 0.099045, 0.113293",\
              "0.110485, 0.117869, 0.125149, 0.134613, 0.148861"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.091720, 0.094820, 0.101620, 0.118020, 0.156020",\
              "0.105320, 0.108420, 0.115220, 0.131620, 0.169620",\
              "0.117220, 0.120320, 0.127120, 0.143520, 0.181520",\
              "0.132620, 0.135720, 0.142520, 0.158920, 0.196920",\
              "0.152020, 0.155120, 0.161920, 0.178320, 0.216320"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.091720, 0.094820, 0.101620, 0.118020, 0.156020",\
              "0.105320, 0.108420, 0.115220, 0.131620, 0.169620",\
              "0.117220, 0.120320, 0.127120, 0.143520, 0.181520",\
              "0.132620, 0.135720, 0.142520, 0.158920, 0.196920",\
              "0.152020, 0.155120, 0.161920, 0.178320, 0.216320"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000762 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004373" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005270" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.061501, 0.068885, 0.076165, 0.085629, 0.099877",\
              "0.059213, 0.066597, 0.073877, 0.083341, 0.097589",\
              "0.062125, 0.069509, 0.076789, 0.086253, 0.100501",\
              "0.074917, 0.082301, 0.089581, 0.099045, 0.113293",\
              "0.110485, 0.117869, 0.125149, 0.134613, 0.148861"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.061501, 0.068885, 0.076165, 0.085629, 0.099877",\
              "0.059213, 0.066597, 0.073877, 0.083341, 0.097589",\
              "0.062125, 0.069509, 0.076789, 0.086253, 0.100501",\
              "0.074917, 0.082301, 0.089581, 0.099045, 0.113293",\
              "0.110485, 0.117869, 0.125149, 0.134613, 0.148861"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.091620, 0.094720, 0.101520, 0.117920, 0.155920",\
              "0.105220, 0.108320, 0.115120, 0.131520, 0.169520",\
              "0.117120, 0.120220, 0.127020, 0.143420, 0.181420",\
              "0.132520, 0.135620, 0.142420, 0.158820, 0.196820",\
              "0.151920, 0.155020, 0.161820, 0.178220, 0.216220"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.091620, 0.094720, 0.101520, 0.117920, 0.155920",\
              "0.105220, 0.108320, 0.115120, 0.131520, 0.169520",\
              "0.117120, 0.120220, 0.127020, 0.143420, 0.181420",\
              "0.132520, 0.135620, 0.142420, 0.158820, 0.196820",\
              "0.151920, 0.155020, 0.161820, 0.178220, 0.216220"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 146.850165 ;
    }
}
}
