--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 468 paths analyzed, 129 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.760ns.
--------------------------------------------------------------------------------
Slack:                  17.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          faBlinker/M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.635ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.625 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to faBlinker/M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y23.SR       net (fanout=9)        1.682   M_reset_cond_out
    SLICE_X4Y23.CLK      Tsrck                 0.428   M_faBlinker_blinkA
                                                       faBlinker/M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (0.953ns logic, 1.682ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  17.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          faBlinker/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.490ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.627 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to faBlinker/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y22.SR       net (fanout=9)        1.495   M_reset_cond_out
    SLICE_X4Y22.CLK      Tsrck                 0.470   M_faBlinker_blinkB
                                                       faBlinker/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (0.995ns logic, 1.495ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  17.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          faBlinker/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.481ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.627 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to faBlinker/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y22.SR       net (fanout=9)        1.495   M_reset_cond_out
    SLICE_X4Y22.CLK      Tsrck                 0.461   M_faBlinker_blinkB
                                                       faBlinker/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.481ns (0.986ns logic, 1.495ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  17.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          faBlinker/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.470ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.627 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to faBlinker/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y22.SR       net (fanout=9)        1.495   M_reset_cond_out
    SLICE_X4Y22.CLK      Tsrck                 0.450   M_faBlinker_blinkB
                                                       faBlinker/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.470ns (0.975ns logic, 1.495ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  17.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          faBlinker/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.448ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.627 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to faBlinker/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y22.SR       net (fanout=9)        1.495   M_reset_cond_out
    SLICE_X4Y22.CLK      Tsrck                 0.428   M_faBlinker_blinkB
                                                       faBlinker/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.448ns (0.953ns logic, 1.495ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  17.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               faBlinker/M_counter_q_11 (FF)
  Destination:          faBlinker/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.397ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.186 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: faBlinker/M_counter_q_11 to faBlinker/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.DQ       Tcko                  0.525   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q_11
    SLICE_X4Y18.D3       net (fanout=1)        0.956   faBlinker/M_counter_q[11]
    SLICE_X4Y18.COUT     Topcyd                0.312   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q[11]_rt
                                                       faBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X4Y19.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X4Y19.COUT     Tbyp                  0.093   faBlinker/M_counter_q[15]
                                                       faBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X4Y20.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X4Y20.COUT     Tbyp                  0.093   faBlinker/M_counter_q[19]
                                                       faBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X4Y21.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X4Y21.COUT     Tbyp                  0.093   faBlinker/M_counter_q[23]
                                                       faBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X4Y22.CLK      Tcinck                0.313   M_faBlinker_blinkB
                                                       faBlinker/Mcount_M_counter_q_cy<27>
                                                       faBlinker/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.397ns (1.429ns logic, 0.968ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack:                  17.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               faBlinker/M_counter_q_11 (FF)
  Destination:          faBlinker/M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.393ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.184 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: faBlinker/M_counter_q_11 to faBlinker/M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.DQ       Tcko                  0.525   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q_11
    SLICE_X4Y18.D3       net (fanout=1)        0.956   faBlinker/M_counter_q[11]
    SLICE_X4Y18.COUT     Topcyd                0.312   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q[11]_rt
                                                       faBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X4Y19.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X4Y19.COUT     Tbyp                  0.093   faBlinker/M_counter_q[15]
                                                       faBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X4Y20.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X4Y20.COUT     Tbyp                  0.093   faBlinker/M_counter_q[19]
                                                       faBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X4Y21.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X4Y21.COUT     Tbyp                  0.093   faBlinker/M_counter_q[23]
                                                       faBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X4Y22.COUT     Tbyp                  0.093   M_faBlinker_blinkB
                                                       faBlinker/Mcount_M_counter_q_cy<27>
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[27]
    SLICE_X4Y23.CLK      Tcinck                0.213   M_faBlinker_blinkA
                                                       faBlinker/Mcount_M_counter_q_xor<28>
                                                       faBlinker/M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      2.393ns (1.422ns logic, 0.971ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack:                  17.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               faBlinker/M_counter_q_11 (FF)
  Destination:          faBlinker/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.387ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.186 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: faBlinker/M_counter_q_11 to faBlinker/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.DQ       Tcko                  0.525   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q_11
    SLICE_X4Y18.D3       net (fanout=1)        0.956   faBlinker/M_counter_q[11]
    SLICE_X4Y18.COUT     Topcyd                0.312   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q[11]_rt
                                                       faBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X4Y19.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X4Y19.COUT     Tbyp                  0.093   faBlinker/M_counter_q[15]
                                                       faBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X4Y20.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X4Y20.COUT     Tbyp                  0.093   faBlinker/M_counter_q[19]
                                                       faBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X4Y21.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X4Y21.COUT     Tbyp                  0.093   faBlinker/M_counter_q[23]
                                                       faBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X4Y22.CLK      Tcinck                0.303   M_faBlinker_blinkB
                                                       faBlinker/Mcount_M_counter_q_cy<27>
                                                       faBlinker/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (1.419ns logic, 0.968ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack:                  17.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          faBlinker/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.296ns (Levels of Logic = 0)
  Clock Path Skew:      -0.085ns (0.630 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to faBlinker/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y21.SR       net (fanout=9)        1.301   M_reset_cond_out
    SLICE_X4Y21.CLK      Tsrck                 0.470   faBlinker/M_counter_q[23]
                                                       faBlinker/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (0.995ns logic, 1.301ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  17.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               faBlinker/M_counter_q_11 (FF)
  Destination:          faBlinker/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.356ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.186 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: faBlinker/M_counter_q_11 to faBlinker/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.DQ       Tcko                  0.525   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q_11
    SLICE_X4Y18.D3       net (fanout=1)        0.956   faBlinker/M_counter_q[11]
    SLICE_X4Y18.COUT     Topcyd                0.312   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q[11]_rt
                                                       faBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X4Y19.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X4Y19.COUT     Tbyp                  0.093   faBlinker/M_counter_q[15]
                                                       faBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X4Y20.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X4Y20.COUT     Tbyp                  0.093   faBlinker/M_counter_q[19]
                                                       faBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X4Y21.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X4Y21.COUT     Tbyp                  0.093   faBlinker/M_counter_q[23]
                                                       faBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X4Y22.CLK      Tcinck                0.272   M_faBlinker_blinkB
                                                       faBlinker/Mcount_M_counter_q_cy<27>
                                                       faBlinker/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.356ns (1.388ns logic, 0.968ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack:                  17.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          faBlinker/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.287ns (Levels of Logic = 0)
  Clock Path Skew:      -0.085ns (0.630 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to faBlinker/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y21.SR       net (fanout=9)        1.301   M_reset_cond_out
    SLICE_X4Y21.CLK      Tsrck                 0.461   faBlinker/M_counter_q[23]
                                                       faBlinker/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (0.986ns logic, 1.301ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  17.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          faBlinker/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.276ns (Levels of Logic = 0)
  Clock Path Skew:      -0.085ns (0.630 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to faBlinker/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y21.SR       net (fanout=9)        1.301   M_reset_cond_out
    SLICE_X4Y21.CLK      Tsrck                 0.450   faBlinker/M_counter_q[23]
                                                       faBlinker/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.276ns (0.975ns logic, 1.301ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  17.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          faBlinker/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.254ns (Levels of Logic = 0)
  Clock Path Skew:      -0.085ns (0.630 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to faBlinker/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y21.SR       net (fanout=9)        1.301   M_reset_cond_out
    SLICE_X4Y21.CLK      Tsrck                 0.428   faBlinker/M_counter_q[23]
                                                       faBlinker/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.254ns (0.953ns logic, 1.301ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  17.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               faBlinker/M_counter_q_11 (FF)
  Destination:          faBlinker/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.301ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.189 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: faBlinker/M_counter_q_11 to faBlinker/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.DQ       Tcko                  0.525   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q_11
    SLICE_X4Y18.D3       net (fanout=1)        0.956   faBlinker/M_counter_q[11]
    SLICE_X4Y18.COUT     Topcyd                0.312   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q[11]_rt
                                                       faBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X4Y19.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X4Y19.COUT     Tbyp                  0.093   faBlinker/M_counter_q[15]
                                                       faBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X4Y20.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X4Y20.COUT     Tbyp                  0.093   faBlinker/M_counter_q[19]
                                                       faBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X4Y21.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X4Y21.CLK      Tcinck                0.313   faBlinker/M_counter_q[23]
                                                       faBlinker/Mcount_M_counter_q_cy<23>
                                                       faBlinker/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.301ns (1.336ns logic, 0.965ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack:                  17.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               faBlinker/M_counter_q_11 (FF)
  Destination:          faBlinker/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.297ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.186 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: faBlinker/M_counter_q_11 to faBlinker/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.DQ       Tcko                  0.525   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q_11
    SLICE_X4Y18.D3       net (fanout=1)        0.956   faBlinker/M_counter_q[11]
    SLICE_X4Y18.COUT     Topcyd                0.312   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q[11]_rt
                                                       faBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X4Y19.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X4Y19.COUT     Tbyp                  0.093   faBlinker/M_counter_q[15]
                                                       faBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X4Y20.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X4Y20.COUT     Tbyp                  0.093   faBlinker/M_counter_q[19]
                                                       faBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X4Y21.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X4Y21.COUT     Tbyp                  0.093   faBlinker/M_counter_q[23]
                                                       faBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X4Y22.CLK      Tcinck                0.213   M_faBlinker_blinkB
                                                       faBlinker/Mcount_M_counter_q_cy<27>
                                                       faBlinker/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.297ns (1.329ns logic, 0.968ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack:                  17.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               faBlinker/M_counter_q_11 (FF)
  Destination:          faBlinker/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.291ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.189 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: faBlinker/M_counter_q_11 to faBlinker/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.DQ       Tcko                  0.525   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q_11
    SLICE_X4Y18.D3       net (fanout=1)        0.956   faBlinker/M_counter_q[11]
    SLICE_X4Y18.COUT     Topcyd                0.312   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q[11]_rt
                                                       faBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X4Y19.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X4Y19.COUT     Tbyp                  0.093   faBlinker/M_counter_q[15]
                                                       faBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X4Y20.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X4Y20.COUT     Tbyp                  0.093   faBlinker/M_counter_q[19]
                                                       faBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X4Y21.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X4Y21.CLK      Tcinck                0.303   faBlinker/M_counter_q[23]
                                                       faBlinker/Mcount_M_counter_q_cy<23>
                                                       faBlinker/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.291ns (1.326ns logic, 0.965ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack:                  17.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               faBlinker/M_counter_q_11 (FF)
  Destination:          faBlinker/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.260ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.189 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: faBlinker/M_counter_q_11 to faBlinker/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.DQ       Tcko                  0.525   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q_11
    SLICE_X4Y18.D3       net (fanout=1)        0.956   faBlinker/M_counter_q[11]
    SLICE_X4Y18.COUT     Topcyd                0.312   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q[11]_rt
                                                       faBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X4Y19.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X4Y19.COUT     Tbyp                  0.093   faBlinker/M_counter_q[15]
                                                       faBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X4Y20.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X4Y20.COUT     Tbyp                  0.093   faBlinker/M_counter_q[19]
                                                       faBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X4Y21.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X4Y21.CLK      Tcinck                0.272   faBlinker/M_counter_q[23]
                                                       faBlinker/Mcount_M_counter_q_cy<23>
                                                       faBlinker/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (1.295ns logic, 0.965ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack:                  17.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               faBlinker/M_counter_q_0 (FF)
  Destination:          faBlinker/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.251ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.186 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: faBlinker/M_counter_q_0 to faBlinker/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y16.AQ       Tcko                  0.525   faBlinker/M_counter_q[3]
                                                       faBlinker/M_counter_q_0
    SLICE_X4Y16.A5       net (fanout=1)        0.456   faBlinker/M_counter_q[0]
    SLICE_X4Y16.COUT     Topcya                0.474   faBlinker/M_counter_q[3]
                                                       faBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       faBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X4Y17.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X4Y17.COUT     Tbyp                  0.093   faBlinker/M_counter_q[7]
                                                       faBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X4Y18.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X4Y18.COUT     Tbyp                  0.093   faBlinker/M_counter_q[11]
                                                       faBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X4Y19.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X4Y19.COUT     Tbyp                  0.093   faBlinker/M_counter_q[15]
                                                       faBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X4Y20.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X4Y20.COUT     Tbyp                  0.093   faBlinker/M_counter_q[19]
                                                       faBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X4Y21.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X4Y21.COUT     Tbyp                  0.093   faBlinker/M_counter_q[23]
                                                       faBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X4Y22.CLK      Tcinck                0.313   M_faBlinker_blinkB
                                                       faBlinker/Mcount_M_counter_q_cy<27>
                                                       faBlinker/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (1.777ns logic, 0.474ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------
Slack:                  17.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               faBlinker/M_counter_q_0 (FF)
  Destination:          faBlinker/M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.247ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.184 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: faBlinker/M_counter_q_0 to faBlinker/M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y16.AQ       Tcko                  0.525   faBlinker/M_counter_q[3]
                                                       faBlinker/M_counter_q_0
    SLICE_X4Y16.A5       net (fanout=1)        0.456   faBlinker/M_counter_q[0]
    SLICE_X4Y16.COUT     Topcya                0.474   faBlinker/M_counter_q[3]
                                                       faBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       faBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X4Y17.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X4Y17.COUT     Tbyp                  0.093   faBlinker/M_counter_q[7]
                                                       faBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X4Y18.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X4Y18.COUT     Tbyp                  0.093   faBlinker/M_counter_q[11]
                                                       faBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X4Y19.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X4Y19.COUT     Tbyp                  0.093   faBlinker/M_counter_q[15]
                                                       faBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X4Y20.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X4Y20.COUT     Tbyp                  0.093   faBlinker/M_counter_q[19]
                                                       faBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X4Y21.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X4Y21.COUT     Tbyp                  0.093   faBlinker/M_counter_q[23]
                                                       faBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X4Y22.COUT     Tbyp                  0.093   M_faBlinker_blinkB
                                                       faBlinker/Mcount_M_counter_q_cy<27>
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[27]
    SLICE_X4Y23.CLK      Tcinck                0.213   M_faBlinker_blinkA
                                                       faBlinker/Mcount_M_counter_q_xor<28>
                                                       faBlinker/M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      2.247ns (1.770ns logic, 0.477ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Slack:                  17.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               faBlinker/M_counter_q_0 (FF)
  Destination:          faBlinker/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.241ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.186 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: faBlinker/M_counter_q_0 to faBlinker/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y16.AQ       Tcko                  0.525   faBlinker/M_counter_q[3]
                                                       faBlinker/M_counter_q_0
    SLICE_X4Y16.A5       net (fanout=1)        0.456   faBlinker/M_counter_q[0]
    SLICE_X4Y16.COUT     Topcya                0.474   faBlinker/M_counter_q[3]
                                                       faBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       faBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X4Y17.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X4Y17.COUT     Tbyp                  0.093   faBlinker/M_counter_q[7]
                                                       faBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X4Y18.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X4Y18.COUT     Tbyp                  0.093   faBlinker/M_counter_q[11]
                                                       faBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X4Y19.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X4Y19.COUT     Tbyp                  0.093   faBlinker/M_counter_q[15]
                                                       faBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X4Y20.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X4Y20.COUT     Tbyp                  0.093   faBlinker/M_counter_q[19]
                                                       faBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X4Y21.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X4Y21.COUT     Tbyp                  0.093   faBlinker/M_counter_q[23]
                                                       faBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X4Y22.CLK      Tcinck                0.303   M_faBlinker_blinkB
                                                       faBlinker/Mcount_M_counter_q_cy<27>
                                                       faBlinker/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (1.767ns logic, 0.474ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Slack:                  17.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               faBlinker/M_counter_q_0 (FF)
  Destination:          faBlinker/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.210ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.186 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: faBlinker/M_counter_q_0 to faBlinker/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y16.AQ       Tcko                  0.525   faBlinker/M_counter_q[3]
                                                       faBlinker/M_counter_q_0
    SLICE_X4Y16.A5       net (fanout=1)        0.456   faBlinker/M_counter_q[0]
    SLICE_X4Y16.COUT     Topcya                0.474   faBlinker/M_counter_q[3]
                                                       faBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       faBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X4Y17.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X4Y17.COUT     Tbyp                  0.093   faBlinker/M_counter_q[7]
                                                       faBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X4Y18.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X4Y18.COUT     Tbyp                  0.093   faBlinker/M_counter_q[11]
                                                       faBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X4Y19.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X4Y19.COUT     Tbyp                  0.093   faBlinker/M_counter_q[15]
                                                       faBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X4Y20.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X4Y20.COUT     Tbyp                  0.093   faBlinker/M_counter_q[19]
                                                       faBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X4Y21.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X4Y21.COUT     Tbyp                  0.093   faBlinker/M_counter_q[23]
                                                       faBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X4Y22.CLK      Tcinck                0.272   M_faBlinker_blinkB
                                                       faBlinker/Mcount_M_counter_q_cy<27>
                                                       faBlinker/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.210ns (1.736ns logic, 0.474ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------
Slack:                  17.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               faBlinker/M_counter_q_11 (FF)
  Destination:          faBlinker/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.205ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.192 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: faBlinker/M_counter_q_11 to faBlinker/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.DQ       Tcko                  0.525   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q_11
    SLICE_X4Y18.D3       net (fanout=1)        0.956   faBlinker/M_counter_q[11]
    SLICE_X4Y18.COUT     Topcyd                0.312   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q[11]_rt
                                                       faBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X4Y19.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X4Y19.COUT     Tbyp                  0.093   faBlinker/M_counter_q[15]
                                                       faBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X4Y20.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X4Y20.CLK      Tcinck                0.313   faBlinker/M_counter_q[19]
                                                       faBlinker/Mcount_M_counter_q_cy<19>
                                                       faBlinker/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (1.243ns logic, 0.962ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  17.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          faBlinker/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.139ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.635 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to faBlinker/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y19.SR       net (fanout=9)        1.144   M_reset_cond_out
    SLICE_X4Y19.CLK      Tsrck                 0.470   faBlinker/M_counter_q[15]
                                                       faBlinker/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.139ns (0.995ns logic, 1.144ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  17.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               faBlinker/M_counter_q_11 (FF)
  Destination:          faBlinker/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.201ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.189 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: faBlinker/M_counter_q_11 to faBlinker/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.DQ       Tcko                  0.525   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q_11
    SLICE_X4Y18.D3       net (fanout=1)        0.956   faBlinker/M_counter_q[11]
    SLICE_X4Y18.COUT     Topcyd                0.312   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q[11]_rt
                                                       faBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X4Y19.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X4Y19.COUT     Tbyp                  0.093   faBlinker/M_counter_q[15]
                                                       faBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X4Y20.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X4Y20.COUT     Tbyp                  0.093   faBlinker/M_counter_q[19]
                                                       faBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X4Y21.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X4Y21.CLK      Tcinck                0.213   faBlinker/M_counter_q[23]
                                                       faBlinker/Mcount_M_counter_q_cy<23>
                                                       faBlinker/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (1.236ns logic, 0.965ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack:                  17.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          faBlinker/M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.130ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.635 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to faBlinker/M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y19.SR       net (fanout=9)        1.144   M_reset_cond_out
    SLICE_X4Y19.CLK      Tsrck                 0.461   faBlinker/M_counter_q[15]
                                                       faBlinker/M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (0.986ns logic, 1.144ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  17.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               faBlinker/M_counter_q_11 (FF)
  Destination:          faBlinker/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.195ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.192 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: faBlinker/M_counter_q_11 to faBlinker/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.DQ       Tcko                  0.525   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q_11
    SLICE_X4Y18.D3       net (fanout=1)        0.956   faBlinker/M_counter_q[11]
    SLICE_X4Y18.COUT     Topcyd                0.312   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q[11]_rt
                                                       faBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X4Y19.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X4Y19.COUT     Tbyp                  0.093   faBlinker/M_counter_q[15]
                                                       faBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X4Y20.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X4Y20.CLK      Tcinck                0.303   faBlinker/M_counter_q[19]
                                                       faBlinker/Mcount_M_counter_q_cy<19>
                                                       faBlinker/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.195ns (1.233ns logic, 0.962ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack:                  17.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          faBlinker/M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.119ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.635 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to faBlinker/M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y19.SR       net (fanout=9)        1.144   M_reset_cond_out
    SLICE_X4Y19.CLK      Tsrck                 0.450   faBlinker/M_counter_q[15]
                                                       faBlinker/M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      2.119ns (0.975ns logic, 1.144ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  17.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          faBlinker/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.103ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.633 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to faBlinker/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y20.SR       net (fanout=9)        1.108   M_reset_cond_out
    SLICE_X4Y20.CLK      Tsrck                 0.470   faBlinker/M_counter_q[19]
                                                       faBlinker/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.103ns (0.995ns logic, 1.108ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack:                  17.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               faBlinker/M_counter_q_11 (FF)
  Destination:          faBlinker/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.164ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.192 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: faBlinker/M_counter_q_11 to faBlinker/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.DQ       Tcko                  0.525   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q_11
    SLICE_X4Y18.D3       net (fanout=1)        0.956   faBlinker/M_counter_q[11]
    SLICE_X4Y18.COUT     Topcyd                0.312   faBlinker/M_counter_q[11]
                                                       faBlinker/M_counter_q[11]_rt
                                                       faBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X4Y19.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X4Y19.COUT     Tbyp                  0.093   faBlinker/M_counter_q[15]
                                                       faBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X4Y20.CIN      net (fanout=1)        0.003   faBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X4Y20.CLK      Tcinck                0.272   faBlinker/M_counter_q[19]
                                                       faBlinker/Mcount_M_counter_q_cy<19>
                                                       faBlinker/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.164ns (1.202ns logic, 0.962ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack:                  17.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          faBlinker/M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.097ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.635 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to faBlinker/M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y19.SR       net (fanout=9)        1.144   M_reset_cond_out
    SLICE_X4Y19.CLK      Tsrck                 0.428   faBlinker/M_counter_q[15]
                                                       faBlinker/M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (0.953ns logic, 1.144ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[3]/CLK
  Logical resource: faBlinker/M_counter_q_0/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[3]/CLK
  Logical resource: faBlinker/M_counter_q_1/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[3]/CLK
  Logical resource: faBlinker/M_counter_q_2/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[3]/CLK
  Logical resource: faBlinker/M_counter_q_3/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[7]/CLK
  Logical resource: faBlinker/M_counter_q_4/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[7]/CLK
  Logical resource: faBlinker/M_counter_q_5/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[7]/CLK
  Logical resource: faBlinker/M_counter_q_6/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[7]/CLK
  Logical resource: faBlinker/M_counter_q_7/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[11]/CLK
  Logical resource: faBlinker/M_counter_q_8/CK
  Location pin: SLICE_X4Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[11]/CLK
  Logical resource: faBlinker/M_counter_q_9/CK
  Location pin: SLICE_X4Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[11]/CLK
  Logical resource: faBlinker/M_counter_q_10/CK
  Location pin: SLICE_X4Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[11]/CLK
  Logical resource: faBlinker/M_counter_q_11/CK
  Location pin: SLICE_X4Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[15]/CLK
  Logical resource: faBlinker/M_counter_q_12/CK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[15]/CLK
  Logical resource: faBlinker/M_counter_q_13/CK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[15]/CLK
  Logical resource: faBlinker/M_counter_q_14/CK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[15]/CLK
  Logical resource: faBlinker/M_counter_q_15/CK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[19]/CLK
  Logical resource: faBlinker/M_counter_q_16/CK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[19]/CLK
  Logical resource: faBlinker/M_counter_q_17/CK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[19]/CLK
  Logical resource: faBlinker/M_counter_q_18/CK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[19]/CLK
  Logical resource: faBlinker/M_counter_q_19/CK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[23]/CLK
  Logical resource: faBlinker/M_counter_q_20/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[23]/CLK
  Logical resource: faBlinker/M_counter_q_21/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[23]/CLK
  Logical resource: faBlinker/M_counter_q_22/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: faBlinker/M_counter_q[23]/CLK
  Logical resource: faBlinker/M_counter_q_23/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_faBlinker_blinkB/CLK
  Logical resource: faBlinker/M_counter_q_24/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_faBlinker_blinkB/CLK
  Logical resource: faBlinker/M_counter_q_25/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_faBlinker_blinkB/CLK
  Logical resource: faBlinker/M_counter_q_26/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_faBlinker_blinkB/CLK
  Logical resource: faBlinker/M_counter_q_27/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_faBlinker_blinkA/CLK
  Logical resource: faBlinker/M_counter_q_28/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.760|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 468 paths, 0 nets, and 60 connections

Design statistics:
   Minimum period:   2.760ns{1}   (Maximum frequency: 362.319MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 07 01:58:23 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



