21:00:40
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Primeiro_syn.prj" -log "D:/Users/Rui/Documents/FPGA/Primeiro/Primeiro_Implmnt/Primeiro.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Error: Fail to get license for Lattice OEM Synplify.
Synthesis failed.
Synthesis batch mode runtime 142 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Primeiro_syn.prj" -log "D:/Users/Rui/Documents/FPGA/Primeiro/Primeiro_Implmnt/Primeiro.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of D:/Users/Rui/Documents/FPGA/Primeiro/Primeiro_Implmnt/Primeiro.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: GIGABYTE-G5KD

# Mon Jan 27 21:03:11 2025

#Implementation: Primeiro_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\Users\Rui\Documents\FPGA\primeiro.vhd":4:7:4:22|Top entity is set to Switches_To_LEDs.
@E: CD126 :"D:\Users\Rui\Documents\FPGA\primeiro.vhd":14:4:14:4|Expecting identifier
@E: CD632 :"D:\Users\Rui\Documents\FPGA\primeiro.vhd":15:27:15:27|duplicate entity name switches_to_leds
2 errors parsing file D:\Users\Rui\Documents\FPGA\primeiro.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 27 21:03:12 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 27 21:03:12 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Primeiro_syn.prj" -log "Primeiro_Implmnt/Primeiro.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Primeiro_Implmnt/Primeiro.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: GIGABYTE-G5KD

# Mon Jan 27 21:05:23 2025

#Implementation: Primeiro_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\Users\Rui\Documents\FPGA\primeiro.vhd":4:7:4:22|Top entity is set to Switches_To_LEDs.
@E: CD126 :"D:\Users\Rui\Documents\FPGA\primeiro.vhd":14:4:14:4|Expecting identifier
@E: CD632 :"D:\Users\Rui\Documents\FPGA\primeiro.vhd":15:27:15:27|duplicate entity name switches_to_leds
2 errors parsing file D:\Users\Rui\Documents\FPGA\primeiro.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 27 21:05:23 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 27 21:05:23 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds21:05:54
