# Generated by Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
autoidx 81787
module \gate.jpeg_encoder.clkload0.A
  attribute \keep 1
  wire input 1 \__pi_clkbuf_leaf_9_clk.Y
  attribute \keep 1
  wire output 2 \__po_clkload0.A
  attribute \keep 1
  wire \clkbuf_leaf_9_clk.Y
  attribute \keep 1
  wire \clkload0.A
  cell $_BUF_ $auto$insbuf.cc:97:execute$76558
    connect \A \clkbuf_leaf_9_clk.Y
    connect \Y \clkload0.A
  end
  connect \clkbuf_leaf_9_clk.Y \__pi_clkbuf_leaf_9_clk.Y
  connect \__po_clkload0.A \clkload0.A
end
module \gold.jpeg_encoder.clkload0.A
  attribute \keep 1
  wire input 1 \__pi_clkbuf_leaf_9_clk.Y
  attribute \keep 1
  wire output 2 \__po_clkload0.A
  attribute \keep 1
  wire \clkbuf_leaf_9_clk.Y
  attribute \keep 1
  wire \clkload0.A
  cell $_BUF_ $auto$insbuf.cc:97:execute$64643
    connect \A \clkbuf_leaf_9_clk.Y
    connect \Y \clkload0.A
  end
  connect \clkbuf_leaf_9_clk.Y \__pi_clkbuf_leaf_9_clk.Y
  connect \__po_clkload0.A \clkload0.A
end
