

================================================================
== Vivado HLS Report for 'softmax_latency_ap_fixed_ap_fixed_sa_softmax_config0_s'
================================================================
* Date:           Sat Apr 23 08:36:30 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.285 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      2|        -|        -|     -|
|Expression           |        -|      -|        0|       28|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        8|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        0|      -|      166|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        8|      2|      166|       92|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------+----------------------------------+-----------+
    |                Instance               |              Module              | Expression|
    +---------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_16s_16s_32_1_1_U410  |myproject_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_32_1_1_U411  |myproject_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    +---------------------------------------+----------------------------------+-----------+

    * Memory: 
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table13_U     |softmax_latency_ap_fixed_ap_fixed_sa_softmax_config0_s_exbkb  |        4|  0|   0|    0|  4096|   16|     1|        65536|
    |invert_table15_U  |softmax_latency_ap_fixed_ap_fixed_sa_softmax_config0_s_incud  |        4|  0|   0|    0|  4096|   16|     1|        65536|
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                              |        8|  0|   0|    0|  8192|   32|     2|       131072|
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |exp_sum_V_fu_218_p2          |     +    |      0|  0|  16|          16|          16|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |or_ln203_fu_252_p2           |    or    |      0|  0|   3|           3|           1|
    |or_ln306_fu_173_p2           |    or    |      0|  0|   3|           3|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|  28|          25|          22|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |exp_res_0_V_reg_321         |  16|   0|   16|          0|
    |exp_res_1_V_reg_326         |  16|   0|   16|          0|
    |res_V_offset3_read_reg_291  |   1|   0|    1|          0|
    |res_V_offset_read_reg_296   |   1|   0|    1|          0|
    |res_V_offset3_read_reg_291  |  64|  32|    1|          0|
    |res_V_offset_read_reg_296   |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 166|  64|   40|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,sa_softmax_config0> | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,sa_softmax_config0> | return value |
|ap_start         |  in |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,sa_softmax_config0> | return value |
|ap_done          | out |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,sa_softmax_config0> | return value |
|ap_idle          | out |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,sa_softmax_config0> | return value |
|ap_ready         | out |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,sa_softmax_config0> | return value |
|ap_ce            |  in |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,sa_softmax_config0> | return value |
|data_V_address0  | out |    3|  ap_memory |                         data_V                        |     array    |
|data_V_ce0       | out |    1|  ap_memory |                         data_V                        |     array    |
|data_V_q0        |  in |   16|  ap_memory |                         data_V                        |     array    |
|data_V_address1  | out |    3|  ap_memory |                         data_V                        |     array    |
|data_V_ce1       | out |    1|  ap_memory |                         data_V                        |     array    |
|data_V_q1        |  in |   16|  ap_memory |                         data_V                        |     array    |
|data_V_offset    |  in |    1|   ap_none  |                     data_V_offset                     |    scalar    |
|data_V_offset1   |  in |    1|   ap_none  |                     data_V_offset1                    |    scalar    |
|res_V_address0   | out |    3|  ap_memory |                         res_V                         |     array    |
|res_V_ce0        | out |    1|  ap_memory |                         res_V                         |     array    |
|res_V_we0        | out |    1|  ap_memory |                         res_V                         |     array    |
|res_V_d0         | out |   32|  ap_memory |                         res_V                         |     array    |
|res_V_address1   | out |    3|  ap_memory |                         res_V                         |     array    |
|res_V_ce1        | out |    1|  ap_memory |                         res_V                         |     array    |
|res_V_we1        | out |    1|  ap_memory |                         res_V                         |     array    |
|res_V_d1         | out |   32|  ap_memory |                         res_V                         |     array    |
|res_V_offset     |  in |    1|   ap_none  |                      res_V_offset                     |    scalar    |
|res_V_offset3    |  in |    1|   ap_none  |                     res_V_offset3                     |    scalar    |
+-----------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.59>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%res_V_offset3_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %res_V_offset3)" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 5 'read' 'res_V_offset3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%res_V_offset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %res_V_offset)" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 6 'read' 'res_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_V_offset1_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %data_V_offset1)" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 7 'read' 'data_V_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_V_offset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %data_V_offset)" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 8 'read' 'data_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %data_V_offset_read, i1 %data_V_offset1_read, i1 false)" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 9 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i3 %tmp_2 to i64" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 10 'zext' 'zext_ln306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [8 x i16]* %data_V, i64 0, i64 %zext_ln306" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 11 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%or_ln306 = or i3 %tmp_2, 1" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 12 'or' 'or_ln306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 0, i3 %or_ln306)" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 13 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr [8 x i16]* %data_V, i64 0, i64 %tmp_3" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 14 'getelementptr' 'data_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.59ns)   --->   "%p_Val2_s = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 15 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_1 : Operation 16 [2/2] (0.59ns)   --->   "%p_Val2_8 = load i16* %data_V_addr_1, align 2" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 16 'load' 'p_Val2_8' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 17 [1/2] (0.59ns)   --->   "%p_Val2_s = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 17 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%y_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_s, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 18 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln307 = zext i12 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 19 'zext' 'zext_ln307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%exp_table13_addr = getelementptr [4096 x i16]* @exp_table13, i64 0, i64 %zext_ln307" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 20 'getelementptr' 'exp_table13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.15ns)   --->   "%exp_res_0_V = load i16* %exp_table13_addr, align 2" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 21 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>
ST_2 : Operation 22 [1/2] (0.59ns)   --->   "%p_Val2_8 = load i16* %data_V_addr_1, align 2" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 22 'load' 'p_Val2_8' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%y_V_6 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_8, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 23 'partselect' 'y_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln307_1 = zext i12 %y_V_6 to i64" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 24 'zext' 'zext_ln307_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%exp_table13_addr_1 = getelementptr [4096 x i16]* @exp_table13, i64 0, i64 %zext_ln307_1" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 25 'getelementptr' 'exp_table13_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.15ns)   --->   "%exp_res_1_V = load i16* %exp_table13_addr_1, align 2" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 26 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 27 [1/2] (1.15ns)   --->   "%exp_res_0_V = load i16* %exp_table13_addr, align 2" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 27 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>
ST_3 : Operation 28 [1/2] (1.15ns)   --->   "%exp_res_1_V = load i16* %exp_table13_addr_1, align 2" [firmware/nnet_utils/nnet_activation.h:307]   --->   Operation 28 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>
ST_3 : Operation 29 [1/1] (0.60ns)   --->   "%exp_sum_V = add i16 %exp_res_1_V, %exp_res_0_V" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:53->firmware/nnet_utils/nnet_activation.h:315]   --->   Operation 29 'add' 'exp_sum_V' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%y_V_7 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %exp_sum_V, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:319]   --->   Operation 30 'partselect' 'y_V_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln319 = zext i12 %y_V_7 to i64" [firmware/nnet_utils/nnet_activation.h:319]   --->   Operation 31 'zext' 'zext_ln319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%invert_table15_addr = getelementptr [4096 x i16]* @invert_table15, i64 0, i64 %zext_ln319" [firmware/nnet_utils/nnet_activation.h:319]   --->   Operation 32 'getelementptr' 'invert_table15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (1.15ns)   --->   "%inv_exp_sum_V = load i16* %invert_table15_addr, align 2" [firmware/nnet_utils/nnet_activation.h:319]   --->   Operation 33 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>

State 4 <SV = 3> <Delay = 4.28>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %res_V_offset_read, i1 %res_V_offset3_read, i1 false)" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 34 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %tmp to i64" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 35 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%res_V_addr = getelementptr [8 x i32]* %res_V, i64 0, i64 %zext_ln203" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 36 'getelementptr' 'res_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln203 = or i3 %tmp, 1" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 37 'or' 'or_ln203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 0, i3 %or_ln203)" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 38 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%res_V_addr_32 = getelementptr [8 x i32]* %res_V, i64 0, i64 %tmp_1" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 39 'getelementptr' 'res_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_activation.h:275]   --->   Operation 40 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (1.15ns)   --->   "%inv_exp_sum_V = load i16* %invert_table15_addr, align 2" [firmware/nnet_utils/nnet_activation.h:319]   --->   Operation 41 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %inv_exp_sum_V to i32" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 42 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %exp_res_0_V to i32" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 43 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul nsw i32 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 44 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.59ns)   --->   "store i32 %mul_ln1118, i32* %res_V_addr, align 4" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 45 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i16 %exp_res_1_V to i32" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 46 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul nsw i32 %sext_ln1116_1, %sext_ln1118" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 47 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (0.59ns)   --->   "store i32 %mul_ln1118_1, i32* %res_V_addr_32, align 4" [firmware/nnet_utils/nnet_activation.h:325]   --->   Operation 48 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:331]   --->   Operation 49 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ data_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_V_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ res_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_V_offset3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_table13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ invert_table15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
res_V_offset3_read  (read          ) [ 01111]
res_V_offset_read   (read          ) [ 01111]
data_V_offset1_read (read          ) [ 00000]
data_V_offset_read  (read          ) [ 00000]
tmp_2               (bitconcatenate) [ 00000]
zext_ln306          (zext          ) [ 00000]
data_V_addr         (getelementptr ) [ 01100]
or_ln306            (or            ) [ 00000]
tmp_3               (bitconcatenate) [ 00000]
data_V_addr_1       (getelementptr ) [ 01100]
p_Val2_s            (load          ) [ 00000]
y_V                 (partselect    ) [ 00000]
zext_ln307          (zext          ) [ 00000]
exp_table13_addr    (getelementptr ) [ 01010]
p_Val2_8            (load          ) [ 00000]
y_V_6               (partselect    ) [ 00000]
zext_ln307_1        (zext          ) [ 00000]
exp_table13_addr_1  (getelementptr ) [ 01010]
exp_res_0_V         (load          ) [ 01001]
exp_res_1_V         (load          ) [ 01001]
exp_sum_V           (add           ) [ 00000]
y_V_7               (partselect    ) [ 00000]
zext_ln319          (zext          ) [ 00000]
invert_table15_addr (getelementptr ) [ 01001]
tmp                 (bitconcatenate) [ 00000]
zext_ln203          (zext          ) [ 00000]
res_V_addr          (getelementptr ) [ 00000]
or_ln203            (or            ) [ 00000]
tmp_1               (bitconcatenate) [ 00000]
res_V_addr_32       (getelementptr ) [ 00000]
specpipeline_ln275  (specpipeline  ) [ 00000]
inv_exp_sum_V       (load          ) [ 00000]
sext_ln1118         (sext          ) [ 00000]
sext_ln1116         (sext          ) [ 00000]
mul_ln1118          (mul           ) [ 00000]
store_ln325         (store         ) [ 00000]
sext_ln1116_1       (sext          ) [ 00000]
mul_ln1118_1        (mul           ) [ 00000]
store_ln325         (store         ) [ 00000]
ret_ln331           (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_offset3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_offset3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="exp_table13">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table13"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="invert_table15">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i61.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="res_V_offset3_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="res_V_offset3_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="res_V_offset_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="res_V_offset_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_V_offset1_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_offset1_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="data_V_offset_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_offset_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="3" slack="0"/>
<pin id="74" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="data_V_addr_1_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="64" slack="0"/>
<pin id="81" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="0"/>
<pin id="90" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="91" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="92" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="16" slack="0"/>
<pin id="93" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 p_Val2_8/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="exp_table13_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="12" slack="0"/>
<pin id="99" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table13_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="0"/>
<pin id="115" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="116" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="16" slack="0"/>
<pin id="118" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_res_0_V/2 exp_res_1_V/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="exp_table13_addr_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="12" slack="0"/>
<pin id="112" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table13_addr_1/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="invert_table15_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="12" slack="0"/>
<pin id="124" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table15_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="12" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="res_V_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_V_addr/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="res_V_addr_32_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="64" slack="0"/>
<pin id="144" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_V_addr_32/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="0"/>
<pin id="153" dir="0" index="4" bw="3" slack="0"/>
<pin id="154" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="156" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln325/4 store_ln325/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="0" index="3" bw="1" slack="0"/>
<pin id="163" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln306_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln306/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="or_ln306_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="3" slack="0"/>
<pin id="176" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln306/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="3" slack="0"/>
<pin id="183" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="y_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="0" index="3" bw="5" slack="0"/>
<pin id="193" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln307_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln307/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="y_V_6_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="12" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="0"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="0" index="3" bw="5" slack="0"/>
<pin id="208" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_6/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln307_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln307_1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="exp_sum_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_sum_V/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="y_V_7_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="0" index="2" bw="4" slack="0"/>
<pin id="228" dir="0" index="3" bw="5" slack="0"/>
<pin id="229" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_7/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln319_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="12" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln319/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="3"/>
<pin id="242" dir="0" index="2" bw="1" slack="3"/>
<pin id="243" dir="0" index="3" bw="1" slack="0"/>
<pin id="244" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln203_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="or_ln203_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln203/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="3" slack="0"/>
<pin id="262" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sext_ln1118_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sext_ln1116_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sext_ln1116_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/4 "/>
</bind>
</comp>

<comp id="277" class="1007" name="mul_ln1118_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/4 "/>
</bind>
</comp>

<comp id="284" class="1007" name="mul_ln1118_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/4 "/>
</bind>
</comp>

<comp id="291" class="1005" name="res_V_offset3_read_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="3"/>
<pin id="293" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="res_V_offset3_read "/>
</bind>
</comp>

<comp id="296" class="1005" name="res_V_offset_read_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="3"/>
<pin id="298" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="res_V_offset_read "/>
</bind>
</comp>

<comp id="301" class="1005" name="data_V_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="1"/>
<pin id="303" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="data_V_addr_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="1"/>
<pin id="308" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="exp_table13_addr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="1"/>
<pin id="313" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="exp_table13_addr "/>
</bind>
</comp>

<comp id="316" class="1005" name="exp_table13_addr_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="1"/>
<pin id="318" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="exp_table13_addr_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="exp_res_0_V_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="1"/>
<pin id="323" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_0_V "/>
</bind>
</comp>

<comp id="326" class="1005" name="exp_res_1_V_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="1"/>
<pin id="328" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_1_V "/>
</bind>
</comp>

<comp id="331" class="1005" name="invert_table15_addr_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="12" slack="1"/>
<pin id="333" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="invert_table15_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="70" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="77" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="108" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="133" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="140" pin="3"/><net_sink comp="147" pin=2"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="64" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="58" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="158" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="177"><net_src comp="158" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="173" pin="2"/><net_sink comp="179" pin=2"/></net>

<net id="187"><net_src comp="179" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="84" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="201"><net_src comp="188" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="84" pin="7"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="216"><net_src comp="203" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="222"><net_src comp="102" pin="7"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="102" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="218" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="237"><net_src comp="224" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="20" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="250"><net_src comp="239" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="256"><net_src comp="239" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="24" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="28" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="252" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="266"><net_src comp="258" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="270"><net_src comp="127" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="267" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="277" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="288"><net_src comp="274" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="267" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="284" pin="2"/><net_sink comp="147" pin=4"/></net>

<net id="294"><net_src comp="46" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="299"><net_src comp="52" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="304"><net_src comp="70" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="309"><net_src comp="77" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="314"><net_src comp="95" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="319"><net_src comp="108" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="324"><net_src comp="102" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="329"><net_src comp="102" pin="7"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="334"><net_src comp="120" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="127" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V | {}
	Port: res_V | {4 }
	Port: exp_table13 | {}
	Port: invert_table15 | {}
 - Input state : 
	Port: softmax_latency<ap_fixed,ap_fixed,sa_softmax_config0> : data_V | {1 2 }
	Port: softmax_latency<ap_fixed,ap_fixed,sa_softmax_config0> : data_V_offset | {1 }
	Port: softmax_latency<ap_fixed,ap_fixed,sa_softmax_config0> : data_V_offset1 | {1 }
	Port: softmax_latency<ap_fixed,ap_fixed,sa_softmax_config0> : res_V | {}
	Port: softmax_latency<ap_fixed,ap_fixed,sa_softmax_config0> : res_V_offset | {1 }
	Port: softmax_latency<ap_fixed,ap_fixed,sa_softmax_config0> : res_V_offset3 | {1 }
	Port: softmax_latency<ap_fixed,ap_fixed,sa_softmax_config0> : exp_table13 | {2 3 }
	Port: softmax_latency<ap_fixed,ap_fixed,sa_softmax_config0> : invert_table15 | {3 4 }
  - Chain level:
	State 1
		zext_ln306 : 1
		data_V_addr : 2
		or_ln306 : 1
		tmp_3 : 1
		data_V_addr_1 : 2
		p_Val2_s : 3
		p_Val2_8 : 3
	State 2
		y_V : 1
		zext_ln307 : 2
		exp_table13_addr : 3
		exp_res_0_V : 4
		y_V_6 : 1
		zext_ln307_1 : 2
		exp_table13_addr_1 : 3
		exp_res_1_V : 4
	State 3
		exp_sum_V : 1
		y_V_7 : 2
		zext_ln319 : 3
		invert_table15_addr : 4
		inv_exp_sum_V : 5
	State 4
		zext_ln203 : 1
		res_V_addr : 2
		or_ln203 : 1
		tmp_1 : 1
		res_V_addr_32 : 2
		sext_ln1118 : 1
		mul_ln1118 : 2
		store_ln325 : 3
		mul_ln1118_1 : 2
		store_ln325 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|    add   |        exp_sum_V_fu_218        |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |        mul_ln1118_fu_277       |    1    |    0    |    0    |
|          |       mul_ln1118_1_fu_284      |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |  res_V_offset3_read_read_fu_46 |    0    |    0    |    0    |
|   read   |  res_V_offset_read_read_fu_52  |    0    |    0    |    0    |
|          | data_V_offset1_read_read_fu_58 |    0    |    0    |    0    |
|          |  data_V_offset_read_read_fu_64 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_2_fu_158          |    0    |    0    |    0    |
|bitconcatenate|          tmp_3_fu_179          |    0    |    0    |    0    |
|          |           tmp_fu_239           |    0    |    0    |    0    |
|          |          tmp_1_fu_258          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln306_fu_168       |    0    |    0    |    0    |
|          |        zext_ln307_fu_198       |    0    |    0    |    0    |
|   zext   |       zext_ln307_1_fu_213      |    0    |    0    |    0    |
|          |        zext_ln319_fu_234       |    0    |    0    |    0    |
|          |        zext_ln203_fu_247       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    or    |         or_ln306_fu_173        |    0    |    0    |    0    |
|          |         or_ln203_fu_252        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           y_V_fu_188           |    0    |    0    |    0    |
|partselect|          y_V_6_fu_203          |    0    |    0    |    0    |
|          |          y_V_7_fu_224          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       sext_ln1118_fu_267       |    0    |    0    |    0    |
|   sext   |       sext_ln1116_fu_271       |    0    |    0    |    0    |
|          |      sext_ln1116_1_fu_274      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    2    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   data_V_addr_1_reg_306   |    3   |
|    data_V_addr_reg_301    |    3   |
|    exp_res_0_V_reg_321    |   16   |
|    exp_res_1_V_reg_326    |   16   |
| exp_table13_addr_1_reg_316|   12   |
|  exp_table13_addr_reg_311 |   12   |
|invert_table15_addr_reg_331|   12   |
| res_V_offset3_read_reg_291|    1   |
| res_V_offset_read_reg_296 |    1   |
+---------------------------+--------+
|           Total           |   76   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_84 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_84 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_102 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_102 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_127 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   54   ||  3.015  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   16   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |   76   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   76   |   61   |
+-----------+--------+--------+--------+--------+
