
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2019.1
* DO NOT EDIT.
*
* Copyright (C) 2010-2019 Xilinx, Inc. All Rights Reserved.*
*Permission is hereby granted, free of charge, to any person obtaining a copy
*of this software and associated documentation files (the Software), to deal
*in the Software without restriction, including without limitation the rights
*to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
*copies of the Software, and to permit persons to whom the Software is
*furnished to do so, subject to the following conditions:
*
*The above copyright notice and this permission notice shall be included in
*all copies or substantial portions of the Software.
*
*THE SOFTWARE IS PROVIDED AS IS, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
*IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
*XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
*OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*
*Except as contained in this notice, the name of the Xilinx shall not be used
*in advertising or otherwise to promote the sale, use or other dealings in
*this Software without prior written authorization from Xilinx.
*

*
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xdptxss.h"

/*
* The configuration table for devices
*/


/*
* List of Sub-cores included from the subsystem
*/
#define XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_PRESENT	1
#define XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_VTC1_PRESENT	1

/*
* List of Sub-cores excluded from the subsystem
*/
#define XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_AXI_TIMER_0_PRESENT 0
#define XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_HDCP_0_PRESENT 0
#define XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_HDCP22_TX_DP_0_PRESENT 0
#define XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_V_DUAL_SPLITTER_0_PRESENT 0



/*
* List of Sub-cores included from the subsystem
*/
#define XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_PRESENT	1
#define XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_TX_HDCP_PRESENT	1
#define XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_TIMER_PRESENT	1
#define XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_VTC1_PRESENT	1

/*
* List of Sub-cores excluded from the subsystem
*/
#define XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_HDCP22_TX_DP_0_PRESENT 0
#define XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_V_DUAL_SPLITTER_0_PRESENT 0


XDpTxSs_Config XDpTxSs_ConfigTable[] =
{
	{
		XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DEVICE_ID,
		XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_BASEADDR,
		XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_AUDIO_ENABLE,
		XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_BITS_PER_COLOR,
		XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_HDCP_ENABLE,
		XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_HDCP22_ENABLE,
		XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_LANE_COUNT,
		XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_MODE,
		XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_NUM_STREAMS,

		{
			XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_AXI_TIMER_0_PRESENT,
			{
				0
			}
		},
		{
			XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_PRESENT,
			{
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_DEVICE_ID,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_BASEADDR,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_S_AXI_ACLK,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_LANE_COUNT,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_LINK_RATE,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_MAX_BITS_PER_COLOR,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_QUAD_PIXEL_ENABLE,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_DUAL_PIXEL_ENABLE,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_YCRCB_ENABLE,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_YONLY_ENABLE,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_GT_DATAWIDTH,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_SECONDARY_SUPPORT,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_AUDIO_CHANNELS,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_MST_ENABLE,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_NUMBER_OF_MST_STREAMS,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_PROTOCOL_SELECTION,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_DP_FLOW_DIRECTION
			}
		},
		{
			XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_HDCP_0_PRESENT,
			{
				0
			}
		},
		{
			XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_HDCP22_TX_DP_0_PRESENT,
			{
				0
			}
		},
		{
			XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_V_DUAL_SPLITTER_0_PRESENT,
			{
				0
			}
		},
		{
			{
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_VTC1_PRESENT,
				{
					XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_VTC1_DEVICE_ID,
					XPAR_DP_TX_HIER_0_V_DP_TXSS1_0_VTC1_BASEADDR
				}
			}
		}
	},
	{
		XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DEVICE_ID,
		XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_BASEADDR,
		XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_AUDIO_ENABLE,
		XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_BITS_PER_COLOR,
		XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_HDCP_ENABLE,
		XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_HDCP22_ENABLE,
		XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_LANE_COUNT,
		XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_MODE,
		XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_NUM_STREAMS,

		{
			XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_TIMER_PRESENT,
			{
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_TIMER_DEVICE_ID,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_TIMER_BASEADDR,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_TIMER_CLOCK_FREQ_HZ
			}
		},
		{
			XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_PRESENT,
			{
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_DEVICE_ID,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_BASEADDR,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_S_AXI_ACLK,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_LANE_COUNT,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_LINK_RATE,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_MAX_BITS_PER_COLOR,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_QUAD_PIXEL_ENABLE,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_DUAL_PIXEL_ENABLE,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_YCRCB_ENABLE,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_YONLY_ENABLE,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_GT_DATAWIDTH,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_SECONDARY_SUPPORT,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_AUDIO_CHANNELS,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_MST_ENABLE,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_NUMBER_OF_MST_STREAMS,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_PROTOCOL_SELECTION,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_FLOW_DIRECTION
			}
		},
		{
			XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_TX_HDCP_PRESENT,
			{
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_TX_HDCP_DEVICE_ID,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_TX_HDCP_BASEADDR,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_TX_HDCP_S_AXI_FREQUENCY,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_TX_HDCP_IS_RX,
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_DP_TX_HDCP_IS_HDMI
			}
		},
		{
			XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_HDCP22_TX_DP_0_PRESENT,
			{
				0
			}
		},
		{
			XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_V_DUAL_SPLITTER_0_PRESENT,
			{
				0
			}
		},
		{
			{
				XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_VTC1_PRESENT,
				{
					XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_VTC1_DEVICE_ID,
					XPAR_DP_TX_HIER_0_V_DP_TXSS1_1_VTC1_BASEADDR
				}
			}
		}
	}
};
