V3 27
FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/contador_50Mhz_1s.vhd 2014/12/04.15:22:48 P.20131013
EN work/conta_1s 1417715630 \
      FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/contador_50Mhz_1s.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/conta_1s/Behavioral 1417715631 \
      FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/contador_50Mhz_1s.vhd \
      EN work/conta_1s 1417715630
FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/conversor_bcd.vhd 2014/12/03.21:53:22 P.20131013
EN work/Conversor_binario_bcd 1417708577 \
      FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/conversor_bcd.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/Conversor_binario_bcd/arch 1417708578 \
      FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/conversor_bcd.vhd \
      EN work/Conversor_binario_bcd 1417708577
FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/debouncer.vhd 2014/12/03.21:53:22 P.20131013
EN work/debouncer 1417708573 \
      FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/debouncer.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/debouncer/Behavioral 1417708574 \
      FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/debouncer.vhd \
      EN work/debouncer 1417708573
FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/decodificador_7.vhd 2014/12/03.21:53:22 P.20131013
EN work/Decodificador_7segmentos 1417708579 \
      FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/decodificador_7.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/Decodificador_7segmentos/arch 1417708580 \
      FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/decodificador_7.vhd \
      EN work/Decodificador_7segmentos 1417708579
FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/maquina.vhd 2014/12/04.15:53:48 P.20131013
EN work/maquina 1417715632 \
      FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/maquina.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/maquina/Behavioral 1417715633 \
      FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/maquina.vhd \
      EN work/maquina 1417715632 CP conta_1s
FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/multplex_displays.vhd 2014/12/03.21:53:22 P.20131013
EN work/multplex_displays 1417708581 \
      FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/multplex_displays.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/multplex_displays/Behavioral 1417708582 \
      FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/multplex_displays.vhd \
      EN work/multplex_displays 1417708581
FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/top_lvl.vhd 2014/12/04.12:41:38 P.20131013
EN work/Top_level 1417708583 \
      FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/top_lvl.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/Top_level/Jogo_Velha 1417708584 \
      FL C:/Users/Aluno/Documents/Alunos/FPGA/2014/Projeto-SD2-master/top_lvl.vhd \
      EN work/Top_level 1417708583 CP debouncer CP maquina CP conversor_binario_bcd \
      CP Decodificador_7segmentos CP multplex_displays
