// Seed: 3708066400
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  tri0 id_3;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output supply1 id_2,
    output supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    input uwire id_6,
    output tri0 id_7,
    input wand id_8
    , id_12,
    output tri id_9,
    input wor id_10
);
  wire id_13;
  assign id_12[1] = 1;
  module_0(
      id_13, id_13
  );
endmodule
