$date
	Tue Dec 16 13:58:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bishift_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # dir $end
$var reg 1 $ en $end
$var reg 1 % rst $end
$var reg 1 & sin_l $end
$var reg 1 ' sin_r $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # dir $end
$var wire 1 $ en $end
$var wire 1 % rst $end
$var wire 1 & sin_l $end
$var wire 1 ' sin_r $end
$var reg 4 ( q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
0'
0&
1%
0$
0#
0"
bx !
$end
#5
b0 !
b0 (
1"
#10
0"
1'
1#
1$
0%
#15
b1 !
b1 (
1"
#20
0"
0'
#25
b10 !
b10 (
1"
#30
0"
1&
0#
#35
b1001 !
b1001 (
1"
#40
0"
0&
#45
b100 !
b100 (
1"
#50
0"
0$
#55
1"
#60
0"
