Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Apr 16 23:24:16 2024
| Host         : LAPTOP-14LFSBII running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (18)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   76          inf        0.000                      0                   76           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.200ns  (logic 3.104ns (59.705%)  route 2.095ns (40.295%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE                         0.000     0.000 r  M_reg[0]/C
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M_reg[0]/Q
                         net (fo=1, routed)           2.095     2.551    M_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.648     5.200 r  M_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.200    M[0]
    R10                                                               r  M[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.193ns  (logic 3.126ns (60.192%)  route 2.067ns (39.808%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE                         0.000     0.000 r  M_reg[1]/C
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M_reg[1]/Q
                         net (fo=1, routed)           2.067     2.523    M_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.670     5.193 r  M_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.193    M[1]
    T10                                                               r  M[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.189ns  (logic 3.123ns (60.196%)  route 2.065ns (39.804%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE                         0.000     0.000 r  M_reg[2]/C
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M_reg[2]/Q
                         net (fo=1, routed)           2.065     2.521    M_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.667     5.189 r  M_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.189    M[2]
    T9                                                                r  M[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.119ns  (logic 3.102ns (60.610%)  route 2.016ns (39.390%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE                         0.000     0.000 r  M_reg[3]/C
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M_reg[3]/Q
                         net (fo=1, routed)           2.016     2.472    M_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         2.646     5.119 r  M_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.119    M[3]
    U13                                                               r  M[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s
                            (input port)
  Destination:            R_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.346ns  (logic 1.086ns (32.464%)  route 2.260ns (67.536%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  s (IN)
                         net (fo=0)                   0.000     0.000    s
    R15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  s_IBUF_inst/O
                         net (fo=4, routed)           1.610     2.572    s_IBUF
    SLICE_X2Y64          LUT3 (Prop_lut3_I1_O)        0.124     2.696 r  R[15]_i_1/O
                         net (fo=16, routed)          0.649     3.346    R
    SLICE_X0Y61          FDRE                                         r  R_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s
                            (input port)
  Destination:            R_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.346ns  (logic 1.086ns (32.464%)  route 2.260ns (67.536%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  s (IN)
                         net (fo=0)                   0.000     0.000    s
    R15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  s_IBUF_inst/O
                         net (fo=4, routed)           1.610     2.572    s_IBUF
    SLICE_X2Y64          LUT3 (Prop_lut3_I1_O)        0.124     2.696 r  R[15]_i_1/O
                         net (fo=16, routed)          0.649     3.346    R
    SLICE_X0Y61          FDRE                                         r  R_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s
                            (input port)
  Destination:            R_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.346ns  (logic 1.086ns (32.464%)  route 2.260ns (67.536%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  s (IN)
                         net (fo=0)                   0.000     0.000    s
    R15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  s_IBUF_inst/O
                         net (fo=4, routed)           1.610     2.572    s_IBUF
    SLICE_X2Y64          LUT3 (Prop_lut3_I1_O)        0.124     2.696 r  R[15]_i_1/O
                         net (fo=16, routed)          0.649     3.346    R
    SLICE_X0Y61          FDRE                                         r  R_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s
                            (input port)
  Destination:            R_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.346ns  (logic 1.086ns (32.464%)  route 2.260ns (67.536%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  s (IN)
                         net (fo=0)                   0.000     0.000    s
    R15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  s_IBUF_inst/O
                         net (fo=4, routed)           1.610     2.572    s_IBUF
    SLICE_X2Y64          LUT3 (Prop_lut3_I1_O)        0.124     2.696 r  R[15]_i_1/O
                         net (fo=16, routed)          0.649     3.346    R
    SLICE_X0Y61          FDRE                                         r  R_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s
                            (input port)
  Destination:            R_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.241ns  (logic 1.086ns (33.512%)  route 2.155ns (66.488%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  s (IN)
                         net (fo=0)                   0.000     0.000    s
    R15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  s_IBUF_inst/O
                         net (fo=4, routed)           1.610     2.572    s_IBUF
    SLICE_X2Y64          LUT3 (Prop_lut3_I1_O)        0.124     2.696 r  R[15]_i_1/O
                         net (fo=16, routed)          0.545     3.241    R
    SLICE_X0Y64          FDRE                                         r  R_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s
                            (input port)
  Destination:            R_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.241ns  (logic 1.086ns (33.512%)  route 2.155ns (66.488%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  s (IN)
                         net (fo=0)                   0.000     0.000    s
    R15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  s_IBUF_inst/O
                         net (fo=4, routed)           1.610     2.572    s_IBUF
    SLICE_X2Y64          LUT3 (Prop_lut3_I1_O)        0.124     2.696 r  R[15]_i_1/O
                         net (fo=16, routed)          0.545     3.241    R
    SLICE_X0Y64          FDRE                                         r  R_reg[12]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sum_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.462%)  route 0.126ns (49.538%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  Sum_reg[5]/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Sum_reg[5]/Q
                         net (fo=2, routed)           0.126     0.254    Sum_reg[5]
    SLICE_X1Y61          FDRE                                         r  M_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sum_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  Sum_reg[4]/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Sum_reg[4]/Q
                         net (fo=3, routed)           0.123     0.264    Sum_reg[4]
    SLICE_X1Y61          FDRE                                         r  M_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sum_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.608%)  route 0.132ns (48.392%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  Sum_reg[3]/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Sum_reg[3]/Q
                         net (fo=4, routed)           0.132     0.273    Sum_reg[3]
    SLICE_X1Y61          FDRE                                         r  M_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  C_reg[0]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C_reg[0]/Q
                         net (fo=4, routed)           0.108     0.249    C_reg_n_0_[0]
    SLICE_X0Y65          LUT5 (Prop_lut5_I2_O)        0.045     0.294 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.294    FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y65          FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sum_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Sum_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE                         0.000     0.000 r  Sum_reg[1]/C
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Sum_reg[1]/Q
                         net (fo=3, routed)           0.068     0.196    Sum_reg_n_0_[1]
    SLICE_X1Y63          LUT6 (Prop_lut6_I2_O)        0.099     0.295 r  Sum[2]_i_1/O
                         net (fo=1, routed)           0.000     0.295    p_0_in[2]
    SLICE_X1Y63          FDRE                                         r  Sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.189ns (63.643%)  route 0.108ns (36.357%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  C_reg[0]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  C_reg[0]/Q
                         net (fo=4, routed)           0.108     0.249    C_reg_n_0_[0]
    SLICE_X0Y65          LUT3 (Prop_lut3_I2_O)        0.048     0.297 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.297    FSM_onehot_state[2]_i_1_n_0
    SLICE_X0Y65          FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            C_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.299%)  route 0.133ns (41.701%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[1]/Q
                         net (fo=24, routed)          0.133     0.274    Sum
    SLICE_X1Y65          LUT4 (Prop_lut4_I1_O)        0.045     0.319 r  C[0]_i_1/O
                         net (fo=1, routed)           0.000     0.319    C[0]_i_1_n_0
    SLICE_X1Y65          FDRE                                         r  C_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            C_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.189ns (58.687%)  route 0.133ns (41.313%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_onehot_state_reg[1]/Q
                         net (fo=24, routed)          0.133     0.274    Sum
    SLICE_X1Y65          LUT4 (Prop_lut4_I2_O)        0.048     0.322 r  C[1]_i_1/O
                         net (fo=1, routed)           0.000     0.322    C[1]_i_1_n_0
    SLICE_X1Y65          FDRE                                         r  C_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.744%)  route 0.154ns (45.256%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  R_reg[1]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  R_reg[1]/Q
                         net (fo=1, routed)           0.154     0.295    in5[5]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.045     0.340 r  R[5]_i_1/O
                         net (fo=1, routed)           0.000     0.340    R[5]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  R_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.305%)  route 0.157ns (45.695%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  R_reg[7]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  R_reg[7]/Q
                         net (fo=1, routed)           0.157     0.298    in5[11]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.045     0.343 r  R[11]_i_1/O
                         net (fo=1, routed)           0.000     0.343    R[11]_i_1_n_0
    SLICE_X0Y64          FDRE                                         r  R_reg[11]/D
  -------------------------------------------------------------------    -------------------





