description: 'Confirm the LVS rule deck setting is correct.'
requirements:
  value: N/A
  pattern_items:
    - RC_DFM_RULE: disabled
      # uncomment this line when this deck would be used as a DFM RC command file
    - SKIP_ODSE: disabled
      # uncomment this line to skip od_space_effect
    - FILTER_DGS_TIED_MOS: disabled
      # uncomment this line to filter MOS with D, G and S tied together (default filter MOS with all pins tied)
    - WELL_TO_PG_CHECK: enabled
      # highlights nwell ground to power or psub connects to power
    - GATE_TO_PG_CHECK: disabled
      # highlights if a mos gate directly connects to power or ground
    - PATH_CHECK: disabled
      # PATH_CHECK
    - DS_TO_PG_CHECK: enabled
      # highlights if drain connects to power and source connects to ground
    - FLOATING_WELL_CHECK: enabled
      # highlights if well does not connect to power or ground
    - LVSDMY4_CHECK: enabled
      # Turn on to highlight if LVSDMY4 without DNW region interact NMOS
    - NW_RING: disabled
      # uncomment this line to enable the NW ring to separate the node from BULK
    - unrecognized_device_checking: disabled
      # uncomment this line to do unrecognized device checking
    - unexpected_layer_checking_INDDMY: enabled
      # comment this line to disable unexpected INDDMY layer checking
    - PICKUP_CHECK: enabled
      # comment this line to disable dummy pickup checking
    - PSUB2_ERC_CHECK: enabled
      # comment this line to disable SR_DOD cut PSUB2 checking
    - MNPP_MPGG_VIRT_PWR_ENABLE: disabled
      # Default is off. Uncomment this line to enable virtual power recognition for mnpp and mpgg related check
    - REGMOS_MNPP_MPGG_CHECK: enabled
      # Default is on. Perform mnpp and mpgg related check for all devices except MPODE/FLRMOS devices
    - MPODE_MNPP_MPGG_CHECK: enabled
      # Default is on. Perform mnpp and mpgg related check for MPODE device which is covered by PODE_GATE(206:28) layer
    - FLRMOS_MNPP_MPGG_CHECK: enabled
      # Default is on. Perform mnpp and mpgg related check for FLRMOS device which is covered by FILLER_MOS(206:30) layer
    - MNPP_MPGG_LAYER_WAIVER_ENABLE: disabled
      # Default is off. Uncomment this line to enable LUPVTWDMY cad layer waiver for mnpp and mpgg
    - WELL_TEXT: disabled
      # uncomment this line to enable well pin, nxwell_text and psub_text
    - SKIP_PLE: disabled
      # uncomment this line to skip DFM PLE effect( only valid when turn on DFM_LPE )
    - SKIP_CPO: disabled
      # uncomment this line to skip LDE CPO effect
    - SKIP_PODG: disabled
      # uncomment this line to skip LDE PODG effect
    - SKIP_VGP: disabled
      # uncomment this line to skip VGP effect
    - SKIP_XVTMBE: disabled
      # uncomment this line to skip Mixed VT MBE effect
    - SKIP_CODH: disabled
      # uncomment this line to skip CODH effect
    - SEALRING_CHECK: disabled
      # uncomment this line to enable SEALRING check
    - FILTER_PODE: enabled
      # comment this line to compare pode device, default will filter both layout and source pode device at LVS comparison stage
    - FILTER_MPODE: enabled
      # comment this line to compare mpode device, default will filter both layout and source mpode device at LVS comparison stage
    - FILTER_FLRMOS: enabled
      # comment this line to compare flrmos device, default will filter both layout and source flrmos device at LVS comparison stage
    - MATCHFLAG: enabled
      # Turn on to extract matchingflag and edgeflag for high sensitivity mismatching design
    - METAL_MAIN_CHECK: enabled
      # Default is on. Turn on to highlight if the layout has non-color main metal layer
    - extract_dnwpsub: disabled
      # Turn on to extract parasitic dnw/psub diode
    - extract_pwdnw: disabled
      # Turn on to extract parasitic pwell/dnw diode
    - extract_pnwdio: disabled
      # Turn on to extract parasitic nw-psub diode
    - LVS_REDUCE_PARALLEL_MOS: disabled
      # Turn on to enable MOS reduction function.
    - LVS_REDUCE_PARALLEL_MIMCAP: disabled
      # Turn on to enable SHDMIMCAP parallel reduction
    - LVS_REDUCE_SPLIT_GATES: disabled
      # Turn on this switch to enable MOS SPLIT GATE reduction
    - SELF_HEATING_EFFECT_EXTRACTION: disabled
      # uncomment this line to enable self heating effect extraction.
    - CDN_ERC: enabled
      # custom switch
    - POWER_NAME:
        - "ahvdd"
        - "ahvddb"
        - "ahvddg"
        - "ahvddr"
        - "ahvddwell"
        - "avdd"
        - "avddb"
        - "avddbg"
        - "avddg"
        - "avddr"
        - "avdwell"
        - "dhvdd"
        - "dvdd"
        - "hvddwell"
        - "tacvdd"
        - "tavd33"
        - "tavd33pst"
        - "tavdd"
        - "tavddpst"
        - "tvdd"
        - "vd33"
        - "vdd"
        - "vdd5v"
        - "vddesd"
        - "vddg"
        - "vddm"
        - "vddpst"
        - "vddsa"
        - "vdwell"
      # Power name
    - GROUND_NAME:
      - VSS
      # Ground name

input_files:
  - ${CHECKLIST_ROOT}/IP_project_folder/logs/do_pvs_LVS_pvl.log
  - ${CHECKLIST_ROOT}/IP_project_folder/logs/do_cmd_3star_LVS_sourceme
waivers:
  value: 1
  waive_items:
    - name: GATE_TO_PG_CHECK
      value: "test for waiver"
