// Seed: 1595814114
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output tri id_2,
    input supply1 id_3,
    input uwire id_4,
    output tri0 id_5,
    output wor id_6
);
  assign id_2 = 1;
  assign module_1.id_18 = 0;
endmodule
module module_3 (
    input tri module_1,
    input tri0 id_1
    , id_21,
    input tri0 id_2,
    input supply0 id_3,
    output wor id_4,
    input wor id_5,
    output supply1 id_6,
    output tri1 id_7,
    input tri0 id_8,
    output wire id_9,
    input supply1 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input supply0 id_13,
    output wor id_14,
    input wor id_15,
    input wire id_16,
    input supply0 id_17,
    input uwire id_18,
    output wor id_19
);
  module_0 modCall_1 (
      id_16,
      id_10,
      id_6,
      id_1,
      id_10,
      id_6,
      id_6
  );
endmodule
