ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"UART_1.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.global	UART_1_initVar
  19              		.bss
  20              		.type	UART_1_initVar, %object
  21              		.size	UART_1_initVar, 1
  22              	UART_1_initVar:
  23 0000 00       		.space	1
  24              		.global	UART_1_errorStatus
  25              		.type	UART_1_errorStatus, %object
  26              		.size	UART_1_errorStatus, 1
  27              	UART_1_errorStatus:
  28 0001 00       		.space	1
  29              		.comm	UART_1_rxBuffer,16,4
  30              		.global	UART_1_rxBufferRead
  31              		.type	UART_1_rxBufferRead, %object
  32              		.size	UART_1_rxBufferRead, 1
  33              	UART_1_rxBufferRead:
  34 0002 00       		.space	1
  35              		.global	UART_1_rxBufferWrite
  36              		.type	UART_1_rxBufferWrite, %object
  37              		.size	UART_1_rxBufferWrite, 1
  38              	UART_1_rxBufferWrite:
  39 0003 00       		.space	1
  40              		.global	UART_1_rxBufferLoopDetect
  41              		.type	UART_1_rxBufferLoopDetect, %object
  42              		.size	UART_1_rxBufferLoopDetect, 1
  43              	UART_1_rxBufferLoopDetect:
  44 0004 00       		.space	1
  45              		.global	UART_1_rxBufferOverflow
  46              		.type	UART_1_rxBufferOverflow, %object
  47              		.size	UART_1_rxBufferOverflow, 1
  48              	UART_1_rxBufferOverflow:
  49 0005 00       		.space	1
  50              		.section	.text.UART_1_Start,"ax",%progbits
  51              		.align	2
  52              		.global	UART_1_Start
  53              		.thumb
  54              		.thumb_func
  55              		.type	UART_1_Start, %function
  56              	UART_1_Start:
  57              	.LFB0:
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 2


  58              		.file 1 "Generated_Source\\PSoC5\\UART_1.c"
   1:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/UART_1.c **** * File Name: UART_1.c
   3:Generated_Source\PSoC5/UART_1.c **** * Version 2.50
   4:Generated_Source\PSoC5/UART_1.c **** *
   5:Generated_Source\PSoC5/UART_1.c **** * Description:
   6:Generated_Source\PSoC5/UART_1.c **** *  This file provides all API functionality of the UART component
   7:Generated_Source\PSoC5/UART_1.c **** *
   8:Generated_Source\PSoC5/UART_1.c **** * Note:
   9:Generated_Source\PSoC5/UART_1.c **** *
  10:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
  11:Generated_Source\PSoC5/UART_1.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/UART_1.c **** * You may use this file only in accordance with the license, terms, conditions,
  13:Generated_Source\PSoC5/UART_1.c **** * disclaimers, and limitations in the end user license agreement accompanying
  14:Generated_Source\PSoC5/UART_1.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
  16:Generated_Source\PSoC5/UART_1.c **** 
  17:Generated_Source\PSoC5/UART_1.c **** #include "UART_1.h"
  18:Generated_Source\PSoC5/UART_1.c **** #if (UART_1_INTERNAL_CLOCK_USED)
  19:Generated_Source\PSoC5/UART_1.c ****     #include "UART_1_IntClock.h"
  20:Generated_Source\PSoC5/UART_1.c **** #endif /* End UART_1_INTERNAL_CLOCK_USED */
  21:Generated_Source\PSoC5/UART_1.c **** 
  22:Generated_Source\PSoC5/UART_1.c **** 
  23:Generated_Source\PSoC5/UART_1.c **** /***************************************
  24:Generated_Source\PSoC5/UART_1.c **** * Global data allocation
  25:Generated_Source\PSoC5/UART_1.c **** ***************************************/
  26:Generated_Source\PSoC5/UART_1.c **** 
  27:Generated_Source\PSoC5/UART_1.c **** uint8 UART_1_initVar = 0u;
  28:Generated_Source\PSoC5/UART_1.c **** 
  29:Generated_Source\PSoC5/UART_1.c **** #if (UART_1_TX_INTERRUPT_ENABLED && UART_1_TX_ENABLED)
  30:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_txBuffer[UART_1_TX_BUFFER_SIZE];
  31:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_txBufferRead = 0u;
  32:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_txBufferWrite = 0u;
  33:Generated_Source\PSoC5/UART_1.c **** #endif /* (UART_1_TX_INTERRUPT_ENABLED && UART_1_TX_ENABLED) */
  34:Generated_Source\PSoC5/UART_1.c **** 
  35:Generated_Source\PSoC5/UART_1.c **** #if (UART_1_RX_INTERRUPT_ENABLED && (UART_1_RX_ENABLED || UART_1_HD_ENABLED))
  36:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_errorStatus = 0u;
  37:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_rxBuffer[UART_1_RX_BUFFER_SIZE];
  38:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_rxBufferRead  = 0u;
  39:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_rxBufferWrite = 0u;
  40:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_rxBufferLoopDetect = 0u;
  41:Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_rxBufferOverflow   = 0u;
  42:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RXHW_ADDRESS_ENABLED)
  43:Generated_Source\PSoC5/UART_1.c ****         volatile uint8 UART_1_rxAddressMode = UART_1_RX_ADDRESS_MODE;
  44:Generated_Source\PSoC5/UART_1.c ****         volatile uint8 UART_1_rxAddressDetected = 0u;
  45:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RXHW_ADDRESS_ENABLED) */
  46:Generated_Source\PSoC5/UART_1.c **** #endif /* (UART_1_RX_INTERRUPT_ENABLED && (UART_1_RX_ENABLED || UART_1_HD_ENABLED)) */
  47:Generated_Source\PSoC5/UART_1.c **** 
  48:Generated_Source\PSoC5/UART_1.c **** 
  49:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
  50:Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_Start
  51:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
  52:Generated_Source\PSoC5/UART_1.c **** *
  53:Generated_Source\PSoC5/UART_1.c **** * Summary:
  54:Generated_Source\PSoC5/UART_1.c **** *  This is the preferred method to begin component operation.
  55:Generated_Source\PSoC5/UART_1.c **** *  UART_1_Start() sets the initVar variable, calls the
  56:Generated_Source\PSoC5/UART_1.c **** *  UART_1_Init() function, and then calls the
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 3


  57:Generated_Source\PSoC5/UART_1.c **** *  UART_1_Enable() function.
  58:Generated_Source\PSoC5/UART_1.c **** *
  59:Generated_Source\PSoC5/UART_1.c **** * Parameters:
  60:Generated_Source\PSoC5/UART_1.c **** *  None.
  61:Generated_Source\PSoC5/UART_1.c **** *
  62:Generated_Source\PSoC5/UART_1.c **** * Return:
  63:Generated_Source\PSoC5/UART_1.c **** *  None.
  64:Generated_Source\PSoC5/UART_1.c **** *
  65:Generated_Source\PSoC5/UART_1.c **** * Global variables:
  66:Generated_Source\PSoC5/UART_1.c **** *  The UART_1_intiVar variable is used to indicate initial
  67:Generated_Source\PSoC5/UART_1.c **** *  configuration of this component. The variable is initialized to zero (0u)
  68:Generated_Source\PSoC5/UART_1.c **** *  and set to one (1u) the first time UART_1_Start() is called. This
  69:Generated_Source\PSoC5/UART_1.c **** *  allows for component initialization without re-initialization in all
  70:Generated_Source\PSoC5/UART_1.c **** *  subsequent calls to the UART_1_Start() routine.
  71:Generated_Source\PSoC5/UART_1.c **** *
  72:Generated_Source\PSoC5/UART_1.c **** * Reentrant:
  73:Generated_Source\PSoC5/UART_1.c **** *  No.
  74:Generated_Source\PSoC5/UART_1.c **** *
  75:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
  76:Generated_Source\PSoC5/UART_1.c **** void UART_1_Start(void) 
  77:Generated_Source\PSoC5/UART_1.c **** {
  59              		.loc 1 77 0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 1, uses_anonymous_args = 0
  63 0000 80B5     		push	{r7, lr}
  64              		.cfi_def_cfa_offset 8
  65              		.cfi_offset 7, -8
  66              		.cfi_offset 14, -4
  67 0002 00AF     		add	r7, sp, #0
  68              		.cfi_def_cfa_register 7
  78:Generated_Source\PSoC5/UART_1.c ****     /* If not initialized then initialize all required hardware and software */
  79:Generated_Source\PSoC5/UART_1.c ****     if(UART_1_initVar == 0u)
  69              		.loc 1 79 0
  70 0004 054B     		ldr	r3, .L3
  71 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  72 0008 002B     		cmp	r3, #0
  73 000a 04D1     		bne	.L2
  80:Generated_Source\PSoC5/UART_1.c ****     {
  81:Generated_Source\PSoC5/UART_1.c ****         UART_1_Init();
  74              		.loc 1 81 0
  75 000c FFF7FEFF 		bl	UART_1_Init
  82:Generated_Source\PSoC5/UART_1.c ****         UART_1_initVar = 1u;
  76              		.loc 1 82 0
  77 0010 024B     		ldr	r3, .L3
  78 0012 0122     		movs	r2, #1
  79 0014 1A70     		strb	r2, [r3]
  80              	.L2:
  83:Generated_Source\PSoC5/UART_1.c ****     }
  84:Generated_Source\PSoC5/UART_1.c **** 
  85:Generated_Source\PSoC5/UART_1.c ****     UART_1_Enable();
  81              		.loc 1 85 0
  82 0016 FFF7FEFF 		bl	UART_1_Enable
  86:Generated_Source\PSoC5/UART_1.c **** }
  83              		.loc 1 86 0
  84 001a 80BD     		pop	{r7, pc}
  85              	.L4:
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 4


  86              		.align	2
  87              	.L3:
  88 001c 00000000 		.word	UART_1_initVar
  89              		.cfi_endproc
  90              	.LFE0:
  91              		.size	UART_1_Start, .-UART_1_Start
  92              		.section	.text.UART_1_Init,"ax",%progbits
  93              		.align	2
  94              		.global	UART_1_Init
  95              		.thumb
  96              		.thumb_func
  97              		.type	UART_1_Init, %function
  98              	UART_1_Init:
  99              	.LFB1:
  87:Generated_Source\PSoC5/UART_1.c **** 
  88:Generated_Source\PSoC5/UART_1.c **** 
  89:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
  90:Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_Init
  91:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
  92:Generated_Source\PSoC5/UART_1.c **** *
  93:Generated_Source\PSoC5/UART_1.c **** * Summary:
  94:Generated_Source\PSoC5/UART_1.c **** *  Initializes or restores the component according to the customizer Configure
  95:Generated_Source\PSoC5/UART_1.c **** *  dialog settings. It is not necessary to call UART_1_Init() because
  96:Generated_Source\PSoC5/UART_1.c **** *  the UART_1_Start() API calls this function and is the preferred
  97:Generated_Source\PSoC5/UART_1.c **** *  method to begin component operation.
  98:Generated_Source\PSoC5/UART_1.c **** *
  99:Generated_Source\PSoC5/UART_1.c **** * Parameters:
 100:Generated_Source\PSoC5/UART_1.c **** *  None.
 101:Generated_Source\PSoC5/UART_1.c **** *
 102:Generated_Source\PSoC5/UART_1.c **** * Return:
 103:Generated_Source\PSoC5/UART_1.c **** *  None.
 104:Generated_Source\PSoC5/UART_1.c **** *
 105:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 106:Generated_Source\PSoC5/UART_1.c **** void UART_1_Init(void) 
 107:Generated_Source\PSoC5/UART_1.c **** {
 100              		.loc 1 107 0
 101              		.cfi_startproc
 102              		@ args = 0, pretend = 0, frame = 0
 103              		@ frame_needed = 1, uses_anonymous_args = 0
 104 0000 80B5     		push	{r7, lr}
 105              		.cfi_def_cfa_offset 8
 106              		.cfi_offset 7, -8
 107              		.cfi_offset 14, -4
 108 0002 00AF     		add	r7, sp, #0
 109              		.cfi_def_cfa_register 7
 108:Generated_Source\PSoC5/UART_1.c ****     #if(UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 109:Generated_Source\PSoC5/UART_1.c **** 
 110:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_RX_INTERRUPT_ENABLED)
 111:Generated_Source\PSoC5/UART_1.c ****             /* Set RX interrupt vector and priority */
 112:Generated_Source\PSoC5/UART_1.c ****             (void) CyIntSetVector(UART_1_RX_VECT_NUM, &UART_1_RXISR);
 110              		.loc 1 112 0
 111 0004 0020     		movs	r0, #0
 112 0006 0D49     		ldr	r1, .L6
 113 0008 FFF7FEFF 		bl	CyIntSetVector
 113:Generated_Source\PSoC5/UART_1.c ****             CyIntSetPriority(UART_1_RX_VECT_NUM, UART_1_RX_PRIOR_NUM);
 114              		.loc 1 113 0
 115 000c 0020     		movs	r0, #0
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 5


 116 000e 0721     		movs	r1, #7
 117 0010 FFF7FEFF 		bl	CyIntSetPriority
 114:Generated_Source\PSoC5/UART_1.c ****             UART_1_errorStatus = 0u;
 118              		.loc 1 114 0
 119 0014 0A4B     		ldr	r3, .L6+4
 120 0016 0022     		movs	r2, #0
 121 0018 1A70     		strb	r2, [r3]
 115:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 116:Generated_Source\PSoC5/UART_1.c **** 
 117:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_RXHW_ADDRESS_ENABLED)
 118:Generated_Source\PSoC5/UART_1.c ****             UART_1_SetRxAddressMode(UART_1_RX_ADDRESS_MODE);
 119:Generated_Source\PSoC5/UART_1.c ****             UART_1_SetRxAddress1(UART_1_RX_HW_ADDRESS1);
 120:Generated_Source\PSoC5/UART_1.c ****             UART_1_SetRxAddress2(UART_1_RX_HW_ADDRESS2);
 121:Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_RXHW_ADDRESS_ENABLED */
 122:Generated_Source\PSoC5/UART_1.c **** 
 123:Generated_Source\PSoC5/UART_1.c ****         /* Init Count7 period */
 124:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXBITCTR_PERIOD_REG = UART_1_RXBITCTR_INIT;
 122              		.loc 1 124 0
 123 001a 0A4B     		ldr	r3, .L6+8
 124 001c 7222     		movs	r2, #114
 125 001e 1A70     		strb	r2, [r3]
 125:Generated_Source\PSoC5/UART_1.c ****         /* Configure the Initial RX interrupt mask */
 126:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXSTATUS_MASK_REG  = UART_1_INIT_RX_INTERRUPTS_MASK;
 126              		.loc 1 126 0
 127 0020 094B     		ldr	r3, .L6+12
 128 0022 2022     		movs	r2, #32
 129 0024 1A70     		strb	r2, [r3]
 127:Generated_Source\PSoC5/UART_1.c ****     #endif /* End UART_1_RX_ENABLED || UART_1_HD_ENABLED*/
 128:Generated_Source\PSoC5/UART_1.c **** 
 129:Generated_Source\PSoC5/UART_1.c ****     #if(UART_1_TX_ENABLED)
 130:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 131:Generated_Source\PSoC5/UART_1.c ****             /* Set TX interrupt vector and priority */
 132:Generated_Source\PSoC5/UART_1.c ****             (void) CyIntSetVector(UART_1_TX_VECT_NUM, &UART_1_TXISR);
 133:Generated_Source\PSoC5/UART_1.c ****             CyIntSetPriority(UART_1_TX_VECT_NUM, UART_1_TX_PRIOR_NUM);
 134:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
 135:Generated_Source\PSoC5/UART_1.c **** 
 136:Generated_Source\PSoC5/UART_1.c ****         /* Write Counter Value for TX Bit Clk Generator*/
 137:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TXCLKGEN_DP)
 138:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCLKGEN_CTR_REG = UART_1_BIT_CENTER;
 130              		.loc 1 138 0
 131 0026 094B     		ldr	r3, .L6+16
 132 0028 0622     		movs	r2, #6
 133 002a 1A70     		strb	r2, [r3]
 139:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCLKTX_COMPLETE_REG = ((UART_1_NUMBER_OF_DATA_BITS +
 134              		.loc 1 139 0
 135 002c 084B     		ldr	r3, .L6+20
 136 002e 4722     		movs	r2, #71
 137 0030 1A70     		strb	r2, [r3]
 140:Generated_Source\PSoC5/UART_1.c ****                         UART_1_NUMBER_OF_START_BIT) * UART_1_OVER_SAMPLE_COUNT) - 1u;
 141:Generated_Source\PSoC5/UART_1.c ****         #else
 142:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCTR_PERIOD_REG = ((UART_1_NUMBER_OF_DATA_BITS +
 143:Generated_Source\PSoC5/UART_1.c ****                         UART_1_NUMBER_OF_START_BIT) * UART_1_OVER_SAMPLE_8) - 1u;
 144:Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_TXCLKGEN_DP */
 145:Generated_Source\PSoC5/UART_1.c **** 
 146:Generated_Source\PSoC5/UART_1.c ****         /* Configure the Initial TX interrupt mask */
 147:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 148:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXSTATUS_MASK_REG = UART_1_TX_STS_FIFO_EMPTY;
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 6


 149:Generated_Source\PSoC5/UART_1.c ****         #else
 150:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXSTATUS_MASK_REG = UART_1_INIT_TX_INTERRUPTS_MASK;
 138              		.loc 1 150 0
 139 0032 084B     		ldr	r3, .L6+24
 140 0034 0022     		movs	r2, #0
 141 0036 1A70     		strb	r2, [r3]
 151:Generated_Source\PSoC5/UART_1.c ****         #endif /*End UART_1_TX_INTERRUPT_ENABLED*/
 152:Generated_Source\PSoC5/UART_1.c **** 
 153:Generated_Source\PSoC5/UART_1.c ****     #endif /* End UART_1_TX_ENABLED */
 154:Generated_Source\PSoC5/UART_1.c **** 
 155:Generated_Source\PSoC5/UART_1.c ****     #if(UART_1_PARITY_TYPE_SW)  /* Write Parity to Control Register */
 156:Generated_Source\PSoC5/UART_1.c ****         UART_1_WriteControlRegister( \
 157:Generated_Source\PSoC5/UART_1.c ****             (UART_1_ReadControlRegister() & (uint8)~UART_1_CTRL_PARITY_TYPE_MASK) | \
 158:Generated_Source\PSoC5/UART_1.c ****             (uint8)(UART_1_PARITY_TYPE << UART_1_CTRL_PARITY_TYPE0_SHIFT) );
 159:Generated_Source\PSoC5/UART_1.c ****     #endif /* End UART_1_PARITY_TYPE_SW */
 160:Generated_Source\PSoC5/UART_1.c **** }
 142              		.loc 1 160 0
 143 0038 80BD     		pop	{r7, pc}
 144              	.L7:
 145 003a 00BF     		.align	2
 146              	.L6:
 147 003c 00000000 		.word	UART_1_RXISR
 148 0040 00000000 		.word	UART_1_errorStatus
 149 0044 88640040 		.word	1073767560
 150 0048 89640040 		.word	1073767561
 151 004c 28650040 		.word	1073767720
 152 0050 38650040 		.word	1073767736
 153 0054 89650040 		.word	1073767817
 154              		.cfi_endproc
 155              	.LFE1:
 156              		.size	UART_1_Init, .-UART_1_Init
 157              		.section	.text.UART_1_Enable,"ax",%progbits
 158              		.align	2
 159              		.global	UART_1_Enable
 160              		.thumb
 161              		.thumb_func
 162              		.type	UART_1_Enable, %function
 163              	UART_1_Enable:
 164              	.LFB2:
 161:Generated_Source\PSoC5/UART_1.c **** 
 162:Generated_Source\PSoC5/UART_1.c **** 
 163:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
 164:Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_Enable
 165:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
 166:Generated_Source\PSoC5/UART_1.c **** *
 167:Generated_Source\PSoC5/UART_1.c **** * Summary:
 168:Generated_Source\PSoC5/UART_1.c **** *  Activates the hardware and begins component operation. It is not necessary
 169:Generated_Source\PSoC5/UART_1.c **** *  to call UART_1_Enable() because the UART_1_Start() API
 170:Generated_Source\PSoC5/UART_1.c **** *  calls this function, which is the preferred method to begin component
 171:Generated_Source\PSoC5/UART_1.c **** *  operation.
 172:Generated_Source\PSoC5/UART_1.c **** 
 173:Generated_Source\PSoC5/UART_1.c **** * Parameters:
 174:Generated_Source\PSoC5/UART_1.c **** *  None.
 175:Generated_Source\PSoC5/UART_1.c **** *
 176:Generated_Source\PSoC5/UART_1.c **** * Return:
 177:Generated_Source\PSoC5/UART_1.c **** *  None.
 178:Generated_Source\PSoC5/UART_1.c **** *
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 7


 179:Generated_Source\PSoC5/UART_1.c **** * Global Variables:
 180:Generated_Source\PSoC5/UART_1.c **** *  UART_1_rxAddressDetected - set to initial state (0).
 181:Generated_Source\PSoC5/UART_1.c **** *
 182:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 183:Generated_Source\PSoC5/UART_1.c **** void UART_1_Enable(void) 
 184:Generated_Source\PSoC5/UART_1.c **** {
 165              		.loc 1 184 0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 8
 168              		@ frame_needed = 1, uses_anonymous_args = 0
 169 0000 80B5     		push	{r7, lr}
 170              		.cfi_def_cfa_offset 8
 171              		.cfi_offset 7, -8
 172              		.cfi_offset 14, -4
 173 0002 82B0     		sub	sp, sp, #8
 174              		.cfi_def_cfa_offset 16
 175 0004 00AF     		add	r7, sp, #0
 176              		.cfi_def_cfa_register 7
 185:Generated_Source\PSoC5/UART_1.c ****     uint8 enableInterrupts;
 186:Generated_Source\PSoC5/UART_1.c ****     enableInterrupts = CyEnterCriticalSection();
 177              		.loc 1 186 0
 178 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 179 000a 0346     		mov	r3, r0
 180 000c FB71     		strb	r3, [r7, #7]
 187:Generated_Source\PSoC5/UART_1.c **** 
 188:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 189:Generated_Source\PSoC5/UART_1.c ****         /* RX Counter (Count7) Enable */
 190:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXBITCTR_CONTROL_REG |= UART_1_CNTR_ENABLE;
 181              		.loc 1 190 0
 182 000e 114A     		ldr	r2, .L9
 183 0010 104B     		ldr	r3, .L9
 184 0012 1B78     		ldrb	r3, [r3]
 185 0014 DBB2     		uxtb	r3, r3
 186 0016 43F02003 		orr	r3, r3, #32
 187 001a DBB2     		uxtb	r3, r3
 188 001c 1370     		strb	r3, [r2]
 191:Generated_Source\PSoC5/UART_1.c **** 
 192:Generated_Source\PSoC5/UART_1.c ****         /* Enable the RX Interrupt */
 193:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXSTATUS_ACTL_REG  |= UART_1_INT_ENABLE;
 189              		.loc 1 193 0
 190 001e 0E4A     		ldr	r2, .L9+4
 191 0020 0D4B     		ldr	r3, .L9+4
 192 0022 1B78     		ldrb	r3, [r3]
 193 0024 DBB2     		uxtb	r3, r3
 194 0026 43F01003 		orr	r3, r3, #16
 195 002a DBB2     		uxtb	r3, r3
 196 002c 1370     		strb	r3, [r2]
 194:Generated_Source\PSoC5/UART_1.c **** 
 195:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_RX_INTERRUPT_ENABLED)
 196:Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableRxInt();
 197              		.loc 1 196 0
 198 002e 0B4B     		ldr	r3, .L9+8
 199 0030 0122     		movs	r2, #1
 200 0032 1A60     		str	r2, [r3]
 197:Generated_Source\PSoC5/UART_1.c **** 
 198:Generated_Source\PSoC5/UART_1.c ****             #if (UART_1_RXHW_ADDRESS_ENABLED)
 199:Generated_Source\PSoC5/UART_1.c ****                 UART_1_rxAddressDetected = 0u;
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 8


 200:Generated_Source\PSoC5/UART_1.c ****             #endif /* (UART_1_RXHW_ADDRESS_ENABLED) */
 201:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 202:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_ENABLED || UART_1_HD_ENABLED) */
 203:Generated_Source\PSoC5/UART_1.c **** 
 204:Generated_Source\PSoC5/UART_1.c ****     #if(UART_1_TX_ENABLED)
 205:Generated_Source\PSoC5/UART_1.c ****         /* TX Counter (DP/Count7) Enable */
 206:Generated_Source\PSoC5/UART_1.c ****         #if(!UART_1_TXCLKGEN_DP)
 207:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCTR_CONTROL_REG |= UART_1_CNTR_ENABLE;
 208:Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_TXCLKGEN_DP */
 209:Generated_Source\PSoC5/UART_1.c **** 
 210:Generated_Source\PSoC5/UART_1.c ****         /* Enable the TX Interrupt */
 211:Generated_Source\PSoC5/UART_1.c ****         UART_1_TXSTATUS_ACTL_REG |= UART_1_INT_ENABLE;
 201              		.loc 1 211 0
 202 0034 0A4A     		ldr	r2, .L9+12
 203 0036 0A4B     		ldr	r3, .L9+12
 204 0038 1B78     		ldrb	r3, [r3]
 205 003a DBB2     		uxtb	r3, r3
 206 003c 43F01003 		orr	r3, r3, #16
 207 0040 DBB2     		uxtb	r3, r3
 208 0042 1370     		strb	r3, [r2]
 212:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 213:Generated_Source\PSoC5/UART_1.c ****             UART_1_ClearPendingTxInt(); /* Clear history of TX_NOT_EMPTY */
 214:Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableTxInt();
 215:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
 216:Generated_Source\PSoC5/UART_1.c ****      #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
 217:Generated_Source\PSoC5/UART_1.c **** 
 218:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_INTERNAL_CLOCK_USED)
 219:Generated_Source\PSoC5/UART_1.c ****         UART_1_IntClock_Start();  /* Enable the clock */
 220:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_INTERNAL_CLOCK_USED) */
 221:Generated_Source\PSoC5/UART_1.c **** 
 222:Generated_Source\PSoC5/UART_1.c ****     CyExitCriticalSection(enableInterrupts);
 209              		.loc 1 222 0
 210 0044 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 211 0046 1846     		mov	r0, r3
 212 0048 FFF7FEFF 		bl	CyExitCriticalSection
 223:Generated_Source\PSoC5/UART_1.c **** }
 213              		.loc 1 223 0
 214 004c 0837     		adds	r7, r7, #8
 215              		.cfi_def_cfa_offset 8
 216 004e BD46     		mov	sp, r7
 217              		.cfi_def_cfa_register 13
 218              		@ sp needed
 219 0050 80BD     		pop	{r7, pc}
 220              	.L10:
 221 0052 00BF     		.align	2
 222              	.L9:
 223 0054 98640040 		.word	1073767576
 224 0058 99640040 		.word	1073767577
 225 005c 00E100E0 		.word	-536813312
 226 0060 99650040 		.word	1073767833
 227              		.cfi_endproc
 228              	.LFE2:
 229              		.size	UART_1_Enable, .-UART_1_Enable
 230              		.section	.text.UART_1_Stop,"ax",%progbits
 231              		.align	2
 232              		.global	UART_1_Stop
 233              		.thumb
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 9


 234              		.thumb_func
 235              		.type	UART_1_Stop, %function
 236              	UART_1_Stop:
 237              	.LFB3:
 224:Generated_Source\PSoC5/UART_1.c **** 
 225:Generated_Source\PSoC5/UART_1.c **** 
 226:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
 227:Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_Stop
 228:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
 229:Generated_Source\PSoC5/UART_1.c **** *
 230:Generated_Source\PSoC5/UART_1.c **** * Summary:
 231:Generated_Source\PSoC5/UART_1.c **** *  Disables the UART operation.
 232:Generated_Source\PSoC5/UART_1.c **** *
 233:Generated_Source\PSoC5/UART_1.c **** * Parameters:
 234:Generated_Source\PSoC5/UART_1.c **** *  None.
 235:Generated_Source\PSoC5/UART_1.c **** *
 236:Generated_Source\PSoC5/UART_1.c **** * Return:
 237:Generated_Source\PSoC5/UART_1.c **** *  None.
 238:Generated_Source\PSoC5/UART_1.c **** *
 239:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 240:Generated_Source\PSoC5/UART_1.c **** void UART_1_Stop(void) 
 241:Generated_Source\PSoC5/UART_1.c **** {
 238              		.loc 1 241 0
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 8
 241              		@ frame_needed = 1, uses_anonymous_args = 0
 242 0000 80B5     		push	{r7, lr}
 243              		.cfi_def_cfa_offset 8
 244              		.cfi_offset 7, -8
 245              		.cfi_offset 14, -4
 246 0002 82B0     		sub	sp, sp, #8
 247              		.cfi_def_cfa_offset 16
 248 0004 00AF     		add	r7, sp, #0
 249              		.cfi_def_cfa_register 7
 242:Generated_Source\PSoC5/UART_1.c ****     uint8 enableInterrupts;
 243:Generated_Source\PSoC5/UART_1.c ****     enableInterrupts = CyEnterCriticalSection();
 250              		.loc 1 243 0
 251 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 252 000a 0346     		mov	r3, r0
 253 000c FB71     		strb	r3, [r7, #7]
 244:Generated_Source\PSoC5/UART_1.c **** 
 245:Generated_Source\PSoC5/UART_1.c ****     /* Write Bit Counter Disable */
 246:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 247:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXBITCTR_CONTROL_REG &= (uint8) ~UART_1_CNTR_ENABLE;
 254              		.loc 1 247 0
 255 000e 114A     		ldr	r2, .L12
 256 0010 104B     		ldr	r3, .L12
 257 0012 1B78     		ldrb	r3, [r3]
 258 0014 DBB2     		uxtb	r3, r3
 259 0016 23F02003 		bic	r3, r3, #32
 260 001a DBB2     		uxtb	r3, r3
 261 001c 1370     		strb	r3, [r2]
 248:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_ENABLED || UART_1_HD_ENABLED) */
 249:Generated_Source\PSoC5/UART_1.c **** 
 250:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_ENABLED)
 251:Generated_Source\PSoC5/UART_1.c ****         #if(!UART_1_TXCLKGEN_DP)
 252:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCTR_CONTROL_REG &= (uint8) ~UART_1_CNTR_ENABLE;
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 10


 253:Generated_Source\PSoC5/UART_1.c ****         #endif /* (!UART_1_TXCLKGEN_DP) */
 254:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_TX_ENABLED) */
 255:Generated_Source\PSoC5/UART_1.c **** 
 256:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_INTERNAL_CLOCK_USED)
 257:Generated_Source\PSoC5/UART_1.c ****         UART_1_IntClock_Stop();   /* Disable the clock */
 258:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_INTERNAL_CLOCK_USED) */
 259:Generated_Source\PSoC5/UART_1.c **** 
 260:Generated_Source\PSoC5/UART_1.c ****     /* Disable internal interrupt component */
 261:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 262:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXSTATUS_ACTL_REG  &= (uint8) ~UART_1_INT_ENABLE;
 262              		.loc 1 262 0
 263 001e 0E4A     		ldr	r2, .L12+4
 264 0020 0D4B     		ldr	r3, .L12+4
 265 0022 1B78     		ldrb	r3, [r3]
 266 0024 DBB2     		uxtb	r3, r3
 267 0026 23F01003 		bic	r3, r3, #16
 268 002a DBB2     		uxtb	r3, r3
 269 002c 1370     		strb	r3, [r2]
 263:Generated_Source\PSoC5/UART_1.c **** 
 264:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_RX_INTERRUPT_ENABLED)
 265:Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableRxInt();
 270              		.loc 1 265 0
 271 002e 0B4B     		ldr	r3, .L12+8
 272 0030 0122     		movs	r2, #1
 273 0032 1A60     		str	r2, [r3]
 266:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 267:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_ENABLED || UART_1_HD_ENABLED) */
 268:Generated_Source\PSoC5/UART_1.c **** 
 269:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_ENABLED)
 270:Generated_Source\PSoC5/UART_1.c ****         UART_1_TXSTATUS_ACTL_REG &= (uint8) ~UART_1_INT_ENABLE;
 274              		.loc 1 270 0
 275 0034 0A4A     		ldr	r2, .L12+12
 276 0036 0A4B     		ldr	r3, .L12+12
 277 0038 1B78     		ldrb	r3, [r3]
 278 003a DBB2     		uxtb	r3, r3
 279 003c 23F01003 		bic	r3, r3, #16
 280 0040 DBB2     		uxtb	r3, r3
 281 0042 1370     		strb	r3, [r2]
 271:Generated_Source\PSoC5/UART_1.c **** 
 272:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 273:Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableTxInt();
 274:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
 275:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_TX_ENABLED) */
 276:Generated_Source\PSoC5/UART_1.c **** 
 277:Generated_Source\PSoC5/UART_1.c ****     CyExitCriticalSection(enableInterrupts);
 282              		.loc 1 277 0
 283 0044 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 284 0046 1846     		mov	r0, r3
 285 0048 FFF7FEFF 		bl	CyExitCriticalSection
 278:Generated_Source\PSoC5/UART_1.c **** }
 286              		.loc 1 278 0
 287 004c 0837     		adds	r7, r7, #8
 288              		.cfi_def_cfa_offset 8
 289 004e BD46     		mov	sp, r7
 290              		.cfi_def_cfa_register 13
 291              		@ sp needed
 292 0050 80BD     		pop	{r7, pc}
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 11


 293              	.L13:
 294 0052 00BF     		.align	2
 295              	.L12:
 296 0054 98640040 		.word	1073767576
 297 0058 99640040 		.word	1073767577
 298 005c 80E100E0 		.word	-536813184
 299 0060 99650040 		.word	1073767833
 300              		.cfi_endproc
 301              	.LFE3:
 302              		.size	UART_1_Stop, .-UART_1_Stop
 303              		.section	.text.UART_1_ReadControlRegister,"ax",%progbits
 304              		.align	2
 305              		.global	UART_1_ReadControlRegister
 306              		.thumb
 307              		.thumb_func
 308              		.type	UART_1_ReadControlRegister, %function
 309              	UART_1_ReadControlRegister:
 310              	.LFB4:
 279:Generated_Source\PSoC5/UART_1.c **** 
 280:Generated_Source\PSoC5/UART_1.c **** 
 281:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
 282:Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_ReadControlRegister
 283:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
 284:Generated_Source\PSoC5/UART_1.c **** *
 285:Generated_Source\PSoC5/UART_1.c **** * Summary:
 286:Generated_Source\PSoC5/UART_1.c **** *  Returns the current value of the control register.
 287:Generated_Source\PSoC5/UART_1.c **** *
 288:Generated_Source\PSoC5/UART_1.c **** * Parameters:
 289:Generated_Source\PSoC5/UART_1.c **** *  None.
 290:Generated_Source\PSoC5/UART_1.c **** *
 291:Generated_Source\PSoC5/UART_1.c **** * Return:
 292:Generated_Source\PSoC5/UART_1.c **** *  Contents of the control register.
 293:Generated_Source\PSoC5/UART_1.c **** *
 294:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 295:Generated_Source\PSoC5/UART_1.c **** uint8 UART_1_ReadControlRegister(void) 
 296:Generated_Source\PSoC5/UART_1.c **** {
 311              		.loc 1 296 0
 312              		.cfi_startproc
 313              		@ args = 0, pretend = 0, frame = 0
 314              		@ frame_needed = 1, uses_anonymous_args = 0
 315              		@ link register save eliminated.
 316 0000 80B4     		push	{r7}
 317              		.cfi_def_cfa_offset 4
 318              		.cfi_offset 7, -4
 319 0002 00AF     		add	r7, sp, #0
 320              		.cfi_def_cfa_register 7
 297:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_CONTROL_REG_REMOVED)
 298:Generated_Source\PSoC5/UART_1.c ****         return(0u);
 321              		.loc 1 298 0
 322 0004 0023     		movs	r3, #0
 299:Generated_Source\PSoC5/UART_1.c ****     #else
 300:Generated_Source\PSoC5/UART_1.c ****         return(UART_1_CONTROL_REG);
 301:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_CONTROL_REG_REMOVED) */
 302:Generated_Source\PSoC5/UART_1.c **** }
 323              		.loc 1 302 0
 324 0006 1846     		mov	r0, r3
 325 0008 BD46     		mov	sp, r7
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 12


 326              		.cfi_def_cfa_register 13
 327              		@ sp needed
 328 000a 5DF8047B 		ldr	r7, [sp], #4
 329              		.cfi_restore 7
 330              		.cfi_def_cfa_offset 0
 331 000e 7047     		bx	lr
 332              		.cfi_endproc
 333              	.LFE4:
 334              		.size	UART_1_ReadControlRegister, .-UART_1_ReadControlRegister
 335              		.section	.text.UART_1_WriteControlRegister,"ax",%progbits
 336              		.align	2
 337              		.global	UART_1_WriteControlRegister
 338              		.thumb
 339              		.thumb_func
 340              		.type	UART_1_WriteControlRegister, %function
 341              	UART_1_WriteControlRegister:
 342              	.LFB5:
 303:Generated_Source\PSoC5/UART_1.c **** 
 304:Generated_Source\PSoC5/UART_1.c **** 
 305:Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
 306:Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_WriteControlRegister
 307:Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
 308:Generated_Source\PSoC5/UART_1.c **** *
 309:Generated_Source\PSoC5/UART_1.c **** * Summary:
 310:Generated_Source\PSoC5/UART_1.c **** *  Writes an 8-bit value into the control register
 311:Generated_Source\PSoC5/UART_1.c **** *
 312:Generated_Source\PSoC5/UART_1.c **** * Parameters:
 313:Generated_Source\PSoC5/UART_1.c **** *  control:  control register value
 314:Generated_Source\PSoC5/UART_1.c **** *
 315:Generated_Source\PSoC5/UART_1.c **** * Return:
 316:Generated_Source\PSoC5/UART_1.c **** *  None.
 317:Generated_Source\PSoC5/UART_1.c **** *
 318:Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 319:Generated_Source\PSoC5/UART_1.c **** void  UART_1_WriteControlRegister(uint8 control) 
 320:Generated_Source\PSoC5/UART_1.c **** {
 343              		.loc 1 320 0
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 8
 346              		@ frame_needed = 1, uses_anonymous_args = 0
 347              		@ link register save eliminated.
 348 0000 80B4     		push	{r7}
 349              		.cfi_def_cfa_offset 4
 350              		.cfi_offset 7, -4
 351 0002 83B0     		sub	sp, sp, #12
 352              		.cfi_def_cfa_offset 16
 353 0004 00AF     		add	r7, sp, #0
 354              		.cfi_def_cfa_register 7
 355 0006 0346     		mov	r3, r0
 356 0008 FB71     		strb	r3, [r7, #7]
 321:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_CONTROL_REG_REMOVED)
 322:Generated_Source\PSoC5/UART_1.c ****         if(0u != control)
 323:Generated_Source\PSoC5/UART_1.c ****         {
 324:Generated_Source\PSoC5/UART_1.c ****             /* Suppress compiler warning */
 325:Generated_Source\PSoC5/UART_1.c ****         }
 326:Generated_Source\PSoC5/UART_1.c ****     #else
 327:Generated_Source\PSoC5/UART_1.c ****        UART_1_CONTROL_REG = control;
 328:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_CONTROL_REG_REMOVED) */
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 13


 329:Generated_Source\PSoC5/UART_1.c **** }
 357              		.loc 1 329 0
 358 000a 0C37     		adds	r7, r7, #12
 359              		.cfi_def_cfa_offset 4
 360 000c BD46     		mov	sp, r7
 361              		.cfi_def_cfa_register 13
 362              		@ sp needed
 363 000e 5DF8047B 		ldr	r7, [sp], #4
 364              		.cfi_restore 7
 365              		.cfi_def_cfa_offset 0
 366 0012 7047     		bx	lr
 367              		.cfi_endproc
 368              	.LFE5:
 369              		.size	UART_1_WriteControlRegister, .-UART_1_WriteControlRegister
 370              		.section	.text.UART_1_SetRxInterruptMode,"ax",%progbits
 371              		.align	2
 372              		.global	UART_1_SetRxInterruptMode
 373              		.thumb
 374              		.thumb_func
 375              		.type	UART_1_SetRxInterruptMode, %function
 376              	UART_1_SetRxInterruptMode:
 377              	.LFB6:
 330:Generated_Source\PSoC5/UART_1.c **** 
 331:Generated_Source\PSoC5/UART_1.c **** 
 332:Generated_Source\PSoC5/UART_1.c **** #if(UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 333:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 334:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetRxInterruptMode
 335:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 336:Generated_Source\PSoC5/UART_1.c ****     *
 337:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 338:Generated_Source\PSoC5/UART_1.c ****     *  Configures the RX interrupt sources enabled.
 339:Generated_Source\PSoC5/UART_1.c ****     *
 340:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 341:Generated_Source\PSoC5/UART_1.c ****     *  IntSrc:  Bit field containing the RX interrupts to enable. Based on the 
 342:Generated_Source\PSoC5/UART_1.c ****     *  bit-field arrangement of the status register. This value must be a 
 343:Generated_Source\PSoC5/UART_1.c ****     *  combination of status register bit-masks shown below:
 344:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_FIFO_NOTEMPTY    Interrupt on byte received.
 345:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_PAR_ERROR        Interrupt on parity error.
 346:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_STOP_ERROR       Interrupt on stop error.
 347:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_BREAK            Interrupt on break.
 348:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_OVERRUN          Interrupt on overrun error.
 349:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_ADDR_MATCH       Interrupt on address match.
 350:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_MRKSPC           Interrupt on address detect.
 351:Generated_Source\PSoC5/UART_1.c ****     *
 352:Generated_Source\PSoC5/UART_1.c ****     * Return:
 353:Generated_Source\PSoC5/UART_1.c ****     *  None.
 354:Generated_Source\PSoC5/UART_1.c ****     *
 355:Generated_Source\PSoC5/UART_1.c ****     * Theory:
 356:Generated_Source\PSoC5/UART_1.c ****     *  Enables the output of specific status bits to the interrupt controller
 357:Generated_Source\PSoC5/UART_1.c ****     *
 358:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 359:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetRxInterruptMode(uint8 intSrc) 
 360:Generated_Source\PSoC5/UART_1.c ****     {
 378              		.loc 1 360 0
 379              		.cfi_startproc
 380              		@ args = 0, pretend = 0, frame = 8
 381              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 14


 382              		@ link register save eliminated.
 383 0000 80B4     		push	{r7}
 384              		.cfi_def_cfa_offset 4
 385              		.cfi_offset 7, -4
 386 0002 83B0     		sub	sp, sp, #12
 387              		.cfi_def_cfa_offset 16
 388 0004 00AF     		add	r7, sp, #0
 389              		.cfi_def_cfa_register 7
 390 0006 0346     		mov	r3, r0
 391 0008 FB71     		strb	r3, [r7, #7]
 361:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXSTATUS_MASK_REG  = intSrc;
 392              		.loc 1 361 0
 393 000a 044A     		ldr	r2, .L18
 394 000c FB79     		ldrb	r3, [r7, #7]
 395 000e 1370     		strb	r3, [r2]
 362:Generated_Source\PSoC5/UART_1.c ****     }
 396              		.loc 1 362 0
 397 0010 0C37     		adds	r7, r7, #12
 398              		.cfi_def_cfa_offset 4
 399 0012 BD46     		mov	sp, r7
 400              		.cfi_def_cfa_register 13
 401              		@ sp needed
 402 0014 5DF8047B 		ldr	r7, [sp], #4
 403              		.cfi_restore 7
 404              		.cfi_def_cfa_offset 0
 405 0018 7047     		bx	lr
 406              	.L19:
 407 001a 00BF     		.align	2
 408              	.L18:
 409 001c 89640040 		.word	1073767561
 410              		.cfi_endproc
 411              	.LFE6:
 412              		.size	UART_1_SetRxInterruptMode, .-UART_1_SetRxInterruptMode
 413              		.section	.text.UART_1_ReadRxData,"ax",%progbits
 414              		.align	2
 415              		.global	UART_1_ReadRxData
 416              		.thumb
 417              		.thumb_func
 418              		.type	UART_1_ReadRxData, %function
 419              	UART_1_ReadRxData:
 420              	.LFB7:
 363:Generated_Source\PSoC5/UART_1.c **** 
 364:Generated_Source\PSoC5/UART_1.c **** 
 365:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 366:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ReadRxData
 367:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 368:Generated_Source\PSoC5/UART_1.c ****     *
 369:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 370:Generated_Source\PSoC5/UART_1.c ****     *  Returns the next byte of received data. This function returns data without
 371:Generated_Source\PSoC5/UART_1.c ****     *  checking the status. You must check the status separately.
 372:Generated_Source\PSoC5/UART_1.c ****     *
 373:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 374:Generated_Source\PSoC5/UART_1.c ****     *  None.
 375:Generated_Source\PSoC5/UART_1.c ****     *
 376:Generated_Source\PSoC5/UART_1.c ****     * Return:
 377:Generated_Source\PSoC5/UART_1.c ****     *  Received data from RX register
 378:Generated_Source\PSoC5/UART_1.c ****     *
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 15


 379:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 380:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBuffer - RAM buffer pointer for save received data.
 381:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferWrite - cyclic index for write to rxBuffer,
 382:Generated_Source\PSoC5/UART_1.c ****     *     checked to identify new data.
 383:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferRead - cyclic index for read from rxBuffer,
 384:Generated_Source\PSoC5/UART_1.c ****     *     incremented after each byte has been read from buffer.
 385:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferLoopDetect - cleared if loop condition was detected
 386:Generated_Source\PSoC5/UART_1.c ****     *     in RX ISR.
 387:Generated_Source\PSoC5/UART_1.c ****     *
 388:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 389:Generated_Source\PSoC5/UART_1.c ****     *  No.
 390:Generated_Source\PSoC5/UART_1.c ****     *
 391:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 392:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_ReadRxData(void) 
 393:Generated_Source\PSoC5/UART_1.c ****     {
 421              		.loc 1 393 0
 422              		.cfi_startproc
 423              		@ args = 0, pretend = 0, frame = 8
 424              		@ frame_needed = 1, uses_anonymous_args = 0
 425              		@ link register save eliminated.
 426 0000 80B4     		push	{r7}
 427              		.cfi_def_cfa_offset 4
 428              		.cfi_offset 7, -4
 429 0002 83B0     		sub	sp, sp, #12
 430              		.cfi_def_cfa_offset 16
 431 0004 00AF     		add	r7, sp, #0
 432              		.cfi_def_cfa_register 7
 394:Generated_Source\PSoC5/UART_1.c ****         uint8 rxData;
 395:Generated_Source\PSoC5/UART_1.c **** 
 396:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 397:Generated_Source\PSoC5/UART_1.c **** 
 398:Generated_Source\PSoC5/UART_1.c ****         uint8 locRxBufferRead;
 399:Generated_Source\PSoC5/UART_1.c ****         uint8 locRxBufferWrite;
 400:Generated_Source\PSoC5/UART_1.c **** 
 401:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt */
 402:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 433              		.loc 1 402 0
 434 0006 1C4B     		ldr	r3, .L27
 435 0008 0122     		movs	r2, #1
 436 000a 1A60     		str	r2, [r3]
 403:Generated_Source\PSoC5/UART_1.c **** 
 404:Generated_Source\PSoC5/UART_1.c ****         locRxBufferRead  = UART_1_rxBufferRead;
 437              		.loc 1 404 0
 438 000c 1B4B     		ldr	r3, .L27+4
 439 000e 1B78     		ldrb	r3, [r3]
 440 0010 BB71     		strb	r3, [r7, #6]
 405:Generated_Source\PSoC5/UART_1.c ****         locRxBufferWrite = UART_1_rxBufferWrite;
 441              		.loc 1 405 0
 442 0012 1B4B     		ldr	r3, .L27+8
 443 0014 1B78     		ldrb	r3, [r3]
 444 0016 7B71     		strb	r3, [r7, #5]
 406:Generated_Source\PSoC5/UART_1.c **** 
 407:Generated_Source\PSoC5/UART_1.c ****         if( (UART_1_rxBufferLoopDetect != 0u) || (locRxBufferRead != locRxBufferWrite) )
 445              		.loc 1 407 0
 446 0018 1A4B     		ldr	r3, .L27+12
 447 001a 1B78     		ldrb	r3, [r3]
 448 001c DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 16


 449 001e 002B     		cmp	r3, #0
 450 0020 03D1     		bne	.L21
 451              		.loc 1 407 0 is_stmt 0 discriminator 1
 452 0022 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 453 0024 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 454 0026 9A42     		cmp	r2, r3
 455 0028 18D0     		beq	.L22
 456              	.L21:
 408:Generated_Source\PSoC5/UART_1.c ****         {
 409:Generated_Source\PSoC5/UART_1.c ****             rxData = UART_1_rxBuffer[locRxBufferRead];
 457              		.loc 1 409 0 is_stmt 1
 458 002a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 459 002c 164A     		ldr	r2, .L27+16
 460 002e D35C     		ldrb	r3, [r2, r3]
 461 0030 FB71     		strb	r3, [r7, #7]
 410:Generated_Source\PSoC5/UART_1.c ****             locRxBufferRead++;
 462              		.loc 1 410 0
 463 0032 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 464 0034 0133     		adds	r3, r3, #1
 465 0036 BB71     		strb	r3, [r7, #6]
 411:Generated_Source\PSoC5/UART_1.c **** 
 412:Generated_Source\PSoC5/UART_1.c ****             if(locRxBufferRead >= UART_1_RX_BUFFER_SIZE)
 466              		.loc 1 412 0
 467 0038 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 468 003a 0F2B     		cmp	r3, #15
 469 003c 01D9     		bls	.L23
 413:Generated_Source\PSoC5/UART_1.c ****             {
 414:Generated_Source\PSoC5/UART_1.c ****                 locRxBufferRead = 0u;
 470              		.loc 1 414 0
 471 003e 0023     		movs	r3, #0
 472 0040 BB71     		strb	r3, [r7, #6]
 473              	.L23:
 415:Generated_Source\PSoC5/UART_1.c ****             }
 416:Generated_Source\PSoC5/UART_1.c ****             /* Update the real pointer */
 417:Generated_Source\PSoC5/UART_1.c ****             UART_1_rxBufferRead = locRxBufferRead;
 474              		.loc 1 417 0
 475 0042 0E4A     		ldr	r2, .L27+4
 476 0044 BB79     		ldrb	r3, [r7, #6]
 477 0046 1370     		strb	r3, [r2]
 418:Generated_Source\PSoC5/UART_1.c **** 
 419:Generated_Source\PSoC5/UART_1.c ****             if(UART_1_rxBufferLoopDetect != 0u)
 478              		.loc 1 419 0
 479 0048 0E4B     		ldr	r3, .L27+12
 480 004a 1B78     		ldrb	r3, [r3]
 481 004c DBB2     		uxtb	r3, r3
 482 004e 002B     		cmp	r3, #0
 483 0050 03D0     		beq	.L24
 420:Generated_Source\PSoC5/UART_1.c ****             {
 421:Generated_Source\PSoC5/UART_1.c ****                 UART_1_rxBufferLoopDetect = 0u;
 484              		.loc 1 421 0
 485 0052 0C4B     		ldr	r3, .L27+12
 486 0054 0022     		movs	r2, #0
 487 0056 1A70     		strb	r2, [r3]
 419:Generated_Source\PSoC5/UART_1.c ****             {
 488              		.loc 1 419 0
 489 0058 03E0     		b	.L25
 490              	.L24:
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 17


 491 005a 02E0     		b	.L25
 492              	.L22:
 422:Generated_Source\PSoC5/UART_1.c ****                 #if ((UART_1_RX_INTERRUPT_ENABLED) && (UART_1_FLOW_CONTROL != 0u))
 423:Generated_Source\PSoC5/UART_1.c ****                     /* When Hardware Flow Control selected - return RX mask */
 424:Generated_Source\PSoC5/UART_1.c ****                     #if( UART_1_HD_ENABLED )
 425:Generated_Source\PSoC5/UART_1.c ****                         if((UART_1_CONTROL_REG & UART_1_CTRL_HD_SEND) == 0u)
 426:Generated_Source\PSoC5/UART_1.c ****                         {   /* In Half duplex mode return RX mask only in RX
 427:Generated_Source\PSoC5/UART_1.c ****                             *  configuration set, otherwise
 428:Generated_Source\PSoC5/UART_1.c ****                             *  mask will be returned in LoadRxConfig() API.
 429:Generated_Source\PSoC5/UART_1.c ****                             */
 430:Generated_Source\PSoC5/UART_1.c ****                             UART_1_RXSTATUS_MASK_REG  |= UART_1_RX_STS_FIFO_NOTEMPTY;
 431:Generated_Source\PSoC5/UART_1.c ****                         }
 432:Generated_Source\PSoC5/UART_1.c ****                     #else
 433:Generated_Source\PSoC5/UART_1.c ****                         UART_1_RXSTATUS_MASK_REG  |= UART_1_RX_STS_FIFO_NOTEMPTY;
 434:Generated_Source\PSoC5/UART_1.c ****                     #endif /* end UART_1_HD_ENABLED */
 435:Generated_Source\PSoC5/UART_1.c ****                 #endif /* ((UART_1_RX_INTERRUPT_ENABLED) && (UART_1_FLOW_CONTROL != 0u)) */
 436:Generated_Source\PSoC5/UART_1.c ****             }
 437:Generated_Source\PSoC5/UART_1.c ****         }
 438:Generated_Source\PSoC5/UART_1.c ****         else
 439:Generated_Source\PSoC5/UART_1.c ****         {   /* Needs to check status for RX_STS_FIFO_NOTEMPTY bit */
 440:Generated_Source\PSoC5/UART_1.c ****             rxData = UART_1_RXDATA_REG;
 493              		.loc 1 440 0
 494 005c 0B4B     		ldr	r3, .L27+20
 495 005e 1B78     		ldrb	r3, [r3]
 496 0060 FB71     		strb	r3, [r7, #7]
 497              	.L25:
 441:Generated_Source\PSoC5/UART_1.c ****         }
 442:Generated_Source\PSoC5/UART_1.c **** 
 443:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 498              		.loc 1 443 0
 499 0062 0B4B     		ldr	r3, .L27+24
 500 0064 0122     		movs	r2, #1
 501 0066 1A60     		str	r2, [r3]
 444:Generated_Source\PSoC5/UART_1.c **** 
 445:Generated_Source\PSoC5/UART_1.c ****     #else
 446:Generated_Source\PSoC5/UART_1.c **** 
 447:Generated_Source\PSoC5/UART_1.c ****         /* Needs to check status for RX_STS_FIFO_NOTEMPTY bit */
 448:Generated_Source\PSoC5/UART_1.c ****         rxData = UART_1_RXDATA_REG;
 449:Generated_Source\PSoC5/UART_1.c **** 
 450:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 451:Generated_Source\PSoC5/UART_1.c **** 
 452:Generated_Source\PSoC5/UART_1.c ****         return(rxData);
 502              		.loc 1 452 0
 503 0068 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 453:Generated_Source\PSoC5/UART_1.c ****     }
 504              		.loc 1 453 0
 505 006a 1846     		mov	r0, r3
 506 006c 0C37     		adds	r7, r7, #12
 507              		.cfi_def_cfa_offset 4
 508 006e BD46     		mov	sp, r7
 509              		.cfi_def_cfa_register 13
 510              		@ sp needed
 511 0070 5DF8047B 		ldr	r7, [sp], #4
 512              		.cfi_restore 7
 513              		.cfi_def_cfa_offset 0
 514 0074 7047     		bx	lr
 515              	.L28:
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 18


 516 0076 00BF     		.align	2
 517              	.L27:
 518 0078 80E100E0 		.word	-536813184
 519 007c 00000000 		.word	UART_1_rxBufferRead
 520 0080 00000000 		.word	UART_1_rxBufferWrite
 521 0084 00000000 		.word	UART_1_rxBufferLoopDetect
 522 0088 00000000 		.word	UART_1_rxBuffer
 523 008c 48640040 		.word	1073767496
 524 0090 00E100E0 		.word	-536813312
 525              		.cfi_endproc
 526              	.LFE7:
 527              		.size	UART_1_ReadRxData, .-UART_1_ReadRxData
 528              		.section	.text.UART_1_ReadRxStatus,"ax",%progbits
 529              		.align	2
 530              		.global	UART_1_ReadRxStatus
 531              		.thumb
 532              		.thumb_func
 533              		.type	UART_1_ReadRxStatus, %function
 534              	UART_1_ReadRxStatus:
 535              	.LFB8:
 454:Generated_Source\PSoC5/UART_1.c **** 
 455:Generated_Source\PSoC5/UART_1.c **** 
 456:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 457:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ReadRxStatus
 458:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 459:Generated_Source\PSoC5/UART_1.c ****     *
 460:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 461:Generated_Source\PSoC5/UART_1.c ****     *  Returns the current state of the receiver status register and the software
 462:Generated_Source\PSoC5/UART_1.c ****     *  buffer overflow status.
 463:Generated_Source\PSoC5/UART_1.c ****     *
 464:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 465:Generated_Source\PSoC5/UART_1.c ****     *  None.
 466:Generated_Source\PSoC5/UART_1.c ****     *
 467:Generated_Source\PSoC5/UART_1.c ****     * Return:
 468:Generated_Source\PSoC5/UART_1.c ****     *  Current state of the status register.
 469:Generated_Source\PSoC5/UART_1.c ****     *
 470:Generated_Source\PSoC5/UART_1.c ****     * Side Effect:
 471:Generated_Source\PSoC5/UART_1.c ****     *  All status register bits are clear-on-read except
 472:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_RX_STS_FIFO_NOTEMPTY.
 473:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_RX_STS_FIFO_NOTEMPTY clears immediately after RX data
 474:Generated_Source\PSoC5/UART_1.c ****     *  register read.
 475:Generated_Source\PSoC5/UART_1.c ****     *
 476:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 477:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferOverflow - used to indicate overload condition.
 478:Generated_Source\PSoC5/UART_1.c ****     *   It set to one in RX interrupt when there isn't free space in
 479:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_rxBufferRead to write new data. This condition returned
 480:Generated_Source\PSoC5/UART_1.c ****     *   and cleared to zero by this API as an
 481:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_RX_STS_SOFT_BUFF_OVER bit along with RX Status register
 482:Generated_Source\PSoC5/UART_1.c ****     *   bits.
 483:Generated_Source\PSoC5/UART_1.c ****     *
 484:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 485:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_ReadRxStatus(void) 
 486:Generated_Source\PSoC5/UART_1.c ****     {
 536              		.loc 1 486 0
 537              		.cfi_startproc
 538              		@ args = 0, pretend = 0, frame = 8
 539              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 19


 540              		@ link register save eliminated.
 541 0000 80B4     		push	{r7}
 542              		.cfi_def_cfa_offset 4
 543              		.cfi_offset 7, -4
 544 0002 83B0     		sub	sp, sp, #12
 545              		.cfi_def_cfa_offset 16
 546 0004 00AF     		add	r7, sp, #0
 547              		.cfi_def_cfa_register 7
 487:Generated_Source\PSoC5/UART_1.c ****         uint8 status;
 488:Generated_Source\PSoC5/UART_1.c **** 
 489:Generated_Source\PSoC5/UART_1.c ****         status = UART_1_RXSTATUS_REG & UART_1_RX_HW_MASK;
 548              		.loc 1 489 0
 549 0006 0C4B     		ldr	r3, .L32
 550 0008 1B78     		ldrb	r3, [r3]
 551 000a DBB2     		uxtb	r3, r3
 552 000c 03F07F03 		and	r3, r3, #127
 553 0010 FB71     		strb	r3, [r7, #7]
 490:Generated_Source\PSoC5/UART_1.c **** 
 491:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 492:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_rxBufferOverflow != 0u)
 554              		.loc 1 492 0
 555 0012 0A4B     		ldr	r3, .L32+4
 556 0014 1B78     		ldrb	r3, [r3]
 557 0016 DBB2     		uxtb	r3, r3
 558 0018 002B     		cmp	r3, #0
 559 001a 06D0     		beq	.L30
 493:Generated_Source\PSoC5/UART_1.c ****         {
 494:Generated_Source\PSoC5/UART_1.c ****             status |= UART_1_RX_STS_SOFT_BUFF_OVER;
 560              		.loc 1 494 0
 561 001c FB79     		ldrb	r3, [r7, #7]
 562 001e 63F07F03 		orn	r3, r3, #127
 563 0022 FB71     		strb	r3, [r7, #7]
 495:Generated_Source\PSoC5/UART_1.c ****             UART_1_rxBufferOverflow = 0u;
 564              		.loc 1 495 0
 565 0024 054B     		ldr	r3, .L32+4
 566 0026 0022     		movs	r2, #0
 567 0028 1A70     		strb	r2, [r3]
 568              	.L30:
 496:Generated_Source\PSoC5/UART_1.c ****         }
 497:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 498:Generated_Source\PSoC5/UART_1.c **** 
 499:Generated_Source\PSoC5/UART_1.c ****         return(status);
 569              		.loc 1 499 0
 570 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 500:Generated_Source\PSoC5/UART_1.c ****     }
 571              		.loc 1 500 0
 572 002c 1846     		mov	r0, r3
 573 002e 0C37     		adds	r7, r7, #12
 574              		.cfi_def_cfa_offset 4
 575 0030 BD46     		mov	sp, r7
 576              		.cfi_def_cfa_register 13
 577              		@ sp needed
 578 0032 5DF8047B 		ldr	r7, [sp], #4
 579              		.cfi_restore 7
 580              		.cfi_def_cfa_offset 0
 581 0036 7047     		bx	lr
 582              	.L33:
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 20


 583              		.align	2
 584              	.L32:
 585 0038 69640040 		.word	1073767529
 586 003c 00000000 		.word	UART_1_rxBufferOverflow
 587              		.cfi_endproc
 588              	.LFE8:
 589              		.size	UART_1_ReadRxStatus, .-UART_1_ReadRxStatus
 590              		.section	.text.UART_1_GetChar,"ax",%progbits
 591              		.align	2
 592              		.global	UART_1_GetChar
 593              		.thumb
 594              		.thumb_func
 595              		.type	UART_1_GetChar, %function
 596              	UART_1_GetChar:
 597              	.LFB9:
 501:Generated_Source\PSoC5/UART_1.c **** 
 502:Generated_Source\PSoC5/UART_1.c **** 
 503:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 504:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_GetChar
 505:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 506:Generated_Source\PSoC5/UART_1.c ****     *
 507:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 508:Generated_Source\PSoC5/UART_1.c ****     *  Returns the last received byte of data. UART_1_GetChar() is
 509:Generated_Source\PSoC5/UART_1.c ****     *  designed for ASCII characters and returns a uint8 where 1 to 255 are values
 510:Generated_Source\PSoC5/UART_1.c ****     *  for valid characters and 0 indicates an error occurred or no data is present.
 511:Generated_Source\PSoC5/UART_1.c ****     *
 512:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 513:Generated_Source\PSoC5/UART_1.c ****     *  None.
 514:Generated_Source\PSoC5/UART_1.c ****     *
 515:Generated_Source\PSoC5/UART_1.c ****     * Return:
 516:Generated_Source\PSoC5/UART_1.c ****     *  Character read from UART RX buffer. ASCII characters from 1 to 255 are valid.
 517:Generated_Source\PSoC5/UART_1.c ****     *  A returned zero signifies an error condition or no data available.
 518:Generated_Source\PSoC5/UART_1.c ****     *
 519:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 520:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBuffer - RAM buffer pointer for save received data.
 521:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferWrite - cyclic index for write to rxBuffer,
 522:Generated_Source\PSoC5/UART_1.c ****     *     checked to identify new data.
 523:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferRead - cyclic index for read from rxBuffer,
 524:Generated_Source\PSoC5/UART_1.c ****     *     incremented after each byte has been read from buffer.
 525:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferLoopDetect - cleared if loop condition was detected
 526:Generated_Source\PSoC5/UART_1.c ****     *     in RX ISR.
 527:Generated_Source\PSoC5/UART_1.c ****     *
 528:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 529:Generated_Source\PSoC5/UART_1.c ****     *  No.
 530:Generated_Source\PSoC5/UART_1.c ****     *
 531:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 532:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_GetChar(void) 
 533:Generated_Source\PSoC5/UART_1.c ****     {
 598              		.loc 1 533 0
 599              		.cfi_startproc
 600              		@ args = 0, pretend = 0, frame = 8
 601              		@ frame_needed = 1, uses_anonymous_args = 0
 602              		@ link register save eliminated.
 603 0000 80B4     		push	{r7}
 604              		.cfi_def_cfa_offset 4
 605              		.cfi_offset 7, -4
 606 0002 83B0     		sub	sp, sp, #12
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 21


 607              		.cfi_def_cfa_offset 16
 608 0004 00AF     		add	r7, sp, #0
 609              		.cfi_def_cfa_register 7
 534:Generated_Source\PSoC5/UART_1.c ****         uint8 rxData = 0u;
 610              		.loc 1 534 0
 611 0006 0023     		movs	r3, #0
 612 0008 FB71     		strb	r3, [r7, #7]
 535:Generated_Source\PSoC5/UART_1.c ****         uint8 rxStatus;
 536:Generated_Source\PSoC5/UART_1.c **** 
 537:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 538:Generated_Source\PSoC5/UART_1.c ****         uint8 locRxBufferRead;
 539:Generated_Source\PSoC5/UART_1.c ****         uint8 locRxBufferWrite;
 540:Generated_Source\PSoC5/UART_1.c **** 
 541:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt */
 542:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 613              		.loc 1 542 0
 614 000a 234B     		ldr	r3, .L41
 615 000c 0122     		movs	r2, #1
 616 000e 1A60     		str	r2, [r3]
 543:Generated_Source\PSoC5/UART_1.c **** 
 544:Generated_Source\PSoC5/UART_1.c ****         locRxBufferRead  = UART_1_rxBufferRead;
 617              		.loc 1 544 0
 618 0010 224B     		ldr	r3, .L41+4
 619 0012 1B78     		ldrb	r3, [r3]
 620 0014 BB71     		strb	r3, [r7, #6]
 545:Generated_Source\PSoC5/UART_1.c ****         locRxBufferWrite = UART_1_rxBufferWrite;
 621              		.loc 1 545 0
 622 0016 224B     		ldr	r3, .L41+8
 623 0018 1B78     		ldrb	r3, [r3]
 624 001a 7B71     		strb	r3, [r7, #5]
 546:Generated_Source\PSoC5/UART_1.c **** 
 547:Generated_Source\PSoC5/UART_1.c ****         if( (UART_1_rxBufferLoopDetect != 0u) || (locRxBufferRead != locRxBufferWrite) )
 625              		.loc 1 547 0
 626 001c 214B     		ldr	r3, .L41+12
 627 001e 1B78     		ldrb	r3, [r3]
 628 0020 DBB2     		uxtb	r3, r3
 629 0022 002B     		cmp	r3, #0
 630 0024 03D1     		bne	.L35
 631              		.loc 1 547 0 is_stmt 0 discriminator 1
 632 0026 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 633 0028 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 634 002a 9A42     		cmp	r2, r3
 635 002c 18D0     		beq	.L36
 636              	.L35:
 548:Generated_Source\PSoC5/UART_1.c ****         {
 549:Generated_Source\PSoC5/UART_1.c ****             rxData = UART_1_rxBuffer[locRxBufferRead];
 637              		.loc 1 549 0 is_stmt 1
 638 002e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 639 0030 1D4A     		ldr	r2, .L41+16
 640 0032 D35C     		ldrb	r3, [r2, r3]
 641 0034 FB71     		strb	r3, [r7, #7]
 550:Generated_Source\PSoC5/UART_1.c ****             locRxBufferRead++;
 642              		.loc 1 550 0
 643 0036 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 644 0038 0133     		adds	r3, r3, #1
 645 003a BB71     		strb	r3, [r7, #6]
 551:Generated_Source\PSoC5/UART_1.c ****             if(locRxBufferRead >= UART_1_RX_BUFFER_SIZE)
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 22


 646              		.loc 1 551 0
 647 003c BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 648 003e 0F2B     		cmp	r3, #15
 649 0040 01D9     		bls	.L37
 552:Generated_Source\PSoC5/UART_1.c ****             {
 553:Generated_Source\PSoC5/UART_1.c ****                 locRxBufferRead = 0u;
 650              		.loc 1 553 0
 651 0042 0023     		movs	r3, #0
 652 0044 BB71     		strb	r3, [r7, #6]
 653              	.L37:
 554:Generated_Source\PSoC5/UART_1.c ****             }
 555:Generated_Source\PSoC5/UART_1.c ****             /* Update the real pointer */
 556:Generated_Source\PSoC5/UART_1.c ****             UART_1_rxBufferRead = locRxBufferRead;
 654              		.loc 1 556 0
 655 0046 154A     		ldr	r2, .L41+4
 656 0048 BB79     		ldrb	r3, [r7, #6]
 657 004a 1370     		strb	r3, [r2]
 557:Generated_Source\PSoC5/UART_1.c **** 
 558:Generated_Source\PSoC5/UART_1.c ****             if(UART_1_rxBufferLoopDetect != 0u)
 658              		.loc 1 558 0
 659 004c 154B     		ldr	r3, .L41+12
 660 004e 1B78     		ldrb	r3, [r3]
 661 0050 DBB2     		uxtb	r3, r3
 662 0052 002B     		cmp	r3, #0
 663 0054 03D0     		beq	.L38
 559:Generated_Source\PSoC5/UART_1.c ****             {
 560:Generated_Source\PSoC5/UART_1.c ****                 UART_1_rxBufferLoopDetect = 0u;
 664              		.loc 1 560 0
 665 0056 134B     		ldr	r3, .L41+12
 666 0058 0022     		movs	r2, #0
 667 005a 1A70     		strb	r2, [r3]
 558:Generated_Source\PSoC5/UART_1.c ****             {
 668              		.loc 1 558 0
 669 005c 12E0     		b	.L39
 670              	.L38:
 671 005e 11E0     		b	.L39
 672              	.L36:
 561:Generated_Source\PSoC5/UART_1.c ****                 #if( (UART_1_RX_INTERRUPT_ENABLED) && (UART_1_FLOW_CONTROL != 0u) )
 562:Generated_Source\PSoC5/UART_1.c ****                     /* When Hardware Flow Control selected - return RX mask */
 563:Generated_Source\PSoC5/UART_1.c ****                     #if( UART_1_HD_ENABLED )
 564:Generated_Source\PSoC5/UART_1.c ****                         if((UART_1_CONTROL_REG & UART_1_CTRL_HD_SEND) == 0u)
 565:Generated_Source\PSoC5/UART_1.c ****                         {   /* In Half duplex mode return RX mask only if
 566:Generated_Source\PSoC5/UART_1.c ****                             *  RX configuration set, otherwise
 567:Generated_Source\PSoC5/UART_1.c ****                             *  mask will be returned in LoadRxConfig() API.
 568:Generated_Source\PSoC5/UART_1.c ****                             */
 569:Generated_Source\PSoC5/UART_1.c ****                             UART_1_RXSTATUS_MASK_REG |= UART_1_RX_STS_FIFO_NOTEMPTY;
 570:Generated_Source\PSoC5/UART_1.c ****                         }
 571:Generated_Source\PSoC5/UART_1.c ****                     #else
 572:Generated_Source\PSoC5/UART_1.c ****                         UART_1_RXSTATUS_MASK_REG |= UART_1_RX_STS_FIFO_NOTEMPTY;
 573:Generated_Source\PSoC5/UART_1.c ****                     #endif /* end UART_1_HD_ENABLED */
 574:Generated_Source\PSoC5/UART_1.c ****                 #endif /* UART_1_RX_INTERRUPT_ENABLED and Hardware flow control*/
 575:Generated_Source\PSoC5/UART_1.c ****             }
 576:Generated_Source\PSoC5/UART_1.c **** 
 577:Generated_Source\PSoC5/UART_1.c ****         }
 578:Generated_Source\PSoC5/UART_1.c ****         else
 579:Generated_Source\PSoC5/UART_1.c ****         {   rxStatus = UART_1_RXSTATUS_REG;
 673              		.loc 1 579 0
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 23


 674 0060 124B     		ldr	r3, .L41+20
 675 0062 1B78     		ldrb	r3, [r3]
 676 0064 3B71     		strb	r3, [r7, #4]
 580:Generated_Source\PSoC5/UART_1.c ****             if((rxStatus & UART_1_RX_STS_FIFO_NOTEMPTY) != 0u)
 677              		.loc 1 580 0
 678 0066 3B79     		ldrb	r3, [r7, #4]	@ zero_extendqisi2
 679 0068 03F02003 		and	r3, r3, #32
 680 006c 002B     		cmp	r3, #0
 681 006e 09D0     		beq	.L39
 581:Generated_Source\PSoC5/UART_1.c ****             {   /* Read received data from FIFO */
 582:Generated_Source\PSoC5/UART_1.c ****                 rxData = UART_1_RXDATA_REG;
 682              		.loc 1 582 0
 683 0070 0F4B     		ldr	r3, .L41+24
 684 0072 1B78     		ldrb	r3, [r3]
 685 0074 FB71     		strb	r3, [r7, #7]
 583:Generated_Source\PSoC5/UART_1.c ****                 /*Check status on error*/
 584:Generated_Source\PSoC5/UART_1.c ****                 if((rxStatus & (UART_1_RX_STS_BREAK | UART_1_RX_STS_PAR_ERROR |
 585:Generated_Source\PSoC5/UART_1.c ****                                 UART_1_RX_STS_STOP_ERROR | UART_1_RX_STS_OVERRUN)) != 0u)
 686              		.loc 1 585 0
 687 0076 3B79     		ldrb	r3, [r7, #4]	@ zero_extendqisi2
 688 0078 03F01E03 		and	r3, r3, #30
 584:Generated_Source\PSoC5/UART_1.c ****                                 UART_1_RX_STS_STOP_ERROR | UART_1_RX_STS_OVERRUN)) != 0u)
 689              		.loc 1 584 0
 690 007c 002B     		cmp	r3, #0
 691 007e 01D0     		beq	.L39
 586:Generated_Source\PSoC5/UART_1.c ****                 {
 587:Generated_Source\PSoC5/UART_1.c ****                     rxData = 0u;
 692              		.loc 1 587 0
 693 0080 0023     		movs	r3, #0
 694 0082 FB71     		strb	r3, [r7, #7]
 695              	.L39:
 588:Generated_Source\PSoC5/UART_1.c ****                 }
 589:Generated_Source\PSoC5/UART_1.c ****             }
 590:Generated_Source\PSoC5/UART_1.c ****         }
 591:Generated_Source\PSoC5/UART_1.c **** 
 592:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 696              		.loc 1 592 0
 697 0084 0B4B     		ldr	r3, .L41+28
 698 0086 0122     		movs	r2, #1
 699 0088 1A60     		str	r2, [r3]
 593:Generated_Source\PSoC5/UART_1.c **** 
 594:Generated_Source\PSoC5/UART_1.c ****     #else
 595:Generated_Source\PSoC5/UART_1.c **** 
 596:Generated_Source\PSoC5/UART_1.c ****         rxStatus =UART_1_RXSTATUS_REG;
 597:Generated_Source\PSoC5/UART_1.c ****         if((rxStatus & UART_1_RX_STS_FIFO_NOTEMPTY) != 0u)
 598:Generated_Source\PSoC5/UART_1.c ****         {
 599:Generated_Source\PSoC5/UART_1.c ****             /* Read received data from FIFO */
 600:Generated_Source\PSoC5/UART_1.c ****             rxData = UART_1_RXDATA_REG;
 601:Generated_Source\PSoC5/UART_1.c **** 
 602:Generated_Source\PSoC5/UART_1.c ****             /*Check status on error*/
 603:Generated_Source\PSoC5/UART_1.c ****             if((rxStatus & (UART_1_RX_STS_BREAK | UART_1_RX_STS_PAR_ERROR |
 604:Generated_Source\PSoC5/UART_1.c ****                             UART_1_RX_STS_STOP_ERROR | UART_1_RX_STS_OVERRUN)) != 0u)
 605:Generated_Source\PSoC5/UART_1.c ****             {
 606:Generated_Source\PSoC5/UART_1.c ****                 rxData = 0u;
 607:Generated_Source\PSoC5/UART_1.c ****             }
 608:Generated_Source\PSoC5/UART_1.c ****         }
 609:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 24


 610:Generated_Source\PSoC5/UART_1.c **** 
 611:Generated_Source\PSoC5/UART_1.c ****         return(rxData);
 700              		.loc 1 611 0
 701 008a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 612:Generated_Source\PSoC5/UART_1.c ****     }
 702              		.loc 1 612 0
 703 008c 1846     		mov	r0, r3
 704 008e 0C37     		adds	r7, r7, #12
 705              		.cfi_def_cfa_offset 4
 706 0090 BD46     		mov	sp, r7
 707              		.cfi_def_cfa_register 13
 708              		@ sp needed
 709 0092 5DF8047B 		ldr	r7, [sp], #4
 710              		.cfi_restore 7
 711              		.cfi_def_cfa_offset 0
 712 0096 7047     		bx	lr
 713              	.L42:
 714              		.align	2
 715              	.L41:
 716 0098 80E100E0 		.word	-536813184
 717 009c 00000000 		.word	UART_1_rxBufferRead
 718 00a0 00000000 		.word	UART_1_rxBufferWrite
 719 00a4 00000000 		.word	UART_1_rxBufferLoopDetect
 720 00a8 00000000 		.word	UART_1_rxBuffer
 721 00ac 69640040 		.word	1073767529
 722 00b0 48640040 		.word	1073767496
 723 00b4 00E100E0 		.word	-536813312
 724              		.cfi_endproc
 725              	.LFE9:
 726              		.size	UART_1_GetChar, .-UART_1_GetChar
 727              		.section	.text.UART_1_GetByte,"ax",%progbits
 728              		.align	2
 729              		.global	UART_1_GetByte
 730              		.thumb
 731              		.thumb_func
 732              		.type	UART_1_GetByte, %function
 733              	UART_1_GetByte:
 734              	.LFB10:
 613:Generated_Source\PSoC5/UART_1.c **** 
 614:Generated_Source\PSoC5/UART_1.c **** 
 615:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 616:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_GetByte
 617:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 618:Generated_Source\PSoC5/UART_1.c ****     *
 619:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 620:Generated_Source\PSoC5/UART_1.c ****     *  Reads UART RX buffer immediately, returns received character and error
 621:Generated_Source\PSoC5/UART_1.c ****     *  condition.
 622:Generated_Source\PSoC5/UART_1.c ****     *
 623:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 624:Generated_Source\PSoC5/UART_1.c ****     *  None.
 625:Generated_Source\PSoC5/UART_1.c ****     *
 626:Generated_Source\PSoC5/UART_1.c ****     * Return:
 627:Generated_Source\PSoC5/UART_1.c ****     *  MSB contains status and LSB contains UART RX data. If the MSB is nonzero,
 628:Generated_Source\PSoC5/UART_1.c ****     *  an error has occurred.
 629:Generated_Source\PSoC5/UART_1.c ****     *
 630:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 631:Generated_Source\PSoC5/UART_1.c ****     *  No.
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 25


 632:Generated_Source\PSoC5/UART_1.c ****     *
 633:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 634:Generated_Source\PSoC5/UART_1.c ****     uint16 UART_1_GetByte(void) 
 635:Generated_Source\PSoC5/UART_1.c ****     {
 735              		.loc 1 635 0
 736              		.cfi_startproc
 737              		@ args = 0, pretend = 0, frame = 8
 738              		@ frame_needed = 1, uses_anonymous_args = 0
 739 0000 90B5     		push	{r4, r7, lr}
 740              		.cfi_def_cfa_offset 12
 741              		.cfi_offset 4, -12
 742              		.cfi_offset 7, -8
 743              		.cfi_offset 14, -4
 744 0002 83B0     		sub	sp, sp, #12
 745              		.cfi_def_cfa_offset 24
 746 0004 00AF     		add	r7, sp, #0
 747              		.cfi_def_cfa_register 7
 636:Generated_Source\PSoC5/UART_1.c ****         
 637:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 638:Generated_Source\PSoC5/UART_1.c ****         uint16 locErrorStatus;
 639:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt */
 640:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 748              		.loc 1 640 0
 749 0006 0C4B     		ldr	r3, .L45
 750 0008 0122     		movs	r2, #1
 751 000a 1A60     		str	r2, [r3]
 641:Generated_Source\PSoC5/UART_1.c ****         locErrorStatus = (uint16)UART_1_errorStatus;
 752              		.loc 1 641 0
 753 000c 0B4B     		ldr	r3, .L45+4
 754 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 755 0010 FB80     		strh	r3, [r7, #6]	@ movhi
 642:Generated_Source\PSoC5/UART_1.c ****         UART_1_errorStatus = 0u;
 756              		.loc 1 642 0
 757 0012 0A4B     		ldr	r3, .L45+4
 758 0014 0022     		movs	r2, #0
 759 0016 1A70     		strb	r2, [r3]
 643:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 760              		.loc 1 643 0
 761 0018 094B     		ldr	r3, .L45+8
 762 001a 0122     		movs	r2, #1
 763 001c 1A60     		str	r2, [r3]
 644:Generated_Source\PSoC5/UART_1.c ****         return ( (uint16)(locErrorStatus << 8u) | UART_1_ReadRxData() );
 764              		.loc 1 644 0
 765 001e FB88     		ldrh	r3, [r7, #6]	@ movhi
 766 0020 1B02     		lsls	r3, r3, #8
 767 0022 9CB2     		uxth	r4, r3
 768 0024 FFF7FEFF 		bl	UART_1_ReadRxData
 769 0028 0346     		mov	r3, r0
 770 002a 9BB2     		uxth	r3, r3
 771 002c 2343     		orrs	r3, r3, r4
 772 002e 9BB2     		uxth	r3, r3
 645:Generated_Source\PSoC5/UART_1.c ****     #else
 646:Generated_Source\PSoC5/UART_1.c ****         return ( ((uint16)UART_1_ReadRxStatus() << 8u) | UART_1_ReadRxData() );
 647:Generated_Source\PSoC5/UART_1.c ****     #endif /* UART_1_RX_INTERRUPT_ENABLED */
 648:Generated_Source\PSoC5/UART_1.c ****         
 649:Generated_Source\PSoC5/UART_1.c ****     }
 773              		.loc 1 649 0
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 26


 774 0030 1846     		mov	r0, r3
 775 0032 0C37     		adds	r7, r7, #12
 776              		.cfi_def_cfa_offset 12
 777 0034 BD46     		mov	sp, r7
 778              		.cfi_def_cfa_register 13
 779              		@ sp needed
 780 0036 90BD     		pop	{r4, r7, pc}
 781              	.L46:
 782              		.align	2
 783              	.L45:
 784 0038 80E100E0 		.word	-536813184
 785 003c 00000000 		.word	UART_1_errorStatus
 786 0040 00E100E0 		.word	-536813312
 787              		.cfi_endproc
 788              	.LFE10:
 789              		.size	UART_1_GetByte, .-UART_1_GetByte
 790              		.section	.text.UART_1_GetRxBufferSize,"ax",%progbits
 791              		.align	2
 792              		.global	UART_1_GetRxBufferSize
 793              		.thumb
 794              		.thumb_func
 795              		.type	UART_1_GetRxBufferSize, %function
 796              	UART_1_GetRxBufferSize:
 797              	.LFB11:
 650:Generated_Source\PSoC5/UART_1.c **** 
 651:Generated_Source\PSoC5/UART_1.c **** 
 652:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 653:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_GetRxBufferSize
 654:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 655:Generated_Source\PSoC5/UART_1.c ****     *
 656:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 657:Generated_Source\PSoC5/UART_1.c ****     *  Returns the number of received bytes available in the RX buffer.
 658:Generated_Source\PSoC5/UART_1.c ****     *  * RX software buffer is disabled (RX Buffer Size parameter is equal to 4): 
 659:Generated_Source\PSoC5/UART_1.c ****     *    returns 0 for empty RX FIFO or 1 for not empty RX FIFO.
 660:Generated_Source\PSoC5/UART_1.c ****     *  * RX software buffer is enabled: returns the number of bytes available in 
 661:Generated_Source\PSoC5/UART_1.c ****     *    the RX software buffer. Bytes available in the RX FIFO do not take to 
 662:Generated_Source\PSoC5/UART_1.c ****     *    account.
 663:Generated_Source\PSoC5/UART_1.c ****     *
 664:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 665:Generated_Source\PSoC5/UART_1.c ****     *  None.
 666:Generated_Source\PSoC5/UART_1.c ****     *
 667:Generated_Source\PSoC5/UART_1.c ****     * Return:
 668:Generated_Source\PSoC5/UART_1.c ****     *  uint8: Number of bytes in the RX buffer. 
 669:Generated_Source\PSoC5/UART_1.c ****     *    Return value type depends on RX Buffer Size parameter.
 670:Generated_Source\PSoC5/UART_1.c ****     *
 671:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 672:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferWrite - used to calculate left bytes.
 673:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferRead - used to calculate left bytes.
 674:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferLoopDetect - checked to decide left bytes amount.
 675:Generated_Source\PSoC5/UART_1.c ****     *
 676:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 677:Generated_Source\PSoC5/UART_1.c ****     *  No.
 678:Generated_Source\PSoC5/UART_1.c ****     *
 679:Generated_Source\PSoC5/UART_1.c ****     * Theory:
 680:Generated_Source\PSoC5/UART_1.c ****     *  Allows the user to find out how full the RX Buffer is.
 681:Generated_Source\PSoC5/UART_1.c ****     *
 682:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 27


 683:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_GetRxBufferSize(void)
 684:Generated_Source\PSoC5/UART_1.c ****                                                             
 685:Generated_Source\PSoC5/UART_1.c ****     {
 798              		.loc 1 685 0
 799              		.cfi_startproc
 800              		@ args = 0, pretend = 0, frame = 8
 801              		@ frame_needed = 1, uses_anonymous_args = 0
 802              		@ link register save eliminated.
 803 0000 80B4     		push	{r7}
 804              		.cfi_def_cfa_offset 4
 805              		.cfi_offset 7, -4
 806 0002 83B0     		sub	sp, sp, #12
 807              		.cfi_def_cfa_offset 16
 808 0004 00AF     		add	r7, sp, #0
 809              		.cfi_def_cfa_register 7
 686:Generated_Source\PSoC5/UART_1.c ****         uint8 size;
 687:Generated_Source\PSoC5/UART_1.c **** 
 688:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 689:Generated_Source\PSoC5/UART_1.c **** 
 690:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt */
 691:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 810              		.loc 1 691 0
 811 0006 1D4B     		ldr	r3, .L54
 812 0008 0122     		movs	r2, #1
 813 000a 1A60     		str	r2, [r3]
 692:Generated_Source\PSoC5/UART_1.c **** 
 693:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_rxBufferRead == UART_1_rxBufferWrite)
 814              		.loc 1 693 0
 815 000c 1C4B     		ldr	r3, .L54+4
 816 000e 1B78     		ldrb	r3, [r3]
 817 0010 DAB2     		uxtb	r2, r3
 818 0012 1C4B     		ldr	r3, .L54+8
 819 0014 1B78     		ldrb	r3, [r3]
 820 0016 DBB2     		uxtb	r3, r3
 821 0018 9A42     		cmp	r2, r3
 822 001a 0AD1     		bne	.L48
 694:Generated_Source\PSoC5/UART_1.c ****         {
 695:Generated_Source\PSoC5/UART_1.c ****             if(UART_1_rxBufferLoopDetect != 0u)
 823              		.loc 1 695 0
 824 001c 1A4B     		ldr	r3, .L54+12
 825 001e 1B78     		ldrb	r3, [r3]
 826 0020 DBB2     		uxtb	r3, r3
 827 0022 002B     		cmp	r3, #0
 828 0024 02D0     		beq	.L49
 696:Generated_Source\PSoC5/UART_1.c ****             {
 697:Generated_Source\PSoC5/UART_1.c ****                 size = UART_1_RX_BUFFER_SIZE;
 829              		.loc 1 697 0
 830 0026 1023     		movs	r3, #16
 831 0028 FB71     		strb	r3, [r7, #7]
 832 002a 1DE0     		b	.L51
 833              	.L49:
 698:Generated_Source\PSoC5/UART_1.c ****             }
 699:Generated_Source\PSoC5/UART_1.c ****             else
 700:Generated_Source\PSoC5/UART_1.c ****             {
 701:Generated_Source\PSoC5/UART_1.c ****                 size = 0u;
 834              		.loc 1 701 0
 835 002c 0023     		movs	r3, #0
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 28


 836 002e FB71     		strb	r3, [r7, #7]
 837 0030 1AE0     		b	.L51
 838              	.L48:
 702:Generated_Source\PSoC5/UART_1.c ****             }
 703:Generated_Source\PSoC5/UART_1.c ****         }
 704:Generated_Source\PSoC5/UART_1.c ****         else if(UART_1_rxBufferRead < UART_1_rxBufferWrite)
 839              		.loc 1 704 0
 840 0032 134B     		ldr	r3, .L54+4
 841 0034 1B78     		ldrb	r3, [r3]
 842 0036 DAB2     		uxtb	r2, r3
 843 0038 124B     		ldr	r3, .L54+8
 844 003a 1B78     		ldrb	r3, [r3]
 845 003c DBB2     		uxtb	r3, r3
 846 003e 9A42     		cmp	r2, r3
 847 0040 08D2     		bcs	.L52
 705:Generated_Source\PSoC5/UART_1.c ****         {
 706:Generated_Source\PSoC5/UART_1.c ****             size = (UART_1_rxBufferWrite - UART_1_rxBufferRead);
 848              		.loc 1 706 0
 849 0042 104B     		ldr	r3, .L54+8
 850 0044 1B78     		ldrb	r3, [r3]
 851 0046 DAB2     		uxtb	r2, r3
 852 0048 0D4B     		ldr	r3, .L54+4
 853 004a 1B78     		ldrb	r3, [r3]
 854 004c DBB2     		uxtb	r3, r3
 855 004e D31A     		subs	r3, r2, r3
 856 0050 FB71     		strb	r3, [r7, #7]
 857 0052 09E0     		b	.L51
 858              	.L52:
 707:Generated_Source\PSoC5/UART_1.c ****         }
 708:Generated_Source\PSoC5/UART_1.c ****         else
 709:Generated_Source\PSoC5/UART_1.c ****         {
 710:Generated_Source\PSoC5/UART_1.c ****             size = (UART_1_RX_BUFFER_SIZE - UART_1_rxBufferRead) + UART_1_rxBufferWrite;
 859              		.loc 1 710 0
 860 0054 0B4B     		ldr	r3, .L54+8
 861 0056 1B78     		ldrb	r3, [r3]
 862 0058 DAB2     		uxtb	r2, r3
 863 005a 094B     		ldr	r3, .L54+4
 864 005c 1B78     		ldrb	r3, [r3]
 865 005e DBB2     		uxtb	r3, r3
 866 0060 D31A     		subs	r3, r2, r3
 867 0062 DBB2     		uxtb	r3, r3
 868 0064 1033     		adds	r3, r3, #16
 869 0066 FB71     		strb	r3, [r7, #7]
 870              	.L51:
 711:Generated_Source\PSoC5/UART_1.c ****         }
 712:Generated_Source\PSoC5/UART_1.c **** 
 713:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 871              		.loc 1 713 0
 872 0068 084B     		ldr	r3, .L54+16
 873 006a 0122     		movs	r2, #1
 874 006c 1A60     		str	r2, [r3]
 714:Generated_Source\PSoC5/UART_1.c **** 
 715:Generated_Source\PSoC5/UART_1.c ****     #else
 716:Generated_Source\PSoC5/UART_1.c **** 
 717:Generated_Source\PSoC5/UART_1.c ****         /* We can only know if there is data in the fifo. */
 718:Generated_Source\PSoC5/UART_1.c ****         size = ((UART_1_RXSTATUS_REG & UART_1_RX_STS_FIFO_NOTEMPTY) != 0u) ? 1u : 0u;
 719:Generated_Source\PSoC5/UART_1.c **** 
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 29


 720:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 721:Generated_Source\PSoC5/UART_1.c **** 
 722:Generated_Source\PSoC5/UART_1.c ****         return(size);
 875              		.loc 1 722 0
 876 006e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 723:Generated_Source\PSoC5/UART_1.c ****     }
 877              		.loc 1 723 0
 878 0070 1846     		mov	r0, r3
 879 0072 0C37     		adds	r7, r7, #12
 880              		.cfi_def_cfa_offset 4
 881 0074 BD46     		mov	sp, r7
 882              		.cfi_def_cfa_register 13
 883              		@ sp needed
 884 0076 5DF8047B 		ldr	r7, [sp], #4
 885              		.cfi_restore 7
 886              		.cfi_def_cfa_offset 0
 887 007a 7047     		bx	lr
 888              	.L55:
 889              		.align	2
 890              	.L54:
 891 007c 80E100E0 		.word	-536813184
 892 0080 00000000 		.word	UART_1_rxBufferRead
 893 0084 00000000 		.word	UART_1_rxBufferWrite
 894 0088 00000000 		.word	UART_1_rxBufferLoopDetect
 895 008c 00E100E0 		.word	-536813312
 896              		.cfi_endproc
 897              	.LFE11:
 898              		.size	UART_1_GetRxBufferSize, .-UART_1_GetRxBufferSize
 899              		.section	.text.UART_1_ClearRxBuffer,"ax",%progbits
 900              		.align	2
 901              		.global	UART_1_ClearRxBuffer
 902              		.thumb
 903              		.thumb_func
 904              		.type	UART_1_ClearRxBuffer, %function
 905              	UART_1_ClearRxBuffer:
 906              	.LFB12:
 724:Generated_Source\PSoC5/UART_1.c **** 
 725:Generated_Source\PSoC5/UART_1.c **** 
 726:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 727:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ClearRxBuffer
 728:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 729:Generated_Source\PSoC5/UART_1.c ****     *
 730:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 731:Generated_Source\PSoC5/UART_1.c ****     *  Clears the receiver memory buffer and hardware RX FIFO of all received data.
 732:Generated_Source\PSoC5/UART_1.c ****     *
 733:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 734:Generated_Source\PSoC5/UART_1.c ****     *  None.
 735:Generated_Source\PSoC5/UART_1.c ****     *
 736:Generated_Source\PSoC5/UART_1.c ****     * Return:
 737:Generated_Source\PSoC5/UART_1.c ****     *  None.
 738:Generated_Source\PSoC5/UART_1.c ****     *
 739:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 740:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferWrite - cleared to zero.
 741:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferRead - cleared to zero.
 742:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferLoopDetect - cleared to zero.
 743:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferOverflow - cleared to zero.
 744:Generated_Source\PSoC5/UART_1.c ****     *
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 30


 745:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 746:Generated_Source\PSoC5/UART_1.c ****     *  No.
 747:Generated_Source\PSoC5/UART_1.c ****     *
 748:Generated_Source\PSoC5/UART_1.c ****     * Theory:
 749:Generated_Source\PSoC5/UART_1.c ****     *  Setting the pointers to zero makes the system believe there is no data to
 750:Generated_Source\PSoC5/UART_1.c ****     *  read and writing will resume at address 0 overwriting any data that may
 751:Generated_Source\PSoC5/UART_1.c ****     *  have remained in the RAM.
 752:Generated_Source\PSoC5/UART_1.c ****     *
 753:Generated_Source\PSoC5/UART_1.c ****     * Side Effects:
 754:Generated_Source\PSoC5/UART_1.c ****     *  Any received data not read from the RAM or FIFO buffer will be lost.
 755:Generated_Source\PSoC5/UART_1.c ****     *
 756:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 757:Generated_Source\PSoC5/UART_1.c ****     void UART_1_ClearRxBuffer(void) 
 758:Generated_Source\PSoC5/UART_1.c ****     {
 907              		.loc 1 758 0
 908              		.cfi_startproc
 909              		@ args = 0, pretend = 0, frame = 8
 910              		@ frame_needed = 1, uses_anonymous_args = 0
 911 0000 80B5     		push	{r7, lr}
 912              		.cfi_def_cfa_offset 8
 913              		.cfi_offset 7, -8
 914              		.cfi_offset 14, -4
 915 0002 82B0     		sub	sp, sp, #8
 916              		.cfi_def_cfa_offset 16
 917 0004 00AF     		add	r7, sp, #0
 918              		.cfi_def_cfa_register 7
 759:Generated_Source\PSoC5/UART_1.c ****         uint8 enableInterrupts;
 760:Generated_Source\PSoC5/UART_1.c **** 
 761:Generated_Source\PSoC5/UART_1.c ****         /* Clear the HW FIFO */
 762:Generated_Source\PSoC5/UART_1.c ****         enableInterrupts = CyEnterCriticalSection();
 919              		.loc 1 762 0
 920 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 921 000a 0346     		mov	r3, r0
 922 000c FB71     		strb	r3, [r7, #7]
 763:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXDATA_AUX_CTL_REG |= (uint8)  UART_1_RX_FIFO_CLR;
 923              		.loc 1 763 0
 924 000e 144A     		ldr	r2, .L57
 925 0010 134B     		ldr	r3, .L57
 926 0012 1B78     		ldrb	r3, [r3]
 927 0014 DBB2     		uxtb	r3, r3
 928 0016 43F00103 		orr	r3, r3, #1
 929 001a DBB2     		uxtb	r3, r3
 930 001c 1370     		strb	r3, [r2]
 764:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXDATA_AUX_CTL_REG &= (uint8) ~UART_1_RX_FIFO_CLR;
 931              		.loc 1 764 0
 932 001e 104A     		ldr	r2, .L57
 933 0020 0F4B     		ldr	r3, .L57
 934 0022 1B78     		ldrb	r3, [r3]
 935 0024 DBB2     		uxtb	r3, r3
 936 0026 23F00103 		bic	r3, r3, #1
 937 002a DBB2     		uxtb	r3, r3
 938 002c 1370     		strb	r3, [r2]
 765:Generated_Source\PSoC5/UART_1.c ****         CyExitCriticalSection(enableInterrupts);
 939              		.loc 1 765 0
 940 002e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 941 0030 1846     		mov	r0, r3
 942 0032 FFF7FEFF 		bl	CyExitCriticalSection
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 31


 766:Generated_Source\PSoC5/UART_1.c **** 
 767:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 768:Generated_Source\PSoC5/UART_1.c **** 
 769:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt. */
 770:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 943              		.loc 1 770 0
 944 0036 0B4B     		ldr	r3, .L57+4
 945 0038 0122     		movs	r2, #1
 946 003a 1A60     		str	r2, [r3]
 771:Generated_Source\PSoC5/UART_1.c **** 
 772:Generated_Source\PSoC5/UART_1.c ****         UART_1_rxBufferRead = 0u;
 947              		.loc 1 772 0
 948 003c 0A4B     		ldr	r3, .L57+8
 949 003e 0022     		movs	r2, #0
 950 0040 1A70     		strb	r2, [r3]
 773:Generated_Source\PSoC5/UART_1.c ****         UART_1_rxBufferWrite = 0u;
 951              		.loc 1 773 0
 952 0042 0A4B     		ldr	r3, .L57+12
 953 0044 0022     		movs	r2, #0
 954 0046 1A70     		strb	r2, [r3]
 774:Generated_Source\PSoC5/UART_1.c ****         UART_1_rxBufferLoopDetect = 0u;
 955              		.loc 1 774 0
 956 0048 094B     		ldr	r3, .L57+16
 957 004a 0022     		movs	r2, #0
 958 004c 1A70     		strb	r2, [r3]
 775:Generated_Source\PSoC5/UART_1.c ****         UART_1_rxBufferOverflow = 0u;
 959              		.loc 1 775 0
 960 004e 094B     		ldr	r3, .L57+20
 961 0050 0022     		movs	r2, #0
 962 0052 1A70     		strb	r2, [r3]
 776:Generated_Source\PSoC5/UART_1.c **** 
 777:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 963              		.loc 1 777 0
 964 0054 084B     		ldr	r3, .L57+24
 965 0056 0122     		movs	r2, #1
 966 0058 1A60     		str	r2, [r3]
 778:Generated_Source\PSoC5/UART_1.c **** 
 779:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 780:Generated_Source\PSoC5/UART_1.c **** 
 781:Generated_Source\PSoC5/UART_1.c ****     }
 967              		.loc 1 781 0
 968 005a 0837     		adds	r7, r7, #8
 969              		.cfi_def_cfa_offset 8
 970 005c BD46     		mov	sp, r7
 971              		.cfi_def_cfa_register 13
 972              		@ sp needed
 973 005e 80BD     		pop	{r7, pc}
 974              	.L58:
 975              		.align	2
 976              	.L57:
 977 0060 98640040 		.word	1073767576
 978 0064 80E100E0 		.word	-536813184
 979 0068 00000000 		.word	UART_1_rxBufferRead
 980 006c 00000000 		.word	UART_1_rxBufferWrite
 981 0070 00000000 		.word	UART_1_rxBufferLoopDetect
 982 0074 00000000 		.word	UART_1_rxBufferOverflow
 983 0078 00E100E0 		.word	-536813312
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 32


 984              		.cfi_endproc
 985              	.LFE12:
 986              		.size	UART_1_ClearRxBuffer, .-UART_1_ClearRxBuffer
 987              		.section	.text.UART_1_SetRxAddressMode,"ax",%progbits
 988              		.align	2
 989              		.global	UART_1_SetRxAddressMode
 990              		.thumb
 991              		.thumb_func
 992              		.type	UART_1_SetRxAddressMode, %function
 993              	UART_1_SetRxAddressMode:
 994              	.LFB13:
 782:Generated_Source\PSoC5/UART_1.c **** 
 783:Generated_Source\PSoC5/UART_1.c **** 
 784:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 785:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetRxAddressMode
 786:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 787:Generated_Source\PSoC5/UART_1.c ****     *
 788:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 789:Generated_Source\PSoC5/UART_1.c ****     *  Sets the software controlled Addressing mode used by the RX portion of the
 790:Generated_Source\PSoC5/UART_1.c ****     *  UART.
 791:Generated_Source\PSoC5/UART_1.c ****     *
 792:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 793:Generated_Source\PSoC5/UART_1.c ****     *  addressMode: Enumerated value indicating the mode of RX addressing
 794:Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_SW_BYTE_BYTE -  Software Byte-by-Byte address
 795:Generated_Source\PSoC5/UART_1.c ****     *                                               detection
 796:Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_SW_DETECT_TO_BUFFER - Software Detect to Buffer
 797:Generated_Source\PSoC5/UART_1.c ****     *                                               address detection
 798:Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_HW_BYTE_BY_BYTE - Hardware Byte-by-Byte address
 799:Generated_Source\PSoC5/UART_1.c ****     *                                               detection
 800:Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_HW_DETECT_TO_BUFFER - Hardware Detect to Buffer
 801:Generated_Source\PSoC5/UART_1.c ****     *                                               address detection
 802:Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_NONE - No address detection
 803:Generated_Source\PSoC5/UART_1.c ****     *
 804:Generated_Source\PSoC5/UART_1.c ****     * Return:
 805:Generated_Source\PSoC5/UART_1.c ****     *  None.
 806:Generated_Source\PSoC5/UART_1.c ****     *
 807:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 808:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxAddressMode - the parameter stored in this variable for
 809:Generated_Source\PSoC5/UART_1.c ****     *   the farther usage in RX ISR.
 810:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxAddressDetected - set to initial state (0).
 811:Generated_Source\PSoC5/UART_1.c ****     *
 812:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 813:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetRxAddressMode(uint8 addressMode)
 814:Generated_Source\PSoC5/UART_1.c ****                                                         
 815:Generated_Source\PSoC5/UART_1.c ****     {
 995              		.loc 1 815 0
 996              		.cfi_startproc
 997              		@ args = 0, pretend = 0, frame = 8
 998              		@ frame_needed = 1, uses_anonymous_args = 0
 999              		@ link register save eliminated.
 1000 0000 80B4     		push	{r7}
 1001              		.cfi_def_cfa_offset 4
 1002              		.cfi_offset 7, -4
 1003 0002 83B0     		sub	sp, sp, #12
 1004              		.cfi_def_cfa_offset 16
 1005 0004 00AF     		add	r7, sp, #0
 1006              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 33


 1007 0006 0346     		mov	r3, r0
 1008 0008 FB71     		strb	r3, [r7, #7]
 816:Generated_Source\PSoC5/UART_1.c ****         #if(UART_1_RXHW_ADDRESS_ENABLED)
 817:Generated_Source\PSoC5/UART_1.c ****             #if(UART_1_CONTROL_REG_REMOVED)
 818:Generated_Source\PSoC5/UART_1.c ****                 if(0u != addressMode)
 819:Generated_Source\PSoC5/UART_1.c ****                 {
 820:Generated_Source\PSoC5/UART_1.c ****                     /* Suppress compiler warning */
 821:Generated_Source\PSoC5/UART_1.c ****                 }
 822:Generated_Source\PSoC5/UART_1.c ****             #else /* UART_1_CONTROL_REG_REMOVED */
 823:Generated_Source\PSoC5/UART_1.c ****                 uint8 tmpCtrl;
 824:Generated_Source\PSoC5/UART_1.c ****                 tmpCtrl = UART_1_CONTROL_REG & (uint8)~UART_1_CTRL_RXADDR_MODE_MASK;
 825:Generated_Source\PSoC5/UART_1.c ****                 tmpCtrl |= (uint8)(addressMode << UART_1_CTRL_RXADDR_MODE0_SHIFT);
 826:Generated_Source\PSoC5/UART_1.c ****                 UART_1_CONTROL_REG = tmpCtrl;
 827:Generated_Source\PSoC5/UART_1.c **** 
 828:Generated_Source\PSoC5/UART_1.c ****                 #if(UART_1_RX_INTERRUPT_ENABLED && \
 829:Generated_Source\PSoC5/UART_1.c ****                    (UART_1_RXBUFFERSIZE > UART_1_FIFO_LENGTH) )
 830:Generated_Source\PSoC5/UART_1.c ****                     UART_1_rxAddressMode = addressMode;
 831:Generated_Source\PSoC5/UART_1.c ****                     UART_1_rxAddressDetected = 0u;
 832:Generated_Source\PSoC5/UART_1.c ****                 #endif /* End UART_1_RXBUFFERSIZE > UART_1_FIFO_LENGTH*/
 833:Generated_Source\PSoC5/UART_1.c ****             #endif /* End UART_1_CONTROL_REG_REMOVED */
 834:Generated_Source\PSoC5/UART_1.c ****         #else /* UART_1_RXHW_ADDRESS_ENABLED */
 835:Generated_Source\PSoC5/UART_1.c ****             if(0u != addressMode)
 836:Generated_Source\PSoC5/UART_1.c ****             {
 837:Generated_Source\PSoC5/UART_1.c ****                 /* Suppress compiler warning */
 838:Generated_Source\PSoC5/UART_1.c ****             }
 839:Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_RXHW_ADDRESS_ENABLED */
 840:Generated_Source\PSoC5/UART_1.c ****     }
 1009              		.loc 1 840 0
 1010 000a 0C37     		adds	r7, r7, #12
 1011              		.cfi_def_cfa_offset 4
 1012 000c BD46     		mov	sp, r7
 1013              		.cfi_def_cfa_register 13
 1014              		@ sp needed
 1015 000e 5DF8047B 		ldr	r7, [sp], #4
 1016              		.cfi_restore 7
 1017              		.cfi_def_cfa_offset 0
 1018 0012 7047     		bx	lr
 1019              		.cfi_endproc
 1020              	.LFE13:
 1021              		.size	UART_1_SetRxAddressMode, .-UART_1_SetRxAddressMode
 1022              		.section	.text.UART_1_SetRxAddress1,"ax",%progbits
 1023              		.align	2
 1024              		.global	UART_1_SetRxAddress1
 1025              		.thumb
 1026              		.thumb_func
 1027              		.type	UART_1_SetRxAddress1, %function
 1028              	UART_1_SetRxAddress1:
 1029              	.LFB14:
 841:Generated_Source\PSoC5/UART_1.c **** 
 842:Generated_Source\PSoC5/UART_1.c **** 
 843:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 844:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetRxAddress1
 845:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 846:Generated_Source\PSoC5/UART_1.c ****     *
 847:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 848:Generated_Source\PSoC5/UART_1.c ****     *  Sets the first of two hardware-detectable receiver addresses.
 849:Generated_Source\PSoC5/UART_1.c ****     *
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 34


 850:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 851:Generated_Source\PSoC5/UART_1.c ****     *  address: Address #1 for hardware address detection.
 852:Generated_Source\PSoC5/UART_1.c ****     *
 853:Generated_Source\PSoC5/UART_1.c ****     * Return:
 854:Generated_Source\PSoC5/UART_1.c ****     *  None.
 855:Generated_Source\PSoC5/UART_1.c ****     *
 856:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 857:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetRxAddress1(uint8 address) 
 858:Generated_Source\PSoC5/UART_1.c ****     {
 1030              		.loc 1 858 0
 1031              		.cfi_startproc
 1032              		@ args = 0, pretend = 0, frame = 8
 1033              		@ frame_needed = 1, uses_anonymous_args = 0
 1034              		@ link register save eliminated.
 1035 0000 80B4     		push	{r7}
 1036              		.cfi_def_cfa_offset 4
 1037              		.cfi_offset 7, -4
 1038 0002 83B0     		sub	sp, sp, #12
 1039              		.cfi_def_cfa_offset 16
 1040 0004 00AF     		add	r7, sp, #0
 1041              		.cfi_def_cfa_register 7
 1042 0006 0346     		mov	r3, r0
 1043 0008 FB71     		strb	r3, [r7, #7]
 859:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXADDRESS1_REG = address;
 1044              		.loc 1 859 0
 1045 000a 044A     		ldr	r2, .L61
 1046 000c FB79     		ldrb	r3, [r7, #7]
 1047 000e 1370     		strb	r3, [r2]
 860:Generated_Source\PSoC5/UART_1.c ****     }
 1048              		.loc 1 860 0
 1049 0010 0C37     		adds	r7, r7, #12
 1050              		.cfi_def_cfa_offset 4
 1051 0012 BD46     		mov	sp, r7
 1052              		.cfi_def_cfa_register 13
 1053              		@ sp needed
 1054 0014 5DF8047B 		ldr	r7, [sp], #4
 1055              		.cfi_restore 7
 1056              		.cfi_def_cfa_offset 0
 1057 0018 7047     		bx	lr
 1058              	.L62:
 1059 001a 00BF     		.align	2
 1060              	.L61:
 1061 001c 28640040 		.word	1073767464
 1062              		.cfi_endproc
 1063              	.LFE14:
 1064              		.size	UART_1_SetRxAddress1, .-UART_1_SetRxAddress1
 1065              		.section	.text.UART_1_SetRxAddress2,"ax",%progbits
 1066              		.align	2
 1067              		.global	UART_1_SetRxAddress2
 1068              		.thumb
 1069              		.thumb_func
 1070              		.type	UART_1_SetRxAddress2, %function
 1071              	UART_1_SetRxAddress2:
 1072              	.LFB15:
 861:Generated_Source\PSoC5/UART_1.c **** 
 862:Generated_Source\PSoC5/UART_1.c **** 
 863:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 35


 864:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetRxAddress2
 865:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 866:Generated_Source\PSoC5/UART_1.c ****     *
 867:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 868:Generated_Source\PSoC5/UART_1.c ****     *  Sets the second of two hardware-detectable receiver addresses.
 869:Generated_Source\PSoC5/UART_1.c ****     *
 870:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 871:Generated_Source\PSoC5/UART_1.c ****     *  address: Address #2 for hardware address detection.
 872:Generated_Source\PSoC5/UART_1.c ****     *
 873:Generated_Source\PSoC5/UART_1.c ****     * Return:
 874:Generated_Source\PSoC5/UART_1.c ****     *  None.
 875:Generated_Source\PSoC5/UART_1.c ****     *
 876:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 877:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetRxAddress2(uint8 address) 
 878:Generated_Source\PSoC5/UART_1.c ****     {
 1073              		.loc 1 878 0
 1074              		.cfi_startproc
 1075              		@ args = 0, pretend = 0, frame = 8
 1076              		@ frame_needed = 1, uses_anonymous_args = 0
 1077              		@ link register save eliminated.
 1078 0000 80B4     		push	{r7}
 1079              		.cfi_def_cfa_offset 4
 1080              		.cfi_offset 7, -4
 1081 0002 83B0     		sub	sp, sp, #12
 1082              		.cfi_def_cfa_offset 16
 1083 0004 00AF     		add	r7, sp, #0
 1084              		.cfi_def_cfa_register 7
 1085 0006 0346     		mov	r3, r0
 1086 0008 FB71     		strb	r3, [r7, #7]
 879:Generated_Source\PSoC5/UART_1.c ****         UART_1_RXADDRESS2_REG = address;
 1087              		.loc 1 879 0
 1088 000a 044A     		ldr	r2, .L64
 1089 000c FB79     		ldrb	r3, [r7, #7]
 1090 000e 1370     		strb	r3, [r2]
 880:Generated_Source\PSoC5/UART_1.c ****     }
 1091              		.loc 1 880 0
 1092 0010 0C37     		adds	r7, r7, #12
 1093              		.cfi_def_cfa_offset 4
 1094 0012 BD46     		mov	sp, r7
 1095              		.cfi_def_cfa_register 13
 1096              		@ sp needed
 1097 0014 5DF8047B 		ldr	r7, [sp], #4
 1098              		.cfi_restore 7
 1099              		.cfi_def_cfa_offset 0
 1100 0018 7047     		bx	lr
 1101              	.L65:
 1102 001a 00BF     		.align	2
 1103              	.L64:
 1104 001c 38640040 		.word	1073767480
 1105              		.cfi_endproc
 1106              	.LFE15:
 1107              		.size	UART_1_SetRxAddress2, .-UART_1_SetRxAddress2
 1108              		.section	.text.UART_1_SetTxInterruptMode,"ax",%progbits
 1109              		.align	2
 1110              		.global	UART_1_SetTxInterruptMode
 1111              		.thumb
 1112              		.thumb_func
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 36


 1113              		.type	UART_1_SetTxInterruptMode, %function
 1114              	UART_1_SetTxInterruptMode:
 1115              	.LFB16:
 881:Generated_Source\PSoC5/UART_1.c **** 
 882:Generated_Source\PSoC5/UART_1.c **** #endif  /* UART_1_RX_ENABLED || UART_1_HD_ENABLED*/
 883:Generated_Source\PSoC5/UART_1.c **** 
 884:Generated_Source\PSoC5/UART_1.c **** 
 885:Generated_Source\PSoC5/UART_1.c **** #if( (UART_1_TX_ENABLED) || (UART_1_HD_ENABLED) )
 886:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 887:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetTxInterruptMode
 888:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 889:Generated_Source\PSoC5/UART_1.c ****     *
 890:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 891:Generated_Source\PSoC5/UART_1.c ****     *  Configures the TX interrupt sources to be enabled, but does not enable the
 892:Generated_Source\PSoC5/UART_1.c ****     *  interrupt.
 893:Generated_Source\PSoC5/UART_1.c ****     *
 894:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 895:Generated_Source\PSoC5/UART_1.c ****     *  intSrc: Bit field containing the TX interrupt sources to enable
 896:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_TX_STS_COMPLETE        Interrupt on TX byte complete
 897:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_TX_STS_FIFO_EMPTY      Interrupt when TX FIFO is empty
 898:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_TX_STS_FIFO_FULL       Interrupt when TX FIFO is full
 899:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_TX_STS_FIFO_NOT_FULL   Interrupt when TX FIFO is not full
 900:Generated_Source\PSoC5/UART_1.c ****     *
 901:Generated_Source\PSoC5/UART_1.c ****     * Return:
 902:Generated_Source\PSoC5/UART_1.c ****     *  None.
 903:Generated_Source\PSoC5/UART_1.c ****     *
 904:Generated_Source\PSoC5/UART_1.c ****     * Theory:
 905:Generated_Source\PSoC5/UART_1.c ****     *  Enables the output of specific status bits to the interrupt controller
 906:Generated_Source\PSoC5/UART_1.c ****     *
 907:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 908:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetTxInterruptMode(uint8 intSrc) 
 909:Generated_Source\PSoC5/UART_1.c ****     {
 1116              		.loc 1 909 0
 1117              		.cfi_startproc
 1118              		@ args = 0, pretend = 0, frame = 8
 1119              		@ frame_needed = 1, uses_anonymous_args = 0
 1120              		@ link register save eliminated.
 1121 0000 80B4     		push	{r7}
 1122              		.cfi_def_cfa_offset 4
 1123              		.cfi_offset 7, -4
 1124 0002 83B0     		sub	sp, sp, #12
 1125              		.cfi_def_cfa_offset 16
 1126 0004 00AF     		add	r7, sp, #0
 1127              		.cfi_def_cfa_register 7
 1128 0006 0346     		mov	r3, r0
 1129 0008 FB71     		strb	r3, [r7, #7]
 910:Generated_Source\PSoC5/UART_1.c ****         UART_1_TXSTATUS_MASK_REG = intSrc;
 1130              		.loc 1 910 0
 1131 000a 044A     		ldr	r2, .L67
 1132 000c FB79     		ldrb	r3, [r7, #7]
 1133 000e 1370     		strb	r3, [r2]
 911:Generated_Source\PSoC5/UART_1.c ****     }
 1134              		.loc 1 911 0
 1135 0010 0C37     		adds	r7, r7, #12
 1136              		.cfi_def_cfa_offset 4
 1137 0012 BD46     		mov	sp, r7
 1138              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 37


 1139              		@ sp needed
 1140 0014 5DF8047B 		ldr	r7, [sp], #4
 1141              		.cfi_restore 7
 1142              		.cfi_def_cfa_offset 0
 1143 0018 7047     		bx	lr
 1144              	.L68:
 1145 001a 00BF     		.align	2
 1146              	.L67:
 1147 001c 89650040 		.word	1073767817
 1148              		.cfi_endproc
 1149              	.LFE16:
 1150              		.size	UART_1_SetTxInterruptMode, .-UART_1_SetTxInterruptMode
 1151              		.section	.text.UART_1_WriteTxData,"ax",%progbits
 1152              		.align	2
 1153              		.global	UART_1_WriteTxData
 1154              		.thumb
 1155              		.thumb_func
 1156              		.type	UART_1_WriteTxData, %function
 1157              	UART_1_WriteTxData:
 1158              	.LFB17:
 912:Generated_Source\PSoC5/UART_1.c **** 
 913:Generated_Source\PSoC5/UART_1.c **** 
 914:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 915:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_WriteTxData
 916:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 917:Generated_Source\PSoC5/UART_1.c ****     *
 918:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 919:Generated_Source\PSoC5/UART_1.c ****     *  Places a byte of data into the transmit buffer to be sent when the bus is
 920:Generated_Source\PSoC5/UART_1.c ****     *  available without checking the TX status register. You must check status
 921:Generated_Source\PSoC5/UART_1.c ****     *  separately.
 922:Generated_Source\PSoC5/UART_1.c ****     *
 923:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 924:Generated_Source\PSoC5/UART_1.c ****     *  txDataByte: data byte
 925:Generated_Source\PSoC5/UART_1.c ****     *
 926:Generated_Source\PSoC5/UART_1.c ****     * Return:
 927:Generated_Source\PSoC5/UART_1.c ****     * None.
 928:Generated_Source\PSoC5/UART_1.c ****     *
 929:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 930:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBuffer - RAM buffer pointer for save data for transmission
 931:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferWrite - cyclic index for write to txBuffer,
 932:Generated_Source\PSoC5/UART_1.c ****     *    incremented after each byte saved to buffer.
 933:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferRead - cyclic index for read from txBuffer,
 934:Generated_Source\PSoC5/UART_1.c ****     *    checked to identify the condition to write to FIFO directly or to TX buffer
 935:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
 936:Generated_Source\PSoC5/UART_1.c ****     *    initialized.
 937:Generated_Source\PSoC5/UART_1.c ****     *
 938:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 939:Generated_Source\PSoC5/UART_1.c ****     *  No.
 940:Generated_Source\PSoC5/UART_1.c ****     *
 941:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 942:Generated_Source\PSoC5/UART_1.c ****     void UART_1_WriteTxData(uint8 txDataByte) 
 943:Generated_Source\PSoC5/UART_1.c ****     {
 1159              		.loc 1 943 0
 1160              		.cfi_startproc
 1161              		@ args = 0, pretend = 0, frame = 8
 1162              		@ frame_needed = 1, uses_anonymous_args = 0
 1163              		@ link register save eliminated.
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 38


 1164 0000 80B4     		push	{r7}
 1165              		.cfi_def_cfa_offset 4
 1166              		.cfi_offset 7, -4
 1167 0002 83B0     		sub	sp, sp, #12
 1168              		.cfi_def_cfa_offset 16
 1169 0004 00AF     		add	r7, sp, #0
 1170              		.cfi_def_cfa_register 7
 1171 0006 0346     		mov	r3, r0
 1172 0008 FB71     		strb	r3, [r7, #7]
 944:Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function*/
 945:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 1173              		.loc 1 945 0
 1174 000a 064B     		ldr	r3, .L71
 1175 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1176 000e 002B     		cmp	r3, #0
 1177 0010 02D0     		beq	.L69
 946:Generated_Source\PSoC5/UART_1.c ****         {
 947:Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 948:Generated_Source\PSoC5/UART_1.c **** 
 949:Generated_Source\PSoC5/UART_1.c ****             /* Protect variables that could change on interrupt. */
 950:Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableTxInt();
 951:Generated_Source\PSoC5/UART_1.c **** 
 952:Generated_Source\PSoC5/UART_1.c ****             if( (UART_1_txBufferRead == UART_1_txBufferWrite) &&
 953:Generated_Source\PSoC5/UART_1.c ****                 ((UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_FULL) == 0u) )
 954:Generated_Source\PSoC5/UART_1.c ****             {
 955:Generated_Source\PSoC5/UART_1.c ****                 /* Add directly to the FIFO. */
 956:Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXDATA_REG = txDataByte;
 957:Generated_Source\PSoC5/UART_1.c ****             }
 958:Generated_Source\PSoC5/UART_1.c ****             else
 959:Generated_Source\PSoC5/UART_1.c ****             {
 960:Generated_Source\PSoC5/UART_1.c ****                 if(UART_1_txBufferWrite >= UART_1_TX_BUFFER_SIZE)
 961:Generated_Source\PSoC5/UART_1.c ****                 {
 962:Generated_Source\PSoC5/UART_1.c ****                     UART_1_txBufferWrite = 0u;
 963:Generated_Source\PSoC5/UART_1.c ****                 }
 964:Generated_Source\PSoC5/UART_1.c **** 
 965:Generated_Source\PSoC5/UART_1.c ****                 UART_1_txBuffer[UART_1_txBufferWrite] = txDataByte;
 966:Generated_Source\PSoC5/UART_1.c **** 
 967:Generated_Source\PSoC5/UART_1.c ****                 /* Add to the software buffer. */
 968:Generated_Source\PSoC5/UART_1.c ****                 UART_1_txBufferWrite++;
 969:Generated_Source\PSoC5/UART_1.c ****             }
 970:Generated_Source\PSoC5/UART_1.c **** 
 971:Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableTxInt();
 972:Generated_Source\PSoC5/UART_1.c **** 
 973:Generated_Source\PSoC5/UART_1.c ****         #else
 974:Generated_Source\PSoC5/UART_1.c **** 
 975:Generated_Source\PSoC5/UART_1.c ****             /* Add directly to the FIFO. */
 976:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXDATA_REG = txDataByte;
 1178              		.loc 1 976 0
 1179 0012 054A     		ldr	r2, .L71+4
 1180 0014 FB79     		ldrb	r3, [r7, #7]
 1181 0016 1370     		strb	r3, [r2]
 1182              	.L69:
 977:Generated_Source\PSoC5/UART_1.c **** 
 978:Generated_Source\PSoC5/UART_1.c ****         #endif /*(UART_1_TX_INTERRUPT_ENABLED) */
 979:Generated_Source\PSoC5/UART_1.c ****         }
 980:Generated_Source\PSoC5/UART_1.c ****     }
 1183              		.loc 1 980 0
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 39


 1184 0018 0C37     		adds	r7, r7, #12
 1185              		.cfi_def_cfa_offset 4
 1186 001a BD46     		mov	sp, r7
 1187              		.cfi_def_cfa_register 13
 1188              		@ sp needed
 1189 001c 5DF8047B 		ldr	r7, [sp], #4
 1190              		.cfi_restore 7
 1191              		.cfi_def_cfa_offset 0
 1192 0020 7047     		bx	lr
 1193              	.L72:
 1194 0022 00BF     		.align	2
 1195              	.L71:
 1196 0024 00000000 		.word	UART_1_initVar
 1197 0028 49650040 		.word	1073767753
 1198              		.cfi_endproc
 1199              	.LFE17:
 1200              		.size	UART_1_WriteTxData, .-UART_1_WriteTxData
 1201              		.section	.text.UART_1_ReadTxStatus,"ax",%progbits
 1202              		.align	2
 1203              		.global	UART_1_ReadTxStatus
 1204              		.thumb
 1205              		.thumb_func
 1206              		.type	UART_1_ReadTxStatus, %function
 1207              	UART_1_ReadTxStatus:
 1208              	.LFB18:
 981:Generated_Source\PSoC5/UART_1.c **** 
 982:Generated_Source\PSoC5/UART_1.c **** 
 983:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 984:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ReadTxStatus
 985:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 986:Generated_Source\PSoC5/UART_1.c ****     *
 987:Generated_Source\PSoC5/UART_1.c ****     * Summary:
 988:Generated_Source\PSoC5/UART_1.c ****     *  Reads the status register for the TX portion of the UART.
 989:Generated_Source\PSoC5/UART_1.c ****     *
 990:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 991:Generated_Source\PSoC5/UART_1.c ****     *  None.
 992:Generated_Source\PSoC5/UART_1.c ****     *
 993:Generated_Source\PSoC5/UART_1.c ****     * Return:
 994:Generated_Source\PSoC5/UART_1.c ****     *  Contents of the status register
 995:Generated_Source\PSoC5/UART_1.c ****     *
 996:Generated_Source\PSoC5/UART_1.c ****     * Theory:
 997:Generated_Source\PSoC5/UART_1.c ****     *  This function reads the TX status register, which is cleared on read.
 998:Generated_Source\PSoC5/UART_1.c ****     *  It is up to the user to handle all bits in this return value accordingly,
 999:Generated_Source\PSoC5/UART_1.c ****     *  even if the bit was not enabled as an interrupt source the event happened
1000:Generated_Source\PSoC5/UART_1.c ****     *  and must be handled accordingly.
1001:Generated_Source\PSoC5/UART_1.c ****     *
1002:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1003:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_ReadTxStatus(void) 
1004:Generated_Source\PSoC5/UART_1.c ****     {
 1209              		.loc 1 1004 0
 1210              		.cfi_startproc
 1211              		@ args = 0, pretend = 0, frame = 0
 1212              		@ frame_needed = 1, uses_anonymous_args = 0
 1213              		@ link register save eliminated.
 1214 0000 80B4     		push	{r7}
 1215              		.cfi_def_cfa_offset 4
 1216              		.cfi_offset 7, -4
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 40


 1217 0002 00AF     		add	r7, sp, #0
 1218              		.cfi_def_cfa_register 7
1005:Generated_Source\PSoC5/UART_1.c ****         return(UART_1_TXSTATUS_REG);
 1219              		.loc 1 1005 0
 1220 0004 034B     		ldr	r3, .L75
 1221 0006 1B78     		ldrb	r3, [r3]
 1222 0008 DBB2     		uxtb	r3, r3
1006:Generated_Source\PSoC5/UART_1.c ****     }
 1223              		.loc 1 1006 0
 1224 000a 1846     		mov	r0, r3
 1225 000c BD46     		mov	sp, r7
 1226              		.cfi_def_cfa_register 13
 1227              		@ sp needed
 1228 000e 5DF8047B 		ldr	r7, [sp], #4
 1229              		.cfi_restore 7
 1230              		.cfi_def_cfa_offset 0
 1231 0012 7047     		bx	lr
 1232              	.L76:
 1233              		.align	2
 1234              	.L75:
 1235 0014 69650040 		.word	1073767785
 1236              		.cfi_endproc
 1237              	.LFE18:
 1238              		.size	UART_1_ReadTxStatus, .-UART_1_ReadTxStatus
 1239              		.section	.text.UART_1_PutChar,"ax",%progbits
 1240              		.align	2
 1241              		.global	UART_1_PutChar
 1242              		.thumb
 1243              		.thumb_func
 1244              		.type	UART_1_PutChar, %function
 1245              	UART_1_PutChar:
 1246              	.LFB19:
1007:Generated_Source\PSoC5/UART_1.c **** 
1008:Generated_Source\PSoC5/UART_1.c **** 
1009:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1010:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_PutChar
1011:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1012:Generated_Source\PSoC5/UART_1.c ****     *
1013:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1014:Generated_Source\PSoC5/UART_1.c ****     *  Puts a byte of data into the transmit buffer to be sent when the bus is
1015:Generated_Source\PSoC5/UART_1.c ****     *  available. This is a blocking API that waits until the TX buffer has room to
1016:Generated_Source\PSoC5/UART_1.c ****     *  hold the data.
1017:Generated_Source\PSoC5/UART_1.c ****     *
1018:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1019:Generated_Source\PSoC5/UART_1.c ****     *  txDataByte: Byte containing the data to transmit
1020:Generated_Source\PSoC5/UART_1.c ****     *
1021:Generated_Source\PSoC5/UART_1.c ****     * Return:
1022:Generated_Source\PSoC5/UART_1.c ****     *  None.
1023:Generated_Source\PSoC5/UART_1.c ****     *
1024:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1025:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBuffer - RAM buffer pointer for save data for transmission
1026:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferWrite - cyclic index for write to txBuffer,
1027:Generated_Source\PSoC5/UART_1.c ****     *     checked to identify free space in txBuffer and incremented after each byte
1028:Generated_Source\PSoC5/UART_1.c ****     *     saved to buffer.
1029:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferRead - cyclic index for read from txBuffer,
1030:Generated_Source\PSoC5/UART_1.c ****     *     checked to identify free space in txBuffer.
1031:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 41


1032:Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1033:Generated_Source\PSoC5/UART_1.c ****     *
1034:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1035:Generated_Source\PSoC5/UART_1.c ****     *  No.
1036:Generated_Source\PSoC5/UART_1.c ****     *
1037:Generated_Source\PSoC5/UART_1.c ****     * Theory:
1038:Generated_Source\PSoC5/UART_1.c ****     *  Allows the user to transmit any byte of data in a single transfer
1039:Generated_Source\PSoC5/UART_1.c ****     *
1040:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1041:Generated_Source\PSoC5/UART_1.c ****     void UART_1_PutChar(uint8 txDataByte) 
1042:Generated_Source\PSoC5/UART_1.c ****     {
 1247              		.loc 1 1042 0
 1248              		.cfi_startproc
 1249              		@ args = 0, pretend = 0, frame = 8
 1250              		@ frame_needed = 1, uses_anonymous_args = 0
 1251              		@ link register save eliminated.
 1252 0000 80B4     		push	{r7}
 1253              		.cfi_def_cfa_offset 4
 1254              		.cfi_offset 7, -4
 1255 0002 83B0     		sub	sp, sp, #12
 1256              		.cfi_def_cfa_offset 16
 1257 0004 00AF     		add	r7, sp, #0
 1258              		.cfi_def_cfa_register 7
 1259 0006 0346     		mov	r3, r0
 1260 0008 FB71     		strb	r3, [r7, #7]
1043:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_INTERRUPT_ENABLED)
1044:Generated_Source\PSoC5/UART_1.c ****         /* The temporary output pointer is used since it takes two instructions
1045:Generated_Source\PSoC5/UART_1.c ****         *  to increment with a wrap, and we can't risk doing that with the real
1046:Generated_Source\PSoC5/UART_1.c ****         *  pointer and getting an interrupt in between instructions.
1047:Generated_Source\PSoC5/UART_1.c ****         */
1048:Generated_Source\PSoC5/UART_1.c ****         uint8 locTxBufferWrite;
1049:Generated_Source\PSoC5/UART_1.c ****         uint8 locTxBufferRead;
1050:Generated_Source\PSoC5/UART_1.c **** 
1051:Generated_Source\PSoC5/UART_1.c ****         do
1052:Generated_Source\PSoC5/UART_1.c ****         { /* Block if software buffer is full, so we don't overwrite. */
1053:Generated_Source\PSoC5/UART_1.c **** 
1054:Generated_Source\PSoC5/UART_1.c ****         #if ((UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3))
1055:Generated_Source\PSoC5/UART_1.c ****             /* Disable TX interrupt to protect variables from modification */
1056:Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableTxInt();
1057:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3) */
1058:Generated_Source\PSoC5/UART_1.c **** 
1059:Generated_Source\PSoC5/UART_1.c ****             locTxBufferWrite = UART_1_txBufferWrite;
1060:Generated_Source\PSoC5/UART_1.c ****             locTxBufferRead  = UART_1_txBufferRead;
1061:Generated_Source\PSoC5/UART_1.c **** 
1062:Generated_Source\PSoC5/UART_1.c ****         #if ((UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3))
1063:Generated_Source\PSoC5/UART_1.c ****             /* Enable interrupt to continue transmission */
1064:Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableTxInt();
1065:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3) */
1066:Generated_Source\PSoC5/UART_1.c ****         }
1067:Generated_Source\PSoC5/UART_1.c ****         while( (locTxBufferWrite < locTxBufferRead) ? (locTxBufferWrite == (locTxBufferRead - 1u)) 
1068:Generated_Source\PSoC5/UART_1.c ****                                 ((locTxBufferWrite - locTxBufferRead) ==
1069:Generated_Source\PSoC5/UART_1.c ****                                 (uint8)(UART_1_TX_BUFFER_SIZE - 1u)) );
1070:Generated_Source\PSoC5/UART_1.c **** 
1071:Generated_Source\PSoC5/UART_1.c ****         if( (locTxBufferRead == locTxBufferWrite) &&
1072:Generated_Source\PSoC5/UART_1.c ****             ((UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_FULL) == 0u) )
1073:Generated_Source\PSoC5/UART_1.c ****         {
1074:Generated_Source\PSoC5/UART_1.c ****             /* Add directly to the FIFO */
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 42


1075:Generated_Source\PSoC5/UART_1.c ****             UART_1_TXDATA_REG = txDataByte;
1076:Generated_Source\PSoC5/UART_1.c ****         }
1077:Generated_Source\PSoC5/UART_1.c ****         else
1078:Generated_Source\PSoC5/UART_1.c ****         {
1079:Generated_Source\PSoC5/UART_1.c ****             if(locTxBufferWrite >= UART_1_TX_BUFFER_SIZE)
1080:Generated_Source\PSoC5/UART_1.c ****             {
1081:Generated_Source\PSoC5/UART_1.c ****                 locTxBufferWrite = 0u;
1082:Generated_Source\PSoC5/UART_1.c ****             }
1083:Generated_Source\PSoC5/UART_1.c ****             /* Add to the software buffer. */
1084:Generated_Source\PSoC5/UART_1.c ****             UART_1_txBuffer[locTxBufferWrite] = txDataByte;
1085:Generated_Source\PSoC5/UART_1.c ****             locTxBufferWrite++;
1086:Generated_Source\PSoC5/UART_1.c **** 
1087:Generated_Source\PSoC5/UART_1.c ****             /* Finally, update the real output pointer */
1088:Generated_Source\PSoC5/UART_1.c ****         #if ((UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3))
1089:Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableTxInt();
1090:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3) */
1091:Generated_Source\PSoC5/UART_1.c **** 
1092:Generated_Source\PSoC5/UART_1.c ****             UART_1_txBufferWrite = locTxBufferWrite;
1093:Generated_Source\PSoC5/UART_1.c **** 
1094:Generated_Source\PSoC5/UART_1.c ****         #if ((UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3))
1095:Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableTxInt();
1096:Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3) */
1097:Generated_Source\PSoC5/UART_1.c **** 
1098:Generated_Source\PSoC5/UART_1.c ****             if(0u != (UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_EMPTY))
1099:Generated_Source\PSoC5/UART_1.c ****             {
1100:Generated_Source\PSoC5/UART_1.c ****                 /* Trigger TX interrupt to send software buffer */
1101:Generated_Source\PSoC5/UART_1.c ****                 UART_1_SetPendingTxInt();
1102:Generated_Source\PSoC5/UART_1.c ****             }
1103:Generated_Source\PSoC5/UART_1.c ****         }
1104:Generated_Source\PSoC5/UART_1.c **** 
1105:Generated_Source\PSoC5/UART_1.c ****     #else
1106:Generated_Source\PSoC5/UART_1.c **** 
1107:Generated_Source\PSoC5/UART_1.c ****         while((UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_FULL) != 0u)
 1261              		.loc 1 1107 0
 1262 000a 00BF     		nop
 1263              	.L78:
 1264              		.loc 1 1107 0 is_stmt 0 discriminator 1
 1265 000c 074B     		ldr	r3, .L79
 1266 000e 1B78     		ldrb	r3, [r3]
 1267 0010 DBB2     		uxtb	r3, r3
 1268 0012 03F00403 		and	r3, r3, #4
 1269 0016 002B     		cmp	r3, #0
 1270 0018 F8D1     		bne	.L78
1108:Generated_Source\PSoC5/UART_1.c ****         {
1109:Generated_Source\PSoC5/UART_1.c ****             /* Wait for room in the FIFO */
1110:Generated_Source\PSoC5/UART_1.c ****         }
1111:Generated_Source\PSoC5/UART_1.c **** 
1112:Generated_Source\PSoC5/UART_1.c ****         /* Add directly to the FIFO */
1113:Generated_Source\PSoC5/UART_1.c ****         UART_1_TXDATA_REG = txDataByte;
 1271              		.loc 1 1113 0 is_stmt 1
 1272 001a 054A     		ldr	r2, .L79+4
 1273 001c FB79     		ldrb	r3, [r7, #7]
 1274 001e 1370     		strb	r3, [r2]
1114:Generated_Source\PSoC5/UART_1.c **** 
1115:Generated_Source\PSoC5/UART_1.c ****     #endif /* UART_1_TX_INTERRUPT_ENABLED */
1116:Generated_Source\PSoC5/UART_1.c ****     }
 1275              		.loc 1 1116 0
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 43


 1276 0020 0C37     		adds	r7, r7, #12
 1277              		.cfi_def_cfa_offset 4
 1278 0022 BD46     		mov	sp, r7
 1279              		.cfi_def_cfa_register 13
 1280              		@ sp needed
 1281 0024 5DF8047B 		ldr	r7, [sp], #4
 1282              		.cfi_restore 7
 1283              		.cfi_def_cfa_offset 0
 1284 0028 7047     		bx	lr
 1285              	.L80:
 1286 002a 00BF     		.align	2
 1287              	.L79:
 1288 002c 69650040 		.word	1073767785
 1289 0030 49650040 		.word	1073767753
 1290              		.cfi_endproc
 1291              	.LFE19:
 1292              		.size	UART_1_PutChar, .-UART_1_PutChar
 1293              		.section	.text.UART_1_PutString,"ax",%progbits
 1294              		.align	2
 1295              		.global	UART_1_PutString
 1296              		.thumb
 1297              		.thumb_func
 1298              		.type	UART_1_PutString, %function
 1299              	UART_1_PutString:
 1300              	.LFB20:
1117:Generated_Source\PSoC5/UART_1.c **** 
1118:Generated_Source\PSoC5/UART_1.c **** 
1119:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1120:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_PutString
1121:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1122:Generated_Source\PSoC5/UART_1.c ****     *
1123:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1124:Generated_Source\PSoC5/UART_1.c ****     *  Sends a NULL terminated string to the TX buffer for transmission.
1125:Generated_Source\PSoC5/UART_1.c ****     *
1126:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1127:Generated_Source\PSoC5/UART_1.c ****     *  string[]: Pointer to the null terminated string array residing in RAM or ROM
1128:Generated_Source\PSoC5/UART_1.c ****     *
1129:Generated_Source\PSoC5/UART_1.c ****     * Return:
1130:Generated_Source\PSoC5/UART_1.c ****     *  None.
1131:Generated_Source\PSoC5/UART_1.c ****     *
1132:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1133:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1134:Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1135:Generated_Source\PSoC5/UART_1.c ****     *
1136:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1137:Generated_Source\PSoC5/UART_1.c ****     *  No.
1138:Generated_Source\PSoC5/UART_1.c ****     *
1139:Generated_Source\PSoC5/UART_1.c ****     * Theory:
1140:Generated_Source\PSoC5/UART_1.c ****     *  If there is not enough memory in the TX buffer for the entire string, this
1141:Generated_Source\PSoC5/UART_1.c ****     *  function blocks until the last character of the string is loaded into the
1142:Generated_Source\PSoC5/UART_1.c ****     *  TX buffer.
1143:Generated_Source\PSoC5/UART_1.c ****     *
1144:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1145:Generated_Source\PSoC5/UART_1.c ****     void UART_1_PutString(const char8 string[]) 
1146:Generated_Source\PSoC5/UART_1.c ****     {
 1301              		.loc 1 1146 0
 1302              		.cfi_startproc
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 44


 1303              		@ args = 0, pretend = 0, frame = 16
 1304              		@ frame_needed = 1, uses_anonymous_args = 0
 1305 0000 80B5     		push	{r7, lr}
 1306              		.cfi_def_cfa_offset 8
 1307              		.cfi_offset 7, -8
 1308              		.cfi_offset 14, -4
 1309 0002 84B0     		sub	sp, sp, #16
 1310              		.cfi_def_cfa_offset 24
 1311 0004 00AF     		add	r7, sp, #0
 1312              		.cfi_def_cfa_register 7
 1313 0006 7860     		str	r0, [r7, #4]
1147:Generated_Source\PSoC5/UART_1.c ****         uint16 bufIndex = 0u;
 1314              		.loc 1 1147 0
 1315 0008 0023     		movs	r3, #0
 1316 000a FB81     		strh	r3, [r7, #14]	@ movhi
1148:Generated_Source\PSoC5/UART_1.c **** 
1149:Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function */
1150:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 1317              		.loc 1 1150 0
 1318 000c 0B4B     		ldr	r3, .L85
 1319 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1320 0010 002B     		cmp	r3, #0
 1321 0012 10D0     		beq	.L81
1151:Generated_Source\PSoC5/UART_1.c ****         {
1152:Generated_Source\PSoC5/UART_1.c ****             /* This is a blocking function, it will not exit until all data is sent */
1153:Generated_Source\PSoC5/UART_1.c ****             while(string[bufIndex] != (char8) 0)
 1322              		.loc 1 1153 0
 1323 0014 09E0     		b	.L83
 1324              	.L84:
1154:Generated_Source\PSoC5/UART_1.c ****             {
1155:Generated_Source\PSoC5/UART_1.c ****                 UART_1_PutChar((uint8)string[bufIndex]);
 1325              		.loc 1 1155 0
 1326 0016 FB89     		ldrh	r3, [r7, #14]
 1327 0018 7A68     		ldr	r2, [r7, #4]
 1328 001a 1344     		add	r3, r3, r2
 1329 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1330 001e 1846     		mov	r0, r3
 1331 0020 FFF7FEFF 		bl	UART_1_PutChar
1156:Generated_Source\PSoC5/UART_1.c ****                 bufIndex++;
 1332              		.loc 1 1156 0
 1333 0024 FB89     		ldrh	r3, [r7, #14]
 1334 0026 0133     		adds	r3, r3, #1
 1335 0028 FB81     		strh	r3, [r7, #14]	@ movhi
 1336              	.L83:
1153:Generated_Source\PSoC5/UART_1.c ****             {
 1337              		.loc 1 1153 0
 1338 002a FB89     		ldrh	r3, [r7, #14]
 1339 002c 7A68     		ldr	r2, [r7, #4]
 1340 002e 1344     		add	r3, r3, r2
 1341 0030 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1342 0032 002B     		cmp	r3, #0
 1343 0034 EFD1     		bne	.L84
 1344              	.L81:
1157:Generated_Source\PSoC5/UART_1.c ****             }
1158:Generated_Source\PSoC5/UART_1.c ****         }
1159:Generated_Source\PSoC5/UART_1.c ****     }
 1345              		.loc 1 1159 0
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 45


 1346 0036 1037     		adds	r7, r7, #16
 1347              		.cfi_def_cfa_offset 8
 1348 0038 BD46     		mov	sp, r7
 1349              		.cfi_def_cfa_register 13
 1350              		@ sp needed
 1351 003a 80BD     		pop	{r7, pc}
 1352              	.L86:
 1353              		.align	2
 1354              	.L85:
 1355 003c 00000000 		.word	UART_1_initVar
 1356              		.cfi_endproc
 1357              	.LFE20:
 1358              		.size	UART_1_PutString, .-UART_1_PutString
 1359              		.section	.text.UART_1_PutArray,"ax",%progbits
 1360              		.align	2
 1361              		.global	UART_1_PutArray
 1362              		.thumb
 1363              		.thumb_func
 1364              		.type	UART_1_PutArray, %function
 1365              	UART_1_PutArray:
 1366              	.LFB21:
1160:Generated_Source\PSoC5/UART_1.c **** 
1161:Generated_Source\PSoC5/UART_1.c **** 
1162:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1163:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_PutArray
1164:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1165:Generated_Source\PSoC5/UART_1.c ****     *
1166:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1167:Generated_Source\PSoC5/UART_1.c ****     *  Places N bytes of data from a memory array into the TX buffer for
1168:Generated_Source\PSoC5/UART_1.c ****     *  transmission.
1169:Generated_Source\PSoC5/UART_1.c ****     *
1170:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1171:Generated_Source\PSoC5/UART_1.c ****     *  string[]: Address of the memory array residing in RAM or ROM.
1172:Generated_Source\PSoC5/UART_1.c ****     *  byteCount: Number of bytes to be transmitted. The type depends on TX Buffer
1173:Generated_Source\PSoC5/UART_1.c ****     *             Size parameter.
1174:Generated_Source\PSoC5/UART_1.c ****     *
1175:Generated_Source\PSoC5/UART_1.c ****     * Return:
1176:Generated_Source\PSoC5/UART_1.c ****     *  None.
1177:Generated_Source\PSoC5/UART_1.c ****     *
1178:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1179:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1180:Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1181:Generated_Source\PSoC5/UART_1.c ****     *
1182:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1183:Generated_Source\PSoC5/UART_1.c ****     *  No.
1184:Generated_Source\PSoC5/UART_1.c ****     *
1185:Generated_Source\PSoC5/UART_1.c ****     * Theory:
1186:Generated_Source\PSoC5/UART_1.c ****     *  If there is not enough memory in the TX buffer for the entire string, this
1187:Generated_Source\PSoC5/UART_1.c ****     *  function blocks until the last character of the string is loaded into the
1188:Generated_Source\PSoC5/UART_1.c ****     *  TX buffer.
1189:Generated_Source\PSoC5/UART_1.c ****     *
1190:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1191:Generated_Source\PSoC5/UART_1.c ****     void UART_1_PutArray(const uint8 string[], uint8 byteCount)
1192:Generated_Source\PSoC5/UART_1.c ****                                                                     
1193:Generated_Source\PSoC5/UART_1.c ****     {
 1367              		.loc 1 1193 0
 1368              		.cfi_startproc
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 46


 1369              		@ args = 0, pretend = 0, frame = 16
 1370              		@ frame_needed = 1, uses_anonymous_args = 0
 1371 0000 80B5     		push	{r7, lr}
 1372              		.cfi_def_cfa_offset 8
 1373              		.cfi_offset 7, -8
 1374              		.cfi_offset 14, -4
 1375 0002 84B0     		sub	sp, sp, #16
 1376              		.cfi_def_cfa_offset 24
 1377 0004 00AF     		add	r7, sp, #0
 1378              		.cfi_def_cfa_register 7
 1379 0006 7860     		str	r0, [r7, #4]
 1380 0008 0B46     		mov	r3, r1
 1381 000a FB70     		strb	r3, [r7, #3]
1194:Generated_Source\PSoC5/UART_1.c ****         uint8 bufIndex = 0u;
 1382              		.loc 1 1194 0
 1383 000c 0023     		movs	r3, #0
 1384 000e FB73     		strb	r3, [r7, #15]
1195:Generated_Source\PSoC5/UART_1.c **** 
1196:Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function */
1197:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 1385              		.loc 1 1197 0
 1386 0010 0A4B     		ldr	r3, .L91
 1387 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1388 0014 002B     		cmp	r3, #0
 1389 0016 0ED0     		beq	.L87
1198:Generated_Source\PSoC5/UART_1.c ****         {
1199:Generated_Source\PSoC5/UART_1.c ****             while(bufIndex < byteCount)
 1390              		.loc 1 1199 0
 1391 0018 09E0     		b	.L89
 1392              	.L90:
1200:Generated_Source\PSoC5/UART_1.c ****             {
1201:Generated_Source\PSoC5/UART_1.c ****                 UART_1_PutChar(string[bufIndex]);
 1393              		.loc 1 1201 0
 1394 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1395 001c 7A68     		ldr	r2, [r7, #4]
 1396 001e 1344     		add	r3, r3, r2
 1397 0020 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1398 0022 1846     		mov	r0, r3
 1399 0024 FFF7FEFF 		bl	UART_1_PutChar
1202:Generated_Source\PSoC5/UART_1.c ****                 bufIndex++;
 1400              		.loc 1 1202 0
 1401 0028 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1402 002a 0133     		adds	r3, r3, #1
 1403 002c FB73     		strb	r3, [r7, #15]
 1404              	.L89:
1199:Generated_Source\PSoC5/UART_1.c ****             {
 1405              		.loc 1 1199 0
 1406 002e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 1407 0030 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1408 0032 9A42     		cmp	r2, r3
 1409 0034 F1D3     		bcc	.L90
 1410              	.L87:
1203:Generated_Source\PSoC5/UART_1.c ****             }
1204:Generated_Source\PSoC5/UART_1.c ****         }
1205:Generated_Source\PSoC5/UART_1.c ****     }
 1411              		.loc 1 1205 0
 1412 0036 1037     		adds	r7, r7, #16
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 47


 1413              		.cfi_def_cfa_offset 8
 1414 0038 BD46     		mov	sp, r7
 1415              		.cfi_def_cfa_register 13
 1416              		@ sp needed
 1417 003a 80BD     		pop	{r7, pc}
 1418              	.L92:
 1419              		.align	2
 1420              	.L91:
 1421 003c 00000000 		.word	UART_1_initVar
 1422              		.cfi_endproc
 1423              	.LFE21:
 1424              		.size	UART_1_PutArray, .-UART_1_PutArray
 1425              		.section	.text.UART_1_PutCRLF,"ax",%progbits
 1426              		.align	2
 1427              		.global	UART_1_PutCRLF
 1428              		.thumb
 1429              		.thumb_func
 1430              		.type	UART_1_PutCRLF, %function
 1431              	UART_1_PutCRLF:
 1432              	.LFB22:
1206:Generated_Source\PSoC5/UART_1.c **** 
1207:Generated_Source\PSoC5/UART_1.c **** 
1208:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1209:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_PutCRLF
1210:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1211:Generated_Source\PSoC5/UART_1.c ****     *
1212:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1213:Generated_Source\PSoC5/UART_1.c ****     *  Writes a byte of data followed by a carriage return (0x0D) and line feed
1214:Generated_Source\PSoC5/UART_1.c ****     *  (0x0A) to the transmit buffer.
1215:Generated_Source\PSoC5/UART_1.c ****     *
1216:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1217:Generated_Source\PSoC5/UART_1.c ****     *  txDataByte: Data byte to transmit before the carriage return and line feed.
1218:Generated_Source\PSoC5/UART_1.c ****     *
1219:Generated_Source\PSoC5/UART_1.c ****     * Return:
1220:Generated_Source\PSoC5/UART_1.c ****     *  None.
1221:Generated_Source\PSoC5/UART_1.c ****     *
1222:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1223:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1224:Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1225:Generated_Source\PSoC5/UART_1.c ****     *
1226:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1227:Generated_Source\PSoC5/UART_1.c ****     *  No.
1228:Generated_Source\PSoC5/UART_1.c ****     *
1229:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1230:Generated_Source\PSoC5/UART_1.c ****     void UART_1_PutCRLF(uint8 txDataByte) 
1231:Generated_Source\PSoC5/UART_1.c ****     {
 1433              		.loc 1 1231 0
 1434              		.cfi_startproc
 1435              		@ args = 0, pretend = 0, frame = 8
 1436              		@ frame_needed = 1, uses_anonymous_args = 0
 1437 0000 80B5     		push	{r7, lr}
 1438              		.cfi_def_cfa_offset 8
 1439              		.cfi_offset 7, -8
 1440              		.cfi_offset 14, -4
 1441 0002 82B0     		sub	sp, sp, #8
 1442              		.cfi_def_cfa_offset 16
 1443 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 48


 1444              		.cfi_def_cfa_register 7
 1445 0006 0346     		mov	r3, r0
 1446 0008 FB71     		strb	r3, [r7, #7]
1232:Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function */
1233:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 1447              		.loc 1 1233 0
 1448 000a 084B     		ldr	r3, .L95
 1449 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1450 000e 002B     		cmp	r3, #0
 1451 0010 09D0     		beq	.L93
1234:Generated_Source\PSoC5/UART_1.c ****         {
1235:Generated_Source\PSoC5/UART_1.c ****             UART_1_PutChar(txDataByte);
 1452              		.loc 1 1235 0
 1453 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1454 0014 1846     		mov	r0, r3
 1455 0016 FFF7FEFF 		bl	UART_1_PutChar
1236:Generated_Source\PSoC5/UART_1.c ****             UART_1_PutChar(0x0Du);
 1456              		.loc 1 1236 0
 1457 001a 0D20     		movs	r0, #13
 1458 001c FFF7FEFF 		bl	UART_1_PutChar
1237:Generated_Source\PSoC5/UART_1.c ****             UART_1_PutChar(0x0Au);
 1459              		.loc 1 1237 0
 1460 0020 0A20     		movs	r0, #10
 1461 0022 FFF7FEFF 		bl	UART_1_PutChar
 1462              	.L93:
1238:Generated_Source\PSoC5/UART_1.c ****         }
1239:Generated_Source\PSoC5/UART_1.c ****     }
 1463              		.loc 1 1239 0
 1464 0026 0837     		adds	r7, r7, #8
 1465              		.cfi_def_cfa_offset 8
 1466 0028 BD46     		mov	sp, r7
 1467              		.cfi_def_cfa_register 13
 1468              		@ sp needed
 1469 002a 80BD     		pop	{r7, pc}
 1470              	.L96:
 1471              		.align	2
 1472              	.L95:
 1473 002c 00000000 		.word	UART_1_initVar
 1474              		.cfi_endproc
 1475              	.LFE22:
 1476              		.size	UART_1_PutCRLF, .-UART_1_PutCRLF
 1477              		.section	.text.UART_1_GetTxBufferSize,"ax",%progbits
 1478              		.align	2
 1479              		.global	UART_1_GetTxBufferSize
 1480              		.thumb
 1481              		.thumb_func
 1482              		.type	UART_1_GetTxBufferSize, %function
 1483              	UART_1_GetTxBufferSize:
 1484              	.LFB23:
1240:Generated_Source\PSoC5/UART_1.c **** 
1241:Generated_Source\PSoC5/UART_1.c **** 
1242:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1243:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_GetTxBufferSize
1244:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1245:Generated_Source\PSoC5/UART_1.c ****     *
1246:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1247:Generated_Source\PSoC5/UART_1.c ****     *  Returns the number of bytes in the TX buffer which are waiting to be 
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 49


1248:Generated_Source\PSoC5/UART_1.c ****     *  transmitted.
1249:Generated_Source\PSoC5/UART_1.c ****     *  * TX software buffer is disabled (TX Buffer Size parameter is equal to 4): 
1250:Generated_Source\PSoC5/UART_1.c ****     *    returns 0 for empty TX FIFO, 1 for not full TX FIFO or 4 for full TX FIFO.
1251:Generated_Source\PSoC5/UART_1.c ****     *  * TX software buffer is enabled: returns the number of bytes in the TX 
1252:Generated_Source\PSoC5/UART_1.c ****     *    software buffer which are waiting to be transmitted. Bytes available in the
1253:Generated_Source\PSoC5/UART_1.c ****     *    TX FIFO do not count.
1254:Generated_Source\PSoC5/UART_1.c ****     *
1255:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1256:Generated_Source\PSoC5/UART_1.c ****     *  None.
1257:Generated_Source\PSoC5/UART_1.c ****     *
1258:Generated_Source\PSoC5/UART_1.c ****     * Return:
1259:Generated_Source\PSoC5/UART_1.c ****     *  Number of bytes used in the TX buffer. Return value type depends on the TX 
1260:Generated_Source\PSoC5/UART_1.c ****     *  Buffer Size parameter.
1261:Generated_Source\PSoC5/UART_1.c ****     *
1262:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1263:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferWrite - used to calculate left space.
1264:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferRead - used to calculate left space.
1265:Generated_Source\PSoC5/UART_1.c ****     *
1266:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1267:Generated_Source\PSoC5/UART_1.c ****     *  No.
1268:Generated_Source\PSoC5/UART_1.c ****     *
1269:Generated_Source\PSoC5/UART_1.c ****     * Theory:
1270:Generated_Source\PSoC5/UART_1.c ****     *  Allows the user to find out how full the TX Buffer is.
1271:Generated_Source\PSoC5/UART_1.c ****     *
1272:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1273:Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_GetTxBufferSize(void)
1274:Generated_Source\PSoC5/UART_1.c ****                                                             
1275:Generated_Source\PSoC5/UART_1.c ****     {
 1485              		.loc 1 1275 0
 1486              		.cfi_startproc
 1487              		@ args = 0, pretend = 0, frame = 8
 1488              		@ frame_needed = 1, uses_anonymous_args = 0
 1489              		@ link register save eliminated.
 1490 0000 80B4     		push	{r7}
 1491              		.cfi_def_cfa_offset 4
 1492              		.cfi_offset 7, -4
 1493 0002 83B0     		sub	sp, sp, #12
 1494              		.cfi_def_cfa_offset 16
 1495 0004 00AF     		add	r7, sp, #0
 1496              		.cfi_def_cfa_register 7
1276:Generated_Source\PSoC5/UART_1.c ****         uint8 size;
1277:Generated_Source\PSoC5/UART_1.c **** 
1278:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_INTERRUPT_ENABLED)
1279:Generated_Source\PSoC5/UART_1.c **** 
1280:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt. */
1281:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableTxInt();
1282:Generated_Source\PSoC5/UART_1.c **** 
1283:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_txBufferRead == UART_1_txBufferWrite)
1284:Generated_Source\PSoC5/UART_1.c ****         {
1285:Generated_Source\PSoC5/UART_1.c ****             size = 0u;
1286:Generated_Source\PSoC5/UART_1.c ****         }
1287:Generated_Source\PSoC5/UART_1.c ****         else if(UART_1_txBufferRead < UART_1_txBufferWrite)
1288:Generated_Source\PSoC5/UART_1.c ****         {
1289:Generated_Source\PSoC5/UART_1.c ****             size = (UART_1_txBufferWrite - UART_1_txBufferRead);
1290:Generated_Source\PSoC5/UART_1.c ****         }
1291:Generated_Source\PSoC5/UART_1.c ****         else
1292:Generated_Source\PSoC5/UART_1.c ****         {
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 50


1293:Generated_Source\PSoC5/UART_1.c ****             size = (UART_1_TX_BUFFER_SIZE - UART_1_txBufferRead) +
1294:Generated_Source\PSoC5/UART_1.c ****                     UART_1_txBufferWrite;
1295:Generated_Source\PSoC5/UART_1.c ****         }
1296:Generated_Source\PSoC5/UART_1.c **** 
1297:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableTxInt();
1298:Generated_Source\PSoC5/UART_1.c **** 
1299:Generated_Source\PSoC5/UART_1.c ****     #else
1300:Generated_Source\PSoC5/UART_1.c **** 
1301:Generated_Source\PSoC5/UART_1.c ****         size = UART_1_TXSTATUS_REG;
 1497              		.loc 1 1301 0
 1498 0006 0E4B     		ldr	r3, .L102
 1499 0008 1B78     		ldrb	r3, [r3]
 1500 000a FB71     		strb	r3, [r7, #7]
1302:Generated_Source\PSoC5/UART_1.c **** 
1303:Generated_Source\PSoC5/UART_1.c ****         /* Is the fifo is full. */
1304:Generated_Source\PSoC5/UART_1.c ****         if((size & UART_1_TX_STS_FIFO_FULL) != 0u)
 1501              		.loc 1 1304 0
 1502 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1503 000e 03F00403 		and	r3, r3, #4
 1504 0012 002B     		cmp	r3, #0
 1505 0014 02D0     		beq	.L98
1305:Generated_Source\PSoC5/UART_1.c ****         {
1306:Generated_Source\PSoC5/UART_1.c ****             size = UART_1_FIFO_LENGTH;
 1506              		.loc 1 1306 0
 1507 0016 0423     		movs	r3, #4
 1508 0018 FB71     		strb	r3, [r7, #7]
 1509 001a 09E0     		b	.L99
 1510              	.L98:
1307:Generated_Source\PSoC5/UART_1.c ****         }
1308:Generated_Source\PSoC5/UART_1.c ****         else if((size & UART_1_TX_STS_FIFO_EMPTY) != 0u)
 1511              		.loc 1 1308 0
 1512 001c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1513 001e 03F00203 		and	r3, r3, #2
 1514 0022 002B     		cmp	r3, #0
 1515 0024 02D0     		beq	.L100
1309:Generated_Source\PSoC5/UART_1.c ****         {
1310:Generated_Source\PSoC5/UART_1.c ****             size = 0u;
 1516              		.loc 1 1310 0
 1517 0026 0023     		movs	r3, #0
 1518 0028 FB71     		strb	r3, [r7, #7]
 1519 002a 01E0     		b	.L99
 1520              	.L100:
1311:Generated_Source\PSoC5/UART_1.c ****         }
1312:Generated_Source\PSoC5/UART_1.c ****         else
1313:Generated_Source\PSoC5/UART_1.c ****         {
1314:Generated_Source\PSoC5/UART_1.c ****             /* We only know there is data in the fifo. */
1315:Generated_Source\PSoC5/UART_1.c ****             size = 1u;
 1521              		.loc 1 1315 0
 1522 002c 0123     		movs	r3, #1
 1523 002e FB71     		strb	r3, [r7, #7]
 1524              	.L99:
1316:Generated_Source\PSoC5/UART_1.c ****         }
1317:Generated_Source\PSoC5/UART_1.c **** 
1318:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
1319:Generated_Source\PSoC5/UART_1.c **** 
1320:Generated_Source\PSoC5/UART_1.c ****     return(size);
 1525              		.loc 1 1320 0
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 51


 1526 0030 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
1321:Generated_Source\PSoC5/UART_1.c ****     }
 1527              		.loc 1 1321 0
 1528 0032 1846     		mov	r0, r3
 1529 0034 0C37     		adds	r7, r7, #12
 1530              		.cfi_def_cfa_offset 4
 1531 0036 BD46     		mov	sp, r7
 1532              		.cfi_def_cfa_register 13
 1533              		@ sp needed
 1534 0038 5DF8047B 		ldr	r7, [sp], #4
 1535              		.cfi_restore 7
 1536              		.cfi_def_cfa_offset 0
 1537 003c 7047     		bx	lr
 1538              	.L103:
 1539 003e 00BF     		.align	2
 1540              	.L102:
 1541 0040 69650040 		.word	1073767785
 1542              		.cfi_endproc
 1543              	.LFE23:
 1544              		.size	UART_1_GetTxBufferSize, .-UART_1_GetTxBufferSize
 1545              		.section	.text.UART_1_ClearTxBuffer,"ax",%progbits
 1546              		.align	2
 1547              		.global	UART_1_ClearTxBuffer
 1548              		.thumb
 1549              		.thumb_func
 1550              		.type	UART_1_ClearTxBuffer, %function
 1551              	UART_1_ClearTxBuffer:
 1552              	.LFB24:
1322:Generated_Source\PSoC5/UART_1.c **** 
1323:Generated_Source\PSoC5/UART_1.c **** 
1324:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1325:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ClearTxBuffer
1326:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1327:Generated_Source\PSoC5/UART_1.c ****     *
1328:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1329:Generated_Source\PSoC5/UART_1.c ****     *  Clears all data from the TX buffer and hardware TX FIFO.
1330:Generated_Source\PSoC5/UART_1.c ****     *
1331:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1332:Generated_Source\PSoC5/UART_1.c ****     *  None.
1333:Generated_Source\PSoC5/UART_1.c ****     *
1334:Generated_Source\PSoC5/UART_1.c ****     * Return:
1335:Generated_Source\PSoC5/UART_1.c ****     *  None.
1336:Generated_Source\PSoC5/UART_1.c ****     *
1337:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1338:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferWrite - cleared to zero.
1339:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferRead - cleared to zero.
1340:Generated_Source\PSoC5/UART_1.c ****     *
1341:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1342:Generated_Source\PSoC5/UART_1.c ****     *  No.
1343:Generated_Source\PSoC5/UART_1.c ****     *
1344:Generated_Source\PSoC5/UART_1.c ****     * Theory:
1345:Generated_Source\PSoC5/UART_1.c ****     *  Setting the pointers to zero makes the system believe there is no data to
1346:Generated_Source\PSoC5/UART_1.c ****     *  read and writing will resume at address 0 overwriting any data that may have
1347:Generated_Source\PSoC5/UART_1.c ****     *  remained in the RAM.
1348:Generated_Source\PSoC5/UART_1.c ****     *
1349:Generated_Source\PSoC5/UART_1.c ****     * Side Effects:
1350:Generated_Source\PSoC5/UART_1.c ****     *  Data waiting in the transmit buffer is not sent; a byte that is currently
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 52


1351:Generated_Source\PSoC5/UART_1.c ****     *  transmitting finishes transmitting.
1352:Generated_Source\PSoC5/UART_1.c ****     *
1353:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1354:Generated_Source\PSoC5/UART_1.c ****     void UART_1_ClearTxBuffer(void) 
1355:Generated_Source\PSoC5/UART_1.c ****     {
 1553              		.loc 1 1355 0
 1554              		.cfi_startproc
 1555              		@ args = 0, pretend = 0, frame = 8
 1556              		@ frame_needed = 1, uses_anonymous_args = 0
 1557 0000 80B5     		push	{r7, lr}
 1558              		.cfi_def_cfa_offset 8
 1559              		.cfi_offset 7, -8
 1560              		.cfi_offset 14, -4
 1561 0002 82B0     		sub	sp, sp, #8
 1562              		.cfi_def_cfa_offset 16
 1563 0004 00AF     		add	r7, sp, #0
 1564              		.cfi_def_cfa_register 7
1356:Generated_Source\PSoC5/UART_1.c ****         uint8 enableInterrupts;
1357:Generated_Source\PSoC5/UART_1.c **** 
1358:Generated_Source\PSoC5/UART_1.c ****         enableInterrupts = CyEnterCriticalSection();
 1565              		.loc 1 1358 0
 1566 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 1567 000a 0346     		mov	r3, r0
 1568 000c FB71     		strb	r3, [r7, #7]
1359:Generated_Source\PSoC5/UART_1.c ****         /* Clear the HW FIFO */
1360:Generated_Source\PSoC5/UART_1.c ****         UART_1_TXDATA_AUX_CTL_REG |= (uint8)  UART_1_TX_FIFO_CLR;
 1569              		.loc 1 1360 0
 1570 000e 0B4A     		ldr	r2, .L105
 1571 0010 0A4B     		ldr	r3, .L105
 1572 0012 1B78     		ldrb	r3, [r3]
 1573 0014 DBB2     		uxtb	r3, r3
 1574 0016 43F00103 		orr	r3, r3, #1
 1575 001a DBB2     		uxtb	r3, r3
 1576 001c 1370     		strb	r3, [r2]
1361:Generated_Source\PSoC5/UART_1.c ****         UART_1_TXDATA_AUX_CTL_REG &= (uint8) ~UART_1_TX_FIFO_CLR;
 1577              		.loc 1 1361 0
 1578 001e 074A     		ldr	r2, .L105
 1579 0020 064B     		ldr	r3, .L105
 1580 0022 1B78     		ldrb	r3, [r3]
 1581 0024 DBB2     		uxtb	r3, r3
 1582 0026 23F00103 		bic	r3, r3, #1
 1583 002a DBB2     		uxtb	r3, r3
 1584 002c 1370     		strb	r3, [r2]
1362:Generated_Source\PSoC5/UART_1.c ****         CyExitCriticalSection(enableInterrupts);
 1585              		.loc 1 1362 0
 1586 002e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1587 0030 1846     		mov	r0, r3
 1588 0032 FFF7FEFF 		bl	CyExitCriticalSection
1363:Generated_Source\PSoC5/UART_1.c **** 
1364:Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_INTERRUPT_ENABLED)
1365:Generated_Source\PSoC5/UART_1.c **** 
1366:Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt. */
1367:Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableTxInt();
1368:Generated_Source\PSoC5/UART_1.c **** 
1369:Generated_Source\PSoC5/UART_1.c ****         UART_1_txBufferRead = 0u;
1370:Generated_Source\PSoC5/UART_1.c ****         UART_1_txBufferWrite = 0u;
1371:Generated_Source\PSoC5/UART_1.c **** 
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 53


1372:Generated_Source\PSoC5/UART_1.c ****         /* Enable Tx interrupt. */
1373:Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableTxInt();
1374:Generated_Source\PSoC5/UART_1.c **** 
1375:Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
1376:Generated_Source\PSoC5/UART_1.c ****     }
 1589              		.loc 1 1376 0
 1590 0036 0837     		adds	r7, r7, #8
 1591              		.cfi_def_cfa_offset 8
 1592 0038 BD46     		mov	sp, r7
 1593              		.cfi_def_cfa_register 13
 1594              		@ sp needed
 1595 003a 80BD     		pop	{r7, pc}
 1596              	.L106:
 1597              		.align	2
 1598              	.L105:
 1599 003c 99650040 		.word	1073767833
 1600              		.cfi_endproc
 1601              	.LFE24:
 1602              		.size	UART_1_ClearTxBuffer, .-UART_1_ClearTxBuffer
 1603              		.section	.text.UART_1_SendBreak,"ax",%progbits
 1604              		.align	2
 1605              		.global	UART_1_SendBreak
 1606              		.thumb
 1607              		.thumb_func
 1608              		.type	UART_1_SendBreak, %function
 1609              	UART_1_SendBreak:
 1610              	.LFB25:
1377:Generated_Source\PSoC5/UART_1.c **** 
1378:Generated_Source\PSoC5/UART_1.c **** 
1379:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1380:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SendBreak
1381:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1382:Generated_Source\PSoC5/UART_1.c ****     *
1383:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1384:Generated_Source\PSoC5/UART_1.c ****     *  Transmits a break signal on the bus.
1385:Generated_Source\PSoC5/UART_1.c ****     *
1386:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1387:Generated_Source\PSoC5/UART_1.c ****     *  uint8 retMode:  Send Break return mode. See the following table for options.
1388:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_SEND_BREAK - Initialize registers for break, send the Break
1389:Generated_Source\PSoC5/UART_1.c ****     *       signal and return immediately.
1390:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_WAIT_FOR_COMPLETE_REINIT - Wait until break transmission is
1391:Generated_Source\PSoC5/UART_1.c ****     *       complete, reinitialize registers to normal transmission mode then return
1392:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_REINIT - Reinitialize registers to normal transmission mode
1393:Generated_Source\PSoC5/UART_1.c ****     *       then return.
1394:Generated_Source\PSoC5/UART_1.c ****     *   UART_1_SEND_WAIT_REINIT - Performs both options: 
1395:Generated_Source\PSoC5/UART_1.c ****     *      UART_1_SEND_BREAK and UART_1_WAIT_FOR_COMPLETE_REINIT.
1396:Generated_Source\PSoC5/UART_1.c ****     *      This option is recommended for most cases.
1397:Generated_Source\PSoC5/UART_1.c ****     *
1398:Generated_Source\PSoC5/UART_1.c ****     * Return:
1399:Generated_Source\PSoC5/UART_1.c ****     *  None.
1400:Generated_Source\PSoC5/UART_1.c ****     *
1401:Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1402:Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1403:Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1404:Generated_Source\PSoC5/UART_1.c ****     *  txPeriod - static variable, used for keeping TX period configuration.
1405:Generated_Source\PSoC5/UART_1.c ****     *
1406:Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 54


1407:Generated_Source\PSoC5/UART_1.c ****     *  No.
1408:Generated_Source\PSoC5/UART_1.c ****     *
1409:Generated_Source\PSoC5/UART_1.c ****     * Theory:
1410:Generated_Source\PSoC5/UART_1.c ****     *  SendBreak function initializes registers to send 13-bit break signal. It is
1411:Generated_Source\PSoC5/UART_1.c ****     *  important to return the registers configuration to normal for continue 8-bit
1412:Generated_Source\PSoC5/UART_1.c ****     *  operation.
1413:Generated_Source\PSoC5/UART_1.c ****     *  There are 3 variants for this API usage:
1414:Generated_Source\PSoC5/UART_1.c ****     *  1) SendBreak(3) - function will send the Break signal and take care on the
1415:Generated_Source\PSoC5/UART_1.c ****     *     configuration returning. Function will block CPU until transmission
1416:Generated_Source\PSoC5/UART_1.c ****     *     complete.
1417:Generated_Source\PSoC5/UART_1.c ****     *  2) User may want to use blocking time if UART configured to the low speed
1418:Generated_Source\PSoC5/UART_1.c ****     *     operation
1419:Generated_Source\PSoC5/UART_1.c ****     *     Example for this case:
1420:Generated_Source\PSoC5/UART_1.c ****     *     SendBreak(0);     - initialize Break signal transmission
1421:Generated_Source\PSoC5/UART_1.c ****     *         Add your code here to use CPU time
1422:Generated_Source\PSoC5/UART_1.c ****     *     SendBreak(1);     - complete Break operation
1423:Generated_Source\PSoC5/UART_1.c ****     *  3) Same to 2) but user may want to initialize and use the interrupt to
1424:Generated_Source\PSoC5/UART_1.c ****     *     complete break operation.
1425:Generated_Source\PSoC5/UART_1.c ****     *     Example for this case:
1426:Generated_Source\PSoC5/UART_1.c ****     *     Initialize TX interrupt with "TX - On TX Complete" parameter
1427:Generated_Source\PSoC5/UART_1.c ****     *     SendBreak(0);     - initialize Break signal transmission
1428:Generated_Source\PSoC5/UART_1.c ****     *         Add your code here to use CPU time
1429:Generated_Source\PSoC5/UART_1.c ****     *     When interrupt appear with UART_1_TX_STS_COMPLETE status:
1430:Generated_Source\PSoC5/UART_1.c ****     *     SendBreak(2);     - complete Break operation
1431:Generated_Source\PSoC5/UART_1.c ****     *
1432:Generated_Source\PSoC5/UART_1.c ****     * Side Effects:
1433:Generated_Source\PSoC5/UART_1.c ****     *  The UART_1_SendBreak() function initializes registers to send a
1434:Generated_Source\PSoC5/UART_1.c ****     *  break signal.
1435:Generated_Source\PSoC5/UART_1.c ****     *  Break signal length depends on the break signal bits configuration.
1436:Generated_Source\PSoC5/UART_1.c ****     *  The register configuration should be reinitialized before normal 8-bit
1437:Generated_Source\PSoC5/UART_1.c ****     *  communication can continue.
1438:Generated_Source\PSoC5/UART_1.c ****     *
1439:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1440:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SendBreak(uint8 retMode) 
1441:Generated_Source\PSoC5/UART_1.c ****     {
 1611              		.loc 1 1441 0
 1612              		.cfi_startproc
 1613              		@ args = 0, pretend = 0, frame = 16
 1614              		@ frame_needed = 1, uses_anonymous_args = 0
 1615              		@ link register save eliminated.
 1616 0000 80B4     		push	{r7}
 1617              		.cfi_def_cfa_offset 4
 1618              		.cfi_offset 7, -4
 1619 0002 85B0     		sub	sp, sp, #20
 1620              		.cfi_def_cfa_offset 24
 1621 0004 00AF     		add	r7, sp, #0
 1622              		.cfi_def_cfa_register 7
 1623 0006 0346     		mov	r3, r0
 1624 0008 FB71     		strb	r3, [r7, #7]
1442:Generated_Source\PSoC5/UART_1.c **** 
1443:Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function*/
1444:Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 1625              		.loc 1 1444 0
 1626 000a 1F4B     		ldr	r3, .L115
 1627 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1628 000e 002B     		cmp	r3, #0
 1629 0010 35D0     		beq	.L107
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 55


 1630              	.LBB2:
1445:Generated_Source\PSoC5/UART_1.c ****         {
1446:Generated_Source\PSoC5/UART_1.c ****             /* Set the Counter to 13-bits and transmit a 00 byte */
1447:Generated_Source\PSoC5/UART_1.c ****             /* When that is done then reset the counter value back */
1448:Generated_Source\PSoC5/UART_1.c ****             uint8 tmpStat;
1449:Generated_Source\PSoC5/UART_1.c **** 
1450:Generated_Source\PSoC5/UART_1.c ****         #if(UART_1_HD_ENABLED) /* Half Duplex mode*/
1451:Generated_Source\PSoC5/UART_1.c **** 
1452:Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_SEND_BREAK) ||
1453:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT ) )
1454:Generated_Source\PSoC5/UART_1.c ****             {
1455:Generated_Source\PSoC5/UART_1.c ****                 /* CTRL_HD_SEND_BREAK - sends break bits in HD mode */
1456:Generated_Source\PSoC5/UART_1.c ****                 UART_1_WriteControlRegister(UART_1_ReadControlRegister() |
1457:Generated_Source\PSoC5/UART_1.c ****                                                       UART_1_CTRL_HD_SEND_BREAK);
1458:Generated_Source\PSoC5/UART_1.c ****                 /* Send zeros */
1459:Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXDATA_REG = 0u;
1460:Generated_Source\PSoC5/UART_1.c **** 
1461:Generated_Source\PSoC5/UART_1.c ****                 do /* Wait until transmit starts */
1462:Generated_Source\PSoC5/UART_1.c ****                 {
1463:Generated_Source\PSoC5/UART_1.c ****                     tmpStat = UART_1_TXSTATUS_REG;
1464:Generated_Source\PSoC5/UART_1.c ****                 }
1465:Generated_Source\PSoC5/UART_1.c ****                 while((tmpStat & UART_1_TX_STS_FIFO_EMPTY) != 0u);
1466:Generated_Source\PSoC5/UART_1.c ****             }
1467:Generated_Source\PSoC5/UART_1.c **** 
1468:Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_WAIT_FOR_COMPLETE_REINIT) ||
1469:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1470:Generated_Source\PSoC5/UART_1.c ****             {
1471:Generated_Source\PSoC5/UART_1.c ****                 do /* Wait until transmit complete */
1472:Generated_Source\PSoC5/UART_1.c ****                 {
1473:Generated_Source\PSoC5/UART_1.c ****                     tmpStat = UART_1_TXSTATUS_REG;
1474:Generated_Source\PSoC5/UART_1.c ****                 }
1475:Generated_Source\PSoC5/UART_1.c ****                 while(((uint8)~tmpStat & UART_1_TX_STS_COMPLETE) != 0u);
1476:Generated_Source\PSoC5/UART_1.c ****             }
1477:Generated_Source\PSoC5/UART_1.c **** 
1478:Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_WAIT_FOR_COMPLETE_REINIT) ||
1479:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_REINIT) ||
1480:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1481:Generated_Source\PSoC5/UART_1.c ****             {
1482:Generated_Source\PSoC5/UART_1.c ****                 UART_1_WriteControlRegister(UART_1_ReadControlRegister() &
1483:Generated_Source\PSoC5/UART_1.c ****                                               (uint8)~UART_1_CTRL_HD_SEND_BREAK);
1484:Generated_Source\PSoC5/UART_1.c ****             }
1485:Generated_Source\PSoC5/UART_1.c **** 
1486:Generated_Source\PSoC5/UART_1.c ****         #else /* UART_1_HD_ENABLED Full Duplex mode */
1487:Generated_Source\PSoC5/UART_1.c **** 
1488:Generated_Source\PSoC5/UART_1.c ****             static uint8 txPeriod;
1489:Generated_Source\PSoC5/UART_1.c **** 
1490:Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_SEND_BREAK) ||
 1631              		.loc 1 1490 0
 1632 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1633 0014 002B     		cmp	r3, #0
 1634 0016 02D0     		beq	.L109
 1635              		.loc 1 1490 0 is_stmt 0 discriminator 1
 1636 0018 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1637 001a 032B     		cmp	r3, #3
 1638 001c 12D1     		bne	.L110
 1639              	.L109:
1491:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 56


1492:Generated_Source\PSoC5/UART_1.c ****             {
1493:Generated_Source\PSoC5/UART_1.c ****                 /* CTRL_HD_SEND_BREAK - skip to send parity bit at Break signal in Full Duplex mode
1494:Generated_Source\PSoC5/UART_1.c ****                 #if( (UART_1_PARITY_TYPE != UART_1__B_UART__NONE_REVB) || \
1495:Generated_Source\PSoC5/UART_1.c ****                                     (UART_1_PARITY_TYPE_SW != 0u) )
1496:Generated_Source\PSoC5/UART_1.c ****                     UART_1_WriteControlRegister(UART_1_ReadControlRegister() |
1497:Generated_Source\PSoC5/UART_1.c ****                                                           UART_1_CTRL_HD_SEND_BREAK);
1498:Generated_Source\PSoC5/UART_1.c ****                 #endif /* End UART_1_PARITY_TYPE != UART_1__B_UART__NONE_REVB  */
1499:Generated_Source\PSoC5/UART_1.c **** 
1500:Generated_Source\PSoC5/UART_1.c ****                 #if(UART_1_TXCLKGEN_DP)
1501:Generated_Source\PSoC5/UART_1.c ****                     txPeriod = UART_1_TXBITCLKTX_COMPLETE_REG;
 1640              		.loc 1 1501 0 is_stmt 1
 1641 001e 1B4B     		ldr	r3, .L115+4
 1642 0020 1B78     		ldrb	r3, [r3]
 1643 0022 DAB2     		uxtb	r2, r3
 1644 0024 1A4B     		ldr	r3, .L115+8
 1645 0026 1A70     		strb	r2, [r3]
1502:Generated_Source\PSoC5/UART_1.c ****                     UART_1_TXBITCLKTX_COMPLETE_REG = UART_1_TXBITCTR_BREAKBITS;
 1646              		.loc 1 1502 0
 1647 0028 184B     		ldr	r3, .L115+4
 1648 002a 6722     		movs	r2, #103
 1649 002c 1A70     		strb	r2, [r3]
1503:Generated_Source\PSoC5/UART_1.c ****                 #else
1504:Generated_Source\PSoC5/UART_1.c ****                     txPeriod = UART_1_TXBITCTR_PERIOD_REG;
1505:Generated_Source\PSoC5/UART_1.c ****                     UART_1_TXBITCTR_PERIOD_REG = UART_1_TXBITCTR_BREAKBITS8X;
1506:Generated_Source\PSoC5/UART_1.c ****                 #endif /* End UART_1_TXCLKGEN_DP */
1507:Generated_Source\PSoC5/UART_1.c **** 
1508:Generated_Source\PSoC5/UART_1.c ****                 /* Send zeros */
1509:Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXDATA_REG = 0u;
 1650              		.loc 1 1509 0
 1651 002e 194B     		ldr	r3, .L115+12
 1652 0030 0022     		movs	r2, #0
 1653 0032 1A70     		strb	r2, [r3]
 1654              	.L111:
1510:Generated_Source\PSoC5/UART_1.c **** 
1511:Generated_Source\PSoC5/UART_1.c ****                 do /* Wait until transmit starts */
1512:Generated_Source\PSoC5/UART_1.c ****                 {
1513:Generated_Source\PSoC5/UART_1.c ****                     tmpStat = UART_1_TXSTATUS_REG;
 1655              		.loc 1 1513 0 discriminator 1
 1656 0034 184B     		ldr	r3, .L115+16
 1657 0036 1B78     		ldrb	r3, [r3]
 1658 0038 FB73     		strb	r3, [r7, #15]
1514:Generated_Source\PSoC5/UART_1.c ****                 }
1515:Generated_Source\PSoC5/UART_1.c ****                 while((tmpStat & UART_1_TX_STS_FIFO_EMPTY) != 0u);
 1659              		.loc 1 1515 0 discriminator 1
 1660 003a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1661 003c 03F00203 		and	r3, r3, #2
 1662 0040 002B     		cmp	r3, #0
 1663 0042 F7D1     		bne	.L111
 1664              	.L110:
1516:Generated_Source\PSoC5/UART_1.c ****             }
1517:Generated_Source\PSoC5/UART_1.c **** 
1518:Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_WAIT_FOR_COMPLETE_REINIT) ||
 1665              		.loc 1 1518 0
 1666 0044 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1667 0046 012B     		cmp	r3, #1
 1668 0048 02D0     		beq	.L112
 1669              		.loc 1 1518 0 is_stmt 0 discriminator 1
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 57


 1670 004a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1671 004c 032B     		cmp	r3, #3
 1672 004e 09D1     		bne	.L113
 1673              	.L112:
1519:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1520:Generated_Source\PSoC5/UART_1.c ****             {
1521:Generated_Source\PSoC5/UART_1.c ****                 do /* Wait until transmit complete */
1522:Generated_Source\PSoC5/UART_1.c ****                 {
1523:Generated_Source\PSoC5/UART_1.c ****                     tmpStat = UART_1_TXSTATUS_REG;
 1674              		.loc 1 1523 0 is_stmt 1 discriminator 1
 1675 0050 114B     		ldr	r3, .L115+16
 1676 0052 1B78     		ldrb	r3, [r3]
 1677 0054 FB73     		strb	r3, [r7, #15]
1524:Generated_Source\PSoC5/UART_1.c ****                 }
1525:Generated_Source\PSoC5/UART_1.c ****                 while(((uint8)~tmpStat & UART_1_TX_STS_COMPLETE) != 0u);
 1678              		.loc 1 1525 0 discriminator 1
 1679 0056 FB7B     		ldrb	r3, [r7, #15]
 1680 0058 DB43     		mvns	r3, r3
 1681 005a DBB2     		uxtb	r3, r3
 1682 005c 03F00103 		and	r3, r3, #1
 1683 0060 002B     		cmp	r3, #0
 1684 0062 F5D1     		bne	.L112
 1685              	.L113:
1526:Generated_Source\PSoC5/UART_1.c ****             }
1527:Generated_Source\PSoC5/UART_1.c **** 
1528:Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_WAIT_FOR_COMPLETE_REINIT) ||
 1686              		.loc 1 1528 0
 1687 0064 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1688 0066 012B     		cmp	r3, #1
 1689 0068 05D0     		beq	.L114
 1690              		.loc 1 1528 0 is_stmt 0 discriminator 1
 1691 006a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1692 006c 022B     		cmp	r3, #2
 1693 006e 02D0     		beq	.L114
1529:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_REINIT) ||
 1694              		.loc 1 1529 0 is_stmt 1
 1695 0070 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1696 0072 032B     		cmp	r3, #3
 1697 0074 03D1     		bne	.L107
 1698              	.L114:
1530:Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1531:Generated_Source\PSoC5/UART_1.c ****             {
1532:Generated_Source\PSoC5/UART_1.c **** 
1533:Generated_Source\PSoC5/UART_1.c ****             #if(UART_1_TXCLKGEN_DP)
1534:Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXBITCLKTX_COMPLETE_REG = txPeriod;
 1699              		.loc 1 1534 0
 1700 0076 054B     		ldr	r3, .L115+4
 1701 0078 054A     		ldr	r2, .L115+8
 1702 007a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1703 007c 1A70     		strb	r2, [r3]
 1704              	.L107:
 1705              	.LBE2:
1535:Generated_Source\PSoC5/UART_1.c ****             #else
1536:Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXBITCTR_PERIOD_REG = txPeriod;
1537:Generated_Source\PSoC5/UART_1.c ****             #endif /* End UART_1_TXCLKGEN_DP */
1538:Generated_Source\PSoC5/UART_1.c **** 
1539:Generated_Source\PSoC5/UART_1.c ****             #if( (UART_1_PARITY_TYPE != UART_1__B_UART__NONE_REVB) || \
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 58


1540:Generated_Source\PSoC5/UART_1.c ****                  (UART_1_PARITY_TYPE_SW != 0u) )
1541:Generated_Source\PSoC5/UART_1.c ****                 UART_1_WriteControlRegister(UART_1_ReadControlRegister() &
1542:Generated_Source\PSoC5/UART_1.c ****                                                       (uint8) ~UART_1_CTRL_HD_SEND_BREAK);
1543:Generated_Source\PSoC5/UART_1.c ****             #endif /* End UART_1_PARITY_TYPE != NONE */
1544:Generated_Source\PSoC5/UART_1.c ****             }
1545:Generated_Source\PSoC5/UART_1.c ****         #endif    /* End UART_1_HD_ENABLED */
1546:Generated_Source\PSoC5/UART_1.c ****         }
1547:Generated_Source\PSoC5/UART_1.c ****     }
 1706              		.loc 1 1547 0
 1707 007e 1437     		adds	r7, r7, #20
 1708              		.cfi_def_cfa_offset 4
 1709 0080 BD46     		mov	sp, r7
 1710              		.cfi_def_cfa_register 13
 1711              		@ sp needed
 1712 0082 5DF8047B 		ldr	r7, [sp], #4
 1713              		.cfi_restore 7
 1714              		.cfi_def_cfa_offset 0
 1715 0086 7047     		bx	lr
 1716              	.L116:
 1717              		.align	2
 1718              	.L115:
 1719 0088 00000000 		.word	UART_1_initVar
 1720 008c 38650040 		.word	1073767736
 1721 0090 06000000 		.word	txPeriod.4985
 1722 0094 49650040 		.word	1073767753
 1723 0098 69650040 		.word	1073767785
 1724              		.cfi_endproc
 1725              	.LFE25:
 1726              		.size	UART_1_SendBreak, .-UART_1_SendBreak
 1727              		.section	.text.UART_1_SetTxAddressMode,"ax",%progbits
 1728              		.align	2
 1729              		.global	UART_1_SetTxAddressMode
 1730              		.thumb
 1731              		.thumb_func
 1732              		.type	UART_1_SetTxAddressMode, %function
 1733              	UART_1_SetTxAddressMode:
 1734              	.LFB26:
1548:Generated_Source\PSoC5/UART_1.c **** 
1549:Generated_Source\PSoC5/UART_1.c **** 
1550:Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1551:Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetTxAddressMode
1552:Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1553:Generated_Source\PSoC5/UART_1.c ****     *
1554:Generated_Source\PSoC5/UART_1.c ****     * Summary:
1555:Generated_Source\PSoC5/UART_1.c ****     *  Configures the transmitter to signal the next bytes is address or data.
1556:Generated_Source\PSoC5/UART_1.c ****     *
1557:Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1558:Generated_Source\PSoC5/UART_1.c ****     *  addressMode: 
1559:Generated_Source\PSoC5/UART_1.c ****     *       UART_1_SET_SPACE - Configure the transmitter to send the next
1560:Generated_Source\PSoC5/UART_1.c ****     *                                    byte as a data.
1561:Generated_Source\PSoC5/UART_1.c ****     *       UART_1_SET_MARK  - Configure the transmitter to send the next
1562:Generated_Source\PSoC5/UART_1.c ****     *                                    byte as an address.
1563:Generated_Source\PSoC5/UART_1.c ****     *
1564:Generated_Source\PSoC5/UART_1.c ****     * Return:
1565:Generated_Source\PSoC5/UART_1.c ****     *  None.
1566:Generated_Source\PSoC5/UART_1.c ****     *
1567:Generated_Source\PSoC5/UART_1.c ****     * Side Effects:
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 59


1568:Generated_Source\PSoC5/UART_1.c ****     *  This function sets and clears UART_1_CTRL_MARK bit in the Control
1569:Generated_Source\PSoC5/UART_1.c ****     *  register.
1570:Generated_Source\PSoC5/UART_1.c ****     *
1571:Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1572:Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetTxAddressMode(uint8 addressMode) 
1573:Generated_Source\PSoC5/UART_1.c ****     {
 1735              		.loc 1 1573 0
 1736              		.cfi_startproc
 1737              		@ args = 0, pretend = 0, frame = 8
 1738              		@ frame_needed = 1, uses_anonymous_args = 0
 1739              		@ link register save eliminated.
 1740 0000 80B4     		push	{r7}
 1741              		.cfi_def_cfa_offset 4
 1742              		.cfi_offset 7, -4
 1743 0002 83B0     		sub	sp, sp, #12
 1744              		.cfi_def_cfa_offset 16
 1745 0004 00AF     		add	r7, sp, #0
 1746              		.cfi_def_cfa_register 7
 1747 0006 0346     		mov	r3, r0
 1748 0008 FB71     		strb	r3, [r7, #7]
1574:Generated_Source\PSoC5/UART_1.c ****         /* Mark/Space sending enable */
1575:Generated_Source\PSoC5/UART_1.c ****         if(addressMode != 0u)
1576:Generated_Source\PSoC5/UART_1.c ****         {
1577:Generated_Source\PSoC5/UART_1.c ****         #if( UART_1_CONTROL_REG_REMOVED == 0u )
1578:Generated_Source\PSoC5/UART_1.c ****             UART_1_WriteControlRegister(UART_1_ReadControlRegister() |
1579:Generated_Source\PSoC5/UART_1.c ****                                                   UART_1_CTRL_MARK);
1580:Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_CONTROL_REG_REMOVED == 0u */
1581:Generated_Source\PSoC5/UART_1.c ****         }
1582:Generated_Source\PSoC5/UART_1.c ****         else
1583:Generated_Source\PSoC5/UART_1.c ****         {
1584:Generated_Source\PSoC5/UART_1.c ****         #if( UART_1_CONTROL_REG_REMOVED == 0u )
1585:Generated_Source\PSoC5/UART_1.c ****             UART_1_WriteControlRegister(UART_1_ReadControlRegister() &
1586:Generated_Source\PSoC5/UART_1.c ****                                                   (uint8) ~UART_1_CTRL_MARK);
1587:Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_CONTROL_REG_REMOVED == 0u */
1588:Generated_Source\PSoC5/UART_1.c ****         }
1589:Generated_Source\PSoC5/UART_1.c ****     }
 1749              		.loc 1 1589 0
 1750 000a 0C37     		adds	r7, r7, #12
 1751              		.cfi_def_cfa_offset 4
 1752 000c BD46     		mov	sp, r7
 1753              		.cfi_def_cfa_register 13
 1754              		@ sp needed
 1755 000e 5DF8047B 		ldr	r7, [sp], #4
 1756              		.cfi_restore 7
 1757              		.cfi_def_cfa_offset 0
 1758 0012 7047     		bx	lr
 1759              		.cfi_endproc
 1760              	.LFE26:
 1761              		.size	UART_1_SetTxAddressMode, .-UART_1_SetTxAddressMode
 1762              		.bss
 1763              	txPeriod.4985:
 1764 0006 00       		.space	1
 1765              		.text
 1766              	.Letext0:
 1767              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 1768              		.section	.debug_info,"",%progbits
 1769              	.Ldebug_info0:
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 60


 1770 0000 E7050000 		.4byte	0x5e7
 1771 0004 0400     		.2byte	0x4
 1772 0006 00000000 		.4byte	.Ldebug_abbrev0
 1773 000a 04       		.byte	0x4
 1774 000b 01       		.uleb128 0x1
 1775 000c CC020000 		.4byte	.LASF72
 1776 0010 01       		.byte	0x1
 1777 0011 00000000 		.4byte	.LASF73
 1778 0015 D4030000 		.4byte	.LASF74
 1779 0019 00000000 		.4byte	.Ldebug_ranges0+0
 1780 001d 00000000 		.4byte	0
 1781 0021 00000000 		.4byte	.Ldebug_line0
 1782 0025 02       		.uleb128 0x2
 1783 0026 01       		.byte	0x1
 1784 0027 06       		.byte	0x6
 1785 0028 D4000000 		.4byte	.LASF0
 1786 002c 02       		.uleb128 0x2
 1787 002d 01       		.byte	0x1
 1788 002e 08       		.byte	0x8
 1789 002f C6030000 		.4byte	.LASF1
 1790 0033 02       		.uleb128 0x2
 1791 0034 02       		.byte	0x2
 1792 0035 05       		.byte	0x5
 1793 0036 32040000 		.4byte	.LASF2
 1794 003a 02       		.uleb128 0x2
 1795 003b 02       		.byte	0x2
 1796 003c 07       		.byte	0x7
 1797 003d B3010000 		.4byte	.LASF3
 1798 0041 02       		.uleb128 0x2
 1799 0042 04       		.byte	0x4
 1800 0043 05       		.byte	0x5
 1801 0044 F8000000 		.4byte	.LASF4
 1802 0048 02       		.uleb128 0x2
 1803 0049 04       		.byte	0x4
 1804 004a 07       		.byte	0x7
 1805 004b 9C010000 		.4byte	.LASF5
 1806 004f 02       		.uleb128 0x2
 1807 0050 08       		.byte	0x8
 1808 0051 05       		.byte	0x5
 1809 0052 C6000000 		.4byte	.LASF6
 1810 0056 02       		.uleb128 0x2
 1811 0057 08       		.byte	0x8
 1812 0058 07       		.byte	0x7
 1813 0059 80000000 		.4byte	.LASF7
 1814 005d 03       		.uleb128 0x3
 1815 005e 04       		.byte	0x4
 1816 005f 05       		.byte	0x5
 1817 0060 696E7400 		.ascii	"int\000"
 1818 0064 02       		.uleb128 0x2
 1819 0065 04       		.byte	0x4
 1820 0066 07       		.byte	0x7
 1821 0067 6C010000 		.4byte	.LASF8
 1822 006b 04       		.uleb128 0x4
 1823 006c 0E010000 		.4byte	.LASF9
 1824 0070 02       		.byte	0x2
 1825 0071 9201     		.2byte	0x192
 1826 0073 2C000000 		.4byte	0x2c
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 61


 1827 0077 04       		.uleb128 0x4
 1828 0078 20000000 		.4byte	.LASF10
 1829 007c 02       		.byte	0x2
 1830 007d 9301     		.2byte	0x193
 1831 007f 3A000000 		.4byte	0x3a
 1832 0083 04       		.uleb128 0x4
 1833 0084 27010000 		.4byte	.LASF11
 1834 0088 02       		.byte	0x2
 1835 0089 9401     		.2byte	0x194
 1836 008b 48000000 		.4byte	0x48
 1837 008f 02       		.uleb128 0x2
 1838 0090 04       		.byte	0x4
 1839 0091 04       		.byte	0x4
 1840 0092 7D030000 		.4byte	.LASF12
 1841 0096 02       		.uleb128 0x2
 1842 0097 08       		.byte	0x8
 1843 0098 04       		.byte	0x4
 1844 0099 14010000 		.4byte	.LASF13
 1845 009d 04       		.uleb128 0x4
 1846 009e A4040000 		.4byte	.LASF14
 1847 00a2 02       		.byte	0x2
 1848 00a3 A301     		.2byte	0x1a3
 1849 00a5 A9000000 		.4byte	0xa9
 1850 00a9 02       		.uleb128 0x2
 1851 00aa 01       		.byte	0x1
 1852 00ab 08       		.byte	0x8
 1853 00ac 9F040000 		.4byte	.LASF15
 1854 00b0 04       		.uleb128 0x4
 1855 00b1 C1030000 		.4byte	.LASF16
 1856 00b5 02       		.byte	0x2
 1857 00b6 3C02     		.2byte	0x23c
 1858 00b8 BC000000 		.4byte	0xbc
 1859 00bc 05       		.uleb128 0x5
 1860 00bd 6B000000 		.4byte	0x6b
 1861 00c1 04       		.uleb128 0x4
 1862 00c2 56020000 		.4byte	.LASF17
 1863 00c6 02       		.byte	0x2
 1864 00c7 3E02     		.2byte	0x23e
 1865 00c9 CD000000 		.4byte	0xcd
 1866 00cd 05       		.uleb128 0x5
 1867 00ce 83000000 		.4byte	0x83
 1868 00d2 02       		.uleb128 0x2
 1869 00d3 04       		.byte	0x4
 1870 00d4 07       		.byte	0x7
 1871 00d5 77020000 		.4byte	.LASF18
 1872 00d9 06       		.uleb128 0x6
 1873 00da 01010000 		.4byte	.LASF19
 1874 00de 01       		.byte	0x1
 1875 00df 4C       		.byte	0x4c
 1876 00e0 00000000 		.4byte	.LFB0
 1877 00e4 20000000 		.4byte	.LFE0-.LFB0
 1878 00e8 01       		.uleb128 0x1
 1879 00e9 9C       		.byte	0x9c
 1880 00ea 06       		.uleb128 0x6
 1881 00eb BA040000 		.4byte	.LASF20
 1882 00ef 01       		.byte	0x1
 1883 00f0 6A       		.byte	0x6a
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 62


 1884 00f1 00000000 		.4byte	.LFB1
 1885 00f5 58000000 		.4byte	.LFE1-.LFB1
 1886 00f9 01       		.uleb128 0x1
 1887 00fa 9C       		.byte	0x9c
 1888 00fb 07       		.uleb128 0x7
 1889 00fc C6010000 		.4byte	.LASF21
 1890 0100 01       		.byte	0x1
 1891 0101 B7       		.byte	0xb7
 1892 0102 00000000 		.4byte	.LFB2
 1893 0106 64000000 		.4byte	.LFE2-.LFB2
 1894 010a 01       		.uleb128 0x1
 1895 010b 9C       		.byte	0x9c
 1896 010c 1F010000 		.4byte	0x11f
 1897 0110 08       		.uleb128 0x8
 1898 0111 C6040000 		.4byte	.LASF23
 1899 0115 01       		.byte	0x1
 1900 0116 B9       		.byte	0xb9
 1901 0117 6B000000 		.4byte	0x6b
 1902 011b 02       		.uleb128 0x2
 1903 011c 91       		.byte	0x91
 1904 011d 77       		.sleb128 -9
 1905 011e 00       		.byte	0
 1906 011f 07       		.uleb128 0x7
 1907 0120 3B020000 		.4byte	.LASF22
 1908 0124 01       		.byte	0x1
 1909 0125 F0       		.byte	0xf0
 1910 0126 00000000 		.4byte	.LFB3
 1911 012a 64000000 		.4byte	.LFE3-.LFB3
 1912 012e 01       		.uleb128 0x1
 1913 012f 9C       		.byte	0x9c
 1914 0130 43010000 		.4byte	0x143
 1915 0134 08       		.uleb128 0x8
 1916 0135 C6040000 		.4byte	.LASF23
 1917 0139 01       		.byte	0x1
 1918 013a F2       		.byte	0xf2
 1919 013b 6B000000 		.4byte	0x6b
 1920 013f 02       		.uleb128 0x2
 1921 0140 91       		.byte	0x91
 1922 0141 77       		.sleb128 -9
 1923 0142 00       		.byte	0
 1924 0143 09       		.uleb128 0x9
 1925 0144 0F020000 		.4byte	.LASF49
 1926 0148 01       		.byte	0x1
 1927 0149 2701     		.2byte	0x127
 1928 014b 6B000000 		.4byte	0x6b
 1929 014f 00000000 		.4byte	.LFB4
 1930 0153 10000000 		.4byte	.LFE4-.LFB4
 1931 0157 01       		.uleb128 0x1
 1932 0158 9C       		.byte	0x9c
 1933 0159 0A       		.uleb128 0xa
 1934 015a 3C040000 		.4byte	.LASF24
 1935 015e 01       		.byte	0x1
 1936 015f 3F01     		.2byte	0x13f
 1937 0161 00000000 		.4byte	.LFB5
 1938 0165 14000000 		.4byte	.LFE5-.LFB5
 1939 0169 01       		.uleb128 0x1
 1940 016a 9C       		.byte	0x9c
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 63


 1941 016b 7F010000 		.4byte	0x17f
 1942 016f 0B       		.uleb128 0xb
 1943 0170 2E010000 		.4byte	.LASF26
 1944 0174 01       		.byte	0x1
 1945 0175 3F01     		.2byte	0x13f
 1946 0177 6B000000 		.4byte	0x6b
 1947 017b 02       		.uleb128 0x2
 1948 017c 91       		.byte	0x91
 1949 017d 77       		.sleb128 -9
 1950 017e 00       		.byte	0
 1951 017f 0A       		.uleb128 0xa
 1952 0180 36010000 		.4byte	.LASF25
 1953 0184 01       		.byte	0x1
 1954 0185 6701     		.2byte	0x167
 1955 0187 00000000 		.4byte	.LFB6
 1956 018b 20000000 		.4byte	.LFE6-.LFB6
 1957 018f 01       		.uleb128 0x1
 1958 0190 9C       		.byte	0x9c
 1959 0191 A5010000 		.4byte	0x1a5
 1960 0195 0B       		.uleb128 0xb
 1961 0196 08020000 		.4byte	.LASF27
 1962 019a 01       		.byte	0x1
 1963 019b 6701     		.2byte	0x167
 1964 019d 6B000000 		.4byte	0x6b
 1965 01a1 02       		.uleb128 0x2
 1966 01a2 91       		.byte	0x91
 1967 01a3 77       		.sleb128 -9
 1968 01a4 00       		.byte	0
 1969 01a5 0C       		.uleb128 0xc
 1970 01a6 6E000000 		.4byte	.LASF31
 1971 01aa 01       		.byte	0x1
 1972 01ab 8801     		.2byte	0x188
 1973 01ad 6B000000 		.4byte	0x6b
 1974 01b1 00000000 		.4byte	.LFB7
 1975 01b5 94000000 		.4byte	.LFE7-.LFB7
 1976 01b9 01       		.uleb128 0x1
 1977 01ba 9C       		.byte	0x9c
 1978 01bb ED010000 		.4byte	0x1ed
 1979 01bf 0D       		.uleb128 0xd
 1980 01c0 88040000 		.4byte	.LASF28
 1981 01c4 01       		.byte	0x1
 1982 01c5 8A01     		.2byte	0x18a
 1983 01c7 6B000000 		.4byte	0x6b
 1984 01cb 02       		.uleb128 0x2
 1985 01cc 91       		.byte	0x91
 1986 01cd 77       		.sleb128 -9
 1987 01ce 0D       		.uleb128 0xd
 1988 01cf AA040000 		.4byte	.LASF29
 1989 01d3 01       		.byte	0x1
 1990 01d4 8E01     		.2byte	0x18e
 1991 01d6 6B000000 		.4byte	0x6b
 1992 01da 02       		.uleb128 0x2
 1993 01db 91       		.byte	0x91
 1994 01dc 76       		.sleb128 -10
 1995 01dd 0D       		.uleb128 0xd
 1996 01de 2A020000 		.4byte	.LASF30
 1997 01e2 01       		.byte	0x1
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 64


 1998 01e3 8F01     		.2byte	0x18f
 1999 01e5 6B000000 		.4byte	0x6b
 2000 01e9 02       		.uleb128 0x2
 2001 01ea 91       		.byte	0x91
 2002 01eb 75       		.sleb128 -11
 2003 01ec 00       		.byte	0
 2004 01ed 0C       		.uleb128 0xc
 2005 01ee F3040000 		.4byte	.LASF32
 2006 01f2 01       		.byte	0x1
 2007 01f3 E501     		.2byte	0x1e5
 2008 01f5 6B000000 		.4byte	0x6b
 2009 01f9 00000000 		.4byte	.LFB8
 2010 01fd 40000000 		.4byte	.LFE8-.LFB8
 2011 0201 01       		.uleb128 0x1
 2012 0202 9C       		.byte	0x9c
 2013 0203 17020000 		.4byte	0x217
 2014 0207 0D       		.uleb128 0xd
 2015 0208 D7040000 		.4byte	.LASF33
 2016 020c 01       		.byte	0x1
 2017 020d E701     		.2byte	0x1e7
 2018 020f 6B000000 		.4byte	0x6b
 2019 0213 02       		.uleb128 0x2
 2020 0214 91       		.byte	0x91
 2021 0215 77       		.sleb128 -9
 2022 0216 00       		.byte	0
 2023 0217 0C       		.uleb128 0xc
 2024 0218 07050000 		.4byte	.LASF34
 2025 021c 01       		.byte	0x1
 2026 021d 1402     		.2byte	0x214
 2027 021f 6B000000 		.4byte	0x6b
 2028 0223 00000000 		.4byte	.LFB9
 2029 0227 B8000000 		.4byte	.LFE9-.LFB9
 2030 022b 01       		.uleb128 0x1
 2031 022c 9C       		.byte	0x9c
 2032 022d 6E020000 		.4byte	0x26e
 2033 0231 0D       		.uleb128 0xd
 2034 0232 88040000 		.4byte	.LASF28
 2035 0236 01       		.byte	0x1
 2036 0237 1602     		.2byte	0x216
 2037 0239 6B000000 		.4byte	0x6b
 2038 023d 02       		.uleb128 0x2
 2039 023e 91       		.byte	0x91
 2040 023f 77       		.sleb128 -9
 2041 0240 0D       		.uleb128 0xd
 2042 0241 5A030000 		.4byte	.LASF35
 2043 0245 01       		.byte	0x1
 2044 0246 1702     		.2byte	0x217
 2045 0248 6B000000 		.4byte	0x6b
 2046 024c 02       		.uleb128 0x2
 2047 024d 91       		.byte	0x91
 2048 024e 74       		.sleb128 -12
 2049 024f 0D       		.uleb128 0xd
 2050 0250 AA040000 		.4byte	.LASF29
 2051 0254 01       		.byte	0x1
 2052 0255 1A02     		.2byte	0x21a
 2053 0257 6B000000 		.4byte	0x6b
 2054 025b 02       		.uleb128 0x2
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 65


 2055 025c 91       		.byte	0x91
 2056 025d 76       		.sleb128 -10
 2057 025e 0D       		.uleb128 0xd
 2058 025f 2A020000 		.4byte	.LASF30
 2059 0263 01       		.byte	0x1
 2060 0264 1B02     		.2byte	0x21b
 2061 0266 6B000000 		.4byte	0x6b
 2062 026a 02       		.uleb128 0x2
 2063 026b 91       		.byte	0x91
 2064 026c 75       		.sleb128 -11
 2065 026d 00       		.byte	0
 2066 026e 0E       		.uleb128 0xe
 2067 026f 47020000 		.4byte	.LASF36
 2068 0273 01       		.byte	0x1
 2069 0274 7A02     		.2byte	0x27a
 2070 0276 77000000 		.4byte	0x77
 2071 027a 00000000 		.4byte	.LFB10
 2072 027e 44000000 		.4byte	.LFE10-.LFB10
 2073 0282 01       		.uleb128 0x1
 2074 0283 9C       		.byte	0x9c
 2075 0284 98020000 		.4byte	0x298
 2076 0288 0D       		.uleb128 0xd
 2077 0289 8D010000 		.4byte	.LASF37
 2078 028d 01       		.byte	0x1
 2079 028e 7E02     		.2byte	0x27e
 2080 0290 77000000 		.4byte	0x77
 2081 0294 02       		.uleb128 0x2
 2082 0295 91       		.byte	0x91
 2083 0296 6E       		.sleb128 -18
 2084 0297 00       		.byte	0
 2085 0298 0C       		.uleb128 0xc
 2086 0299 71040000 		.4byte	.LASF38
 2087 029d 01       		.byte	0x1
 2088 029e AB02     		.2byte	0x2ab
 2089 02a0 6B000000 		.4byte	0x6b
 2090 02a4 00000000 		.4byte	.LFB11
 2091 02a8 90000000 		.4byte	.LFE11-.LFB11
 2092 02ac 01       		.uleb128 0x1
 2093 02ad 9C       		.byte	0x9c
 2094 02ae C2020000 		.4byte	0x2c2
 2095 02b2 0D       		.uleb128 0xd
 2096 02b3 AE010000 		.4byte	.LASF39
 2097 02b7 01       		.byte	0x1
 2098 02b8 AE02     		.2byte	0x2ae
 2099 02ba 6B000000 		.4byte	0x6b
 2100 02be 02       		.uleb128 0x2
 2101 02bf 91       		.byte	0x91
 2102 02c0 77       		.sleb128 -9
 2103 02c1 00       		.byte	0
 2104 02c2 0F       		.uleb128 0xf
 2105 02c3 94030000 		.4byte	.LASF40
 2106 02c7 01       		.byte	0x1
 2107 02c8 F502     		.2byte	0x2f5
 2108 02ca 00000000 		.4byte	.LFB12
 2109 02ce 7C000000 		.4byte	.LFE12-.LFB12
 2110 02d2 01       		.uleb128 0x1
 2111 02d3 9C       		.byte	0x9c
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 66


 2112 02d4 E8020000 		.4byte	0x2e8
 2113 02d8 0D       		.uleb128 0xd
 2114 02d9 C6040000 		.4byte	.LASF23
 2115 02dd 01       		.byte	0x1
 2116 02de F702     		.2byte	0x2f7
 2117 02e0 6B000000 		.4byte	0x6b
 2118 02e4 02       		.uleb128 0x2
 2119 02e5 91       		.byte	0x91
 2120 02e6 77       		.sleb128 -9
 2121 02e7 00       		.byte	0
 2122 02e8 0A       		.uleb128 0xa
 2123 02e9 A9030000 		.4byte	.LASF41
 2124 02ed 01       		.byte	0x1
 2125 02ee 2D03     		.2byte	0x32d
 2126 02f0 00000000 		.4byte	.LFB13
 2127 02f4 14000000 		.4byte	.LFE13-.LFB13
 2128 02f8 01       		.uleb128 0x1
 2129 02f9 9C       		.byte	0x9c
 2130 02fa 0E030000 		.4byte	0x30e
 2131 02fe 0B       		.uleb128 0xb
 2132 02ff 1B010000 		.4byte	.LASF42
 2133 0303 01       		.byte	0x1
 2134 0304 2D03     		.2byte	0x32d
 2135 0306 6B000000 		.4byte	0x6b
 2136 030a 02       		.uleb128 0x2
 2137 030b 91       		.byte	0x91
 2138 030c 77       		.sleb128 -9
 2139 030d 00       		.byte	0
 2140 030e 0A       		.uleb128 0xa
 2141 030f 80020000 		.4byte	.LASF43
 2142 0313 01       		.byte	0x1
 2143 0314 5903     		.2byte	0x359
 2144 0316 00000000 		.4byte	.LFB14
 2145 031a 20000000 		.4byte	.LFE14-.LFB14
 2146 031e 01       		.uleb128 0x1
 2147 031f 9C       		.byte	0x9c
 2148 0320 34030000 		.4byte	0x334
 2149 0324 0B       		.uleb128 0xb
 2150 0325 AA020000 		.4byte	.LASF44
 2151 0329 01       		.byte	0x1
 2152 032a 5903     		.2byte	0x359
 2153 032c 6B000000 		.4byte	0x6b
 2154 0330 02       		.uleb128 0x2
 2155 0331 91       		.byte	0x91
 2156 0332 77       		.sleb128 -9
 2157 0333 00       		.byte	0
 2158 0334 0A       		.uleb128 0xa
 2159 0335 95020000 		.4byte	.LASF45
 2160 0339 01       		.byte	0x1
 2161 033a 6D03     		.2byte	0x36d
 2162 033c 00000000 		.4byte	.LFB15
 2163 0340 20000000 		.4byte	.LFE15-.LFB15
 2164 0344 01       		.uleb128 0x1
 2165 0345 9C       		.byte	0x9c
 2166 0346 5A030000 		.4byte	0x35a
 2167 034a 0B       		.uleb128 0xb
 2168 034b AA020000 		.4byte	.LASF44
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 67


 2169 034f 01       		.byte	0x1
 2170 0350 6D03     		.2byte	0x36d
 2171 0352 6B000000 		.4byte	0x6b
 2172 0356 02       		.uleb128 0x2
 2173 0357 91       		.byte	0x91
 2174 0358 77       		.sleb128 -9
 2175 0359 00       		.byte	0
 2176 035a 0A       		.uleb128 0xa
 2177 035b 63030000 		.4byte	.LASF46
 2178 035f 01       		.byte	0x1
 2179 0360 8C03     		.2byte	0x38c
 2180 0362 00000000 		.4byte	.LFB16
 2181 0366 20000000 		.4byte	.LFE16-.LFB16
 2182 036a 01       		.uleb128 0x1
 2183 036b 9C       		.byte	0x9c
 2184 036c 80030000 		.4byte	0x380
 2185 0370 0B       		.uleb128 0xb
 2186 0371 08020000 		.4byte	.LASF27
 2187 0375 01       		.byte	0x1
 2188 0376 8C03     		.2byte	0x38c
 2189 0378 6B000000 		.4byte	0x6b
 2190 037c 02       		.uleb128 0x2
 2191 037d 91       		.byte	0x91
 2192 037e 77       		.sleb128 -9
 2193 037f 00       		.byte	0
 2194 0380 0A       		.uleb128 0xa
 2195 0381 5C020000 		.4byte	.LASF47
 2196 0385 01       		.byte	0x1
 2197 0386 AE03     		.2byte	0x3ae
 2198 0388 00000000 		.4byte	.LFB17
 2199 038c 2C000000 		.4byte	.LFE17-.LFB17
 2200 0390 01       		.uleb128 0x1
 2201 0391 9C       		.byte	0x9c
 2202 0392 A6030000 		.4byte	0x3a6
 2203 0396 0B       		.uleb128 0xb
 2204 0397 3C000000 		.4byte	.LASF48
 2205 039b 01       		.byte	0x1
 2206 039c AE03     		.2byte	0x3ae
 2207 039e 6B000000 		.4byte	0x6b
 2208 03a2 02       		.uleb128 0x2
 2209 03a3 91       		.byte	0x91
 2210 03a4 77       		.sleb128 -9
 2211 03a5 00       		.byte	0
 2212 03a6 09       		.uleb128 0x9
 2213 03a7 79010000 		.4byte	.LASF50
 2214 03ab 01       		.byte	0x1
 2215 03ac EB03     		.2byte	0x3eb
 2216 03ae 6B000000 		.4byte	0x6b
 2217 03b2 00000000 		.4byte	.LFB18
 2218 03b6 18000000 		.4byte	.LFE18-.LFB18
 2219 03ba 01       		.uleb128 0x1
 2220 03bb 9C       		.byte	0x9c
 2221 03bc 0A       		.uleb128 0xa
 2222 03bd 47000000 		.4byte	.LASF51
 2223 03c1 01       		.byte	0x1
 2224 03c2 1104     		.2byte	0x411
 2225 03c4 00000000 		.4byte	.LFB19
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 68


 2226 03c8 34000000 		.4byte	.LFE19-.LFB19
 2227 03cc 01       		.uleb128 0x1
 2228 03cd 9C       		.byte	0x9c
 2229 03ce E2030000 		.4byte	0x3e2
 2230 03d2 0B       		.uleb128 0xb
 2231 03d3 3C000000 		.4byte	.LASF48
 2232 03d7 01       		.byte	0x1
 2233 03d8 1104     		.2byte	0x411
 2234 03da 6B000000 		.4byte	0x6b
 2235 03de 02       		.uleb128 0x2
 2236 03df 91       		.byte	0x91
 2237 03e0 77       		.sleb128 -9
 2238 03e1 00       		.byte	0
 2239 03e2 0F       		.uleb128 0xf
 2240 03e3 83030000 		.4byte	.LASF52
 2241 03e7 01       		.byte	0x1
 2242 03e8 7904     		.2byte	0x479
 2243 03ea 00000000 		.4byte	.LFB20
 2244 03ee 40000000 		.4byte	.LFE20-.LFB20
 2245 03f2 01       		.uleb128 0x1
 2246 03f3 9C       		.byte	0x9c
 2247 03f4 17040000 		.4byte	0x417
 2248 03f8 0B       		.uleb128 0xb
 2249 03f9 56000000 		.4byte	.LASF53
 2250 03fd 01       		.byte	0x1
 2251 03fe 7904     		.2byte	0x479
 2252 0400 17040000 		.4byte	0x417
 2253 0404 02       		.uleb128 0x2
 2254 0405 91       		.byte	0x91
 2255 0406 6C       		.sleb128 -20
 2256 0407 0D       		.uleb128 0xd
 2257 0408 D4010000 		.4byte	.LASF54
 2258 040c 01       		.byte	0x1
 2259 040d 7B04     		.2byte	0x47b
 2260 040f 77000000 		.4byte	0x77
 2261 0413 02       		.uleb128 0x2
 2262 0414 91       		.byte	0x91
 2263 0415 76       		.sleb128 -10
 2264 0416 00       		.byte	0
 2265 0417 10       		.uleb128 0x10
 2266 0418 04       		.byte	0x4
 2267 0419 1D040000 		.4byte	0x41d
 2268 041d 11       		.uleb128 0x11
 2269 041e 9D000000 		.4byte	0x9d
 2270 0422 0F       		.uleb128 0xf
 2271 0423 16050000 		.4byte	.LASF55
 2272 0427 01       		.byte	0x1
 2273 0428 A704     		.2byte	0x4a7
 2274 042a 00000000 		.4byte	.LFB21
 2275 042e 40000000 		.4byte	.LFE21-.LFB21
 2276 0432 01       		.uleb128 0x1
 2277 0433 9C       		.byte	0x9c
 2278 0434 66040000 		.4byte	0x466
 2279 0438 0B       		.uleb128 0xb
 2280 0439 56000000 		.4byte	.LASF53
 2281 043d 01       		.byte	0x1
 2282 043e A704     		.2byte	0x4a7
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 69


 2283 0440 66040000 		.4byte	0x466
 2284 0444 02       		.uleb128 0x2
 2285 0445 91       		.byte	0x91
 2286 0446 6C       		.sleb128 -20
 2287 0447 0B       		.uleb128 0xb
 2288 0448 67040000 		.4byte	.LASF56
 2289 044c 01       		.byte	0x1
 2290 044d A704     		.2byte	0x4a7
 2291 044f 6B000000 		.4byte	0x6b
 2292 0453 02       		.uleb128 0x2
 2293 0454 91       		.byte	0x91
 2294 0455 6B       		.sleb128 -21
 2295 0456 0D       		.uleb128 0xd
 2296 0457 D4010000 		.4byte	.LASF54
 2297 045b 01       		.byte	0x1
 2298 045c AA04     		.2byte	0x4aa
 2299 045e 6B000000 		.4byte	0x6b
 2300 0462 02       		.uleb128 0x2
 2301 0463 91       		.byte	0x91
 2302 0464 77       		.sleb128 -9
 2303 0465 00       		.byte	0
 2304 0466 10       		.uleb128 0x10
 2305 0467 04       		.byte	0x4
 2306 0468 6C040000 		.4byte	0x46c
 2307 046c 11       		.uleb128 0x11
 2308 046d 6B000000 		.4byte	0x6b
 2309 0471 0F       		.uleb128 0xf
 2310 0472 E9000000 		.4byte	.LASF57
 2311 0476 01       		.byte	0x1
 2312 0477 CE04     		.2byte	0x4ce
 2313 0479 00000000 		.4byte	.LFB22
 2314 047d 30000000 		.4byte	.LFE22-.LFB22
 2315 0481 01       		.uleb128 0x1
 2316 0482 9C       		.byte	0x9c
 2317 0483 97040000 		.4byte	0x497
 2318 0487 0B       		.uleb128 0xb
 2319 0488 3C000000 		.4byte	.LASF48
 2320 048c 01       		.byte	0x1
 2321 048d CE04     		.2byte	0x4ce
 2322 048f 6B000000 		.4byte	0x6b
 2323 0493 02       		.uleb128 0x2
 2324 0494 91       		.byte	0x91
 2325 0495 77       		.sleb128 -9
 2326 0496 00       		.byte	0
 2327 0497 0C       		.uleb128 0xc
 2328 0498 AF000000 		.4byte	.LASF58
 2329 049c 01       		.byte	0x1
 2330 049d F904     		.2byte	0x4f9
 2331 049f 6B000000 		.4byte	0x6b
 2332 04a3 00000000 		.4byte	.LFB23
 2333 04a7 44000000 		.4byte	.LFE23-.LFB23
 2334 04ab 01       		.uleb128 0x1
 2335 04ac 9C       		.byte	0x9c
 2336 04ad C1040000 		.4byte	0x4c1
 2337 04b1 0D       		.uleb128 0xd
 2338 04b2 AE010000 		.4byte	.LASF39
 2339 04b6 01       		.byte	0x1
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 70


 2340 04b7 FC04     		.2byte	0x4fc
 2341 04b9 6B000000 		.4byte	0x6b
 2342 04bd 02       		.uleb128 0x2
 2343 04be 91       		.byte	0x91
 2344 04bf 77       		.sleb128 -9
 2345 04c0 00       		.byte	0
 2346 04c1 0F       		.uleb128 0xf
 2347 04c2 27000000 		.4byte	.LASF59
 2348 04c6 01       		.byte	0x1
 2349 04c7 4A05     		.2byte	0x54a
 2350 04c9 00000000 		.4byte	.LFB24
 2351 04cd 40000000 		.4byte	.LFE24-.LFB24
 2352 04d1 01       		.uleb128 0x1
 2353 04d2 9C       		.byte	0x9c
 2354 04d3 E7040000 		.4byte	0x4e7
 2355 04d7 0D       		.uleb128 0xd
 2356 04d8 C6040000 		.4byte	.LASF23
 2357 04dc 01       		.byte	0x1
 2358 04dd 4C05     		.2byte	0x54c
 2359 04df 6B000000 		.4byte	0x6b
 2360 04e3 02       		.uleb128 0x2
 2361 04e4 91       		.byte	0x91
 2362 04e5 77       		.sleb128 -9
 2363 04e6 00       		.byte	0
 2364 04e7 0A       		.uleb128 0xa
 2365 04e8 5D000000 		.4byte	.LASF60
 2366 04ec 01       		.byte	0x1
 2367 04ed A005     		.2byte	0x5a0
 2368 04ef 00000000 		.4byte	.LFB25
 2369 04f3 9C000000 		.4byte	.LFE25-.LFB25
 2370 04f7 01       		.uleb128 0x1
 2371 04f8 9C       		.byte	0x9c
 2372 04f9 38050000 		.4byte	0x538
 2373 04fd 0B       		.uleb128 0xb
 2374 04fe 64010000 		.4byte	.LASF61
 2375 0502 01       		.byte	0x1
 2376 0503 A005     		.2byte	0x5a0
 2377 0505 6B000000 		.4byte	0x6b
 2378 0509 02       		.uleb128 0x2
 2379 050a 91       		.byte	0x91
 2380 050b 6F       		.sleb128 -17
 2381 050c 12       		.uleb128 0x12
 2382 050d 12000000 		.4byte	.LBB2
 2383 0511 6C000000 		.4byte	.LBE2-.LBB2
 2384 0515 0D       		.uleb128 0xd
 2385 0516 6F020000 		.4byte	.LASF62
 2386 051a 01       		.byte	0x1
 2387 051b A805     		.2byte	0x5a8
 2388 051d 6B000000 		.4byte	0x6b
 2389 0521 02       		.uleb128 0x2
 2390 0522 91       		.byte	0x91
 2391 0523 77       		.sleb128 -9
 2392 0524 0D       		.uleb128 0xd
 2393 0525 E0000000 		.4byte	.LASF63
 2394 0529 01       		.byte	0x1
 2395 052a D005     		.2byte	0x5d0
 2396 052c 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 71


 2397 0530 05       		.uleb128 0x5
 2398 0531 03       		.byte	0x3
 2399 0532 06000000 		.4byte	txPeriod.4985
 2400 0536 00       		.byte	0
 2401 0537 00       		.byte	0
 2402 0538 0A       		.uleb128 0xa
 2403 0539 F0010000 		.4byte	.LASF64
 2404 053d 01       		.byte	0x1
 2405 053e 2406     		.2byte	0x624
 2406 0540 00000000 		.4byte	.LFB26
 2407 0544 14000000 		.4byte	.LFE26-.LFB26
 2408 0548 01       		.uleb128 0x1
 2409 0549 9C       		.byte	0x9c
 2410 054a 5E050000 		.4byte	0x55e
 2411 054e 0B       		.uleb128 0xb
 2412 054f 1B010000 		.4byte	.LASF42
 2413 0553 01       		.byte	0x1
 2414 0554 2406     		.2byte	0x624
 2415 0556 6B000000 		.4byte	0x6b
 2416 055a 02       		.uleb128 0x2
 2417 055b 91       		.byte	0x91
 2418 055c 77       		.sleb128 -9
 2419 055d 00       		.byte	0
 2420 055e 13       		.uleb128 0x13
 2421 055f 58040000 		.4byte	.LASF65
 2422 0563 01       		.byte	0x1
 2423 0564 1B       		.byte	0x1b
 2424 0565 6B000000 		.4byte	0x6b
 2425 0569 05       		.uleb128 0x5
 2426 056a 03       		.byte	0x3
 2427 056b 00000000 		.4byte	UART_1_initVar
 2428 056f 13       		.uleb128 0x13
 2429 0570 DD010000 		.4byte	.LASF66
 2430 0574 01       		.byte	0x1
 2431 0575 24       		.byte	0x24
 2432 0576 6B000000 		.4byte	0x6b
 2433 057a 05       		.uleb128 0x5
 2434 057b 03       		.byte	0x3
 2435 057c 00000000 		.4byte	UART_1_errorStatus
 2436 0580 14       		.uleb128 0x14
 2437 0581 6B000000 		.4byte	0x6b
 2438 0585 90050000 		.4byte	0x590
 2439 0589 15       		.uleb128 0x15
 2440 058a D2000000 		.4byte	0xd2
 2441 058e 0F       		.byte	0xf
 2442 058f 00       		.byte	0
 2443 0590 13       		.uleb128 0x13
 2444 0591 8F040000 		.4byte	.LASF67
 2445 0595 01       		.byte	0x1
 2446 0596 25       		.byte	0x25
 2447 0597 A1050000 		.4byte	0x5a1
 2448 059b 05       		.uleb128 0x5
 2449 059c 03       		.byte	0x3
 2450 059d 00000000 		.4byte	UART_1_rxBuffer
 2451 05a1 05       		.uleb128 0x5
 2452 05a2 80050000 		.4byte	0x580
 2453 05a6 13       		.uleb128 0x13
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 72


 2454 05a7 50010000 		.4byte	.LASF68
 2455 05ab 01       		.byte	0x1
 2456 05ac 26       		.byte	0x26
 2457 05ad BC000000 		.4byte	0xbc
 2458 05b1 05       		.uleb128 0x5
 2459 05b2 03       		.byte	0x3
 2460 05b3 00000000 		.4byte	UART_1_rxBufferRead
 2461 05b7 13       		.uleb128 0x13
 2462 05b8 DE040000 		.4byte	.LASF69
 2463 05bc 01       		.byte	0x1
 2464 05bd 27       		.byte	0x27
 2465 05be BC000000 		.4byte	0xbc
 2466 05c2 05       		.uleb128 0x5
 2467 05c3 03       		.byte	0x3
 2468 05c4 00000000 		.4byte	UART_1_rxBufferWrite
 2469 05c8 13       		.uleb128 0x13
 2470 05c9 B2020000 		.4byte	.LASF70
 2471 05cd 01       		.byte	0x1
 2472 05ce 28       		.byte	0x28
 2473 05cf BC000000 		.4byte	0xbc
 2474 05d3 05       		.uleb128 0x5
 2475 05d4 03       		.byte	0x3
 2476 05d5 00000000 		.4byte	UART_1_rxBufferLoopDetect
 2477 05d9 13       		.uleb128 0x13
 2478 05da 97000000 		.4byte	.LASF71
 2479 05de 01       		.byte	0x1
 2480 05df 29       		.byte	0x29
 2481 05e0 BC000000 		.4byte	0xbc
 2482 05e4 05       		.uleb128 0x5
 2483 05e5 03       		.byte	0x3
 2484 05e6 00000000 		.4byte	UART_1_rxBufferOverflow
 2485 05ea 00       		.byte	0
 2486              		.section	.debug_abbrev,"",%progbits
 2487              	.Ldebug_abbrev0:
 2488 0000 01       		.uleb128 0x1
 2489 0001 11       		.uleb128 0x11
 2490 0002 01       		.byte	0x1
 2491 0003 25       		.uleb128 0x25
 2492 0004 0E       		.uleb128 0xe
 2493 0005 13       		.uleb128 0x13
 2494 0006 0B       		.uleb128 0xb
 2495 0007 03       		.uleb128 0x3
 2496 0008 0E       		.uleb128 0xe
 2497 0009 1B       		.uleb128 0x1b
 2498 000a 0E       		.uleb128 0xe
 2499 000b 55       		.uleb128 0x55
 2500 000c 17       		.uleb128 0x17
 2501 000d 11       		.uleb128 0x11
 2502 000e 01       		.uleb128 0x1
 2503 000f 10       		.uleb128 0x10
 2504 0010 17       		.uleb128 0x17
 2505 0011 00       		.byte	0
 2506 0012 00       		.byte	0
 2507 0013 02       		.uleb128 0x2
 2508 0014 24       		.uleb128 0x24
 2509 0015 00       		.byte	0
 2510 0016 0B       		.uleb128 0xb
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 73


 2511 0017 0B       		.uleb128 0xb
 2512 0018 3E       		.uleb128 0x3e
 2513 0019 0B       		.uleb128 0xb
 2514 001a 03       		.uleb128 0x3
 2515 001b 0E       		.uleb128 0xe
 2516 001c 00       		.byte	0
 2517 001d 00       		.byte	0
 2518 001e 03       		.uleb128 0x3
 2519 001f 24       		.uleb128 0x24
 2520 0020 00       		.byte	0
 2521 0021 0B       		.uleb128 0xb
 2522 0022 0B       		.uleb128 0xb
 2523 0023 3E       		.uleb128 0x3e
 2524 0024 0B       		.uleb128 0xb
 2525 0025 03       		.uleb128 0x3
 2526 0026 08       		.uleb128 0x8
 2527 0027 00       		.byte	0
 2528 0028 00       		.byte	0
 2529 0029 04       		.uleb128 0x4
 2530 002a 16       		.uleb128 0x16
 2531 002b 00       		.byte	0
 2532 002c 03       		.uleb128 0x3
 2533 002d 0E       		.uleb128 0xe
 2534 002e 3A       		.uleb128 0x3a
 2535 002f 0B       		.uleb128 0xb
 2536 0030 3B       		.uleb128 0x3b
 2537 0031 05       		.uleb128 0x5
 2538 0032 49       		.uleb128 0x49
 2539 0033 13       		.uleb128 0x13
 2540 0034 00       		.byte	0
 2541 0035 00       		.byte	0
 2542 0036 05       		.uleb128 0x5
 2543 0037 35       		.uleb128 0x35
 2544 0038 00       		.byte	0
 2545 0039 49       		.uleb128 0x49
 2546 003a 13       		.uleb128 0x13
 2547 003b 00       		.byte	0
 2548 003c 00       		.byte	0
 2549 003d 06       		.uleb128 0x6
 2550 003e 2E       		.uleb128 0x2e
 2551 003f 00       		.byte	0
 2552 0040 3F       		.uleb128 0x3f
 2553 0041 19       		.uleb128 0x19
 2554 0042 03       		.uleb128 0x3
 2555 0043 0E       		.uleb128 0xe
 2556 0044 3A       		.uleb128 0x3a
 2557 0045 0B       		.uleb128 0xb
 2558 0046 3B       		.uleb128 0x3b
 2559 0047 0B       		.uleb128 0xb
 2560 0048 27       		.uleb128 0x27
 2561 0049 19       		.uleb128 0x19
 2562 004a 11       		.uleb128 0x11
 2563 004b 01       		.uleb128 0x1
 2564 004c 12       		.uleb128 0x12
 2565 004d 06       		.uleb128 0x6
 2566 004e 40       		.uleb128 0x40
 2567 004f 18       		.uleb128 0x18
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 74


 2568 0050 9642     		.uleb128 0x2116
 2569 0052 19       		.uleb128 0x19
 2570 0053 00       		.byte	0
 2571 0054 00       		.byte	0
 2572 0055 07       		.uleb128 0x7
 2573 0056 2E       		.uleb128 0x2e
 2574 0057 01       		.byte	0x1
 2575 0058 3F       		.uleb128 0x3f
 2576 0059 19       		.uleb128 0x19
 2577 005a 03       		.uleb128 0x3
 2578 005b 0E       		.uleb128 0xe
 2579 005c 3A       		.uleb128 0x3a
 2580 005d 0B       		.uleb128 0xb
 2581 005e 3B       		.uleb128 0x3b
 2582 005f 0B       		.uleb128 0xb
 2583 0060 27       		.uleb128 0x27
 2584 0061 19       		.uleb128 0x19
 2585 0062 11       		.uleb128 0x11
 2586 0063 01       		.uleb128 0x1
 2587 0064 12       		.uleb128 0x12
 2588 0065 06       		.uleb128 0x6
 2589 0066 40       		.uleb128 0x40
 2590 0067 18       		.uleb128 0x18
 2591 0068 9642     		.uleb128 0x2116
 2592 006a 19       		.uleb128 0x19
 2593 006b 01       		.uleb128 0x1
 2594 006c 13       		.uleb128 0x13
 2595 006d 00       		.byte	0
 2596 006e 00       		.byte	0
 2597 006f 08       		.uleb128 0x8
 2598 0070 34       		.uleb128 0x34
 2599 0071 00       		.byte	0
 2600 0072 03       		.uleb128 0x3
 2601 0073 0E       		.uleb128 0xe
 2602 0074 3A       		.uleb128 0x3a
 2603 0075 0B       		.uleb128 0xb
 2604 0076 3B       		.uleb128 0x3b
 2605 0077 0B       		.uleb128 0xb
 2606 0078 49       		.uleb128 0x49
 2607 0079 13       		.uleb128 0x13
 2608 007a 02       		.uleb128 0x2
 2609 007b 18       		.uleb128 0x18
 2610 007c 00       		.byte	0
 2611 007d 00       		.byte	0
 2612 007e 09       		.uleb128 0x9
 2613 007f 2E       		.uleb128 0x2e
 2614 0080 00       		.byte	0
 2615 0081 3F       		.uleb128 0x3f
 2616 0082 19       		.uleb128 0x19
 2617 0083 03       		.uleb128 0x3
 2618 0084 0E       		.uleb128 0xe
 2619 0085 3A       		.uleb128 0x3a
 2620 0086 0B       		.uleb128 0xb
 2621 0087 3B       		.uleb128 0x3b
 2622 0088 05       		.uleb128 0x5
 2623 0089 27       		.uleb128 0x27
 2624 008a 19       		.uleb128 0x19
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 75


 2625 008b 49       		.uleb128 0x49
 2626 008c 13       		.uleb128 0x13
 2627 008d 11       		.uleb128 0x11
 2628 008e 01       		.uleb128 0x1
 2629 008f 12       		.uleb128 0x12
 2630 0090 06       		.uleb128 0x6
 2631 0091 40       		.uleb128 0x40
 2632 0092 18       		.uleb128 0x18
 2633 0093 9742     		.uleb128 0x2117
 2634 0095 19       		.uleb128 0x19
 2635 0096 00       		.byte	0
 2636 0097 00       		.byte	0
 2637 0098 0A       		.uleb128 0xa
 2638 0099 2E       		.uleb128 0x2e
 2639 009a 01       		.byte	0x1
 2640 009b 3F       		.uleb128 0x3f
 2641 009c 19       		.uleb128 0x19
 2642 009d 03       		.uleb128 0x3
 2643 009e 0E       		.uleb128 0xe
 2644 009f 3A       		.uleb128 0x3a
 2645 00a0 0B       		.uleb128 0xb
 2646 00a1 3B       		.uleb128 0x3b
 2647 00a2 05       		.uleb128 0x5
 2648 00a3 27       		.uleb128 0x27
 2649 00a4 19       		.uleb128 0x19
 2650 00a5 11       		.uleb128 0x11
 2651 00a6 01       		.uleb128 0x1
 2652 00a7 12       		.uleb128 0x12
 2653 00a8 06       		.uleb128 0x6
 2654 00a9 40       		.uleb128 0x40
 2655 00aa 18       		.uleb128 0x18
 2656 00ab 9742     		.uleb128 0x2117
 2657 00ad 19       		.uleb128 0x19
 2658 00ae 01       		.uleb128 0x1
 2659 00af 13       		.uleb128 0x13
 2660 00b0 00       		.byte	0
 2661 00b1 00       		.byte	0
 2662 00b2 0B       		.uleb128 0xb
 2663 00b3 05       		.uleb128 0x5
 2664 00b4 00       		.byte	0
 2665 00b5 03       		.uleb128 0x3
 2666 00b6 0E       		.uleb128 0xe
 2667 00b7 3A       		.uleb128 0x3a
 2668 00b8 0B       		.uleb128 0xb
 2669 00b9 3B       		.uleb128 0x3b
 2670 00ba 05       		.uleb128 0x5
 2671 00bb 49       		.uleb128 0x49
 2672 00bc 13       		.uleb128 0x13
 2673 00bd 02       		.uleb128 0x2
 2674 00be 18       		.uleb128 0x18
 2675 00bf 00       		.byte	0
 2676 00c0 00       		.byte	0
 2677 00c1 0C       		.uleb128 0xc
 2678 00c2 2E       		.uleb128 0x2e
 2679 00c3 01       		.byte	0x1
 2680 00c4 3F       		.uleb128 0x3f
 2681 00c5 19       		.uleb128 0x19
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 76


 2682 00c6 03       		.uleb128 0x3
 2683 00c7 0E       		.uleb128 0xe
 2684 00c8 3A       		.uleb128 0x3a
 2685 00c9 0B       		.uleb128 0xb
 2686 00ca 3B       		.uleb128 0x3b
 2687 00cb 05       		.uleb128 0x5
 2688 00cc 27       		.uleb128 0x27
 2689 00cd 19       		.uleb128 0x19
 2690 00ce 49       		.uleb128 0x49
 2691 00cf 13       		.uleb128 0x13
 2692 00d0 11       		.uleb128 0x11
 2693 00d1 01       		.uleb128 0x1
 2694 00d2 12       		.uleb128 0x12
 2695 00d3 06       		.uleb128 0x6
 2696 00d4 40       		.uleb128 0x40
 2697 00d5 18       		.uleb128 0x18
 2698 00d6 9742     		.uleb128 0x2117
 2699 00d8 19       		.uleb128 0x19
 2700 00d9 01       		.uleb128 0x1
 2701 00da 13       		.uleb128 0x13
 2702 00db 00       		.byte	0
 2703 00dc 00       		.byte	0
 2704 00dd 0D       		.uleb128 0xd
 2705 00de 34       		.uleb128 0x34
 2706 00df 00       		.byte	0
 2707 00e0 03       		.uleb128 0x3
 2708 00e1 0E       		.uleb128 0xe
 2709 00e2 3A       		.uleb128 0x3a
 2710 00e3 0B       		.uleb128 0xb
 2711 00e4 3B       		.uleb128 0x3b
 2712 00e5 05       		.uleb128 0x5
 2713 00e6 49       		.uleb128 0x49
 2714 00e7 13       		.uleb128 0x13
 2715 00e8 02       		.uleb128 0x2
 2716 00e9 18       		.uleb128 0x18
 2717 00ea 00       		.byte	0
 2718 00eb 00       		.byte	0
 2719 00ec 0E       		.uleb128 0xe
 2720 00ed 2E       		.uleb128 0x2e
 2721 00ee 01       		.byte	0x1
 2722 00ef 3F       		.uleb128 0x3f
 2723 00f0 19       		.uleb128 0x19
 2724 00f1 03       		.uleb128 0x3
 2725 00f2 0E       		.uleb128 0xe
 2726 00f3 3A       		.uleb128 0x3a
 2727 00f4 0B       		.uleb128 0xb
 2728 00f5 3B       		.uleb128 0x3b
 2729 00f6 05       		.uleb128 0x5
 2730 00f7 27       		.uleb128 0x27
 2731 00f8 19       		.uleb128 0x19
 2732 00f9 49       		.uleb128 0x49
 2733 00fa 13       		.uleb128 0x13
 2734 00fb 11       		.uleb128 0x11
 2735 00fc 01       		.uleb128 0x1
 2736 00fd 12       		.uleb128 0x12
 2737 00fe 06       		.uleb128 0x6
 2738 00ff 40       		.uleb128 0x40
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 77


 2739 0100 18       		.uleb128 0x18
 2740 0101 9642     		.uleb128 0x2116
 2741 0103 19       		.uleb128 0x19
 2742 0104 01       		.uleb128 0x1
 2743 0105 13       		.uleb128 0x13
 2744 0106 00       		.byte	0
 2745 0107 00       		.byte	0
 2746 0108 0F       		.uleb128 0xf
 2747 0109 2E       		.uleb128 0x2e
 2748 010a 01       		.byte	0x1
 2749 010b 3F       		.uleb128 0x3f
 2750 010c 19       		.uleb128 0x19
 2751 010d 03       		.uleb128 0x3
 2752 010e 0E       		.uleb128 0xe
 2753 010f 3A       		.uleb128 0x3a
 2754 0110 0B       		.uleb128 0xb
 2755 0111 3B       		.uleb128 0x3b
 2756 0112 05       		.uleb128 0x5
 2757 0113 27       		.uleb128 0x27
 2758 0114 19       		.uleb128 0x19
 2759 0115 11       		.uleb128 0x11
 2760 0116 01       		.uleb128 0x1
 2761 0117 12       		.uleb128 0x12
 2762 0118 06       		.uleb128 0x6
 2763 0119 40       		.uleb128 0x40
 2764 011a 18       		.uleb128 0x18
 2765 011b 9642     		.uleb128 0x2116
 2766 011d 19       		.uleb128 0x19
 2767 011e 01       		.uleb128 0x1
 2768 011f 13       		.uleb128 0x13
 2769 0120 00       		.byte	0
 2770 0121 00       		.byte	0
 2771 0122 10       		.uleb128 0x10
 2772 0123 0F       		.uleb128 0xf
 2773 0124 00       		.byte	0
 2774 0125 0B       		.uleb128 0xb
 2775 0126 0B       		.uleb128 0xb
 2776 0127 49       		.uleb128 0x49
 2777 0128 13       		.uleb128 0x13
 2778 0129 00       		.byte	0
 2779 012a 00       		.byte	0
 2780 012b 11       		.uleb128 0x11
 2781 012c 26       		.uleb128 0x26
 2782 012d 00       		.byte	0
 2783 012e 49       		.uleb128 0x49
 2784 012f 13       		.uleb128 0x13
 2785 0130 00       		.byte	0
 2786 0131 00       		.byte	0
 2787 0132 12       		.uleb128 0x12
 2788 0133 0B       		.uleb128 0xb
 2789 0134 01       		.byte	0x1
 2790 0135 11       		.uleb128 0x11
 2791 0136 01       		.uleb128 0x1
 2792 0137 12       		.uleb128 0x12
 2793 0138 06       		.uleb128 0x6
 2794 0139 00       		.byte	0
 2795 013a 00       		.byte	0
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 78


 2796 013b 13       		.uleb128 0x13
 2797 013c 34       		.uleb128 0x34
 2798 013d 00       		.byte	0
 2799 013e 03       		.uleb128 0x3
 2800 013f 0E       		.uleb128 0xe
 2801 0140 3A       		.uleb128 0x3a
 2802 0141 0B       		.uleb128 0xb
 2803 0142 3B       		.uleb128 0x3b
 2804 0143 0B       		.uleb128 0xb
 2805 0144 49       		.uleb128 0x49
 2806 0145 13       		.uleb128 0x13
 2807 0146 3F       		.uleb128 0x3f
 2808 0147 19       		.uleb128 0x19
 2809 0148 02       		.uleb128 0x2
 2810 0149 18       		.uleb128 0x18
 2811 014a 00       		.byte	0
 2812 014b 00       		.byte	0
 2813 014c 14       		.uleb128 0x14
 2814 014d 01       		.uleb128 0x1
 2815 014e 01       		.byte	0x1
 2816 014f 49       		.uleb128 0x49
 2817 0150 13       		.uleb128 0x13
 2818 0151 01       		.uleb128 0x1
 2819 0152 13       		.uleb128 0x13
 2820 0153 00       		.byte	0
 2821 0154 00       		.byte	0
 2822 0155 15       		.uleb128 0x15
 2823 0156 21       		.uleb128 0x21
 2824 0157 00       		.byte	0
 2825 0158 49       		.uleb128 0x49
 2826 0159 13       		.uleb128 0x13
 2827 015a 2F       		.uleb128 0x2f
 2828 015b 0B       		.uleb128 0xb
 2829 015c 00       		.byte	0
 2830 015d 00       		.byte	0
 2831 015e 00       		.byte	0
 2832              		.section	.debug_aranges,"",%progbits
 2833 0000 EC000000 		.4byte	0xec
 2834 0004 0200     		.2byte	0x2
 2835 0006 00000000 		.4byte	.Ldebug_info0
 2836 000a 04       		.byte	0x4
 2837 000b 00       		.byte	0
 2838 000c 0000     		.2byte	0
 2839 000e 0000     		.2byte	0
 2840 0010 00000000 		.4byte	.LFB0
 2841 0014 20000000 		.4byte	.LFE0-.LFB0
 2842 0018 00000000 		.4byte	.LFB1
 2843 001c 58000000 		.4byte	.LFE1-.LFB1
 2844 0020 00000000 		.4byte	.LFB2
 2845 0024 64000000 		.4byte	.LFE2-.LFB2
 2846 0028 00000000 		.4byte	.LFB3
 2847 002c 64000000 		.4byte	.LFE3-.LFB3
 2848 0030 00000000 		.4byte	.LFB4
 2849 0034 10000000 		.4byte	.LFE4-.LFB4
 2850 0038 00000000 		.4byte	.LFB5
 2851 003c 14000000 		.4byte	.LFE5-.LFB5
 2852 0040 00000000 		.4byte	.LFB6
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 79


 2853 0044 20000000 		.4byte	.LFE6-.LFB6
 2854 0048 00000000 		.4byte	.LFB7
 2855 004c 94000000 		.4byte	.LFE7-.LFB7
 2856 0050 00000000 		.4byte	.LFB8
 2857 0054 40000000 		.4byte	.LFE8-.LFB8
 2858 0058 00000000 		.4byte	.LFB9
 2859 005c B8000000 		.4byte	.LFE9-.LFB9
 2860 0060 00000000 		.4byte	.LFB10
 2861 0064 44000000 		.4byte	.LFE10-.LFB10
 2862 0068 00000000 		.4byte	.LFB11
 2863 006c 90000000 		.4byte	.LFE11-.LFB11
 2864 0070 00000000 		.4byte	.LFB12
 2865 0074 7C000000 		.4byte	.LFE12-.LFB12
 2866 0078 00000000 		.4byte	.LFB13
 2867 007c 14000000 		.4byte	.LFE13-.LFB13
 2868 0080 00000000 		.4byte	.LFB14
 2869 0084 20000000 		.4byte	.LFE14-.LFB14
 2870 0088 00000000 		.4byte	.LFB15
 2871 008c 20000000 		.4byte	.LFE15-.LFB15
 2872 0090 00000000 		.4byte	.LFB16
 2873 0094 20000000 		.4byte	.LFE16-.LFB16
 2874 0098 00000000 		.4byte	.LFB17
 2875 009c 2C000000 		.4byte	.LFE17-.LFB17
 2876 00a0 00000000 		.4byte	.LFB18
 2877 00a4 18000000 		.4byte	.LFE18-.LFB18
 2878 00a8 00000000 		.4byte	.LFB19
 2879 00ac 34000000 		.4byte	.LFE19-.LFB19
 2880 00b0 00000000 		.4byte	.LFB20
 2881 00b4 40000000 		.4byte	.LFE20-.LFB20
 2882 00b8 00000000 		.4byte	.LFB21
 2883 00bc 40000000 		.4byte	.LFE21-.LFB21
 2884 00c0 00000000 		.4byte	.LFB22
 2885 00c4 30000000 		.4byte	.LFE22-.LFB22
 2886 00c8 00000000 		.4byte	.LFB23
 2887 00cc 44000000 		.4byte	.LFE23-.LFB23
 2888 00d0 00000000 		.4byte	.LFB24
 2889 00d4 40000000 		.4byte	.LFE24-.LFB24
 2890 00d8 00000000 		.4byte	.LFB25
 2891 00dc 9C000000 		.4byte	.LFE25-.LFB25
 2892 00e0 00000000 		.4byte	.LFB26
 2893 00e4 14000000 		.4byte	.LFE26-.LFB26
 2894 00e8 00000000 		.4byte	0
 2895 00ec 00000000 		.4byte	0
 2896              		.section	.debug_ranges,"",%progbits
 2897              	.Ldebug_ranges0:
 2898 0000 00000000 		.4byte	.LFB0
 2899 0004 20000000 		.4byte	.LFE0
 2900 0008 00000000 		.4byte	.LFB1
 2901 000c 58000000 		.4byte	.LFE1
 2902 0010 00000000 		.4byte	.LFB2
 2903 0014 64000000 		.4byte	.LFE2
 2904 0018 00000000 		.4byte	.LFB3
 2905 001c 64000000 		.4byte	.LFE3
 2906 0020 00000000 		.4byte	.LFB4
 2907 0024 10000000 		.4byte	.LFE4
 2908 0028 00000000 		.4byte	.LFB5
 2909 002c 14000000 		.4byte	.LFE5
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 80


 2910 0030 00000000 		.4byte	.LFB6
 2911 0034 20000000 		.4byte	.LFE6
 2912 0038 00000000 		.4byte	.LFB7
 2913 003c 94000000 		.4byte	.LFE7
 2914 0040 00000000 		.4byte	.LFB8
 2915 0044 40000000 		.4byte	.LFE8
 2916 0048 00000000 		.4byte	.LFB9
 2917 004c B8000000 		.4byte	.LFE9
 2918 0050 00000000 		.4byte	.LFB10
 2919 0054 44000000 		.4byte	.LFE10
 2920 0058 00000000 		.4byte	.LFB11
 2921 005c 90000000 		.4byte	.LFE11
 2922 0060 00000000 		.4byte	.LFB12
 2923 0064 7C000000 		.4byte	.LFE12
 2924 0068 00000000 		.4byte	.LFB13
 2925 006c 14000000 		.4byte	.LFE13
 2926 0070 00000000 		.4byte	.LFB14
 2927 0074 20000000 		.4byte	.LFE14
 2928 0078 00000000 		.4byte	.LFB15
 2929 007c 20000000 		.4byte	.LFE15
 2930 0080 00000000 		.4byte	.LFB16
 2931 0084 20000000 		.4byte	.LFE16
 2932 0088 00000000 		.4byte	.LFB17
 2933 008c 2C000000 		.4byte	.LFE17
 2934 0090 00000000 		.4byte	.LFB18
 2935 0094 18000000 		.4byte	.LFE18
 2936 0098 00000000 		.4byte	.LFB19
 2937 009c 34000000 		.4byte	.LFE19
 2938 00a0 00000000 		.4byte	.LFB20
 2939 00a4 40000000 		.4byte	.LFE20
 2940 00a8 00000000 		.4byte	.LFB21
 2941 00ac 40000000 		.4byte	.LFE21
 2942 00b0 00000000 		.4byte	.LFB22
 2943 00b4 30000000 		.4byte	.LFE22
 2944 00b8 00000000 		.4byte	.LFB23
 2945 00bc 44000000 		.4byte	.LFE23
 2946 00c0 00000000 		.4byte	.LFB24
 2947 00c4 40000000 		.4byte	.LFE24
 2948 00c8 00000000 		.4byte	.LFB25
 2949 00cc 9C000000 		.4byte	.LFE25
 2950 00d0 00000000 		.4byte	.LFB26
 2951 00d4 14000000 		.4byte	.LFE26
 2952 00d8 00000000 		.4byte	0
 2953 00dc 00000000 		.4byte	0
 2954              		.section	.debug_line,"",%progbits
 2955              	.Ldebug_line0:
 2956 0000 08030000 		.section	.debug_str,"MS",%progbits,1
 2956      02004300 
 2956      00000201 
 2956      FB0E0D00 
 2956      01010101 
 2957              	.LASF73:
 2958 0000 47656E65 		.ascii	"Generated_Source\\PSoC5\\UART_1.c\000"
 2958      72617465 
 2958      645F536F 
 2958      75726365 
 2958      5C50536F 
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 81


 2959              	.LASF10:
 2960 0020 75696E74 		.ascii	"uint16\000"
 2960      313600
 2961              	.LASF59:
 2962 0027 55415254 		.ascii	"UART_1_ClearTxBuffer\000"
 2962      5F315F43 
 2962      6C656172 
 2962      54784275 
 2962      66666572 
 2963              	.LASF48:
 2964 003c 74784461 		.ascii	"txDataByte\000"
 2964      74614279 
 2964      746500
 2965              	.LASF51:
 2966 0047 55415254 		.ascii	"UART_1_PutChar\000"
 2966      5F315F50 
 2966      75744368 
 2966      617200
 2967              	.LASF53:
 2968 0056 73747269 		.ascii	"string\000"
 2968      6E6700
 2969              	.LASF60:
 2970 005d 55415254 		.ascii	"UART_1_SendBreak\000"
 2970      5F315F53 
 2970      656E6442 
 2970      7265616B 
 2970      00
 2971              	.LASF31:
 2972 006e 55415254 		.ascii	"UART_1_ReadRxData\000"
 2972      5F315F52 
 2972      65616452 
 2972      78446174 
 2972      6100
 2973              	.LASF7:
 2974 0080 6C6F6E67 		.ascii	"long long unsigned int\000"
 2974      206C6F6E 
 2974      6720756E 
 2974      7369676E 
 2974      65642069 
 2975              	.LASF71:
 2976 0097 55415254 		.ascii	"UART_1_rxBufferOverflow\000"
 2976      5F315F72 
 2976      78427566 
 2976      6665724F 
 2976      76657266 
 2977              	.LASF58:
 2978 00af 55415254 		.ascii	"UART_1_GetTxBufferSize\000"
 2978      5F315F47 
 2978      65745478 
 2978      42756666 
 2978      65725369 
 2979              	.LASF6:
 2980 00c6 6C6F6E67 		.ascii	"long long int\000"
 2980      206C6F6E 
 2980      6720696E 
 2980      7400
 2981              	.LASF0:
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 82


 2982 00d4 7369676E 		.ascii	"signed char\000"
 2982      65642063 
 2982      68617200 
 2983              	.LASF63:
 2984 00e0 74785065 		.ascii	"txPeriod\000"
 2984      72696F64 
 2984      00
 2985              	.LASF57:
 2986 00e9 55415254 		.ascii	"UART_1_PutCRLF\000"
 2986      5F315F50 
 2986      75744352 
 2986      4C4600
 2987              	.LASF4:
 2988 00f8 6C6F6E67 		.ascii	"long int\000"
 2988      20696E74 
 2988      00
 2989              	.LASF19:
 2990 0101 55415254 		.ascii	"UART_1_Start\000"
 2990      5F315F53 
 2990      74617274 
 2990      00
 2991              	.LASF9:
 2992 010e 75696E74 		.ascii	"uint8\000"
 2992      3800
 2993              	.LASF13:
 2994 0114 646F7562 		.ascii	"double\000"
 2994      6C6500
 2995              	.LASF42:
 2996 011b 61646472 		.ascii	"addressMode\000"
 2996      6573734D 
 2996      6F646500 
 2997              	.LASF11:
 2998 0127 75696E74 		.ascii	"uint32\000"
 2998      333200
 2999              	.LASF26:
 3000 012e 636F6E74 		.ascii	"control\000"
 3000      726F6C00 
 3001              	.LASF25:
 3002 0136 55415254 		.ascii	"UART_1_SetRxInterruptMode\000"
 3002      5F315F53 
 3002      65745278 
 3002      496E7465 
 3002      72727570 
 3003              	.LASF68:
 3004 0150 55415254 		.ascii	"UART_1_rxBufferRead\000"
 3004      5F315F72 
 3004      78427566 
 3004      66657252 
 3004      65616400 
 3005              	.LASF61:
 3006 0164 7265744D 		.ascii	"retMode\000"
 3006      6F646500 
 3007              	.LASF8:
 3008 016c 756E7369 		.ascii	"unsigned int\000"
 3008      676E6564 
 3008      20696E74 
 3008      00
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 83


 3009              	.LASF50:
 3010 0179 55415254 		.ascii	"UART_1_ReadTxStatus\000"
 3010      5F315F52 
 3010      65616454 
 3010      78537461 
 3010      74757300 
 3011              	.LASF37:
 3012 018d 6C6F6345 		.ascii	"locErrorStatus\000"
 3012      72726F72 
 3012      53746174 
 3012      757300
 3013              	.LASF5:
 3014 019c 6C6F6E67 		.ascii	"long unsigned int\000"
 3014      20756E73 
 3014      69676E65 
 3014      6420696E 
 3014      7400
 3015              	.LASF39:
 3016 01ae 73697A65 		.ascii	"size\000"
 3016      00
 3017              	.LASF3:
 3018 01b3 73686F72 		.ascii	"short unsigned int\000"
 3018      7420756E 
 3018      7369676E 
 3018      65642069 
 3018      6E7400
 3019              	.LASF21:
 3020 01c6 55415254 		.ascii	"UART_1_Enable\000"
 3020      5F315F45 
 3020      6E61626C 
 3020      6500
 3021              	.LASF54:
 3022 01d4 62756649 		.ascii	"bufIndex\000"
 3022      6E646578 
 3022      00
 3023              	.LASF66:
 3024 01dd 55415254 		.ascii	"UART_1_errorStatus\000"
 3024      5F315F65 
 3024      72726F72 
 3024      53746174 
 3024      757300
 3025              	.LASF64:
 3026 01f0 55415254 		.ascii	"UART_1_SetTxAddressMode\000"
 3026      5F315F53 
 3026      65745478 
 3026      41646472 
 3026      6573734D 
 3027              	.LASF27:
 3028 0208 696E7453 		.ascii	"intSrc\000"
 3028      726300
 3029              	.LASF49:
 3030 020f 55415254 		.ascii	"UART_1_ReadControlRegister\000"
 3030      5F315F52 
 3030      65616443 
 3030      6F6E7472 
 3030      6F6C5265 
 3031              	.LASF30:
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 84


 3032 022a 6C6F6352 		.ascii	"locRxBufferWrite\000"
 3032      78427566 
 3032      66657257 
 3032      72697465 
 3032      00
 3033              	.LASF22:
 3034 023b 55415254 		.ascii	"UART_1_Stop\000"
 3034      5F315F53 
 3034      746F7000 
 3035              	.LASF36:
 3036 0247 55415254 		.ascii	"UART_1_GetByte\000"
 3036      5F315F47 
 3036      65744279 
 3036      746500
 3037              	.LASF17:
 3038 0256 72656733 		.ascii	"reg32\000"
 3038      3200
 3039              	.LASF47:
 3040 025c 55415254 		.ascii	"UART_1_WriteTxData\000"
 3040      5F315F57 
 3040      72697465 
 3040      54784461 
 3040      746100
 3041              	.LASF62:
 3042 026f 746D7053 		.ascii	"tmpStat\000"
 3042      74617400 
 3043              	.LASF18:
 3044 0277 73697A65 		.ascii	"sizetype\000"
 3044      74797065 
 3044      00
 3045              	.LASF43:
 3046 0280 55415254 		.ascii	"UART_1_SetRxAddress1\000"
 3046      5F315F53 
 3046      65745278 
 3046      41646472 
 3046      65737331 
 3047              	.LASF45:
 3048 0295 55415254 		.ascii	"UART_1_SetRxAddress2\000"
 3048      5F315F53 
 3048      65745278 
 3048      41646472 
 3048      65737332 
 3049              	.LASF44:
 3050 02aa 61646472 		.ascii	"address\000"
 3050      65737300 
 3051              	.LASF70:
 3052 02b2 55415254 		.ascii	"UART_1_rxBufferLoopDetect\000"
 3052      5F315F72 
 3052      78427566 
 3052      6665724C 
 3052      6F6F7044 
 3053              	.LASF72:
 3054 02cc 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 3054      4320342E 
 3054      392E3320 
 3054      32303135 
 3054      30333033 
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 85


 3055 02ff 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 3055      20726576 
 3055      6973696F 
 3055      6E203232 
 3055      31323230 
 3056 0332 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 3056      66756E63 
 3056      74696F6E 
 3056      2D736563 
 3056      74696F6E 
 3057              	.LASF35:
 3058 035a 72785374 		.ascii	"rxStatus\000"
 3058      61747573 
 3058      00
 3059              	.LASF46:
 3060 0363 55415254 		.ascii	"UART_1_SetTxInterruptMode\000"
 3060      5F315F53 
 3060      65745478 
 3060      496E7465 
 3060      72727570 
 3061              	.LASF12:
 3062 037d 666C6F61 		.ascii	"float\000"
 3062      7400
 3063              	.LASF52:
 3064 0383 55415254 		.ascii	"UART_1_PutString\000"
 3064      5F315F50 
 3064      75745374 
 3064      72696E67 
 3064      00
 3065              	.LASF40:
 3066 0394 55415254 		.ascii	"UART_1_ClearRxBuffer\000"
 3066      5F315F43 
 3066      6C656172 
 3066      52784275 
 3066      66666572 
 3067              	.LASF41:
 3068 03a9 55415254 		.ascii	"UART_1_SetRxAddressMode\000"
 3068      5F315F53 
 3068      65745278 
 3068      41646472 
 3068      6573734D 
 3069              	.LASF16:
 3070 03c1 72656738 		.ascii	"reg8\000"
 3070      00
 3071              	.LASF1:
 3072 03c6 756E7369 		.ascii	"unsigned char\000"
 3072      676E6564 
 3072      20636861 
 3072      7200
 3073              	.LASF74:
 3074 03d4 5C5C766D 		.ascii	"\\\\vmware-host\\Shared Folders\\Documents\\Archive"
 3074      77617265 
 3074      2D686F73 
 3074      745C5368 
 3074      61726564 
 3075 0402 5C536F70 		.ascii	"\\Sophomore Year\\6.115\\Synthdude\\Synthdude.cydsn"
 3075      686F6D6F 
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 86


 3075      72652059 
 3075      6561725C 
 3075      362E3131 
 3076 0431 00       		.ascii	"\000"
 3077              	.LASF2:
 3078 0432 73686F72 		.ascii	"short int\000"
 3078      7420696E 
 3078      7400
 3079              	.LASF24:
 3080 043c 55415254 		.ascii	"UART_1_WriteControlRegister\000"
 3080      5F315F57 
 3080      72697465 
 3080      436F6E74 
 3080      726F6C52 
 3081              	.LASF65:
 3082 0458 55415254 		.ascii	"UART_1_initVar\000"
 3082      5F315F69 
 3082      6E697456 
 3082      617200
 3083              	.LASF56:
 3084 0467 62797465 		.ascii	"byteCount\000"
 3084      436F756E 
 3084      7400
 3085              	.LASF38:
 3086 0471 55415254 		.ascii	"UART_1_GetRxBufferSize\000"
 3086      5F315F47 
 3086      65745278 
 3086      42756666 
 3086      65725369 
 3087              	.LASF28:
 3088 0488 72784461 		.ascii	"rxData\000"
 3088      746100
 3089              	.LASF67:
 3090 048f 55415254 		.ascii	"UART_1_rxBuffer\000"
 3090      5F315F72 
 3090      78427566 
 3090      66657200 
 3091              	.LASF15:
 3092 049f 63686172 		.ascii	"char\000"
 3092      00
 3093              	.LASF14:
 3094 04a4 63686172 		.ascii	"char8\000"
 3094      3800
 3095              	.LASF29:
 3096 04aa 6C6F6352 		.ascii	"locRxBufferRead\000"
 3096      78427566 
 3096      66657252 
 3096      65616400 
 3097              	.LASF20:
 3098 04ba 55415254 		.ascii	"UART_1_Init\000"
 3098      5F315F49 
 3098      6E697400 
 3099              	.LASF23:
 3100 04c6 656E6162 		.ascii	"enableInterrupts\000"
 3100      6C65496E 
 3100      74657272 
 3100      75707473 
ARM GAS  C:\Users\RAPHAE~1\AppData\Local\Temp\ccVRfwl4.s 			page 87


 3100      00
 3101              	.LASF33:
 3102 04d7 73746174 		.ascii	"status\000"
 3102      757300
 3103              	.LASF69:
 3104 04de 55415254 		.ascii	"UART_1_rxBufferWrite\000"
 3104      5F315F72 
 3104      78427566 
 3104      66657257 
 3104      72697465 
 3105              	.LASF32:
 3106 04f3 55415254 		.ascii	"UART_1_ReadRxStatus\000"
 3106      5F315F52 
 3106      65616452 
 3106      78537461 
 3106      74757300 
 3107              	.LASF34:
 3108 0507 55415254 		.ascii	"UART_1_GetChar\000"
 3108      5F315F47 
 3108      65744368 
 3108      617200
 3109              	.LASF55:
 3110 0516 55415254 		.ascii	"UART_1_PutArray\000"
 3110      5F315F50 
 3110      75744172 
 3110      72617900 
 3111              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
