ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/spi.c"
  18              		.section	.text.MX_SPI2_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_SPI2_Init
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	MX_SPI2_Init:
  26              	.LFB40:
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI2 init function */
  30:Core/Src/spi.c **** void MX_SPI2_Init(void)
  31:Core/Src/spi.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 4, -8
  34              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 1 */
  40:Core/Src/spi.c ****   hspi2.Instance = SPI2;
  35              		.loc 1 40 3 view .LVU1
  36              		.loc 1 40 18 is_stmt 0 view .LVU2
  37 0002 1148     		ldr	r0, .L4
  38 0004 114B     		ldr	r3, .L4+4
  39 0006 0360     		str	r3, [r0]
  41:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
  40              		.loc 1 41 3 is_stmt 1 view .LVU3
  41              		.loc 1 41 19 is_stmt 0 view .LVU4
  42 0008 8223     		movs	r3, #130
  43 000a 5B00     		lsls	r3, r3, #1
  44 000c 4360     		str	r3, [r0, #4]
  42:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  45              		.loc 1 42 3 is_stmt 1 view .LVU5
  46              		.loc 1 42 24 is_stmt 0 view .LVU6
  47 000e 0023     		movs	r3, #0
  48 0010 8360     		str	r3, [r0, #8]
  43:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
  49              		.loc 1 43 3 is_stmt 1 view .LVU7
  50              		.loc 1 43 23 is_stmt 0 view .LVU8
  51 0012 C022     		movs	r2, #192
  52 0014 9200     		lsls	r2, r2, #2
  53 0016 C260     		str	r2, [r0, #12]
  44:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  54              		.loc 1 44 3 is_stmt 1 view .LVU9
  55              		.loc 1 44 26 is_stmt 0 view .LVU10
  56 0018 0361     		str	r3, [r0, #16]
  45:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  57              		.loc 1 45 3 is_stmt 1 view .LVU11
  58              		.loc 1 45 23 is_stmt 0 view .LVU12
  59 001a 4361     		str	r3, [r0, #20]
  46:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
  60              		.loc 1 46 3 is_stmt 1 view .LVU13
  61              		.loc 1 46 18 is_stmt 0 view .LVU14
  62 001c 013A     		subs	r2, r2, #1
  63 001e FF3A     		subs	r2, r2, #255
  64 0020 8261     		str	r2, [r0, #24]
  47:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  65              		.loc 1 47 3 is_stmt 1 view .LVU15
  66              		.loc 1 47 32 is_stmt 0 view .LVU16
  67 0022 C361     		str	r3, [r0, #28]
  48:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s 			page 3


  68              		.loc 1 48 3 is_stmt 1 view .LVU17
  69              		.loc 1 48 23 is_stmt 0 view .LVU18
  70 0024 0362     		str	r3, [r0, #32]
  49:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  71              		.loc 1 49 3 is_stmt 1 view .LVU19
  72              		.loc 1 49 21 is_stmt 0 view .LVU20
  73 0026 4362     		str	r3, [r0, #36]
  50:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  74              		.loc 1 50 3 is_stmt 1 view .LVU21
  75              		.loc 1 50 29 is_stmt 0 view .LVU22
  76 0028 8362     		str	r3, [r0, #40]
  51:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 7;
  77              		.loc 1 51 3 is_stmt 1 view .LVU23
  78              		.loc 1 51 28 is_stmt 0 view .LVU24
  79 002a FA3A     		subs	r2, r2, #250
  80 002c FF3A     		subs	r2, r2, #255
  81 002e C262     		str	r2, [r0, #44]
  52:Core/Src/spi.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  82              		.loc 1 52 3 is_stmt 1 view .LVU25
  83              		.loc 1 52 24 is_stmt 0 view .LVU26
  84 0030 0363     		str	r3, [r0, #48]
  53:Core/Src/spi.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
  85              		.loc 1 53 3 is_stmt 1 view .LVU27
  86              		.loc 1 53 23 is_stmt 0 view .LVU28
  87 0032 0833     		adds	r3, r3, #8
  88 0034 4363     		str	r3, [r0, #52]
  54:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
  89              		.loc 1 54 3 is_stmt 1 view .LVU29
  90              		.loc 1 54 7 is_stmt 0 view .LVU30
  91 0036 FFF7FEFF 		bl	HAL_SPI_Init
  92              	.LVL0:
  93              		.loc 1 54 6 discriminator 1 view .LVU31
  94 003a 0028     		cmp	r0, #0
  95 003c 00D1     		bne	.L3
  96              	.L1:
  55:Core/Src/spi.c ****   {
  56:Core/Src/spi.c ****     Error_Handler();
  57:Core/Src/spi.c ****   }
  58:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 2 */
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** }
  97              		.loc 1 62 1 view .LVU32
  98              		@ sp needed
  99 003e 10BD     		pop	{r4, pc}
 100              	.L3:
  56:Core/Src/spi.c ****   }
 101              		.loc 1 56 5 is_stmt 1 view .LVU33
 102 0040 FFF7FEFF 		bl	Error_Handler
 103              	.LVL1:
 104              		.loc 1 62 1 is_stmt 0 view .LVU34
 105 0044 FBE7     		b	.L1
 106              	.L5:
 107 0046 C046     		.align	2
 108              	.L4:
 109 0048 00000000 		.word	hspi2
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s 			page 4


 110 004c 00380040 		.word	1073756160
 111              		.cfi_endproc
 112              	.LFE40:
 114              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 115              		.align	1
 116              		.global	HAL_SPI_MspInit
 117              		.syntax unified
 118              		.code	16
 119              		.thumb_func
 121              	HAL_SPI_MspInit:
 122              	.LVL2:
 123              	.LFB41:
  63:Core/Src/spi.c **** 
  64:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  65:Core/Src/spi.c **** {
 124              		.loc 1 65 1 is_stmt 1 view -0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 32
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128              		.loc 1 65 1 is_stmt 0 view .LVU36
 129 0000 10B5     		push	{r4, lr}
 130              		.cfi_def_cfa_offset 8
 131              		.cfi_offset 4, -8
 132              		.cfi_offset 14, -4
 133 0002 88B0     		sub	sp, sp, #32
 134              		.cfi_def_cfa_offset 40
 135 0004 0400     		movs	r4, r0
  66:Core/Src/spi.c **** 
  67:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 136              		.loc 1 67 3 is_stmt 1 view .LVU37
 137              		.loc 1 67 20 is_stmt 0 view .LVU38
 138 0006 1422     		movs	r2, #20
 139 0008 0021     		movs	r1, #0
 140 000a 03A8     		add	r0, sp, #12
 141              	.LVL3:
 142              		.loc 1 67 20 view .LVU39
 143 000c FFF7FEFF 		bl	memset
 144              	.LVL4:
  68:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 145              		.loc 1 68 3 is_stmt 1 view .LVU40
 146              		.loc 1 68 15 is_stmt 0 view .LVU41
 147 0010 2268     		ldr	r2, [r4]
 148              		.loc 1 68 5 view .LVU42
 149 0012 124B     		ldr	r3, .L9
 150 0014 9A42     		cmp	r2, r3
 151 0016 01D0     		beq	.L8
 152              	.L6:
  69:Core/Src/spi.c ****   {
  70:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
  73:Core/Src/spi.c ****     /* SPI2 clock enable */
  74:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
  75:Core/Src/spi.c **** 
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  77:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
  78:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s 			page 5


  79:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
  80:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
  81:Core/Src/spi.c ****     */
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  83:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  84:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  85:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  86:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
  87:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  88:Core/Src/spi.c **** 
  89:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
  90:Core/Src/spi.c **** 
  91:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
  92:Core/Src/spi.c ****   }
  93:Core/Src/spi.c **** }
 153              		.loc 1 93 1 view .LVU43
 154 0018 08B0     		add	sp, sp, #32
 155              		@ sp needed
 156              	.LVL5:
 157              		.loc 1 93 1 view .LVU44
 158 001a 10BD     		pop	{r4, pc}
 159              	.LVL6:
 160              	.L8:
  74:Core/Src/spi.c **** 
 161              		.loc 1 74 5 is_stmt 1 view .LVU45
 162              	.LBB2:
  74:Core/Src/spi.c **** 
 163              		.loc 1 74 5 view .LVU46
  74:Core/Src/spi.c **** 
 164              		.loc 1 74 5 view .LVU47
 165 001c 104B     		ldr	r3, .L9+4
 166 001e DA69     		ldr	r2, [r3, #28]
 167 0020 8021     		movs	r1, #128
 168 0022 C901     		lsls	r1, r1, #7
 169 0024 0A43     		orrs	r2, r1
 170 0026 DA61     		str	r2, [r3, #28]
  74:Core/Src/spi.c **** 
 171              		.loc 1 74 5 view .LVU48
 172 0028 DA69     		ldr	r2, [r3, #28]
 173 002a 0A40     		ands	r2, r1
 174 002c 0192     		str	r2, [sp, #4]
  74:Core/Src/spi.c **** 
 175              		.loc 1 74 5 view .LVU49
 176 002e 019A     		ldr	r2, [sp, #4]
 177              	.LBE2:
  74:Core/Src/spi.c **** 
 178              		.loc 1 74 5 view .LVU50
  76:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 179              		.loc 1 76 5 view .LVU51
 180              	.LBB3:
  76:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 181              		.loc 1 76 5 view .LVU52
  76:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 182              		.loc 1 76 5 view .LVU53
 183 0030 5A69     		ldr	r2, [r3, #20]
 184 0032 8021     		movs	r1, #128
 185 0034 C902     		lsls	r1, r1, #11
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s 			page 6


 186 0036 0A43     		orrs	r2, r1
 187 0038 5A61     		str	r2, [r3, #20]
  76:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 188              		.loc 1 76 5 view .LVU54
 189 003a 5B69     		ldr	r3, [r3, #20]
 190 003c 0B40     		ands	r3, r1
 191 003e 0293     		str	r3, [sp, #8]
  76:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 192              		.loc 1 76 5 view .LVU55
 193 0040 029B     		ldr	r3, [sp, #8]
 194              	.LBE3:
  76:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 195              		.loc 1 76 5 view .LVU56
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 196              		.loc 1 82 5 view .LVU57
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 197              		.loc 1 82 25 is_stmt 0 view .LVU58
 198 0042 E023     		movs	r3, #224
 199 0044 1B02     		lsls	r3, r3, #8
 200 0046 0393     		str	r3, [sp, #12]
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 83 5 is_stmt 1 view .LVU59
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 83 26 is_stmt 0 view .LVU60
 203 0048 0223     		movs	r3, #2
 204 004a 0493     		str	r3, [sp, #16]
  84:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 205              		.loc 1 84 5 is_stmt 1 view .LVU61
  85:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 206              		.loc 1 85 5 view .LVU62
  85:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 207              		.loc 1 85 27 is_stmt 0 view .LVU63
 208 004c 0133     		adds	r3, r3, #1
 209 004e 0693     		str	r3, [sp, #24]
  86:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 210              		.loc 1 86 5 is_stmt 1 view .LVU64
  87:Core/Src/spi.c **** 
 211              		.loc 1 87 5 view .LVU65
 212 0050 03A9     		add	r1, sp, #12
 213 0052 0448     		ldr	r0, .L9+8
 214 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 215              	.LVL7:
 216              		.loc 1 93 1 is_stmt 0 view .LVU66
 217 0058 DEE7     		b	.L6
 218              	.L10:
 219 005a C046     		.align	2
 220              	.L9:
 221 005c 00380040 		.word	1073756160
 222 0060 00100240 		.word	1073876992
 223 0064 00040048 		.word	1207960576
 224              		.cfi_endproc
 225              	.LFE41:
 227              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 228              		.align	1
 229              		.global	HAL_SPI_MspDeInit
 230              		.syntax unified
 231              		.code	16
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s 			page 7


 232              		.thumb_func
 234              	HAL_SPI_MspDeInit:
 235              	.LVL8:
 236              	.LFB42:
  94:Core/Src/spi.c **** 
  95:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
  96:Core/Src/spi.c **** {
 237              		.loc 1 96 1 is_stmt 1 view -0
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 0
 240              		@ frame_needed = 0, uses_anonymous_args = 0
 241              		.loc 1 96 1 is_stmt 0 view .LVU68
 242 0000 10B5     		push	{r4, lr}
 243              		.cfi_def_cfa_offset 8
 244              		.cfi_offset 4, -8
 245              		.cfi_offset 14, -4
  97:Core/Src/spi.c **** 
  98:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 246              		.loc 1 98 3 is_stmt 1 view .LVU69
 247              		.loc 1 98 15 is_stmt 0 view .LVU70
 248 0002 0268     		ldr	r2, [r0]
 249              		.loc 1 98 5 view .LVU71
 250 0004 074B     		ldr	r3, .L14
 251 0006 9A42     		cmp	r2, r3
 252 0008 00D0     		beq	.L13
 253              	.LVL9:
 254              	.L11:
  99:Core/Src/spi.c ****   {
 100:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 101:Core/Src/spi.c **** 
 102:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 103:Core/Src/spi.c ****     /* Peripheral clock disable */
 104:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 105:Core/Src/spi.c **** 
 106:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 107:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 108:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 109:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 110:Core/Src/spi.c ****     */
 111:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 112:Core/Src/spi.c **** 
 113:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 114:Core/Src/spi.c **** 
 115:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 116:Core/Src/spi.c ****   }
 117:Core/Src/spi.c **** }
 255              		.loc 1 117 1 view .LVU72
 256              		@ sp needed
 257 000a 10BD     		pop	{r4, pc}
 258              	.LVL10:
 259              	.L13:
 104:Core/Src/spi.c **** 
 260              		.loc 1 104 5 is_stmt 1 view .LVU73
 261 000c 064A     		ldr	r2, .L14+4
 262 000e D369     		ldr	r3, [r2, #28]
 263 0010 0649     		ldr	r1, .L14+8
 264 0012 0B40     		ands	r3, r1
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s 			page 8


 265 0014 D361     		str	r3, [r2, #28]
 111:Core/Src/spi.c **** 
 266              		.loc 1 111 5 view .LVU74
 267 0016 E021     		movs	r1, #224
 268 0018 0902     		lsls	r1, r1, #8
 269 001a 0548     		ldr	r0, .L14+12
 270              	.LVL11:
 111:Core/Src/spi.c **** 
 271              		.loc 1 111 5 is_stmt 0 view .LVU75
 272 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 273              	.LVL12:
 274              		.loc 1 117 1 view .LVU76
 275 0020 F3E7     		b	.L11
 276              	.L15:
 277 0022 C046     		.align	2
 278              	.L14:
 279 0024 00380040 		.word	1073756160
 280 0028 00100240 		.word	1073876992
 281 002c FFBFFFFF 		.word	-16385
 282 0030 00040048 		.word	1207960576
 283              		.cfi_endproc
 284              	.LFE42:
 286              		.global	hspi2
 287              		.section	.bss.hspi2,"aw",%nobits
 288              		.align	2
 291              	hspi2:
 292 0000 00000000 		.space	100
 292      00000000 
 292      00000000 
 292      00000000 
 292      00000000 
 293              		.text
 294              	.Letext0:
 295              		.file 2 "/opt/local/arm-none-eabi/include/machine/_default_types.h"
 296              		.file 3 "/opt/local/arm-none-eabi/include/sys/_stdint.h"
 297              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h"
 298              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 299              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 300              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 301              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 302              		.file 9 "Core/Inc/spi.h"
 303              		.file 10 "Core/Inc/main.h"
 304              		.file 11 "<built-in>"
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s:19     .text.MX_SPI2_Init:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s:25     .text.MX_SPI2_Init:00000000 MX_SPI2_Init
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s:109    .text.MX_SPI2_Init:00000048 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s:291    .bss.hspi2:00000000 hspi2
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s:115    .text.HAL_SPI_MspInit:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s:121    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s:221    .text.HAL_SPI_MspInit:0000005c $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s:228    .text.HAL_SPI_MspDeInit:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s:234    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s:279    .text.HAL_SPI_MspDeInit:00000024 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccdzvFMv.s:288    .bss.hspi2:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
