/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [19:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_28z;
  wire [26:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [25:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [31:0] celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~((in_data[188] | in_data[159]) & (celloutsig_1_1z | celloutsig_1_0z[8]));
  assign celloutsig_0_4z = ~((celloutsig_0_1z | celloutsig_0_2z[12]) & (celloutsig_0_0z[0] | celloutsig_0_0z[1]));
  assign celloutsig_1_9z = ~((celloutsig_1_2z | celloutsig_1_6z[7]) & (celloutsig_1_8z | in_data[97]));
  assign celloutsig_0_13z = ~((celloutsig_0_11z[2] | celloutsig_0_4z) & (in_data[63] | celloutsig_0_12z));
  assign celloutsig_1_1z = in_data[119] | in_data[169];
  assign celloutsig_1_8z = celloutsig_1_6z[0] | in_data[119];
  assign celloutsig_0_6z = celloutsig_0_5z[6] | celloutsig_0_3z;
  assign celloutsig_0_3z = ~(celloutsig_0_2z[0] ^ in_data[30]);
  assign celloutsig_0_30z = ~(celloutsig_0_7z[0] ^ celloutsig_0_17z);
  assign celloutsig_0_28z = celloutsig_0_8z[21:16] + { celloutsig_0_2z[18], celloutsig_0_10z };
  reg [4:0] _10_;
  always_ff @(posedge clkin_data[128], posedge clkin_data[96])
    if (clkin_data[96]) _10_ <= 5'h00;
    else _10_ <= { celloutsig_1_16z[3:2], celloutsig_1_5z };
  assign out_data[132:128] = _10_;
  assign celloutsig_0_2z = { in_data[57:35], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } & { in_data[89:68], celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_8z[24:22] / { 1'h1, celloutsig_0_8z[23], celloutsig_0_3z };
  assign celloutsig_0_1z = { in_data[48:44], celloutsig_0_0z } && in_data[70:61];
  assign celloutsig_0_12z = celloutsig_0_9z[13:11] && { celloutsig_0_10z[2:1], celloutsig_0_1z };
  assign celloutsig_0_32z = { celloutsig_0_15z[2:1], celloutsig_0_23z, celloutsig_0_30z } || { celloutsig_0_0z[3], celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[163:155] || { in_data[182:175], celloutsig_1_1z };
  assign celloutsig_0_17z = { celloutsig_0_14z[10:3], celloutsig_0_13z, celloutsig_0_15z } || { in_data[79:69], celloutsig_0_16z };
  assign celloutsig_0_18z = { celloutsig_0_2z[20:16], celloutsig_0_4z } || { celloutsig_0_5z[5:3], celloutsig_0_11z };
  assign celloutsig_0_16z = { in_data[32:20], celloutsig_0_10z } < { celloutsig_0_14z[16:0], celloutsig_0_6z };
  assign celloutsig_0_23z = { celloutsig_0_14z[10:4], celloutsig_0_3z } < { celloutsig_0_20z[9:3], celloutsig_0_4z };
  assign celloutsig_1_4z = { celloutsig_1_0z[4:0], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z } % { 1'h1, in_data[118:114], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_4z[7:6], celloutsig_1_9z } % { 1'h1, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_11z } % { 1'h1, celloutsig_1_6z[8:3] };
  assign celloutsig_0_22z = { celloutsig_0_10z[4:2], celloutsig_0_19z } % { 1'h1, celloutsig_0_2z[2:0] };
  assign celloutsig_0_26z = celloutsig_0_22z[2:0] % { 1'h1, celloutsig_0_24z, celloutsig_0_1z };
  assign celloutsig_1_6z = in_data[117] ? { celloutsig_1_4z[3], celloutsig_1_0z, celloutsig_1_5z } : in_data[189:177];
  assign celloutsig_1_7z[16:3] = celloutsig_1_3z ? { celloutsig_1_6z, 1'h1 } : celloutsig_1_4z[15:2];
  assign celloutsig_1_16z = celloutsig_1_3z ? { celloutsig_1_7z[10:3], celloutsig_1_5z[2], celloutsig_1_1z } : celloutsig_1_7z[16:7];
  assign celloutsig_0_7z = in_data[82] ? { in_data[32:31], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z } : { celloutsig_0_2z[8:6], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_8z[31:5] = celloutsig_0_3z ? { in_data[14:2], 2'h3, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z } : { celloutsig_0_2z[26:5], celloutsig_0_0z };
  assign celloutsig_0_33z = { celloutsig_0_7z[0], celloutsig_0_14z, celloutsig_0_7z } | { celloutsig_0_2z[16:1], celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[170:162] | in_data[179:171];
  assign celloutsig_0_5z = { celloutsig_0_2z[7:2], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z } | { in_data[39:32], celloutsig_0_1z };
  assign celloutsig_0_19z = | { celloutsig_0_10z[3:0], celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_1_19z = ~^ celloutsig_1_14z[3:1];
  assign celloutsig_0_24z = ~^ { celloutsig_0_5z[4:1], celloutsig_0_11z };
  assign celloutsig_1_12z = { celloutsig_1_4z[15:14], celloutsig_1_1z } << { celloutsig_1_11z[2:1], celloutsig_1_9z };
  assign celloutsig_0_15z = in_data[72:70] << celloutsig_0_2z[5:3];
  assign celloutsig_0_0z = in_data[26:22] >> in_data[54:50];
  assign celloutsig_0_9z = { celloutsig_0_2z[21:10], celloutsig_0_7z } >> { celloutsig_0_7z[3], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_20z = { celloutsig_0_14z[8:2], celloutsig_0_11z, celloutsig_0_3z } >> celloutsig_0_9z[14:4];
  assign celloutsig_1_5z = { celloutsig_1_4z[5:4], celloutsig_1_2z } <<< { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_10z = in_data[14:10] <<< celloutsig_0_2z[8:4];
  always_latch
    if (!clkin_data[32]) celloutsig_0_14z = 20'h00000;
    else if (!celloutsig_1_19z) celloutsig_0_14z = { celloutsig_0_5z[1:0], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_8z[4:0] = celloutsig_0_7z;
  assign celloutsig_1_7z[2:0] = celloutsig_1_5z;
  assign { out_data[96], out_data[32], out_data[25:0] } = { celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
