ptrsStringsRAND

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000092                       # Number of seconds simulated
sim_ticks                                    92194000                       # Number of ticks simulated
final_tick                                   92194000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 490983                       # Simulator instruction rate (inst/s)
host_op_rate                                   490270                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5148776946                       # Simulator tick rate (ticks/s)
host_mem_usage                                8484348                       # Number of bytes of host memory used
host_seconds                                     0.02                       # Real time elapsed on the host
sim_insts                                        8767                       # Number of instructions simulated
sim_ops                                          8767                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED     92194000                       # Cumulative time (in ticks) in various power states
system.cache.hits                               10162                       # Number of hits
system.cache.misses                              1536                       # Number of misses
system.cache.missLatency::samples                1536                       # Ticks for misses to the cache
system.cache.missLatency::mean           52406.250000                       # Ticks for misses to the cache
system.cache.missLatency::gmean          44532.843950                       # Ticks for misses to the cache
system.cache.missLatency::stdev          34985.250499                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                 514     33.46%     33.46% # Ticks for misses to the cache
system.cache.missLatency::32768-65535             744     48.44%     81.90% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             209     13.61%     95.51% # Ticks for misses to the cache
system.cache.missLatency::98304-131071             20      1.30%     96.81% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            33      2.15%     98.96% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             5      0.33%     99.28% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             0      0.00%     99.28% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             1      0.07%     99.35% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             2      0.13%     99.48% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             4      0.26%     99.74% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             3      0.20%     99.93% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             1      0.07%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                  1536                       # Ticks for misses to the cache
system.cache.hitRatio                        0.868696                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         4592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       195584                       # Cumulative packet size per connected master and slave (bytes)
