<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE model SYSTEM "embsysregview.dtd">
<model chipname="STM32F050x">
	<chip_description>Based on (RM0091 rel.1, PM0215 rel.1,
STM32F05yx Errata rel.1)
Chip features :
- Core: ARM 32-bit Cortex-M0 CPU, frequency
  up to 48 MHz,
- Memories
  Up to 32 Kbytes of Flash memory,
  Up to 4 Kbytes of SRAM with HW parity checking,
- CRC calculation unit
- Clock, reset and supply management:
  2.0 V to 3.6 V application supply and I/Os,
  POR, PDR and PVD,
  4-to-32 MHz crystal oscillator,
  32 kHz oscillator for RTC with calibration,
  Internal 8 MHz RC with x6 PLL option,
  Internal 40 kHz RC
- RTC:  with alarm and periodic wakeup
  from Stop/Standby
- Low power:
  Sleep, Stop and Standby modes,
  Vbat supply for RTC and backup registers
- General-purpose DMA: 5-channel DMA controller
  with FIFOs and burst support
- 1*12-bit, 1 MSPS A/D converter: up to 10
  channels
- Up to 39 I/O ports with interrupt capability
  Up to 39 fast I/Os up to 24 MHz,
  Up to 25 5 V-tolerant I/Os
- 96-bit unique ID
- Debug mode:
  Serial wire debug (SWD)
- Up to 9 timers:
  One 16-bit 7-channel advanced-control timer 
  for 6 channels PWM output, with deadtime
  generation and emergency stop,
  One 32-bit and one 16-bit timer, with up to
  4 IC/OC, usable for IR control decoding,
  One 16-bit timer, with 2 IC/OC, 1 OCN,
  deadtime generation and emergency stop,
  One 16-bit timer, with IC/OC and OCN,
  deadtime generation, emergency stop
  and modulator gate for IR control,
  One 16-bit timer with 1 IC/OC,
  Independent and system watchdog timers,
  SysTick timer: 24-bit downcounter
- Communication interfaces:
  One I2C interface (1 Mbit/s, SMBus/PMBus),
  One USART (6 Mbits/s, master SPI, ISO 7816
  interface, LIN, IrDA, modem control),
  One SPI (18 Mbits/s), with muxed full-duplex
  I2S to achieve audio class accuracy,
  HDMI CEC interface, wakeup on header reception
  Copyright Â© 2012 Jacon. All rights reserved.
  </chip_description>
	<boards>
	</boards>
	<group name="FLASH" description="Flash memory interface">
		<registergroup name="FLASH" description="Flash interface registers">
			<register name="FLASH_ACR" description="Access control register" address="0x40022000" access="rw">
				<field bitoffset="0" bitlength="3" name="LATENCY" description="LATENCY[2:0] bits (Latency)">
					<interpretation key="0" text="Zero wait states"/>
					<interpretation key="1" text="One wait state"/>
				</field>
				<field bitoffset="4" bitlength="1" name="PRFTBE" description="Prefetch buffer enable"/>
				<field bitoffset="5" bitlength="1" name="PRFTBS" description="Prefetch buffer status"/>
			</register>
			<register name="FLASH_KEYR" description="Key register" address="0x40022004" access="w">
				<field bitoffset="0" bitlength="32" name="FKEYR" description="Flash key"/>
			</register>
			<register name="FLASH_OPTKEYR" description="Option key register" address="0x40022008" access="w">
				<field bitoffset="0" bitlength="32" name="OPTKEYR" description="Option byte key"/>
			</register>
			<register name="FLASH_SR" description="Status register" address="0x4002200C" access="rw">
				<field bitoffset="0" bitlength="1" name="BSY" description="Busy"/>
				<field bitoffset="2" bitlength="1" name="PGERR" description="Programming error"/>
				<field bitoffset="4" bitlength="1" name="WRPRTERR" description="Write protection error"/>
				<field bitoffset="5" bitlength="1" name="EOP" description="End of operation"/>
			</register>
			<register name="FLASH_CR" description="Control register" address="0x40022010" resetvalue="0x80000000" access="rw">
				<field bitoffset="0" bitlength="1" name="PG" description="Programming"/>
				<field bitoffset="1" bitlength="1" name="PER" description="Page erase"/>
				<field bitoffset="2" bitlength="1" name="MER" description="Mass erase"/>
				<field bitoffset="4" bitlength="1" name="OPTPG" description="Option byte programming"/>
				<field bitoffset="5" bitlength="1" name="OPTER" description="Option byte erase"/>
				<field bitoffset="6" bitlength="1" name="STRT" description="Start"/>
				<field bitoffset="7" bitlength="1" name="LOCK" description="Lock"/>
				<field bitoffset="9" bitlength="1" name="OPTWRE" description="Option bytes write enable"/>
				<field bitoffset="10" bitlength="1" name="ERRIE" description="Error interrupt enable"/>
				<field bitoffset="12" bitlength="1" name="EOPIE" description="End of operation interrupt enable"/>
				<field bitoffset="13" bitlength="1" name="OBL_LAUNCH" description="Force option byte loading"/>
			</register>
			<register name="FLASH_AR" description="Address register" address="0x40022014" access="w">
				<field bitoffset="0" bitlength="32" name="FAR" description="Flash address"/>
			</register>
			<register name="FLASH_OBR" description="Option byte register" address="0x4002201C" resetvalue="0x03FFFFF2" access="rw">
				<field bitoffset="0" bitlength="1" name="OPTERR" description="Option byte error"/>
				<field bitoffset="1" bitlength="2" name="RDPRT" description="RDPRT[1:0] bits (Read protection level status)">
					<interpretation key="0" text="Read protection level 0 is enabled (ST production configuration)"/>
					<interpretation key="1" text="Read protection level 1 is enabled"/>
					<interpretation key="3" text="Read protection level 2 is enabled"/>
				</field>
				<field bitoffset="8" bitlength="1" name="WDG_SW" description="User option bytes"/>
				<field bitoffset="9" bitlength="1" name="nRST_STOP" description="User option bytes"/>
				<field bitoffset="10" bitlength="1" name="nRST_STDBY" description="User option bytes"/>
				<field bitoffset="12" bitlength="1" name="nBOOT1" description="User option bytes"/>
				<field bitoffset="13" bitlength="1" name="VDDA_MONITOR" description="User option bytes"/>
				<field bitoffset="14" bitlength="1" name="RAM_PARITY_CHECK" description="User option bytes"/>
				<field bitoffset="16" bitlength="8" name="Data0" description="First user byte"/>
				<field bitoffset="24" bitlength="8" name="Data1" description="Second user byte"/>
			</register>
			<register name="FLASH_WRPR" description="Write protection register" address="0x40022020" resetvalue="0x0FFFFFFF" access="r">
				<field bitoffset="0" bitlength="16" name="WRP" description="Write protect"/>
			</register>
			<register name="FLASH_SIZE" description="Flash memory size data register" address="0x1FFFF7CC" access="r">
				<field bitoffset="0" bitlength="16" name="FLASH_SIZE" description="Flash memory size"/>
			</register>
			<register name="FLASH_RDP_USER" description="Read protection and user option bytes" address="0x1FFFF800" resetvalue="0x0FFFAAED" access="r">
				<field bitoffset="2" bitlength="2" name="BOR_LEV" description="BOR_LEV[1:0] bits (BOR reset Level)">
					<interpretation key="0" text="BOR Level 3 (VBOR3), reset threshold level for 2.70 to 3.60 V voltage range"/>
					<interpretation key="1" text="BOR Level 2 (VBOR2), reset threshold level for 2.40 to 2.70 V voltage range"/>
					<interpretation key="2" text="BOR Level 1 (VBOR1), reset threshold level for 2.10 to 2.40 V voltage range"/>
					<interpretation key="3" text="BOR off (VBOR0), reset threshold level for 1.80 to 2.10 V voltage range"/>
				</field>
				<field bitoffset="5" bitlength="1" name="WDG_SW" description="Hardware watchdog enable"/>
				<field bitoffset="6" bitlength="1" name="NRST_STOP" description="Reset generated when entering the Stop mode"/>
				<field bitoffset="7" bitlength="1" name="NRST_STDBY" description="Reset generated when entering the Standby mode"/>
				<field bitoffset="8" bitlength="8" name="RDP" description="BOR_LEV[1:0] bits (Read protection option byte)">
					<interpretation key="170" text="Level 0, no protection"/>
					<interpretation key="204" text="Level 2, chip protection (debug and boot from RAM features disabled)"/>
					<interpretation key="0" text="Level 1, read protection of memories (debug features limited)"/>
				</field>
			</register>
			<register name="FLASH_NWRP" description="Flash memory write protection option byte" address="0x1FFFF808" access="r">
				<field bitoffset="0" bitlength="12" name="NWRPI" description="Flash memory write protection bits"/>
			</register>
		</registergroup>
	</group>
	<group name="OPTION" description="Option bytes">
		<registergroup name="OPTION" description="Option bytes registers">
			<register name="OPTION_RDP_USER" description="Read protection and user option bytes" address="0x1FFFF800" resetvalue="0x0FFFAAED" access="r">
				<field bitoffset="0" bitlength="8" name="RDP" description="RDP[7:0] bits (Read protection option byte)">
					<interpretation key="170" text="Level 0, no protection"/>
					<interpretation key="204" text="Level 2, chip protection (debug and boot from RAM features disabled)"/>
					<interpretation key="0" text="Level 1, read protection of memories (debug features limited)"/>
				</field>
				<field bitoffset="8" bitlength="8" name="nRDP" description="nRDP[7:0] bits (Complement value)"/>
				<field bitoffset="16" bitlength="1" name="WDG_SW" description="Hardware watchdog enable"/>
				<field bitoffset="17" bitlength="1" name="nRST_STOP" description="Reset generated when entering the Stop mode"/>
				<field bitoffset="18" bitlength="1" name="nRST_STDBY" description="Reset generated when entering the Standby mode"/>
				<field bitoffset="20" bitlength="1" name="nBOOT1" description="Boot config with BOOT0 pin"/>
				<field bitoffset="21" bitlength="1" name="VDDA_MONITOR" description="Vdda power supply supervisor disabled"/>
				<field bitoffset="22" bitlength="1" name="RAM_PARITY_CHECK" description="RAM parity check enabled"/>
				<field bitoffset="24" bitlength="8" name="nUSER" description="nUSER[7:0] bits (Complement value)"/>
			</register>
			<register name="OPTION_USER" description="User option bytes" address="0x1FFFF804" access="r">
				<field bitoffset="0" bitlength="8" name="Data0" description="User data storage 0"/>
				<field bitoffset="8" bitlength="8" name="nData0" description="Complement value"/>
				<field bitoffset="16" bitlength="8" name="Data1" description="User data storage 1"/>
				<field bitoffset="24" bitlength="8" name="nData1" description="Complement value"/>
			</register>
			<register name="OPTION_WRP" description="Flash write protection option bytes" address="0x1FFFF808" access="r">
				<field bitoffset="0" bitlength="8" name="WRP0" description="Flash memory write protection bits"/>
				<field bitoffset="8" bitlength="8" name="nWRP0" description="Complement value"/>
				<field bitoffset="16" bitlength="8" name="WRP1" description="Flash memory write protection bits"/>
				<field bitoffset="24" bitlength="8" name="nWRP1" description="Complement value"/>
			</register>
		</registergroup>
	</group>
	<group name="CRC" description="CRC calculation unit">
		<registergroup name="CRC" description="CRC registers">
			<register name="CRC_DR" description="Data register" address="0x40023000" resetvalue="0xFFFFFFFF" access="rw">
				<field bitoffset="0" bitlength="32" name="DR" description="Data register bits"/>
			</register>
			<register name="CRC_IDR" description="Independent data register" address="0x40023004" access="rw">
				<field bitoffset="0" bitlength="8" name="IDR" description="General-purpose 8-bit data register bits"/>
			</register>
			<register name="CRC_CR" description="Control register" address="0x40023008" access="rw">
				<field bitoffset="0" bitlength="1" name="RESET" description="Resets the CRC calculation unit"/>
				<field bitoffset="5" bitlength="2" name="REV_IN" description="REV_IN[1:0] bits (Reverse input data)">
					<interpretation key="0" text="Bit order not affected"/>
					<interpretation key="1" text="Bit reversal done by byte"/>
					<interpretation key="2" text="Bit reversal done by half-word"/>
					<interpretation key="3" text="Bit reversal done by word"/>
				</field>
				<field bitoffset="7" bitlength="1" name="REV_OUT" description="Reverse output data"/>
			</register>
		</registergroup>
	</group>
	<group name="PWR" description="Power control ">
		<registergroup name="PWR" description="Power control registers">
			<register name="PWR_CR" description="Power control register" address="0x40007000" access="rw">
				<field bitoffset="0" bitlength="1" name="LPDS" description="Low-power deep sleep"/>
				<field bitoffset="1" bitlength="1" name="PDDS" description="Power down deepsleep"/>
				<field bitoffset="2" bitlength="1" name="CWUF" description="Clear wakeup flag"/>
				<field bitoffset="3" bitlength="1" name="CSBF" description="Clear standby flag"/>
				<field bitoffset="4" bitlength="1" name="PVDE" description="Power voltage detector enable"/>
				<field bitoffset="5" bitlength="3" name="PLS" description="PLS[2:0] bits (PVD level selection)">
					<interpretation key="0" text="PVD level 0"/>
					<interpretation key="1" text="PVD level 1"/>
					<interpretation key="2" text="PVD level 2"/>
					<interpretation key="3" text="PVD level 3"/>
					<interpretation key="4" text="PVD level 4"/>
					<interpretation key="5" text="PVD level 5"/>
					<interpretation key="6" text="PVD level 6"/>
					<interpretation key="7" text="PVD level 7"/>
				</field>
				<field bitoffset="8" bitlength="1" name="DBP" description="Disable backup domain write protection"/>
			</register>
			<register name="PWR_CSR" description="Power control/status register" address="0x40007004" access="rw">
				<field bitoffset="0" bitlength="1" name="WUF" description="Wakeup flag"/>
				<field bitoffset="1" bitlength="1" name="SBF" description="Standby flag"/>
				<field bitoffset="2" bitlength="1" name="PVDO" description="PVD output"/>
				<field bitoffset="8" bitlength="1" name="EWUP1" description="Enable WKUP1 pin"/>
				<field bitoffset="9" bitlength="1" name="EWUP2" description="Enable WKUP2 pin"/>
			</register>
		</registergroup>
	</group>
	<group name="RCC" description="Reset and clock control">
		<registergroup name="RCC" description="RCC registers">
			<register name="RCC_CR" description="Clock control register" address="0x40021000" resetvalue="0x00000083" access="rw">
				<field bitoffset="0" bitlength="1" name="HSION" description="Internal high-speed clock enable"/>
				<field bitoffset="1" bitlength="1" name="HSIRDY" description="Internal high-speed clock ready flag"/>
				<field bitoffset="3" bitlength="5" name="HSITRIM" description="HSITRIM[4:0] bits (Internal high-speed clock trimming)"/>
				<field bitoffset="8" bitlength="8" name="HSICAL" description="HSICAL[7:0] bits (Internal high-speed clock calibration)"/>
				<field bitoffset="16" bitlength="1" name="HSEON" description="HSE clock enable"/>
				<field bitoffset="17" bitlength="1" name="HSERDY" description="HSE clock ready flag"/>
				<field bitoffset="18" bitlength="1" name="HSEBYP" description="HSE clock bypass"/>
				<field bitoffset="19" bitlength="1" name="CSSON" description="Clock security system enable"/>
				<field bitoffset="24" bitlength="1" name="PLLON" description="Main PLL enable"/>
				<field bitoffset="25" bitlength="1" name="PLLRDY" description="Main PLL clock ready flag"/>
			</register>
			<register name="RCC_CFGR" description="Clock configuration register" address="0x40021004" access="rw">
				<field bitoffset="0" bitlength="2" name="SW" description="SW[1:0] bits (System clock switch)">
					<interpretation key="0" text="HSI selected as system clock"/>
					<interpretation key="1" text="HSE selected as system clock"/>
					<interpretation key="2" text="PLL selected as system clock"/>
				</field>
				<field bitoffset="2" bitlength="2" name="SWS" description="SWS[1:0] bits (System clock switch status)">
					<interpretation key="0" text="HSI oscillator used as system clock"/>
					<interpretation key="1" text="HSE oscillator used as system clock"/>
					<interpretation key="2" text="PLL used as system clock"/>
				</field>
				<field bitoffset="4" bitlength="4" name="HPRE" description="HPRE[3:0] bits (AHB prescaler)">
					<interpretation key="0" text="SYSCLK not divided"/>
					<interpretation key="8" text="SYSCLK divided by 2"/>
					<interpretation key="9" text="SYSCLK divided by 4"/>
					<interpretation key="10" text="SYSCLK divided by 8"/>
					<interpretation key="11" text="SYSCLK divided by 16"/>
					<interpretation key="12" text="SYSCLK divided by 64"/>
					<interpretation key="13" text="SYSCLK divided by 128"/>
					<interpretation key="14" text="SYSCLK divided by 256"/>
					<interpretation key="15" text="SYSCLK divided by 512"/>
				</field>
				<field bitoffset="8" bitlength="3" name="PPRE" description="PPRE[2:0] bits (PCLK prescaler(APB))">
					<interpretation key="0" text="AHB not divided"/>
					<interpretation key="4" text="AHB divided by 2"/>
					<interpretation key="5" text="AHB divided by 4"/>
					<interpretation key="6" text="AHB divided by 8"/>
					<interpretation key="7" text="AHB divided by 16"/>
				</field>
				<field bitoffset="14" bitlength="1" name="ADCPRE" description="ADC prescaler">
					<interpretation key="0" text="PCLK divided by 2"/>
					<interpretation key="1" text="PCLK divided by 4"/>
				</field>
				<field bitoffset="16" bitlength="1" name="PLLSRC" description="PLL entry clock source">
					<interpretation key="0" text="HSI clock divided by 2 selected as PLL entry clock source"/>
					<interpretation key="1" text="HSE/PREDIV clock selected as PLL entry clock source"/>
				</field>
				<field bitoffset="17" bitlength="1" name="PLLXTPRE" description="HSE divider for PLL entry">
					<interpretation key="0" text="HSE clock not divided for PLL entry"/>
					<interpretation key="1" text="HSE clock divided by 2 for PLL entry"/>
				</field>
				<field bitoffset="18" bitlength="4" name="PLLMUL" description="PLLMUL[3:0] bits (PLL multiplication factor)">
					<description>PLL multiplication factor bits
The software has to set these bits correctly to ensure that the clock
supplied not exceed 48 MHz.
00010: PLL input clock x 2
.....
11110: PLL input clock x 16
11111: PLL input clock x 16</description>
				</field>
				<field bitoffset="24" bitlength="3" name="MCO" description="MCO[2:0] bits (Microcontroller clock output)">
					<interpretation key="0" text="MCO output disabled, no clock on MCO"/>
					<interpretation key="3" text="HSI14 clock selected"/>
					<interpretation key="4" text="System clock (SYSCLK) selected"/>
					<interpretation key="5" text="HSI clock selected"/>
					<interpretation key="6" text="HSE clock selected"/>
					<interpretation key="7" text="PLL clock divided by 2 selected"/>
				</field>
			</register>
			<register name="RCC_CIR" description="Clock interrupt register" address="0x40021008" access="rw">
				<field bitoffset="0" bitlength="1" name="LSIRDYF" description="LSI ready interrupt flag"/>
				<field bitoffset="1" bitlength="1" name="LSERDYF" description="LSE ready interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="HSIRDYF" description="HSI ready interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="HSERDYF" description="HSE ready interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="PLLRDYF" description="Main PLL ready interrupt flag"/>
				<field bitoffset="5" bitlength="1" name="HSI14RDYF" description="HSI14 ready interrupt flag"/>
				<field bitoffset="7" bitlength="1" name="CSSF" description="Clock security system interrupt flag"/>
				<field bitoffset="8" bitlength="1" name="LSIRDYIE" description="LSI ready interrupt enable"/>
				<field bitoffset="9" bitlength="1" name="LSERDYIE" description="LSE ready interrupt enable"/>
				<field bitoffset="10" bitlength="1" name="HSIRDYIE" description="HSI ready interrupt enable"/>
				<field bitoffset="11" bitlength="1" name="HSERDYIE" description="HSE ready interrupt enable"/>
				<field bitoffset="12" bitlength="1" name="PLLRDYIE" description="Main PLL ready interrupt enable"/>
				<field bitoffset="13" bitlength="1" name="HSI14RDYIE" description="HSI14S ready interrupt enable"/>
				<field bitoffset="16" bitlength="1" name="LSIRDYC" description="LSI ready interrupt clear"/>
				<field bitoffset="17" bitlength="1" name="LSERDYC" description="LSE ready interrupt clear"/>
				<field bitoffset="18" bitlength="1" name="HSIRDYC" description="HSI ready interrupt clear"/>
				<field bitoffset="19" bitlength="1" name="HSERDYC" description="HSE ready interrupt clear"/>
				<field bitoffset="20" bitlength="1" name="PLLRDYC" description="Main PLL ready interrupt clear"/>
				<field bitoffset="21" bitlength="1" name="HSI14RDYC" description="HSI14 ready interrupt clear"/>
				<field bitoffset="23" bitlength="1" name="CSSC" description="Clock security system interrupt clear"/>
			</register>
			<register name="RCC_APB2RSTR" description="APB2 peripheral reset register" address="0x4002100C" access="rw">
				<field bitoffset="0" bitlength="1" name="SYSCFGCOMPRST" description="SYSCFG and COMP reset"/>
				<field bitoffset="9" bitlength="1" name="ADCRST" description="ADC interface reset"/>
				<field bitoffset="11" bitlength="1" name="TIM1RST" description="TIM 1 reset"/>
				<field bitoffset="12" bitlength="1" name="SPI1RST" description="SPI 1 reset"/>
				<field bitoffset="14" bitlength="1" name="USART1RST" description="USART 1 reset"/>
				<field bitoffset="17" bitlength="1" name="TIM16RST" description="TIM 16 reset"/>
				<field bitoffset="18" bitlength="1" name="TIM17RST" description="TIM 17 reset"/>
				<field bitoffset="22" bitlength="1" name="DBGMCURST" description="Debug MCU reset"/>
			</register>
			<register name="RCC_APB1RSTR" description="APB1 peripheral reset register" address="0x40021010" access="rw">
				<field bitoffset="0" bitlength="1" name="TIM2RST" description="Timer 2 reset"/>
				<field bitoffset="1" bitlength="1" name="TIM3RST" description="Timer 3 reset"/>
				<field bitoffset="8" bitlength="1" name="TIM14RST" description="Timer 14 reset"/>
				<field bitoffset="11" bitlength="1" name="WWDGRST" description="Window watchdog reset"/>
				<field bitoffset="21" bitlength="1" name="I2C1RST" description="I2C 1 reset"/>
				<field bitoffset="28" bitlength="1" name="PWRRST" description="Power interface reset"/>
			</register>
			<register name="RCC_AHBENR" description="AHB peripheral clock enable register" address="0x40021014" resetvalue="0x00000014" access="rw">
				<field bitoffset="0" bitlength="1" name="DMAEN" description="DMA clock enable"/>
				<field bitoffset="2" bitlength="1" name="SRAMEN" description="SRAM interface clock enable"/>
				<field bitoffset="4" bitlength="1" name="FLITFEN" description="FLITF clock enable"/>
				<field bitoffset="6" bitlength="1" name="CRCEN" description="CRC clock enable"/>
				<field bitoffset="17" bitlength="1" name="IOPAEN" description="I/O port A clock enable"/>
				<field bitoffset="18" bitlength="1" name="IOPBEN" description="I/O port B clock enable"/>
				<field bitoffset="19" bitlength="1" name="IOPCEN" description="I/O port C clock enable"/>
				<field bitoffset="22" bitlength="1" name="IOPFEN" description="I/O port F clock enable"/>
			</register>
			<register name="RCC_APB2ENR" description="APB2 peripheral clock enable register" address="0x40021018" access="rw">
				<field bitoffset="0" bitlength="1" name="SYSCFGCOMPEN" description="System configuration controller clock enable"/>
				<field bitoffset="9" bitlength="1" name="ADCEN" description="ADC clock enable"/>
				<field bitoffset="11" bitlength="1" name="TIM1EN" description="TIM 1 clock enable"/>
				<field bitoffset="12" bitlength="1" name="SPI1EN" description="SPI 1 clock enable"/>
				<field bitoffset="14" bitlength="1" name="USART1EN:" description="USART 1 clock enable"/>
				<field bitoffset="17" bitlength="1" name="TIM16EN" description="Timer 16 clock enable"/>
				<field bitoffset="18" bitlength="1" name="TIM17EN" description="Timer 17 clock enable"/>
				<field bitoffset="22" bitlength="1" name="DBGMCUEN" description="MCU debug module clock enable"/>
			</register>
			<register name="RCC_APB1ENR" description="APB1 peripheral clock enable register" address="0x4002101C" access="rw">
				<field bitoffset="0" bitlength="1" name="TIM2EN" description="Timer 2 clock enable"/>
				<field bitoffset="1" bitlength="1" name="TIM3EN" description="Timer 3 clock enable"/>
				<field bitoffset="8" bitlength="1" name="TIM14EN" description="Timer 14 clock enable"/>
				<field bitoffset="11" bitlength="1" name="WWDGEN" description="Window watchdog clock enable"/>
				<field bitoffset="21" bitlength="1" name="I2C1EN" description="I2C 1 clock enable"/>
				<field bitoffset="28" bitlength="1" name="PWREN" description="Power interface clock enable"/>
			</register>
			<register name="RCC_BDCR" description="Backup domain control register" address="0x40021020" resetvalue="0x00000018" access="rw">
				<field bitoffset="0" bitlength="1" name="LSEON" description="External low-speed oscillator enable"/>
				<field bitoffset="1" bitlength="1" name="LSERDY" description="External low-speed oscillator ready"/>
				<field bitoffset="2" bitlength="1" name="LSEBYP" description="External low-speed oscillator bypass"/>
				<field bitoffset="3" bitlength="2" name="LSEDRV" description="LSEDRV[1:0] bits (LSE oscillator drive capability)">
					<interpretation key="0" text="âXtal modeâ lower driving capability"/>
					<interpretation key="1" text="âXtal modeâ medium low driving capability"/>
					<interpretation key="2" text="âXtal modeâ medium high driving capability"/>
					<interpretation key="3" text="âXtal modeâ higher driving capability (reset value)"/>
				</field>
				<field bitoffset="8" bitlength="2" name="RTCSEL" description="RTCSEL[1:0] bits (RTC clock source selection)">
					<interpretation key="0" text="No clock"/>
					<interpretation key="1" text="LSE oscillator clock used as RTC clock"/>
					<interpretation key="2" text="LSI oscillator clock used as RTC clock"/>
					<interpretation key="3" text="HSE oscillator clock divided by 32 used as RTC clock"/>
				</field>
				<field bitoffset="15" bitlength="1" name="RTCEN" description="RTC clock enable"/>
				<field bitoffset="16" bitlength="1" name="BDRST" description="Backup domain software reset"/>
			</register>
			<register name="RCC_CSR" description="Clock control and status register" address="0x40021024" resetvalue="0x0C000000" access="rw">
				<field bitoffset="0" bitlength="1" name="LSION" description="Internal low-speed oscillator enable"/>
				<field bitoffset="1" bitlength="1" name="LSIRDY" description="Internal low-speed oscillator ready"/>
				<field bitoffset="24" bitlength="1" name="RMVF" description="Remove reset flag"/>
				<field bitoffset="25" bitlength="1" name="OBLRSTF" description="Option byte loader reset flag"/>
				<field bitoffset="26" bitlength="1" name="PINRSTF" description="PIN reset flag"/>
				<field bitoffset="27" bitlength="1" name="PORRSTF" description="POR/PDR reset flag"/>
				<field bitoffset="28" bitlength="1" name="SFTRSTF" description="Software reset flag"/>
				<field bitoffset="29" bitlength="1" name="IWDGRSTF" description="Independent Watchdog reset flag"/>
				<field bitoffset="30" bitlength="1" name="WWDGRSTF" description="Window watchdog reset flag"/>
				<field bitoffset="31" bitlength="1" name="LPWRRSTF" description="Low-power reset flag"/>
			</register>
			<register name="RCC_AHBRSTR" description="AHB peripheral reset register" address="0x40021028" access="rw">
				<field bitoffset="17" bitlength="1" name="IOPARST" description="IO port A reset"/>
				<field bitoffset="18" bitlength="1" name="IOPBRST" description="IO port B reset"/>
				<field bitoffset="19" bitlength="1" name="IOPCRST" description="IO port C reset"/>
				<field bitoffset="22" bitlength="1" name="IOPFRST" description="IO port F reset"/>
			</register>
			<register name="RCC_CFGR2" description="Clock configuration register 2" address="0x4002102C" access="rw">
				<field bitoffset="0" bitlength="4" name="PREDIV" description="PREDIV[3:0] bits (PREDIV division factor)">
					<interpretation key="0" text="HSE input to PLL not divided"/>
					<interpretation key="1" text="HSE input to PLL divided by 2"/>
					<interpretation key="2" text="HSE input to PLL divided by 3"/>
					<interpretation key="3" text="HSE input to PLL divided by 4"/>
					<interpretation key="4" text="HSE input to PLL divided by 5"/>
					<interpretation key="5" text="HSE input to PLL divided by 6"/>
					<interpretation key="6" text="HSE input to PLL divided by 7"/>
					<interpretation key="7" text="HSE input to PLL divided by 8"/>
					<interpretation key="8" text="HSE input to PLL divided by 9"/>
					<interpretation key="9" text="HSE input to PLL divided by 10"/>
					<interpretation key="10" text="HSE input to PLL divided by 11"/>
					<interpretation key="11" text="HSE input to PLL divided by 12"/>
					<interpretation key="12" text="HSE input to PLL divided by 13"/>
					<interpretation key="13" text="HSE input to PLL divided by 14"/>
					<interpretation key="14" text="HSE input to PLL divided by 15"/>
					<interpretation key="15" text="HSE input to PLL divided by 16"/>
				</field>
			</register>
			<register name="RCC_CFGR3" description="Clock configuration register 3" address="0x40021030" access="rw">
				<field bitoffset="0" bitlength="2" name="USART1SW" description="USART1SW[1:0] bits (USART1 clock source switch)">
					<interpretation key="0" text="PCLK selected as USART1 clock source (default)"/>
					<interpretation key="1" text="System clock (SYSCLK) selected as USART1 clock"/>
					<interpretation key="2" text="LSE clock selected as USART1 clock"/>
					<interpretation key="3" text="HSI clock selected as USART1 clock"/>
				</field>
				<field bitoffset="4" bitlength="1" name="I2C1SW" description="I2C1 clock source selection">
					<interpretation key="0" text="HSI clock selected as I2C1 clock source (default)"/>
					<interpretation key="1" text="System clock (SYSCLK) selected as I2C1 clock"/>
				</field>
				<field bitoffset="8" bitlength="1" name="ADCSW" description="ADC clock source selection">
					<interpretation key="0" text="HSI14 clock selected as ADC kernel clock (default)"/>
					<interpretation key="1" text="PLCK divided by 2 or 4, selected as ADC clock"/>
				</field>
			</register>
			<register name="RCC_CR2" description="Clock control register 2" address="0x40021034" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="HSI14ON" description="HSI14 clock enable"/>
				<field bitoffset="1" bitlength="1" name="HSI14RDY" description="HSI14 clock ready flag"/>
				<field bitoffset="2" bitlength="1" name="HSI14DIS" description="HSI14 clock request from ADC disable"/>
				<field bitoffset="3" bitlength="5" name="HSI14TRIM" description="HSI14TRIM[4:0] bits (HSI14 clock trimming)"/>
				<field bitoffset="8" bitlength="8" name="HSI14CAL" description="HSI14CAL[7:0] bits (HSI14 clock calibration)"/>
			</register>
		</registergroup>
	</group>
	<group name="GPIO" description="General-purpose I/Os">
		<registergroup name="GPIOA" description="Port A">
			<register name="GPIOA_MODER" description="GPIO port mode register" address="0x48000000" resetvalue="0x28000000" access="rw">
				<field bitoffset="0" name="MODER0" bitlength="2">
					<description>Port A configuration bits
These bits are written by software to configure the I/O direction mode.
00: Input (reset state)
01: General purpose output mode
10: Alternate function mode
11: Analog mode</description>
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="2" name="MODER1" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="4" name="MODER2" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="6" name="MODER3" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="8" name="MODER4" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="10" name="MODER5" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="12" name="MODER6" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="14" name="MODER7" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="16" name="MODER8" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="18" name="MODER9" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="20" name="MODER10" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="22" name="MODER11" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="24" name="MODER12" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="26" name="MODER13" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="28" name="MODER14" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="30" name="MODER15" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
			</register>
			<register name="GPIOA_OTYPER" description="GPIO port output type register" address="0x48000004" access="rw">
				<field bitoffset="0" name="OT0" bitlength="1">
					<description>Port A output type configuration bits
These bits are written by software to configure the output type of the I/O port.
0: Output push-pull (reset state)
1: Output open-drain</description>
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="1" name="OT1" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="2" name="OT2" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="3" name="OT3" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="4" name="OT4" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="5" name="OT5" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="6" name="OT6" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="7" name="OT7" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="8" name="OT8" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="9" name="OT9" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="10" name="OT10" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="11" name="OT11" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="12" name="OT12" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="13" name="OT13" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="14" name="OT14" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="15" name="OT15" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
			</register>
			<register name="GPIOA_OSPEEDR" description="GPIO port output speed register" address="0x48000008" access="rw">
				<field bitoffset="0" name="OSPEEDR0" bitlength="2">
					<description>Port A configuration bits
These bits are written by software to configure the I/O output speed.
00: 2 MHz Low speed
01: 2 MHz Low speed
10: 10 MHz Medium speed
11: 50 MHz High speed </description>
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="2" name="OSPEEDR1" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="4" name="OSPEEDR2" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="6" name="OSPEEDR3" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="8" name="OSPEEDR4" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="10" name="OSPEEDR5" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="12" name="OSPEEDR6" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="14" name="OSPEEDR7" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="16" name="OSPEEDR8" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="18" name="OSPEEDR9" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="20" name="OSPEEDR10" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="22" name="OSPEEDR11" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="24" name="OSPEEDR12" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="26" name="OSPEEDR13" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="28" name="OSPEEDR14" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="30" name="OSPEEDR15" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
			</register>
			<register name="GPIOA_PUPDR" description="GPIO port pull-up/pull-down register" address="0x4800000C" resetvalue="0x24000000" access="rw">
				<field bitoffset="0" name="PUPDR0" bitlength="2">
					<description>Port A configuration bits
These bits are written by software to configure the I/O pull-up/pull-down.
00: No pull-up, pull-down
01: Pull-up
10: Pull-down</description>
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="2" name="PUPDR1" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="4" name="PUPDR2" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="6" name="PUPDR3" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="8" name="PUPDR4" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="10" name="PUPDR5" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="12" name="PUPDR6" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="14" name="PUPDR7" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="16" name="PUPDR8" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="18" name="PUPDR9" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="20" name="PUPDR10" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="22" name="PUPDR11" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="24" name="PUPDR12" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="26" name="PUPDR13" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="28" name="PUPDR14" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="30" name="PUPDR15" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
			</register>
			<register name="GPIOA_IDR" description="GPIO port input data register" address="0x48000010" access="r">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port A input pins in one package.
All pins are read only</description>
				</field>
			</register>
			<register name="GPIOA_ODR" description="GPIO port output data register" address="0x48000014" access="rw">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port A output pins in one package.
All pins are RW</description>
				</field>
				<field bitoffset="0" name="Pin_0" bitlength="1"/>
				<field bitoffset="1" name="Pin_1" bitlength="1"/>
				<field bitoffset="2" name="Pin_2" bitlength="1"/>
				<field bitoffset="3" name="Pin_3" bitlength="1"/>
				<field bitoffset="4" name="Pin_4" bitlength="1"/>
				<field bitoffset="5" name="Pin_5" bitlength="1"/>
				<field bitoffset="6" name="Pin_6" bitlength="1"/>
				<field bitoffset="7" name="Pin_7" bitlength="1"/>
				<field bitoffset="8" name="Pin_8" bitlength="1"/>
				<field bitoffset="9" name="Pin_9" bitlength="1"/>
				<field bitoffset="10" name="Pin_10" bitlength="1"/>
				<field bitoffset="11" name="Pin_11" bitlength="1"/>
				<field bitoffset="12" name="Pin_12" bitlength="1"/>
				<field bitoffset="13" name="Pin_13" bitlength="1"/>
				<field bitoffset="14" name="Pin_14" bitlength="1"/>
				<field bitoffset="15" name="Pin_15" bitlength="1"/>
			</register>
			<register name="GPIOA_BSRR" description="GPIO port bit set/reset register" address="0x48000018" access="w">
				<field bitoffset="0" name="BS" bitlength="16">
					<description>All GPIO Port A set bits in one package.
All pins are write only</description>
				</field>
				<field bitoffset="16" name="BR" bitlength="16">
					<description>All GPIO Port A reset bits in one package.
All pins are write only</description>
				</field>
			</register>
			<register name="GPIOA_LCKR" description="GPIO port configuration lock register" address="0x4800001C" access="rw">
				<field bitoffset="0" name="LCK" bitlength="16">
					<description>All GPIO Port A lock bits in one package.
All pins are RW</description>
				</field>
				<field bitoffset="16" name="LCKK" bitlength="1">
					<description>GPIO Port A lock key</description>
				</field>
			</register>
			<register name="GPIOA_AFRL" description="GPIO alternate function low register" address="0x48000020" access="rw">
				<field bitoffset="0" name="AFRL0" bitlength="4">
					<description>Alternate function selection for low byte of port A
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
          </description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
				</field>
				<field bitoffset="4" name="AFRL1" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
				</field>
				<field bitoffset="8" name="AFRL2" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
				</field>
				<field bitoffset="12" name="AFRL3" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
				</field>
				<field bitoffset="16" name="AFRL4" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
				</field>
				<field bitoffset="20" name="AFRL5" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
				</field>
				<field bitoffset="24" name="AFRL6" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
				</field>
				<field bitoffset="28" name="AFRL7" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
				</field>
			</register>
			<register name="GPIOA_AFRH" description="GPIO alternate function high register" address="0x48000024" access="rw">
				<field bitoffset="0" name="AFRH8" bitlength="4">
					<description>Alternate function selection for high byte of port A
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
          </description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
				</field>
				<field bitoffset="4" name="AFRH9" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
				</field>
				<field bitoffset="8" name="AFRH10" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
				</field>
				<field bitoffset="12" name="AFRH11" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
				</field>
				<field bitoffset="16" name="AFRH12" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
				</field>
				<field bitoffset="20" name="AFRH13" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
				</field>
				<field bitoffset="24" name="AFRH14" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
				</field>
				<field bitoffset="28" name="AFRH15" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
				</field>
			</register>
			<register name="GPIOA_BRR" description="GPIO port bit reset register" address="0x48000028" access="w">
				<field bitoffset="0" name="BR" bitlength="16">
					<description>All GPIO Port A reset bits in one package.
All pins are write only</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="GPIOB" description="Port B">
			<register name="GPIOB_MODER" description="GPIO port mode register" address="0x48000400" access="rw">
				<field bitoffset="0" name="MODER0" bitlength="2">
					<description>Port B configuration bits
These bits are written by software to configure the I/O direction mode.
00: Input (reset state)
01: General purpose output mode
10: Alternate function mode
11: Analog mode</description>
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="2" name="MODER1" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="4" name="MODER2" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="6" name="MODER3" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="8" name="MODER4" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="10" name="MODER5" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="12" name="MODER6" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="14" name="MODER7" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="16" name="MODER8" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="18" name="MODER9" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="20" name="MODER10" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="22" name="MODER11" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="24" name="MODER12" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="26" name="MODER13" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="28" name="MODER14" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="30" name="MODER15" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
			</register>
			<register name="GPIOB_OTYPER" description="GPIO port output type register" address="0x48000404" access="rw">
				<field bitoffset="0" name="OT0" bitlength="1">
					<description>Port B output type configuration bits
These bits are written by software to configure the output type of the I/O port.
0: Output push-pull (reset state)
1: Output open-drain</description>
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="1" name="OT1" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="2" name="OT2" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="3" name="OT3" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="4" name="OT4" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="5" name="OT5" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="6" name="OT6" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="7" name="OT7" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="8" name="OT8" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="9" name="OT9" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="10" name="OT10" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="11" name="OT11" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="12" name="OT12" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="13" name="OT13" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="14" name="OT14" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="15" name="OT15" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
			</register>
			<register name="GPIOB_OSPEEDR" description="GPIO port output speed register" address="0x48000408" access="rw">
				<field bitoffset="0" name="OSPEEDR0" bitlength="2">
					<description>Port B configuration bits
These bits are written by software to configure the I/O output speed.
00: 2 MHz Low speed
01: 2 MHz Low speed
10: 10 MHz Medium speed
11: 50 MHz High speed</description>
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="2" name="OSPEEDR1" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="4" name="OSPEEDR2" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="6" name="OSPEEDR3" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="8" name="OSPEEDR4" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="10" name="OSPEEDR5" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="12" name="OSPEEDR6" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="14" name="OSPEEDR7" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="16" name="OSPEEDR8" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="18" name="OSPEEDR9" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="20" name="OSPEEDR10" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="22" name="OSPEEDR11" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="24" name="OSPEEDR12" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="26" name="OSPEEDR13" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="28" name="OSPEEDR14" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="30" name="OSPEEDR15" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
			</register>
			<register name="GPIOB_PUPDR" description="GPIO port pull-up/pull-down register" address="0x4800040C" access="rw">
				<field bitoffset="0" name="PUPDR0" bitlength="2">
					<description>Port B configuration bits
These bits are written by software to configure the I/O pull-up/pull-down.
00: No pull-up, pull-down
01: Pull-up
10: Pull-down</description>
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="2" name="PUPDR1" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="4" name="PUPDR2" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="6" name="PUPDR3" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="8" name="PUPDR4" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="10" name="PUPDR5" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="12" name="PUPDR6" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="14" name="PUPDR7" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="16" name="PUPDR8" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="18" name="PUPDR9" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="20" name="PUPDR10" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="22" name="PUPDR11" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="24" name="PUPDR12" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="26" name="PUPDR13" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="28" name="PUPDR14" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="30" name="PUPDR15" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
			</register>
			<register name="GPIOB_IDR" description="GPIO port input data register" address="0x48000410" access="r">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port B input pins in one package.
All pins are read only</description>
				</field>
			</register>
			<register name="GPIOB_ODR" description="GPIO port output data register" address="0x48000414" access="rw">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port B output pins in one package.
All pins are RW</description>
				</field>
				<field bitoffset="0" name="Pin_0" bitlength="1"/>
				<field bitoffset="1" name="Pin_1" bitlength="1"/>
				<field bitoffset="2" name="Pin_2" bitlength="1"/>
				<field bitoffset="3" name="Pin_3" bitlength="1"/>
				<field bitoffset="4" name="Pin_4" bitlength="1"/>
				<field bitoffset="5" name="Pin_5" bitlength="1"/>
				<field bitoffset="6" name="Pin_6" bitlength="1"/>
				<field bitoffset="7" name="Pin_7" bitlength="1"/>
				<field bitoffset="8" name="Pin_8" bitlength="1"/>
				<field bitoffset="9" name="Pin_9" bitlength="1"/>
				<field bitoffset="10" name="Pin_10" bitlength="1"/>
				<field bitoffset="11" name="Pin_11" bitlength="1"/>
				<field bitoffset="12" name="Pin_12" bitlength="1"/>
				<field bitoffset="13" name="Pin_13" bitlength="1"/>
				<field bitoffset="14" name="Pin_14" bitlength="1"/>
				<field bitoffset="15" name="Pin_15" bitlength="1"/>
			</register>
			<register name="GPIOB_BSRR" description="GPIO port bit set/reset register" address="0x48000418" access="w">
				<field bitoffset="0" name="BS" bitlength="16">
					<description>All GPIO Port B set bits in one package.
All pins are write only</description>
				</field>
				<field bitoffset="16" name="BR" bitlength="16">
					<description>All GPIO Port B reset bits in one package.
All pins are write only</description>
				</field>
			</register>
			<register name="GPIOB_LCKR" description="GPIO port configuration lock register" address="0x4800041C" access="rw">
				<field bitoffset="0" name="LCK" bitlength="16">
					<description>All GPIO Port B lock bits in one package.
All pins are RW</description>
				</field>
				<field bitoffset="16" name="LCKK" bitlength="1">
					<description>GPIO Port B lock key</description>
				</field>
			</register>
			<register name="GPIOB_AFRL" description="GPIO alternate function low register" address="0x48000420" access="rw">
				<field bitoffset="0" name="AFRL0" bitlength="4">
					<description>Alternate function selection for low byte of port B
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
          </description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
				</field>
				<field bitoffset="4" name="AFRL1" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
				</field>
				<field bitoffset="8" name="AFRL2" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
				</field>
				<field bitoffset="12" name="AFRL3" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
				</field>
				<field bitoffset="16" name="AFRL4" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
				</field>
				<field bitoffset="20" name="AFRL5" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
				</field>
				<field bitoffset="24" name="AFRL6" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
				</field>
				<field bitoffset="28" name="AFRL7" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
				</field>
			</register>
			<register name="GPIOB_AFRH" description="GPIO alternate function high register" address="0x48000424" access="rw">
				<field bitoffset="0" name="AFRH8" bitlength="4">
					<description>Alternate function selection for high byte of port B
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
          </description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
				</field>
				<field bitoffset="4" name="AFRH9" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
				</field>
				<field bitoffset="8" name="AFRH10" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
				</field>
				<field bitoffset="12" name="AFRH11" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
				</field>
				<field bitoffset="16" name="AFRH12" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
				</field>
				<field bitoffset="20" name="AFRH13" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
				</field>
				<field bitoffset="24" name="AFRH14" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
				</field>
				<field bitoffset="28" name="AFRH15" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
				</field>
			</register>
			<register name="GPIOB_BRR" description="GPIO port bit reset register" address="0x48000428" access="w">
				<field bitoffset="0" name="BR" bitlength="16">
					<description>All GPIO Port B reset bits in one package.
All pins are write only</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="GPIOC" description="Port C">
			<register name="GPIOC_MODER" description="GPIO port mode register" address="0x48000800" access="rw">
				<field bitoffset="26" name="MODER13" bitlength="2">
					<description>Port C configuration bits
These bits are written by software to configure the I/O direction mode.
00: Input (reset state)
01: General purpose output mode
10: Alternate function mode
11: Analog mode</description>
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="28" name="MODER14" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="30" name="MODER15" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
			</register>
			<register name="GPIOC_OTYPER" description="GPIO port output type register" address="0x48000804" access="rw">
				<field bitoffset="13" name="OT13" bitlength="1">
					<description>Port C output type configuration bits
These bits are written by software to configure the output type of the I/O port.
0: Output push-pull (reset state)
1: Output open-drain</description>
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="14" name="OT14" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="15" name="OT15" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
			</register>
			<register name="GPIOC_OSPEEDR" description="GPIO port output speed register" address="0x48000808" access="rw">
				<field bitoffset="26" name="OSPEEDR13" bitlength="2">
					<description>Port C configuration bits
These bits are written by software to configure the I/O output speed.
00: 2 MHz Low speed
01: 2 MHz Low speed
10: 10 MHz Medium speed
11: 50 MHz High speed</description>
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="28" name="OSPEEDR14" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="30" name="OSPEEDR15" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
			</register>
			<register name="GPIOC_PUPDR" description="GPIO port pull-up/pull-down register" address="0x4800080C" access="rw">
				<field bitoffset="26" name="PUPDR13" bitlength="2">
					<description>Port C configuration bits
These bits are written by software to configure the I/O pull-up/pull-down.
00: No pull-up, pull-down
01: Pull-up
10: Pull-down</description>
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="28" name="PUPDR14" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="30" name="PUPDR15" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
			</register>
			<register name="GPIOC_IDR" description="GPIO port input data register" address="0x48000810" access="r">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port C input pins in one package.
All pins are read only</description>
				</field>
			</register>
			<register name="GPIOC_ODR" description="GPIO port output data register" address="0x48000814" access="rw">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port C output pins in one package.
All pins are RW</description>
				</field>
				<field bitoffset="13" name="Pin_13" bitlength="1"/>
				<field bitoffset="14" name="Pin_14" bitlength="1"/>
				<field bitoffset="15" name="Pin_15" bitlength="1"/>
			</register>
			<register name="GPIOC_BSRR" description="GPIO port bit set/reset register" address="0x48000818" access="w">
				<field bitoffset="0" name="BS" bitlength="16">
					<description>All GPIO Port C set bits in one package.
All pins are write only</description>
				</field>
				<field bitoffset="16" name="BR" bitlength="16">
					<description>All GPIO Port C reset bits in one package.
All pins are write only</description>
				</field>
			</register>
			<register name="GPIOC_BRR" description="GPIO port bit reset register" address="0x48000828" access="w">
				<field bitoffset="0" name="BR" bitlength="16">
					<description>All GPIO Port C reset bits in one package.
All pins are write only</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="GPIOF" description="Port F">
			<register name="GPIOF_MODER" description="GPIO port mode register" address="0x48001400" access="rw">
				<field bitoffset="0" name="MODER0" bitlength="2">
					<description>Port F configuration bits
These bits are written by software to configure the I/O direction mode.
00: Input (reset state)
01: General purpose output mode
10: Alternate function mode
11: Analog mode</description>
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="2" name="MODER1" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="12" name="MODER6" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="14" name="MODER7" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
			</register>
			<register name="GPIOF_OTYPER" description="GPIO port output type register" address="0x48001404" access="rw">
				<field bitoffset="0" name="OT0" bitlength="1">
					<description>Port F output type configuration bits
These bits are written by software to configure the output type of the I/O port.
0: Output push-pull (reset state)
1: Output open-drain</description>
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="1" name="OT1" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="6" name="OT6" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="7" name="OT7" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
			</register>
			<register name="GPIOF_OSPEEDR" description="GPIO port output speed register" address="0x48001408" access="rw">
				<field bitoffset="0" name="OSPEEDR0" bitlength="2">
					<description>Port F configuration bits
These bits are written by software to configure the I/O output speed.
00: 2 MHz Low speed
01: 2 MHz Low speed
10: 10 MHz Medium speed
11: 50 MHz High speed</description>
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="2" name="OSPEEDR1" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="12" name="OSPEEDR6" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
				<field bitoffset="14" name="OSPEEDR7" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="2 MHz Low speed"/>
					<interpretation key="2" text="10 MHz Medium speed"/>
					<interpretation key="3" text="50 MHz High speed"/>
				</field>
			</register>
			<register name="GPIOF_PUPDR" description="GPIO port pull-up/pull-down register" address="0x4800140C" access="rw">
				<field bitoffset="0" name="PUPDR0" bitlength="2">
					<description>Port F configuration bits
These bits are written by software to configure the I/O pull-up/pull-down.
00: No pull-up, pull-down
01: Pull-up
10: Pull-down</description>
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="2" name="PUPDR1" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="12" name="PUPDR6" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="14" name="PUPDR7" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
			</register>
			<register name="GPIOF_IDR" description="GPIO port input data register" address="0x48001410" access="r">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port F input pins in one package.
All pins are read only</description>
				</field>
			</register>
			<register name="GPIOF_ODR" description="GPIO port output data register" address="0x48001414" access="rw">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port F output pins in one package.
All pins are RW</description>
				</field>
				<field bitoffset="0" name="Pin_0" bitlength="1"/>
				<field bitoffset="1" name="Pin_1" bitlength="1"/>
				<field bitoffset="6" name="Pin_6" bitlength="1"/>
				<field bitoffset="7" name="Pin_7" bitlength="1"/>
			</register>
			<register name="GPIOF_BSRR" description="GPIO port bit set/reset register" address="0x48001418" access="w">
				<field bitoffset="0" name="BS" bitlength="16">
					<description>All GPIO Port F set bits in one package.
All pins are write only</description>
				</field>
				<field bitoffset="16" name="BR" bitlength="16">
					<description>All GPIO Port F reset bits in one package.
All pins are write only</description>
				</field>
			</register>
			<register name="GPIOF_BRR" description="GPIO port bit reset register" address="0x48001428" access="w">
				<field bitoffset="0" name="BR" bitlength="16">
					<description>All GPIO Port F reset bits in one package.
All pins are write only</description>
				</field>
			</register>
		</registergroup>
	</group>
	<group name="SYSCFG" description="System configuration controller">
		<registergroup name="SYSCFG" description="SYSCFG registers">
			<register name="SYSCFG_CFGR1" description="Configuration register 1" address="0x40010000" access="rw">
				<field bitoffset="0" bitlength="2" name="MEM_MODE" description="MEM_MODE[1:0] bits (Memory mapping selection)">
					<interpretation key="0" text="Main Flash memory mapped at 0x00000000"/>
					<interpretation key="1" text="System Flash memory mapped at 0x00000000"/>
					<interpretation key="2" text="Main Flash memory mapped at 0x00000000"/>
					<interpretation key="3" text="Embedded SRAM mapped at 0x00000000"/>
				</field>
				<field bitoffset="8" bitlength="1" name="ADC_DMA_RMP" description="ADC DMA remapping bit"/>
				<field bitoffset="9" bitlength="1" name="USART1_TX_DMA_RMP" description="USART1_TX DMA remapping bit"/>
				<field bitoffset="10" bitlength="1" name="USART1_RX_DMA_RMP" description="USART1_RX DMA remapping bit"/>
				<field bitoffset="11" bitlength="1" name="TIM16_DMA_RMP" description="TIM16 DMA remapping bit"/>
				<field bitoffset="12" bitlength="1" name="TIM17_DMA_RMP" description="TIM17 DMA remapping bit"/>
				<field bitoffset="16" bitlength="1" name="I2C_PB6_FM+" description="Fast Mode Plus (FM+) driving capability activation bit"/>
				<field bitoffset="17" bitlength="1" name="I2C_PB7_FM+" description="Fast Mode Plus (FM+) driving capability activation bit"/>
				<field bitoffset="18" bitlength="1" name="I2C_PB8_FM+" description="Fast Mode Plus (FM+) driving capability activation bit"/>
				<field bitoffset="19" bitlength="1" name="I2C_PB9_FM+" description="Fast Mode Plus (FM+) driving capability activation bit"/>
			</register>
			<register name="SYSCFG_EXTICR1" description="External interrupt configuration register 1" address="0x40010008" access="rw">
				<field bitoffset="0" bitlength="4" name="EXTI0" description="EXTI0[3:0] bits (EXTI 0 configuration)">
					<interpretation key="0" text="PA[0] pin"/>
					<interpretation key="1" text="PB[0] pin"/>
					<interpretation key="2" text="PC[0] pin"/>
					<interpretation key="3" text="PD[0] pin"/>
					<interpretation key="5" text="PF[0] pin"/>
				</field>
				<field bitoffset="4" bitlength="4" name="EXTI1" description="EXTI1[3:0] bits (EXTI 1 configuration)">
					<interpretation key="0" text="PA[1] pin"/>
					<interpretation key="1" text="PB[1] pin"/>
					<interpretation key="2" text="PC[1] pin"/>
					<interpretation key="3" text="PD[1] pin"/>
					<interpretation key="5" text="PF[1] pin"/>
				</field>
				<field bitoffset="8" bitlength="4" name="EXTI2" description="EXTI2[3:0] bits (EXTI 2 configuration)">
					<interpretation key="0" text="PA[2] pin"/>
					<interpretation key="1" text="PB[2] pin"/>
					<interpretation key="2" text="PC[2] pin"/>
					<interpretation key="3" text="PD[2] pin"/>
					<interpretation key="5" text="PF[2] pin"/>
				</field>
				<field bitoffset="12" bitlength="4" name="EXTI3" description="EXTI3[3:0] bits (EXTI 3 configuration)">
					<interpretation key="0" text="PA[3] pin"/>
					<interpretation key="1" text="PB[3] pin"/>
					<interpretation key="2" text="PC[3] pin"/>
					<interpretation key="3" text="PD[3] pin"/>
					<interpretation key="5" text="PF[3] pin"/>
				</field>
			</register>
			<register name="SYSCFG_EXTICR2" description="External interrupt configuration register 2" address="0x4001000C" access="rw">
				<field bitoffset="0" bitlength="4" name="EXTI4" description="EXTI4[3:0] bits (EXTI 4 configuration)">
					<interpretation key="0" text="PA[4] pin"/>
					<interpretation key="1" text="PB[4] pin"/>
					<interpretation key="2" text="PC[4] pin"/>
					<interpretation key="5" text="PF[4] pin"/>
				</field>
				<field bitoffset="4" bitlength="4" name="EXTI5" description="EXTI5[3:0] bits (EXTI 5 configuration)">
					<interpretation key="0" text="PA[5] pin"/>
					<interpretation key="1" text="PB[5] pin"/>
					<interpretation key="2" text="PC[5] pin"/>
					<interpretation key="5" text="PF[5] pin"/>
				</field>
				<field bitoffset="8" bitlength="4" name="EXTI6" description="EXTI6[3:0] bits (EXTI 6 configuration)">
					<interpretation key="0" text="PA[6] pin"/>
					<interpretation key="1" text="PB[6] pin"/>
					<interpretation key="2" text="PC[6] pin"/>
					<interpretation key="5" text="PF[6] pin"/>
				</field>
				<field bitoffset="12" bitlength="4" name="EXTI7" description="EXTI7[3:0] bits (EXTI 7 configuration)">
					<interpretation key="0" text="PA[7] pin"/>
					<interpretation key="1" text="PB[7] pin"/>
					<interpretation key="2" text="PC[7] pin"/>
					<interpretation key="5" text="PF[7] pin"/>
				</field>
			</register>
			<register name="SYSCFG_EXTICR3" description="External interrupt configuration register 3" address="0x40010010" access="rw">
				<field bitoffset="0" bitlength="4" name="EXTI8" description="EXTI8[3:0] bits (EXTI 8 configuration)">
					<interpretation key="0" text="PA[8] pin"/>
					<interpretation key="1" text="PB[8] pin"/>
					<interpretation key="2" text="PC[8] pin"/>
				</field>
				<field bitoffset="4" bitlength="4" name="EXTI9" description="EXTI9[3:0] bits (EXTI 9 configuration)">
					<interpretation key="0" text="PA[9] pin"/>
					<interpretation key="1" text="PB[9] pin"/>
					<interpretation key="2" text="PC[9] pin"/>
				</field>
				<field bitoffset="8" bitlength="4" name="EXTI10" description="EXTI10[3:0] bits (EXTI 10 configuration)">
					<interpretation key="0" text="PA[10] pin"/>
					<interpretation key="1" text="PB[10] pin"/>
					<interpretation key="2" text="PC[10] pin"/>
				</field>
				<field bitoffset="12" bitlength="4" name="EXTI11" description="EXTI11[3:0] bits (EXTI 11 configuration)">
					<interpretation key="0" text="PA[11] pin"/>
					<interpretation key="1" text="PB[11] pin"/>
					<interpretation key="2" text="PC[11] pin"/>
				</field>
			</register>
			<register name="SYSCFG_EXTICR4" description="External interrupt configuration register 4" address="0x40010014" access="rw">
				<field bitoffset="0" bitlength="4" name="EXTI12" description="EXTI12[3:0] bits (EXTI 12 configuration)">
					<interpretation key="0" text="PA[12] pin"/>
					<interpretation key="1" text="PB[12] pin"/>
					<interpretation key="2" text="PC[12] pin"/>
				</field>
				<field bitoffset="4" bitlength="4" name="EXTI13" description="EXTI13[3:0] bits (EXTI 13 configuration)">
					<interpretation key="0" text="PA[13] pin"/>
					<interpretation key="1" text="PB[13] pin"/>
					<interpretation key="2" text="PC[13] pin"/>
				</field>
				<field bitoffset="8" bitlength="4" name="EXTI14" description="EXTI14[3:0] bits (EXTI 14 configuration)">
					<interpretation key="0" text="PA[14] pin"/>
					<interpretation key="1" text="PB[14] pin"/>
					<interpretation key="2" text="PC[14] pin"/>
				</field>
				<field bitoffset="12" bitlength="4" name="EXTI15" description="EXTI15[3:0] bits (EXTI 15 configuration)">
					<interpretation key="0" text="PA[15] pin"/>
					<interpretation key="1" text="PB[15] pin"/>
					<interpretation key="2" text="PC[15] pin"/>
				</field>
			</register>
			<register name="SYSCFG_CFGR2" description="Configuration register 2" address="0x40010018" access="rw">
				<field bitoffset="0" bitlength="1" name="LOCKUP_LOCK" description="Cortex-M0 LOCKUP bit enable bit"/>
				<field bitoffset="1" bitlength="1" name="SRAM_PARITY_LOCK" description="SRAM parity lock bit"/>
				<field bitoffset="2" bitlength="1" name="PVD_LOCK" description="PVD lock enable bit"/>
				<field bitoffset="8" bitlength="1" name="SRAM_PEF" description="SRAM parity flag"/>
			</register>
		</registergroup>
	</group>
	<group name="DMA" description="Direct memory access controller">
		<registergroup name="DMA_INT" description="DMA_Interrupt registers">
			<register name="DMA_ISR" description="Interrupt status register" address="0x40020000" access="r">
				<field bitoffset="0" bitlength="1" name="GIF1" description="Channel 1 global interrupt flag"/>
				<field bitoffset="1" bitlength="1" name="TCIF1" description="Channel 1 transfer complete interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="HTIF1" description="Channel 1 half transfer interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="TEIF1" description="Channel 1 transfer error interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="GIF2" description="Channel 2 global interrupt flag"/>
				<field bitoffset="5" bitlength="1" name="TCIF2" description="Channel 2 transfer complete interrupt flag"/>
				<field bitoffset="6" bitlength="1" name="HTIF2" description="Channel 2 half transfer interrupt flag"/>
				<field bitoffset="7" bitlength="1" name="TEIF2" description="Channel 2 transfer error interrupt flag"/>
				<field bitoffset="8" bitlength="1" name="GIF3" description="Channel 3 global interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="TCIF3" description="Channel 3 transfer complete interrupt flag"/>
				<field bitoffset="10" bitlength="1" name="HTIF3" description="Channel 3 half transfer interrupt flag"/>
				<field bitoffset="11" bitlength="1" name="TEIF3" description="Channel 3 transfer error interrupt flag"/>
				<field bitoffset="12" bitlength="1" name="GIF4" description="Channel 4 global interrupt flag"/>
				<field bitoffset="13" bitlength="1" name="TCIF4" description="Channel 4 transfer complete interrupt flag"/>
				<field bitoffset="14" bitlength="1" name="HTIF4" description="Channel 4 half transfer interrupt flag"/>
				<field bitoffset="15" bitlength="1" name="TEIF4" description="Channel 4 transfer error interrupt flag"/>
				<field bitoffset="16" bitlength="1" name="GIF5" description="Channel 5 global interrupt flag"/>
				<field bitoffset="17" bitlength="1" name="TCIF5" description="Channel 5 transfer complete interrupt flag"/>
				<field bitoffset="18" bitlength="1" name="HTIF5" description="Channel 5 half transfer interrupt flag"/>
				<field bitoffset="19" bitlength="1" name="TEIF5" description="Channel 5 transfer error interrupt flag"/>
			</register>
			<register name="DMA_IFCR" description="Interrupt flag clear register" address="0x40020004" access="w">
				<field bitoffset="0" bitlength="1" name="CGIF1" description="Channel 1 clear global interrupt flag"/>
				<field bitoffset="1" bitlength="1" name="CTCIF1" description="Channel 1 clear transfer complete interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="CHTIF1" description="Channel 1 clear half transfer interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="CTEIF1" description="Channel 1 clear transfer error interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="CGIF2" description="Channel 2 clear global interrupt flag"/>
				<field bitoffset="5" bitlength="1" name="CTCIF2" description="Channel 2 clear transfer complete interrupt flag"/>
				<field bitoffset="6" bitlength="1" name="CHTIF2" description="Channel 2 clear half transfer interrupt flag"/>
				<field bitoffset="7" bitlength="1" name="CTEIF2" description="Channel 2 clear transfer error interrupt flag"/>
				<field bitoffset="8" bitlength="1" name="CGIF3" description="Channel 3 clear global interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="CTCIF3" description="Channel 3 clear transfer complete interrupt flag"/>
				<field bitoffset="10" bitlength="1" name="CHTIF3" description="Channel 3 clear half transfer interrupt flag"/>
				<field bitoffset="11" bitlength="1" name="CTEIF3" description="Channel 3 clear transfer error interrupt flag"/>
				<field bitoffset="12" bitlength="1" name="CGIF4" description="Channel 4 clear global interrupt flag"/>
				<field bitoffset="13" bitlength="1" name="CTCIF4" description="Channel 4 clear transfer complete interrupt flag"/>
				<field bitoffset="14" bitlength="1" name="CHTIF4" description="Channel 4 clear half transfer interrupt flag"/>
				<field bitoffset="15" bitlength="1" name="CTEIF4" description="Channel 4 clear transfer error interrupt flag"/>
				<field bitoffset="16" bitlength="1" name="CGIF5" description="Channel 5 clear global interrupt flag"/>
				<field bitoffset="17" bitlength="1" name="CTCIF5" description="Channel 5 clear transfer complete interrupt flag"/>
				<field bitoffset="18" bitlength="1" name="CHTIF5" description="Channel 5 clear half transfer interrupt flag"/>
				<field bitoffset="19" bitlength="1" name="CTEIF5" description="Channel 5 clear transfer error interrupt flag"/>
			</register>
		</registergroup>
		<registergroup name="DMA_Channel_1" description="DMA_Channel_1 control registers">
			<register name="DMA_CCR1" description="Channel 1 configuration register" address="0x40020008" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Channel enable"/>
				<field bitoffset="1" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="DIR" description="Data transfer direction">
					<interpretation key="0" text="Read from peripheral"/>
					<interpretation key="1" text="Read from memory"/>
				</field>
				<field bitoffset="5" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="6" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="7" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="8" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="10" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="12" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="14" bitlength="1" name="MEM2MEM" description="Memory to memory mode"/>
			</register>
			<register name="DMA_CNDTR1" description="Channel 1 number of data register" address="0x4002000C" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA_CPAR1" description="Channel 1 peripheral address register" address="0x40020010" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA_CMAR1" description="Channel 1 memory address register" address="0x40020014" access="rw">
				<field bitoffset="0" bitlength="32" name="MA" description="Memory address"/>
			</register>
		</registergroup>
		<registergroup name="DMA_Channel_2" description="DMA_Channel_2 control registers">
			<register name="DMA_CCR2" description="Channel 2 configuration register" address="0x4002001C" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Channel enable"/>
				<field bitoffset="1" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="DIR" description="Data transfer direction">
					<interpretation key="0" text="Read from peripheral"/>
					<interpretation key="1" text="Read from memory"/>
				</field>
				<field bitoffset="5" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="6" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="7" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="8" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="10" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="12" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="14" bitlength="1" name="MEM2MEM" description="Memory to memory mode"/>
			</register>
			<register name="DMA_CNDTR2" description="Channel 2 number of data register" address="0x40020020" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA_CPAR2" description="Channel 2 peripheral address register" address="0x40020024" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA_CMAR2" description="Channel 2 memory address register" address="0x40020028" access="rw">
				<field bitoffset="0" bitlength="32" name="MA" description="Memory address"/>
			</register>
		</registergroup>
		<registergroup name="DMA_Channel_3" description="DMA_Channel_3 control registers">
			<register name="DMA_CCR3" description="Channel 3 configuration register" address="0x40020030" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Channel enable"/>
				<field bitoffset="1" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="DIR" description="Data transfer direction">
					<interpretation key="0" text="Read from peripheral"/>
					<interpretation key="1" text="Read from memory"/>
				</field>
				<field bitoffset="5" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="6" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="7" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="8" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="10" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="12" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="14" bitlength="1" name="MEM2MEM" description="Memory to memory mode"/>
			</register>
			<register name="DMA_CNDTR3" description="Channel 3 number of data register" address="0x40020034" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA_CPAR3" description="Channel 3 peripheral address register" address="0x40020038" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA_CMAR3" description="Channel 3 memory address register" address="0x4002003C" access="rw">
				<field bitoffset="0" bitlength="32" name="MA" description="Memory address"/>
			</register>
		</registergroup>
		<registergroup name="DMA_Channel_4" description="DMA_Channel_4 control registers">
			<register name="DMA_CCR4" description="Channel 4 configuration register" address="0x40020044" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Channel enable"/>
				<field bitoffset="1" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="DIR" description="Data transfer direction">
					<interpretation key="0" text="Read from peripheral"/>
					<interpretation key="1" text="Read from memory"/>
				</field>
				<field bitoffset="5" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="6" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="7" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="8" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="10" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="12" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="14" bitlength="1" name="MEM2MEM" description="Memory to memory mode"/>
			</register>
			<register name="DMA_CNDTR4" description="Channel 4 number of data register" address="0x40020048" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA_CPAR4" description="Channel 4 peripheral address register" address="0x4002004C" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA_CMAR4" description="Channel 4 memory address register" address="0x40020050" access="rw">
				<field bitoffset="0" bitlength="32" name="MA" description="Memory address"/>
			</register>
		</registergroup>
		<registergroup name="DMA_Channel_5" description="DMA_Channel_5 control registers">
			<register name="DMA_CCR5" description="Channel 5 configuration register" address="0x40020058" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Channel enable"/>
				<field bitoffset="1" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="DIR" description="Data transfer direction">
					<interpretation key="0" text="Read from peripheral"/>
					<interpretation key="1" text="Read from memory"/>
				</field>
				<field bitoffset="5" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="6" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="7" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="8" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="10" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="12" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="14" bitlength="1" name="MEM2MEM" description="Memory to memory mode"/>
			</register>
			<register name="DMA_CNDTR5" description="Channel 5 number of data register" address="0x4002005C" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA_CPAR5" description="Channel 5 peripheral address register" address="0x40020060" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA_CMAR5" description="Channel 5 memory address register" address="0x40020064" access="rw">
				<field bitoffset="0" bitlength="32" name="MA" description="Memory address"/>
			</register>
		</registergroup>
	</group>
	<group name="EXTI" description="Interrupts and events">
		<registergroup name="EXTI" description="EXTI registers">
			<register name="EXTI_IMR" description="Interrupt mask register" address="0x40010400" resetvalue="0x0F940000" access="rw">
				<field bitoffset="0" bitlength="1" name="MR0" description="Interrupt mask on line 0"/>
				<field bitoffset="1" bitlength="1" name="MR1" description="Interrupt mask on line 1"/>
				<field bitoffset="2" bitlength="1" name="MR2" description="Interrupt mask on line 2"/>
				<field bitoffset="3" bitlength="1" name="MR3" description="Interrupt mask on line 3"/>
				<field bitoffset="4" bitlength="1" name="MR4" description="Interrupt mask on line 4"/>
				<field bitoffset="5" bitlength="1" name="MR5" description="Interrupt mask on line 5"/>
				<field bitoffset="6" bitlength="1" name="MR6" description="Interrupt mask on line 6"/>
				<field bitoffset="7" bitlength="1" name="MR7" description="Interrupt mask on line 7"/>
				<field bitoffset="8" bitlength="1" name="MR8" description="Interrupt mask on line 8"/>
				<field bitoffset="9" bitlength="1" name="MR9" description="Interrupt mask on line 9"/>
				<field bitoffset="10" bitlength="1" name="MR10" description="Interrupt mask on line 10"/>
				<field bitoffset="11" bitlength="1" name="MR11" description="Interrupt mask on line 11"/>
				<field bitoffset="12" bitlength="1" name="MR12" description="Interrupt mask on line 12"/>
				<field bitoffset="13" bitlength="1" name="MR13" description="Interrupt mask on line 13"/>
				<field bitoffset="14" bitlength="1" name="MR14" description="Interrupt mask on line 14"/>
				<field bitoffset="15" bitlength="1" name="MR15" description="Interrupt mask on line 15"/>
				<field bitoffset="16" bitlength="1" name="MR16" description="Interrupt mask on line 16"/>
				<field bitoffset="17" bitlength="1" name="MR17" description="Interrupt mask on line 17"/>
				<field bitoffset="18" bitlength="1" name="MR18" description="Interrupt mask on line 18"/>
				<field bitoffset="19" bitlength="1" name="MR19" description="Interrupt mask on line 19"/>
				<field bitoffset="20" bitlength="1" name="MR20" description="Interrupt mask on line 20"/>
				<field bitoffset="21" bitlength="1" name="MR21" description="Interrupt mask on line 21"/>
				<field bitoffset="22" bitlength="1" name="MR22" description="Interrupt mask on line 22"/>
				<field bitoffset="23" bitlength="1" name="MR23" description="Interrupt mask on line 23"/>
				<field bitoffset="24" bitlength="1" name="MR24" description="Interrupt mask on line 24"/>
				<field bitoffset="25" bitlength="1" name="MR25" description="Interrupt mask on line 25"/>
				<field bitoffset="26" bitlength="1" name="MR26" description="Interrupt mask on line 26"/>
				<field bitoffset="27" bitlength="1" name="MR27" description="Interrupt mask on line 27"/>
			</register>
			<register name="EXTI_EMR" description="Event mask register" address="0x40010404" access="rw">
				<field bitoffset="0" bitlength="1" name="MR0" description="Event mask on line 0"/>
				<field bitoffset="1" bitlength="1" name="MR1" description="Event mask on line 1"/>
				<field bitoffset="2" bitlength="1" name="MR2" description="Event mask on line 2"/>
				<field bitoffset="3" bitlength="1" name="MR3" description="Event mask on line 3"/>
				<field bitoffset="4" bitlength="1" name="MR4" description="Event mask on line 4"/>
				<field bitoffset="5" bitlength="1" name="MR5" description="Event mask on line 5"/>
				<field bitoffset="6" bitlength="1" name="MR6" description="Event mask on line 6"/>
				<field bitoffset="7" bitlength="1" name="MR7" description="Event mask on line 7"/>
				<field bitoffset="8" bitlength="1" name="MR8" description="Event mask on line 8"/>
				<field bitoffset="9" bitlength="1" name="MR9" description="Event mask on line 9"/>
				<field bitoffset="10" bitlength="1" name="MR10" description="Event mask on line 10"/>
				<field bitoffset="11" bitlength="1" name="MR11" description="Event mask on line 11"/>
				<field bitoffset="12" bitlength="1" name="MR12" description="Event mask on line 12"/>
				<field bitoffset="13" bitlength="1" name="MR13" description="Event mask on line 13"/>
				<field bitoffset="14" bitlength="1" name="MR14" description="Event mask on line 14"/>
				<field bitoffset="15" bitlength="1" name="MR15" description="Event mask on line 15"/>
				<field bitoffset="16" bitlength="1" name="MR16" description="Event mask on line 16"/>
				<field bitoffset="17" bitlength="1" name="MR17" description="Event mask on line 17"/>
				<field bitoffset="18" bitlength="1" name="MR18" description="Event mask on line 18"/>
				<field bitoffset="19" bitlength="1" name="MR19" description="Event mask on line 19"/>
				<field bitoffset="20" bitlength="1" name="MR20" description="Event mask on line 20"/>
				<field bitoffset="21" bitlength="1" name="MR21" description="Event mask on line 21"/>
				<field bitoffset="22" bitlength="1" name="MR22" description="Event mask on line 22"/>
				<field bitoffset="23" bitlength="1" name="MR23" description="Event mask on line 23"/>
				<field bitoffset="24" bitlength="1" name="MR24" description="Event mask on line 24"/>
				<field bitoffset="25" bitlength="1" name="MR25" description="Event mask on line 25"/>
				<field bitoffset="26" bitlength="1" name="MR26" description="Event mask on line 26"/>
				<field bitoffset="27" bitlength="1" name="MR27" description="Event mask on line 27"/>
			</register>
			<register name="EXTI_RTSR" description="Rising trigger selection register" address="0x40010408" access="rw">
				<field bitoffset="0" bitlength="1" name="TR0" description="Rising trigger event configuration bit of line 0"/>
				<field bitoffset="1" bitlength="1" name="TR1" description="Rising trigger event configuration bit of line 1"/>
				<field bitoffset="2" bitlength="1" name="TR2" description="Rising trigger event configuration bit of line 2"/>
				<field bitoffset="3" bitlength="1" name="TR3" description="Rising trigger event configuration bit of line 3"/>
				<field bitoffset="4" bitlength="1" name="TR4" description="Rising trigger event configuration bit of line 4"/>
				<field bitoffset="5" bitlength="1" name="TR5" description="Rising trigger event configuration bit of line 5"/>
				<field bitoffset="6" bitlength="1" name="TR6" description="Rising trigger event configuration bit of line 6"/>
				<field bitoffset="7" bitlength="1" name="TR7" description="Rising trigger event configuration bit of line 7"/>
				<field bitoffset="8" bitlength="1" name="TR8" description="Rising trigger event configuration bit of line 8"/>
				<field bitoffset="9" bitlength="1" name="TR9" description="Rising trigger event configuration bit of line 9"/>
				<field bitoffset="10" bitlength="1" name="TR10" description="Rising trigger event configuration bit of line 10"/>
				<field bitoffset="11" bitlength="1" name="TR11" description="Rising trigger event configuration bit of line 11"/>
				<field bitoffset="12" bitlength="1" name="TR12" description="Rising trigger event configuration bit of line 12"/>
				<field bitoffset="13" bitlength="1" name="TR13" description="Rising trigger event configuration bit of line 13"/>
				<field bitoffset="14" bitlength="1" name="TR14" description="Rising trigger event configuration bit of line 14"/>
				<field bitoffset="15" bitlength="1" name="TR15" description="Rising trigger event configuration bit of line 15"/>
				<field bitoffset="16" bitlength="1" name="TR16" description="Rising trigger event configuration bit of line 16"/>
				<field bitoffset="17" bitlength="1" name="TR17" description="Rising trigger event configuration bit of line 17"/>
				<field bitoffset="19" bitlength="1" name="TR19" description="Rising trigger event configuration bit of line 19"/>
			</register>
			<register name="EXTI_FTSR" description="Falling trigger selection register" address="0x4001040C" access="rw">
				<field bitoffset="0" bitlength="1" name="TR0" description="Falling trigger event configuration bit of line 0"/>
				<field bitoffset="1" bitlength="1" name="TR1" description="Falling trigger event configuration bit of line 1"/>
				<field bitoffset="2" bitlength="1" name="TR2" description="Falling trigger event configuration bit of line 2"/>
				<field bitoffset="3" bitlength="1" name="TR3" description="Falling trigger event configuration bit of line 3"/>
				<field bitoffset="4" bitlength="1" name="TR4" description="Falling trigger event configuration bit of line 4"/>
				<field bitoffset="5" bitlength="1" name="TR5" description="Falling trigger event configuration bit of line 5"/>
				<field bitoffset="6" bitlength="1" name="TR6" description="Falling trigger event configuration bit of line 6"/>
				<field bitoffset="7" bitlength="1" name="TR7" description="Falling trigger event configuration bit of line 7"/>
				<field bitoffset="8" bitlength="1" name="TR8" description="Falling trigger event configuration bit of line 8"/>
				<field bitoffset="9" bitlength="1" name="TR9" description="Falling trigger event configuration bit of line 9"/>
				<field bitoffset="10" bitlength="1" name="TR10" description="Falling trigger event configuration bit of line 10"/>
				<field bitoffset="11" bitlength="1" name="TR11" description="Falling trigger event configuration bit of line 11"/>
				<field bitoffset="12" bitlength="1" name="TR12" description="Falling trigger event configuration bit of line 12"/>
				<field bitoffset="13" bitlength="1" name="TR13" description="Falling trigger event configuration bit of line 13"/>
				<field bitoffset="14" bitlength="1" name="TR14" description="Falling trigger event configuration bit of line 14"/>
				<field bitoffset="15" bitlength="1" name="TR15" description="Falling trigger event configuration bit of line 15"/>
				<field bitoffset="16" bitlength="1" name="TR16" description="Falling trigger event configuration bit of line 16"/>
				<field bitoffset="17" bitlength="1" name="TR17" description="Falling trigger event configuration bit of line 17"/>
				<field bitoffset="19" bitlength="1" name="TR19" description="Falling trigger event configuration bit of line 19"/>
			</register>
			<register name="EXTI_SWIER" description="Software interrupt event register" address="0x40010410" access="rw">
				<field bitoffset="0" bitlength="1" name="SWIER0" description="Software Interrupt on line 0"/>
				<field bitoffset="1" bitlength="1" name="SWIER1" description="Software Interrupt on line 1"/>
				<field bitoffset="2" bitlength="1" name="SWIER2" description="Software Interrupt on line 2"/>
				<field bitoffset="3" bitlength="1" name="SWIER3" description="Software Interrupt on line 3"/>
				<field bitoffset="4" bitlength="1" name="SWIER4" description="Software Interrupt on line 4"/>
				<field bitoffset="5" bitlength="1" name="SWIER5" description="Software Interrupt on line 5"/>
				<field bitoffset="6" bitlength="1" name="SWIER6" description="Software Interrupt on line 6"/>
				<field bitoffset="7" bitlength="1" name="SWIER7" description="Software Interrupt on line 7"/>
				<field bitoffset="8" bitlength="1" name="SWIER8" description="Software Interrupt on line 8"/>
				<field bitoffset="9" bitlength="1" name="SWIER9" description="Software Interrupt on line 9"/>
				<field bitoffset="10" bitlength="1" name="SWIER10" description="Software Interrupt on line 10"/>
				<field bitoffset="11" bitlength="1" name="SWIER11" description="Software Interrupt on line 11"/>
				<field bitoffset="12" bitlength="1" name="SWIER12" description="Software Interrupt on line 12"/>
				<field bitoffset="13" bitlength="1" name="SWIER13" description="Software Interrupt on line 13"/>
				<field bitoffset="14" bitlength="1" name="SWIER14" description="Software Interrupt on line 14"/>
				<field bitoffset="15" bitlength="1" name="SWIER15" description="Software Interrupt on line 15"/>
				<field bitoffset="16" bitlength="1" name="SWIER16" description="Software Interrupt on line 16"/>
				<field bitoffset="17" bitlength="1" name="SWIER17" description="Software Interrupt on line 17"/>
				<field bitoffset="19" bitlength="1" name="SWIER19" description="Software Interrupt on line 19"/>
			</register>
			<register name="EXTI_PR" description="Pending register" address="0x40010414" access="rw">
				<field bitoffset="0" bitlength="1" name="PR0" description="Pending bit for line 0"/>
				<field bitoffset="1" bitlength="1" name="PR1" description="Pending bit for line 1"/>
				<field bitoffset="2" bitlength="1" name="PR2" description="Pending bit for line 2"/>
				<field bitoffset="3" bitlength="1" name="PR3" description="Pending bit for line 3"/>
				<field bitoffset="4" bitlength="1" name="PR4" description="Pending bit for line 4"/>
				<field bitoffset="5" bitlength="1" name="PR5" description="Pending bit for line 5"/>
				<field bitoffset="6" bitlength="1" name="PR6" description="Pending bit for line 6"/>
				<field bitoffset="7" bitlength="1" name="PR7" description="Pending bit for line 7"/>
				<field bitoffset="8" bitlength="1" name="PR8" description="Pending bit for line 8"/>
				<field bitoffset="9" bitlength="1" name="PR9" description="Pending bit for line 9"/>
				<field bitoffset="10" bitlength="1" name="PR10" description="Pending bit for line 10"/>
				<field bitoffset="11" bitlength="1" name="PR11" description="Pending bit for line 11"/>
				<field bitoffset="12" bitlength="1" name="PR12" description="Pending bit for line 12"/>
				<field bitoffset="13" bitlength="1" name="PR13" description="Pending bit for line 13"/>
				<field bitoffset="14" bitlength="1" name="PR14" description="Pending bit for line 14"/>
				<field bitoffset="15" bitlength="1" name="PR15" description="Pending bit for line 15"/>
				<field bitoffset="16" bitlength="1" name="PR16" description="Pending bit for line 16"/>
				<field bitoffset="17" bitlength="1" name="PR17" description="Pending bit for line 17"/>
				<field bitoffset="19" bitlength="1" name="PR19" description="Pending bit for line 19"/>
			</register>
		</registergroup>
	</group>
	<group name="ADC" description="Analog-to-digital converter">
		<registergroup name="ADC" description="ADC registers">
			<register name="ADC_ISR" description="Interrupt and status register" address="0x40012400" access="rc_w0">
				<field bitoffset="0" bitlength="1" name="ADRDY" description="ADC ready"/>
				<field bitoffset="1" bitlength="1" name="EOSMP" description="End of sampling flag"/>
				<field bitoffset="2" bitlength="1" name="EOC" description="End of conversion flag"/>
				<field bitoffset="3" bitlength="1" name="EOSEQ" description="End of sequence flag"/>
				<field bitoffset="4" bitlength="1" name="OVR" description="Overrun flag"/>
				<field bitoffset="7" bitlength="1" name="AWD" description="Analog watchdog flag"/>
			</register>
			<register name="ADC_IER" description="Interrupt enable register" address="0x40012404" access="rw">
				<field bitoffset="0" bitlength="1" name="ADRDYIE" description="ADC ready interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="EOSMPIE" description="End of sampling flag interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="EOCIE" description="End of conversion interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="EOSEQIE" description="End of sequence interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="OVRIE" description="Overrun interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="AWDIE" description="Analog watchdog interrupt enable"/>
			</register>
			<register name="ADC_CR" description="Control register" address="0x40012408" access="rw">
				<field bitoffset="0" bitlength="1" name="ADEN" description="ADC enable command"/>
				<field bitoffset="1" bitlength="1" name="ADDIS" description="ADC disable command"/>
				<field bitoffset="2" bitlength="1" name="ADSTART" description="ADC start conversion command"/>
				<field bitoffset="4" bitlength="1" name="ADSTP" description="ADC stop conversion command"/>
				<field bitoffset="31" bitlength="1" name="ADCAL" description="ADC calibration"/>
			</register>
			<register name="ADC_CFGR1" description="Configuration register 1" address="0x4001200C" access="rw">
				<field bitoffset="0" bitlength="1" name="DMAEN" description="Direct memory access enable"/>
				<field bitoffset="1" bitlength="1" name="DMACFG" description="Direct memory access configuration"/>
				<field bitoffset="2" bitlength="1" name="SCANDIR" description="Scan sequence direction"/>
				<field bitoffset="3" bitlength="2" name="RES" description="RES[1:0] bits (Data resolution)">
					<interpretation key="0" text="12 bits"/>
					<interpretation key="1" text="10 bits"/>
					<interpretation key="2" text="8 bits"/>
					<interpretation key="3" text="6 bits"/>
				</field>
				<field bitoffset="5" bitlength="1" name="ALIGN" description="Data alignment"/>
				<field bitoffset="6" bitlength="3" name="EXTSEL" description="EXTSEL[2:0] bits (External trigger selection)">
					<interpretation key="0" text="TRG0"/>
					<interpretation key="1" text="TRG1"/>
					<interpretation key="2" text="TRG2"/>
					<interpretation key="3" text="TRG3"/>
					<interpretation key="4" text="TRG4"/>
					<interpretation key="5" text="TRG5"/>
					<interpretation key="6" text="TRG6"/>
					<interpretation key="7" text="TRG7"/>
				</field>
				<field bitoffset="10" bitlength="2" name="EXTEN" description="EXTEN[[1:0] bits (External trigger enable and polarity selection)">
					<interpretation key="0" text="Hardware trigger detection disabled (conversions can be started by software)"/>
					<interpretation key="1" text="Hardware trigger detection on the rising edge"/>
					<interpretation key="2" text="Hardware trigger detection on the falling edge"/>
					<interpretation key="3" text="Hardware trigger detection on both the rising and falling edges"/>
				</field>
				<field bitoffset="12" bitlength="1" name="OVRMOD" description="Overrun management mode"/>
				<field bitoffset="13" bitlength="1" name="CONT" description="Single / continuous conversion mode"/>
				<field bitoffset="14" bitlength="1" name="WAIT" description="Wait conversion mode"/>
				<field bitoffset="15" bitlength="1" name="AUTOFF" description="Auto-off mode"/>
				<field bitoffset="16" bitlength="1" name="DISCEN" description="Discontinuous mode"/>
				<field bitoffset="22" bitlength="1" name="AWDSGL" description="Enable the watchdog on a single channel or on all channels"/>
				<field bitoffset="23" bitlength="1" name="AWDEN" description="Analog watchdog enable"/>
				<field bitoffset="26" bitlength="5" name="AWDCH" description="AWDCH[4:0] bits (Analog watchdog channel selection)">
					<interpretation key="0" text="ADC analog input Channel 0 monitored by AWD"/>
					<interpretation key="1" text="ADC analog input Channel 1 monitored by AWD"/>
					<interpretation key="2" text="ADC analog input Channel 2 monitored by AWD"/>
					<interpretation key="3" text="ADC analog input Channel 3 monitored by AWD"/>
					<interpretation key="4" text="ADC analog input Channel 4 monitored by AWD"/>
					<interpretation key="5" text="ADC analog input Channel 5 monitored by AWD"/>
					<interpretation key="6" text="ADC analog input Channel 6 monitored by AWD"/>
					<interpretation key="7" text="ADC analog input Channel 7 monitored by AWD"/>
					<interpretation key="8" text="ADC analog input Channel 8 monitored by AWD"/>
					<interpretation key="9" text="ADC analog input Channel 9 monitored by AWD"/>
					<interpretation key="16" text="ADC analog input Channel 16 monitored by AWD"/>
					<interpretation key="17" text="ADC analog input Channel 17 monitored by AWD"/>
					<interpretation key="18" text="ADC analog input Channel 18 monitored by AWD"/>
				</field>
			</register>
			<register name="ADC_CFGR2" description="Configuration register 2" address="0x40012410" access="rw">
				<field bitoffset="30" bitlength="1" name="JITOFF_D2" description="Remove jitter... when ADC clock is driven by PLCK/2"/>
				<field bitoffset="31" bitlength="1" name="JITOFF_D4" description="Remove jitter... when ADC clock is driven by PLCK/4"/>
			</register>
			<register name="ADC_SMPR" description="Sampling time register" address="0x40012414" access="rw">
				<field bitoffset="0" bitlength="3" name="SMP" description="SMP[2:0] bits (Sampling time selection)">
					<interpretation key="0" text="1.5 ADC clock cycles"/>
					<interpretation key="1" text="7.5 ADC clock cycles"/>
					<interpretation key="2" text="13.5 ADC clock cycles"/>
					<interpretation key="3" text="28.5 ADC clock cycles"/>
					<interpretation key="4" text="41.5 ADC clock cycles"/>
					<interpretation key="5" text="55.5 ADC clock cycles"/>
					<interpretation key="6" text="71.5 ADC clock cycles"/>
					<interpretation key="7" text="239.5 ADC clock cycles"/>
				</field>
			</register>
			<register name="ADC_TR" description="Watchdog threshold register" address="0x40012420" resetvalue="0x00000FFF" access="rw">
				<field bitoffset="0" bitlength="12" name="LT" description="Analog watchdog lower threshold"/>
				<field bitoffset="16" bitlength="12" name="HT" description="Analog watchdog higher threshold"/>
			</register>
			<register name="ADC_CHSELR" description="Channel selection register" address="0x40012428" access="rw">
				<field bitoffset="0" bitlength="1" name="CHSEL0" description="Channel 0 selection"/>
				<field bitoffset="1" bitlength="1" name="CHSEL1" description="Channel 1 selection"/>
				<field bitoffset="2" bitlength="1" name="CHSEL2" description="Channel 2 selection"/>
				<field bitoffset="3" bitlength="1" name="CHSEL3" description="Channel 3 selection"/>
				<field bitoffset="4" bitlength="1" name="CHSEL4" description="Channel 4 selection"/>
				<field bitoffset="5" bitlength="1" name="CHSEL5" description="Channel 5 selection"/>
				<field bitoffset="6" bitlength="1" name="CHSEL6" description="Channel 6 selection"/>
				<field bitoffset="7" bitlength="1" name="CHSEL7" description="Channel 7 selection"/>
				<field bitoffset="8" bitlength="1" name="CHSEL8" description="Channel 8 selection"/>
				<field bitoffset="9" bitlength="1" name="CHSEL9" description="Channel 9 selection"/>
				<field bitoffset="15" bitlength="1" name="CHSEL15" description="Channel 15 selection"/>
				<field bitoffset="16" bitlength="1" name="CHSEL16" description="Channel 16 selection"/>
				<field bitoffset="17" bitlength="1" name="CHSEL17" description="Channel 17 selection"/>
			</register>
			<register name="ADC_DR" description="Data register" address="0x40012440" access="r">
				<field bitoffset="0" bitlength="16" name="DATA" description="Converted data"/>
			</register>
		</registergroup>
		<registergroup name="CR" description="Common registers">
			<register name="ADC_CCR" description="Common configuration register" address="0x40012708" access="rw">
				<field bitoffset="22" bitlength="1" name="VREFEN" description="Vrefint enable"/>
				<field bitoffset="23" bitlength="1" name="TSEN" description="Temperature sensor enable"/>
				<field bitoffset="24" bitlength="1" name="VBATEN" description="Vbat enable"/>
			</register>
		</registergroup>
	</group>
	<group name="TIM" description="Universal timers">
		<registergroup name="TIM1" description="Advanced-control timer 16b">
			<register name="TIM1_CR1" description="Control register 1" address="0x40012C00" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode"/>
				<field bitoffset="4" bitlength="1" name="DIR" description="Direction"/>
				<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)">
					<interpretation key="0" text="Edge-aligned mode"/>
					<interpretation key="1" text="Center-aligned mode 1"/>
					<interpretation key="2" text="Center-aligned mode 2"/>
					<interpretation key="3" text="Center-aligned mode 3"/>
				</field>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
				<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (Clock division)">
					<interpretation key="0" text="Tdts = Tck_int"/>
					<interpretation key="1" text="Tdts = 2 * Tck_int"/>
					<interpretation key="2" text="Tdts = 4 * Tck_int"/>
				</field>
			</register>
			<register name="TIM1_CR2" description="Control register 2" address="0x40012C04" access="rw">
				<field bitoffset="0" bitlength="1" name="CCPC" description="CC preloaded control"/>
				<field bitoffset="2" bitlength="1" name="CCUS" description="CC control update selection"/>
				<field bitoffset="3" bitlength="1" name="CCDS" description="CC DMA selection"/>
				<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master mode selection)">
					<interpretation key="0" text="Reset"/>
					<interpretation key="1" text="Enable"/>
					<interpretation key="2" text="Update"/>
					<interpretation key="3" text="Compare pulse"/>
					<interpretation key="4" text="Compare - OC1REF signal is used as trigger output(TRGO)"/>
					<interpretation key="5" text="Compare - OC2REF signal is used as trigger output(TRGO)"/>
					<interpretation key="6" text="Compare - OC3REF signal is used as trigger output(TRGO)"/>
					<interpretation key="7" text="Compare - OC4REF signal is used as trigger output(TRGO)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 selection"/>
				<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)"/>
				<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)"/>
				<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)"/>
				<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)"/>
				<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)"/>
				<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)"/>
				<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)"/>
			</register>
			<register name="TIM1_SMCR" description="Slave mode control register" address="0x40012C08" access="rw">
				<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)">
					<interpretation key="0" text="Slave mode disabled"/>
					<interpretation key="1" text="Encoder mode 1"/>
					<interpretation key="2" text="Encoder mode 2"/>
					<interpretation key="3" text="Encoder mode 3"/>
					<interpretation key="4" text="Reset mode"/>
					<interpretation key="5" text="Gated mode"/>
					<interpretation key="6" text="Trigger mode"/>
					<interpretation key="7" text="External clock mode 1"/>
				</field>
				<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)">
					<interpretation key="0" text="Internal trigger 0 (ITR0)"/>
					<interpretation key="1" text="Internal trigger 1 (ITR1)"/>
					<interpretation key="2" text="Internal trigger 2 (ITR2)"/>
					<interpretation key="3" text="Internal trigger 3 (ITR3)"/>
					<interpretation key="4" text="TI1 edge detector (TI1F_ED)"/>
					<interpretation key="5" text="Filtered timer input 1 (TI1FP1)"/>
					<interpretation key="6" text="Filtered timer input 2 (TI2FP2)"/>
					<interpretation key="7" text="External trigger input (ETRF)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode"/>
				<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)">
					<interpretation key="0" text="Prescaler OFF"/>
					<interpretation key="1" text="ETRP frequency divided by 2"/>
					<interpretation key="2" text="ETRP frequency divided by 4"/>
					<interpretation key="3" text="ETRP frequency divided by 8"/>
				</field>
				<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable"/>
				<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity"/>
			</register>
			<register name="TIM1_DIER" description="DMA/interrupt enable register" address="0x40012C0C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="CC1IE" description="CC 1 interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="CC2IE" description="CC 2 interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="CC3IE" description="CC 3 interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="CC4IE" description="CC 4 interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable"/>
				<field bitoffset="9" bitlength="1" name="CC1DE" description="CC 1 DMA request enable"/>
				<field bitoffset="10" bitlength="1" name="CC2DE" description="CC 2 DMA request enable"/>
				<field bitoffset="11" bitlength="1" name="CC3DE" description="CC 3 DMA request enable"/>
				<field bitoffset="12" bitlength="1" name="CC4DE" description="CC 4 DMA request enable"/>
				<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable"/>
				<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable"/>
			</register>
			<register name="TIM1_SR" description="Status register" address="0x40012C10" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag"/>
				<field bitoffset="1" bitlength="1" name="CC1IF" description="CC 1 interrupt Flag"/>
				<field bitoffset="2" bitlength="1" name="CC2IF" description="CC 2 interrupt Flag"/>
				<field bitoffset="3" bitlength="1" name="CC3IF" description="CC 3 interrupt Flag"/>
				<field bitoffset="4" bitlength="1" name="CC4IF" description="CC 4 interrupt Flag"/>
				<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag"/>
				<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag"/>
				<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag"/>
				<field bitoffset="9" bitlength="1" name="CC1OF" description="CC 1 Overcapture Flag"/>
				<field bitoffset="10" bitlength="1" name="CC2OF" description="CC 2 Overcapture Flag"/>
				<field bitoffset="11" bitlength="1" name="CC3OF" description="CC 3 Overcapture Flag"/>
				<field bitoffset="12" bitlength="1" name="CC4OF" description="CC 4 Overcapture Flag"/>
			</register>
			<register name="TIM1_EGR" description="Event generation register" address="0x40012C14" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update Generation"/>
				<field bitoffset="1" bitlength="1" name="CC1G" description="CC 1 Generation"/>
				<field bitoffset="2" bitlength="1" name="CC2G" description="CC 2 Generation"/>
				<field bitoffset="3" bitlength="1" name="CC3G" description="CC 3 Generation"/>
				<field bitoffset="4" bitlength="1" name="CC4G" description="CC 4 Generation"/>
				<field bitoffset="5" bitlength="1" name="COMG" description="CC Control Update Generation"/>
				<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation"/>
				<field bitoffset="7" bitlength="1" name="BG" description="Break Generation"/>
			</register>
			<register name="TIM1_CCMR1" description="CC OUT mode register 1" address="0x40012C18" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC1FE" description="Output compare 1 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC1PE" description="Output compare 1 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output compare 1 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 1 to active level on match"/>
					<interpretation key="2" text="Set channel 1 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="7" bitlength="1" name="OC1CE" description="Output compare 1 clear enable"/>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC2FE" description="Output compare 2 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC2PE" description="Output compare 2 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output compare 2 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 2 to active level on match"/>
					<interpretation key="2" text="Set channel 2 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OC2CE" description="Output compare 2 clear enable"/>
			</register>
			<register name="TIM1_CCMR1" description="CC IN mode register 1" address="0x40012C18" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input capture 1 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input capture 1 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input capture 2 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input capture 2 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM1_CCMR2" description="CC OUT mode register 2" address="0x40012C1C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (CC 3 Selection)">
					<interpretation key="0" text="CC3 channel is configured as output"/>
					<interpretation key="1" text="CC3 channel is configured as input, IC3 is mapped on TI3"/>
					<interpretation key="2" text="CC3 channel is configured as input, IC3 is mapped on TI4"/>
					<interpretation key="3" text="CC3 channel is configured as input, IC3 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC3FE" description="Output compare 3 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC3PE" description="Output compare 3 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output compare 3 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 3 to active level on match"/>
					<interpretation key="2" text="Set channel 3 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="7" bitlength="1" name="OC3CE" description="Output compare 3 clear enable"/>
				<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (CC 4 selection)">
					<interpretation key="0" text="CC4 channel is configured as output"/>
					<interpretation key="1" text="CC4 channel is configured as input, IC4 is mapped on TI4"/>
					<interpretation key="2" text="CC4 channel is configured as input, IC4 is mapped on TI3"/>
					<interpretation key="3" text="CC4 channel is configured as input, IC4 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC4FE" description="Output compare 4 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC4PE" description="Output compare 4 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output compare 4 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 4 to active level on match"/>
					<interpretation key="2" text="Set channel 4 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OC4CE" description="Output compare 4 clear enable"/>
			</register>
			<register name="TIM1_CCMR2" description="CC IN mode register 2" address="0x40012C1C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (CC 3 Selection)">
					<interpretation key="0" text="CC3 channel is configured as output"/>
					<interpretation key="1" text="CC3 channel is configured as input, IC3 is mapped on TI3"/>
					<interpretation key="2" text="CC3 channel is configured as input, IC3 is mapped on TI4"/>
					<interpretation key="3" text="CC3 channel is configured as input, IC3 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input capture 3 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input capture 3 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (CC 4 selection)">
					<interpretation key="0" text="CC4 channel is configured as output"/>
					<interpretation key="1" text="CC4 channel is configured as input, IC4 is mapped on TI4"/>
					<interpretation key="2" text="CC4 channel is configured as input, IC4 is mapped on TI3"/>
					<interpretation key="3" text="CC4 channel is configured as input, IC4 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input capture 4 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input capture 4 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM1_CCER" description="CC enable register" address="0x40012C20" access="rw">
				<field bitoffset="0" bitlength="1" name="CC1E" description="CC 1 output enable"/>
				<field bitoffset="1" bitlength="1" name="CC1P" description="CC 1 output polarity"/>
				<field bitoffset="2" bitlength="1" name="CC1NE" description="CC 1 Complementary output enable"/>
				<field bitoffset="3" bitlength="1" name="CC1NP" description="CC 1 Complementary output polarity"/>
				<field bitoffset="4" bitlength="1" name="CC2E" description="CC 2 output enable"/>
				<field bitoffset="5" bitlength="1" name="CC2P" description="CC 2 output polarity"/>
				<field bitoffset="6" bitlength="1" name="CC2NE" description="CC 2 Complementary output enable"/>
				<field bitoffset="7" bitlength="1" name="CC2NP" description="CC 2 Complementary output polarity"/>
				<field bitoffset="8" bitlength="1" name="CC3E" description="CC 3 output enable"/>
				<field bitoffset="9" bitlength="1" name="CC3P" description="CC 3 output polarity"/>
				<field bitoffset="10" bitlength="1" name="CC3NE" description="CC 3 Complementary output enable"/>
				<field bitoffset="11" bitlength="1" name="CC3NP" description="CC 3 Complementary output polarity"/>
				<field bitoffset="12" bitlength="1" name="CC4E" description="CC 4 output enable"/>
				<field bitoffset="13" bitlength="1" name="CC4P" description="CC 4 output polarity"/>
			</register>
			<register name="TIM1_CNT" description="Counter register" address="0x40012C24" access="rw">
				<field bitoffset="0" bitlength="16" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM1_PSC" description="Prescaler register" address="0x40012C28" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM1_ARR" description="Auto-reload register" address="0x40012C2C" access="rw">
				<field bitoffset="0" bitlength="16" name="ARR" description="Actual auto-reload Value"/>
			</register>
			<register name="TIM1_RCR" description="Repetition counter register" address="0x40012C30" access="rw">
				<field bitoffset="0" bitlength="8" name="REP" description="Repetition counter value"/>
			</register>
			<register name="TIM1_CCR1" description="CC register 1" address="0x40012C34" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR1" description="CC 1 value"/>
			</register>
			<register name="TIM1_CCR2" description="CC register 2" address="0x40012C38" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR2" description="CC 2 value"/>
			</register>
			<register name="TIM1_CCR3" description="CC register 3" address="0x40012C3C" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR3" description="CC 3 value"/>
			</register>
			<register name="TIM1_CCR4" description="CC register 4" address="0x40012C40" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR4" description="CC 4 value"/>
			</register>
			<register name="TIM1_BDTR" description="Break/dead-time register" address="0x40012C44" access="rw">
				<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)"/>
				<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock configuration)">
					<interpretation key="0" text="Lock off"/>
					<interpretation key="1" text="Lock Level 1"/>
					<interpretation key="2" text="Lock Level 2"/>
					<interpretation key="3" text="Lock Level 3"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OSSI" description="Off-state selection for Idle mode"/>
				<field bitoffset="11" bitlength="1" name="OSSR" description="Off-state selection for Run mode"/>
				<field bitoffset="12" bitlength="1" name="BKE" description="Break enable"/>
				<field bitoffset="13" bitlength="1" name="BKP" description="Break polarity"/>
				<field bitoffset="14" bitlength="1" name="AOE" description="Automatic output enable"/>
				<field bitoffset="15" bitlength="1" name="MOE" description="Main output enable"/>
			</register>
			<register name="TIM1_DCR" description="DMA control register" address="0x40012C48" access="rw">
				<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA base address)"/>
				<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA burst length)"/>
			</register>
			<register name="TIM1_DMAR" description="DMA address for full transfer" address="0x40012C4C" access="rw">
				<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses"/>
			</register>
		</registergroup>
		<registergroup name="TIM2" description="General-purpose timer 32b">
			<register name="TIM2_CR1" description="Control register 1" address="0x40000000" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode"/>
				<field bitoffset="4" bitlength="1" name="DIR" description="Direction"/>
				<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)">
					<interpretation key="0" text="Edge-aligned mode"/>
					<interpretation key="1" text="Center-aligned mode 1"/>
					<interpretation key="2" text="Center-aligned mode 2"/>
					<interpretation key="3" text="Center-aligned mode 3"/>
				</field>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
				<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)">
					<interpretation key="0" text="Tdts = Tck_int"/>
					<interpretation key="1" text="Tdts = 2 * Tck_int"/>
					<interpretation key="2" text="Tdts = 4 * Tck_int"/>
				</field>
			</register>
			<register name="TIM2_CR2" description="Control register 2" address="0x40000004" access="rw">
				<field bitoffset="3" bitlength="1" name="CCDS" description="CC DMA selection"/>
				<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master mode selection)">
					<interpretation key="0" text="Reset"/>
					<interpretation key="1" text="Enable"/>
					<interpretation key="2" text="Update"/>
					<interpretation key="3" text="Compare pulse"/>
					<interpretation key="4" text="Compare - OC1REF signal is used as trigger output(TRGO)"/>
					<interpretation key="5" text="Compare - OC2REF signal is used as trigger output(TRGO)"/>
					<interpretation key="6" text="Compare - OC3REF signal is used as trigger output(TRGO)"/>
					<interpretation key="7" text="Compare - OC4REF signal is used as trigger output(TRGO)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 selection"/>
			</register>
			<register name="TIM2_SMCR" description="Slave mode control register" address="0x40000008" access="rw">
				<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)">
					<interpretation key="0" text="Slave mode disabled"/>
					<interpretation key="1" text="Encoder mode 1"/>
					<interpretation key="2" text="Encoder mode 2"/>
					<interpretation key="3" text="Encoder mode 3"/>
					<interpretation key="4" text="Reset mode"/>
					<interpretation key="5" text="Gated mode"/>
					<interpretation key="6" text="Trigger mode"/>
					<interpretation key="7" text="External clock mode 1"/>
				</field>
				<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)">
					<interpretation key="0" text="Internal trigger 0 (ITR0)"/>
					<interpretation key="1" text="Internal trigger 1 (ITR1)"/>
					<interpretation key="2" text="Internal trigger 2 (ITR2)"/>
					<interpretation key="3" text="Internal trigger 3 (ITR3)"/>
					<interpretation key="4" text="TI1 edge detector (TI1F_ED)"/>
					<interpretation key="5" text="Filtered timer input 1 (TI1FP1)"/>
					<interpretation key="6" text="Filtered timer input 2 (TI2FP2)"/>
					<interpretation key="7" text="External trigger input (ETRF)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode"/>
				<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)">
					<interpretation key="0" text="Prescaler OFF"/>
					<interpretation key="1" text="ETRP frequency divided by 2"/>
					<interpretation key="2" text="ETRP frequency divided by 4"/>
					<interpretation key="3" text="ETRP frequency divided by 8"/>
				</field>
				<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable"/>
				<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity"/>
			</register>
			<register name="TIM2_DIER" description="DMA/interrupt enable register" address="0x4000000C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="CC1IE" description="CC 1 interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="CC2IE" description="CC 2 interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="CC3IE" description="CC 3 interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="CC4IE" description="CC 4 interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable"/>
				<field bitoffset="9" bitlength="1" name="CC1DE" description="CC 1 DMA request enable"/>
				<field bitoffset="10" bitlength="1" name="CC2DE" description="CC 2 DMA request enable"/>
				<field bitoffset="11" bitlength="1" name="CC3DE" description="CC 3 DMA request enable"/>
				<field bitoffset="12" bitlength="1" name="CC4DE" description="CC 4 DMA request enable"/>
				<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable"/>
			</register>
			<register name="TIM2_SR" description="Status register" address="0x40000010" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag"/>
				<field bitoffset="1" bitlength="1" name="CC1IF" description="CC 1 interrupt Flag"/>
				<field bitoffset="2" bitlength="1" name="CC2IF" description="CC 2 interrupt Flag"/>
				<field bitoffset="3" bitlength="1" name="CC3IF" description="CC 3 interrupt Flag"/>
				<field bitoffset="4" bitlength="1" name="CC4IF" description="CC 4 interrupt Flag"/>
				<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag"/>
				<field bitoffset="9" bitlength="1" name="CC1OF" description="CC 1 Overcapture Flag"/>
				<field bitoffset="10" bitlength="1" name="CC2OF" description="CC 2 Overcapture Flag"/>
				<field bitoffset="11" bitlength="1" name="CC3OF" description="CC 3 Overcapture Flag"/>
				<field bitoffset="12" bitlength="1" name="CC4OF" description="CC 4 Overcapture Flag"/>
			</register>
			<register name="TIM2_EGR" description="Event generation register" address="0x40000014" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update Generation"/>
				<field bitoffset="1" bitlength="1" name="CC1G" description="CC 1 Generation"/>
				<field bitoffset="2" bitlength="1" name="CC2G" description="CC 2 Generation"/>
				<field bitoffset="3" bitlength="1" name="CC3G" description="CC 3 Generation"/>
				<field bitoffset="4" bitlength="1" name="CC4G" description="CC 4 Generation"/>
				<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation"/>
			</register>
			<register name="TIM2_CCMR1" description="CC OUT mode register 1" address="0x40000018" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC1FE" description="Output compare 1 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC1PE" description="Output compare 1 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output compare 1 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 1 to active level on match"/>
					<interpretation key="2" text="Set channel 1 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="7" bitlength="1" name="OC1CE" description="Output compare 1 clear enable"/>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC2FE" description="Output compare 2 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC2PE" description="Output compare 2 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output compare 2 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 2 to active level on match"/>
					<interpretation key="2" text="Set channel 2 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OC2CE" description="Output compare 2 clear enable"/>
			</register>
			<register name="TIM2_CCMR1" description="CC IN mode register 1" address="0x40000018" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input capture 1 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input capture 1 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input capture 2 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input capture 2 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM2_CCMR2" description="CC OUT mode register 2" address="0x4000001C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (CC 3 Selection)">
					<interpretation key="0" text="CC3 channel is configured as output"/>
					<interpretation key="1" text="CC3 channel is configured as input, IC3 is mapped on TI3"/>
					<interpretation key="2" text="CC3 channel is configured as input, IC3 is mapped on TI4"/>
					<interpretation key="3" text="CC3 channel is configured as input, IC3 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC3FE" description="Output compare 3 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC3PE" description="Output compare 3 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output compare 3 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 3 to active level on match"/>
					<interpretation key="2" text="Set channel 3 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="7" bitlength="1" name="OC3CE" description="Output compare 3 clear enable"/>
				<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (CC 4 selection)">
					<interpretation key="0" text="CC4 channel is configured as output"/>
					<interpretation key="1" text="CC4 channel is configured as input, IC4 is mapped on TI4"/>
					<interpretation key="2" text="CC4 channel is configured as input, IC4 is mapped on TI3"/>
					<interpretation key="3" text="CC4 channel is configured as input, IC4 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC4FE" description="Output compare 4 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC4PE" description="Output compare 4 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output compare 4 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 4 to active level on match"/>
					<interpretation key="2" text="Set channel 4 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OC4CE" description="Output compare 4 clear enable"/>
			</register>
			<register name="TIM2_CCMR2" description="CC IN mode register 2" address="0x4000001C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (CC 3 Selection)">
					<interpretation key="0" text="CC3 channel is configured as output"/>
					<interpretation key="1" text="CC3 channel is configured as input, IC3 is mapped on TI3"/>
					<interpretation key="2" text="CC3 channel is configured as input, IC3 is mapped on TI4"/>
					<interpretation key="3" text="CC3 channel is configured as input, IC3 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input capture 3 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input capture 3 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (CC 4 selection)">
					<interpretation key="0" text="CC4 channel is configured as output"/>
					<interpretation key="1" text="CC4 channel is configured as input, IC4 is mapped on TI4"/>
					<interpretation key="2" text="CC4 channel is configured as input, IC4 is mapped on TI3"/>
					<interpretation key="3" text="CC4 channel is configured as input, IC4 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input capture 4 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input capture 4 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM2_CCER" description="CC enable register" address="0x40000020" access="rw">
				<field bitoffset="0" bitlength="1" name="CC1E" description="CC 1 output enable"/>
				<field bitoffset="1" bitlength="1" name="CC1P" description="CC 1 output polarity"/>
				<field bitoffset="3" bitlength="1" name="CC1NP" description="CC 1 Complementary output polarity"/>
				<field bitoffset="4" bitlength="1" name="CC2E" description="CC 2 output enable"/>
				<field bitoffset="5" bitlength="1" name="CC2P" description="CC 2 output polarity"/>
				<field bitoffset="7" bitlength="1" name="CC2NP" description="CC 2 Complementary output polarity"/>
				<field bitoffset="8" bitlength="1" name="CC3E" description="CC 3 output enable"/>
				<field bitoffset="9" bitlength="1" name="CC3P" description="CC 3 output polarity"/>
				<field bitoffset="11" bitlength="1" name="CC3NP" description="CC 3 Complementary output polarity"/>
				<field bitoffset="12" bitlength="1" name="CC4E" description="CC 4 output enable"/>
				<field bitoffset="13" bitlength="1" name="CC4P" description="CC 4 output polarity"/>
				<field bitoffset="15" bitlength="1" name="CC4NP" description="CC 4 output polarity"/>
			</register>
			<register name="TIM2_CNT" description="Counter register" address="0x40000024" access="rw">
				<field bitoffset="0" bitlength="32" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM2_PSC" description="Prescaler register" address="0x40000028" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM2_ARR" description="Auto-reload register" address="0x4000002C" access="rw">
				<field bitoffset="0" bitlength="32" name="ARR" description="Actual auto-reload Value"/>
			</register>
			<register name="TIM2_CCR1" description="CC register 1" address="0x40000034" access="rw">
				<field bitoffset="0" bitlength="32" name="CCR1" description="CC 1 value"/>
			</register>
			<register name="TIM2_CCR2" description="CC register 2" address="0x40000038" access="rw">
				<field bitoffset="0" bitlength="32" name="CCR2" description="CC 2 value"/>
			</register>
			<register name="TIM2_CCR3" description="CC register 3" address="0x4000003C" access="rw">
				<field bitoffset="0" bitlength="32" name="CCR3" description="CC 3 value"/>
			</register>
			<register name="TIM2_CCR4" description="CC register 4" address="0x40000040" access="rw">
				<field bitoffset="0" bitlength="32" name="CCR4" description="CC 4 value"/>
			</register>
			<register name="TIM2_DCR" description="DMA control register" address="0x40000048" access="rw">
				<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA base address)"/>
				<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA burst length)"/>
			</register>
			<register name="TIM2_DMAR" description="DMA address for full transfer" address="0x4000004C" access="rw">
				<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses"/>
			</register>
		</registergroup>
		<registergroup name="TIM3" description="General-purpose timer 16b">
			<register name="TIM3_CR1" description="Control register 1" address="0x40000400" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode"/>
				<field bitoffset="4" bitlength="1" name="DIR" description="Direction"/>
				<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)">
					<interpretation key="0" text="Edge-aligned mode"/>
					<interpretation key="1" text="Center-aligned mode 1"/>
					<interpretation key="2" text="Center-aligned mode 2"/>
					<interpretation key="3" text="Center-aligned mode 3"/>
				</field>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
				<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)">
					<interpretation key="0" text="Tdts = Tck_int"/>
					<interpretation key="1" text="Tdts = 2 * Tck_int"/>
					<interpretation key="2" text="Tdts = 4 * Tck_int"/>
				</field>
			</register>
			<register name="TIM3_CR2" description="Control register 2" address="0x40000404" access="rw">
				<field bitoffset="3" bitlength="1" name="CCDS" description="CC DMA selection"/>
				<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master mode selection)">
					<interpretation key="0" text="Reset"/>
					<interpretation key="1" text="Enable"/>
					<interpretation key="2" text="Update"/>
					<interpretation key="3" text="Compare pulse"/>
					<interpretation key="4" text="Compare - OC1REF signal is used as trigger output(TRGO)"/>
					<interpretation key="5" text="Compare - OC2REF signal is used as trigger output(TRGO)"/>
					<interpretation key="6" text="Compare - OC3REF signal is used as trigger output(TRGO)"/>
					<interpretation key="7" text="Compare - OC4REF signal is used as trigger output(TRGO)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 selection"/>
			</register>
			<register name="TIM3_SMCR" description="Slave mode control register" address="0x40000408" access="rw">
				<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)">
					<interpretation key="0" text="Slave mode disabled"/>
					<interpretation key="1" text="Encoder mode 1"/>
					<interpretation key="2" text="Encoder mode 2"/>
					<interpretation key="3" text="Encoder mode 3"/>
					<interpretation key="4" text="Reset mode"/>
					<interpretation key="5" text="Gated mode"/>
					<interpretation key="6" text="Trigger mode"/>
					<interpretation key="7" text="External clock mode 1"/>
				</field>
				<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)">
					<interpretation key="0" text="Internal trigger 0 (ITR0)"/>
					<interpretation key="1" text="Internal trigger 1 (ITR1)"/>
					<interpretation key="2" text="Internal trigger 2 (ITR2)"/>
					<interpretation key="3" text="Internal trigger 3 (ITR3)"/>
					<interpretation key="4" text="TI1 edge detector (TI1F_ED)"/>
					<interpretation key="5" text="Filtered timer input 1 (TI1FP1)"/>
					<interpretation key="6" text="Filtered timer input 2 (TI2FP2)"/>
					<interpretation key="7" text="External trigger input (ETRF)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode"/>
				<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)">
					<interpretation key="0" text="Prescaler OFF"/>
					<interpretation key="1" text="ETRP frequency divided by 2"/>
					<interpretation key="2" text="ETRP frequency divided by 4"/>
					<interpretation key="3" text="ETRP frequency divided by 8"/>
				</field>
				<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable"/>
				<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity"/>
			</register>
			<register name="TIM3_DIER" description="DMA/interrupt enable register" address="0x4000040C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="CC1IE" description="CC 1 interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="CC2IE" description="CC 2 interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="CC3IE" description="CC 3 interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="CC4IE" description="CC 4 interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable"/>
				<field bitoffset="9" bitlength="1" name="CC1DE" description="CC 1 DMA request enable"/>
				<field bitoffset="10" bitlength="1" name="CC2DE" description="CC 2 DMA request enable"/>
				<field bitoffset="11" bitlength="1" name="CC3DE" description="CC 3 DMA request enable"/>
				<field bitoffset="12" bitlength="1" name="CC4DE" description="CC 4 DMA request enable"/>
				<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable"/>
			</register>
			<register name="TIM3_SR" description="Status register" address="0x40000410" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag"/>
				<field bitoffset="1" bitlength="1" name="CC1IF" description="CC 1 interrupt Flag"/>
				<field bitoffset="2" bitlength="1" name="CC2IF" description="CC 2 interrupt Flag"/>
				<field bitoffset="3" bitlength="1" name="CC3IF" description="CC 3 interrupt Flag"/>
				<field bitoffset="4" bitlength="1" name="CC4IF" description="CC 4 interrupt Flag"/>
				<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag"/>
				<field bitoffset="9" bitlength="1" name="CC1OF" description="CC 1 Overcapture Flag"/>
				<field bitoffset="10" bitlength="1" name="CC2OF" description="CC 2 Overcapture Flag"/>
				<field bitoffset="11" bitlength="1" name="CC3OF" description="CC 3 Overcapture Flag"/>
				<field bitoffset="12" bitlength="1" name="CC4OF" description="CC 4 Overcapture Flag"/>
			</register>
			<register name="TIM3_EGR" description="Event generation register" address="0x40000414" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update Generation"/>
				<field bitoffset="1" bitlength="1" name="CC1G" description="CC 1 Generation"/>
				<field bitoffset="2" bitlength="1" name="CC2G" description="CC 2 Generation"/>
				<field bitoffset="3" bitlength="1" name="CC3G" description="CC 3 Generation"/>
				<field bitoffset="4" bitlength="1" name="CC4G" description="CC 4 Generation"/>
				<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation"/>
			</register>
			<register name="TIM3_CCMR1" description="CC OUT mode register 1" address="0x40000418" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC1FE" description="Output compare 1 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC1PE" description="Output compare 1 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output compare 1 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 1 to active level on match"/>
					<interpretation key="2" text="Set channel 1 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="7" bitlength="1" name="OC1CE" description="Output compare 1 clear enable"/>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC2FE" description="Output compare 2 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC2PE" description="Output compare 2 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output compare 2 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 2 to active level on match"/>
					<interpretation key="2" text="Set channel 2 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OC2CE" description="Output compare 2 clear enable"/>
			</register>
			<register name="TIM3_CCMR1" description="CC IN mode register 1" address="0x40000418" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input capture 1 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input capture 1 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input capture 2 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input capture 2 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM3_CCMR2" description="CC OUT mode register 2" address="0x4000041C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (CC 3 Selection)">
					<interpretation key="0" text="CC3 channel is configured as output"/>
					<interpretation key="1" text="CC3 channel is configured as input, IC3 is mapped on TI3"/>
					<interpretation key="2" text="CC3 channel is configured as input, IC3 is mapped on TI4"/>
					<interpretation key="3" text="CC3 channel is configured as input, IC3 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC3FE" description="Output compare 3 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC3PE" description="Output compare 3 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output compare 3 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 3 to active level on match"/>
					<interpretation key="2" text="Set channel 3 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="7" bitlength="1" name="OC3CE" description="Output compare 3 clear enable"/>
				<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (CC 4 selection)">
					<interpretation key="0" text="CC4 channel is configured as output"/>
					<interpretation key="1" text="CC4 channel is configured as input, IC4 is mapped on TI4"/>
					<interpretation key="2" text="CC4 channel is configured as input, IC4 is mapped on TI3"/>
					<interpretation key="3" text="CC4 channel is configured as input, IC4 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC4FE" description="Output compare 4 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC4PE" description="Output compare 4 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output compare 4 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 4 to active level on match"/>
					<interpretation key="2" text="Set channel 4 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OC4CE" description="Output compare 4 clear enable"/>
			</register>
			<register name="TIM3_CCMR2" description="CC IN mode register 2" address="0x4000041C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (CC 3 Selection)">
					<interpretation key="0" text="CC3 channel is configured as output"/>
					<interpretation key="1" text="CC3 channel is configured as input, IC3 is mapped on TI3"/>
					<interpretation key="2" text="CC3 channel is configured as input, IC3 is mapped on TI4"/>
					<interpretation key="3" text="CC3 channel is configured as input, IC3 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input capture 3 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input capture 3 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (CC 4 selection)">
					<interpretation key="0" text="CC4 channel is configured as output"/>
					<interpretation key="1" text="CC4 channel is configured as input, IC4 is mapped on TI4"/>
					<interpretation key="2" text="CC4 channel is configured as input, IC4 is mapped on TI3"/>
					<interpretation key="3" text="CC4 channel is configured as input, IC4 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input capture 4 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input capture 4 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM3_CCER" description="CC enable register" address="0x40000420" access="rw">
				<field bitoffset="0" bitlength="1" name="CC1E" description="CC 1 output enable"/>
				<field bitoffset="1" bitlength="1" name="CC1P" description="CC 1 output polarity"/>
				<field bitoffset="3" bitlength="1" name="CC1NP" description="CC 1 Complementary output polarity"/>
				<field bitoffset="4" bitlength="1" name="CC2E" description="CC 2 output enable"/>
				<field bitoffset="5" bitlength="1" name="CC2P" description="CC 2 output polarity"/>
				<field bitoffset="7" bitlength="1" name="CC2NP" description="CC 2 Complementary output polarity"/>
				<field bitoffset="8" bitlength="1" name="CC3E" description="CC 3 output enable"/>
				<field bitoffset="9" bitlength="1" name="CC3P" description="CC 3 output polarity"/>
				<field bitoffset="11" bitlength="1" name="CC3NP" description="CC 3 Complementary output polarity"/>
				<field bitoffset="12" bitlength="1" name="CC4E" description="CC 4 output enable"/>
				<field bitoffset="13" bitlength="1" name="CC4P" description="CC 4 output polarity"/>
				<field bitoffset="15" bitlength="1" name="CC4NP" description="CC 4 output polarity"/>
			</register>
			<register name="TIM3_CNT" description="Counter register" address="0x40000424" access="rw">
				<field bitoffset="0" bitlength="16" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM3_PSC" description="Prescaler register" address="0x40000428" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM3_ARR" description="Auto-reload register" address="0x4000042C" access="rw">
				<field bitoffset="0" bitlength="16" name="ARR" description="Actual auto-reload Value"/>
			</register>
			<register name="TIM3_CCR1" description="CC register 1" address="0x40000434" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR1" description="CC 1 value"/>
			</register>
			<register name="TIM3_CCR2" description="CC register 2" address="0x40000438" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR2" description="CC 2 value"/>
			</register>
			<register name="TIM3_CCR3" description="CC register 3" address="0x4000043C" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR3" description="CC 3 value"/>
			</register>
			<register name="TIM3_CCR4" description="CC register 4" address="0x40000440" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR4" description="CC 4 value"/>
			</register>
			<register name="TIM3_DCR" description="DMA control register" address="0x40000448" access="rw">
				<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA base address)"/>
				<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA burst length)"/>
			</register>
			<register name="TIM3_DMAR" description="DMA address for full transfer" address="0x4000044C" access="rw">
				<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses"/>
			</register>
		</registergroup>
		<registergroup name="TIM14" description="General-purpose simple timer 16b">
			<register name="TIM14_CR1" description="Control register 1" address="0x40002000" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
				<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)">
					<interpretation key="0" text="Tdts = Tck_int"/>
					<interpretation key="1" text="Tdts = 2 * Tck_int"/>
					<interpretation key="2" text="Tdts = 4 * Tck_int"/>
				</field>
			</register>
			<register name="TIM14_DIER" description="DMA/interrupt enable register" address="0x4000200C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="CC1IE" description="CC 1 interrupt enable"/>
			</register>
			<register name="TIM14_SR" description="Status register" address="0x40002010" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag"/>
				<field bitoffset="1" bitlength="1" name="CC1IF" description="CC 1 interrupt Flag"/>
				<field bitoffset="9" bitlength="1" name="CC1OF" description="CC 1 Overcapture Flag"/>
			</register>
			<register name="TIM14_EGR" description="Event generation register" address="0x40002014" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update Generation"/>
				<field bitoffset="1" bitlength="1" name="CC1G" description="CC 1 Generation"/>
			</register>
			<register name="TIM14_CCMR1" description="CC OUT mode register 1" address="0x40002018" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC1FE" description="Output compare 1 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC1PE" description="Output compare 1 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output compare 1 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 1 to active level on match"/>
					<interpretation key="2" text="Set channel 1 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
			</register>
			<register name="TIM14_CCMR1" description="CC IN mode register 1" address="0x40002018" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input capture 1 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input capture 1 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM14_CCER" description="CC enable register" address="0x40002020" access="rw">
				<field bitoffset="0" bitlength="1" name="CC1E" description="CC 1 output enable"/>
				<field bitoffset="1" bitlength="1" name="CC1P" description="CC 1 output polarity"/>
				<field bitoffset="3" bitlength="1" name="CC1NP" description="CC 1 Complementary output polarity"/>
			</register>
			<register name="TIM14_CNT" description="Counter register" address="0x40002024" access="rw">
				<field bitoffset="0" bitlength="16" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM14_PSC" description="Prescaler register" address="0x40002028" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM14_ARR" description="Auto-reload register" address="0x4000202C" access="rw">
				<field bitoffset="0" bitlength="16" name="ARR" description="Actual auto-reload Value"/>
			</register>
			<register name="TIM14_CCR1" description="CC register 1" address="0x40002034" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR1" description="CC 1 value"/>
			</register>
			<register name="TIM14_OR" description="Option register" address="0x40002050" access="rw">
				<field bitoffset="0" bitlength="1" name="TI1_RMP" description="TI1_RMP[1:0] bits (Timer Input 1 remap)">
					<interpretation key="0" text="TIM14 Channel1 is connected to the GPIO"/>
					<interpretation key="1" text="The RTC_CLK is connected to the TIM14_CH1 input for calibration purposes"/>
				</field>
			</register>
		</registergroup>
		<registergroup name="TIM16" description="General-purpose simple timer 16b">
			<register name="TIM16_CR1" description="Control register 1" address="0x40014400" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode"/>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
				<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)">
					<interpretation key="0" text="Tdts = Tck_int"/>
					<interpretation key="1" text="Tdts = 2 * Tck_int"/>
					<interpretation key="2" text="Tdts = 4 * Tck_int"/>
				</field>
			</register>
			<register name="TIM16_CR2" description="Control register 2" address="0x40014404" access="rw">
				<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/compare preloaded control"/>
				<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/compare control update selection"/>
				<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/compare DMA selection"/>
				<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)"/>
				<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)"/>
			</register>
			<register name="TIM16_DIER" description="DMA/interrupt enable register" address="0x4001440C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="CC1IE" description="CC 1 interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable"/>
				<field bitoffset="9" bitlength="1" name="CC1DE" description="CC 1 DMA request enable"/>
				<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable"/>
			</register>
			<register name="TIM16_SR" description="Status register" address="0x40014410" access="rc_w0">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag"/>
				<field bitoffset="1" bitlength="1" name="CC1IF" description="CC 1 interrupt Flag"/>
				<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag"/>
				<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag"/>
				<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag"/>
				<field bitoffset="9" bitlength="1" name="CC1OF" description="CC 1 Overcapture Flag"/>
			</register>
			<register name="TIM16_EGR" description="Event generation register" address="0x40014414" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update Generation"/>
				<field bitoffset="1" bitlength="1" name="CC1G" description="CC 1 Generation"/>
				<field bitoffset="5" bitlength="1" name="COMG" description="CC Control Update Generation"/>
				<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation"/>
				<field bitoffset="7" bitlength="1" name="BG" description="Break Generation"/>
			</register>
			<register name="TIM16_CCMR1" description="CC OUT mode register 1" address="0x40014418" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC1FE" description="Output compare 1 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC1PE" description="Output compare 1 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output compare 1 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 1 to active level on match"/>
					<interpretation key="2" text="Set channel 1 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
			</register>
			<register name="TIM16_CCMR1" description="CC IN mode register 1" address="0x4001441C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input capture 1 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input capture 1 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM16_CCER" description="CC enable register" address="0x40014420" access="rw">
				<field bitoffset="0" bitlength="1" name="CC1E" description="CC 1 output enable"/>
				<field bitoffset="1" bitlength="1" name="CC1P" description="CC 1 output polarity"/>
				<field bitoffset="2" bitlength="1" name="CC1NE" description="CC 1 Complementary output enable"/>
				<field bitoffset="3" bitlength="1" name="CC1NP" description="CC 1 Complementary output polarity"/>
			</register>
			<register name="TIM16_CNT" description="Counter register" address="0x40014424" access="rw">
				<field bitoffset="0" bitlength="16" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM16_PSC" description="Prescaler register" address="0x40014428" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM16_ARR" description="Auto-reload register" address="0x4001442C" access="rw">
				<field bitoffset="0" bitlength="16" name="ARR" description="Actual auto-reload Value"/>
			</register>
			<register name="TIM16_RCR" description="Repetition counter register" address="0x40014430" access="rw">
				<field bitoffset="0" bitlength="8" name="REP" description="Repetition counter value"/>
			</register>
			<register name="TIM16_CCR1" description="CC register 1" address="0x40014434" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR1" description="CC 1 value"/>
			</register>
			<register name="TIM16_BDTR" description="Break/dead-time register" address="0x40014444" access="rw">
				<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)"/>
				<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock configuration)">
					<interpretation key="0" text="Lock off"/>
					<interpretation key="1" text="Lock Level 1"/>
					<interpretation key="2" text="Lock Level 2"/>
					<interpretation key="3" text="Lock Level 3"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OSSI" description="Off-state selection for Idle mode"/>
				<field bitoffset="11" bitlength="1" name="OSSR" description="Off-state selection for Run mode"/>
				<field bitoffset="12" bitlength="1" name="BKE" description="Break enable"/>
				<field bitoffset="13" bitlength="1" name="BKP" description="Break polarity"/>
				<field bitoffset="14" bitlength="1" name="AOE" description="Automatic output enable"/>
				<field bitoffset="15" bitlength="1" name="MOE" description="Main output enable"/>
			</register>
			<register name="TIM16_DCR" description="DMA control register" address="0x40014448" access="rw">
				<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA base address)"/>
				<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA burst length)"/>
			</register>
			<register name="TIM16_DMAR" description="DMA address for full transfer" address="0x4001444C" access="rw">
				<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses"/>
			</register>
		</registergroup>
		<registergroup name="TIM17" description="General-purpose simple timer 16b">
			<register name="TIM17_CR1" description="Control register 1" address="0x40014800" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode"/>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
				<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)">
					<interpretation key="0" text="Tdts = Tck_int"/>
					<interpretation key="1" text="Tdts = 2 * Tck_int"/>
					<interpretation key="2" text="Tdts = 4 * Tck_int"/>
				</field>
			</register>
			<register name="TIM17_CR2" description="Control register 2" address="0x40014804" access="rw">
				<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/compare preloaded control"/>
				<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/compare control update selection"/>
				<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/compare DMA selection"/>
				<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)"/>
				<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)"/>
			</register>
			<register name="TIM17_DIER" description="DMA/interrupt enable register" address="0x4001480C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="CC1IE" description="CC 1 interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable"/>
				<field bitoffset="9" bitlength="1" name="CC1DE" description="CC 1 DMA request enable"/>
				<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable"/>
			</register>
			<register name="TIM17_SR" description="Status register" address="0x40014810" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag"/>
				<field bitoffset="1" bitlength="1" name="CC1IF" description="CC 1 interrupt Flag"/>
				<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag"/>
				<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag"/>
				<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag"/>
				<field bitoffset="9" bitlength="1" name="CC1OF" description="CC 1 Overcapture Flag"/>
			</register>
			<register name="TIM17_EGR" description="Event generation register" address="0x40014814" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update Generation"/>
				<field bitoffset="1" bitlength="1" name="CC1G" description="CC 1 Generation"/>
				<field bitoffset="5" bitlength="1" name="COMG" description="CC Control Update Generation"/>
				<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation"/>
				<field bitoffset="7" bitlength="1" name="BG" description="Break Generation"/>
			</register>
			<register name="TIM17_CCMR1" description="CC OUT mode register 1" address="0x40014818" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC1FE" description="Output compare 1 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC1PE" description="Output compare 1 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output compare 1 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 1 to active level on match"/>
					<interpretation key="2" text="Set channel 1 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
			</register>
			<register name="TIM17_CCMR1" description="CC IN mode register 1" address="0x4001481C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input capture 1 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input capture 1 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM17_CCER" description="CC enable register" address="0x40014820" access="rw">
				<field bitoffset="0" bitlength="1" name="CC1E" description="CC 1 output enable"/>
				<field bitoffset="1" bitlength="1" name="CC1P" description="CC 1 output polarity"/>
				<field bitoffset="2" bitlength="1" name="CC1NE" description="CC 1 Complementary output enable"/>
				<field bitoffset="3" bitlength="1" name="CC1NP" description="CC 1 Complementary output polarity"/>
			</register>
			<register name="TIM17_CNT" description="Counter register" address="0x40014824" access="rw">
				<field bitoffset="0" bitlength="16" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM17_PSC" description="Prescaler register" address="0x40014828" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM17_ARR" description="Auto-reload register" address="0x4001482C" access="rw">
				<field bitoffset="0" bitlength="16" name="ARR" description="Actual auto-reload Value"/>
			</register>
			<register name="TIM17_RCR" description="Repetition counter register" address="0x40014830" access="rw">
				<field bitoffset="0" bitlength="8" name="REP" description="Repetition counter value"/>
			</register>
			<register name="TIM17_CCR1" description="CC register 1" address="0x40014834" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR1" description="CC 1 value"/>
			</register>
			<register name="TIM17_BDTR" description="Break/dead-time register" address="0x40014844" access="rw">
				<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)"/>
				<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock configuration)">
					<interpretation key="0" text="Lock off"/>
					<interpretation key="1" text="Lock Level 1"/>
					<interpretation key="2" text="Lock Level 2"/>
					<interpretation key="3" text="Lock Level 3"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OSSI" description="Off-state selection for Idle mode"/>
				<field bitoffset="11" bitlength="1" name="OSSR" description="Off-state selection for Run mode"/>
				<field bitoffset="12" bitlength="1" name="BKE" description="Break enable"/>
				<field bitoffset="13" bitlength="1" name="BKP" description="Break polarity"/>
				<field bitoffset="14" bitlength="1" name="AOE" description="Automatic output enable"/>
				<field bitoffset="15" bitlength="1" name="MOE" description="Main output enable"/>
			</register>
			<register name="TIM17_DCR" description="DMA control register" address="0x40014848" access="rw">
				<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA base address)"/>
				<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA burst length)"/>
			</register>
			<register name="TIM17_DMAR" description="DMA address for full transfer" address="0x4001484C" access="rw">
				<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses"/>
			</register>
		</registergroup>
	</group>
	<group name="IWDG" description="Independent watchdog">
		<registergroup name="IWDG" description="IWDG registers">
			<register name="IWDG_KR" description="Key register" address="0x40003000" access="w">
				<field bitoffset="0" bitlength="16" name="KEY" description="Key value (write only, read 0000h)"/>
			</register>
			<register name="IWDG_PR" description="Prescaler register" address="0x40003004" access="rw">
				<field bitoffset="0" bitlength="3" name="PR" description="PR[2:0] (Prescaler divider)">
					<interpretation key="0" text="Divide by 4"/>
					<interpretation key="1" text="Divide by 8"/>
					<interpretation key="2" text="Divide by 16"/>
					<interpretation key="3" text="Divide by 32"/>
					<interpretation key="4" text="Divide by 64"/>
					<interpretation key="5" text="Divide by 128"/>
					<interpretation key="6" text="Divide by 256"/>
					<interpretation key="7" text="Divide by 256"/>
				</field>
			</register>
			<register name="IWDG_RLR" description="Reload register" address="0x40003008" resetvalue="0x00000FFF" access="rw">
				<field bitoffset="0" bitlength="12" name="RL" description="Watchdog counter reload value"/>
			</register>
			<register name="IWDG_SR" description="Status register" address="0x4000300C" access="r">
				<field bitoffset="0" bitlength="1" name="PVU" description="Watchdog prescaler value update"/>
				<field bitoffset="1" bitlength="1" name="RVU" description="Watchdog counter reload value update"/>
				<field bitoffset="2" bitlength="1" name="WVU" description="Watchdog counter window value update"/>
			</register>
			<register name="IWDG_WINR" description="Window register" address="0x40003010" resetvalue="0x00000FFF" access="rw">
				<field bitoffset="0" bitlength="12" name="WIN" description="Watchdog counter window value"/>
			</register>
		</registergroup>
	</group>
	<group name="WWDG" description="Window watchdog">
		<registergroup name="WWDG" description="WWDG registers">
			<register name="WWDG_CR" description="Control register" address="0x40002C00" resetvalue="0x0000007F" access="rw">
				<field bitoffset="0" bitlength="7" name="T" description="T[6:0] bits (7-Bit counter (MSB to LSB))"/>
				<field bitoffset="7" bitlength="1" name="WDGA" description="Activation bit"/>
			</register>
			<register name="WWDG_CFR" description="Configuration register" address="0x40002C04" resetvalue="0x0000007F" access="rw">
				<field bitoffset="0" bitlength="7" name="W" description="W[6:0] bits (7-bit window value)"/>
				<field bitoffset="7" bitlength="2" name="WDGTB" description="WDGTB[1:0] bits (Timer Base)">
					<interpretation key="0" text="CK Counter Clock (PCLK1 div 4096) div 1"/>
					<interpretation key="1" text="CK Counter Clock (PCLK1 div 4096) div 2"/>
					<interpretation key="2" text="CK Counter Clock (PCLK1 div 4096) div 4"/>
					<interpretation key="3" text="CK Counter Clock (PCLK1 div 4096) div 8"/>
				</field>
				<field bitoffset="9" bitlength="1" name="EWI" description="Early wakeup interrupt"/>
			</register>
			<register name="WWDG_SR" description="Status register" address="0x40002C08" access="rw">
				<field bitoffset="0" bitlength="1" name="EWIF" description="Early wakeup interrupt flag"/>
			</register>
		</registergroup>
	</group>
	<group name="I2C" description="I2C interfaces">
		<registergroup name="I2C1" description="I2C1 registers">
			<register name="I2C1_CR1" description="Control register 1" address="0x40005400" access="rw">
				<field bitoffset="0" bitlength="1" name="PE" description="Peripheral enable"/>
				<field bitoffset="1" bitlength="1" name="TXIE" description="TX interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="RXIE" description="RX interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="ADDRIE" description="Address match interrupt enable (slave only)"/>
				<field bitoffset="4" bitlength="1" name="NACKIE" description="Not acknowledge received interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="STOPIE" description="STOP detection interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TCIE" description="Transfer Complete interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="ERRIE" description="Error interrupts enable"/>
				<field bitoffset="8" bitlength="4" name="DNF" description="DNF[3:0] bits (Digital noise filter)">
					<interpretation key="0" text="Digital filter disabled"/>
					<interpretation key="1" text="Digital filter enabled and filtering capability up to 1 Ti2cclk"/>
					<interpretation key="2" text="Digital filter enabled and filtering capability up to 2 Ti2cclk"/>
					<interpretation key="3" text="Digital filter enabled and filtering capability up to 3 Ti2cclk"/>
					<interpretation key="4" text="Digital filter enabled and filtering capability up to 4 Ti2cclk"/>
					<interpretation key="5" text="Digital filter enabled and filtering capability up to 5 Ti2cclk"/>
					<interpretation key="6" text="Digital filter enabled and filtering capability up to 6 Ti2cclk"/>
					<interpretation key="7" text="Digital filter enabled and filtering capability up to 7 Ti2cclk"/>
					<interpretation key="8" text="Digital filter enabled and filtering capability up to 8 Ti2cclk"/>
					<interpretation key="9" text="Digital filter enabled and filtering capability up to 9 Ti2cclk"/>
					<interpretation key="10" text="Digital filter enabled and filtering capability up to 10 Ti2cclk"/>
					<interpretation key="11" text="Digital filter enabled and filtering capability up to 11 Ti2cclk"/>
					<interpretation key="12" text="Digital filter enabled and filtering capability up to 12 Ti2cclk"/>
					<interpretation key="13" text="Digital filter enabled and filtering capability up to 13 Ti2cclk"/>
					<interpretation key="14" text="Digital filter enabled and filtering capability up to 14 Ti2cclk"/>
					<interpretation key="15" text="Digital filter enabled and filtering capability up to 15 Ti2cclk"/>
				</field>
				<field bitoffset="12" bitlength="1" name="ANFOFF" description="Analog noise filter off"/>
				<field bitoffset="13" bitlength="1" name="SWRST" description="Software reset"/>
				<field bitoffset="14" bitlength="1" name="TXDMAEN" description="DMA transmission requests enable"/>
				<field bitoffset="15" bitlength="1" name="RXDMAEN" description="DMA reception requests enable"/>
				<field bitoffset="16" bitlength="1" name="SBC" description="Slave byte control"/>
				<field bitoffset="17" bitlength="1" name="NOSTRETCH" description="Clock stretching disable (slave mode)"/>
				<field bitoffset="18" bitlength="1" name="WUPEN" description="Wakeup from STOP enable"/>
				<field bitoffset="19" bitlength="1" name="GCEN" description="General call enable"/>
				<field bitoffset="20" bitlength="1" name="SMBHEN" description="SMBus Host address enable"/>
				<field bitoffset="21" bitlength="1" name="SMBDEN" description="SMBus Device default address enable"/>
				<field bitoffset="22" bitlength="1" name="ALERTEN" description="SMBus alert enable"/>
				<field bitoffset="23" bitlength="1" name="PECEN" description="PEC enable"/>
			</register>
			<register name="I2C1_CR2" description="Control register 2" address="0x40005404" access="rw">
				<field bitoffset="0" bitlength="1" name="SADD0" description="Slave address bit 0 (master mode)"/>
				<field bitoffset="1" bitlength="7" name="SADD[7:1]" description="Slave address bit 7:1 (master mode)"/>
				<field bitoffset="8" bitlength="2" name="SADD[9:8]" description="Slave address bit 9:8 (master mode)"/>
				<field bitoffset="10" bitlength="1" name="RD_WRN" description="Transfer direction (master mode)"/>
				<field bitoffset="11" bitlength="1" name="ADD10" description="10-bit addressing mode (master mode)"/>
				<field bitoffset="12" bitlength="1" name="HEAD10R" description="10-bit address header only read direction (master receiver mode)"/>
				<field bitoffset="13" bitlength="1" name="START" description="Start generation"/>
				<field bitoffset="14" bitlength="1" name="STOP" description="Stop generation (master mode)"/>
				<field bitoffset="15" bitlength="1" name="NACK" description="NACK generation (slave mode)"/>
				<field bitoffset="16" bitlength="8" name="NBYTES[7:0]" description="Number of bytes"/>
				<field bitoffset="24" bitlength="1" name="RELOAD" description="NBYTES reload mode"/>
				<field bitoffset="25" bitlength="1" name="AUTOEND" description="Automatic end mode (master mode)"/>
				<field bitoffset="26" bitlength="1" name="PECBYTE" description="Packet error checking byte"/>
			</register>
			<register name="I2C1_OAR1" description="Own address register 1" address="0x40005408" access="rw">
				<field bitoffset="0" bitlength="1" name="OA1[0]" description="Interface address"/>
				<field bitoffset="1" bitlength="7" name="OA1[7:1]" description="Interface address"/>
				<field bitoffset="8" bitlength="2" name="OA1[9:8]" description="Interface address"/>
				<field bitoffset="10" bitlength="1" name="OA1MODE" description="Own Address 1 10-bit mode"/>
				<field bitoffset="15" bitlength="1" name="OA1EN" description="Own Address 1 enable"/>
			</register>
			<register name="I2C1_OAR2" description="Own address register 2" address="0x4000540C" access="rw">
				<field bitoffset="1" bitlength="7" name="OA2[7:1]" description="Interface address"/>
				<field bitoffset="8" bitlength="3" name="OA2MSK" description="OA2MSK[2:0] bits (Own Address 2 masks)">
					<interpretation key="0" text="No mask"/>
					<interpretation key="1" text="OA2[1] is masked and donât care. Only OA2[7:2] are compared"/>
					<interpretation key="2" text="OA2[2:1] are masked and donât care. Only OA2[7:3] are compared"/>
					<interpretation key="3" text="OA2[3:1] are masked and donât care. Only OA2[7:4] are compared"/>
					<interpretation key="4" text="OA2[4:1] are masked and donât care. Only OA2[7:5] are compared"/>
					<interpretation key="5" text="OA2[5:1] are masked and donât care. Only OA2[7:6] are compared"/>
					<interpretation key="6" text="OA2[6:1] are masked and donât care. Only OA2[7] is compared"/>
					<interpretation key="7" text="OA2[7:1] are masked and donât care. No comparison is done, and all (except reserved)"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OA2EN" description="Own Address 2 enable"/>
			</register>
			<register name="I2C1_TIMINGR" description="Timing register" address="0x40005410" access="rw">
				<field bitoffset="0" bitlength="8" name="SCLL" description="SCL low period (master mode)"/>
				<field bitoffset="8" bitlength="8" name="SCLH" description="SCL high period (master mode)"/>
				<field bitoffset="16" bitlength="4" name="SDADEL" description="Data hold time"/>
				<field bitoffset="20" bitlength="4" name="SCLDEL" description="Data setup time"/>
				<field bitoffset="28" bitlength="4" name="PRESC" description="Timing prescaler"/>
			</register>
			<register name="I2C1_TIMEOUTR" description="Timeout register" address="0x40005414" access="rw">
				<field bitoffset="0" bitlength="12" name="TIMEOUTA" description="Bus timeout A"/>
				<field bitoffset="12" bitlength="1" name="TIDLE" description="Idle clock timeout detection"/>
				<field bitoffset="15" bitlength="1" name="TIMOUTEN" description="Clock timeout enable"/>
				<field bitoffset="16" bitlength="12" name="TIMEOUTB" description="Bus timeout B"/>
				<field bitoffset="31" bitlength="1" name="TEXTEN" description="Extended clock timeout enable"/>
			</register>
			<register name="I2C1_ISR" description="Interrupt and status register" address="0x40005418" resetvalue="0x00000001" access="rw">
				<field bitoffset="0" bitlength="1" name="TXE" description="Transmit data register empty (transmitters)"/>
				<field bitoffset="1" bitlength="1" name="TXIS" description="Transmit interrupt status (transmitters)"/>
				<field bitoffset="2" bitlength="1" name="RXNE" description="Receive data register not empty (receivers)"/>
				<field bitoffset="3" bitlength="1" name="ADDR" description="Address matched (slave mode)"/>
				<field bitoffset="4" bitlength="1" name="NACKF" description="Not Acknowledge received flag"/>
				<field bitoffset="5" bitlength="1" name="STOPF" description="Stop detection"/>
				<field bitoffset="6" bitlength="1" name="TC" description="Transfer complete (master mode)"/>
				<field bitoffset="7" bitlength="1" name="TCR" description="Transfer complete reload"/>
				<field bitoffset="8" bitlength="1" name="BERR" description="Bus error"/>
				<field bitoffset="9" bitlength="1" name="ARLO" description="Arbitration lost"/>
				<field bitoffset="10" bitlength="1" name="OVR" description="Overrun/underrun (slave mode)"/>
				<field bitoffset="11" bitlength="1" name="PECERR" description="PEC error in reception"/>
				<field bitoffset="12" bitlength="1" name="TIMEOUT" description="Timeout or Tlow  detection error"/>
				<field bitoffset="13" bitlength="1" name="ALERT" description="SMBus alert"/>
				<field bitoffset="15" bitlength="1" name="BUSY" description="Bus busy"/>
				<field bitoffset="16" bitlength="1" name="DIR" description="Transfer direction (slave mode)"/>
				<field bitoffset="17" bitlength="7" name="ADDCODE" description="Address match code (slave mode)"/>
			</register>
			<register name="I2C1_ICR" description="Interrupt clear register" address="0x4000541C" access="w">
				<field bitoffset="3" bitlength="1" name="ADDRCF" description="Address matched flag clear"/>
				<field bitoffset="4" bitlength="1" name="NACKCF" description="Not Acknowledge flag clear"/>
				<field bitoffset="5" bitlength="1" name="STOPCF" description="Stop detection flag clear"/>
				<field bitoffset="8" bitlength="1" name="BERRCF" description="Bus error flag clear"/>
				<field bitoffset="9" bitlength="1" name="ARLOCF" description="Arbitration lost flag clear"/>
				<field bitoffset="10" bitlength="1" name="OVRCF" description="Overrun/Underrun flag clear"/>
				<field bitoffset="11" bitlength="1" name="PECCF" description="PEC error flag clear"/>
				<field bitoffset="12" bitlength="1" name="TIMOUTCF" description="Timeout detection flag clear"/>
				<field bitoffset="13" bitlength="1" name="ALERTCF" description="Alert flag clear"/>
			</register>
			<register name="I2C1_PECR" description="PEC register" address="0x40005420" access="r">
				<field bitoffset="0" bitlength="8" name="PEC" description="Packet error checking register"/>
			</register>
			<register name="I2C1_RXDR" description="Receive data register" address="0x40005424" access="r">
				<field bitoffset="0" bitlength="8" name="RXDATA" description="8-bit receive data"/>
			</register>
			<register name="I2C1_TXDR" description="Transmit data register" address="0x40005428" access="rw">
				<field bitoffset="0" bitlength="8" name="TXDATA" description="8-bit transmit data"/>
			</register>
		</registergroup>
	</group>
	<group name="RTC" description="Real-time clock">
		<registergroup name="RTC" description="RTC registers">
			<register name="RTC_TR" description="Time register" address="0x40002800" access="rw">
				<field bitoffset="0" bitlength="4" name="SU" description="SU[3:0] bits (Second units in BCD format)"/>
				<field bitoffset="4" bitlength="3" name="ST" description="ST[2:0] bits (Second tens in BCD format)"/>
				<field bitoffset="8" bitlength="4" name="MNU" description="MNU[3:0] bits (Minute units in BCD format)"/>
				<field bitoffset="12" bitlength="3" name="MNT" description="MNT[2:0] bits (Minute tens in BCD format)"/>
				<field bitoffset="16" bitlength="4" name="HU" description="HU[3:0] bits (Hour units in BCD format)"/>
				<field bitoffset="20" bitlength="2" name="HT" description="HT[1:0] bits (Hour tens in BCD format)"/>
				<field bitoffset="22" bitlength="1" name="PM" description="AM/PM notation"/>
			</register>
			<register name="RTC_DR" description="Date register" address="0x40002804" resetvalue="0x00002101" access="rw">
				<field bitoffset="0" bitlength="4" name="DU" description="DU[3:0] bits (Date units in BCD format)"/>
				<field bitoffset="4" bitlength="2" name="DT" description="DT[1:0] bits (Date tens in BCD format)"/>
				<field bitoffset="8" bitlength="4" name="MU" description="MU[3:0] bits (Month units in BCD format)"/>
				<field bitoffset="12" bitlength="1" name="MT" description="Month tens in BCD format"/>
				<field bitoffset="13" bitlength="3" name="WDU" description="WDU[2:0] bits (Week day units)">
					<interpretation key="0" text="Forbidden"/>
					<interpretation key="1" text="Monday"/>
					<interpretation key="2" text="Tuesday"/>
					<interpretation key="3" text="Wensday"/>
					<interpretation key="4" text="Thursday"/>
					<interpretation key="5" text="Friday"/>
					<interpretation key="6" text="Satterday"/>
					<interpretation key="7" text="Sunday"/>
				</field>
				<field bitoffset="16" bitlength="4" name="YU" description="YU[3:0] bits (Year units in BCD format)"/>
				<field bitoffset="20" bitlength="4" name="YT" description="YT[1:0] bits (Year tens in BCD format)"/>
			</register>
			<register name="RTC_CR" description="Control register" address="0x40002808" access="rw">
				<field bitoffset="3" bitlength="1" name="TSEDGE" description="Timestamp event active edge"/>
				<field bitoffset="4" bitlength="1" name="REFCKON" description="Reference clock detection enable (50/60 Hz)"/>
				<field bitoffset="5" bitlength="1" name="BYPSHAD" description="Bypass the shadow registers"/>
				<field bitoffset="6" bitlength="1" name="FMT" description="Hour format"/>
				<field bitoffset="8" bitlength="1" name="ALRAE" description="Alarm A enable"/>
				<field bitoffset="11" bitlength="1" name="TSE" description="Time stamp enable"/>
				<field bitoffset="12" bitlength="1" name="ALRAIE" description="Alarm A interrupt enable"/>
				<field bitoffset="15" bitlength="1" name="TSIE" description="Time stamp interrupt enable"/>
				<field bitoffset="16" bitlength="1" name="ADD1H" description="Add 1 hour (summer time change)"/>
				<field bitoffset="17" bitlength="1" name="SUB1H" description="Subtract 1 hour (winter time change)"/>
				<field bitoffset="18" bitlength="1" name="BKP" description="Backup for freely use"/>
				<field bitoffset="19" bitlength="1" name="COSEL" description="Calibration output selection"/>
				<field bitoffset="20" bitlength="1" name="POL" description="Output polarity"/>
				<field bitoffset="21" bitlength="2" name="OSEL" description="OSEL[1:0] bits (Output selection)">
					<interpretation key="0" text="Output disabled"/>
					<interpretation key="1" text="Alarm A output enabled"/>
				</field>
				<field bitoffset="23" bitlength="1" name="COE" description="Calibration output enable"/>
			</register>
			<register name="RTC_ISR" description="Initialization and status register" address="0x4000280C" resetvalue="0x00000007" access="rw">
				<field bitoffset="0" bitlength="1" name="ALRAWF" description="Alarm A write flag"/>
				<field bitoffset="3" bitlength="1" name="SHPF" description="Shift operation pending"/>
				<field bitoffset="4" bitlength="1" name="INITS" description="Initialization status flag"/>
				<field bitoffset="5" bitlength="1" name="RSF" description="Registers synchronization flag"/>
				<field bitoffset="6" bitlength="1" name="INITF" description="Initialization flag"/>
				<field bitoffset="7" bitlength="1" name="INIT" description="Initialization mode"/>
				<field bitoffset="8" bitlength="1" name="ALRAF" description="Alarm A flag"/>
				<field bitoffset="11" bitlength="1" name="TSF" description="Timestamp flag"/>
				<field bitoffset="12" bitlength="1" name="TSOVF" description="Timestamp overflow flag"/>
				<field bitoffset="13" bitlength="1" name="TAMP1F" description="Tamper1 detection flag"/>
				<field bitoffset="14" bitlength="1" name="TAMP2F" description="Tamper2 detection flag"/>
				<field bitoffset="16" bitlength="1" name="RECALPF" description="Recalibration pending flag"/>
			</register>
			<register name="RTC_PRER" description="Prescaler register" address="0x40002810" resetvalue="0x007F00FF" access="rw">
				<field bitoffset="0" bitlength="15" name="PREDIV_S" description="Synchronous prescaler factor"/>
				<field bitoffset="16" bitlength="7" name="PREDIV_A" description="Asynchronous prescaler factor"/>
			</register>
			<register name="RTC_ALRMAR" description="Alarm A register" address="0x4000281C" access="rw">
				<field bitoffset="0" bitlength="4" name="SU" description="SU[3:0] bits (Second units in BCD format)"/>
				<field bitoffset="4" bitlength="3" name="ST" description="ST[2:0] bits (Second tens in BCD format)"/>
				<field bitoffset="7" bitlength="1" name="MSK1" description="Alarm A seconds mask"/>
				<field bitoffset="8" bitlength="4" name="MNU" description="MNU[3:0] bits (Minute units in BCD format)"/>
				<field bitoffset="12" bitlength="3" name="MNT" description="MNT[2:0] bits (Minute tens in BCD format)"/>
				<field bitoffset="15" bitlength="1" name="MSK2" description="Alarm A minutes mask"/>
				<field bitoffset="16" bitlength="4" name="HU" description="HU[3:0] bits (Hour units in BCD format)"/>
				<field bitoffset="20" bitlength="2" name="HT" description="HT[1:0] bits (Hour tens in BCD format)"/>
				<field bitoffset="22" bitlength="1" name="PM" description="AM/PM notation"/>
				<field bitoffset="23" bitlength="1" name="MSK3" description="Alarm A hours mask"/>
				<field bitoffset="24" bitlength="4" name="DU" description="DU[3:0] bits (Date units in BCD format)"/>
				<field bitoffset="28" bitlength="2" name="DT" description="DT[1:0] bits (Date tens in BCD format)"/>
				<field bitoffset="30" bitlength="1" name="WDSEL" description="Week day selection"/>
				<field bitoffset="31" bitlength="1" name="MSK4" description="Alarm A date mask"/>
			</register>
			<register name="RTC_WPR" description="Write protection register" address="0x40002824" access="w">
				<field bitoffset="0" bitlength="8" name="KEY" description="Write protection key"/>
			</register>
			<register name="RTC_SSR" description="Sub second register" address="0x40002828" access="r">
				<field bitoffset="0" bitlength="16" name="SS" description="Sub second value"/>
			</register>
			<register name="RTC_SHIFTR" description="Shift control register" address="0x4000282C" access="w">
				<field bitoffset="0" bitlength="15" name="SUBFS" description="Subtract a fraction of a second"/>
				<field bitoffset="31" bitlength="1" name="ADD1S" description="Add one second"/>
			</register>
			<register name="RTC_TSTR" description="Time stamp time register" address="0x40002830" access="r">
				<field bitoffset="0" bitlength="4" name="SU" description="SU[3:0] bits (Second units in BCD format)"/>
				<field bitoffset="4" bitlength="3" name="ST" description="ST[2:0] bits (Second tens in BCD format)"/>
				<field bitoffset="8" bitlength="4" name="MNU" description="MNU[3:0] bits (Minute units in BCD format)"/>
				<field bitoffset="12" bitlength="3" name="MNT" description="MNT[2:0] bits (Minute tens in BCD format)"/>
				<field bitoffset="16" bitlength="4" name="HU" description="HU[3:0] bits (Hour units in BCD format)"/>
				<field bitoffset="20" bitlength="2" name="HT" description="HT[1:0] bits (Hour tens in BCD format)"/>
				<field bitoffset="22" bitlength="1" name="PM" description="AM/PM notation"/>
			</register>
			<register name="RTC_TSDR" description="Time stamp date register" address="0x40002834" access="r">
				<field bitoffset="0" bitlength="4" name="DU" description="DU[3:0] bits (Date units in BCD format)"/>
				<field bitoffset="4" bitlength="2" name="DT" description="DT[1:0] bits (Date tens in BCD format)"/>
				<field bitoffset="8" bitlength="4" name="MU" description="MU[3:0] bits (Month units in BCD format)"/>
				<field bitoffset="12" bitlength="1" name="MT" description="Month tens in BCD format"/>
				<field bitoffset="13" bitlength="3" name="WDU" description="WDU[2:0] bits (Week day units)">
					<interpretation key="0" text="Forbidden"/>
					<interpretation key="1" text="Monday"/>
					<interpretation key="2" text="Tuesday"/>
					<interpretation key="3" text="Wensday"/>
					<interpretation key="4" text="Thursday"/>
					<interpretation key="5" text="Friday"/>
					<interpretation key="6" text="Satterday"/>
					<interpretation key="7" text="Sunday"/>
				</field>
			</register>
			<register name="RTC_TSSSR" description="Time stamp sub second register" address="0x40002838" access="r">
				<field bitoffset="0" bitlength="16" name="SS" description="Sub second value"/>
			</register>
			<register name="RTC_CALR" description="Calibration register" address="0x4000283C" access="rw">
				<field bitoffset="0" bitlength="9" name="CALM" description="Calibration minus"/>
				<field bitoffset="13" bitlength="1" name="CALW16" description="Use a 16-second calibration cycle period"/>
				<field bitoffset="14" bitlength="1" name="CALW8" description="Use a 8-second calibration cycle period"/>
				<field bitoffset="15" bitlength="1" name="CALP" description="Increase frequency of RTC by 488.5 ppm"/>
			</register>
			<register name="RTC_TAFCR" description="Tamper and AF configuration register" address="0x40002840" access="rw">
				<field bitoffset="0" bitlength="1" name="TAMP1E" description="Tamper 1 detection enable"/>
				<field bitoffset="1" bitlength="1" name="TAMP1TRG" description="Active level for tamper 1"/>
				<field bitoffset="2" bitlength="1" name="TAMPIE" description="Tamper interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="TAMP2E" description="Tamper 2 detection enable"/>
				<field bitoffset="4" bitlength="1" name="TAMP2TRG" description="Active level for tamper 2"/>
				<field bitoffset="5" bitlength="1" name="TAMP3E" description="Tamper 3 detection enable"/>
				<field bitoffset="6" bitlength="1" name="TAMP3TRG" description="Active level for tamper 3"/>
				<field bitoffset="7" bitlength="1" name="TAMPTS" description="Activate timestamp on tamper detection event"/>
				<field bitoffset="8" bitlength="3" name="TAMPFREQ" description="WDU[2:0] bits (Tamper sampling frequency)">
					<interpretation key="0" text="RTCCLK / 32768 (1 Hz when RTCCLK = 32768 Hz)"/>
					<interpretation key="1" text="RTCCLK / 16384 (2 Hz when RTCCLK = 32768 Hz)"/>
					<interpretation key="2" text="RTCCLK / 8192 (4 Hz when RTCCLK = 32768 Hz)"/>
					<interpretation key="3" text="RTCCLK / 4096 (8 Hz when RTCCLK = 32768 Hz)"/>
					<interpretation key="4" text="RTCCLK / 2048 (16 Hz when RTCCLK = 32768 Hz)"/>
					<interpretation key="5" text="RTCCLK / 1024 (32 Hz when RTCCLK = 32768 Hz)"/>
					<interpretation key="6" text="RTCCLK / 512 (64 Hz when RTCCLK = 32768 Hz)"/>
					<interpretation key="7" text="RTCCLK / 256 (128 Hz when RTCCLK = 32768 Hz)"/>
				</field>
				<field bitoffset="11" bitlength="2" name="TAMPFLT" description="WDU[1:0] bits (Tamper filter count)">
					<interpretation key="0" text="Tamper is activated on edge of tamper input transitions to the active level"/>
					<interpretation key="1" text="Tamper is activated after 2 consecutive samples at the active level"/>
					<interpretation key="2" text="Tamper is activated after 4 consecutive samples at the active level"/>
					<interpretation key="3" text="Tamper is activated after 8 consecutive samples at the active level"/>
				</field>
				<field bitoffset="13" bitlength="2" name="TAMPPRCH" description="WDU[1:0] bits (Tamper precharge duration)">
					<interpretation key="0" text="1 RTCCLK cycle"/>
					<interpretation key="1" text="2 RTCCLK cycle"/>
					<interpretation key="2" text="4 RTCCLK cycle"/>
					<interpretation key="3" text="8 RTCCLK cycle"/>
				</field>
				<field bitoffset="15" bitlength="1" name="TAMPPUDIS" description="Tamper pull-up disable"/>
				<field bitoffset="18" bitlength="1" name="PC13VALUE" description="RTC_ALARM output type/PC13 value"/>
				<field bitoffset="19" bitlength="1" name="PC13MODE" description="PC13 mode"/>
				<field bitoffset="20" bitlength="1" name="PC14VALUE" description="PC14 value"/>
				<field bitoffset="21" bitlength="1" name="PC14MODE" description="PC14 mode"/>
				<field bitoffset="22" bitlength="1" name="PC15VALUE" description="PC15 value"/>
				<field bitoffset="23" bitlength="1" name="PC15MODE" description="PC15 mode"/>
			</register>
			<register name="RTC_ALRMASSR" description="Alarm A sub second register" address="0x40002844" access="rw">
				<field bitoffset="0" bitlength="15" name="SS" description="Sub second value"/>
				<field bitoffset="24" bitlength="4" name="MASKSS" description="Mask the most-significant bits starting at this bit"/>
			</register>
			<register name="RTC_BKP0R" description="Backup register 0" address="0x40002850" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP1R" description="Backup register 1" address="0x40002854" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP2R" description="Backup register 2" address="0x40002858" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP3R" description="Backup register 3" address="0x4000285C" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP4R" description="Backup register 4" address="0x40002860" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
		</registergroup>
	</group>
	<group name="USART" description="Universal (a)synch receiver transmitter">
		<registergroup name="USART1" description="USART1 registers">
			<register name="USART1_CR1" description="Control register 1" address="0x40013800" access="rw">
				<field bitoffset="0" bitlength="1" name="UE" description="USART enable"/>
				<field bitoffset="1" bitlength="1" name="UESM" description="USART enable in Stop mode"/>
				<field bitoffset="2" bitlength="1" name="RE" description="Receiver enable"/>
				<field bitoffset="3" bitlength="1" name="TE" description="Transmitter enable"/>
				<field bitoffset="4" bitlength="1" name="IDLEIE" description="IDLE interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="RXNEIE" description="RXNE interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TCIE" description="Transmission complete interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="TXEIE" description="TXE interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="PEIE" description="PE interrupt enable"/>
				<field bitoffset="9" bitlength="1" name="PS" description="Parity selection"/>
				<field bitoffset="10" bitlength="1" name="PCE" description="Parity control enable"/>
				<field bitoffset="11" bitlength="1" name="WAKE" description="Wakeup method"/>
				<field bitoffset="12" bitlength="1" name="M" description="Word length"/>
				<field bitoffset="13" bitlength="1" name="MME" description="Mute mode enable"/>
				<field bitoffset="14" bitlength="1" name="CMIE" description="Character match interrupt enable"/>
				<field bitoffset="15" bitlength="1" name="OVER8" description="Oversampling mode"/>
				<field bitoffset="16" bitlength="5" name="DEDT" description="Driver enable deassertion time"/>
				<field bitoffset="21" bitlength="5" name="DEAT" description="Driver enable assertion time"/>
				<field bitoffset="26" bitlength="1" name="RTOIE" description="Receiver timeout interrupt enable"/>
				<field bitoffset="27" bitlength="1" name="EOBIE" description="End of block interrupt enable"/>
			</register>
			<register name="USART1_CR2" description="Control register 2" address="0x40013804" access="rw">
				<field bitoffset="4" bitlength="1" name="ADDM7" description="7-bit address detection/4-bit address detection"/>
				<field bitoffset="5" bitlength="1" name="LBDL" description="LIN break detection length"/>
				<field bitoffset="6" bitlength="1" name="LBDIE" description="LIN break detection interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="LBCL" description="Last bit clock pulse"/>
				<field bitoffset="9" bitlength="1" name="CPHA" description="Clock phase"/>
				<field bitoffset="10" bitlength="1" name="CPOL" description="Clock polarity"/>
				<field bitoffset="11" bitlength="1" name="CLKEN" description="Clock enable"/>
				<field bitoffset="12" bitlength="2" name="STOP" description="STOP[1:0] bits (STOP bits)">
					<interpretation key="0" text="1 Stop bit"/>
					<interpretation key="2" text="2 Stop bit"/>
					<interpretation key="3" text="1.5 Stop bit"/>
				</field>
				<field bitoffset="14" bitlength="1" name="LINEN" description="LIN mode enable"/>
				<field bitoffset="15" bitlength="1" name="SWAP" description="Swap TX/RX pins"/>
				<field bitoffset="16" bitlength="1" name="RXINV" description="RX pin active level inversion"/>
				<field bitoffset="17" bitlength="1" name="TXINV" description="TX pin active level inversion"/>
				<field bitoffset="18" bitlength="1" name="DATAINV" description="Binary data inversion"/>
				<field bitoffset="19" bitlength="1" name="MSBFIRST" description="Most significant bit first"/>
				<field bitoffset="20" bitlength="1" name="ABREN" description="Auto baud rate enable"/>
				<field bitoffset="21" bitlength="2" name="ABRMOD" description="ABRMOD[1:0] bits (Auto baud rate mode)">
					<interpretation key="0" text="Measurement of the start bit is used to detect the baud rate"/>
					<interpretation key="1" text="Falling edge to falling edge measuremen"/>
				</field>
				<field bitoffset="23" bitlength="1" name="RTOEN" description="Receiver timeout enable"/>
				<field bitoffset="24" bitlength="4" name="ADD[3:0]" description="Address of the USART node"/>
				<field bitoffset="28" bitlength="4" name="ADD[7:4]" description="Address of the USART node"/>
			</register>
			<register name="USART1_CR3" description="Control register 3" address="0x40013808" access="rw">
				<field bitoffset="0" bitlength="1" name="EIE" description="Error interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="IREN" description="IrDA mode enable"/>
				<field bitoffset="2" bitlength="1" name="IRLP" description="IrDA low-power"/>
				<field bitoffset="3" bitlength="1" name="HDSEL" description="Half-duplex selection"/>
				<field bitoffset="4" bitlength="1" name="NACK" description="Smartcard NACK enable"/>
				<field bitoffset="5" bitlength="1" name="SCEN" description="Smartcard mode enable"/>
				<field bitoffset="6" bitlength="1" name="DMAR" description="DMA enable receiver"/>
				<field bitoffset="7" bitlength="1" name="DMAT" description="DMA enable transmitter"/>
				<field bitoffset="8" bitlength="1" name="RTSE" description="RTS enable"/>
				<field bitoffset="9" bitlength="1" name="CTSE" description="CTS enable"/>
				<field bitoffset="10" bitlength="1" name="CTSIE" description="CTS interrupt enable"/>
				<field bitoffset="11" bitlength="1" name="ONEBIT" description="One sample bit method enable"/>
				<field bitoffset="12" bitlength="1" name="OVRDIS" description="Overrun disable"/>
				<field bitoffset="13" bitlength="1" name="DDRE" description="DMA disable on reception error"/>
				<field bitoffset="14" bitlength="1" name="DEM" description="Driver enable mode"/>
				<field bitoffset="15" bitlength="1" name="DEP" description="Driver enable polarity selection"/>
				<field bitoffset="17" bitlength="3" name="SCARCNT" description="SCARCNT[2:0] bits (Smartcard auto-retry count)">
					<interpretation key="0" text="No automatic retransmission in transmit mode"/>
					<interpretation key="1" text="1 of automatic retransmission attempts (before signaling error)"/>
					<interpretation key="2" text="2 of automatic retransmission attempts (before signaling error)"/>
					<interpretation key="3" text="3 of automatic retransmission attempts (before signaling error)"/>
					<interpretation key="4" text="4 of automatic retransmission attempts (before signaling error)"/>
					<interpretation key="5" text="5 of automatic retransmission attempts (before signaling error)"/>
					<interpretation key="6" text="6 of automatic retransmission attempts (before signaling error)"/>
					<interpretation key="7" text="7 of automatic retransmission attempts (before signaling error)"/>
				</field>
				<field bitoffset="20" bitlength="2" name="WUS" description="WUS[1:0] bits (Wakeup from Stop mode interrupt flag selection)">
					<interpretation key="0" text="WUF active on address match (as defined by ADD[7:0] and ADDM7)"/>
					<interpretation key="2" text="WUF active on Start bit detection"/>
					<interpretation key="3" text="WUF active on RXNE"/>
				</field>
				<field bitoffset="22" bitlength="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable"/>
			</register>
			<register name="USART1_BRR" description="Baud rate register" address="0x4001380C" access="rw">
				<field bitoffset="0" bitlength="4" name="BRR[3:0]" description="USARTDIV [3:0] (or shifted 1 bit to the right)"/>
				<field bitoffset="4" bitlength="12" name="BRR[15:4]" description="USARTDIV[15:4]"/>
			</register>
			<register name="USART1_GTPR" description="Guard time and prescaler register" address="0x40013810" access="rw">
				<field bitoffset="0" bitlength="8" name="PSC" description="Prescaler value"/>
				<field bitoffset="8" bitlength="8" name="GT" description="Guard time value"/>
			</register>
			<register name="USART1_RTOR" description="Receiver timeout register" address="0x40013814" access="rw">
				<field bitoffset="0" bitlength="24" name="RTO" description="Receiver timeout value"/>
				<field bitoffset="24" bitlength="8" name="BLEN" description="Block length value"/>
			</register>
			<register name="USART1_RQR" description="Request register" address="0x40013818" access="rw">
				<field bitoffset="0" bitlength="1" name="ABRRQ" description="Auto baud rate request"/>
				<field bitoffset="1" bitlength="1" name="SBKRQ" description="Send break request"/>
				<field bitoffset="2" bitlength="1" name="MMRQ" description="Mute mode request"/>
				<field bitoffset="3" bitlength="1" name="RXFRQ" description="Receive data flush request"/>
				<field bitoffset="4" bitlength="1" name="TXFRQ" description="Transmit data flush request"/>
			</register>
			<register name="USART1_ISR" description="Interrupt and status register" address="0x4001381C" resetvalue="0x000000C0" access="r">
				<field bitoffset="0" bitlength="1" name="PE" description="Parity error"/>
				<field bitoffset="1" bitlength="1" name="FE" description="Framing error"/>
				<field bitoffset="2" bitlength="1" name="NF" description="Noise detected flag"/>
				<field bitoffset="3" bitlength="1" name="ORE" description="Overrun error"/>
				<field bitoffset="4" bitlength="1" name="IDLE" description="IDLE line detected"/>
				<field bitoffset="5" bitlength="1" name="RXNE" description="Read data register not empty"/>
				<field bitoffset="6" bitlength="1" name="TC" description="Transmission complete"/>
				<field bitoffset="7" bitlength="1" name="TXE" description="Transmit data register empty"/>
				<field bitoffset="8" bitlength="1" name="LBDF" description="LIN break detection flag"/>
				<field bitoffset="9" bitlength="1" name="CTSIF" description="CTS interrupt flag"/>
				<field bitoffset="10" bitlength="1" name="CTS" description="CTS flag"/>
				<field bitoffset="11" bitlength="1" name="RTOF" description="Receiver timeout flag"/>
				<field bitoffset="12" bitlength="1" name="EOBF" description="End of block flag"/>
				<field bitoffset="14" bitlength="1" name="ABRE" description="Auto baud rate error"/>
				<field bitoffset="15" bitlength="1" name="ABRF" description="Auto baud rate flag"/>
				<field bitoffset="16" bitlength="1" name="BUSY" description="Busy flag"/>
				<field bitoffset="17" bitlength="1" name="CMF" description="Character match flag"/>
				<field bitoffset="18" bitlength="1" name="SBKF" description="Send break flag"/>
				<field bitoffset="19" bitlength="1" name="RWU" description="Receiver wakeup from Mute mode"/>
				<field bitoffset="20" bitlength="1" name="WUF" description="Wakeup from Stop mode flag"/>
				<field bitoffset="21" bitlength="1" name="TEACK" description="Transmit enable acknowledge flag"/>
				<field bitoffset="22" bitlength="1" name="REACK" description="Receive enable acknowledge flag"/>
			</register>
			<register name="USART1_ICR" description="Interrupt flag clear register" address="0x40013820" access="rw">
				<field bitoffset="0" bitlength="1" name="PECF" description="Parity error clear flag"/>
				<field bitoffset="1" bitlength="1" name="FECF" description="Framing error clear flag"/>
				<field bitoffset="2" bitlength="1" name="NCF" description="Noise detected clear flag"/>
				<field bitoffset="3" bitlength="1" name="ORECF" description="Overrun error clear flag"/>
				<field bitoffset="4" bitlength="1" name="IDLECF" description="IDLE line detected clear flag"/>
				<field bitoffset="6" bitlength="1" name="TCCF" description="Transmission complete clear flag"/>
				<field bitoffset="8" bitlength="1" name="LBDCF" description="LIN break detection clear flag"/>
				<field bitoffset="9" bitlength="1" name="CTSCF" description="CTS clear flag"/>
				<field bitoffset="11" bitlength="1" name="RTOCF" description="Receiver timeout clear flag"/>
				<field bitoffset="12" bitlength="1" name="EOBCF" description="End of block clear flag"/>
				<field bitoffset="17" bitlength="1" name="CMCF" description="Character match clear flag"/>
				<field bitoffset="20" bitlength="1" name="WUCF" description="Wakeup from Stop mode clear flag"/>
			</register>
			<register name="USART1_RDR" description="Receive data register" address="0x40013824" access="r">
				<field bitoffset="0" bitlength="9" name="RDR" description="Receive data value"/>
			</register>
			<register name="USART1_TDR" description="Transmit data register" address="0x40013828" access="rw">
				<field bitoffset="0" bitlength="9" name="TDR" description="Transmit data value"/>
			</register>
		</registergroup>
	</group>
	<group name="SPI" description="Serial peripheral interfaces">
		<registergroup name="SPI1" description="SPI1 registers">
			<register name="SPI1_CR1" description="Control register 1" address="0x40013000" access="rw">
				<field bitoffset="0" bitlength="1" name="CPHA" description="Clock phase"/>
				<field bitoffset="1" bitlength="1" name="CPOL" description="Clock polarity"/>
				<field bitoffset="2" bitlength="1" name="MSTR" description="Master selection"/>
				<field bitoffset="3" bitlength="3" name="BR" description="BR[2:0] bits (baud rate control)">
					<interpretation key="0" text="Fpclk / 2 clock is selected"/>
					<interpretation key="1" text="Fpclk / 4 clock is selected"/>
					<interpretation key="2" text="Fpclk / 8 clock is selected"/>
					<interpretation key="3" text="Fpclk / 16 clock is selected"/>
					<interpretation key="4" text="Fpclk / 32 clock is selected"/>
					<interpretation key="5" text="Fpclk / 64 clock is selected"/>
					<interpretation key="6" text="Fpclk / 128 clock is selected"/>
					<interpretation key="7" text="Fpclk / 256 clock is selected"/>
				</field>
				<field bitoffset="6" bitlength="1" name="SPE" description="SPI enable"/>
				<field bitoffset="7" bitlength="1" name="LSBFIRST" description="Frame format"/>
				<field bitoffset="8" bitlength="1" name="SSI" description="Internal slave select"/>
				<field bitoffset="9" bitlength="1" name="SSM" description="Software slave management"/>
				<field bitoffset="10" bitlength="1" name="RXONLY" description="Receive only"/>
				<field bitoffset="11" bitlength="1" name="CRCL" description="CRC length"/>
				<field bitoffset="12" bitlength="1" name="CRCNEXT" description="Transmit CRC next"/>
				<field bitoffset="13" bitlength="1" name="CRCEN" description="Hardware CRC calculation enable"/>
				<field bitoffset="14" bitlength="1" name="BIDIOE" description="Output enable in bidirectional mode"/>
				<field bitoffset="15" bitlength="1" name="BIDIMODE" description="Bidirectional data mode enable"/>
			</register>
			<register name="SPI1_CR2" description="Control register 2" address="0x40013004" access="rw">
				<field bitoffset="0" bitlength="1" name="RXDMAEN" description="Rx buffer DMA enable"/>
				<field bitoffset="1" bitlength="1" name="TXDMAEN" description="Tx buffer DMA enable"/>
				<field bitoffset="2" bitlength="1" name="SSOE" description="SS output enable"/>
				<field bitoffset="3" bitlength="1" name="NSSP" description="NSS pulse management"/>
				<field bitoffset="4" bitlength="1" name="FRF" description="Frame format"/>
				<field bitoffset="5" bitlength="1" name="ERRIE" description="Error interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="RXNEIE" description="RX buffer not empty interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="TXEIE" description="Tx buffer empty interrupt enable"/>
				<field bitoffset="8" bitlength="4" name="DS" description="DS[3:0] bits (Data size)">
					<interpretation key="3" text="4-bit"/>
					<interpretation key="4" text="5-bit"/>
					<interpretation key="5" text="6-bit"/>
					<interpretation key="6" text="7-bit"/>
					<interpretation key="7" text="8-bit"/>
					<interpretation key="8" text="9-bit"/>
					<interpretation key="9" text="10-bit"/>
					<interpretation key="10" text="11-bit"/>
					<interpretation key="11" text="12-bit"/>
					<interpretation key="12" text="13-bit"/>
					<interpretation key="13" text="14-bit"/>
					<interpretation key="14" text="15-bit"/>
					<interpretation key="15" text="16-bit"/>
				</field>
				<field bitoffset="12" bitlength="1" name="FRXTH" description="FIFO reception threshold"/>
				<field bitoffset="13" bitlength="1" name="LDMA_RX" description="Last DMA transfer for reception"/>
				<field bitoffset="14" bitlength="1" name="LDMA_TX" description="Last DMA transfer for ransmission"/>
			</register>
			<register name="SPI1_SR" description="Status register" address="0x40013008" resetvalue="0x00000002" access="rw">
				<field bitoffset="0" bitlength="1" name="RXNE" description="Receive buffer not empty"/>
				<field bitoffset="1" bitlength="1" name="TXE" description="Transmit buffer empty"/>
				<field bitoffset="4" bitlength="1" name="CRCERR" description="CRC error flag"/>
				<field bitoffset="5" bitlength="1" name="MODF" description="Mode fault"/>
				<field bitoffset="6" bitlength="1" name="OVR" description="Overrun flag"/>
				<field bitoffset="7" bitlength="1" name="BSY" description="Busy flag"/>
				<field bitoffset="8" bitlength="1" name="FRFE" description="TI frame format error"/>
				<field bitoffset="9" bitlength="2" name="FRLVL" description="FRLVL[1:0] bits (FIFO reception level)">
					<interpretation key="0" text="FIFO empty"/>
					<interpretation key="1" text="1/4 FIFO"/>
					<interpretation key="2" text="1/2 FIFO"/>
					<interpretation key="3" text="FIFO full"/>
				</field>
				<field bitoffset="11" bitlength="2" name="FTLVL" description="FTLVL[1:0] bits (FIFO transmission level)">
					<interpretation key="0" text="FIFO empty"/>
					<interpretation key="1" text="1/4 FIFO"/>
					<interpretation key="2" text="1/2 FIFO"/>
					<interpretation key="3" text="FIFO full"/>
				</field>
			</register>
			<register name="SPI1_DR" description="Data register" address="0x4001300C" access="rw">
				<field bitoffset="0" bitlength="16" name="DR" description="Data Register"/>
			</register>
			<register name="SPI1_CRCPR" description="CRC polynomial register" address="0x40013010" resetvalue="0x00000007" access="rw">
				<field bitoffset="0" bitlength="16" name="CRCPOLY" description="CRC polynomial register"/>
			</register>
			<register name="SPI1_RXCRCR" description="RX CRC register" address="0x40013014" access="rw">
				<field bitoffset="0" bitlength="16" name="RXCRC" description="Rx CRC value"/>
			</register>
			<register name="SPI1_TXCRCR" description="TX CRC register" address="0x40013018" access="rw">
				<field bitoffset="0" bitlength="16" name="TXCRC" description="Tx CRC value"/>
			</register>
			<register name="SPI1_I2SCFGR" description="I2S configuration register" address="0x4001301C" access="rw">
				<field bitoffset="11" bitlength="1" name="I2SMOD" description="I2S mode selection"/>
			</register>
		</registergroup>
		<registergroup name="I2S1" description="I2S1 registers">
			<register name="SPI1_CR2" description="Control register 2" address="0x40013004" access="rw">
				<field bitoffset="0" bitlength="1" name="RXDMAEN" description="Rx buffer DMA enable"/>
				<field bitoffset="1" bitlength="1" name="TXDMAEN" description="Tx buffer DMA enable"/>
				<field bitoffset="5" bitlength="1" name="ERRIE" description="Error interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="RXNEIE" description="RX buffer not empty interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="TXEIE" description="Tx buffer empty interrupt enable"/>
			</register>
			<register name="SPI1_SR" description="Status register" address="0x40013008" resetvalue="0x00000002" access="rw">
				<field bitoffset="0" bitlength="1" name="RXNE" description="Receive buffer not empty"/>
				<field bitoffset="1" bitlength="1" name="TXE" description="Transmit buffer empty"/>
				<field bitoffset="2" bitlength="1" name="CHSIDE" description="Channel side"/>
				<field bitoffset="3" bitlength="1" name="UDR" description="Underrun flag"/>
				<field bitoffset="6" bitlength="1" name="OVR" description="Overrun flag"/>
				<field bitoffset="7" bitlength="1" name="BSY" description="Busy flag"/>
				<field bitoffset="8" bitlength="1" name="FRFE" description="Frame format error"/>
			</register>
			<register name="SPI1_DR" description="Data register" address="0x4001300C" access="rw">
				<field bitoffset="0" bitlength="16" name="DR" description="Data Register"/>
			</register>
			<register name="SPI1_I2SCFGR" description="I2S configuration register" address="0x4001301C" access="rw">
				<field bitoffset="0" bitlength="1" name="CHLEN" description="Channel length (number of bits per audio channel)"/>
				<field bitoffset="1" bitlength="2" name="DATLEN" description="DATLEN[1:0] bits (Data length to be transferred)">
					<interpretation key="0" text="16-bit data length"/>
					<interpretation key="1" text="24-bit data length"/>
					<interpretation key="2" text="32-bit data length"/>
				</field>
				<field bitoffset="3" bitlength="1" name="CKPOL" description="steady state clock polarity"/>
				<field bitoffset="4" bitlength="2" name="I2SSTD" description="I2SSTD[1:0] bits (I2S standard selection)">
					<interpretation key="0" text="I2S Phillips standard"/>
					<interpretation key="1" text="MSB justified standard (left justified)"/>
					<interpretation key="2" text="LSB justified standard (right justified)"/>
					<interpretation key="3" text="PCM standard"/>
				</field>
				<field bitoffset="7" bitlength="1" name="PCMSYNC" description="PCM frame synchronization"/>
				<field bitoffset="8" bitlength="2" name="I2SCFG" description="I2SCFG[1:0] bits (I2S configuration mode)">
					<interpretation key="0" text="Slave - transmit"/>
					<interpretation key="1" text="Slave - receive"/>
					<interpretation key="2" text="Master - transmit"/>
					<interpretation key="3" text="Master - receive"/>
				</field>
				<field bitoffset="10" bitlength="1" name="I2SE" description="I2S enable"/>
				<field bitoffset="11" bitlength="1" name="I2SMOD" description="I2S mode selection"/>
			</register>
			<register name="SPI1_I2SPR" description="I2S prescaler register" address="0x40013020" resetvalue="0x00000002" access="rw">
				<field bitoffset="0" bitlength="8" name="I2SDIV" description="I2S linear prescaler"/>
				<field bitoffset="8" bitlength="1" name="ODD" description="Odd factor for the prescaler"/>
				<field bitoffset="9" bitlength="1" name="MCKOE" description="Master clock output enable"/>
			</register>
		</registergroup>
	</group>
	<group name="DBG" description="Debug support">
		<registergroup name="DBGMCU" description="ID codes and locking mechanism">
			<register name="DBGMCU_IDCODE" description="MCU device ID code register" address="0x40015800" resetvalue="0x20006440" access="r">
				<field bitoffset="0" bitlength="12" name="DEV_ID" description="Device identifier"/>
				<field bitoffset="12" bitlength="4" name="DIV_ID" description="Division identifier"/>
				<field bitoffset="16" bitlength="16" name="REV_ID" description="Revision identifier"/>
			</register>
			<register name="DBGMCU_CR" description="Debug MCU configuration register" address="0x40015804" access="rw">
				<field bitoffset="0" bitlength="1" name="DBG_SLEEP" description="Debug Sleep mode"/>
				<field bitoffset="1" bitlength="1" name="DBG_STOP" description="Debug Stop mode"/>
				<field bitoffset="2" bitlength="1" name="DBG_STANDBY" description="Debug Standby mode"/>
			</register>
			<register name="DBGMCU_APB1_FZ" description="Debug MCU APB1 freeze register" address="0x40015808" access="rw">
				<field bitoffset="0" bitlength="1" name="DBG_TIM2_STOP" description="TIM2 counter stopped when core is halted"/>
				<field bitoffset="1" bitlength="1" name="DBG_TIM3_STOP" description="TIM3 counter stopped when core is halted"/>
				<field bitoffset="4" bitlength="1" name="DBG_TIM6_STOP" description="TIM6 counter stopped when core is halted"/>
				<field bitoffset="8" bitlength="1" name="DBG_TIM14_STOP" description="TIM14 counter stopped when core is halted"/>
				<field bitoffset="10" bitlength="1" name="DBG_RTC_STOP" description="RTC stopped when core is halted"/>
				<field bitoffset="11" bitlength="1" name="DBG_WWDG_STOP" description="Debug window watchdog stopped when core is halted"/>
				<field bitoffset="12" bitlength="1" name="DBG_IWDG_STOP" description="Debug independent watchdog stopped when core is halted"/>
				<field bitoffset="21" bitlength="1" name="DBG_I2C1_SMBUS_TIMEOUT" description="SMBUS timeout mode stopped when core is halted"/>
			</register>
			<register name="DBGMCU_APB2_FZ" description="Debug MCU APB2 freeze register" address="0x4001580C" access="rw">
				<field bitoffset="11" bitlength="1" name="DBG_TIM1_STOP" description="TIM1 counter stopped when core is halted"/>
				<field bitoffset="16" bitlength="1" name="DBG_TIM15_STOP" description="TIM15 counter stopped when core is halted"/>
				<field bitoffset="17" bitlength="1" name="DBG_TIM16_STOP" description="TIM16 counter stopped when core is halted"/>
				<field bitoffset="18" bitlength="1" name="DBG_TIM17_STOP" description="TIM17 counter stopped when core is halted"/>
			</register>
		</registergroup>
	</group>
	<group name="CPU" description="Core peripherals">
		<registergroup name="NVIC" description="NVIC registers">
			<register name="NVIC_ISER" description="Interrupt set-enable register" address="0xE000E100" access="rw">
				<field bitoffset="0" bitlength="32" name="SETENA" description="SETENA[31:0] bits (Interrupt set-enable bits)"/>
			</register>
			<register name="NVIC_ICER" description="Interrupt clear-enable register" address="0xE000E180" access="rc_w1">
				<field bitoffset="0" bitlength="32" name="CLRENA" description="CLRENA[31:0] bits (Interrupt clear-enable bits)"/>
			</register>
			<register name="NVIC_ISPR" description="Interrupt set-pending register" address="0xE000E200" access="rw">
				<field bitoffset="0" bitlength="32" name="SETPEND" description="SETPEND[31:0] bits (Interrupt set-pending bits)"/>
			</register>
			<register name="NVIC_ICPR" description="Interrupt clear-pending register" address="0xE000E280" access="rc_w1">
				<field bitoffset="0" bitlength="32" name="CLRPEND" description="CLRPEND[31:0] bits (Interrupt clear-pending bits)"/>
			</register>
			<register name="NVIC_IPR0" description="Interrupt priority register 0" address="0xE000E400" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[0]" description="IP[0][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[1]" description="IP[1][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[2]" description="IP[2][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[3]" description="IP[3][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR1" description="Interrupt priority register 1" address="0xE000E404" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[4]" description="IP[4][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[5]" description="IP[5][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[6]" description="IP[6][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[7]" description="IP[7][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR2" description="Interrupt priority register 2" address="0xE000E408" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[8]" description="IP[8][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[9]" description="IP[9][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[10]" description="IP[10][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[11]" description="IP[11][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR3" description="Interrupt priority register 3" address="0xE000E40C" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[12]" description="IP[12][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[13]" description="IP[13][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[14]" description="IP[14][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[15]" description="IP[15][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR4" description="Interrupt priority register 4" address="0xE000E410" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[16]" description="IP[16][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[17]" description="IP[17][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[18]" description="IP[18][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[19]" description="IP[19][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR5" description="Interrupt priority register 5" address="0xE000E414" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[20]" description="IP[20][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[21]" description="IP[21][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[22]" description="IP[22][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[23]" description="IP[23][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR6" description="Interrupt priority register 6" address="0xE000E418" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[24]" description="IP[24][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[25]" description="IP[25][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[26]" description="IP[26][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[27]" description="IP[27][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR7" description="Interrupt priority register 7" address="0xE000E41C" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[28]" description="IP[28][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[29]" description="IP[29][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[30]" description="IP[30][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[31]" description="IP[31][7:0] bits (Interrupt priority)"/>
			</register>
		</registergroup>
		<registergroup name="SCB" description="SCB registers">
			<register name="SCB_CPUID" description="CPUID base register" address="0xE000ED00" resetvalue="0x410CC200" access="r">
				<field bitoffset="1" bitlength="4" name="REVISION" description="REVISION[3:0] bits (Revision number)"/>
				<field bitoffset="4" bitlength="12" name="PARTNO" description="PARTNO[11:0] bits (Part number of the processor core)"/>
				<field bitoffset="16" bitlength="4" name="CONSTANT" description="CONSTANT[3:0] bits (Reads as 0xF)"/>
				<field bitoffset="20" bitlength="4" name="VARIANT" description="VARIANT[3:0] bits (Variant number)"/>
				<field bitoffset="24" bitlength="8" name="IMPLEMENTER" description="IMPLEMENTER[7:0] bits (Implementer code)"/>
			</register>
			<register name="SCB_ICSR" description="Interrupt control and state register" address="0xE000ED04" access="rw">
				<field bitoffset="0" bitlength="6" name="VECTACTIVE" description="VECTACTIVE[5:0] bits (Active vector)"/>
				<field bitoffset="12" bitlength="6" name="VECTPENDING" description="VECTPENDING[5:0] bits (Pending vector)"/>
				<field bitoffset="22" bitlength="1" name="ISRPENDING" description="Interrupt pending flag, excluding NMI and Faults"/>
				<field bitoffset="25" bitlength="1" name="PENDSTCLR" description="SysTick exception clear-pending bit"/>
				<field bitoffset="26" bitlength="1" name="PENDSTSET" description="SysTick exception set-pending bit"/>
				<field bitoffset="27" bitlength="1" name="PENDSVCLR" description="PendSV clear-pending bit"/>
				<field bitoffset="28" bitlength="1" name="PENDSVSET" description="PendSV set-pending bit"/>
				<field bitoffset="31" bitlength="1" name="NMIPENDSET" description="NMI set-pending bit"/>
			</register>
			<register name="SCB_AIRCR" description="Application interrupt and reset control register" address="0xE000ED0C" resetvalue="0xFA050000" access="r">
				<field bitoffset="0" bitlength="1" name="VECTRESET" description="Reserved for Debug use"/>
				<field bitoffset="1" bitlength="1" name="VECTCLRACTIVE" description="Reserved for Debug use"/>
				<field bitoffset="2" bitlength="1" name="SYSRESETREQ" description="System reset request"/>
				<field bitoffset="15" bitlength="1" name="ENDIANESS" description="Data endianness bit"/>
				<field bitoffset="16" bitlength="16" name="VECTKEY" description="VECTKEY[15:0] bits (Register key)"/>
			</register>
			<register name="SCB_SCR" description="System control register" address="0xE000ED10" access="rw">
				<field bitoffset="1" bitlength="1" name="SLEEPONEXIT" description="Configures sleep-on-exit when returning from Handler mode to Thread mode"/>
				<field bitoffset="2" bitlength="1" name="SLEEPDEEP" description="Controls whether the processor uses sleep or deep sleep"/>
				<field bitoffset="4" bitlength="1" name="SEVEONPEND" description="Send event on pending bit"/>
			</register>
			<register name="SCB_CCR" description="Configuration and control register" address="0xE000ED14" resetvalue="0x00000204" access="rw">
				<field bitoffset="3" bitlength="1" name="UNALIGN_ TRP" description="Enables unaligned access traps"/>
				<field bitoffset="9" bitlength="1" name="STKALIGN" description="Configures stack alignment on exception entry"/>
			</register>
			<register name="SCB_SHPR2" description="System handler priority register 2" address="0xE000ED1C" access="rw">
				<field bitoffset="24" bitlength="8" name="PRI_11" description="PRI_11[7:0] bits (Priority of system handler 11, SVCall)"/>
			</register>
			<register name="SCB_SHPR3" description="System handler priority register 3" address="0xE000ED20" access="rw">
				<field bitoffset="16" bitlength="8" name="PRI_14" description="PRI_14[7:0] bits (Priority of system handler 14, PendSV)"/>
				<field bitoffset="24" bitlength="8" name="PRI_15" description="PRI_15[7:0] bits (Priority of system handler 15, SysTick exception)"/>
			</register>
		</registergroup>
		<registergroup name="STK" description="STK registers">
			<register name="STK_CSR" description="Control register" address="0xE000E010" resetvalue="0x00000004" access="rw">
				<field bitoffset="0" bitlength="1" name="ENABLE" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="TICKINT" description="SysTick exception request enable"/>
				<field bitoffset="2" bitlength="1" name="CLKSOURCE" description="Clock source selection"/>
				<field bitoffset="16" bitlength="1" name="COUNTFLAG" description="Timer counted to 0 since last time this was read"/>
			</register>
			<register name="STK_RVR" description="Reload value register" address="0xE000E014" access="rw">
				<field bitoffset="0" bitlength="24" name="RELOAD" description="RELOAD[23:0] bits (Reload value)"/>
			</register>
			<register name="STK_CVR" description="Current value register" address="0xE000E018" access="rw">
				<field bitoffset="0" bitlength="24" name="CURRENT" description="CURRENT[23:0] bits (Current counter value)"/>
			</register>
			<register name="STK_CALIB" description="Calibration value register" address="0xE000E01C" resetvalue="0x00002328" access="r">
				<field bitoffset="0" bitlength="24" name="TENMS" description="TENMS[23:0] bits (Calibration value)"/>
				<field bitoffset="30" bitlength="1" name="SKEW" description="Indicates whether the TENMS value is exact"/>
				<field bitoffset="31" bitlength="1" name="NOREF" description="Indicates that a separate reference clock is provided"/>
			</register>
		</registergroup>
	</group>
</model>
