# P_FEC_ASIC
RTL design for a CPC+CRC FEC with UART interface for ASIC, using open source or zero cost EDA tools
