{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729232922063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729232922063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 13:28:41 2024 " "Processing started: Fri Oct 18 13:28:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729232922063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729232922063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729232922063 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1729232922221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729232922243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729232922243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "brc.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/brc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729232922248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729232922248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "ctrl_unit.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/ctrl_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729232922249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729232922249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i\$.sv 1 1 " "Found 1 design units, including 1 entities, in source file i\$.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I\$ " "Found entity 1: I\$" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729232922250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729232922250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/ImmGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729232922251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729232922251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insn_vld.sv 1 1 " "Found 1 design units, including 1 entities, in source file insn_vld.sv" { { "Info" "ISGN_ENTITY_NAME" "1 insn_vld " "Found entity 1: insn_vld" {  } { { "insn_vld.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/insn_vld.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729232922252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729232922252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729232922253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729232922253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729232922254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729232922254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3to1 " "Found entity 1: mux_3to1" {  } { { "mux_3to1.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/mux_3to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729232922255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729232922255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_adder " "Found entity 1: pc_adder" {  } { { "pc_adder.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/pc_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729232922256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729232922256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_debug.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_debug.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_debug " "Found entity 1: pc_debug" {  } { { "pc_debug.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/pc_debug.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729232922257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729232922257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729232922258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729232922258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729232922259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729232922259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc Pc single_cycle.sv(25) " "Verilog HDL Declaration information at single_cycle.sv(25): object \"pc\" differs only in case from object \"Pc\" in the same scope" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729232922260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle " "Found entity 1: single_cycle" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729232922260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729232922260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_single_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_single_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_tb " "Found entity 1: single_cycle_tb" {  } { { "tb_single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/tb_single_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729232922261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729232922261 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i lsu.sv(50) " "Verilog HDL Implicit Net warning at lsu.sv(50): created implicit net for \"i\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729232922261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_cycle " "Elaborating entity \"single_cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729232922277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux211 " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux211\"" {  } { { "single_cycle.sv" "mux211" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729232922292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:Pc " "Elaborating entity \"pc\" for hierarchy \"pc:Pc\"" {  } { { "single_cycle.sv" "Pc" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729232922293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_adder pc_adder:adder " "Elaborating entity \"pc_adder\" for hierarchy \"pc_adder:adder\"" {  } { { "single_cycle.sv" "adder" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729232922294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I\$ I\$:i\$ " "Elaborating entity \"I\$\" for hierarchy \"I\$:i\$\"" {  } { { "single_cycle.sv" "i\$" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729232922295 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "25 0 8192 I\$.sv(8) " "Verilog HDL warning at I\$.sv(8): number of words (25) in memory file does not match the number of elements in the address range \[0:8192\]" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1729232922296 "|single_cycle|I$:i$"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_value.data_a 0 I\$.sv(5) " "Net \"instructions_value.data_a\" at I\$.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1729232922296 "|single_cycle|I$:i$"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_value.waddr_a 0 I\$.sv(5) " "Net \"instructions_value.waddr_a\" at I\$.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1729232922296 "|single_cycle|I$:i$"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_value.we_a 0 I\$.sv(5) " "Net \"instructions_value.we_a\" at I\$.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1729232922296 "|single_cycle|I$:i$"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regf " "Elaborating entity \"regfile\" for hierarchy \"regfile:regf\"" {  } { { "single_cycle.sv" "regf" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729232922296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen ImmGen:immgen " "Elaborating entity \"ImmGen\" for hierarchy \"ImmGen:immgen\"" {  } { { "single_cycle.sv" "immgen" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729232922346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brc brc:Brc " "Elaborating entity \"brc\" for hierarchy \"brc:Brc\"" {  } { { "single_cycle.sv" "Brc" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729232922347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:Alu " "Elaborating entity \"alu\" for hierarchy \"alu:Alu\"" {  } { { "single_cycle.sv" "Alu" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729232922349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu lsu:Lsu " "Elaborating entity \"lsu\" for hierarchy \"lsu:Lsu\"" {  } { { "single_cycle.sv" "Lsu" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729232922350 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i lsu.sv(50) " "Verilog HDL or VHDL warning at lsu.sv(50): object \"i\" assigned a value but never read" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1729232922382 "|single_cycle|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 lsu.sv(50) " "Verilog HDL assignment warning at lsu.sv(50): truncated value with size 2 to match size of target (1)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729232922382 "|single_cycle|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(61) " "Verilog HDL assignment warning at lsu.sv(61): truncated value with size 8 to match size of target (7)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729232922382 "|single_cycle|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(62) " "Verilog HDL assignment warning at lsu.sv(62): truncated value with size 8 to match size of target (7)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729232922382 "|single_cycle|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(63) " "Verilog HDL assignment warning at lsu.sv(63): truncated value with size 8 to match size of target (7)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729232922382 "|single_cycle|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(64) " "Verilog HDL assignment warning at lsu.sv(64): truncated value with size 8 to match size of target (7)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729232922382 "|single_cycle|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(65) " "Verilog HDL assignment warning at lsu.sv(65): truncated value with size 8 to match size of target (7)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729232922382 "|single_cycle|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(66) " "Verilog HDL assignment warning at lsu.sv(66): truncated value with size 8 to match size of target (7)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729232922382 "|single_cycle|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(67) " "Verilog HDL assignment warning at lsu.sv(67): truncated value with size 8 to match size of target (7)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729232922382 "|single_cycle|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(68) " "Verilog HDL assignment warning at lsu.sv(68): truncated value with size 8 to match size of target (7)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729232922382 "|single_cycle|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lsu.sv(116) " "Verilog HDL Case Statement warning at lsu.sv(116): incomplete case statement has no default case item" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 116 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1729232922382 "|single_cycle|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lsu.sv(111) " "Verilog HDL Case Statement warning at lsu.sv(111): incomplete case statement has no default case item" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 111 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1729232922382 "|single_cycle|lsu:lsu"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lsu.sv(159) " "Verilog HDL Case Statement warning at lsu.sv(159): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 159 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1729232922382 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[1\]\[0\] lsu.sv(135) " "Inferred latch for \"seven_segment\[1\]\[0\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922382 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[1\]\[1\] lsu.sv(135) " "Inferred latch for \"seven_segment\[1\]\[1\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922382 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[1\]\[2\] lsu.sv(135) " "Inferred latch for \"seven_segment\[1\]\[2\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922382 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[1\]\[3\] lsu.sv(135) " "Inferred latch for \"seven_segment\[1\]\[3\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922382 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[1\]\[4\] lsu.sv(135) " "Inferred latch for \"seven_segment\[1\]\[4\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922382 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[1\]\[5\] lsu.sv(135) " "Inferred latch for \"seven_segment\[1\]\[5\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[1\]\[6\] lsu.sv(135) " "Inferred latch for \"seven_segment\[1\]\[6\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[1\]\[7\] lsu.sv(135) " "Inferred latch for \"seven_segment\[1\]\[7\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[2\]\[0\] lsu.sv(135) " "Inferred latch for \"seven_segment\[2\]\[0\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[2\]\[1\] lsu.sv(135) " "Inferred latch for \"seven_segment\[2\]\[1\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[2\]\[2\] lsu.sv(135) " "Inferred latch for \"seven_segment\[2\]\[2\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[2\]\[3\] lsu.sv(135) " "Inferred latch for \"seven_segment\[2\]\[3\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[2\]\[4\] lsu.sv(135) " "Inferred latch for \"seven_segment\[2\]\[4\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[2\]\[5\] lsu.sv(135) " "Inferred latch for \"seven_segment\[2\]\[5\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[2\]\[6\] lsu.sv(135) " "Inferred latch for \"seven_segment\[2\]\[6\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[2\]\[7\] lsu.sv(135) " "Inferred latch for \"seven_segment\[2\]\[7\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[3\]\[0\] lsu.sv(135) " "Inferred latch for \"seven_segment\[3\]\[0\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[3\]\[1\] lsu.sv(135) " "Inferred latch for \"seven_segment\[3\]\[1\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[3\]\[2\] lsu.sv(135) " "Inferred latch for \"seven_segment\[3\]\[2\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[3\]\[3\] lsu.sv(135) " "Inferred latch for \"seven_segment\[3\]\[3\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[3\]\[4\] lsu.sv(135) " "Inferred latch for \"seven_segment\[3\]\[4\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[3\]\[5\] lsu.sv(135) " "Inferred latch for \"seven_segment\[3\]\[5\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[3\]\[6\] lsu.sv(135) " "Inferred latch for \"seven_segment\[3\]\[6\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[3\]\[7\] lsu.sv(135) " "Inferred latch for \"seven_segment\[3\]\[7\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[4\]\[0\] lsu.sv(135) " "Inferred latch for \"seven_segment\[4\]\[0\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[4\]\[1\] lsu.sv(135) " "Inferred latch for \"seven_segment\[4\]\[1\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[4\]\[2\] lsu.sv(135) " "Inferred latch for \"seven_segment\[4\]\[2\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[4\]\[3\] lsu.sv(135) " "Inferred latch for \"seven_segment\[4\]\[3\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[4\]\[4\] lsu.sv(135) " "Inferred latch for \"seven_segment\[4\]\[4\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[4\]\[5\] lsu.sv(135) " "Inferred latch for \"seven_segment\[4\]\[5\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[4\]\[6\] lsu.sv(135) " "Inferred latch for \"seven_segment\[4\]\[6\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[4\]\[7\] lsu.sv(135) " "Inferred latch for \"seven_segment\[4\]\[7\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[5\]\[0\] lsu.sv(135) " "Inferred latch for \"seven_segment\[5\]\[0\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[5\]\[1\] lsu.sv(135) " "Inferred latch for \"seven_segment\[5\]\[1\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[5\]\[2\] lsu.sv(135) " "Inferred latch for \"seven_segment\[5\]\[2\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[5\]\[3\] lsu.sv(135) " "Inferred latch for \"seven_segment\[5\]\[3\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[5\]\[4\] lsu.sv(135) " "Inferred latch for \"seven_segment\[5\]\[4\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[5\]\[5\] lsu.sv(135) " "Inferred latch for \"seven_segment\[5\]\[5\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[5\]\[6\] lsu.sv(135) " "Inferred latch for \"seven_segment\[5\]\[6\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[5\]\[7\] lsu.sv(135) " "Inferred latch for \"seven_segment\[5\]\[7\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[6\]\[0\] lsu.sv(135) " "Inferred latch for \"seven_segment\[6\]\[0\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[6\]\[1\] lsu.sv(135) " "Inferred latch for \"seven_segment\[6\]\[1\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[6\]\[2\] lsu.sv(135) " "Inferred latch for \"seven_segment\[6\]\[2\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[6\]\[3\] lsu.sv(135) " "Inferred latch for \"seven_segment\[6\]\[3\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922383 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[6\]\[4\] lsu.sv(135) " "Inferred latch for \"seven_segment\[6\]\[4\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922384 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[6\]\[5\] lsu.sv(135) " "Inferred latch for \"seven_segment\[6\]\[5\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922384 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[6\]\[6\] lsu.sv(135) " "Inferred latch for \"seven_segment\[6\]\[6\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922384 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[6\]\[7\] lsu.sv(135) " "Inferred latch for \"seven_segment\[6\]\[7\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922384 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[7\]\[0\] lsu.sv(135) " "Inferred latch for \"seven_segment\[7\]\[0\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922384 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[7\]\[1\] lsu.sv(135) " "Inferred latch for \"seven_segment\[7\]\[1\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922384 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[7\]\[2\] lsu.sv(135) " "Inferred latch for \"seven_segment\[7\]\[2\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922384 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[7\]\[3\] lsu.sv(135) " "Inferred latch for \"seven_segment\[7\]\[3\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922384 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[7\]\[4\] lsu.sv(135) " "Inferred latch for \"seven_segment\[7\]\[4\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922384 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[7\]\[5\] lsu.sv(135) " "Inferred latch for \"seven_segment\[7\]\[5\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922384 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[7\]\[6\] lsu.sv(135) " "Inferred latch for \"seven_segment\[7\]\[6\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922384 "|single_cycle|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[7\]\[7\] lsu.sv(135) " "Inferred latch for \"seven_segment\[7\]\[7\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729232922384 "|single_cycle|lsu:lsu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3to1 mux_3to1:mux31 " "Elaborating entity \"mux_3to1\" for hierarchy \"mux_3to1:mux31\"" {  } { { "single_cycle.sv" "mux31" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729232922385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_debug pc_debug:pc_de " "Elaborating entity \"pc_debug\" for hierarchy \"pc_debug:pc_de\"" {  } { { "single_cycle.sv" "pc_de" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729232922386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insn_vld insn_vld:ins_vld " "Elaborating entity \"insn_vld\" for hierarchy \"insn_vld:ins_vld\"" {  } { { "single_cycle.sv" "ins_vld" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729232922387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit ctrl_unit:ctrl " "Elaborating entity \"ctrl_unit\" for hierarchy \"ctrl_unit:ctrl\"" {  } { { "single_cycle.sv" "ctrl" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729232922388 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl_unit.sv(37) " "Verilog HDL Case Statement warning at ctrl_unit.sv(37): incomplete case statement has no default case item" {  } { { "ctrl_unit.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/ctrl_unit.sv" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1729232922388 "|single_cycle|ctrl_unit:ctrl"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 8193 C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/db/single_cycle.ram0_I\$_91f.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (8193) in the Memory Initialization File \"C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/db/single_cycle.ram0_I\$_91f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1729232983055 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/db/single_cycle.ram0_I\$_91f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/db/single_cycle.ram0_I\$_91f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1729232983168 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "I\$:i\$\|instructions_value~0 " "Found clock multiplexer I\$:i\$\|instructions_value~0" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1729233011682 "|single_cycle|I$:i$|instructions_value~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "I\$:i\$\|instructions_value~1 " "Found clock multiplexer I\$:i\$\|instructions_value~1" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1729233011682 "|single_cycle|I$:i$|instructions_value~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "I\$:i\$\|instructions_value~2 " "Found clock multiplexer I\$:i\$\|instructions_value~2" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1729233011682 "|single_cycle|I$:i$|instructions_value~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "I\$:i\$\|instructions_value~3 " "Found clock multiplexer I\$:i\$\|instructions_value~3" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1729233011682 "|single_cycle|I$:i$|instructions_value~3"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1729233011682 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_pc_debug\[0\] GND " "Pin \"o_pc_debug\[0\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_pc_debug[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_pc_debug\[1\] GND " "Pin \"o_pc_debug\[1\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_pc_debug[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex1\[0\] GND " "Pin \"o_io_hex1\[0\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex1\[1\] GND " "Pin \"o_io_hex1\[1\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex1\[2\] GND " "Pin \"o_io_hex1\[2\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex1\[3\] GND " "Pin \"o_io_hex1\[3\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex1\[4\] GND " "Pin \"o_io_hex1\[4\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex1\[5\] GND " "Pin \"o_io_hex1\[5\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex1\[6\] GND " "Pin \"o_io_hex1\[6\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex2\[0\] GND " "Pin \"o_io_hex2\[0\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex2\[1\] GND " "Pin \"o_io_hex2\[1\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex2\[2\] GND " "Pin \"o_io_hex2\[2\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex2\[3\] GND " "Pin \"o_io_hex2\[3\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex2\[4\] GND " "Pin \"o_io_hex2\[4\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex2\[5\] GND " "Pin \"o_io_hex2\[5\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex2\[6\] GND " "Pin \"o_io_hex2\[6\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex3\[0\] GND " "Pin \"o_io_hex3\[0\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex3\[1\] GND " "Pin \"o_io_hex3\[1\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex3\[2\] GND " "Pin \"o_io_hex3\[2\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex3\[3\] GND " "Pin \"o_io_hex3\[3\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex3\[4\] GND " "Pin \"o_io_hex3\[4\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex3\[5\] GND " "Pin \"o_io_hex3\[5\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex3\[6\] GND " "Pin \"o_io_hex3\[6\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex4\[0\] GND " "Pin \"o_io_hex4\[0\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex4\[1\] GND " "Pin \"o_io_hex4\[1\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex4\[2\] GND " "Pin \"o_io_hex4\[2\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex4\[3\] GND " "Pin \"o_io_hex4\[3\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex4\[4\] GND " "Pin \"o_io_hex4\[4\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex4\[5\] GND " "Pin \"o_io_hex4\[5\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex4\[6\] GND " "Pin \"o_io_hex4\[6\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex5\[0\] GND " "Pin \"o_io_hex5\[0\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex5\[1\] GND " "Pin \"o_io_hex5\[1\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex5\[2\] GND " "Pin \"o_io_hex5\[2\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex5\[3\] GND " "Pin \"o_io_hex5\[3\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex5\[4\] GND " "Pin \"o_io_hex5\[4\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex5\[5\] GND " "Pin \"o_io_hex5\[5\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex5\[6\] GND " "Pin \"o_io_hex5\[6\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex6\[0\] GND " "Pin \"o_io_hex6\[0\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex6\[1\] GND " "Pin \"o_io_hex6\[1\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex6\[2\] GND " "Pin \"o_io_hex6\[2\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex6\[3\] GND " "Pin \"o_io_hex6\[3\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex6\[4\] GND " "Pin \"o_io_hex6\[4\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex6\[5\] GND " "Pin \"o_io_hex6\[5\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex6\[6\] GND " "Pin \"o_io_hex6\[6\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex7\[0\] GND " "Pin \"o_io_hex7\[0\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex7\[1\] GND " "Pin \"o_io_hex7\[1\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex7\[2\] GND " "Pin \"o_io_hex7\[2\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex7\[3\] GND " "Pin \"o_io_hex7\[3\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex7\[4\] GND " "Pin \"o_io_hex7\[4\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex7\[5\] GND " "Pin \"o_io_hex7\[5\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_hex7\[6\] GND " "Pin \"o_io_hex7\[6\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729233032526 "|single_cycle|o_io_hex7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1729233032526 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1729233032960 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/output_files/single_cycle.map.smsg " "Generated suppressed messages file C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/output_files/single_cycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1729233040012 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1729233040433 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729233040433 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_btn\[0\] " "No output dependent on input pin \"i_io_btn\[0\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729233041150 "|single_cycle|i_io_btn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_btn\[1\] " "No output dependent on input pin \"i_io_btn\[1\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729233041150 "|single_cycle|i_io_btn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_btn\[2\] " "No output dependent on input pin \"i_io_btn\[2\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729233041150 "|single_cycle|i_io_btn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_btn\[3\] " "No output dependent on input pin \"i_io_btn\[3\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729233041150 "|single_cycle|i_io_btn[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1729233041150 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16620 " "Implemented 16620 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1729233041150 ""} { "Info" "ICUT_CUT_TM_OPINS" "345 " "Implemented 345 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1729233041150 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16237 " "Implemented 16237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1729233041150 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1729233041150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729233041176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 13:30:41 2024 " "Processing ended: Fri Oct 18 13:30:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729233041176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:00 " "Elapsed time: 00:02:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729233041176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729233041176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729233041176 ""}
