<!DOCTYPE html public "-//W3C//DTD HTML 4.0 Final//EN">
<html>
<head>
<meta charset="utf-8">
<meta generator="Ease 9.5 Revision 5">
<link rel="stylesheet" type="text/css" href="easestyle.css">
<title>Architecture design.writebackmux.Behavioral</title>
</head>
<body>
<div class="hdlw_banner"><a href="https://www.hdlworks.com">Generated by <b>Ease</b> for <i>chrisnielsen</i> on Fri Dec 13 09:05:10 2024</a></div>

<div class="hdlw_nav"><table><tr><td><a href="javascript:history.go(-1)"><img src="images/arrow_left.png">Back</a></td>
<td><a href="index.htm"><img src="images/ease.png">Index</a></td>
<td><a href="design_nus4l6t2.htm"><img src="images/library.png">design</a></td>
<td><a href="design_writebackmux_6qeahgl4.htm"><img src="images/symbol.png">writebackmux</a></td>
</tr>
</table>
</div>
<h1>Documentation for architecture design.writebackmux.Behavioral</h1><table class="tableContents"><tr>
<td class="grActive"><a href="design_writebackmux_Behavioral_g7t960q5.htm">Contents</a></td>
<td><a href="design_writebackmux_Behavioral_g7t960q5-d.htm">Side Data</a></td>
<td><a href="design_writebackmux_Behavioral_g7t960q5-h.htm">Generated HDL</a></td>
</tr></table>
<h2>VHDL contents</h2><pre class="DefaultText">
<span class="DefaultMargin">    1  </span><span class="DefaultComment">-- EASE/HDL begin --------------------------------------------------------------</span>
<span class="DefaultMargin">    2  </span><span class="DefaultComment">--</span>
<span class="DefaultMargin">    3  </span><span class="DefaultComment">-- Architecture 'Behavioral' of entity 'writebackmux'.</span>
<span class="DefaultMargin">    4  </span><span class="DefaultComment">--</span>
<span class="DefaultMargin">    5  </span><span class="DefaultComment">--------------------------------------------------------------------------------</span>
<span class="DefaultMargin">    6  </span><span class="DefaultComment">--</span>
<span class="DefaultMargin">    7  </span><span class="DefaultComment">-- Copy of the interface declaration:</span>
<span class="DefaultMargin">    8  </span><span class="DefaultComment">--</span>
<span class="DefaultMargin">    9  </span><span class="DefaultComment">--   port (</span>
<span class="DefaultMargin">   10  </span><span class="DefaultComment">--     memtoregcontrol : in     STD_LOGIC;</span>
<span class="DefaultMargin">   11  </span><span class="DefaultComment">--     read_data       : in     STD_LOGIC_VECTOR(31 downto 0);</span>
<span class="DefaultMargin">   12  </span><span class="DefaultComment">--     aluresult       : in     STD_LOGIC_VECTOR(31 downto 0);</span>
<span class="DefaultMargin">   13  </span><span class="DefaultComment">--     writebackdata   : out    STD_LOGIC_VECTOR(31 downto 0));</span>
<span class="DefaultMargin">   14  </span><span class="DefaultComment">-- </span>
<span class="DefaultMargin">   15  </span><span class="DefaultComment">-- EASE/HDL end ----------------------------------------------------------------</span>
<span class="DefaultMargin">   16  </span><span class="DefaultGroup1">architecture</span><span class="DefaultText"> Behavioral </span><span class="DefaultGroup1">of</span><span class="DefaultText"> writebackmux </span><span class="DefaultGroup1">is</span>
<span class="DefaultMargin">   17  </span><span class="DefaultGroup1">begin</span>
<span class="DefaultMargin">   18  </span><span class="DefaultText">    writebackdata &lt;= read_data </span><span class="DefaultGroup1">when</span><span class="DefaultText"> memtoregcontrol = </span><span class="DefaultStrings">'1'</span><span class="DefaultText"> </span><span class="DefaultGroup1">else</span><span class="DefaultText"> aluresult;</span>
<span class="DefaultMargin">   19  </span><span class="DefaultGroup1">end</span><span class="DefaultText"> </span><span class="DefaultGroup1">architecture</span><span class="DefaultText"> Behavioral ; </span><span class="DefaultComment">-- of writebackmux</span>
<span class="DefaultMargin">   20  </span>
</pre>
</body>
</html>
