<?xml version="1.0" encoding="UTF-8" ?>
<ManagerGraph version="2014.1" design_name="Manager_Top" compilation_phase="Original" hardwareBuild="false">
	<Node id="1" instanceName="fromcpu" type="Input">
		<Output clock="PCIE" name="fromcpu" type="PUSH 2" width="128">
			<Stream name="Stream_2" sink="15" />
		</Output>
	</Node>
	<Node id="5" instanceName="addrgen_cmd_fromlmem" type="AddrGen1DLinear">
		<Output clock="CCLK" name="addrgen_cmd_fromlmem_0" type="PUSH 1" width="64">
			<Stream name="Stream_8" sink="6" />
		</Output>
	</Node>
	<Node id="9" instanceName="fromlmem" type="InputFlexibleClock">
		<Output clock="STREAM" name="fromlmem" type="PULL el=1 ael=16" width="1536">
			<Stream name="Stream_10" sink="3" />
		</Output>
	</Node>
	<Node id="11" instanceName="addrgen_cmd_tolmem" type="AddrGen1DLinear">
		<Output clock="CCLK" name="addrgen_cmd_tolmem_0" type="PUSH 1" width="64">
			<Stream name="Stream_14" sink="12" />
		</Output>
	</Node>
	<Node id="32" instanceName="DRAM1198_void1247_in" type="InputFlexibleClock">
		<Output clock="STREAM" name="DRAM1198_void1247_in" type="PULL el=1 ael=16" width="1536">
			<Stream name="Stream_33" sink="0" />
		</Output>
	</Node>
	<Node id="15" instanceName="tolmem" type="OutputFlexibleClock">
		<Input clock="STREAM" name="tolmem" type="PUSH 16" width="1536">
			<Stream name="Stream_16" source="1" />
		</Input>
	</Node>
	<Node id="6" instanceName="cmd_fromlmem_0" type="OutputFlexibleClock">
		<Input clock="CCLK" name="cmd_fromlmem_0" type="PUSH 8" width="64">
			<Stream name="Stream_7" source="5" />
		</Input>
	</Node>
	<Node id="3" instanceName="tocpu" type="Output">
		<Input clock="PCIE" name="tocpu" type="PUSH 1" width="128">
			<Stream name="Stream_4" source="9" />
		</Input>
	</Node>
	<Node id="12" instanceName="cmd_tolmem_0" type="OutputFlexibleClock">
		<Input clock="CCLK" name="cmd_tolmem_0" type="PUSH 8" width="64">
			<Stream name="Stream_13" source="11" />
		</Input>
	</Node>
	<Node id="0" instanceName="TopKernel" type="Kernel">
		<PxgFile phase="original">Top-TopKernel-original.pxg</PxgFile>
		<PxgFile phase="final-simulation">Top-TopKernel-final-simulation.pxg</PxgFile>
		<Input clock="STREAM" name="DRAM1198_void1247_in" type="PULL el=1 ael=2" width="32">
			<Stream name="Stream_34" source="32" />
		</Input>
		<Output clock="STREAM" name="DRAM1198_void1247_in_cmd" type="PUSH 5" width="64">
			<Stream name="Stream_29" sink="30" />
		</Output>
		<Output clock="STREAM" name="DRAM1199_void1278_out_cmd" type="PUSH 5" width="64">
			<Stream name="Stream_23" sink="24" />
		</Output>
		<Output clock="STREAM" name="DRAM1199_void1278_out" type="PUSH 5" width="32">
			<Stream name="Stream_28" sink="26" />
		</Output>
		<Output clock="STREAM" name="intrCmd" type="PUSH 5" width="64">
			<Stream name="Stream_17" sink="18" />
		</Output>
		<Output clock="STREAM" name="intrStream" type="PUSH 5" width="32">
			<Stream name="Stream_22" sink="20" />
		</Output>
	</Node>
	<Node id="30" instanceName="cmd_DRAM1198_void1247_in" type="OutputFlexibleClock">
		<Input clock="STREAM" name="cmd_DRAM1198_void1247_in" type="PUSH 8" width="64">
			<Stream name="Stream_31" source="0" />
		</Input>
	</Node>
	<Node id="24" instanceName="cmd_DRAM1199_void1278_out" type="OutputFlexibleClock">
		<Input clock="STREAM" name="cmd_DRAM1199_void1278_out" type="PUSH 8" width="64">
			<Stream name="Stream_25" source="0" />
		</Input>
	</Node>
	<Node id="26" instanceName="DRAM1199_void1278_out" type="OutputFlexibleClock">
		<Input clock="STREAM" name="DRAM1199_void1278_out" type="PUSH 16" width="1536">
			<Stream name="Stream_27" source="0" />
		</Input>
	</Node>
	<Node id="18" instanceName="cmd_intrStream" type="OutputFlexibleClock">
		<Input clock="STREAM" name="cmd_intrStream" type="PUSH 8" width="64">
			<Stream name="Stream_19" source="0" />
		</Input>
	</Node>
	<Node id="20" instanceName="intrStream" type="OutputFlexibleClock">
		<Input clock="STREAM" name="intrStream" type="PUSH 16" width="1536">
			<Stream name="Stream_21" source="0" />
		</Input>
	</Node>
</ManagerGraph>
