<<<<<<< HEAD
{D:/faculty/CMP3/computer architecture/RISK-Processor/Adder.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/faculty/CMP3/computer architecture/RISK-Processor/Adder.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity adder
-- Compiling architecture a_Adder of adder

} {} {}}
=======

>>>>>>> 901899ea0d7f107fde0a45bec796e92f6e7657aa
