#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002722ac0 .scope module, "JKLatch" "JKLatch" 2 11;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q_value"
    .port_info 1 /OUTPUT 1 "QN_value"
    .port_info 2 /INPUT 1 "J"
    .port_info 3 /INPUT 1 "K"
    .port_info 4 /INPUT 1 "En"
o000000000275e618 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000027aede0 .functor NOT 1, o000000000275e618, C4<0>, C4<0>, C4<0>;
o000000000275e5e8 .functor BUFZ 1, C4<z>; HiZ drive
RS_000000000275e348 .resolv tri, L_00000000027b0320, v00000000027ae0b0_0;
L_00000000027aee50 .functor AND 1, o000000000275e5e8, RS_000000000275e348, C4<1>, C4<1>;
RS_000000000275e318 .resolv tri, L_00000000027b0190, v00000000027ae290_0;
L_00000000027aeec0 .functor AND 1, L_00000000027aede0, RS_000000000275e318, C4<1>, C4<1>;
L_00000000027aef30 .functor OR 1, L_00000000027aee50, L_00000000027aeec0, C4<0>, C4<0>;
v00000000027aeb50_0 .net "D", 0 0, L_00000000027aef30;  1 drivers
o000000000275e4c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000027ae010_0 .net "En", 0 0, o000000000275e4c8;  0 drivers
v00000000027ae5b0_0 .net "J", 0 0, o000000000275e5e8;  0 drivers
v00000000027ae830_0 .net "K", 0 0, o000000000275e618;  0 drivers
v00000000027ae470_0 .net8 "Q", 0 0, RS_000000000275e318;  2 drivers
v00000000027ae650_0 .net8 "QN", 0 0, RS_000000000275e348;  2 drivers
v00000000027ae0b0_0 .var "QN_value", 0 0;
v00000000027ae290_0 .var "Q_value", 0 0;
v00000000027ae6f0_0 .net "w_and1", 0 0, L_00000000027aee50;  1 drivers
v00000000027aebf0_0 .net "w_and2", 0 0, L_00000000027aeec0;  1 drivers
v00000000027aec90_0 .net "w_not1", 0 0, L_00000000027aede0;  1 drivers
S_0000000002756660 .scope module, "d_latch1" "DLatch" 2 26, 3 11 0, S_0000000002722ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "QN"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "En"
L_00000000027affb0 .functor NOT 1, L_00000000027aef30, C4<0>, C4<0>, C4<0>;
L_00000000027b0020 .functor AND 1, L_00000000027affb0, o000000000275e4c8, C4<1>, C4<1>;
L_00000000027b0090 .functor AND 1, L_00000000027aef30, o000000000275e4c8, C4<1>, C4<1>;
v00000000027adc00_0 .net "D", 0 0, L_00000000027aef30;  alias, 1 drivers
v00000000027adca0_0 .net "En", 0 0, o000000000275e4c8;  alias, 0 drivers
v00000000027ae1f0_0 .net8 "Q", 0 0, RS_000000000275e318;  alias, 2 drivers
v00000000027aea10_0 .net8 "QN", 0 0, RS_000000000275e348;  alias, 2 drivers
v00000000027aded0_0 .net "R", 0 0, L_00000000027b0020;  1 drivers
v00000000027aeab0_0 .net "S", 0 0, L_00000000027b0090;  1 drivers
v00000000027adf70_0 .net "w_not1", 0 0, L_00000000027affb0;  1 drivers
S_00000000027567e0 .scope module, "sr_latch1" "SRLatch" 3 24, 4 1 0, S_0000000002756660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "QN"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "S"
L_00000000027b0190 .functor NOR 1, L_00000000027b0020, RS_000000000275e348, C4<0>, C4<0>;
L_00000000027b0320 .functor NOR 1, L_00000000027b0090, RS_000000000275e318, C4<0>, C4<0>;
v000000000275b8e0_0 .net8 "Q", 0 0, RS_000000000275e318;  alias, 2 drivers
v0000000002756960_0 .net8 "QN", 0 0, RS_000000000275e348;  alias, 2 drivers
v0000000002722c40_0 .net "R", 0 0, L_00000000027b0020;  alias, 1 drivers
v0000000002722ce0_0 .net "S", 0 0, L_00000000027b0090;  alias, 1 drivers
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\JKLatch.v";
    "./DLatch.v";
    "./SRLatch.v";
