{
  "Top": "StreamingDataWidthConverter_hls_1",
  "RtlTop": "StreamingDataWidthConverter_hls_1",
  "RtlPrefix": "",
  "RtlSubPrefix": "StreamingDataWidthConverter_hls_1_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in0_V": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_uint<6>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "in0_V",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_V": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_uint<27>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_latency=0",
      "config_interface -m_axi_addr64=1",
      "config_compile -complex-mul-dsp=0",
      "config_compile -disable_unroll_code_size_check=1",
      "config_compile -pipeline_style=flp",
      "config_rtl -module_auto_prefix=1",
      "config_rtl -deadlock_detection=none",
      "config_export -format=ip_catalog"
    ],
    "DirectiveTcl": ["set_directive_top StreamingDataWidthConverter_hls_1 -name StreamingDataWidthConverter_hls_1"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "StreamingDataWidthConverter_hls_1"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "194691",
    "Latency": "194692"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "StreamingDataWidthConverter_hls_1",
    "Version": "1.0",
    "DisplayName": "Streamingdatawidthconverter_hls_1",
    "Revision": "2113813699",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_StreamingDataWidthConverter_hls_1_1_0.zip"
  },
  "Files": {
    "CSource": ["\/tmp\/finn_dev_root\/code_gen_ipgen_StreamingDataWidthConverter_hls_1_s6worver\/top_StreamingDataWidthConverter_hls_1.cpp"],
    "Vhdl": [
      "impl\/vhdl\/StreamingDataWidthConverter_hls_1_fifo_w54_d2_S.vhd",
      "impl\/vhdl\/StreamingDataWidthConverter_hls_1_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/StreamingDataWidthConverter_hls_1_regslice_both.vhd",
      "impl\/vhdl\/StreamingDataWidthConverter_hls_1_StreamingDataWidthConverter_Batch_6u_54u_194688u_s.vhd",
      "impl\/vhdl\/StreamingDataWidthConverter_hls_1_StreamingDataWidthConverter_Batch_54u_27u_21632u_s.vhd",
      "impl\/vhdl\/StreamingDataWidthConverter_hls_1.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/StreamingDataWidthConverter_hls_1_fifo_w54_d2_S.v",
      "impl\/verilog\/StreamingDataWidthConverter_hls_1_flow_control_loop_pipe.v",
      "impl\/verilog\/StreamingDataWidthConverter_hls_1_hls_deadlock_detection_unit.v",
      "impl\/verilog\/StreamingDataWidthConverter_hls_1_hls_deadlock_detector.vh",
      "impl\/verilog\/StreamingDataWidthConverter_hls_1_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/StreamingDataWidthConverter_hls_1_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/StreamingDataWidthConverter_hls_1_hls_deadlock_report_unit.vh",
      "impl\/verilog\/StreamingDataWidthConverter_hls_1_regslice_both.v",
      "impl\/verilog\/StreamingDataWidthConverter_hls_1_StreamingDataWidthConverter_Batch_6u_54u_194688u_s.v",
      "impl\/verilog\/StreamingDataWidthConverter_hls_1_StreamingDataWidthConverter_Batch_54u_27u_21632u_s.v",
      "impl\/verilog\/StreamingDataWidthConverter_hls_1.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/StreamingDataWidthConverter_hls_1.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "in0_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "in0_V_",
      "ports": [
        "in0_V_TDATA",
        "in0_V_TREADY",
        "in0_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "in0_V"
        }]
    },
    "out_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "out_V_",
      "ports": [
        "out_V_TDATA",
        "out_V_TREADY",
        "out_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out_V"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in0_V:out_V",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    }
  },
  "RtlPorts": {
    "in0_V_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "in0_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in0_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "StreamingDataWidthConverter_hls_1",
      "Instances": [
        {
          "ModuleName": "StreamingDataWidthConverter_Batch_6u_54u_194688u_s",
          "InstanceName": "StreamingDataWidthConverter_Batch_6u_54u_194688u_U0"
        },
        {
          "ModuleName": "StreamingDataWidthConverter_Batch_54u_27u_21632u_s",
          "InstanceName": "StreamingDataWidthConverter_Batch_54u_27u_21632u_U0"
        }
      ]
    },
    "Info": {
      "StreamingDataWidthConverter_Batch_6u_54u_194688u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "StreamingDataWidthConverter_Batch_54u_27u_21632u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "StreamingDataWidthConverter_hls_1": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "StreamingDataWidthConverter_Batch_6u_54u_194688u_s": {
        "Latency": {
          "LatencyBest": "194690",
          "LatencyAvg": "194690",
          "LatencyWorst": "194690",
          "PipelineII": "194690",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.591"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_557_3",
            "TripCount": "194688",
            "Latency": "194688",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "112",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "223",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "StreamingDataWidthConverter_Batch_54u_27u_21632u_s": {
        "Latency": {
          "LatencyBest": "43267",
          "LatencyAvg": "43267",
          "LatencyWorst": "43267",
          "PipelineII": "43267",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.311"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_526_1",
            "TripCount": "43264",
            "Latency": "43265",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "87",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "291",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "StreamingDataWidthConverter_hls_1": {
        "Latency": {
          "LatencyBest": "194692",
          "LatencyAvg": "194692",
          "LatencyWorst": "194692",
          "PipelineII": "194691",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.591"
        },
        "Area": {
          "FF": "298",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "582",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-11-08 14:19:46 +0000",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
