
---------- Begin Simulation Statistics ----------
final_tick                                 3708499000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 145120                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726124                       # Number of bytes of host memory used
host_op_rate                                   284402                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    81.00                       # Real time elapsed on the host
host_tick_rate                               45786743                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753976                       # Number of instructions simulated
sim_ops                                      23035139                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003708                       # Number of seconds simulated
sim_ticks                                  3708499000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12234800                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9768697                       # number of cc regfile writes
system.cpu.committedInsts                    11753976                       # Number of Instructions Simulated
system.cpu.committedOps                      23035139                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.631020                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.631020                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463817                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332285                       # number of floating regfile writes
system.cpu.idleCycles                          133066                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               122358                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2437777                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.427385                       # Inst execution rate
system.cpu.iew.exec_refs                      4910258                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     535098                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  500460                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4689936                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                207                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             11329                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               717458                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27260106                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4375160                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            280096                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25420913                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    636                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 77269                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 117116                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 78418                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            346                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41830                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80528                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33928454                       # num instructions consuming a value
system.cpu.iew.wb_count                      25256867                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627159                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21278536                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.405268                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25304090                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31876411                       # number of integer regfile reads
system.cpu.int_regfile_writes                19233367                       # number of integer regfile writes
system.cpu.ipc                               1.584735                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.584735                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166314      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17457774     67.93%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18971      0.07%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630589      2.45%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198420      0.77%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324150      1.26%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11149      0.04%     73.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55483      0.22%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1233      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98706      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49222      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2553284      9.93%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              370984      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866445      7.26%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178959      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25701009                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4639012                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9162829                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510556                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5037566                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      230621                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008973                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   98029     42.51%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    282      0.12%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     66      0.03%     42.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    82      0.04%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 1      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  14795      6.42%     49.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1364      0.59%     49.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            112420     48.75%     98.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3582      1.55%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21126304                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49765549                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20746311                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26447806                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27257830                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25701009                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2276                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4224961                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             11806                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2077                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6314256                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7283933                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.528452                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.372624                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1412377     19.39%     19.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              365145      5.01%     24.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              486747      6.68%     31.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1110044     15.24%     46.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1245184     17.09%     63.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1015974     13.95%     77.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              901550     12.38%     89.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              412964      5.67%     95.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              333948      4.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7283933                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.465149                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            282451                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           236122                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4689936                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              717458                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9786991                       # number of misc regfile reads
system.cpu.numCycles                          7416999                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3030                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9025                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          103                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        94833                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       191713                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4327                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2959                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1671                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1260                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3135                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3135                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2959                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        15119                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        15119                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  15119                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       496960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       496960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  496960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6094                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6094    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6094                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17247500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           32384250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3708499000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             90183                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        80005                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          852                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20831                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6697                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6697                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1877                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        88307                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4603                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       283988                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                288591                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       174464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11093568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11268032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6858                       # Total snoops (count)
system.tol2bus.snoopTraffic                    107136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           103737                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043736                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.209306                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  99303     95.73%     95.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4331      4.17%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    103      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103737                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          175041500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         142506499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2814499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3708499000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   46                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                90737                       # number of demand (read+write) hits
system.l2.demand_hits::total                    90783                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  46                       # number of overall hits
system.l2.overall_hits::.cpu.data               90737                       # number of overall hits
system.l2.overall_hits::total                   90783                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1829                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4267                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6096                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1829                       # number of overall misses
system.l2.overall_misses::.cpu.data              4267                       # number of overall misses
system.l2.overall_misses::total                  6096                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    146199500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    339871500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        486071000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    146199500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    339871500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       486071000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            95004                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                96879                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           95004                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               96879                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.975467                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.044914                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062924                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.975467                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.044914                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062924                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79934.117004                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79651.160066                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79736.056430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79934.117004                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79651.160066                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79736.056430                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1672                       # number of writebacks
system.l2.writebacks::total                      1672                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6095                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6095                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    127919500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    297152000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    425071500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    127919500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    297152000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    425071500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.975467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.044903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062914                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.975467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.044903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.062914                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69939.584472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69655.883732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69741.017227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69939.584472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69655.883732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69741.017227                       # average overall mshr miss latency
system.l2.replacements                           6856                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        78333                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            78333                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        78333                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        78333                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          852                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              852                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          852                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          852                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          401                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           401                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              3562                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3562                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3135                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3135                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    240958000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     240958000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          6697                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6697                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.468120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.468120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76860.606061                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76860.606061                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    209608000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    209608000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.468120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.468120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66860.606061                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66860.606061                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             46                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 46                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    146199500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    146199500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.975467                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.975467                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79934.117004                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79934.117004                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1829                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1829                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    127919500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127919500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.975467                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.975467                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69939.584472                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69939.584472                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         87175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             87175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     98913500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     98913500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        88307                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         88307                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.012819                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012819                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87379.416961                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87379.416961                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     87544000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     87544000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.012808                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012808                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77404.067197                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77404.067197                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3708499000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1964.843190                       # Cycle average of tags in use
system.l2.tags.total_refs                      191204                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8904                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.473944                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     491.741830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       160.323674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1312.777687                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.240108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.078283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.641005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.959396                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1830                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    392118                       # Number of tag accesses
system.l2.tags.data_accesses                   392118                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3708499000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      1671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004362217750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           96                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           96                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14507                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1554                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6094                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1671                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6094                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1671                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.76                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6094                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1671                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           96                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.197917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.751952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    318.716823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            93     96.88%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      2.08%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      1.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            96                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           96                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.166667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.114957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.366260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               49     51.04%     51.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      4.17%     55.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               29     30.21%     85.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      9.38%     94.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      2.08%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      3.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            96                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  390016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               106944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    105.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3708415500                       # Total gap between requests
system.mem_ctrls.avgGap                     477580.88                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       116992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       271616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       105472                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 31546995.158957842737                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 73241492.043007150292                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 28440617.079848207533                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1828                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4266                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1671                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     52680750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    121956250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  79312468500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28818.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28587.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  47464074.51                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       116992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       273024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        390016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       116992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       116992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       106944                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       106944                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1828                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4266                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6094                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1671                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1671                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     31546995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     73621160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        105168156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     31546995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     31546995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     28837543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        28837543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     28837543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     31546995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     73621160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       134005699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6072                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1648                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          283                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           44                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           51                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           69                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          162                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                60787000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              30360000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          174637000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10011.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28761.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4621                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1325                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.10                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.40                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1765                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   278.409065                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   170.799783                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   288.034717                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          712     40.34%     40.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          363     20.57%     60.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          193     10.93%     71.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          142      8.05%     79.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          114      6.46%     86.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           53      3.00%     89.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           44      2.49%     91.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           26      1.47%     93.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          118      6.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1765                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                388608                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             105472                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              104.788487                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               28.440617                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         5626320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2971485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       18392640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3471300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 292568640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    606434970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    913381920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1842847275                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   496.925380                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2368399750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    123760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1216339250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         7040040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3726690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       24961440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       5131260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 292568640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    563479770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    949554720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1846462560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   497.900245                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2462769250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    123760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1121969750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3708499000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3708499000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 117116                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1049065                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  633036                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1482                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4396664                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1086570                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28290342                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2791                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 412055                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 221069                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 288145                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27335                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37077106                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68982605                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36617667                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6946712                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398878                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6678222                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      13                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  16                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2420418                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3708499000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3708499000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       751395                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           751395                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       751395                       # number of overall hits
system.cpu.icache.overall_hits::total          751395                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2817                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2817                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2817                       # number of overall misses
system.cpu.icache.overall_misses::total          2817                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    200449000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    200449000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    200449000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    200449000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       754212                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       754212                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       754212                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       754212                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003735                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003735                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003735                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003735                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71156.904508                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71156.904508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71156.904508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71156.904508                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          866                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          852                       # number of writebacks
system.cpu.icache.writebacks::total               852                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          940                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          940                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          940                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          940                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1877                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1877                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1877                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1877                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149529000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149529000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149529000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149529000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002489                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002489                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002489                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002489                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79663.825253                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79663.825253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79663.825253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79663.825253                       # average overall mshr miss latency
system.cpu.icache.replacements                    852                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       751395                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          751395                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2817                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2817                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    200449000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    200449000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       754212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       754212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003735                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003735                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71156.904508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71156.904508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          940                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          940                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1877                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1877                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149529000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149529000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002489                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002489                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79663.825253                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79663.825253                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3708499000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1008.343098                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              753271                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1876                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            401.530384                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1008.343098                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984710                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984710                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          952                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6035572                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6035572                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3708499000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       82849                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  604854                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  603                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 346                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 262869                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  313                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    640                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4467566                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      535771                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           361                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           285                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3708499000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3708499000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3708499000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      755043                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           991                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3708499000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   752645                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1663553                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4221991                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                528628                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 117116                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2387336                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2852                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28899034                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11838                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31620603                       # The number of ROB reads
system.cpu.rob.writes                        55003825                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3995392                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3995392                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3997517                       # number of overall hits
system.cpu.dcache.overall_hits::total         3997517                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       841104                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         841104                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       841715                       # number of overall misses
system.cpu.dcache.overall_misses::total        841715                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7814518998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7814518998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7814518998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7814518998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4836496                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4836496                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4839232                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4839232                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.173908                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.173908                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.173936                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.173936                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  9290.788057                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9290.788057                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  9284.043884                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9284.043884                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12104                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               950                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.741053                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        78333                       # number of writebacks
system.cpu.dcache.writebacks::total             78333                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       746512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       746512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       746512                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       746512                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        94592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        94592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        95004                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        95004                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1430992498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1430992498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1437514498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1437514498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019558                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019558                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019632                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019632                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15128.049920                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15128.049920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15131.094459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15131.094459                       # average overall mshr miss latency
system.cpu.dcache.replacements                  93980                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3546837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3546837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       834402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        834402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7518593000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7518593000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4381239                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4381239                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.190449                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.190449                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9010.756206                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9010.756206                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       746507                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       746507                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        87895                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        87895                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1142061000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1142061000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020062                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020062                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12993.469481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12993.469481                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       448555                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         448555                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         6702                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6702                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    295925998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    295925998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455257                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455257                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44154.878842                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44154.878842                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6697                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6697                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    288931498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    288931498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014710                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014710                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43143.422129                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43143.422129                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2125                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2125                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          611                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          611                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2736                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2736                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.223319                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.223319                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          412                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          412                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      6522000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      6522000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150585                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150585                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 15830.097087                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 15830.097087                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3708499000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           985.166658                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4092521                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             95004                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.077355                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   985.166658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.962077                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.962077                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          670                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38808860                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38808860                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3708499000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3708499000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3079279                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2915992                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117363                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2534291                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2530262                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.841021                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   37217                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11892                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8770                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3122                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          470                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4171430                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115362                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      6696182                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.440041                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.514408                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2339954     34.94%     34.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          899549     13.43%     48.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          440755      6.58%     54.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          282910      4.22%     59.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          265407      3.96%     63.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           68742      1.03%     64.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           54613      0.82%     64.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           81682      1.22%     66.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2262570     33.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      6696182                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753976                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035139                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539671                       # Number of memory references committed
system.cpu.commit.loads                       4085082                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257299                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468242                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318903     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245180      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286838      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035139                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2262570                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753976                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035139                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             841710                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15886290                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3079279                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2576249                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6316029                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  239728                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  787                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5491                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    754214                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 20845                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7283933                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.158660                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.397808                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1790625     24.58%     24.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    65251      0.90%     25.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1831910     25.15%     50.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   135941      1.87%     52.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   155098      2.13%     54.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114191      1.57%     56.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   178307      2.45%     58.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   207562      2.85%     61.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2805048     38.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7283933                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.415165                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.141876                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
