module GerImm(
	input [31:0]iInst,
	output [31:0]oSaida
);

always @(*)
begin
	case({})
	
	endcase
end


endmodule 