PPA Report for hier_parity_gen.v (Module: hier_parity_gen)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 7
FF Count: 0
IO Count: 37
Cell Count: 112

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 6.210 ns

POWER METRICS:
-------------
Total Power Consumption: 2.023 W
