#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x215ebe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x215ed70 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x215cd50 .functor NOT 1, L_0x218e790, C4<0>, C4<0>, C4<0>;
L_0x218e4f0 .functor XOR 1, L_0x218e300, L_0x218e450, C4<0>, C4<0>;
L_0x218e680 .functor XOR 1, L_0x218e4f0, L_0x218e5b0, C4<0>, C4<0>;
v0x218d250_0 .net *"_ivl_10", 0 0, L_0x218e5b0;  1 drivers
v0x218d350_0 .net *"_ivl_12", 0 0, L_0x218e680;  1 drivers
v0x218d430_0 .net *"_ivl_2", 0 0, L_0x218e240;  1 drivers
v0x218d4f0_0 .net *"_ivl_4", 0 0, L_0x218e300;  1 drivers
v0x218d5d0_0 .net *"_ivl_6", 0 0, L_0x218e450;  1 drivers
v0x218d700_0 .net *"_ivl_8", 0 0, L_0x218e4f0;  1 drivers
v0x218d7e0_0 .var "clk", 0 0;
v0x218d880_0 .net "in1", 0 0, v0x218c720_0;  1 drivers
v0x218d920_0 .net "in2", 0 0, v0x218c7e0_0;  1 drivers
v0x218da50_0 .net "in3", 0 0, v0x218c880_0;  1 drivers
v0x218daf0_0 .net "out_dut", 0 0, v0x218cf30_0;  1 drivers
v0x218db90_0 .net "out_ref", 0 0, L_0x218e140;  1 drivers
v0x218dc60_0 .var/2u "stats1", 159 0;
v0x218dd00_0 .var/2u "strobe", 0 0;
v0x218dda0_0 .net "tb_match", 0 0, L_0x218e790;  1 drivers
v0x218de60_0 .net "tb_mismatch", 0 0, L_0x215cd50;  1 drivers
L_0x218e240 .concat [ 1 0 0 0], L_0x218e140;
L_0x218e300 .concat [ 1 0 0 0], L_0x218e140;
L_0x218e450 .concat [ 1 0 0 0], v0x218cf30_0;
L_0x218e5b0 .concat [ 1 0 0 0], L_0x218e140;
L_0x218e790 .cmp/eeq 1, L_0x218e240, L_0x218e680;
S_0x21696c0 .scope module, "good1" "reference_module" 3 73, 3 4 0, S_0x215ed70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /OUTPUT 1 "out";
L_0x216a160 .functor XOR 1, v0x218c720_0, v0x218c7e0_0, C4<0>, C4<0>;
L_0x215d610 .functor NOT 1, L_0x216a160, C4<0>, C4<0>, C4<0>;
L_0x218e140 .functor XOR 1, L_0x215d610, v0x218c880_0, C4<0>, C4<0>;
v0x215cfc0_0 .net *"_ivl_0", 0 0, L_0x216a160;  1 drivers
v0x215d060_0 .net *"_ivl_2", 0 0, L_0x215d610;  1 drivers
v0x218bfe0_0 .net "in1", 0 0, v0x218c720_0;  alias, 1 drivers
v0x218c080_0 .net "in2", 0 0, v0x218c7e0_0;  alias, 1 drivers
v0x218c140_0 .net "in3", 0 0, v0x218c880_0;  alias, 1 drivers
v0x218c250_0 .net "out", 0 0, L_0x218e140;  alias, 1 drivers
S_0x218c390 .scope module, "stim1" "stimulus_gen" 3 67, 3 15 0, S_0x215ed70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in1";
    .port_info 2 /OUTPUT 1 "in2";
    .port_info 3 /OUTPUT 1 "in3";
v0x218c640_0 .net "clk", 0 0, v0x218d7e0_0;  1 drivers
v0x218c720_0 .var "in1", 0 0;
v0x218c7e0_0 .var "in2", 0 0;
v0x218c880_0 .var "in3", 0 0;
E_0x2167040/0 .event negedge, v0x218c640_0;
E_0x2167040/1 .event posedge, v0x218c640_0;
E_0x2167040 .event/or E_0x2167040/0, E_0x2167040/1;
S_0x218c980 .scope module, "top_module1" "top_module" 3 79, 4 1 0, S_0x215ed70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /OUTPUT 1 "out";
v0x218cc40_0 .net "in1", 0 0, v0x218c720_0;  alias, 1 drivers
v0x218cd30_0 .net "in2", 0 0, v0x218c7e0_0;  alias, 1 drivers
v0x218ce40_0 .net "in3", 0 0, v0x218c880_0;  alias, 1 drivers
v0x218cf30_0 .var "out", 0 0;
E_0x2167290 .event anyedge, v0x218bfe0_0, v0x218c080_0, v0x218c140_0;
S_0x218d030 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 87, 3 87 0, S_0x215ed70;
 .timescale -12 -12;
E_0x21674f0 .event anyedge, v0x218dd00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x218dd00_0;
    %nor/r;
    %assign/vec4 v0x218dd00_0, 0;
    %wait E_0x21674f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x218c390;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2167040;
    %vpi_func 3 22 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x218c880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218c7e0_0, 0;
    %assign/vec4 v0x218c720_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x218c980;
T_2 ;
Ewait_0 .event/or E_0x2167290, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x218cc40_0;
    %load/vec4 v0x218cd30_0;
    %xor;
    %inv;
    %load/vec4 v0x218ce40_0;
    %xor;
    %store/vec4 v0x218cf30_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x215ed70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218d7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218dd00_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x215ed70;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x218d7e0_0;
    %inv;
    %store/vec4 v0x218d7e0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x215ed70;
T_5 ;
    %vpi_call/w 3 59 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 60 "$dumpvars", 32'sb00000000000000000000000000000001, v0x218c640_0, v0x218de60_0, v0x218d880_0, v0x218d920_0, v0x218da50_0, v0x218db90_0, v0x218daf0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x215ed70;
T_6 ;
    %load/vec4 v0x218dc60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x218dc60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x218dc60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 97 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.1 ;
    %load/vec4 v0x218dc60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x218dc60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 99 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 100 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x218dc60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x218dc60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 101 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x215ed70;
T_7 ;
    %wait E_0x2167040;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x218dc60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218dc60_0, 4, 32;
    %load/vec4 v0x218dda0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x218dc60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218dc60_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x218dc60_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218dc60_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x218db90_0;
    %load/vec4 v0x218db90_0;
    %load/vec4 v0x218daf0_0;
    %xor;
    %load/vec4 v0x218db90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x218dc60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 116 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218dc60_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x218dc60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218dc60_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/m2014_q4g/m2014_q4g_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/m2014_q4g/iter0/response6/top_module.sv";
