//A module called 'Multiplier' with three input signals named 'A', 'B', and 'CLK' and one output signal named 'OUT'
module Multiplier (A, B, CLK, OUT);
	//Define the input signals
	input A, B, CLK;
	//Define the output signal
	output OUT;
	//Define an intermediate signal for the product of inputs A and B
	wire [31:0] product;
	//Define a counter for the clock cycles
	reg [3:0] count = 0;
	//Define the initial state of the output signal
	assign OUT = 0;
	//Create a sequential always block to calculate the product
	always@(posedge CLK) begin
		//Increment the counter
		count = count + 1;
		//Calculate the product of A and B
		product = A * B;
		//Check if the counter has reached its maximum value
		if (count == 15) begin
			//Assign the product to the output signal
			OUT = product;
			//Reset the counter
			count = 0;
		end
	end
endmodule