Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Universal_Register_Heap_one_tb_behav xil_defaultlib.Universal_Register_Heap_one_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'Decoded_Output' [E:/Experiments-on-the-principles-of-computer-composition/Universal_Register_Heap_one/Universal_Register_Heap_one.srcs/sources_1/new/Universal_Register_Heap_one.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder_4to16
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Universal_Register_Heap_one
Compiling module xil_defaultlib.Universal_Register_Heap_one_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Universal_Register_Heap_one_tb_behav
