
*** Running vivado
    with args -log sistema_completo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sistema_completo.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sistema_completo.tcl -notrace
Command: synth_design -top sistema_completo -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2320 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 813.301 ; gain = 178.223
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sistema_completo' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/sources_1/new/sistema_completo.vhd:42]
INFO: [Synth 8-3491] module 'encoder' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/sources_1/new/encoder.vhd:34' bound to instance 'enc' of component 'encoder' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/sources_1/new/sistema_completo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'encoder' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/sources_1/new/encoder.vhd:43]
INFO: [Synth 8-3491] module 'arbitro' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/sources_1/new/arbitro.vhd:34' bound to instance 'arbitro_1' of component 'arbitro' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/sources_1/new/encoder.vhd:58]
INFO: [Synth 8-638] synthesizing module 'arbitro' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/sources_1/new/arbitro.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'arbitro' (1#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/sources_1/new/arbitro.vhd:41]
INFO: [Synth 8-3491] module 'encoder10_4' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/sources_1/new/encoder4_2.vhd:34' bound to instance 'encoder10_4_1' of component 'encoder10_4' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/sources_1/new/encoder.vhd:62]
INFO: [Synth 8-638] synthesizing module 'encoder10_4' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/sources_1/new/encoder4_2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'encoder10_4' (2#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/sources_1/new/encoder4_2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'encoder' (3#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/sources_1/new/encoder.vhd:43]
INFO: [Synth 8-3491] module 'display_manager' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/sources_1/new/display_manager.vhd:34' bound to instance 'disp' of component 'display_manager' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/sources_1/new/sistema_completo.vhd:64]
INFO: [Synth 8-638] synthesizing module 'display_manager' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/sources_1/new/display_manager.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'display_manager' (4#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/sources_1/new/display_manager.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'sistema_completo' (5#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/sources_1/new/sistema_completo.vhd:42]
WARNING: [Synth 8-3331] design arbitro has unconnected port x[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 877.137 ; gain = 242.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 877.137 ; gain = 242.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 877.137 ; gain = 242.059
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-50T-Master.xdc]
Finished Parsing XDC File [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-50T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-50T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sistema_completo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sistema_completo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 956.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 956.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 956.488 ; gain = 321.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 956.488 ; gain = 321.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 956.488 ; gain = 321.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 956.488 ; gain = 321.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module arbitro 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
Module encoder10_4 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design sistema_completo has port anode[7] driven by constant 1
WARNING: [Synth 8-3917] design sistema_completo has port anode[6] driven by constant 1
WARNING: [Synth 8-3917] design sistema_completo has port anode[5] driven by constant 1
WARNING: [Synth 8-3917] design sistema_completo has port anode[4] driven by constant 1
WARNING: [Synth 8-3917] design sistema_completo has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design sistema_completo has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design sistema_completo has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design sistema_completo has port anode[0] driven by constant 0
WARNING: [Synth 8-3331] design sistema_completo has unconnected port x[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 956.488 ; gain = 321.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 964.805 ; gain = 329.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 964.805 ; gain = 329.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 974.438 ; gain = 339.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 989.227 ; gain = 354.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 989.227 ; gain = 354.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 989.227 ; gain = 354.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 989.227 ; gain = 354.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 989.227 ; gain = 354.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 989.227 ; gain = 354.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     2|
|2     |LUT5 |     3|
|3     |LUT6 |     7|
|4     |IBUF |     9|
|5     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    37|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 989.227 ; gain = 354.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 989.227 ; gain = 274.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 989.227 ; gain = 354.148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1006.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1006.344 ; gain = 628.770
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1006.344 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/P-ASDi/Esercizio2/project_encoderBCD.runs/synth_1/sistema_completo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sistema_completo_utilization_synth.rpt -pb sistema_completo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 21 17:40:04 2022...
