
Nonblocking_Memory_Forensics_NonSecure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08040000  08040000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003050  080401f8  080401f8  000101f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000188  08043248  08043248  00013248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080433d0  080433d0  0001800c  2**0
                  CONTENTS
  4 .ARM          00000008  080433d0  080433d0  000133d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080433d8  080433d8  0001800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080433d8  080433d8  000133d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080433dc  080433dc  000133dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20018000  080433e0  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  2001800c  080433ec  0001800c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001810c  080433ec  0001810c  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0001800c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012328  00000000  00000000  00018042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f55  00000000  00000000  0002a36a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e08  00000000  00000000  0002c2c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d60  00000000  00000000  0002d0c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029711  00000000  00000000  0002de28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011d27  00000000  00000000  00057539  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010d24d  00000000  00000000  00069260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001764ad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c50  00000000  00000000  00176500  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080401f8 <__do_global_dtors_aux>:
 80401f8:	b510      	push	{r4, lr}
 80401fa:	4c05      	ldr	r4, [pc, #20]	; (8040210 <__do_global_dtors_aux+0x18>)
 80401fc:	7823      	ldrb	r3, [r4, #0]
 80401fe:	b933      	cbnz	r3, 804020e <__do_global_dtors_aux+0x16>
 8040200:	4b04      	ldr	r3, [pc, #16]	; (8040214 <__do_global_dtors_aux+0x1c>)
 8040202:	b113      	cbz	r3, 804020a <__do_global_dtors_aux+0x12>
 8040204:	4804      	ldr	r0, [pc, #16]	; (8040218 <__do_global_dtors_aux+0x20>)
 8040206:	e000      	b.n	804020a <__do_global_dtors_aux+0x12>
 8040208:	bf00      	nop
 804020a:	2301      	movs	r3, #1
 804020c:	7023      	strb	r3, [r4, #0]
 804020e:	bd10      	pop	{r4, pc}
 8040210:	2001800c 	.word	0x2001800c
 8040214:	00000000 	.word	0x00000000
 8040218:	0804320c 	.word	0x0804320c

0804021c <frame_dummy>:
 804021c:	b508      	push	{r3, lr}
 804021e:	4b03      	ldr	r3, [pc, #12]	; (804022c <frame_dummy+0x10>)
 8040220:	b11b      	cbz	r3, 804022a <frame_dummy+0xe>
 8040222:	4903      	ldr	r1, [pc, #12]	; (8040230 <frame_dummy+0x14>)
 8040224:	4803      	ldr	r0, [pc, #12]	; (8040234 <frame_dummy+0x18>)
 8040226:	e000      	b.n	804022a <frame_dummy+0xe>
 8040228:	bf00      	nop
 804022a:	bd08      	pop	{r3, pc}
 804022c:	00000000 	.word	0x00000000
 8040230:	20018010 	.word	0x20018010
 8040234:	0804320c 	.word	0x0804320c

08040238 <__aeabi_uldivmod>:
 8040238:	b953      	cbnz	r3, 8040250 <__aeabi_uldivmod+0x18>
 804023a:	b94a      	cbnz	r2, 8040250 <__aeabi_uldivmod+0x18>
 804023c:	2900      	cmp	r1, #0
 804023e:	bf08      	it	eq
 8040240:	2800      	cmpeq	r0, #0
 8040242:	bf1c      	itt	ne
 8040244:	f04f 31ff 	movne.w	r1, #4294967295
 8040248:	f04f 30ff 	movne.w	r0, #4294967295
 804024c:	f000 b982 	b.w	8040554 <__aeabi_idiv0>
 8040250:	f1ad 0c08 	sub.w	ip, sp, #8
 8040254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8040258:	f000 f806 	bl	8040268 <__udivmoddi4>
 804025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8040264:	b004      	add	sp, #16
 8040266:	4770      	bx	lr

08040268 <__udivmoddi4>:
 8040268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804026c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 804026e:	4604      	mov	r4, r0
 8040270:	460f      	mov	r7, r1
 8040272:	2b00      	cmp	r3, #0
 8040274:	d148      	bne.n	8040308 <__udivmoddi4+0xa0>
 8040276:	428a      	cmp	r2, r1
 8040278:	4694      	mov	ip, r2
 804027a:	d961      	bls.n	8040340 <__udivmoddi4+0xd8>
 804027c:	fab2 f382 	clz	r3, r2
 8040280:	b143      	cbz	r3, 8040294 <__udivmoddi4+0x2c>
 8040282:	f1c3 0120 	rsb	r1, r3, #32
 8040286:	409f      	lsls	r7, r3
 8040288:	fa02 fc03 	lsl.w	ip, r2, r3
 804028c:	409c      	lsls	r4, r3
 804028e:	fa20 f101 	lsr.w	r1, r0, r1
 8040292:	430f      	orrs	r7, r1
 8040294:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8040298:	fa1f fe8c 	uxth.w	lr, ip
 804029c:	0c22      	lsrs	r2, r4, #16
 804029e:	fbb7 f6f1 	udiv	r6, r7, r1
 80402a2:	fb01 7716 	mls	r7, r1, r6, r7
 80402a6:	fb06 f00e 	mul.w	r0, r6, lr
 80402aa:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80402ae:	4290      	cmp	r0, r2
 80402b0:	d908      	bls.n	80402c4 <__udivmoddi4+0x5c>
 80402b2:	eb1c 0202 	adds.w	r2, ip, r2
 80402b6:	f106 37ff 	add.w	r7, r6, #4294967295
 80402ba:	d202      	bcs.n	80402c2 <__udivmoddi4+0x5a>
 80402bc:	4290      	cmp	r0, r2
 80402be:	f200 8137 	bhi.w	8040530 <__udivmoddi4+0x2c8>
 80402c2:	463e      	mov	r6, r7
 80402c4:	1a12      	subs	r2, r2, r0
 80402c6:	b2a4      	uxth	r4, r4
 80402c8:	fbb2 f0f1 	udiv	r0, r2, r1
 80402cc:	fb01 2210 	mls	r2, r1, r0, r2
 80402d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80402d4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80402d8:	45a6      	cmp	lr, r4
 80402da:	d908      	bls.n	80402ee <__udivmoddi4+0x86>
 80402dc:	eb1c 0404 	adds.w	r4, ip, r4
 80402e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80402e4:	d202      	bcs.n	80402ec <__udivmoddi4+0x84>
 80402e6:	45a6      	cmp	lr, r4
 80402e8:	f200 811c 	bhi.w	8040524 <__udivmoddi4+0x2bc>
 80402ec:	4610      	mov	r0, r2
 80402ee:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80402f2:	eba4 040e 	sub.w	r4, r4, lr
 80402f6:	2600      	movs	r6, #0
 80402f8:	b11d      	cbz	r5, 8040302 <__udivmoddi4+0x9a>
 80402fa:	40dc      	lsrs	r4, r3
 80402fc:	2300      	movs	r3, #0
 80402fe:	e9c5 4300 	strd	r4, r3, [r5]
 8040302:	4631      	mov	r1, r6
 8040304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8040308:	428b      	cmp	r3, r1
 804030a:	d909      	bls.n	8040320 <__udivmoddi4+0xb8>
 804030c:	2d00      	cmp	r5, #0
 804030e:	f000 80fd 	beq.w	804050c <__udivmoddi4+0x2a4>
 8040312:	2600      	movs	r6, #0
 8040314:	e9c5 0100 	strd	r0, r1, [r5]
 8040318:	4630      	mov	r0, r6
 804031a:	4631      	mov	r1, r6
 804031c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8040320:	fab3 f683 	clz	r6, r3
 8040324:	2e00      	cmp	r6, #0
 8040326:	d14b      	bne.n	80403c0 <__udivmoddi4+0x158>
 8040328:	428b      	cmp	r3, r1
 804032a:	f0c0 80f2 	bcc.w	8040512 <__udivmoddi4+0x2aa>
 804032e:	4282      	cmp	r2, r0
 8040330:	f240 80ef 	bls.w	8040512 <__udivmoddi4+0x2aa>
 8040334:	4630      	mov	r0, r6
 8040336:	2d00      	cmp	r5, #0
 8040338:	d0e3      	beq.n	8040302 <__udivmoddi4+0x9a>
 804033a:	e9c5 4700 	strd	r4, r7, [r5]
 804033e:	e7e0      	b.n	8040302 <__udivmoddi4+0x9a>
 8040340:	b902      	cbnz	r2, 8040344 <__udivmoddi4+0xdc>
 8040342:	deff      	udf	#255	; 0xff
 8040344:	fab2 f382 	clz	r3, r2
 8040348:	2b00      	cmp	r3, #0
 804034a:	f040 809d 	bne.w	8040488 <__udivmoddi4+0x220>
 804034e:	1a89      	subs	r1, r1, r2
 8040350:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8040354:	b297      	uxth	r7, r2
 8040356:	2601      	movs	r6, #1
 8040358:	0c20      	lsrs	r0, r4, #16
 804035a:	fbb1 f2fe 	udiv	r2, r1, lr
 804035e:	fb0e 1112 	mls	r1, lr, r2, r1
 8040362:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8040366:	fb07 f002 	mul.w	r0, r7, r2
 804036a:	4288      	cmp	r0, r1
 804036c:	d90f      	bls.n	804038e <__udivmoddi4+0x126>
 804036e:	eb1c 0101 	adds.w	r1, ip, r1
 8040372:	f102 38ff 	add.w	r8, r2, #4294967295
 8040376:	bf2c      	ite	cs
 8040378:	f04f 0901 	movcs.w	r9, #1
 804037c:	f04f 0900 	movcc.w	r9, #0
 8040380:	4288      	cmp	r0, r1
 8040382:	d903      	bls.n	804038c <__udivmoddi4+0x124>
 8040384:	f1b9 0f00 	cmp.w	r9, #0
 8040388:	f000 80cf 	beq.w	804052a <__udivmoddi4+0x2c2>
 804038c:	4642      	mov	r2, r8
 804038e:	1a09      	subs	r1, r1, r0
 8040390:	b2a4      	uxth	r4, r4
 8040392:	fbb1 f0fe 	udiv	r0, r1, lr
 8040396:	fb0e 1110 	mls	r1, lr, r0, r1
 804039a:	fb00 f707 	mul.w	r7, r0, r7
 804039e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80403a2:	42a7      	cmp	r7, r4
 80403a4:	d908      	bls.n	80403b8 <__udivmoddi4+0x150>
 80403a6:	eb1c 0404 	adds.w	r4, ip, r4
 80403aa:	f100 31ff 	add.w	r1, r0, #4294967295
 80403ae:	d202      	bcs.n	80403b6 <__udivmoddi4+0x14e>
 80403b0:	42a7      	cmp	r7, r4
 80403b2:	f200 80b4 	bhi.w	804051e <__udivmoddi4+0x2b6>
 80403b6:	4608      	mov	r0, r1
 80403b8:	1be4      	subs	r4, r4, r7
 80403ba:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80403be:	e79b      	b.n	80402f8 <__udivmoddi4+0x90>
 80403c0:	f1c6 0720 	rsb	r7, r6, #32
 80403c4:	40b3      	lsls	r3, r6
 80403c6:	fa01 f406 	lsl.w	r4, r1, r6
 80403ca:	fa22 fc07 	lsr.w	ip, r2, r7
 80403ce:	40f9      	lsrs	r1, r7
 80403d0:	40b2      	lsls	r2, r6
 80403d2:	ea4c 0c03 	orr.w	ip, ip, r3
 80403d6:	fa20 f307 	lsr.w	r3, r0, r7
 80403da:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80403de:	431c      	orrs	r4, r3
 80403e0:	fa1f fe8c 	uxth.w	lr, ip
 80403e4:	fa00 f306 	lsl.w	r3, r0, r6
 80403e8:	0c20      	lsrs	r0, r4, #16
 80403ea:	fbb1 f8f9 	udiv	r8, r1, r9
 80403ee:	fb09 1118 	mls	r1, r9, r8, r1
 80403f2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80403f6:	fb08 f00e 	mul.w	r0, r8, lr
 80403fa:	4288      	cmp	r0, r1
 80403fc:	d90f      	bls.n	804041e <__udivmoddi4+0x1b6>
 80403fe:	eb1c 0101 	adds.w	r1, ip, r1
 8040402:	f108 3aff 	add.w	sl, r8, #4294967295
 8040406:	bf2c      	ite	cs
 8040408:	f04f 0b01 	movcs.w	fp, #1
 804040c:	f04f 0b00 	movcc.w	fp, #0
 8040410:	4288      	cmp	r0, r1
 8040412:	d903      	bls.n	804041c <__udivmoddi4+0x1b4>
 8040414:	f1bb 0f00 	cmp.w	fp, #0
 8040418:	f000 808d 	beq.w	8040536 <__udivmoddi4+0x2ce>
 804041c:	46d0      	mov	r8, sl
 804041e:	1a09      	subs	r1, r1, r0
 8040420:	b2a4      	uxth	r4, r4
 8040422:	fbb1 f0f9 	udiv	r0, r1, r9
 8040426:	fb09 1110 	mls	r1, r9, r0, r1
 804042a:	fb00 fe0e 	mul.w	lr, r0, lr
 804042e:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8040432:	458e      	cmp	lr, r1
 8040434:	d907      	bls.n	8040446 <__udivmoddi4+0x1de>
 8040436:	eb1c 0101 	adds.w	r1, ip, r1
 804043a:	f100 34ff 	add.w	r4, r0, #4294967295
 804043e:	d201      	bcs.n	8040444 <__udivmoddi4+0x1dc>
 8040440:	458e      	cmp	lr, r1
 8040442:	d87f      	bhi.n	8040544 <__udivmoddi4+0x2dc>
 8040444:	4620      	mov	r0, r4
 8040446:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 804044a:	eba1 010e 	sub.w	r1, r1, lr
 804044e:	fba0 9802 	umull	r9, r8, r0, r2
 8040452:	4541      	cmp	r1, r8
 8040454:	464c      	mov	r4, r9
 8040456:	46c6      	mov	lr, r8
 8040458:	d302      	bcc.n	8040460 <__udivmoddi4+0x1f8>
 804045a:	d106      	bne.n	804046a <__udivmoddi4+0x202>
 804045c:	454b      	cmp	r3, r9
 804045e:	d204      	bcs.n	804046a <__udivmoddi4+0x202>
 8040460:	3801      	subs	r0, #1
 8040462:	ebb9 0402 	subs.w	r4, r9, r2
 8040466:	eb68 0e0c 	sbc.w	lr, r8, ip
 804046a:	2d00      	cmp	r5, #0
 804046c:	d070      	beq.n	8040550 <__udivmoddi4+0x2e8>
 804046e:	1b1a      	subs	r2, r3, r4
 8040470:	eb61 010e 	sbc.w	r1, r1, lr
 8040474:	fa22 f306 	lsr.w	r3, r2, r6
 8040478:	fa01 f707 	lsl.w	r7, r1, r7
 804047c:	40f1      	lsrs	r1, r6
 804047e:	2600      	movs	r6, #0
 8040480:	431f      	orrs	r7, r3
 8040482:	e9c5 7100 	strd	r7, r1, [r5]
 8040486:	e73c      	b.n	8040302 <__udivmoddi4+0x9a>
 8040488:	fa02 fc03 	lsl.w	ip, r2, r3
 804048c:	f1c3 0020 	rsb	r0, r3, #32
 8040490:	fa01 f203 	lsl.w	r2, r1, r3
 8040494:	fa21 f600 	lsr.w	r6, r1, r0
 8040498:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 804049c:	fa24 f100 	lsr.w	r1, r4, r0
 80404a0:	fa1f f78c 	uxth.w	r7, ip
 80404a4:	409c      	lsls	r4, r3
 80404a6:	4311      	orrs	r1, r2
 80404a8:	fbb6 f0fe 	udiv	r0, r6, lr
 80404ac:	0c0a      	lsrs	r2, r1, #16
 80404ae:	fb0e 6610 	mls	r6, lr, r0, r6
 80404b2:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 80404b6:	fb00 f607 	mul.w	r6, r0, r7
 80404ba:	4296      	cmp	r6, r2
 80404bc:	d90e      	bls.n	80404dc <__udivmoddi4+0x274>
 80404be:	eb1c 0202 	adds.w	r2, ip, r2
 80404c2:	f100 38ff 	add.w	r8, r0, #4294967295
 80404c6:	bf2c      	ite	cs
 80404c8:	f04f 0901 	movcs.w	r9, #1
 80404cc:	f04f 0900 	movcc.w	r9, #0
 80404d0:	4296      	cmp	r6, r2
 80404d2:	d902      	bls.n	80404da <__udivmoddi4+0x272>
 80404d4:	f1b9 0f00 	cmp.w	r9, #0
 80404d8:	d031      	beq.n	804053e <__udivmoddi4+0x2d6>
 80404da:	4640      	mov	r0, r8
 80404dc:	1b92      	subs	r2, r2, r6
 80404de:	b289      	uxth	r1, r1
 80404e0:	fbb2 f6fe 	udiv	r6, r2, lr
 80404e4:	fb0e 2216 	mls	r2, lr, r6, r2
 80404e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80404ec:	fb06 f207 	mul.w	r2, r6, r7
 80404f0:	428a      	cmp	r2, r1
 80404f2:	d907      	bls.n	8040504 <__udivmoddi4+0x29c>
 80404f4:	eb1c 0101 	adds.w	r1, ip, r1
 80404f8:	f106 38ff 	add.w	r8, r6, #4294967295
 80404fc:	d201      	bcs.n	8040502 <__udivmoddi4+0x29a>
 80404fe:	428a      	cmp	r2, r1
 8040500:	d823      	bhi.n	804054a <__udivmoddi4+0x2e2>
 8040502:	4646      	mov	r6, r8
 8040504:	1a89      	subs	r1, r1, r2
 8040506:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 804050a:	e725      	b.n	8040358 <__udivmoddi4+0xf0>
 804050c:	462e      	mov	r6, r5
 804050e:	4628      	mov	r0, r5
 8040510:	e6f7      	b.n	8040302 <__udivmoddi4+0x9a>
 8040512:	1a84      	subs	r4, r0, r2
 8040514:	eb61 0303 	sbc.w	r3, r1, r3
 8040518:	2001      	movs	r0, #1
 804051a:	461f      	mov	r7, r3
 804051c:	e70b      	b.n	8040336 <__udivmoddi4+0xce>
 804051e:	4464      	add	r4, ip
 8040520:	3802      	subs	r0, #2
 8040522:	e749      	b.n	80403b8 <__udivmoddi4+0x150>
 8040524:	4464      	add	r4, ip
 8040526:	3802      	subs	r0, #2
 8040528:	e6e1      	b.n	80402ee <__udivmoddi4+0x86>
 804052a:	3a02      	subs	r2, #2
 804052c:	4461      	add	r1, ip
 804052e:	e72e      	b.n	804038e <__udivmoddi4+0x126>
 8040530:	3e02      	subs	r6, #2
 8040532:	4462      	add	r2, ip
 8040534:	e6c6      	b.n	80402c4 <__udivmoddi4+0x5c>
 8040536:	f1a8 0802 	sub.w	r8, r8, #2
 804053a:	4461      	add	r1, ip
 804053c:	e76f      	b.n	804041e <__udivmoddi4+0x1b6>
 804053e:	3802      	subs	r0, #2
 8040540:	4462      	add	r2, ip
 8040542:	e7cb      	b.n	80404dc <__udivmoddi4+0x274>
 8040544:	3802      	subs	r0, #2
 8040546:	4461      	add	r1, ip
 8040548:	e77d      	b.n	8040446 <__udivmoddi4+0x1de>
 804054a:	3e02      	subs	r6, #2
 804054c:	4461      	add	r1, ip
 804054e:	e7d9      	b.n	8040504 <__udivmoddi4+0x29c>
 8040550:	462e      	mov	r6, r5
 8040552:	e6d6      	b.n	8040302 <__udivmoddi4+0x9a>

08040554 <__aeabi_idiv0>:
 8040554:	4770      	bx	lr
 8040556:	bf00      	nop

08040558 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8040558:	b580      	push	{r7, lr}
 804055a:	b0c4      	sub	sp, #272	; 0x110
 804055c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t nsec_buf[261] = {
 804055e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8040562:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8040566:	4a17      	ldr	r2, [pc, #92]	; (80405c4 <main+0x6c>)
 8040568:	4618      	mov	r0, r3
 804056a:	4611      	mov	r1, r2
 804056c:	f240 1305 	movw	r3, #261	; 0x105
 8040570:	461a      	mov	r2, r3
 8040572:	f002 fe35 	bl	80431e0 <memcpy>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8040576:	f000 fa46 	bl	8040a06 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_DMA_Init();
 804057a:	f000 f8c3 	bl	8040704 <MX_DMA_Init>
  MX_GPIO_Init();
 804057e:	f000 f8e5 	bl	804074c <MX_GPIO_Init>
  MX_TIM4_Init();
 8040582:	f000 f821 	bl	80405c8 <MX_TIM4_Init>
  MX_USART3_UART_Init();
 8040586:	f000 f86f 	bl	8040668 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  //check memory one time
  SECURE_Send_Mem();
 804058a:	f002 fe4d 	bl	8043228 <__SECURE_Send_Mem_veneer>

  //modify a non-secure buffer
  for(int i = 0; i < 261; i++){
 804058e:	2300      	movs	r3, #0
 8040590:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8040594:	e00d      	b.n	80405b2 <main+0x5a>
	  nsec_buf[i] = 0x0;
 8040596:	f507 7388 	add.w	r3, r7, #272	; 0x110
 804059a:	f5a3 7286 	sub.w	r2, r3, #268	; 0x10c
 804059e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80405a2:	4413      	add	r3, r2
 80405a4:	2200      	movs	r2, #0
 80405a6:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < 261; i++){
 80405a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80405ac:	3301      	adds	r3, #1
 80405ae:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80405b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80405b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80405ba:	ddec      	ble.n	8040596 <main+0x3e>
  }
  //check memory again
  SECURE_Send_Mem();
 80405bc:	f002 fe34 	bl	8043228 <__SECURE_Send_Mem_veneer>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
 80405c0:	e7fe      	b.n	80405c0 <main+0x68>
 80405c2:	bf00      	nop
 80405c4:	08043248 	.word	0x08043248

080405c8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80405c8:	b580      	push	{r7, lr}
 80405ca:	b088      	sub	sp, #32
 80405cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80405ce:	f107 0310 	add.w	r3, r7, #16
 80405d2:	2200      	movs	r2, #0
 80405d4:	601a      	str	r2, [r3, #0]
 80405d6:	605a      	str	r2, [r3, #4]
 80405d8:	609a      	str	r2, [r3, #8]
 80405da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80405dc:	1d3b      	adds	r3, r7, #4
 80405de:	2200      	movs	r2, #0
 80405e0:	601a      	str	r2, [r3, #0]
 80405e2:	605a      	str	r2, [r3, #4]
 80405e4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80405e6:	4b1e      	ldr	r3, [pc, #120]	; (8040660 <MX_TIM4_Init+0x98>)
 80405e8:	4a1e      	ldr	r2, [pc, #120]	; (8040664 <MX_TIM4_Init+0x9c>)
 80405ea:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 10999;
 80405ec:	4b1c      	ldr	r3, [pc, #112]	; (8040660 <MX_TIM4_Init+0x98>)
 80405ee:	f642 22f7 	movw	r2, #10999	; 0x2af7
 80405f2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80405f4:	4b1a      	ldr	r3, [pc, #104]	; (8040660 <MX_TIM4_Init+0x98>)
 80405f6:	2200      	movs	r2, #0
 80405f8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000;
 80405fa:	4b19      	ldr	r3, [pc, #100]	; (8040660 <MX_TIM4_Init+0x98>)
 80405fc:	f242 7210 	movw	r2, #10000	; 0x2710
 8040600:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8040602:	4b17      	ldr	r3, [pc, #92]	; (8040660 <MX_TIM4_Init+0x98>)
 8040604:	2200      	movs	r2, #0
 8040606:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8040608:	4b15      	ldr	r3, [pc, #84]	; (8040660 <MX_TIM4_Init+0x98>)
 804060a:	2200      	movs	r2, #0
 804060c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 804060e:	4814      	ldr	r0, [pc, #80]	; (8040660 <MX_TIM4_Init+0x98>)
 8040610:	f001 fb08 	bl	8041c24 <HAL_TIM_Base_Init>
 8040614:	4603      	mov	r3, r0
 8040616:	2b00      	cmp	r3, #0
 8040618:	d001      	beq.n	804061e <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 804061a:	f000 f8e5 	bl	80407e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804061e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8040622:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8040624:	f107 0310 	add.w	r3, r7, #16
 8040628:	4619      	mov	r1, r3
 804062a:	480d      	ldr	r0, [pc, #52]	; (8040660 <MX_TIM4_Init+0x98>)
 804062c:	f001 fc70 	bl	8041f10 <HAL_TIM_ConfigClockSource>
 8040630:	4603      	mov	r3, r0
 8040632:	2b00      	cmp	r3, #0
 8040634:	d001      	beq.n	804063a <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8040636:	f000 f8d7 	bl	80407e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 804063a:	2300      	movs	r3, #0
 804063c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 804063e:	2300      	movs	r3, #0
 8040640:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8040642:	1d3b      	adds	r3, r7, #4
 8040644:	4619      	mov	r1, r3
 8040646:	4806      	ldr	r0, [pc, #24]	; (8040660 <MX_TIM4_Init+0x98>)
 8040648:	f001 fe94 	bl	8042374 <HAL_TIMEx_MasterConfigSynchronization>
 804064c:	4603      	mov	r3, r0
 804064e:	2b00      	cmp	r3, #0
 8040650:	d001      	beq.n	8040656 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8040652:	f000 f8c9 	bl	80407e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8040656:	bf00      	nop
 8040658:	3720      	adds	r7, #32
 804065a:	46bd      	mov	sp, r7
 804065c:	bd80      	pop	{r7, pc}
 804065e:	bf00      	nop
 8040660:	20018028 	.word	0x20018028
 8040664:	40000800 	.word	0x40000800

08040668 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8040668:	b580      	push	{r7, lr}
 804066a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 804066c:	4b23      	ldr	r3, [pc, #140]	; (80406fc <MX_USART3_UART_Init+0x94>)
 804066e:	4a24      	ldr	r2, [pc, #144]	; (8040700 <MX_USART3_UART_Init+0x98>)
 8040670:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8040672:	4b22      	ldr	r3, [pc, #136]	; (80406fc <MX_USART3_UART_Init+0x94>)
 8040674:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8040678:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 804067a:	4b20      	ldr	r3, [pc, #128]	; (80406fc <MX_USART3_UART_Init+0x94>)
 804067c:	2200      	movs	r2, #0
 804067e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8040680:	4b1e      	ldr	r3, [pc, #120]	; (80406fc <MX_USART3_UART_Init+0x94>)
 8040682:	2200      	movs	r2, #0
 8040684:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_ODD;
 8040686:	4b1d      	ldr	r3, [pc, #116]	; (80406fc <MX_USART3_UART_Init+0x94>)
 8040688:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 804068c:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 804068e:	4b1b      	ldr	r3, [pc, #108]	; (80406fc <MX_USART3_UART_Init+0x94>)
 8040690:	220c      	movs	r2, #12
 8040692:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8040694:	4b19      	ldr	r3, [pc, #100]	; (80406fc <MX_USART3_UART_Init+0x94>)
 8040696:	2200      	movs	r2, #0
 8040698:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 804069a:	4b18      	ldr	r3, [pc, #96]	; (80406fc <MX_USART3_UART_Init+0x94>)
 804069c:	2200      	movs	r2, #0
 804069e:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80406a0:	4b16      	ldr	r3, [pc, #88]	; (80406fc <MX_USART3_UART_Init+0x94>)
 80406a2:	2200      	movs	r2, #0
 80406a4:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80406a6:	4b15      	ldr	r3, [pc, #84]	; (80406fc <MX_USART3_UART_Init+0x94>)
 80406a8:	2200      	movs	r2, #0
 80406aa:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80406ac:	4b13      	ldr	r3, [pc, #76]	; (80406fc <MX_USART3_UART_Init+0x94>)
 80406ae:	2200      	movs	r2, #0
 80406b0:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80406b2:	4812      	ldr	r0, [pc, #72]	; (80406fc <MX_USART3_UART_Init+0x94>)
 80406b4:	f001 ff04 	bl	80424c0 <HAL_UART_Init>
 80406b8:	4603      	mov	r3, r0
 80406ba:	2b00      	cmp	r3, #0
 80406bc:	d001      	beq.n	80406c2 <MX_USART3_UART_Init+0x5a>
  {
    Error_Handler();
 80406be:	f000 f893 	bl	80407e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80406c2:	2100      	movs	r1, #0
 80406c4:	480d      	ldr	r0, [pc, #52]	; (80406fc <MX_USART3_UART_Init+0x94>)
 80406c6:	f002 fc9d 	bl	8043004 <HAL_UARTEx_SetTxFifoThreshold>
 80406ca:	4603      	mov	r3, r0
 80406cc:	2b00      	cmp	r3, #0
 80406ce:	d001      	beq.n	80406d4 <MX_USART3_UART_Init+0x6c>
  {
    Error_Handler();
 80406d0:	f000 f88a 	bl	80407e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80406d4:	2100      	movs	r1, #0
 80406d6:	4809      	ldr	r0, [pc, #36]	; (80406fc <MX_USART3_UART_Init+0x94>)
 80406d8:	f002 fcd2 	bl	8043080 <HAL_UARTEx_SetRxFifoThreshold>
 80406dc:	4603      	mov	r3, r0
 80406de:	2b00      	cmp	r3, #0
 80406e0:	d001      	beq.n	80406e6 <MX_USART3_UART_Init+0x7e>
  {
    Error_Handler();
 80406e2:	f000 f881 	bl	80407e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80406e6:	4805      	ldr	r0, [pc, #20]	; (80406fc <MX_USART3_UART_Init+0x94>)
 80406e8:	f002 fc53 	bl	8042f92 <HAL_UARTEx_DisableFifoMode>
 80406ec:	4603      	mov	r3, r0
 80406ee:	2b00      	cmp	r3, #0
 80406f0:	d001      	beq.n	80406f6 <MX_USART3_UART_Init+0x8e>
  {
    Error_Handler();
 80406f2:	f000 f879 	bl	80407e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80406f6:	bf00      	nop
 80406f8:	bd80      	pop	{r7, pc}
 80406fa:	bf00      	nop
 80406fc:	20018074 	.word	0x20018074
 8040700:	40004800 	.word	0x40004800

08040704 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8040704:	b480      	push	{r7}
 8040706:	b083      	sub	sp, #12
 8040708:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 804070a:	4b0f      	ldr	r3, [pc, #60]	; (8040748 <MX_DMA_Init+0x44>)
 804070c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 804070e:	4a0e      	ldr	r2, [pc, #56]	; (8040748 <MX_DMA_Init+0x44>)
 8040710:	f043 0304 	orr.w	r3, r3, #4
 8040714:	6493      	str	r3, [r2, #72]	; 0x48
 8040716:	4b0c      	ldr	r3, [pc, #48]	; (8040748 <MX_DMA_Init+0x44>)
 8040718:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 804071a:	f003 0304 	and.w	r3, r3, #4
 804071e:	607b      	str	r3, [r7, #4]
 8040720:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8040722:	4b09      	ldr	r3, [pc, #36]	; (8040748 <MX_DMA_Init+0x44>)
 8040724:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8040726:	4a08      	ldr	r2, [pc, #32]	; (8040748 <MX_DMA_Init+0x44>)
 8040728:	f043 0301 	orr.w	r3, r3, #1
 804072c:	6493      	str	r3, [r2, #72]	; 0x48
 804072e:	4b06      	ldr	r3, [pc, #24]	; (8040748 <MX_DMA_Init+0x44>)
 8040730:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8040732:	f003 0301 	and.w	r3, r3, #1
 8040736:	603b      	str	r3, [r7, #0]
 8040738:	683b      	ldr	r3, [r7, #0]

}
 804073a:	bf00      	nop
 804073c:	370c      	adds	r7, #12
 804073e:	46bd      	mov	sp, r7
 8040740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040744:	4770      	bx	lr
 8040746:	bf00      	nop
 8040748:	40021000 	.word	0x40021000

0804074c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 804074c:	b580      	push	{r7, lr}
 804074e:	b088      	sub	sp, #32
 8040750:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8040752:	f107 030c 	add.w	r3, r7, #12
 8040756:	2200      	movs	r2, #0
 8040758:	601a      	str	r2, [r3, #0]
 804075a:	605a      	str	r2, [r3, #4]
 804075c:	609a      	str	r2, [r3, #8]
 804075e:	60da      	str	r2, [r3, #12]
 8040760:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8040762:	4b1e      	ldr	r3, [pc, #120]	; (80407dc <MX_GPIO_Init+0x90>)
 8040764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8040766:	4a1d      	ldr	r2, [pc, #116]	; (80407dc <MX_GPIO_Init+0x90>)
 8040768:	f043 0304 	orr.w	r3, r3, #4
 804076c:	64d3      	str	r3, [r2, #76]	; 0x4c
 804076e:	4b1b      	ldr	r3, [pc, #108]	; (80407dc <MX_GPIO_Init+0x90>)
 8040770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8040772:	f003 0304 	and.w	r3, r3, #4
 8040776:	60bb      	str	r3, [r7, #8]
 8040778:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 804077a:	4b18      	ldr	r3, [pc, #96]	; (80407dc <MX_GPIO_Init+0x90>)
 804077c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 804077e:	4a17      	ldr	r2, [pc, #92]	; (80407dc <MX_GPIO_Init+0x90>)
 8040780:	f043 0308 	orr.w	r3, r3, #8
 8040784:	64d3      	str	r3, [r2, #76]	; 0x4c
 8040786:	4b15      	ldr	r3, [pc, #84]	; (80407dc <MX_GPIO_Init+0x90>)
 8040788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 804078a:	f003 0308 	and.w	r3, r3, #8
 804078e:	607b      	str	r3, [r7, #4]
 8040790:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WHITE_LED_GPIO_Port, WHITE_LED_Pin, GPIO_PIN_RESET);
 8040792:	2200      	movs	r2, #0
 8040794:	2140      	movs	r1, #64	; 0x40
 8040796:	4812      	ldr	r0, [pc, #72]	; (80407e0 <MX_GPIO_Init+0x94>)
 8040798:	f000 fc3c 	bl	8041014 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : WHITE_LED_Pin */
  GPIO_InitStruct.Pin = WHITE_LED_Pin;
 804079c:	2340      	movs	r3, #64	; 0x40
 804079e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80407a0:	2301      	movs	r3, #1
 80407a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80407a4:	2300      	movs	r3, #0
 80407a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80407a8:	2300      	movs	r3, #0
 80407aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(WHITE_LED_GPIO_Port, &GPIO_InitStruct);
 80407ac:	f107 030c 	add.w	r3, r7, #12
 80407b0:	4619      	mov	r1, r3
 80407b2:	480b      	ldr	r0, [pc, #44]	; (80407e0 <MX_GPIO_Init+0x94>)
 80407b4:	f000 faae 	bl	8040d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : IR_SENSOR_PIN_Pin */
  GPIO_InitStruct.Pin = IR_SENSOR_PIN_Pin;
 80407b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80407bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80407be:	2300      	movs	r3, #0
 80407c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80407c2:	2301      	movs	r3, #1
 80407c4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(IR_SENSOR_PIN_GPIO_Port, &GPIO_InitStruct);
 80407c6:	f107 030c 	add.w	r3, r7, #12
 80407ca:	4619      	mov	r1, r3
 80407cc:	4805      	ldr	r0, [pc, #20]	; (80407e4 <MX_GPIO_Init+0x98>)
 80407ce:	f000 faa1 	bl	8040d14 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80407d2:	bf00      	nop
 80407d4:	3720      	adds	r7, #32
 80407d6:	46bd      	mov	sp, r7
 80407d8:	bd80      	pop	{r7, pc}
 80407da:	bf00      	nop
 80407dc:	40021000 	.word	0x40021000
 80407e0:	42020800 	.word	0x42020800
 80407e4:	42020c00 	.word	0x42020c00

080407e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80407e8:	b480      	push	{r7}
 80407ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80407ec:	b672      	cpsid	i
}
 80407ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80407f0:	e7fe      	b.n	80407f0 <Error_Handler+0x8>
	...

080407f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80407f4:	b480      	push	{r7}
 80407f6:	b083      	sub	sp, #12
 80407f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80407fa:	4b0f      	ldr	r3, [pc, #60]	; (8040838 <HAL_MspInit+0x44>)
 80407fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80407fe:	4a0e      	ldr	r2, [pc, #56]	; (8040838 <HAL_MspInit+0x44>)
 8040800:	f043 0301 	orr.w	r3, r3, #1
 8040804:	6613      	str	r3, [r2, #96]	; 0x60
 8040806:	4b0c      	ldr	r3, [pc, #48]	; (8040838 <HAL_MspInit+0x44>)
 8040808:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 804080a:	f003 0301 	and.w	r3, r3, #1
 804080e:	607b      	str	r3, [r7, #4]
 8040810:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8040812:	4b09      	ldr	r3, [pc, #36]	; (8040838 <HAL_MspInit+0x44>)
 8040814:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8040816:	4a08      	ldr	r2, [pc, #32]	; (8040838 <HAL_MspInit+0x44>)
 8040818:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 804081c:	6593      	str	r3, [r2, #88]	; 0x58
 804081e:	4b06      	ldr	r3, [pc, #24]	; (8040838 <HAL_MspInit+0x44>)
 8040820:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8040822:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8040826:	603b      	str	r3, [r7, #0]
 8040828:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 804082a:	bf00      	nop
 804082c:	370c      	adds	r7, #12
 804082e:	46bd      	mov	sp, r7
 8040830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040834:	4770      	bx	lr
 8040836:	bf00      	nop
 8040838:	40021000 	.word	0x40021000

0804083c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 804083c:	b580      	push	{r7, lr}
 804083e:	b084      	sub	sp, #16
 8040840:	af00      	add	r7, sp, #0
 8040842:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8040844:	687b      	ldr	r3, [r7, #4]
 8040846:	681b      	ldr	r3, [r3, #0]
 8040848:	4a0d      	ldr	r2, [pc, #52]	; (8040880 <HAL_TIM_Base_MspInit+0x44>)
 804084a:	4293      	cmp	r3, r2
 804084c:	d113      	bne.n	8040876 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 804084e:	4b0d      	ldr	r3, [pc, #52]	; (8040884 <HAL_TIM_Base_MspInit+0x48>)
 8040850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8040852:	4a0c      	ldr	r2, [pc, #48]	; (8040884 <HAL_TIM_Base_MspInit+0x48>)
 8040854:	f043 0304 	orr.w	r3, r3, #4
 8040858:	6593      	str	r3, [r2, #88]	; 0x58
 804085a:	4b0a      	ldr	r3, [pc, #40]	; (8040884 <HAL_TIM_Base_MspInit+0x48>)
 804085c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 804085e:	f003 0304 	and.w	r3, r3, #4
 8040862:	60fb      	str	r3, [r7, #12]
 8040864:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8040866:	2200      	movs	r2, #0
 8040868:	2100      	movs	r1, #0
 804086a:	202f      	movs	r0, #47	; 0x2f
 804086c:	f000 fa1d 	bl	8040caa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8040870:	202f      	movs	r0, #47	; 0x2f
 8040872:	f000 fa34 	bl	8040cde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8040876:	bf00      	nop
 8040878:	3710      	adds	r7, #16
 804087a:	46bd      	mov	sp, r7
 804087c:	bd80      	pop	{r7, pc}
 804087e:	bf00      	nop
 8040880:	40000800 	.word	0x40000800
 8040884:	40021000 	.word	0x40021000

08040888 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8040888:	b580      	push	{r7, lr}
 804088a:	b0ae      	sub	sp, #184	; 0xb8
 804088c:	af00      	add	r7, sp, #0
 804088e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8040890:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8040894:	2200      	movs	r2, #0
 8040896:	601a      	str	r2, [r3, #0]
 8040898:	605a      	str	r2, [r3, #4]
 804089a:	609a      	str	r2, [r3, #8]
 804089c:	60da      	str	r2, [r3, #12]
 804089e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80408a0:	f107 0310 	add.w	r3, r7, #16
 80408a4:	2294      	movs	r2, #148	; 0x94
 80408a6:	2100      	movs	r1, #0
 80408a8:	4618      	mov	r0, r3
 80408aa:	f002 fca6 	bl	80431fa <memset>
  if(huart->Instance==USART3)
 80408ae:	687b      	ldr	r3, [r7, #4]
 80408b0:	681b      	ldr	r3, [r3, #0]
 80408b2:	4a21      	ldr	r2, [pc, #132]	; (8040938 <HAL_UART_MspInit+0xb0>)
 80408b4:	4293      	cmp	r3, r2
 80408b6:	d13b      	bne.n	8040930 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80408b8:	2304      	movs	r3, #4
 80408ba:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80408bc:	2300      	movs	r3, #0
 80408be:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80408c0:	f107 0310 	add.w	r3, r7, #16
 80408c4:	4618      	mov	r0, r3
 80408c6:	f000 fc97 	bl	80411f8 <HAL_RCCEx_PeriphCLKConfig>
 80408ca:	4603      	mov	r3, r0
 80408cc:	2b00      	cmp	r3, #0
 80408ce:	d001      	beq.n	80408d4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80408d0:	f7ff ff8a 	bl	80407e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80408d4:	4b19      	ldr	r3, [pc, #100]	; (804093c <HAL_UART_MspInit+0xb4>)
 80408d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80408d8:	4a18      	ldr	r2, [pc, #96]	; (804093c <HAL_UART_MspInit+0xb4>)
 80408da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80408de:	6593      	str	r3, [r2, #88]	; 0x58
 80408e0:	4b16      	ldr	r3, [pc, #88]	; (804093c <HAL_UART_MspInit+0xb4>)
 80408e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80408e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80408e8:	60fb      	str	r3, [r7, #12]
 80408ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80408ec:	4b13      	ldr	r3, [pc, #76]	; (804093c <HAL_UART_MspInit+0xb4>)
 80408ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80408f0:	4a12      	ldr	r2, [pc, #72]	; (804093c <HAL_UART_MspInit+0xb4>)
 80408f2:	f043 0304 	orr.w	r3, r3, #4
 80408f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80408f8:	4b10      	ldr	r3, [pc, #64]	; (804093c <HAL_UART_MspInit+0xb4>)
 80408fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80408fc:	f003 0304 	and.w	r3, r3, #4
 8040900:	60bb      	str	r3, [r7, #8]
 8040902:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC11     ------> USART3_RX
    PC10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 8040904:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8040908:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804090c:	2302      	movs	r3, #2
 804090e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040912:	2300      	movs	r3, #0
 8040914:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8040918:	2300      	movs	r3, #0
 804091a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 804091e:	2307      	movs	r3, #7
 8040920:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8040924:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8040928:	4619      	mov	r1, r3
 804092a:	4805      	ldr	r0, [pc, #20]	; (8040940 <HAL_UART_MspInit+0xb8>)
 804092c:	f000 f9f2 	bl	8040d14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8040930:	bf00      	nop
 8040932:	37b8      	adds	r7, #184	; 0xb8
 8040934:	46bd      	mov	sp, r7
 8040936:	bd80      	pop	{r7, pc}
 8040938:	40004800 	.word	0x40004800
 804093c:	40021000 	.word	0x40021000
 8040940:	42020800 	.word	0x42020800

08040944 <MemManage_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8040944:	b480      	push	{r7}
 8040946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8040948:	e7fe      	b.n	8040948 <MemManage_Handler+0x4>

0804094a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 804094a:	b480      	push	{r7}
 804094c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 804094e:	e7fe      	b.n	804094e <UsageFault_Handler+0x4>

08040950 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8040950:	b480      	push	{r7}
 8040952:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8040954:	bf00      	nop
 8040956:	46bd      	mov	sp, r7
 8040958:	f85d 7b04 	ldr.w	r7, [sp], #4
 804095c:	4770      	bx	lr

0804095e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 804095e:	b480      	push	{r7}
 8040960:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8040962:	bf00      	nop
 8040964:	46bd      	mov	sp, r7
 8040966:	f85d 7b04 	ldr.w	r7, [sp], #4
 804096a:	4770      	bx	lr

0804096c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 804096c:	b580      	push	{r7, lr}
 804096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8040970:	f000 f8a0 	bl	8040ab4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8040974:	bf00      	nop
 8040976:	bd80      	pop	{r7, pc}

08040978 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8040978:	b580      	push	{r7, lr}
 804097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
//	SECURE_Send_Mem_Block();
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 804097c:	4802      	ldr	r0, [pc, #8]	; (8040988 <TIM4_IRQHandler+0x10>)
 804097e:	f001 f9a8 	bl	8041cd2 <HAL_TIM_IRQHandler>
//  SECURE_Send_Mem_Block();
//  long end = HAL_GetTick();
//  SECURE_print_Num("Total time taken: ", end-start);
//  return;
  /* USER CODE END TIM4_IRQn 1 */
}
 8040982:	bf00      	nop
 8040984:	bd80      	pop	{r7, pc}
 8040986:	bf00      	nop
 8040988:	20018028 	.word	0x20018028

0804098c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 804098c:	b480      	push	{r7}
 804098e:	af00      	add	r7, sp, #0
#endif

  /* Non-secure main application shall call SystemCoreClockUpdate() to update */
  /* the SystemCoreClock variable to insure non-secure application relies on  */
  /* the initial clock reference set by secure application.                   */
}
 8040990:	bf00      	nop
 8040992:	46bd      	mov	sp, r7
 8040994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040998:	4770      	bx	lr
	...

0804099c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 804099c:	b580      	push	{r7, lr}
 804099e:	af00      	add	r7, sp, #0
  /* Get the SystemCoreClock value from the secure domain */
  SystemCoreClock = SECURE_SystemCoreClockUpdate();
 80409a0:	f002 fc4a 	bl	8043238 <__SECURE_SystemCoreClockUpdate_veneer>
 80409a4:	4603      	mov	r3, r0
 80409a6:	4a02      	ldr	r2, [pc, #8]	; (80409b0 <SystemCoreClockUpdate+0x14>)
 80409a8:	6013      	str	r3, [r2, #0]
}
 80409aa:	bf00      	nop
 80409ac:	bd80      	pop	{r7, pc}
 80409ae:	bf00      	nop
 80409b0:	20018000 	.word	0x20018000

080409b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80409b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80409ec <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80409b8:	f7ff ffe8 	bl	804098c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80409bc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80409be:	e003      	b.n	80409c8 <LoopCopyDataInit>

080409c0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80409c0:	4b0b      	ldr	r3, [pc, #44]	; (80409f0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80409c2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80409c4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80409c6:	3104      	adds	r1, #4

080409c8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80409c8:	480a      	ldr	r0, [pc, #40]	; (80409f4 <LoopForever+0xa>)
	ldr	r3, =_edata
 80409ca:	4b0b      	ldr	r3, [pc, #44]	; (80409f8 <LoopForever+0xe>)
	adds	r2, r0, r1
 80409cc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80409ce:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80409d0:	d3f6      	bcc.n	80409c0 <CopyDataInit>
	ldr	r2, =_sbss
 80409d2:	4a0a      	ldr	r2, [pc, #40]	; (80409fc <LoopForever+0x12>)
	b	LoopFillZerobss
 80409d4:	e002      	b.n	80409dc <LoopFillZerobss>

080409d6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80409d6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80409d8:	f842 3b04 	str.w	r3, [r2], #4

080409dc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80409dc:	4b08      	ldr	r3, [pc, #32]	; (8040a00 <LoopForever+0x16>)
	cmp	r2, r3
 80409de:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80409e0:	d3f9      	bcc.n	80409d6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80409e2:	f002 fbd9 	bl	8043198 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80409e6:	f7ff fdb7 	bl	8040558 <main>

080409ea <LoopForever>:

LoopForever:
    b LoopForever
 80409ea:	e7fe      	b.n	80409ea <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80409ec:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 80409f0:	080433e0 	.word	0x080433e0
	ldr	r0, =_sdata
 80409f4:	20018000 	.word	0x20018000
	ldr	r3, =_edata
 80409f8:	2001800c 	.word	0x2001800c
	ldr	r2, =_sbss
 80409fc:	2001800c 	.word	0x2001800c
	ldr	r3, = _ebss
 8040a00:	2001810c 	.word	0x2001810c

08040a04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8040a04:	e7fe      	b.n	8040a04 <ADC1_2_IRQHandler>

08040a06 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8040a06:	b580      	push	{r7, lr}
 8040a08:	b082      	sub	sp, #8
 8040a0a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8040a0c:	2300      	movs	r3, #0
 8040a0e:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8040a10:	2004      	movs	r0, #4
 8040a12:	f000 f93f 	bl	8040c94 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 8040a16:	f7ff ffc1 	bl	804099c <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8040a1a:	2000      	movs	r0, #0
 8040a1c:	f000 f80e 	bl	8040a3c <HAL_InitTick>
 8040a20:	4603      	mov	r3, r0
 8040a22:	2b00      	cmp	r3, #0
 8040a24:	d002      	beq.n	8040a2c <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 8040a26:	2301      	movs	r3, #1
 8040a28:	71fb      	strb	r3, [r7, #7]
 8040a2a:	e001      	b.n	8040a30 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8040a2c:	f7ff fee2 	bl	80407f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8040a30:	79fb      	ldrb	r3, [r7, #7]
}
 8040a32:	4618      	mov	r0, r3
 8040a34:	3708      	adds	r7, #8
 8040a36:	46bd      	mov	sp, r7
 8040a38:	bd80      	pop	{r7, pc}
	...

08040a3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8040a3c:	b580      	push	{r7, lr}
 8040a3e:	b084      	sub	sp, #16
 8040a40:	af00      	add	r7, sp, #0
 8040a42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8040a44:	2300      	movs	r3, #0
 8040a46:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8040a48:	4b17      	ldr	r3, [pc, #92]	; (8040aa8 <HAL_InitTick+0x6c>)
 8040a4a:	781b      	ldrb	r3, [r3, #0]
 8040a4c:	2b00      	cmp	r3, #0
 8040a4e:	d023      	beq.n	8040a98 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8040a50:	4b16      	ldr	r3, [pc, #88]	; (8040aac <HAL_InitTick+0x70>)
 8040a52:	681a      	ldr	r2, [r3, #0]
 8040a54:	4b14      	ldr	r3, [pc, #80]	; (8040aa8 <HAL_InitTick+0x6c>)
 8040a56:	781b      	ldrb	r3, [r3, #0]
 8040a58:	4619      	mov	r1, r3
 8040a5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8040a5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8040a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8040a66:	4618      	mov	r0, r3
 8040a68:	f000 f947 	bl	8040cfa <HAL_SYSTICK_Config>
 8040a6c:	4603      	mov	r3, r0
 8040a6e:	2b00      	cmp	r3, #0
 8040a70:	d10f      	bne.n	8040a92 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8040a72:	687b      	ldr	r3, [r7, #4]
 8040a74:	2b07      	cmp	r3, #7
 8040a76:	d809      	bhi.n	8040a8c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8040a78:	2200      	movs	r2, #0
 8040a7a:	6879      	ldr	r1, [r7, #4]
 8040a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8040a80:	f000 f913 	bl	8040caa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8040a84:	4a0a      	ldr	r2, [pc, #40]	; (8040ab0 <HAL_InitTick+0x74>)
 8040a86:	687b      	ldr	r3, [r7, #4]
 8040a88:	6013      	str	r3, [r2, #0]
 8040a8a:	e007      	b.n	8040a9c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8040a8c:	2301      	movs	r3, #1
 8040a8e:	73fb      	strb	r3, [r7, #15]
 8040a90:	e004      	b.n	8040a9c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8040a92:	2301      	movs	r3, #1
 8040a94:	73fb      	strb	r3, [r7, #15]
 8040a96:	e001      	b.n	8040a9c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8040a98:	2301      	movs	r3, #1
 8040a9a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8040a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8040a9e:	4618      	mov	r0, r3
 8040aa0:	3710      	adds	r7, #16
 8040aa2:	46bd      	mov	sp, r7
 8040aa4:	bd80      	pop	{r7, pc}
 8040aa6:	bf00      	nop
 8040aa8:	20018008 	.word	0x20018008
 8040aac:	20018000 	.word	0x20018000
 8040ab0:	20018004 	.word	0x20018004

08040ab4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8040ab4:	b480      	push	{r7}
 8040ab6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8040ab8:	4b06      	ldr	r3, [pc, #24]	; (8040ad4 <HAL_IncTick+0x20>)
 8040aba:	781b      	ldrb	r3, [r3, #0]
 8040abc:	461a      	mov	r2, r3
 8040abe:	4b06      	ldr	r3, [pc, #24]	; (8040ad8 <HAL_IncTick+0x24>)
 8040ac0:	681b      	ldr	r3, [r3, #0]
 8040ac2:	4413      	add	r3, r2
 8040ac4:	4a04      	ldr	r2, [pc, #16]	; (8040ad8 <HAL_IncTick+0x24>)
 8040ac6:	6013      	str	r3, [r2, #0]
}
 8040ac8:	bf00      	nop
 8040aca:	46bd      	mov	sp, r7
 8040acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040ad0:	4770      	bx	lr
 8040ad2:	bf00      	nop
 8040ad4:	20018008 	.word	0x20018008
 8040ad8:	20018108 	.word	0x20018108

08040adc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8040adc:	b480      	push	{r7}
 8040ade:	af00      	add	r7, sp, #0
  return uwTick;
 8040ae0:	4b03      	ldr	r3, [pc, #12]	; (8040af0 <HAL_GetTick+0x14>)
 8040ae2:	681b      	ldr	r3, [r3, #0]
}
 8040ae4:	4618      	mov	r0, r3
 8040ae6:	46bd      	mov	sp, r7
 8040ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040aec:	4770      	bx	lr
 8040aee:	bf00      	nop
 8040af0:	20018108 	.word	0x20018108

08040af4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8040af4:	b480      	push	{r7}
 8040af6:	b085      	sub	sp, #20
 8040af8:	af00      	add	r7, sp, #0
 8040afa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8040afc:	687b      	ldr	r3, [r7, #4]
 8040afe:	f003 0307 	and.w	r3, r3, #7
 8040b02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8040b04:	4b0c      	ldr	r3, [pc, #48]	; (8040b38 <__NVIC_SetPriorityGrouping+0x44>)
 8040b06:	68db      	ldr	r3, [r3, #12]
 8040b08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8040b0a:	68ba      	ldr	r2, [r7, #8]
 8040b0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8040b10:	4013      	ands	r3, r2
 8040b12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8040b14:	68fb      	ldr	r3, [r7, #12]
 8040b16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8040b18:	68bb      	ldr	r3, [r7, #8]
 8040b1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8040b1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8040b20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8040b24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8040b26:	4a04      	ldr	r2, [pc, #16]	; (8040b38 <__NVIC_SetPriorityGrouping+0x44>)
 8040b28:	68bb      	ldr	r3, [r7, #8]
 8040b2a:	60d3      	str	r3, [r2, #12]
}
 8040b2c:	bf00      	nop
 8040b2e:	3714      	adds	r7, #20
 8040b30:	46bd      	mov	sp, r7
 8040b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040b36:	4770      	bx	lr
 8040b38:	e000ed00 	.word	0xe000ed00

08040b3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8040b3c:	b480      	push	{r7}
 8040b3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8040b40:	4b04      	ldr	r3, [pc, #16]	; (8040b54 <__NVIC_GetPriorityGrouping+0x18>)
 8040b42:	68db      	ldr	r3, [r3, #12]
 8040b44:	0a1b      	lsrs	r3, r3, #8
 8040b46:	f003 0307 	and.w	r3, r3, #7
}
 8040b4a:	4618      	mov	r0, r3
 8040b4c:	46bd      	mov	sp, r7
 8040b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040b52:	4770      	bx	lr
 8040b54:	e000ed00 	.word	0xe000ed00

08040b58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8040b58:	b480      	push	{r7}
 8040b5a:	b083      	sub	sp, #12
 8040b5c:	af00      	add	r7, sp, #0
 8040b5e:	4603      	mov	r3, r0
 8040b60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8040b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040b66:	2b00      	cmp	r3, #0
 8040b68:	db0b      	blt.n	8040b82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8040b6a:	79fb      	ldrb	r3, [r7, #7]
 8040b6c:	f003 021f 	and.w	r2, r3, #31
 8040b70:	4907      	ldr	r1, [pc, #28]	; (8040b90 <__NVIC_EnableIRQ+0x38>)
 8040b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040b76:	095b      	lsrs	r3, r3, #5
 8040b78:	2001      	movs	r0, #1
 8040b7a:	fa00 f202 	lsl.w	r2, r0, r2
 8040b7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8040b82:	bf00      	nop
 8040b84:	370c      	adds	r7, #12
 8040b86:	46bd      	mov	sp, r7
 8040b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040b8c:	4770      	bx	lr
 8040b8e:	bf00      	nop
 8040b90:	e000e100 	.word	0xe000e100

08040b94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8040b94:	b480      	push	{r7}
 8040b96:	b083      	sub	sp, #12
 8040b98:	af00      	add	r7, sp, #0
 8040b9a:	4603      	mov	r3, r0
 8040b9c:	6039      	str	r1, [r7, #0]
 8040b9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8040ba0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040ba4:	2b00      	cmp	r3, #0
 8040ba6:	db0a      	blt.n	8040bbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8040ba8:	683b      	ldr	r3, [r7, #0]
 8040baa:	b2da      	uxtb	r2, r3
 8040bac:	490c      	ldr	r1, [pc, #48]	; (8040be0 <__NVIC_SetPriority+0x4c>)
 8040bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040bb2:	0152      	lsls	r2, r2, #5
 8040bb4:	b2d2      	uxtb	r2, r2
 8040bb6:	440b      	add	r3, r1
 8040bb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8040bbc:	e00a      	b.n	8040bd4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8040bbe:	683b      	ldr	r3, [r7, #0]
 8040bc0:	b2da      	uxtb	r2, r3
 8040bc2:	4908      	ldr	r1, [pc, #32]	; (8040be4 <__NVIC_SetPriority+0x50>)
 8040bc4:	79fb      	ldrb	r3, [r7, #7]
 8040bc6:	f003 030f 	and.w	r3, r3, #15
 8040bca:	3b04      	subs	r3, #4
 8040bcc:	0152      	lsls	r2, r2, #5
 8040bce:	b2d2      	uxtb	r2, r2
 8040bd0:	440b      	add	r3, r1
 8040bd2:	761a      	strb	r2, [r3, #24]
}
 8040bd4:	bf00      	nop
 8040bd6:	370c      	adds	r7, #12
 8040bd8:	46bd      	mov	sp, r7
 8040bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040bde:	4770      	bx	lr
 8040be0:	e000e100 	.word	0xe000e100
 8040be4:	e000ed00 	.word	0xe000ed00

08040be8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8040be8:	b480      	push	{r7}
 8040bea:	b089      	sub	sp, #36	; 0x24
 8040bec:	af00      	add	r7, sp, #0
 8040bee:	60f8      	str	r0, [r7, #12]
 8040bf0:	60b9      	str	r1, [r7, #8]
 8040bf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8040bf4:	68fb      	ldr	r3, [r7, #12]
 8040bf6:	f003 0307 	and.w	r3, r3, #7
 8040bfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8040bfc:	69fb      	ldr	r3, [r7, #28]
 8040bfe:	f1c3 0307 	rsb	r3, r3, #7
 8040c02:	2b03      	cmp	r3, #3
 8040c04:	bf28      	it	cs
 8040c06:	2303      	movcs	r3, #3
 8040c08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8040c0a:	69fb      	ldr	r3, [r7, #28]
 8040c0c:	3303      	adds	r3, #3
 8040c0e:	2b06      	cmp	r3, #6
 8040c10:	d902      	bls.n	8040c18 <NVIC_EncodePriority+0x30>
 8040c12:	69fb      	ldr	r3, [r7, #28]
 8040c14:	3b04      	subs	r3, #4
 8040c16:	e000      	b.n	8040c1a <NVIC_EncodePriority+0x32>
 8040c18:	2300      	movs	r3, #0
 8040c1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8040c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8040c20:	69bb      	ldr	r3, [r7, #24]
 8040c22:	fa02 f303 	lsl.w	r3, r2, r3
 8040c26:	43da      	mvns	r2, r3
 8040c28:	68bb      	ldr	r3, [r7, #8]
 8040c2a:	401a      	ands	r2, r3
 8040c2c:	697b      	ldr	r3, [r7, #20]
 8040c2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8040c30:	f04f 31ff 	mov.w	r1, #4294967295
 8040c34:	697b      	ldr	r3, [r7, #20]
 8040c36:	fa01 f303 	lsl.w	r3, r1, r3
 8040c3a:	43d9      	mvns	r1, r3
 8040c3c:	687b      	ldr	r3, [r7, #4]
 8040c3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8040c40:	4313      	orrs	r3, r2
         );
}
 8040c42:	4618      	mov	r0, r3
 8040c44:	3724      	adds	r7, #36	; 0x24
 8040c46:	46bd      	mov	sp, r7
 8040c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040c4c:	4770      	bx	lr
	...

08040c50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8040c50:	b580      	push	{r7, lr}
 8040c52:	b082      	sub	sp, #8
 8040c54:	af00      	add	r7, sp, #0
 8040c56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8040c58:	687b      	ldr	r3, [r7, #4]
 8040c5a:	3b01      	subs	r3, #1
 8040c5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8040c60:	d301      	bcc.n	8040c66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8040c62:	2301      	movs	r3, #1
 8040c64:	e00f      	b.n	8040c86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8040c66:	4a0a      	ldr	r2, [pc, #40]	; (8040c90 <SysTick_Config+0x40>)
 8040c68:	687b      	ldr	r3, [r7, #4]
 8040c6a:	3b01      	subs	r3, #1
 8040c6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8040c6e:	2107      	movs	r1, #7
 8040c70:	f04f 30ff 	mov.w	r0, #4294967295
 8040c74:	f7ff ff8e 	bl	8040b94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8040c78:	4b05      	ldr	r3, [pc, #20]	; (8040c90 <SysTick_Config+0x40>)
 8040c7a:	2200      	movs	r2, #0
 8040c7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8040c7e:	4b04      	ldr	r3, [pc, #16]	; (8040c90 <SysTick_Config+0x40>)
 8040c80:	2207      	movs	r2, #7
 8040c82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8040c84:	2300      	movs	r3, #0
}
 8040c86:	4618      	mov	r0, r3
 8040c88:	3708      	adds	r7, #8
 8040c8a:	46bd      	mov	sp, r7
 8040c8c:	bd80      	pop	{r7, pc}
 8040c8e:	bf00      	nop
 8040c90:	e000e010 	.word	0xe000e010

08040c94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8040c94:	b580      	push	{r7, lr}
 8040c96:	b082      	sub	sp, #8
 8040c98:	af00      	add	r7, sp, #0
 8040c9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8040c9c:	6878      	ldr	r0, [r7, #4]
 8040c9e:	f7ff ff29 	bl	8040af4 <__NVIC_SetPriorityGrouping>
}
 8040ca2:	bf00      	nop
 8040ca4:	3708      	adds	r7, #8
 8040ca6:	46bd      	mov	sp, r7
 8040ca8:	bd80      	pop	{r7, pc}

08040caa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8040caa:	b580      	push	{r7, lr}
 8040cac:	b086      	sub	sp, #24
 8040cae:	af00      	add	r7, sp, #0
 8040cb0:	4603      	mov	r3, r0
 8040cb2:	60b9      	str	r1, [r7, #8]
 8040cb4:	607a      	str	r2, [r7, #4]
 8040cb6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8040cb8:	f7ff ff40 	bl	8040b3c <__NVIC_GetPriorityGrouping>
 8040cbc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8040cbe:	687a      	ldr	r2, [r7, #4]
 8040cc0:	68b9      	ldr	r1, [r7, #8]
 8040cc2:	6978      	ldr	r0, [r7, #20]
 8040cc4:	f7ff ff90 	bl	8040be8 <NVIC_EncodePriority>
 8040cc8:	4602      	mov	r2, r0
 8040cca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8040cce:	4611      	mov	r1, r2
 8040cd0:	4618      	mov	r0, r3
 8040cd2:	f7ff ff5f 	bl	8040b94 <__NVIC_SetPriority>
}
 8040cd6:	bf00      	nop
 8040cd8:	3718      	adds	r7, #24
 8040cda:	46bd      	mov	sp, r7
 8040cdc:	bd80      	pop	{r7, pc}

08040cde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8040cde:	b580      	push	{r7, lr}
 8040ce0:	b082      	sub	sp, #8
 8040ce2:	af00      	add	r7, sp, #0
 8040ce4:	4603      	mov	r3, r0
 8040ce6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8040ce8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040cec:	4618      	mov	r0, r3
 8040cee:	f7ff ff33 	bl	8040b58 <__NVIC_EnableIRQ>
}
 8040cf2:	bf00      	nop
 8040cf4:	3708      	adds	r7, #8
 8040cf6:	46bd      	mov	sp, r7
 8040cf8:	bd80      	pop	{r7, pc}

08040cfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8040cfa:	b580      	push	{r7, lr}
 8040cfc:	b082      	sub	sp, #8
 8040cfe:	af00      	add	r7, sp, #0
 8040d00:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8040d02:	6878      	ldr	r0, [r7, #4]
 8040d04:	f7ff ffa4 	bl	8040c50 <SysTick_Config>
 8040d08:	4603      	mov	r3, r0
}
 8040d0a:	4618      	mov	r0, r3
 8040d0c:	3708      	adds	r7, #8
 8040d0e:	46bd      	mov	sp, r7
 8040d10:	bd80      	pop	{r7, pc}
	...

08040d14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8040d14:	b480      	push	{r7}
 8040d16:	b087      	sub	sp, #28
 8040d18:	af00      	add	r7, sp, #0
 8040d1a:	6078      	str	r0, [r7, #4]
 8040d1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 8040d1e:	2300      	movs	r3, #0
 8040d20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8040d22:	e158      	b.n	8040fd6 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8040d24:	683b      	ldr	r3, [r7, #0]
 8040d26:	681a      	ldr	r2, [r3, #0]
 8040d28:	2101      	movs	r1, #1
 8040d2a:	697b      	ldr	r3, [r7, #20]
 8040d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8040d30:	4013      	ands	r3, r2
 8040d32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8040d34:	68fb      	ldr	r3, [r7, #12]
 8040d36:	2b00      	cmp	r3, #0
 8040d38:	f000 814a 	beq.w	8040fd0 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8040d3c:	683b      	ldr	r3, [r7, #0]
 8040d3e:	685b      	ldr	r3, [r3, #4]
 8040d40:	f003 0303 	and.w	r3, r3, #3
 8040d44:	2b01      	cmp	r3, #1
 8040d46:	d005      	beq.n	8040d54 <HAL_GPIO_Init+0x40>
 8040d48:	683b      	ldr	r3, [r7, #0]
 8040d4a:	685b      	ldr	r3, [r3, #4]
 8040d4c:	f003 0303 	and.w	r3, r3, #3
 8040d50:	2b02      	cmp	r3, #2
 8040d52:	d130      	bne.n	8040db6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8040d54:	687b      	ldr	r3, [r7, #4]
 8040d56:	689b      	ldr	r3, [r3, #8]
 8040d58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8040d5a:	697b      	ldr	r3, [r7, #20]
 8040d5c:	005b      	lsls	r3, r3, #1
 8040d5e:	2203      	movs	r2, #3
 8040d60:	fa02 f303 	lsl.w	r3, r2, r3
 8040d64:	43db      	mvns	r3, r3
 8040d66:	693a      	ldr	r2, [r7, #16]
 8040d68:	4013      	ands	r3, r2
 8040d6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8040d6c:	683b      	ldr	r3, [r7, #0]
 8040d6e:	68da      	ldr	r2, [r3, #12]
 8040d70:	697b      	ldr	r3, [r7, #20]
 8040d72:	005b      	lsls	r3, r3, #1
 8040d74:	fa02 f303 	lsl.w	r3, r2, r3
 8040d78:	693a      	ldr	r2, [r7, #16]
 8040d7a:	4313      	orrs	r3, r2
 8040d7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8040d7e:	687b      	ldr	r3, [r7, #4]
 8040d80:	693a      	ldr	r2, [r7, #16]
 8040d82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8040d84:	687b      	ldr	r3, [r7, #4]
 8040d86:	685b      	ldr	r3, [r3, #4]
 8040d88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8040d8a:	2201      	movs	r2, #1
 8040d8c:	697b      	ldr	r3, [r7, #20]
 8040d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8040d92:	43db      	mvns	r3, r3
 8040d94:	693a      	ldr	r2, [r7, #16]
 8040d96:	4013      	ands	r3, r2
 8040d98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8040d9a:	683b      	ldr	r3, [r7, #0]
 8040d9c:	685b      	ldr	r3, [r3, #4]
 8040d9e:	091b      	lsrs	r3, r3, #4
 8040da0:	f003 0201 	and.w	r2, r3, #1
 8040da4:	697b      	ldr	r3, [r7, #20]
 8040da6:	fa02 f303 	lsl.w	r3, r2, r3
 8040daa:	693a      	ldr	r2, [r7, #16]
 8040dac:	4313      	orrs	r3, r2
 8040dae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8040db0:	687b      	ldr	r3, [r7, #4]
 8040db2:	693a      	ldr	r2, [r7, #16]
 8040db4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8040db6:	683b      	ldr	r3, [r7, #0]
 8040db8:	685b      	ldr	r3, [r3, #4]
 8040dba:	f003 0303 	and.w	r3, r3, #3
 8040dbe:	2b03      	cmp	r3, #3
 8040dc0:	d017      	beq.n	8040df2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8040dc2:	687b      	ldr	r3, [r7, #4]
 8040dc4:	68db      	ldr	r3, [r3, #12]
 8040dc6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8040dc8:	697b      	ldr	r3, [r7, #20]
 8040dca:	005b      	lsls	r3, r3, #1
 8040dcc:	2203      	movs	r2, #3
 8040dce:	fa02 f303 	lsl.w	r3, r2, r3
 8040dd2:	43db      	mvns	r3, r3
 8040dd4:	693a      	ldr	r2, [r7, #16]
 8040dd6:	4013      	ands	r3, r2
 8040dd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8040dda:	683b      	ldr	r3, [r7, #0]
 8040ddc:	689a      	ldr	r2, [r3, #8]
 8040dde:	697b      	ldr	r3, [r7, #20]
 8040de0:	005b      	lsls	r3, r3, #1
 8040de2:	fa02 f303 	lsl.w	r3, r2, r3
 8040de6:	693a      	ldr	r2, [r7, #16]
 8040de8:	4313      	orrs	r3, r2
 8040dea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8040dec:	687b      	ldr	r3, [r7, #4]
 8040dee:	693a      	ldr	r2, [r7, #16]
 8040df0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8040df2:	683b      	ldr	r3, [r7, #0]
 8040df4:	685b      	ldr	r3, [r3, #4]
 8040df6:	f003 0303 	and.w	r3, r3, #3
 8040dfa:	2b02      	cmp	r3, #2
 8040dfc:	d123      	bne.n	8040e46 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8040dfe:	697b      	ldr	r3, [r7, #20]
 8040e00:	08da      	lsrs	r2, r3, #3
 8040e02:	687b      	ldr	r3, [r7, #4]
 8040e04:	3208      	adds	r2, #8
 8040e06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8040e0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8040e0c:	697b      	ldr	r3, [r7, #20]
 8040e0e:	f003 0307 	and.w	r3, r3, #7
 8040e12:	009b      	lsls	r3, r3, #2
 8040e14:	220f      	movs	r2, #15
 8040e16:	fa02 f303 	lsl.w	r3, r2, r3
 8040e1a:	43db      	mvns	r3, r3
 8040e1c:	693a      	ldr	r2, [r7, #16]
 8040e1e:	4013      	ands	r3, r2
 8040e20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8040e22:	683b      	ldr	r3, [r7, #0]
 8040e24:	691a      	ldr	r2, [r3, #16]
 8040e26:	697b      	ldr	r3, [r7, #20]
 8040e28:	f003 0307 	and.w	r3, r3, #7
 8040e2c:	009b      	lsls	r3, r3, #2
 8040e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8040e32:	693a      	ldr	r2, [r7, #16]
 8040e34:	4313      	orrs	r3, r2
 8040e36:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8040e38:	697b      	ldr	r3, [r7, #20]
 8040e3a:	08da      	lsrs	r2, r3, #3
 8040e3c:	687b      	ldr	r3, [r7, #4]
 8040e3e:	3208      	adds	r2, #8
 8040e40:	6939      	ldr	r1, [r7, #16]
 8040e42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8040e46:	687b      	ldr	r3, [r7, #4]
 8040e48:	681b      	ldr	r3, [r3, #0]
 8040e4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8040e4c:	697b      	ldr	r3, [r7, #20]
 8040e4e:	005b      	lsls	r3, r3, #1
 8040e50:	2203      	movs	r2, #3
 8040e52:	fa02 f303 	lsl.w	r3, r2, r3
 8040e56:	43db      	mvns	r3, r3
 8040e58:	693a      	ldr	r2, [r7, #16]
 8040e5a:	4013      	ands	r3, r2
 8040e5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8040e5e:	683b      	ldr	r3, [r7, #0]
 8040e60:	685b      	ldr	r3, [r3, #4]
 8040e62:	f003 0203 	and.w	r2, r3, #3
 8040e66:	697b      	ldr	r3, [r7, #20]
 8040e68:	005b      	lsls	r3, r3, #1
 8040e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8040e6e:	693a      	ldr	r2, [r7, #16]
 8040e70:	4313      	orrs	r3, r2
 8040e72:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8040e74:	687b      	ldr	r3, [r7, #4]
 8040e76:	693a      	ldr	r2, [r7, #16]
 8040e78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8040e7a:	683b      	ldr	r3, [r7, #0]
 8040e7c:	685b      	ldr	r3, [r3, #4]
 8040e7e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8040e82:	2b00      	cmp	r3, #0
 8040e84:	f000 80a4 	beq.w	8040fd0 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8040e88:	4a5a      	ldr	r2, [pc, #360]	; (8040ff4 <HAL_GPIO_Init+0x2e0>)
 8040e8a:	697b      	ldr	r3, [r7, #20]
 8040e8c:	089b      	lsrs	r3, r3, #2
 8040e8e:	3318      	adds	r3, #24
 8040e90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8040e94:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8040e96:	697b      	ldr	r3, [r7, #20]
 8040e98:	f003 0303 	and.w	r3, r3, #3
 8040e9c:	00db      	lsls	r3, r3, #3
 8040e9e:	220f      	movs	r2, #15
 8040ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8040ea4:	43db      	mvns	r3, r3
 8040ea6:	693a      	ldr	r2, [r7, #16]
 8040ea8:	4013      	ands	r3, r2
 8040eaa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8040eac:	687b      	ldr	r3, [r7, #4]
 8040eae:	4a52      	ldr	r2, [pc, #328]	; (8040ff8 <HAL_GPIO_Init+0x2e4>)
 8040eb0:	4293      	cmp	r3, r2
 8040eb2:	d025      	beq.n	8040f00 <HAL_GPIO_Init+0x1ec>
 8040eb4:	687b      	ldr	r3, [r7, #4]
 8040eb6:	4a51      	ldr	r2, [pc, #324]	; (8040ffc <HAL_GPIO_Init+0x2e8>)
 8040eb8:	4293      	cmp	r3, r2
 8040eba:	d01f      	beq.n	8040efc <HAL_GPIO_Init+0x1e8>
 8040ebc:	687b      	ldr	r3, [r7, #4]
 8040ebe:	4a50      	ldr	r2, [pc, #320]	; (8041000 <HAL_GPIO_Init+0x2ec>)
 8040ec0:	4293      	cmp	r3, r2
 8040ec2:	d019      	beq.n	8040ef8 <HAL_GPIO_Init+0x1e4>
 8040ec4:	687b      	ldr	r3, [r7, #4]
 8040ec6:	4a4f      	ldr	r2, [pc, #316]	; (8041004 <HAL_GPIO_Init+0x2f0>)
 8040ec8:	4293      	cmp	r3, r2
 8040eca:	d013      	beq.n	8040ef4 <HAL_GPIO_Init+0x1e0>
 8040ecc:	687b      	ldr	r3, [r7, #4]
 8040ece:	4a4e      	ldr	r2, [pc, #312]	; (8041008 <HAL_GPIO_Init+0x2f4>)
 8040ed0:	4293      	cmp	r3, r2
 8040ed2:	d00d      	beq.n	8040ef0 <HAL_GPIO_Init+0x1dc>
 8040ed4:	687b      	ldr	r3, [r7, #4]
 8040ed6:	4a4d      	ldr	r2, [pc, #308]	; (804100c <HAL_GPIO_Init+0x2f8>)
 8040ed8:	4293      	cmp	r3, r2
 8040eda:	d007      	beq.n	8040eec <HAL_GPIO_Init+0x1d8>
 8040edc:	687b      	ldr	r3, [r7, #4]
 8040ede:	4a4c      	ldr	r2, [pc, #304]	; (8041010 <HAL_GPIO_Init+0x2fc>)
 8040ee0:	4293      	cmp	r3, r2
 8040ee2:	d101      	bne.n	8040ee8 <HAL_GPIO_Init+0x1d4>
 8040ee4:	2306      	movs	r3, #6
 8040ee6:	e00c      	b.n	8040f02 <HAL_GPIO_Init+0x1ee>
 8040ee8:	2307      	movs	r3, #7
 8040eea:	e00a      	b.n	8040f02 <HAL_GPIO_Init+0x1ee>
 8040eec:	2305      	movs	r3, #5
 8040eee:	e008      	b.n	8040f02 <HAL_GPIO_Init+0x1ee>
 8040ef0:	2304      	movs	r3, #4
 8040ef2:	e006      	b.n	8040f02 <HAL_GPIO_Init+0x1ee>
 8040ef4:	2303      	movs	r3, #3
 8040ef6:	e004      	b.n	8040f02 <HAL_GPIO_Init+0x1ee>
 8040ef8:	2302      	movs	r3, #2
 8040efa:	e002      	b.n	8040f02 <HAL_GPIO_Init+0x1ee>
 8040efc:	2301      	movs	r3, #1
 8040efe:	e000      	b.n	8040f02 <HAL_GPIO_Init+0x1ee>
 8040f00:	2300      	movs	r3, #0
 8040f02:	697a      	ldr	r2, [r7, #20]
 8040f04:	f002 0203 	and.w	r2, r2, #3
 8040f08:	00d2      	lsls	r2, r2, #3
 8040f0a:	4093      	lsls	r3, r2
 8040f0c:	693a      	ldr	r2, [r7, #16]
 8040f0e:	4313      	orrs	r3, r2
 8040f10:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8040f12:	4938      	ldr	r1, [pc, #224]	; (8040ff4 <HAL_GPIO_Init+0x2e0>)
 8040f14:	697b      	ldr	r3, [r7, #20]
 8040f16:	089b      	lsrs	r3, r3, #2
 8040f18:	3318      	adds	r3, #24
 8040f1a:	693a      	ldr	r2, [r7, #16]
 8040f1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8040f20:	4b34      	ldr	r3, [pc, #208]	; (8040ff4 <HAL_GPIO_Init+0x2e0>)
 8040f22:	681b      	ldr	r3, [r3, #0]
 8040f24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8040f26:	68fb      	ldr	r3, [r7, #12]
 8040f28:	43db      	mvns	r3, r3
 8040f2a:	693a      	ldr	r2, [r7, #16]
 8040f2c:	4013      	ands	r3, r2
 8040f2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8040f30:	683b      	ldr	r3, [r7, #0]
 8040f32:	685b      	ldr	r3, [r3, #4]
 8040f34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8040f38:	2b00      	cmp	r3, #0
 8040f3a:	d003      	beq.n	8040f44 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8040f3c:	693a      	ldr	r2, [r7, #16]
 8040f3e:	68fb      	ldr	r3, [r7, #12]
 8040f40:	4313      	orrs	r3, r2
 8040f42:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8040f44:	4a2b      	ldr	r2, [pc, #172]	; (8040ff4 <HAL_GPIO_Init+0x2e0>)
 8040f46:	693b      	ldr	r3, [r7, #16]
 8040f48:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8040f4a:	4b2a      	ldr	r3, [pc, #168]	; (8040ff4 <HAL_GPIO_Init+0x2e0>)
 8040f4c:	685b      	ldr	r3, [r3, #4]
 8040f4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8040f50:	68fb      	ldr	r3, [r7, #12]
 8040f52:	43db      	mvns	r3, r3
 8040f54:	693a      	ldr	r2, [r7, #16]
 8040f56:	4013      	ands	r3, r2
 8040f58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8040f5a:	683b      	ldr	r3, [r7, #0]
 8040f5c:	685b      	ldr	r3, [r3, #4]
 8040f5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8040f62:	2b00      	cmp	r3, #0
 8040f64:	d003      	beq.n	8040f6e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8040f66:	693a      	ldr	r2, [r7, #16]
 8040f68:	68fb      	ldr	r3, [r7, #12]
 8040f6a:	4313      	orrs	r3, r2
 8040f6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8040f6e:	4a21      	ldr	r2, [pc, #132]	; (8040ff4 <HAL_GPIO_Init+0x2e0>)
 8040f70:	693b      	ldr	r3, [r7, #16]
 8040f72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8040f74:	4b1f      	ldr	r3, [pc, #124]	; (8040ff4 <HAL_GPIO_Init+0x2e0>)
 8040f76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8040f7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8040f7c:	68fb      	ldr	r3, [r7, #12]
 8040f7e:	43db      	mvns	r3, r3
 8040f80:	693a      	ldr	r2, [r7, #16]
 8040f82:	4013      	ands	r3, r2
 8040f84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8040f86:	683b      	ldr	r3, [r7, #0]
 8040f88:	685b      	ldr	r3, [r3, #4]
 8040f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8040f8e:	2b00      	cmp	r3, #0
 8040f90:	d003      	beq.n	8040f9a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8040f92:	693a      	ldr	r2, [r7, #16]
 8040f94:	68fb      	ldr	r3, [r7, #12]
 8040f96:	4313      	orrs	r3, r2
 8040f98:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8040f9a:	4a16      	ldr	r2, [pc, #88]	; (8040ff4 <HAL_GPIO_Init+0x2e0>)
 8040f9c:	693b      	ldr	r3, [r7, #16]
 8040f9e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        temp = EXTI->IMR1;
 8040fa2:	4b14      	ldr	r3, [pc, #80]	; (8040ff4 <HAL_GPIO_Init+0x2e0>)
 8040fa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8040fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8040faa:	68fb      	ldr	r3, [r7, #12]
 8040fac:	43db      	mvns	r3, r3
 8040fae:	693a      	ldr	r2, [r7, #16]
 8040fb0:	4013      	ands	r3, r2
 8040fb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8040fb4:	683b      	ldr	r3, [r7, #0]
 8040fb6:	685b      	ldr	r3, [r3, #4]
 8040fb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8040fbc:	2b00      	cmp	r3, #0
 8040fbe:	d003      	beq.n	8040fc8 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 8040fc0:	693a      	ldr	r2, [r7, #16]
 8040fc2:	68fb      	ldr	r3, [r7, #12]
 8040fc4:	4313      	orrs	r3, r2
 8040fc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8040fc8:	4a0a      	ldr	r2, [pc, #40]	; (8040ff4 <HAL_GPIO_Init+0x2e0>)
 8040fca:	693b      	ldr	r3, [r7, #16]
 8040fcc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }

    position++;
 8040fd0:	697b      	ldr	r3, [r7, #20]
 8040fd2:	3301      	adds	r3, #1
 8040fd4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8040fd6:	683b      	ldr	r3, [r7, #0]
 8040fd8:	681a      	ldr	r2, [r3, #0]
 8040fda:	697b      	ldr	r3, [r7, #20]
 8040fdc:	fa22 f303 	lsr.w	r3, r2, r3
 8040fe0:	2b00      	cmp	r3, #0
 8040fe2:	f47f ae9f 	bne.w	8040d24 <HAL_GPIO_Init+0x10>
  }
}
 8040fe6:	bf00      	nop
 8040fe8:	bf00      	nop
 8040fea:	371c      	adds	r7, #28
 8040fec:	46bd      	mov	sp, r7
 8040fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040ff2:	4770      	bx	lr
 8040ff4:	4002f400 	.word	0x4002f400
 8040ff8:	42020000 	.word	0x42020000
 8040ffc:	42020400 	.word	0x42020400
 8041000:	42020800 	.word	0x42020800
 8041004:	42020c00 	.word	0x42020c00
 8041008:	42021000 	.word	0x42021000
 804100c:	42021400 	.word	0x42021400
 8041010:	42021800 	.word	0x42021800

08041014 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8041014:	b480      	push	{r7}
 8041016:	b083      	sub	sp, #12
 8041018:	af00      	add	r7, sp, #0
 804101a:	6078      	str	r0, [r7, #4]
 804101c:	460b      	mov	r3, r1
 804101e:	807b      	strh	r3, [r7, #2]
 8041020:	4613      	mov	r3, r2
 8041022:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8041024:	787b      	ldrb	r3, [r7, #1]
 8041026:	2b00      	cmp	r3, #0
 8041028:	d003      	beq.n	8041032 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 804102a:	887a      	ldrh	r2, [r7, #2]
 804102c:	687b      	ldr	r3, [r7, #4]
 804102e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8041030:	e002      	b.n	8041038 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8041032:	887a      	ldrh	r2, [r7, #2]
 8041034:	687b      	ldr	r3, [r7, #4]
 8041036:	629a      	str	r2, [r3, #40]	; 0x28
}
 8041038:	bf00      	nop
 804103a:	370c      	adds	r7, #12
 804103c:	46bd      	mov	sp, r7
 804103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041042:	4770      	bx	lr

08041044 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8041044:	b480      	push	{r7}
 8041046:	b089      	sub	sp, #36	; 0x24
 8041048:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 804104a:	2300      	movs	r3, #0
 804104c:	61fb      	str	r3, [r7, #28]
 804104e:	2300      	movs	r3, #0
 8041050:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8041052:	4b47      	ldr	r3, [pc, #284]	; (8041170 <HAL_RCC_GetSysClockFreq+0x12c>)
 8041054:	689b      	ldr	r3, [r3, #8]
 8041056:	f003 030c 	and.w	r3, r3, #12
 804105a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 804105c:	4b44      	ldr	r3, [pc, #272]	; (8041170 <HAL_RCC_GetSysClockFreq+0x12c>)
 804105e:	68db      	ldr	r3, [r3, #12]
 8041060:	f003 0303 	and.w	r3, r3, #3
 8041064:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8041066:	693b      	ldr	r3, [r7, #16]
 8041068:	2b00      	cmp	r3, #0
 804106a:	d005      	beq.n	8041078 <HAL_RCC_GetSysClockFreq+0x34>
 804106c:	693b      	ldr	r3, [r7, #16]
 804106e:	2b0c      	cmp	r3, #12
 8041070:	d121      	bne.n	80410b6 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8041072:	68fb      	ldr	r3, [r7, #12]
 8041074:	2b01      	cmp	r3, #1
 8041076:	d11e      	bne.n	80410b6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8041078:	4b3d      	ldr	r3, [pc, #244]	; (8041170 <HAL_RCC_GetSysClockFreq+0x12c>)
 804107a:	681b      	ldr	r3, [r3, #0]
 804107c:	f003 0308 	and.w	r3, r3, #8
 8041080:	2b00      	cmp	r3, #0
 8041082:	d107      	bne.n	8041094 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8041084:	4b3a      	ldr	r3, [pc, #232]	; (8041170 <HAL_RCC_GetSysClockFreq+0x12c>)
 8041086:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 804108a:	0a1b      	lsrs	r3, r3, #8
 804108c:	f003 030f 	and.w	r3, r3, #15
 8041090:	61fb      	str	r3, [r7, #28]
 8041092:	e005      	b.n	80410a0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8041094:	4b36      	ldr	r3, [pc, #216]	; (8041170 <HAL_RCC_GetSysClockFreq+0x12c>)
 8041096:	681b      	ldr	r3, [r3, #0]
 8041098:	091b      	lsrs	r3, r3, #4
 804109a:	f003 030f 	and.w	r3, r3, #15
 804109e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 80410a0:	4a34      	ldr	r2, [pc, #208]	; (8041174 <HAL_RCC_GetSysClockFreq+0x130>)
 80410a2:	69fb      	ldr	r3, [r7, #28]
 80410a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80410a8:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80410aa:	693b      	ldr	r3, [r7, #16]
 80410ac:	2b00      	cmp	r3, #0
 80410ae:	d10d      	bne.n	80410cc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80410b0:	69fb      	ldr	r3, [r7, #28]
 80410b2:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80410b4:	e00a      	b.n	80410cc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80410b6:	693b      	ldr	r3, [r7, #16]
 80410b8:	2b04      	cmp	r3, #4
 80410ba:	d102      	bne.n	80410c2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80410bc:	4b2e      	ldr	r3, [pc, #184]	; (8041178 <HAL_RCC_GetSysClockFreq+0x134>)
 80410be:	61bb      	str	r3, [r7, #24]
 80410c0:	e004      	b.n	80410cc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80410c2:	693b      	ldr	r3, [r7, #16]
 80410c4:	2b08      	cmp	r3, #8
 80410c6:	d101      	bne.n	80410cc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80410c8:	4b2c      	ldr	r3, [pc, #176]	; (804117c <HAL_RCC_GetSysClockFreq+0x138>)
 80410ca:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80410cc:	693b      	ldr	r3, [r7, #16]
 80410ce:	2b0c      	cmp	r3, #12
 80410d0:	d146      	bne.n	8041160 <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80410d2:	4b27      	ldr	r3, [pc, #156]	; (8041170 <HAL_RCC_GetSysClockFreq+0x12c>)
 80410d4:	68db      	ldr	r3, [r3, #12]
 80410d6:	f003 0303 	and.w	r3, r3, #3
 80410da:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80410dc:	4b24      	ldr	r3, [pc, #144]	; (8041170 <HAL_RCC_GetSysClockFreq+0x12c>)
 80410de:	68db      	ldr	r3, [r3, #12]
 80410e0:	091b      	lsrs	r3, r3, #4
 80410e2:	f003 030f 	and.w	r3, r3, #15
 80410e6:	3301      	adds	r3, #1
 80410e8:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 80410ea:	68bb      	ldr	r3, [r7, #8]
 80410ec:	2b02      	cmp	r3, #2
 80410ee:	d003      	beq.n	80410f8 <HAL_RCC_GetSysClockFreq+0xb4>
 80410f0:	68bb      	ldr	r3, [r7, #8]
 80410f2:	2b03      	cmp	r3, #3
 80410f4:	d00d      	beq.n	8041112 <HAL_RCC_GetSysClockFreq+0xce>
 80410f6:	e019      	b.n	804112c <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80410f8:	4a1f      	ldr	r2, [pc, #124]	; (8041178 <HAL_RCC_GetSysClockFreq+0x134>)
 80410fa:	687b      	ldr	r3, [r7, #4]
 80410fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8041100:	4a1b      	ldr	r2, [pc, #108]	; (8041170 <HAL_RCC_GetSysClockFreq+0x12c>)
 8041102:	68d2      	ldr	r2, [r2, #12]
 8041104:	0a12      	lsrs	r2, r2, #8
 8041106:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 804110a:	fb02 f303 	mul.w	r3, r2, r3
 804110e:	617b      	str	r3, [r7, #20]
        break;
 8041110:	e019      	b.n	8041146 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8041112:	4a1a      	ldr	r2, [pc, #104]	; (804117c <HAL_RCC_GetSysClockFreq+0x138>)
 8041114:	687b      	ldr	r3, [r7, #4]
 8041116:	fbb2 f3f3 	udiv	r3, r2, r3
 804111a:	4a15      	ldr	r2, [pc, #84]	; (8041170 <HAL_RCC_GetSysClockFreq+0x12c>)
 804111c:	68d2      	ldr	r2, [r2, #12]
 804111e:	0a12      	lsrs	r2, r2, #8
 8041120:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8041124:	fb02 f303 	mul.w	r3, r2, r3
 8041128:	617b      	str	r3, [r7, #20]
        break;
 804112a:	e00c      	b.n	8041146 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 804112c:	69fa      	ldr	r2, [r7, #28]
 804112e:	687b      	ldr	r3, [r7, #4]
 8041130:	fbb2 f3f3 	udiv	r3, r2, r3
 8041134:	4a0e      	ldr	r2, [pc, #56]	; (8041170 <HAL_RCC_GetSysClockFreq+0x12c>)
 8041136:	68d2      	ldr	r2, [r2, #12]
 8041138:	0a12      	lsrs	r2, r2, #8
 804113a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 804113e:	fb02 f303 	mul.w	r3, r2, r3
 8041142:	617b      	str	r3, [r7, #20]
        break;
 8041144:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8041146:	4b0a      	ldr	r3, [pc, #40]	; (8041170 <HAL_RCC_GetSysClockFreq+0x12c>)
 8041148:	68db      	ldr	r3, [r3, #12]
 804114a:	0e5b      	lsrs	r3, r3, #25
 804114c:	f003 0303 	and.w	r3, r3, #3
 8041150:	3301      	adds	r3, #1
 8041152:	005b      	lsls	r3, r3, #1
 8041154:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8041156:	697a      	ldr	r2, [r7, #20]
 8041158:	683b      	ldr	r3, [r7, #0]
 804115a:	fbb2 f3f3 	udiv	r3, r2, r3
 804115e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8041160:	69bb      	ldr	r3, [r7, #24]
}
 8041162:	4618      	mov	r0, r3
 8041164:	3724      	adds	r7, #36	; 0x24
 8041166:	46bd      	mov	sp, r7
 8041168:	f85d 7b04 	ldr.w	r7, [sp], #4
 804116c:	4770      	bx	lr
 804116e:	bf00      	nop
 8041170:	40021000 	.word	0x40021000
 8041174:	08043368 	.word	0x08043368
 8041178:	00f42400 	.word	0x00f42400
 804117c:	007a1200 	.word	0x007a1200

08041180 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8041180:	b580      	push	{r7, lr}
 8041182:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 8041184:	f7ff ff5e 	bl	8041044 <HAL_RCC_GetSysClockFreq>
 8041188:	4602      	mov	r2, r0
 804118a:	4b05      	ldr	r3, [pc, #20]	; (80411a0 <HAL_RCC_GetHCLKFreq+0x20>)
 804118c:	689b      	ldr	r3, [r3, #8]
 804118e:	091b      	lsrs	r3, r3, #4
 8041190:	f003 030f 	and.w	r3, r3, #15
 8041194:	4903      	ldr	r1, [pc, #12]	; (80411a4 <HAL_RCC_GetHCLKFreq+0x24>)
 8041196:	5ccb      	ldrb	r3, [r1, r3]
 8041198:	fa22 f303 	lsr.w	r3, r2, r3
}
 804119c:	4618      	mov	r0, r3
 804119e:	bd80      	pop	{r7, pc}
 80411a0:	40021000 	.word	0x40021000
 80411a4:	08043350 	.word	0x08043350

080411a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80411a8:	b580      	push	{r7, lr}
 80411aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80411ac:	f7ff ffe8 	bl	8041180 <HAL_RCC_GetHCLKFreq>
 80411b0:	4602      	mov	r2, r0
 80411b2:	4b05      	ldr	r3, [pc, #20]	; (80411c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80411b4:	689b      	ldr	r3, [r3, #8]
 80411b6:	0a1b      	lsrs	r3, r3, #8
 80411b8:	f003 0307 	and.w	r3, r3, #7
 80411bc:	4903      	ldr	r1, [pc, #12]	; (80411cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80411be:	5ccb      	ldrb	r3, [r1, r3]
 80411c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80411c4:	4618      	mov	r0, r3
 80411c6:	bd80      	pop	{r7, pc}
 80411c8:	40021000 	.word	0x40021000
 80411cc:	08043360 	.word	0x08043360

080411d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80411d0:	b580      	push	{r7, lr}
 80411d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80411d4:	f7ff ffd4 	bl	8041180 <HAL_RCC_GetHCLKFreq>
 80411d8:	4602      	mov	r2, r0
 80411da:	4b05      	ldr	r3, [pc, #20]	; (80411f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80411dc:	689b      	ldr	r3, [r3, #8]
 80411de:	0adb      	lsrs	r3, r3, #11
 80411e0:	f003 0307 	and.w	r3, r3, #7
 80411e4:	4903      	ldr	r1, [pc, #12]	; (80411f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80411e6:	5ccb      	ldrb	r3, [r1, r3]
 80411e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80411ec:	4618      	mov	r0, r3
 80411ee:	bd80      	pop	{r7, pc}
 80411f0:	40021000 	.word	0x40021000
 80411f4:	08043360 	.word	0x08043360

080411f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80411f8:	b580      	push	{r7, lr}
 80411fa:	b088      	sub	sp, #32
 80411fc:	af00      	add	r7, sp, #0
 80411fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8041200:	2300      	movs	r3, #0
 8041202:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8041204:	2300      	movs	r3, #0
 8041206:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8041208:	687b      	ldr	r3, [r7, #4]
 804120a:	681b      	ldr	r3, [r3, #0]
 804120c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8041210:	2b00      	cmp	r3, #0
 8041212:	d040      	beq.n	8041296 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8041214:	687b      	ldr	r3, [r7, #4]
 8041216:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8041218:	2b80      	cmp	r3, #128	; 0x80
 804121a:	d02a      	beq.n	8041272 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 804121c:	2b80      	cmp	r3, #128	; 0x80
 804121e:	d825      	bhi.n	804126c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8041220:	2b60      	cmp	r3, #96	; 0x60
 8041222:	d026      	beq.n	8041272 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8041224:	2b60      	cmp	r3, #96	; 0x60
 8041226:	d821      	bhi.n	804126c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8041228:	2b40      	cmp	r3, #64	; 0x40
 804122a:	d006      	beq.n	804123a <HAL_RCCEx_PeriphCLKConfig+0x42>
 804122c:	2b40      	cmp	r3, #64	; 0x40
 804122e:	d81d      	bhi.n	804126c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8041230:	2b00      	cmp	r3, #0
 8041232:	d009      	beq.n	8041248 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8041234:	2b20      	cmp	r3, #32
 8041236:	d010      	beq.n	804125a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8041238:	e018      	b.n	804126c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 804123a:	4b8f      	ldr	r3, [pc, #572]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 804123c:	68db      	ldr	r3, [r3, #12]
 804123e:	4a8e      	ldr	r2, [pc, #568]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8041240:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8041244:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8041246:	e015      	b.n	8041274 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8041248:	687b      	ldr	r3, [r7, #4]
 804124a:	3304      	adds	r3, #4
 804124c:	2100      	movs	r1, #0
 804124e:	4618      	mov	r0, r3
 8041250:	f000 fb56 	bl	8041900 <RCCEx_PLLSAI1_Config>
 8041254:	4603      	mov	r3, r0
 8041256:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8041258:	e00c      	b.n	8041274 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 804125a:	687b      	ldr	r3, [r7, #4]
 804125c:	3320      	adds	r3, #32
 804125e:	2100      	movs	r1, #0
 8041260:	4618      	mov	r0, r3
 8041262:	f000 fc33 	bl	8041acc <RCCEx_PLLSAI2_Config>
 8041266:	4603      	mov	r3, r0
 8041268:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 804126a:	e003      	b.n	8041274 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 804126c:	2301      	movs	r3, #1
 804126e:	77fb      	strb	r3, [r7, #31]
        break;
 8041270:	e000      	b.n	8041274 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 8041272:	bf00      	nop
    }

    if (ret == HAL_OK)
 8041274:	7ffb      	ldrb	r3, [r7, #31]
 8041276:	2b00      	cmp	r3, #0
 8041278:	d10b      	bne.n	8041292 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 804127a:	4b7f      	ldr	r3, [pc, #508]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 804127c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8041280:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8041284:	687b      	ldr	r3, [r7, #4]
 8041286:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8041288:	497b      	ldr	r1, [pc, #492]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 804128a:	4313      	orrs	r3, r2
 804128c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8041290:	e001      	b.n	8041296 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8041292:	7ffb      	ldrb	r3, [r7, #31]
 8041294:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8041296:	687b      	ldr	r3, [r7, #4]
 8041298:	681b      	ldr	r3, [r3, #0]
 804129a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 804129e:	2b00      	cmp	r3, #0
 80412a0:	d047      	beq.n	8041332 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 80412a2:	687b      	ldr	r3, [r7, #4]
 80412a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80412a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80412aa:	d030      	beq.n	804130e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80412ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80412b0:	d82a      	bhi.n	8041308 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80412b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80412b6:	d02a      	beq.n	804130e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80412b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80412bc:	d824      	bhi.n	8041308 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80412be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80412c2:	d008      	beq.n	80412d6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80412c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80412c8:	d81e      	bhi.n	8041308 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80412ca:	2b00      	cmp	r3, #0
 80412cc:	d00a      	beq.n	80412e4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80412ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80412d2:	d010      	beq.n	80412f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80412d4:	e018      	b.n	8041308 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80412d6:	4b68      	ldr	r3, [pc, #416]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80412d8:	68db      	ldr	r3, [r3, #12]
 80412da:	4a67      	ldr	r2, [pc, #412]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80412dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80412e0:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80412e2:	e015      	b.n	8041310 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80412e4:	687b      	ldr	r3, [r7, #4]
 80412e6:	3304      	adds	r3, #4
 80412e8:	2100      	movs	r1, #0
 80412ea:	4618      	mov	r0, r3
 80412ec:	f000 fb08 	bl	8041900 <RCCEx_PLLSAI1_Config>
 80412f0:	4603      	mov	r3, r0
 80412f2:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80412f4:	e00c      	b.n	8041310 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80412f6:	687b      	ldr	r3, [r7, #4]
 80412f8:	3320      	adds	r3, #32
 80412fa:	2100      	movs	r1, #0
 80412fc:	4618      	mov	r0, r3
 80412fe:	f000 fbe5 	bl	8041acc <RCCEx_PLLSAI2_Config>
 8041302:	4603      	mov	r3, r0
 8041304:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8041306:	e003      	b.n	8041310 <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8041308:	2301      	movs	r3, #1
 804130a:	77fb      	strb	r3, [r7, #31]
        break;
 804130c:	e000      	b.n	8041310 <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 804130e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8041310:	7ffb      	ldrb	r3, [r7, #31]
 8041312:	2b00      	cmp	r3, #0
 8041314:	d10b      	bne.n	804132e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8041316:	4b58      	ldr	r3, [pc, #352]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8041318:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 804131c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8041320:	687b      	ldr	r3, [r7, #4]
 8041322:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041324:	4954      	ldr	r1, [pc, #336]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8041326:	4313      	orrs	r3, r2
 8041328:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 804132c:	e001      	b.n	8041332 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 804132e:	7ffb      	ldrb	r3, [r7, #31]
 8041330:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8041332:	687b      	ldr	r3, [r7, #4]
 8041334:	681b      	ldr	r3, [r3, #0]
 8041336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 804133a:	2b00      	cmp	r3, #0
 804133c:	f000 80ab 	beq.w	8041496 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8041340:	2300      	movs	r3, #0
 8041342:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8041344:	4b4c      	ldr	r3, [pc, #304]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8041346:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8041348:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 804134c:	2b00      	cmp	r3, #0
 804134e:	d10d      	bne.n	804136c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8041350:	4b49      	ldr	r3, [pc, #292]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8041352:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8041354:	4a48      	ldr	r2, [pc, #288]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8041356:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 804135a:	6593      	str	r3, [r2, #88]	; 0x58
 804135c:	4b46      	ldr	r3, [pc, #280]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 804135e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8041360:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8041364:	60fb      	str	r3, [r7, #12]
 8041366:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8041368:	2301      	movs	r3, #1
 804136a:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 804136c:	4b43      	ldr	r3, [pc, #268]	; (804147c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 804136e:	681b      	ldr	r3, [r3, #0]
 8041370:	4a42      	ldr	r2, [pc, #264]	; (804147c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8041372:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8041376:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8041378:	f7ff fbb0 	bl	8040adc <HAL_GetTick>
 804137c:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 804137e:	e00f      	b.n	80413a0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8041380:	f7ff fbac 	bl	8040adc <HAL_GetTick>
 8041384:	4602      	mov	r2, r0
 8041386:	693b      	ldr	r3, [r7, #16]
 8041388:	1ad3      	subs	r3, r2, r3
 804138a:	2b02      	cmp	r3, #2
 804138c:	d908      	bls.n	80413a0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 804138e:	4b3b      	ldr	r3, [pc, #236]	; (804147c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8041390:	681b      	ldr	r3, [r3, #0]
 8041392:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8041396:	2b00      	cmp	r3, #0
 8041398:	d109      	bne.n	80413ae <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 804139a:	2303      	movs	r3, #3
 804139c:	77fb      	strb	r3, [r7, #31]
        }
        break;
 804139e:	e006      	b.n	80413ae <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80413a0:	4b36      	ldr	r3, [pc, #216]	; (804147c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80413a2:	681b      	ldr	r3, [r3, #0]
 80413a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80413a8:	2b00      	cmp	r3, #0
 80413aa:	d0e9      	beq.n	8041380 <HAL_RCCEx_PeriphCLKConfig+0x188>
 80413ac:	e000      	b.n	80413b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 80413ae:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 80413b0:	7ffb      	ldrb	r3, [r7, #31]
 80413b2:	2b00      	cmp	r3, #0
 80413b4:	d164      	bne.n	8041480 <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80413b6:	4b30      	ldr	r3, [pc, #192]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80413b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80413bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80413c0:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80413c2:	69bb      	ldr	r3, [r7, #24]
 80413c4:	2b00      	cmp	r3, #0
 80413c6:	d01f      	beq.n	8041408 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80413c8:	687b      	ldr	r3, [r7, #4]
 80413ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80413ce:	69ba      	ldr	r2, [r7, #24]
 80413d0:	429a      	cmp	r2, r3
 80413d2:	d019      	beq.n	8041408 <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80413d4:	4b28      	ldr	r3, [pc, #160]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80413d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80413da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80413de:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80413e0:	4b25      	ldr	r3, [pc, #148]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80413e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80413e6:	4a24      	ldr	r2, [pc, #144]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80413e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80413ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80413f0:	4b21      	ldr	r3, [pc, #132]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80413f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80413f6:	4a20      	ldr	r2, [pc, #128]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80413f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80413fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8041400:	4a1d      	ldr	r2, [pc, #116]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8041402:	69bb      	ldr	r3, [r7, #24]
 8041404:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8041408:	69bb      	ldr	r3, [r7, #24]
 804140a:	f003 0301 	and.w	r3, r3, #1
 804140e:	2b00      	cmp	r3, #0
 8041410:	d01f      	beq.n	8041452 <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041412:	f7ff fb63 	bl	8040adc <HAL_GetTick>
 8041416:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8041418:	e012      	b.n	8041440 <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 804141a:	f7ff fb5f 	bl	8040adc <HAL_GetTick>
 804141e:	4602      	mov	r2, r0
 8041420:	693b      	ldr	r3, [r7, #16]
 8041422:	1ad3      	subs	r3, r2, r3
 8041424:	f241 3288 	movw	r2, #5000	; 0x1388
 8041428:	4293      	cmp	r3, r2
 804142a:	d909      	bls.n	8041440 <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 804142c:	4b12      	ldr	r3, [pc, #72]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 804142e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041432:	f003 0302 	and.w	r3, r3, #2
 8041436:	2b00      	cmp	r3, #0
 8041438:	d10a      	bne.n	8041450 <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 804143a:	2303      	movs	r3, #3
 804143c:	77fb      	strb	r3, [r7, #31]
            }
            break;
 804143e:	e007      	b.n	8041450 <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8041440:	4b0d      	ldr	r3, [pc, #52]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8041442:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041446:	f003 0302 	and.w	r3, r3, #2
 804144a:	2b00      	cmp	r3, #0
 804144c:	d0e5      	beq.n	804141a <HAL_RCCEx_PeriphCLKConfig+0x222>
 804144e:	e000      	b.n	8041452 <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 8041450:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 8041452:	7ffb      	ldrb	r3, [r7, #31]
 8041454:	2b00      	cmp	r3, #0
 8041456:	d10c      	bne.n	8041472 <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8041458:	4b07      	ldr	r3, [pc, #28]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 804145a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 804145e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8041462:	687b      	ldr	r3, [r7, #4]
 8041464:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041468:	4903      	ldr	r1, [pc, #12]	; (8041478 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 804146a:	4313      	orrs	r3, r2
 804146c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8041470:	e008      	b.n	8041484 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8041472:	7ffb      	ldrb	r3, [r7, #31]
 8041474:	77bb      	strb	r3, [r7, #30]
 8041476:	e005      	b.n	8041484 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8041478:	40021000 	.word	0x40021000
 804147c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8041480:	7ffb      	ldrb	r3, [r7, #31]
 8041482:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8041484:	7dfb      	ldrb	r3, [r7, #23]
 8041486:	2b01      	cmp	r3, #1
 8041488:	d105      	bne.n	8041496 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 804148a:	4b9c      	ldr	r3, [pc, #624]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804148c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 804148e:	4a9b      	ldr	r2, [pc, #620]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8041490:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8041494:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8041496:	687b      	ldr	r3, [r7, #4]
 8041498:	681b      	ldr	r3, [r3, #0]
 804149a:	f003 0301 	and.w	r3, r3, #1
 804149e:	2b00      	cmp	r3, #0
 80414a0:	d00a      	beq.n	80414b8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80414a2:	4b96      	ldr	r3, [pc, #600]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80414a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80414a8:	f023 0203 	bic.w	r2, r3, #3
 80414ac:	687b      	ldr	r3, [r7, #4]
 80414ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80414b0:	4992      	ldr	r1, [pc, #584]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80414b2:	4313      	orrs	r3, r2
 80414b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80414b8:	687b      	ldr	r3, [r7, #4]
 80414ba:	681b      	ldr	r3, [r3, #0]
 80414bc:	f003 0302 	and.w	r3, r3, #2
 80414c0:	2b00      	cmp	r3, #0
 80414c2:	d00a      	beq.n	80414da <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80414c4:	4b8d      	ldr	r3, [pc, #564]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80414c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80414ca:	f023 020c 	bic.w	r2, r3, #12
 80414ce:	687b      	ldr	r3, [r7, #4]
 80414d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80414d2:	498a      	ldr	r1, [pc, #552]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80414d4:	4313      	orrs	r3, r2
 80414d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80414da:	687b      	ldr	r3, [r7, #4]
 80414dc:	681b      	ldr	r3, [r3, #0]
 80414de:	f003 0304 	and.w	r3, r3, #4
 80414e2:	2b00      	cmp	r3, #0
 80414e4:	d00a      	beq.n	80414fc <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80414e6:	4b85      	ldr	r3, [pc, #532]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80414e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80414ec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80414f0:	687b      	ldr	r3, [r7, #4]
 80414f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80414f4:	4981      	ldr	r1, [pc, #516]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80414f6:	4313      	orrs	r3, r2
 80414f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80414fc:	687b      	ldr	r3, [r7, #4]
 80414fe:	681b      	ldr	r3, [r3, #0]
 8041500:	f003 0308 	and.w	r3, r3, #8
 8041504:	2b00      	cmp	r3, #0
 8041506:	d00a      	beq.n	804151e <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8041508:	4b7c      	ldr	r3, [pc, #496]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804150a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 804150e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8041512:	687b      	ldr	r3, [r7, #4]
 8041514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041516:	4979      	ldr	r1, [pc, #484]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8041518:	4313      	orrs	r3, r2
 804151a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 804151e:	687b      	ldr	r3, [r7, #4]
 8041520:	681b      	ldr	r3, [r3, #0]
 8041522:	f003 0310 	and.w	r3, r3, #16
 8041526:	2b00      	cmp	r3, #0
 8041528:	d00a      	beq.n	8041540 <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 804152a:	4b74      	ldr	r3, [pc, #464]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804152c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8041530:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8041534:	687b      	ldr	r3, [r7, #4]
 8041536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8041538:	4970      	ldr	r1, [pc, #448]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804153a:	4313      	orrs	r3, r2
 804153c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8041540:	687b      	ldr	r3, [r7, #4]
 8041542:	681b      	ldr	r3, [r3, #0]
 8041544:	f003 0320 	and.w	r3, r3, #32
 8041548:	2b00      	cmp	r3, #0
 804154a:	d00a      	beq.n	8041562 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 804154c:	4b6b      	ldr	r3, [pc, #428]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804154e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8041552:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8041556:	687b      	ldr	r3, [r7, #4]
 8041558:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 804155a:	4968      	ldr	r1, [pc, #416]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804155c:	4313      	orrs	r3, r2
 804155e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8041562:	687b      	ldr	r3, [r7, #4]
 8041564:	681b      	ldr	r3, [r3, #0]
 8041566:	f403 7300 	and.w	r3, r3, #512	; 0x200
 804156a:	2b00      	cmp	r3, #0
 804156c:	d00a      	beq.n	8041584 <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 804156e:	4b63      	ldr	r3, [pc, #396]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8041570:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8041574:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8041578:	687b      	ldr	r3, [r7, #4]
 804157a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 804157c:	495f      	ldr	r1, [pc, #380]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804157e:	4313      	orrs	r3, r2
 8041580:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8041584:	687b      	ldr	r3, [r7, #4]
 8041586:	681b      	ldr	r3, [r3, #0]
 8041588:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 804158c:	2b00      	cmp	r3, #0
 804158e:	d00a      	beq.n	80415a6 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8041590:	4b5a      	ldr	r3, [pc, #360]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8041592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8041596:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 804159a:	687b      	ldr	r3, [r7, #4]
 804159c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 804159e:	4957      	ldr	r1, [pc, #348]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80415a0:	4313      	orrs	r3, r2
 80415a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80415a6:	687b      	ldr	r3, [r7, #4]
 80415a8:	681b      	ldr	r3, [r3, #0]
 80415aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80415ae:	2b00      	cmp	r3, #0
 80415b0:	d00a      	beq.n	80415c8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80415b2:	4b52      	ldr	r3, [pc, #328]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80415b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80415b8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80415bc:	687b      	ldr	r3, [r7, #4]
 80415be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80415c0:	494e      	ldr	r1, [pc, #312]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80415c2:	4313      	orrs	r3, r2
 80415c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 80415c8:	687b      	ldr	r3, [r7, #4]
 80415ca:	681b      	ldr	r3, [r3, #0]
 80415cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80415d0:	2b00      	cmp	r3, #0
 80415d2:	d031      	beq.n	8041638 <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 80415d4:	687b      	ldr	r3, [r7, #4]
 80415d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80415d8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80415dc:	d00e      	beq.n	80415fc <HAL_RCCEx_PeriphCLKConfig+0x404>
 80415de:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80415e2:	d814      	bhi.n	804160e <HAL_RCCEx_PeriphCLKConfig+0x416>
 80415e4:	2b00      	cmp	r3, #0
 80415e6:	d015      	beq.n	8041614 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80415e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80415ec:	d10f      	bne.n	804160e <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80415ee:	4b43      	ldr	r3, [pc, #268]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80415f0:	68db      	ldr	r3, [r3, #12]
 80415f2:	4a42      	ldr	r2, [pc, #264]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80415f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80415f8:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80415fa:	e00c      	b.n	8041616 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80415fc:	687b      	ldr	r3, [r7, #4]
 80415fe:	3304      	adds	r3, #4
 8041600:	2100      	movs	r1, #0
 8041602:	4618      	mov	r0, r3
 8041604:	f000 f97c 	bl	8041900 <RCCEx_PLLSAI1_Config>
 8041608:	4603      	mov	r3, r0
 804160a:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 804160c:	e003      	b.n	8041616 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 804160e:	2301      	movs	r3, #1
 8041610:	77fb      	strb	r3, [r7, #31]
        break;
 8041612:	e000      	b.n	8041616 <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 8041614:	bf00      	nop
    }

    if (ret == HAL_OK)
 8041616:	7ffb      	ldrb	r3, [r7, #31]
 8041618:	2b00      	cmp	r3, #0
 804161a:	d10b      	bne.n	8041634 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 804161c:	4b37      	ldr	r3, [pc, #220]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804161e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8041622:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8041626:	687b      	ldr	r3, [r7, #4]
 8041628:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 804162a:	4934      	ldr	r1, [pc, #208]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804162c:	4313      	orrs	r3, r2
 804162e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8041632:	e001      	b.n	8041638 <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8041634:	7ffb      	ldrb	r3, [r7, #31]
 8041636:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8041638:	687b      	ldr	r3, [r7, #4]
 804163a:	681b      	ldr	r3, [r3, #0]
 804163c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8041640:	2b00      	cmp	r3, #0
 8041642:	d00a      	beq.n	804165a <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8041644:	4b2d      	ldr	r3, [pc, #180]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8041646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 804164a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 804164e:	687b      	ldr	r3, [r7, #4]
 8041650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8041652:	492a      	ldr	r1, [pc, #168]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8041654:	4313      	orrs	r3, r2
 8041656:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 804165a:	687b      	ldr	r3, [r7, #4]
 804165c:	681b      	ldr	r3, [r3, #0]
 804165e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8041662:	2b00      	cmp	r3, #0
 8041664:	d00a      	beq.n	804167c <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8041666:	4b25      	ldr	r3, [pc, #148]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8041668:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 804166c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8041670:	687b      	ldr	r3, [r7, #4]
 8041672:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8041674:	4921      	ldr	r1, [pc, #132]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8041676:	4313      	orrs	r3, r2
 8041678:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 804167c:	687b      	ldr	r3, [r7, #4]
 804167e:	681b      	ldr	r3, [r3, #0]
 8041680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8041684:	2b00      	cmp	r3, #0
 8041686:	d00a      	beq.n	804169e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8041688:	4b1c      	ldr	r3, [pc, #112]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804168a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 804168e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8041692:	687b      	ldr	r3, [r7, #4]
 8041694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8041696:	4919      	ldr	r1, [pc, #100]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8041698:	4313      	orrs	r3, r2
 804169a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 804169e:	687b      	ldr	r3, [r7, #4]
 80416a0:	681b      	ldr	r3, [r3, #0]
 80416a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80416a6:	2b00      	cmp	r3, #0
 80416a8:	d00a      	beq.n	80416c0 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80416aa:	4b14      	ldr	r3, [pc, #80]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80416ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80416b0:	f023 0203 	bic.w	r2, r3, #3
 80416b4:	687b      	ldr	r3, [r7, #4]
 80416b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80416b8:	4910      	ldr	r1, [pc, #64]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80416ba:	4313      	orrs	r3, r2
 80416bc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80416c0:	687b      	ldr	r3, [r7, #4]
 80416c2:	681b      	ldr	r3, [r3, #0]
 80416c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80416c8:	2b00      	cmp	r3, #0
 80416ca:	d02b      	beq.n	8041724 <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80416cc:	4b0b      	ldr	r3, [pc, #44]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80416ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80416d2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80416d6:	687b      	ldr	r3, [r7, #4]
 80416d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80416da:	4908      	ldr	r1, [pc, #32]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80416dc:	4313      	orrs	r3, r2
 80416de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80416e2:	687b      	ldr	r3, [r7, #4]
 80416e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80416e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80416ea:	d109      	bne.n	8041700 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80416ec:	4b03      	ldr	r3, [pc, #12]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80416ee:	68db      	ldr	r3, [r3, #12]
 80416f0:	4a02      	ldr	r2, [pc, #8]	; (80416fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80416f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80416f6:	60d3      	str	r3, [r2, #12]
 80416f8:	e014      	b.n	8041724 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 80416fa:	bf00      	nop
 80416fc:	40021000 	.word	0x40021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8041700:	687b      	ldr	r3, [r7, #4]
 8041702:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8041704:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8041708:	d10c      	bne.n	8041724 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 804170a:	687b      	ldr	r3, [r7, #4]
 804170c:	3304      	adds	r3, #4
 804170e:	2101      	movs	r1, #1
 8041710:	4618      	mov	r0, r3
 8041712:	f000 f8f5 	bl	8041900 <RCCEx_PLLSAI1_Config>
 8041716:	4603      	mov	r3, r0
 8041718:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 804171a:	7ffb      	ldrb	r3, [r7, #31]
 804171c:	2b00      	cmp	r3, #0
 804171e:	d001      	beq.n	8041724 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 8041720:	7ffb      	ldrb	r3, [r7, #31]
 8041722:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8041724:	687b      	ldr	r3, [r7, #4]
 8041726:	681b      	ldr	r3, [r3, #0]
 8041728:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 804172c:	2b00      	cmp	r3, #0
 804172e:	d04a      	beq.n	80417c6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8041730:	687b      	ldr	r3, [r7, #4]
 8041732:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8041734:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8041738:	d108      	bne.n	804174c <HAL_RCCEx_PeriphCLKConfig+0x554>
 804173a:	4b70      	ldr	r3, [pc, #448]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 804173c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8041740:	4a6e      	ldr	r2, [pc, #440]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8041742:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8041746:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 804174a:	e012      	b.n	8041772 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 804174c:	4b6b      	ldr	r3, [pc, #428]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 804174e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8041752:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8041756:	687b      	ldr	r3, [r7, #4]
 8041758:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 804175a:	4968      	ldr	r1, [pc, #416]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 804175c:	4313      	orrs	r3, r2
 804175e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8041762:	4b66      	ldr	r3, [pc, #408]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8041764:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8041768:	4a64      	ldr	r2, [pc, #400]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 804176a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 804176e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8041772:	687b      	ldr	r3, [r7, #4]
 8041774:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8041776:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 804177a:	d10d      	bne.n	8041798 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 804177c:	687b      	ldr	r3, [r7, #4]
 804177e:	3304      	adds	r3, #4
 8041780:	2101      	movs	r1, #1
 8041782:	4618      	mov	r0, r3
 8041784:	f000 f8bc 	bl	8041900 <RCCEx_PLLSAI1_Config>
 8041788:	4603      	mov	r3, r0
 804178a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 804178c:	7ffb      	ldrb	r3, [r7, #31]
 804178e:	2b00      	cmp	r3, #0
 8041790:	d019      	beq.n	80417c6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 8041792:	7ffb      	ldrb	r3, [r7, #31]
 8041794:	77bb      	strb	r3, [r7, #30]
 8041796:	e016      	b.n	80417c6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8041798:	687b      	ldr	r3, [r7, #4]
 804179a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 804179c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80417a0:	d106      	bne.n	80417b0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80417a2:	4b56      	ldr	r3, [pc, #344]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80417a4:	68db      	ldr	r3, [r3, #12]
 80417a6:	4a55      	ldr	r2, [pc, #340]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80417a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80417ac:	60d3      	str	r3, [r2, #12]
 80417ae:	e00a      	b.n	80417c6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 80417b0:	687b      	ldr	r3, [r7, #4]
 80417b2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80417b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80417b8:	d105      	bne.n	80417c6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80417ba:	4b50      	ldr	r3, [pc, #320]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80417bc:	68db      	ldr	r3, [r3, #12]
 80417be:	4a4f      	ldr	r2, [pc, #316]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80417c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80417c4:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80417c6:	687b      	ldr	r3, [r7, #4]
 80417c8:	681b      	ldr	r3, [r3, #0]
 80417ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80417ce:	2b00      	cmp	r3, #0
 80417d0:	d028      	beq.n	8041824 <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80417d2:	4b4a      	ldr	r3, [pc, #296]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80417d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80417d8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80417dc:	687b      	ldr	r3, [r7, #4]
 80417de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80417e0:	4946      	ldr	r1, [pc, #280]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80417e2:	4313      	orrs	r3, r2
 80417e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80417e8:	687b      	ldr	r3, [r7, #4]
 80417ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80417ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80417f0:	d106      	bne.n	8041800 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80417f2:	4b42      	ldr	r3, [pc, #264]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80417f4:	68db      	ldr	r3, [r3, #12]
 80417f6:	4a41      	ldr	r2, [pc, #260]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80417f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80417fc:	60d3      	str	r3, [r2, #12]
 80417fe:	e011      	b.n	8041824 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8041800:	687b      	ldr	r3, [r7, #4]
 8041802:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8041804:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8041808:	d10c      	bne.n	8041824 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 804180a:	687b      	ldr	r3, [r7, #4]
 804180c:	3304      	adds	r3, #4
 804180e:	2101      	movs	r1, #1
 8041810:	4618      	mov	r0, r3
 8041812:	f000 f875 	bl	8041900 <RCCEx_PLLSAI1_Config>
 8041816:	4603      	mov	r3, r0
 8041818:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 804181a:	7ffb      	ldrb	r3, [r7, #31]
 804181c:	2b00      	cmp	r3, #0
 804181e:	d001      	beq.n	8041824 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 8041820:	7ffb      	ldrb	r3, [r7, #31]
 8041822:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8041824:	687b      	ldr	r3, [r7, #4]
 8041826:	681b      	ldr	r3, [r3, #0]
 8041828:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 804182c:	2b00      	cmp	r3, #0
 804182e:	d01e      	beq.n	804186e <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8041830:	4b32      	ldr	r3, [pc, #200]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8041832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8041836:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 804183a:	687b      	ldr	r3, [r7, #4]
 804183c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8041840:	492e      	ldr	r1, [pc, #184]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8041842:	4313      	orrs	r3, r2
 8041844:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8041848:	687b      	ldr	r3, [r7, #4]
 804184a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 804184e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8041852:	d10c      	bne.n	804186e <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8041854:	687b      	ldr	r3, [r7, #4]
 8041856:	3304      	adds	r3, #4
 8041858:	2102      	movs	r1, #2
 804185a:	4618      	mov	r0, r3
 804185c:	f000 f850 	bl	8041900 <RCCEx_PLLSAI1_Config>
 8041860:	4603      	mov	r3, r0
 8041862:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8041864:	7ffb      	ldrb	r3, [r7, #31]
 8041866:	2b00      	cmp	r3, #0
 8041868:	d001      	beq.n	804186e <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 804186a:	7ffb      	ldrb	r3, [r7, #31]
 804186c:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 804186e:	687b      	ldr	r3, [r7, #4]
 8041870:	681b      	ldr	r3, [r3, #0]
 8041872:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8041876:	2b00      	cmp	r3, #0
 8041878:	d00b      	beq.n	8041892 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 804187a:	4b20      	ldr	r3, [pc, #128]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 804187c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8041880:	f023 0204 	bic.w	r2, r3, #4
 8041884:	687b      	ldr	r3, [r7, #4]
 8041886:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 804188a:	491c      	ldr	r1, [pc, #112]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 804188c:	4313      	orrs	r3, r2
 804188e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8041892:	687b      	ldr	r3, [r7, #4]
 8041894:	681b      	ldr	r3, [r3, #0]
 8041896:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 804189a:	2b00      	cmp	r3, #0
 804189c:	d00b      	beq.n	80418b6 <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 804189e:	4b17      	ldr	r3, [pc, #92]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80418a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80418a4:	f023 0218 	bic.w	r2, r3, #24
 80418a8:	687b      	ldr	r3, [r7, #4]
 80418aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80418ae:	4913      	ldr	r1, [pc, #76]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80418b0:	4313      	orrs	r3, r2
 80418b2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80418b6:	687b      	ldr	r3, [r7, #4]
 80418b8:	681b      	ldr	r3, [r3, #0]
 80418ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80418be:	2b00      	cmp	r3, #0
 80418c0:	d017      	beq.n	80418f2 <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80418c2:	4b0e      	ldr	r3, [pc, #56]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80418c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80418c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80418cc:	687b      	ldr	r3, [r7, #4]
 80418ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80418d2:	490a      	ldr	r1, [pc, #40]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80418d4:	4313      	orrs	r3, r2
 80418d6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80418da:	687b      	ldr	r3, [r7, #4]
 80418dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80418e0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80418e4:	d105      	bne.n	80418f2 <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80418e6:	4b05      	ldr	r3, [pc, #20]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80418e8:	68db      	ldr	r3, [r3, #12]
 80418ea:	4a04      	ldr	r2, [pc, #16]	; (80418fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80418ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80418f0:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80418f2:	7fbb      	ldrb	r3, [r7, #30]
}
 80418f4:	4618      	mov	r0, r3
 80418f6:	3720      	adds	r7, #32
 80418f8:	46bd      	mov	sp, r7
 80418fa:	bd80      	pop	{r7, pc}
 80418fc:	40021000 	.word	0x40021000

08041900 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 8041900:	b580      	push	{r7, lr}
 8041902:	b084      	sub	sp, #16
 8041904:	af00      	add	r7, sp, #0
 8041906:	6078      	str	r0, [r7, #4]
 8041908:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 804190a:	2300      	movs	r3, #0
 804190c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 804190e:	687b      	ldr	r3, [r7, #4]
 8041910:	681b      	ldr	r3, [r3, #0]
 8041912:	2b03      	cmp	r3, #3
 8041914:	d018      	beq.n	8041948 <RCCEx_PLLSAI1_Config+0x48>
 8041916:	2b03      	cmp	r3, #3
 8041918:	d81f      	bhi.n	804195a <RCCEx_PLLSAI1_Config+0x5a>
 804191a:	2b01      	cmp	r3, #1
 804191c:	d002      	beq.n	8041924 <RCCEx_PLLSAI1_Config+0x24>
 804191e:	2b02      	cmp	r3, #2
 8041920:	d009      	beq.n	8041936 <RCCEx_PLLSAI1_Config+0x36>
 8041922:	e01a      	b.n	804195a <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8041924:	4b65      	ldr	r3, [pc, #404]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 8041926:	681b      	ldr	r3, [r3, #0]
 8041928:	f003 0302 	and.w	r3, r3, #2
 804192c:	2b00      	cmp	r3, #0
 804192e:	d117      	bne.n	8041960 <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 8041930:	2301      	movs	r3, #1
 8041932:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8041934:	e014      	b.n	8041960 <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8041936:	4b61      	ldr	r3, [pc, #388]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 8041938:	681b      	ldr	r3, [r3, #0]
 804193a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 804193e:	2b00      	cmp	r3, #0
 8041940:	d110      	bne.n	8041964 <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 8041942:	2301      	movs	r3, #1
 8041944:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8041946:	e00d      	b.n	8041964 <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8041948:	4b5c      	ldr	r3, [pc, #368]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 804194a:	681b      	ldr	r3, [r3, #0]
 804194c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8041950:	2b00      	cmp	r3, #0
 8041952:	d109      	bne.n	8041968 <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 8041954:	2301      	movs	r3, #1
 8041956:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8041958:	e006      	b.n	8041968 <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 804195a:	2301      	movs	r3, #1
 804195c:	73fb      	strb	r3, [r7, #15]
      break;
 804195e:	e004      	b.n	804196a <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8041960:	bf00      	nop
 8041962:	e002      	b.n	804196a <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8041964:	bf00      	nop
 8041966:	e000      	b.n	804196a <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8041968:	bf00      	nop
  }

  if (status == HAL_OK)
 804196a:	7bfb      	ldrb	r3, [r7, #15]
 804196c:	2b00      	cmp	r3, #0
 804196e:	f040 809f 	bne.w	8041ab0 <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8041972:	4b52      	ldr	r3, [pc, #328]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 8041974:	681b      	ldr	r3, [r3, #0]
 8041976:	4a51      	ldr	r2, [pc, #324]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 8041978:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 804197c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 804197e:	f7ff f8ad 	bl	8040adc <HAL_GetTick>
 8041982:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8041984:	e00f      	b.n	80419a6 <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8041986:	f7ff f8a9 	bl	8040adc <HAL_GetTick>
 804198a:	4602      	mov	r2, r0
 804198c:	68bb      	ldr	r3, [r7, #8]
 804198e:	1ad3      	subs	r3, r2, r3
 8041990:	2b02      	cmp	r3, #2
 8041992:	d908      	bls.n	80419a6 <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8041994:	4b49      	ldr	r3, [pc, #292]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 8041996:	681b      	ldr	r3, [r3, #0]
 8041998:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 804199c:	2b00      	cmp	r3, #0
 804199e:	d009      	beq.n	80419b4 <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 80419a0:	2303      	movs	r3, #3
 80419a2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80419a4:	e006      	b.n	80419b4 <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80419a6:	4b45      	ldr	r3, [pc, #276]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 80419a8:	681b      	ldr	r3, [r3, #0]
 80419aa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80419ae:	2b00      	cmp	r3, #0
 80419b0:	d1e9      	bne.n	8041986 <RCCEx_PLLSAI1_Config+0x86>
 80419b2:	e000      	b.n	80419b6 <RCCEx_PLLSAI1_Config+0xb6>
        break;
 80419b4:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 80419b6:	7bfb      	ldrb	r3, [r7, #15]
 80419b8:	2b00      	cmp	r3, #0
 80419ba:	d179      	bne.n	8041ab0 <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 80419bc:	683b      	ldr	r3, [r7, #0]
 80419be:	2b00      	cmp	r3, #0
 80419c0:	d116      	bne.n	80419f0 <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80419c2:	4b3e      	ldr	r3, [pc, #248]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 80419c4:	691a      	ldr	r2, [r3, #16]
 80419c6:	4b3e      	ldr	r3, [pc, #248]	; (8041ac0 <RCCEx_PLLSAI1_Config+0x1c0>)
 80419c8:	4013      	ands	r3, r2
 80419ca:	687a      	ldr	r2, [r7, #4]
 80419cc:	6892      	ldr	r2, [r2, #8]
 80419ce:	0211      	lsls	r1, r2, #8
 80419d0:	687a      	ldr	r2, [r7, #4]
 80419d2:	68d2      	ldr	r2, [r2, #12]
 80419d4:	06d2      	lsls	r2, r2, #27
 80419d6:	4311      	orrs	r1, r2
 80419d8:	687a      	ldr	r2, [r7, #4]
 80419da:	6852      	ldr	r2, [r2, #4]
 80419dc:	3a01      	subs	r2, #1
 80419de:	0112      	lsls	r2, r2, #4
 80419e0:	4311      	orrs	r1, r2
 80419e2:	687a      	ldr	r2, [r7, #4]
 80419e4:	6812      	ldr	r2, [r2, #0]
 80419e6:	430a      	orrs	r2, r1
 80419e8:	4934      	ldr	r1, [pc, #208]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 80419ea:	4313      	orrs	r3, r2
 80419ec:	610b      	str	r3, [r1, #16]
 80419ee:	e033      	b.n	8041a58 <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 80419f0:	683b      	ldr	r3, [r7, #0]
 80419f2:	2b01      	cmp	r3, #1
 80419f4:	d118      	bne.n	8041a28 <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80419f6:	4b31      	ldr	r3, [pc, #196]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 80419f8:	691a      	ldr	r2, [r3, #16]
 80419fa:	4b32      	ldr	r3, [pc, #200]	; (8041ac4 <RCCEx_PLLSAI1_Config+0x1c4>)
 80419fc:	4013      	ands	r3, r2
 80419fe:	687a      	ldr	r2, [r7, #4]
 8041a00:	6892      	ldr	r2, [r2, #8]
 8041a02:	0211      	lsls	r1, r2, #8
 8041a04:	687a      	ldr	r2, [r7, #4]
 8041a06:	6912      	ldr	r2, [r2, #16]
 8041a08:	0852      	lsrs	r2, r2, #1
 8041a0a:	3a01      	subs	r2, #1
 8041a0c:	0552      	lsls	r2, r2, #21
 8041a0e:	4311      	orrs	r1, r2
 8041a10:	687a      	ldr	r2, [r7, #4]
 8041a12:	6852      	ldr	r2, [r2, #4]
 8041a14:	3a01      	subs	r2, #1
 8041a16:	0112      	lsls	r2, r2, #4
 8041a18:	4311      	orrs	r1, r2
 8041a1a:	687a      	ldr	r2, [r7, #4]
 8041a1c:	6812      	ldr	r2, [r2, #0]
 8041a1e:	430a      	orrs	r2, r1
 8041a20:	4926      	ldr	r1, [pc, #152]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 8041a22:	4313      	orrs	r3, r2
 8041a24:	610b      	str	r3, [r1, #16]
 8041a26:	e017      	b.n	8041a58 <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8041a28:	4b24      	ldr	r3, [pc, #144]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 8041a2a:	691a      	ldr	r2, [r3, #16]
 8041a2c:	4b26      	ldr	r3, [pc, #152]	; (8041ac8 <RCCEx_PLLSAI1_Config+0x1c8>)
 8041a2e:	4013      	ands	r3, r2
 8041a30:	687a      	ldr	r2, [r7, #4]
 8041a32:	6892      	ldr	r2, [r2, #8]
 8041a34:	0211      	lsls	r1, r2, #8
 8041a36:	687a      	ldr	r2, [r7, #4]
 8041a38:	6952      	ldr	r2, [r2, #20]
 8041a3a:	0852      	lsrs	r2, r2, #1
 8041a3c:	3a01      	subs	r2, #1
 8041a3e:	0652      	lsls	r2, r2, #25
 8041a40:	4311      	orrs	r1, r2
 8041a42:	687a      	ldr	r2, [r7, #4]
 8041a44:	6852      	ldr	r2, [r2, #4]
 8041a46:	3a01      	subs	r2, #1
 8041a48:	0112      	lsls	r2, r2, #4
 8041a4a:	4311      	orrs	r1, r2
 8041a4c:	687a      	ldr	r2, [r7, #4]
 8041a4e:	6812      	ldr	r2, [r2, #0]
 8041a50:	430a      	orrs	r2, r1
 8041a52:	491a      	ldr	r1, [pc, #104]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 8041a54:	4313      	orrs	r3, r2
 8041a56:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8041a58:	4b18      	ldr	r3, [pc, #96]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 8041a5a:	681b      	ldr	r3, [r3, #0]
 8041a5c:	4a17      	ldr	r2, [pc, #92]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 8041a5e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8041a62:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041a64:	f7ff f83a 	bl	8040adc <HAL_GetTick>
 8041a68:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8041a6a:	e00f      	b.n	8041a8c <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8041a6c:	f7ff f836 	bl	8040adc <HAL_GetTick>
 8041a70:	4602      	mov	r2, r0
 8041a72:	68bb      	ldr	r3, [r7, #8]
 8041a74:	1ad3      	subs	r3, r2, r3
 8041a76:	2b02      	cmp	r3, #2
 8041a78:	d908      	bls.n	8041a8c <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8041a7a:	4b10      	ldr	r3, [pc, #64]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 8041a7c:	681b      	ldr	r3, [r3, #0]
 8041a7e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8041a82:	2b00      	cmp	r3, #0
 8041a84:	d109      	bne.n	8041a9a <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 8041a86:	2303      	movs	r3, #3
 8041a88:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8041a8a:	e006      	b.n	8041a9a <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8041a8c:	4b0b      	ldr	r3, [pc, #44]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 8041a8e:	681b      	ldr	r3, [r3, #0]
 8041a90:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8041a94:	2b00      	cmp	r3, #0
 8041a96:	d0e9      	beq.n	8041a6c <RCCEx_PLLSAI1_Config+0x16c>
 8041a98:	e000      	b.n	8041a9c <RCCEx_PLLSAI1_Config+0x19c>
          break;
 8041a9a:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8041a9c:	7bfb      	ldrb	r3, [r7, #15]
 8041a9e:	2b00      	cmp	r3, #0
 8041aa0:	d106      	bne.n	8041ab0 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 8041aa2:	4b06      	ldr	r3, [pc, #24]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 8041aa4:	691a      	ldr	r2, [r3, #16]
 8041aa6:	687b      	ldr	r3, [r7, #4]
 8041aa8:	699b      	ldr	r3, [r3, #24]
 8041aaa:	4904      	ldr	r1, [pc, #16]	; (8041abc <RCCEx_PLLSAI1_Config+0x1bc>)
 8041aac:	4313      	orrs	r3, r2
 8041aae:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8041ab0:	7bfb      	ldrb	r3, [r7, #15]
}
 8041ab2:	4618      	mov	r0, r3
 8041ab4:	3710      	adds	r7, #16
 8041ab6:	46bd      	mov	sp, r7
 8041ab8:	bd80      	pop	{r7, pc}
 8041aba:	bf00      	nop
 8041abc:	40021000 	.word	0x40021000
 8041ac0:	07ff800c 	.word	0x07ff800c
 8041ac4:	ff9f800c 	.word	0xff9f800c
 8041ac8:	f9ff800c 	.word	0xf9ff800c

08041acc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 8041acc:	b580      	push	{r7, lr}
 8041ace:	b084      	sub	sp, #16
 8041ad0:	af00      	add	r7, sp, #0
 8041ad2:	6078      	str	r0, [r7, #4]
 8041ad4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8041ad6:	2300      	movs	r3, #0
 8041ad8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 8041ada:	687b      	ldr	r3, [r7, #4]
 8041adc:	681b      	ldr	r3, [r3, #0]
 8041ade:	2b03      	cmp	r3, #3
 8041ae0:	d018      	beq.n	8041b14 <RCCEx_PLLSAI2_Config+0x48>
 8041ae2:	2b03      	cmp	r3, #3
 8041ae4:	d81f      	bhi.n	8041b26 <RCCEx_PLLSAI2_Config+0x5a>
 8041ae6:	2b01      	cmp	r3, #1
 8041ae8:	d002      	beq.n	8041af0 <RCCEx_PLLSAI2_Config+0x24>
 8041aea:	2b02      	cmp	r3, #2
 8041aec:	d009      	beq.n	8041b02 <RCCEx_PLLSAI2_Config+0x36>
 8041aee:	e01a      	b.n	8041b26 <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8041af0:	4b4a      	ldr	r3, [pc, #296]	; (8041c1c <RCCEx_PLLSAI2_Config+0x150>)
 8041af2:	681b      	ldr	r3, [r3, #0]
 8041af4:	f003 0302 	and.w	r3, r3, #2
 8041af8:	2b00      	cmp	r3, #0
 8041afa:	d117      	bne.n	8041b2c <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 8041afc:	2301      	movs	r3, #1
 8041afe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8041b00:	e014      	b.n	8041b2c <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8041b02:	4b46      	ldr	r3, [pc, #280]	; (8041c1c <RCCEx_PLLSAI2_Config+0x150>)
 8041b04:	681b      	ldr	r3, [r3, #0]
 8041b06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8041b0a:	2b00      	cmp	r3, #0
 8041b0c:	d110      	bne.n	8041b30 <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 8041b0e:	2301      	movs	r3, #1
 8041b10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8041b12:	e00d      	b.n	8041b30 <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8041b14:	4b41      	ldr	r3, [pc, #260]	; (8041c1c <RCCEx_PLLSAI2_Config+0x150>)
 8041b16:	681b      	ldr	r3, [r3, #0]
 8041b18:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8041b1c:	2b00      	cmp	r3, #0
 8041b1e:	d109      	bne.n	8041b34 <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 8041b20:	2301      	movs	r3, #1
 8041b22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8041b24:	e006      	b.n	8041b34 <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 8041b26:	2301      	movs	r3, #1
 8041b28:	73fb      	strb	r3, [r7, #15]
      break;
 8041b2a:	e004      	b.n	8041b36 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8041b2c:	bf00      	nop
 8041b2e:	e002      	b.n	8041b36 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8041b30:	bf00      	nop
 8041b32:	e000      	b.n	8041b36 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8041b34:	bf00      	nop
  }

  if (status == HAL_OK)
 8041b36:	7bfb      	ldrb	r3, [r7, #15]
 8041b38:	2b00      	cmp	r3, #0
 8041b3a:	d169      	bne.n	8041c10 <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8041b3c:	4b37      	ldr	r3, [pc, #220]	; (8041c1c <RCCEx_PLLSAI2_Config+0x150>)
 8041b3e:	681b      	ldr	r3, [r3, #0]
 8041b40:	4a36      	ldr	r2, [pc, #216]	; (8041c1c <RCCEx_PLLSAI2_Config+0x150>)
 8041b42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8041b46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8041b48:	f7fe ffc8 	bl	8040adc <HAL_GetTick>
 8041b4c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8041b4e:	e00f      	b.n	8041b70 <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8041b50:	f7fe ffc4 	bl	8040adc <HAL_GetTick>
 8041b54:	4602      	mov	r2, r0
 8041b56:	68bb      	ldr	r3, [r7, #8]
 8041b58:	1ad3      	subs	r3, r2, r3
 8041b5a:	2b02      	cmp	r3, #2
 8041b5c:	d908      	bls.n	8041b70 <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8041b5e:	4b2f      	ldr	r3, [pc, #188]	; (8041c1c <RCCEx_PLLSAI2_Config+0x150>)
 8041b60:	681b      	ldr	r3, [r3, #0]
 8041b62:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8041b66:	2b00      	cmp	r3, #0
 8041b68:	d009      	beq.n	8041b7e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 8041b6a:	2303      	movs	r3, #3
 8041b6c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8041b6e:	e006      	b.n	8041b7e <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8041b70:	4b2a      	ldr	r3, [pc, #168]	; (8041c1c <RCCEx_PLLSAI2_Config+0x150>)
 8041b72:	681b      	ldr	r3, [r3, #0]
 8041b74:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8041b78:	2b00      	cmp	r3, #0
 8041b7a:	d1e9      	bne.n	8041b50 <RCCEx_PLLSAI2_Config+0x84>
 8041b7c:	e000      	b.n	8041b80 <RCCEx_PLLSAI2_Config+0xb4>
        break;
 8041b7e:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8041b80:	7bfb      	ldrb	r3, [r7, #15]
 8041b82:	2b00      	cmp	r3, #0
 8041b84:	d144      	bne.n	8041c10 <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8041b86:	683b      	ldr	r3, [r7, #0]
 8041b88:	2b00      	cmp	r3, #0
 8041b8a:	d115      	bne.n	8041bb8 <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8041b8c:	4b23      	ldr	r3, [pc, #140]	; (8041c1c <RCCEx_PLLSAI2_Config+0x150>)
 8041b8e:	695a      	ldr	r2, [r3, #20]
 8041b90:	4b23      	ldr	r3, [pc, #140]	; (8041c20 <RCCEx_PLLSAI2_Config+0x154>)
 8041b92:	4013      	ands	r3, r2
 8041b94:	687a      	ldr	r2, [r7, #4]
 8041b96:	6892      	ldr	r2, [r2, #8]
 8041b98:	0211      	lsls	r1, r2, #8
 8041b9a:	687a      	ldr	r2, [r7, #4]
 8041b9c:	68d2      	ldr	r2, [r2, #12]
 8041b9e:	06d2      	lsls	r2, r2, #27
 8041ba0:	4311      	orrs	r1, r2
 8041ba2:	687a      	ldr	r2, [r7, #4]
 8041ba4:	6852      	ldr	r2, [r2, #4]
 8041ba6:	3a01      	subs	r2, #1
 8041ba8:	0112      	lsls	r2, r2, #4
 8041baa:	4311      	orrs	r1, r2
 8041bac:	687a      	ldr	r2, [r7, #4]
 8041bae:	6812      	ldr	r2, [r2, #0]
 8041bb0:	430a      	orrs	r2, r1
 8041bb2:	491a      	ldr	r1, [pc, #104]	; (8041c1c <RCCEx_PLLSAI2_Config+0x150>)
 8041bb4:	4313      	orrs	r3, r2
 8041bb6:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8041bb8:	4b18      	ldr	r3, [pc, #96]	; (8041c1c <RCCEx_PLLSAI2_Config+0x150>)
 8041bba:	681b      	ldr	r3, [r3, #0]
 8041bbc:	4a17      	ldr	r2, [pc, #92]	; (8041c1c <RCCEx_PLLSAI2_Config+0x150>)
 8041bbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8041bc2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041bc4:	f7fe ff8a 	bl	8040adc <HAL_GetTick>
 8041bc8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8041bca:	e00f      	b.n	8041bec <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8041bcc:	f7fe ff86 	bl	8040adc <HAL_GetTick>
 8041bd0:	4602      	mov	r2, r0
 8041bd2:	68bb      	ldr	r3, [r7, #8]
 8041bd4:	1ad3      	subs	r3, r2, r3
 8041bd6:	2b02      	cmp	r3, #2
 8041bd8:	d908      	bls.n	8041bec <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8041bda:	4b10      	ldr	r3, [pc, #64]	; (8041c1c <RCCEx_PLLSAI2_Config+0x150>)
 8041bdc:	681b      	ldr	r3, [r3, #0]
 8041bde:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8041be2:	2b00      	cmp	r3, #0
 8041be4:	d109      	bne.n	8041bfa <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 8041be6:	2303      	movs	r3, #3
 8041be8:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8041bea:	e006      	b.n	8041bfa <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8041bec:	4b0b      	ldr	r3, [pc, #44]	; (8041c1c <RCCEx_PLLSAI2_Config+0x150>)
 8041bee:	681b      	ldr	r3, [r3, #0]
 8041bf0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8041bf4:	2b00      	cmp	r3, #0
 8041bf6:	d0e9      	beq.n	8041bcc <RCCEx_PLLSAI2_Config+0x100>
 8041bf8:	e000      	b.n	8041bfc <RCCEx_PLLSAI2_Config+0x130>
          break;
 8041bfa:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8041bfc:	7bfb      	ldrb	r3, [r7, #15]
 8041bfe:	2b00      	cmp	r3, #0
 8041c00:	d106      	bne.n	8041c10 <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 8041c02:	4b06      	ldr	r3, [pc, #24]	; (8041c1c <RCCEx_PLLSAI2_Config+0x150>)
 8041c04:	695a      	ldr	r2, [r3, #20]
 8041c06:	687b      	ldr	r3, [r7, #4]
 8041c08:	691b      	ldr	r3, [r3, #16]
 8041c0a:	4904      	ldr	r1, [pc, #16]	; (8041c1c <RCCEx_PLLSAI2_Config+0x150>)
 8041c0c:	4313      	orrs	r3, r2
 8041c0e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8041c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8041c12:	4618      	mov	r0, r3
 8041c14:	3710      	adds	r7, #16
 8041c16:	46bd      	mov	sp, r7
 8041c18:	bd80      	pop	{r7, pc}
 8041c1a:	bf00      	nop
 8041c1c:	40021000 	.word	0x40021000
 8041c20:	07ff800c 	.word	0x07ff800c

08041c24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8041c24:	b580      	push	{r7, lr}
 8041c26:	b082      	sub	sp, #8
 8041c28:	af00      	add	r7, sp, #0
 8041c2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8041c2c:	687b      	ldr	r3, [r7, #4]
 8041c2e:	2b00      	cmp	r3, #0
 8041c30:	d101      	bne.n	8041c36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8041c32:	2301      	movs	r3, #1
 8041c34:	e049      	b.n	8041cca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8041c36:	687b      	ldr	r3, [r7, #4]
 8041c38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8041c3c:	b2db      	uxtb	r3, r3
 8041c3e:	2b00      	cmp	r3, #0
 8041c40:	d106      	bne.n	8041c50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8041c42:	687b      	ldr	r3, [r7, #4]
 8041c44:	2200      	movs	r2, #0
 8041c46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8041c4a:	6878      	ldr	r0, [r7, #4]
 8041c4c:	f7fe fdf6 	bl	804083c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8041c50:	687b      	ldr	r3, [r7, #4]
 8041c52:	2202      	movs	r2, #2
 8041c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8041c58:	687b      	ldr	r3, [r7, #4]
 8041c5a:	681a      	ldr	r2, [r3, #0]
 8041c5c:	687b      	ldr	r3, [r7, #4]
 8041c5e:	3304      	adds	r3, #4
 8041c60:	4619      	mov	r1, r3
 8041c62:	4610      	mov	r0, r2
 8041c64:	f000 fa50 	bl	8042108 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8041c68:	687b      	ldr	r3, [r7, #4]
 8041c6a:	2201      	movs	r2, #1
 8041c6c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8041c70:	687b      	ldr	r3, [r7, #4]
 8041c72:	2201      	movs	r2, #1
 8041c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8041c78:	687b      	ldr	r3, [r7, #4]
 8041c7a:	2201      	movs	r2, #1
 8041c7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8041c80:	687b      	ldr	r3, [r7, #4]
 8041c82:	2201      	movs	r2, #1
 8041c84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8041c88:	687b      	ldr	r3, [r7, #4]
 8041c8a:	2201      	movs	r2, #1
 8041c8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8041c90:	687b      	ldr	r3, [r7, #4]
 8041c92:	2201      	movs	r2, #1
 8041c94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8041c98:	687b      	ldr	r3, [r7, #4]
 8041c9a:	2201      	movs	r2, #1
 8041c9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8041ca0:	687b      	ldr	r3, [r7, #4]
 8041ca2:	2201      	movs	r2, #1
 8041ca4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8041ca8:	687b      	ldr	r3, [r7, #4]
 8041caa:	2201      	movs	r2, #1
 8041cac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8041cb0:	687b      	ldr	r3, [r7, #4]
 8041cb2:	2201      	movs	r2, #1
 8041cb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8041cb8:	687b      	ldr	r3, [r7, #4]
 8041cba:	2201      	movs	r2, #1
 8041cbc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8041cc0:	687b      	ldr	r3, [r7, #4]
 8041cc2:	2201      	movs	r2, #1
 8041cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8041cc8:	2300      	movs	r3, #0
}
 8041cca:	4618      	mov	r0, r3
 8041ccc:	3708      	adds	r7, #8
 8041cce:	46bd      	mov	sp, r7
 8041cd0:	bd80      	pop	{r7, pc}

08041cd2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8041cd2:	b580      	push	{r7, lr}
 8041cd4:	b082      	sub	sp, #8
 8041cd6:	af00      	add	r7, sp, #0
 8041cd8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8041cda:	687b      	ldr	r3, [r7, #4]
 8041cdc:	681b      	ldr	r3, [r3, #0]
 8041cde:	691b      	ldr	r3, [r3, #16]
 8041ce0:	f003 0302 	and.w	r3, r3, #2
 8041ce4:	2b02      	cmp	r3, #2
 8041ce6:	d122      	bne.n	8041d2e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8041ce8:	687b      	ldr	r3, [r7, #4]
 8041cea:	681b      	ldr	r3, [r3, #0]
 8041cec:	68db      	ldr	r3, [r3, #12]
 8041cee:	f003 0302 	and.w	r3, r3, #2
 8041cf2:	2b02      	cmp	r3, #2
 8041cf4:	d11b      	bne.n	8041d2e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8041cf6:	687b      	ldr	r3, [r7, #4]
 8041cf8:	681b      	ldr	r3, [r3, #0]
 8041cfa:	f06f 0202 	mvn.w	r2, #2
 8041cfe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8041d00:	687b      	ldr	r3, [r7, #4]
 8041d02:	2201      	movs	r2, #1
 8041d04:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8041d06:	687b      	ldr	r3, [r7, #4]
 8041d08:	681b      	ldr	r3, [r3, #0]
 8041d0a:	699b      	ldr	r3, [r3, #24]
 8041d0c:	f003 0303 	and.w	r3, r3, #3
 8041d10:	2b00      	cmp	r3, #0
 8041d12:	d003      	beq.n	8041d1c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8041d14:	6878      	ldr	r0, [r7, #4]
 8041d16:	f000 f9d8 	bl	80420ca <HAL_TIM_IC_CaptureCallback>
 8041d1a:	e005      	b.n	8041d28 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8041d1c:	6878      	ldr	r0, [r7, #4]
 8041d1e:	f000 f9ca 	bl	80420b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8041d22:	6878      	ldr	r0, [r7, #4]
 8041d24:	f000 f9db 	bl	80420de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8041d28:	687b      	ldr	r3, [r7, #4]
 8041d2a:	2200      	movs	r2, #0
 8041d2c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8041d2e:	687b      	ldr	r3, [r7, #4]
 8041d30:	681b      	ldr	r3, [r3, #0]
 8041d32:	691b      	ldr	r3, [r3, #16]
 8041d34:	f003 0304 	and.w	r3, r3, #4
 8041d38:	2b04      	cmp	r3, #4
 8041d3a:	d122      	bne.n	8041d82 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8041d3c:	687b      	ldr	r3, [r7, #4]
 8041d3e:	681b      	ldr	r3, [r3, #0]
 8041d40:	68db      	ldr	r3, [r3, #12]
 8041d42:	f003 0304 	and.w	r3, r3, #4
 8041d46:	2b04      	cmp	r3, #4
 8041d48:	d11b      	bne.n	8041d82 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8041d4a:	687b      	ldr	r3, [r7, #4]
 8041d4c:	681b      	ldr	r3, [r3, #0]
 8041d4e:	f06f 0204 	mvn.w	r2, #4
 8041d52:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8041d54:	687b      	ldr	r3, [r7, #4]
 8041d56:	2202      	movs	r2, #2
 8041d58:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8041d5a:	687b      	ldr	r3, [r7, #4]
 8041d5c:	681b      	ldr	r3, [r3, #0]
 8041d5e:	699b      	ldr	r3, [r3, #24]
 8041d60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8041d64:	2b00      	cmp	r3, #0
 8041d66:	d003      	beq.n	8041d70 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8041d68:	6878      	ldr	r0, [r7, #4]
 8041d6a:	f000 f9ae 	bl	80420ca <HAL_TIM_IC_CaptureCallback>
 8041d6e:	e005      	b.n	8041d7c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8041d70:	6878      	ldr	r0, [r7, #4]
 8041d72:	f000 f9a0 	bl	80420b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8041d76:	6878      	ldr	r0, [r7, #4]
 8041d78:	f000 f9b1 	bl	80420de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8041d7c:	687b      	ldr	r3, [r7, #4]
 8041d7e:	2200      	movs	r2, #0
 8041d80:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8041d82:	687b      	ldr	r3, [r7, #4]
 8041d84:	681b      	ldr	r3, [r3, #0]
 8041d86:	691b      	ldr	r3, [r3, #16]
 8041d88:	f003 0308 	and.w	r3, r3, #8
 8041d8c:	2b08      	cmp	r3, #8
 8041d8e:	d122      	bne.n	8041dd6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8041d90:	687b      	ldr	r3, [r7, #4]
 8041d92:	681b      	ldr	r3, [r3, #0]
 8041d94:	68db      	ldr	r3, [r3, #12]
 8041d96:	f003 0308 	and.w	r3, r3, #8
 8041d9a:	2b08      	cmp	r3, #8
 8041d9c:	d11b      	bne.n	8041dd6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8041d9e:	687b      	ldr	r3, [r7, #4]
 8041da0:	681b      	ldr	r3, [r3, #0]
 8041da2:	f06f 0208 	mvn.w	r2, #8
 8041da6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8041da8:	687b      	ldr	r3, [r7, #4]
 8041daa:	2204      	movs	r2, #4
 8041dac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8041dae:	687b      	ldr	r3, [r7, #4]
 8041db0:	681b      	ldr	r3, [r3, #0]
 8041db2:	69db      	ldr	r3, [r3, #28]
 8041db4:	f003 0303 	and.w	r3, r3, #3
 8041db8:	2b00      	cmp	r3, #0
 8041dba:	d003      	beq.n	8041dc4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8041dbc:	6878      	ldr	r0, [r7, #4]
 8041dbe:	f000 f984 	bl	80420ca <HAL_TIM_IC_CaptureCallback>
 8041dc2:	e005      	b.n	8041dd0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8041dc4:	6878      	ldr	r0, [r7, #4]
 8041dc6:	f000 f976 	bl	80420b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8041dca:	6878      	ldr	r0, [r7, #4]
 8041dcc:	f000 f987 	bl	80420de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8041dd0:	687b      	ldr	r3, [r7, #4]
 8041dd2:	2200      	movs	r2, #0
 8041dd4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8041dd6:	687b      	ldr	r3, [r7, #4]
 8041dd8:	681b      	ldr	r3, [r3, #0]
 8041dda:	691b      	ldr	r3, [r3, #16]
 8041ddc:	f003 0310 	and.w	r3, r3, #16
 8041de0:	2b10      	cmp	r3, #16
 8041de2:	d122      	bne.n	8041e2a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8041de4:	687b      	ldr	r3, [r7, #4]
 8041de6:	681b      	ldr	r3, [r3, #0]
 8041de8:	68db      	ldr	r3, [r3, #12]
 8041dea:	f003 0310 	and.w	r3, r3, #16
 8041dee:	2b10      	cmp	r3, #16
 8041df0:	d11b      	bne.n	8041e2a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8041df2:	687b      	ldr	r3, [r7, #4]
 8041df4:	681b      	ldr	r3, [r3, #0]
 8041df6:	f06f 0210 	mvn.w	r2, #16
 8041dfa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8041dfc:	687b      	ldr	r3, [r7, #4]
 8041dfe:	2208      	movs	r2, #8
 8041e00:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8041e02:	687b      	ldr	r3, [r7, #4]
 8041e04:	681b      	ldr	r3, [r3, #0]
 8041e06:	69db      	ldr	r3, [r3, #28]
 8041e08:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8041e0c:	2b00      	cmp	r3, #0
 8041e0e:	d003      	beq.n	8041e18 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8041e10:	6878      	ldr	r0, [r7, #4]
 8041e12:	f000 f95a 	bl	80420ca <HAL_TIM_IC_CaptureCallback>
 8041e16:	e005      	b.n	8041e24 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8041e18:	6878      	ldr	r0, [r7, #4]
 8041e1a:	f000 f94c 	bl	80420b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8041e1e:	6878      	ldr	r0, [r7, #4]
 8041e20:	f000 f95d 	bl	80420de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8041e24:	687b      	ldr	r3, [r7, #4]
 8041e26:	2200      	movs	r2, #0
 8041e28:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8041e2a:	687b      	ldr	r3, [r7, #4]
 8041e2c:	681b      	ldr	r3, [r3, #0]
 8041e2e:	691b      	ldr	r3, [r3, #16]
 8041e30:	f003 0301 	and.w	r3, r3, #1
 8041e34:	2b01      	cmp	r3, #1
 8041e36:	d10e      	bne.n	8041e56 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8041e38:	687b      	ldr	r3, [r7, #4]
 8041e3a:	681b      	ldr	r3, [r3, #0]
 8041e3c:	68db      	ldr	r3, [r3, #12]
 8041e3e:	f003 0301 	and.w	r3, r3, #1
 8041e42:	2b01      	cmp	r3, #1
 8041e44:	d107      	bne.n	8041e56 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8041e46:	687b      	ldr	r3, [r7, #4]
 8041e48:	681b      	ldr	r3, [r3, #0]
 8041e4a:	f06f 0201 	mvn.w	r2, #1
 8041e4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8041e50:	6878      	ldr	r0, [r7, #4]
 8041e52:	f000 f926 	bl	80420a2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8041e56:	687b      	ldr	r3, [r7, #4]
 8041e58:	681b      	ldr	r3, [r3, #0]
 8041e5a:	691b      	ldr	r3, [r3, #16]
 8041e5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8041e60:	2b80      	cmp	r3, #128	; 0x80
 8041e62:	d10e      	bne.n	8041e82 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8041e64:	687b      	ldr	r3, [r7, #4]
 8041e66:	681b      	ldr	r3, [r3, #0]
 8041e68:	68db      	ldr	r3, [r3, #12]
 8041e6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8041e6e:	2b80      	cmp	r3, #128	; 0x80
 8041e70:	d107      	bne.n	8041e82 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8041e72:	687b      	ldr	r3, [r7, #4]
 8041e74:	681b      	ldr	r3, [r3, #0]
 8041e76:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8041e7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8041e7c:	6878      	ldr	r0, [r7, #4]
 8041e7e:	f000 fb0b 	bl	8042498 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8041e82:	687b      	ldr	r3, [r7, #4]
 8041e84:	681b      	ldr	r3, [r3, #0]
 8041e86:	691b      	ldr	r3, [r3, #16]
 8041e88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8041e8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8041e90:	d10e      	bne.n	8041eb0 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8041e92:	687b      	ldr	r3, [r7, #4]
 8041e94:	681b      	ldr	r3, [r3, #0]
 8041e96:	68db      	ldr	r3, [r3, #12]
 8041e98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8041e9c:	2b80      	cmp	r3, #128	; 0x80
 8041e9e:	d107      	bne.n	8041eb0 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8041ea0:	687b      	ldr	r3, [r7, #4]
 8041ea2:	681b      	ldr	r3, [r3, #0]
 8041ea4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8041ea8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8041eaa:	6878      	ldr	r0, [r7, #4]
 8041eac:	f000 fafe 	bl	80424ac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8041eb0:	687b      	ldr	r3, [r7, #4]
 8041eb2:	681b      	ldr	r3, [r3, #0]
 8041eb4:	691b      	ldr	r3, [r3, #16]
 8041eb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8041eba:	2b40      	cmp	r3, #64	; 0x40
 8041ebc:	d10e      	bne.n	8041edc <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8041ebe:	687b      	ldr	r3, [r7, #4]
 8041ec0:	681b      	ldr	r3, [r3, #0]
 8041ec2:	68db      	ldr	r3, [r3, #12]
 8041ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8041ec8:	2b40      	cmp	r3, #64	; 0x40
 8041eca:	d107      	bne.n	8041edc <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8041ecc:	687b      	ldr	r3, [r7, #4]
 8041ece:	681b      	ldr	r3, [r3, #0]
 8041ed0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8041ed4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8041ed6:	6878      	ldr	r0, [r7, #4]
 8041ed8:	f000 f90b 	bl	80420f2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8041edc:	687b      	ldr	r3, [r7, #4]
 8041ede:	681b      	ldr	r3, [r3, #0]
 8041ee0:	691b      	ldr	r3, [r3, #16]
 8041ee2:	f003 0320 	and.w	r3, r3, #32
 8041ee6:	2b20      	cmp	r3, #32
 8041ee8:	d10e      	bne.n	8041f08 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8041eea:	687b      	ldr	r3, [r7, #4]
 8041eec:	681b      	ldr	r3, [r3, #0]
 8041eee:	68db      	ldr	r3, [r3, #12]
 8041ef0:	f003 0320 	and.w	r3, r3, #32
 8041ef4:	2b20      	cmp	r3, #32
 8041ef6:	d107      	bne.n	8041f08 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8041ef8:	687b      	ldr	r3, [r7, #4]
 8041efa:	681b      	ldr	r3, [r3, #0]
 8041efc:	f06f 0220 	mvn.w	r2, #32
 8041f00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8041f02:	6878      	ldr	r0, [r7, #4]
 8041f04:	f000 fabe 	bl	8042484 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8041f08:	bf00      	nop
 8041f0a:	3708      	adds	r7, #8
 8041f0c:	46bd      	mov	sp, r7
 8041f0e:	bd80      	pop	{r7, pc}

08041f10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8041f10:	b580      	push	{r7, lr}
 8041f12:	b084      	sub	sp, #16
 8041f14:	af00      	add	r7, sp, #0
 8041f16:	6078      	str	r0, [r7, #4]
 8041f18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8041f1a:	2300      	movs	r3, #0
 8041f1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8041f1e:	687b      	ldr	r3, [r7, #4]
 8041f20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8041f24:	2b01      	cmp	r3, #1
 8041f26:	d101      	bne.n	8041f2c <HAL_TIM_ConfigClockSource+0x1c>
 8041f28:	2302      	movs	r3, #2
 8041f2a:	e0b6      	b.n	804209a <HAL_TIM_ConfigClockSource+0x18a>
 8041f2c:	687b      	ldr	r3, [r7, #4]
 8041f2e:	2201      	movs	r2, #1
 8041f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8041f34:	687b      	ldr	r3, [r7, #4]
 8041f36:	2202      	movs	r2, #2
 8041f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8041f3c:	687b      	ldr	r3, [r7, #4]
 8041f3e:	681b      	ldr	r3, [r3, #0]
 8041f40:	689b      	ldr	r3, [r3, #8]
 8041f42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8041f44:	68bb      	ldr	r3, [r7, #8]
 8041f46:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8041f4a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8041f4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8041f50:	68bb      	ldr	r3, [r7, #8]
 8041f52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8041f56:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8041f58:	687b      	ldr	r3, [r7, #4]
 8041f5a:	681b      	ldr	r3, [r3, #0]
 8041f5c:	68ba      	ldr	r2, [r7, #8]
 8041f5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8041f60:	683b      	ldr	r3, [r7, #0]
 8041f62:	681b      	ldr	r3, [r3, #0]
 8041f64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8041f68:	d03e      	beq.n	8041fe8 <HAL_TIM_ConfigClockSource+0xd8>
 8041f6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8041f6e:	f200 8087 	bhi.w	8042080 <HAL_TIM_ConfigClockSource+0x170>
 8041f72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8041f76:	f000 8086 	beq.w	8042086 <HAL_TIM_ConfigClockSource+0x176>
 8041f7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8041f7e:	d87f      	bhi.n	8042080 <HAL_TIM_ConfigClockSource+0x170>
 8041f80:	2b70      	cmp	r3, #112	; 0x70
 8041f82:	d01a      	beq.n	8041fba <HAL_TIM_ConfigClockSource+0xaa>
 8041f84:	2b70      	cmp	r3, #112	; 0x70
 8041f86:	d87b      	bhi.n	8042080 <HAL_TIM_ConfigClockSource+0x170>
 8041f88:	2b60      	cmp	r3, #96	; 0x60
 8041f8a:	d050      	beq.n	804202e <HAL_TIM_ConfigClockSource+0x11e>
 8041f8c:	2b60      	cmp	r3, #96	; 0x60
 8041f8e:	d877      	bhi.n	8042080 <HAL_TIM_ConfigClockSource+0x170>
 8041f90:	2b50      	cmp	r3, #80	; 0x50
 8041f92:	d03c      	beq.n	804200e <HAL_TIM_ConfigClockSource+0xfe>
 8041f94:	2b50      	cmp	r3, #80	; 0x50
 8041f96:	d873      	bhi.n	8042080 <HAL_TIM_ConfigClockSource+0x170>
 8041f98:	2b40      	cmp	r3, #64	; 0x40
 8041f9a:	d058      	beq.n	804204e <HAL_TIM_ConfigClockSource+0x13e>
 8041f9c:	2b40      	cmp	r3, #64	; 0x40
 8041f9e:	d86f      	bhi.n	8042080 <HAL_TIM_ConfigClockSource+0x170>
 8041fa0:	2b30      	cmp	r3, #48	; 0x30
 8041fa2:	d064      	beq.n	804206e <HAL_TIM_ConfigClockSource+0x15e>
 8041fa4:	2b30      	cmp	r3, #48	; 0x30
 8041fa6:	d86b      	bhi.n	8042080 <HAL_TIM_ConfigClockSource+0x170>
 8041fa8:	2b20      	cmp	r3, #32
 8041faa:	d060      	beq.n	804206e <HAL_TIM_ConfigClockSource+0x15e>
 8041fac:	2b20      	cmp	r3, #32
 8041fae:	d867      	bhi.n	8042080 <HAL_TIM_ConfigClockSource+0x170>
 8041fb0:	2b00      	cmp	r3, #0
 8041fb2:	d05c      	beq.n	804206e <HAL_TIM_ConfigClockSource+0x15e>
 8041fb4:	2b10      	cmp	r3, #16
 8041fb6:	d05a      	beq.n	804206e <HAL_TIM_ConfigClockSource+0x15e>
 8041fb8:	e062      	b.n	8042080 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8041fba:	687b      	ldr	r3, [r7, #4]
 8041fbc:	6818      	ldr	r0, [r3, #0]
 8041fbe:	683b      	ldr	r3, [r7, #0]
 8041fc0:	6899      	ldr	r1, [r3, #8]
 8041fc2:	683b      	ldr	r3, [r7, #0]
 8041fc4:	685a      	ldr	r2, [r3, #4]
 8041fc6:	683b      	ldr	r3, [r7, #0]
 8041fc8:	68db      	ldr	r3, [r3, #12]
 8041fca:	f000 f9b3 	bl	8042334 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8041fce:	687b      	ldr	r3, [r7, #4]
 8041fd0:	681b      	ldr	r3, [r3, #0]
 8041fd2:	689b      	ldr	r3, [r3, #8]
 8041fd4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8041fd6:	68bb      	ldr	r3, [r7, #8]
 8041fd8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8041fdc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8041fde:	687b      	ldr	r3, [r7, #4]
 8041fe0:	681b      	ldr	r3, [r3, #0]
 8041fe2:	68ba      	ldr	r2, [r7, #8]
 8041fe4:	609a      	str	r2, [r3, #8]
      break;
 8041fe6:	e04f      	b.n	8042088 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8041fe8:	687b      	ldr	r3, [r7, #4]
 8041fea:	6818      	ldr	r0, [r3, #0]
 8041fec:	683b      	ldr	r3, [r7, #0]
 8041fee:	6899      	ldr	r1, [r3, #8]
 8041ff0:	683b      	ldr	r3, [r7, #0]
 8041ff2:	685a      	ldr	r2, [r3, #4]
 8041ff4:	683b      	ldr	r3, [r7, #0]
 8041ff6:	68db      	ldr	r3, [r3, #12]
 8041ff8:	f000 f99c 	bl	8042334 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8041ffc:	687b      	ldr	r3, [r7, #4]
 8041ffe:	681b      	ldr	r3, [r3, #0]
 8042000:	689a      	ldr	r2, [r3, #8]
 8042002:	687b      	ldr	r3, [r7, #4]
 8042004:	681b      	ldr	r3, [r3, #0]
 8042006:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 804200a:	609a      	str	r2, [r3, #8]
      break;
 804200c:	e03c      	b.n	8042088 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 804200e:	687b      	ldr	r3, [r7, #4]
 8042010:	6818      	ldr	r0, [r3, #0]
 8042012:	683b      	ldr	r3, [r7, #0]
 8042014:	6859      	ldr	r1, [r3, #4]
 8042016:	683b      	ldr	r3, [r7, #0]
 8042018:	68db      	ldr	r3, [r3, #12]
 804201a:	461a      	mov	r2, r3
 804201c:	f000 f90e 	bl	804223c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8042020:	687b      	ldr	r3, [r7, #4]
 8042022:	681b      	ldr	r3, [r3, #0]
 8042024:	2150      	movs	r1, #80	; 0x50
 8042026:	4618      	mov	r0, r3
 8042028:	f000 f967 	bl	80422fa <TIM_ITRx_SetConfig>
      break;
 804202c:	e02c      	b.n	8042088 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 804202e:	687b      	ldr	r3, [r7, #4]
 8042030:	6818      	ldr	r0, [r3, #0]
 8042032:	683b      	ldr	r3, [r7, #0]
 8042034:	6859      	ldr	r1, [r3, #4]
 8042036:	683b      	ldr	r3, [r7, #0]
 8042038:	68db      	ldr	r3, [r3, #12]
 804203a:	461a      	mov	r2, r3
 804203c:	f000 f92d 	bl	804229a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8042040:	687b      	ldr	r3, [r7, #4]
 8042042:	681b      	ldr	r3, [r3, #0]
 8042044:	2160      	movs	r1, #96	; 0x60
 8042046:	4618      	mov	r0, r3
 8042048:	f000 f957 	bl	80422fa <TIM_ITRx_SetConfig>
      break;
 804204c:	e01c      	b.n	8042088 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 804204e:	687b      	ldr	r3, [r7, #4]
 8042050:	6818      	ldr	r0, [r3, #0]
 8042052:	683b      	ldr	r3, [r7, #0]
 8042054:	6859      	ldr	r1, [r3, #4]
 8042056:	683b      	ldr	r3, [r7, #0]
 8042058:	68db      	ldr	r3, [r3, #12]
 804205a:	461a      	mov	r2, r3
 804205c:	f000 f8ee 	bl	804223c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8042060:	687b      	ldr	r3, [r7, #4]
 8042062:	681b      	ldr	r3, [r3, #0]
 8042064:	2140      	movs	r1, #64	; 0x40
 8042066:	4618      	mov	r0, r3
 8042068:	f000 f947 	bl	80422fa <TIM_ITRx_SetConfig>
      break;
 804206c:	e00c      	b.n	8042088 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 804206e:	687b      	ldr	r3, [r7, #4]
 8042070:	681a      	ldr	r2, [r3, #0]
 8042072:	683b      	ldr	r3, [r7, #0]
 8042074:	681b      	ldr	r3, [r3, #0]
 8042076:	4619      	mov	r1, r3
 8042078:	4610      	mov	r0, r2
 804207a:	f000 f93e 	bl	80422fa <TIM_ITRx_SetConfig>
      break;
 804207e:	e003      	b.n	8042088 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8042080:	2301      	movs	r3, #1
 8042082:	73fb      	strb	r3, [r7, #15]
      break;
 8042084:	e000      	b.n	8042088 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8042086:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8042088:	687b      	ldr	r3, [r7, #4]
 804208a:	2201      	movs	r2, #1
 804208c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8042090:	687b      	ldr	r3, [r7, #4]
 8042092:	2200      	movs	r2, #0
 8042094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8042098:	7bfb      	ldrb	r3, [r7, #15]
}
 804209a:	4618      	mov	r0, r3
 804209c:	3710      	adds	r7, #16
 804209e:	46bd      	mov	sp, r7
 80420a0:	bd80      	pop	{r7, pc}

080420a2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80420a2:	b480      	push	{r7}
 80420a4:	b083      	sub	sp, #12
 80420a6:	af00      	add	r7, sp, #0
 80420a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80420aa:	bf00      	nop
 80420ac:	370c      	adds	r7, #12
 80420ae:	46bd      	mov	sp, r7
 80420b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80420b4:	4770      	bx	lr

080420b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80420b6:	b480      	push	{r7}
 80420b8:	b083      	sub	sp, #12
 80420ba:	af00      	add	r7, sp, #0
 80420bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80420be:	bf00      	nop
 80420c0:	370c      	adds	r7, #12
 80420c2:	46bd      	mov	sp, r7
 80420c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80420c8:	4770      	bx	lr

080420ca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80420ca:	b480      	push	{r7}
 80420cc:	b083      	sub	sp, #12
 80420ce:	af00      	add	r7, sp, #0
 80420d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80420d2:	bf00      	nop
 80420d4:	370c      	adds	r7, #12
 80420d6:	46bd      	mov	sp, r7
 80420d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80420dc:	4770      	bx	lr

080420de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80420de:	b480      	push	{r7}
 80420e0:	b083      	sub	sp, #12
 80420e2:	af00      	add	r7, sp, #0
 80420e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80420e6:	bf00      	nop
 80420e8:	370c      	adds	r7, #12
 80420ea:	46bd      	mov	sp, r7
 80420ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80420f0:	4770      	bx	lr

080420f2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80420f2:	b480      	push	{r7}
 80420f4:	b083      	sub	sp, #12
 80420f6:	af00      	add	r7, sp, #0
 80420f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80420fa:	bf00      	nop
 80420fc:	370c      	adds	r7, #12
 80420fe:	46bd      	mov	sp, r7
 8042100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042104:	4770      	bx	lr
	...

08042108 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8042108:	b480      	push	{r7}
 804210a:	b085      	sub	sp, #20
 804210c:	af00      	add	r7, sp, #0
 804210e:	6078      	str	r0, [r7, #4]
 8042110:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8042112:	687b      	ldr	r3, [r7, #4]
 8042114:	681b      	ldr	r3, [r3, #0]
 8042116:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8042118:	687b      	ldr	r3, [r7, #4]
 804211a:	4a40      	ldr	r2, [pc, #256]	; (804221c <TIM_Base_SetConfig+0x114>)
 804211c:	4293      	cmp	r3, r2
 804211e:	d013      	beq.n	8042148 <TIM_Base_SetConfig+0x40>
 8042120:	687b      	ldr	r3, [r7, #4]
 8042122:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8042126:	d00f      	beq.n	8042148 <TIM_Base_SetConfig+0x40>
 8042128:	687b      	ldr	r3, [r7, #4]
 804212a:	4a3d      	ldr	r2, [pc, #244]	; (8042220 <TIM_Base_SetConfig+0x118>)
 804212c:	4293      	cmp	r3, r2
 804212e:	d00b      	beq.n	8042148 <TIM_Base_SetConfig+0x40>
 8042130:	687b      	ldr	r3, [r7, #4]
 8042132:	4a3c      	ldr	r2, [pc, #240]	; (8042224 <TIM_Base_SetConfig+0x11c>)
 8042134:	4293      	cmp	r3, r2
 8042136:	d007      	beq.n	8042148 <TIM_Base_SetConfig+0x40>
 8042138:	687b      	ldr	r3, [r7, #4]
 804213a:	4a3b      	ldr	r2, [pc, #236]	; (8042228 <TIM_Base_SetConfig+0x120>)
 804213c:	4293      	cmp	r3, r2
 804213e:	d003      	beq.n	8042148 <TIM_Base_SetConfig+0x40>
 8042140:	687b      	ldr	r3, [r7, #4]
 8042142:	4a3a      	ldr	r2, [pc, #232]	; (804222c <TIM_Base_SetConfig+0x124>)
 8042144:	4293      	cmp	r3, r2
 8042146:	d108      	bne.n	804215a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8042148:	68fb      	ldr	r3, [r7, #12]
 804214a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 804214e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8042150:	683b      	ldr	r3, [r7, #0]
 8042152:	685b      	ldr	r3, [r3, #4]
 8042154:	68fa      	ldr	r2, [r7, #12]
 8042156:	4313      	orrs	r3, r2
 8042158:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 804215a:	687b      	ldr	r3, [r7, #4]
 804215c:	4a2f      	ldr	r2, [pc, #188]	; (804221c <TIM_Base_SetConfig+0x114>)
 804215e:	4293      	cmp	r3, r2
 8042160:	d01f      	beq.n	80421a2 <TIM_Base_SetConfig+0x9a>
 8042162:	687b      	ldr	r3, [r7, #4]
 8042164:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8042168:	d01b      	beq.n	80421a2 <TIM_Base_SetConfig+0x9a>
 804216a:	687b      	ldr	r3, [r7, #4]
 804216c:	4a2c      	ldr	r2, [pc, #176]	; (8042220 <TIM_Base_SetConfig+0x118>)
 804216e:	4293      	cmp	r3, r2
 8042170:	d017      	beq.n	80421a2 <TIM_Base_SetConfig+0x9a>
 8042172:	687b      	ldr	r3, [r7, #4]
 8042174:	4a2b      	ldr	r2, [pc, #172]	; (8042224 <TIM_Base_SetConfig+0x11c>)
 8042176:	4293      	cmp	r3, r2
 8042178:	d013      	beq.n	80421a2 <TIM_Base_SetConfig+0x9a>
 804217a:	687b      	ldr	r3, [r7, #4]
 804217c:	4a2a      	ldr	r2, [pc, #168]	; (8042228 <TIM_Base_SetConfig+0x120>)
 804217e:	4293      	cmp	r3, r2
 8042180:	d00f      	beq.n	80421a2 <TIM_Base_SetConfig+0x9a>
 8042182:	687b      	ldr	r3, [r7, #4]
 8042184:	4a29      	ldr	r2, [pc, #164]	; (804222c <TIM_Base_SetConfig+0x124>)
 8042186:	4293      	cmp	r3, r2
 8042188:	d00b      	beq.n	80421a2 <TIM_Base_SetConfig+0x9a>
 804218a:	687b      	ldr	r3, [r7, #4]
 804218c:	4a28      	ldr	r2, [pc, #160]	; (8042230 <TIM_Base_SetConfig+0x128>)
 804218e:	4293      	cmp	r3, r2
 8042190:	d007      	beq.n	80421a2 <TIM_Base_SetConfig+0x9a>
 8042192:	687b      	ldr	r3, [r7, #4]
 8042194:	4a27      	ldr	r2, [pc, #156]	; (8042234 <TIM_Base_SetConfig+0x12c>)
 8042196:	4293      	cmp	r3, r2
 8042198:	d003      	beq.n	80421a2 <TIM_Base_SetConfig+0x9a>
 804219a:	687b      	ldr	r3, [r7, #4]
 804219c:	4a26      	ldr	r2, [pc, #152]	; (8042238 <TIM_Base_SetConfig+0x130>)
 804219e:	4293      	cmp	r3, r2
 80421a0:	d108      	bne.n	80421b4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80421a2:	68fb      	ldr	r3, [r7, #12]
 80421a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80421a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80421aa:	683b      	ldr	r3, [r7, #0]
 80421ac:	68db      	ldr	r3, [r3, #12]
 80421ae:	68fa      	ldr	r2, [r7, #12]
 80421b0:	4313      	orrs	r3, r2
 80421b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80421b4:	68fb      	ldr	r3, [r7, #12]
 80421b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80421ba:	683b      	ldr	r3, [r7, #0]
 80421bc:	695b      	ldr	r3, [r3, #20]
 80421be:	4313      	orrs	r3, r2
 80421c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80421c2:	687b      	ldr	r3, [r7, #4]
 80421c4:	68fa      	ldr	r2, [r7, #12]
 80421c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80421c8:	683b      	ldr	r3, [r7, #0]
 80421ca:	689a      	ldr	r2, [r3, #8]
 80421cc:	687b      	ldr	r3, [r7, #4]
 80421ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80421d0:	683b      	ldr	r3, [r7, #0]
 80421d2:	681a      	ldr	r2, [r3, #0]
 80421d4:	687b      	ldr	r3, [r7, #4]
 80421d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80421d8:	687b      	ldr	r3, [r7, #4]
 80421da:	4a10      	ldr	r2, [pc, #64]	; (804221c <TIM_Base_SetConfig+0x114>)
 80421dc:	4293      	cmp	r3, r2
 80421de:	d00f      	beq.n	8042200 <TIM_Base_SetConfig+0xf8>
 80421e0:	687b      	ldr	r3, [r7, #4]
 80421e2:	4a12      	ldr	r2, [pc, #72]	; (804222c <TIM_Base_SetConfig+0x124>)
 80421e4:	4293      	cmp	r3, r2
 80421e6:	d00b      	beq.n	8042200 <TIM_Base_SetConfig+0xf8>
 80421e8:	687b      	ldr	r3, [r7, #4]
 80421ea:	4a11      	ldr	r2, [pc, #68]	; (8042230 <TIM_Base_SetConfig+0x128>)
 80421ec:	4293      	cmp	r3, r2
 80421ee:	d007      	beq.n	8042200 <TIM_Base_SetConfig+0xf8>
 80421f0:	687b      	ldr	r3, [r7, #4]
 80421f2:	4a10      	ldr	r2, [pc, #64]	; (8042234 <TIM_Base_SetConfig+0x12c>)
 80421f4:	4293      	cmp	r3, r2
 80421f6:	d003      	beq.n	8042200 <TIM_Base_SetConfig+0xf8>
 80421f8:	687b      	ldr	r3, [r7, #4]
 80421fa:	4a0f      	ldr	r2, [pc, #60]	; (8042238 <TIM_Base_SetConfig+0x130>)
 80421fc:	4293      	cmp	r3, r2
 80421fe:	d103      	bne.n	8042208 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8042200:	683b      	ldr	r3, [r7, #0]
 8042202:	691a      	ldr	r2, [r3, #16]
 8042204:	687b      	ldr	r3, [r7, #4]
 8042206:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8042208:	687b      	ldr	r3, [r7, #4]
 804220a:	2201      	movs	r2, #1
 804220c:	615a      	str	r2, [r3, #20]
}
 804220e:	bf00      	nop
 8042210:	3714      	adds	r7, #20
 8042212:	46bd      	mov	sp, r7
 8042214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042218:	4770      	bx	lr
 804221a:	bf00      	nop
 804221c:	40012c00 	.word	0x40012c00
 8042220:	40000400 	.word	0x40000400
 8042224:	40000800 	.word	0x40000800
 8042228:	40000c00 	.word	0x40000c00
 804222c:	40013400 	.word	0x40013400
 8042230:	40014000 	.word	0x40014000
 8042234:	40014400 	.word	0x40014400
 8042238:	40014800 	.word	0x40014800

0804223c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 804223c:	b480      	push	{r7}
 804223e:	b087      	sub	sp, #28
 8042240:	af00      	add	r7, sp, #0
 8042242:	60f8      	str	r0, [r7, #12]
 8042244:	60b9      	str	r1, [r7, #8]
 8042246:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8042248:	68fb      	ldr	r3, [r7, #12]
 804224a:	6a1b      	ldr	r3, [r3, #32]
 804224c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 804224e:	68fb      	ldr	r3, [r7, #12]
 8042250:	6a1b      	ldr	r3, [r3, #32]
 8042252:	f023 0201 	bic.w	r2, r3, #1
 8042256:	68fb      	ldr	r3, [r7, #12]
 8042258:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 804225a:	68fb      	ldr	r3, [r7, #12]
 804225c:	699b      	ldr	r3, [r3, #24]
 804225e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8042260:	693b      	ldr	r3, [r7, #16]
 8042262:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8042266:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8042268:	687b      	ldr	r3, [r7, #4]
 804226a:	011b      	lsls	r3, r3, #4
 804226c:	693a      	ldr	r2, [r7, #16]
 804226e:	4313      	orrs	r3, r2
 8042270:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8042272:	697b      	ldr	r3, [r7, #20]
 8042274:	f023 030a 	bic.w	r3, r3, #10
 8042278:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 804227a:	697a      	ldr	r2, [r7, #20]
 804227c:	68bb      	ldr	r3, [r7, #8]
 804227e:	4313      	orrs	r3, r2
 8042280:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8042282:	68fb      	ldr	r3, [r7, #12]
 8042284:	693a      	ldr	r2, [r7, #16]
 8042286:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8042288:	68fb      	ldr	r3, [r7, #12]
 804228a:	697a      	ldr	r2, [r7, #20]
 804228c:	621a      	str	r2, [r3, #32]
}
 804228e:	bf00      	nop
 8042290:	371c      	adds	r7, #28
 8042292:	46bd      	mov	sp, r7
 8042294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042298:	4770      	bx	lr

0804229a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 804229a:	b480      	push	{r7}
 804229c:	b087      	sub	sp, #28
 804229e:	af00      	add	r7, sp, #0
 80422a0:	60f8      	str	r0, [r7, #12]
 80422a2:	60b9      	str	r1, [r7, #8]
 80422a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80422a6:	68fb      	ldr	r3, [r7, #12]
 80422a8:	6a1b      	ldr	r3, [r3, #32]
 80422aa:	f023 0210 	bic.w	r2, r3, #16
 80422ae:	68fb      	ldr	r3, [r7, #12]
 80422b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80422b2:	68fb      	ldr	r3, [r7, #12]
 80422b4:	699b      	ldr	r3, [r3, #24]
 80422b6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80422b8:	68fb      	ldr	r3, [r7, #12]
 80422ba:	6a1b      	ldr	r3, [r3, #32]
 80422bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80422be:	697b      	ldr	r3, [r7, #20]
 80422c0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80422c4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80422c6:	687b      	ldr	r3, [r7, #4]
 80422c8:	031b      	lsls	r3, r3, #12
 80422ca:	697a      	ldr	r2, [r7, #20]
 80422cc:	4313      	orrs	r3, r2
 80422ce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80422d0:	693b      	ldr	r3, [r7, #16]
 80422d2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80422d6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80422d8:	68bb      	ldr	r3, [r7, #8]
 80422da:	011b      	lsls	r3, r3, #4
 80422dc:	693a      	ldr	r2, [r7, #16]
 80422de:	4313      	orrs	r3, r2
 80422e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80422e2:	68fb      	ldr	r3, [r7, #12]
 80422e4:	697a      	ldr	r2, [r7, #20]
 80422e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80422e8:	68fb      	ldr	r3, [r7, #12]
 80422ea:	693a      	ldr	r2, [r7, #16]
 80422ec:	621a      	str	r2, [r3, #32]
}
 80422ee:	bf00      	nop
 80422f0:	371c      	adds	r7, #28
 80422f2:	46bd      	mov	sp, r7
 80422f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80422f8:	4770      	bx	lr

080422fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80422fa:	b480      	push	{r7}
 80422fc:	b085      	sub	sp, #20
 80422fe:	af00      	add	r7, sp, #0
 8042300:	6078      	str	r0, [r7, #4]
 8042302:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8042304:	687b      	ldr	r3, [r7, #4]
 8042306:	689b      	ldr	r3, [r3, #8]
 8042308:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 804230a:	68fb      	ldr	r3, [r7, #12]
 804230c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8042310:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8042314:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8042316:	683a      	ldr	r2, [r7, #0]
 8042318:	68fb      	ldr	r3, [r7, #12]
 804231a:	4313      	orrs	r3, r2
 804231c:	f043 0307 	orr.w	r3, r3, #7
 8042320:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8042322:	687b      	ldr	r3, [r7, #4]
 8042324:	68fa      	ldr	r2, [r7, #12]
 8042326:	609a      	str	r2, [r3, #8]
}
 8042328:	bf00      	nop
 804232a:	3714      	adds	r7, #20
 804232c:	46bd      	mov	sp, r7
 804232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042332:	4770      	bx	lr

08042334 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8042334:	b480      	push	{r7}
 8042336:	b087      	sub	sp, #28
 8042338:	af00      	add	r7, sp, #0
 804233a:	60f8      	str	r0, [r7, #12]
 804233c:	60b9      	str	r1, [r7, #8]
 804233e:	607a      	str	r2, [r7, #4]
 8042340:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8042342:	68fb      	ldr	r3, [r7, #12]
 8042344:	689b      	ldr	r3, [r3, #8]
 8042346:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8042348:	697b      	ldr	r3, [r7, #20]
 804234a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 804234e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8042350:	683b      	ldr	r3, [r7, #0]
 8042352:	021a      	lsls	r2, r3, #8
 8042354:	687b      	ldr	r3, [r7, #4]
 8042356:	431a      	orrs	r2, r3
 8042358:	68bb      	ldr	r3, [r7, #8]
 804235a:	4313      	orrs	r3, r2
 804235c:	697a      	ldr	r2, [r7, #20]
 804235e:	4313      	orrs	r3, r2
 8042360:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8042362:	68fb      	ldr	r3, [r7, #12]
 8042364:	697a      	ldr	r2, [r7, #20]
 8042366:	609a      	str	r2, [r3, #8]
}
 8042368:	bf00      	nop
 804236a:	371c      	adds	r7, #28
 804236c:	46bd      	mov	sp, r7
 804236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042372:	4770      	bx	lr

08042374 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8042374:	b480      	push	{r7}
 8042376:	b085      	sub	sp, #20
 8042378:	af00      	add	r7, sp, #0
 804237a:	6078      	str	r0, [r7, #4]
 804237c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 804237e:	687b      	ldr	r3, [r7, #4]
 8042380:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8042384:	2b01      	cmp	r3, #1
 8042386:	d101      	bne.n	804238c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8042388:	2302      	movs	r3, #2
 804238a:	e068      	b.n	804245e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 804238c:	687b      	ldr	r3, [r7, #4]
 804238e:	2201      	movs	r2, #1
 8042390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8042394:	687b      	ldr	r3, [r7, #4]
 8042396:	2202      	movs	r2, #2
 8042398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 804239c:	687b      	ldr	r3, [r7, #4]
 804239e:	681b      	ldr	r3, [r3, #0]
 80423a0:	685b      	ldr	r3, [r3, #4]
 80423a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80423a4:	687b      	ldr	r3, [r7, #4]
 80423a6:	681b      	ldr	r3, [r3, #0]
 80423a8:	689b      	ldr	r3, [r3, #8]
 80423aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80423ac:	687b      	ldr	r3, [r7, #4]
 80423ae:	681b      	ldr	r3, [r3, #0]
 80423b0:	4a2e      	ldr	r2, [pc, #184]	; (804246c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80423b2:	4293      	cmp	r3, r2
 80423b4:	d004      	beq.n	80423c0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80423b6:	687b      	ldr	r3, [r7, #4]
 80423b8:	681b      	ldr	r3, [r3, #0]
 80423ba:	4a2d      	ldr	r2, [pc, #180]	; (8042470 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80423bc:	4293      	cmp	r3, r2
 80423be:	d108      	bne.n	80423d2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80423c0:	68fb      	ldr	r3, [r7, #12]
 80423c2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80423c6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80423c8:	683b      	ldr	r3, [r7, #0]
 80423ca:	685b      	ldr	r3, [r3, #4]
 80423cc:	68fa      	ldr	r2, [r7, #12]
 80423ce:	4313      	orrs	r3, r2
 80423d0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80423d2:	68fb      	ldr	r3, [r7, #12]
 80423d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80423d8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80423da:	683b      	ldr	r3, [r7, #0]
 80423dc:	681b      	ldr	r3, [r3, #0]
 80423de:	68fa      	ldr	r2, [r7, #12]
 80423e0:	4313      	orrs	r3, r2
 80423e2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80423e4:	687b      	ldr	r3, [r7, #4]
 80423e6:	681b      	ldr	r3, [r3, #0]
 80423e8:	68fa      	ldr	r2, [r7, #12]
 80423ea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80423ec:	687b      	ldr	r3, [r7, #4]
 80423ee:	681b      	ldr	r3, [r3, #0]
 80423f0:	4a1e      	ldr	r2, [pc, #120]	; (804246c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80423f2:	4293      	cmp	r3, r2
 80423f4:	d01d      	beq.n	8042432 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80423f6:	687b      	ldr	r3, [r7, #4]
 80423f8:	681b      	ldr	r3, [r3, #0]
 80423fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80423fe:	d018      	beq.n	8042432 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8042400:	687b      	ldr	r3, [r7, #4]
 8042402:	681b      	ldr	r3, [r3, #0]
 8042404:	4a1b      	ldr	r2, [pc, #108]	; (8042474 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8042406:	4293      	cmp	r3, r2
 8042408:	d013      	beq.n	8042432 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 804240a:	687b      	ldr	r3, [r7, #4]
 804240c:	681b      	ldr	r3, [r3, #0]
 804240e:	4a1a      	ldr	r2, [pc, #104]	; (8042478 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8042410:	4293      	cmp	r3, r2
 8042412:	d00e      	beq.n	8042432 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8042414:	687b      	ldr	r3, [r7, #4]
 8042416:	681b      	ldr	r3, [r3, #0]
 8042418:	4a18      	ldr	r2, [pc, #96]	; (804247c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 804241a:	4293      	cmp	r3, r2
 804241c:	d009      	beq.n	8042432 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 804241e:	687b      	ldr	r3, [r7, #4]
 8042420:	681b      	ldr	r3, [r3, #0]
 8042422:	4a13      	ldr	r2, [pc, #76]	; (8042470 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8042424:	4293      	cmp	r3, r2
 8042426:	d004      	beq.n	8042432 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8042428:	687b      	ldr	r3, [r7, #4]
 804242a:	681b      	ldr	r3, [r3, #0]
 804242c:	4a14      	ldr	r2, [pc, #80]	; (8042480 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 804242e:	4293      	cmp	r3, r2
 8042430:	d10c      	bne.n	804244c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8042432:	68bb      	ldr	r3, [r7, #8]
 8042434:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8042438:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 804243a:	683b      	ldr	r3, [r7, #0]
 804243c:	689b      	ldr	r3, [r3, #8]
 804243e:	68ba      	ldr	r2, [r7, #8]
 8042440:	4313      	orrs	r3, r2
 8042442:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8042444:	687b      	ldr	r3, [r7, #4]
 8042446:	681b      	ldr	r3, [r3, #0]
 8042448:	68ba      	ldr	r2, [r7, #8]
 804244a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 804244c:	687b      	ldr	r3, [r7, #4]
 804244e:	2201      	movs	r2, #1
 8042450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8042454:	687b      	ldr	r3, [r7, #4]
 8042456:	2200      	movs	r2, #0
 8042458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 804245c:	2300      	movs	r3, #0
}
 804245e:	4618      	mov	r0, r3
 8042460:	3714      	adds	r7, #20
 8042462:	46bd      	mov	sp, r7
 8042464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042468:	4770      	bx	lr
 804246a:	bf00      	nop
 804246c:	40012c00 	.word	0x40012c00
 8042470:	40013400 	.word	0x40013400
 8042474:	40000400 	.word	0x40000400
 8042478:	40000800 	.word	0x40000800
 804247c:	40000c00 	.word	0x40000c00
 8042480:	40014000 	.word	0x40014000

08042484 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8042484:	b480      	push	{r7}
 8042486:	b083      	sub	sp, #12
 8042488:	af00      	add	r7, sp, #0
 804248a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 804248c:	bf00      	nop
 804248e:	370c      	adds	r7, #12
 8042490:	46bd      	mov	sp, r7
 8042492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042496:	4770      	bx	lr

08042498 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8042498:	b480      	push	{r7}
 804249a:	b083      	sub	sp, #12
 804249c:	af00      	add	r7, sp, #0
 804249e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80424a0:	bf00      	nop
 80424a2:	370c      	adds	r7, #12
 80424a4:	46bd      	mov	sp, r7
 80424a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80424aa:	4770      	bx	lr

080424ac <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80424ac:	b480      	push	{r7}
 80424ae:	b083      	sub	sp, #12
 80424b0:	af00      	add	r7, sp, #0
 80424b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80424b4:	bf00      	nop
 80424b6:	370c      	adds	r7, #12
 80424b8:	46bd      	mov	sp, r7
 80424ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80424be:	4770      	bx	lr

080424c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80424c0:	b580      	push	{r7, lr}
 80424c2:	b082      	sub	sp, #8
 80424c4:	af00      	add	r7, sp, #0
 80424c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80424c8:	687b      	ldr	r3, [r7, #4]
 80424ca:	2b00      	cmp	r3, #0
 80424cc:	d101      	bne.n	80424d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80424ce:	2301      	movs	r3, #1
 80424d0:	e042      	b.n	8042558 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80424d2:	687b      	ldr	r3, [r7, #4]
 80424d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80424d8:	2b00      	cmp	r3, #0
 80424da:	d106      	bne.n	80424ea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80424dc:	687b      	ldr	r3, [r7, #4]
 80424de:	2200      	movs	r2, #0
 80424e0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80424e4:	6878      	ldr	r0, [r7, #4]
 80424e6:	f7fe f9cf 	bl	8040888 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80424ea:	687b      	ldr	r3, [r7, #4]
 80424ec:	2224      	movs	r2, #36	; 0x24
 80424ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80424f2:	687b      	ldr	r3, [r7, #4]
 80424f4:	681b      	ldr	r3, [r3, #0]
 80424f6:	681a      	ldr	r2, [r3, #0]
 80424f8:	687b      	ldr	r3, [r7, #4]
 80424fa:	681b      	ldr	r3, [r3, #0]
 80424fc:	f022 0201 	bic.w	r2, r2, #1
 8042500:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8042502:	6878      	ldr	r0, [r7, #4]
 8042504:	f000 f82c 	bl	8042560 <UART_SetConfig>
 8042508:	4603      	mov	r3, r0
 804250a:	2b01      	cmp	r3, #1
 804250c:	d101      	bne.n	8042512 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 804250e:	2301      	movs	r3, #1
 8042510:	e022      	b.n	8042558 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8042512:	687b      	ldr	r3, [r7, #4]
 8042514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8042516:	2b00      	cmp	r3, #0
 8042518:	d002      	beq.n	8042520 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 804251a:	6878      	ldr	r0, [r7, #4]
 804251c:	f000 fb20 	bl	8042b60 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8042520:	687b      	ldr	r3, [r7, #4]
 8042522:	681b      	ldr	r3, [r3, #0]
 8042524:	685a      	ldr	r2, [r3, #4]
 8042526:	687b      	ldr	r3, [r7, #4]
 8042528:	681b      	ldr	r3, [r3, #0]
 804252a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 804252e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8042530:	687b      	ldr	r3, [r7, #4]
 8042532:	681b      	ldr	r3, [r3, #0]
 8042534:	689a      	ldr	r2, [r3, #8]
 8042536:	687b      	ldr	r3, [r7, #4]
 8042538:	681b      	ldr	r3, [r3, #0]
 804253a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 804253e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8042540:	687b      	ldr	r3, [r7, #4]
 8042542:	681b      	ldr	r3, [r3, #0]
 8042544:	681a      	ldr	r2, [r3, #0]
 8042546:	687b      	ldr	r3, [r7, #4]
 8042548:	681b      	ldr	r3, [r3, #0]
 804254a:	f042 0201 	orr.w	r2, r2, #1
 804254e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8042550:	6878      	ldr	r0, [r7, #4]
 8042552:	f000 fba7 	bl	8042ca4 <UART_CheckIdleState>
 8042556:	4603      	mov	r3, r0
}
 8042558:	4618      	mov	r0, r3
 804255a:	3708      	adds	r7, #8
 804255c:	46bd      	mov	sp, r7
 804255e:	bd80      	pop	{r7, pc}

08042560 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8042560:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8042564:	b08c      	sub	sp, #48	; 0x30
 8042566:	af00      	add	r7, sp, #0
 8042568:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 804256a:	2300      	movs	r3, #0
 804256c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8042570:	697b      	ldr	r3, [r7, #20]
 8042572:	689a      	ldr	r2, [r3, #8]
 8042574:	697b      	ldr	r3, [r7, #20]
 8042576:	691b      	ldr	r3, [r3, #16]
 8042578:	431a      	orrs	r2, r3
 804257a:	697b      	ldr	r3, [r7, #20]
 804257c:	695b      	ldr	r3, [r3, #20]
 804257e:	431a      	orrs	r2, r3
 8042580:	697b      	ldr	r3, [r7, #20]
 8042582:	69db      	ldr	r3, [r3, #28]
 8042584:	4313      	orrs	r3, r2
 8042586:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8042588:	697b      	ldr	r3, [r7, #20]
 804258a:	681b      	ldr	r3, [r3, #0]
 804258c:	681a      	ldr	r2, [r3, #0]
 804258e:	4baa      	ldr	r3, [pc, #680]	; (8042838 <UART_SetConfig+0x2d8>)
 8042590:	4013      	ands	r3, r2
 8042592:	697a      	ldr	r2, [r7, #20]
 8042594:	6812      	ldr	r2, [r2, #0]
 8042596:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8042598:	430b      	orrs	r3, r1
 804259a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 804259c:	697b      	ldr	r3, [r7, #20]
 804259e:	681b      	ldr	r3, [r3, #0]
 80425a0:	685b      	ldr	r3, [r3, #4]
 80425a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80425a6:	697b      	ldr	r3, [r7, #20]
 80425a8:	68da      	ldr	r2, [r3, #12]
 80425aa:	697b      	ldr	r3, [r7, #20]
 80425ac:	681b      	ldr	r3, [r3, #0]
 80425ae:	430a      	orrs	r2, r1
 80425b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80425b2:	697b      	ldr	r3, [r7, #20]
 80425b4:	699b      	ldr	r3, [r3, #24]
 80425b6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80425b8:	697b      	ldr	r3, [r7, #20]
 80425ba:	681b      	ldr	r3, [r3, #0]
 80425bc:	4a9f      	ldr	r2, [pc, #636]	; (804283c <UART_SetConfig+0x2dc>)
 80425be:	4293      	cmp	r3, r2
 80425c0:	d004      	beq.n	80425cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80425c2:	697b      	ldr	r3, [r7, #20]
 80425c4:	6a1b      	ldr	r3, [r3, #32]
 80425c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80425c8:	4313      	orrs	r3, r2
 80425ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80425cc:	697b      	ldr	r3, [r7, #20]
 80425ce:	681b      	ldr	r3, [r3, #0]
 80425d0:	689b      	ldr	r3, [r3, #8]
 80425d2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80425d6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80425da:	697a      	ldr	r2, [r7, #20]
 80425dc:	6812      	ldr	r2, [r2, #0]
 80425de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80425e0:	430b      	orrs	r3, r1
 80425e2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80425e4:	697b      	ldr	r3, [r7, #20]
 80425e6:	681b      	ldr	r3, [r3, #0]
 80425e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80425ea:	f023 010f 	bic.w	r1, r3, #15
 80425ee:	697b      	ldr	r3, [r7, #20]
 80425f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80425f2:	697b      	ldr	r3, [r7, #20]
 80425f4:	681b      	ldr	r3, [r3, #0]
 80425f6:	430a      	orrs	r2, r1
 80425f8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80425fa:	697b      	ldr	r3, [r7, #20]
 80425fc:	681b      	ldr	r3, [r3, #0]
 80425fe:	4a90      	ldr	r2, [pc, #576]	; (8042840 <UART_SetConfig+0x2e0>)
 8042600:	4293      	cmp	r3, r2
 8042602:	d125      	bne.n	8042650 <UART_SetConfig+0xf0>
 8042604:	4b8f      	ldr	r3, [pc, #572]	; (8042844 <UART_SetConfig+0x2e4>)
 8042606:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 804260a:	f003 0303 	and.w	r3, r3, #3
 804260e:	2b03      	cmp	r3, #3
 8042610:	d81a      	bhi.n	8042648 <UART_SetConfig+0xe8>
 8042612:	a201      	add	r2, pc, #4	; (adr r2, 8042618 <UART_SetConfig+0xb8>)
 8042614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8042618:	08042629 	.word	0x08042629
 804261c:	08042639 	.word	0x08042639
 8042620:	08042631 	.word	0x08042631
 8042624:	08042641 	.word	0x08042641
 8042628:	2301      	movs	r3, #1
 804262a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 804262e:	e116      	b.n	804285e <UART_SetConfig+0x2fe>
 8042630:	2302      	movs	r3, #2
 8042632:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8042636:	e112      	b.n	804285e <UART_SetConfig+0x2fe>
 8042638:	2304      	movs	r3, #4
 804263a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 804263e:	e10e      	b.n	804285e <UART_SetConfig+0x2fe>
 8042640:	2308      	movs	r3, #8
 8042642:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8042646:	e10a      	b.n	804285e <UART_SetConfig+0x2fe>
 8042648:	2310      	movs	r3, #16
 804264a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 804264e:	e106      	b.n	804285e <UART_SetConfig+0x2fe>
 8042650:	697b      	ldr	r3, [r7, #20]
 8042652:	681b      	ldr	r3, [r3, #0]
 8042654:	4a7c      	ldr	r2, [pc, #496]	; (8042848 <UART_SetConfig+0x2e8>)
 8042656:	4293      	cmp	r3, r2
 8042658:	d138      	bne.n	80426cc <UART_SetConfig+0x16c>
 804265a:	4b7a      	ldr	r3, [pc, #488]	; (8042844 <UART_SetConfig+0x2e4>)
 804265c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8042660:	f003 030c 	and.w	r3, r3, #12
 8042664:	2b0c      	cmp	r3, #12
 8042666:	d82d      	bhi.n	80426c4 <UART_SetConfig+0x164>
 8042668:	a201      	add	r2, pc, #4	; (adr r2, 8042670 <UART_SetConfig+0x110>)
 804266a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 804266e:	bf00      	nop
 8042670:	080426a5 	.word	0x080426a5
 8042674:	080426c5 	.word	0x080426c5
 8042678:	080426c5 	.word	0x080426c5
 804267c:	080426c5 	.word	0x080426c5
 8042680:	080426b5 	.word	0x080426b5
 8042684:	080426c5 	.word	0x080426c5
 8042688:	080426c5 	.word	0x080426c5
 804268c:	080426c5 	.word	0x080426c5
 8042690:	080426ad 	.word	0x080426ad
 8042694:	080426c5 	.word	0x080426c5
 8042698:	080426c5 	.word	0x080426c5
 804269c:	080426c5 	.word	0x080426c5
 80426a0:	080426bd 	.word	0x080426bd
 80426a4:	2300      	movs	r3, #0
 80426a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80426aa:	e0d8      	b.n	804285e <UART_SetConfig+0x2fe>
 80426ac:	2302      	movs	r3, #2
 80426ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80426b2:	e0d4      	b.n	804285e <UART_SetConfig+0x2fe>
 80426b4:	2304      	movs	r3, #4
 80426b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80426ba:	e0d0      	b.n	804285e <UART_SetConfig+0x2fe>
 80426bc:	2308      	movs	r3, #8
 80426be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80426c2:	e0cc      	b.n	804285e <UART_SetConfig+0x2fe>
 80426c4:	2310      	movs	r3, #16
 80426c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80426ca:	e0c8      	b.n	804285e <UART_SetConfig+0x2fe>
 80426cc:	697b      	ldr	r3, [r7, #20]
 80426ce:	681b      	ldr	r3, [r3, #0]
 80426d0:	4a5e      	ldr	r2, [pc, #376]	; (804284c <UART_SetConfig+0x2ec>)
 80426d2:	4293      	cmp	r3, r2
 80426d4:	d125      	bne.n	8042722 <UART_SetConfig+0x1c2>
 80426d6:	4b5b      	ldr	r3, [pc, #364]	; (8042844 <UART_SetConfig+0x2e4>)
 80426d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80426dc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80426e0:	2b30      	cmp	r3, #48	; 0x30
 80426e2:	d016      	beq.n	8042712 <UART_SetConfig+0x1b2>
 80426e4:	2b30      	cmp	r3, #48	; 0x30
 80426e6:	d818      	bhi.n	804271a <UART_SetConfig+0x1ba>
 80426e8:	2b20      	cmp	r3, #32
 80426ea:	d00a      	beq.n	8042702 <UART_SetConfig+0x1a2>
 80426ec:	2b20      	cmp	r3, #32
 80426ee:	d814      	bhi.n	804271a <UART_SetConfig+0x1ba>
 80426f0:	2b00      	cmp	r3, #0
 80426f2:	d002      	beq.n	80426fa <UART_SetConfig+0x19a>
 80426f4:	2b10      	cmp	r3, #16
 80426f6:	d008      	beq.n	804270a <UART_SetConfig+0x1aa>
 80426f8:	e00f      	b.n	804271a <UART_SetConfig+0x1ba>
 80426fa:	2300      	movs	r3, #0
 80426fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8042700:	e0ad      	b.n	804285e <UART_SetConfig+0x2fe>
 8042702:	2302      	movs	r3, #2
 8042704:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8042708:	e0a9      	b.n	804285e <UART_SetConfig+0x2fe>
 804270a:	2304      	movs	r3, #4
 804270c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8042710:	e0a5      	b.n	804285e <UART_SetConfig+0x2fe>
 8042712:	2308      	movs	r3, #8
 8042714:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8042718:	e0a1      	b.n	804285e <UART_SetConfig+0x2fe>
 804271a:	2310      	movs	r3, #16
 804271c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8042720:	e09d      	b.n	804285e <UART_SetConfig+0x2fe>
 8042722:	697b      	ldr	r3, [r7, #20]
 8042724:	681b      	ldr	r3, [r3, #0]
 8042726:	4a4a      	ldr	r2, [pc, #296]	; (8042850 <UART_SetConfig+0x2f0>)
 8042728:	4293      	cmp	r3, r2
 804272a:	d125      	bne.n	8042778 <UART_SetConfig+0x218>
 804272c:	4b45      	ldr	r3, [pc, #276]	; (8042844 <UART_SetConfig+0x2e4>)
 804272e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8042732:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8042736:	2bc0      	cmp	r3, #192	; 0xc0
 8042738:	d016      	beq.n	8042768 <UART_SetConfig+0x208>
 804273a:	2bc0      	cmp	r3, #192	; 0xc0
 804273c:	d818      	bhi.n	8042770 <UART_SetConfig+0x210>
 804273e:	2b80      	cmp	r3, #128	; 0x80
 8042740:	d00a      	beq.n	8042758 <UART_SetConfig+0x1f8>
 8042742:	2b80      	cmp	r3, #128	; 0x80
 8042744:	d814      	bhi.n	8042770 <UART_SetConfig+0x210>
 8042746:	2b00      	cmp	r3, #0
 8042748:	d002      	beq.n	8042750 <UART_SetConfig+0x1f0>
 804274a:	2b40      	cmp	r3, #64	; 0x40
 804274c:	d008      	beq.n	8042760 <UART_SetConfig+0x200>
 804274e:	e00f      	b.n	8042770 <UART_SetConfig+0x210>
 8042750:	2300      	movs	r3, #0
 8042752:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8042756:	e082      	b.n	804285e <UART_SetConfig+0x2fe>
 8042758:	2302      	movs	r3, #2
 804275a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 804275e:	e07e      	b.n	804285e <UART_SetConfig+0x2fe>
 8042760:	2304      	movs	r3, #4
 8042762:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8042766:	e07a      	b.n	804285e <UART_SetConfig+0x2fe>
 8042768:	2308      	movs	r3, #8
 804276a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 804276e:	e076      	b.n	804285e <UART_SetConfig+0x2fe>
 8042770:	2310      	movs	r3, #16
 8042772:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8042776:	e072      	b.n	804285e <UART_SetConfig+0x2fe>
 8042778:	697b      	ldr	r3, [r7, #20]
 804277a:	681b      	ldr	r3, [r3, #0]
 804277c:	4a35      	ldr	r2, [pc, #212]	; (8042854 <UART_SetConfig+0x2f4>)
 804277e:	4293      	cmp	r3, r2
 8042780:	d12a      	bne.n	80427d8 <UART_SetConfig+0x278>
 8042782:	4b30      	ldr	r3, [pc, #192]	; (8042844 <UART_SetConfig+0x2e4>)
 8042784:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8042788:	f403 7340 	and.w	r3, r3, #768	; 0x300
 804278c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8042790:	d01a      	beq.n	80427c8 <UART_SetConfig+0x268>
 8042792:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8042796:	d81b      	bhi.n	80427d0 <UART_SetConfig+0x270>
 8042798:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 804279c:	d00c      	beq.n	80427b8 <UART_SetConfig+0x258>
 804279e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80427a2:	d815      	bhi.n	80427d0 <UART_SetConfig+0x270>
 80427a4:	2b00      	cmp	r3, #0
 80427a6:	d003      	beq.n	80427b0 <UART_SetConfig+0x250>
 80427a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80427ac:	d008      	beq.n	80427c0 <UART_SetConfig+0x260>
 80427ae:	e00f      	b.n	80427d0 <UART_SetConfig+0x270>
 80427b0:	2300      	movs	r3, #0
 80427b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80427b6:	e052      	b.n	804285e <UART_SetConfig+0x2fe>
 80427b8:	2302      	movs	r3, #2
 80427ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80427be:	e04e      	b.n	804285e <UART_SetConfig+0x2fe>
 80427c0:	2304      	movs	r3, #4
 80427c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80427c6:	e04a      	b.n	804285e <UART_SetConfig+0x2fe>
 80427c8:	2308      	movs	r3, #8
 80427ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80427ce:	e046      	b.n	804285e <UART_SetConfig+0x2fe>
 80427d0:	2310      	movs	r3, #16
 80427d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80427d6:	e042      	b.n	804285e <UART_SetConfig+0x2fe>
 80427d8:	697b      	ldr	r3, [r7, #20]
 80427da:	681b      	ldr	r3, [r3, #0]
 80427dc:	4a17      	ldr	r2, [pc, #92]	; (804283c <UART_SetConfig+0x2dc>)
 80427de:	4293      	cmp	r3, r2
 80427e0:	d13a      	bne.n	8042858 <UART_SetConfig+0x2f8>
 80427e2:	4b18      	ldr	r3, [pc, #96]	; (8042844 <UART_SetConfig+0x2e4>)
 80427e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80427e8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80427ec:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80427f0:	d01a      	beq.n	8042828 <UART_SetConfig+0x2c8>
 80427f2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80427f6:	d81b      	bhi.n	8042830 <UART_SetConfig+0x2d0>
 80427f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80427fc:	d00c      	beq.n	8042818 <UART_SetConfig+0x2b8>
 80427fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8042802:	d815      	bhi.n	8042830 <UART_SetConfig+0x2d0>
 8042804:	2b00      	cmp	r3, #0
 8042806:	d003      	beq.n	8042810 <UART_SetConfig+0x2b0>
 8042808:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 804280c:	d008      	beq.n	8042820 <UART_SetConfig+0x2c0>
 804280e:	e00f      	b.n	8042830 <UART_SetConfig+0x2d0>
 8042810:	2300      	movs	r3, #0
 8042812:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8042816:	e022      	b.n	804285e <UART_SetConfig+0x2fe>
 8042818:	2302      	movs	r3, #2
 804281a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 804281e:	e01e      	b.n	804285e <UART_SetConfig+0x2fe>
 8042820:	2304      	movs	r3, #4
 8042822:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8042826:	e01a      	b.n	804285e <UART_SetConfig+0x2fe>
 8042828:	2308      	movs	r3, #8
 804282a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 804282e:	e016      	b.n	804285e <UART_SetConfig+0x2fe>
 8042830:	2310      	movs	r3, #16
 8042832:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8042836:	e012      	b.n	804285e <UART_SetConfig+0x2fe>
 8042838:	cfff69f3 	.word	0xcfff69f3
 804283c:	40008000 	.word	0x40008000
 8042840:	40013800 	.word	0x40013800
 8042844:	40021000 	.word	0x40021000
 8042848:	40004400 	.word	0x40004400
 804284c:	40004800 	.word	0x40004800
 8042850:	40004c00 	.word	0x40004c00
 8042854:	40005000 	.word	0x40005000
 8042858:	2310      	movs	r3, #16
 804285a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 804285e:	697b      	ldr	r3, [r7, #20]
 8042860:	681b      	ldr	r3, [r3, #0]
 8042862:	4ab0      	ldr	r2, [pc, #704]	; (8042b24 <UART_SetConfig+0x5c4>)
 8042864:	4293      	cmp	r3, r2
 8042866:	f040 809b 	bne.w	80429a0 <UART_SetConfig+0x440>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 804286a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 804286e:	2b08      	cmp	r3, #8
 8042870:	d827      	bhi.n	80428c2 <UART_SetConfig+0x362>
 8042872:	a201      	add	r2, pc, #4	; (adr r2, 8042878 <UART_SetConfig+0x318>)
 8042874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8042878:	0804289d 	.word	0x0804289d
 804287c:	080428a5 	.word	0x080428a5
 8042880:	080428ad 	.word	0x080428ad
 8042884:	080428c3 	.word	0x080428c3
 8042888:	080428b3 	.word	0x080428b3
 804288c:	080428c3 	.word	0x080428c3
 8042890:	080428c3 	.word	0x080428c3
 8042894:	080428c3 	.word	0x080428c3
 8042898:	080428bb 	.word	0x080428bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 804289c:	f7fe fc84 	bl	80411a8 <HAL_RCC_GetPCLK1Freq>
 80428a0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80428a2:	e014      	b.n	80428ce <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80428a4:	f7fe fc94 	bl	80411d0 <HAL_RCC_GetPCLK2Freq>
 80428a8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80428aa:	e010      	b.n	80428ce <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80428ac:	4b9e      	ldr	r3, [pc, #632]	; (8042b28 <UART_SetConfig+0x5c8>)
 80428ae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80428b0:	e00d      	b.n	80428ce <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80428b2:	f7fe fbc7 	bl	8041044 <HAL_RCC_GetSysClockFreq>
 80428b6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80428b8:	e009      	b.n	80428ce <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80428ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80428be:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80428c0:	e005      	b.n	80428ce <UART_SetConfig+0x36e>
      default:
        pclk = 0U;
 80428c2:	2300      	movs	r3, #0
 80428c4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80428c6:	2301      	movs	r3, #1
 80428c8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80428cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80428ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80428d0:	2b00      	cmp	r3, #0
 80428d2:	f000 8130 	beq.w	8042b36 <UART_SetConfig+0x5d6>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80428d6:	697b      	ldr	r3, [r7, #20]
 80428d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80428da:	4a94      	ldr	r2, [pc, #592]	; (8042b2c <UART_SetConfig+0x5cc>)
 80428dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80428e0:	461a      	mov	r2, r3
 80428e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80428e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80428e8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80428ea:	697b      	ldr	r3, [r7, #20]
 80428ec:	685a      	ldr	r2, [r3, #4]
 80428ee:	4613      	mov	r3, r2
 80428f0:	005b      	lsls	r3, r3, #1
 80428f2:	4413      	add	r3, r2
 80428f4:	69ba      	ldr	r2, [r7, #24]
 80428f6:	429a      	cmp	r2, r3
 80428f8:	d305      	bcc.n	8042906 <UART_SetConfig+0x3a6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80428fa:	697b      	ldr	r3, [r7, #20]
 80428fc:	685b      	ldr	r3, [r3, #4]
 80428fe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8042900:	69ba      	ldr	r2, [r7, #24]
 8042902:	429a      	cmp	r2, r3
 8042904:	d903      	bls.n	804290e <UART_SetConfig+0x3ae>
      {
        ret = HAL_ERROR;
 8042906:	2301      	movs	r3, #1
 8042908:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 804290c:	e113      	b.n	8042b36 <UART_SetConfig+0x5d6>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 804290e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8042910:	2200      	movs	r2, #0
 8042912:	60bb      	str	r3, [r7, #8]
 8042914:	60fa      	str	r2, [r7, #12]
 8042916:	697b      	ldr	r3, [r7, #20]
 8042918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 804291a:	4a84      	ldr	r2, [pc, #528]	; (8042b2c <UART_SetConfig+0x5cc>)
 804291c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8042920:	b29b      	uxth	r3, r3
 8042922:	2200      	movs	r2, #0
 8042924:	603b      	str	r3, [r7, #0]
 8042926:	607a      	str	r2, [r7, #4]
 8042928:	e9d7 2300 	ldrd	r2, r3, [r7]
 804292c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8042930:	f7fd fc82 	bl	8040238 <__aeabi_uldivmod>
 8042934:	4602      	mov	r2, r0
 8042936:	460b      	mov	r3, r1
 8042938:	4610      	mov	r0, r2
 804293a:	4619      	mov	r1, r3
 804293c:	f04f 0200 	mov.w	r2, #0
 8042940:	f04f 0300 	mov.w	r3, #0
 8042944:	020b      	lsls	r3, r1, #8
 8042946:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 804294a:	0202      	lsls	r2, r0, #8
 804294c:	6979      	ldr	r1, [r7, #20]
 804294e:	6849      	ldr	r1, [r1, #4]
 8042950:	0849      	lsrs	r1, r1, #1
 8042952:	2000      	movs	r0, #0
 8042954:	460c      	mov	r4, r1
 8042956:	4605      	mov	r5, r0
 8042958:	eb12 0804 	adds.w	r8, r2, r4
 804295c:	eb43 0905 	adc.w	r9, r3, r5
 8042960:	697b      	ldr	r3, [r7, #20]
 8042962:	685b      	ldr	r3, [r3, #4]
 8042964:	2200      	movs	r2, #0
 8042966:	469a      	mov	sl, r3
 8042968:	4693      	mov	fp, r2
 804296a:	4652      	mov	r2, sl
 804296c:	465b      	mov	r3, fp
 804296e:	4640      	mov	r0, r8
 8042970:	4649      	mov	r1, r9
 8042972:	f7fd fc61 	bl	8040238 <__aeabi_uldivmod>
 8042976:	4602      	mov	r2, r0
 8042978:	460b      	mov	r3, r1
 804297a:	4613      	mov	r3, r2
 804297c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 804297e:	6a3b      	ldr	r3, [r7, #32]
 8042980:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8042984:	d308      	bcc.n	8042998 <UART_SetConfig+0x438>
 8042986:	6a3b      	ldr	r3, [r7, #32]
 8042988:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 804298c:	d204      	bcs.n	8042998 <UART_SetConfig+0x438>
        {
          huart->Instance->BRR = usartdiv;
 804298e:	697b      	ldr	r3, [r7, #20]
 8042990:	681b      	ldr	r3, [r3, #0]
 8042992:	6a3a      	ldr	r2, [r7, #32]
 8042994:	60da      	str	r2, [r3, #12]
 8042996:	e0ce      	b.n	8042b36 <UART_SetConfig+0x5d6>
        }
        else
        {
          ret = HAL_ERROR;
 8042998:	2301      	movs	r3, #1
 804299a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 804299e:	e0ca      	b.n	8042b36 <UART_SetConfig+0x5d6>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80429a0:	697b      	ldr	r3, [r7, #20]
 80429a2:	69db      	ldr	r3, [r3, #28]
 80429a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80429a8:	d166      	bne.n	8042a78 <UART_SetConfig+0x518>
  {
    switch (clocksource)
 80429aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80429ae:	2b08      	cmp	r3, #8
 80429b0:	d827      	bhi.n	8042a02 <UART_SetConfig+0x4a2>
 80429b2:	a201      	add	r2, pc, #4	; (adr r2, 80429b8 <UART_SetConfig+0x458>)
 80429b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80429b8:	080429dd 	.word	0x080429dd
 80429bc:	080429e5 	.word	0x080429e5
 80429c0:	080429ed 	.word	0x080429ed
 80429c4:	08042a03 	.word	0x08042a03
 80429c8:	080429f3 	.word	0x080429f3
 80429cc:	08042a03 	.word	0x08042a03
 80429d0:	08042a03 	.word	0x08042a03
 80429d4:	08042a03 	.word	0x08042a03
 80429d8:	080429fb 	.word	0x080429fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80429dc:	f7fe fbe4 	bl	80411a8 <HAL_RCC_GetPCLK1Freq>
 80429e0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80429e2:	e014      	b.n	8042a0e <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80429e4:	f7fe fbf4 	bl	80411d0 <HAL_RCC_GetPCLK2Freq>
 80429e8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80429ea:	e010      	b.n	8042a0e <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80429ec:	4b4e      	ldr	r3, [pc, #312]	; (8042b28 <UART_SetConfig+0x5c8>)
 80429ee:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80429f0:	e00d      	b.n	8042a0e <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80429f2:	f7fe fb27 	bl	8041044 <HAL_RCC_GetSysClockFreq>
 80429f6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80429f8:	e009      	b.n	8042a0e <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80429fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80429fe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8042a00:	e005      	b.n	8042a0e <UART_SetConfig+0x4ae>
      default:
        pclk = 0U;
 8042a02:	2300      	movs	r3, #0
 8042a04:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8042a06:	2301      	movs	r3, #1
 8042a08:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8042a0c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8042a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8042a10:	2b00      	cmp	r3, #0
 8042a12:	f000 8090 	beq.w	8042b36 <UART_SetConfig+0x5d6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8042a16:	697b      	ldr	r3, [r7, #20]
 8042a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8042a1a:	4a44      	ldr	r2, [pc, #272]	; (8042b2c <UART_SetConfig+0x5cc>)
 8042a1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8042a20:	461a      	mov	r2, r3
 8042a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8042a24:	fbb3 f3f2 	udiv	r3, r3, r2
 8042a28:	005a      	lsls	r2, r3, #1
 8042a2a:	697b      	ldr	r3, [r7, #20]
 8042a2c:	685b      	ldr	r3, [r3, #4]
 8042a2e:	085b      	lsrs	r3, r3, #1
 8042a30:	441a      	add	r2, r3
 8042a32:	697b      	ldr	r3, [r7, #20]
 8042a34:	685b      	ldr	r3, [r3, #4]
 8042a36:	fbb2 f3f3 	udiv	r3, r2, r3
 8042a3a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8042a3c:	6a3b      	ldr	r3, [r7, #32]
 8042a3e:	2b0f      	cmp	r3, #15
 8042a40:	d916      	bls.n	8042a70 <UART_SetConfig+0x510>
 8042a42:	6a3b      	ldr	r3, [r7, #32]
 8042a44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8042a48:	d212      	bcs.n	8042a70 <UART_SetConfig+0x510>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8042a4a:	6a3b      	ldr	r3, [r7, #32]
 8042a4c:	b29b      	uxth	r3, r3
 8042a4e:	f023 030f 	bic.w	r3, r3, #15
 8042a52:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8042a54:	6a3b      	ldr	r3, [r7, #32]
 8042a56:	085b      	lsrs	r3, r3, #1
 8042a58:	b29b      	uxth	r3, r3
 8042a5a:	f003 0307 	and.w	r3, r3, #7
 8042a5e:	b29a      	uxth	r2, r3
 8042a60:	8bfb      	ldrh	r3, [r7, #30]
 8042a62:	4313      	orrs	r3, r2
 8042a64:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8042a66:	697b      	ldr	r3, [r7, #20]
 8042a68:	681b      	ldr	r3, [r3, #0]
 8042a6a:	8bfa      	ldrh	r2, [r7, #30]
 8042a6c:	60da      	str	r2, [r3, #12]
 8042a6e:	e062      	b.n	8042b36 <UART_SetConfig+0x5d6>
      }
      else
      {
        ret = HAL_ERROR;
 8042a70:	2301      	movs	r3, #1
 8042a72:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8042a76:	e05e      	b.n	8042b36 <UART_SetConfig+0x5d6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8042a78:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8042a7c:	2b08      	cmp	r3, #8
 8042a7e:	d828      	bhi.n	8042ad2 <UART_SetConfig+0x572>
 8042a80:	a201      	add	r2, pc, #4	; (adr r2, 8042a88 <UART_SetConfig+0x528>)
 8042a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8042a86:	bf00      	nop
 8042a88:	08042aad 	.word	0x08042aad
 8042a8c:	08042ab5 	.word	0x08042ab5
 8042a90:	08042abd 	.word	0x08042abd
 8042a94:	08042ad3 	.word	0x08042ad3
 8042a98:	08042ac3 	.word	0x08042ac3
 8042a9c:	08042ad3 	.word	0x08042ad3
 8042aa0:	08042ad3 	.word	0x08042ad3
 8042aa4:	08042ad3 	.word	0x08042ad3
 8042aa8:	08042acb 	.word	0x08042acb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8042aac:	f7fe fb7c 	bl	80411a8 <HAL_RCC_GetPCLK1Freq>
 8042ab0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8042ab2:	e014      	b.n	8042ade <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8042ab4:	f7fe fb8c 	bl	80411d0 <HAL_RCC_GetPCLK2Freq>
 8042ab8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8042aba:	e010      	b.n	8042ade <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8042abc:	4b1a      	ldr	r3, [pc, #104]	; (8042b28 <UART_SetConfig+0x5c8>)
 8042abe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8042ac0:	e00d      	b.n	8042ade <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8042ac2:	f7fe fabf 	bl	8041044 <HAL_RCC_GetSysClockFreq>
 8042ac6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8042ac8:	e009      	b.n	8042ade <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8042aca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8042ace:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8042ad0:	e005      	b.n	8042ade <UART_SetConfig+0x57e>
      default:
        pclk = 0U;
 8042ad2:	2300      	movs	r3, #0
 8042ad4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8042ad6:	2301      	movs	r3, #1
 8042ad8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8042adc:	bf00      	nop
    }

    if (pclk != 0U)
 8042ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8042ae0:	2b00      	cmp	r3, #0
 8042ae2:	d028      	beq.n	8042b36 <UART_SetConfig+0x5d6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8042ae4:	697b      	ldr	r3, [r7, #20]
 8042ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8042ae8:	4a10      	ldr	r2, [pc, #64]	; (8042b2c <UART_SetConfig+0x5cc>)
 8042aea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8042aee:	461a      	mov	r2, r3
 8042af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8042af2:	fbb3 f2f2 	udiv	r2, r3, r2
 8042af6:	697b      	ldr	r3, [r7, #20]
 8042af8:	685b      	ldr	r3, [r3, #4]
 8042afa:	085b      	lsrs	r3, r3, #1
 8042afc:	441a      	add	r2, r3
 8042afe:	697b      	ldr	r3, [r7, #20]
 8042b00:	685b      	ldr	r3, [r3, #4]
 8042b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8042b06:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8042b08:	6a3b      	ldr	r3, [r7, #32]
 8042b0a:	2b0f      	cmp	r3, #15
 8042b0c:	d910      	bls.n	8042b30 <UART_SetConfig+0x5d0>
 8042b0e:	6a3b      	ldr	r3, [r7, #32]
 8042b10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8042b14:	d20c      	bcs.n	8042b30 <UART_SetConfig+0x5d0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8042b16:	6a3b      	ldr	r3, [r7, #32]
 8042b18:	b29a      	uxth	r2, r3
 8042b1a:	697b      	ldr	r3, [r7, #20]
 8042b1c:	681b      	ldr	r3, [r3, #0]
 8042b1e:	60da      	str	r2, [r3, #12]
 8042b20:	e009      	b.n	8042b36 <UART_SetConfig+0x5d6>
 8042b22:	bf00      	nop
 8042b24:	40008000 	.word	0x40008000
 8042b28:	00f42400 	.word	0x00f42400
 8042b2c:	080433a8 	.word	0x080433a8
      }
      else
      {
        ret = HAL_ERROR;
 8042b30:	2301      	movs	r3, #1
 8042b32:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8042b36:	697b      	ldr	r3, [r7, #20]
 8042b38:	2201      	movs	r2, #1
 8042b3a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8042b3e:	697b      	ldr	r3, [r7, #20]
 8042b40:	2201      	movs	r2, #1
 8042b42:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8042b46:	697b      	ldr	r3, [r7, #20]
 8042b48:	2200      	movs	r2, #0
 8042b4a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8042b4c:	697b      	ldr	r3, [r7, #20]
 8042b4e:	2200      	movs	r2, #0
 8042b50:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8042b52:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8042b56:	4618      	mov	r0, r3
 8042b58:	3730      	adds	r7, #48	; 0x30
 8042b5a:	46bd      	mov	sp, r7
 8042b5c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08042b60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8042b60:	b480      	push	{r7}
 8042b62:	b083      	sub	sp, #12
 8042b64:	af00      	add	r7, sp, #0
 8042b66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8042b68:	687b      	ldr	r3, [r7, #4]
 8042b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8042b6c:	f003 0301 	and.w	r3, r3, #1
 8042b70:	2b00      	cmp	r3, #0
 8042b72:	d00a      	beq.n	8042b8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8042b74:	687b      	ldr	r3, [r7, #4]
 8042b76:	681b      	ldr	r3, [r3, #0]
 8042b78:	685b      	ldr	r3, [r3, #4]
 8042b7a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8042b7e:	687b      	ldr	r3, [r7, #4]
 8042b80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8042b82:	687b      	ldr	r3, [r7, #4]
 8042b84:	681b      	ldr	r3, [r3, #0]
 8042b86:	430a      	orrs	r2, r1
 8042b88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8042b8a:	687b      	ldr	r3, [r7, #4]
 8042b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8042b8e:	f003 0302 	and.w	r3, r3, #2
 8042b92:	2b00      	cmp	r3, #0
 8042b94:	d00a      	beq.n	8042bac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8042b96:	687b      	ldr	r3, [r7, #4]
 8042b98:	681b      	ldr	r3, [r3, #0]
 8042b9a:	685b      	ldr	r3, [r3, #4]
 8042b9c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8042ba0:	687b      	ldr	r3, [r7, #4]
 8042ba2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8042ba4:	687b      	ldr	r3, [r7, #4]
 8042ba6:	681b      	ldr	r3, [r3, #0]
 8042ba8:	430a      	orrs	r2, r1
 8042baa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8042bac:	687b      	ldr	r3, [r7, #4]
 8042bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8042bb0:	f003 0304 	and.w	r3, r3, #4
 8042bb4:	2b00      	cmp	r3, #0
 8042bb6:	d00a      	beq.n	8042bce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8042bb8:	687b      	ldr	r3, [r7, #4]
 8042bba:	681b      	ldr	r3, [r3, #0]
 8042bbc:	685b      	ldr	r3, [r3, #4]
 8042bbe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8042bc2:	687b      	ldr	r3, [r7, #4]
 8042bc4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8042bc6:	687b      	ldr	r3, [r7, #4]
 8042bc8:	681b      	ldr	r3, [r3, #0]
 8042bca:	430a      	orrs	r2, r1
 8042bcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8042bce:	687b      	ldr	r3, [r7, #4]
 8042bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8042bd2:	f003 0308 	and.w	r3, r3, #8
 8042bd6:	2b00      	cmp	r3, #0
 8042bd8:	d00a      	beq.n	8042bf0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8042bda:	687b      	ldr	r3, [r7, #4]
 8042bdc:	681b      	ldr	r3, [r3, #0]
 8042bde:	685b      	ldr	r3, [r3, #4]
 8042be0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8042be4:	687b      	ldr	r3, [r7, #4]
 8042be6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8042be8:	687b      	ldr	r3, [r7, #4]
 8042bea:	681b      	ldr	r3, [r3, #0]
 8042bec:	430a      	orrs	r2, r1
 8042bee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8042bf0:	687b      	ldr	r3, [r7, #4]
 8042bf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8042bf4:	f003 0310 	and.w	r3, r3, #16
 8042bf8:	2b00      	cmp	r3, #0
 8042bfa:	d00a      	beq.n	8042c12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8042bfc:	687b      	ldr	r3, [r7, #4]
 8042bfe:	681b      	ldr	r3, [r3, #0]
 8042c00:	689b      	ldr	r3, [r3, #8]
 8042c02:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8042c06:	687b      	ldr	r3, [r7, #4]
 8042c08:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8042c0a:	687b      	ldr	r3, [r7, #4]
 8042c0c:	681b      	ldr	r3, [r3, #0]
 8042c0e:	430a      	orrs	r2, r1
 8042c10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8042c12:	687b      	ldr	r3, [r7, #4]
 8042c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8042c16:	f003 0320 	and.w	r3, r3, #32
 8042c1a:	2b00      	cmp	r3, #0
 8042c1c:	d00a      	beq.n	8042c34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8042c1e:	687b      	ldr	r3, [r7, #4]
 8042c20:	681b      	ldr	r3, [r3, #0]
 8042c22:	689b      	ldr	r3, [r3, #8]
 8042c24:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8042c28:	687b      	ldr	r3, [r7, #4]
 8042c2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8042c2c:	687b      	ldr	r3, [r7, #4]
 8042c2e:	681b      	ldr	r3, [r3, #0]
 8042c30:	430a      	orrs	r2, r1
 8042c32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8042c34:	687b      	ldr	r3, [r7, #4]
 8042c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8042c38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8042c3c:	2b00      	cmp	r3, #0
 8042c3e:	d01a      	beq.n	8042c76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8042c40:	687b      	ldr	r3, [r7, #4]
 8042c42:	681b      	ldr	r3, [r3, #0]
 8042c44:	685b      	ldr	r3, [r3, #4]
 8042c46:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8042c4a:	687b      	ldr	r3, [r7, #4]
 8042c4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8042c4e:	687b      	ldr	r3, [r7, #4]
 8042c50:	681b      	ldr	r3, [r3, #0]
 8042c52:	430a      	orrs	r2, r1
 8042c54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8042c56:	687b      	ldr	r3, [r7, #4]
 8042c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8042c5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8042c5e:	d10a      	bne.n	8042c76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8042c60:	687b      	ldr	r3, [r7, #4]
 8042c62:	681b      	ldr	r3, [r3, #0]
 8042c64:	685b      	ldr	r3, [r3, #4]
 8042c66:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8042c6a:	687b      	ldr	r3, [r7, #4]
 8042c6c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8042c6e:	687b      	ldr	r3, [r7, #4]
 8042c70:	681b      	ldr	r3, [r3, #0]
 8042c72:	430a      	orrs	r2, r1
 8042c74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8042c76:	687b      	ldr	r3, [r7, #4]
 8042c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8042c7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8042c7e:	2b00      	cmp	r3, #0
 8042c80:	d00a      	beq.n	8042c98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8042c82:	687b      	ldr	r3, [r7, #4]
 8042c84:	681b      	ldr	r3, [r3, #0]
 8042c86:	685b      	ldr	r3, [r3, #4]
 8042c88:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8042c8c:	687b      	ldr	r3, [r7, #4]
 8042c8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8042c90:	687b      	ldr	r3, [r7, #4]
 8042c92:	681b      	ldr	r3, [r3, #0]
 8042c94:	430a      	orrs	r2, r1
 8042c96:	605a      	str	r2, [r3, #4]
  }
}
 8042c98:	bf00      	nop
 8042c9a:	370c      	adds	r7, #12
 8042c9c:	46bd      	mov	sp, r7
 8042c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042ca2:	4770      	bx	lr

08042ca4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8042ca4:	b580      	push	{r7, lr}
 8042ca6:	b098      	sub	sp, #96	; 0x60
 8042ca8:	af02      	add	r7, sp, #8
 8042caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8042cac:	687b      	ldr	r3, [r7, #4]
 8042cae:	2200      	movs	r2, #0
 8042cb0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8042cb4:	f7fd ff12 	bl	8040adc <HAL_GetTick>
 8042cb8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8042cba:	687b      	ldr	r3, [r7, #4]
 8042cbc:	681b      	ldr	r3, [r3, #0]
 8042cbe:	681b      	ldr	r3, [r3, #0]
 8042cc0:	f003 0308 	and.w	r3, r3, #8
 8042cc4:	2b08      	cmp	r3, #8
 8042cc6:	d12f      	bne.n	8042d28 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8042cc8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8042ccc:	9300      	str	r3, [sp, #0]
 8042cce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8042cd0:	2200      	movs	r2, #0
 8042cd2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8042cd6:	6878      	ldr	r0, [r7, #4]
 8042cd8:	f000 f88e 	bl	8042df8 <UART_WaitOnFlagUntilTimeout>
 8042cdc:	4603      	mov	r3, r0
 8042cde:	2b00      	cmp	r3, #0
 8042ce0:	d022      	beq.n	8042d28 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8042ce2:	687b      	ldr	r3, [r7, #4]
 8042ce4:	681b      	ldr	r3, [r3, #0]
 8042ce6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8042cea:	e853 3f00 	ldrex	r3, [r3]
 8042cee:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8042cf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8042cf2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8042cf6:	653b      	str	r3, [r7, #80]	; 0x50
 8042cf8:	687b      	ldr	r3, [r7, #4]
 8042cfa:	681b      	ldr	r3, [r3, #0]
 8042cfc:	461a      	mov	r2, r3
 8042cfe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8042d00:	647b      	str	r3, [r7, #68]	; 0x44
 8042d02:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042d04:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8042d06:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8042d08:	e841 2300 	strex	r3, r2, [r1]
 8042d0c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8042d0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8042d10:	2b00      	cmp	r3, #0
 8042d12:	d1e6      	bne.n	8042ce2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8042d14:	687b      	ldr	r3, [r7, #4]
 8042d16:	2220      	movs	r2, #32
 8042d18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8042d1c:	687b      	ldr	r3, [r7, #4]
 8042d1e:	2200      	movs	r2, #0
 8042d20:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8042d24:	2303      	movs	r3, #3
 8042d26:	e063      	b.n	8042df0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8042d28:	687b      	ldr	r3, [r7, #4]
 8042d2a:	681b      	ldr	r3, [r3, #0]
 8042d2c:	681b      	ldr	r3, [r3, #0]
 8042d2e:	f003 0304 	and.w	r3, r3, #4
 8042d32:	2b04      	cmp	r3, #4
 8042d34:	d149      	bne.n	8042dca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8042d36:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8042d3a:	9300      	str	r3, [sp, #0]
 8042d3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8042d3e:	2200      	movs	r2, #0
 8042d40:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8042d44:	6878      	ldr	r0, [r7, #4]
 8042d46:	f000 f857 	bl	8042df8 <UART_WaitOnFlagUntilTimeout>
 8042d4a:	4603      	mov	r3, r0
 8042d4c:	2b00      	cmp	r3, #0
 8042d4e:	d03c      	beq.n	8042dca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8042d50:	687b      	ldr	r3, [r7, #4]
 8042d52:	681b      	ldr	r3, [r3, #0]
 8042d54:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8042d58:	e853 3f00 	ldrex	r3, [r3]
 8042d5c:	623b      	str	r3, [r7, #32]
   return(result);
 8042d5e:	6a3b      	ldr	r3, [r7, #32]
 8042d60:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8042d64:	64fb      	str	r3, [r7, #76]	; 0x4c
 8042d66:	687b      	ldr	r3, [r7, #4]
 8042d68:	681b      	ldr	r3, [r3, #0]
 8042d6a:	461a      	mov	r2, r3
 8042d6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8042d6e:	633b      	str	r3, [r7, #48]	; 0x30
 8042d70:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042d72:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8042d74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8042d76:	e841 2300 	strex	r3, r2, [r1]
 8042d7a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8042d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8042d7e:	2b00      	cmp	r3, #0
 8042d80:	d1e6      	bne.n	8042d50 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8042d82:	687b      	ldr	r3, [r7, #4]
 8042d84:	681b      	ldr	r3, [r3, #0]
 8042d86:	3308      	adds	r3, #8
 8042d88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042d8a:	693b      	ldr	r3, [r7, #16]
 8042d8c:	e853 3f00 	ldrex	r3, [r3]
 8042d90:	60fb      	str	r3, [r7, #12]
   return(result);
 8042d92:	68fb      	ldr	r3, [r7, #12]
 8042d94:	f023 0301 	bic.w	r3, r3, #1
 8042d98:	64bb      	str	r3, [r7, #72]	; 0x48
 8042d9a:	687b      	ldr	r3, [r7, #4]
 8042d9c:	681b      	ldr	r3, [r3, #0]
 8042d9e:	3308      	adds	r3, #8
 8042da0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8042da2:	61fa      	str	r2, [r7, #28]
 8042da4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042da6:	69b9      	ldr	r1, [r7, #24]
 8042da8:	69fa      	ldr	r2, [r7, #28]
 8042daa:	e841 2300 	strex	r3, r2, [r1]
 8042dae:	617b      	str	r3, [r7, #20]
   return(result);
 8042db0:	697b      	ldr	r3, [r7, #20]
 8042db2:	2b00      	cmp	r3, #0
 8042db4:	d1e5      	bne.n	8042d82 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8042db6:	687b      	ldr	r3, [r7, #4]
 8042db8:	2220      	movs	r2, #32
 8042dba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8042dbe:	687b      	ldr	r3, [r7, #4]
 8042dc0:	2200      	movs	r2, #0
 8042dc2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8042dc6:	2303      	movs	r3, #3
 8042dc8:	e012      	b.n	8042df0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8042dca:	687b      	ldr	r3, [r7, #4]
 8042dcc:	2220      	movs	r2, #32
 8042dce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8042dd2:	687b      	ldr	r3, [r7, #4]
 8042dd4:	2220      	movs	r2, #32
 8042dd6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8042dda:	687b      	ldr	r3, [r7, #4]
 8042ddc:	2200      	movs	r2, #0
 8042dde:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8042de0:	687b      	ldr	r3, [r7, #4]
 8042de2:	2200      	movs	r2, #0
 8042de4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8042de6:	687b      	ldr	r3, [r7, #4]
 8042de8:	2200      	movs	r2, #0
 8042dea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8042dee:	2300      	movs	r3, #0
}
 8042df0:	4618      	mov	r0, r3
 8042df2:	3758      	adds	r7, #88	; 0x58
 8042df4:	46bd      	mov	sp, r7
 8042df6:	bd80      	pop	{r7, pc}

08042df8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8042df8:	b580      	push	{r7, lr}
 8042dfa:	b084      	sub	sp, #16
 8042dfc:	af00      	add	r7, sp, #0
 8042dfe:	60f8      	str	r0, [r7, #12]
 8042e00:	60b9      	str	r1, [r7, #8]
 8042e02:	603b      	str	r3, [r7, #0]
 8042e04:	4613      	mov	r3, r2
 8042e06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8042e08:	e049      	b.n	8042e9e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8042e0a:	69bb      	ldr	r3, [r7, #24]
 8042e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8042e10:	d045      	beq.n	8042e9e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8042e12:	f7fd fe63 	bl	8040adc <HAL_GetTick>
 8042e16:	4602      	mov	r2, r0
 8042e18:	683b      	ldr	r3, [r7, #0]
 8042e1a:	1ad3      	subs	r3, r2, r3
 8042e1c:	69ba      	ldr	r2, [r7, #24]
 8042e1e:	429a      	cmp	r2, r3
 8042e20:	d302      	bcc.n	8042e28 <UART_WaitOnFlagUntilTimeout+0x30>
 8042e22:	69bb      	ldr	r3, [r7, #24]
 8042e24:	2b00      	cmp	r3, #0
 8042e26:	d101      	bne.n	8042e2c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8042e28:	2303      	movs	r3, #3
 8042e2a:	e048      	b.n	8042ebe <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8042e2c:	68fb      	ldr	r3, [r7, #12]
 8042e2e:	681b      	ldr	r3, [r3, #0]
 8042e30:	681b      	ldr	r3, [r3, #0]
 8042e32:	f003 0304 	and.w	r3, r3, #4
 8042e36:	2b00      	cmp	r3, #0
 8042e38:	d031      	beq.n	8042e9e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8042e3a:	68fb      	ldr	r3, [r7, #12]
 8042e3c:	681b      	ldr	r3, [r3, #0]
 8042e3e:	69db      	ldr	r3, [r3, #28]
 8042e40:	f003 0308 	and.w	r3, r3, #8
 8042e44:	2b08      	cmp	r3, #8
 8042e46:	d110      	bne.n	8042e6a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8042e48:	68fb      	ldr	r3, [r7, #12]
 8042e4a:	681b      	ldr	r3, [r3, #0]
 8042e4c:	2208      	movs	r2, #8
 8042e4e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8042e50:	68f8      	ldr	r0, [r7, #12]
 8042e52:	f000 f838 	bl	8042ec6 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8042e56:	68fb      	ldr	r3, [r7, #12]
 8042e58:	2208      	movs	r2, #8
 8042e5a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8042e5e:	68fb      	ldr	r3, [r7, #12]
 8042e60:	2200      	movs	r2, #0
 8042e62:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8042e66:	2301      	movs	r3, #1
 8042e68:	e029      	b.n	8042ebe <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8042e6a:	68fb      	ldr	r3, [r7, #12]
 8042e6c:	681b      	ldr	r3, [r3, #0]
 8042e6e:	69db      	ldr	r3, [r3, #28]
 8042e70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8042e74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8042e78:	d111      	bne.n	8042e9e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8042e7a:	68fb      	ldr	r3, [r7, #12]
 8042e7c:	681b      	ldr	r3, [r3, #0]
 8042e7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8042e82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8042e84:	68f8      	ldr	r0, [r7, #12]
 8042e86:	f000 f81e 	bl	8042ec6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8042e8a:	68fb      	ldr	r3, [r7, #12]
 8042e8c:	2220      	movs	r2, #32
 8042e8e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8042e92:	68fb      	ldr	r3, [r7, #12]
 8042e94:	2200      	movs	r2, #0
 8042e96:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8042e9a:	2303      	movs	r3, #3
 8042e9c:	e00f      	b.n	8042ebe <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8042e9e:	68fb      	ldr	r3, [r7, #12]
 8042ea0:	681b      	ldr	r3, [r3, #0]
 8042ea2:	69da      	ldr	r2, [r3, #28]
 8042ea4:	68bb      	ldr	r3, [r7, #8]
 8042ea6:	4013      	ands	r3, r2
 8042ea8:	68ba      	ldr	r2, [r7, #8]
 8042eaa:	429a      	cmp	r2, r3
 8042eac:	bf0c      	ite	eq
 8042eae:	2301      	moveq	r3, #1
 8042eb0:	2300      	movne	r3, #0
 8042eb2:	b2db      	uxtb	r3, r3
 8042eb4:	461a      	mov	r2, r3
 8042eb6:	79fb      	ldrb	r3, [r7, #7]
 8042eb8:	429a      	cmp	r2, r3
 8042eba:	d0a6      	beq.n	8042e0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8042ebc:	2300      	movs	r3, #0
}
 8042ebe:	4618      	mov	r0, r3
 8042ec0:	3710      	adds	r7, #16
 8042ec2:	46bd      	mov	sp, r7
 8042ec4:	bd80      	pop	{r7, pc}

08042ec6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8042ec6:	b480      	push	{r7}
 8042ec8:	b095      	sub	sp, #84	; 0x54
 8042eca:	af00      	add	r7, sp, #0
 8042ecc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8042ece:	687b      	ldr	r3, [r7, #4]
 8042ed0:	681b      	ldr	r3, [r3, #0]
 8042ed2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042ed4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8042ed6:	e853 3f00 	ldrex	r3, [r3]
 8042eda:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8042edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8042ede:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8042ee2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8042ee4:	687b      	ldr	r3, [r7, #4]
 8042ee6:	681b      	ldr	r3, [r3, #0]
 8042ee8:	461a      	mov	r2, r3
 8042eea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8042eec:	643b      	str	r3, [r7, #64]	; 0x40
 8042eee:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042ef0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8042ef2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8042ef4:	e841 2300 	strex	r3, r2, [r1]
 8042ef8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8042efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8042efc:	2b00      	cmp	r3, #0
 8042efe:	d1e6      	bne.n	8042ece <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8042f00:	687b      	ldr	r3, [r7, #4]
 8042f02:	681b      	ldr	r3, [r3, #0]
 8042f04:	3308      	adds	r3, #8
 8042f06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042f08:	6a3b      	ldr	r3, [r7, #32]
 8042f0a:	e853 3f00 	ldrex	r3, [r3]
 8042f0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8042f10:	69fb      	ldr	r3, [r7, #28]
 8042f12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8042f16:	f023 0301 	bic.w	r3, r3, #1
 8042f1a:	64bb      	str	r3, [r7, #72]	; 0x48
 8042f1c:	687b      	ldr	r3, [r7, #4]
 8042f1e:	681b      	ldr	r3, [r3, #0]
 8042f20:	3308      	adds	r3, #8
 8042f22:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8042f24:	62fa      	str	r2, [r7, #44]	; 0x2c
 8042f26:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042f28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8042f2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8042f2c:	e841 2300 	strex	r3, r2, [r1]
 8042f30:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8042f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8042f34:	2b00      	cmp	r3, #0
 8042f36:	d1e3      	bne.n	8042f00 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8042f38:	687b      	ldr	r3, [r7, #4]
 8042f3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8042f3c:	2b01      	cmp	r3, #1
 8042f3e:	d118      	bne.n	8042f72 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8042f40:	687b      	ldr	r3, [r7, #4]
 8042f42:	681b      	ldr	r3, [r3, #0]
 8042f44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042f46:	68fb      	ldr	r3, [r7, #12]
 8042f48:	e853 3f00 	ldrex	r3, [r3]
 8042f4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8042f4e:	68bb      	ldr	r3, [r7, #8]
 8042f50:	f023 0310 	bic.w	r3, r3, #16
 8042f54:	647b      	str	r3, [r7, #68]	; 0x44
 8042f56:	687b      	ldr	r3, [r7, #4]
 8042f58:	681b      	ldr	r3, [r3, #0]
 8042f5a:	461a      	mov	r2, r3
 8042f5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8042f5e:	61bb      	str	r3, [r7, #24]
 8042f60:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042f62:	6979      	ldr	r1, [r7, #20]
 8042f64:	69ba      	ldr	r2, [r7, #24]
 8042f66:	e841 2300 	strex	r3, r2, [r1]
 8042f6a:	613b      	str	r3, [r7, #16]
   return(result);
 8042f6c:	693b      	ldr	r3, [r7, #16]
 8042f6e:	2b00      	cmp	r3, #0
 8042f70:	d1e6      	bne.n	8042f40 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8042f72:	687b      	ldr	r3, [r7, #4]
 8042f74:	2220      	movs	r2, #32
 8042f76:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8042f7a:	687b      	ldr	r3, [r7, #4]
 8042f7c:	2200      	movs	r2, #0
 8042f7e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8042f80:	687b      	ldr	r3, [r7, #4]
 8042f82:	2200      	movs	r2, #0
 8042f84:	675a      	str	r2, [r3, #116]	; 0x74
}
 8042f86:	bf00      	nop
 8042f88:	3754      	adds	r7, #84	; 0x54
 8042f8a:	46bd      	mov	sp, r7
 8042f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042f90:	4770      	bx	lr

08042f92 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8042f92:	b480      	push	{r7}
 8042f94:	b085      	sub	sp, #20
 8042f96:	af00      	add	r7, sp, #0
 8042f98:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8042f9a:	687b      	ldr	r3, [r7, #4]
 8042f9c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8042fa0:	2b01      	cmp	r3, #1
 8042fa2:	d101      	bne.n	8042fa8 <HAL_UARTEx_DisableFifoMode+0x16>
 8042fa4:	2302      	movs	r3, #2
 8042fa6:	e027      	b.n	8042ff8 <HAL_UARTEx_DisableFifoMode+0x66>
 8042fa8:	687b      	ldr	r3, [r7, #4]
 8042faa:	2201      	movs	r2, #1
 8042fac:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8042fb0:	687b      	ldr	r3, [r7, #4]
 8042fb2:	2224      	movs	r2, #36	; 0x24
 8042fb4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8042fb8:	687b      	ldr	r3, [r7, #4]
 8042fba:	681b      	ldr	r3, [r3, #0]
 8042fbc:	681b      	ldr	r3, [r3, #0]
 8042fbe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8042fc0:	687b      	ldr	r3, [r7, #4]
 8042fc2:	681b      	ldr	r3, [r3, #0]
 8042fc4:	681a      	ldr	r2, [r3, #0]
 8042fc6:	687b      	ldr	r3, [r7, #4]
 8042fc8:	681b      	ldr	r3, [r3, #0]
 8042fca:	f022 0201 	bic.w	r2, r2, #1
 8042fce:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8042fd0:	68fb      	ldr	r3, [r7, #12]
 8042fd2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8042fd6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8042fd8:	687b      	ldr	r3, [r7, #4]
 8042fda:	2200      	movs	r2, #0
 8042fdc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8042fde:	687b      	ldr	r3, [r7, #4]
 8042fe0:	681b      	ldr	r3, [r3, #0]
 8042fe2:	68fa      	ldr	r2, [r7, #12]
 8042fe4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8042fe6:	687b      	ldr	r3, [r7, #4]
 8042fe8:	2220      	movs	r2, #32
 8042fea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8042fee:	687b      	ldr	r3, [r7, #4]
 8042ff0:	2200      	movs	r2, #0
 8042ff2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8042ff6:	2300      	movs	r3, #0
}
 8042ff8:	4618      	mov	r0, r3
 8042ffa:	3714      	adds	r7, #20
 8042ffc:	46bd      	mov	sp, r7
 8042ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043002:	4770      	bx	lr

08043004 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8043004:	b580      	push	{r7, lr}
 8043006:	b084      	sub	sp, #16
 8043008:	af00      	add	r7, sp, #0
 804300a:	6078      	str	r0, [r7, #4]
 804300c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 804300e:	687b      	ldr	r3, [r7, #4]
 8043010:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8043014:	2b01      	cmp	r3, #1
 8043016:	d101      	bne.n	804301c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8043018:	2302      	movs	r3, #2
 804301a:	e02d      	b.n	8043078 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 804301c:	687b      	ldr	r3, [r7, #4]
 804301e:	2201      	movs	r2, #1
 8043020:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8043024:	687b      	ldr	r3, [r7, #4]
 8043026:	2224      	movs	r2, #36	; 0x24
 8043028:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 804302c:	687b      	ldr	r3, [r7, #4]
 804302e:	681b      	ldr	r3, [r3, #0]
 8043030:	681b      	ldr	r3, [r3, #0]
 8043032:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8043034:	687b      	ldr	r3, [r7, #4]
 8043036:	681b      	ldr	r3, [r3, #0]
 8043038:	681a      	ldr	r2, [r3, #0]
 804303a:	687b      	ldr	r3, [r7, #4]
 804303c:	681b      	ldr	r3, [r3, #0]
 804303e:	f022 0201 	bic.w	r2, r2, #1
 8043042:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8043044:	687b      	ldr	r3, [r7, #4]
 8043046:	681b      	ldr	r3, [r3, #0]
 8043048:	689b      	ldr	r3, [r3, #8]
 804304a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 804304e:	687b      	ldr	r3, [r7, #4]
 8043050:	681b      	ldr	r3, [r3, #0]
 8043052:	683a      	ldr	r2, [r7, #0]
 8043054:	430a      	orrs	r2, r1
 8043056:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8043058:	6878      	ldr	r0, [r7, #4]
 804305a:	f000 f84f 	bl	80430fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 804305e:	687b      	ldr	r3, [r7, #4]
 8043060:	681b      	ldr	r3, [r3, #0]
 8043062:	68fa      	ldr	r2, [r7, #12]
 8043064:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8043066:	687b      	ldr	r3, [r7, #4]
 8043068:	2220      	movs	r2, #32
 804306a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 804306e:	687b      	ldr	r3, [r7, #4]
 8043070:	2200      	movs	r2, #0
 8043072:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8043076:	2300      	movs	r3, #0
}
 8043078:	4618      	mov	r0, r3
 804307a:	3710      	adds	r7, #16
 804307c:	46bd      	mov	sp, r7
 804307e:	bd80      	pop	{r7, pc}

08043080 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8043080:	b580      	push	{r7, lr}
 8043082:	b084      	sub	sp, #16
 8043084:	af00      	add	r7, sp, #0
 8043086:	6078      	str	r0, [r7, #4]
 8043088:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 804308a:	687b      	ldr	r3, [r7, #4]
 804308c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8043090:	2b01      	cmp	r3, #1
 8043092:	d101      	bne.n	8043098 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8043094:	2302      	movs	r3, #2
 8043096:	e02d      	b.n	80430f4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8043098:	687b      	ldr	r3, [r7, #4]
 804309a:	2201      	movs	r2, #1
 804309c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80430a0:	687b      	ldr	r3, [r7, #4]
 80430a2:	2224      	movs	r2, #36	; 0x24
 80430a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80430a8:	687b      	ldr	r3, [r7, #4]
 80430aa:	681b      	ldr	r3, [r3, #0]
 80430ac:	681b      	ldr	r3, [r3, #0]
 80430ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80430b0:	687b      	ldr	r3, [r7, #4]
 80430b2:	681b      	ldr	r3, [r3, #0]
 80430b4:	681a      	ldr	r2, [r3, #0]
 80430b6:	687b      	ldr	r3, [r7, #4]
 80430b8:	681b      	ldr	r3, [r3, #0]
 80430ba:	f022 0201 	bic.w	r2, r2, #1
 80430be:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80430c0:	687b      	ldr	r3, [r7, #4]
 80430c2:	681b      	ldr	r3, [r3, #0]
 80430c4:	689b      	ldr	r3, [r3, #8]
 80430c6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80430ca:	687b      	ldr	r3, [r7, #4]
 80430cc:	681b      	ldr	r3, [r3, #0]
 80430ce:	683a      	ldr	r2, [r7, #0]
 80430d0:	430a      	orrs	r2, r1
 80430d2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80430d4:	6878      	ldr	r0, [r7, #4]
 80430d6:	f000 f811 	bl	80430fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80430da:	687b      	ldr	r3, [r7, #4]
 80430dc:	681b      	ldr	r3, [r3, #0]
 80430de:	68fa      	ldr	r2, [r7, #12]
 80430e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80430e2:	687b      	ldr	r3, [r7, #4]
 80430e4:	2220      	movs	r2, #32
 80430e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80430ea:	687b      	ldr	r3, [r7, #4]
 80430ec:	2200      	movs	r2, #0
 80430ee:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80430f2:	2300      	movs	r3, #0
}
 80430f4:	4618      	mov	r0, r3
 80430f6:	3710      	adds	r7, #16
 80430f8:	46bd      	mov	sp, r7
 80430fa:	bd80      	pop	{r7, pc}

080430fc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80430fc:	b480      	push	{r7}
 80430fe:	b085      	sub	sp, #20
 8043100:	af00      	add	r7, sp, #0
 8043102:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8043104:	687b      	ldr	r3, [r7, #4]
 8043106:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8043108:	2b00      	cmp	r3, #0
 804310a:	d108      	bne.n	804311e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 804310c:	687b      	ldr	r3, [r7, #4]
 804310e:	2201      	movs	r2, #1
 8043110:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8043114:	687b      	ldr	r3, [r7, #4]
 8043116:	2201      	movs	r2, #1
 8043118:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 804311c:	e031      	b.n	8043182 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 804311e:	2308      	movs	r3, #8
 8043120:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8043122:	2308      	movs	r3, #8
 8043124:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8043126:	687b      	ldr	r3, [r7, #4]
 8043128:	681b      	ldr	r3, [r3, #0]
 804312a:	689b      	ldr	r3, [r3, #8]
 804312c:	0e5b      	lsrs	r3, r3, #25
 804312e:	b2db      	uxtb	r3, r3
 8043130:	f003 0307 	and.w	r3, r3, #7
 8043134:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8043136:	687b      	ldr	r3, [r7, #4]
 8043138:	681b      	ldr	r3, [r3, #0]
 804313a:	689b      	ldr	r3, [r3, #8]
 804313c:	0f5b      	lsrs	r3, r3, #29
 804313e:	b2db      	uxtb	r3, r3
 8043140:	f003 0307 	and.w	r3, r3, #7
 8043144:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8043146:	7bbb      	ldrb	r3, [r7, #14]
 8043148:	7b3a      	ldrb	r2, [r7, #12]
 804314a:	4911      	ldr	r1, [pc, #68]	; (8043190 <UARTEx_SetNbDataToProcess+0x94>)
 804314c:	5c8a      	ldrb	r2, [r1, r2]
 804314e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8043152:	7b3a      	ldrb	r2, [r7, #12]
 8043154:	490f      	ldr	r1, [pc, #60]	; (8043194 <UARTEx_SetNbDataToProcess+0x98>)
 8043156:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8043158:	fb93 f3f2 	sdiv	r3, r3, r2
 804315c:	b29a      	uxth	r2, r3
 804315e:	687b      	ldr	r3, [r7, #4]
 8043160:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8043164:	7bfb      	ldrb	r3, [r7, #15]
 8043166:	7b7a      	ldrb	r2, [r7, #13]
 8043168:	4909      	ldr	r1, [pc, #36]	; (8043190 <UARTEx_SetNbDataToProcess+0x94>)
 804316a:	5c8a      	ldrb	r2, [r1, r2]
 804316c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8043170:	7b7a      	ldrb	r2, [r7, #13]
 8043172:	4908      	ldr	r1, [pc, #32]	; (8043194 <UARTEx_SetNbDataToProcess+0x98>)
 8043174:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8043176:	fb93 f3f2 	sdiv	r3, r3, r2
 804317a:	b29a      	uxth	r2, r3
 804317c:	687b      	ldr	r3, [r7, #4]
 804317e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8043182:	bf00      	nop
 8043184:	3714      	adds	r7, #20
 8043186:	46bd      	mov	sp, r7
 8043188:	f85d 7b04 	ldr.w	r7, [sp], #4
 804318c:	4770      	bx	lr
 804318e:	bf00      	nop
 8043190:	080433c0 	.word	0x080433c0
 8043194:	080433c8 	.word	0x080433c8

08043198 <__libc_init_array>:
 8043198:	b570      	push	{r4, r5, r6, lr}
 804319a:	4d0d      	ldr	r5, [pc, #52]	; (80431d0 <__libc_init_array+0x38>)
 804319c:	2600      	movs	r6, #0
 804319e:	4c0d      	ldr	r4, [pc, #52]	; (80431d4 <__libc_init_array+0x3c>)
 80431a0:	1b64      	subs	r4, r4, r5
 80431a2:	10a4      	asrs	r4, r4, #2
 80431a4:	42a6      	cmp	r6, r4
 80431a6:	d109      	bne.n	80431bc <__libc_init_array+0x24>
 80431a8:	4d0b      	ldr	r5, [pc, #44]	; (80431d8 <__libc_init_array+0x40>)
 80431aa:	2600      	movs	r6, #0
 80431ac:	4c0b      	ldr	r4, [pc, #44]	; (80431dc <__libc_init_array+0x44>)
 80431ae:	f000 f82d 	bl	804320c <_init>
 80431b2:	1b64      	subs	r4, r4, r5
 80431b4:	10a4      	asrs	r4, r4, #2
 80431b6:	42a6      	cmp	r6, r4
 80431b8:	d105      	bne.n	80431c6 <__libc_init_array+0x2e>
 80431ba:	bd70      	pop	{r4, r5, r6, pc}
 80431bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80431c0:	3601      	adds	r6, #1
 80431c2:	4798      	blx	r3
 80431c4:	e7ee      	b.n	80431a4 <__libc_init_array+0xc>
 80431c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80431ca:	3601      	adds	r6, #1
 80431cc:	4798      	blx	r3
 80431ce:	e7f2      	b.n	80431b6 <__libc_init_array+0x1e>
 80431d0:	080433d8 	.word	0x080433d8
 80431d4:	080433d8 	.word	0x080433d8
 80431d8:	080433d8 	.word	0x080433d8
 80431dc:	080433dc 	.word	0x080433dc

080431e0 <memcpy>:
 80431e0:	440a      	add	r2, r1
 80431e2:	1e43      	subs	r3, r0, #1
 80431e4:	4291      	cmp	r1, r2
 80431e6:	d100      	bne.n	80431ea <memcpy+0xa>
 80431e8:	4770      	bx	lr
 80431ea:	b510      	push	{r4, lr}
 80431ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80431f0:	4291      	cmp	r1, r2
 80431f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80431f6:	d1f9      	bne.n	80431ec <memcpy+0xc>
 80431f8:	bd10      	pop	{r4, pc}

080431fa <memset>:
 80431fa:	4402      	add	r2, r0
 80431fc:	4603      	mov	r3, r0
 80431fe:	4293      	cmp	r3, r2
 8043200:	d100      	bne.n	8043204 <memset+0xa>
 8043202:	4770      	bx	lr
 8043204:	f803 1b01 	strb.w	r1, [r3], #1
 8043208:	e7f9      	b.n	80431fe <memset+0x4>
	...

0804320c <_init>:
 804320c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804320e:	bf00      	nop
 8043210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8043212:	bc08      	pop	{r3}
 8043214:	469e      	mov	lr, r3
 8043216:	4770      	bx	lr

08043218 <_fini>:
 8043218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804321a:	bf00      	nop
 804321c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 804321e:	bc08      	pop	{r3}
 8043220:	469e      	mov	lr, r3
 8043222:	4770      	bx	lr
 8043224:	0000      	movs	r0, r0
	...

08043228 <__SECURE_Send_Mem_veneer>:
 8043228:	b401      	push	{r0}
 804322a:	4802      	ldr	r0, [pc, #8]	; (8043234 <__SECURE_Send_Mem_veneer+0xc>)
 804322c:	4684      	mov	ip, r0
 804322e:	bc01      	pop	{r0}
 8043230:	4760      	bx	ip
 8043232:	bf00      	nop
 8043234:	0c03e019 	.word	0x0c03e019

08043238 <__SECURE_SystemCoreClockUpdate_veneer>:
 8043238:	b401      	push	{r0}
 804323a:	4802      	ldr	r0, [pc, #8]	; (8043244 <__SECURE_SystemCoreClockUpdate_veneer+0xc>)
 804323c:	4684      	mov	ip, r0
 804323e:	bc01      	pop	{r0}
 8043240:	4760      	bx	ip
 8043242:	bf00      	nop
 8043244:	0c03e009 	.word	0x0c03e009
