<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4751" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4751{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4751{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4751{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4751{left:190px;bottom:998px;letter-spacing:-0.17px;}
#t5_4751{left:540px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6_4751{left:540px;bottom:976px;letter-spacing:-0.11px;}
#t7_4751{left:540px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.49px;}
#t8_4751{left:540px;bottom:943px;letter-spacing:-0.13px;}
#t9_4751{left:190px;bottom:918px;letter-spacing:-0.14px;}
#ta_4751{left:540px;bottom:918px;letter-spacing:-0.14px;}
#tb_4751{left:83px;bottom:894px;letter-spacing:-0.16px;}
#tc_4751{left:139px;bottom:894px;letter-spacing:-0.16px;}
#td_4751{left:190px;bottom:894px;letter-spacing:-0.14px;}
#te_4751{left:446px;bottom:894px;letter-spacing:-0.14px;}
#tf_4751{left:540px;bottom:894px;letter-spacing:-0.12px;}
#tg_4751{left:540px;bottom:872px;letter-spacing:-0.11px;}
#th_4751{left:540px;bottom:855px;letter-spacing:-0.11px;}
#ti_4751{left:540px;bottom:839px;letter-spacing:-0.12px;}
#tj_4751{left:540px;bottom:822px;letter-spacing:-0.11px;}
#tk_4751{left:540px;bottom:805px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tl_4751{left:540px;bottom:784px;letter-spacing:-0.11px;}
#tm_4751{left:540px;bottom:767px;letter-spacing:-0.12px;}
#tn_4751{left:540px;bottom:750px;letter-spacing:-0.12px;word-spacing:0.01px;}
#to_4751{left:190px;bottom:726px;letter-spacing:-0.11px;}
#tp_4751{left:540px;bottom:726px;letter-spacing:-0.11px;}
#tq_4751{left:540px;bottom:704px;letter-spacing:-0.11px;}
#tr_4751{left:540px;bottom:687px;letter-spacing:-0.11px;}
#ts_4751{left:540px;bottom:671px;letter-spacing:-0.09px;}
#tt_4751{left:190px;bottom:646px;letter-spacing:-0.13px;}
#tu_4751{left:540px;bottom:646px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_4751{left:540px;bottom:625px;letter-spacing:-0.11px;}
#tw_4751{left:540px;bottom:608px;letter-spacing:-0.11px;}
#tx_4751{left:540px;bottom:591px;letter-spacing:-0.12px;}
#ty_4751{left:190px;bottom:567px;letter-spacing:-0.14px;}
#tz_4751{left:540px;bottom:567px;letter-spacing:-0.14px;}
#t10_4751{left:190px;bottom:542px;letter-spacing:-0.17px;}
#t11_4751{left:540px;bottom:542px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_4751{left:540px;bottom:521px;letter-spacing:-0.11px;}
#t13_4751{left:540px;bottom:504px;letter-spacing:-0.11px;word-spacing:-0.49px;}
#t14_4751{left:540px;bottom:487px;letter-spacing:-0.13px;}
#t15_4751{left:190px;bottom:463px;letter-spacing:-0.14px;}
#t16_4751{left:540px;bottom:463px;letter-spacing:-0.14px;}
#t17_4751{left:82px;bottom:438px;letter-spacing:-0.17px;}
#t18_4751{left:139px;bottom:438px;letter-spacing:-0.16px;}
#t19_4751{left:190px;bottom:438px;letter-spacing:-0.15px;}
#t1a_4751{left:446px;bottom:438px;letter-spacing:-0.15px;}
#t1b_4751{left:540px;bottom:438px;letter-spacing:-0.11px;}
#t1c_4751{left:540px;bottom:417px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1d_4751{left:82px;bottom:393px;letter-spacing:-0.17px;}
#t1e_4751{left:139px;bottom:393px;letter-spacing:-0.17px;}
#t1f_4751{left:190px;bottom:393px;letter-spacing:-0.15px;}
#t1g_4751{left:446px;bottom:393px;letter-spacing:-0.15px;}
#t1h_4751{left:540px;bottom:393px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_4751{left:540px;bottom:371px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1j_4751{left:82px;bottom:347px;letter-spacing:-0.15px;}
#t1k_4751{left:139px;bottom:347px;letter-spacing:-0.17px;}
#t1l_4751{left:190px;bottom:347px;letter-spacing:-0.16px;}
#t1m_4751{left:446px;bottom:347px;letter-spacing:-0.13px;}
#t1n_4751{left:539px;bottom:347px;letter-spacing:-0.12px;}
#t1o_4751{left:540px;bottom:325px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1p_4751{left:82px;bottom:301px;letter-spacing:-0.17px;}
#t1q_4751{left:139px;bottom:301px;letter-spacing:-0.17px;}
#t1r_4751{left:190px;bottom:301px;letter-spacing:-0.15px;}
#t1s_4751{left:446px;bottom:301px;letter-spacing:-0.14px;}
#t1t_4751{left:540px;bottom:301px;letter-spacing:-0.12px;}
#t1u_4751{left:190px;bottom:276px;letter-spacing:-0.11px;}
#t1v_4751{left:540px;bottom:276px;letter-spacing:-0.14px;}
#t1w_4751{left:540px;bottom:255px;letter-spacing:-0.11px;}
#t1x_4751{left:540px;bottom:238px;letter-spacing:-0.11px;}
#t1y_4751{left:190px;bottom:214px;letter-spacing:-0.14px;}
#t1z_4751{left:540px;bottom:214px;letter-spacing:-0.14px;}
#t20_4751{left:82px;bottom:189px;letter-spacing:-0.17px;}
#t21_4751{left:139px;bottom:189px;letter-spacing:-0.17px;}
#t22_4751{left:190px;bottom:189px;letter-spacing:-0.14px;}
#t23_4751{left:446px;bottom:189px;letter-spacing:-0.13px;}
#t24_4751{left:540px;bottom:189px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t25_4751{left:190px;bottom:165px;letter-spacing:-0.14px;}
#t26_4751{left:540px;bottom:165px;letter-spacing:-0.15px;}
#t27_4751{left:540px;bottom:144px;letter-spacing:-0.12px;}
#t28_4751{left:82px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t29_4751{left:168px;bottom:1086px;letter-spacing:0.13px;}
#t2a_4751{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2b_4751{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2c_4751{left:231px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2d_4751{left:468px;bottom:1046px;letter-spacing:-0.15px;}
#t2e_4751{left:647px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2f_4751{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2g_4751{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4751{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4751{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4751{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4751{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4751{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4751" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4751Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4751" style="-webkit-user-select: none;"><object width="935" height="1210" data="4751/4751.svg" type="image/svg+xml" id="pdf4751" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4751" class="t s1_4751">Vol. 4 </span><span id="t2_4751" class="t s1_4751">2-229 </span>
<span id="t3_4751" class="t s2_4751">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4751" class="t s3_4751">15 </span><span id="t5_4751" class="t s3_4751">Valid (R/W) </span>
<span id="t6_4751" class="t s3_4751">Indicates whether the values in bits 12:0 are valid </span>
<span id="t7_4751" class="t s3_4751">and can be used by the processor for package C-sate </span>
<span id="t8_4751" class="t s3_4751">management. </span>
<span id="t9_4751" class="t s3_4751">63:16 </span><span id="ta_4751" class="t s3_4751">Reserved </span>
<span id="tb_4751" class="t s3_4751">60CH </span><span id="tc_4751" class="t s3_4751">1548 </span><span id="td_4751" class="t s3_4751">MSR_PKGC_IRTL2 </span><span id="te_4751" class="t s3_4751">Package </span><span id="tf_4751" class="t s3_4751">Package C6/C7 Interrupt Response Limit 2 (R/W) </span>
<span id="tg_4751" class="t s3_4751">This MSR defines the interrupt response time limit </span>
<span id="th_4751" class="t s3_4751">used by the processor to manage a transition to a </span>
<span id="ti_4751" class="t s3_4751">package C6 or C7 state. The latency programmed in </span>
<span id="tj_4751" class="t s3_4751">this register is for the longer-latency sub C-states </span>
<span id="tk_4751" class="t s3_4751">used by an MWAIT hint to a C6 or C7 state. </span>
<span id="tl_4751" class="t s3_4751">Note: C-state values are processor specific C-state </span>
<span id="tm_4751" class="t s3_4751">code names, unrelated to MWAIT extension C-state </span>
<span id="tn_4751" class="t s3_4751">parameters or ACPI C-States. </span>
<span id="to_4751" class="t s3_4751">9:0 </span><span id="tp_4751" class="t s3_4751">Interrupt response time limit (R/W) </span>
<span id="tq_4751" class="t s3_4751">Specifies the limit that should be used to decide if </span>
<span id="tr_4751" class="t s3_4751">the package should be put into a package C6 or C7 </span>
<span id="ts_4751" class="t s3_4751">state. </span>
<span id="tt_4751" class="t s3_4751">12:10 </span><span id="tu_4751" class="t s3_4751">Time Unit (R/W) </span>
<span id="tv_4751" class="t s3_4751">Specifies the encoding value of time unit of the </span>
<span id="tw_4751" class="t s3_4751">interrupt response time limit. See Table 2-20 for </span>
<span id="tx_4751" class="t s3_4751">supported time unit encodings. </span>
<span id="ty_4751" class="t s3_4751">14:13 </span><span id="tz_4751" class="t s3_4751">Reserved </span>
<span id="t10_4751" class="t s3_4751">15 </span><span id="t11_4751" class="t s3_4751">Valid (R/W) </span>
<span id="t12_4751" class="t s3_4751">Indicates whether the values in bits 12:0 are valid </span>
<span id="t13_4751" class="t s3_4751">and can be used by the processor for package C-sate </span>
<span id="t14_4751" class="t s3_4751">management. </span>
<span id="t15_4751" class="t s3_4751">63:16 </span><span id="t16_4751" class="t s3_4751">Reserved </span>
<span id="t17_4751" class="t s3_4751">613H </span><span id="t18_4751" class="t s3_4751">1555 </span><span id="t19_4751" class="t s3_4751">MSR_PKG_PERF_STATUS </span><span id="t1a_4751" class="t s3_4751">Package </span><span id="t1b_4751" class="t s3_4751">PKG Perf Status (R/O) </span>
<span id="t1c_4751" class="t s3_4751">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="t1d_4751" class="t s3_4751">619H </span><span id="t1e_4751" class="t s3_4751">1561 </span><span id="t1f_4751" class="t s3_4751">MSR_DRAM_ENERGY_STATUS </span><span id="t1g_4751" class="t s3_4751">Package </span><span id="t1h_4751" class="t s3_4751">DRAM Energy Status (R/O) </span>
<span id="t1i_4751" class="t s3_4751">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t1j_4751" class="t s3_4751">61BH </span><span id="t1k_4751" class="t s3_4751">1563 </span><span id="t1l_4751" class="t s3_4751">MSR_DRAM_PERF_STATUS </span><span id="t1m_4751" class="t s3_4751">Package </span><span id="t1n_4751" class="t s3_4751">DRAM Performance Throttling Status (R/O) </span>
<span id="t1o_4751" class="t s3_4751">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t1p_4751" class="t s3_4751">648H </span><span id="t1q_4751" class="t s3_4751">1608 </span><span id="t1r_4751" class="t s3_4751">MSR_CONFIG_TDP_NOMINAL </span><span id="t1s_4751" class="t s3_4751">Package </span><span id="t1t_4751" class="t s3_4751">Base TDP Ratio (R/O) </span>
<span id="t1u_4751" class="t s3_4751">7:0 </span><span id="t1v_4751" class="t s3_4751">Config_TDP_Base </span>
<span id="t1w_4751" class="t s3_4751">Base TDP level ratio to be used for this specific </span>
<span id="t1x_4751" class="t s3_4751">processor (in units of 100 MHz). </span>
<span id="t1y_4751" class="t s3_4751">63:8 </span><span id="t1z_4751" class="t s3_4751">Reserved </span>
<span id="t20_4751" class="t s3_4751">649H </span><span id="t21_4751" class="t s3_4751">1609 </span><span id="t22_4751" class="t s3_4751">MSR_CONFIG_TDP_LEVEL1 </span><span id="t23_4751" class="t s3_4751">Package </span><span id="t24_4751" class="t s3_4751">ConfigTDP Level 1 Ratio and Power Level (R/O) </span>
<span id="t25_4751" class="t s3_4751">14:0 </span><span id="t26_4751" class="t s3_4751">PKG_TDP_LVL1 </span>
<span id="t27_4751" class="t s3_4751">Power setting for ConfigTDP Level 1. </span>
<span id="t28_4751" class="t s4_4751">Table 2-29. </span><span id="t29_4751" class="t s4_4751">Additional MSRs Supported by Processors Based on the Haswell and Haswell-E Microarchitectures </span>
<span id="t2a_4751" class="t s5_4751">Register </span>
<span id="t2b_4751" class="t s5_4751">Address </span><span id="t2c_4751" class="t s5_4751">Register Name / Bit Fields </span><span id="t2d_4751" class="t s5_4751">Scope </span><span id="t2e_4751" class="t s5_4751">Bit Description </span>
<span id="t2f_4751" class="t s5_4751">Hex </span><span id="t2g_4751" class="t s5_4751">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
