m255
K4
z2
!s12c _opt
Z0 !s99 mlopt
!s11f MIXED_VERSIONS
!s11e vcom 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/RTL_FPGA/Projeto_Final/inverterv1/sim_inv
T_opt
!s110 1753925732
V2j_^[QgLMAeW>OnOBZ@mQ3
04 13 4 work tb_matrix_inv fast 0
=1-ac675dfda9e9-688ac863-31c-4e34
R0
!s12f OEM25U3 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.2;79
Edivnrda_fsm
Z3 w1753924059
Z4 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z5 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z6 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z7 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z8 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R1
Z9 8D:/RTL_FPGA/Projeto_Final/inverterv1/reciprocal_q16_16.vhd
Z10 FD:/RTL_FPGA/Projeto_Final/inverterv1/reciprocal_q16_16.vhd
l0
L7 1
V_R`WUW<B];O5cf8;:^mTo3
!s100 c5?g7fhXf;A0B?lC6[:V31
Z11 OL;C;2024.2;79
32
Z12 !s110 1753925729
!i10b 1
Z13 !s108 1753925729.000000
Z14 !s90 -reportprogress|300|-work|work|D:/RTL_FPGA/Projeto_Final/inverterv1/reciprocal_q16_16.vhd|
Z15 !s107 D:/RTL_FPGA/Projeto_Final/inverterv1/reciprocal_q16_16.vhd|
!i113 0
Z16 o-work work
Z17 tExplicit 1 CvgOpt 0
Abehavioral
R4
R5
R6
R7
R8
DEx4 work 11 divnrda_fsm 0 22 _R`WUW<B];O5cf8;:^mTo3
!i122 0
l33
L20 127
Vj=[<1gzJITl:cJ2J]eN2?0
!s100 HWACzo52R`FOm[l6YGVZN0
R11
32
R12
!i10b 1
R13
R14
R15
!i113 0
R16
R17
vmatrix_inv
2D:/RTL_FPGA/Projeto_Final/inverterv1/inverter_v1.v
R12
!i10b 1
!s100 k]SCa]nf6l5YBY0jmd7[T0
IJbl2<L?PkZAQ7_`EYSbNb3
R1
w1753925503
8D:/RTL_FPGA/Projeto_Final/inverterv1/inverter_v1.v
FD:/RTL_FPGA/Projeto_Final/inverterv1/inverter_v1.v
!i122 1
L0 8 144
Z18 VDg1SIo80bB@j0V0VzS_@n1
Z19 OL;L;2024.2;79
r1
!s85 0
31
R13
!s107 D:/RTL_FPGA/Projeto_Final/inverterv1/inverter_v1.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/Projeto_Final/inverterv1|-work|work|D:/RTL_FPGA/Projeto_Final/inverterv1/inverter_v1.v|
!i113 0
Z20 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z21 !s92 +incdir+D:/RTL_FPGA/Projeto_Final/inverterv1 -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_matrix_inv
2D:/RTL_FPGA/Projeto_Final/inverterv1/matrix_inv_tf.v
R12
!i10b 1
!s100 4[8Yj];Dh0CJkJ;z?gzoc2
I]LiUCoLbz:4VgYnM9CTO12
R1
w1753925685
8D:/RTL_FPGA/Projeto_Final/inverterv1/matrix_inv_tf.v
FD:/RTL_FPGA/Projeto_Final/inverterv1/matrix_inv_tf.v
!i122 2
L0 3 67
R18
R19
r1
!s85 0
31
R13
!s107 D:/RTL_FPGA/Projeto_Final/inverterv1/matrix_inv_tf.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/Projeto_Final/inverterv1|-work|work|D:/RTL_FPGA/Projeto_Final/inverterv1/matrix_inv_tf.v|
!i113 0
R20
R21
R2
