#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: D:\pango\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-CRQ4OKO
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Tue Nov  8 20:19:59 2022
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v successfully.
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v(line number: 39)] Analyzing module aq_axi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v(line number: 30)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v(line number: 30)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v(line number: 31)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v(line number: 31)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 31)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v(line number: 30)] Analyzing module lut_ov5640_rgb565_1024_768 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 30)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v successfully.
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v(line number: 30)] Analyzing module video_timing_data (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 21)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v(line number: 13)] Analyzing module rgb_to_ycbcr (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 1)] Analyzing module fenqu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v(line number: 2)] Analyzing module pingjun (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v(line number: 1)] Analyzing module detect (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v(line number: 1)] Analyzing module fenqu (library work)
W: Overwriting previous defined module fenqu
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/MBI5353_top.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/MBI5353_top.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/MBI5353_top.v(line number: 23)] Analyzing module MBI5353_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/MBI5353_top.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sys_clk.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sys_clk.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sys_clk.v(line number: 23)] Analyzing module sys_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sys_clk.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/CLK.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/CLK.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/CLK.v(line number: 23)] Analyzing module CLK (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/CLK.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/spi.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/spi.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/spi.v(line number: 23)] Analyzing module spi_drive (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/spi.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/MBI5353.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/MBI5353.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/MBI5353.v(line number: 23)] Analyzing module MBI5353 (library work)
E: Verilog-4039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/MBI5353.v(line number: 396)] Identifier o_dataen is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/MBI5353.v successfully.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
Program Error Out.
