// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// ==============================================================

#define AP_INT_MAX_W 32678

#include <systemc>
#include <iostream>
#include <cstdlib>
#include <cstddef>
#include <stdint.h>
#include "SysCFileHandler.h"
#include "ap_int.h"
#include "ap_fixed.h"
#include <complex>
#include <stdbool.h>
#include "autopilot_cbe.h"
#include "ap_stream.h"
#include "hls_stream.h"
#include "hls_half.h"

using namespace std;
using namespace sc_core;
using namespace sc_dt;


// [dump_struct_tree [build_nameSpaceTree] dumpedStructList] ---------->


// [dump_enumeration [get_enumeration_list]] ---------->


// wrapc file define: "uart1_V"
#define AUTOTB_TVIN_uart1_V  "../tv/cdatafile/c.master_ip.autotvin_uart1_V.dat"
// wrapc file define: "uart2_V"
#define AUTOTB_TVIN_uart2_V  "../tv/cdatafile/c.master_ip.autotvin_uart2_V.dat"
// wrapc file define: "alert_V"
#define AUTOTB_TVOUT_alert_V  "../tv/cdatafile/c.master_ip.autotvout_alert_V.dat"

#define INTER_TCL  "../tv/cdatafile/ref.tcl"

// tvout file define: "alert_V"
#define AUTOTB_TVOUT_PC_alert_V  "../tv/rtldatafile/rtl.master_ip.autotvout_alert_V.dat"

class INTER_TCL_FILE {
	public:
		INTER_TCL_FILE(const char* name) {
			mName = name;
			uart1_V_depth = 0;
			uart2_V_depth = 0;
			alert_V_depth = 0;
			trans_num =0;
		}

		~INTER_TCL_FILE() {
			mFile.open(mName);
			if (!mFile.good()) {
				cout << "Failed to open file ref.tcl" << endl;
				exit (1);
			}
			string total_list = get_depth_list();
			mFile << "set depth_list {\n";
			mFile << total_list;
			mFile << "}\n";
			mFile << "set trans_num "<<trans_num<<endl;
			mFile.close();
		}

		string get_depth_list () {
			stringstream total_list;
			total_list << "{uart1_V " << uart1_V_depth << "}\n";
			total_list << "{uart2_V " << uart2_V_depth << "}\n";
			total_list << "{alert_V " << alert_V_depth << "}\n";
			return total_list.str();
		}

		void set_num (int num , int* class_num) {
			(*class_num) = (*class_num) > num ? (*class_num) : num;
		}
	public:
		int uart1_V_depth;
		int uart2_V_depth;
		int alert_V_depth;
		int trans_num;

	private:
		ofstream mFile;
		const char* mName;
};


#define master_ip AESL_ORIG_DUT_master_ip
extern void master_ip (
ap_uint<1>& uart1,
ap_uint<1>& uart2,
ap_uint<1>& alert,
ap_uint<8>& axi_byte);
#undef master_ip

void master_ip (
ap_uint<1>& uart1,
ap_uint<1>& uart2,
ap_uint<1>& alert,
ap_uint<8>& axi_byte)
{
	fstream wrapc_switch_file_token;
	wrapc_switch_file_token.open(".hls_cosim_wrapc_switch.log");
	int AESL_i;
	if (wrapc_switch_file_token.good())
	{
		static unsigned AESL_transaction_pc = 0;
		string AESL_token;
		string AESL_num;
		static AESL_FILE_HANDLER aesl_fh;


		// output port post check: "alert_V"
		aesl_fh.read(AUTOTB_TVOUT_PC_alert_V, AESL_token); // [[transaction]]
		if (AESL_token != "[[transaction]]")
		{
			exit(1);
		}
		aesl_fh.read(AUTOTB_TVOUT_PC_alert_V, AESL_num); // transaction number

		if (atoi(AESL_num.c_str()) == AESL_transaction_pc)
		{
			aesl_fh.read(AUTOTB_TVOUT_PC_alert_V, AESL_token); // data

			sc_bv<1> *alert_V_pc_buffer = new sc_bv<1>[1];
			int i = 0;

			while (AESL_token != "[[/transaction]]")
			{
				bool no_x = false;
				bool err = false;

				// search and replace 'X' with "0" from the 1st char of token
				while (!no_x)
				{
					size_t x_found = AESL_token.find('X');
					if (x_found != string::npos)
					{
						if (!err)
						{
							cerr << "@W [SIM-201] RTL produces unknown value 'X' on port 'alert_V', possible cause: There are uninitialized variables in the C design." << endl;
							err = true;
						}
						AESL_token.replace(x_found, 1, "0");
					}
					else
					{
						no_x = true;
					}
				}

				no_x = false;

				// search and replace 'x' with "0" from the 3rd char of token
				while (!no_x)
				{
					size_t x_found = AESL_token.find('x', 2);

					if (x_found != string::npos)
					{
						if (!err)
						{
							cerr << "@W [SIM-201] RTL produces unknown value 'X' on port 'alert_V', possible cause: There are uninitialized variables in the C design." << endl;
							err = true;
						}
						AESL_token.replace(x_found, 1, "0");
					}
					else
					{
						no_x = true;
					}
				}

				// push token into output port buffer
				if (AESL_token != "")
				{
					alert_V_pc_buffer[i] = AESL_token.c_str();
					i++;
				}

				aesl_fh.read(AUTOTB_TVOUT_PC_alert_V, AESL_token); // data or [[/transaction]]

				if (AESL_token == "[[[/runtime]]]" || aesl_fh.eof(AUTOTB_TVOUT_PC_alert_V))
				{
					exit(1);
				}
			}

			// ***********************************
			if (i > 0)
			{
				// RTL Name: alert_V
				{
					// bitslice(0, 0)
					// {
						// celement: alert.V(0, 0)
						// {
							sc_lv<1>* alert_V_lv0_0_0_1 = new sc_lv<1>[1];
						// }
					// }

					// bitslice(0, 0)
					{
						int hls_map_index = 0;
						// celement: alert.V(0, 0)
						{
							// carray: (0) => (0) @ (1)
							for (int i_0 = 0; i_0 <= 0; i_0 += 1)
							{
								if (&(alert) != NULL) // check the null address if the c port is array or others
								{
									alert_V_lv0_0_0_1[hls_map_index++].range(0, 0) = sc_bv<1>(alert_V_pc_buffer[hls_map_index].range(0, 0));
								}
							}
						}
					}

					// bitslice(0, 0)
					{
						int hls_map_index = 0;
						// celement: alert.V(0, 0)
						{
							// carray: (0) => (0) @ (1)
							for (int i_0 = 0; i_0 <= 0; i_0 += 1)
							{
								// sub                    : i_0
								// ori_name               : alert
								// sub_1st_elem           : 0
								// ori_name_1st_elem      : alert
								// output_left_conversion : alert
								// output_type_conversion : (alert_V_lv0_0_0_1[hls_map_index++]).to_string(SC_BIN).c_str()
								if (&(alert) != NULL) // check the null address if the c port is array or others
								{
									alert = (alert_V_lv0_0_0_1[hls_map_index++]).to_string(SC_BIN).c_str();
								}
							}
						}
					}
				}
			}

			// release memory allocation
			delete [] alert_V_pc_buffer;
		}

		AESL_transaction_pc++;
	}
	else
	{
		static unsigned AESL_transaction;

		static AESL_FILE_HANDLER aesl_fh;

		// "uart1_V"
		char* tvin_uart1_V = new char[50];
		aesl_fh.touch(AUTOTB_TVIN_uart1_V);

		// "uart2_V"
		char* tvin_uart2_V = new char[50];
		aesl_fh.touch(AUTOTB_TVIN_uart2_V);

		// "alert_V"
		char* tvout_alert_V = new char[50];
		aesl_fh.touch(AUTOTB_TVOUT_alert_V);

		static INTER_TCL_FILE tcl_file(INTER_TCL);
		int leading_zero;

		// [[transaction]]
		sprintf(tvin_uart1_V, "[[transaction]] %d\n", AESL_transaction);
		aesl_fh.write(AUTOTB_TVIN_uart1_V, tvin_uart1_V);

		sc_bv<1>* uart1_V_tvin_wrapc_buffer = new sc_bv<1>[1];

		// RTL Name: uart1_V
		{
			// bitslice(0, 0)
			{
				int hls_map_index = 0;
				// celement: uart1.V(0, 0)
				{
					// carray: (0) => (0) @ (1)
					for (int i_0 = 0; i_0 <= 0; i_0 += 1)
					{
						// sub                   : i_0
						// ori_name              : uart1
						// sub_1st_elem          : 0
						// ori_name_1st_elem     : uart1
						// regulate_c_name       : uart1_V
						// input_type_conversion : (uart1).to_string(2).c_str()
						if (&(uart1) != NULL) // check the null address if the c port is array or others
						{
							sc_lv<1> uart1_V_tmp_mem;
							uart1_V_tmp_mem = (uart1).to_string(2).c_str();
							uart1_V_tvin_wrapc_buffer[hls_map_index++].range(0, 0) = uart1_V_tmp_mem.range(0, 0);
						}
					}
				}
			}
		}

		// dump tv to file
		for (int i = 0; i < 1; i++)
		{
			sprintf(tvin_uart1_V, "%s\n", (uart1_V_tvin_wrapc_buffer[i]).to_string(SC_HEX).c_str());
			aesl_fh.write(AUTOTB_TVIN_uart1_V, tvin_uart1_V);
		}

		tcl_file.set_num(1, &tcl_file.uart1_V_depth);
		sprintf(tvin_uart1_V, "[[/transaction]] \n");
		aesl_fh.write(AUTOTB_TVIN_uart1_V, tvin_uart1_V);

		// release memory allocation
		delete [] uart1_V_tvin_wrapc_buffer;

		// [[transaction]]
		sprintf(tvin_uart2_V, "[[transaction]] %d\n", AESL_transaction);
		aesl_fh.write(AUTOTB_TVIN_uart2_V, tvin_uart2_V);

		sc_bv<1>* uart2_V_tvin_wrapc_buffer = new sc_bv<1>[1];

		// RTL Name: uart2_V
		{
			// bitslice(0, 0)
			{
				int hls_map_index = 0;
				// celement: uart2.V(0, 0)
				{
					// carray: (0) => (0) @ (1)
					for (int i_0 = 0; i_0 <= 0; i_0 += 1)
					{
						// sub                   : i_0
						// ori_name              : uart2
						// sub_1st_elem          : 0
						// ori_name_1st_elem     : uart2
						// regulate_c_name       : uart2_V
						// input_type_conversion : (uart2).to_string(2).c_str()
						if (&(uart2) != NULL) // check the null address if the c port is array or others
						{
							sc_lv<1> uart2_V_tmp_mem;
							uart2_V_tmp_mem = (uart2).to_string(2).c_str();
							uart2_V_tvin_wrapc_buffer[hls_map_index++].range(0, 0) = uart2_V_tmp_mem.range(0, 0);
						}
					}
				}
			}
		}

		// dump tv to file
		for (int i = 0; i < 1; i++)
		{
			sprintf(tvin_uart2_V, "%s\n", (uart2_V_tvin_wrapc_buffer[i]).to_string(SC_HEX).c_str());
			aesl_fh.write(AUTOTB_TVIN_uart2_V, tvin_uart2_V);
		}

		tcl_file.set_num(1, &tcl_file.uart2_V_depth);
		sprintf(tvin_uart2_V, "[[/transaction]] \n");
		aesl_fh.write(AUTOTB_TVIN_uart2_V, tvin_uart2_V);

		// release memory allocation
		delete [] uart2_V_tvin_wrapc_buffer;

// [call_c_dut] ---------->

		AESL_ORIG_DUT_master_ip(uart1, uart2, alert, axi_byte);


		// [[transaction]]
		sprintf(tvout_alert_V, "[[transaction]] %d\n", AESL_transaction);
		aesl_fh.write(AUTOTB_TVOUT_alert_V, tvout_alert_V);

		sc_bv<1>* alert_V_tvout_wrapc_buffer = new sc_bv<1>[1];

		// RTL Name: alert_V
		{
			// bitslice(0, 0)
			{
				int hls_map_index = 0;
				// celement: alert.V(0, 0)
				{
					// carray: (0) => (0) @ (1)
					for (int i_0 = 0; i_0 <= 0; i_0 += 1)
					{
						// sub                   : i_0
						// ori_name              : alert
						// sub_1st_elem          : 0
						// ori_name_1st_elem     : alert
						// regulate_c_name       : alert_V
						// input_type_conversion : (alert).to_string(2).c_str()
						if (&(alert) != NULL) // check the null address if the c port is array or others
						{
							sc_lv<1> alert_V_tmp_mem;
							alert_V_tmp_mem = (alert).to_string(2).c_str();
							alert_V_tvout_wrapc_buffer[hls_map_index++].range(0, 0) = alert_V_tmp_mem.range(0, 0);
						}
					}
				}
			}
		}

		// dump tv to file
		for (int i = 0; i < 1; i++)
		{
			sprintf(tvout_alert_V, "%s\n", (alert_V_tvout_wrapc_buffer[i]).to_string(SC_HEX).c_str());
			aesl_fh.write(AUTOTB_TVOUT_alert_V, tvout_alert_V);
		}

		tcl_file.set_num(1, &tcl_file.alert_V_depth);
		sprintf(tvout_alert_V, "[[/transaction]] \n");
		aesl_fh.write(AUTOTB_TVOUT_alert_V, tvout_alert_V);

		// release memory allocation
		delete [] alert_V_tvout_wrapc_buffer;

		// release memory allocation: "uart1_V"
		delete [] tvin_uart1_V;
		// release memory allocation: "uart2_V"
		delete [] tvin_uart2_V;
		// release memory allocation: "alert_V"
		delete [] tvout_alert_V;

		AESL_transaction++;

		tcl_file.set_num(AESL_transaction , &tcl_file.trans_num);
	}
}

