// Seed: 2381987768
module module_0 (
    input wand id_0
);
  logic [7:0] id_2;
  initial begin : LABEL_0
    {id_2, id_2, id_2[-1-1], id_2[-1'b0], +1, {id_0{id_0}}} = ~1'h0;
  end
  wire id_3;
  ;
  logic id_4;
endmodule
module module_1 (
    output wor   id_0,
    input  wor   id_1
    , id_6,
    output tri1  id_2,
    output logic id_3,
    input  uwire id_4
);
  always_ff begin : LABEL_0
    id_3 <= id_4;
  end
  assign id_2 = id_6[-1'h0];
  module_0 modCall_1 (id_1);
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ;
endmodule
