<profile>

<section name = "Vivado HLS Report for 'DMA_Read_addr'" level="0">
<item name = "Date">Fri Mar 17 13:19:52 2017
</item>
<item name = "Version">2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)</item>
<item name = "Project">DMA_Read_addr</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.75</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">480011, 480011, 480012, 480012, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">480001, 480001, 3, 1, 1, 480000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 330</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 701, 878</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 108</column>
<column name="Register">-, -, 257, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DMA_Read_addr_AXILiteS_s_axi_U">DMA_Read_addr_AXILiteS_s_axi, 0, 0, 189, 298</column>
<column name="DMA_Read_addr_in_r_m_axi_U">DMA_Read_addr_in_r_m_axi, 2, 0, 512, 580</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_347_p2">+, 0, 0, 19, 19, 1</column>
<column name="tmp_fu_217_p2">+, 0, 0, 32, 32, 1</column>
<column name="x_1_fu_399_p2">+, 0, 0, 10, 10, 1</column>
<column name="y_s_fu_367_p2">+, 0, 0, 10, 10, 1</column>
<column name="outs_V_data_V_1_load_A">and, 0, 0, 1, 1, 1</column>
<column name="outs_V_data_V_1_load_B">and, 0, 0, 1, 1, 1</column>
<column name="outs_V_last_V_1_load_A">and, 0, 0, 1, 1, 1</column>
<column name="outs_V_last_V_1_load_B">and, 0, 0, 1, 1, 1</column>
<column name="outs_V_user_V_1_load_A">and, 0, 0, 1, 1, 1</column>
<column name="outs_V_user_V_1_load_B">and, 0, 0, 1, 1, 1</column>
<column name="exitcond4_fu_353_p2">icmp, 0, 0, 4, 10, 9</column>
<column name="exitcond_flatten_fu_341_p2">icmp, 0, 0, 7, 19, 17</column>
<column name="outs_V_data_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="outs_V_last_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="outs_V_user_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="pix_last_V_fu_393_p2">icmp, 0, 0, 4, 10, 9</column>
<column name="pix_user_V_fu_387_p2">icmp, 0, 0, 4, 10, 1</column>
<column name="tmp_1_fu_223_p2">icmp, 0, 0, 11, 32, 2</column>
<column name="tmp_4_fu_253_p2">icmp, 0, 0, 11, 32, 1</column>
<column name="tmp_9_fu_259_p2">icmp, 0, 0, 11, 32, 1</column>
<column name="tmp_s_fu_265_p2">icmp, 0, 0, 11, 32, 2</column>
<column name="ap_condition_906">or, 0, 0, 1, 1, 1</column>
<column name="or_cond_fu_271_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_7_fu_381_p2">or, 0, 0, 11, 10, 10</column>
<column name="p_s_fu_229_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_v_fu_323_p3">select, 0, 0, 30, 1, 30</column>
<column name="storemerge_fu_239_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_12_fu_315_p3">select, 0, 0, 30, 1, 30</column>
<column name="tmp_3_cast8_mid2_v_v_1_fu_373_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_6_fu_297_p3">select, 0, 0, 30, 1, 30</column>
<column name="x_mid2_fu_359_p3">select, 0, 0, 10, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">6, 12, 1, 12</column>
<column name="ap_enable_reg_pp0_iter2">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_in_r_ARREADY">1, 2, 1, 2</column>
<column name="in_r_blk_n_AR">1, 2, 1, 2</column>
<column name="in_r_blk_n_R">1, 2, 1, 2</column>
<column name="indvar_flatten_reg_180">19, 2, 19, 38</column>
<column name="outs_TDATA_blk_n">1, 2, 1, 2</column>
<column name="outs_V_data_V_1_data_out">32, 2, 32, 64</column>
<column name="outs_V_data_V_1_state">2, 3, 2, 6</column>
<column name="outs_V_dest_V_1_state">2, 3, 2, 6</column>
<column name="outs_V_id_V_1_state">2, 3, 2, 6</column>
<column name="outs_V_keep_V_1_state">2, 3, 2, 6</column>
<column name="outs_V_last_V_1_data_out">1, 2, 1, 2</column>
<column name="outs_V_last_V_1_state">2, 3, 2, 6</column>
<column name="outs_V_strb_V_1_state">2, 3, 2, 6</column>
<column name="outs_V_user_V_1_data_out">1, 2, 1, 2</column>
<column name="outs_V_user_V_1_state">2, 3, 2, 6</column>
<column name="x_reg_202">10, 2, 10, 20</column>
<column name="y_phi_fu_195_p4">10, 2, 10, 20</column>
<column name="y_reg_191">10, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="active_frame_V_0_data_reg">2, 0, 2, 0</column>
<column name="active_frame_V_0_vld_reg">0, 0, 1, 1</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_426">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_in_r_ARREADY">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_426">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_180">19, 0, 19, 0</column>
<column name="n">32, 0, 32, 0</column>
<column name="outs_V_data_V_1_payload_A">32, 0, 32, 0</column>
<column name="outs_V_data_V_1_payload_B">32, 0, 32, 0</column>
<column name="outs_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outs_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="outs_V_data_V_1_state">2, 0, 2, 0</column>
<column name="outs_V_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outs_V_dest_V_1_state">2, 0, 2, 0</column>
<column name="outs_V_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outs_V_id_V_1_state">2, 0, 2, 0</column>
<column name="outs_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outs_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="outs_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="outs_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="outs_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outs_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="outs_V_last_V_1_state">2, 0, 2, 0</column>
<column name="outs_V_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outs_V_strb_V_1_state">2, 0, 2, 0</column>
<column name="outs_V_user_V_1_payload_A">1, 0, 1, 0</column>
<column name="outs_V_user_V_1_payload_B">1, 0, 1, 0</column>
<column name="outs_V_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outs_V_user_V_1_sel_wr">1, 0, 1, 0</column>
<column name="outs_V_user_V_1_state">2, 0, 2, 0</column>
<column name="p_v_reg_415">30, 0, 30, 0</column>
<column name="pix_last_V_reg_445">1, 0, 1, 0</column>
<column name="pix_user_V_reg_440">1, 0, 1, 0</column>
<column name="tmp_1_reg_410">1, 0, 1, 0</column>
<column name="tmp_3_cast8_mid2_v_v_1_reg_435">10, 0, 10, 0</column>
<column name="tmp_reg_405">32, 0, 32, 0</column>
<column name="x_reg_202">10, 0, 10, 0</column>
<column name="y_reg_191">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, DMA_Read_addr, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, DMA_Read_addr, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, DMA_Read_addr, return value</column>
<column name="m_axi_in_r_AWVALID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWREADY">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWADDR">out, 32, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWLEN">out, 8, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWSIZE">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWBURST">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWLOCK">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWCACHE">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWPROT">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWQOS">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWREGION">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWUSER">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WVALID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WREADY">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WDATA">out, 32, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WSTRB">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WLAST">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WUSER">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARVALID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARREADY">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARADDR">out, 32, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARLEN">out, 8, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARSIZE">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARBURST">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARLOCK">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARCACHE">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARPROT">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARQOS">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARREGION">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARUSER">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RVALID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RREADY">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RDATA">in, 32, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RLAST">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RUSER">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RRESP">in, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BVALID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BREADY">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BRESP">in, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BUSER">in, 1, m_axi, in_r, pointer</column>
<column name="outs_TDATA">out, 32, axis, outs_V_data_V, pointer</column>
<column name="outs_TVALID">out, 1, axis, outs_V_dest_V, pointer</column>
<column name="outs_TREADY">in, 1, axis, outs_V_dest_V, pointer</column>
<column name="outs_TDEST">out, 1, axis, outs_V_dest_V, pointer</column>
<column name="outs_TKEEP">out, 4, axis, outs_V_keep_V, pointer</column>
<column name="outs_TSTRB">out, 4, axis, outs_V_strb_V, pointer</column>
<column name="outs_TUSER">out, 1, axis, outs_V_user_V, pointer</column>
<column name="outs_TLAST">out, 1, axis, outs_V_last_V, pointer</column>
<column name="outs_TID">out, 1, axis, outs_V_id_V, pointer</column>
<column name="active_frame_V">in, 2, ap_none, active_frame_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_10', DMA_Read_addr.cpp:62">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'in_addr', DMA_Read_addr.cpp:62">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'in_addr_1_rd_req', DMA_Read_addr.cpp:62">readreq, 8.75, 8.75, -, -, -, m_axi, request, &apos;in_r&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
