{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679366078448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679366078459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 20 21:34:38 2023 " "Processing started: Mon Mar 20 21:34:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679366078459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366078459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5Edited -c Lab5Edited " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5Edited -c Lab5Edited" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366078459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679366078842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679366078842 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(22) " "Verilog HDL warning at HexDriver.sv(22): extended using \"x\" or \"z\"" {  } { { "../385 2.2 Files/HexDriver.sv" "" { Text "C:/Users/achal/Desktop/385 2.2 Files/HexDriver.sv" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679366086167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/desktop/385 2.2 files/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/desktop/385 2.2 files/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../385 2.2 Files/HexDriver.sv" "" { Text "C:/Users/achal/Desktop/385 2.2 Files/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366086167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "../../Downloads/lab 5.1/slc3_testtop.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366086172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "../../Downloads/lab 5.1/slc3_sramtop.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679366086175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "../../Downloads/lab 5.1/slc3_sramtop.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679366086175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "../../Downloads/lab 5.1/slc3_sramtop.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366086175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/achal/downloads/lab 5.1/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "../../Downloads/lab 5.1/SLC3_2.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366086175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BEN ben slc3.sv(46) " "Verilog HDL Declaration information at slc3.sv(46): object \"BEN\" differs only in case from object \"ben\" in the same scope" {  } { { "../../Downloads/lab 5.1/slc3.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/slc3.sv" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679366086179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "../../Downloads/lab 5.1/slc3.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/slc3.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366086179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "../../Downloads/lab 5.1/REGs.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/REGs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366086183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/muxes.sv 7 7 " "Found 7 design units, including 7 entities, in source file /users/achal/downloads/lab 5.1/muxes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCMUX " "Found entity 1: PCMUX" {  } { { "../../Downloads/lab 5.1/MUXes.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/MUXes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086187 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADDR1MUX " "Found entity 2: ADDR1MUX" {  } { { "../../Downloads/lab 5.1/MUXes.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/MUXes.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086187 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADDR2MUX " "Found entity 3: ADDR2MUX" {  } { { "../../Downloads/lab 5.1/MUXes.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/MUXes.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086187 ""} { "Info" "ISGN_ENTITY_NAME" "4 MIOMUX " "Found entity 4: MIOMUX" {  } { { "../../Downloads/lab 5.1/MUXes.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/MUXes.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086187 ""} { "Info" "ISGN_ENTITY_NAME" "5 DRMUX " "Found entity 5: DRMUX" {  } { { "../../Downloads/lab 5.1/MUXes.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/MUXes.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086187 ""} { "Info" "ISGN_ENTITY_NAME" "6 SR1MUX " "Found entity 6: SR1MUX" {  } { { "../../Downloads/lab 5.1/MUXes.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/MUXes.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086187 ""} { "Info" "ISGN_ENTITY_NAME" "7 SR2MUX " "Found entity 7: SR2MUX" {  } { { "../../Downloads/lab 5.1/MUXes.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/MUXes.sv" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366086187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "../../Downloads/lab 5.1/memory_contents.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/memory_contents.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366086192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "../../Downloads/lab 5.1/Mem2IO.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366086195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "../../Downloads/lab 5.1/ISDU.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366086199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "../../Downloads/lab 5.1/Instantiateram.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366086204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../../Downloads/lab 5.1/testbench.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366086208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "../../Downloads/lab 5.1/test_memory.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366086212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file /users/achal/downloads/lab 5.1/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../../Downloads/lab 5.1/synchronizers.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086216 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "../../Downloads/lab 5.1/synchronizers.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086216 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "../../Downloads/lab 5.1/synchronizers.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366086216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/achal/Desktop/Lab 5.1/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366086220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../Downloads/lab 5.1/ALU.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366086224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE " "Found entity 1: REGISTER_FILE" {  } { { "../../Downloads/lab 5.1/REG_FILE.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/REG_FILE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366086224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/ben.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/ben.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BEN " "Found entity 1: BEN" {  } { { "../../Downloads/lab 5.1/BEN.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/BEN.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366086228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366086228 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_testtop " "Elaborating entity \"slc3_testtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679366086351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "../../Downloads/lab 5.1/slc3_testtop.sv" "button_sync\[0\]" { Text "C:/Users/achal/Downloads/lab 5.1/slc3_testtop.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366086371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "../../Downloads/lab 5.1/slc3_testtop.sv" "slc" { Text "C:/Users/achal/Downloads/lab 5.1/slc3_testtop.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366086387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex_drivers\[0\]\"" {  } { { "../../Downloads/lab 5.1/slc3.sv" "hex_drivers\[0\]" { Text "C:/Users/achal/Downloads/lab 5.1/slc3.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366086416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCMUX slc3:slc\|PCMUX:PCM " "Elaborating entity \"PCMUX\" for hierarchy \"slc3:slc\|PCMUX:PCM\"" {  } { { "../../Downloads/lab 5.1/slc3.sv" "PCM" { Text "C:/Users/achal/Downloads/lab 5.1/slc3.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366086432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIOMUX slc3:slc\|MIOMUX:MIOM " "Elaborating entity \"MIOMUX\" for hierarchy \"slc3:slc\|MIOMUX:MIOM\"" {  } { { "../../Downloads/lab 5.1/slc3.sv" "MIOM" { Text "C:/Users/achal/Downloads/lab 5.1/slc3.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366086449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDR1MUX slc3:slc\|ADDR1MUX:ADDR1M " "Elaborating entity \"ADDR1MUX\" for hierarchy \"slc3:slc\|ADDR1MUX:ADDR1M\"" {  } { { "../../Downloads/lab 5.1/slc3.sv" "ADDR1M" { Text "C:/Users/achal/Downloads/lab 5.1/slc3.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366086461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDR2MUX slc3:slc\|ADDR2MUX:ADDR2M " "Elaborating entity \"ADDR2MUX\" for hierarchy \"slc3:slc\|ADDR2MUX:ADDR2M\"" {  } { { "../../Downloads/lab 5.1/slc3.sv" "ADDR2M" { Text "C:/Users/achal/Downloads/lab 5.1/slc3.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366086469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRMUX slc3:slc\|DRMUX:DRM " "Elaborating entity \"DRMUX\" for hierarchy \"slc3:slc\|DRMUX:DRM\"" {  } { { "../../Downloads/lab 5.1/slc3.sv" "DRM" { Text "C:/Users/achal/Downloads/lab 5.1/slc3.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366086479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR1MUX slc3:slc\|SR1MUX:SR1M " "Elaborating entity \"SR1MUX\" for hierarchy \"slc3:slc\|SR1MUX:SR1M\"" {  } { { "../../Downloads/lab 5.1/slc3.sv" "SR1M" { Text "C:/Users/achal/Downloads/lab 5.1/slc3.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366086489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR2MUX slc3:slc\|SR2MUX:SR2M " "Elaborating entity \"SR2MUX\" for hierarchy \"slc3:slc\|SR2MUX:SR2M\"" {  } { { "../../Downloads/lab 5.1/slc3.sv" "SR2M" { Text "C:/Users/achal/Downloads/lab 5.1/slc3.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366086499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER slc3:slc\|REGISTER:PC_REGISTER " "Elaborating entity \"REGISTER\" for hierarchy \"slc3:slc\|REGISTER:PC_REGISTER\"" {  } { { "../../Downloads/lab 5.1/slc3.sv" "PC_REGISTER" { Text "C:/Users/achal/Downloads/lab 5.1/slc3.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366086510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FILE slc3:slc\|REGISTER_FILE:REGFILE_MAIN " "Elaborating entity \"REGISTER_FILE\" for hierarchy \"slc3:slc\|REGISTER_FILE:REGFILE_MAIN\"" {  } { { "../../Downloads/lab 5.1/slc3.sv" "REGFILE_MAIN" { Text "C:/Users/achal/Downloads/lab 5.1/slc3.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366086526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU slc3:slc\|ALU:ALUmain " "Elaborating entity \"ALU\" for hierarchy \"slc3:slc\|ALU:ALUmain\"" {  } { { "../../Downloads/lab 5.1/slc3.sv" "ALUmain" { Text "C:/Users/achal/Downloads/lab 5.1/slc3.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366086539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEN slc3:slc\|BEN:ben " "Elaborating entity \"BEN\" for hierarchy \"slc3:slc\|BEN:ben\"" {  } { { "../../Downloads/lab 5.1/slc3.sv" "ben" { Text "C:/Users/achal/Downloads/lab 5.1/slc3.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366086556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "../../Downloads/lab 5.1/slc3.sv" "memory_subsystem" { Text "C:/Users/achal/Downloads/lab 5.1/slc3.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366086568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "../../Downloads/lab 5.1/slc3.sv" "state_controller" { Text "C:/Users/achal/Downloads/lab 5.1/slc3.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366086583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:mem " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:mem\"" {  } { { "../../Downloads/lab 5.1/slc3_testtop.sv" "mem" { Text "C:/Users/achal/Downloads/lab 5.1/slc3_testtop.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366086596 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readout test_memory.sv(32) " "Output port \"readout\" at test_memory.sv(32) has no driver" {  } { { "../../Downloads/lab 5.1/test_memory.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/test_memory.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679366086604 "|slc3_testtop|test_memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:mem\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:mem\|memory_parser:parser\"" {  } { { "../../Downloads/lab 5.1/test_memory.sv" "parser" { Text "C:/Users/achal/Downloads/lab 5.1/test_memory.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366086604 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|BEN:ben\|p " "Converted tri-state buffer \"slc3:slc\|BEN:ben\|p\" feeding internal logic into a wire" {  } { { "../../Downloads/lab 5.1/BEN.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/BEN.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1679366086881 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|BEN:ben\|z " "Converted tri-state buffer \"slc3:slc\|BEN:ben\|z\" feeding internal logic into a wire" {  } { { "../../Downloads/lab 5.1/BEN.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/BEN.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1679366086881 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|BEN:ben\|n " "Converted tri-state buffer \"slc3:slc\|BEN:ben\|n\" feeding internal logic into a wire" {  } { { "../../Downloads/lab 5.1/BEN.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/BEN.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1679366086881 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1679366086881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679366087538 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679366088058 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/achal/Desktop/Lab 5.1/output_files/Lab5Edited.map.smsg " "Generated suppressed messages file C:/Users/achal/Desktop/Lab 5.1/output_files/Lab5Edited.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366088221 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679366088404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679366088404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "757 " "Implemented 757 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679366088551 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679366088551 ""} { "Info" "ICUT_CUT_TM_LCELLS" "706 " "Implemented 706 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679366088551 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679366088551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679366088563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 20 21:34:48 2023 " "Processing ended: Mon Mar 20 21:34:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679366088563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679366088563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679366088563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366088563 ""}
