#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Oct 04 11:42:52 2021
# Process ID: 11880
# Log file: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/vivado.log
# Journal file: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 614.473 ; gain = 80.473
update_compile_order -fileset sources_1
set_property top Flipflop_A [current_fileset]
update_compile_order -fileset sources_1
set_property top Flipflop_A [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop_A.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop_B.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop_C.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop_C.v:1]
[Mon Oct 04 11:47:11 2021] Launched synth_1...
Run output will be captured here: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Flipflop_A' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop.sim/sim_1/behav'
"xvlog -m64 -prj Flipflop_A_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flipflop_A
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto c9a48f85b043443db6ab9743970ee733 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Flipflop_A_behav xil_defaultlib.Flipflop_A xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Flipflop_A
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Flipflop_A_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop.sim/sim_1/behav/xsim.dir/Flipflop_A_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2258691069 -regid "210995377_0_0_247" -xml E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop.sim/..."
    (file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop.sim/sim_1/behav/xsim.dir/Flipflop_A_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 04 11:48:18 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 635.070 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Flipflop_A_behav -key {Behavioral:sim_1:Functional:Flipflop_A} -tclbatch {Flipflop_A.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source Flipflop_A.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Flipflop_A_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 636.016 ; gain = 0.945
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Flipflop_A/clk} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/Flipflop_A/D} -radix bin {0 0ns}
add_force {/Flipflop_A/async_reset} -radix bin {0 0ns}
run 10 ns
add_force {/Flipflop_A/clk} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
add_force {/Flipflop_A/D} -radix bin {1 0ns}
run 10 ns
add_force {/Flipflop_A/async_reset} -radix bin {1 0ns}
run 10 ns
add_force {/Flipflop_A/D} -radix bin {0 0ns}
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 665.434 ; gain = 0.000
close_project
open_project E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2014.4/data/ip'.
update_compile_order -fileset sources_1
set_property top Flipflop_B [current_fileset]
update_compile_order -fileset sources_1
set_property top Flipflop_B [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop_A.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop_B.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop_C.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop_C.v:1]
[Mon Oct 04 12:25:50 2021] Launched synth_1...
Run output will be captured here: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Flipflop_B' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop.sim/sim_1/behav'
"xvlog -m64 -prj Flipflop_B_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flipflop_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto c9a48f85b043443db6ab9743970ee733 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Flipflop_B_behav xil_defaultlib.Flipflop_B xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Flipflop_B
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Flipflop_B_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop.sim/sim_1/behav/xsim.dir/Flipflop_B_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 156674589 -regid "210995377_0_0_247" -xml E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop.sim/s..."
    (file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop.sim/sim_1/behav/xsim.dir/Flipflop_B_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 04 12:27:50 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 665.434 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/Flipflop/Flipflop.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Flipflop_B_behav -key {Behavioral:sim_1:Functional:Flipflop_B} -tclbatch {Flipflop_B.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source Flipflop_B.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Flipflop_B_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 665.434 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Flipflop_B/D} -radix bin {10101111 0ns}
add_force {/Flipflop_B/clk} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/Flipflop_B/clk} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/Flipflop_B/reset} -radix bin {1 0ns}
run 10 ns
add_force {/Flipflop_B/reset} -radix bin {0 0ns}
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 699.367 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 04 12:30:53 2021...
