# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Mar 13 10:49:17 2020
# 
# Allegro PCB Router v17-2-51 made 2019/01/15 at 11:46:29
# Running on: rank709-14, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Batch File Name: pasde.do
# Did File Name: H:/Desktop/full_circuit/allegro/specctra.did
# Current time = Fri Mar 13 10:49:17 2020
# PCB H:/Desktop/full_circuit/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-2640.0000 ylo=-1540.0000 xhi=2640.0000 yhi=1540.0000
# Total 14 Images Consolidated.
# Via 'GU-VIA80' z=1, 2 xlo=-40.0000 ylo=-40.0000 xhi= 40.0000 yhi= 40.0000
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 29, Images Processed 42, Padstacks Processed 14
# Nets Processed 39, Net Terminals 124
# PCB Area=13440000.000  EIC=10  Area/EIC=1344000.000  SMDs=0
# Total Pin Count: 149
# Signal Connections Created 85
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 85
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 81119.5300 Horizontal 50787.7210 Vertical 30331.8090
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 81119.5300 Horizontal 46983.5300 Vertical 34136.0000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File H:/Desktop/full_circuit/allegro\VGroupV4_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/2173845h/AppData/Local/Temp/#Taaaaai02452.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Fri Mar 13 10:49:45 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 85
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 81119.5300 Horizontal 50787.7210 Vertical 30331.8090
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 81119.5300 Horizontal 46983.5300 Vertical 34136.0000
# Attempts 0 Successes 0 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 85
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 81119.5300 Horizontal 50787.7210 Vertical 30331.8090
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 81119.5300 Horizontal 46983.5300 Vertical 34136.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Fri Mar 13 10:49:45 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 85
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 81119.5300 Horizontal 50787.7210 Vertical 30331.8090
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 81119.5300 Horizontal 46983.5300 Vertical 34136.0000
# Start Route Pass 1 of 25
# Routing 83 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 48 (Cross: 47, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 83 Successes 77 Failures 6 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 10 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 47 (Cross: 46, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 3
# Attempts 90 Successes 89 Failures 1 Vias 12
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.0209
# End Pass 2 of 25
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# <<WARNING:>> Smart Route: Conflict reduction rate 2 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 25
# Routing 104 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 30 (Cross: 28, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 94 Successes 94 Failures 0 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.3617
# End Pass 3 of 25
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 19 after 3 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 4 of 25
# Routing 108 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 21 (Cross: 19, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 97 Successes 97 Failures 0 Vias 10
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.3000
# End Pass 4 of 25
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 23 after 4 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 5 of 25
# Routing 115 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 13 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 9 (Cross: 9, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 97 Successes 97 Failures 0 Vias 15
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.5714
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 5 passes.
# Start Route Pass 6 of 25
# Routing 41 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 34 Successes 34 Failures 0 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 6 of 25
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Start Route Pass 7 of 25
# Routing 7 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 7 Successes 7 Failures 0 Vias 18
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 7 of 25
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Start Route Pass 8 of 25
# Routing 6 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 6 Successes 6 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 8 of 25
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Start Route Pass 9 of 25
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 9 of 25
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 17, at vias 4 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 84942.0400 Horizontal 53591.7300 Vertical 31350.3100
# Routed Length 102272.1200 Horizontal 55705.6100 Vertical 46566.5100
# Ratio Actual / Manhattan   1.2040
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:47 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 17, at vias 4 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 84942.0400 Horizontal 53591.7300 Vertical 31350.3100
# Routed Length 102272.1200 Horizontal 55705.6100 Vertical 46566.5100
# Ratio Actual / Manhattan   1.2040
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 116 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 100 Successes 100 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 124 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 102 Successes 102 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 4 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86127.0300 Horizontal 54144.3760 Vertical 31982.6540
# Routed Length 96305.6100 Horizontal 52490.5900 Vertical 43815.0200
# Ratio Actual / Manhattan   1.1182
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:49:48 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 4 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86127.0300 Horizontal 54144.3760 Vertical 31982.6540
# Routed Length 96305.6100 Horizontal 52490.5900 Vertical 43815.0200
# Ratio Actual / Manhattan   1.1182
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 4 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86127.0300 Horizontal 54144.3760 Vertical 31982.6540
# Routed Length 96305.6100 Horizontal 52490.5900 Vertical 43815.0200
# Ratio Actual / Manhattan   1.1182
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:48 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 4 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86127.0300 Horizontal 54144.3760 Vertical 31982.6540
# Routed Length 96305.6100 Horizontal 52490.5900 Vertical 43815.0200
# Ratio Actual / Manhattan   1.1182
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 118 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 102 Successes 102 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86067.0300 Horizontal 54117.9750 Vertical 31949.0550
# Routed Length 95990.5700 Horizontal 52530.5700 Vertical 43460.0000
# Ratio Actual / Manhattan   1.1153
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:49:48 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86067.0300 Horizontal 54117.9750 Vertical 31949.0550
# Routed Length 95990.5700 Horizontal 52530.5700 Vertical 43460.0000
# Ratio Actual / Manhattan   1.1153
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86067.0300 Horizontal 54117.9750 Vertical 31949.0550
# Routed Length 95990.5700 Horizontal 52530.5700 Vertical 43460.0000
# Ratio Actual / Manhattan   1.1153
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:48 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86067.0300 Horizontal 54117.9750 Vertical 31949.0550
# Routed Length 95990.5700 Horizontal 52530.5700 Vertical 43460.0000
# Ratio Actual / Manhattan   1.1153
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86067.0300 Horizontal 54100.7050 Vertical 31966.3250
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1144
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:49:49 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86067.0300 Horizontal 54100.7050 Vertical 31966.3250
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1144
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 12 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:49 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:49:49 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:49 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:49:50 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:50 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:49:50 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:50 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:49:51 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 16 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:51 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:49:51 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 17 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:52 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:49:52 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 18 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:52 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:49:53 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 19 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 39|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:53 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 39|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 40|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 41|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:49:53 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 20 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 39|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 40|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 41|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 42|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:53 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 39|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 40|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 41|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 42|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 43|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 44|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:49:54 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 21 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 39|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 40|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 41|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 42|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 43|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 44|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 45|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:54 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 39|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 40|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 41|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 42|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 43|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 44|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 45|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:49:54 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 22 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 39|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 40|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 41|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 42|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 43|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 44|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 45|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:55 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 39|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 40|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 41|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 42|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 43|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 44|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 45|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:49:55 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 23 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 39|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 40|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 41|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 42|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 43|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 44|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 45|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:55 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 39|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 40|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 41|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 42|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 43|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 44|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 45|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:49:56 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 24 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 39|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 40|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 41|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 42|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 43|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 44|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 45|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:56 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 39|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 40|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 41|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 42|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 43|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 44|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 45|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:49:56 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 39|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 40|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 41|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 42|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 43|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 44|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 45|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 57|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:57 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 39|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 40|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 41|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 42|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 43|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 44|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 45|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 57|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 58|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 59|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:49:57 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 39|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 40|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 41|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 42|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 43|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 44|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 45|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 57|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 58|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 59|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 60|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Fri Mar 13 10:49:57 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Route Pass 1 of 5
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 39|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 40|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 41|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 42|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 43|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 44|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 45|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 57|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 58|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 59|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 60|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 61|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# <<ERROR:>> Smart Route: Design has 2 unrouted connections. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:58 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 39|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 40|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 41|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 42|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 43|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 44|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 45|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 57|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 58|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 59|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 60|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 61|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 62|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 63|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:49:58 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54089.7520 Vertical 31937.2780
# Routed Length 95950.5700 Horizontal 52530.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1154
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Start Clean Pass 1 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 103 Successes 103 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    47|     1|   6|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    46|     1|   1|    3|   12|    0|   0|  2|  0:00:01|  0:00:01|
# Route    |  3|    28|     2|   0|    2|   12|    0|   0| 36|  0:00:00|  0:00:01|
# Route    |  4|    19|     2|   0|    2|   10|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     9|     0|   0|    2|   15|    0|   0| 57|  0:00:00|  0:00:01|
# Route    |  6|     2|     0|   0|    2|   16|    0|   0| 77|  0:00:00|  0:00:01|
# Route    |  7|     0|     2|   0|    2|   18|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   0|    2|   19|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 36|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 37|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 38|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 39|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 40|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 41|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 42|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 43|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 44|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 45|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|    2|   19|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 57|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 58|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 59|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 60|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 61|     0|     0|   0|    2|   19|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 62|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 63|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 64|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 65|     0|     0|   0|    2|   19|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 19
# Percent Connected   97.65
# Manhattan Length 86027.0300 Horizontal 54072.4820 Vertical 31954.5480
# Routed Length 95910.5700 Horizontal 52490.5700 Vertical 43420.0000
# Ratio Actual / Manhattan   1.1149
# Unconnected Length 4982.0000 Horizontal 3596.0000 Vertical 1386.0000
# Smart Route: Smart_route finished, completion rate: 97.65.
write routes (changed_only) (reset_changed) C:/Users/2173845h/AppData/Local/Temp/#Taaaaaj02452.tmp
# Routing Written to File C:/Users/2173845h/AppData/Local/Temp/#Taaaaaj02452.tmp
quit
