
---------- Begin Simulation Statistics ----------
final_tick                               669286797000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78451                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701924                       # Number of bytes of host memory used
host_op_rate                                    78686                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8680.07                       # Real time elapsed on the host
host_tick_rate                               77106194                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   680960613                       # Number of instructions simulated
sim_ops                                     682998217                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.669287                       # Number of seconds simulated
sim_ticks                                669286797000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.458720                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               85316616                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           101015758                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8672699                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        132719093                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          14293070                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       14418298                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          125228                       # Number of indirect misses.
system.cpu0.branchPred.lookups              171006288                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1082820                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018208                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5529195                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 151188751                       # Number of branches committed
system.cpu0.commit.bw_lim_events             22855803                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058499                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       85247017                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           623570658                       # Number of instructions committed
system.cpu0.commit.committedOps             624590152                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1125186422                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555099                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.403274                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    846654835     75.25%     75.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    158824208     14.12%     89.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42517645      3.78%     93.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     31966619      2.84%     95.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14630071      1.30%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4442761      0.39%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1811076      0.16%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1483404      0.13%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     22855803      2.03%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1125186422                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            13130061                       # Number of function calls committed.
system.cpu0.commit.int_insts                604886272                       # Number of committed integer instructions.
system.cpu0.commit.loads                    190128890                       # Number of loads committed
system.cpu0.commit.membars                    2037596                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037602      0.33%      0.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       347085121     55.57%     55.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4400507      0.70%     56.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1542070      0.25%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      191147090     30.60%     87.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      78377712     12.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        624590152                       # Class of committed instruction
system.cpu0.commit.refs                     269524830                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  623570658                       # Number of Instructions Simulated
system.cpu0.committedOps                    624590152                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.128031                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.128031                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            219183804                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3151266                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            83571672                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             722207806                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               405228905                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                505566193                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5537846                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9897327                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4297309                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  171006288                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                128621607                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    725239203                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2961678                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           95                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     741244297                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 210                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          670                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17362882                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.128869                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         405892438                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99609686                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.558596                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1139814057                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.651215                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881887                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               604920443     53.07%     53.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               400360409     35.13%     88.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                83089863      7.29%     95.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38700065      3.40%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6596955      0.58%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4667139      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  456845      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1019332      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3006      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1139814057                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      187163671                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5595404                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               161411426                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.527326                       # Inst execution rate
system.cpu0.iew.exec_refs                   316619020                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  96257406                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              169031986                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            220266349                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021178                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2453641                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            99365228                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          709817469                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            220361614                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4461474                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            699749656                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                779117                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7489658                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5537846                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9536350                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       191229                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15841085                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         7754                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9753                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4282902                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30137459                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     19969277                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9753                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       681823                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4913581                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                303080716                       # num instructions consuming a value
system.cpu0.iew.wb_count                    691816428                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.842460                       # average fanout of values written-back
system.cpu0.iew.wb_producers                255333524                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.521347                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     691871317                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               863100548                       # number of integer regfile reads
system.cpu0.int_regfile_writes              440645541                       # number of integer regfile writes
system.cpu0.ipc                              0.469918                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.469918                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038549      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            377983113     53.67%     53.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4404900      0.63%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1542659      0.22%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           222547710     31.60%     86.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           95694149     13.59%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             704211131                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2276799                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003233                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 399338     17.54%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   740      0.03%     17.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 373559     16.41%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1290686     56.69%     90.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               212472      9.33%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             704449326                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2550662012                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    691816377                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        795053825                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 706758345                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                704211131                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059124                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       85227232                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           149001                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           625                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19949989                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1139814057                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.617830                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.848476                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          639099682     56.07%     56.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          344884432     30.26%     86.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          124090183     10.89%     97.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21422003      1.88%     99.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7130712      0.63%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1261156      0.11%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1529189      0.13%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             297038      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              99662      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1139814057                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.530688                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         12294313                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6525274                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           220266349                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           99365228                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    878                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1326977728                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12160355                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              186723307                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399015344                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7510124                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               411997202                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14452428                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                15542                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            888093625                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             718278217                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          459577608                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                502623131                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10665052                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5537846                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             32831699                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                60562197                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       888093581                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        100872                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2862                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16753427                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2858                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1812156842                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1434313461                       # The number of ROB writes
system.cpu0.timesIdled                       12312125                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  845                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.163101                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7161106                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9655888                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1119106                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         11141484                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            786585                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         936442                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          149857                       # Number of indirect misses.
system.cpu1.branchPred.lookups               13484380                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        10083                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017935                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           653102                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10114650                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2681291                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054467                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9162633                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57389955                       # Number of instructions committed
system.cpu1.commit.committedOps              58408065                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    230861060                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.253001                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.074679                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    209624601     90.80%     90.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9950852      4.31%     95.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3818142      1.65%     96.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2008871      0.87%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1340689      0.58%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       815795      0.35%     98.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       443476      0.19%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       177343      0.08%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2681291      1.16%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    230861060                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1442919                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55972139                       # Number of committed integer instructions.
system.cpu1.commit.loads                     14460634                       # Number of loads committed
system.cpu1.commit.membars                    2035992                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035992      3.49%      3.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        34547216     59.15%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         248003      0.42%     63.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          493477      0.84%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       15478569     26.50%     90.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5604796      9.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         58408065                       # Class of committed instruction
system.cpu1.commit.refs                      21083377                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57389955                       # Number of Instructions Simulated
system.cpu1.committedOps                     58408065                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.060666                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.060666                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            187652662                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               473322                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6588450                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              71271014                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 9519963                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 32194982                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                653399                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               961746                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2437330                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   13484380                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9760937                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    220381233                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                99471                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      77129476                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          147                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                2238854                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.057863                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10957504                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7947691                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.330969                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         232458336                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.337961                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.803408                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               183284753     78.85%     78.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31442292     13.53%     92.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11228398      4.83%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3666857      1.58%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1015909      0.44%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1322570      0.57%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  497332      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     218      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           232458336                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         583089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              689700                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11257884                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.270582                       # Inst execution rate
system.cpu1.iew.exec_refs                    22334665                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6794034                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              160337524                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             16465892                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1188216                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           778308                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7511438                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           67561478                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15540631                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           650290                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63056715                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                884103                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2936695                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                653399                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5063924                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17833                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          686478                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6207                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          295                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          238                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2005258                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       888695                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           295                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        79605                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        610095                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36946773                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62707242                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822461                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30387294                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.269082                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62733410                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80498761                       # number of integer regfile reads
system.cpu1.int_regfile_writes               44411530                       # number of integer regfile writes
system.cpu1.ipc                              0.246265                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.246265                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036115      3.20%      3.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38457242     60.37%     63.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              248038      0.39%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               493543      0.77%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16674125     26.17%     90.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5797930      9.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63707005                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1861339                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029217                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 249800     13.42%     13.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  2878      0.15%     13.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 375277     20.16%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1093614     58.75%     92.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               139766      7.51%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63532213                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         361833470                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62707230                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         76715148                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  63997856                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63707005                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3563622                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9153412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            99813                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        509155                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5396342                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    232458336                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.274058                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.747020                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          192558745     82.84%     82.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26256144     11.29%     94.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8370415      3.60%     97.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2065214      0.89%     98.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2363008      1.02%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             305610      0.13%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             293755      0.13%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             191783      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              53662      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      232458336                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.273372                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7535480                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1447233                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            16465892                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7511438                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       233041425                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1105515805                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              172557108                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             41366899                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6789029                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11159430                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2123257                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                16622                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             89668202                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              70094290                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49900878                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 32423019                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6444912                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                653399                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15642535                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8533979                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        89668190                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22845                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               599                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13286500                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           599                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   295750220                       # The number of ROB reads
system.cpu1.rob.rob_writes                  136741568                       # The number of ROB writes
system.cpu1.timesIdled                          39131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9648946                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2491                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9690945                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                382427                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10449512                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20850832                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1019716                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       358736                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     37032920                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5958103                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     74042550                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6316839                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8521786                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2494985                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7906235                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              351                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            265                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1926024                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1926024                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8521787                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1185                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31298642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31298642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    828338880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               828338880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              515                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10449612                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10449612    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10449612                       # Request fanout histogram
system.membus.respLayer1.occupancy        54163040079                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         33687476298                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   669286797000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   669286797000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1013363416.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1136667671.475019                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3005900000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   663206616500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6080180500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    112844125                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       112844125                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    112844125                       # number of overall hits
system.cpu0.icache.overall_hits::total      112844125                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15777481                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15777481                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15777481                       # number of overall misses
system.cpu0.icache.overall_misses::total     15777481                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 273709761498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 273709761498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 273709761498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 273709761498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    128621606                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    128621606                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    128621606                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    128621606                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.122666                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.122666                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.122666                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.122666                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17348.128101                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17348.128101                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17348.128101                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17348.128101                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.780000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14205229                       # number of writebacks
system.cpu0.icache.writebacks::total         14205229                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1572216                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1572216                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1572216                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1572216                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14205265                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14205265                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14205265                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14205265                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 240989846998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 240989846998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 240989846998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 240989846998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.110442                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.110442                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.110442                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.110442                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16964.825858                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16964.825858                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16964.825858                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16964.825858                       # average overall mshr miss latency
system.cpu0.icache.replacements              14205229                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    112844125                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      112844125                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15777481                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15777481                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 273709761498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 273709761498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    128621606                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    128621606                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.122666                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.122666                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17348.128101                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17348.128101                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1572216                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1572216                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14205265                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14205265                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 240989846998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 240989846998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.110442                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.110442                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16964.825858                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16964.825858                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999932                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          127049296                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14205232                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.943838                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999932                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        271448476                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       271448476                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    241468619                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       241468619                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    241468619                       # number of overall hits
system.cpu0.dcache.overall_hits::total      241468619                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     36578499                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36578499                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     36578499                       # number of overall misses
system.cpu0.dcache.overall_misses::total     36578499                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1025560813193                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1025560813193                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1025560813193                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1025560813193                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    278047118                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    278047118                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    278047118                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    278047118                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.131555                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.131555                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.131555                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.131555                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28037.257986                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28037.257986                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28037.257986                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28037.257986                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10131445                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        21968                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           816720                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            343                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    12.405041                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.046647                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     21352369                       # number of writebacks
system.cpu0.dcache.writebacks::total         21352369                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15622177                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15622177                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15622177                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15622177                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     20956322                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     20956322                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     20956322                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     20956322                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 458611485300                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 458611485300                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 458611485300                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 458611485300                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075370                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075370                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075370                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075370                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21884.159124                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21884.159124                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21884.159124                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21884.159124                       # average overall mshr miss latency
system.cpu0.dcache.replacements              21352369                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    176987655                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      176987655                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22683575                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22683575                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 617921351500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 617921351500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    199671230                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    199671230                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113605                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113605                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27240.915574                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27240.915574                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6796526                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6796526                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     15887049                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     15887049                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 330990681500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 330990681500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.079566                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.079566                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20833.993871                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20833.993871                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64480964                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64480964                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     13894924                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     13894924                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 407639461693                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 407639461693                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     78375888                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     78375888                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.177286                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.177286                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29337.293366                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29337.293366                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8825651                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8825651                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5069273                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5069273                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 127620803800                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 127620803800                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.064679                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.064679                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25175.366132                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25175.366132                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1131                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1131                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          760                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          760                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6105500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6105500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1891                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1891                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.401904                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.401904                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8033.552632                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8033.552632                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          751                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          751                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       682000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       682000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004759                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004759                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 75777.777778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75777.777778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1685                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1685                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          159                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       727000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       727000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1844                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1844                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.086226                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.086226                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4572.327044                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4572.327044                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          159                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       568000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       568000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.086226                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.086226                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3572.327044                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3572.327044                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       610313                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         610313                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       407895                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       407895                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31672275500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31672275500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.400601                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.400601                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77648.109195                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77648.109195                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       407895                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       407895                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31264380500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31264380500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.400601                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.400601                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76648.109195                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76648.109195                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.966663                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          263446301                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         21363924                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.331363                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           280500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.966663                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998958                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998958                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        579502078                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       579502078                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13258110                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18297309                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               49353                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              364489                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31969261                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13258110                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18297309                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              49353                       # number of overall hits
system.l2.overall_hits::.cpu1.data             364489                       # number of overall hits
system.l2.overall_hits::total                31969261                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            947151                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3051139                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2398                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1035998                       # number of demand (read+write) misses
system.l2.demand_misses::total                5036686                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           947151                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3051139                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2398                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1035998                       # number of overall misses
system.l2.overall_misses::total               5036686                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  77123592000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 243968545000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    222934000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 103206033000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     424521104000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  77123592000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 243968545000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    222934000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 103206033000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    424521104000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14205261                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        21348448                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           51751                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1400487                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37005947                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14205261                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       21348448                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          51751                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1400487                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37005947                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.066676                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.142921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.046337                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.739741                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.136105                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.066676                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.142921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.046337                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.739741                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.136105                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81426.923479                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 79959.826478                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92966.638866                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99619.915289                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84285.799035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81426.923479                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 79959.826478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92966.638866                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99619.915289                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84285.799035                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5121498                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2494985                       # number of writebacks
system.l2.writebacks::total                   2494985                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         259989                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          91972                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              352033                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        259989                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         91972                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             352033                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       947096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2791150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       944026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4684653                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       947096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2791150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       944026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6226879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10911532                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  67649039000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 199599470500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    198232500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  87176824504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 354623566504                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  67649039000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 199599470500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    198232500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  87176824504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 430496734121                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 785120300625                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.066672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.130743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.046009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.674070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.126592                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.066672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.130743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.046009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.674070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.294859                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71427.858422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71511.552765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83255.984880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92345.787620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75699.004068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71427.858422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71511.552765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83255.984880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92345.787620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69135.233577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71953.260149                       # average overall mshr miss latency
system.l2.replacements                       15916702                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6613333                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6613333                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6613333                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6613333                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30260267                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30260267                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30260267                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30260267                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6226879                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6226879                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 430496734121                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 430496734121                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69135.233577                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69135.233577                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 94                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       396000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       426500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           99                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.858586                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.862385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4658.823529                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3388.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4537.234043                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            94                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1716500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       183000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1899500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.858586                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.862385                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20194.117647                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20207.446809                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        55000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        55000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        27500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        11000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        65000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       125500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        65000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        31375                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4097406                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           144848                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4242254                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1365614                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         711064                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2076678                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 105243001500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  71932753500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  177175755000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5463020                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       855912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6318932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.249974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.830768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.328644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 77066.434219                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101162.136601                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85316.912396                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       125264                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        47786                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           173050                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1240350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       663278                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1903628                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  83927693000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  61629569502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 145557262502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.227045                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.774937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.301258                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 67664.524529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92916.649583                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76463.081286                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13258110                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         49353                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13307463                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       947151                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2398                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           949549                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  77123592000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    222934000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  77346526000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14205261                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        51751                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14257012                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.066676                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.046337                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.066602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81426.923479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92966.638866                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81456.065985                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       947096                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2381                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       949477                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  67649039000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    198232500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  67847271500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.066672                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.046009                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.066597                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71427.858422                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83255.984880                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71457.519771                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14199903                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       219641                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14419544                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1685525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       324934                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2010459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 138725543500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  31273279500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 169998823000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     15885428                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       544575                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16430003                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.106105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.596674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.122365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82304.055710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96245.020527                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84557.219521                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       134725                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        44186                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       178911                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1550800                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       280748                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1831548                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 115671777500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  25547255002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 141219032502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.097624                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.515536                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.111476                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74588.455958                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90997.104172                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77103.648117                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          387                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               389                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2564                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2589                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data    106328500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1150000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    107478500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2951                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2978                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.868858                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.925926                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.869375                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 41469.773791                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        46000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 41513.518733                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1593                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           17                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1610                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          971                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          979                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     21370297                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       192997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     21563294                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.329041                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.296296                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.328744                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 22008.544799                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 24124.625000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 22025.836568                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999823                       # Cycle average of tags in use
system.l2.tags.total_refs                    79290929                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15918495                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.981057                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.089375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.895942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.902923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.017720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.914244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.179620                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.392021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.045249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.139108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.409057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.796875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.203125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 606979679                       # Number of tag accesses
system.l2.tags.data_accesses                606979679                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      60614144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     179539200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        152384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      61062592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    367291584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          668659904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     60614144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       152384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      60766528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    159679040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       159679040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         947096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2805300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         954103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5738931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10447811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2494985                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2494985                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         90565277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        268254507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           227681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         91235315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    548780561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             999063342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     90565277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       227681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         90792958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      238580890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            238580890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      238580890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        90565277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       268254507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          227681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        91235315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    548780561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1237644232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1995482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    947095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2282977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    932282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5704741.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003920064750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       121694                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       121694                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19884471                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1880029                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10447811                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2494985                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10447811                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2494985                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 578335                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                499503                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            294515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            464748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            412881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            407349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1622991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1894305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            577101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            474341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            409579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            386577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           364751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           514927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           436456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           797455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           286307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           525193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            159700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            133928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            155949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            171780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            154004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           112472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           133947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           135215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            86745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86489                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 231014270350                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                49347380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            416066945350                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23406.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42156.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8003090                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1346451                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10447811                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2494985                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3182988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2370381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1920578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  852156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  650323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  455457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  169463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  121130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   81725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   27016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  53373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  93689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 118431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 127939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 130359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 131052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 131793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 132624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 134746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 140496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 131617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 129106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 126670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 124649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 124370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 125005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2515385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    301.883394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   201.946817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.216520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       638026     25.36%     25.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       989455     39.34%     64.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       213358      8.48%     73.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       174026      6.92%     80.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       136083      5.41%     85.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        51927      2.06%     87.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        46685      1.86%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        46224      1.84%     91.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       219601      8.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2515385                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       121694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      81.100695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    320.093228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       121689    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        121694                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       121694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.397333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.370374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.987230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           101739     83.60%     83.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2253      1.85%     85.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10799      8.87%     94.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4400      3.62%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1625      1.34%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              575      0.47%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              221      0.18%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               61      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        121694                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              631646464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                37013440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               127709248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               668659904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            159679040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       943.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    999.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    238.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  669286787500                       # Total gap between requests
system.mem_ctrls.avgGap                      51711.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     60614080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    146110528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       152384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59666048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    365103424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    127709248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 90565181.132655739784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 218307799.668129414320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 227681.168496141705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 89148700.179722800851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 545511170.452687025070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190813935.927679717541                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       947096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2805300                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       954103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5738931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2494985                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  28669284147                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  89095905105                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     98172359                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  47813744417                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 250389839322                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16226946448268                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30270.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31759.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41231.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50113.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43630.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6503825.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7312923660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3886899720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         26569689300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4678618140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     52832610480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     289653514200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13087381440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       398021636940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        594.695187                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31318581531                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22348820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 615619395469                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10646975220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5658986355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         43898369340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5737667400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     52832610480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     292208439450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10935865440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       421918913685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        630.400772                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25514014744                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22348820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 621423962256                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      6905347925                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   31877118029.592709                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     96.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        71500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 247106625000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   116858963000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 552427834000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9708384                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9708384                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9708384                       # number of overall hits
system.cpu1.icache.overall_hits::total        9708384                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        52553                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         52553                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        52553                       # number of overall misses
system.cpu1.icache.overall_misses::total        52553                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    916532000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    916532000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    916532000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    916532000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9760937                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9760937                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9760937                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9760937                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005384                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005384                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005384                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005384                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17440.146138                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17440.146138                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17440.146138                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17440.146138                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        51719                       # number of writebacks
system.cpu1.icache.writebacks::total            51719                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          802                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          802                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          802                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          802                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        51751                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        51751                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        51751                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        51751                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    851452000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    851452000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    851452000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    851452000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005302                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005302                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005302                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005302                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16452.860814                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16452.860814                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16452.860814                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16452.860814                       # average overall mshr miss latency
system.cpu1.icache.replacements                 51719                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9708384                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9708384                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        52553                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        52553                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    916532000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    916532000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9760937                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9760937                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005384                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005384                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17440.146138                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17440.146138                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          802                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          802                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        51751                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        51751                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    851452000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    851452000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005302                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005302                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16452.860814                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16452.860814                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.983739                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9691744                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            51719                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           187.392332                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        338305000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.983739                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999492                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999492                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19573625                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19573625                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16675892                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16675892                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16675892                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16675892                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3715726                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3715726                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3715726                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3715726                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 298254822075                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 298254822075                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 298254822075                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 298254822075                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20391618                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20391618                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20391618                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20391618                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.182218                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.182218                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.182218                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.182218                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80268.249617                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80268.249617                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80268.249617                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80268.249617                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1058541                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       128015                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19481                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1257                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.337098                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   101.841687                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1399473                       # number of writebacks
system.cpu1.dcache.writebacks::total          1399473                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2732799                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2732799                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2732799                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2732799                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       982927                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       982927                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       982927                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       982927                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  74424786379                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  74424786379                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  74424786379                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  74424786379                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.048203                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.048203                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.048203                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.048203                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 75717.511452                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75717.511452                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 75717.511452                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75717.511452                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1399473                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12622010                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12622010                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2165241                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2165241                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 147686814500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 147686814500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14787251                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14787251                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.146426                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.146426                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68208.026035                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68208.026035                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1620375                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1620375                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       544866                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       544866                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  34836735500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  34836735500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036847                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036847                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 63936.335723                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 63936.335723                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4053882                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4053882                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1550485                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1550485                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 150568007575                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 150568007575                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5604367                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5604367                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.276657                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.276657                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97110.263934                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97110.263934                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1112424                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1112424                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       438061                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       438061                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39588050879                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39588050879                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.078164                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.078164                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90371.091878                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90371.091878                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6222000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6222000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.319383                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.319383                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42910.344828                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42910.344828                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          144                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002203                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002203                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       513000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       513000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.240909                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.240909                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4839.622642                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4839.622642                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          106                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          106                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       407000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       407000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.240909                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.240909                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3839.622642                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3839.622642                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       588602                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         588602                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       429333                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       429333                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36121804000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36121804000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017935                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017935                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.421769                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.421769                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84134.701968                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84134.701968                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       429333                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       429333                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35692471000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35692471000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421769                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421769                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83134.701968                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83134.701968                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.410953                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18676233                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1412139                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.225492                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        338316500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.410953                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.950342                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.950342                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44233062                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44233062                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 669286797000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30687702                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9108318                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30395447                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13421717                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9058253                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             364                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           265                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            629                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6342460                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6342459                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14257016                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16430687                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2978                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2978                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42615754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     64068253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       155221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4212370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             111051598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1818271296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2732852160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6622080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    179197568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4736943104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        24999697                       # Total snoops (count)
system.tol2bus.snoopTraffic                 161229568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         62008725                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.124488                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.347219                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               54648126     88.13%     88.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7001863     11.29%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 358736      0.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           62008725                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        74030060988                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32055072706                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21572192846                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2119336974                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          77644464                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            16504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1320465737500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 124553                       # Simulator instruction rate (inst/s)
host_mem_usage                                 719264                       # Number of bytes of host memory used
host_op_rate                                   125155                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7400.90                       # Real time elapsed on the host
host_tick_rate                               87986469                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   921800833                       # Number of instructions simulated
sim_ops                                     926257104                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.651179                       # Number of seconds simulated
sim_ticks                                651178940500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.542170                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15346398                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17530292                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2748689                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         30694955                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            838894                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1051004                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          212110                       # Number of indirect misses.
system.cpu0.branchPred.lookups               35356139                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       124603                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        183209                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2204568                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19739901                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5950751                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2716763                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       50265716                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           108836729                       # Number of instructions committed
system.cpu0.commit.committedOps             110026837                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    645249219                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.170518                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.922635                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    607561728     94.16%     94.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     18064863      2.80%     96.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4589362      0.71%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5409114      0.84%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1410326      0.22%     98.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       776905      0.12%     98.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       979119      0.15%     99.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       507051      0.08%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5950751      0.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    645249219                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     18182                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1696885                       # Number of function calls committed.
system.cpu0.commit.int_insts                106838740                       # Number of committed integer instructions.
system.cpu0.commit.loads                     34772013                       # Number of loads committed
system.cpu0.commit.membars                    1846567                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1850731      1.68%      1.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        63507371     57.72%     59.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1128410      1.03%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          514382      0.47%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          2776      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          8329      0.01%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1388      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1422      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       34952392     31.77%     92.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8055369      7.32%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         2830      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1421      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        110026837                       # Class of committed instruction
system.cpu0.commit.refs                      43012012                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  108836729                       # Number of Instructions Simulated
system.cpu0.committedOps                    110026837                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.396327                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.396327                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            504960537                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               553747                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12729292                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             171088444                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                79471199                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 62004898                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2241222                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1227544                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4784222                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   35356139                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13191655                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    558590332                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               759505                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         2810                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     204148407                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                2878                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        13765                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5574822                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                        15                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.branchRate                 0.038690                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          92064867                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16185292                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.223399                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         653462078                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.315557                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.854285                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               536373512     82.08%     82.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                74852665     11.45%     93.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                15552641      2.38%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                12174678      1.86%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11963805      1.83%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1330381      0.20%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  215675      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   68693      0.01%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  930028      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           653462078                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    16006                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   11508                       # number of floating regfile writes
system.cpu0.idleCycles                      260366661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2373205                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                23455136                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.164135                       # Inst execution rate
system.cpu0.iew.exec_refs                    67039759                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8916755                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               16583592                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             54151886                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1196655                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           535137                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9583953                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          159140176                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             58123004                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1519693                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            149991090                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                164397                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            156834090                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2241222                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            156799234                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2279336                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          315598                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4184                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3442                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          375                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19379873                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1343965                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3442                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1000619                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1372586                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                106987056                       # num instructions consuming a value
system.cpu0.iew.wb_count                    136858227                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.777649                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 83198391                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.149764                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     137262767                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               192474990                       # number of integer regfile reads
system.cpu0.int_regfile_writes              105047888                       # number of integer regfile writes
system.cpu0.ipc                              0.119100                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.119100                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1888383      1.25%      1.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             79466028     52.45%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1704897      1.13%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               514691      0.34%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 42      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               2776      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               8329      0.01%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            136      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1388      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1422      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            59112712     39.02%     94.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8805147      5.81%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3253      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1578      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             151510782                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  19007                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              37937                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        18591                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             19836                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1913407                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012629                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 496032     25.92%     25.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2082      0.11%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     29      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1290331     67.44%     93.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               124850      6.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               74      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               9      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             151516799                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         958903438                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    136839636                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        208236095                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 155559067                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                151510782                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3581109                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       49113423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           544325                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        864346                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28380699                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    653462078                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.231859                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.739691                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          569065328     87.08%     87.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           48238750      7.38%     94.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           19336728      2.96%     97.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8101440      1.24%     98.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5430003      0.83%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1797880      0.28%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1058333      0.16%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             234082      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             199534      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      653462078                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.165798                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3137738                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          577124                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            54151886                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9583953                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  55756                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 13931                       # number of misc regfile writes
system.cpu0.numCycles                       913828739                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   388529648                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              177464469                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             81960173                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2691502                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                83350789                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             131362539                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               193691                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            213567476                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             162995484                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          125312980                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 62364084                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2453032                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2241222                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            135628210                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43352874                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            16095                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       213551381                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     192413304                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1003275                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 25963978                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1020084                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   799290630                       # The number of ROB reads
system.cpu0.rob.rob_writes                  328806037                       # The number of ROB writes
system.cpu0.timesIdled                        3149659                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                34729                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.331278                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16712432                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19817596                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2902568                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33443973                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1454751                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1732724                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          277973                       # Number of indirect misses.
system.cpu1.branchPred.lookups               39215233                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       239362                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        161264                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2359718                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  24505566                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6650460                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2803773                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       46780431                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           132003491                       # Number of instructions committed
system.cpu1.commit.committedOps             133232050                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    683302085                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.194983                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.962584                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    635088345     92.94%     92.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23753673      3.48%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6924768      1.01%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6101487      0.89%     98.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2077612      0.30%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       987035      0.14%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1155858      0.17%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       562847      0.08%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6650460      0.97%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    683302085                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    107454                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2732181                       # Number of function calls committed.
system.cpu1.commit.int_insts                129840383                       # Number of committed integer instructions.
system.cpu1.commit.loads                     39185599                       # Number of loads committed
system.cpu1.commit.membars                    1885794                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1910580      1.43%      1.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        78898006     59.22%     60.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1265430      0.95%     61.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          601549      0.45%     62.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         16524      0.01%     62.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         49572      0.04%     62.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8262      0.01%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8262      0.01%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       39330307     29.52%     91.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      11118724      8.35%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        16556      0.01%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8278      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133232050                       # Class of committed instruction
system.cpu1.commit.refs                      50473865                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  132003491                       # Number of Instructions Simulated
system.cpu1.committedOps                    133232050                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.117330                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.117330                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            495294494                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               550464                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            14307484                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             190858563                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               114759747                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 74051010                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2424117                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1111983                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4655130                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   39215233                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16434040                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    559406406                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               935267                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         4864                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     222080287                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                2460                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        10446                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5937260                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.036598                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         128791692                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18167183                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.207258                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         691184498                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.324335                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.867798                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               563563282     81.54%     81.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                81657425     11.81%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17910138      2.59%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12781515      1.85%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                12041653      1.74%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1602338      0.23%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  357579      0.05%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  134987      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1135581      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           691184498                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    91272                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   66306                       # number of floating regfile writes
system.cpu1.idleCycles                      380331435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2505737                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                27950760                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.158956                       # Inst execution rate
system.cpu1.iew.exec_refs                    72988338                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11956117                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               15387091                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             57214398                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1243197                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           655574                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12618758                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          178957234                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             61032221                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1639814                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            170323660                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                158859                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            150514811                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2424117                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            150490584                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2167798                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          751041                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3912                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3973                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          360                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     18028799                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1330492                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3973                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1116652                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1389085                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                114106414                       # num instructions consuming a value
system.cpu1.iew.wb_count                    157850434                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.779284                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 88921321                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.147315                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     158280641                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               219279168                       # number of integer regfile reads
system.cpu1.int_regfile_writes              118939074                       # number of integer regfile writes
system.cpu1.ipc                              0.123193                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.123193                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1974998      1.15%      1.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             93664078     54.47%     55.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1730269      1.01%     56.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               602826      0.35%     56.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 15      0.00%     56.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              16524      0.01%     56.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              49572      0.03%     57.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     57.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             78      0.00%     57.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8262      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8262      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            62007639     36.06%     93.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           11875714      6.91%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          16831      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8406      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             171963474                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 107952                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             215906                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       107735                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            108576                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2080682                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012100                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 517460     24.87%     24.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  7594      0.36%     25.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                    185      0.01%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                1      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1351982     64.98%     90.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               203459      9.78%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             171961206                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1037450967                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    157742699                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        224576653                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 175315445                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                171963474                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3641789                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       45725184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           474745                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        838016                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     26657435                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    691184498                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.248795                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.755835                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          593388781     85.85%     85.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           57501520      8.32%     94.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           21939277      3.17%     97.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8826676      1.28%     98.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5890310      0.85%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2000071      0.29%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1148096      0.17%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             264935      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             224832      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      691184498                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.160486                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3204772                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          632480                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            57214398                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12618758                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 186249                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 82620                       # number of misc regfile writes
system.cpu1.numCycles                      1071515933                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   230763513                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              169281688                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             97803729                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2686654                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               118652925                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             124300962                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               150715                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            239401351                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             182943906                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          138254932                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 74321112                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2321987                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2424117                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            128439526                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                40451203                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            91346                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       239310005                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     198065130                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1059667                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25491207                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1075894                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   856075349                       # The number of ROB reads
system.cpu1.rob.rob_writes                  367911066                       # The number of ROB writes
system.cpu1.timesIdled                        4750411                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         34052780                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                88148                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            34705453                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1052083                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     45020082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      88275405                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2756095                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2282449                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23569854                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     20485484                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     47184980                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       22767933                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           43176551                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4246607                       # Transaction distribution
system.membus.trans_dist::WritebackClean           77                       # Transaction distribution
system.membus.trans_dist::CleanEvict         39033997                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           145426                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          78802                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1578978                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1575304                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      43176550                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         14968                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    133027260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              133027260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3135906496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3135906496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           174836                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          44994724                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                44994724    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            44994724                       # Request fanout histogram
system.membus.respLayer1.occupancy       230667358146                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        114269119760                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   651178940500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   651178940500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23582                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11791                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16476186.879824                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   33039371.028184                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11791    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    878866000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11791                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   456908221000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 194270719500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9995473                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9995473                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9995473                       # number of overall hits
system.cpu0.icache.overall_hits::total        9995473                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3196172                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3196172                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3196172                       # number of overall misses
system.cpu0.icache.overall_misses::total      3196172                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 206005936960                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 206005936960                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 206005936960                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 206005936960                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13191645                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13191645                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13191645                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13191645                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.242288                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.242288                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.242288                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.242288                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64453.958348                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64453.958348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64453.958348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64453.958348                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       123495                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             1802                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.532186                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      2941115                       # number of writebacks
system.cpu0.icache.writebacks::total          2941115                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       253528                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       253528                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       253528                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       253528                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      2942644                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      2942644                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      2942644                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2942644                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 189025382976                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 189025382976                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 189025382976                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 189025382976                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.223069                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.223069                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.223069                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.223069                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64236.578729                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64236.578729                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64236.578729                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64236.578729                       # average overall mshr miss latency
system.cpu0.icache.replacements               2941115                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9995473                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9995473                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3196172                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3196172                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 206005936960                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 206005936960                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13191645                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13191645                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.242288                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.242288                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64453.958348                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64453.958348                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       253528                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       253528                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      2942644                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      2942644                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 189025382976                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 189025382976                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.223069                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.223069                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64236.578729                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64236.578729                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.986771                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12938210                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2942676                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.396750                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.986771                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999587                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999587                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         29325934                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        29325934                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     37467147                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        37467147                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     37467147                       # number of overall hits
system.cpu0.dcache.overall_hits::total       37467147                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     17275274                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      17275274                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     17275274                       # number of overall misses
system.cpu0.dcache.overall_misses::total     17275274                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1500494696025                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1500494696025                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1500494696025                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1500494696025                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     54742421                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     54742421                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     54742421                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     54742421                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.315574                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.315574                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.315574                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.315574                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86857.939042                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86857.939042                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86857.939042                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86857.939042                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    171465292                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        42059                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2557775                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            648                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.036894                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.905864                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7787246                       # number of writebacks
system.cpu0.dcache.writebacks::total          7787246                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9326831                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9326831                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9326831                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9326831                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      7948443                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      7948443                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      7948443                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      7948443                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 773816969379                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 773816969379                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 773816969379                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 773816969379                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.145197                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.145197                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.145197                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.145197                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 97354.534640                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97354.534640                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 97354.534640                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97354.534640                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7787134                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32506549                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32506549                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     14827176                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     14827176                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1318098317000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1318098317000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     47333725                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     47333725                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.313248                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.313248                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88897.462133                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88897.462133                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7829866                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7829866                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6997310                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6997310                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 691383949000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 691383949000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.147829                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.147829                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98807.105731                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98807.105731                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4960598                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4960598                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2448098                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2448098                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 182396379025                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 182396379025                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7408696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7408696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.330436                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.330436                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 74505.342117                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74505.342117                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1496965                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1496965                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       951133                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       951133                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  82433020379                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  82433020379                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.128381                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.128381                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86668.237122                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86668.237122                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       630167                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       630167                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        53986                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        53986                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2582623000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2582623000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       684153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       684153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.078909                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.078909                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 47838.754492                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 47838.754492                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        43142                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        43142                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        10844                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        10844                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    298561000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    298561000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015850                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015850                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 27532.368130                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27532.368130                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       609232                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       609232                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        38467                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        38467                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    337934500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    337934500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       647699                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       647699                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.059390                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.059390                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8785.049523                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8785.049523                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        38392                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        38392                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    299566500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    299566500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.059274                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.059274                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7802.836528                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7802.836528                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       609500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       609500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       585500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       585500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       122424                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         122424                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60785                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60785                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1018300285                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1018300285                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       183209                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       183209                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.331780                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.331780                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16752.492967                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16752.492967                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60777                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60777                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    957378785                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    957378785                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.331736                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.331736                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15752.320532                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15752.320532                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.761715                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           46917831                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7933959                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.913546                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.761715                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992554                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992554                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        120448891                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       120448891                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1212694                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1019370                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1911642                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1209987                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5353693                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1212694                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1019370                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1911642                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1209987                       # number of overall hits
system.l2.overall_hits::total                 5353693                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1729460                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6736378                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           2580196                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6832628                       # number of demand (read+write) misses
system.l2.demand_misses::total               17878662                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1729460                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6736378                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          2580196                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6832628                       # number of overall misses
system.l2.overall_misses::total              17878662                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 170981742615                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 747869475938                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 243986813914                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 752417637541                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1915255670008                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 170981742615                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 747869475938                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 243986813914                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 752417637541                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1915255670008                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         2942154                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7755748                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4491838                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8042615                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23232355                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        2942154                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7755748                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4491838                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8042615                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23232355                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.587821                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.868566                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.574419                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.849553                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.769559                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.587821                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.868566                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.574419                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.849553                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.769559                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 98864.236591                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111019.523539                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94561.348794                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110121.264840                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107125.223913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 98864.236591                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111019.523539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94561.348794                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110121.264840                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107125.223913                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1372166                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     45458                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.185358                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  26109661                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4246578                       # number of writebacks
system.l2.writebacks::total                   4246578                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          17178                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         441767                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          13971                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         436409                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              909325                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         17178                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        441767                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         13971                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        436409                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             909325                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1712282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6294611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      2566225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6396219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16969337                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1712282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6294611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      2566225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6396219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     30514446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         47483783                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 152678006208                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 655073003194                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 217409171994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 658987884707                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1684148066103                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 152678006208                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 655073003194                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 217409171994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 658987884707                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2424457383436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4108605449539                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.581982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.811606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.571308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.795291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.730418                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.581982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.811606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.571308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.795291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.043864                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 89166.390938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104068.861951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84719.450552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103027.723833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99246.544877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 89166.390938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104068.861951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84719.450552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103027.723833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79452.774054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86526.497890                       # average overall mshr miss latency
system.l2.replacements                       61362962                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4782357                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4782357                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           29                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             29                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      4782386                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4782386                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           29                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           29                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     16402645                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16402645                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           77                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             77                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     16402722                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16402722                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           77                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           77                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     30514446                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       30514446                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2424457383436                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2424457383436                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79452.774054                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79452.774054                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            5908                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1220                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 7128                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         25563                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         12832                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              38395                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     73663000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     66911000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    140574000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        31471                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        14052                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            45523                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.812272                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.913180                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.843420                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2881.625787                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5214.385910                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3661.257976                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          115                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           67                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             182                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        25448                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        12765                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         38213                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    514613000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    259064497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    773677497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.808617                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.908412                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.839422                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20222.139264                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20294.907716                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20246.447466                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          3980                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           733                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               4713                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         4919                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         9066                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            13985                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     22877500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     16458500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     39336000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         8899                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         9799                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          18698                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.552759                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.925196                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.747941                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4650.843667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1815.409221                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2812.727923                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           86                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           44                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           130                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         4833                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         9022                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        13855                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    101509458                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    181562487                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    283071945                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.543095                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.920706                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.740988                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21003.405338                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20124.416648                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20431.031757                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            88952                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           146760                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                235712                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         805567                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         910828                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1716395                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  79502771470                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  87216106470                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  166718877940                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       894519                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1057588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1952107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.900559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.861231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879253                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98691.693515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95754.748943                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97133.164534                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        74167                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        70681                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           144848                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       731400                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       840147                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1571547                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  66607111480                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  73506948995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 140114060475                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.817646                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.794399                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.805052                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91067.967569                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87492.961345                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89156.773851                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1212694                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1911642                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3124336                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1729460                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      2580196                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4309656                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 170981742615                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 243986813914                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 414968556529                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      2942154                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4491838                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7433992                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.587821                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.574419                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.579723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 98864.236591                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94561.348794                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96288.092722                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        17178                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        13971                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         31149                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1712282                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      2566225                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4278507                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 152678006208                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 217409171994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 370087178202                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.581982                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.571308                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.575533                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 89166.390938                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84719.450552                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86499.140518                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       930418                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1063227                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1993645                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5930811                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5921800                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11852611                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 668366704468                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 665201531071                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1333568235539                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6861229                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6985027                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13846256                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.864395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.847785                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.856016                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112693.981391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112330.968805                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112512.613089                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       367600                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       365728                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       733328                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5563211                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5556072                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11119283                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 588465891714                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 585480935712                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1173946827426                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.810818                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.795426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.803053                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 105778.100402                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105376.772603                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105577.565336                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2495                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          867                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3362                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         8501                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         7078                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           15579                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     29009000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     20403500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     49412500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        10996                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         7945                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         18941                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.773099                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.890875                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.822501                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  3412.422068                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2882.664595                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  3171.737595                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          403                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          298                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          701                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         8098                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         6780                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        14878                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    156947955                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    131687455                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    288635410                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.736450                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.853367                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.785492                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19381.076192                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19422.928466                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19400.148541                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999244                       # Cycle average of tags in use
system.l2.tags.total_refs                    71312031                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  61367000                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.162058                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.261970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.502293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.858532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.057338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.944814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    35.374298                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.269718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.023473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.060290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.032146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.061638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.552723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999988                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 417374096                       # Number of tag accesses
system.l2.tags.data_accesses                417374096                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     109588480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     405221824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     164242048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     411789312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1773276992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2864118656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    109588480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    164242048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     273830528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    271782848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       271782848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1712320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6331591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        2566282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6434208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     27707453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            44751854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4246607                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4246607                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        168292420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        622289510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        252222604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        632375045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2723179270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4398358850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    168292420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    252222604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        420515024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      417370451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            417370451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      417370451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       168292420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       622289510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       252222604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       632375045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2723179270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4815729301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4065124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1712282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6062861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   2566243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6158704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  27511060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000275053750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       251861                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       251861                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            65944564                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3832050                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    44751854                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4246684                       # Number of write requests accepted
system.mem_ctrls.readBursts                  44751854                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4246684                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 740704                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                181560                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1193905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            876755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3288437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2034245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2407072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6050244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4617133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4826472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2910291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2919257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2748070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4174705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2007152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1701298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1193817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1062297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            202347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            127439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            331206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            350782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            370641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            303485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            208002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            295881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            252314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            221838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           235635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           442451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           380292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           110369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           109259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           123191                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1703938263899                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               220055750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2529147326399                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38716.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57466.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 34661683                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2715030                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              44751854                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4246684                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4519080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4732777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4960443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4109587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3982525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3637740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3098259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2852489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2558887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2208372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2076620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2102189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1396946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 728693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 487391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 287293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 167808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  84320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  16771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 122810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 195846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 234974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 251269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 258194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 261109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 262665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 264720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 270323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 279372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 274419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 266333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 262957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 261473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 260603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 260990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  29171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10699566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    287.570626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   219.475912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.783397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1384587     12.94%     12.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      5577152     52.13%     65.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1126355     10.53%     75.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1020155      9.53%     85.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       467911      4.37%     89.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       245049      2.29%     91.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       198262      1.85%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       140318      1.31%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       539777      5.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10699566                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       251861                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     174.743831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    139.532843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    121.292546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          26551     10.54%     10.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        89560     35.56%     46.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        51705     20.53%     66.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        31266     12.41%     79.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        20741      8.24%     87.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383        14962      5.94%     93.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         8358      3.32%     96.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         4099      1.63%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         2161      0.86%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639         1129      0.45%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          572      0.23%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          337      0.13%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          184      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           97      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           61      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           28      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           23      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        251861                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       251861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.140379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.131458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.563187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           234524     93.12%     93.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4360      1.73%     94.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9236      3.67%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2735      1.09%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              773      0.31%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              188      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               34      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        251861                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2816713600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                47405056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               260168448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2864118656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            271787776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4325.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       399.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4398.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  651178765500                       # Total gap between requests
system.mem_ctrls.avgGap                      13289.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    109586048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    388023104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    164239552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    394157056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1760707840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    260168448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 168288685.619740188122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 595877845.346259355545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 252218770.886372029781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 605297609.436434149742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2703877122.696967601776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 399534493.238114774227                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1712320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6331591                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      2566282                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6434208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     27707453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4246684                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  81256010932                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 393281517326                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 110740131447                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 393176702731                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1550692963963                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16234249411034                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     47453.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62114.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43151.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61107.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55966.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3822806.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          35806528800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          19031621400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        133638573180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9789321780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     51403572480.000908                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     292396651740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3823953600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       545890222980.008240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        838.310623                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7508623711                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21744320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 621925996789                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          40588393860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          21573231570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        180601037820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11430667260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     51403572480.000908                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     294784833180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1812853440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       602194589610.009277                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        924.775898                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2261611964                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21744320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 627173008536                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              33966                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16984                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6796366.639190                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   29571086.613228                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16984    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    748092500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16984                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   535749449500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 115429491000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11663318                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11663318                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11663318                       # number of overall hits
system.cpu1.icache.overall_hits::total       11663318                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4770716                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4770716                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4770716                       # number of overall misses
system.cpu1.icache.overall_misses::total      4770716                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 291533307975                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 291533307975                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 291533307975                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 291533307975                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16434034                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16434034                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16434034                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16434034                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.290295                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.290295                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.290295                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.290295                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61108.921171                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61108.921171                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61108.921171                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61108.921171                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       401304                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             3293                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   121.865776                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4490846                       # number of writebacks
system.cpu1.icache.writebacks::total          4490846                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       278491                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       278491                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       278491                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       278491                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4492225                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4492225                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4492225                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4492225                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 272001572985                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 272001572985                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 272001572985                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 272001572985                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.273349                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.273349                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.273349                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.273349                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60549.409922                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60549.409922                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60549.409922                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60549.409922                       # average overall mshr miss latency
system.cpu1.icache.replacements               4490846                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11663318                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11663318                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4770716                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4770716                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 291533307975                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 291533307975                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16434034                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16434034                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.290295                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.290295                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61108.921171                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61108.921171                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       278491                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       278491                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4492225                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4492225                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 272001572985                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 272001572985                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.273349                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.273349                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60549.409922                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60549.409922                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.988223                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16223934                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4492257                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.611533                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.988223                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999632                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999632                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37360293                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37360293                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     42594845                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42594845                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     42594845                       # number of overall hits
system.cpu1.dcache.overall_hits::total       42594845                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     18152744                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18152744                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     18152744                       # number of overall misses
system.cpu1.dcache.overall_misses::total     18152744                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1522239855016                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1522239855016                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1522239855016                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1522239855016                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     60747589                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     60747589                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     60747589                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     60747589                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.298822                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.298822                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.298822                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.298822                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83857.286536                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83857.286536                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83857.286536                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83857.286536                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    164321098                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        48936                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2432116                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            716                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.563018                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.346369                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8106532                       # number of writebacks
system.cpu1.dcache.writebacks::total          8106532                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9920869                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9920869                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9920869                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9920869                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8231875                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8231875                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8231875                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8231875                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 779170445656                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 779170445656                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 779170445656                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 779170445656                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.135509                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.135509                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.135509                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.135509                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94652.851951                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94652.851951                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94652.851951                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94652.851951                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8106532                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     35143525                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       35143525                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     15146744                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     15146744                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1315811093000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1315811093000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     50290269                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     50290269                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.301186                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.301186                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86870.887433                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86870.887433                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8035082                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8035082                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7111662                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7111662                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 687534168000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 687534168000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.141412                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.141412                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96677.002928                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96677.002928                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7451320                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7451320                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3006000                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3006000                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 206428762016                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 206428762016                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10457320                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10457320                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.287454                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.287454                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68672.242853                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68672.242853                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1885787                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1885787                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1120213                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1120213                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  91636277656                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  91636277656                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.107122                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.107122                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81802.547958                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81802.547958                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       640231                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       640231                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        73362                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        73362                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4437079000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4437079000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       713593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       713593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.102807                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.102807                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 60481.979772                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 60481.979772                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        38113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        38113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        35249                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        35249                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2806059500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2806059500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.049397                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.049397                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 79606.783171                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79606.783171                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       623270                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       623270                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        45213                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        45213                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    447877000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    447877000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       668483                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       668483                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.067635                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.067635                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9905.934134                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9905.934134                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        45197                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        45197                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    402712000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    402712000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.067611                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.067611                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8910.148904                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8910.148904                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       498500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       498500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       466500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       466500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       113452                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         113452                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        47812                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        47812                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    535464968                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    535464968                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       161264                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       161264                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.296483                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.296483                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11199.384422                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11199.384422                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          230                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          230                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        47582                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        47582                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    479503968                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    479503968                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.295057                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.295057                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10077.423564                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10077.423564                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.755916                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           52356234                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8249058                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.346935                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.755916                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992372                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992372                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        132830887                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       132830887                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 651178940500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21589834                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9028964                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18543317                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        57116416                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         47627770                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              96                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          151850                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         83533                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         235383                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2009106                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2009107                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7434868                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14154965                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        18941                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        18941                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      8825913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     23652882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13474904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24540938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70494637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    376529280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    994753344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    574891456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1033547904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2979721984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       109528662                       # Total snoops (count)
system.tol2bus.snoopTraffic                 295252096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        132847014                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.211033                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.448176                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              107094421     80.61%     80.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1               23470099     17.67%     98.28% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2282468      1.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     26      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          132847014                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        46921356165                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11963880794                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4420310772                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12433065030                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6744869899                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           144036                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
