<<<<<<< HEAD
_z 78 0 COMMON 1
_RA2 62 0 ABS 0
_RA4 64 0 ABS 0
__S0 138 0 ABS 0
__S1 79 0 ABS 0
=======
_z 79 0 COMMON 1
_RA2 62 0 ABS 0
_RA3 63 0 ABS 0
__S0 13D 0 ABS 0
__S1 7A 0 ABS 0
>>>>>>> f0e3c5596c7289895c280110a1d2ffecece017c8
__S2 0 0 ABS 0
__S3 0 0 ABS 0
_GIE 5F 0 ABS 0
_SSP1STATbits 18F 0 ABS 0
__Hintentry 35 0 CODE 0
__Lintentry 4 0 CODE 0
__size_of_slave_init 0 0 ABS 0
__pintentry 4 0 CODE 0
_PMD0 796 0 ABS 0
_PMD1 797 0 ABS 0
_PMD2 798 0 ABS 0
_PMD3 799 0 ABS 0
_PMD4 79A 0 ABS 0
_PMD5 79B 0 ABS 0
_LATA 16 0 ABS 0
_PEIE 5E 0 ABS 0
_LATB 17 0 ABS 0
_LATC 18 0 ABS 0
_WPUA F39 0 ABS 0
<<<<<<< HEAD
__end_of_init 11B 0 CODE 0
_WPUB F44 0 ABS 0
_WPUC F4F 0 ABS 0
_WPUE F65 0 ABS 0
__end_of_PIN_MANAGER_Initialize B8 0 CODE 0
_main 3F 0 CODE 0
___sp 0 0 STACK 2
btemp 7E 0 ABS 0
_init 111 0 CODE 0
=======
__end_of_init 120 0 CODE 0
_WPUB F44 0 ABS 0
_WPUC F4F 0 ABS 0
_WPUE F65 0 ABS 0
__end_of_PIN_MANAGER_Initialize BD 0 CODE 0
_main 3E 0 CODE 0
___sp 0 0 STACK 2
btemp 7E 0 ABS 0
_init 116 0 CODE 0
>>>>>>> f0e3c5596c7289895c280110a1d2ffecece017c8
start 35 0 CODE 0
_TRISA 11 0 ABS 0
_TRISB 12 0 ABS 0
_TRISC 13 0 ABS 0
_PORTA C 0 ABS 0
reset_vec 0 0 CODE 0
_OSCEN 891 0 ABS 0
wtemp0 7E 0 ABS 0
__size_of_init 0 0 ABS 0
<<<<<<< HEAD
_I2C_Master_Stop 12C 0 CODE 0
=======
_I2C_Master_Stop 131 0 CODE 0
main@i 75 0 COMMON 1
>>>>>>> f0e3c5596c7289895c280110a1d2ffecece017c8
__Hbigram 0 0 ABS 0
__Lbigram 0 0 ABS 0
__Hram 0 0 ABS 0
__Lram 0 0 ABS 0
int$flags 7E 0 ABS 0
__Hfunctab 0 0 ENTRY 0
__Lfunctab 0 0 ENTRY 0
__Hcommon 0 0 ABS 0
__Lcommon 0 0 ABS 0
_PIE3bits 719 0 ABS 0
__Heeprom_data 0 0 EEDATA 3
__Leeprom_data 0 0 EEDATA 3
_PIR3bits 70F 0 ABS 0
___int_sp 0 0 STACK 2
_ANSELA F38 0 ABS 0
_ANSELB F43 0 ABS 0
_ODCONA F3A 0 ABS 0
_ANSELC F4E 0 ABS 0
_ODCONB F45 0 ABS 0
_ODCONC F50 0 ABS 0
_INLVLA F3C 0 ABS 0
_INLVLB F47 0 ABS 0
_INLVLC F52 0 ABS 0
_INLVLE F68 0 ABS 0
__Habs1 0 0 ABS 0
__Labs1 0 0 ABS 0
__Hsfr0 0 0 ABS 0
__Lsfr0 0 0 ABS 0
__Hsfr1 0 0 ABS 0
__Lsfr1 0 0 ABS 0
__Hsfr2 0 0 ABS 0
__Lsfr2 0 0 ABS 0
__Hsfr3 0 0 ABS 0
_OSCFRQ 893 0 ABS 0
__Lsfr3 0 0 ABS 0
_RC3PPS F23 0 ABS 0
_RC4PPS F24 0 ABS 0
__Hsfr4 0 0 ABS 0
__Lsfr4 0 0 ABS 0
__Hsfr5 0 0 ABS 0
__Lsfr5 0 0 ABS 0
__Hsfr6 0 0 ABS 0
__Lsfr6 0 0 ABS 0
__Hsfr7 0 0 ABS 0
__Lsfr7 0 0 ABS 0
__Hsfr8 0 0 ABS 0
__Lsfr8 0 0 ABS 0
__Hsfr9 0 0 ABS 0
__Lsfr9 0 0 ABS 0
<<<<<<< HEAD
__end_of_master_init 111 0 CODE 0
__end_of_I2C_Master_Read D5 0 CODE 0
__size_of_I2C_Master_Read 0 0 ABS 0
___stackhi 21EF 0 ABS 0
__end_of_slave_init EC 0 CODE 0
__Hcode 0 0 ABS 0
__Lcode 0 0 ABS 0
__end_of_I2C_Master_Wait 106 0 CODE 0
__end_of_I2C_Master_Stop 132 0 CODE 0
__Hinit 35 0 CODE 0
__Linit 35 0 CODE 0
__end_of_main 89 0 CODE 0
=======
__end_of_master_init 116 0 CODE 0
__end_of_I2C_Master_Read DA 0 CODE 0
__size_of_I2C_Master_Read 0 0 ABS 0
___stackhi 21EF 0 ABS 0
__end_of_slave_init F1 0 CODE 0
__Hcode 0 0 ABS 0
__Lcode 0 0 ABS 0
__end_of_I2C_Master_Wait 10B 0 CODE 0
__end_of_I2C_Master_Stop 137 0 CODE 0
__Hinit 35 0 CODE 0
__Linit 35 0 CODE 0
__end_of_main 8E 0 CODE 0
>>>>>>> f0e3c5596c7289895c280110a1d2ffecece017c8
__Htext 0 0 ABS 0
__Ltext 0 0 ABS 0
end_of_initialization 3B 0 CODE 0
___stacklo 2000 0 ABS 0
_OSCCON1 88D 0 ABS 0
__Hsfr10 0 0 ABS 0
__Lsfr10 0 0 ABS 0
__size_of_I2C_Slave_Read 0 0 ABS 0
__Hsfr20 0 0 ABS 0
__Lsfr20 0 0 ABS 0
__Hsfr30 0 0 ABS 0
__Hsfr11 0 0 ABS 0
__Lsfr30 0 0 ABS 0
__Lsfr11 0 0 ABS 0
_OSCCON3 88F 0 ABS 0
__Hsfr21 0 0 ABS 0
__Lsfr21 0 0 ABS 0
__size_of_I2C_Master_Wait 0 0 ABS 0
__Hsfr31 0 0 ABS 0
__Hsfr12 0 0 ABS 0
__Lsfr31 0 0 ABS 0
__Lsfr12 0 0 ABS 0
__Hsfr22 0 0 ABS 0
__Lsfr22 0 0 ABS 0
__Hsfr13 0 0 ABS 0
__Lsfr13 0 0 ABS 0
__Hsfr23 0 0 ABS 0
__Lsfr23 0 0 ABS 0
__Hsfr14 0 0 ABS 0
__Lsfr14 0 0 ABS 0
__Hsfr24 0 0 ABS 0
__Lsfr24 0 0 ABS 0
__Hsfr15 0 0 ABS 0
__Lsfr15 0 0 ABS 0
__Hsfr25 0 0 ABS 0
__Lsfr25 0 0 ABS 0
__Hsfr16 0 0 ABS 0
__Lsfr16 0 0 ABS 0
__Hsfr26 0 0 ABS 0
__Lsfr26 0 0 ABS 0
__Hsfr17 0 0 ABS 0
__Lsfr17 0 0 ABS 0
__Hsfr27 0 0 ABS 0
__Lsfr27 0 0 ABS 0
__Hsfr18 0 0 ABS 0
__Lsfr18 0 0 ABS 0
__size_of_I2C_Master_Stop 0 0 ABS 0
__Hsfr28 0 0 ABS 0
_SSP1ADD 18D 0 ABS 0
__Lsfr28 0 0 ABS 0
__Hsfr19 0 0 ABS 0
__Lsfr19 0 0 ABS 0
__Hsfr29 0 0 ABS 0
__Lsfr29 0 0 ABS 0
__Hstrings 0 0 ABS 0
__Lstrings 0 0 ABS 0
<<<<<<< HEAD
_I2C_Master_Read B8 0 CODE 0
=======
_I2C_Master_Read BD 0 CODE 0
>>>>>>> f0e3c5596c7289895c280110a1d2ffecece017c8
_SLRCONA F3B 0 ABS 0
_SLRCONB F46 0 ABS 0
_SLRCONC F51 0 ABS 0
_SSP1BUF 18C 0 ABS 0
__end_of_I2C_Slave_Read 35 0 CODE 0
_OSCTUNE 892 0 ABS 0
_SSP1MSK 18E 0 ABS 0
__Hbank0 0 0 ABS 0
__Lbank0 0 0 ABS 0
__Hbank1 0 0 ABS 0
__Lbank1 0 0 ABS 0
__Hbank2 0 0 ABS 0
__Lbank2 0 0 ABS 0
__Hbank3 0 0 ABS 0
__Lbank3 0 0 ABS 0
___latbits 1 0 ABS 0
__Hbank4 0 0 ABS 0
__Lbank4 0 0 ABS 0
__Hbank5 0 0 ABS 0
__Lbank5 0 0 ABS 0
__Hpowerup 0 0 CODE 0
__Lpowerup 0 0 CODE 0
__Hbank6 0 0 ABS 0
__Lbank6 0 0 ABS 0
__Hbank7 0 0 BANK7 1
__Lbank7 0 0 BANK7 1
<<<<<<< HEAD
_leader_feedback 76 0 COMMON 1
=======
_leader_feedback 77 0 COMMON 1
>>>>>>> f0e3c5596c7289895c280110a1d2ffecece017c8
__Hbank8 0 0 BANK8 1
__Lbank8 0 0 BANK8 1
__Hbank9 0 0 BANK9 1
__Lbank9 0 0 BANK9 1
slave_init@address 71 0 COMMON 1
<<<<<<< HEAD
__ptext1 D5 0 CODE 0
__ptext2 106 0 CODE 0
__ptext3 111 0 CODE 0
__ptext4 124 0 CODE 0
__ptext5 89 0 CODE 0
__size_of_I2C_Master_Write 0 0 ABS 0
__ptext6 11B 0 CODE 0
I2C_Master_Write@data 71 0 COMMON 1
__ptext7 EC 0 CODE 0
__ptext8 12C 0 CODE 0
__ptext9 132 0 CODE 0
=======
__ptext1 DA 0 CODE 0
__ptext2 10B 0 CODE 0
__ptext3 116 0 CODE 0
__ptext4 129 0 CODE 0
__ptext5 8E 0 CODE 0
__size_of_I2C_Master_Write 0 0 ABS 0
__ptext6 120 0 CODE 0
I2C_Master_Write@data 71 0 COMMON 1
__ptext7 F1 0 CODE 0
__ptext8 131 0 CODE 0
__ptext9 137 0 CODE 0
>>>>>>> f0e3c5596c7289895c280110a1d2ffecece017c8
__Hclrtext 0 0 ABS 0
__Lclrtext 0 0 ABS 0
_SSP1CLKPPS EC5 0 ABS 0
_SSP1DATPPS EC6 0 ABS 0
<<<<<<< HEAD
__end_of__initialization 3B 0 CODE 0
_master_init 106 0 CODE 0
__Hstack 0 0 STACK 2
__Lstack 0 0 STACK 2
__Hspace_0 138 0 ABS 0
__Lspace_0 0 0 ABS 0
_I2C_Slave_Read 4 0 CODE 0
__Hspace_1 79 0 ABS 0
=======
__end_of__initialization 3A 0 CODE 0
_master_init 10B 0 CODE 0
__Hstack 0 0 STACK 2
__Lstack 0 0 STACK 2
__Hspace_0 13D 0 ABS 0
__Lspace_0 0 0 ABS 0
_I2C_Slave_Read 4 0 CODE 0
__Hspace_1 7A 0 ABS 0
>>>>>>> f0e3c5596c7289895c280110a1d2ffecece017c8
__Lspace_1 0 0 ABS 0
__size_of_I2C_Master_Start 0 0 ABS 0
__Hspace_2 0 0 ABS 0
__Lspace_2 0 0 ABS 0
__Hcinit 3F 0 CODE 0
__Lcinit 37 0 CODE 0
<<<<<<< HEAD
__end_of_PMD_Initialize 12C 0 CODE 0
__Hspace_3 0 0 ABS 0
__Lspace_3 0 0 ABS 0
__size_of_main 0 0 ABS 0
_PIN_MANAGER_Initialize 89 0 CODE 0
=======
__end_of_PMD_Initialize 131 0 CODE 0
__Hspace_3 0 0 ABS 0
__Lspace_3 0 0 ABS 0
__size_of_main 0 0 ABS 0
_PIN_MANAGER_Initialize 8E 0 CODE 0
>>>>>>> f0e3c5596c7289895c280110a1d2ffecece017c8
_SSP1CON1 190 0 ABS 0
__Hbank10 0 0 BANK10 1
__Lbank10 0 0 BANK10 1
__Hbank20 0 0 BANK20 1
__Lbank20 0 0 BANK20 1
_SSP1CON2 191 0 ABS 0
__Hbank30 0 0 BANK30 1
__Hbank11 0 0 BANK11 1
__Lbank30 0 0 BANK30 1
__Lbank11 0 0 BANK11 1
__Hbank21 0 0 BANK21 1
__Lbank21 0 0 BANK21 1
_SSP1CON3 192 0 ABS 0
<<<<<<< HEAD
__end_of_OSCILLATOR_Initialize 124 0 CODE 0
_I2C_Master_Start 132 0 CODE 0
=======
__end_of_OSCILLATOR_Initialize 129 0 CODE 0
_I2C_Master_Start 137 0 CODE 0
>>>>>>> f0e3c5596c7289895c280110a1d2ffecece017c8
__Hbank31 0 0 BANK31 1
__Hbank12 0 0 BANK12 1
__Lbank31 0 0 BANK31 1
__Lbank12 0 0 BANK12 1
__Hbank22 0 0 BANK22 1
__Lbank22 0 0 BANK22 1
__Hbank13 0 0 BANK13 1
__Lbank13 0 0 BANK13 1
__Hbank23 0 0 BANK23 1
__Lbank23 0 0 BANK23 1
__Hbank14 0 0 BANK14 1
__Lbank14 0 0 BANK14 1
__Hbank24 0 0 BANK24 1
__Lbank24 0 0 BANK24 1
<<<<<<< HEAD
__ptext10 B8 0 CODE 0
=======
__ptext10 BD 0 CODE 0
>>>>>>> f0e3c5596c7289895c280110a1d2ffecece017c8
__Hbank15 0 0 BANK15 1
__Lbank15 0 0 BANK15 1
__Hbank25 0 0 BANK25 1
__Lbank25 0 0 BANK25 1
<<<<<<< HEAD
__ptext11 FA 0 CODE 0
=======
__ptext11 FF 0 CODE 0
>>>>>>> f0e3c5596c7289895c280110a1d2ffecece017c8
__Hbank16 0 0 BANK16 1
__Lbank16 0 0 BANK16 1
__Hbank26 0 0 BANK26 1
__Lbank26 0 0 BANK26 1
__Hbank17 0 0 BANK17 1
__Lbank17 0 0 BANK17 1
__Hbank27 0 0 BANK27 1
__Lbank27 0 0 BANK27 1
__Hbank18 0 0 BANK18 1
__Lbank18 0 0 BANK18 1
__Hbank28 0 0 BANK28 1
__Lbank28 0 0 BANK28 1
__Hbank19 0 0 BANK19 1
__Lbank19 0 0 BANK19 1
__Hbank29 0 0 BANK29 1
__Lbank29 0 0 BANK29 1
__size_of_PMD_Initialize 0 0 ABS 0
I2C_Master_Read@get 72 0 COMMON 1
__size_of_master_init 0 0 ABS 0
__HbssCOMMON 0 0 ABS 0
__LbssCOMMON 0 0 ABS 0
__pbssCOMMON 77 0 COMMON 1
I2C_Master_Read@temp 73 0 COMMON 1
__Hend_init 37 0 CODE 0
__Lend_init 35 0 CODE 0
<<<<<<< HEAD
_slave_init D5 0 CODE 0
_PMD_Initialize 124 0 CODE 0
_OSCILLATOR_Initialize 11B 0 CODE 0
__Hreset_vec 2 0 CODE 0
__Lreset_vec 0 0 CODE 0
__size_of_PIN_MANAGER_Initialize 0 0 ABS 0
_I2C_Master_Write EC 0 CODE 0
_ever_be_master 75 0 COMMON 1
intlevel0 0 0 ENTRY 0
_SSP1STAT 18F 0 ABS 0
intlevel1 0 0 ENTRY 0
__end_of_I2C_Master_Write FA 0 CODE 0
=======
_slave_init DA 0 CODE 0
_PMD_Initialize 129 0 CODE 0
_OSCILLATOR_Initialize 120 0 CODE 0
__Hreset_vec 2 0 CODE 0
__Lreset_vec 0 0 CODE 0
__size_of_PIN_MANAGER_Initialize 0 0 ABS 0
_I2C_Master_Write F1 0 CODE 0
intlevel0 0 0 ENTRY 0
_SSP1STAT 18F 0 ABS 0
intlevel1 0 0 ENTRY 0
__end_of_I2C_Master_Write FF 0 CODE 0
>>>>>>> f0e3c5596c7289895c280110a1d2ffecece017c8
intlevel2 0 0 ENTRY 0
intlevel3 0 0 ENTRY 0
intlevel4 0 0 ENTRY 0
_SSP1CON1bits 190 0 ABS 0
intlevel5 0 0 ENTRY 0
_SSP1CON2bits 191 0 ABS 0
_SSP1CON3bits 192 0 ABS 0
<<<<<<< HEAD
_I2C_Master_Wait FA 0 CODE 0
=======
_I2C_Master_Wait FF 0 CODE 0
>>>>>>> f0e3c5596c7289895c280110a1d2ffecece017c8
__HcstackCOMMON 0 0 ABS 0
__LcstackCOMMON 0 0 ABS 0
__pcstackCOMMON 70 0 COMMON 1
start_initialization 37 0 CODE 0
<<<<<<< HEAD
__end_of_I2C_Master_Start 138 0 CODE 0
=======
__end_of_I2C_Master_Start 13D 0 CODE 0
>>>>>>> f0e3c5596c7289895c280110a1d2ffecece017c8
__Hmaintext 0 0 ABS 0
__Lmaintext 0 0 ABS 0
__pmaintext 3F 0 CODE 0
__size_of_OSCILLATOR_Initialize 0 0 ABS 0
__initialization 37 0 CODE 0
%segments
reset_vec 0 3 CODE 0 0
<<<<<<< HEAD
intentry 8 26F CODE 8 0
cstackCOMMON 70 78 COMMON 70 1
%locals
dist/default/production\i2c_18854_mode_nomcc.X.production.o
C:\Users\linda\AppData\Local\Temp\st0.s
7473 37 0 CODE 0
7476 37 0 CODE 0
7497 37 0 CODE 0
7498 38 0 CODE 0
7499 39 0 CODE 0
7500 3A 0 CODE 0
7506 3B 0 CODE 0
7508 3B 0 CODE 0
7509 3C 0 CODE 0
7510 3D 0 CODE 0
main_mode.c
14 3F 0 CODE 0
16 3F 0 CODE 0
17 42 0 CODE 0
18 47 0 CODE 0
21 4A 0 CODE 0
22 4D 0 CODE 0
23 51 0 CODE 0
24 55 0 CODE 0
27 58 0 CODE 0
28 5B 0 CODE 0
29 5F 0 CODE 0
30 66 0 CODE 0
33 69 0 CODE 0
34 6F 0 CODE 0
35 71 0 CODE 0
36 73 0 CODE 0
38 73 0 CODE 0
39 7A 0 CODE 0
40 7C 0 CODE 0
41 7D 0 CODE 0
43 82 0 CODE 0
49 86 0 CODE 0
slave/init_slave.c
4 D5 0 CODE 0
5 D6 0 CODE 0
6 D9 0 CODE 0
7 DB 0 CODE 0
8 DD 0 CODE 0
9 DF 0 CODE 0
10 E1 0 CODE 0
11 E2 0 CODE 0
12 E3 0 CODE 0
13 E4 0 CODE 0
14 E5 0 CODE 0
15 E6 0 CODE 0
16 E8 0 CODE 0
17 E9 0 CODE 0
18 EA 0 CODE 0
19 EB 0 CODE 0
master/init_master.c
4 106 0 CODE 0
5 106 0 CODE 0
6 109 0 CODE 0
7 10A 0 CODE 0
8 10B 0 CODE 0
9 10C 0 CODE 0
10 10E 0 CODE 0
11 110 0 CODE 0
initialize.c
4 111 0 CODE 0
6 111 0 CODE 0
7 114 0 CODE 0
8 117 0 CODE 0
9 11A 0 CODE 0
25 124 0 CODE 0
28 124 0 CODE 0
30 126 0 CODE 0
32 127 0 CODE 0
34 128 0 CODE 0
36 129 0 CODE 0
38 12A 0 CODE 0
39 12B 0 CODE 0
41 89 0 CODE 0
46 89 0 CODE 0
47 8B 0 CODE 0
48 8C 0 CODE 0
53 8D 0 CODE 0
54 8E 0 CODE 0
55 90 0 CODE 0
60 92 0 CODE 0
61 95 0 CODE 0
62 97 0 CODE 0
67 98 0 CODE 0
68 99 0 CODE 0
69 9A 0 CODE 0
70 9B 0 CODE 0
75 9C 0 CODE 0
76 9D 0 CODE 0
77 9E 0 CODE 0
82 9F 0 CODE 0
83 A1 0 CODE 0
84 A3 0 CODE 0
89 A5 0 CODE 0
90 A6 0 CODE 0
91 A8 0 CODE 0
92 AA 0 CODE 0
94 AC 0 CODE 0
95 AF 0 CODE 0
96 B2 0 CODE 0
97 B4 0 CODE 0
99 B7 0 CODE 0
11 11B 0 CODE 0
14 11B 0 CODE 0
16 11E 0 CODE 0
18 11F 0 CODE 0
20 120 0 CODE 0
22 122 0 CODE 0
23 123 0 CODE 0
master/i2c_master.c
19 EC 0 CODE 0
20 ED 0 CODE 0
21 F0 0 CODE 0
22 F3 0 CODE 0
23 F8 0 CODE 0
24 F9 0 CODE 0
15 12C 0 CODE 0
16 12C 0 CODE 0
17 12F 0 CODE 0
18 131 0 CODE 0
7 132 0 CODE 0
8 132 0 CODE 0
9 135 0 CODE 0
10 137 0 CODE 0
25 B8 0 CODE 0
27 B9 0 CODE 0
28 BC 0 CODE 0
29 BE 0 CODE 0
30 C1 0 CODE 0
31 C6 0 CODE 0
32 C9 0 CODE 0
33 D2 0 CODE 0
34 D3 0 CODE 0
35 D4 0 CODE 0
4 FA 0 CODE 0
5 FA 0 CODE 0
6 105 0 CODE 0
=======
intentry 8 279 CODE 8 0
cstackCOMMON 70 79 COMMON 70 1
%locals
dist/default/production\i2c_18854_mode_nomcc.X.production.o
C:\Users\linda\AppData\Local\Temp\sbm4.s
7474 37 0 CODE 0
7477 37 0 CODE 0
7495 37 0 CODE 0
7496 38 0 CODE 0
7497 39 0 CODE 0
7503 3A 0 CODE 0
7505 3A 0 CODE 0
7506 3B 0 CODE 0
7507 3C 0 CODE 0
main_mode.c
13 3E 0 CODE 0
14 3E 0 CODE 0
15 41 0 CODE 0
16 43 0 CODE 0
19 46 0 CODE 0
20 49 0 CODE 0
21 4D 0 CODE 0
22 51 0 CODE 0
25 54 0 CODE 0
26 57 0 CODE 0
27 5B 0 CODE 0
28 62 0 CODE 0
31 65 0 CODE 0
32 6B 0 CODE 0
34 6D 0 CODE 0
35 70 0 CODE 0
36 74 0 CODE 0
37 76 0 CODE 0
38 78 0 CODE 0
39 7A 0 CODE 0
44 8B 0 CODE 0
slave/init_slave.c
4 DA 0 CODE 0
5 DB 0 CODE 0
6 DE 0 CODE 0
7 E0 0 CODE 0
8 E2 0 CODE 0
9 E4 0 CODE 0
10 E6 0 CODE 0
11 E7 0 CODE 0
12 E8 0 CODE 0
13 E9 0 CODE 0
14 EA 0 CODE 0
15 EB 0 CODE 0
16 ED 0 CODE 0
17 EE 0 CODE 0
18 EF 0 CODE 0
19 F0 0 CODE 0
master/init_master.c
4 10B 0 CODE 0
5 10B 0 CODE 0
6 10E 0 CODE 0
7 10F 0 CODE 0
8 110 0 CODE 0
9 111 0 CODE 0
10 113 0 CODE 0
11 115 0 CODE 0
initialize.c
4 116 0 CODE 0
6 116 0 CODE 0
7 119 0 CODE 0
8 11C 0 CODE 0
9 11F 0 CODE 0
25 129 0 CODE 0
28 129 0 CODE 0
30 12B 0 CODE 0
32 12C 0 CODE 0
34 12D 0 CODE 0
36 12E 0 CODE 0
38 12F 0 CODE 0
39 130 0 CODE 0
41 8E 0 CODE 0
46 8E 0 CODE 0
47 90 0 CODE 0
48 91 0 CODE 0
53 92 0 CODE 0
54 93 0 CODE 0
55 95 0 CODE 0
60 97 0 CODE 0
61 9A 0 CODE 0
62 9C 0 CODE 0
67 9D 0 CODE 0
68 9E 0 CODE 0
69 9F 0 CODE 0
70 A0 0 CODE 0
75 A1 0 CODE 0
76 A2 0 CODE 0
77 A3 0 CODE 0
82 A4 0 CODE 0
83 A6 0 CODE 0
84 A8 0 CODE 0
89 AA 0 CODE 0
90 AB 0 CODE 0
91 AD 0 CODE 0
92 AF 0 CODE 0
94 B1 0 CODE 0
95 B4 0 CODE 0
96 B7 0 CODE 0
97 B9 0 CODE 0
99 BC 0 CODE 0
11 120 0 CODE 0
14 120 0 CODE 0
16 123 0 CODE 0
18 124 0 CODE 0
20 125 0 CODE 0
22 127 0 CODE 0
23 128 0 CODE 0
master/i2c_master.c
19 F1 0 CODE 0
20 F2 0 CODE 0
21 F5 0 CODE 0
22 F8 0 CODE 0
23 FD 0 CODE 0
24 FE 0 CODE 0
15 131 0 CODE 0
16 131 0 CODE 0
17 134 0 CODE 0
18 136 0 CODE 0
7 137 0 CODE 0
8 137 0 CODE 0
9 13A 0 CODE 0
10 13C 0 CODE 0
25 BD 0 CODE 0
27 BE 0 CODE 0
28 C1 0 CODE 0
29 C3 0 CODE 0
30 C6 0 CODE 0
31 CB 0 CODE 0
32 CE 0 CODE 0
33 D7 0 CODE 0
34 D8 0 CODE 0
35 D9 0 CODE 0
4 FF 0 CODE 0
5 FF 0 CODE 0
6 10A 0 CODE 0
>>>>>>> f0e3c5596c7289895c280110a1d2ffecece017c8
slave/i2c_slave.c
9 4 0 CODE 0
10 6 0 CODE 0
11 B 0 CODE 0
13 D 0 CODE 0
14 15 0 CODE 0
15 19 0 CODE 0
16 1A 0 CODE 0
17 1B 0 CODE 0
18 1C 0 CODE 0
33 1D 0 CODE 0
34 25 0 CODE 0
35 29 0 CODE 0
36 2A 0 CODE 0
37 2C 0 CODE 0
38 2D 0 CODE 0
39 31 0 CODE 0
41 31 0 CODE 0
43 33 0 CODE 0
