
I2C_TEST001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006fb8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08007168  08007168  00017168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007358  08007358  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08007358  08007358  00017358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007360  08007360  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007360  08007360  00017360  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007364  08007364  00017364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08007368  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          0000025c  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002d4  200002d4  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017083  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003367  00000000  00000000  0003712b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001360  00000000  00000000  0003a498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001200  00000000  00000000  0003b7f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027d83  00000000  00000000  0003c9f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000198fe  00000000  00000000  0006477b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f0890  00000000  00000000  0007e079  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0016e909  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005a98  00000000  00000000  0016e95c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000078 	.word	0x20000078
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007150 	.word	0x08007150

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	08007150 	.word	0x08007150

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b084      	sub	sp, #16
 80005a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005aa:	463b      	mov	r3, r7
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
 80005b0:	605a      	str	r2, [r3, #4]
 80005b2:	609a      	str	r2, [r3, #8]
 80005b4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005b6:	4b22      	ldr	r3, [pc, #136]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005b8:	4a22      	ldr	r2, [pc, #136]	; (8000644 <MX_ADC1_Init+0xa0>)
 80005ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005bc:	4b20      	ldr	r3, [pc, #128]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005be:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80005c2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005c4:	4b1e      	ldr	r3, [pc, #120]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005ca:	4b1d      	ldr	r3, [pc, #116]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005d0:	4b1b      	ldr	r3, [pc, #108]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005d6:	4b1a      	ldr	r3, [pc, #104]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005d8:	2200      	movs	r2, #0
 80005da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80005de:	4b18      	ldr	r3, [pc, #96]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80005e4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 80005e6:	4b16      	ldr	r3, [pc, #88]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80005ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005ee:	4b14      	ldr	r3, [pc, #80]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005f4:	4b12      	ldr	r3, [pc, #72]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005f6:	2201      	movs	r2, #1
 80005f8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005fa:	4b11      	ldr	r3, [pc, #68]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000602:	4b0f      	ldr	r3, [pc, #60]	; (8000640 <MX_ADC1_Init+0x9c>)
 8000604:	2201      	movs	r2, #1
 8000606:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000608:	480d      	ldr	r0, [pc, #52]	; (8000640 <MX_ADC1_Init+0x9c>)
 800060a:	f001 f867 	bl	80016dc <HAL_ADC_Init>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000614:	f000 fd10 	bl	8001038 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000618:	2303      	movs	r3, #3
 800061a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800061c:	2301      	movs	r3, #1
 800061e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000620:	2300      	movs	r3, #0
 8000622:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000624:	463b      	mov	r3, r7
 8000626:	4619      	mov	r1, r3
 8000628:	4805      	ldr	r0, [pc, #20]	; (8000640 <MX_ADC1_Init+0x9c>)
 800062a:	f001 f9ad 	bl	8001988 <HAL_ADC_ConfigChannel>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000634:	f000 fd00 	bl	8001038 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000638:	bf00      	nop
 800063a:	3710      	adds	r7, #16
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20000094 	.word	0x20000094
 8000644:	40012000 	.word	0x40012000

08000648 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b08a      	sub	sp, #40	; 0x28
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000650:	f107 0314 	add.w	r3, r7, #20
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]
 800065c:	60da      	str	r2, [r3, #12]
 800065e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a17      	ldr	r2, [pc, #92]	; (80006c4 <HAL_ADC_MspInit+0x7c>)
 8000666:	4293      	cmp	r3, r2
 8000668:	d127      	bne.n	80006ba <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800066a:	2300      	movs	r3, #0
 800066c:	613b      	str	r3, [r7, #16]
 800066e:	4b16      	ldr	r3, [pc, #88]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 8000670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000672:	4a15      	ldr	r2, [pc, #84]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 8000674:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000678:	6453      	str	r3, [r2, #68]	; 0x44
 800067a:	4b13      	ldr	r3, [pc, #76]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 800067c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800067e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000682:	613b      	str	r3, [r7, #16]
 8000684:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000686:	2300      	movs	r3, #0
 8000688:	60fb      	str	r3, [r7, #12]
 800068a:	4b0f      	ldr	r3, [pc, #60]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068e:	4a0e      	ldr	r2, [pc, #56]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 8000690:	f043 0301 	orr.w	r3, r3, #1
 8000694:	6313      	str	r3, [r2, #48]	; 0x30
 8000696:	4b0c      	ldr	r3, [pc, #48]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 8000698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069a:	f003 0301 	and.w	r3, r3, #1
 800069e:	60fb      	str	r3, [r7, #12]
 80006a0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006a2:	2308      	movs	r3, #8
 80006a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006a6:	2303      	movs	r3, #3
 80006a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ae:	f107 0314 	add.w	r3, r7, #20
 80006b2:	4619      	mov	r1, r3
 80006b4:	4805      	ldr	r0, [pc, #20]	; (80006cc <HAL_ADC_MspInit+0x84>)
 80006b6:	f001 fd39 	bl	800212c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006ba:	bf00      	nop
 80006bc:	3728      	adds	r7, #40	; 0x28
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	40012000 	.word	0x40012000
 80006c8:	40023800 	.word	0x40023800
 80006cc:	40020000 	.word	0x40020000

080006d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b08a      	sub	sp, #40	; 0x28
 80006d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d6:	f107 0314 	add.w	r3, r7, #20
 80006da:	2200      	movs	r2, #0
 80006dc:	601a      	str	r2, [r3, #0]
 80006de:	605a      	str	r2, [r3, #4]
 80006e0:	609a      	str	r2, [r3, #8]
 80006e2:	60da      	str	r2, [r3, #12]
 80006e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e6:	2300      	movs	r3, #0
 80006e8:	613b      	str	r3, [r7, #16]
 80006ea:	4b24      	ldr	r3, [pc, #144]	; (800077c <MX_GPIO_Init+0xac>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ee:	4a23      	ldr	r2, [pc, #140]	; (800077c <MX_GPIO_Init+0xac>)
 80006f0:	f043 0304 	orr.w	r3, r3, #4
 80006f4:	6313      	str	r3, [r2, #48]	; 0x30
 80006f6:	4b21      	ldr	r3, [pc, #132]	; (800077c <MX_GPIO_Init+0xac>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fa:	f003 0304 	and.w	r3, r3, #4
 80006fe:	613b      	str	r3, [r7, #16]
 8000700:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000702:	2300      	movs	r3, #0
 8000704:	60fb      	str	r3, [r7, #12]
 8000706:	4b1d      	ldr	r3, [pc, #116]	; (800077c <MX_GPIO_Init+0xac>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070a:	4a1c      	ldr	r2, [pc, #112]	; (800077c <MX_GPIO_Init+0xac>)
 800070c:	f043 0301 	orr.w	r3, r3, #1
 8000710:	6313      	str	r3, [r2, #48]	; 0x30
 8000712:	4b1a      	ldr	r3, [pc, #104]	; (800077c <MX_GPIO_Init+0xac>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000716:	f003 0301 	and.w	r3, r3, #1
 800071a:	60fb      	str	r3, [r7, #12]
 800071c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	60bb      	str	r3, [r7, #8]
 8000722:	4b16      	ldr	r3, [pc, #88]	; (800077c <MX_GPIO_Init+0xac>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	4a15      	ldr	r2, [pc, #84]	; (800077c <MX_GPIO_Init+0xac>)
 8000728:	f043 0308 	orr.w	r3, r3, #8
 800072c:	6313      	str	r3, [r2, #48]	; 0x30
 800072e:	4b13      	ldr	r3, [pc, #76]	; (800077c <MX_GPIO_Init+0xac>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	f003 0308 	and.w	r3, r3, #8
 8000736:	60bb      	str	r3, [r7, #8]
 8000738:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	607b      	str	r3, [r7, #4]
 800073e:	4b0f      	ldr	r3, [pc, #60]	; (800077c <MX_GPIO_Init+0xac>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	4a0e      	ldr	r2, [pc, #56]	; (800077c <MX_GPIO_Init+0xac>)
 8000744:	f043 0302 	orr.w	r3, r3, #2
 8000748:	6313      	str	r3, [r2, #48]	; 0x30
 800074a:	4b0c      	ldr	r3, [pc, #48]	; (800077c <MX_GPIO_Init+0xac>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	f003 0302 	and.w	r3, r3, #2
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000756:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800075a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800075c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000760:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000762:	2302      	movs	r3, #2
 8000764:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000766:	f107 0314 	add.w	r3, r7, #20
 800076a:	4619      	mov	r1, r3
 800076c:	4804      	ldr	r0, [pc, #16]	; (8000780 <MX_GPIO_Init+0xb0>)
 800076e:	f001 fcdd 	bl	800212c <HAL_GPIO_Init>

}
 8000772:	bf00      	nop
 8000774:	3728      	adds	r7, #40	; 0x28
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40023800 	.word	0x40023800
 8000780:	40020800 	.word	0x40020800

08000784 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000788:	4b1b      	ldr	r3, [pc, #108]	; (80007f8 <MX_I2C1_Init+0x74>)
 800078a:	4a1c      	ldr	r2, [pc, #112]	; (80007fc <MX_I2C1_Init+0x78>)
 800078c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800078e:	4b1a      	ldr	r3, [pc, #104]	; (80007f8 <MX_I2C1_Init+0x74>)
 8000790:	4a1b      	ldr	r2, [pc, #108]	; (8000800 <MX_I2C1_Init+0x7c>)
 8000792:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000794:	4b18      	ldr	r3, [pc, #96]	; (80007f8 <MX_I2C1_Init+0x74>)
 8000796:	2200      	movs	r2, #0
 8000798:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800079a:	4b17      	ldr	r3, [pc, #92]	; (80007f8 <MX_I2C1_Init+0x74>)
 800079c:	2200      	movs	r2, #0
 800079e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007a0:	4b15      	ldr	r3, [pc, #84]	; (80007f8 <MX_I2C1_Init+0x74>)
 80007a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007a8:	4b13      	ldr	r3, [pc, #76]	; (80007f8 <MX_I2C1_Init+0x74>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007ae:	4b12      	ldr	r3, [pc, #72]	; (80007f8 <MX_I2C1_Init+0x74>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007b4:	4b10      	ldr	r3, [pc, #64]	; (80007f8 <MX_I2C1_Init+0x74>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007ba:	4b0f      	ldr	r3, [pc, #60]	; (80007f8 <MX_I2C1_Init+0x74>)
 80007bc:	2200      	movs	r2, #0
 80007be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007c0:	480d      	ldr	r0, [pc, #52]	; (80007f8 <MX_I2C1_Init+0x74>)
 80007c2:	f001 fe8f 	bl	80024e4 <HAL_I2C_Init>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d001      	beq.n	80007d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007cc:	f000 fc34 	bl	8001038 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007d0:	2100      	movs	r1, #0
 80007d2:	4809      	ldr	r0, [pc, #36]	; (80007f8 <MX_I2C1_Init+0x74>)
 80007d4:	f002 fbff 	bl	8002fd6 <HAL_I2CEx_ConfigAnalogFilter>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80007de:	f000 fc2b 	bl	8001038 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80007e2:	2100      	movs	r1, #0
 80007e4:	4804      	ldr	r0, [pc, #16]	; (80007f8 <MX_I2C1_Init+0x74>)
 80007e6:	f002 fc32 	bl	800304e <HAL_I2CEx_ConfigDigitalFilter>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80007f0:	f000 fc22 	bl	8001038 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007f4:	bf00      	nop
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	200000dc 	.word	0x200000dc
 80007fc:	40005400 	.word	0x40005400
 8000800:	000186a0 	.word	0x000186a0

08000804 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b08a      	sub	sp, #40	; 0x28
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800080c:	f107 0314 	add.w	r3, r7, #20
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
 8000814:	605a      	str	r2, [r3, #4]
 8000816:	609a      	str	r2, [r3, #8]
 8000818:	60da      	str	r2, [r3, #12]
 800081a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a19      	ldr	r2, [pc, #100]	; (8000888 <HAL_I2C_MspInit+0x84>)
 8000822:	4293      	cmp	r3, r2
 8000824:	d12c      	bne.n	8000880 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	613b      	str	r3, [r7, #16]
 800082a:	4b18      	ldr	r3, [pc, #96]	; (800088c <HAL_I2C_MspInit+0x88>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	4a17      	ldr	r2, [pc, #92]	; (800088c <HAL_I2C_MspInit+0x88>)
 8000830:	f043 0302 	orr.w	r3, r3, #2
 8000834:	6313      	str	r3, [r2, #48]	; 0x30
 8000836:	4b15      	ldr	r3, [pc, #84]	; (800088c <HAL_I2C_MspInit+0x88>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	f003 0302 	and.w	r3, r3, #2
 800083e:	613b      	str	r3, [r7, #16]
 8000840:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000842:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000846:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000848:	2312      	movs	r3, #18
 800084a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800084c:	2301      	movs	r3, #1
 800084e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000850:	2303      	movs	r3, #3
 8000852:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000854:	2304      	movs	r3, #4
 8000856:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000858:	f107 0314 	add.w	r3, r7, #20
 800085c:	4619      	mov	r1, r3
 800085e:	480c      	ldr	r0, [pc, #48]	; (8000890 <HAL_I2C_MspInit+0x8c>)
 8000860:	f001 fc64 	bl	800212c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000864:	2300      	movs	r3, #0
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	4b08      	ldr	r3, [pc, #32]	; (800088c <HAL_I2C_MspInit+0x88>)
 800086a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800086c:	4a07      	ldr	r2, [pc, #28]	; (800088c <HAL_I2C_MspInit+0x88>)
 800086e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000872:	6413      	str	r3, [r2, #64]	; 0x40
 8000874:	4b05      	ldr	r3, [pc, #20]	; (800088c <HAL_I2C_MspInit+0x88>)
 8000876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000878:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800087c:	60fb      	str	r3, [r7, #12]
 800087e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000880:	bf00      	nop
 8000882:	3728      	adds	r7, #40	; 0x28
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	40005400 	.word	0x40005400
 800088c:	40023800 	.word	0x40023800
 8000890:	40020400 	.word	0x40020400

08000894 <__io_putchar>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MX_NVIC_Init(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch) {
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, &ch, 1, 100);
 800089c:	1d39      	adds	r1, r7, #4
 800089e:	2364      	movs	r3, #100	; 0x64
 80008a0:	2201      	movs	r2, #1
 80008a2:	4804      	ldr	r0, [pc, #16]	; (80008b4 <__io_putchar+0x20>)
 80008a4:	f004 fa47 	bl	8004d36 <HAL_UART_Transmit>
	return ch;
 80008a8:	687b      	ldr	r3, [r7, #4]
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	2000027c 	.word	0x2000027c

080008b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008be:	f000 fe77 	bl	80015b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008c2:	f000 f921 	bl	8000b08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008c6:	f7ff ff03 	bl	80006d0 <MX_GPIO_Init>
  MX_RTC_Init();
 80008ca:	f000 fbbb 	bl	8001044 <MX_RTC_Init>
  MX_I2C1_Init();
 80008ce:	f7ff ff59 	bl	8000784 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80008d2:	f000 fdd1 	bl	8001478 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80008d6:	f7ff fe65 	bl	80005a4 <MX_ADC1_Init>
  MX_TIM3_Init();
 80008da:	f000 fd5d 	bl	8001398 <MX_TIM3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80008de:	f000 f985 	bl	8000bec <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim3);
 80008e2:	4873      	ldr	r0, [pc, #460]	; (8000ab0 <main+0x1f8>)
 80008e4:	f003 fda8 	bl	8004438 <HAL_TIM_Base_Start_IT>
//  HAL_UART_Receive_IT(&huart3, &rx, 1);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	init();
 80008e8:	f000 faf6 	bl	8000ed8 <init>
	LCD_Init(LCD_ADDR);
 80008ec:	204e      	movs	r0, #78	; 0x4e
 80008ee:	f000 fabb 	bl	8000e68 <LCD_Init>
//	LCD_SendCommand(LCD_ADDR, 0b00000001);

	while (1) {
		HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 80008f2:	2201      	movs	r2, #1
 80008f4:	496f      	ldr	r1, [pc, #444]	; (8000ab4 <main+0x1fc>)
 80008f6:	4870      	ldr	r0, [pc, #448]	; (8000ab8 <main+0x200>)
 80008f8:	f003 fb60 	bl	8003fbc <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 80008fc:	2201      	movs	r2, #1
 80008fe:	496f      	ldr	r1, [pc, #444]	; (8000abc <main+0x204>)
 8000900:	486d      	ldr	r0, [pc, #436]	; (8000ab8 <main+0x200>)
 8000902:	f003 fc3d 	bl	8004180 <HAL_RTC_GetDate>
		HAL_ADC_Start(&hadc1);
 8000906:	486e      	ldr	r0, [pc, #440]	; (8000ac0 <main+0x208>)
 8000908:	f000 ff2c 	bl	8001764 <HAL_ADC_Start>

		sprintf(Time, " %s %02x : %02x : %02x", ampm[sTime.TimeFormat],
 800090c:	4b69      	ldr	r3, [pc, #420]	; (8000ab4 <main+0x1fc>)
 800090e:	78db      	ldrb	r3, [r3, #3]
 8000910:	461a      	mov	r2, r3
 8000912:	4613      	mov	r3, r2
 8000914:	005b      	lsls	r3, r3, #1
 8000916:	4413      	add	r3, r2
 8000918:	4a6a      	ldr	r2, [pc, #424]	; (8000ac4 <main+0x20c>)
 800091a:	441a      	add	r2, r3
				sTime.Hours, sTime.Minutes, sTime.Seconds);
 800091c:	4b65      	ldr	r3, [pc, #404]	; (8000ab4 <main+0x1fc>)
 800091e:	781b      	ldrb	r3, [r3, #0]
		sprintf(Time, " %s %02x : %02x : %02x", ampm[sTime.TimeFormat],
 8000920:	4618      	mov	r0, r3
				sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000922:	4b64      	ldr	r3, [pc, #400]	; (8000ab4 <main+0x1fc>)
 8000924:	785b      	ldrb	r3, [r3, #1]
		sprintf(Time, " %s %02x : %02x : %02x", ampm[sTime.TimeFormat],
 8000926:	4619      	mov	r1, r3
				sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000928:	4b62      	ldr	r3, [pc, #392]	; (8000ab4 <main+0x1fc>)
 800092a:	789b      	ldrb	r3, [r3, #2]
		sprintf(Time, " %s %02x : %02x : %02x", ampm[sTime.TimeFormat],
 800092c:	9301      	str	r3, [sp, #4]
 800092e:	9100      	str	r1, [sp, #0]
 8000930:	4603      	mov	r3, r0
 8000932:	4965      	ldr	r1, [pc, #404]	; (8000ac8 <main+0x210>)
 8000934:	4865      	ldr	r0, [pc, #404]	; (8000acc <main+0x214>)
 8000936:	f005 fab9 	bl	8005eac <siprintf>

		// LCD ¿≠¡Ÿ
		LCD_SendCommand(LCD_ADDR, 0b10000000);
 800093a:	2180      	movs	r1, #128	; 0x80
 800093c:	204e      	movs	r0, #78	; 0x4e
 800093e:	f000 fa6f 	bl	8000e20 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, " Park Jung Hwan");
 8000942:	4963      	ldr	r1, [pc, #396]	; (8000ad0 <main+0x218>)
 8000944:	204e      	movs	r0, #78	; 0x4e
 8000946:	f000 faac 	bl	8000ea2 <LCD_SendString>

		// LCD æ∆∑ß¡Ÿ
		LCD_SendCommand(LCD_ADDR, 0b11000000);
 800094a:	21c0      	movs	r1, #192	; 0xc0
 800094c:	204e      	movs	r0, #78	; 0x4e
 800094e:	f000 fa67 	bl	8000e20 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, Time);
 8000952:	495e      	ldr	r1, [pc, #376]	; (8000acc <main+0x214>)
 8000954:	204e      	movs	r0, #78	; 0x4e
 8000956:	f000 faa4 	bl	8000ea2 <LCD_SendString>


		//Set Time loop
		while (mode == 1) {
 800095a:	e013      	b.n	8000984 <main+0xcc>

			if (rising_edge >= 1 && falling_edge >= 1) {
 800095c:	4b5d      	ldr	r3, [pc, #372]	; (8000ad4 <main+0x21c>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d00f      	beq.n	8000984 <main+0xcc>
 8000964:	4b5c      	ldr	r3, [pc, #368]	; (8000ad8 <main+0x220>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d00b      	beq.n	8000984 <main+0xcc>
				rising_edge = 0;
 800096c:	4b59      	ldr	r3, [pc, #356]	; (8000ad4 <main+0x21c>)
 800096e:	2200      	movs	r2, #0
 8000970:	701a      	strb	r2, [r3, #0]
				falling_edge = 0;
 8000972:	4b59      	ldr	r3, [pc, #356]	; (8000ad8 <main+0x220>)
 8000974:	2200      	movs	r2, #0
 8000976:	701a      	strb	r2, [r3, #0]
				mode = 0;
 8000978:	4b58      	ldr	r3, [pc, #352]	; (8000adc <main+0x224>)
 800097a:	2200      	movs	r2, #0
 800097c:	701a      	strb	r2, [r3, #0]
				printf("mode reset\r\n");
 800097e:	4858      	ldr	r0, [pc, #352]	; (8000ae0 <main+0x228>)
 8000980:	f005 fa58 	bl	8005e34 <puts>
		while (mode == 1) {
 8000984:	4b55      	ldr	r3, [pc, #340]	; (8000adc <main+0x224>)
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	2b01      	cmp	r3, #1
 800098a:	d0e7      	beq.n	800095c <main+0xa4>
//			}

		}

		//AL loop
		while (mode == 2) {
 800098c:	e013      	b.n	80009b6 <main+0xfe>

			if (rising_edge >= 1 && falling_edge >= 1) {
 800098e:	4b51      	ldr	r3, [pc, #324]	; (8000ad4 <main+0x21c>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d00f      	beq.n	80009b6 <main+0xfe>
 8000996:	4b50      	ldr	r3, [pc, #320]	; (8000ad8 <main+0x220>)
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d00b      	beq.n	80009b6 <main+0xfe>
				rising_edge = 0;
 800099e:	4b4d      	ldr	r3, [pc, #308]	; (8000ad4 <main+0x21c>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	701a      	strb	r2, [r3, #0]
				falling_edge = 0;
 80009a4:	4b4c      	ldr	r3, [pc, #304]	; (8000ad8 <main+0x220>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	701a      	strb	r2, [r3, #0]
				mode = 0;
 80009aa:	4b4c      	ldr	r3, [pc, #304]	; (8000adc <main+0x224>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	701a      	strb	r2, [r3, #0]
				printf("mode reset\r\n");
 80009b0:	484b      	ldr	r0, [pc, #300]	; (8000ae0 <main+0x228>)
 80009b2:	f005 fa3f 	bl	8005e34 <puts>
		while (mode == 2) {
 80009b6:	4b49      	ldr	r3, [pc, #292]	; (8000adc <main+0x224>)
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	2b02      	cmp	r3, #2
 80009bc:	d0e7      	beq.n	800098e <main+0xd6>


		}

		//Song choice loop
		while (mode == 3) {
 80009be:	e013      	b.n	80009e8 <main+0x130>

			if (rising_edge >= 1 && falling_edge >= 1) {
 80009c0:	4b44      	ldr	r3, [pc, #272]	; (8000ad4 <main+0x21c>)
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d00f      	beq.n	80009e8 <main+0x130>
 80009c8:	4b43      	ldr	r3, [pc, #268]	; (8000ad8 <main+0x220>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d00b      	beq.n	80009e8 <main+0x130>
				rising_edge = 0;
 80009d0:	4b40      	ldr	r3, [pc, #256]	; (8000ad4 <main+0x21c>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	701a      	strb	r2, [r3, #0]
				falling_edge = 0;
 80009d6:	4b40      	ldr	r3, [pc, #256]	; (8000ad8 <main+0x220>)
 80009d8:	2200      	movs	r2, #0
 80009da:	701a      	strb	r2, [r3, #0]
				mode = 0;
 80009dc:	4b3f      	ldr	r3, [pc, #252]	; (8000adc <main+0x224>)
 80009de:	2200      	movs	r2, #0
 80009e0:	701a      	strb	r2, [r3, #0]
				printf("mode reset\r\n");
 80009e2:	483f      	ldr	r0, [pc, #252]	; (8000ae0 <main+0x228>)
 80009e4:	f005 fa26 	bl	8005e34 <puts>
		while (mode == 3) {
 80009e8:	4b3c      	ldr	r3, [pc, #240]	; (8000adc <main+0x224>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	2b03      	cmp	r3, #3
 80009ee:	d0e7      	beq.n	80009c0 <main+0x108>


		}

		//mode ∏¶ ¡§«ÿ¡÷¥¬ while loop
		while (rising_edge >= 1) {
 80009f0:	e04d      	b.n	8000a8e <main+0x1d6>
			cur_tick = HAL_GetTick();
 80009f2:	f000 fe43 	bl	800167c <HAL_GetTick>
 80009f6:	4603      	mov	r3, r0
 80009f8:	4a3a      	ldr	r2, [pc, #232]	; (8000ae4 <main+0x22c>)
 80009fa:	6013      	str	r3, [r2, #0]
			tick_gap = cur_tick - start_tick;
 80009fc:	4b39      	ldr	r3, [pc, #228]	; (8000ae4 <main+0x22c>)
 80009fe:	681a      	ldr	r2, [r3, #0]
 8000a00:	4b39      	ldr	r3, [pc, #228]	; (8000ae8 <main+0x230>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	1ad3      	subs	r3, r2, r3
 8000a06:	4a39      	ldr	r2, [pc, #228]	; (8000aec <main+0x234>)
 8000a08:	6013      	str	r3, [r2, #0]

			if (tick_gap >= 300) {
 8000a0a:	4b38      	ldr	r3, [pc, #224]	; (8000aec <main+0x234>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000a12:	d33c      	bcc.n	8000a8e <main+0x1d6>

				if (rising_edge == 1 && falling_edge >= 1) {
 8000a14:	4b2f      	ldr	r3, [pc, #188]	; (8000ad4 <main+0x21c>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d10f      	bne.n	8000a3c <main+0x184>
 8000a1c:	4b2e      	ldr	r3, [pc, #184]	; (8000ad8 <main+0x220>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d00b      	beq.n	8000a3c <main+0x184>
					rising_edge = 0;
 8000a24:	4b2b      	ldr	r3, [pc, #172]	; (8000ad4 <main+0x21c>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	701a      	strb	r2, [r3, #0]
					falling_edge = 0;
 8000a2a:	4b2b      	ldr	r3, [pc, #172]	; (8000ad8 <main+0x220>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	701a      	strb	r2, [r3, #0]
					mode = 1;
 8000a30:	4b2a      	ldr	r3, [pc, #168]	; (8000adc <main+0x224>)
 8000a32:	2201      	movs	r2, #1
 8000a34:	701a      	strb	r2, [r3, #0]
					printf("one click==========================\r\n");
 8000a36:	482e      	ldr	r0, [pc, #184]	; (8000af0 <main+0x238>)
 8000a38:	f005 f9fc 	bl	8005e34 <puts>
				}
				if (rising_edge >= 2 && falling_edge >= 1) {
 8000a3c:	4b25      	ldr	r3, [pc, #148]	; (8000ad4 <main+0x21c>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	2b01      	cmp	r3, #1
 8000a42:	d90f      	bls.n	8000a64 <main+0x1ac>
 8000a44:	4b24      	ldr	r3, [pc, #144]	; (8000ad8 <main+0x220>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d00b      	beq.n	8000a64 <main+0x1ac>
					rising_edge = 0;
 8000a4c:	4b21      	ldr	r3, [pc, #132]	; (8000ad4 <main+0x21c>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	701a      	strb	r2, [r3, #0]
					falling_edge = 0;
 8000a52:	4b21      	ldr	r3, [pc, #132]	; (8000ad8 <main+0x220>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	701a      	strb	r2, [r3, #0]
					mode = 2;
 8000a58:	4b20      	ldr	r3, [pc, #128]	; (8000adc <main+0x224>)
 8000a5a:	2202      	movs	r2, #2
 8000a5c:	701a      	strb	r2, [r3, #0]
					printf("two click++++++++++++++++++++++++++\r\n");
 8000a5e:	4825      	ldr	r0, [pc, #148]	; (8000af4 <main+0x23c>)
 8000a60:	f005 f9e8 	bl	8005e34 <puts>
				}
				if (tick_gap >= 2000 && falling_edge == 0) {
 8000a64:	4b21      	ldr	r3, [pc, #132]	; (8000aec <main+0x234>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000a6c:	d30f      	bcc.n	8000a8e <main+0x1d6>
 8000a6e:	4b1a      	ldr	r3, [pc, #104]	; (8000ad8 <main+0x220>)
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d10b      	bne.n	8000a8e <main+0x1d6>
					rising_edge = 0;
 8000a76:	4b17      	ldr	r3, [pc, #92]	; (8000ad4 <main+0x21c>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	701a      	strb	r2, [r3, #0]
					falling_edge = 0;
 8000a7c:	4b16      	ldr	r3, [pc, #88]	; (8000ad8 <main+0x220>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	701a      	strb	r2, [r3, #0]
					mode = 3;
 8000a82:	4b16      	ldr	r3, [pc, #88]	; (8000adc <main+0x224>)
 8000a84:	2203      	movs	r2, #3
 8000a86:	701a      	strb	r2, [r3, #0]
					printf("long click//////////////////////////\r\n");
 8000a88:	481b      	ldr	r0, [pc, #108]	; (8000af8 <main+0x240>)
 8000a8a:	f005 f9d3 	bl	8005e34 <puts>
		while (rising_edge >= 1) {
 8000a8e:	4b11      	ldr	r3, [pc, #68]	; (8000ad4 <main+0x21c>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d1ad      	bne.n	80009f2 <main+0x13a>
				}
			}
		}

		memset(buf, 0, sizeof(buf));
 8000a96:	2250      	movs	r2, #80	; 0x50
 8000a98:	2100      	movs	r1, #0
 8000a9a:	4818      	ldr	r0, [pc, #96]	; (8000afc <main+0x244>)
 8000a9c:	f005 f93c 	bl	8005d18 <memset>
		sprintf(buf, "%d\r\n", ADC_value);
 8000aa0:	4b17      	ldr	r3, [pc, #92]	; (8000b00 <main+0x248>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	4917      	ldr	r1, [pc, #92]	; (8000b04 <main+0x24c>)
 8000aa8:	4814      	ldr	r0, [pc, #80]	; (8000afc <main+0x244>)
 8000aaa:	f005 f9ff 	bl	8005eac <siprintf>
	while (1) {
 8000aae:	e720      	b.n	80008f2 <main+0x3a>
 8000ab0:	20000234 	.word	0x20000234
 8000ab4:	200001a8 	.word	0x200001a8
 8000ab8:	20000210 	.word	0x20000210
 8000abc:	200001bc 	.word	0x200001bc
 8000ac0:	20000094 	.word	0x20000094
 8000ac4:	20000000 	.word	0x20000000
 8000ac8:	08007168 	.word	0x08007168
 8000acc:	20000144 	.word	0x20000144
 8000ad0:	08007180 	.word	0x08007180
 8000ad4:	20000131 	.word	0x20000131
 8000ad8:	20000132 	.word	0x20000132
 8000adc:	20000133 	.word	0x20000133
 8000ae0:	08007190 	.word	0x08007190
 8000ae4:	20000138 	.word	0x20000138
 8000ae8:	20000134 	.word	0x20000134
 8000aec:	2000013c 	.word	0x2000013c
 8000af0:	0800719c 	.word	0x0800719c
 8000af4:	080071c4 	.word	0x080071c4
 8000af8:	080071ec 	.word	0x080071ec
 8000afc:	200001c0 	.word	0x200001c0
 8000b00:	20000140 	.word	0x20000140
 8000b04:	08007214 	.word	0x08007214

08000b08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b094      	sub	sp, #80	; 0x50
 8000b0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b0e:	f107 0320 	add.w	r3, r7, #32
 8000b12:	2230      	movs	r2, #48	; 0x30
 8000b14:	2100      	movs	r1, #0
 8000b16:	4618      	mov	r0, r3
 8000b18:	f005 f8fe 	bl	8005d18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b1c:	f107 030c 	add.w	r3, r7, #12
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	605a      	str	r2, [r3, #4]
 8000b26:	609a      	str	r2, [r3, #8]
 8000b28:	60da      	str	r2, [r3, #12]
 8000b2a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	60bb      	str	r3, [r7, #8]
 8000b30:	4b2c      	ldr	r3, [pc, #176]	; (8000be4 <SystemClock_Config+0xdc>)
 8000b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b34:	4a2b      	ldr	r2, [pc, #172]	; (8000be4 <SystemClock_Config+0xdc>)
 8000b36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b3a:	6413      	str	r3, [r2, #64]	; 0x40
 8000b3c:	4b29      	ldr	r3, [pc, #164]	; (8000be4 <SystemClock_Config+0xdc>)
 8000b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b44:	60bb      	str	r3, [r7, #8]
 8000b46:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b48:	2300      	movs	r3, #0
 8000b4a:	607b      	str	r3, [r7, #4]
 8000b4c:	4b26      	ldr	r3, [pc, #152]	; (8000be8 <SystemClock_Config+0xe0>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a25      	ldr	r2, [pc, #148]	; (8000be8 <SystemClock_Config+0xe0>)
 8000b52:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000b56:	6013      	str	r3, [r2, #0]
 8000b58:	4b23      	ldr	r3, [pc, #140]	; (8000be8 <SystemClock_Config+0xe0>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b60:	607b      	str	r3, [r7, #4]
 8000b62:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000b64:	2306      	movs	r3, #6
 8000b66:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000b68:	2301      	movs	r3, #1
 8000b6a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b70:	2310      	movs	r3, #16
 8000b72:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b74:	2302      	movs	r3, #2
 8000b76:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b7c:	2308      	movs	r3, #8
 8000b7e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000b80:	23b4      	movs	r3, #180	; 0xb4
 8000b82:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b84:	2302      	movs	r3, #2
 8000b86:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b88:	2304      	movs	r3, #4
 8000b8a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b8c:	f107 0320 	add.w	r3, r7, #32
 8000b90:	4618      	mov	r0, r3
 8000b92:	f002 faeb 	bl	800316c <HAL_RCC_OscConfig>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000b9c:	f000 fa4c 	bl	8001038 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000ba0:	f002 fa94 	bl	80030cc <HAL_PWREx_EnableOverDrive>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000baa:	f000 fa45 	bl	8001038 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bae:	230f      	movs	r3, #15
 8000bb0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000bba:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000bbe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000bc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bc4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000bc6:	f107 030c 	add.w	r3, r7, #12
 8000bca:	2105      	movs	r1, #5
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f002 fd45 	bl	800365c <HAL_RCC_ClockConfig>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000bd8:	f000 fa2e 	bl	8001038 <Error_Handler>
  }
}
 8000bdc:	bf00      	nop
 8000bde:	3750      	adds	r7, #80	; 0x50
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	40023800 	.word	0x40023800
 8000be8:	40007000 	.word	0x40007000

08000bec <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	2027      	movs	r0, #39	; 0x27
 8000bf6:	f001 f9d0 	bl	8001f9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000bfa:	2027      	movs	r0, #39	; 0x27
 8000bfc:	f001 f9e9 	bl	8001fd2 <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000c00:	2200      	movs	r2, #0
 8000c02:	2100      	movs	r1, #0
 8000c04:	2028      	movs	r0, #40	; 0x28
 8000c06:	f001 f9c8 	bl	8001f9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c0a:	2028      	movs	r0, #40	; 0x28
 8000c0c:	f001 f9e1 	bl	8001fd2 <HAL_NVIC_EnableIRQ>
  /* TIM3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000c10:	2200      	movs	r2, #0
 8000c12:	2100      	movs	r1, #0
 8000c14:	201d      	movs	r0, #29
 8000c16:	f001 f9c0 	bl	8001f9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000c1a:	201d      	movs	r0, #29
 8000c1c:	f001 f9d9 	bl	8001fd2 <HAL_NVIC_EnableIRQ>
}
 8000c20:	bf00      	nop
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <button_status>:

/* USER CODE BEGIN 4 */
ADC_StatusTypeDef button_status(uint32_t value) {
 8000c24:	b480      	push	{r7}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]

	if (value < 100)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2b63      	cmp	r3, #99	; 0x63
 8000c30:	d801      	bhi.n	8000c36 <button_status+0x12>
		return UP;
 8000c32:	2302      	movs	r3, #2
 8000c34:	e02a      	b.n	8000c8c <button_status+0x68>
	if (800 < value && value < 900)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8000c3c:	d905      	bls.n	8000c4a <button_status+0x26>
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8000c44:	d201      	bcs.n	8000c4a <button_status+0x26>
		return DOWN;
 8000c46:	2303      	movs	r3, #3
 8000c48:	e020      	b.n	8000c8c <button_status+0x68>
	if (1800 < value && value < 2000)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8000c50:	d905      	bls.n	8000c5e <button_status+0x3a>
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000c58:	d201      	bcs.n	8000c5e <button_status+0x3a>
		return LEFT;
 8000c5a:	2304      	movs	r3, #4
 8000c5c:	e016      	b.n	8000c8c <button_status+0x68>
	if (2800 < value && value < 3000)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	f5b3 6f2f 	cmp.w	r3, #2800	; 0xaf0
 8000c64:	d906      	bls.n	8000c74 <button_status+0x50>
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d801      	bhi.n	8000c74 <button_status+0x50>
		return RIGHT;
 8000c70:	2305      	movs	r3, #5
 8000c72:	e00b      	b.n	8000c8c <button_status+0x68>
	if (4000 < value && value < 5000)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000c7a:	d906      	bls.n	8000c8a <button_status+0x66>
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	f241 3287 	movw	r2, #4999	; 0x1387
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d801      	bhi.n	8000c8a <button_status+0x66>
		return SELECT;
 8000c86:	2301      	movs	r3, #1
 8000c88:	e000      	b.n	8000c8c <button_status+0x68>

	return NONE;
 8000c8a:	2300      	movs	r3, #0
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	370c      	adds	r7, #12
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr

08000c98 <I2C_Scan>:

void I2C_Scan() {
 8000c98:	b5b0      	push	{r4, r5, r7, lr}
 8000c9a:	b096      	sub	sp, #88	; 0x58
 8000c9c:	af00      	add	r7, sp, #0
	char info[] = "Scanning I2C bus...\r\n";
 8000c9e:	4b2e      	ldr	r3, [pc, #184]	; (8000d58 <I2C_Scan+0xc0>)
 8000ca0:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8000ca4:	461d      	mov	r5, r3
 8000ca6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ca8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000caa:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000cae:	6020      	str	r0, [r4, #0]
 8000cb0:	3404      	adds	r4, #4
 8000cb2:	8021      	strh	r1, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t*) info, strlen(info), HAL_MAX_DELAY);
 8000cb4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f7ff fa99 	bl	80001f0 <strlen>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	b29a      	uxth	r2, r3
 8000cc2:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8000cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cca:	4824      	ldr	r0, [pc, #144]	; (8000d5c <I2C_Scan+0xc4>)
 8000ccc:	f004 f833 	bl	8004d36 <HAL_UART_Transmit>


	for (uint16_t i = 0; i < 128; i++) {
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8000cd6:	e030      	b.n	8000d3a <I2C_Scan+0xa2>
		res = HAL_I2C_IsDeviceReady(&hi2c1, i << 1, 1, 10);
 8000cd8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8000cdc:	005b      	lsls	r3, r3, #1
 8000cde:	b299      	uxth	r1, r3
 8000ce0:	230a      	movs	r3, #10
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	481e      	ldr	r0, [pc, #120]	; (8000d60 <I2C_Scan+0xc8>)
 8000ce6:	f001 fe3f 	bl	8002968 <HAL_I2C_IsDeviceReady>
 8000cea:	4603      	mov	r3, r0
 8000cec:	461a      	mov	r2, r3
 8000cee:	4b1d      	ldr	r3, [pc, #116]	; (8000d64 <I2C_Scan+0xcc>)
 8000cf0:	701a      	strb	r2, [r3, #0]
		if (res == HAL_OK) {
 8000cf2:	4b1c      	ldr	r3, [pc, #112]	; (8000d64 <I2C_Scan+0xcc>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d113      	bne.n	8000d22 <I2C_Scan+0x8a>
			char msg[64];
			snprintf(msg, sizeof(msg), "0x%02X", i);
 8000cfa:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8000cfe:	4638      	mov	r0, r7
 8000d00:	4a19      	ldr	r2, [pc, #100]	; (8000d68 <I2C_Scan+0xd0>)
 8000d02:	2140      	movs	r1, #64	; 0x40
 8000d04:	f005 f89e 	bl	8005e44 <sniprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg, strlen(msg),
 8000d08:	463b      	mov	r3, r7
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f7ff fa70 	bl	80001f0 <strlen>
 8000d10:	4603      	mov	r3, r0
 8000d12:	b29a      	uxth	r2, r3
 8000d14:	4639      	mov	r1, r7
 8000d16:	f04f 33ff 	mov.w	r3, #4294967295
 8000d1a:	4810      	ldr	r0, [pc, #64]	; (8000d5c <I2C_Scan+0xc4>)
 8000d1c:	f004 f80b 	bl	8004d36 <HAL_UART_Transmit>
 8000d20:	e006      	b.n	8000d30 <I2C_Scan+0x98>
			HAL_MAX_DELAY);
		} else {
			HAL_UART_Transmit(&huart3, (uint8_t*) ".", 1, HAL_MAX_DELAY);
 8000d22:	f04f 33ff 	mov.w	r3, #4294967295
 8000d26:	2201      	movs	r2, #1
 8000d28:	4910      	ldr	r1, [pc, #64]	; (8000d6c <I2C_Scan+0xd4>)
 8000d2a:	480c      	ldr	r0, [pc, #48]	; (8000d5c <I2C_Scan+0xc4>)
 8000d2c:	f004 f803 	bl	8004d36 <HAL_UART_Transmit>
	for (uint16_t i = 0; i < 128; i++) {
 8000d30:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8000d34:	3301      	adds	r3, #1
 8000d36:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8000d3a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8000d3e:	2b7f      	cmp	r3, #127	; 0x7f
 8000d40:	d9ca      	bls.n	8000cd8 <I2C_Scan+0x40>
		}
	}

	HAL_UART_Transmit(&huart3, (uint8_t*) "\r\n", 2, HAL_MAX_DELAY);
 8000d42:	f04f 33ff 	mov.w	r3, #4294967295
 8000d46:	2202      	movs	r2, #2
 8000d48:	4909      	ldr	r1, [pc, #36]	; (8000d70 <I2C_Scan+0xd8>)
 8000d4a:	4804      	ldr	r0, [pc, #16]	; (8000d5c <I2C_Scan+0xc4>)
 8000d4c:	f003 fff3 	bl	8004d36 <HAL_UART_Transmit>
}
 8000d50:	bf00      	nop
 8000d52:	3758      	adds	r7, #88	; 0x58
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bdb0      	pop	{r4, r5, r7, pc}
 8000d58:	0800722c 	.word	0x0800722c
 8000d5c:	2000027c 	.word	0x2000027c
 8000d60:	200000dc 	.word	0x200000dc
 8000d64:	20000130 	.word	0x20000130
 8000d68:	0800721c 	.word	0x0800721c
 8000d6c:	08007224 	.word	0x08007224
 8000d70:	08007228 	.word	0x08007228

08000d74 <LCD_SendInternal>:

HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data,
		uint8_t flags) {
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b086      	sub	sp, #24
 8000d78:	af02      	add	r7, sp, #8
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	71fb      	strb	r3, [r7, #7]
 8000d7e:	460b      	mov	r3, r1
 8000d80:	71bb      	strb	r3, [r7, #6]
 8000d82:	4613      	mov	r3, r2
 8000d84:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef res;
	for (;;) {
		res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8000d86:	79fb      	ldrb	r3, [r7, #7]
 8000d88:	b299      	uxth	r1, r3
 8000d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d8e:	2201      	movs	r2, #1
 8000d90:	4822      	ldr	r0, [pc, #136]	; (8000e1c <LCD_SendInternal+0xa8>)
 8000d92:	f001 fde9 	bl	8002968 <HAL_I2C_IsDeviceReady>
 8000d96:	4603      	mov	r3, r0
 8000d98:	73fb      	strb	r3, [r7, #15]
		if (res == HAL_OK)
 8000d9a:	7bfb      	ldrb	r3, [r7, #15]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d000      	beq.n	8000da2 <LCD_SendInternal+0x2e>
		res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8000da0:	e7f1      	b.n	8000d86 <LCD_SendInternal+0x12>
			break;
 8000da2:	bf00      	nop
	}

	uint8_t up = data & 0xF0;
 8000da4:	79bb      	ldrb	r3, [r7, #6]
 8000da6:	f023 030f 	bic.w	r3, r3, #15
 8000daa:	73bb      	strb	r3, [r7, #14]
	uint8_t lo = (data << 4) & 0xF0;
 8000dac:	79bb      	ldrb	r3, [r7, #6]
 8000dae:	011b      	lsls	r3, r3, #4
 8000db0:	737b      	strb	r3, [r7, #13]

	uint8_t data_arr[4];
	data_arr[0] = up | flags | BACKLIGHT | PIN_EN;
 8000db2:	7bba      	ldrb	r2, [r7, #14]
 8000db4:	797b      	ldrb	r3, [r7, #5]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	f043 030c 	orr.w	r3, r3, #12
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	723b      	strb	r3, [r7, #8]
	data_arr[1] = up | flags | BACKLIGHT;
 8000dc2:	7bba      	ldrb	r2, [r7, #14]
 8000dc4:	797b      	ldrb	r3, [r7, #5]
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	b2db      	uxtb	r3, r3
 8000dca:	f043 0308 	orr.w	r3, r3, #8
 8000dce:	b2db      	uxtb	r3, r3
 8000dd0:	727b      	strb	r3, [r7, #9]
	data_arr[2] = lo | flags | BACKLIGHT | PIN_EN;
 8000dd2:	7b7a      	ldrb	r2, [r7, #13]
 8000dd4:	797b      	ldrb	r3, [r7, #5]
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	b2db      	uxtb	r3, r3
 8000dda:	f043 030c 	orr.w	r3, r3, #12
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	72bb      	strb	r3, [r7, #10]
	data_arr[3] = lo | flags | BACKLIGHT;
 8000de2:	7b7a      	ldrb	r2, [r7, #13]
 8000de4:	797b      	ldrb	r3, [r7, #5]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	f043 0308 	orr.w	r3, r3, #8
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	72fb      	strb	r3, [r7, #11]

	res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr),
 8000df2:	79fb      	ldrb	r3, [r7, #7]
 8000df4:	b299      	uxth	r1, r3
 8000df6:	f107 0208 	add.w	r2, r7, #8
 8000dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8000dfe:	9300      	str	r3, [sp, #0]
 8000e00:	2304      	movs	r3, #4
 8000e02:	4806      	ldr	r0, [pc, #24]	; (8000e1c <LCD_SendInternal+0xa8>)
 8000e04:	f001 fcb2 	bl	800276c <HAL_I2C_Master_Transmit>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	73fb      	strb	r3, [r7, #15]
	HAL_MAX_DELAY);
	HAL_Delay(LCD_DELAY_MS);
 8000e0c:	2005      	movs	r0, #5
 8000e0e:	f000 fc41 	bl	8001694 <HAL_Delay>
	return res;
 8000e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3710      	adds	r7, #16
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	200000dc 	.word	0x200000dc

08000e20 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd) {
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	460a      	mov	r2, r1
 8000e2a:	71fb      	strb	r3, [r7, #7]
 8000e2c:	4613      	mov	r3, r2
 8000e2e:	71bb      	strb	r3, [r7, #6]
	LCD_SendInternal(lcd_addr, cmd, 0);
 8000e30:	79b9      	ldrb	r1, [r7, #6]
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	2200      	movs	r2, #0
 8000e36:	4618      	mov	r0, r3
 8000e38:	f7ff ff9c 	bl	8000d74 <LCD_SendInternal>
}
 8000e3c:	bf00      	nop
 8000e3e:	3708      	adds	r7, #8
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <LCD_SendData>:

void LCD_SendData(uint8_t lcd_addr, uint8_t data) {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	460a      	mov	r2, r1
 8000e4e:	71fb      	strb	r3, [r7, #7]
 8000e50:	4613      	mov	r3, r2
 8000e52:	71bb      	strb	r3, [r7, #6]
	LCD_SendInternal(lcd_addr, data, PIN_RS);
 8000e54:	79b9      	ldrb	r1, [r7, #6]
 8000e56:	79fb      	ldrb	r3, [r7, #7]
 8000e58:	2201      	movs	r2, #1
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f7ff ff8a 	bl	8000d74 <LCD_SendInternal>
}
 8000e60:	bf00      	nop
 8000e62:	3708      	adds	r7, #8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <LCD_Init>:

void LCD_Init(uint8_t lcd_addr) {
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	71fb      	strb	r3, [r7, #7]
	// 4-bit mode, 2 lines, 5x7 format
	LCD_SendCommand(lcd_addr, 0b00110000);
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	2130      	movs	r1, #48	; 0x30
 8000e76:	4618      	mov	r0, r3
 8000e78:	f7ff ffd2 	bl	8000e20 <LCD_SendCommand>
	// display & cursor home (keep this!)
	LCD_SendCommand(lcd_addr, 0b00000010);
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	2102      	movs	r1, #2
 8000e80:	4618      	mov	r0, r3
 8000e82:	f7ff ffcd 	bl	8000e20 <LCD_SendCommand>
	// display on, right shift, underline off, blink off
	LCD_SendCommand(lcd_addr, 0b00001100);
 8000e86:	79fb      	ldrb	r3, [r7, #7]
 8000e88:	210c      	movs	r1, #12
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff ffc8 	bl	8000e20 <LCD_SendCommand>
	// clear display (optional here)
	LCD_SendCommand(lcd_addr, 0b00000001);
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	2101      	movs	r1, #1
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff ffc3 	bl	8000e20 <LCD_SendCommand>
}
 8000e9a:	bf00      	nop
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}

08000ea2 <LCD_SendString>:

void LCD_SendString(uint8_t lcd_addr, char *str) {
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b082      	sub	sp, #8
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	6039      	str	r1, [r7, #0]
 8000eac:	71fb      	strb	r3, [r7, #7]
	while (*str) {
 8000eae:	e009      	b.n	8000ec4 <LCD_SendString+0x22>
		LCD_SendData(lcd_addr, (uint8_t) (*str));
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	781a      	ldrb	r2, [r3, #0]
 8000eb4:	79fb      	ldrb	r3, [r7, #7]
 8000eb6:	4611      	mov	r1, r2
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f7ff ffc3 	bl	8000e44 <LCD_SendData>
		str++;
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	603b      	str	r3, [r7, #0]
	while (*str) {
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d1f1      	bne.n	8000eb0 <LCD_SendString+0xe>
	}
}
 8000ecc:	bf00      	nop
 8000ece:	bf00      	nop
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
	...

08000ed8 <init>:

void init() {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
	I2C_Scan();
 8000edc:	f7ff fedc 	bl	8000c98 <I2C_Scan>
	LCD_Init(LCD_ADDR);
 8000ee0:	204e      	movs	r0, #78	; 0x4e
 8000ee2:	f7ff ffc1 	bl	8000e68 <LCD_Init>

	// set address to 0x00
	LCD_SendCommand(LCD_ADDR, 0b10000000);
 8000ee6:	2180      	movs	r1, #128	; 0x80
 8000ee8:	204e      	movs	r0, #78	; 0x4e
 8000eea:	f7ff ff99 	bl	8000e20 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, " Using 1602 LCD");
 8000eee:	4907      	ldr	r1, [pc, #28]	; (8000f0c <init+0x34>)
 8000ef0:	204e      	movs	r0, #78	; 0x4e
 8000ef2:	f7ff ffd6 	bl	8000ea2 <LCD_SendString>

	// set address to 0x40
	LCD_SendCommand(LCD_ADDR, 0b11000000);
 8000ef6:	21c0      	movs	r1, #192	; 0xc0
 8000ef8:	204e      	movs	r0, #78	; 0x4e
 8000efa:	f7ff ff91 	bl	8000e20 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, "  over I2C bus");
 8000efe:	4904      	ldr	r1, [pc, #16]	; (8000f10 <init+0x38>)
 8000f00:	204e      	movs	r0, #78	; 0x4e
 8000f02:	f7ff ffce 	bl	8000ea2 <LCD_SendString>
}
 8000f06:	bf00      	nop
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	08007244 	.word	0x08007244
 8000f10:	08007254 	.word	0x08007254

08000f14 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	80fb      	strh	r3, [r7, #6]

	// rising edge
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 1) {
 8000f1e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f22:	4817      	ldr	r0, [pc, #92]	; (8000f80 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000f24:	f001 faae 	bl	8002484 <HAL_GPIO_ReadPin>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d110      	bne.n	8000f50 <HAL_GPIO_EXTI_Callback+0x3c>
		rising_edge++;
 8000f2e:	4b15      	ldr	r3, [pc, #84]	; (8000f84 <HAL_GPIO_EXTI_Callback+0x70>)
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	3301      	adds	r3, #1
 8000f34:	b2da      	uxtb	r2, r3
 8000f36:	4b13      	ldr	r3, [pc, #76]	; (8000f84 <HAL_GPIO_EXTI_Callback+0x70>)
 8000f38:	701a      	strb	r2, [r3, #0]
		printf("rising edge : %d\r\n", rising_edge);
 8000f3a:	4b12      	ldr	r3, [pc, #72]	; (8000f84 <HAL_GPIO_EXTI_Callback+0x70>)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	4619      	mov	r1, r3
 8000f40:	4811      	ldr	r0, [pc, #68]	; (8000f88 <HAL_GPIO_EXTI_Callback+0x74>)
 8000f42:	f004 fef1 	bl	8005d28 <iprintf>
		start_tick = HAL_GetTick();
 8000f46:	f000 fb99 	bl	800167c <HAL_GetTick>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	4a0f      	ldr	r2, [pc, #60]	; (8000f8c <HAL_GPIO_EXTI_Callback+0x78>)
 8000f4e:	6013      	str	r3, [r2, #0]
	}

	// falling edge
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 0) {
 8000f50:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f54:	480a      	ldr	r0, [pc, #40]	; (8000f80 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000f56:	f001 fa95 	bl	8002484 <HAL_GPIO_ReadPin>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d10b      	bne.n	8000f78 <HAL_GPIO_EXTI_Callback+0x64>
		falling_edge++;
 8000f60:	4b0b      	ldr	r3, [pc, #44]	; (8000f90 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	3301      	adds	r3, #1
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	4b09      	ldr	r3, [pc, #36]	; (8000f90 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000f6a:	701a      	strb	r2, [r3, #0]
		printf("falling edge : %d\r\n", falling_edge);
 8000f6c:	4b08      	ldr	r3, [pc, #32]	; (8000f90 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	4619      	mov	r1, r3
 8000f72:	4808      	ldr	r0, [pc, #32]	; (8000f94 <HAL_GPIO_EXTI_Callback+0x80>)
 8000f74:	f004 fed8 	bl	8005d28 <iprintf>
	}

}
 8000f78:	bf00      	nop
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40020800 	.word	0x40020800
 8000f84:	20000131 	.word	0x20000131
 8000f88:	08007264 	.word	0x08007264
 8000f8c:	20000134 	.word	0x20000134
 8000f90:	20000132 	.word	0x20000132
 8000f94:	08007278 	.word	0x08007278

08000f98 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]

	if (htim->Instance == TIM3) {
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a1d      	ldr	r2, [pc, #116]	; (800101c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d134      	bne.n	8001014 <HAL_TIM_PeriodElapsedCallback+0x7c>

//		HAL_ADC_PollForConversion(&hadc1, 10);
		ADC_value = HAL_ADC_GetValue(&hadc1);
 8000faa:	481d      	ldr	r0, [pc, #116]	; (8001020 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000fac:	f000 fcdf 	bl	800196e <HAL_ADC_GetValue>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	4a1c      	ldr	r2, [pc, #112]	; (8001024 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000fb4:	6013      	str	r3, [r2, #0]
		HAL_ADC_Stop(&hadc1);
 8000fb6:	481a      	ldr	r0, [pc, #104]	; (8001020 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000fb8:	f000 fca6 	bl	8001908 <HAL_ADC_Stop>

		if (button_status(ADC_value) == UP) {
 8000fbc:	4b19      	ldr	r3, [pc, #100]	; (8001024 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff fe2f 	bl	8000c24 <button_status>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d102      	bne.n	8000fd2 <HAL_TIM_PeriodElapsedCallback+0x3a>
			printf("UP\r\n");
 8000fcc:	4816      	ldr	r0, [pc, #88]	; (8001028 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000fce:	f004 ff31 	bl	8005e34 <puts>
		}
		if (button_status(ADC_value) == DOWN) {
 8000fd2:	4b14      	ldr	r3, [pc, #80]	; (8001024 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff fe24 	bl	8000c24 <button_status>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b03      	cmp	r3, #3
 8000fe0:	d102      	bne.n	8000fe8 <HAL_TIM_PeriodElapsedCallback+0x50>
			printf("DOWN\r\n");
 8000fe2:	4812      	ldr	r0, [pc, #72]	; (800102c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000fe4:	f004 ff26 	bl	8005e34 <puts>
		}
		if (button_status(ADC_value) == LEFT) {
 8000fe8:	4b0e      	ldr	r3, [pc, #56]	; (8001024 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff fe19 	bl	8000c24 <button_status>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b04      	cmp	r3, #4
 8000ff6:	d102      	bne.n	8000ffe <HAL_TIM_PeriodElapsedCallback+0x66>
			printf("LEFT\r\n");
 8000ff8:	480d      	ldr	r0, [pc, #52]	; (8001030 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000ffa:	f004 ff1b 	bl	8005e34 <puts>
		}
		if (button_status(ADC_value) == RIGHT) {
 8000ffe:	4b09      	ldr	r3, [pc, #36]	; (8001024 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff fe0e 	bl	8000c24 <button_status>
 8001008:	4603      	mov	r3, r0
 800100a:	2b05      	cmp	r3, #5
 800100c:	d102      	bne.n	8001014 <HAL_TIM_PeriodElapsedCallback+0x7c>
			printf("RIGHT\r\n");
 800100e:	4809      	ldr	r0, [pc, #36]	; (8001034 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001010:	f004 ff10 	bl	8005e34 <puts>
		}
	}
}
 8001014:	bf00      	nop
 8001016:	3708      	adds	r7, #8
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	40000400 	.word	0x40000400
 8001020:	20000094 	.word	0x20000094
 8001024:	20000140 	.word	0x20000140
 8001028:	0800728c 	.word	0x0800728c
 800102c:	08007290 	.word	0x08007290
 8001030:	08007298 	.word	0x08007298
 8001034:	080072a0 	.word	0x080072a0

08001038 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800103c:	b672      	cpsid	i
}
 800103e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001040:	e7fe      	b.n	8001040 <Error_Handler+0x8>
	...

08001044 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b086      	sub	sp, #24
 8001048:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800104a:	1d3b      	adds	r3, r7, #4
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
 8001056:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001058:	2300      	movs	r3, #0
 800105a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800105c:	4b25      	ldr	r3, [pc, #148]	; (80010f4 <MX_RTC_Init+0xb0>)
 800105e:	4a26      	ldr	r2, [pc, #152]	; (80010f8 <MX_RTC_Init+0xb4>)
 8001060:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8001062:	4b24      	ldr	r3, [pc, #144]	; (80010f4 <MX_RTC_Init+0xb0>)
 8001064:	2240      	movs	r2, #64	; 0x40
 8001066:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001068:	4b22      	ldr	r3, [pc, #136]	; (80010f4 <MX_RTC_Init+0xb0>)
 800106a:	227f      	movs	r2, #127	; 0x7f
 800106c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800106e:	4b21      	ldr	r3, [pc, #132]	; (80010f4 <MX_RTC_Init+0xb0>)
 8001070:	22ff      	movs	r2, #255	; 0xff
 8001072:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001074:	4b1f      	ldr	r3, [pc, #124]	; (80010f4 <MX_RTC_Init+0xb0>)
 8001076:	2200      	movs	r2, #0
 8001078:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800107a:	4b1e      	ldr	r3, [pc, #120]	; (80010f4 <MX_RTC_Init+0xb0>)
 800107c:	2200      	movs	r2, #0
 800107e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001080:	4b1c      	ldr	r3, [pc, #112]	; (80010f4 <MX_RTC_Init+0xb0>)
 8001082:	2200      	movs	r2, #0
 8001084:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001086:	481b      	ldr	r0, [pc, #108]	; (80010f4 <MX_RTC_Init+0xb0>)
 8001088:	f002 fe88 	bl	8003d9c <HAL_RTC_Init>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001092:	f7ff ffd1 	bl	8001038 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x1;
 8001096:	2301      	movs	r3, #1
 8001098:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800109a:	2300      	movs	r3, #0
 800109c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800109e:	2300      	movs	r3, #0
 80010a0:	71bb      	strb	r3, [r7, #6]
  sTime.TimeFormat = RTC_HOURFORMAT12_PM;
 80010a2:	2301      	movs	r3, #1
 80010a4:	71fb      	strb	r3, [r7, #7]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80010a6:	2300      	movs	r3, #0
 80010a8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80010aa:	2300      	movs	r3, #0
 80010ac:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80010ae:	1d3b      	adds	r3, r7, #4
 80010b0:	2201      	movs	r2, #1
 80010b2:	4619      	mov	r1, r3
 80010b4:	480f      	ldr	r0, [pc, #60]	; (80010f4 <MX_RTC_Init+0xb0>)
 80010b6:	f002 fee7 	bl	8003e88 <HAL_RTC_SetTime>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_RTC_Init+0x80>
  {
    Error_Handler();
 80010c0:	f7ff ffba 	bl	8001038 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80010c4:	2301      	movs	r3, #1
 80010c6:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80010c8:	2301      	movs	r3, #1
 80010ca:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80010cc:	2301      	movs	r3, #1
 80010ce:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80010d4:	463b      	mov	r3, r7
 80010d6:	2201      	movs	r2, #1
 80010d8:	4619      	mov	r1, r3
 80010da:	4806      	ldr	r0, [pc, #24]	; (80010f4 <MX_RTC_Init+0xb0>)
 80010dc:	f002 ffcc 	bl	8004078 <HAL_RTC_SetDate>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_RTC_Init+0xa6>
  {
    Error_Handler();
 80010e6:	f7ff ffa7 	bl	8001038 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80010ea:	bf00      	nop
 80010ec:	3718      	adds	r7, #24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000210 	.word	0x20000210
 80010f8:	40002800 	.word	0x40002800

080010fc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b08e      	sub	sp, #56	; 0x38
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001104:	f107 0308 	add.w	r3, r7, #8
 8001108:	2230      	movs	r2, #48	; 0x30
 800110a:	2100      	movs	r1, #0
 800110c:	4618      	mov	r0, r3
 800110e:	f004 fe03 	bl	8005d18 <memset>
  if(rtcHandle->Instance==RTC)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a0c      	ldr	r2, [pc, #48]	; (8001148 <HAL_RTC_MspInit+0x4c>)
 8001118:	4293      	cmp	r3, r2
 800111a:	d111      	bne.n	8001140 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800111c:	2320      	movs	r3, #32
 800111e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001120:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001124:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001126:	f107 0308 	add.w	r3, r7, #8
 800112a:	4618      	mov	r0, r3
 800112c:	f002 fc76 	bl	8003a1c <HAL_RCCEx_PeriphCLKConfig>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001136:	f7ff ff7f 	bl	8001038 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800113a:	4b04      	ldr	r3, [pc, #16]	; (800114c <HAL_RTC_MspInit+0x50>)
 800113c:	2201      	movs	r2, #1
 800113e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001140:	bf00      	nop
 8001142:	3738      	adds	r7, #56	; 0x38
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40002800 	.word	0x40002800
 800114c:	42470e3c 	.word	0x42470e3c

08001150 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	607b      	str	r3, [r7, #4]
 800115a:	4b10      	ldr	r3, [pc, #64]	; (800119c <HAL_MspInit+0x4c>)
 800115c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800115e:	4a0f      	ldr	r2, [pc, #60]	; (800119c <HAL_MspInit+0x4c>)
 8001160:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001164:	6453      	str	r3, [r2, #68]	; 0x44
 8001166:	4b0d      	ldr	r3, [pc, #52]	; (800119c <HAL_MspInit+0x4c>)
 8001168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800116a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800116e:	607b      	str	r3, [r7, #4]
 8001170:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	603b      	str	r3, [r7, #0]
 8001176:	4b09      	ldr	r3, [pc, #36]	; (800119c <HAL_MspInit+0x4c>)
 8001178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117a:	4a08      	ldr	r2, [pc, #32]	; (800119c <HAL_MspInit+0x4c>)
 800117c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001180:	6413      	str	r3, [r2, #64]	; 0x40
 8001182:	4b06      	ldr	r3, [pc, #24]	; (800119c <HAL_MspInit+0x4c>)
 8001184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001186:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800118a:	603b      	str	r3, [r7, #0]
 800118c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800118e:	bf00      	nop
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	40023800 	.word	0x40023800

080011a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011a4:	e7fe      	b.n	80011a4 <NMI_Handler+0x4>

080011a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011a6:	b480      	push	{r7}
 80011a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011aa:	e7fe      	b.n	80011aa <HardFault_Handler+0x4>

080011ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011b0:	e7fe      	b.n	80011b0 <MemManage_Handler+0x4>

080011b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011b2:	b480      	push	{r7}
 80011b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011b6:	e7fe      	b.n	80011b6 <BusFault_Handler+0x4>

080011b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011bc:	e7fe      	b.n	80011bc <UsageFault_Handler+0x4>

080011be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011be:	b480      	push	{r7}
 80011c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011c2:	bf00      	nop
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr

080011cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011d0:	bf00      	nop
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr

080011da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011da:	b480      	push	{r7}
 80011dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011de:	bf00      	nop
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr

080011e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011ec:	f000 fa32 	bl	8001654 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011f0:	bf00      	nop
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80011f8:	4802      	ldr	r0, [pc, #8]	; (8001204 <TIM3_IRQHandler+0x10>)
 80011fa:	f003 f98d 	bl	8004518 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20000234 	.word	0x20000234

08001208 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800120c:	4802      	ldr	r0, [pc, #8]	; (8001218 <USART3_IRQHandler+0x10>)
 800120e:	f003 fe25 	bl	8004e5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	2000027c 	.word	0x2000027c

0800121c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001220:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001224:	f001 f946 	bl	80024b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001228:	bf00      	nop
 800122a:	bd80      	pop	{r7, pc}

0800122c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0
 8001232:	60f8      	str	r0, [r7, #12]
 8001234:	60b9      	str	r1, [r7, #8]
 8001236:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]
 800123c:	e00a      	b.n	8001254 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800123e:	f3af 8000 	nop.w
 8001242:	4601      	mov	r1, r0
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	1c5a      	adds	r2, r3, #1
 8001248:	60ba      	str	r2, [r7, #8]
 800124a:	b2ca      	uxtb	r2, r1
 800124c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	3301      	adds	r3, #1
 8001252:	617b      	str	r3, [r7, #20]
 8001254:	697a      	ldr	r2, [r7, #20]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	429a      	cmp	r2, r3
 800125a:	dbf0      	blt.n	800123e <_read+0x12>
	}

return len;
 800125c:	687b      	ldr	r3, [r7, #4]
}
 800125e:	4618      	mov	r0, r3
 8001260:	3718      	adds	r7, #24
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001266:	b580      	push	{r7, lr}
 8001268:	b086      	sub	sp, #24
 800126a:	af00      	add	r7, sp, #0
 800126c:	60f8      	str	r0, [r7, #12]
 800126e:	60b9      	str	r1, [r7, #8]
 8001270:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001272:	2300      	movs	r3, #0
 8001274:	617b      	str	r3, [r7, #20]
 8001276:	e009      	b.n	800128c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	1c5a      	adds	r2, r3, #1
 800127c:	60ba      	str	r2, [r7, #8]
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff fb07 	bl	8000894 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	3301      	adds	r3, #1
 800128a:	617b      	str	r3, [r7, #20]
 800128c:	697a      	ldr	r2, [r7, #20]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	429a      	cmp	r2, r3
 8001292:	dbf1      	blt.n	8001278 <_write+0x12>
	}
	return len;
 8001294:	687b      	ldr	r3, [r7, #4]
}
 8001296:	4618      	mov	r0, r3
 8001298:	3718      	adds	r7, #24
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}

0800129e <_close>:

int _close(int file)
{
 800129e:	b480      	push	{r7}
 80012a0:	b083      	sub	sp, #12
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	6078      	str	r0, [r7, #4]
	return -1;
 80012a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr

080012b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012b6:	b480      	push	{r7}
 80012b8:	b083      	sub	sp, #12
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	6078      	str	r0, [r7, #4]
 80012be:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012c6:	605a      	str	r2, [r3, #4]
	return 0;
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr

080012d6 <_isatty>:

int _isatty(int file)
{
 80012d6:	b480      	push	{r7}
 80012d8:	b083      	sub	sp, #12
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
	return 1;
 80012de:	2301      	movs	r3, #1
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr

080012ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b085      	sub	sp, #20
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	60f8      	str	r0, [r7, #12]
 80012f4:	60b9      	str	r1, [r7, #8]
 80012f6:	607a      	str	r2, [r7, #4]
	return 0;
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3714      	adds	r7, #20
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
	...

08001308 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001310:	4a14      	ldr	r2, [pc, #80]	; (8001364 <_sbrk+0x5c>)
 8001312:	4b15      	ldr	r3, [pc, #84]	; (8001368 <_sbrk+0x60>)
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800131c:	4b13      	ldr	r3, [pc, #76]	; (800136c <_sbrk+0x64>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d102      	bne.n	800132a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001324:	4b11      	ldr	r3, [pc, #68]	; (800136c <_sbrk+0x64>)
 8001326:	4a12      	ldr	r2, [pc, #72]	; (8001370 <_sbrk+0x68>)
 8001328:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800132a:	4b10      	ldr	r3, [pc, #64]	; (800136c <_sbrk+0x64>)
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4413      	add	r3, r2
 8001332:	693a      	ldr	r2, [r7, #16]
 8001334:	429a      	cmp	r2, r3
 8001336:	d207      	bcs.n	8001348 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001338:	f004 fcc4 	bl	8005cc4 <__errno>
 800133c:	4603      	mov	r3, r0
 800133e:	220c      	movs	r2, #12
 8001340:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001342:	f04f 33ff 	mov.w	r3, #4294967295
 8001346:	e009      	b.n	800135c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001348:	4b08      	ldr	r3, [pc, #32]	; (800136c <_sbrk+0x64>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800134e:	4b07      	ldr	r3, [pc, #28]	; (800136c <_sbrk+0x64>)
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4413      	add	r3, r2
 8001356:	4a05      	ldr	r2, [pc, #20]	; (800136c <_sbrk+0x64>)
 8001358:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800135a:	68fb      	ldr	r3, [r7, #12]
}
 800135c:	4618      	mov	r0, r3
 800135e:	3718      	adds	r7, #24
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	20030000 	.word	0x20030000
 8001368:	00000400 	.word	0x00000400
 800136c:	20000230 	.word	0x20000230
 8001370:	200002d8 	.word	0x200002d8

08001374 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001378:	4b06      	ldr	r3, [pc, #24]	; (8001394 <SystemInit+0x20>)
 800137a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800137e:	4a05      	ldr	r2, [pc, #20]	; (8001394 <SystemInit+0x20>)
 8001380:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001384:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	e000ed00 	.word	0xe000ed00

08001398 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800139e:	f107 0308 	add.w	r3, r7, #8
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	605a      	str	r2, [r3, #4]
 80013a8:	609a      	str	r2, [r3, #8]
 80013aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013ac:	463b      	mov	r3, r7
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013b4:	4b1d      	ldr	r3, [pc, #116]	; (800142c <MX_TIM3_Init+0x94>)
 80013b6:	4a1e      	ldr	r2, [pc, #120]	; (8001430 <MX_TIM3_Init+0x98>)
 80013b8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10000;
 80013ba:	4b1c      	ldr	r3, [pc, #112]	; (800142c <MX_TIM3_Init+0x94>)
 80013bc:	f242 7210 	movw	r2, #10000	; 0x2710
 80013c0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c2:	4b1a      	ldr	r3, [pc, #104]	; (800142c <MX_TIM3_Init+0x94>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 900;
 80013c8:	4b18      	ldr	r3, [pc, #96]	; (800142c <MX_TIM3_Init+0x94>)
 80013ca:	f44f 7261 	mov.w	r2, #900	; 0x384
 80013ce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013d0:	4b16      	ldr	r3, [pc, #88]	; (800142c <MX_TIM3_Init+0x94>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d6:	4b15      	ldr	r3, [pc, #84]	; (800142c <MX_TIM3_Init+0x94>)
 80013d8:	2200      	movs	r2, #0
 80013da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013dc:	4813      	ldr	r0, [pc, #76]	; (800142c <MX_TIM3_Init+0x94>)
 80013de:	f002 ffdb 	bl	8004398 <HAL_TIM_Base_Init>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80013e8:	f7ff fe26 	bl	8001038 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013f2:	f107 0308 	add.w	r3, r7, #8
 80013f6:	4619      	mov	r1, r3
 80013f8:	480c      	ldr	r0, [pc, #48]	; (800142c <MX_TIM3_Init+0x94>)
 80013fa:	f003 f995 	bl	8004728 <HAL_TIM_ConfigClockSource>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001404:	f7ff fe18 	bl	8001038 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001408:	2320      	movs	r3, #32
 800140a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800140c:	2380      	movs	r3, #128	; 0x80
 800140e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001410:	463b      	mov	r3, r7
 8001412:	4619      	mov	r1, r3
 8001414:	4805      	ldr	r0, [pc, #20]	; (800142c <MX_TIM3_Init+0x94>)
 8001416:	f003 fbb1 	bl	8004b7c <HAL_TIMEx_MasterConfigSynchronization>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001420:	f7ff fe0a 	bl	8001038 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001424:	bf00      	nop
 8001426:	3718      	adds	r7, #24
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	20000234 	.word	0x20000234
 8001430:	40000400 	.word	0x40000400

08001434 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a0b      	ldr	r2, [pc, #44]	; (8001470 <HAL_TIM_Base_MspInit+0x3c>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d10d      	bne.n	8001462 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	60fb      	str	r3, [r7, #12]
 800144a:	4b0a      	ldr	r3, [pc, #40]	; (8001474 <HAL_TIM_Base_MspInit+0x40>)
 800144c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144e:	4a09      	ldr	r2, [pc, #36]	; (8001474 <HAL_TIM_Base_MspInit+0x40>)
 8001450:	f043 0302 	orr.w	r3, r3, #2
 8001454:	6413      	str	r3, [r2, #64]	; 0x40
 8001456:	4b07      	ldr	r3, [pc, #28]	; (8001474 <HAL_TIM_Base_MspInit+0x40>)
 8001458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	60fb      	str	r3, [r7, #12]
 8001460:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001462:	bf00      	nop
 8001464:	3714      	adds	r7, #20
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	40000400 	.word	0x40000400
 8001474:	40023800 	.word	0x40023800

08001478 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800147c:	4b11      	ldr	r3, [pc, #68]	; (80014c4 <MX_USART3_UART_Init+0x4c>)
 800147e:	4a12      	ldr	r2, [pc, #72]	; (80014c8 <MX_USART3_UART_Init+0x50>)
 8001480:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001482:	4b10      	ldr	r3, [pc, #64]	; (80014c4 <MX_USART3_UART_Init+0x4c>)
 8001484:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001488:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800148a:	4b0e      	ldr	r3, [pc, #56]	; (80014c4 <MX_USART3_UART_Init+0x4c>)
 800148c:	2200      	movs	r2, #0
 800148e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001490:	4b0c      	ldr	r3, [pc, #48]	; (80014c4 <MX_USART3_UART_Init+0x4c>)
 8001492:	2200      	movs	r2, #0
 8001494:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001496:	4b0b      	ldr	r3, [pc, #44]	; (80014c4 <MX_USART3_UART_Init+0x4c>)
 8001498:	2200      	movs	r2, #0
 800149a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800149c:	4b09      	ldr	r3, [pc, #36]	; (80014c4 <MX_USART3_UART_Init+0x4c>)
 800149e:	220c      	movs	r2, #12
 80014a0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014a2:	4b08      	ldr	r3, [pc, #32]	; (80014c4 <MX_USART3_UART_Init+0x4c>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014a8:	4b06      	ldr	r3, [pc, #24]	; (80014c4 <MX_USART3_UART_Init+0x4c>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014ae:	4805      	ldr	r0, [pc, #20]	; (80014c4 <MX_USART3_UART_Init+0x4c>)
 80014b0:	f003 fbf4 	bl	8004c9c <HAL_UART_Init>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80014ba:	f7ff fdbd 	bl	8001038 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	2000027c 	.word	0x2000027c
 80014c8:	40004800 	.word	0x40004800

080014cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b08a      	sub	sp, #40	; 0x28
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d4:	f107 0314 	add.w	r3, r7, #20
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	605a      	str	r2, [r3, #4]
 80014de:	609a      	str	r2, [r3, #8]
 80014e0:	60da      	str	r2, [r3, #12]
 80014e2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a19      	ldr	r2, [pc, #100]	; (8001550 <HAL_UART_MspInit+0x84>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d12c      	bne.n	8001548 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	613b      	str	r3, [r7, #16]
 80014f2:	4b18      	ldr	r3, [pc, #96]	; (8001554 <HAL_UART_MspInit+0x88>)
 80014f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f6:	4a17      	ldr	r2, [pc, #92]	; (8001554 <HAL_UART_MspInit+0x88>)
 80014f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014fc:	6413      	str	r3, [r2, #64]	; 0x40
 80014fe:	4b15      	ldr	r3, [pc, #84]	; (8001554 <HAL_UART_MspInit+0x88>)
 8001500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001502:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001506:	613b      	str	r3, [r7, #16]
 8001508:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800150a:	2300      	movs	r3, #0
 800150c:	60fb      	str	r3, [r7, #12]
 800150e:	4b11      	ldr	r3, [pc, #68]	; (8001554 <HAL_UART_MspInit+0x88>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001512:	4a10      	ldr	r2, [pc, #64]	; (8001554 <HAL_UART_MspInit+0x88>)
 8001514:	f043 0308 	orr.w	r3, r3, #8
 8001518:	6313      	str	r3, [r2, #48]	; 0x30
 800151a:	4b0e      	ldr	r3, [pc, #56]	; (8001554 <HAL_UART_MspInit+0x88>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151e:	f003 0308 	and.w	r3, r3, #8
 8001522:	60fb      	str	r3, [r7, #12]
 8001524:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001526:	f44f 7340 	mov.w	r3, #768	; 0x300
 800152a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152c:	2302      	movs	r3, #2
 800152e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001530:	2300      	movs	r3, #0
 8001532:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001534:	2303      	movs	r3, #3
 8001536:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001538:	2307      	movs	r3, #7
 800153a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800153c:	f107 0314 	add.w	r3, r7, #20
 8001540:	4619      	mov	r1, r3
 8001542:	4805      	ldr	r0, [pc, #20]	; (8001558 <HAL_UART_MspInit+0x8c>)
 8001544:	f000 fdf2 	bl	800212c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001548:	bf00      	nop
 800154a:	3728      	adds	r7, #40	; 0x28
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	40004800 	.word	0x40004800
 8001554:	40023800 	.word	0x40023800
 8001558:	40020c00 	.word	0x40020c00

0800155c <Reset_Handler>:
 800155c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001594 <LoopFillZerobss+0x12>
 8001560:	480d      	ldr	r0, [pc, #52]	; (8001598 <LoopFillZerobss+0x16>)
 8001562:	490e      	ldr	r1, [pc, #56]	; (800159c <LoopFillZerobss+0x1a>)
 8001564:	4a0e      	ldr	r2, [pc, #56]	; (80015a0 <LoopFillZerobss+0x1e>)
 8001566:	2300      	movs	r3, #0
 8001568:	e002      	b.n	8001570 <LoopCopyDataInit>

0800156a <CopyDataInit>:
 800156a:	58d4      	ldr	r4, [r2, r3]
 800156c:	50c4      	str	r4, [r0, r3]
 800156e:	3304      	adds	r3, #4

08001570 <LoopCopyDataInit>:
 8001570:	18c4      	adds	r4, r0, r3
 8001572:	428c      	cmp	r4, r1
 8001574:	d3f9      	bcc.n	800156a <CopyDataInit>
 8001576:	4a0b      	ldr	r2, [pc, #44]	; (80015a4 <LoopFillZerobss+0x22>)
 8001578:	4c0b      	ldr	r4, [pc, #44]	; (80015a8 <LoopFillZerobss+0x26>)
 800157a:	2300      	movs	r3, #0
 800157c:	e001      	b.n	8001582 <LoopFillZerobss>

0800157e <FillZerobss>:
 800157e:	6013      	str	r3, [r2, #0]
 8001580:	3204      	adds	r2, #4

08001582 <LoopFillZerobss>:
 8001582:	42a2      	cmp	r2, r4
 8001584:	d3fb      	bcc.n	800157e <FillZerobss>
 8001586:	f7ff fef5 	bl	8001374 <SystemInit>
 800158a:	f004 fba1 	bl	8005cd0 <__libc_init_array>
 800158e:	f7ff f993 	bl	80008b8 <main>
 8001592:	4770      	bx	lr
 8001594:	20030000 	.word	0x20030000
 8001598:	20000000 	.word	0x20000000
 800159c:	20000078 	.word	0x20000078
 80015a0:	08007368 	.word	0x08007368
 80015a4:	20000078 	.word	0x20000078
 80015a8:	200002d4 	.word	0x200002d4

080015ac <ADC_IRQHandler>:
 80015ac:	e7fe      	b.n	80015ac <ADC_IRQHandler>
	...

080015b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015b4:	4b0e      	ldr	r3, [pc, #56]	; (80015f0 <HAL_Init+0x40>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a0d      	ldr	r2, [pc, #52]	; (80015f0 <HAL_Init+0x40>)
 80015ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015c0:	4b0b      	ldr	r3, [pc, #44]	; (80015f0 <HAL_Init+0x40>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a0a      	ldr	r2, [pc, #40]	; (80015f0 <HAL_Init+0x40>)
 80015c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015cc:	4b08      	ldr	r3, [pc, #32]	; (80015f0 <HAL_Init+0x40>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a07      	ldr	r2, [pc, #28]	; (80015f0 <HAL_Init+0x40>)
 80015d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015d8:	2003      	movs	r0, #3
 80015da:	f000 fcd3 	bl	8001f84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015de:	200f      	movs	r0, #15
 80015e0:	f000 f808 	bl	80015f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015e4:	f7ff fdb4 	bl	8001150 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015e8:	2300      	movs	r3, #0
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	40023c00 	.word	0x40023c00

080015f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015fc:	4b12      	ldr	r3, [pc, #72]	; (8001648 <HAL_InitTick+0x54>)
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	4b12      	ldr	r3, [pc, #72]	; (800164c <HAL_InitTick+0x58>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	4619      	mov	r1, r3
 8001606:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800160a:	fbb3 f3f1 	udiv	r3, r3, r1
 800160e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001612:	4618      	mov	r0, r3
 8001614:	f000 fceb 	bl	8001fee <HAL_SYSTICK_Config>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e00e      	b.n	8001640 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2b0f      	cmp	r3, #15
 8001626:	d80a      	bhi.n	800163e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001628:	2200      	movs	r2, #0
 800162a:	6879      	ldr	r1, [r7, #4]
 800162c:	f04f 30ff 	mov.w	r0, #4294967295
 8001630:	f000 fcb3 	bl	8001f9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001634:	4a06      	ldr	r2, [pc, #24]	; (8001650 <HAL_InitTick+0x5c>)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800163a:	2300      	movs	r3, #0
 800163c:	e000      	b.n	8001640 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800163e:	2301      	movs	r3, #1
}
 8001640:	4618      	mov	r0, r3
 8001642:	3708      	adds	r7, #8
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	20000008 	.word	0x20000008
 800164c:	20000010 	.word	0x20000010
 8001650:	2000000c 	.word	0x2000000c

08001654 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001658:	4b06      	ldr	r3, [pc, #24]	; (8001674 <HAL_IncTick+0x20>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	461a      	mov	r2, r3
 800165e:	4b06      	ldr	r3, [pc, #24]	; (8001678 <HAL_IncTick+0x24>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4413      	add	r3, r2
 8001664:	4a04      	ldr	r2, [pc, #16]	; (8001678 <HAL_IncTick+0x24>)
 8001666:	6013      	str	r3, [r2, #0]
}
 8001668:	bf00      	nop
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	20000010 	.word	0x20000010
 8001678:	200002c0 	.word	0x200002c0

0800167c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  return uwTick;
 8001680:	4b03      	ldr	r3, [pc, #12]	; (8001690 <HAL_GetTick+0x14>)
 8001682:	681b      	ldr	r3, [r3, #0]
}
 8001684:	4618      	mov	r0, r3
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	200002c0 	.word	0x200002c0

08001694 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800169c:	f7ff ffee 	bl	800167c <HAL_GetTick>
 80016a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016ac:	d005      	beq.n	80016ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016ae:	4b0a      	ldr	r3, [pc, #40]	; (80016d8 <HAL_Delay+0x44>)
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	461a      	mov	r2, r3
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	4413      	add	r3, r2
 80016b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80016ba:	bf00      	nop
 80016bc:	f7ff ffde 	bl	800167c <HAL_GetTick>
 80016c0:	4602      	mov	r2, r0
 80016c2:	68bb      	ldr	r3, [r7, #8]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	68fa      	ldr	r2, [r7, #12]
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d8f7      	bhi.n	80016bc <HAL_Delay+0x28>
  {
  }
}
 80016cc:	bf00      	nop
 80016ce:	bf00      	nop
 80016d0:	3710      	adds	r7, #16
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000010 	.word	0x20000010

080016dc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016e4:	2300      	movs	r3, #0
 80016e6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d101      	bne.n	80016f2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e033      	b.n	800175a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d109      	bne.n	800170e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f7fe ffa4 	bl	8000648 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2200      	movs	r2, #0
 8001704:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001712:	f003 0310 	and.w	r3, r3, #16
 8001716:	2b00      	cmp	r3, #0
 8001718:	d118      	bne.n	800174c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800171e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001722:	f023 0302 	bic.w	r3, r3, #2
 8001726:	f043 0202 	orr.w	r2, r3, #2
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f000 fa5c 	bl	8001bec <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2200      	movs	r2, #0
 8001738:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173e:	f023 0303 	bic.w	r3, r3, #3
 8001742:	f043 0201 	orr.w	r2, r3, #1
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	641a      	str	r2, [r3, #64]	; 0x40
 800174a:	e001      	b.n	8001750 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2200      	movs	r2, #0
 8001754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001758:	7bfb      	ldrb	r3, [r7, #15]
}
 800175a:	4618      	mov	r0, r3
 800175c:	3710      	adds	r7, #16
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
	...

08001764 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800176c:	2300      	movs	r3, #0
 800176e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001776:	2b01      	cmp	r3, #1
 8001778:	d101      	bne.n	800177e <HAL_ADC_Start+0x1a>
 800177a:	2302      	movs	r3, #2
 800177c:	e0b2      	b.n	80018e4 <HAL_ADC_Start+0x180>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2201      	movs	r2, #1
 8001782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	f003 0301 	and.w	r3, r3, #1
 8001790:	2b01      	cmp	r3, #1
 8001792:	d018      	beq.n	80017c6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	689a      	ldr	r2, [r3, #8]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f042 0201 	orr.w	r2, r2, #1
 80017a2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80017a4:	4b52      	ldr	r3, [pc, #328]	; (80018f0 <HAL_ADC_Start+0x18c>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a52      	ldr	r2, [pc, #328]	; (80018f4 <HAL_ADC_Start+0x190>)
 80017aa:	fba2 2303 	umull	r2, r3, r2, r3
 80017ae:	0c9a      	lsrs	r2, r3, #18
 80017b0:	4613      	mov	r3, r2
 80017b2:	005b      	lsls	r3, r3, #1
 80017b4:	4413      	add	r3, r2
 80017b6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80017b8:	e002      	b.n	80017c0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	3b01      	subs	r3, #1
 80017be:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1f9      	bne.n	80017ba <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	f003 0301 	and.w	r3, r3, #1
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d17a      	bne.n	80018ca <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80017dc:	f023 0301 	bic.w	r3, r3, #1
 80017e0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d007      	beq.n	8001806 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80017fe:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800180e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001812:	d106      	bne.n	8001822 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001818:	f023 0206 	bic.w	r2, r3, #6
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	645a      	str	r2, [r3, #68]	; 0x44
 8001820:	e002      	b.n	8001828 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2200      	movs	r2, #0
 8001826:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2200      	movs	r2, #0
 800182c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001830:	4b31      	ldr	r3, [pc, #196]	; (80018f8 <HAL_ADC_Start+0x194>)
 8001832:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800183c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f003 031f 	and.w	r3, r3, #31
 8001846:	2b00      	cmp	r3, #0
 8001848:	d12a      	bne.n	80018a0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a2b      	ldr	r2, [pc, #172]	; (80018fc <HAL_ADC_Start+0x198>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d015      	beq.n	8001880 <HAL_ADC_Start+0x11c>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a29      	ldr	r2, [pc, #164]	; (8001900 <HAL_ADC_Start+0x19c>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d105      	bne.n	800186a <HAL_ADC_Start+0x106>
 800185e:	4b26      	ldr	r3, [pc, #152]	; (80018f8 <HAL_ADC_Start+0x194>)
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	f003 031f 	and.w	r3, r3, #31
 8001866:	2b00      	cmp	r3, #0
 8001868:	d00a      	beq.n	8001880 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a25      	ldr	r2, [pc, #148]	; (8001904 <HAL_ADC_Start+0x1a0>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d136      	bne.n	80018e2 <HAL_ADC_Start+0x17e>
 8001874:	4b20      	ldr	r3, [pc, #128]	; (80018f8 <HAL_ADC_Start+0x194>)
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f003 0310 	and.w	r3, r3, #16
 800187c:	2b00      	cmp	r3, #0
 800187e:	d130      	bne.n	80018e2 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d129      	bne.n	80018e2 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	689a      	ldr	r2, [r3, #8]
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800189c:	609a      	str	r2, [r3, #8]
 800189e:	e020      	b.n	80018e2 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a15      	ldr	r2, [pc, #84]	; (80018fc <HAL_ADC_Start+0x198>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d11b      	bne.n	80018e2 <HAL_ADC_Start+0x17e>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d114      	bne.n	80018e2 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	689a      	ldr	r2, [r3, #8]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80018c6:	609a      	str	r2, [r3, #8]
 80018c8:	e00b      	b.n	80018e2 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ce:	f043 0210 	orr.w	r2, r3, #16
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018da:	f043 0201 	orr.w	r2, r3, #1
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80018e2:	2300      	movs	r3, #0
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3714      	adds	r7, #20
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr
 80018f0:	20000008 	.word	0x20000008
 80018f4:	431bde83 	.word	0x431bde83
 80018f8:	40012300 	.word	0x40012300
 80018fc:	40012000 	.word	0x40012000
 8001900:	40012100 	.word	0x40012100
 8001904:	40012200 	.word	0x40012200

08001908 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001916:	2b01      	cmp	r3, #1
 8001918:	d101      	bne.n	800191e <HAL_ADC_Stop+0x16>
 800191a:	2302      	movs	r3, #2
 800191c:	e021      	b.n	8001962 <HAL_ADC_Stop+0x5a>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2201      	movs	r2, #1
 8001922:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	689a      	ldr	r2, [r3, #8]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f022 0201 	bic.w	r2, r2, #1
 8001934:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	2b00      	cmp	r3, #0
 8001942:	d109      	bne.n	8001958 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001948:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800194c:	f023 0301 	bic.w	r3, r3, #1
 8001950:	f043 0201 	orr.w	r2, r3, #1
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2200      	movs	r2, #0
 800195c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001960:	2300      	movs	r3, #0
}
 8001962:	4618      	mov	r0, r3
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr

0800196e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800196e:	b480      	push	{r7}
 8001970:	b083      	sub	sp, #12
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800197c:	4618      	mov	r0, r3
 800197e:	370c      	adds	r7, #12
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr

08001988 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001988:	b480      	push	{r7}
 800198a:	b085      	sub	sp, #20
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001992:	2300      	movs	r3, #0
 8001994:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800199c:	2b01      	cmp	r3, #1
 800199e:	d101      	bne.n	80019a4 <HAL_ADC_ConfigChannel+0x1c>
 80019a0:	2302      	movs	r3, #2
 80019a2:	e113      	b.n	8001bcc <HAL_ADC_ConfigChannel+0x244>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2201      	movs	r2, #1
 80019a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2b09      	cmp	r3, #9
 80019b2:	d925      	bls.n	8001a00 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	68d9      	ldr	r1, [r3, #12]
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	b29b      	uxth	r3, r3
 80019c0:	461a      	mov	r2, r3
 80019c2:	4613      	mov	r3, r2
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	4413      	add	r3, r2
 80019c8:	3b1e      	subs	r3, #30
 80019ca:	2207      	movs	r2, #7
 80019cc:	fa02 f303 	lsl.w	r3, r2, r3
 80019d0:	43da      	mvns	r2, r3
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	400a      	ands	r2, r1
 80019d8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	68d9      	ldr	r1, [r3, #12]
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	689a      	ldr	r2, [r3, #8]
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	4618      	mov	r0, r3
 80019ec:	4603      	mov	r3, r0
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	4403      	add	r3, r0
 80019f2:	3b1e      	subs	r3, #30
 80019f4:	409a      	lsls	r2, r3
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	430a      	orrs	r2, r1
 80019fc:	60da      	str	r2, [r3, #12]
 80019fe:	e022      	b.n	8001a46 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	6919      	ldr	r1, [r3, #16]
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	b29b      	uxth	r3, r3
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	4613      	mov	r3, r2
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	4413      	add	r3, r2
 8001a14:	2207      	movs	r2, #7
 8001a16:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1a:	43da      	mvns	r2, r3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	400a      	ands	r2, r1
 8001a22:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	6919      	ldr	r1, [r3, #16]
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	689a      	ldr	r2, [r3, #8]
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	4618      	mov	r0, r3
 8001a36:	4603      	mov	r3, r0
 8001a38:	005b      	lsls	r3, r3, #1
 8001a3a:	4403      	add	r3, r0
 8001a3c:	409a      	lsls	r2, r3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	430a      	orrs	r2, r1
 8001a44:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	2b06      	cmp	r3, #6
 8001a4c:	d824      	bhi.n	8001a98 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	685a      	ldr	r2, [r3, #4]
 8001a58:	4613      	mov	r3, r2
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	4413      	add	r3, r2
 8001a5e:	3b05      	subs	r3, #5
 8001a60:	221f      	movs	r2, #31
 8001a62:	fa02 f303 	lsl.w	r3, r2, r3
 8001a66:	43da      	mvns	r2, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	400a      	ands	r2, r1
 8001a6e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	685a      	ldr	r2, [r3, #4]
 8001a82:	4613      	mov	r3, r2
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	4413      	add	r3, r2
 8001a88:	3b05      	subs	r3, #5
 8001a8a:	fa00 f203 	lsl.w	r2, r0, r3
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	430a      	orrs	r2, r1
 8001a94:	635a      	str	r2, [r3, #52]	; 0x34
 8001a96:	e04c      	b.n	8001b32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	2b0c      	cmp	r3, #12
 8001a9e:	d824      	bhi.n	8001aea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	685a      	ldr	r2, [r3, #4]
 8001aaa:	4613      	mov	r3, r2
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	4413      	add	r3, r2
 8001ab0:	3b23      	subs	r3, #35	; 0x23
 8001ab2:	221f      	movs	r2, #31
 8001ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab8:	43da      	mvns	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	400a      	ands	r2, r1
 8001ac0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	b29b      	uxth	r3, r3
 8001ace:	4618      	mov	r0, r3
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	685a      	ldr	r2, [r3, #4]
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	4413      	add	r3, r2
 8001ada:	3b23      	subs	r3, #35	; 0x23
 8001adc:	fa00 f203 	lsl.w	r2, r0, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	430a      	orrs	r2, r1
 8001ae6:	631a      	str	r2, [r3, #48]	; 0x30
 8001ae8:	e023      	b.n	8001b32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	685a      	ldr	r2, [r3, #4]
 8001af4:	4613      	mov	r3, r2
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	4413      	add	r3, r2
 8001afa:	3b41      	subs	r3, #65	; 0x41
 8001afc:	221f      	movs	r2, #31
 8001afe:	fa02 f303 	lsl.w	r3, r2, r3
 8001b02:	43da      	mvns	r2, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	400a      	ands	r2, r1
 8001b0a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	4618      	mov	r0, r3
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	685a      	ldr	r2, [r3, #4]
 8001b1e:	4613      	mov	r3, r2
 8001b20:	009b      	lsls	r3, r3, #2
 8001b22:	4413      	add	r3, r2
 8001b24:	3b41      	subs	r3, #65	; 0x41
 8001b26:	fa00 f203 	lsl.w	r2, r0, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	430a      	orrs	r2, r1
 8001b30:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b32:	4b29      	ldr	r3, [pc, #164]	; (8001bd8 <HAL_ADC_ConfigChannel+0x250>)
 8001b34:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a28      	ldr	r2, [pc, #160]	; (8001bdc <HAL_ADC_ConfigChannel+0x254>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d10f      	bne.n	8001b60 <HAL_ADC_ConfigChannel+0x1d8>
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2b12      	cmp	r3, #18
 8001b46:	d10b      	bne.n	8001b60 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a1d      	ldr	r2, [pc, #116]	; (8001bdc <HAL_ADC_ConfigChannel+0x254>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d12b      	bne.n	8001bc2 <HAL_ADC_ConfigChannel+0x23a>
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a1c      	ldr	r2, [pc, #112]	; (8001be0 <HAL_ADC_ConfigChannel+0x258>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d003      	beq.n	8001b7c <HAL_ADC_ConfigChannel+0x1f4>
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2b11      	cmp	r3, #17
 8001b7a:	d122      	bne.n	8001bc2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a11      	ldr	r2, [pc, #68]	; (8001be0 <HAL_ADC_ConfigChannel+0x258>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d111      	bne.n	8001bc2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b9e:	4b11      	ldr	r3, [pc, #68]	; (8001be4 <HAL_ADC_ConfigChannel+0x25c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a11      	ldr	r2, [pc, #68]	; (8001be8 <HAL_ADC_ConfigChannel+0x260>)
 8001ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ba8:	0c9a      	lsrs	r2, r3, #18
 8001baa:	4613      	mov	r3, r2
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	4413      	add	r3, r2
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001bb4:	e002      	b.n	8001bbc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	3b01      	subs	r3, #1
 8001bba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d1f9      	bne.n	8001bb6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001bca:	2300      	movs	r3, #0
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3714      	adds	r7, #20
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	40012300 	.word	0x40012300
 8001bdc:	40012000 	.word	0x40012000
 8001be0:	10000012 	.word	0x10000012
 8001be4:	20000008 	.word	0x20000008
 8001be8:	431bde83 	.word	0x431bde83

08001bec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001bf4:	4b79      	ldr	r3, [pc, #484]	; (8001ddc <ADC_Init+0x1f0>)
 8001bf6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	685a      	ldr	r2, [r3, #4]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	431a      	orrs	r2, r3
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	685a      	ldr	r2, [r3, #4]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c20:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	6859      	ldr	r1, [r3, #4]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	691b      	ldr	r3, [r3, #16]
 8001c2c:	021a      	lsls	r2, r3, #8
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	430a      	orrs	r2, r1
 8001c34:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	685a      	ldr	r2, [r3, #4]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001c44:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	6859      	ldr	r1, [r3, #4]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	689a      	ldr	r2, [r3, #8]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	430a      	orrs	r2, r1
 8001c56:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	689a      	ldr	r2, [r3, #8]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001c66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	6899      	ldr	r1, [r3, #8]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	68da      	ldr	r2, [r3, #12]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	430a      	orrs	r2, r1
 8001c78:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c7e:	4a58      	ldr	r2, [pc, #352]	; (8001de0 <ADC_Init+0x1f4>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d022      	beq.n	8001cca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	689a      	ldr	r2, [r3, #8]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001c92:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	6899      	ldr	r1, [r3, #8]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	430a      	orrs	r2, r1
 8001ca4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	689a      	ldr	r2, [r3, #8]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001cb4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	6899      	ldr	r1, [r3, #8]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	430a      	orrs	r2, r1
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	e00f      	b.n	8001cea <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	689a      	ldr	r2, [r3, #8]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001cd8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	689a      	ldr	r2, [r3, #8]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001ce8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	689a      	ldr	r2, [r3, #8]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f022 0202 	bic.w	r2, r2, #2
 8001cf8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	6899      	ldr	r1, [r3, #8]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	7e1b      	ldrb	r3, [r3, #24]
 8001d04:	005a      	lsls	r2, r3, #1
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d01b      	beq.n	8001d50 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	685a      	ldr	r2, [r3, #4]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001d26:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	685a      	ldr	r2, [r3, #4]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001d36:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	6859      	ldr	r1, [r3, #4]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d42:	3b01      	subs	r3, #1
 8001d44:	035a      	lsls	r2, r3, #13
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	430a      	orrs	r2, r1
 8001d4c:	605a      	str	r2, [r3, #4]
 8001d4e:	e007      	b.n	8001d60 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	685a      	ldr	r2, [r3, #4]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d5e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001d6e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	69db      	ldr	r3, [r3, #28]
 8001d7a:	3b01      	subs	r3, #1
 8001d7c:	051a      	lsls	r2, r3, #20
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	430a      	orrs	r2, r1
 8001d84:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	689a      	ldr	r2, [r3, #8]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001d94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	6899      	ldr	r1, [r3, #8]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001da2:	025a      	lsls	r2, r3, #9
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	430a      	orrs	r2, r1
 8001daa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	689a      	ldr	r2, [r3, #8]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001dba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	6899      	ldr	r1, [r3, #8]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	695b      	ldr	r3, [r3, #20]
 8001dc6:	029a      	lsls	r2, r3, #10
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	609a      	str	r2, [r3, #8]
}
 8001dd0:	bf00      	nop
 8001dd2:	3714      	adds	r7, #20
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr
 8001ddc:	40012300 	.word	0x40012300
 8001de0:	0f000001 	.word	0x0f000001

08001de4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b085      	sub	sp, #20
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001df4:	4b0c      	ldr	r3, [pc, #48]	; (8001e28 <__NVIC_SetPriorityGrouping+0x44>)
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dfa:	68ba      	ldr	r2, [r7, #8]
 8001dfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e00:	4013      	ands	r3, r2
 8001e02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e16:	4a04      	ldr	r2, [pc, #16]	; (8001e28 <__NVIC_SetPriorityGrouping+0x44>)
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	60d3      	str	r3, [r2, #12]
}
 8001e1c:	bf00      	nop
 8001e1e:	3714      	adds	r7, #20
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr
 8001e28:	e000ed00 	.word	0xe000ed00

08001e2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e30:	4b04      	ldr	r3, [pc, #16]	; (8001e44 <__NVIC_GetPriorityGrouping+0x18>)
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	0a1b      	lsrs	r3, r3, #8
 8001e36:	f003 0307 	and.w	r3, r3, #7
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr
 8001e44:	e000ed00 	.word	0xe000ed00

08001e48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	4603      	mov	r3, r0
 8001e50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	db0b      	blt.n	8001e72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e5a:	79fb      	ldrb	r3, [r7, #7]
 8001e5c:	f003 021f 	and.w	r2, r3, #31
 8001e60:	4907      	ldr	r1, [pc, #28]	; (8001e80 <__NVIC_EnableIRQ+0x38>)
 8001e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e66:	095b      	lsrs	r3, r3, #5
 8001e68:	2001      	movs	r0, #1
 8001e6a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	e000e100 	.word	0xe000e100

08001e84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	6039      	str	r1, [r7, #0]
 8001e8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	db0a      	blt.n	8001eae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	b2da      	uxtb	r2, r3
 8001e9c:	490c      	ldr	r1, [pc, #48]	; (8001ed0 <__NVIC_SetPriority+0x4c>)
 8001e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea2:	0112      	lsls	r2, r2, #4
 8001ea4:	b2d2      	uxtb	r2, r2
 8001ea6:	440b      	add	r3, r1
 8001ea8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001eac:	e00a      	b.n	8001ec4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	b2da      	uxtb	r2, r3
 8001eb2:	4908      	ldr	r1, [pc, #32]	; (8001ed4 <__NVIC_SetPriority+0x50>)
 8001eb4:	79fb      	ldrb	r3, [r7, #7]
 8001eb6:	f003 030f 	and.w	r3, r3, #15
 8001eba:	3b04      	subs	r3, #4
 8001ebc:	0112      	lsls	r2, r2, #4
 8001ebe:	b2d2      	uxtb	r2, r2
 8001ec0:	440b      	add	r3, r1
 8001ec2:	761a      	strb	r2, [r3, #24]
}
 8001ec4:	bf00      	nop
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr
 8001ed0:	e000e100 	.word	0xe000e100
 8001ed4:	e000ed00 	.word	0xe000ed00

08001ed8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b089      	sub	sp, #36	; 0x24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	60f8      	str	r0, [r7, #12]
 8001ee0:	60b9      	str	r1, [r7, #8]
 8001ee2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f003 0307 	and.w	r3, r3, #7
 8001eea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	f1c3 0307 	rsb	r3, r3, #7
 8001ef2:	2b04      	cmp	r3, #4
 8001ef4:	bf28      	it	cs
 8001ef6:	2304      	movcs	r3, #4
 8001ef8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	3304      	adds	r3, #4
 8001efe:	2b06      	cmp	r3, #6
 8001f00:	d902      	bls.n	8001f08 <NVIC_EncodePriority+0x30>
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	3b03      	subs	r3, #3
 8001f06:	e000      	b.n	8001f0a <NVIC_EncodePriority+0x32>
 8001f08:	2300      	movs	r3, #0
 8001f0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f10:	69bb      	ldr	r3, [r7, #24]
 8001f12:	fa02 f303 	lsl.w	r3, r2, r3
 8001f16:	43da      	mvns	r2, r3
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	401a      	ands	r2, r3
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f20:	f04f 31ff 	mov.w	r1, #4294967295
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	fa01 f303 	lsl.w	r3, r1, r3
 8001f2a:	43d9      	mvns	r1, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f30:	4313      	orrs	r3, r2
         );
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3724      	adds	r7, #36	; 0x24
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
	...

08001f40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	3b01      	subs	r3, #1
 8001f4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f50:	d301      	bcc.n	8001f56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f52:	2301      	movs	r3, #1
 8001f54:	e00f      	b.n	8001f76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f56:	4a0a      	ldr	r2, [pc, #40]	; (8001f80 <SysTick_Config+0x40>)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	3b01      	subs	r3, #1
 8001f5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f5e:	210f      	movs	r1, #15
 8001f60:	f04f 30ff 	mov.w	r0, #4294967295
 8001f64:	f7ff ff8e 	bl	8001e84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f68:	4b05      	ldr	r3, [pc, #20]	; (8001f80 <SysTick_Config+0x40>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f6e:	4b04      	ldr	r3, [pc, #16]	; (8001f80 <SysTick_Config+0x40>)
 8001f70:	2207      	movs	r2, #7
 8001f72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f74:	2300      	movs	r3, #0
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	e000e010 	.word	0xe000e010

08001f84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f7ff ff29 	bl	8001de4 <__NVIC_SetPriorityGrouping>
}
 8001f92:	bf00      	nop
 8001f94:	3708      	adds	r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f9a:	b580      	push	{r7, lr}
 8001f9c:	b086      	sub	sp, #24
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	60b9      	str	r1, [r7, #8]
 8001fa4:	607a      	str	r2, [r7, #4]
 8001fa6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fac:	f7ff ff3e 	bl	8001e2c <__NVIC_GetPriorityGrouping>
 8001fb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	68b9      	ldr	r1, [r7, #8]
 8001fb6:	6978      	ldr	r0, [r7, #20]
 8001fb8:	f7ff ff8e 	bl	8001ed8 <NVIC_EncodePriority>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fc2:	4611      	mov	r1, r2
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7ff ff5d 	bl	8001e84 <__NVIC_SetPriority>
}
 8001fca:	bf00      	nop
 8001fcc:	3718      	adds	r7, #24
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fd2:	b580      	push	{r7, lr}
 8001fd4:	b082      	sub	sp, #8
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	4603      	mov	r3, r0
 8001fda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7ff ff31 	bl	8001e48 <__NVIC_EnableIRQ>
}
 8001fe6:	bf00      	nop
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}

08001fee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	b082      	sub	sp, #8
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f7ff ffa2 	bl	8001f40 <SysTick_Config>
 8001ffc:	4603      	mov	r3, r0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}

08002006 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b084      	sub	sp, #16
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002012:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002014:	f7ff fb32 	bl	800167c <HAL_GetTick>
 8002018:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002020:	b2db      	uxtb	r3, r3
 8002022:	2b02      	cmp	r3, #2
 8002024:	d008      	beq.n	8002038 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2280      	movs	r2, #128	; 0x80
 800202a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2200      	movs	r2, #0
 8002030:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e052      	b.n	80020de <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f022 0216 	bic.w	r2, r2, #22
 8002046:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	695a      	ldr	r2, [r3, #20]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002056:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205c:	2b00      	cmp	r3, #0
 800205e:	d103      	bne.n	8002068 <HAL_DMA_Abort+0x62>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002064:	2b00      	cmp	r3, #0
 8002066:	d007      	beq.n	8002078 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f022 0208 	bic.w	r2, r2, #8
 8002076:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f022 0201 	bic.w	r2, r2, #1
 8002086:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002088:	e013      	b.n	80020b2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800208a:	f7ff faf7 	bl	800167c <HAL_GetTick>
 800208e:	4602      	mov	r2, r0
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	2b05      	cmp	r3, #5
 8002096:	d90c      	bls.n	80020b2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2220      	movs	r2, #32
 800209c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2203      	movs	r2, #3
 80020a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2200      	movs	r2, #0
 80020aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e015      	b.n	80020de <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0301 	and.w	r3, r3, #1
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1e4      	bne.n	800208a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020c4:	223f      	movs	r2, #63	; 0x3f
 80020c6:	409a      	lsls	r2, r3
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2201      	movs	r2, #1
 80020d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2200      	movs	r2, #0
 80020d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80020dc:	2300      	movs	r3, #0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3710      	adds	r7, #16
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020e6:	b480      	push	{r7}
 80020e8:	b083      	sub	sp, #12
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d004      	beq.n	8002104 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2280      	movs	r2, #128	; 0x80
 80020fe:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e00c      	b.n	800211e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2205      	movs	r2, #5
 8002108:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f022 0201 	bic.w	r2, r2, #1
 800211a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
	...

0800212c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800212c:	b480      	push	{r7}
 800212e:	b089      	sub	sp, #36	; 0x24
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002136:	2300      	movs	r3, #0
 8002138:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800213a:	2300      	movs	r3, #0
 800213c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800213e:	2300      	movs	r3, #0
 8002140:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002142:	2300      	movs	r3, #0
 8002144:	61fb      	str	r3, [r7, #28]
 8002146:	e177      	b.n	8002438 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002148:	2201      	movs	r2, #1
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	697a      	ldr	r2, [r7, #20]
 8002158:	4013      	ands	r3, r2
 800215a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800215c:	693a      	ldr	r2, [r7, #16]
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	429a      	cmp	r2, r3
 8002162:	f040 8166 	bne.w	8002432 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f003 0303 	and.w	r3, r3, #3
 800216e:	2b01      	cmp	r3, #1
 8002170:	d005      	beq.n	800217e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800217a:	2b02      	cmp	r3, #2
 800217c:	d130      	bne.n	80021e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	2203      	movs	r2, #3
 800218a:	fa02 f303 	lsl.w	r3, r2, r3
 800218e:	43db      	mvns	r3, r3
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	4013      	ands	r3, r2
 8002194:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	68da      	ldr	r2, [r3, #12]
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	005b      	lsls	r3, r3, #1
 800219e:	fa02 f303 	lsl.w	r3, r2, r3
 80021a2:	69ba      	ldr	r2, [r7, #24]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	69ba      	ldr	r2, [r7, #24]
 80021ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021b4:	2201      	movs	r2, #1
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	43db      	mvns	r3, r3
 80021be:	69ba      	ldr	r2, [r7, #24]
 80021c0:	4013      	ands	r3, r2
 80021c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	091b      	lsrs	r3, r3, #4
 80021ca:	f003 0201 	and.w	r2, r3, #1
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	69ba      	ldr	r2, [r7, #24]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f003 0303 	and.w	r3, r3, #3
 80021e8:	2b03      	cmp	r3, #3
 80021ea:	d017      	beq.n	800221c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	005b      	lsls	r3, r3, #1
 80021f6:	2203      	movs	r2, #3
 80021f8:	fa02 f303 	lsl.w	r3, r2, r3
 80021fc:	43db      	mvns	r3, r3
 80021fe:	69ba      	ldr	r2, [r7, #24]
 8002200:	4013      	ands	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	689a      	ldr	r2, [r3, #8]
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	005b      	lsls	r3, r3, #1
 800220c:	fa02 f303 	lsl.w	r3, r2, r3
 8002210:	69ba      	ldr	r2, [r7, #24]
 8002212:	4313      	orrs	r3, r2
 8002214:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	69ba      	ldr	r2, [r7, #24]
 800221a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f003 0303 	and.w	r3, r3, #3
 8002224:	2b02      	cmp	r3, #2
 8002226:	d123      	bne.n	8002270 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	08da      	lsrs	r2, r3, #3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	3208      	adds	r2, #8
 8002230:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002234:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	f003 0307 	and.w	r3, r3, #7
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	220f      	movs	r2, #15
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	43db      	mvns	r3, r3
 8002246:	69ba      	ldr	r2, [r7, #24]
 8002248:	4013      	ands	r3, r2
 800224a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	691a      	ldr	r2, [r3, #16]
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	f003 0307 	and.w	r3, r3, #7
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	fa02 f303 	lsl.w	r3, r2, r3
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	4313      	orrs	r3, r2
 8002260:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	08da      	lsrs	r2, r3, #3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	3208      	adds	r2, #8
 800226a:	69b9      	ldr	r1, [r7, #24]
 800226c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	005b      	lsls	r3, r3, #1
 800227a:	2203      	movs	r2, #3
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	43db      	mvns	r3, r3
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	4013      	ands	r3, r2
 8002286:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f003 0203 	and.w	r2, r3, #3
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	005b      	lsls	r3, r3, #1
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	69ba      	ldr	r2, [r7, #24]
 800229a:	4313      	orrs	r3, r2
 800229c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	f000 80c0 	beq.w	8002432 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022b2:	2300      	movs	r3, #0
 80022b4:	60fb      	str	r3, [r7, #12]
 80022b6:	4b66      	ldr	r3, [pc, #408]	; (8002450 <HAL_GPIO_Init+0x324>)
 80022b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ba:	4a65      	ldr	r2, [pc, #404]	; (8002450 <HAL_GPIO_Init+0x324>)
 80022bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022c0:	6453      	str	r3, [r2, #68]	; 0x44
 80022c2:	4b63      	ldr	r3, [pc, #396]	; (8002450 <HAL_GPIO_Init+0x324>)
 80022c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022ce:	4a61      	ldr	r2, [pc, #388]	; (8002454 <HAL_GPIO_Init+0x328>)
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	089b      	lsrs	r3, r3, #2
 80022d4:	3302      	adds	r3, #2
 80022d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	f003 0303 	and.w	r3, r3, #3
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	220f      	movs	r2, #15
 80022e6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ea:	43db      	mvns	r3, r3
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	4013      	ands	r3, r2
 80022f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a58      	ldr	r2, [pc, #352]	; (8002458 <HAL_GPIO_Init+0x32c>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d037      	beq.n	800236a <HAL_GPIO_Init+0x23e>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a57      	ldr	r2, [pc, #348]	; (800245c <HAL_GPIO_Init+0x330>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d031      	beq.n	8002366 <HAL_GPIO_Init+0x23a>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a56      	ldr	r2, [pc, #344]	; (8002460 <HAL_GPIO_Init+0x334>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d02b      	beq.n	8002362 <HAL_GPIO_Init+0x236>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a55      	ldr	r2, [pc, #340]	; (8002464 <HAL_GPIO_Init+0x338>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d025      	beq.n	800235e <HAL_GPIO_Init+0x232>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a54      	ldr	r2, [pc, #336]	; (8002468 <HAL_GPIO_Init+0x33c>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d01f      	beq.n	800235a <HAL_GPIO_Init+0x22e>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a53      	ldr	r2, [pc, #332]	; (800246c <HAL_GPIO_Init+0x340>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d019      	beq.n	8002356 <HAL_GPIO_Init+0x22a>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a52      	ldr	r2, [pc, #328]	; (8002470 <HAL_GPIO_Init+0x344>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d013      	beq.n	8002352 <HAL_GPIO_Init+0x226>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a51      	ldr	r2, [pc, #324]	; (8002474 <HAL_GPIO_Init+0x348>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d00d      	beq.n	800234e <HAL_GPIO_Init+0x222>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a50      	ldr	r2, [pc, #320]	; (8002478 <HAL_GPIO_Init+0x34c>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d007      	beq.n	800234a <HAL_GPIO_Init+0x21e>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a4f      	ldr	r2, [pc, #316]	; (800247c <HAL_GPIO_Init+0x350>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d101      	bne.n	8002346 <HAL_GPIO_Init+0x21a>
 8002342:	2309      	movs	r3, #9
 8002344:	e012      	b.n	800236c <HAL_GPIO_Init+0x240>
 8002346:	230a      	movs	r3, #10
 8002348:	e010      	b.n	800236c <HAL_GPIO_Init+0x240>
 800234a:	2308      	movs	r3, #8
 800234c:	e00e      	b.n	800236c <HAL_GPIO_Init+0x240>
 800234e:	2307      	movs	r3, #7
 8002350:	e00c      	b.n	800236c <HAL_GPIO_Init+0x240>
 8002352:	2306      	movs	r3, #6
 8002354:	e00a      	b.n	800236c <HAL_GPIO_Init+0x240>
 8002356:	2305      	movs	r3, #5
 8002358:	e008      	b.n	800236c <HAL_GPIO_Init+0x240>
 800235a:	2304      	movs	r3, #4
 800235c:	e006      	b.n	800236c <HAL_GPIO_Init+0x240>
 800235e:	2303      	movs	r3, #3
 8002360:	e004      	b.n	800236c <HAL_GPIO_Init+0x240>
 8002362:	2302      	movs	r3, #2
 8002364:	e002      	b.n	800236c <HAL_GPIO_Init+0x240>
 8002366:	2301      	movs	r3, #1
 8002368:	e000      	b.n	800236c <HAL_GPIO_Init+0x240>
 800236a:	2300      	movs	r3, #0
 800236c:	69fa      	ldr	r2, [r7, #28]
 800236e:	f002 0203 	and.w	r2, r2, #3
 8002372:	0092      	lsls	r2, r2, #2
 8002374:	4093      	lsls	r3, r2
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	4313      	orrs	r3, r2
 800237a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800237c:	4935      	ldr	r1, [pc, #212]	; (8002454 <HAL_GPIO_Init+0x328>)
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	089b      	lsrs	r3, r3, #2
 8002382:	3302      	adds	r3, #2
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800238a:	4b3d      	ldr	r3, [pc, #244]	; (8002480 <HAL_GPIO_Init+0x354>)
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	43db      	mvns	r3, r3
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	4013      	ands	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d003      	beq.n	80023ae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80023a6:	69ba      	ldr	r2, [r7, #24]
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023ae:	4a34      	ldr	r2, [pc, #208]	; (8002480 <HAL_GPIO_Init+0x354>)
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023b4:	4b32      	ldr	r3, [pc, #200]	; (8002480 <HAL_GPIO_Init+0x354>)
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	43db      	mvns	r3, r3
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4013      	ands	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d003      	beq.n	80023d8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023d8:	4a29      	ldr	r2, [pc, #164]	; (8002480 <HAL_GPIO_Init+0x354>)
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023de:	4b28      	ldr	r3, [pc, #160]	; (8002480 <HAL_GPIO_Init+0x354>)
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	43db      	mvns	r3, r3
 80023e8:	69ba      	ldr	r2, [r7, #24]
 80023ea:	4013      	ands	r3, r2
 80023ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d003      	beq.n	8002402 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80023fa:	69ba      	ldr	r2, [r7, #24]
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	4313      	orrs	r3, r2
 8002400:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002402:	4a1f      	ldr	r2, [pc, #124]	; (8002480 <HAL_GPIO_Init+0x354>)
 8002404:	69bb      	ldr	r3, [r7, #24]
 8002406:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002408:	4b1d      	ldr	r3, [pc, #116]	; (8002480 <HAL_GPIO_Init+0x354>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	43db      	mvns	r3, r3
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	4013      	ands	r3, r2
 8002416:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d003      	beq.n	800242c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002424:	69ba      	ldr	r2, [r7, #24]
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	4313      	orrs	r3, r2
 800242a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800242c:	4a14      	ldr	r2, [pc, #80]	; (8002480 <HAL_GPIO_Init+0x354>)
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	3301      	adds	r3, #1
 8002436:	61fb      	str	r3, [r7, #28]
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	2b0f      	cmp	r3, #15
 800243c:	f67f ae84 	bls.w	8002148 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002440:	bf00      	nop
 8002442:	bf00      	nop
 8002444:	3724      	adds	r7, #36	; 0x24
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	40023800 	.word	0x40023800
 8002454:	40013800 	.word	0x40013800
 8002458:	40020000 	.word	0x40020000
 800245c:	40020400 	.word	0x40020400
 8002460:	40020800 	.word	0x40020800
 8002464:	40020c00 	.word	0x40020c00
 8002468:	40021000 	.word	0x40021000
 800246c:	40021400 	.word	0x40021400
 8002470:	40021800 	.word	0x40021800
 8002474:	40021c00 	.word	0x40021c00
 8002478:	40022000 	.word	0x40022000
 800247c:	40022400 	.word	0x40022400
 8002480:	40013c00 	.word	0x40013c00

08002484 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002484:	b480      	push	{r7}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	460b      	mov	r3, r1
 800248e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	691a      	ldr	r2, [r3, #16]
 8002494:	887b      	ldrh	r3, [r7, #2]
 8002496:	4013      	ands	r3, r2
 8002498:	2b00      	cmp	r3, #0
 800249a:	d002      	beq.n	80024a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800249c:	2301      	movs	r3, #1
 800249e:	73fb      	strb	r3, [r7, #15]
 80024a0:	e001      	b.n	80024a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024a2:	2300      	movs	r3, #0
 80024a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80024a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3714      	adds	r7, #20
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80024be:	4b08      	ldr	r3, [pc, #32]	; (80024e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024c0:	695a      	ldr	r2, [r3, #20]
 80024c2:	88fb      	ldrh	r3, [r7, #6]
 80024c4:	4013      	ands	r3, r2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d006      	beq.n	80024d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80024ca:	4a05      	ldr	r2, [pc, #20]	; (80024e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024cc:	88fb      	ldrh	r3, [r7, #6]
 80024ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80024d0:	88fb      	ldrh	r3, [r7, #6]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7fe fd1e 	bl	8000f14 <HAL_GPIO_EXTI_Callback>
  }
}
 80024d8:	bf00      	nop
 80024da:	3708      	adds	r7, #8
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	40013c00 	.word	0x40013c00

080024e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d101      	bne.n	80024f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e12b      	b.n	800274e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d106      	bne.n	8002510 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f7fe f97a 	bl	8000804 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2224      	movs	r2, #36	; 0x24
 8002514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f022 0201 	bic.w	r2, r2, #1
 8002526:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002536:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002546:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002548:	f001 fa40 	bl	80039cc <HAL_RCC_GetPCLK1Freq>
 800254c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	4a81      	ldr	r2, [pc, #516]	; (8002758 <HAL_I2C_Init+0x274>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d807      	bhi.n	8002568 <HAL_I2C_Init+0x84>
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	4a80      	ldr	r2, [pc, #512]	; (800275c <HAL_I2C_Init+0x278>)
 800255c:	4293      	cmp	r3, r2
 800255e:	bf94      	ite	ls
 8002560:	2301      	movls	r3, #1
 8002562:	2300      	movhi	r3, #0
 8002564:	b2db      	uxtb	r3, r3
 8002566:	e006      	b.n	8002576 <HAL_I2C_Init+0x92>
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	4a7d      	ldr	r2, [pc, #500]	; (8002760 <HAL_I2C_Init+0x27c>)
 800256c:	4293      	cmp	r3, r2
 800256e:	bf94      	ite	ls
 8002570:	2301      	movls	r3, #1
 8002572:	2300      	movhi	r3, #0
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e0e7      	b.n	800274e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	4a78      	ldr	r2, [pc, #480]	; (8002764 <HAL_I2C_Init+0x280>)
 8002582:	fba2 2303 	umull	r2, r3, r2, r3
 8002586:	0c9b      	lsrs	r3, r3, #18
 8002588:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	68ba      	ldr	r2, [r7, #8]
 800259a:	430a      	orrs	r2, r1
 800259c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	6a1b      	ldr	r3, [r3, #32]
 80025a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	4a6a      	ldr	r2, [pc, #424]	; (8002758 <HAL_I2C_Init+0x274>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d802      	bhi.n	80025b8 <HAL_I2C_Init+0xd4>
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	3301      	adds	r3, #1
 80025b6:	e009      	b.n	80025cc <HAL_I2C_Init+0xe8>
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80025be:	fb02 f303 	mul.w	r3, r2, r3
 80025c2:	4a69      	ldr	r2, [pc, #420]	; (8002768 <HAL_I2C_Init+0x284>)
 80025c4:	fba2 2303 	umull	r2, r3, r2, r3
 80025c8:	099b      	lsrs	r3, r3, #6
 80025ca:	3301      	adds	r3, #1
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	6812      	ldr	r2, [r2, #0]
 80025d0:	430b      	orrs	r3, r1
 80025d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	69db      	ldr	r3, [r3, #28]
 80025da:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80025de:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	495c      	ldr	r1, [pc, #368]	; (8002758 <HAL_I2C_Init+0x274>)
 80025e8:	428b      	cmp	r3, r1
 80025ea:	d819      	bhi.n	8002620 <HAL_I2C_Init+0x13c>
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	1e59      	subs	r1, r3, #1
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	005b      	lsls	r3, r3, #1
 80025f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80025fa:	1c59      	adds	r1, r3, #1
 80025fc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002600:	400b      	ands	r3, r1
 8002602:	2b00      	cmp	r3, #0
 8002604:	d00a      	beq.n	800261c <HAL_I2C_Init+0x138>
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	1e59      	subs	r1, r3, #1
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	005b      	lsls	r3, r3, #1
 8002610:	fbb1 f3f3 	udiv	r3, r1, r3
 8002614:	3301      	adds	r3, #1
 8002616:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800261a:	e051      	b.n	80026c0 <HAL_I2C_Init+0x1dc>
 800261c:	2304      	movs	r3, #4
 800261e:	e04f      	b.n	80026c0 <HAL_I2C_Init+0x1dc>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d111      	bne.n	800264c <HAL_I2C_Init+0x168>
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	1e58      	subs	r0, r3, #1
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6859      	ldr	r1, [r3, #4]
 8002630:	460b      	mov	r3, r1
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	440b      	add	r3, r1
 8002636:	fbb0 f3f3 	udiv	r3, r0, r3
 800263a:	3301      	adds	r3, #1
 800263c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002640:	2b00      	cmp	r3, #0
 8002642:	bf0c      	ite	eq
 8002644:	2301      	moveq	r3, #1
 8002646:	2300      	movne	r3, #0
 8002648:	b2db      	uxtb	r3, r3
 800264a:	e012      	b.n	8002672 <HAL_I2C_Init+0x18e>
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	1e58      	subs	r0, r3, #1
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6859      	ldr	r1, [r3, #4]
 8002654:	460b      	mov	r3, r1
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	440b      	add	r3, r1
 800265a:	0099      	lsls	r1, r3, #2
 800265c:	440b      	add	r3, r1
 800265e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002662:	3301      	adds	r3, #1
 8002664:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002668:	2b00      	cmp	r3, #0
 800266a:	bf0c      	ite	eq
 800266c:	2301      	moveq	r3, #1
 800266e:	2300      	movne	r3, #0
 8002670:	b2db      	uxtb	r3, r3
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <HAL_I2C_Init+0x196>
 8002676:	2301      	movs	r3, #1
 8002678:	e022      	b.n	80026c0 <HAL_I2C_Init+0x1dc>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d10e      	bne.n	80026a0 <HAL_I2C_Init+0x1bc>
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	1e58      	subs	r0, r3, #1
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6859      	ldr	r1, [r3, #4]
 800268a:	460b      	mov	r3, r1
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	440b      	add	r3, r1
 8002690:	fbb0 f3f3 	udiv	r3, r0, r3
 8002694:	3301      	adds	r3, #1
 8002696:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800269a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800269e:	e00f      	b.n	80026c0 <HAL_I2C_Init+0x1dc>
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	1e58      	subs	r0, r3, #1
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6859      	ldr	r1, [r3, #4]
 80026a8:	460b      	mov	r3, r1
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	440b      	add	r3, r1
 80026ae:	0099      	lsls	r1, r3, #2
 80026b0:	440b      	add	r3, r1
 80026b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80026b6:	3301      	adds	r3, #1
 80026b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026bc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80026c0:	6879      	ldr	r1, [r7, #4]
 80026c2:	6809      	ldr	r1, [r1, #0]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	69da      	ldr	r2, [r3, #28]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a1b      	ldr	r3, [r3, #32]
 80026da:	431a      	orrs	r2, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	430a      	orrs	r2, r1
 80026e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80026ee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80026f2:	687a      	ldr	r2, [r7, #4]
 80026f4:	6911      	ldr	r1, [r2, #16]
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	68d2      	ldr	r2, [r2, #12]
 80026fa:	4311      	orrs	r1, r2
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	6812      	ldr	r2, [r2, #0]
 8002700:	430b      	orrs	r3, r1
 8002702:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	695a      	ldr	r2, [r3, #20]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	699b      	ldr	r3, [r3, #24]
 8002716:	431a      	orrs	r2, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	430a      	orrs	r2, r1
 800271e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f042 0201 	orr.w	r2, r2, #1
 800272e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2220      	movs	r2, #32
 800273a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	3710      	adds	r7, #16
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	000186a0 	.word	0x000186a0
 800275c:	001e847f 	.word	0x001e847f
 8002760:	003d08ff 	.word	0x003d08ff
 8002764:	431bde83 	.word	0x431bde83
 8002768:	10624dd3 	.word	0x10624dd3

0800276c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b088      	sub	sp, #32
 8002770:	af02      	add	r7, sp, #8
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	607a      	str	r2, [r7, #4]
 8002776:	461a      	mov	r2, r3
 8002778:	460b      	mov	r3, r1
 800277a:	817b      	strh	r3, [r7, #10]
 800277c:	4613      	mov	r3, r2
 800277e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002780:	f7fe ff7c 	bl	800167c <HAL_GetTick>
 8002784:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800278c:	b2db      	uxtb	r3, r3
 800278e:	2b20      	cmp	r3, #32
 8002790:	f040 80e0 	bne.w	8002954 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	9300      	str	r3, [sp, #0]
 8002798:	2319      	movs	r3, #25
 800279a:	2201      	movs	r2, #1
 800279c:	4970      	ldr	r1, [pc, #448]	; (8002960 <HAL_I2C_Master_Transmit+0x1f4>)
 800279e:	68f8      	ldr	r0, [r7, #12]
 80027a0:	f000 fa92 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80027aa:	2302      	movs	r3, #2
 80027ac:	e0d3      	b.n	8002956 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d101      	bne.n	80027bc <HAL_I2C_Master_Transmit+0x50>
 80027b8:	2302      	movs	r3, #2
 80027ba:	e0cc      	b.n	8002956 <HAL_I2C_Master_Transmit+0x1ea>
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2201      	movs	r2, #1
 80027c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d007      	beq.n	80027e2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f042 0201 	orr.w	r2, r2, #1
 80027e0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80027f0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2221      	movs	r2, #33	; 0x21
 80027f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	2210      	movs	r2, #16
 80027fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2200      	movs	r2, #0
 8002806:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	893a      	ldrh	r2, [r7, #8]
 8002812:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002818:	b29a      	uxth	r2, r3
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	4a50      	ldr	r2, [pc, #320]	; (8002964 <HAL_I2C_Master_Transmit+0x1f8>)
 8002822:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002824:	8979      	ldrh	r1, [r7, #10]
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	6a3a      	ldr	r2, [r7, #32]
 800282a:	68f8      	ldr	r0, [r7, #12]
 800282c:	f000 f9ca 	bl	8002bc4 <I2C_MasterRequestWrite>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e08d      	b.n	8002956 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800283a:	2300      	movs	r3, #0
 800283c:	613b      	str	r3, [r7, #16]
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	695b      	ldr	r3, [r3, #20]
 8002844:	613b      	str	r3, [r7, #16]
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	699b      	ldr	r3, [r3, #24]
 800284c:	613b      	str	r3, [r7, #16]
 800284e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002850:	e066      	b.n	8002920 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002852:	697a      	ldr	r2, [r7, #20]
 8002854:	6a39      	ldr	r1, [r7, #32]
 8002856:	68f8      	ldr	r0, [r7, #12]
 8002858:	f000 fb0c 	bl	8002e74 <I2C_WaitOnTXEFlagUntilTimeout>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d00d      	beq.n	800287e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002866:	2b04      	cmp	r3, #4
 8002868:	d107      	bne.n	800287a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002878:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e06b      	b.n	8002956 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002882:	781a      	ldrb	r2, [r3, #0]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288e:	1c5a      	adds	r2, r3, #1
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002898:	b29b      	uxth	r3, r3
 800289a:	3b01      	subs	r3, #1
 800289c:	b29a      	uxth	r2, r3
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028a6:	3b01      	subs	r3, #1
 80028a8:	b29a      	uxth	r2, r3
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	695b      	ldr	r3, [r3, #20]
 80028b4:	f003 0304 	and.w	r3, r3, #4
 80028b8:	2b04      	cmp	r3, #4
 80028ba:	d11b      	bne.n	80028f4 <HAL_I2C_Master_Transmit+0x188>
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d017      	beq.n	80028f4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c8:	781a      	ldrb	r2, [r3, #0]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d4:	1c5a      	adds	r2, r3, #1
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028de:	b29b      	uxth	r3, r3
 80028e0:	3b01      	subs	r3, #1
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ec:	3b01      	subs	r3, #1
 80028ee:	b29a      	uxth	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028f4:	697a      	ldr	r2, [r7, #20]
 80028f6:	6a39      	ldr	r1, [r7, #32]
 80028f8:	68f8      	ldr	r0, [r7, #12]
 80028fa:	f000 fafc 	bl	8002ef6 <I2C_WaitOnBTFFlagUntilTimeout>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d00d      	beq.n	8002920 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002908:	2b04      	cmp	r3, #4
 800290a:	d107      	bne.n	800291c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800291a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e01a      	b.n	8002956 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002924:	2b00      	cmp	r3, #0
 8002926:	d194      	bne.n	8002852 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002936:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2220      	movs	r2, #32
 800293c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2200      	movs	r2, #0
 8002944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2200      	movs	r2, #0
 800294c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002950:	2300      	movs	r3, #0
 8002952:	e000      	b.n	8002956 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002954:	2302      	movs	r3, #2
  }
}
 8002956:	4618      	mov	r0, r3
 8002958:	3718      	adds	r7, #24
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	00100002 	.word	0x00100002
 8002964:	ffff0000 	.word	0xffff0000

08002968 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b08a      	sub	sp, #40	; 0x28
 800296c:	af02      	add	r7, sp, #8
 800296e:	60f8      	str	r0, [r7, #12]
 8002970:	607a      	str	r2, [r7, #4]
 8002972:	603b      	str	r3, [r7, #0]
 8002974:	460b      	mov	r3, r1
 8002976:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002978:	f7fe fe80 	bl	800167c <HAL_GetTick>
 800297c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800297e:	2300      	movs	r3, #0
 8002980:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002988:	b2db      	uxtb	r3, r3
 800298a:	2b20      	cmp	r3, #32
 800298c:	f040 8111 	bne.w	8002bb2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	9300      	str	r3, [sp, #0]
 8002994:	2319      	movs	r3, #25
 8002996:	2201      	movs	r2, #1
 8002998:	4988      	ldr	r1, [pc, #544]	; (8002bbc <HAL_I2C_IsDeviceReady+0x254>)
 800299a:	68f8      	ldr	r0, [r7, #12]
 800299c:	f000 f994 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80029a6:	2302      	movs	r3, #2
 80029a8:	e104      	b.n	8002bb4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d101      	bne.n	80029b8 <HAL_I2C_IsDeviceReady+0x50>
 80029b4:	2302      	movs	r3, #2
 80029b6:	e0fd      	b.n	8002bb4 <HAL_I2C_IsDeviceReady+0x24c>
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0301 	and.w	r3, r3, #1
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d007      	beq.n	80029de <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f042 0201 	orr.w	r2, r2, #1
 80029dc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029ec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2224      	movs	r2, #36	; 0x24
 80029f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2200      	movs	r2, #0
 80029fa:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	4a70      	ldr	r2, [pc, #448]	; (8002bc0 <HAL_I2C_IsDeviceReady+0x258>)
 8002a00:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a10:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	9300      	str	r3, [sp, #0]
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002a1e:	68f8      	ldr	r0, [r7, #12]
 8002a20:	f000 f952 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d00d      	beq.n	8002a46 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a38:	d103      	bne.n	8002a42 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a40:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e0b6      	b.n	8002bb4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002a46:	897b      	ldrh	r3, [r7, #10]
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002a54:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002a56:	f7fe fe11 	bl	800167c <HAL_GetTick>
 8002a5a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	695b      	ldr	r3, [r3, #20]
 8002a62:	f003 0302 	and.w	r3, r3, #2
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	bf0c      	ite	eq
 8002a6a:	2301      	moveq	r3, #1
 8002a6c:	2300      	movne	r3, #0
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	695b      	ldr	r3, [r3, #20]
 8002a78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a80:	bf0c      	ite	eq
 8002a82:	2301      	moveq	r3, #1
 8002a84:	2300      	movne	r3, #0
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002a8a:	e025      	b.n	8002ad8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002a8c:	f7fe fdf6 	bl	800167c <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	69fb      	ldr	r3, [r7, #28]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	683a      	ldr	r2, [r7, #0]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d302      	bcc.n	8002aa2 <HAL_I2C_IsDeviceReady+0x13a>
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d103      	bne.n	8002aaa <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	22a0      	movs	r2, #160	; 0xa0
 8002aa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	695b      	ldr	r3, [r3, #20]
 8002ab0:	f003 0302 	and.w	r3, r3, #2
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	bf0c      	ite	eq
 8002ab8:	2301      	moveq	r3, #1
 8002aba:	2300      	movne	r3, #0
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	695b      	ldr	r3, [r3, #20]
 8002ac6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002aca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ace:	bf0c      	ite	eq
 8002ad0:	2301      	moveq	r3, #1
 8002ad2:	2300      	movne	r3, #0
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	2ba0      	cmp	r3, #160	; 0xa0
 8002ae2:	d005      	beq.n	8002af0 <HAL_I2C_IsDeviceReady+0x188>
 8002ae4:	7dfb      	ldrb	r3, [r7, #23]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d102      	bne.n	8002af0 <HAL_I2C_IsDeviceReady+0x188>
 8002aea:	7dbb      	ldrb	r3, [r7, #22]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d0cd      	beq.n	8002a8c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2220      	movs	r2, #32
 8002af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d129      	bne.n	8002b5a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b14:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b16:	2300      	movs	r3, #0
 8002b18:	613b      	str	r3, [r7, #16]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	695b      	ldr	r3, [r3, #20]
 8002b20:	613b      	str	r3, [r7, #16]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	699b      	ldr	r3, [r3, #24]
 8002b28:	613b      	str	r3, [r7, #16]
 8002b2a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	9300      	str	r3, [sp, #0]
 8002b30:	2319      	movs	r3, #25
 8002b32:	2201      	movs	r2, #1
 8002b34:	4921      	ldr	r1, [pc, #132]	; (8002bbc <HAL_I2C_IsDeviceReady+0x254>)
 8002b36:	68f8      	ldr	r0, [r7, #12]
 8002b38:	f000 f8c6 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e036      	b.n	8002bb4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2220      	movs	r2, #32
 8002b4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002b56:	2300      	movs	r3, #0
 8002b58:	e02c      	b.n	8002bb4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b68:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002b72:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	9300      	str	r3, [sp, #0]
 8002b78:	2319      	movs	r3, #25
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	490f      	ldr	r1, [pc, #60]	; (8002bbc <HAL_I2C_IsDeviceReady+0x254>)
 8002b7e:	68f8      	ldr	r0, [r7, #12]
 8002b80:	f000 f8a2 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e012      	b.n	8002bb4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002b8e:	69bb      	ldr	r3, [r7, #24]
 8002b90:	3301      	adds	r3, #1
 8002b92:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002b94:	69ba      	ldr	r2, [r7, #24]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	f4ff af32 	bcc.w	8002a02 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e000      	b.n	8002bb4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002bb2:	2302      	movs	r3, #2
  }
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3720      	adds	r7, #32
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	00100002 	.word	0x00100002
 8002bc0:	ffff0000 	.word	0xffff0000

08002bc4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b088      	sub	sp, #32
 8002bc8:	af02      	add	r7, sp, #8
 8002bca:	60f8      	str	r0, [r7, #12]
 8002bcc:	607a      	str	r2, [r7, #4]
 8002bce:	603b      	str	r3, [r7, #0]
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	2b08      	cmp	r3, #8
 8002bde:	d006      	beq.n	8002bee <I2C_MasterRequestWrite+0x2a>
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d003      	beq.n	8002bee <I2C_MasterRequestWrite+0x2a>
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002bec:	d108      	bne.n	8002c00 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002bfc:	601a      	str	r2, [r3, #0]
 8002bfe:	e00b      	b.n	8002c18 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c04:	2b12      	cmp	r3, #18
 8002c06:	d107      	bne.n	8002c18 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c16:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	9300      	str	r3, [sp, #0]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002c24:	68f8      	ldr	r0, [r7, #12]
 8002c26:	f000 f84f 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d00d      	beq.n	8002c4c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c3e:	d103      	bne.n	8002c48 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c46:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e035      	b.n	8002cb8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	691b      	ldr	r3, [r3, #16]
 8002c50:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c54:	d108      	bne.n	8002c68 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c56:	897b      	ldrh	r3, [r7, #10]
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002c64:	611a      	str	r2, [r3, #16]
 8002c66:	e01b      	b.n	8002ca0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002c68:	897b      	ldrh	r3, [r7, #10]
 8002c6a:	11db      	asrs	r3, r3, #7
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	f003 0306 	and.w	r3, r3, #6
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	f063 030f 	orn	r3, r3, #15
 8002c78:	b2da      	uxtb	r2, r3
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	490e      	ldr	r1, [pc, #56]	; (8002cc0 <I2C_MasterRequestWrite+0xfc>)
 8002c86:	68f8      	ldr	r0, [r7, #12]
 8002c88:	f000 f875 	bl	8002d76 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d001      	beq.n	8002c96 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e010      	b.n	8002cb8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002c96:	897b      	ldrh	r3, [r7, #10]
 8002c98:	b2da      	uxtb	r2, r3
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	4907      	ldr	r1, [pc, #28]	; (8002cc4 <I2C_MasterRequestWrite+0x100>)
 8002ca6:	68f8      	ldr	r0, [r7, #12]
 8002ca8:	f000 f865 	bl	8002d76 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e000      	b.n	8002cb8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002cb6:	2300      	movs	r3, #0
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3718      	adds	r7, #24
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	00010008 	.word	0x00010008
 8002cc4:	00010002 	.word	0x00010002

08002cc8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	603b      	str	r3, [r7, #0]
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cd8:	e025      	b.n	8002d26 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce0:	d021      	beq.n	8002d26 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ce2:	f7fe fccb 	bl	800167c <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	683a      	ldr	r2, [r7, #0]
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d302      	bcc.n	8002cf8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d116      	bne.n	8002d26 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2220      	movs	r2, #32
 8002d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d12:	f043 0220 	orr.w	r2, r3, #32
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e023      	b.n	8002d6e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	0c1b      	lsrs	r3, r3, #16
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d10d      	bne.n	8002d4c <I2C_WaitOnFlagUntilTimeout+0x84>
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	43da      	mvns	r2, r3
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	bf0c      	ite	eq
 8002d42:	2301      	moveq	r3, #1
 8002d44:	2300      	movne	r3, #0
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	461a      	mov	r2, r3
 8002d4a:	e00c      	b.n	8002d66 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	699b      	ldr	r3, [r3, #24]
 8002d52:	43da      	mvns	r2, r3
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	4013      	ands	r3, r2
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	bf0c      	ite	eq
 8002d5e:	2301      	moveq	r3, #1
 8002d60:	2300      	movne	r3, #0
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	461a      	mov	r2, r3
 8002d66:	79fb      	ldrb	r3, [r7, #7]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d0b6      	beq.n	8002cda <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3710      	adds	r7, #16
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b084      	sub	sp, #16
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	60f8      	str	r0, [r7, #12]
 8002d7e:	60b9      	str	r1, [r7, #8]
 8002d80:	607a      	str	r2, [r7, #4]
 8002d82:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d84:	e051      	b.n	8002e2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	695b      	ldr	r3, [r3, #20]
 8002d8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d94:	d123      	bne.n	8002dde <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002da4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002dae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2200      	movs	r2, #0
 8002db4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2220      	movs	r2, #32
 8002dba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dca:	f043 0204 	orr.w	r2, r3, #4
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e046      	b.n	8002e6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de4:	d021      	beq.n	8002e2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002de6:	f7fe fc49 	bl	800167c <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d302      	bcc.n	8002dfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d116      	bne.n	8002e2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2220      	movs	r2, #32
 8002e06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e16:	f043 0220 	orr.w	r2, r3, #32
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e020      	b.n	8002e6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	0c1b      	lsrs	r3, r3, #16
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d10c      	bne.n	8002e4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	695b      	ldr	r3, [r3, #20]
 8002e3a:	43da      	mvns	r2, r3
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	4013      	ands	r3, r2
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	bf14      	ite	ne
 8002e46:	2301      	movne	r3, #1
 8002e48:	2300      	moveq	r3, #0
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	e00b      	b.n	8002e66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	43da      	mvns	r2, r3
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	4013      	ands	r3, r2
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	bf14      	ite	ne
 8002e60:	2301      	movne	r3, #1
 8002e62:	2300      	moveq	r3, #0
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d18d      	bne.n	8002d86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3710      	adds	r7, #16
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	60b9      	str	r1, [r7, #8]
 8002e7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e80:	e02d      	b.n	8002ede <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	f000 f878 	bl	8002f78 <I2C_IsAcknowledgeFailed>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d001      	beq.n	8002e92 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e02d      	b.n	8002eee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e98:	d021      	beq.n	8002ede <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e9a:	f7fe fbef 	bl	800167c <HAL_GetTick>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	68ba      	ldr	r2, [r7, #8]
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d302      	bcc.n	8002eb0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d116      	bne.n	8002ede <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2220      	movs	r2, #32
 8002eba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eca:	f043 0220 	orr.w	r2, r3, #32
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e007      	b.n	8002eee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	695b      	ldr	r3, [r3, #20]
 8002ee4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ee8:	2b80      	cmp	r3, #128	; 0x80
 8002eea:	d1ca      	bne.n	8002e82 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002eec:	2300      	movs	r3, #0
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3710      	adds	r7, #16
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}

08002ef6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ef6:	b580      	push	{r7, lr}
 8002ef8:	b084      	sub	sp, #16
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	60f8      	str	r0, [r7, #12]
 8002efe:	60b9      	str	r1, [r7, #8]
 8002f00:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f02:	e02d      	b.n	8002f60 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f04:	68f8      	ldr	r0, [r7, #12]
 8002f06:	f000 f837 	bl	8002f78 <I2C_IsAcknowledgeFailed>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d001      	beq.n	8002f14 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e02d      	b.n	8002f70 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f1a:	d021      	beq.n	8002f60 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f1c:	f7fe fbae 	bl	800167c <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	68ba      	ldr	r2, [r7, #8]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d302      	bcc.n	8002f32 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d116      	bne.n	8002f60 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2200      	movs	r2, #0
 8002f36:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2220      	movs	r2, #32
 8002f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2200      	movs	r2, #0
 8002f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4c:	f043 0220 	orr.w	r2, r3, #32
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2200      	movs	r2, #0
 8002f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e007      	b.n	8002f70 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	f003 0304 	and.w	r3, r3, #4
 8002f6a:	2b04      	cmp	r3, #4
 8002f6c:	d1ca      	bne.n	8002f04 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f6e:	2300      	movs	r3, #0
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3710      	adds	r7, #16
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f8e:	d11b      	bne.n	8002fc8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f98:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2220      	movs	r2, #32
 8002fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb4:	f043 0204 	orr.w	r2, r3, #4
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e000      	b.n	8002fca <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr

08002fd6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002fd6:	b480      	push	{r7}
 8002fd8:	b083      	sub	sp, #12
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]
 8002fde:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	2b20      	cmp	r3, #32
 8002fea:	d129      	bne.n	8003040 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2224      	movs	r2, #36	; 0x24
 8002ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f022 0201 	bic.w	r2, r2, #1
 8003002:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f022 0210 	bic.w	r2, r2, #16
 8003012:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	683a      	ldr	r2, [r7, #0]
 8003020:	430a      	orrs	r2, r1
 8003022:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f042 0201 	orr.w	r2, r2, #1
 8003032:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2220      	movs	r2, #32
 8003038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800303c:	2300      	movs	r3, #0
 800303e:	e000      	b.n	8003042 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003040:	2302      	movs	r3, #2
  }
}
 8003042:	4618      	mov	r0, r3
 8003044:	370c      	adds	r7, #12
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr

0800304e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800304e:	b480      	push	{r7}
 8003050:	b085      	sub	sp, #20
 8003052:	af00      	add	r7, sp, #0
 8003054:	6078      	str	r0, [r7, #4]
 8003056:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003058:	2300      	movs	r3, #0
 800305a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003062:	b2db      	uxtb	r3, r3
 8003064:	2b20      	cmp	r3, #32
 8003066:	d12a      	bne.n	80030be <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2224      	movs	r2, #36	; 0x24
 800306c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f022 0201 	bic.w	r2, r2, #1
 800307e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003086:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003088:	89fb      	ldrh	r3, [r7, #14]
 800308a:	f023 030f 	bic.w	r3, r3, #15
 800308e:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	b29a      	uxth	r2, r3
 8003094:	89fb      	ldrh	r3, [r7, #14]
 8003096:	4313      	orrs	r3, r2
 8003098:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	89fa      	ldrh	r2, [r7, #14]
 80030a0:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f042 0201 	orr.w	r2, r2, #1
 80030b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2220      	movs	r2, #32
 80030b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80030ba:	2300      	movs	r3, #0
 80030bc:	e000      	b.n	80030c0 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80030be:	2302      	movs	r3, #2
  }
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3714      	adds	r7, #20
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr

080030cc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b082      	sub	sp, #8
 80030d0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80030d2:	2300      	movs	r3, #0
 80030d4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80030d6:	2300      	movs	r3, #0
 80030d8:	603b      	str	r3, [r7, #0]
 80030da:	4b20      	ldr	r3, [pc, #128]	; (800315c <HAL_PWREx_EnableOverDrive+0x90>)
 80030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030de:	4a1f      	ldr	r2, [pc, #124]	; (800315c <HAL_PWREx_EnableOverDrive+0x90>)
 80030e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030e4:	6413      	str	r3, [r2, #64]	; 0x40
 80030e6:	4b1d      	ldr	r3, [pc, #116]	; (800315c <HAL_PWREx_EnableOverDrive+0x90>)
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ee:	603b      	str	r3, [r7, #0]
 80030f0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80030f2:	4b1b      	ldr	r3, [pc, #108]	; (8003160 <HAL_PWREx_EnableOverDrive+0x94>)
 80030f4:	2201      	movs	r2, #1
 80030f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030f8:	f7fe fac0 	bl	800167c <HAL_GetTick>
 80030fc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80030fe:	e009      	b.n	8003114 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003100:	f7fe fabc 	bl	800167c <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800310e:	d901      	bls.n	8003114 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e01f      	b.n	8003154 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003114:	4b13      	ldr	r3, [pc, #76]	; (8003164 <HAL_PWREx_EnableOverDrive+0x98>)
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800311c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003120:	d1ee      	bne.n	8003100 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003122:	4b11      	ldr	r3, [pc, #68]	; (8003168 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003124:	2201      	movs	r2, #1
 8003126:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003128:	f7fe faa8 	bl	800167c <HAL_GetTick>
 800312c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800312e:	e009      	b.n	8003144 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003130:	f7fe faa4 	bl	800167c <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800313e:	d901      	bls.n	8003144 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e007      	b.n	8003154 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003144:	4b07      	ldr	r3, [pc, #28]	; (8003164 <HAL_PWREx_EnableOverDrive+0x98>)
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800314c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003150:	d1ee      	bne.n	8003130 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003152:	2300      	movs	r3, #0
}
 8003154:	4618      	mov	r0, r3
 8003156:	3708      	adds	r7, #8
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	40023800 	.word	0x40023800
 8003160:	420e0040 	.word	0x420e0040
 8003164:	40007000 	.word	0x40007000
 8003168:	420e0044 	.word	0x420e0044

0800316c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b086      	sub	sp, #24
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d101      	bne.n	800317e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e267      	b.n	800364e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0301 	and.w	r3, r3, #1
 8003186:	2b00      	cmp	r3, #0
 8003188:	d075      	beq.n	8003276 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800318a:	4b88      	ldr	r3, [pc, #544]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f003 030c 	and.w	r3, r3, #12
 8003192:	2b04      	cmp	r3, #4
 8003194:	d00c      	beq.n	80031b0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003196:	4b85      	ldr	r3, [pc, #532]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800319e:	2b08      	cmp	r3, #8
 80031a0:	d112      	bne.n	80031c8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031a2:	4b82      	ldr	r3, [pc, #520]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031ae:	d10b      	bne.n	80031c8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031b0:	4b7e      	ldr	r3, [pc, #504]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d05b      	beq.n	8003274 <HAL_RCC_OscConfig+0x108>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d157      	bne.n	8003274 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e242      	b.n	800364e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031d0:	d106      	bne.n	80031e0 <HAL_RCC_OscConfig+0x74>
 80031d2:	4b76      	ldr	r3, [pc, #472]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a75      	ldr	r2, [pc, #468]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 80031d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031dc:	6013      	str	r3, [r2, #0]
 80031de:	e01d      	b.n	800321c <HAL_RCC_OscConfig+0xb0>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031e8:	d10c      	bne.n	8003204 <HAL_RCC_OscConfig+0x98>
 80031ea:	4b70      	ldr	r3, [pc, #448]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a6f      	ldr	r2, [pc, #444]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 80031f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031f4:	6013      	str	r3, [r2, #0]
 80031f6:	4b6d      	ldr	r3, [pc, #436]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a6c      	ldr	r2, [pc, #432]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 80031fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003200:	6013      	str	r3, [r2, #0]
 8003202:	e00b      	b.n	800321c <HAL_RCC_OscConfig+0xb0>
 8003204:	4b69      	ldr	r3, [pc, #420]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a68      	ldr	r2, [pc, #416]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 800320a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800320e:	6013      	str	r3, [r2, #0]
 8003210:	4b66      	ldr	r3, [pc, #408]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a65      	ldr	r2, [pc, #404]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 8003216:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800321a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d013      	beq.n	800324c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003224:	f7fe fa2a 	bl	800167c <HAL_GetTick>
 8003228:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800322a:	e008      	b.n	800323e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800322c:	f7fe fa26 	bl	800167c <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	2b64      	cmp	r3, #100	; 0x64
 8003238:	d901      	bls.n	800323e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e207      	b.n	800364e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800323e:	4b5b      	ldr	r3, [pc, #364]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d0f0      	beq.n	800322c <HAL_RCC_OscConfig+0xc0>
 800324a:	e014      	b.n	8003276 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800324c:	f7fe fa16 	bl	800167c <HAL_GetTick>
 8003250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003252:	e008      	b.n	8003266 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003254:	f7fe fa12 	bl	800167c <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	2b64      	cmp	r3, #100	; 0x64
 8003260:	d901      	bls.n	8003266 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e1f3      	b.n	800364e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003266:	4b51      	ldr	r3, [pc, #324]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d1f0      	bne.n	8003254 <HAL_RCC_OscConfig+0xe8>
 8003272:	e000      	b.n	8003276 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003274:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0302 	and.w	r3, r3, #2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d063      	beq.n	800334a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003282:	4b4a      	ldr	r3, [pc, #296]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 030c 	and.w	r3, r3, #12
 800328a:	2b00      	cmp	r3, #0
 800328c:	d00b      	beq.n	80032a6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800328e:	4b47      	ldr	r3, [pc, #284]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003296:	2b08      	cmp	r3, #8
 8003298:	d11c      	bne.n	80032d4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800329a:	4b44      	ldr	r3, [pc, #272]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d116      	bne.n	80032d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032a6:	4b41      	ldr	r3, [pc, #260]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0302 	and.w	r3, r3, #2
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d005      	beq.n	80032be <HAL_RCC_OscConfig+0x152>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d001      	beq.n	80032be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e1c7      	b.n	800364e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032be:	4b3b      	ldr	r3, [pc, #236]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	691b      	ldr	r3, [r3, #16]
 80032ca:	00db      	lsls	r3, r3, #3
 80032cc:	4937      	ldr	r1, [pc, #220]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032d2:	e03a      	b.n	800334a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d020      	beq.n	800331e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032dc:	4b34      	ldr	r3, [pc, #208]	; (80033b0 <HAL_RCC_OscConfig+0x244>)
 80032de:	2201      	movs	r2, #1
 80032e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e2:	f7fe f9cb 	bl	800167c <HAL_GetTick>
 80032e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032e8:	e008      	b.n	80032fc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032ea:	f7fe f9c7 	bl	800167c <HAL_GetTick>
 80032ee:	4602      	mov	r2, r0
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d901      	bls.n	80032fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80032f8:	2303      	movs	r3, #3
 80032fa:	e1a8      	b.n	800364e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032fc:	4b2b      	ldr	r3, [pc, #172]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0302 	and.w	r3, r3, #2
 8003304:	2b00      	cmp	r3, #0
 8003306:	d0f0      	beq.n	80032ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003308:	4b28      	ldr	r3, [pc, #160]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	691b      	ldr	r3, [r3, #16]
 8003314:	00db      	lsls	r3, r3, #3
 8003316:	4925      	ldr	r1, [pc, #148]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 8003318:	4313      	orrs	r3, r2
 800331a:	600b      	str	r3, [r1, #0]
 800331c:	e015      	b.n	800334a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800331e:	4b24      	ldr	r3, [pc, #144]	; (80033b0 <HAL_RCC_OscConfig+0x244>)
 8003320:	2200      	movs	r2, #0
 8003322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003324:	f7fe f9aa 	bl	800167c <HAL_GetTick>
 8003328:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800332a:	e008      	b.n	800333e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800332c:	f7fe f9a6 	bl	800167c <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	2b02      	cmp	r3, #2
 8003338:	d901      	bls.n	800333e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e187      	b.n	800364e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800333e:	4b1b      	ldr	r3, [pc, #108]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0302 	and.w	r3, r3, #2
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1f0      	bne.n	800332c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0308 	and.w	r3, r3, #8
 8003352:	2b00      	cmp	r3, #0
 8003354:	d036      	beq.n	80033c4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	695b      	ldr	r3, [r3, #20]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d016      	beq.n	800338c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800335e:	4b15      	ldr	r3, [pc, #84]	; (80033b4 <HAL_RCC_OscConfig+0x248>)
 8003360:	2201      	movs	r2, #1
 8003362:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003364:	f7fe f98a 	bl	800167c <HAL_GetTick>
 8003368:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800336a:	e008      	b.n	800337e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800336c:	f7fe f986 	bl	800167c <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	2b02      	cmp	r3, #2
 8003378:	d901      	bls.n	800337e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e167      	b.n	800364e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800337e:	4b0b      	ldr	r3, [pc, #44]	; (80033ac <HAL_RCC_OscConfig+0x240>)
 8003380:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003382:	f003 0302 	and.w	r3, r3, #2
 8003386:	2b00      	cmp	r3, #0
 8003388:	d0f0      	beq.n	800336c <HAL_RCC_OscConfig+0x200>
 800338a:	e01b      	b.n	80033c4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800338c:	4b09      	ldr	r3, [pc, #36]	; (80033b4 <HAL_RCC_OscConfig+0x248>)
 800338e:	2200      	movs	r2, #0
 8003390:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003392:	f7fe f973 	bl	800167c <HAL_GetTick>
 8003396:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003398:	e00e      	b.n	80033b8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800339a:	f7fe f96f 	bl	800167c <HAL_GetTick>
 800339e:	4602      	mov	r2, r0
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	1ad3      	subs	r3, r2, r3
 80033a4:	2b02      	cmp	r3, #2
 80033a6:	d907      	bls.n	80033b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
 80033aa:	e150      	b.n	800364e <HAL_RCC_OscConfig+0x4e2>
 80033ac:	40023800 	.word	0x40023800
 80033b0:	42470000 	.word	0x42470000
 80033b4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033b8:	4b88      	ldr	r3, [pc, #544]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 80033ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033bc:	f003 0302 	and.w	r3, r3, #2
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d1ea      	bne.n	800339a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0304 	and.w	r3, r3, #4
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	f000 8097 	beq.w	8003500 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033d2:	2300      	movs	r3, #0
 80033d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033d6:	4b81      	ldr	r3, [pc, #516]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 80033d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d10f      	bne.n	8003402 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033e2:	2300      	movs	r3, #0
 80033e4:	60bb      	str	r3, [r7, #8]
 80033e6:	4b7d      	ldr	r3, [pc, #500]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 80033e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ea:	4a7c      	ldr	r2, [pc, #496]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 80033ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033f0:	6413      	str	r3, [r2, #64]	; 0x40
 80033f2:	4b7a      	ldr	r3, [pc, #488]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 80033f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033fa:	60bb      	str	r3, [r7, #8]
 80033fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033fe:	2301      	movs	r3, #1
 8003400:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003402:	4b77      	ldr	r3, [pc, #476]	; (80035e0 <HAL_RCC_OscConfig+0x474>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800340a:	2b00      	cmp	r3, #0
 800340c:	d118      	bne.n	8003440 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800340e:	4b74      	ldr	r3, [pc, #464]	; (80035e0 <HAL_RCC_OscConfig+0x474>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a73      	ldr	r2, [pc, #460]	; (80035e0 <HAL_RCC_OscConfig+0x474>)
 8003414:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003418:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800341a:	f7fe f92f 	bl	800167c <HAL_GetTick>
 800341e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003420:	e008      	b.n	8003434 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003422:	f7fe f92b 	bl	800167c <HAL_GetTick>
 8003426:	4602      	mov	r2, r0
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	1ad3      	subs	r3, r2, r3
 800342c:	2b02      	cmp	r3, #2
 800342e:	d901      	bls.n	8003434 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003430:	2303      	movs	r3, #3
 8003432:	e10c      	b.n	800364e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003434:	4b6a      	ldr	r3, [pc, #424]	; (80035e0 <HAL_RCC_OscConfig+0x474>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800343c:	2b00      	cmp	r3, #0
 800343e:	d0f0      	beq.n	8003422 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	2b01      	cmp	r3, #1
 8003446:	d106      	bne.n	8003456 <HAL_RCC_OscConfig+0x2ea>
 8003448:	4b64      	ldr	r3, [pc, #400]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 800344a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800344c:	4a63      	ldr	r2, [pc, #396]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 800344e:	f043 0301 	orr.w	r3, r3, #1
 8003452:	6713      	str	r3, [r2, #112]	; 0x70
 8003454:	e01c      	b.n	8003490 <HAL_RCC_OscConfig+0x324>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	2b05      	cmp	r3, #5
 800345c:	d10c      	bne.n	8003478 <HAL_RCC_OscConfig+0x30c>
 800345e:	4b5f      	ldr	r3, [pc, #380]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 8003460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003462:	4a5e      	ldr	r2, [pc, #376]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 8003464:	f043 0304 	orr.w	r3, r3, #4
 8003468:	6713      	str	r3, [r2, #112]	; 0x70
 800346a:	4b5c      	ldr	r3, [pc, #368]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 800346c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800346e:	4a5b      	ldr	r2, [pc, #364]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 8003470:	f043 0301 	orr.w	r3, r3, #1
 8003474:	6713      	str	r3, [r2, #112]	; 0x70
 8003476:	e00b      	b.n	8003490 <HAL_RCC_OscConfig+0x324>
 8003478:	4b58      	ldr	r3, [pc, #352]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 800347a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800347c:	4a57      	ldr	r2, [pc, #348]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 800347e:	f023 0301 	bic.w	r3, r3, #1
 8003482:	6713      	str	r3, [r2, #112]	; 0x70
 8003484:	4b55      	ldr	r3, [pc, #340]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 8003486:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003488:	4a54      	ldr	r2, [pc, #336]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 800348a:	f023 0304 	bic.w	r3, r3, #4
 800348e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d015      	beq.n	80034c4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003498:	f7fe f8f0 	bl	800167c <HAL_GetTick>
 800349c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800349e:	e00a      	b.n	80034b6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034a0:	f7fe f8ec 	bl	800167c <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d901      	bls.n	80034b6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	e0cb      	b.n	800364e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034b6:	4b49      	ldr	r3, [pc, #292]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 80034b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ba:	f003 0302 	and.w	r3, r3, #2
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d0ee      	beq.n	80034a0 <HAL_RCC_OscConfig+0x334>
 80034c2:	e014      	b.n	80034ee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034c4:	f7fe f8da 	bl	800167c <HAL_GetTick>
 80034c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034ca:	e00a      	b.n	80034e2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034cc:	f7fe f8d6 	bl	800167c <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034da:	4293      	cmp	r3, r2
 80034dc:	d901      	bls.n	80034e2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e0b5      	b.n	800364e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034e2:	4b3e      	ldr	r3, [pc, #248]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 80034e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e6:	f003 0302 	and.w	r3, r3, #2
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d1ee      	bne.n	80034cc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034ee:	7dfb      	ldrb	r3, [r7, #23]
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d105      	bne.n	8003500 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034f4:	4b39      	ldr	r3, [pc, #228]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 80034f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f8:	4a38      	ldr	r2, [pc, #224]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 80034fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034fe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	699b      	ldr	r3, [r3, #24]
 8003504:	2b00      	cmp	r3, #0
 8003506:	f000 80a1 	beq.w	800364c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800350a:	4b34      	ldr	r3, [pc, #208]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f003 030c 	and.w	r3, r3, #12
 8003512:	2b08      	cmp	r3, #8
 8003514:	d05c      	beq.n	80035d0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	699b      	ldr	r3, [r3, #24]
 800351a:	2b02      	cmp	r3, #2
 800351c:	d141      	bne.n	80035a2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800351e:	4b31      	ldr	r3, [pc, #196]	; (80035e4 <HAL_RCC_OscConfig+0x478>)
 8003520:	2200      	movs	r2, #0
 8003522:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003524:	f7fe f8aa 	bl	800167c <HAL_GetTick>
 8003528:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800352a:	e008      	b.n	800353e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800352c:	f7fe f8a6 	bl	800167c <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b02      	cmp	r3, #2
 8003538:	d901      	bls.n	800353e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e087      	b.n	800364e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800353e:	4b27      	ldr	r3, [pc, #156]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d1f0      	bne.n	800352c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	69da      	ldr	r2, [r3, #28]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a1b      	ldr	r3, [r3, #32]
 8003552:	431a      	orrs	r2, r3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003558:	019b      	lsls	r3, r3, #6
 800355a:	431a      	orrs	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003560:	085b      	lsrs	r3, r3, #1
 8003562:	3b01      	subs	r3, #1
 8003564:	041b      	lsls	r3, r3, #16
 8003566:	431a      	orrs	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800356c:	061b      	lsls	r3, r3, #24
 800356e:	491b      	ldr	r1, [pc, #108]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 8003570:	4313      	orrs	r3, r2
 8003572:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003574:	4b1b      	ldr	r3, [pc, #108]	; (80035e4 <HAL_RCC_OscConfig+0x478>)
 8003576:	2201      	movs	r2, #1
 8003578:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800357a:	f7fe f87f 	bl	800167c <HAL_GetTick>
 800357e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003580:	e008      	b.n	8003594 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003582:	f7fe f87b 	bl	800167c <HAL_GetTick>
 8003586:	4602      	mov	r2, r0
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	2b02      	cmp	r3, #2
 800358e:	d901      	bls.n	8003594 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003590:	2303      	movs	r3, #3
 8003592:	e05c      	b.n	800364e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003594:	4b11      	ldr	r3, [pc, #68]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d0f0      	beq.n	8003582 <HAL_RCC_OscConfig+0x416>
 80035a0:	e054      	b.n	800364c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035a2:	4b10      	ldr	r3, [pc, #64]	; (80035e4 <HAL_RCC_OscConfig+0x478>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a8:	f7fe f868 	bl	800167c <HAL_GetTick>
 80035ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035ae:	e008      	b.n	80035c2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035b0:	f7fe f864 	bl	800167c <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e045      	b.n	800364e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035c2:	4b06      	ldr	r3, [pc, #24]	; (80035dc <HAL_RCC_OscConfig+0x470>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d1f0      	bne.n	80035b0 <HAL_RCC_OscConfig+0x444>
 80035ce:	e03d      	b.n	800364c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	699b      	ldr	r3, [r3, #24]
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d107      	bne.n	80035e8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e038      	b.n	800364e <HAL_RCC_OscConfig+0x4e2>
 80035dc:	40023800 	.word	0x40023800
 80035e0:	40007000 	.word	0x40007000
 80035e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80035e8:	4b1b      	ldr	r3, [pc, #108]	; (8003658 <HAL_RCC_OscConfig+0x4ec>)
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d028      	beq.n	8003648 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003600:	429a      	cmp	r2, r3
 8003602:	d121      	bne.n	8003648 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800360e:	429a      	cmp	r2, r3
 8003610:	d11a      	bne.n	8003648 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003612:	68fa      	ldr	r2, [r7, #12]
 8003614:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003618:	4013      	ands	r3, r2
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800361e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003620:	4293      	cmp	r3, r2
 8003622:	d111      	bne.n	8003648 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800362e:	085b      	lsrs	r3, r3, #1
 8003630:	3b01      	subs	r3, #1
 8003632:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003634:	429a      	cmp	r2, r3
 8003636:	d107      	bne.n	8003648 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003642:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003644:	429a      	cmp	r2, r3
 8003646:	d001      	beq.n	800364c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e000      	b.n	800364e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3718      	adds	r7, #24
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	40023800 	.word	0x40023800

0800365c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d101      	bne.n	8003670 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e0cc      	b.n	800380a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003670:	4b68      	ldr	r3, [pc, #416]	; (8003814 <HAL_RCC_ClockConfig+0x1b8>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 030f 	and.w	r3, r3, #15
 8003678:	683a      	ldr	r2, [r7, #0]
 800367a:	429a      	cmp	r2, r3
 800367c:	d90c      	bls.n	8003698 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800367e:	4b65      	ldr	r3, [pc, #404]	; (8003814 <HAL_RCC_ClockConfig+0x1b8>)
 8003680:	683a      	ldr	r2, [r7, #0]
 8003682:	b2d2      	uxtb	r2, r2
 8003684:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003686:	4b63      	ldr	r3, [pc, #396]	; (8003814 <HAL_RCC_ClockConfig+0x1b8>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 030f 	and.w	r3, r3, #15
 800368e:	683a      	ldr	r2, [r7, #0]
 8003690:	429a      	cmp	r2, r3
 8003692:	d001      	beq.n	8003698 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e0b8      	b.n	800380a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0302 	and.w	r3, r3, #2
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d020      	beq.n	80036e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0304 	and.w	r3, r3, #4
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d005      	beq.n	80036bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036b0:	4b59      	ldr	r3, [pc, #356]	; (8003818 <HAL_RCC_ClockConfig+0x1bc>)
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	4a58      	ldr	r2, [pc, #352]	; (8003818 <HAL_RCC_ClockConfig+0x1bc>)
 80036b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80036ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0308 	and.w	r3, r3, #8
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d005      	beq.n	80036d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036c8:	4b53      	ldr	r3, [pc, #332]	; (8003818 <HAL_RCC_ClockConfig+0x1bc>)
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	4a52      	ldr	r2, [pc, #328]	; (8003818 <HAL_RCC_ClockConfig+0x1bc>)
 80036ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80036d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036d4:	4b50      	ldr	r3, [pc, #320]	; (8003818 <HAL_RCC_ClockConfig+0x1bc>)
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	494d      	ldr	r1, [pc, #308]	; (8003818 <HAL_RCC_ClockConfig+0x1bc>)
 80036e2:	4313      	orrs	r3, r2
 80036e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0301 	and.w	r3, r3, #1
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d044      	beq.n	800377c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d107      	bne.n	800370a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036fa:	4b47      	ldr	r3, [pc, #284]	; (8003818 <HAL_RCC_ClockConfig+0x1bc>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d119      	bne.n	800373a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e07f      	b.n	800380a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	2b02      	cmp	r3, #2
 8003710:	d003      	beq.n	800371a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003716:	2b03      	cmp	r3, #3
 8003718:	d107      	bne.n	800372a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800371a:	4b3f      	ldr	r3, [pc, #252]	; (8003818 <HAL_RCC_ClockConfig+0x1bc>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d109      	bne.n	800373a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e06f      	b.n	800380a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800372a:	4b3b      	ldr	r3, [pc, #236]	; (8003818 <HAL_RCC_ClockConfig+0x1bc>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0302 	and.w	r3, r3, #2
 8003732:	2b00      	cmp	r3, #0
 8003734:	d101      	bne.n	800373a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e067      	b.n	800380a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800373a:	4b37      	ldr	r3, [pc, #220]	; (8003818 <HAL_RCC_ClockConfig+0x1bc>)
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f023 0203 	bic.w	r2, r3, #3
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	4934      	ldr	r1, [pc, #208]	; (8003818 <HAL_RCC_ClockConfig+0x1bc>)
 8003748:	4313      	orrs	r3, r2
 800374a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800374c:	f7fd ff96 	bl	800167c <HAL_GetTick>
 8003750:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003752:	e00a      	b.n	800376a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003754:	f7fd ff92 	bl	800167c <HAL_GetTick>
 8003758:	4602      	mov	r2, r0
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003762:	4293      	cmp	r3, r2
 8003764:	d901      	bls.n	800376a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003766:	2303      	movs	r3, #3
 8003768:	e04f      	b.n	800380a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800376a:	4b2b      	ldr	r3, [pc, #172]	; (8003818 <HAL_RCC_ClockConfig+0x1bc>)
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f003 020c 	and.w	r2, r3, #12
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	429a      	cmp	r2, r3
 800377a:	d1eb      	bne.n	8003754 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800377c:	4b25      	ldr	r3, [pc, #148]	; (8003814 <HAL_RCC_ClockConfig+0x1b8>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 030f 	and.w	r3, r3, #15
 8003784:	683a      	ldr	r2, [r7, #0]
 8003786:	429a      	cmp	r2, r3
 8003788:	d20c      	bcs.n	80037a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800378a:	4b22      	ldr	r3, [pc, #136]	; (8003814 <HAL_RCC_ClockConfig+0x1b8>)
 800378c:	683a      	ldr	r2, [r7, #0]
 800378e:	b2d2      	uxtb	r2, r2
 8003790:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003792:	4b20      	ldr	r3, [pc, #128]	; (8003814 <HAL_RCC_ClockConfig+0x1b8>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 030f 	and.w	r3, r3, #15
 800379a:	683a      	ldr	r2, [r7, #0]
 800379c:	429a      	cmp	r2, r3
 800379e:	d001      	beq.n	80037a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e032      	b.n	800380a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 0304 	and.w	r3, r3, #4
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d008      	beq.n	80037c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037b0:	4b19      	ldr	r3, [pc, #100]	; (8003818 <HAL_RCC_ClockConfig+0x1bc>)
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	4916      	ldr	r1, [pc, #88]	; (8003818 <HAL_RCC_ClockConfig+0x1bc>)
 80037be:	4313      	orrs	r3, r2
 80037c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0308 	and.w	r3, r3, #8
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d009      	beq.n	80037e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037ce:	4b12      	ldr	r3, [pc, #72]	; (8003818 <HAL_RCC_ClockConfig+0x1bc>)
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	691b      	ldr	r3, [r3, #16]
 80037da:	00db      	lsls	r3, r3, #3
 80037dc:	490e      	ldr	r1, [pc, #56]	; (8003818 <HAL_RCC_ClockConfig+0x1bc>)
 80037de:	4313      	orrs	r3, r2
 80037e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80037e2:	f000 f821 	bl	8003828 <HAL_RCC_GetSysClockFreq>
 80037e6:	4602      	mov	r2, r0
 80037e8:	4b0b      	ldr	r3, [pc, #44]	; (8003818 <HAL_RCC_ClockConfig+0x1bc>)
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	091b      	lsrs	r3, r3, #4
 80037ee:	f003 030f 	and.w	r3, r3, #15
 80037f2:	490a      	ldr	r1, [pc, #40]	; (800381c <HAL_RCC_ClockConfig+0x1c0>)
 80037f4:	5ccb      	ldrb	r3, [r1, r3]
 80037f6:	fa22 f303 	lsr.w	r3, r2, r3
 80037fa:	4a09      	ldr	r2, [pc, #36]	; (8003820 <HAL_RCC_ClockConfig+0x1c4>)
 80037fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80037fe:	4b09      	ldr	r3, [pc, #36]	; (8003824 <HAL_RCC_ClockConfig+0x1c8>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4618      	mov	r0, r3
 8003804:	f7fd fef6 	bl	80015f4 <HAL_InitTick>

  return HAL_OK;
 8003808:	2300      	movs	r3, #0
}
 800380a:	4618      	mov	r0, r3
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	40023c00 	.word	0x40023c00
 8003818:	40023800 	.word	0x40023800
 800381c:	080072a8 	.word	0x080072a8
 8003820:	20000008 	.word	0x20000008
 8003824:	2000000c 	.word	0x2000000c

08003828 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003828:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800382c:	b090      	sub	sp, #64	; 0x40
 800382e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	637b      	str	r3, [r7, #52]	; 0x34
 8003834:	2300      	movs	r3, #0
 8003836:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003838:	2300      	movs	r3, #0
 800383a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800383c:	2300      	movs	r3, #0
 800383e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003840:	4b59      	ldr	r3, [pc, #356]	; (80039a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f003 030c 	and.w	r3, r3, #12
 8003848:	2b08      	cmp	r3, #8
 800384a:	d00d      	beq.n	8003868 <HAL_RCC_GetSysClockFreq+0x40>
 800384c:	2b08      	cmp	r3, #8
 800384e:	f200 80a1 	bhi.w	8003994 <HAL_RCC_GetSysClockFreq+0x16c>
 8003852:	2b00      	cmp	r3, #0
 8003854:	d002      	beq.n	800385c <HAL_RCC_GetSysClockFreq+0x34>
 8003856:	2b04      	cmp	r3, #4
 8003858:	d003      	beq.n	8003862 <HAL_RCC_GetSysClockFreq+0x3a>
 800385a:	e09b      	b.n	8003994 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800385c:	4b53      	ldr	r3, [pc, #332]	; (80039ac <HAL_RCC_GetSysClockFreq+0x184>)
 800385e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003860:	e09b      	b.n	800399a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003862:	4b53      	ldr	r3, [pc, #332]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003864:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003866:	e098      	b.n	800399a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003868:	4b4f      	ldr	r3, [pc, #316]	; (80039a8 <HAL_RCC_GetSysClockFreq+0x180>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003870:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003872:	4b4d      	ldr	r3, [pc, #308]	; (80039a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d028      	beq.n	80038d0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800387e:	4b4a      	ldr	r3, [pc, #296]	; (80039a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	099b      	lsrs	r3, r3, #6
 8003884:	2200      	movs	r2, #0
 8003886:	623b      	str	r3, [r7, #32]
 8003888:	627a      	str	r2, [r7, #36]	; 0x24
 800388a:	6a3b      	ldr	r3, [r7, #32]
 800388c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003890:	2100      	movs	r1, #0
 8003892:	4b47      	ldr	r3, [pc, #284]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003894:	fb03 f201 	mul.w	r2, r3, r1
 8003898:	2300      	movs	r3, #0
 800389a:	fb00 f303 	mul.w	r3, r0, r3
 800389e:	4413      	add	r3, r2
 80038a0:	4a43      	ldr	r2, [pc, #268]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x188>)
 80038a2:	fba0 1202 	umull	r1, r2, r0, r2
 80038a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80038a8:	460a      	mov	r2, r1
 80038aa:	62ba      	str	r2, [r7, #40]	; 0x28
 80038ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80038ae:	4413      	add	r3, r2
 80038b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038b4:	2200      	movs	r2, #0
 80038b6:	61bb      	str	r3, [r7, #24]
 80038b8:	61fa      	str	r2, [r7, #28]
 80038ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038be:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80038c2:	f7fc fced 	bl	80002a0 <__aeabi_uldivmod>
 80038c6:	4602      	mov	r2, r0
 80038c8:	460b      	mov	r3, r1
 80038ca:	4613      	mov	r3, r2
 80038cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038ce:	e053      	b.n	8003978 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038d0:	4b35      	ldr	r3, [pc, #212]	; (80039a8 <HAL_RCC_GetSysClockFreq+0x180>)
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	099b      	lsrs	r3, r3, #6
 80038d6:	2200      	movs	r2, #0
 80038d8:	613b      	str	r3, [r7, #16]
 80038da:	617a      	str	r2, [r7, #20]
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80038e2:	f04f 0b00 	mov.w	fp, #0
 80038e6:	4652      	mov	r2, sl
 80038e8:	465b      	mov	r3, fp
 80038ea:	f04f 0000 	mov.w	r0, #0
 80038ee:	f04f 0100 	mov.w	r1, #0
 80038f2:	0159      	lsls	r1, r3, #5
 80038f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038f8:	0150      	lsls	r0, r2, #5
 80038fa:	4602      	mov	r2, r0
 80038fc:	460b      	mov	r3, r1
 80038fe:	ebb2 080a 	subs.w	r8, r2, sl
 8003902:	eb63 090b 	sbc.w	r9, r3, fp
 8003906:	f04f 0200 	mov.w	r2, #0
 800390a:	f04f 0300 	mov.w	r3, #0
 800390e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003912:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003916:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800391a:	ebb2 0408 	subs.w	r4, r2, r8
 800391e:	eb63 0509 	sbc.w	r5, r3, r9
 8003922:	f04f 0200 	mov.w	r2, #0
 8003926:	f04f 0300 	mov.w	r3, #0
 800392a:	00eb      	lsls	r3, r5, #3
 800392c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003930:	00e2      	lsls	r2, r4, #3
 8003932:	4614      	mov	r4, r2
 8003934:	461d      	mov	r5, r3
 8003936:	eb14 030a 	adds.w	r3, r4, sl
 800393a:	603b      	str	r3, [r7, #0]
 800393c:	eb45 030b 	adc.w	r3, r5, fp
 8003940:	607b      	str	r3, [r7, #4]
 8003942:	f04f 0200 	mov.w	r2, #0
 8003946:	f04f 0300 	mov.w	r3, #0
 800394a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800394e:	4629      	mov	r1, r5
 8003950:	028b      	lsls	r3, r1, #10
 8003952:	4621      	mov	r1, r4
 8003954:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003958:	4621      	mov	r1, r4
 800395a:	028a      	lsls	r2, r1, #10
 800395c:	4610      	mov	r0, r2
 800395e:	4619      	mov	r1, r3
 8003960:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003962:	2200      	movs	r2, #0
 8003964:	60bb      	str	r3, [r7, #8]
 8003966:	60fa      	str	r2, [r7, #12]
 8003968:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800396c:	f7fc fc98 	bl	80002a0 <__aeabi_uldivmod>
 8003970:	4602      	mov	r2, r0
 8003972:	460b      	mov	r3, r1
 8003974:	4613      	mov	r3, r2
 8003976:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003978:	4b0b      	ldr	r3, [pc, #44]	; (80039a8 <HAL_RCC_GetSysClockFreq+0x180>)
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	0c1b      	lsrs	r3, r3, #16
 800397e:	f003 0303 	and.w	r3, r3, #3
 8003982:	3301      	adds	r3, #1
 8003984:	005b      	lsls	r3, r3, #1
 8003986:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003988:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800398a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800398c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003990:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003992:	e002      	b.n	800399a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003994:	4b05      	ldr	r3, [pc, #20]	; (80039ac <HAL_RCC_GetSysClockFreq+0x184>)
 8003996:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003998:	bf00      	nop
    }
  }
  return sysclockfreq;
 800399a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800399c:	4618      	mov	r0, r3
 800399e:	3740      	adds	r7, #64	; 0x40
 80039a0:	46bd      	mov	sp, r7
 80039a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039a6:	bf00      	nop
 80039a8:	40023800 	.word	0x40023800
 80039ac:	00f42400 	.word	0x00f42400
 80039b0:	017d7840 	.word	0x017d7840

080039b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039b8:	4b03      	ldr	r3, [pc, #12]	; (80039c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80039ba:	681b      	ldr	r3, [r3, #0]
}
 80039bc:	4618      	mov	r0, r3
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	20000008 	.word	0x20000008

080039cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80039d0:	f7ff fff0 	bl	80039b4 <HAL_RCC_GetHCLKFreq>
 80039d4:	4602      	mov	r2, r0
 80039d6:	4b05      	ldr	r3, [pc, #20]	; (80039ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	0a9b      	lsrs	r3, r3, #10
 80039dc:	f003 0307 	and.w	r3, r3, #7
 80039e0:	4903      	ldr	r1, [pc, #12]	; (80039f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039e2:	5ccb      	ldrb	r3, [r1, r3]
 80039e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	40023800 	.word	0x40023800
 80039f0:	080072b8 	.word	0x080072b8

080039f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80039f8:	f7ff ffdc 	bl	80039b4 <HAL_RCC_GetHCLKFreq>
 80039fc:	4602      	mov	r2, r0
 80039fe:	4b05      	ldr	r3, [pc, #20]	; (8003a14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	0b5b      	lsrs	r3, r3, #13
 8003a04:	f003 0307 	and.w	r3, r3, #7
 8003a08:	4903      	ldr	r1, [pc, #12]	; (8003a18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a0a:	5ccb      	ldrb	r3, [r1, r3]
 8003a0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	40023800 	.word	0x40023800
 8003a18:	080072b8 	.word	0x080072b8

08003a1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b086      	sub	sp, #24
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a24:	2300      	movs	r3, #0
 8003a26:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0301 	and.w	r3, r3, #1
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d10b      	bne.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d105      	bne.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d075      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003a50:	4b91      	ldr	r3, [pc, #580]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003a56:	f7fd fe11 	bl	800167c <HAL_GetTick>
 8003a5a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003a5c:	e008      	b.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003a5e:	f7fd fe0d 	bl	800167c <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d901      	bls.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a6c:	2303      	movs	r3, #3
 8003a6e:	e189      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003a70:	4b8a      	ldr	r3, [pc, #552]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d1f0      	bne.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d009      	beq.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	019a      	lsls	r2, r3, #6
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	071b      	lsls	r3, r3, #28
 8003a94:	4981      	ldr	r1, [pc, #516]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a96:	4313      	orrs	r3, r2
 8003a98:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0302 	and.w	r3, r3, #2
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d01f      	beq.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003aa8:	4b7c      	ldr	r3, [pc, #496]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003aaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003aae:	0f1b      	lsrs	r3, r3, #28
 8003ab0:	f003 0307 	and.w	r3, r3, #7
 8003ab4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	019a      	lsls	r2, r3, #6
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	061b      	lsls	r3, r3, #24
 8003ac2:	431a      	orrs	r2, r3
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	071b      	lsls	r3, r3, #28
 8003ac8:	4974      	ldr	r1, [pc, #464]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003aca:	4313      	orrs	r3, r2
 8003acc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003ad0:	4b72      	ldr	r3, [pc, #456]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ad2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ad6:	f023 021f 	bic.w	r2, r3, #31
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	69db      	ldr	r3, [r3, #28]
 8003ade:	3b01      	subs	r3, #1
 8003ae0:	496e      	ldr	r1, [pc, #440]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00d      	beq.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	019a      	lsls	r2, r3, #6
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	061b      	lsls	r3, r3, #24
 8003b00:	431a      	orrs	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	071b      	lsls	r3, r3, #28
 8003b08:	4964      	ldr	r1, [pc, #400]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003b10:	4b61      	ldr	r3, [pc, #388]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003b12:	2201      	movs	r2, #1
 8003b14:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003b16:	f7fd fdb1 	bl	800167c <HAL_GetTick>
 8003b1a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b1c:	e008      	b.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003b1e:	f7fd fdad 	bl	800167c <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e129      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b30:	4b5a      	ldr	r3, [pc, #360]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d0f0      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0304 	and.w	r3, r3, #4
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d105      	bne.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d079      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003b54:	4b52      	ldr	r3, [pc, #328]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003b56:	2200      	movs	r2, #0
 8003b58:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003b5a:	f7fd fd8f 	bl	800167c <HAL_GetTick>
 8003b5e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003b60:	e008      	b.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003b62:	f7fd fd8b 	bl	800167c <HAL_GetTick>
 8003b66:	4602      	mov	r2, r0
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	1ad3      	subs	r3, r2, r3
 8003b6c:	2b02      	cmp	r3, #2
 8003b6e:	d901      	bls.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b70:	2303      	movs	r3, #3
 8003b72:	e107      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003b74:	4b49      	ldr	r3, [pc, #292]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b80:	d0ef      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0304 	and.w	r3, r3, #4
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d020      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003b8e:	4b43      	ldr	r3, [pc, #268]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b94:	0f1b      	lsrs	r3, r3, #28
 8003b96:	f003 0307 	and.w	r3, r3, #7
 8003b9a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	691b      	ldr	r3, [r3, #16]
 8003ba0:	019a      	lsls	r2, r3, #6
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	695b      	ldr	r3, [r3, #20]
 8003ba6:	061b      	lsls	r3, r3, #24
 8003ba8:	431a      	orrs	r2, r3
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	071b      	lsls	r3, r3, #28
 8003bae:	493b      	ldr	r1, [pc, #236]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003bb6:	4b39      	ldr	r3, [pc, #228]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003bb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003bbc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a1b      	ldr	r3, [r3, #32]
 8003bc4:	3b01      	subs	r3, #1
 8003bc6:	021b      	lsls	r3, r3, #8
 8003bc8:	4934      	ldr	r1, [pc, #208]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0308 	and.w	r3, r3, #8
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d01e      	beq.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003bdc:	4b2f      	ldr	r3, [pc, #188]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003be2:	0e1b      	lsrs	r3, r3, #24
 8003be4:	f003 030f 	and.w	r3, r3, #15
 8003be8:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	691b      	ldr	r3, [r3, #16]
 8003bee:	019a      	lsls	r2, r3, #6
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	061b      	lsls	r3, r3, #24
 8003bf4:	431a      	orrs	r2, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	699b      	ldr	r3, [r3, #24]
 8003bfa:	071b      	lsls	r3, r3, #28
 8003bfc:	4927      	ldr	r1, [pc, #156]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003c04:	4b25      	ldr	r3, [pc, #148]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c06:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c0a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c12:	4922      	ldr	r1, [pc, #136]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c14:	4313      	orrs	r3, r2
 8003c16:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003c1a:	4b21      	ldr	r3, [pc, #132]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003c20:	f7fd fd2c 	bl	800167c <HAL_GetTick>
 8003c24:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003c26:	e008      	b.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003c28:	f7fd fd28 	bl	800167c <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	2b02      	cmp	r3, #2
 8003c34:	d901      	bls.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e0a4      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003c3a:	4b18      	ldr	r3, [pc, #96]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003c42:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c46:	d1ef      	bne.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 0320 	and.w	r3, r3, #32
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	f000 808b 	beq.w	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c56:	2300      	movs	r3, #0
 8003c58:	60fb      	str	r3, [r7, #12]
 8003c5a:	4b10      	ldr	r3, [pc, #64]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5e:	4a0f      	ldr	r2, [pc, #60]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c64:	6413      	str	r3, [r2, #64]	; 0x40
 8003c66:	4b0d      	ldr	r3, [pc, #52]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c6e:	60fb      	str	r3, [r7, #12]
 8003c70:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003c72:	4b0c      	ldr	r3, [pc, #48]	; (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a0b      	ldr	r2, [pc, #44]	; (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003c78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c7c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003c7e:	f7fd fcfd 	bl	800167c <HAL_GetTick>
 8003c82:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003c84:	e010      	b.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003c86:	f7fd fcf9 	bl	800167c <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d909      	bls.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e075      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8003c98:	42470068 	.word	0x42470068
 8003c9c:	40023800 	.word	0x40023800
 8003ca0:	42470070 	.word	0x42470070
 8003ca4:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003ca8:	4b38      	ldr	r3, [pc, #224]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d0e8      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003cb4:	4b36      	ldr	r3, [pc, #216]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003cb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cbc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d02f      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ccc:	693a      	ldr	r2, [r7, #16]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d028      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003cd2:	4b2f      	ldr	r3, [pc, #188]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003cd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cda:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003cdc:	4b2d      	ldr	r3, [pc, #180]	; (8003d94 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8003cde:	2201      	movs	r2, #1
 8003ce0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003ce2:	4b2c      	ldr	r3, [pc, #176]	; (8003d94 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003ce8:	4a29      	ldr	r2, [pc, #164]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003cee:	4b28      	ldr	r3, [pc, #160]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cf2:	f003 0301 	and.w	r3, r3, #1
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d114      	bne.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003cfa:	f7fd fcbf 	bl	800167c <HAL_GetTick>
 8003cfe:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d00:	e00a      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d02:	f7fd fcbb 	bl	800167c <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d901      	bls.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	e035      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d18:	4b1d      	ldr	r3, [pc, #116]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003d1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d1c:	f003 0302 	and.w	r3, r3, #2
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d0ee      	beq.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d2c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d30:	d10d      	bne.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8003d32:	4b17      	ldr	r3, [pc, #92]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d3e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003d42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d46:	4912      	ldr	r1, [pc, #72]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	608b      	str	r3, [r1, #8]
 8003d4c:	e005      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8003d4e:	4b10      	ldr	r3, [pc, #64]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	4a0f      	ldr	r2, [pc, #60]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003d54:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003d58:	6093      	str	r3, [r2, #8]
 8003d5a:	4b0d      	ldr	r3, [pc, #52]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003d5c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d66:	490a      	ldr	r1, [pc, #40]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0310 	and.w	r3, r3, #16
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d004      	beq.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8003d7e:	4b06      	ldr	r3, [pc, #24]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8003d80:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8003d82:	2300      	movs	r3, #0
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3718      	adds	r7, #24
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	40007000 	.word	0x40007000
 8003d90:	40023800 	.word	0x40023800
 8003d94:	42470e40 	.word	0x42470e40
 8003d98:	424711e0 	.word	0x424711e0

08003d9c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d101      	bne.n	8003db2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e066      	b.n	8003e80 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	7f5b      	ldrb	r3, [r3, #29]
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d105      	bne.n	8003dc8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f7fd f99a 	bl	80010fc <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2202      	movs	r2, #2
 8003dcc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	22ca      	movs	r2, #202	; 0xca
 8003dd4:	625a      	str	r2, [r3, #36]	; 0x24
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2253      	movs	r2, #83	; 0x53
 8003ddc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f000 fa45 	bl	800426e <RTC_EnterInitMode>
 8003de4:	4603      	mov	r3, r0
 8003de6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003de8:	7bfb      	ldrb	r3, [r7, #15]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d12c      	bne.n	8003e48 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	6812      	ldr	r2, [r2, #0]
 8003df8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003dfc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e00:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	6899      	ldr	r1, [r3, #8]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685a      	ldr	r2, [r3, #4]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	691b      	ldr	r3, [r3, #16]
 8003e10:	431a      	orrs	r2, r3
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	431a      	orrs	r2, r3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	430a      	orrs	r2, r1
 8003e1e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	687a      	ldr	r2, [r7, #4]
 8003e26:	68d2      	ldr	r2, [r2, #12]
 8003e28:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	6919      	ldr	r1, [r3, #16]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	041a      	lsls	r2, r3, #16
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	430a      	orrs	r2, r1
 8003e3c:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f000 fa4c 	bl	80042dc <RTC_ExitInitMode>
 8003e44:	4603      	mov	r3, r0
 8003e46:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003e48:	7bfb      	ldrb	r3, [r7, #15]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d113      	bne.n	8003e76 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003e5c:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	699a      	ldr	r2, [r3, #24]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2201      	movs	r2, #1
 8003e74:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	22ff      	movs	r2, #255	; 0xff
 8003e7c:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8003e7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	3710      	adds	r7, #16
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003e88:	b590      	push	{r4, r7, lr}
 8003e8a:	b087      	sub	sp, #28
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003e94:	2300      	movs	r3, #0
 8003e96:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	7f1b      	ldrb	r3, [r3, #28]
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d101      	bne.n	8003ea4 <HAL_RTC_SetTime+0x1c>
 8003ea0:	2302      	movs	r3, #2
 8003ea2:	e087      	b.n	8003fb4 <HAL_RTC_SetTime+0x12c>
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2202      	movs	r2, #2
 8003eae:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d126      	bne.n	8003f04 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d102      	bne.n	8003eca <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f000 fa29 	bl	8004326 <RTC_ByteToBcd2>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	785b      	ldrb	r3, [r3, #1]
 8003edc:	4618      	mov	r0, r3
 8003ede:	f000 fa22 	bl	8004326 <RTC_ByteToBcd2>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003ee6:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	789b      	ldrb	r3, [r3, #2]
 8003eec:	4618      	mov	r0, r3
 8003eee:	f000 fa1a 	bl	8004326 <RTC_ByteToBcd2>
 8003ef2:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003ef4:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	78db      	ldrb	r3, [r3, #3]
 8003efc:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003efe:	4313      	orrs	r3, r2
 8003f00:	617b      	str	r3, [r7, #20]
 8003f02:	e018      	b.n	8003f36 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d102      	bne.n	8003f18 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	2200      	movs	r2, #0
 8003f16:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	785b      	ldrb	r3, [r3, #1]
 8003f22:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003f24:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8003f26:	68ba      	ldr	r2, [r7, #8]
 8003f28:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003f2a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	78db      	ldrb	r3, [r3, #3]
 8003f30:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003f32:	4313      	orrs	r3, r2
 8003f34:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	22ca      	movs	r2, #202	; 0xca
 8003f3c:	625a      	str	r2, [r3, #36]	; 0x24
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2253      	movs	r2, #83	; 0x53
 8003f44:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003f46:	68f8      	ldr	r0, [r7, #12]
 8003f48:	f000 f991 	bl	800426e <RTC_EnterInitMode>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003f50:	7cfb      	ldrb	r3, [r7, #19]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d120      	bne.n	8003f98 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003f60:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003f64:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	689a      	ldr	r2, [r3, #8]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003f74:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	6899      	ldr	r1, [r3, #8]
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	68da      	ldr	r2, [r3, #12]
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	691b      	ldr	r3, [r3, #16]
 8003f84:	431a      	orrs	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f000 f9a4 	bl	80042dc <RTC_ExitInitMode>
 8003f94:	4603      	mov	r3, r0
 8003f96:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003f98:	7cfb      	ldrb	r3, [r7, #19]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d102      	bne.n	8003fa4 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	22ff      	movs	r2, #255	; 0xff
 8003faa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	771a      	strb	r2, [r3, #28]

  return status;
 8003fb2:	7cfb      	ldrb	r3, [r7, #19]
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	371c      	adds	r7, #28
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd90      	pop	{r4, r7, pc}

08003fbc <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b086      	sub	sp, #24
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	691b      	ldr	r3, [r3, #16]
 8003fdc:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003fee:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003ff2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	0c1b      	lsrs	r3, r3, #16
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ffe:	b2da      	uxtb	r2, r3
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	0a1b      	lsrs	r3, r3, #8
 8004008:	b2db      	uxtb	r3, r3
 800400a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800400e:	b2da      	uxtb	r2, r3
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	b2db      	uxtb	r3, r3
 8004018:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800401c:	b2da      	uxtb	r2, r3
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	0d9b      	lsrs	r3, r3, #22
 8004026:	b2db      	uxtb	r3, r3
 8004028:	f003 0301 	and.w	r3, r3, #1
 800402c:	b2da      	uxtb	r2, r3
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d11a      	bne.n	800406e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	781b      	ldrb	r3, [r3, #0]
 800403c:	4618      	mov	r0, r3
 800403e:	f000 f98f 	bl	8004360 <RTC_Bcd2ToByte>
 8004042:	4603      	mov	r3, r0
 8004044:	461a      	mov	r2, r3
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	785b      	ldrb	r3, [r3, #1]
 800404e:	4618      	mov	r0, r3
 8004050:	f000 f986 	bl	8004360 <RTC_Bcd2ToByte>
 8004054:	4603      	mov	r3, r0
 8004056:	461a      	mov	r2, r3
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	789b      	ldrb	r3, [r3, #2]
 8004060:	4618      	mov	r0, r3
 8004062:	f000 f97d 	bl	8004360 <RTC_Bcd2ToByte>
 8004066:	4603      	mov	r3, r0
 8004068:	461a      	mov	r2, r3
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800406e:	2300      	movs	r3, #0
}
 8004070:	4618      	mov	r0, r3
 8004072:	3718      	adds	r7, #24
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}

08004078 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004078:	b590      	push	{r4, r7, lr}
 800407a:	b087      	sub	sp, #28
 800407c:	af00      	add	r7, sp, #0
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	60b9      	str	r1, [r7, #8]
 8004082:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004084:	2300      	movs	r3, #0
 8004086:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	7f1b      	ldrb	r3, [r3, #28]
 800408c:	2b01      	cmp	r3, #1
 800408e:	d101      	bne.n	8004094 <HAL_RTC_SetDate+0x1c>
 8004090:	2302      	movs	r3, #2
 8004092:	e071      	b.n	8004178 <HAL_RTC_SetDate+0x100>
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2201      	movs	r2, #1
 8004098:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2202      	movs	r2, #2
 800409e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d10e      	bne.n	80040c4 <HAL_RTC_SetDate+0x4c>
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	785b      	ldrb	r3, [r3, #1]
 80040aa:	f003 0310 	and.w	r3, r3, #16
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d008      	beq.n	80040c4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	785b      	ldrb	r3, [r3, #1]
 80040b6:	f023 0310 	bic.w	r3, r3, #16
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	330a      	adds	r3, #10
 80040be:	b2da      	uxtb	r2, r3
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d11c      	bne.n	8004104 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	78db      	ldrb	r3, [r3, #3]
 80040ce:	4618      	mov	r0, r3
 80040d0:	f000 f929 	bl	8004326 <RTC_ByteToBcd2>
 80040d4:	4603      	mov	r3, r0
 80040d6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	785b      	ldrb	r3, [r3, #1]
 80040dc:	4618      	mov	r0, r3
 80040de:	f000 f922 	bl	8004326 <RTC_ByteToBcd2>
 80040e2:	4603      	mov	r3, r0
 80040e4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80040e6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	789b      	ldrb	r3, [r3, #2]
 80040ec:	4618      	mov	r0, r3
 80040ee:	f000 f91a 	bl	8004326 <RTC_ByteToBcd2>
 80040f2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80040f4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	781b      	ldrb	r3, [r3, #0]
 80040fc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80040fe:	4313      	orrs	r3, r2
 8004100:	617b      	str	r3, [r7, #20]
 8004102:	e00e      	b.n	8004122 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	78db      	ldrb	r3, [r3, #3]
 8004108:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	785b      	ldrb	r3, [r3, #1]
 800410e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004110:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004112:	68ba      	ldr	r2, [r7, #8]
 8004114:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004116:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800411e:	4313      	orrs	r3, r2
 8004120:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	22ca      	movs	r2, #202	; 0xca
 8004128:	625a      	str	r2, [r3, #36]	; 0x24
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	2253      	movs	r2, #83	; 0x53
 8004130:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004132:	68f8      	ldr	r0, [r7, #12]
 8004134:	f000 f89b 	bl	800426e <RTC_EnterInitMode>
 8004138:	4603      	mov	r3, r0
 800413a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800413c:	7cfb      	ldrb	r3, [r7, #19]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d10c      	bne.n	800415c <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800414c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004150:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004152:	68f8      	ldr	r0, [r7, #12]
 8004154:	f000 f8c2 	bl	80042dc <RTC_ExitInitMode>
 8004158:	4603      	mov	r3, r0
 800415a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800415c:	7cfb      	ldrb	r3, [r7, #19]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d102      	bne.n	8004168 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2201      	movs	r2, #1
 8004166:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	22ff      	movs	r2, #255	; 0xff
 800416e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	771a      	strb	r2, [r3, #28]

  return status;
 8004176:	7cfb      	ldrb	r3, [r7, #19]
}
 8004178:	4618      	mov	r0, r3
 800417a:	371c      	adds	r7, #28
 800417c:	46bd      	mov	sp, r7
 800417e:	bd90      	pop	{r4, r7, pc}

08004180 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b086      	sub	sp, #24
 8004184:	af00      	add	r7, sp, #0
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	60b9      	str	r1, [r7, #8]
 800418a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800418c:	2300      	movs	r3, #0
 800418e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800419a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800419e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	0c1b      	lsrs	r3, r3, #16
 80041a4:	b2da      	uxtb	r2, r3
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	0a1b      	lsrs	r3, r3, #8
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	f003 031f 	and.w	r3, r3, #31
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041c2:	b2da      	uxtb	r2, r3
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	0b5b      	lsrs	r3, r3, #13
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	f003 0307 	and.w	r3, r3, #7
 80041d2:	b2da      	uxtb	r2, r3
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d11a      	bne.n	8004214 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	78db      	ldrb	r3, [r3, #3]
 80041e2:	4618      	mov	r0, r3
 80041e4:	f000 f8bc 	bl	8004360 <RTC_Bcd2ToByte>
 80041e8:	4603      	mov	r3, r0
 80041ea:	461a      	mov	r2, r3
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	785b      	ldrb	r3, [r3, #1]
 80041f4:	4618      	mov	r0, r3
 80041f6:	f000 f8b3 	bl	8004360 <RTC_Bcd2ToByte>
 80041fa:	4603      	mov	r3, r0
 80041fc:	461a      	mov	r2, r3
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	789b      	ldrb	r3, [r3, #2]
 8004206:	4618      	mov	r0, r3
 8004208:	f000 f8aa 	bl	8004360 <RTC_Bcd2ToByte>
 800420c:	4603      	mov	r3, r0
 800420e:	461a      	mov	r2, r3
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3718      	adds	r7, #24
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800421e:	b580      	push	{r7, lr}
 8004220:	b084      	sub	sp, #16
 8004222:	af00      	add	r7, sp, #0
 8004224:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004226:	2300      	movs	r3, #0
 8004228:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	68da      	ldr	r2, [r3, #12]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004238:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800423a:	f7fd fa1f 	bl	800167c <HAL_GetTick>
 800423e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004240:	e009      	b.n	8004256 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004242:	f7fd fa1b 	bl	800167c <HAL_GetTick>
 8004246:	4602      	mov	r2, r0
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004250:	d901      	bls.n	8004256 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e007      	b.n	8004266 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	f003 0320 	and.w	r3, r3, #32
 8004260:	2b00      	cmp	r3, #0
 8004262:	d0ee      	beq.n	8004242 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8004264:	2300      	movs	r3, #0
}
 8004266:	4618      	mov	r0, r3
 8004268:	3710      	adds	r7, #16
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}

0800426e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800426e:	b580      	push	{r7, lr}
 8004270:	b084      	sub	sp, #16
 8004272:	af00      	add	r7, sp, #0
 8004274:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004276:	2300      	movs	r3, #0
 8004278:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800427a:	2300      	movs	r3, #0
 800427c:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68db      	ldr	r3, [r3, #12]
 8004284:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004288:	2b00      	cmp	r3, #0
 800428a:	d122      	bne.n	80042d2 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	68da      	ldr	r2, [r3, #12]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800429a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800429c:	f7fd f9ee 	bl	800167c <HAL_GetTick>
 80042a0:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80042a2:	e00c      	b.n	80042be <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80042a4:	f7fd f9ea 	bl	800167c <HAL_GetTick>
 80042a8:	4602      	mov	r2, r0
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	1ad3      	subs	r3, r2, r3
 80042ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80042b2:	d904      	bls.n	80042be <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2204      	movs	r2, #4
 80042b8:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d102      	bne.n	80042d2 <RTC_EnterInitMode+0x64>
 80042cc:	7bfb      	ldrb	r3, [r7, #15]
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d1e8      	bne.n	80042a4 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80042d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3710      	adds	r7, #16
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042e4:	2300      	movs	r3, #0
 80042e6:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	68da      	ldr	r2, [r3, #12]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042f6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	f003 0320 	and.w	r3, r3, #32
 8004302:	2b00      	cmp	r3, #0
 8004304:	d10a      	bne.n	800431c <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f7ff ff89 	bl	800421e <HAL_RTC_WaitForSynchro>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d004      	beq.n	800431c <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2204      	movs	r2, #4
 8004316:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800431c:	7bfb      	ldrb	r3, [r7, #15]
}
 800431e:	4618      	mov	r0, r3
 8004320:	3710      	adds	r7, #16
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}

08004326 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8004326:	b480      	push	{r7}
 8004328:	b085      	sub	sp, #20
 800432a:	af00      	add	r7, sp, #0
 800432c:	4603      	mov	r3, r0
 800432e:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8004330:	2300      	movs	r3, #0
 8004332:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8004334:	e005      	b.n	8004342 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004336:	7bfb      	ldrb	r3, [r7, #15]
 8004338:	3301      	adds	r3, #1
 800433a:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 800433c:	79fb      	ldrb	r3, [r7, #7]
 800433e:	3b0a      	subs	r3, #10
 8004340:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8004342:	79fb      	ldrb	r3, [r7, #7]
 8004344:	2b09      	cmp	r3, #9
 8004346:	d8f6      	bhi.n	8004336 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8004348:	7bfb      	ldrb	r3, [r7, #15]
 800434a:	011b      	lsls	r3, r3, #4
 800434c:	b2da      	uxtb	r2, r3
 800434e:	79fb      	ldrb	r3, [r7, #7]
 8004350:	4313      	orrs	r3, r2
 8004352:	b2db      	uxtb	r3, r3
}
 8004354:	4618      	mov	r0, r3
 8004356:	3714      	adds	r7, #20
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr

08004360 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8004360:	b480      	push	{r7}
 8004362:	b085      	sub	sp, #20
 8004364:	af00      	add	r7, sp, #0
 8004366:	4603      	mov	r3, r0
 8004368:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 800436a:	2300      	movs	r3, #0
 800436c:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800436e:	79fb      	ldrb	r3, [r7, #7]
 8004370:	091b      	lsrs	r3, r3, #4
 8004372:	b2db      	uxtb	r3, r3
 8004374:	461a      	mov	r2, r3
 8004376:	0092      	lsls	r2, r2, #2
 8004378:	4413      	add	r3, r2
 800437a:	005b      	lsls	r3, r3, #1
 800437c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 800437e:	79fb      	ldrb	r3, [r7, #7]
 8004380:	f003 030f 	and.w	r3, r3, #15
 8004384:	b2da      	uxtb	r2, r3
 8004386:	7bfb      	ldrb	r3, [r7, #15]
 8004388:	4413      	add	r3, r2
 800438a:	b2db      	uxtb	r3, r3
}
 800438c:	4618      	mov	r0, r3
 800438e:	3714      	adds	r7, #20
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr

08004398 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d101      	bne.n	80043aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e041      	b.n	800442e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d106      	bne.n	80043c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f7fd f838 	bl	8001434 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2202      	movs	r2, #2
 80043c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	3304      	adds	r3, #4
 80043d4:	4619      	mov	r1, r3
 80043d6:	4610      	mov	r0, r2
 80043d8:	f000 fa96 	bl	8004908 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	3708      	adds	r7, #8
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
	...

08004438 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004438:	b480      	push	{r7}
 800443a:	b085      	sub	sp, #20
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004446:	b2db      	uxtb	r3, r3
 8004448:	2b01      	cmp	r3, #1
 800444a:	d001      	beq.n	8004450 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e04e      	b.n	80044ee <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2202      	movs	r2, #2
 8004454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	68da      	ldr	r2, [r3, #12]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f042 0201 	orr.w	r2, r2, #1
 8004466:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a23      	ldr	r2, [pc, #140]	; (80044fc <HAL_TIM_Base_Start_IT+0xc4>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d022      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800447a:	d01d      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a1f      	ldr	r2, [pc, #124]	; (8004500 <HAL_TIM_Base_Start_IT+0xc8>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d018      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a1e      	ldr	r2, [pc, #120]	; (8004504 <HAL_TIM_Base_Start_IT+0xcc>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d013      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a1c      	ldr	r2, [pc, #112]	; (8004508 <HAL_TIM_Base_Start_IT+0xd0>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d00e      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a1b      	ldr	r2, [pc, #108]	; (800450c <HAL_TIM_Base_Start_IT+0xd4>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d009      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a19      	ldr	r2, [pc, #100]	; (8004510 <HAL_TIM_Base_Start_IT+0xd8>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d004      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a18      	ldr	r2, [pc, #96]	; (8004514 <HAL_TIM_Base_Start_IT+0xdc>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d111      	bne.n	80044dc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	f003 0307 	and.w	r3, r3, #7
 80044c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2b06      	cmp	r3, #6
 80044c8:	d010      	beq.n	80044ec <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f042 0201 	orr.w	r2, r2, #1
 80044d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044da:	e007      	b.n	80044ec <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f042 0201 	orr.w	r2, r2, #1
 80044ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044ec:	2300      	movs	r3, #0
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3714      	adds	r7, #20
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr
 80044fa:	bf00      	nop
 80044fc:	40010000 	.word	0x40010000
 8004500:	40000400 	.word	0x40000400
 8004504:	40000800 	.word	0x40000800
 8004508:	40000c00 	.word	0x40000c00
 800450c:	40010400 	.word	0x40010400
 8004510:	40014000 	.word	0x40014000
 8004514:	40001800 	.word	0x40001800

08004518 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b082      	sub	sp, #8
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	691b      	ldr	r3, [r3, #16]
 8004526:	f003 0302 	and.w	r3, r3, #2
 800452a:	2b02      	cmp	r3, #2
 800452c:	d122      	bne.n	8004574 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	f003 0302 	and.w	r3, r3, #2
 8004538:	2b02      	cmp	r3, #2
 800453a:	d11b      	bne.n	8004574 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f06f 0202 	mvn.w	r2, #2
 8004544:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2201      	movs	r2, #1
 800454a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	699b      	ldr	r3, [r3, #24]
 8004552:	f003 0303 	and.w	r3, r3, #3
 8004556:	2b00      	cmp	r3, #0
 8004558:	d003      	beq.n	8004562 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f000 f9b5 	bl	80048ca <HAL_TIM_IC_CaptureCallback>
 8004560:	e005      	b.n	800456e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f000 f9a7 	bl	80048b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f000 f9b8 	bl	80048de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	f003 0304 	and.w	r3, r3, #4
 800457e:	2b04      	cmp	r3, #4
 8004580:	d122      	bne.n	80045c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	f003 0304 	and.w	r3, r3, #4
 800458c:	2b04      	cmp	r3, #4
 800458e:	d11b      	bne.n	80045c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f06f 0204 	mvn.w	r2, #4
 8004598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2202      	movs	r2, #2
 800459e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	699b      	ldr	r3, [r3, #24]
 80045a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d003      	beq.n	80045b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 f98b 	bl	80048ca <HAL_TIM_IC_CaptureCallback>
 80045b4:	e005      	b.n	80045c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f000 f97d 	bl	80048b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f000 f98e 	bl	80048de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	f003 0308 	and.w	r3, r3, #8
 80045d2:	2b08      	cmp	r3, #8
 80045d4:	d122      	bne.n	800461c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	f003 0308 	and.w	r3, r3, #8
 80045e0:	2b08      	cmp	r3, #8
 80045e2:	d11b      	bne.n	800461c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f06f 0208 	mvn.w	r2, #8
 80045ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2204      	movs	r2, #4
 80045f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	69db      	ldr	r3, [r3, #28]
 80045fa:	f003 0303 	and.w	r3, r3, #3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d003      	beq.n	800460a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f000 f961 	bl	80048ca <HAL_TIM_IC_CaptureCallback>
 8004608:	e005      	b.n	8004616 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f000 f953 	bl	80048b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 f964 	bl	80048de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	691b      	ldr	r3, [r3, #16]
 8004622:	f003 0310 	and.w	r3, r3, #16
 8004626:	2b10      	cmp	r3, #16
 8004628:	d122      	bne.n	8004670 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	f003 0310 	and.w	r3, r3, #16
 8004634:	2b10      	cmp	r3, #16
 8004636:	d11b      	bne.n	8004670 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f06f 0210 	mvn.w	r2, #16
 8004640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2208      	movs	r2, #8
 8004646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	69db      	ldr	r3, [r3, #28]
 800464e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f000 f937 	bl	80048ca <HAL_TIM_IC_CaptureCallback>
 800465c:	e005      	b.n	800466a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f000 f929 	bl	80048b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f000 f93a 	bl	80048de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	f003 0301 	and.w	r3, r3, #1
 800467a:	2b01      	cmp	r3, #1
 800467c:	d10e      	bne.n	800469c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	f003 0301 	and.w	r3, r3, #1
 8004688:	2b01      	cmp	r3, #1
 800468a:	d107      	bne.n	800469c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f06f 0201 	mvn.w	r2, #1
 8004694:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f7fc fc7e 	bl	8000f98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046a6:	2b80      	cmp	r3, #128	; 0x80
 80046a8:	d10e      	bne.n	80046c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046b4:	2b80      	cmp	r3, #128	; 0x80
 80046b6:	d107      	bne.n	80046c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80046c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 fae0 	bl	8004c88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046d2:	2b40      	cmp	r3, #64	; 0x40
 80046d4:	d10e      	bne.n	80046f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046e0:	2b40      	cmp	r3, #64	; 0x40
 80046e2:	d107      	bne.n	80046f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80046ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 f8ff 	bl	80048f2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	f003 0320 	and.w	r3, r3, #32
 80046fe:	2b20      	cmp	r3, #32
 8004700:	d10e      	bne.n	8004720 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	f003 0320 	and.w	r3, r3, #32
 800470c:	2b20      	cmp	r3, #32
 800470e:	d107      	bne.n	8004720 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f06f 0220 	mvn.w	r2, #32
 8004718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f000 faaa 	bl	8004c74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004720:	bf00      	nop
 8004722:	3708      	adds	r7, #8
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004732:	2300      	movs	r3, #0
 8004734:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800473c:	2b01      	cmp	r3, #1
 800473e:	d101      	bne.n	8004744 <HAL_TIM_ConfigClockSource+0x1c>
 8004740:	2302      	movs	r3, #2
 8004742:	e0b4      	b.n	80048ae <HAL_TIM_ConfigClockSource+0x186>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2202      	movs	r2, #2
 8004750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004762:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800476a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68ba      	ldr	r2, [r7, #8]
 8004772:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800477c:	d03e      	beq.n	80047fc <HAL_TIM_ConfigClockSource+0xd4>
 800477e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004782:	f200 8087 	bhi.w	8004894 <HAL_TIM_ConfigClockSource+0x16c>
 8004786:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800478a:	f000 8086 	beq.w	800489a <HAL_TIM_ConfigClockSource+0x172>
 800478e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004792:	d87f      	bhi.n	8004894 <HAL_TIM_ConfigClockSource+0x16c>
 8004794:	2b70      	cmp	r3, #112	; 0x70
 8004796:	d01a      	beq.n	80047ce <HAL_TIM_ConfigClockSource+0xa6>
 8004798:	2b70      	cmp	r3, #112	; 0x70
 800479a:	d87b      	bhi.n	8004894 <HAL_TIM_ConfigClockSource+0x16c>
 800479c:	2b60      	cmp	r3, #96	; 0x60
 800479e:	d050      	beq.n	8004842 <HAL_TIM_ConfigClockSource+0x11a>
 80047a0:	2b60      	cmp	r3, #96	; 0x60
 80047a2:	d877      	bhi.n	8004894 <HAL_TIM_ConfigClockSource+0x16c>
 80047a4:	2b50      	cmp	r3, #80	; 0x50
 80047a6:	d03c      	beq.n	8004822 <HAL_TIM_ConfigClockSource+0xfa>
 80047a8:	2b50      	cmp	r3, #80	; 0x50
 80047aa:	d873      	bhi.n	8004894 <HAL_TIM_ConfigClockSource+0x16c>
 80047ac:	2b40      	cmp	r3, #64	; 0x40
 80047ae:	d058      	beq.n	8004862 <HAL_TIM_ConfigClockSource+0x13a>
 80047b0:	2b40      	cmp	r3, #64	; 0x40
 80047b2:	d86f      	bhi.n	8004894 <HAL_TIM_ConfigClockSource+0x16c>
 80047b4:	2b30      	cmp	r3, #48	; 0x30
 80047b6:	d064      	beq.n	8004882 <HAL_TIM_ConfigClockSource+0x15a>
 80047b8:	2b30      	cmp	r3, #48	; 0x30
 80047ba:	d86b      	bhi.n	8004894 <HAL_TIM_ConfigClockSource+0x16c>
 80047bc:	2b20      	cmp	r3, #32
 80047be:	d060      	beq.n	8004882 <HAL_TIM_ConfigClockSource+0x15a>
 80047c0:	2b20      	cmp	r3, #32
 80047c2:	d867      	bhi.n	8004894 <HAL_TIM_ConfigClockSource+0x16c>
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d05c      	beq.n	8004882 <HAL_TIM_ConfigClockSource+0x15a>
 80047c8:	2b10      	cmp	r3, #16
 80047ca:	d05a      	beq.n	8004882 <HAL_TIM_ConfigClockSource+0x15a>
 80047cc:	e062      	b.n	8004894 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6818      	ldr	r0, [r3, #0]
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	6899      	ldr	r1, [r3, #8]
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	685a      	ldr	r2, [r3, #4]
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	f000 f9ad 	bl	8004b3c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80047f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	68ba      	ldr	r2, [r7, #8]
 80047f8:	609a      	str	r2, [r3, #8]
      break;
 80047fa:	e04f      	b.n	800489c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6818      	ldr	r0, [r3, #0]
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	6899      	ldr	r1, [r3, #8]
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	685a      	ldr	r2, [r3, #4]
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	f000 f996 	bl	8004b3c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	689a      	ldr	r2, [r3, #8]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800481e:	609a      	str	r2, [r3, #8]
      break;
 8004820:	e03c      	b.n	800489c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6818      	ldr	r0, [r3, #0]
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	6859      	ldr	r1, [r3, #4]
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	461a      	mov	r2, r3
 8004830:	f000 f90a 	bl	8004a48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	2150      	movs	r1, #80	; 0x50
 800483a:	4618      	mov	r0, r3
 800483c:	f000 f963 	bl	8004b06 <TIM_ITRx_SetConfig>
      break;
 8004840:	e02c      	b.n	800489c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6818      	ldr	r0, [r3, #0]
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	6859      	ldr	r1, [r3, #4]
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	461a      	mov	r2, r3
 8004850:	f000 f929 	bl	8004aa6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2160      	movs	r1, #96	; 0x60
 800485a:	4618      	mov	r0, r3
 800485c:	f000 f953 	bl	8004b06 <TIM_ITRx_SetConfig>
      break;
 8004860:	e01c      	b.n	800489c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6818      	ldr	r0, [r3, #0]
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	6859      	ldr	r1, [r3, #4]
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	461a      	mov	r2, r3
 8004870:	f000 f8ea 	bl	8004a48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2140      	movs	r1, #64	; 0x40
 800487a:	4618      	mov	r0, r3
 800487c:	f000 f943 	bl	8004b06 <TIM_ITRx_SetConfig>
      break;
 8004880:	e00c      	b.n	800489c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681a      	ldr	r2, [r3, #0]
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4619      	mov	r1, r3
 800488c:	4610      	mov	r0, r2
 800488e:	f000 f93a 	bl	8004b06 <TIM_ITRx_SetConfig>
      break;
 8004892:	e003      	b.n	800489c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	73fb      	strb	r3, [r7, #15]
      break;
 8004898:	e000      	b.n	800489c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800489a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2200      	movs	r2, #0
 80048a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80048ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	3710      	adds	r7, #16
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bd80      	pop	{r7, pc}

080048b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048b6:	b480      	push	{r7}
 80048b8:	b083      	sub	sp, #12
 80048ba:	af00      	add	r7, sp, #0
 80048bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048be:	bf00      	nop
 80048c0:	370c      	adds	r7, #12
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr

080048ca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048ca:	b480      	push	{r7}
 80048cc:	b083      	sub	sp, #12
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048d2:	bf00      	nop
 80048d4:	370c      	adds	r7, #12
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr

080048de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048de:	b480      	push	{r7}
 80048e0:	b083      	sub	sp, #12
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048e6:	bf00      	nop
 80048e8:	370c      	adds	r7, #12
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr

080048f2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048f2:	b480      	push	{r7}
 80048f4:	b083      	sub	sp, #12
 80048f6:	af00      	add	r7, sp, #0
 80048f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048fa:	bf00      	nop
 80048fc:	370c      	adds	r7, #12
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr
	...

08004908 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004908:	b480      	push	{r7}
 800490a:	b085      	sub	sp, #20
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
 8004910:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a40      	ldr	r2, [pc, #256]	; (8004a1c <TIM_Base_SetConfig+0x114>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d013      	beq.n	8004948 <TIM_Base_SetConfig+0x40>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004926:	d00f      	beq.n	8004948 <TIM_Base_SetConfig+0x40>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a3d      	ldr	r2, [pc, #244]	; (8004a20 <TIM_Base_SetConfig+0x118>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d00b      	beq.n	8004948 <TIM_Base_SetConfig+0x40>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a3c      	ldr	r2, [pc, #240]	; (8004a24 <TIM_Base_SetConfig+0x11c>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d007      	beq.n	8004948 <TIM_Base_SetConfig+0x40>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a3b      	ldr	r2, [pc, #236]	; (8004a28 <TIM_Base_SetConfig+0x120>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d003      	beq.n	8004948 <TIM_Base_SetConfig+0x40>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a3a      	ldr	r2, [pc, #232]	; (8004a2c <TIM_Base_SetConfig+0x124>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d108      	bne.n	800495a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800494e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	68fa      	ldr	r2, [r7, #12]
 8004956:	4313      	orrs	r3, r2
 8004958:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a2f      	ldr	r2, [pc, #188]	; (8004a1c <TIM_Base_SetConfig+0x114>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d02b      	beq.n	80049ba <TIM_Base_SetConfig+0xb2>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004968:	d027      	beq.n	80049ba <TIM_Base_SetConfig+0xb2>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a2c      	ldr	r2, [pc, #176]	; (8004a20 <TIM_Base_SetConfig+0x118>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d023      	beq.n	80049ba <TIM_Base_SetConfig+0xb2>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a2b      	ldr	r2, [pc, #172]	; (8004a24 <TIM_Base_SetConfig+0x11c>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d01f      	beq.n	80049ba <TIM_Base_SetConfig+0xb2>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a2a      	ldr	r2, [pc, #168]	; (8004a28 <TIM_Base_SetConfig+0x120>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d01b      	beq.n	80049ba <TIM_Base_SetConfig+0xb2>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4a29      	ldr	r2, [pc, #164]	; (8004a2c <TIM_Base_SetConfig+0x124>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d017      	beq.n	80049ba <TIM_Base_SetConfig+0xb2>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a28      	ldr	r2, [pc, #160]	; (8004a30 <TIM_Base_SetConfig+0x128>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d013      	beq.n	80049ba <TIM_Base_SetConfig+0xb2>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4a27      	ldr	r2, [pc, #156]	; (8004a34 <TIM_Base_SetConfig+0x12c>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d00f      	beq.n	80049ba <TIM_Base_SetConfig+0xb2>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	4a26      	ldr	r2, [pc, #152]	; (8004a38 <TIM_Base_SetConfig+0x130>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d00b      	beq.n	80049ba <TIM_Base_SetConfig+0xb2>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4a25      	ldr	r2, [pc, #148]	; (8004a3c <TIM_Base_SetConfig+0x134>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d007      	beq.n	80049ba <TIM_Base_SetConfig+0xb2>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4a24      	ldr	r2, [pc, #144]	; (8004a40 <TIM_Base_SetConfig+0x138>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d003      	beq.n	80049ba <TIM_Base_SetConfig+0xb2>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a23      	ldr	r2, [pc, #140]	; (8004a44 <TIM_Base_SetConfig+0x13c>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d108      	bne.n	80049cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	68db      	ldr	r3, [r3, #12]
 80049c6:	68fa      	ldr	r2, [r7, #12]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	695b      	ldr	r3, [r3, #20]
 80049d6:	4313      	orrs	r3, r2
 80049d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	68fa      	ldr	r2, [r7, #12]
 80049de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	689a      	ldr	r2, [r3, #8]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	4a0a      	ldr	r2, [pc, #40]	; (8004a1c <TIM_Base_SetConfig+0x114>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d003      	beq.n	8004a00 <TIM_Base_SetConfig+0xf8>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	4a0c      	ldr	r2, [pc, #48]	; (8004a2c <TIM_Base_SetConfig+0x124>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d103      	bne.n	8004a08 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	691a      	ldr	r2, [r3, #16]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	615a      	str	r2, [r3, #20]
}
 8004a0e:	bf00      	nop
 8004a10:	3714      	adds	r7, #20
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
 8004a1a:	bf00      	nop
 8004a1c:	40010000 	.word	0x40010000
 8004a20:	40000400 	.word	0x40000400
 8004a24:	40000800 	.word	0x40000800
 8004a28:	40000c00 	.word	0x40000c00
 8004a2c:	40010400 	.word	0x40010400
 8004a30:	40014000 	.word	0x40014000
 8004a34:	40014400 	.word	0x40014400
 8004a38:	40014800 	.word	0x40014800
 8004a3c:	40001800 	.word	0x40001800
 8004a40:	40001c00 	.word	0x40001c00
 8004a44:	40002000 	.word	0x40002000

08004a48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b087      	sub	sp, #28
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	60b9      	str	r1, [r7, #8]
 8004a52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6a1b      	ldr	r3, [r3, #32]
 8004a58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6a1b      	ldr	r3, [r3, #32]
 8004a5e:	f023 0201 	bic.w	r2, r3, #1
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	699b      	ldr	r3, [r3, #24]
 8004a6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	011b      	lsls	r3, r3, #4
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	f023 030a 	bic.w	r3, r3, #10
 8004a84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a86:	697a      	ldr	r2, [r7, #20]
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	693a      	ldr	r2, [r7, #16]
 8004a92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	697a      	ldr	r2, [r7, #20]
 8004a98:	621a      	str	r2, [r3, #32]
}
 8004a9a:	bf00      	nop
 8004a9c:	371c      	adds	r7, #28
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr

08004aa6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aa6:	b480      	push	{r7}
 8004aa8:	b087      	sub	sp, #28
 8004aaa:	af00      	add	r7, sp, #0
 8004aac:	60f8      	str	r0, [r7, #12]
 8004aae:	60b9      	str	r1, [r7, #8]
 8004ab0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	f023 0210 	bic.w	r2, r3, #16
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6a1b      	ldr	r3, [r3, #32]
 8004ac8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ad0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	031b      	lsls	r3, r3, #12
 8004ad6:	697a      	ldr	r2, [r7, #20]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ae2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	011b      	lsls	r3, r3, #4
 8004ae8:	693a      	ldr	r2, [r7, #16]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	697a      	ldr	r2, [r7, #20]
 8004af2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	693a      	ldr	r2, [r7, #16]
 8004af8:	621a      	str	r2, [r3, #32]
}
 8004afa:	bf00      	nop
 8004afc:	371c      	adds	r7, #28
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr

08004b06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b06:	b480      	push	{r7}
 8004b08:	b085      	sub	sp, #20
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	6078      	str	r0, [r7, #4]
 8004b0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b1e:	683a      	ldr	r2, [r7, #0]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	f043 0307 	orr.w	r3, r3, #7
 8004b28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	609a      	str	r2, [r3, #8]
}
 8004b30:	bf00      	nop
 8004b32:	3714      	adds	r7, #20
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b087      	sub	sp, #28
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	60f8      	str	r0, [r7, #12]
 8004b44:	60b9      	str	r1, [r7, #8]
 8004b46:	607a      	str	r2, [r7, #4]
 8004b48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	021a      	lsls	r2, r3, #8
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	431a      	orrs	r2, r3
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	697a      	ldr	r2, [r7, #20]
 8004b66:	4313      	orrs	r3, r2
 8004b68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	697a      	ldr	r2, [r7, #20]
 8004b6e:	609a      	str	r2, [r3, #8]
}
 8004b70:	bf00      	nop
 8004b72:	371c      	adds	r7, #28
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b085      	sub	sp, #20
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d101      	bne.n	8004b94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b90:	2302      	movs	r3, #2
 8004b92:	e05a      	b.n	8004c4a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2202      	movs	r2, #2
 8004ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	68fa      	ldr	r2, [r7, #12]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	68fa      	ldr	r2, [r7, #12]
 8004bcc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a21      	ldr	r2, [pc, #132]	; (8004c58 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d022      	beq.n	8004c1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004be0:	d01d      	beq.n	8004c1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a1d      	ldr	r2, [pc, #116]	; (8004c5c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d018      	beq.n	8004c1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a1b      	ldr	r2, [pc, #108]	; (8004c60 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d013      	beq.n	8004c1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a1a      	ldr	r2, [pc, #104]	; (8004c64 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d00e      	beq.n	8004c1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a18      	ldr	r2, [pc, #96]	; (8004c68 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d009      	beq.n	8004c1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a17      	ldr	r2, [pc, #92]	; (8004c6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d004      	beq.n	8004c1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a15      	ldr	r2, [pc, #84]	; (8004c70 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d10c      	bne.n	8004c38 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	68ba      	ldr	r2, [r7, #8]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68ba      	ldr	r2, [r7, #8]
 8004c36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3714      	adds	r7, #20
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr
 8004c56:	bf00      	nop
 8004c58:	40010000 	.word	0x40010000
 8004c5c:	40000400 	.word	0x40000400
 8004c60:	40000800 	.word	0x40000800
 8004c64:	40000c00 	.word	0x40000c00
 8004c68:	40010400 	.word	0x40010400
 8004c6c:	40014000 	.word	0x40014000
 8004c70:	40001800 	.word	0x40001800

08004c74 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c7c:	bf00      	nop
 8004c7e:	370c      	adds	r7, #12
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr

08004c88 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c90:	bf00      	nop
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b082      	sub	sp, #8
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d101      	bne.n	8004cae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e03f      	b.n	8004d2e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d106      	bne.n	8004cc8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f7fc fc02 	bl	80014cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2224      	movs	r2, #36	; 0x24
 8004ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	68da      	ldr	r2, [r3, #12]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004cde:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f000 fd7b 	bl	80057dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	691a      	ldr	r2, [r3, #16]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004cf4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	695a      	ldr	r2, [r3, #20]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68da      	ldr	r2, [r3, #12]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2220      	movs	r2, #32
 8004d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2220      	movs	r2, #32
 8004d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3708      	adds	r7, #8
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}

08004d36 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d36:	b580      	push	{r7, lr}
 8004d38:	b08a      	sub	sp, #40	; 0x28
 8004d3a:	af02      	add	r7, sp, #8
 8004d3c:	60f8      	str	r0, [r7, #12]
 8004d3e:	60b9      	str	r1, [r7, #8]
 8004d40:	603b      	str	r3, [r7, #0]
 8004d42:	4613      	mov	r3, r2
 8004d44:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004d46:	2300      	movs	r3, #0
 8004d48:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	2b20      	cmp	r3, #32
 8004d54:	d17c      	bne.n	8004e50 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d002      	beq.n	8004d62 <HAL_UART_Transmit+0x2c>
 8004d5c:	88fb      	ldrh	r3, [r7, #6]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d101      	bne.n	8004d66 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e075      	b.n	8004e52 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d101      	bne.n	8004d74 <HAL_UART_Transmit+0x3e>
 8004d70:	2302      	movs	r3, #2
 8004d72:	e06e      	b.n	8004e52 <HAL_UART_Transmit+0x11c>
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2221      	movs	r2, #33	; 0x21
 8004d86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d8a:	f7fc fc77 	bl	800167c <HAL_GetTick>
 8004d8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	88fa      	ldrh	r2, [r7, #6]
 8004d94:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	88fa      	ldrh	r2, [r7, #6]
 8004d9a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004da4:	d108      	bne.n	8004db8 <HAL_UART_Transmit+0x82>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	691b      	ldr	r3, [r3, #16]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d104      	bne.n	8004db8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004dae:	2300      	movs	r3, #0
 8004db0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	61bb      	str	r3, [r7, #24]
 8004db6:	e003      	b.n	8004dc0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004dc8:	e02a      	b.n	8004e20 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	9300      	str	r3, [sp, #0]
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	2180      	movs	r1, #128	; 0x80
 8004dd4:	68f8      	ldr	r0, [r7, #12]
 8004dd6:	f000 faf9 	bl	80053cc <UART_WaitOnFlagUntilTimeout>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d001      	beq.n	8004de4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004de0:	2303      	movs	r3, #3
 8004de2:	e036      	b.n	8004e52 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d10b      	bne.n	8004e02 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004dea:	69bb      	ldr	r3, [r7, #24]
 8004dec:	881b      	ldrh	r3, [r3, #0]
 8004dee:	461a      	mov	r2, r3
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004df8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004dfa:	69bb      	ldr	r3, [r7, #24]
 8004dfc:	3302      	adds	r3, #2
 8004dfe:	61bb      	str	r3, [r7, #24]
 8004e00:	e007      	b.n	8004e12 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e02:	69fb      	ldr	r3, [r7, #28]
 8004e04:	781a      	ldrb	r2, [r3, #0]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	3301      	adds	r3, #1
 8004e10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	b29a      	uxth	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d1cf      	bne.n	8004dca <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	9300      	str	r3, [sp, #0]
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	2200      	movs	r2, #0
 8004e32:	2140      	movs	r1, #64	; 0x40
 8004e34:	68f8      	ldr	r0, [r7, #12]
 8004e36:	f000 fac9 	bl	80053cc <UART_WaitOnFlagUntilTimeout>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d001      	beq.n	8004e44 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004e40:	2303      	movs	r3, #3
 8004e42:	e006      	b.n	8004e52 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2220      	movs	r2, #32
 8004e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	e000      	b.n	8004e52 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004e50:	2302      	movs	r3, #2
  }
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3720      	adds	r7, #32
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
	...

08004e5c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b0ba      	sub	sp, #232	; 0xe8
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	695b      	ldr	r3, [r3, #20]
 8004e7e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004e82:	2300      	movs	r3, #0
 8004e84:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004e8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e92:	f003 030f 	and.w	r3, r3, #15
 8004e96:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004e9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d10f      	bne.n	8004ec2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ea6:	f003 0320 	and.w	r3, r3, #32
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d009      	beq.n	8004ec2 <HAL_UART_IRQHandler+0x66>
 8004eae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004eb2:	f003 0320 	and.w	r3, r3, #32
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d003      	beq.n	8004ec2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 fbd3 	bl	8005666 <UART_Receive_IT>
      return;
 8004ec0:	e256      	b.n	8005370 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004ec2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	f000 80de 	beq.w	8005088 <HAL_UART_IRQHandler+0x22c>
 8004ecc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ed0:	f003 0301 	and.w	r3, r3, #1
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d106      	bne.n	8004ee6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004ed8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004edc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	f000 80d1 	beq.w	8005088 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004ee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00b      	beq.n	8004f0a <HAL_UART_IRQHandler+0xae>
 8004ef2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d005      	beq.n	8004f0a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f02:	f043 0201 	orr.w	r2, r3, #1
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f0e:	f003 0304 	and.w	r3, r3, #4
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00b      	beq.n	8004f2e <HAL_UART_IRQHandler+0xd2>
 8004f16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f1a:	f003 0301 	and.w	r3, r3, #1
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d005      	beq.n	8004f2e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f26:	f043 0202 	orr.w	r2, r3, #2
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f32:	f003 0302 	and.w	r3, r3, #2
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00b      	beq.n	8004f52 <HAL_UART_IRQHandler+0xf6>
 8004f3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f3e:	f003 0301 	and.w	r3, r3, #1
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d005      	beq.n	8004f52 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f4a:	f043 0204 	orr.w	r2, r3, #4
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f56:	f003 0308 	and.w	r3, r3, #8
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d011      	beq.n	8004f82 <HAL_UART_IRQHandler+0x126>
 8004f5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f62:	f003 0320 	and.w	r3, r3, #32
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d105      	bne.n	8004f76 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004f6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f6e:	f003 0301 	and.w	r3, r3, #1
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d005      	beq.n	8004f82 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7a:	f043 0208 	orr.w	r2, r3, #8
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	f000 81ed 	beq.w	8005366 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f90:	f003 0320 	and.w	r3, r3, #32
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d008      	beq.n	8004faa <HAL_UART_IRQHandler+0x14e>
 8004f98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f9c:	f003 0320 	and.w	r3, r3, #32
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d002      	beq.n	8004faa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f000 fb5e 	bl	8005666 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	695b      	ldr	r3, [r3, #20]
 8004fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fb4:	2b40      	cmp	r3, #64	; 0x40
 8004fb6:	bf0c      	ite	eq
 8004fb8:	2301      	moveq	r3, #1
 8004fba:	2300      	movne	r3, #0
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc6:	f003 0308 	and.w	r3, r3, #8
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d103      	bne.n	8004fd6 <HAL_UART_IRQHandler+0x17a>
 8004fce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d04f      	beq.n	8005076 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f000 fa66 	bl	80054a8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	695b      	ldr	r3, [r3, #20]
 8004fe2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fe6:	2b40      	cmp	r3, #64	; 0x40
 8004fe8:	d141      	bne.n	800506e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	3314      	adds	r3, #20
 8004ff0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ff4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004ff8:	e853 3f00 	ldrex	r3, [r3]
 8004ffc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005000:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005004:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005008:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	3314      	adds	r3, #20
 8005012:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005016:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800501a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800501e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005022:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005026:	e841 2300 	strex	r3, r2, [r1]
 800502a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800502e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d1d9      	bne.n	8004fea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800503a:	2b00      	cmp	r3, #0
 800503c:	d013      	beq.n	8005066 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005042:	4a7d      	ldr	r2, [pc, #500]	; (8005238 <HAL_UART_IRQHandler+0x3dc>)
 8005044:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800504a:	4618      	mov	r0, r3
 800504c:	f7fd f84b 	bl	80020e6 <HAL_DMA_Abort_IT>
 8005050:	4603      	mov	r3, r0
 8005052:	2b00      	cmp	r3, #0
 8005054:	d016      	beq.n	8005084 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800505a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005060:	4610      	mov	r0, r2
 8005062:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005064:	e00e      	b.n	8005084 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f000 f99a 	bl	80053a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800506c:	e00a      	b.n	8005084 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 f996 	bl	80053a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005074:	e006      	b.n	8005084 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 f992 	bl	80053a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005082:	e170      	b.n	8005366 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005084:	bf00      	nop
    return;
 8005086:	e16e      	b.n	8005366 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800508c:	2b01      	cmp	r3, #1
 800508e:	f040 814a 	bne.w	8005326 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005096:	f003 0310 	and.w	r3, r3, #16
 800509a:	2b00      	cmp	r3, #0
 800509c:	f000 8143 	beq.w	8005326 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80050a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050a4:	f003 0310 	and.w	r3, r3, #16
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 813c 	beq.w	8005326 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80050ae:	2300      	movs	r3, #0
 80050b0:	60bb      	str	r3, [r7, #8]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	60bb      	str	r3, [r7, #8]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	60bb      	str	r3, [r7, #8]
 80050c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050ce:	2b40      	cmp	r3, #64	; 0x40
 80050d0:	f040 80b4 	bne.w	800523c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80050e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	f000 8140 	beq.w	800536a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80050ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80050f2:	429a      	cmp	r2, r3
 80050f4:	f080 8139 	bcs.w	800536a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80050fe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005104:	69db      	ldr	r3, [r3, #28]
 8005106:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800510a:	f000 8088 	beq.w	800521e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	330c      	adds	r3, #12
 8005114:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005118:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800511c:	e853 3f00 	ldrex	r3, [r3]
 8005120:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005124:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005128:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800512c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	330c      	adds	r3, #12
 8005136:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800513a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800513e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005142:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005146:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800514a:	e841 2300 	strex	r3, r2, [r1]
 800514e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005152:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1d9      	bne.n	800510e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	3314      	adds	r3, #20
 8005160:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005162:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005164:	e853 3f00 	ldrex	r3, [r3]
 8005168:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800516a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800516c:	f023 0301 	bic.w	r3, r3, #1
 8005170:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	3314      	adds	r3, #20
 800517a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800517e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005182:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005184:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005186:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800518a:	e841 2300 	strex	r3, r2, [r1]
 800518e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005190:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005192:	2b00      	cmp	r3, #0
 8005194:	d1e1      	bne.n	800515a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	3314      	adds	r3, #20
 800519c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800519e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80051a0:	e853 3f00 	ldrex	r3, [r3]
 80051a4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80051a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	3314      	adds	r3, #20
 80051b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80051ba:	66fa      	str	r2, [r7, #108]	; 0x6c
 80051bc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051be:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80051c0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80051c2:	e841 2300 	strex	r3, r2, [r1]
 80051c6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80051c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d1e3      	bne.n	8005196 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2220      	movs	r2, #32
 80051d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	330c      	adds	r3, #12
 80051e2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051e6:	e853 3f00 	ldrex	r3, [r3]
 80051ea:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80051ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051ee:	f023 0310 	bic.w	r3, r3, #16
 80051f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	330c      	adds	r3, #12
 80051fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005200:	65ba      	str	r2, [r7, #88]	; 0x58
 8005202:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005204:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005206:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005208:	e841 2300 	strex	r3, r2, [r1]
 800520c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800520e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005210:	2b00      	cmp	r3, #0
 8005212:	d1e3      	bne.n	80051dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005218:	4618      	mov	r0, r3
 800521a:	f7fc fef4 	bl	8002006 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005226:	b29b      	uxth	r3, r3
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	b29b      	uxth	r3, r3
 800522c:	4619      	mov	r1, r3
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f000 f8c0 	bl	80053b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005234:	e099      	b.n	800536a <HAL_UART_IRQHandler+0x50e>
 8005236:	bf00      	nop
 8005238:	0800556f 	.word	0x0800556f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005244:	b29b      	uxth	r3, r3
 8005246:	1ad3      	subs	r3, r2, r3
 8005248:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005250:	b29b      	uxth	r3, r3
 8005252:	2b00      	cmp	r3, #0
 8005254:	f000 808b 	beq.w	800536e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005258:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800525c:	2b00      	cmp	r3, #0
 800525e:	f000 8086 	beq.w	800536e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	330c      	adds	r3, #12
 8005268:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800526a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800526c:	e853 3f00 	ldrex	r3, [r3]
 8005270:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005274:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005278:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	330c      	adds	r3, #12
 8005282:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005286:	647a      	str	r2, [r7, #68]	; 0x44
 8005288:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800528a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800528c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800528e:	e841 2300 	strex	r3, r2, [r1]
 8005292:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005294:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005296:	2b00      	cmp	r3, #0
 8005298:	d1e3      	bne.n	8005262 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	3314      	adds	r3, #20
 80052a0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a4:	e853 3f00 	ldrex	r3, [r3]
 80052a8:	623b      	str	r3, [r7, #32]
   return(result);
 80052aa:	6a3b      	ldr	r3, [r7, #32]
 80052ac:	f023 0301 	bic.w	r3, r3, #1
 80052b0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	3314      	adds	r3, #20
 80052ba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80052be:	633a      	str	r2, [r7, #48]	; 0x30
 80052c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80052c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052c6:	e841 2300 	strex	r3, r2, [r1]
 80052ca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80052cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d1e3      	bne.n	800529a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2220      	movs	r2, #32
 80052d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	330c      	adds	r3, #12
 80052e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	e853 3f00 	ldrex	r3, [r3]
 80052ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f023 0310 	bic.w	r3, r3, #16
 80052f6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	330c      	adds	r3, #12
 8005300:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005304:	61fa      	str	r2, [r7, #28]
 8005306:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005308:	69b9      	ldr	r1, [r7, #24]
 800530a:	69fa      	ldr	r2, [r7, #28]
 800530c:	e841 2300 	strex	r3, r2, [r1]
 8005310:	617b      	str	r3, [r7, #20]
   return(result);
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d1e3      	bne.n	80052e0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005318:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800531c:	4619      	mov	r1, r3
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f000 f848 	bl	80053b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005324:	e023      	b.n	800536e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005326:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800532a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800532e:	2b00      	cmp	r3, #0
 8005330:	d009      	beq.n	8005346 <HAL_UART_IRQHandler+0x4ea>
 8005332:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005336:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800533a:	2b00      	cmp	r3, #0
 800533c:	d003      	beq.n	8005346 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 f929 	bl	8005596 <UART_Transmit_IT>
    return;
 8005344:	e014      	b.n	8005370 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800534a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800534e:	2b00      	cmp	r3, #0
 8005350:	d00e      	beq.n	8005370 <HAL_UART_IRQHandler+0x514>
 8005352:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005356:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800535a:	2b00      	cmp	r3, #0
 800535c:	d008      	beq.n	8005370 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 f969 	bl	8005636 <UART_EndTransmit_IT>
    return;
 8005364:	e004      	b.n	8005370 <HAL_UART_IRQHandler+0x514>
    return;
 8005366:	bf00      	nop
 8005368:	e002      	b.n	8005370 <HAL_UART_IRQHandler+0x514>
      return;
 800536a:	bf00      	nop
 800536c:	e000      	b.n	8005370 <HAL_UART_IRQHandler+0x514>
      return;
 800536e:	bf00      	nop
  }
}
 8005370:	37e8      	adds	r7, #232	; 0xe8
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
 8005376:	bf00      	nop

08005378 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005378:	b480      	push	{r7}
 800537a:	b083      	sub	sp, #12
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005380:	bf00      	nop
 8005382:	370c      	adds	r7, #12
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr

0800538c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800538c:	b480      	push	{r7}
 800538e:	b083      	sub	sp, #12
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005394:	bf00      	nop
 8005396:	370c      	adds	r7, #12
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80053a8:	bf00      	nop
 80053aa:	370c      	adds	r7, #12
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr

080053b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b083      	sub	sp, #12
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	460b      	mov	r3, r1
 80053be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80053c0:	bf00      	nop
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b090      	sub	sp, #64	; 0x40
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	60b9      	str	r1, [r7, #8]
 80053d6:	603b      	str	r3, [r7, #0]
 80053d8:	4613      	mov	r3, r2
 80053da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053dc:	e050      	b.n	8005480 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e4:	d04c      	beq.n	8005480 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80053e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d007      	beq.n	80053fc <UART_WaitOnFlagUntilTimeout+0x30>
 80053ec:	f7fc f946 	bl	800167c <HAL_GetTick>
 80053f0:	4602      	mov	r2, r0
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	1ad3      	subs	r3, r2, r3
 80053f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d241      	bcs.n	8005480 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	330c      	adds	r3, #12
 8005402:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005406:	e853 3f00 	ldrex	r3, [r3]
 800540a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800540c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800540e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005412:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	330c      	adds	r3, #12
 800541a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800541c:	637a      	str	r2, [r7, #52]	; 0x34
 800541e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005420:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005422:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005424:	e841 2300 	strex	r3, r2, [r1]
 8005428:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800542a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800542c:	2b00      	cmp	r3, #0
 800542e:	d1e5      	bne.n	80053fc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	3314      	adds	r3, #20
 8005436:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	e853 3f00 	ldrex	r3, [r3]
 800543e:	613b      	str	r3, [r7, #16]
   return(result);
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	f023 0301 	bic.w	r3, r3, #1
 8005446:	63bb      	str	r3, [r7, #56]	; 0x38
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	3314      	adds	r3, #20
 800544e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005450:	623a      	str	r2, [r7, #32]
 8005452:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005454:	69f9      	ldr	r1, [r7, #28]
 8005456:	6a3a      	ldr	r2, [r7, #32]
 8005458:	e841 2300 	strex	r3, r2, [r1]
 800545c:	61bb      	str	r3, [r7, #24]
   return(result);
 800545e:	69bb      	ldr	r3, [r7, #24]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d1e5      	bne.n	8005430 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2220      	movs	r2, #32
 8005468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2220      	movs	r2, #32
 8005470:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2200      	movs	r2, #0
 8005478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800547c:	2303      	movs	r3, #3
 800547e:	e00f      	b.n	80054a0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	4013      	ands	r3, r2
 800548a:	68ba      	ldr	r2, [r7, #8]
 800548c:	429a      	cmp	r2, r3
 800548e:	bf0c      	ite	eq
 8005490:	2301      	moveq	r3, #1
 8005492:	2300      	movne	r3, #0
 8005494:	b2db      	uxtb	r3, r3
 8005496:	461a      	mov	r2, r3
 8005498:	79fb      	ldrb	r3, [r7, #7]
 800549a:	429a      	cmp	r2, r3
 800549c:	d09f      	beq.n	80053de <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800549e:	2300      	movs	r3, #0
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	3740      	adds	r7, #64	; 0x40
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bd80      	pop	{r7, pc}

080054a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b095      	sub	sp, #84	; 0x54
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	330c      	adds	r3, #12
 80054b6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054ba:	e853 3f00 	ldrex	r3, [r3]
 80054be:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80054c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054c2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80054c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	330c      	adds	r3, #12
 80054ce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80054d0:	643a      	str	r2, [r7, #64]	; 0x40
 80054d2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80054d6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80054d8:	e841 2300 	strex	r3, r2, [r1]
 80054dc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80054de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d1e5      	bne.n	80054b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	3314      	adds	r3, #20
 80054ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ec:	6a3b      	ldr	r3, [r7, #32]
 80054ee:	e853 3f00 	ldrex	r3, [r3]
 80054f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80054f4:	69fb      	ldr	r3, [r7, #28]
 80054f6:	f023 0301 	bic.w	r3, r3, #1
 80054fa:	64bb      	str	r3, [r7, #72]	; 0x48
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	3314      	adds	r3, #20
 8005502:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005504:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005506:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005508:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800550a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800550c:	e841 2300 	strex	r3, r2, [r1]
 8005510:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005514:	2b00      	cmp	r3, #0
 8005516:	d1e5      	bne.n	80054e4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800551c:	2b01      	cmp	r3, #1
 800551e:	d119      	bne.n	8005554 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	330c      	adds	r3, #12
 8005526:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	e853 3f00 	ldrex	r3, [r3]
 800552e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	f023 0310 	bic.w	r3, r3, #16
 8005536:	647b      	str	r3, [r7, #68]	; 0x44
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	330c      	adds	r3, #12
 800553e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005540:	61ba      	str	r2, [r7, #24]
 8005542:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005544:	6979      	ldr	r1, [r7, #20]
 8005546:	69ba      	ldr	r2, [r7, #24]
 8005548:	e841 2300 	strex	r3, r2, [r1]
 800554c:	613b      	str	r3, [r7, #16]
   return(result);
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d1e5      	bne.n	8005520 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2220      	movs	r2, #32
 8005558:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2200      	movs	r2, #0
 8005560:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005562:	bf00      	nop
 8005564:	3754      	adds	r7, #84	; 0x54
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr

0800556e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800556e:	b580      	push	{r7, lr}
 8005570:	b084      	sub	sp, #16
 8005572:	af00      	add	r7, sp, #0
 8005574:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800557a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005588:	68f8      	ldr	r0, [r7, #12]
 800558a:	f7ff ff09 	bl	80053a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800558e:	bf00      	nop
 8005590:	3710      	adds	r7, #16
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}

08005596 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005596:	b480      	push	{r7}
 8005598:	b085      	sub	sp, #20
 800559a:	af00      	add	r7, sp, #0
 800559c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	2b21      	cmp	r3, #33	; 0x21
 80055a8:	d13e      	bne.n	8005628 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055b2:	d114      	bne.n	80055de <UART_Transmit_IT+0x48>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d110      	bne.n	80055de <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6a1b      	ldr	r3, [r3, #32]
 80055c0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	881b      	ldrh	r3, [r3, #0]
 80055c6:	461a      	mov	r2, r3
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80055d0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6a1b      	ldr	r3, [r3, #32]
 80055d6:	1c9a      	adds	r2, r3, #2
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	621a      	str	r2, [r3, #32]
 80055dc:	e008      	b.n	80055f0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a1b      	ldr	r3, [r3, #32]
 80055e2:	1c59      	adds	r1, r3, #1
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	6211      	str	r1, [r2, #32]
 80055e8:	781a      	ldrb	r2, [r3, #0]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	3b01      	subs	r3, #1
 80055f8:	b29b      	uxth	r3, r3
 80055fa:	687a      	ldr	r2, [r7, #4]
 80055fc:	4619      	mov	r1, r3
 80055fe:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005600:	2b00      	cmp	r3, #0
 8005602:	d10f      	bne.n	8005624 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68da      	ldr	r2, [r3, #12]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005612:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	68da      	ldr	r2, [r3, #12]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005622:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005624:	2300      	movs	r3, #0
 8005626:	e000      	b.n	800562a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005628:	2302      	movs	r3, #2
  }
}
 800562a:	4618      	mov	r0, r3
 800562c:	3714      	adds	r7, #20
 800562e:	46bd      	mov	sp, r7
 8005630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005634:	4770      	bx	lr

08005636 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005636:	b580      	push	{r7, lr}
 8005638:	b082      	sub	sp, #8
 800563a:	af00      	add	r7, sp, #0
 800563c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	68da      	ldr	r2, [r3, #12]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800564c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2220      	movs	r2, #32
 8005652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f7ff fe8e 	bl	8005378 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800565c:	2300      	movs	r3, #0
}
 800565e:	4618      	mov	r0, r3
 8005660:	3708      	adds	r7, #8
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}

08005666 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005666:	b580      	push	{r7, lr}
 8005668:	b08c      	sub	sp, #48	; 0x30
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005674:	b2db      	uxtb	r3, r3
 8005676:	2b22      	cmp	r3, #34	; 0x22
 8005678:	f040 80ab 	bne.w	80057d2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005684:	d117      	bne.n	80056b6 <UART_Receive_IT+0x50>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	691b      	ldr	r3, [r3, #16]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d113      	bne.n	80056b6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800568e:	2300      	movs	r3, #0
 8005690:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005696:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	b29b      	uxth	r3, r3
 80056a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056a4:	b29a      	uxth	r2, r3
 80056a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056a8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ae:	1c9a      	adds	r2, r3, #2
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	629a      	str	r2, [r3, #40]	; 0x28
 80056b4:	e026      	b.n	8005704 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ba:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80056bc:	2300      	movs	r3, #0
 80056be:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056c8:	d007      	beq.n	80056da <UART_Receive_IT+0x74>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d10a      	bne.n	80056e8 <UART_Receive_IT+0x82>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	691b      	ldr	r3, [r3, #16]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d106      	bne.n	80056e8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	b2da      	uxtb	r2, r3
 80056e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056e4:	701a      	strb	r2, [r3, #0]
 80056e6:	e008      	b.n	80056fa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80056f4:	b2da      	uxtb	r2, r3
 80056f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056f8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056fe:	1c5a      	adds	r2, r3, #1
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005708:	b29b      	uxth	r3, r3
 800570a:	3b01      	subs	r3, #1
 800570c:	b29b      	uxth	r3, r3
 800570e:	687a      	ldr	r2, [r7, #4]
 8005710:	4619      	mov	r1, r3
 8005712:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005714:	2b00      	cmp	r3, #0
 8005716:	d15a      	bne.n	80057ce <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	68da      	ldr	r2, [r3, #12]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f022 0220 	bic.w	r2, r2, #32
 8005726:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	68da      	ldr	r2, [r3, #12]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005736:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	695a      	ldr	r2, [r3, #20]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f022 0201 	bic.w	r2, r2, #1
 8005746:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2220      	movs	r2, #32
 800574c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005754:	2b01      	cmp	r3, #1
 8005756:	d135      	bne.n	80057c4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	330c      	adds	r3, #12
 8005764:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	e853 3f00 	ldrex	r3, [r3]
 800576c:	613b      	str	r3, [r7, #16]
   return(result);
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	f023 0310 	bic.w	r3, r3, #16
 8005774:	627b      	str	r3, [r7, #36]	; 0x24
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	330c      	adds	r3, #12
 800577c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800577e:	623a      	str	r2, [r7, #32]
 8005780:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005782:	69f9      	ldr	r1, [r7, #28]
 8005784:	6a3a      	ldr	r2, [r7, #32]
 8005786:	e841 2300 	strex	r3, r2, [r1]
 800578a:	61bb      	str	r3, [r7, #24]
   return(result);
 800578c:	69bb      	ldr	r3, [r7, #24]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d1e5      	bne.n	800575e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 0310 	and.w	r3, r3, #16
 800579c:	2b10      	cmp	r3, #16
 800579e:	d10a      	bne.n	80057b6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80057a0:	2300      	movs	r3, #0
 80057a2:	60fb      	str	r3, [r7, #12]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	60fb      	str	r3, [r7, #12]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	60fb      	str	r3, [r7, #12]
 80057b4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80057ba:	4619      	mov	r1, r3
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f7ff fdf9 	bl	80053b4 <HAL_UARTEx_RxEventCallback>
 80057c2:	e002      	b.n	80057ca <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f7ff fde1 	bl	800538c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80057ca:	2300      	movs	r3, #0
 80057cc:	e002      	b.n	80057d4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80057ce:	2300      	movs	r3, #0
 80057d0:	e000      	b.n	80057d4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80057d2:	2302      	movs	r3, #2
  }
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	3730      	adds	r7, #48	; 0x30
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}

080057dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057e0:	b0c0      	sub	sp, #256	; 0x100
 80057e2:	af00      	add	r7, sp, #0
 80057e4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	691b      	ldr	r3, [r3, #16]
 80057f0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80057f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057f8:	68d9      	ldr	r1, [r3, #12]
 80057fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	ea40 0301 	orr.w	r3, r0, r1
 8005804:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800580a:	689a      	ldr	r2, [r3, #8]
 800580c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005810:	691b      	ldr	r3, [r3, #16]
 8005812:	431a      	orrs	r2, r3
 8005814:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005818:	695b      	ldr	r3, [r3, #20]
 800581a:	431a      	orrs	r2, r3
 800581c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005820:	69db      	ldr	r3, [r3, #28]
 8005822:	4313      	orrs	r3, r2
 8005824:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005834:	f021 010c 	bic.w	r1, r1, #12
 8005838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005842:	430b      	orrs	r3, r1
 8005844:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	695b      	ldr	r3, [r3, #20]
 800584e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005856:	6999      	ldr	r1, [r3, #24]
 8005858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	ea40 0301 	orr.w	r3, r0, r1
 8005862:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005868:	681a      	ldr	r2, [r3, #0]
 800586a:	4b8f      	ldr	r3, [pc, #572]	; (8005aa8 <UART_SetConfig+0x2cc>)
 800586c:	429a      	cmp	r2, r3
 800586e:	d005      	beq.n	800587c <UART_SetConfig+0xa0>
 8005870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	4b8d      	ldr	r3, [pc, #564]	; (8005aac <UART_SetConfig+0x2d0>)
 8005878:	429a      	cmp	r2, r3
 800587a:	d104      	bne.n	8005886 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800587c:	f7fe f8ba 	bl	80039f4 <HAL_RCC_GetPCLK2Freq>
 8005880:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005884:	e003      	b.n	800588e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005886:	f7fe f8a1 	bl	80039cc <HAL_RCC_GetPCLK1Freq>
 800588a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800588e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005892:	69db      	ldr	r3, [r3, #28]
 8005894:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005898:	f040 810c 	bne.w	8005ab4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800589c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80058a0:	2200      	movs	r2, #0
 80058a2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80058a6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80058aa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80058ae:	4622      	mov	r2, r4
 80058b0:	462b      	mov	r3, r5
 80058b2:	1891      	adds	r1, r2, r2
 80058b4:	65b9      	str	r1, [r7, #88]	; 0x58
 80058b6:	415b      	adcs	r3, r3
 80058b8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80058ba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80058be:	4621      	mov	r1, r4
 80058c0:	eb12 0801 	adds.w	r8, r2, r1
 80058c4:	4629      	mov	r1, r5
 80058c6:	eb43 0901 	adc.w	r9, r3, r1
 80058ca:	f04f 0200 	mov.w	r2, #0
 80058ce:	f04f 0300 	mov.w	r3, #0
 80058d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80058d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80058da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80058de:	4690      	mov	r8, r2
 80058e0:	4699      	mov	r9, r3
 80058e2:	4623      	mov	r3, r4
 80058e4:	eb18 0303 	adds.w	r3, r8, r3
 80058e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80058ec:	462b      	mov	r3, r5
 80058ee:	eb49 0303 	adc.w	r3, r9, r3
 80058f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80058f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005902:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005906:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800590a:	460b      	mov	r3, r1
 800590c:	18db      	adds	r3, r3, r3
 800590e:	653b      	str	r3, [r7, #80]	; 0x50
 8005910:	4613      	mov	r3, r2
 8005912:	eb42 0303 	adc.w	r3, r2, r3
 8005916:	657b      	str	r3, [r7, #84]	; 0x54
 8005918:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800591c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005920:	f7fa fcbe 	bl	80002a0 <__aeabi_uldivmod>
 8005924:	4602      	mov	r2, r0
 8005926:	460b      	mov	r3, r1
 8005928:	4b61      	ldr	r3, [pc, #388]	; (8005ab0 <UART_SetConfig+0x2d4>)
 800592a:	fba3 2302 	umull	r2, r3, r3, r2
 800592e:	095b      	lsrs	r3, r3, #5
 8005930:	011c      	lsls	r4, r3, #4
 8005932:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005936:	2200      	movs	r2, #0
 8005938:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800593c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005940:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005944:	4642      	mov	r2, r8
 8005946:	464b      	mov	r3, r9
 8005948:	1891      	adds	r1, r2, r2
 800594a:	64b9      	str	r1, [r7, #72]	; 0x48
 800594c:	415b      	adcs	r3, r3
 800594e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005950:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005954:	4641      	mov	r1, r8
 8005956:	eb12 0a01 	adds.w	sl, r2, r1
 800595a:	4649      	mov	r1, r9
 800595c:	eb43 0b01 	adc.w	fp, r3, r1
 8005960:	f04f 0200 	mov.w	r2, #0
 8005964:	f04f 0300 	mov.w	r3, #0
 8005968:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800596c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005970:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005974:	4692      	mov	sl, r2
 8005976:	469b      	mov	fp, r3
 8005978:	4643      	mov	r3, r8
 800597a:	eb1a 0303 	adds.w	r3, sl, r3
 800597e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005982:	464b      	mov	r3, r9
 8005984:	eb4b 0303 	adc.w	r3, fp, r3
 8005988:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800598c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005998:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800599c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80059a0:	460b      	mov	r3, r1
 80059a2:	18db      	adds	r3, r3, r3
 80059a4:	643b      	str	r3, [r7, #64]	; 0x40
 80059a6:	4613      	mov	r3, r2
 80059a8:	eb42 0303 	adc.w	r3, r2, r3
 80059ac:	647b      	str	r3, [r7, #68]	; 0x44
 80059ae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80059b2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80059b6:	f7fa fc73 	bl	80002a0 <__aeabi_uldivmod>
 80059ba:	4602      	mov	r2, r0
 80059bc:	460b      	mov	r3, r1
 80059be:	4611      	mov	r1, r2
 80059c0:	4b3b      	ldr	r3, [pc, #236]	; (8005ab0 <UART_SetConfig+0x2d4>)
 80059c2:	fba3 2301 	umull	r2, r3, r3, r1
 80059c6:	095b      	lsrs	r3, r3, #5
 80059c8:	2264      	movs	r2, #100	; 0x64
 80059ca:	fb02 f303 	mul.w	r3, r2, r3
 80059ce:	1acb      	subs	r3, r1, r3
 80059d0:	00db      	lsls	r3, r3, #3
 80059d2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80059d6:	4b36      	ldr	r3, [pc, #216]	; (8005ab0 <UART_SetConfig+0x2d4>)
 80059d8:	fba3 2302 	umull	r2, r3, r3, r2
 80059dc:	095b      	lsrs	r3, r3, #5
 80059de:	005b      	lsls	r3, r3, #1
 80059e0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80059e4:	441c      	add	r4, r3
 80059e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80059ea:	2200      	movs	r2, #0
 80059ec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80059f0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80059f4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80059f8:	4642      	mov	r2, r8
 80059fa:	464b      	mov	r3, r9
 80059fc:	1891      	adds	r1, r2, r2
 80059fe:	63b9      	str	r1, [r7, #56]	; 0x38
 8005a00:	415b      	adcs	r3, r3
 8005a02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005a08:	4641      	mov	r1, r8
 8005a0a:	1851      	adds	r1, r2, r1
 8005a0c:	6339      	str	r1, [r7, #48]	; 0x30
 8005a0e:	4649      	mov	r1, r9
 8005a10:	414b      	adcs	r3, r1
 8005a12:	637b      	str	r3, [r7, #52]	; 0x34
 8005a14:	f04f 0200 	mov.w	r2, #0
 8005a18:	f04f 0300 	mov.w	r3, #0
 8005a1c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005a20:	4659      	mov	r1, fp
 8005a22:	00cb      	lsls	r3, r1, #3
 8005a24:	4651      	mov	r1, sl
 8005a26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a2a:	4651      	mov	r1, sl
 8005a2c:	00ca      	lsls	r2, r1, #3
 8005a2e:	4610      	mov	r0, r2
 8005a30:	4619      	mov	r1, r3
 8005a32:	4603      	mov	r3, r0
 8005a34:	4642      	mov	r2, r8
 8005a36:	189b      	adds	r3, r3, r2
 8005a38:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005a3c:	464b      	mov	r3, r9
 8005a3e:	460a      	mov	r2, r1
 8005a40:	eb42 0303 	adc.w	r3, r2, r3
 8005a44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005a54:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005a58:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	18db      	adds	r3, r3, r3
 8005a60:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a62:	4613      	mov	r3, r2
 8005a64:	eb42 0303 	adc.w	r3, r2, r3
 8005a68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005a6e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005a72:	f7fa fc15 	bl	80002a0 <__aeabi_uldivmod>
 8005a76:	4602      	mov	r2, r0
 8005a78:	460b      	mov	r3, r1
 8005a7a:	4b0d      	ldr	r3, [pc, #52]	; (8005ab0 <UART_SetConfig+0x2d4>)
 8005a7c:	fba3 1302 	umull	r1, r3, r3, r2
 8005a80:	095b      	lsrs	r3, r3, #5
 8005a82:	2164      	movs	r1, #100	; 0x64
 8005a84:	fb01 f303 	mul.w	r3, r1, r3
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	00db      	lsls	r3, r3, #3
 8005a8c:	3332      	adds	r3, #50	; 0x32
 8005a8e:	4a08      	ldr	r2, [pc, #32]	; (8005ab0 <UART_SetConfig+0x2d4>)
 8005a90:	fba2 2303 	umull	r2, r3, r2, r3
 8005a94:	095b      	lsrs	r3, r3, #5
 8005a96:	f003 0207 	and.w	r2, r3, #7
 8005a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4422      	add	r2, r4
 8005aa2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005aa4:	e105      	b.n	8005cb2 <UART_SetConfig+0x4d6>
 8005aa6:	bf00      	nop
 8005aa8:	40011000 	.word	0x40011000
 8005aac:	40011400 	.word	0x40011400
 8005ab0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ab4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005abe:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005ac2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005ac6:	4642      	mov	r2, r8
 8005ac8:	464b      	mov	r3, r9
 8005aca:	1891      	adds	r1, r2, r2
 8005acc:	6239      	str	r1, [r7, #32]
 8005ace:	415b      	adcs	r3, r3
 8005ad0:	627b      	str	r3, [r7, #36]	; 0x24
 8005ad2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005ad6:	4641      	mov	r1, r8
 8005ad8:	1854      	adds	r4, r2, r1
 8005ada:	4649      	mov	r1, r9
 8005adc:	eb43 0501 	adc.w	r5, r3, r1
 8005ae0:	f04f 0200 	mov.w	r2, #0
 8005ae4:	f04f 0300 	mov.w	r3, #0
 8005ae8:	00eb      	lsls	r3, r5, #3
 8005aea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005aee:	00e2      	lsls	r2, r4, #3
 8005af0:	4614      	mov	r4, r2
 8005af2:	461d      	mov	r5, r3
 8005af4:	4643      	mov	r3, r8
 8005af6:	18e3      	adds	r3, r4, r3
 8005af8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005afc:	464b      	mov	r3, r9
 8005afe:	eb45 0303 	adc.w	r3, r5, r3
 8005b02:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005b06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005b12:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005b16:	f04f 0200 	mov.w	r2, #0
 8005b1a:	f04f 0300 	mov.w	r3, #0
 8005b1e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005b22:	4629      	mov	r1, r5
 8005b24:	008b      	lsls	r3, r1, #2
 8005b26:	4621      	mov	r1, r4
 8005b28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b2c:	4621      	mov	r1, r4
 8005b2e:	008a      	lsls	r2, r1, #2
 8005b30:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005b34:	f7fa fbb4 	bl	80002a0 <__aeabi_uldivmod>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	460b      	mov	r3, r1
 8005b3c:	4b60      	ldr	r3, [pc, #384]	; (8005cc0 <UART_SetConfig+0x4e4>)
 8005b3e:	fba3 2302 	umull	r2, r3, r3, r2
 8005b42:	095b      	lsrs	r3, r3, #5
 8005b44:	011c      	lsls	r4, r3, #4
 8005b46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005b50:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005b54:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005b58:	4642      	mov	r2, r8
 8005b5a:	464b      	mov	r3, r9
 8005b5c:	1891      	adds	r1, r2, r2
 8005b5e:	61b9      	str	r1, [r7, #24]
 8005b60:	415b      	adcs	r3, r3
 8005b62:	61fb      	str	r3, [r7, #28]
 8005b64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b68:	4641      	mov	r1, r8
 8005b6a:	1851      	adds	r1, r2, r1
 8005b6c:	6139      	str	r1, [r7, #16]
 8005b6e:	4649      	mov	r1, r9
 8005b70:	414b      	adcs	r3, r1
 8005b72:	617b      	str	r3, [r7, #20]
 8005b74:	f04f 0200 	mov.w	r2, #0
 8005b78:	f04f 0300 	mov.w	r3, #0
 8005b7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005b80:	4659      	mov	r1, fp
 8005b82:	00cb      	lsls	r3, r1, #3
 8005b84:	4651      	mov	r1, sl
 8005b86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b8a:	4651      	mov	r1, sl
 8005b8c:	00ca      	lsls	r2, r1, #3
 8005b8e:	4610      	mov	r0, r2
 8005b90:	4619      	mov	r1, r3
 8005b92:	4603      	mov	r3, r0
 8005b94:	4642      	mov	r2, r8
 8005b96:	189b      	adds	r3, r3, r2
 8005b98:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005b9c:	464b      	mov	r3, r9
 8005b9e:	460a      	mov	r2, r1
 8005ba0:	eb42 0303 	adc.w	r3, r2, r3
 8005ba4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	67bb      	str	r3, [r7, #120]	; 0x78
 8005bb2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005bb4:	f04f 0200 	mov.w	r2, #0
 8005bb8:	f04f 0300 	mov.w	r3, #0
 8005bbc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005bc0:	4649      	mov	r1, r9
 8005bc2:	008b      	lsls	r3, r1, #2
 8005bc4:	4641      	mov	r1, r8
 8005bc6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005bca:	4641      	mov	r1, r8
 8005bcc:	008a      	lsls	r2, r1, #2
 8005bce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005bd2:	f7fa fb65 	bl	80002a0 <__aeabi_uldivmod>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	460b      	mov	r3, r1
 8005bda:	4b39      	ldr	r3, [pc, #228]	; (8005cc0 <UART_SetConfig+0x4e4>)
 8005bdc:	fba3 1302 	umull	r1, r3, r3, r2
 8005be0:	095b      	lsrs	r3, r3, #5
 8005be2:	2164      	movs	r1, #100	; 0x64
 8005be4:	fb01 f303 	mul.w	r3, r1, r3
 8005be8:	1ad3      	subs	r3, r2, r3
 8005bea:	011b      	lsls	r3, r3, #4
 8005bec:	3332      	adds	r3, #50	; 0x32
 8005bee:	4a34      	ldr	r2, [pc, #208]	; (8005cc0 <UART_SetConfig+0x4e4>)
 8005bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8005bf4:	095b      	lsrs	r3, r3, #5
 8005bf6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005bfa:	441c      	add	r4, r3
 8005bfc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c00:	2200      	movs	r2, #0
 8005c02:	673b      	str	r3, [r7, #112]	; 0x70
 8005c04:	677a      	str	r2, [r7, #116]	; 0x74
 8005c06:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005c0a:	4642      	mov	r2, r8
 8005c0c:	464b      	mov	r3, r9
 8005c0e:	1891      	adds	r1, r2, r2
 8005c10:	60b9      	str	r1, [r7, #8]
 8005c12:	415b      	adcs	r3, r3
 8005c14:	60fb      	str	r3, [r7, #12]
 8005c16:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c1a:	4641      	mov	r1, r8
 8005c1c:	1851      	adds	r1, r2, r1
 8005c1e:	6039      	str	r1, [r7, #0]
 8005c20:	4649      	mov	r1, r9
 8005c22:	414b      	adcs	r3, r1
 8005c24:	607b      	str	r3, [r7, #4]
 8005c26:	f04f 0200 	mov.w	r2, #0
 8005c2a:	f04f 0300 	mov.w	r3, #0
 8005c2e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005c32:	4659      	mov	r1, fp
 8005c34:	00cb      	lsls	r3, r1, #3
 8005c36:	4651      	mov	r1, sl
 8005c38:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c3c:	4651      	mov	r1, sl
 8005c3e:	00ca      	lsls	r2, r1, #3
 8005c40:	4610      	mov	r0, r2
 8005c42:	4619      	mov	r1, r3
 8005c44:	4603      	mov	r3, r0
 8005c46:	4642      	mov	r2, r8
 8005c48:	189b      	adds	r3, r3, r2
 8005c4a:	66bb      	str	r3, [r7, #104]	; 0x68
 8005c4c:	464b      	mov	r3, r9
 8005c4e:	460a      	mov	r2, r1
 8005c50:	eb42 0303 	adc.w	r3, r2, r3
 8005c54:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005c56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	663b      	str	r3, [r7, #96]	; 0x60
 8005c60:	667a      	str	r2, [r7, #100]	; 0x64
 8005c62:	f04f 0200 	mov.w	r2, #0
 8005c66:	f04f 0300 	mov.w	r3, #0
 8005c6a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005c6e:	4649      	mov	r1, r9
 8005c70:	008b      	lsls	r3, r1, #2
 8005c72:	4641      	mov	r1, r8
 8005c74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c78:	4641      	mov	r1, r8
 8005c7a:	008a      	lsls	r2, r1, #2
 8005c7c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005c80:	f7fa fb0e 	bl	80002a0 <__aeabi_uldivmod>
 8005c84:	4602      	mov	r2, r0
 8005c86:	460b      	mov	r3, r1
 8005c88:	4b0d      	ldr	r3, [pc, #52]	; (8005cc0 <UART_SetConfig+0x4e4>)
 8005c8a:	fba3 1302 	umull	r1, r3, r3, r2
 8005c8e:	095b      	lsrs	r3, r3, #5
 8005c90:	2164      	movs	r1, #100	; 0x64
 8005c92:	fb01 f303 	mul.w	r3, r1, r3
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	011b      	lsls	r3, r3, #4
 8005c9a:	3332      	adds	r3, #50	; 0x32
 8005c9c:	4a08      	ldr	r2, [pc, #32]	; (8005cc0 <UART_SetConfig+0x4e4>)
 8005c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8005ca2:	095b      	lsrs	r3, r3, #5
 8005ca4:	f003 020f 	and.w	r2, r3, #15
 8005ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4422      	add	r2, r4
 8005cb0:	609a      	str	r2, [r3, #8]
}
 8005cb2:	bf00      	nop
 8005cb4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005cbe:	bf00      	nop
 8005cc0:	51eb851f 	.word	0x51eb851f

08005cc4 <__errno>:
 8005cc4:	4b01      	ldr	r3, [pc, #4]	; (8005ccc <__errno+0x8>)
 8005cc6:	6818      	ldr	r0, [r3, #0]
 8005cc8:	4770      	bx	lr
 8005cca:	bf00      	nop
 8005ccc:	20000014 	.word	0x20000014

08005cd0 <__libc_init_array>:
 8005cd0:	b570      	push	{r4, r5, r6, lr}
 8005cd2:	4d0d      	ldr	r5, [pc, #52]	; (8005d08 <__libc_init_array+0x38>)
 8005cd4:	4c0d      	ldr	r4, [pc, #52]	; (8005d0c <__libc_init_array+0x3c>)
 8005cd6:	1b64      	subs	r4, r4, r5
 8005cd8:	10a4      	asrs	r4, r4, #2
 8005cda:	2600      	movs	r6, #0
 8005cdc:	42a6      	cmp	r6, r4
 8005cde:	d109      	bne.n	8005cf4 <__libc_init_array+0x24>
 8005ce0:	4d0b      	ldr	r5, [pc, #44]	; (8005d10 <__libc_init_array+0x40>)
 8005ce2:	4c0c      	ldr	r4, [pc, #48]	; (8005d14 <__libc_init_array+0x44>)
 8005ce4:	f001 fa34 	bl	8007150 <_init>
 8005ce8:	1b64      	subs	r4, r4, r5
 8005cea:	10a4      	asrs	r4, r4, #2
 8005cec:	2600      	movs	r6, #0
 8005cee:	42a6      	cmp	r6, r4
 8005cf0:	d105      	bne.n	8005cfe <__libc_init_array+0x2e>
 8005cf2:	bd70      	pop	{r4, r5, r6, pc}
 8005cf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cf8:	4798      	blx	r3
 8005cfa:	3601      	adds	r6, #1
 8005cfc:	e7ee      	b.n	8005cdc <__libc_init_array+0xc>
 8005cfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d02:	4798      	blx	r3
 8005d04:	3601      	adds	r6, #1
 8005d06:	e7f2      	b.n	8005cee <__libc_init_array+0x1e>
 8005d08:	08007360 	.word	0x08007360
 8005d0c:	08007360 	.word	0x08007360
 8005d10:	08007360 	.word	0x08007360
 8005d14:	08007364 	.word	0x08007364

08005d18 <memset>:
 8005d18:	4402      	add	r2, r0
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d100      	bne.n	8005d22 <memset+0xa>
 8005d20:	4770      	bx	lr
 8005d22:	f803 1b01 	strb.w	r1, [r3], #1
 8005d26:	e7f9      	b.n	8005d1c <memset+0x4>

08005d28 <iprintf>:
 8005d28:	b40f      	push	{r0, r1, r2, r3}
 8005d2a:	4b0a      	ldr	r3, [pc, #40]	; (8005d54 <iprintf+0x2c>)
 8005d2c:	b513      	push	{r0, r1, r4, lr}
 8005d2e:	681c      	ldr	r4, [r3, #0]
 8005d30:	b124      	cbz	r4, 8005d3c <iprintf+0x14>
 8005d32:	69a3      	ldr	r3, [r4, #24]
 8005d34:	b913      	cbnz	r3, 8005d3c <iprintf+0x14>
 8005d36:	4620      	mov	r0, r4
 8005d38:	f000 fab2 	bl	80062a0 <__sinit>
 8005d3c:	ab05      	add	r3, sp, #20
 8005d3e:	9a04      	ldr	r2, [sp, #16]
 8005d40:	68a1      	ldr	r1, [r4, #8]
 8005d42:	9301      	str	r3, [sp, #4]
 8005d44:	4620      	mov	r0, r4
 8005d46:	f000 fe17 	bl	8006978 <_vfiprintf_r>
 8005d4a:	b002      	add	sp, #8
 8005d4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d50:	b004      	add	sp, #16
 8005d52:	4770      	bx	lr
 8005d54:	20000014 	.word	0x20000014

08005d58 <_puts_r>:
 8005d58:	b570      	push	{r4, r5, r6, lr}
 8005d5a:	460e      	mov	r6, r1
 8005d5c:	4605      	mov	r5, r0
 8005d5e:	b118      	cbz	r0, 8005d68 <_puts_r+0x10>
 8005d60:	6983      	ldr	r3, [r0, #24]
 8005d62:	b90b      	cbnz	r3, 8005d68 <_puts_r+0x10>
 8005d64:	f000 fa9c 	bl	80062a0 <__sinit>
 8005d68:	69ab      	ldr	r3, [r5, #24]
 8005d6a:	68ac      	ldr	r4, [r5, #8]
 8005d6c:	b913      	cbnz	r3, 8005d74 <_puts_r+0x1c>
 8005d6e:	4628      	mov	r0, r5
 8005d70:	f000 fa96 	bl	80062a0 <__sinit>
 8005d74:	4b2c      	ldr	r3, [pc, #176]	; (8005e28 <_puts_r+0xd0>)
 8005d76:	429c      	cmp	r4, r3
 8005d78:	d120      	bne.n	8005dbc <_puts_r+0x64>
 8005d7a:	686c      	ldr	r4, [r5, #4]
 8005d7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d7e:	07db      	lsls	r3, r3, #31
 8005d80:	d405      	bmi.n	8005d8e <_puts_r+0x36>
 8005d82:	89a3      	ldrh	r3, [r4, #12]
 8005d84:	0598      	lsls	r0, r3, #22
 8005d86:	d402      	bmi.n	8005d8e <_puts_r+0x36>
 8005d88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d8a:	f000 fb27 	bl	80063dc <__retarget_lock_acquire_recursive>
 8005d8e:	89a3      	ldrh	r3, [r4, #12]
 8005d90:	0719      	lsls	r1, r3, #28
 8005d92:	d51d      	bpl.n	8005dd0 <_puts_r+0x78>
 8005d94:	6923      	ldr	r3, [r4, #16]
 8005d96:	b1db      	cbz	r3, 8005dd0 <_puts_r+0x78>
 8005d98:	3e01      	subs	r6, #1
 8005d9a:	68a3      	ldr	r3, [r4, #8]
 8005d9c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005da0:	3b01      	subs	r3, #1
 8005da2:	60a3      	str	r3, [r4, #8]
 8005da4:	bb39      	cbnz	r1, 8005df6 <_puts_r+0x9e>
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	da38      	bge.n	8005e1c <_puts_r+0xc4>
 8005daa:	4622      	mov	r2, r4
 8005dac:	210a      	movs	r1, #10
 8005dae:	4628      	mov	r0, r5
 8005db0:	f000 f89c 	bl	8005eec <__swbuf_r>
 8005db4:	3001      	adds	r0, #1
 8005db6:	d011      	beq.n	8005ddc <_puts_r+0x84>
 8005db8:	250a      	movs	r5, #10
 8005dba:	e011      	b.n	8005de0 <_puts_r+0x88>
 8005dbc:	4b1b      	ldr	r3, [pc, #108]	; (8005e2c <_puts_r+0xd4>)
 8005dbe:	429c      	cmp	r4, r3
 8005dc0:	d101      	bne.n	8005dc6 <_puts_r+0x6e>
 8005dc2:	68ac      	ldr	r4, [r5, #8]
 8005dc4:	e7da      	b.n	8005d7c <_puts_r+0x24>
 8005dc6:	4b1a      	ldr	r3, [pc, #104]	; (8005e30 <_puts_r+0xd8>)
 8005dc8:	429c      	cmp	r4, r3
 8005dca:	bf08      	it	eq
 8005dcc:	68ec      	ldreq	r4, [r5, #12]
 8005dce:	e7d5      	b.n	8005d7c <_puts_r+0x24>
 8005dd0:	4621      	mov	r1, r4
 8005dd2:	4628      	mov	r0, r5
 8005dd4:	f000 f8dc 	bl	8005f90 <__swsetup_r>
 8005dd8:	2800      	cmp	r0, #0
 8005dda:	d0dd      	beq.n	8005d98 <_puts_r+0x40>
 8005ddc:	f04f 35ff 	mov.w	r5, #4294967295
 8005de0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005de2:	07da      	lsls	r2, r3, #31
 8005de4:	d405      	bmi.n	8005df2 <_puts_r+0x9a>
 8005de6:	89a3      	ldrh	r3, [r4, #12]
 8005de8:	059b      	lsls	r3, r3, #22
 8005dea:	d402      	bmi.n	8005df2 <_puts_r+0x9a>
 8005dec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005dee:	f000 faf6 	bl	80063de <__retarget_lock_release_recursive>
 8005df2:	4628      	mov	r0, r5
 8005df4:	bd70      	pop	{r4, r5, r6, pc}
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	da04      	bge.n	8005e04 <_puts_r+0xac>
 8005dfa:	69a2      	ldr	r2, [r4, #24]
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	dc06      	bgt.n	8005e0e <_puts_r+0xb6>
 8005e00:	290a      	cmp	r1, #10
 8005e02:	d004      	beq.n	8005e0e <_puts_r+0xb6>
 8005e04:	6823      	ldr	r3, [r4, #0]
 8005e06:	1c5a      	adds	r2, r3, #1
 8005e08:	6022      	str	r2, [r4, #0]
 8005e0a:	7019      	strb	r1, [r3, #0]
 8005e0c:	e7c5      	b.n	8005d9a <_puts_r+0x42>
 8005e0e:	4622      	mov	r2, r4
 8005e10:	4628      	mov	r0, r5
 8005e12:	f000 f86b 	bl	8005eec <__swbuf_r>
 8005e16:	3001      	adds	r0, #1
 8005e18:	d1bf      	bne.n	8005d9a <_puts_r+0x42>
 8005e1a:	e7df      	b.n	8005ddc <_puts_r+0x84>
 8005e1c:	6823      	ldr	r3, [r4, #0]
 8005e1e:	250a      	movs	r5, #10
 8005e20:	1c5a      	adds	r2, r3, #1
 8005e22:	6022      	str	r2, [r4, #0]
 8005e24:	701d      	strb	r5, [r3, #0]
 8005e26:	e7db      	b.n	8005de0 <_puts_r+0x88>
 8005e28:	080072e4 	.word	0x080072e4
 8005e2c:	08007304 	.word	0x08007304
 8005e30:	080072c4 	.word	0x080072c4

08005e34 <puts>:
 8005e34:	4b02      	ldr	r3, [pc, #8]	; (8005e40 <puts+0xc>)
 8005e36:	4601      	mov	r1, r0
 8005e38:	6818      	ldr	r0, [r3, #0]
 8005e3a:	f7ff bf8d 	b.w	8005d58 <_puts_r>
 8005e3e:	bf00      	nop
 8005e40:	20000014 	.word	0x20000014

08005e44 <sniprintf>:
 8005e44:	b40c      	push	{r2, r3}
 8005e46:	b530      	push	{r4, r5, lr}
 8005e48:	4b17      	ldr	r3, [pc, #92]	; (8005ea8 <sniprintf+0x64>)
 8005e4a:	1e0c      	subs	r4, r1, #0
 8005e4c:	681d      	ldr	r5, [r3, #0]
 8005e4e:	b09d      	sub	sp, #116	; 0x74
 8005e50:	da08      	bge.n	8005e64 <sniprintf+0x20>
 8005e52:	238b      	movs	r3, #139	; 0x8b
 8005e54:	602b      	str	r3, [r5, #0]
 8005e56:	f04f 30ff 	mov.w	r0, #4294967295
 8005e5a:	b01d      	add	sp, #116	; 0x74
 8005e5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005e60:	b002      	add	sp, #8
 8005e62:	4770      	bx	lr
 8005e64:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005e68:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005e6c:	bf14      	ite	ne
 8005e6e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005e72:	4623      	moveq	r3, r4
 8005e74:	9304      	str	r3, [sp, #16]
 8005e76:	9307      	str	r3, [sp, #28]
 8005e78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005e7c:	9002      	str	r0, [sp, #8]
 8005e7e:	9006      	str	r0, [sp, #24]
 8005e80:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005e84:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005e86:	ab21      	add	r3, sp, #132	; 0x84
 8005e88:	a902      	add	r1, sp, #8
 8005e8a:	4628      	mov	r0, r5
 8005e8c:	9301      	str	r3, [sp, #4]
 8005e8e:	f000 fc49 	bl	8006724 <_svfiprintf_r>
 8005e92:	1c43      	adds	r3, r0, #1
 8005e94:	bfbc      	itt	lt
 8005e96:	238b      	movlt	r3, #139	; 0x8b
 8005e98:	602b      	strlt	r3, [r5, #0]
 8005e9a:	2c00      	cmp	r4, #0
 8005e9c:	d0dd      	beq.n	8005e5a <sniprintf+0x16>
 8005e9e:	9b02      	ldr	r3, [sp, #8]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	701a      	strb	r2, [r3, #0]
 8005ea4:	e7d9      	b.n	8005e5a <sniprintf+0x16>
 8005ea6:	bf00      	nop
 8005ea8:	20000014 	.word	0x20000014

08005eac <siprintf>:
 8005eac:	b40e      	push	{r1, r2, r3}
 8005eae:	b500      	push	{lr}
 8005eb0:	b09c      	sub	sp, #112	; 0x70
 8005eb2:	ab1d      	add	r3, sp, #116	; 0x74
 8005eb4:	9002      	str	r0, [sp, #8]
 8005eb6:	9006      	str	r0, [sp, #24]
 8005eb8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005ebc:	4809      	ldr	r0, [pc, #36]	; (8005ee4 <siprintf+0x38>)
 8005ebe:	9107      	str	r1, [sp, #28]
 8005ec0:	9104      	str	r1, [sp, #16]
 8005ec2:	4909      	ldr	r1, [pc, #36]	; (8005ee8 <siprintf+0x3c>)
 8005ec4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ec8:	9105      	str	r1, [sp, #20]
 8005eca:	6800      	ldr	r0, [r0, #0]
 8005ecc:	9301      	str	r3, [sp, #4]
 8005ece:	a902      	add	r1, sp, #8
 8005ed0:	f000 fc28 	bl	8006724 <_svfiprintf_r>
 8005ed4:	9b02      	ldr	r3, [sp, #8]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	701a      	strb	r2, [r3, #0]
 8005eda:	b01c      	add	sp, #112	; 0x70
 8005edc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ee0:	b003      	add	sp, #12
 8005ee2:	4770      	bx	lr
 8005ee4:	20000014 	.word	0x20000014
 8005ee8:	ffff0208 	.word	0xffff0208

08005eec <__swbuf_r>:
 8005eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eee:	460e      	mov	r6, r1
 8005ef0:	4614      	mov	r4, r2
 8005ef2:	4605      	mov	r5, r0
 8005ef4:	b118      	cbz	r0, 8005efe <__swbuf_r+0x12>
 8005ef6:	6983      	ldr	r3, [r0, #24]
 8005ef8:	b90b      	cbnz	r3, 8005efe <__swbuf_r+0x12>
 8005efa:	f000 f9d1 	bl	80062a0 <__sinit>
 8005efe:	4b21      	ldr	r3, [pc, #132]	; (8005f84 <__swbuf_r+0x98>)
 8005f00:	429c      	cmp	r4, r3
 8005f02:	d12b      	bne.n	8005f5c <__swbuf_r+0x70>
 8005f04:	686c      	ldr	r4, [r5, #4]
 8005f06:	69a3      	ldr	r3, [r4, #24]
 8005f08:	60a3      	str	r3, [r4, #8]
 8005f0a:	89a3      	ldrh	r3, [r4, #12]
 8005f0c:	071a      	lsls	r2, r3, #28
 8005f0e:	d52f      	bpl.n	8005f70 <__swbuf_r+0x84>
 8005f10:	6923      	ldr	r3, [r4, #16]
 8005f12:	b36b      	cbz	r3, 8005f70 <__swbuf_r+0x84>
 8005f14:	6923      	ldr	r3, [r4, #16]
 8005f16:	6820      	ldr	r0, [r4, #0]
 8005f18:	1ac0      	subs	r0, r0, r3
 8005f1a:	6963      	ldr	r3, [r4, #20]
 8005f1c:	b2f6      	uxtb	r6, r6
 8005f1e:	4283      	cmp	r3, r0
 8005f20:	4637      	mov	r7, r6
 8005f22:	dc04      	bgt.n	8005f2e <__swbuf_r+0x42>
 8005f24:	4621      	mov	r1, r4
 8005f26:	4628      	mov	r0, r5
 8005f28:	f000 f926 	bl	8006178 <_fflush_r>
 8005f2c:	bb30      	cbnz	r0, 8005f7c <__swbuf_r+0x90>
 8005f2e:	68a3      	ldr	r3, [r4, #8]
 8005f30:	3b01      	subs	r3, #1
 8005f32:	60a3      	str	r3, [r4, #8]
 8005f34:	6823      	ldr	r3, [r4, #0]
 8005f36:	1c5a      	adds	r2, r3, #1
 8005f38:	6022      	str	r2, [r4, #0]
 8005f3a:	701e      	strb	r6, [r3, #0]
 8005f3c:	6963      	ldr	r3, [r4, #20]
 8005f3e:	3001      	adds	r0, #1
 8005f40:	4283      	cmp	r3, r0
 8005f42:	d004      	beq.n	8005f4e <__swbuf_r+0x62>
 8005f44:	89a3      	ldrh	r3, [r4, #12]
 8005f46:	07db      	lsls	r3, r3, #31
 8005f48:	d506      	bpl.n	8005f58 <__swbuf_r+0x6c>
 8005f4a:	2e0a      	cmp	r6, #10
 8005f4c:	d104      	bne.n	8005f58 <__swbuf_r+0x6c>
 8005f4e:	4621      	mov	r1, r4
 8005f50:	4628      	mov	r0, r5
 8005f52:	f000 f911 	bl	8006178 <_fflush_r>
 8005f56:	b988      	cbnz	r0, 8005f7c <__swbuf_r+0x90>
 8005f58:	4638      	mov	r0, r7
 8005f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f5c:	4b0a      	ldr	r3, [pc, #40]	; (8005f88 <__swbuf_r+0x9c>)
 8005f5e:	429c      	cmp	r4, r3
 8005f60:	d101      	bne.n	8005f66 <__swbuf_r+0x7a>
 8005f62:	68ac      	ldr	r4, [r5, #8]
 8005f64:	e7cf      	b.n	8005f06 <__swbuf_r+0x1a>
 8005f66:	4b09      	ldr	r3, [pc, #36]	; (8005f8c <__swbuf_r+0xa0>)
 8005f68:	429c      	cmp	r4, r3
 8005f6a:	bf08      	it	eq
 8005f6c:	68ec      	ldreq	r4, [r5, #12]
 8005f6e:	e7ca      	b.n	8005f06 <__swbuf_r+0x1a>
 8005f70:	4621      	mov	r1, r4
 8005f72:	4628      	mov	r0, r5
 8005f74:	f000 f80c 	bl	8005f90 <__swsetup_r>
 8005f78:	2800      	cmp	r0, #0
 8005f7a:	d0cb      	beq.n	8005f14 <__swbuf_r+0x28>
 8005f7c:	f04f 37ff 	mov.w	r7, #4294967295
 8005f80:	e7ea      	b.n	8005f58 <__swbuf_r+0x6c>
 8005f82:	bf00      	nop
 8005f84:	080072e4 	.word	0x080072e4
 8005f88:	08007304 	.word	0x08007304
 8005f8c:	080072c4 	.word	0x080072c4

08005f90 <__swsetup_r>:
 8005f90:	4b32      	ldr	r3, [pc, #200]	; (800605c <__swsetup_r+0xcc>)
 8005f92:	b570      	push	{r4, r5, r6, lr}
 8005f94:	681d      	ldr	r5, [r3, #0]
 8005f96:	4606      	mov	r6, r0
 8005f98:	460c      	mov	r4, r1
 8005f9a:	b125      	cbz	r5, 8005fa6 <__swsetup_r+0x16>
 8005f9c:	69ab      	ldr	r3, [r5, #24]
 8005f9e:	b913      	cbnz	r3, 8005fa6 <__swsetup_r+0x16>
 8005fa0:	4628      	mov	r0, r5
 8005fa2:	f000 f97d 	bl	80062a0 <__sinit>
 8005fa6:	4b2e      	ldr	r3, [pc, #184]	; (8006060 <__swsetup_r+0xd0>)
 8005fa8:	429c      	cmp	r4, r3
 8005faa:	d10f      	bne.n	8005fcc <__swsetup_r+0x3c>
 8005fac:	686c      	ldr	r4, [r5, #4]
 8005fae:	89a3      	ldrh	r3, [r4, #12]
 8005fb0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005fb4:	0719      	lsls	r1, r3, #28
 8005fb6:	d42c      	bmi.n	8006012 <__swsetup_r+0x82>
 8005fb8:	06dd      	lsls	r5, r3, #27
 8005fba:	d411      	bmi.n	8005fe0 <__swsetup_r+0x50>
 8005fbc:	2309      	movs	r3, #9
 8005fbe:	6033      	str	r3, [r6, #0]
 8005fc0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005fc4:	81a3      	strh	r3, [r4, #12]
 8005fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8005fca:	e03e      	b.n	800604a <__swsetup_r+0xba>
 8005fcc:	4b25      	ldr	r3, [pc, #148]	; (8006064 <__swsetup_r+0xd4>)
 8005fce:	429c      	cmp	r4, r3
 8005fd0:	d101      	bne.n	8005fd6 <__swsetup_r+0x46>
 8005fd2:	68ac      	ldr	r4, [r5, #8]
 8005fd4:	e7eb      	b.n	8005fae <__swsetup_r+0x1e>
 8005fd6:	4b24      	ldr	r3, [pc, #144]	; (8006068 <__swsetup_r+0xd8>)
 8005fd8:	429c      	cmp	r4, r3
 8005fda:	bf08      	it	eq
 8005fdc:	68ec      	ldreq	r4, [r5, #12]
 8005fde:	e7e6      	b.n	8005fae <__swsetup_r+0x1e>
 8005fe0:	0758      	lsls	r0, r3, #29
 8005fe2:	d512      	bpl.n	800600a <__swsetup_r+0x7a>
 8005fe4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005fe6:	b141      	cbz	r1, 8005ffa <__swsetup_r+0x6a>
 8005fe8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005fec:	4299      	cmp	r1, r3
 8005fee:	d002      	beq.n	8005ff6 <__swsetup_r+0x66>
 8005ff0:	4630      	mov	r0, r6
 8005ff2:	f000 fa5b 	bl	80064ac <_free_r>
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	6363      	str	r3, [r4, #52]	; 0x34
 8005ffa:	89a3      	ldrh	r3, [r4, #12]
 8005ffc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006000:	81a3      	strh	r3, [r4, #12]
 8006002:	2300      	movs	r3, #0
 8006004:	6063      	str	r3, [r4, #4]
 8006006:	6923      	ldr	r3, [r4, #16]
 8006008:	6023      	str	r3, [r4, #0]
 800600a:	89a3      	ldrh	r3, [r4, #12]
 800600c:	f043 0308 	orr.w	r3, r3, #8
 8006010:	81a3      	strh	r3, [r4, #12]
 8006012:	6923      	ldr	r3, [r4, #16]
 8006014:	b94b      	cbnz	r3, 800602a <__swsetup_r+0x9a>
 8006016:	89a3      	ldrh	r3, [r4, #12]
 8006018:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800601c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006020:	d003      	beq.n	800602a <__swsetup_r+0x9a>
 8006022:	4621      	mov	r1, r4
 8006024:	4630      	mov	r0, r6
 8006026:	f000 fa01 	bl	800642c <__smakebuf_r>
 800602a:	89a0      	ldrh	r0, [r4, #12]
 800602c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006030:	f010 0301 	ands.w	r3, r0, #1
 8006034:	d00a      	beq.n	800604c <__swsetup_r+0xbc>
 8006036:	2300      	movs	r3, #0
 8006038:	60a3      	str	r3, [r4, #8]
 800603a:	6963      	ldr	r3, [r4, #20]
 800603c:	425b      	negs	r3, r3
 800603e:	61a3      	str	r3, [r4, #24]
 8006040:	6923      	ldr	r3, [r4, #16]
 8006042:	b943      	cbnz	r3, 8006056 <__swsetup_r+0xc6>
 8006044:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006048:	d1ba      	bne.n	8005fc0 <__swsetup_r+0x30>
 800604a:	bd70      	pop	{r4, r5, r6, pc}
 800604c:	0781      	lsls	r1, r0, #30
 800604e:	bf58      	it	pl
 8006050:	6963      	ldrpl	r3, [r4, #20]
 8006052:	60a3      	str	r3, [r4, #8]
 8006054:	e7f4      	b.n	8006040 <__swsetup_r+0xb0>
 8006056:	2000      	movs	r0, #0
 8006058:	e7f7      	b.n	800604a <__swsetup_r+0xba>
 800605a:	bf00      	nop
 800605c:	20000014 	.word	0x20000014
 8006060:	080072e4 	.word	0x080072e4
 8006064:	08007304 	.word	0x08007304
 8006068:	080072c4 	.word	0x080072c4

0800606c <__sflush_r>:
 800606c:	898a      	ldrh	r2, [r1, #12]
 800606e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006072:	4605      	mov	r5, r0
 8006074:	0710      	lsls	r0, r2, #28
 8006076:	460c      	mov	r4, r1
 8006078:	d458      	bmi.n	800612c <__sflush_r+0xc0>
 800607a:	684b      	ldr	r3, [r1, #4]
 800607c:	2b00      	cmp	r3, #0
 800607e:	dc05      	bgt.n	800608c <__sflush_r+0x20>
 8006080:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006082:	2b00      	cmp	r3, #0
 8006084:	dc02      	bgt.n	800608c <__sflush_r+0x20>
 8006086:	2000      	movs	r0, #0
 8006088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800608c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800608e:	2e00      	cmp	r6, #0
 8006090:	d0f9      	beq.n	8006086 <__sflush_r+0x1a>
 8006092:	2300      	movs	r3, #0
 8006094:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006098:	682f      	ldr	r7, [r5, #0]
 800609a:	602b      	str	r3, [r5, #0]
 800609c:	d032      	beq.n	8006104 <__sflush_r+0x98>
 800609e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80060a0:	89a3      	ldrh	r3, [r4, #12]
 80060a2:	075a      	lsls	r2, r3, #29
 80060a4:	d505      	bpl.n	80060b2 <__sflush_r+0x46>
 80060a6:	6863      	ldr	r3, [r4, #4]
 80060a8:	1ac0      	subs	r0, r0, r3
 80060aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80060ac:	b10b      	cbz	r3, 80060b2 <__sflush_r+0x46>
 80060ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80060b0:	1ac0      	subs	r0, r0, r3
 80060b2:	2300      	movs	r3, #0
 80060b4:	4602      	mov	r2, r0
 80060b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060b8:	6a21      	ldr	r1, [r4, #32]
 80060ba:	4628      	mov	r0, r5
 80060bc:	47b0      	blx	r6
 80060be:	1c43      	adds	r3, r0, #1
 80060c0:	89a3      	ldrh	r3, [r4, #12]
 80060c2:	d106      	bne.n	80060d2 <__sflush_r+0x66>
 80060c4:	6829      	ldr	r1, [r5, #0]
 80060c6:	291d      	cmp	r1, #29
 80060c8:	d82c      	bhi.n	8006124 <__sflush_r+0xb8>
 80060ca:	4a2a      	ldr	r2, [pc, #168]	; (8006174 <__sflush_r+0x108>)
 80060cc:	40ca      	lsrs	r2, r1
 80060ce:	07d6      	lsls	r6, r2, #31
 80060d0:	d528      	bpl.n	8006124 <__sflush_r+0xb8>
 80060d2:	2200      	movs	r2, #0
 80060d4:	6062      	str	r2, [r4, #4]
 80060d6:	04d9      	lsls	r1, r3, #19
 80060d8:	6922      	ldr	r2, [r4, #16]
 80060da:	6022      	str	r2, [r4, #0]
 80060dc:	d504      	bpl.n	80060e8 <__sflush_r+0x7c>
 80060de:	1c42      	adds	r2, r0, #1
 80060e0:	d101      	bne.n	80060e6 <__sflush_r+0x7a>
 80060e2:	682b      	ldr	r3, [r5, #0]
 80060e4:	b903      	cbnz	r3, 80060e8 <__sflush_r+0x7c>
 80060e6:	6560      	str	r0, [r4, #84]	; 0x54
 80060e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80060ea:	602f      	str	r7, [r5, #0]
 80060ec:	2900      	cmp	r1, #0
 80060ee:	d0ca      	beq.n	8006086 <__sflush_r+0x1a>
 80060f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80060f4:	4299      	cmp	r1, r3
 80060f6:	d002      	beq.n	80060fe <__sflush_r+0x92>
 80060f8:	4628      	mov	r0, r5
 80060fa:	f000 f9d7 	bl	80064ac <_free_r>
 80060fe:	2000      	movs	r0, #0
 8006100:	6360      	str	r0, [r4, #52]	; 0x34
 8006102:	e7c1      	b.n	8006088 <__sflush_r+0x1c>
 8006104:	6a21      	ldr	r1, [r4, #32]
 8006106:	2301      	movs	r3, #1
 8006108:	4628      	mov	r0, r5
 800610a:	47b0      	blx	r6
 800610c:	1c41      	adds	r1, r0, #1
 800610e:	d1c7      	bne.n	80060a0 <__sflush_r+0x34>
 8006110:	682b      	ldr	r3, [r5, #0]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d0c4      	beq.n	80060a0 <__sflush_r+0x34>
 8006116:	2b1d      	cmp	r3, #29
 8006118:	d001      	beq.n	800611e <__sflush_r+0xb2>
 800611a:	2b16      	cmp	r3, #22
 800611c:	d101      	bne.n	8006122 <__sflush_r+0xb6>
 800611e:	602f      	str	r7, [r5, #0]
 8006120:	e7b1      	b.n	8006086 <__sflush_r+0x1a>
 8006122:	89a3      	ldrh	r3, [r4, #12]
 8006124:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006128:	81a3      	strh	r3, [r4, #12]
 800612a:	e7ad      	b.n	8006088 <__sflush_r+0x1c>
 800612c:	690f      	ldr	r7, [r1, #16]
 800612e:	2f00      	cmp	r7, #0
 8006130:	d0a9      	beq.n	8006086 <__sflush_r+0x1a>
 8006132:	0793      	lsls	r3, r2, #30
 8006134:	680e      	ldr	r6, [r1, #0]
 8006136:	bf08      	it	eq
 8006138:	694b      	ldreq	r3, [r1, #20]
 800613a:	600f      	str	r7, [r1, #0]
 800613c:	bf18      	it	ne
 800613e:	2300      	movne	r3, #0
 8006140:	eba6 0807 	sub.w	r8, r6, r7
 8006144:	608b      	str	r3, [r1, #8]
 8006146:	f1b8 0f00 	cmp.w	r8, #0
 800614a:	dd9c      	ble.n	8006086 <__sflush_r+0x1a>
 800614c:	6a21      	ldr	r1, [r4, #32]
 800614e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006150:	4643      	mov	r3, r8
 8006152:	463a      	mov	r2, r7
 8006154:	4628      	mov	r0, r5
 8006156:	47b0      	blx	r6
 8006158:	2800      	cmp	r0, #0
 800615a:	dc06      	bgt.n	800616a <__sflush_r+0xfe>
 800615c:	89a3      	ldrh	r3, [r4, #12]
 800615e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006162:	81a3      	strh	r3, [r4, #12]
 8006164:	f04f 30ff 	mov.w	r0, #4294967295
 8006168:	e78e      	b.n	8006088 <__sflush_r+0x1c>
 800616a:	4407      	add	r7, r0
 800616c:	eba8 0800 	sub.w	r8, r8, r0
 8006170:	e7e9      	b.n	8006146 <__sflush_r+0xda>
 8006172:	bf00      	nop
 8006174:	20400001 	.word	0x20400001

08006178 <_fflush_r>:
 8006178:	b538      	push	{r3, r4, r5, lr}
 800617a:	690b      	ldr	r3, [r1, #16]
 800617c:	4605      	mov	r5, r0
 800617e:	460c      	mov	r4, r1
 8006180:	b913      	cbnz	r3, 8006188 <_fflush_r+0x10>
 8006182:	2500      	movs	r5, #0
 8006184:	4628      	mov	r0, r5
 8006186:	bd38      	pop	{r3, r4, r5, pc}
 8006188:	b118      	cbz	r0, 8006192 <_fflush_r+0x1a>
 800618a:	6983      	ldr	r3, [r0, #24]
 800618c:	b90b      	cbnz	r3, 8006192 <_fflush_r+0x1a>
 800618e:	f000 f887 	bl	80062a0 <__sinit>
 8006192:	4b14      	ldr	r3, [pc, #80]	; (80061e4 <_fflush_r+0x6c>)
 8006194:	429c      	cmp	r4, r3
 8006196:	d11b      	bne.n	80061d0 <_fflush_r+0x58>
 8006198:	686c      	ldr	r4, [r5, #4]
 800619a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d0ef      	beq.n	8006182 <_fflush_r+0xa>
 80061a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80061a4:	07d0      	lsls	r0, r2, #31
 80061a6:	d404      	bmi.n	80061b2 <_fflush_r+0x3a>
 80061a8:	0599      	lsls	r1, r3, #22
 80061aa:	d402      	bmi.n	80061b2 <_fflush_r+0x3a>
 80061ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061ae:	f000 f915 	bl	80063dc <__retarget_lock_acquire_recursive>
 80061b2:	4628      	mov	r0, r5
 80061b4:	4621      	mov	r1, r4
 80061b6:	f7ff ff59 	bl	800606c <__sflush_r>
 80061ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80061bc:	07da      	lsls	r2, r3, #31
 80061be:	4605      	mov	r5, r0
 80061c0:	d4e0      	bmi.n	8006184 <_fflush_r+0xc>
 80061c2:	89a3      	ldrh	r3, [r4, #12]
 80061c4:	059b      	lsls	r3, r3, #22
 80061c6:	d4dd      	bmi.n	8006184 <_fflush_r+0xc>
 80061c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061ca:	f000 f908 	bl	80063de <__retarget_lock_release_recursive>
 80061ce:	e7d9      	b.n	8006184 <_fflush_r+0xc>
 80061d0:	4b05      	ldr	r3, [pc, #20]	; (80061e8 <_fflush_r+0x70>)
 80061d2:	429c      	cmp	r4, r3
 80061d4:	d101      	bne.n	80061da <_fflush_r+0x62>
 80061d6:	68ac      	ldr	r4, [r5, #8]
 80061d8:	e7df      	b.n	800619a <_fflush_r+0x22>
 80061da:	4b04      	ldr	r3, [pc, #16]	; (80061ec <_fflush_r+0x74>)
 80061dc:	429c      	cmp	r4, r3
 80061de:	bf08      	it	eq
 80061e0:	68ec      	ldreq	r4, [r5, #12]
 80061e2:	e7da      	b.n	800619a <_fflush_r+0x22>
 80061e4:	080072e4 	.word	0x080072e4
 80061e8:	08007304 	.word	0x08007304
 80061ec:	080072c4 	.word	0x080072c4

080061f0 <std>:
 80061f0:	2300      	movs	r3, #0
 80061f2:	b510      	push	{r4, lr}
 80061f4:	4604      	mov	r4, r0
 80061f6:	e9c0 3300 	strd	r3, r3, [r0]
 80061fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80061fe:	6083      	str	r3, [r0, #8]
 8006200:	8181      	strh	r1, [r0, #12]
 8006202:	6643      	str	r3, [r0, #100]	; 0x64
 8006204:	81c2      	strh	r2, [r0, #14]
 8006206:	6183      	str	r3, [r0, #24]
 8006208:	4619      	mov	r1, r3
 800620a:	2208      	movs	r2, #8
 800620c:	305c      	adds	r0, #92	; 0x5c
 800620e:	f7ff fd83 	bl	8005d18 <memset>
 8006212:	4b05      	ldr	r3, [pc, #20]	; (8006228 <std+0x38>)
 8006214:	6263      	str	r3, [r4, #36]	; 0x24
 8006216:	4b05      	ldr	r3, [pc, #20]	; (800622c <std+0x3c>)
 8006218:	62a3      	str	r3, [r4, #40]	; 0x28
 800621a:	4b05      	ldr	r3, [pc, #20]	; (8006230 <std+0x40>)
 800621c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800621e:	4b05      	ldr	r3, [pc, #20]	; (8006234 <std+0x44>)
 8006220:	6224      	str	r4, [r4, #32]
 8006222:	6323      	str	r3, [r4, #48]	; 0x30
 8006224:	bd10      	pop	{r4, pc}
 8006226:	bf00      	nop
 8006228:	08006f21 	.word	0x08006f21
 800622c:	08006f43 	.word	0x08006f43
 8006230:	08006f7b 	.word	0x08006f7b
 8006234:	08006f9f 	.word	0x08006f9f

08006238 <_cleanup_r>:
 8006238:	4901      	ldr	r1, [pc, #4]	; (8006240 <_cleanup_r+0x8>)
 800623a:	f000 b8af 	b.w	800639c <_fwalk_reent>
 800623e:	bf00      	nop
 8006240:	08006179 	.word	0x08006179

08006244 <__sfmoreglue>:
 8006244:	b570      	push	{r4, r5, r6, lr}
 8006246:	2268      	movs	r2, #104	; 0x68
 8006248:	1e4d      	subs	r5, r1, #1
 800624a:	4355      	muls	r5, r2
 800624c:	460e      	mov	r6, r1
 800624e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006252:	f000 f997 	bl	8006584 <_malloc_r>
 8006256:	4604      	mov	r4, r0
 8006258:	b140      	cbz	r0, 800626c <__sfmoreglue+0x28>
 800625a:	2100      	movs	r1, #0
 800625c:	e9c0 1600 	strd	r1, r6, [r0]
 8006260:	300c      	adds	r0, #12
 8006262:	60a0      	str	r0, [r4, #8]
 8006264:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006268:	f7ff fd56 	bl	8005d18 <memset>
 800626c:	4620      	mov	r0, r4
 800626e:	bd70      	pop	{r4, r5, r6, pc}

08006270 <__sfp_lock_acquire>:
 8006270:	4801      	ldr	r0, [pc, #4]	; (8006278 <__sfp_lock_acquire+0x8>)
 8006272:	f000 b8b3 	b.w	80063dc <__retarget_lock_acquire_recursive>
 8006276:	bf00      	nop
 8006278:	200002c5 	.word	0x200002c5

0800627c <__sfp_lock_release>:
 800627c:	4801      	ldr	r0, [pc, #4]	; (8006284 <__sfp_lock_release+0x8>)
 800627e:	f000 b8ae 	b.w	80063de <__retarget_lock_release_recursive>
 8006282:	bf00      	nop
 8006284:	200002c5 	.word	0x200002c5

08006288 <__sinit_lock_acquire>:
 8006288:	4801      	ldr	r0, [pc, #4]	; (8006290 <__sinit_lock_acquire+0x8>)
 800628a:	f000 b8a7 	b.w	80063dc <__retarget_lock_acquire_recursive>
 800628e:	bf00      	nop
 8006290:	200002c6 	.word	0x200002c6

08006294 <__sinit_lock_release>:
 8006294:	4801      	ldr	r0, [pc, #4]	; (800629c <__sinit_lock_release+0x8>)
 8006296:	f000 b8a2 	b.w	80063de <__retarget_lock_release_recursive>
 800629a:	bf00      	nop
 800629c:	200002c6 	.word	0x200002c6

080062a0 <__sinit>:
 80062a0:	b510      	push	{r4, lr}
 80062a2:	4604      	mov	r4, r0
 80062a4:	f7ff fff0 	bl	8006288 <__sinit_lock_acquire>
 80062a8:	69a3      	ldr	r3, [r4, #24]
 80062aa:	b11b      	cbz	r3, 80062b4 <__sinit+0x14>
 80062ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062b0:	f7ff bff0 	b.w	8006294 <__sinit_lock_release>
 80062b4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80062b8:	6523      	str	r3, [r4, #80]	; 0x50
 80062ba:	4b13      	ldr	r3, [pc, #76]	; (8006308 <__sinit+0x68>)
 80062bc:	4a13      	ldr	r2, [pc, #76]	; (800630c <__sinit+0x6c>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	62a2      	str	r2, [r4, #40]	; 0x28
 80062c2:	42a3      	cmp	r3, r4
 80062c4:	bf04      	itt	eq
 80062c6:	2301      	moveq	r3, #1
 80062c8:	61a3      	streq	r3, [r4, #24]
 80062ca:	4620      	mov	r0, r4
 80062cc:	f000 f820 	bl	8006310 <__sfp>
 80062d0:	6060      	str	r0, [r4, #4]
 80062d2:	4620      	mov	r0, r4
 80062d4:	f000 f81c 	bl	8006310 <__sfp>
 80062d8:	60a0      	str	r0, [r4, #8]
 80062da:	4620      	mov	r0, r4
 80062dc:	f000 f818 	bl	8006310 <__sfp>
 80062e0:	2200      	movs	r2, #0
 80062e2:	60e0      	str	r0, [r4, #12]
 80062e4:	2104      	movs	r1, #4
 80062e6:	6860      	ldr	r0, [r4, #4]
 80062e8:	f7ff ff82 	bl	80061f0 <std>
 80062ec:	68a0      	ldr	r0, [r4, #8]
 80062ee:	2201      	movs	r2, #1
 80062f0:	2109      	movs	r1, #9
 80062f2:	f7ff ff7d 	bl	80061f0 <std>
 80062f6:	68e0      	ldr	r0, [r4, #12]
 80062f8:	2202      	movs	r2, #2
 80062fa:	2112      	movs	r1, #18
 80062fc:	f7ff ff78 	bl	80061f0 <std>
 8006300:	2301      	movs	r3, #1
 8006302:	61a3      	str	r3, [r4, #24]
 8006304:	e7d2      	b.n	80062ac <__sinit+0xc>
 8006306:	bf00      	nop
 8006308:	080072c0 	.word	0x080072c0
 800630c:	08006239 	.word	0x08006239

08006310 <__sfp>:
 8006310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006312:	4607      	mov	r7, r0
 8006314:	f7ff ffac 	bl	8006270 <__sfp_lock_acquire>
 8006318:	4b1e      	ldr	r3, [pc, #120]	; (8006394 <__sfp+0x84>)
 800631a:	681e      	ldr	r6, [r3, #0]
 800631c:	69b3      	ldr	r3, [r6, #24]
 800631e:	b913      	cbnz	r3, 8006326 <__sfp+0x16>
 8006320:	4630      	mov	r0, r6
 8006322:	f7ff ffbd 	bl	80062a0 <__sinit>
 8006326:	3648      	adds	r6, #72	; 0x48
 8006328:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800632c:	3b01      	subs	r3, #1
 800632e:	d503      	bpl.n	8006338 <__sfp+0x28>
 8006330:	6833      	ldr	r3, [r6, #0]
 8006332:	b30b      	cbz	r3, 8006378 <__sfp+0x68>
 8006334:	6836      	ldr	r6, [r6, #0]
 8006336:	e7f7      	b.n	8006328 <__sfp+0x18>
 8006338:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800633c:	b9d5      	cbnz	r5, 8006374 <__sfp+0x64>
 800633e:	4b16      	ldr	r3, [pc, #88]	; (8006398 <__sfp+0x88>)
 8006340:	60e3      	str	r3, [r4, #12]
 8006342:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006346:	6665      	str	r5, [r4, #100]	; 0x64
 8006348:	f000 f847 	bl	80063da <__retarget_lock_init_recursive>
 800634c:	f7ff ff96 	bl	800627c <__sfp_lock_release>
 8006350:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006354:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006358:	6025      	str	r5, [r4, #0]
 800635a:	61a5      	str	r5, [r4, #24]
 800635c:	2208      	movs	r2, #8
 800635e:	4629      	mov	r1, r5
 8006360:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006364:	f7ff fcd8 	bl	8005d18 <memset>
 8006368:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800636c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006370:	4620      	mov	r0, r4
 8006372:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006374:	3468      	adds	r4, #104	; 0x68
 8006376:	e7d9      	b.n	800632c <__sfp+0x1c>
 8006378:	2104      	movs	r1, #4
 800637a:	4638      	mov	r0, r7
 800637c:	f7ff ff62 	bl	8006244 <__sfmoreglue>
 8006380:	4604      	mov	r4, r0
 8006382:	6030      	str	r0, [r6, #0]
 8006384:	2800      	cmp	r0, #0
 8006386:	d1d5      	bne.n	8006334 <__sfp+0x24>
 8006388:	f7ff ff78 	bl	800627c <__sfp_lock_release>
 800638c:	230c      	movs	r3, #12
 800638e:	603b      	str	r3, [r7, #0]
 8006390:	e7ee      	b.n	8006370 <__sfp+0x60>
 8006392:	bf00      	nop
 8006394:	080072c0 	.word	0x080072c0
 8006398:	ffff0001 	.word	0xffff0001

0800639c <_fwalk_reent>:
 800639c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063a0:	4606      	mov	r6, r0
 80063a2:	4688      	mov	r8, r1
 80063a4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80063a8:	2700      	movs	r7, #0
 80063aa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80063ae:	f1b9 0901 	subs.w	r9, r9, #1
 80063b2:	d505      	bpl.n	80063c0 <_fwalk_reent+0x24>
 80063b4:	6824      	ldr	r4, [r4, #0]
 80063b6:	2c00      	cmp	r4, #0
 80063b8:	d1f7      	bne.n	80063aa <_fwalk_reent+0xe>
 80063ba:	4638      	mov	r0, r7
 80063bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063c0:	89ab      	ldrh	r3, [r5, #12]
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d907      	bls.n	80063d6 <_fwalk_reent+0x3a>
 80063c6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80063ca:	3301      	adds	r3, #1
 80063cc:	d003      	beq.n	80063d6 <_fwalk_reent+0x3a>
 80063ce:	4629      	mov	r1, r5
 80063d0:	4630      	mov	r0, r6
 80063d2:	47c0      	blx	r8
 80063d4:	4307      	orrs	r7, r0
 80063d6:	3568      	adds	r5, #104	; 0x68
 80063d8:	e7e9      	b.n	80063ae <_fwalk_reent+0x12>

080063da <__retarget_lock_init_recursive>:
 80063da:	4770      	bx	lr

080063dc <__retarget_lock_acquire_recursive>:
 80063dc:	4770      	bx	lr

080063de <__retarget_lock_release_recursive>:
 80063de:	4770      	bx	lr

080063e0 <__swhatbuf_r>:
 80063e0:	b570      	push	{r4, r5, r6, lr}
 80063e2:	460e      	mov	r6, r1
 80063e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063e8:	2900      	cmp	r1, #0
 80063ea:	b096      	sub	sp, #88	; 0x58
 80063ec:	4614      	mov	r4, r2
 80063ee:	461d      	mov	r5, r3
 80063f0:	da08      	bge.n	8006404 <__swhatbuf_r+0x24>
 80063f2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80063f6:	2200      	movs	r2, #0
 80063f8:	602a      	str	r2, [r5, #0]
 80063fa:	061a      	lsls	r2, r3, #24
 80063fc:	d410      	bmi.n	8006420 <__swhatbuf_r+0x40>
 80063fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006402:	e00e      	b.n	8006422 <__swhatbuf_r+0x42>
 8006404:	466a      	mov	r2, sp
 8006406:	f000 fdf1 	bl	8006fec <_fstat_r>
 800640a:	2800      	cmp	r0, #0
 800640c:	dbf1      	blt.n	80063f2 <__swhatbuf_r+0x12>
 800640e:	9a01      	ldr	r2, [sp, #4]
 8006410:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006414:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006418:	425a      	negs	r2, r3
 800641a:	415a      	adcs	r2, r3
 800641c:	602a      	str	r2, [r5, #0]
 800641e:	e7ee      	b.n	80063fe <__swhatbuf_r+0x1e>
 8006420:	2340      	movs	r3, #64	; 0x40
 8006422:	2000      	movs	r0, #0
 8006424:	6023      	str	r3, [r4, #0]
 8006426:	b016      	add	sp, #88	; 0x58
 8006428:	bd70      	pop	{r4, r5, r6, pc}
	...

0800642c <__smakebuf_r>:
 800642c:	898b      	ldrh	r3, [r1, #12]
 800642e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006430:	079d      	lsls	r5, r3, #30
 8006432:	4606      	mov	r6, r0
 8006434:	460c      	mov	r4, r1
 8006436:	d507      	bpl.n	8006448 <__smakebuf_r+0x1c>
 8006438:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800643c:	6023      	str	r3, [r4, #0]
 800643e:	6123      	str	r3, [r4, #16]
 8006440:	2301      	movs	r3, #1
 8006442:	6163      	str	r3, [r4, #20]
 8006444:	b002      	add	sp, #8
 8006446:	bd70      	pop	{r4, r5, r6, pc}
 8006448:	ab01      	add	r3, sp, #4
 800644a:	466a      	mov	r2, sp
 800644c:	f7ff ffc8 	bl	80063e0 <__swhatbuf_r>
 8006450:	9900      	ldr	r1, [sp, #0]
 8006452:	4605      	mov	r5, r0
 8006454:	4630      	mov	r0, r6
 8006456:	f000 f895 	bl	8006584 <_malloc_r>
 800645a:	b948      	cbnz	r0, 8006470 <__smakebuf_r+0x44>
 800645c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006460:	059a      	lsls	r2, r3, #22
 8006462:	d4ef      	bmi.n	8006444 <__smakebuf_r+0x18>
 8006464:	f023 0303 	bic.w	r3, r3, #3
 8006468:	f043 0302 	orr.w	r3, r3, #2
 800646c:	81a3      	strh	r3, [r4, #12]
 800646e:	e7e3      	b.n	8006438 <__smakebuf_r+0xc>
 8006470:	4b0d      	ldr	r3, [pc, #52]	; (80064a8 <__smakebuf_r+0x7c>)
 8006472:	62b3      	str	r3, [r6, #40]	; 0x28
 8006474:	89a3      	ldrh	r3, [r4, #12]
 8006476:	6020      	str	r0, [r4, #0]
 8006478:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800647c:	81a3      	strh	r3, [r4, #12]
 800647e:	9b00      	ldr	r3, [sp, #0]
 8006480:	6163      	str	r3, [r4, #20]
 8006482:	9b01      	ldr	r3, [sp, #4]
 8006484:	6120      	str	r0, [r4, #16]
 8006486:	b15b      	cbz	r3, 80064a0 <__smakebuf_r+0x74>
 8006488:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800648c:	4630      	mov	r0, r6
 800648e:	f000 fdbf 	bl	8007010 <_isatty_r>
 8006492:	b128      	cbz	r0, 80064a0 <__smakebuf_r+0x74>
 8006494:	89a3      	ldrh	r3, [r4, #12]
 8006496:	f023 0303 	bic.w	r3, r3, #3
 800649a:	f043 0301 	orr.w	r3, r3, #1
 800649e:	81a3      	strh	r3, [r4, #12]
 80064a0:	89a0      	ldrh	r0, [r4, #12]
 80064a2:	4305      	orrs	r5, r0
 80064a4:	81a5      	strh	r5, [r4, #12]
 80064a6:	e7cd      	b.n	8006444 <__smakebuf_r+0x18>
 80064a8:	08006239 	.word	0x08006239

080064ac <_free_r>:
 80064ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80064ae:	2900      	cmp	r1, #0
 80064b0:	d044      	beq.n	800653c <_free_r+0x90>
 80064b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064b6:	9001      	str	r0, [sp, #4]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	f1a1 0404 	sub.w	r4, r1, #4
 80064be:	bfb8      	it	lt
 80064c0:	18e4      	addlt	r4, r4, r3
 80064c2:	f000 fdef 	bl	80070a4 <__malloc_lock>
 80064c6:	4a1e      	ldr	r2, [pc, #120]	; (8006540 <_free_r+0x94>)
 80064c8:	9801      	ldr	r0, [sp, #4]
 80064ca:	6813      	ldr	r3, [r2, #0]
 80064cc:	b933      	cbnz	r3, 80064dc <_free_r+0x30>
 80064ce:	6063      	str	r3, [r4, #4]
 80064d0:	6014      	str	r4, [r2, #0]
 80064d2:	b003      	add	sp, #12
 80064d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80064d8:	f000 bdea 	b.w	80070b0 <__malloc_unlock>
 80064dc:	42a3      	cmp	r3, r4
 80064de:	d908      	bls.n	80064f2 <_free_r+0x46>
 80064e0:	6825      	ldr	r5, [r4, #0]
 80064e2:	1961      	adds	r1, r4, r5
 80064e4:	428b      	cmp	r3, r1
 80064e6:	bf01      	itttt	eq
 80064e8:	6819      	ldreq	r1, [r3, #0]
 80064ea:	685b      	ldreq	r3, [r3, #4]
 80064ec:	1949      	addeq	r1, r1, r5
 80064ee:	6021      	streq	r1, [r4, #0]
 80064f0:	e7ed      	b.n	80064ce <_free_r+0x22>
 80064f2:	461a      	mov	r2, r3
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	b10b      	cbz	r3, 80064fc <_free_r+0x50>
 80064f8:	42a3      	cmp	r3, r4
 80064fa:	d9fa      	bls.n	80064f2 <_free_r+0x46>
 80064fc:	6811      	ldr	r1, [r2, #0]
 80064fe:	1855      	adds	r5, r2, r1
 8006500:	42a5      	cmp	r5, r4
 8006502:	d10b      	bne.n	800651c <_free_r+0x70>
 8006504:	6824      	ldr	r4, [r4, #0]
 8006506:	4421      	add	r1, r4
 8006508:	1854      	adds	r4, r2, r1
 800650a:	42a3      	cmp	r3, r4
 800650c:	6011      	str	r1, [r2, #0]
 800650e:	d1e0      	bne.n	80064d2 <_free_r+0x26>
 8006510:	681c      	ldr	r4, [r3, #0]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	6053      	str	r3, [r2, #4]
 8006516:	4421      	add	r1, r4
 8006518:	6011      	str	r1, [r2, #0]
 800651a:	e7da      	b.n	80064d2 <_free_r+0x26>
 800651c:	d902      	bls.n	8006524 <_free_r+0x78>
 800651e:	230c      	movs	r3, #12
 8006520:	6003      	str	r3, [r0, #0]
 8006522:	e7d6      	b.n	80064d2 <_free_r+0x26>
 8006524:	6825      	ldr	r5, [r4, #0]
 8006526:	1961      	adds	r1, r4, r5
 8006528:	428b      	cmp	r3, r1
 800652a:	bf04      	itt	eq
 800652c:	6819      	ldreq	r1, [r3, #0]
 800652e:	685b      	ldreq	r3, [r3, #4]
 8006530:	6063      	str	r3, [r4, #4]
 8006532:	bf04      	itt	eq
 8006534:	1949      	addeq	r1, r1, r5
 8006536:	6021      	streq	r1, [r4, #0]
 8006538:	6054      	str	r4, [r2, #4]
 800653a:	e7ca      	b.n	80064d2 <_free_r+0x26>
 800653c:	b003      	add	sp, #12
 800653e:	bd30      	pop	{r4, r5, pc}
 8006540:	200002c8 	.word	0x200002c8

08006544 <sbrk_aligned>:
 8006544:	b570      	push	{r4, r5, r6, lr}
 8006546:	4e0e      	ldr	r6, [pc, #56]	; (8006580 <sbrk_aligned+0x3c>)
 8006548:	460c      	mov	r4, r1
 800654a:	6831      	ldr	r1, [r6, #0]
 800654c:	4605      	mov	r5, r0
 800654e:	b911      	cbnz	r1, 8006556 <sbrk_aligned+0x12>
 8006550:	f000 fcd6 	bl	8006f00 <_sbrk_r>
 8006554:	6030      	str	r0, [r6, #0]
 8006556:	4621      	mov	r1, r4
 8006558:	4628      	mov	r0, r5
 800655a:	f000 fcd1 	bl	8006f00 <_sbrk_r>
 800655e:	1c43      	adds	r3, r0, #1
 8006560:	d00a      	beq.n	8006578 <sbrk_aligned+0x34>
 8006562:	1cc4      	adds	r4, r0, #3
 8006564:	f024 0403 	bic.w	r4, r4, #3
 8006568:	42a0      	cmp	r0, r4
 800656a:	d007      	beq.n	800657c <sbrk_aligned+0x38>
 800656c:	1a21      	subs	r1, r4, r0
 800656e:	4628      	mov	r0, r5
 8006570:	f000 fcc6 	bl	8006f00 <_sbrk_r>
 8006574:	3001      	adds	r0, #1
 8006576:	d101      	bne.n	800657c <sbrk_aligned+0x38>
 8006578:	f04f 34ff 	mov.w	r4, #4294967295
 800657c:	4620      	mov	r0, r4
 800657e:	bd70      	pop	{r4, r5, r6, pc}
 8006580:	200002cc 	.word	0x200002cc

08006584 <_malloc_r>:
 8006584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006588:	1ccd      	adds	r5, r1, #3
 800658a:	f025 0503 	bic.w	r5, r5, #3
 800658e:	3508      	adds	r5, #8
 8006590:	2d0c      	cmp	r5, #12
 8006592:	bf38      	it	cc
 8006594:	250c      	movcc	r5, #12
 8006596:	2d00      	cmp	r5, #0
 8006598:	4607      	mov	r7, r0
 800659a:	db01      	blt.n	80065a0 <_malloc_r+0x1c>
 800659c:	42a9      	cmp	r1, r5
 800659e:	d905      	bls.n	80065ac <_malloc_r+0x28>
 80065a0:	230c      	movs	r3, #12
 80065a2:	603b      	str	r3, [r7, #0]
 80065a4:	2600      	movs	r6, #0
 80065a6:	4630      	mov	r0, r6
 80065a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065ac:	4e2e      	ldr	r6, [pc, #184]	; (8006668 <_malloc_r+0xe4>)
 80065ae:	f000 fd79 	bl	80070a4 <__malloc_lock>
 80065b2:	6833      	ldr	r3, [r6, #0]
 80065b4:	461c      	mov	r4, r3
 80065b6:	bb34      	cbnz	r4, 8006606 <_malloc_r+0x82>
 80065b8:	4629      	mov	r1, r5
 80065ba:	4638      	mov	r0, r7
 80065bc:	f7ff ffc2 	bl	8006544 <sbrk_aligned>
 80065c0:	1c43      	adds	r3, r0, #1
 80065c2:	4604      	mov	r4, r0
 80065c4:	d14d      	bne.n	8006662 <_malloc_r+0xde>
 80065c6:	6834      	ldr	r4, [r6, #0]
 80065c8:	4626      	mov	r6, r4
 80065ca:	2e00      	cmp	r6, #0
 80065cc:	d140      	bne.n	8006650 <_malloc_r+0xcc>
 80065ce:	6823      	ldr	r3, [r4, #0]
 80065d0:	4631      	mov	r1, r6
 80065d2:	4638      	mov	r0, r7
 80065d4:	eb04 0803 	add.w	r8, r4, r3
 80065d8:	f000 fc92 	bl	8006f00 <_sbrk_r>
 80065dc:	4580      	cmp	r8, r0
 80065de:	d13a      	bne.n	8006656 <_malloc_r+0xd2>
 80065e0:	6821      	ldr	r1, [r4, #0]
 80065e2:	3503      	adds	r5, #3
 80065e4:	1a6d      	subs	r5, r5, r1
 80065e6:	f025 0503 	bic.w	r5, r5, #3
 80065ea:	3508      	adds	r5, #8
 80065ec:	2d0c      	cmp	r5, #12
 80065ee:	bf38      	it	cc
 80065f0:	250c      	movcc	r5, #12
 80065f2:	4629      	mov	r1, r5
 80065f4:	4638      	mov	r0, r7
 80065f6:	f7ff ffa5 	bl	8006544 <sbrk_aligned>
 80065fa:	3001      	adds	r0, #1
 80065fc:	d02b      	beq.n	8006656 <_malloc_r+0xd2>
 80065fe:	6823      	ldr	r3, [r4, #0]
 8006600:	442b      	add	r3, r5
 8006602:	6023      	str	r3, [r4, #0]
 8006604:	e00e      	b.n	8006624 <_malloc_r+0xa0>
 8006606:	6822      	ldr	r2, [r4, #0]
 8006608:	1b52      	subs	r2, r2, r5
 800660a:	d41e      	bmi.n	800664a <_malloc_r+0xc6>
 800660c:	2a0b      	cmp	r2, #11
 800660e:	d916      	bls.n	800663e <_malloc_r+0xba>
 8006610:	1961      	adds	r1, r4, r5
 8006612:	42a3      	cmp	r3, r4
 8006614:	6025      	str	r5, [r4, #0]
 8006616:	bf18      	it	ne
 8006618:	6059      	strne	r1, [r3, #4]
 800661a:	6863      	ldr	r3, [r4, #4]
 800661c:	bf08      	it	eq
 800661e:	6031      	streq	r1, [r6, #0]
 8006620:	5162      	str	r2, [r4, r5]
 8006622:	604b      	str	r3, [r1, #4]
 8006624:	4638      	mov	r0, r7
 8006626:	f104 060b 	add.w	r6, r4, #11
 800662a:	f000 fd41 	bl	80070b0 <__malloc_unlock>
 800662e:	f026 0607 	bic.w	r6, r6, #7
 8006632:	1d23      	adds	r3, r4, #4
 8006634:	1af2      	subs	r2, r6, r3
 8006636:	d0b6      	beq.n	80065a6 <_malloc_r+0x22>
 8006638:	1b9b      	subs	r3, r3, r6
 800663a:	50a3      	str	r3, [r4, r2]
 800663c:	e7b3      	b.n	80065a6 <_malloc_r+0x22>
 800663e:	6862      	ldr	r2, [r4, #4]
 8006640:	42a3      	cmp	r3, r4
 8006642:	bf0c      	ite	eq
 8006644:	6032      	streq	r2, [r6, #0]
 8006646:	605a      	strne	r2, [r3, #4]
 8006648:	e7ec      	b.n	8006624 <_malloc_r+0xa0>
 800664a:	4623      	mov	r3, r4
 800664c:	6864      	ldr	r4, [r4, #4]
 800664e:	e7b2      	b.n	80065b6 <_malloc_r+0x32>
 8006650:	4634      	mov	r4, r6
 8006652:	6876      	ldr	r6, [r6, #4]
 8006654:	e7b9      	b.n	80065ca <_malloc_r+0x46>
 8006656:	230c      	movs	r3, #12
 8006658:	603b      	str	r3, [r7, #0]
 800665a:	4638      	mov	r0, r7
 800665c:	f000 fd28 	bl	80070b0 <__malloc_unlock>
 8006660:	e7a1      	b.n	80065a6 <_malloc_r+0x22>
 8006662:	6025      	str	r5, [r4, #0]
 8006664:	e7de      	b.n	8006624 <_malloc_r+0xa0>
 8006666:	bf00      	nop
 8006668:	200002c8 	.word	0x200002c8

0800666c <__ssputs_r>:
 800666c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006670:	688e      	ldr	r6, [r1, #8]
 8006672:	429e      	cmp	r6, r3
 8006674:	4682      	mov	sl, r0
 8006676:	460c      	mov	r4, r1
 8006678:	4690      	mov	r8, r2
 800667a:	461f      	mov	r7, r3
 800667c:	d838      	bhi.n	80066f0 <__ssputs_r+0x84>
 800667e:	898a      	ldrh	r2, [r1, #12]
 8006680:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006684:	d032      	beq.n	80066ec <__ssputs_r+0x80>
 8006686:	6825      	ldr	r5, [r4, #0]
 8006688:	6909      	ldr	r1, [r1, #16]
 800668a:	eba5 0901 	sub.w	r9, r5, r1
 800668e:	6965      	ldr	r5, [r4, #20]
 8006690:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006694:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006698:	3301      	adds	r3, #1
 800669a:	444b      	add	r3, r9
 800669c:	106d      	asrs	r5, r5, #1
 800669e:	429d      	cmp	r5, r3
 80066a0:	bf38      	it	cc
 80066a2:	461d      	movcc	r5, r3
 80066a4:	0553      	lsls	r3, r2, #21
 80066a6:	d531      	bpl.n	800670c <__ssputs_r+0xa0>
 80066a8:	4629      	mov	r1, r5
 80066aa:	f7ff ff6b 	bl	8006584 <_malloc_r>
 80066ae:	4606      	mov	r6, r0
 80066b0:	b950      	cbnz	r0, 80066c8 <__ssputs_r+0x5c>
 80066b2:	230c      	movs	r3, #12
 80066b4:	f8ca 3000 	str.w	r3, [sl]
 80066b8:	89a3      	ldrh	r3, [r4, #12]
 80066ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066be:	81a3      	strh	r3, [r4, #12]
 80066c0:	f04f 30ff 	mov.w	r0, #4294967295
 80066c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066c8:	6921      	ldr	r1, [r4, #16]
 80066ca:	464a      	mov	r2, r9
 80066cc:	f000 fcc2 	bl	8007054 <memcpy>
 80066d0:	89a3      	ldrh	r3, [r4, #12]
 80066d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80066d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066da:	81a3      	strh	r3, [r4, #12]
 80066dc:	6126      	str	r6, [r4, #16]
 80066de:	6165      	str	r5, [r4, #20]
 80066e0:	444e      	add	r6, r9
 80066e2:	eba5 0509 	sub.w	r5, r5, r9
 80066e6:	6026      	str	r6, [r4, #0]
 80066e8:	60a5      	str	r5, [r4, #8]
 80066ea:	463e      	mov	r6, r7
 80066ec:	42be      	cmp	r6, r7
 80066ee:	d900      	bls.n	80066f2 <__ssputs_r+0x86>
 80066f0:	463e      	mov	r6, r7
 80066f2:	6820      	ldr	r0, [r4, #0]
 80066f4:	4632      	mov	r2, r6
 80066f6:	4641      	mov	r1, r8
 80066f8:	f000 fcba 	bl	8007070 <memmove>
 80066fc:	68a3      	ldr	r3, [r4, #8]
 80066fe:	1b9b      	subs	r3, r3, r6
 8006700:	60a3      	str	r3, [r4, #8]
 8006702:	6823      	ldr	r3, [r4, #0]
 8006704:	4433      	add	r3, r6
 8006706:	6023      	str	r3, [r4, #0]
 8006708:	2000      	movs	r0, #0
 800670a:	e7db      	b.n	80066c4 <__ssputs_r+0x58>
 800670c:	462a      	mov	r2, r5
 800670e:	f000 fcd5 	bl	80070bc <_realloc_r>
 8006712:	4606      	mov	r6, r0
 8006714:	2800      	cmp	r0, #0
 8006716:	d1e1      	bne.n	80066dc <__ssputs_r+0x70>
 8006718:	6921      	ldr	r1, [r4, #16]
 800671a:	4650      	mov	r0, sl
 800671c:	f7ff fec6 	bl	80064ac <_free_r>
 8006720:	e7c7      	b.n	80066b2 <__ssputs_r+0x46>
	...

08006724 <_svfiprintf_r>:
 8006724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006728:	4698      	mov	r8, r3
 800672a:	898b      	ldrh	r3, [r1, #12]
 800672c:	061b      	lsls	r3, r3, #24
 800672e:	b09d      	sub	sp, #116	; 0x74
 8006730:	4607      	mov	r7, r0
 8006732:	460d      	mov	r5, r1
 8006734:	4614      	mov	r4, r2
 8006736:	d50e      	bpl.n	8006756 <_svfiprintf_r+0x32>
 8006738:	690b      	ldr	r3, [r1, #16]
 800673a:	b963      	cbnz	r3, 8006756 <_svfiprintf_r+0x32>
 800673c:	2140      	movs	r1, #64	; 0x40
 800673e:	f7ff ff21 	bl	8006584 <_malloc_r>
 8006742:	6028      	str	r0, [r5, #0]
 8006744:	6128      	str	r0, [r5, #16]
 8006746:	b920      	cbnz	r0, 8006752 <_svfiprintf_r+0x2e>
 8006748:	230c      	movs	r3, #12
 800674a:	603b      	str	r3, [r7, #0]
 800674c:	f04f 30ff 	mov.w	r0, #4294967295
 8006750:	e0d1      	b.n	80068f6 <_svfiprintf_r+0x1d2>
 8006752:	2340      	movs	r3, #64	; 0x40
 8006754:	616b      	str	r3, [r5, #20]
 8006756:	2300      	movs	r3, #0
 8006758:	9309      	str	r3, [sp, #36]	; 0x24
 800675a:	2320      	movs	r3, #32
 800675c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006760:	f8cd 800c 	str.w	r8, [sp, #12]
 8006764:	2330      	movs	r3, #48	; 0x30
 8006766:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006910 <_svfiprintf_r+0x1ec>
 800676a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800676e:	f04f 0901 	mov.w	r9, #1
 8006772:	4623      	mov	r3, r4
 8006774:	469a      	mov	sl, r3
 8006776:	f813 2b01 	ldrb.w	r2, [r3], #1
 800677a:	b10a      	cbz	r2, 8006780 <_svfiprintf_r+0x5c>
 800677c:	2a25      	cmp	r2, #37	; 0x25
 800677e:	d1f9      	bne.n	8006774 <_svfiprintf_r+0x50>
 8006780:	ebba 0b04 	subs.w	fp, sl, r4
 8006784:	d00b      	beq.n	800679e <_svfiprintf_r+0x7a>
 8006786:	465b      	mov	r3, fp
 8006788:	4622      	mov	r2, r4
 800678a:	4629      	mov	r1, r5
 800678c:	4638      	mov	r0, r7
 800678e:	f7ff ff6d 	bl	800666c <__ssputs_r>
 8006792:	3001      	adds	r0, #1
 8006794:	f000 80aa 	beq.w	80068ec <_svfiprintf_r+0x1c8>
 8006798:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800679a:	445a      	add	r2, fp
 800679c:	9209      	str	r2, [sp, #36]	; 0x24
 800679e:	f89a 3000 	ldrb.w	r3, [sl]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	f000 80a2 	beq.w	80068ec <_svfiprintf_r+0x1c8>
 80067a8:	2300      	movs	r3, #0
 80067aa:	f04f 32ff 	mov.w	r2, #4294967295
 80067ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80067b2:	f10a 0a01 	add.w	sl, sl, #1
 80067b6:	9304      	str	r3, [sp, #16]
 80067b8:	9307      	str	r3, [sp, #28]
 80067ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80067be:	931a      	str	r3, [sp, #104]	; 0x68
 80067c0:	4654      	mov	r4, sl
 80067c2:	2205      	movs	r2, #5
 80067c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067c8:	4851      	ldr	r0, [pc, #324]	; (8006910 <_svfiprintf_r+0x1ec>)
 80067ca:	f7f9 fd19 	bl	8000200 <memchr>
 80067ce:	9a04      	ldr	r2, [sp, #16]
 80067d0:	b9d8      	cbnz	r0, 800680a <_svfiprintf_r+0xe6>
 80067d2:	06d0      	lsls	r0, r2, #27
 80067d4:	bf44      	itt	mi
 80067d6:	2320      	movmi	r3, #32
 80067d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80067dc:	0711      	lsls	r1, r2, #28
 80067de:	bf44      	itt	mi
 80067e0:	232b      	movmi	r3, #43	; 0x2b
 80067e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80067e6:	f89a 3000 	ldrb.w	r3, [sl]
 80067ea:	2b2a      	cmp	r3, #42	; 0x2a
 80067ec:	d015      	beq.n	800681a <_svfiprintf_r+0xf6>
 80067ee:	9a07      	ldr	r2, [sp, #28]
 80067f0:	4654      	mov	r4, sl
 80067f2:	2000      	movs	r0, #0
 80067f4:	f04f 0c0a 	mov.w	ip, #10
 80067f8:	4621      	mov	r1, r4
 80067fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067fe:	3b30      	subs	r3, #48	; 0x30
 8006800:	2b09      	cmp	r3, #9
 8006802:	d94e      	bls.n	80068a2 <_svfiprintf_r+0x17e>
 8006804:	b1b0      	cbz	r0, 8006834 <_svfiprintf_r+0x110>
 8006806:	9207      	str	r2, [sp, #28]
 8006808:	e014      	b.n	8006834 <_svfiprintf_r+0x110>
 800680a:	eba0 0308 	sub.w	r3, r0, r8
 800680e:	fa09 f303 	lsl.w	r3, r9, r3
 8006812:	4313      	orrs	r3, r2
 8006814:	9304      	str	r3, [sp, #16]
 8006816:	46a2      	mov	sl, r4
 8006818:	e7d2      	b.n	80067c0 <_svfiprintf_r+0x9c>
 800681a:	9b03      	ldr	r3, [sp, #12]
 800681c:	1d19      	adds	r1, r3, #4
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	9103      	str	r1, [sp, #12]
 8006822:	2b00      	cmp	r3, #0
 8006824:	bfbb      	ittet	lt
 8006826:	425b      	neglt	r3, r3
 8006828:	f042 0202 	orrlt.w	r2, r2, #2
 800682c:	9307      	strge	r3, [sp, #28]
 800682e:	9307      	strlt	r3, [sp, #28]
 8006830:	bfb8      	it	lt
 8006832:	9204      	strlt	r2, [sp, #16]
 8006834:	7823      	ldrb	r3, [r4, #0]
 8006836:	2b2e      	cmp	r3, #46	; 0x2e
 8006838:	d10c      	bne.n	8006854 <_svfiprintf_r+0x130>
 800683a:	7863      	ldrb	r3, [r4, #1]
 800683c:	2b2a      	cmp	r3, #42	; 0x2a
 800683e:	d135      	bne.n	80068ac <_svfiprintf_r+0x188>
 8006840:	9b03      	ldr	r3, [sp, #12]
 8006842:	1d1a      	adds	r2, r3, #4
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	9203      	str	r2, [sp, #12]
 8006848:	2b00      	cmp	r3, #0
 800684a:	bfb8      	it	lt
 800684c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006850:	3402      	adds	r4, #2
 8006852:	9305      	str	r3, [sp, #20]
 8006854:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006920 <_svfiprintf_r+0x1fc>
 8006858:	7821      	ldrb	r1, [r4, #0]
 800685a:	2203      	movs	r2, #3
 800685c:	4650      	mov	r0, sl
 800685e:	f7f9 fccf 	bl	8000200 <memchr>
 8006862:	b140      	cbz	r0, 8006876 <_svfiprintf_r+0x152>
 8006864:	2340      	movs	r3, #64	; 0x40
 8006866:	eba0 000a 	sub.w	r0, r0, sl
 800686a:	fa03 f000 	lsl.w	r0, r3, r0
 800686e:	9b04      	ldr	r3, [sp, #16]
 8006870:	4303      	orrs	r3, r0
 8006872:	3401      	adds	r4, #1
 8006874:	9304      	str	r3, [sp, #16]
 8006876:	f814 1b01 	ldrb.w	r1, [r4], #1
 800687a:	4826      	ldr	r0, [pc, #152]	; (8006914 <_svfiprintf_r+0x1f0>)
 800687c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006880:	2206      	movs	r2, #6
 8006882:	f7f9 fcbd 	bl	8000200 <memchr>
 8006886:	2800      	cmp	r0, #0
 8006888:	d038      	beq.n	80068fc <_svfiprintf_r+0x1d8>
 800688a:	4b23      	ldr	r3, [pc, #140]	; (8006918 <_svfiprintf_r+0x1f4>)
 800688c:	bb1b      	cbnz	r3, 80068d6 <_svfiprintf_r+0x1b2>
 800688e:	9b03      	ldr	r3, [sp, #12]
 8006890:	3307      	adds	r3, #7
 8006892:	f023 0307 	bic.w	r3, r3, #7
 8006896:	3308      	adds	r3, #8
 8006898:	9303      	str	r3, [sp, #12]
 800689a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800689c:	4433      	add	r3, r6
 800689e:	9309      	str	r3, [sp, #36]	; 0x24
 80068a0:	e767      	b.n	8006772 <_svfiprintf_r+0x4e>
 80068a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80068a6:	460c      	mov	r4, r1
 80068a8:	2001      	movs	r0, #1
 80068aa:	e7a5      	b.n	80067f8 <_svfiprintf_r+0xd4>
 80068ac:	2300      	movs	r3, #0
 80068ae:	3401      	adds	r4, #1
 80068b0:	9305      	str	r3, [sp, #20]
 80068b2:	4619      	mov	r1, r3
 80068b4:	f04f 0c0a 	mov.w	ip, #10
 80068b8:	4620      	mov	r0, r4
 80068ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068be:	3a30      	subs	r2, #48	; 0x30
 80068c0:	2a09      	cmp	r2, #9
 80068c2:	d903      	bls.n	80068cc <_svfiprintf_r+0x1a8>
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d0c5      	beq.n	8006854 <_svfiprintf_r+0x130>
 80068c8:	9105      	str	r1, [sp, #20]
 80068ca:	e7c3      	b.n	8006854 <_svfiprintf_r+0x130>
 80068cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80068d0:	4604      	mov	r4, r0
 80068d2:	2301      	movs	r3, #1
 80068d4:	e7f0      	b.n	80068b8 <_svfiprintf_r+0x194>
 80068d6:	ab03      	add	r3, sp, #12
 80068d8:	9300      	str	r3, [sp, #0]
 80068da:	462a      	mov	r2, r5
 80068dc:	4b0f      	ldr	r3, [pc, #60]	; (800691c <_svfiprintf_r+0x1f8>)
 80068de:	a904      	add	r1, sp, #16
 80068e0:	4638      	mov	r0, r7
 80068e2:	f3af 8000 	nop.w
 80068e6:	1c42      	adds	r2, r0, #1
 80068e8:	4606      	mov	r6, r0
 80068ea:	d1d6      	bne.n	800689a <_svfiprintf_r+0x176>
 80068ec:	89ab      	ldrh	r3, [r5, #12]
 80068ee:	065b      	lsls	r3, r3, #25
 80068f0:	f53f af2c 	bmi.w	800674c <_svfiprintf_r+0x28>
 80068f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80068f6:	b01d      	add	sp, #116	; 0x74
 80068f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068fc:	ab03      	add	r3, sp, #12
 80068fe:	9300      	str	r3, [sp, #0]
 8006900:	462a      	mov	r2, r5
 8006902:	4b06      	ldr	r3, [pc, #24]	; (800691c <_svfiprintf_r+0x1f8>)
 8006904:	a904      	add	r1, sp, #16
 8006906:	4638      	mov	r0, r7
 8006908:	f000 f9d4 	bl	8006cb4 <_printf_i>
 800690c:	e7eb      	b.n	80068e6 <_svfiprintf_r+0x1c2>
 800690e:	bf00      	nop
 8006910:	08007324 	.word	0x08007324
 8006914:	0800732e 	.word	0x0800732e
 8006918:	00000000 	.word	0x00000000
 800691c:	0800666d 	.word	0x0800666d
 8006920:	0800732a 	.word	0x0800732a

08006924 <__sfputc_r>:
 8006924:	6893      	ldr	r3, [r2, #8]
 8006926:	3b01      	subs	r3, #1
 8006928:	2b00      	cmp	r3, #0
 800692a:	b410      	push	{r4}
 800692c:	6093      	str	r3, [r2, #8]
 800692e:	da08      	bge.n	8006942 <__sfputc_r+0x1e>
 8006930:	6994      	ldr	r4, [r2, #24]
 8006932:	42a3      	cmp	r3, r4
 8006934:	db01      	blt.n	800693a <__sfputc_r+0x16>
 8006936:	290a      	cmp	r1, #10
 8006938:	d103      	bne.n	8006942 <__sfputc_r+0x1e>
 800693a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800693e:	f7ff bad5 	b.w	8005eec <__swbuf_r>
 8006942:	6813      	ldr	r3, [r2, #0]
 8006944:	1c58      	adds	r0, r3, #1
 8006946:	6010      	str	r0, [r2, #0]
 8006948:	7019      	strb	r1, [r3, #0]
 800694a:	4608      	mov	r0, r1
 800694c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006950:	4770      	bx	lr

08006952 <__sfputs_r>:
 8006952:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006954:	4606      	mov	r6, r0
 8006956:	460f      	mov	r7, r1
 8006958:	4614      	mov	r4, r2
 800695a:	18d5      	adds	r5, r2, r3
 800695c:	42ac      	cmp	r4, r5
 800695e:	d101      	bne.n	8006964 <__sfputs_r+0x12>
 8006960:	2000      	movs	r0, #0
 8006962:	e007      	b.n	8006974 <__sfputs_r+0x22>
 8006964:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006968:	463a      	mov	r2, r7
 800696a:	4630      	mov	r0, r6
 800696c:	f7ff ffda 	bl	8006924 <__sfputc_r>
 8006970:	1c43      	adds	r3, r0, #1
 8006972:	d1f3      	bne.n	800695c <__sfputs_r+0xa>
 8006974:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006978 <_vfiprintf_r>:
 8006978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800697c:	460d      	mov	r5, r1
 800697e:	b09d      	sub	sp, #116	; 0x74
 8006980:	4614      	mov	r4, r2
 8006982:	4698      	mov	r8, r3
 8006984:	4606      	mov	r6, r0
 8006986:	b118      	cbz	r0, 8006990 <_vfiprintf_r+0x18>
 8006988:	6983      	ldr	r3, [r0, #24]
 800698a:	b90b      	cbnz	r3, 8006990 <_vfiprintf_r+0x18>
 800698c:	f7ff fc88 	bl	80062a0 <__sinit>
 8006990:	4b89      	ldr	r3, [pc, #548]	; (8006bb8 <_vfiprintf_r+0x240>)
 8006992:	429d      	cmp	r5, r3
 8006994:	d11b      	bne.n	80069ce <_vfiprintf_r+0x56>
 8006996:	6875      	ldr	r5, [r6, #4]
 8006998:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800699a:	07d9      	lsls	r1, r3, #31
 800699c:	d405      	bmi.n	80069aa <_vfiprintf_r+0x32>
 800699e:	89ab      	ldrh	r3, [r5, #12]
 80069a0:	059a      	lsls	r2, r3, #22
 80069a2:	d402      	bmi.n	80069aa <_vfiprintf_r+0x32>
 80069a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80069a6:	f7ff fd19 	bl	80063dc <__retarget_lock_acquire_recursive>
 80069aa:	89ab      	ldrh	r3, [r5, #12]
 80069ac:	071b      	lsls	r3, r3, #28
 80069ae:	d501      	bpl.n	80069b4 <_vfiprintf_r+0x3c>
 80069b0:	692b      	ldr	r3, [r5, #16]
 80069b2:	b9eb      	cbnz	r3, 80069f0 <_vfiprintf_r+0x78>
 80069b4:	4629      	mov	r1, r5
 80069b6:	4630      	mov	r0, r6
 80069b8:	f7ff faea 	bl	8005f90 <__swsetup_r>
 80069bc:	b1c0      	cbz	r0, 80069f0 <_vfiprintf_r+0x78>
 80069be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80069c0:	07dc      	lsls	r4, r3, #31
 80069c2:	d50e      	bpl.n	80069e2 <_vfiprintf_r+0x6a>
 80069c4:	f04f 30ff 	mov.w	r0, #4294967295
 80069c8:	b01d      	add	sp, #116	; 0x74
 80069ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069ce:	4b7b      	ldr	r3, [pc, #492]	; (8006bbc <_vfiprintf_r+0x244>)
 80069d0:	429d      	cmp	r5, r3
 80069d2:	d101      	bne.n	80069d8 <_vfiprintf_r+0x60>
 80069d4:	68b5      	ldr	r5, [r6, #8]
 80069d6:	e7df      	b.n	8006998 <_vfiprintf_r+0x20>
 80069d8:	4b79      	ldr	r3, [pc, #484]	; (8006bc0 <_vfiprintf_r+0x248>)
 80069da:	429d      	cmp	r5, r3
 80069dc:	bf08      	it	eq
 80069de:	68f5      	ldreq	r5, [r6, #12]
 80069e0:	e7da      	b.n	8006998 <_vfiprintf_r+0x20>
 80069e2:	89ab      	ldrh	r3, [r5, #12]
 80069e4:	0598      	lsls	r0, r3, #22
 80069e6:	d4ed      	bmi.n	80069c4 <_vfiprintf_r+0x4c>
 80069e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80069ea:	f7ff fcf8 	bl	80063de <__retarget_lock_release_recursive>
 80069ee:	e7e9      	b.n	80069c4 <_vfiprintf_r+0x4c>
 80069f0:	2300      	movs	r3, #0
 80069f2:	9309      	str	r3, [sp, #36]	; 0x24
 80069f4:	2320      	movs	r3, #32
 80069f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80069fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80069fe:	2330      	movs	r3, #48	; 0x30
 8006a00:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006bc4 <_vfiprintf_r+0x24c>
 8006a04:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006a08:	f04f 0901 	mov.w	r9, #1
 8006a0c:	4623      	mov	r3, r4
 8006a0e:	469a      	mov	sl, r3
 8006a10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a14:	b10a      	cbz	r2, 8006a1a <_vfiprintf_r+0xa2>
 8006a16:	2a25      	cmp	r2, #37	; 0x25
 8006a18:	d1f9      	bne.n	8006a0e <_vfiprintf_r+0x96>
 8006a1a:	ebba 0b04 	subs.w	fp, sl, r4
 8006a1e:	d00b      	beq.n	8006a38 <_vfiprintf_r+0xc0>
 8006a20:	465b      	mov	r3, fp
 8006a22:	4622      	mov	r2, r4
 8006a24:	4629      	mov	r1, r5
 8006a26:	4630      	mov	r0, r6
 8006a28:	f7ff ff93 	bl	8006952 <__sfputs_r>
 8006a2c:	3001      	adds	r0, #1
 8006a2e:	f000 80aa 	beq.w	8006b86 <_vfiprintf_r+0x20e>
 8006a32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a34:	445a      	add	r2, fp
 8006a36:	9209      	str	r2, [sp, #36]	; 0x24
 8006a38:	f89a 3000 	ldrb.w	r3, [sl]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	f000 80a2 	beq.w	8006b86 <_vfiprintf_r+0x20e>
 8006a42:	2300      	movs	r3, #0
 8006a44:	f04f 32ff 	mov.w	r2, #4294967295
 8006a48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a4c:	f10a 0a01 	add.w	sl, sl, #1
 8006a50:	9304      	str	r3, [sp, #16]
 8006a52:	9307      	str	r3, [sp, #28]
 8006a54:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006a58:	931a      	str	r3, [sp, #104]	; 0x68
 8006a5a:	4654      	mov	r4, sl
 8006a5c:	2205      	movs	r2, #5
 8006a5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a62:	4858      	ldr	r0, [pc, #352]	; (8006bc4 <_vfiprintf_r+0x24c>)
 8006a64:	f7f9 fbcc 	bl	8000200 <memchr>
 8006a68:	9a04      	ldr	r2, [sp, #16]
 8006a6a:	b9d8      	cbnz	r0, 8006aa4 <_vfiprintf_r+0x12c>
 8006a6c:	06d1      	lsls	r1, r2, #27
 8006a6e:	bf44      	itt	mi
 8006a70:	2320      	movmi	r3, #32
 8006a72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a76:	0713      	lsls	r3, r2, #28
 8006a78:	bf44      	itt	mi
 8006a7a:	232b      	movmi	r3, #43	; 0x2b
 8006a7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a80:	f89a 3000 	ldrb.w	r3, [sl]
 8006a84:	2b2a      	cmp	r3, #42	; 0x2a
 8006a86:	d015      	beq.n	8006ab4 <_vfiprintf_r+0x13c>
 8006a88:	9a07      	ldr	r2, [sp, #28]
 8006a8a:	4654      	mov	r4, sl
 8006a8c:	2000      	movs	r0, #0
 8006a8e:	f04f 0c0a 	mov.w	ip, #10
 8006a92:	4621      	mov	r1, r4
 8006a94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a98:	3b30      	subs	r3, #48	; 0x30
 8006a9a:	2b09      	cmp	r3, #9
 8006a9c:	d94e      	bls.n	8006b3c <_vfiprintf_r+0x1c4>
 8006a9e:	b1b0      	cbz	r0, 8006ace <_vfiprintf_r+0x156>
 8006aa0:	9207      	str	r2, [sp, #28]
 8006aa2:	e014      	b.n	8006ace <_vfiprintf_r+0x156>
 8006aa4:	eba0 0308 	sub.w	r3, r0, r8
 8006aa8:	fa09 f303 	lsl.w	r3, r9, r3
 8006aac:	4313      	orrs	r3, r2
 8006aae:	9304      	str	r3, [sp, #16]
 8006ab0:	46a2      	mov	sl, r4
 8006ab2:	e7d2      	b.n	8006a5a <_vfiprintf_r+0xe2>
 8006ab4:	9b03      	ldr	r3, [sp, #12]
 8006ab6:	1d19      	adds	r1, r3, #4
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	9103      	str	r1, [sp, #12]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	bfbb      	ittet	lt
 8006ac0:	425b      	neglt	r3, r3
 8006ac2:	f042 0202 	orrlt.w	r2, r2, #2
 8006ac6:	9307      	strge	r3, [sp, #28]
 8006ac8:	9307      	strlt	r3, [sp, #28]
 8006aca:	bfb8      	it	lt
 8006acc:	9204      	strlt	r2, [sp, #16]
 8006ace:	7823      	ldrb	r3, [r4, #0]
 8006ad0:	2b2e      	cmp	r3, #46	; 0x2e
 8006ad2:	d10c      	bne.n	8006aee <_vfiprintf_r+0x176>
 8006ad4:	7863      	ldrb	r3, [r4, #1]
 8006ad6:	2b2a      	cmp	r3, #42	; 0x2a
 8006ad8:	d135      	bne.n	8006b46 <_vfiprintf_r+0x1ce>
 8006ada:	9b03      	ldr	r3, [sp, #12]
 8006adc:	1d1a      	adds	r2, r3, #4
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	9203      	str	r2, [sp, #12]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	bfb8      	it	lt
 8006ae6:	f04f 33ff 	movlt.w	r3, #4294967295
 8006aea:	3402      	adds	r4, #2
 8006aec:	9305      	str	r3, [sp, #20]
 8006aee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006bd4 <_vfiprintf_r+0x25c>
 8006af2:	7821      	ldrb	r1, [r4, #0]
 8006af4:	2203      	movs	r2, #3
 8006af6:	4650      	mov	r0, sl
 8006af8:	f7f9 fb82 	bl	8000200 <memchr>
 8006afc:	b140      	cbz	r0, 8006b10 <_vfiprintf_r+0x198>
 8006afe:	2340      	movs	r3, #64	; 0x40
 8006b00:	eba0 000a 	sub.w	r0, r0, sl
 8006b04:	fa03 f000 	lsl.w	r0, r3, r0
 8006b08:	9b04      	ldr	r3, [sp, #16]
 8006b0a:	4303      	orrs	r3, r0
 8006b0c:	3401      	adds	r4, #1
 8006b0e:	9304      	str	r3, [sp, #16]
 8006b10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b14:	482c      	ldr	r0, [pc, #176]	; (8006bc8 <_vfiprintf_r+0x250>)
 8006b16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006b1a:	2206      	movs	r2, #6
 8006b1c:	f7f9 fb70 	bl	8000200 <memchr>
 8006b20:	2800      	cmp	r0, #0
 8006b22:	d03f      	beq.n	8006ba4 <_vfiprintf_r+0x22c>
 8006b24:	4b29      	ldr	r3, [pc, #164]	; (8006bcc <_vfiprintf_r+0x254>)
 8006b26:	bb1b      	cbnz	r3, 8006b70 <_vfiprintf_r+0x1f8>
 8006b28:	9b03      	ldr	r3, [sp, #12]
 8006b2a:	3307      	adds	r3, #7
 8006b2c:	f023 0307 	bic.w	r3, r3, #7
 8006b30:	3308      	adds	r3, #8
 8006b32:	9303      	str	r3, [sp, #12]
 8006b34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b36:	443b      	add	r3, r7
 8006b38:	9309      	str	r3, [sp, #36]	; 0x24
 8006b3a:	e767      	b.n	8006a0c <_vfiprintf_r+0x94>
 8006b3c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b40:	460c      	mov	r4, r1
 8006b42:	2001      	movs	r0, #1
 8006b44:	e7a5      	b.n	8006a92 <_vfiprintf_r+0x11a>
 8006b46:	2300      	movs	r3, #0
 8006b48:	3401      	adds	r4, #1
 8006b4a:	9305      	str	r3, [sp, #20]
 8006b4c:	4619      	mov	r1, r3
 8006b4e:	f04f 0c0a 	mov.w	ip, #10
 8006b52:	4620      	mov	r0, r4
 8006b54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b58:	3a30      	subs	r2, #48	; 0x30
 8006b5a:	2a09      	cmp	r2, #9
 8006b5c:	d903      	bls.n	8006b66 <_vfiprintf_r+0x1ee>
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d0c5      	beq.n	8006aee <_vfiprintf_r+0x176>
 8006b62:	9105      	str	r1, [sp, #20]
 8006b64:	e7c3      	b.n	8006aee <_vfiprintf_r+0x176>
 8006b66:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b6a:	4604      	mov	r4, r0
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	e7f0      	b.n	8006b52 <_vfiprintf_r+0x1da>
 8006b70:	ab03      	add	r3, sp, #12
 8006b72:	9300      	str	r3, [sp, #0]
 8006b74:	462a      	mov	r2, r5
 8006b76:	4b16      	ldr	r3, [pc, #88]	; (8006bd0 <_vfiprintf_r+0x258>)
 8006b78:	a904      	add	r1, sp, #16
 8006b7a:	4630      	mov	r0, r6
 8006b7c:	f3af 8000 	nop.w
 8006b80:	4607      	mov	r7, r0
 8006b82:	1c78      	adds	r0, r7, #1
 8006b84:	d1d6      	bne.n	8006b34 <_vfiprintf_r+0x1bc>
 8006b86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b88:	07d9      	lsls	r1, r3, #31
 8006b8a:	d405      	bmi.n	8006b98 <_vfiprintf_r+0x220>
 8006b8c:	89ab      	ldrh	r3, [r5, #12]
 8006b8e:	059a      	lsls	r2, r3, #22
 8006b90:	d402      	bmi.n	8006b98 <_vfiprintf_r+0x220>
 8006b92:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b94:	f7ff fc23 	bl	80063de <__retarget_lock_release_recursive>
 8006b98:	89ab      	ldrh	r3, [r5, #12]
 8006b9a:	065b      	lsls	r3, r3, #25
 8006b9c:	f53f af12 	bmi.w	80069c4 <_vfiprintf_r+0x4c>
 8006ba0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006ba2:	e711      	b.n	80069c8 <_vfiprintf_r+0x50>
 8006ba4:	ab03      	add	r3, sp, #12
 8006ba6:	9300      	str	r3, [sp, #0]
 8006ba8:	462a      	mov	r2, r5
 8006baa:	4b09      	ldr	r3, [pc, #36]	; (8006bd0 <_vfiprintf_r+0x258>)
 8006bac:	a904      	add	r1, sp, #16
 8006bae:	4630      	mov	r0, r6
 8006bb0:	f000 f880 	bl	8006cb4 <_printf_i>
 8006bb4:	e7e4      	b.n	8006b80 <_vfiprintf_r+0x208>
 8006bb6:	bf00      	nop
 8006bb8:	080072e4 	.word	0x080072e4
 8006bbc:	08007304 	.word	0x08007304
 8006bc0:	080072c4 	.word	0x080072c4
 8006bc4:	08007324 	.word	0x08007324
 8006bc8:	0800732e 	.word	0x0800732e
 8006bcc:	00000000 	.word	0x00000000
 8006bd0:	08006953 	.word	0x08006953
 8006bd4:	0800732a 	.word	0x0800732a

08006bd8 <_printf_common>:
 8006bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bdc:	4616      	mov	r6, r2
 8006bde:	4699      	mov	r9, r3
 8006be0:	688a      	ldr	r2, [r1, #8]
 8006be2:	690b      	ldr	r3, [r1, #16]
 8006be4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006be8:	4293      	cmp	r3, r2
 8006bea:	bfb8      	it	lt
 8006bec:	4613      	movlt	r3, r2
 8006bee:	6033      	str	r3, [r6, #0]
 8006bf0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006bf4:	4607      	mov	r7, r0
 8006bf6:	460c      	mov	r4, r1
 8006bf8:	b10a      	cbz	r2, 8006bfe <_printf_common+0x26>
 8006bfa:	3301      	adds	r3, #1
 8006bfc:	6033      	str	r3, [r6, #0]
 8006bfe:	6823      	ldr	r3, [r4, #0]
 8006c00:	0699      	lsls	r1, r3, #26
 8006c02:	bf42      	ittt	mi
 8006c04:	6833      	ldrmi	r3, [r6, #0]
 8006c06:	3302      	addmi	r3, #2
 8006c08:	6033      	strmi	r3, [r6, #0]
 8006c0a:	6825      	ldr	r5, [r4, #0]
 8006c0c:	f015 0506 	ands.w	r5, r5, #6
 8006c10:	d106      	bne.n	8006c20 <_printf_common+0x48>
 8006c12:	f104 0a19 	add.w	sl, r4, #25
 8006c16:	68e3      	ldr	r3, [r4, #12]
 8006c18:	6832      	ldr	r2, [r6, #0]
 8006c1a:	1a9b      	subs	r3, r3, r2
 8006c1c:	42ab      	cmp	r3, r5
 8006c1e:	dc26      	bgt.n	8006c6e <_printf_common+0x96>
 8006c20:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006c24:	1e13      	subs	r3, r2, #0
 8006c26:	6822      	ldr	r2, [r4, #0]
 8006c28:	bf18      	it	ne
 8006c2a:	2301      	movne	r3, #1
 8006c2c:	0692      	lsls	r2, r2, #26
 8006c2e:	d42b      	bmi.n	8006c88 <_printf_common+0xb0>
 8006c30:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c34:	4649      	mov	r1, r9
 8006c36:	4638      	mov	r0, r7
 8006c38:	47c0      	blx	r8
 8006c3a:	3001      	adds	r0, #1
 8006c3c:	d01e      	beq.n	8006c7c <_printf_common+0xa4>
 8006c3e:	6823      	ldr	r3, [r4, #0]
 8006c40:	68e5      	ldr	r5, [r4, #12]
 8006c42:	6832      	ldr	r2, [r6, #0]
 8006c44:	f003 0306 	and.w	r3, r3, #6
 8006c48:	2b04      	cmp	r3, #4
 8006c4a:	bf08      	it	eq
 8006c4c:	1aad      	subeq	r5, r5, r2
 8006c4e:	68a3      	ldr	r3, [r4, #8]
 8006c50:	6922      	ldr	r2, [r4, #16]
 8006c52:	bf0c      	ite	eq
 8006c54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c58:	2500      	movne	r5, #0
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	bfc4      	itt	gt
 8006c5e:	1a9b      	subgt	r3, r3, r2
 8006c60:	18ed      	addgt	r5, r5, r3
 8006c62:	2600      	movs	r6, #0
 8006c64:	341a      	adds	r4, #26
 8006c66:	42b5      	cmp	r5, r6
 8006c68:	d11a      	bne.n	8006ca0 <_printf_common+0xc8>
 8006c6a:	2000      	movs	r0, #0
 8006c6c:	e008      	b.n	8006c80 <_printf_common+0xa8>
 8006c6e:	2301      	movs	r3, #1
 8006c70:	4652      	mov	r2, sl
 8006c72:	4649      	mov	r1, r9
 8006c74:	4638      	mov	r0, r7
 8006c76:	47c0      	blx	r8
 8006c78:	3001      	adds	r0, #1
 8006c7a:	d103      	bne.n	8006c84 <_printf_common+0xac>
 8006c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c84:	3501      	adds	r5, #1
 8006c86:	e7c6      	b.n	8006c16 <_printf_common+0x3e>
 8006c88:	18e1      	adds	r1, r4, r3
 8006c8a:	1c5a      	adds	r2, r3, #1
 8006c8c:	2030      	movs	r0, #48	; 0x30
 8006c8e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006c92:	4422      	add	r2, r4
 8006c94:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006c98:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006c9c:	3302      	adds	r3, #2
 8006c9e:	e7c7      	b.n	8006c30 <_printf_common+0x58>
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	4622      	mov	r2, r4
 8006ca4:	4649      	mov	r1, r9
 8006ca6:	4638      	mov	r0, r7
 8006ca8:	47c0      	blx	r8
 8006caa:	3001      	adds	r0, #1
 8006cac:	d0e6      	beq.n	8006c7c <_printf_common+0xa4>
 8006cae:	3601      	adds	r6, #1
 8006cb0:	e7d9      	b.n	8006c66 <_printf_common+0x8e>
	...

08006cb4 <_printf_i>:
 8006cb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cb8:	7e0f      	ldrb	r7, [r1, #24]
 8006cba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006cbc:	2f78      	cmp	r7, #120	; 0x78
 8006cbe:	4691      	mov	r9, r2
 8006cc0:	4680      	mov	r8, r0
 8006cc2:	460c      	mov	r4, r1
 8006cc4:	469a      	mov	sl, r3
 8006cc6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006cca:	d807      	bhi.n	8006cdc <_printf_i+0x28>
 8006ccc:	2f62      	cmp	r7, #98	; 0x62
 8006cce:	d80a      	bhi.n	8006ce6 <_printf_i+0x32>
 8006cd0:	2f00      	cmp	r7, #0
 8006cd2:	f000 80d8 	beq.w	8006e86 <_printf_i+0x1d2>
 8006cd6:	2f58      	cmp	r7, #88	; 0x58
 8006cd8:	f000 80a3 	beq.w	8006e22 <_printf_i+0x16e>
 8006cdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ce0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006ce4:	e03a      	b.n	8006d5c <_printf_i+0xa8>
 8006ce6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006cea:	2b15      	cmp	r3, #21
 8006cec:	d8f6      	bhi.n	8006cdc <_printf_i+0x28>
 8006cee:	a101      	add	r1, pc, #4	; (adr r1, 8006cf4 <_printf_i+0x40>)
 8006cf0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006cf4:	08006d4d 	.word	0x08006d4d
 8006cf8:	08006d61 	.word	0x08006d61
 8006cfc:	08006cdd 	.word	0x08006cdd
 8006d00:	08006cdd 	.word	0x08006cdd
 8006d04:	08006cdd 	.word	0x08006cdd
 8006d08:	08006cdd 	.word	0x08006cdd
 8006d0c:	08006d61 	.word	0x08006d61
 8006d10:	08006cdd 	.word	0x08006cdd
 8006d14:	08006cdd 	.word	0x08006cdd
 8006d18:	08006cdd 	.word	0x08006cdd
 8006d1c:	08006cdd 	.word	0x08006cdd
 8006d20:	08006e6d 	.word	0x08006e6d
 8006d24:	08006d91 	.word	0x08006d91
 8006d28:	08006e4f 	.word	0x08006e4f
 8006d2c:	08006cdd 	.word	0x08006cdd
 8006d30:	08006cdd 	.word	0x08006cdd
 8006d34:	08006e8f 	.word	0x08006e8f
 8006d38:	08006cdd 	.word	0x08006cdd
 8006d3c:	08006d91 	.word	0x08006d91
 8006d40:	08006cdd 	.word	0x08006cdd
 8006d44:	08006cdd 	.word	0x08006cdd
 8006d48:	08006e57 	.word	0x08006e57
 8006d4c:	682b      	ldr	r3, [r5, #0]
 8006d4e:	1d1a      	adds	r2, r3, #4
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	602a      	str	r2, [r5, #0]
 8006d54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	e0a3      	b.n	8006ea8 <_printf_i+0x1f4>
 8006d60:	6820      	ldr	r0, [r4, #0]
 8006d62:	6829      	ldr	r1, [r5, #0]
 8006d64:	0606      	lsls	r6, r0, #24
 8006d66:	f101 0304 	add.w	r3, r1, #4
 8006d6a:	d50a      	bpl.n	8006d82 <_printf_i+0xce>
 8006d6c:	680e      	ldr	r6, [r1, #0]
 8006d6e:	602b      	str	r3, [r5, #0]
 8006d70:	2e00      	cmp	r6, #0
 8006d72:	da03      	bge.n	8006d7c <_printf_i+0xc8>
 8006d74:	232d      	movs	r3, #45	; 0x2d
 8006d76:	4276      	negs	r6, r6
 8006d78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d7c:	485e      	ldr	r0, [pc, #376]	; (8006ef8 <_printf_i+0x244>)
 8006d7e:	230a      	movs	r3, #10
 8006d80:	e019      	b.n	8006db6 <_printf_i+0x102>
 8006d82:	680e      	ldr	r6, [r1, #0]
 8006d84:	602b      	str	r3, [r5, #0]
 8006d86:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006d8a:	bf18      	it	ne
 8006d8c:	b236      	sxthne	r6, r6
 8006d8e:	e7ef      	b.n	8006d70 <_printf_i+0xbc>
 8006d90:	682b      	ldr	r3, [r5, #0]
 8006d92:	6820      	ldr	r0, [r4, #0]
 8006d94:	1d19      	adds	r1, r3, #4
 8006d96:	6029      	str	r1, [r5, #0]
 8006d98:	0601      	lsls	r1, r0, #24
 8006d9a:	d501      	bpl.n	8006da0 <_printf_i+0xec>
 8006d9c:	681e      	ldr	r6, [r3, #0]
 8006d9e:	e002      	b.n	8006da6 <_printf_i+0xf2>
 8006da0:	0646      	lsls	r6, r0, #25
 8006da2:	d5fb      	bpl.n	8006d9c <_printf_i+0xe8>
 8006da4:	881e      	ldrh	r6, [r3, #0]
 8006da6:	4854      	ldr	r0, [pc, #336]	; (8006ef8 <_printf_i+0x244>)
 8006da8:	2f6f      	cmp	r7, #111	; 0x6f
 8006daa:	bf0c      	ite	eq
 8006dac:	2308      	moveq	r3, #8
 8006dae:	230a      	movne	r3, #10
 8006db0:	2100      	movs	r1, #0
 8006db2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006db6:	6865      	ldr	r5, [r4, #4]
 8006db8:	60a5      	str	r5, [r4, #8]
 8006dba:	2d00      	cmp	r5, #0
 8006dbc:	bfa2      	ittt	ge
 8006dbe:	6821      	ldrge	r1, [r4, #0]
 8006dc0:	f021 0104 	bicge.w	r1, r1, #4
 8006dc4:	6021      	strge	r1, [r4, #0]
 8006dc6:	b90e      	cbnz	r6, 8006dcc <_printf_i+0x118>
 8006dc8:	2d00      	cmp	r5, #0
 8006dca:	d04d      	beq.n	8006e68 <_printf_i+0x1b4>
 8006dcc:	4615      	mov	r5, r2
 8006dce:	fbb6 f1f3 	udiv	r1, r6, r3
 8006dd2:	fb03 6711 	mls	r7, r3, r1, r6
 8006dd6:	5dc7      	ldrb	r7, [r0, r7]
 8006dd8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006ddc:	4637      	mov	r7, r6
 8006dde:	42bb      	cmp	r3, r7
 8006de0:	460e      	mov	r6, r1
 8006de2:	d9f4      	bls.n	8006dce <_printf_i+0x11a>
 8006de4:	2b08      	cmp	r3, #8
 8006de6:	d10b      	bne.n	8006e00 <_printf_i+0x14c>
 8006de8:	6823      	ldr	r3, [r4, #0]
 8006dea:	07de      	lsls	r6, r3, #31
 8006dec:	d508      	bpl.n	8006e00 <_printf_i+0x14c>
 8006dee:	6923      	ldr	r3, [r4, #16]
 8006df0:	6861      	ldr	r1, [r4, #4]
 8006df2:	4299      	cmp	r1, r3
 8006df4:	bfde      	ittt	le
 8006df6:	2330      	movle	r3, #48	; 0x30
 8006df8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006dfc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006e00:	1b52      	subs	r2, r2, r5
 8006e02:	6122      	str	r2, [r4, #16]
 8006e04:	f8cd a000 	str.w	sl, [sp]
 8006e08:	464b      	mov	r3, r9
 8006e0a:	aa03      	add	r2, sp, #12
 8006e0c:	4621      	mov	r1, r4
 8006e0e:	4640      	mov	r0, r8
 8006e10:	f7ff fee2 	bl	8006bd8 <_printf_common>
 8006e14:	3001      	adds	r0, #1
 8006e16:	d14c      	bne.n	8006eb2 <_printf_i+0x1fe>
 8006e18:	f04f 30ff 	mov.w	r0, #4294967295
 8006e1c:	b004      	add	sp, #16
 8006e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e22:	4835      	ldr	r0, [pc, #212]	; (8006ef8 <_printf_i+0x244>)
 8006e24:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006e28:	6829      	ldr	r1, [r5, #0]
 8006e2a:	6823      	ldr	r3, [r4, #0]
 8006e2c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006e30:	6029      	str	r1, [r5, #0]
 8006e32:	061d      	lsls	r5, r3, #24
 8006e34:	d514      	bpl.n	8006e60 <_printf_i+0x1ac>
 8006e36:	07df      	lsls	r7, r3, #31
 8006e38:	bf44      	itt	mi
 8006e3a:	f043 0320 	orrmi.w	r3, r3, #32
 8006e3e:	6023      	strmi	r3, [r4, #0]
 8006e40:	b91e      	cbnz	r6, 8006e4a <_printf_i+0x196>
 8006e42:	6823      	ldr	r3, [r4, #0]
 8006e44:	f023 0320 	bic.w	r3, r3, #32
 8006e48:	6023      	str	r3, [r4, #0]
 8006e4a:	2310      	movs	r3, #16
 8006e4c:	e7b0      	b.n	8006db0 <_printf_i+0xfc>
 8006e4e:	6823      	ldr	r3, [r4, #0]
 8006e50:	f043 0320 	orr.w	r3, r3, #32
 8006e54:	6023      	str	r3, [r4, #0]
 8006e56:	2378      	movs	r3, #120	; 0x78
 8006e58:	4828      	ldr	r0, [pc, #160]	; (8006efc <_printf_i+0x248>)
 8006e5a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006e5e:	e7e3      	b.n	8006e28 <_printf_i+0x174>
 8006e60:	0659      	lsls	r1, r3, #25
 8006e62:	bf48      	it	mi
 8006e64:	b2b6      	uxthmi	r6, r6
 8006e66:	e7e6      	b.n	8006e36 <_printf_i+0x182>
 8006e68:	4615      	mov	r5, r2
 8006e6a:	e7bb      	b.n	8006de4 <_printf_i+0x130>
 8006e6c:	682b      	ldr	r3, [r5, #0]
 8006e6e:	6826      	ldr	r6, [r4, #0]
 8006e70:	6961      	ldr	r1, [r4, #20]
 8006e72:	1d18      	adds	r0, r3, #4
 8006e74:	6028      	str	r0, [r5, #0]
 8006e76:	0635      	lsls	r5, r6, #24
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	d501      	bpl.n	8006e80 <_printf_i+0x1cc>
 8006e7c:	6019      	str	r1, [r3, #0]
 8006e7e:	e002      	b.n	8006e86 <_printf_i+0x1d2>
 8006e80:	0670      	lsls	r0, r6, #25
 8006e82:	d5fb      	bpl.n	8006e7c <_printf_i+0x1c8>
 8006e84:	8019      	strh	r1, [r3, #0]
 8006e86:	2300      	movs	r3, #0
 8006e88:	6123      	str	r3, [r4, #16]
 8006e8a:	4615      	mov	r5, r2
 8006e8c:	e7ba      	b.n	8006e04 <_printf_i+0x150>
 8006e8e:	682b      	ldr	r3, [r5, #0]
 8006e90:	1d1a      	adds	r2, r3, #4
 8006e92:	602a      	str	r2, [r5, #0]
 8006e94:	681d      	ldr	r5, [r3, #0]
 8006e96:	6862      	ldr	r2, [r4, #4]
 8006e98:	2100      	movs	r1, #0
 8006e9a:	4628      	mov	r0, r5
 8006e9c:	f7f9 f9b0 	bl	8000200 <memchr>
 8006ea0:	b108      	cbz	r0, 8006ea6 <_printf_i+0x1f2>
 8006ea2:	1b40      	subs	r0, r0, r5
 8006ea4:	6060      	str	r0, [r4, #4]
 8006ea6:	6863      	ldr	r3, [r4, #4]
 8006ea8:	6123      	str	r3, [r4, #16]
 8006eaa:	2300      	movs	r3, #0
 8006eac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006eb0:	e7a8      	b.n	8006e04 <_printf_i+0x150>
 8006eb2:	6923      	ldr	r3, [r4, #16]
 8006eb4:	462a      	mov	r2, r5
 8006eb6:	4649      	mov	r1, r9
 8006eb8:	4640      	mov	r0, r8
 8006eba:	47d0      	blx	sl
 8006ebc:	3001      	adds	r0, #1
 8006ebe:	d0ab      	beq.n	8006e18 <_printf_i+0x164>
 8006ec0:	6823      	ldr	r3, [r4, #0]
 8006ec2:	079b      	lsls	r3, r3, #30
 8006ec4:	d413      	bmi.n	8006eee <_printf_i+0x23a>
 8006ec6:	68e0      	ldr	r0, [r4, #12]
 8006ec8:	9b03      	ldr	r3, [sp, #12]
 8006eca:	4298      	cmp	r0, r3
 8006ecc:	bfb8      	it	lt
 8006ece:	4618      	movlt	r0, r3
 8006ed0:	e7a4      	b.n	8006e1c <_printf_i+0x168>
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	4632      	mov	r2, r6
 8006ed6:	4649      	mov	r1, r9
 8006ed8:	4640      	mov	r0, r8
 8006eda:	47d0      	blx	sl
 8006edc:	3001      	adds	r0, #1
 8006ede:	d09b      	beq.n	8006e18 <_printf_i+0x164>
 8006ee0:	3501      	adds	r5, #1
 8006ee2:	68e3      	ldr	r3, [r4, #12]
 8006ee4:	9903      	ldr	r1, [sp, #12]
 8006ee6:	1a5b      	subs	r3, r3, r1
 8006ee8:	42ab      	cmp	r3, r5
 8006eea:	dcf2      	bgt.n	8006ed2 <_printf_i+0x21e>
 8006eec:	e7eb      	b.n	8006ec6 <_printf_i+0x212>
 8006eee:	2500      	movs	r5, #0
 8006ef0:	f104 0619 	add.w	r6, r4, #25
 8006ef4:	e7f5      	b.n	8006ee2 <_printf_i+0x22e>
 8006ef6:	bf00      	nop
 8006ef8:	08007335 	.word	0x08007335
 8006efc:	08007346 	.word	0x08007346

08006f00 <_sbrk_r>:
 8006f00:	b538      	push	{r3, r4, r5, lr}
 8006f02:	4d06      	ldr	r5, [pc, #24]	; (8006f1c <_sbrk_r+0x1c>)
 8006f04:	2300      	movs	r3, #0
 8006f06:	4604      	mov	r4, r0
 8006f08:	4608      	mov	r0, r1
 8006f0a:	602b      	str	r3, [r5, #0]
 8006f0c:	f7fa f9fc 	bl	8001308 <_sbrk>
 8006f10:	1c43      	adds	r3, r0, #1
 8006f12:	d102      	bne.n	8006f1a <_sbrk_r+0x1a>
 8006f14:	682b      	ldr	r3, [r5, #0]
 8006f16:	b103      	cbz	r3, 8006f1a <_sbrk_r+0x1a>
 8006f18:	6023      	str	r3, [r4, #0]
 8006f1a:	bd38      	pop	{r3, r4, r5, pc}
 8006f1c:	200002d0 	.word	0x200002d0

08006f20 <__sread>:
 8006f20:	b510      	push	{r4, lr}
 8006f22:	460c      	mov	r4, r1
 8006f24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f28:	f000 f8f8 	bl	800711c <_read_r>
 8006f2c:	2800      	cmp	r0, #0
 8006f2e:	bfab      	itete	ge
 8006f30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f32:	89a3      	ldrhlt	r3, [r4, #12]
 8006f34:	181b      	addge	r3, r3, r0
 8006f36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f3a:	bfac      	ite	ge
 8006f3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f3e:	81a3      	strhlt	r3, [r4, #12]
 8006f40:	bd10      	pop	{r4, pc}

08006f42 <__swrite>:
 8006f42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f46:	461f      	mov	r7, r3
 8006f48:	898b      	ldrh	r3, [r1, #12]
 8006f4a:	05db      	lsls	r3, r3, #23
 8006f4c:	4605      	mov	r5, r0
 8006f4e:	460c      	mov	r4, r1
 8006f50:	4616      	mov	r6, r2
 8006f52:	d505      	bpl.n	8006f60 <__swrite+0x1e>
 8006f54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f58:	2302      	movs	r3, #2
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	f000 f868 	bl	8007030 <_lseek_r>
 8006f60:	89a3      	ldrh	r3, [r4, #12]
 8006f62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f6a:	81a3      	strh	r3, [r4, #12]
 8006f6c:	4632      	mov	r2, r6
 8006f6e:	463b      	mov	r3, r7
 8006f70:	4628      	mov	r0, r5
 8006f72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f76:	f000 b817 	b.w	8006fa8 <_write_r>

08006f7a <__sseek>:
 8006f7a:	b510      	push	{r4, lr}
 8006f7c:	460c      	mov	r4, r1
 8006f7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f82:	f000 f855 	bl	8007030 <_lseek_r>
 8006f86:	1c43      	adds	r3, r0, #1
 8006f88:	89a3      	ldrh	r3, [r4, #12]
 8006f8a:	bf15      	itete	ne
 8006f8c:	6560      	strne	r0, [r4, #84]	; 0x54
 8006f8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006f92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006f96:	81a3      	strheq	r3, [r4, #12]
 8006f98:	bf18      	it	ne
 8006f9a:	81a3      	strhne	r3, [r4, #12]
 8006f9c:	bd10      	pop	{r4, pc}

08006f9e <__sclose>:
 8006f9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fa2:	f000 b813 	b.w	8006fcc <_close_r>
	...

08006fa8 <_write_r>:
 8006fa8:	b538      	push	{r3, r4, r5, lr}
 8006faa:	4d07      	ldr	r5, [pc, #28]	; (8006fc8 <_write_r+0x20>)
 8006fac:	4604      	mov	r4, r0
 8006fae:	4608      	mov	r0, r1
 8006fb0:	4611      	mov	r1, r2
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	602a      	str	r2, [r5, #0]
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	f7fa f955 	bl	8001266 <_write>
 8006fbc:	1c43      	adds	r3, r0, #1
 8006fbe:	d102      	bne.n	8006fc6 <_write_r+0x1e>
 8006fc0:	682b      	ldr	r3, [r5, #0]
 8006fc2:	b103      	cbz	r3, 8006fc6 <_write_r+0x1e>
 8006fc4:	6023      	str	r3, [r4, #0]
 8006fc6:	bd38      	pop	{r3, r4, r5, pc}
 8006fc8:	200002d0 	.word	0x200002d0

08006fcc <_close_r>:
 8006fcc:	b538      	push	{r3, r4, r5, lr}
 8006fce:	4d06      	ldr	r5, [pc, #24]	; (8006fe8 <_close_r+0x1c>)
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	4604      	mov	r4, r0
 8006fd4:	4608      	mov	r0, r1
 8006fd6:	602b      	str	r3, [r5, #0]
 8006fd8:	f7fa f961 	bl	800129e <_close>
 8006fdc:	1c43      	adds	r3, r0, #1
 8006fde:	d102      	bne.n	8006fe6 <_close_r+0x1a>
 8006fe0:	682b      	ldr	r3, [r5, #0]
 8006fe2:	b103      	cbz	r3, 8006fe6 <_close_r+0x1a>
 8006fe4:	6023      	str	r3, [r4, #0]
 8006fe6:	bd38      	pop	{r3, r4, r5, pc}
 8006fe8:	200002d0 	.word	0x200002d0

08006fec <_fstat_r>:
 8006fec:	b538      	push	{r3, r4, r5, lr}
 8006fee:	4d07      	ldr	r5, [pc, #28]	; (800700c <_fstat_r+0x20>)
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	4604      	mov	r4, r0
 8006ff4:	4608      	mov	r0, r1
 8006ff6:	4611      	mov	r1, r2
 8006ff8:	602b      	str	r3, [r5, #0]
 8006ffa:	f7fa f95c 	bl	80012b6 <_fstat>
 8006ffe:	1c43      	adds	r3, r0, #1
 8007000:	d102      	bne.n	8007008 <_fstat_r+0x1c>
 8007002:	682b      	ldr	r3, [r5, #0]
 8007004:	b103      	cbz	r3, 8007008 <_fstat_r+0x1c>
 8007006:	6023      	str	r3, [r4, #0]
 8007008:	bd38      	pop	{r3, r4, r5, pc}
 800700a:	bf00      	nop
 800700c:	200002d0 	.word	0x200002d0

08007010 <_isatty_r>:
 8007010:	b538      	push	{r3, r4, r5, lr}
 8007012:	4d06      	ldr	r5, [pc, #24]	; (800702c <_isatty_r+0x1c>)
 8007014:	2300      	movs	r3, #0
 8007016:	4604      	mov	r4, r0
 8007018:	4608      	mov	r0, r1
 800701a:	602b      	str	r3, [r5, #0]
 800701c:	f7fa f95b 	bl	80012d6 <_isatty>
 8007020:	1c43      	adds	r3, r0, #1
 8007022:	d102      	bne.n	800702a <_isatty_r+0x1a>
 8007024:	682b      	ldr	r3, [r5, #0]
 8007026:	b103      	cbz	r3, 800702a <_isatty_r+0x1a>
 8007028:	6023      	str	r3, [r4, #0]
 800702a:	bd38      	pop	{r3, r4, r5, pc}
 800702c:	200002d0 	.word	0x200002d0

08007030 <_lseek_r>:
 8007030:	b538      	push	{r3, r4, r5, lr}
 8007032:	4d07      	ldr	r5, [pc, #28]	; (8007050 <_lseek_r+0x20>)
 8007034:	4604      	mov	r4, r0
 8007036:	4608      	mov	r0, r1
 8007038:	4611      	mov	r1, r2
 800703a:	2200      	movs	r2, #0
 800703c:	602a      	str	r2, [r5, #0]
 800703e:	461a      	mov	r2, r3
 8007040:	f7fa f954 	bl	80012ec <_lseek>
 8007044:	1c43      	adds	r3, r0, #1
 8007046:	d102      	bne.n	800704e <_lseek_r+0x1e>
 8007048:	682b      	ldr	r3, [r5, #0]
 800704a:	b103      	cbz	r3, 800704e <_lseek_r+0x1e>
 800704c:	6023      	str	r3, [r4, #0]
 800704e:	bd38      	pop	{r3, r4, r5, pc}
 8007050:	200002d0 	.word	0x200002d0

08007054 <memcpy>:
 8007054:	440a      	add	r2, r1
 8007056:	4291      	cmp	r1, r2
 8007058:	f100 33ff 	add.w	r3, r0, #4294967295
 800705c:	d100      	bne.n	8007060 <memcpy+0xc>
 800705e:	4770      	bx	lr
 8007060:	b510      	push	{r4, lr}
 8007062:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007066:	f803 4f01 	strb.w	r4, [r3, #1]!
 800706a:	4291      	cmp	r1, r2
 800706c:	d1f9      	bne.n	8007062 <memcpy+0xe>
 800706e:	bd10      	pop	{r4, pc}

08007070 <memmove>:
 8007070:	4288      	cmp	r0, r1
 8007072:	b510      	push	{r4, lr}
 8007074:	eb01 0402 	add.w	r4, r1, r2
 8007078:	d902      	bls.n	8007080 <memmove+0x10>
 800707a:	4284      	cmp	r4, r0
 800707c:	4623      	mov	r3, r4
 800707e:	d807      	bhi.n	8007090 <memmove+0x20>
 8007080:	1e43      	subs	r3, r0, #1
 8007082:	42a1      	cmp	r1, r4
 8007084:	d008      	beq.n	8007098 <memmove+0x28>
 8007086:	f811 2b01 	ldrb.w	r2, [r1], #1
 800708a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800708e:	e7f8      	b.n	8007082 <memmove+0x12>
 8007090:	4402      	add	r2, r0
 8007092:	4601      	mov	r1, r0
 8007094:	428a      	cmp	r2, r1
 8007096:	d100      	bne.n	800709a <memmove+0x2a>
 8007098:	bd10      	pop	{r4, pc}
 800709a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800709e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80070a2:	e7f7      	b.n	8007094 <memmove+0x24>

080070a4 <__malloc_lock>:
 80070a4:	4801      	ldr	r0, [pc, #4]	; (80070ac <__malloc_lock+0x8>)
 80070a6:	f7ff b999 	b.w	80063dc <__retarget_lock_acquire_recursive>
 80070aa:	bf00      	nop
 80070ac:	200002c4 	.word	0x200002c4

080070b0 <__malloc_unlock>:
 80070b0:	4801      	ldr	r0, [pc, #4]	; (80070b8 <__malloc_unlock+0x8>)
 80070b2:	f7ff b994 	b.w	80063de <__retarget_lock_release_recursive>
 80070b6:	bf00      	nop
 80070b8:	200002c4 	.word	0x200002c4

080070bc <_realloc_r>:
 80070bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070c0:	4680      	mov	r8, r0
 80070c2:	4614      	mov	r4, r2
 80070c4:	460e      	mov	r6, r1
 80070c6:	b921      	cbnz	r1, 80070d2 <_realloc_r+0x16>
 80070c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070cc:	4611      	mov	r1, r2
 80070ce:	f7ff ba59 	b.w	8006584 <_malloc_r>
 80070d2:	b92a      	cbnz	r2, 80070e0 <_realloc_r+0x24>
 80070d4:	f7ff f9ea 	bl	80064ac <_free_r>
 80070d8:	4625      	mov	r5, r4
 80070da:	4628      	mov	r0, r5
 80070dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070e0:	f000 f82e 	bl	8007140 <_malloc_usable_size_r>
 80070e4:	4284      	cmp	r4, r0
 80070e6:	4607      	mov	r7, r0
 80070e8:	d802      	bhi.n	80070f0 <_realloc_r+0x34>
 80070ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80070ee:	d812      	bhi.n	8007116 <_realloc_r+0x5a>
 80070f0:	4621      	mov	r1, r4
 80070f2:	4640      	mov	r0, r8
 80070f4:	f7ff fa46 	bl	8006584 <_malloc_r>
 80070f8:	4605      	mov	r5, r0
 80070fa:	2800      	cmp	r0, #0
 80070fc:	d0ed      	beq.n	80070da <_realloc_r+0x1e>
 80070fe:	42bc      	cmp	r4, r7
 8007100:	4622      	mov	r2, r4
 8007102:	4631      	mov	r1, r6
 8007104:	bf28      	it	cs
 8007106:	463a      	movcs	r2, r7
 8007108:	f7ff ffa4 	bl	8007054 <memcpy>
 800710c:	4631      	mov	r1, r6
 800710e:	4640      	mov	r0, r8
 8007110:	f7ff f9cc 	bl	80064ac <_free_r>
 8007114:	e7e1      	b.n	80070da <_realloc_r+0x1e>
 8007116:	4635      	mov	r5, r6
 8007118:	e7df      	b.n	80070da <_realloc_r+0x1e>
	...

0800711c <_read_r>:
 800711c:	b538      	push	{r3, r4, r5, lr}
 800711e:	4d07      	ldr	r5, [pc, #28]	; (800713c <_read_r+0x20>)
 8007120:	4604      	mov	r4, r0
 8007122:	4608      	mov	r0, r1
 8007124:	4611      	mov	r1, r2
 8007126:	2200      	movs	r2, #0
 8007128:	602a      	str	r2, [r5, #0]
 800712a:	461a      	mov	r2, r3
 800712c:	f7fa f87e 	bl	800122c <_read>
 8007130:	1c43      	adds	r3, r0, #1
 8007132:	d102      	bne.n	800713a <_read_r+0x1e>
 8007134:	682b      	ldr	r3, [r5, #0]
 8007136:	b103      	cbz	r3, 800713a <_read_r+0x1e>
 8007138:	6023      	str	r3, [r4, #0]
 800713a:	bd38      	pop	{r3, r4, r5, pc}
 800713c:	200002d0 	.word	0x200002d0

08007140 <_malloc_usable_size_r>:
 8007140:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007144:	1f18      	subs	r0, r3, #4
 8007146:	2b00      	cmp	r3, #0
 8007148:	bfbc      	itt	lt
 800714a:	580b      	ldrlt	r3, [r1, r0]
 800714c:	18c0      	addlt	r0, r0, r3
 800714e:	4770      	bx	lr

08007150 <_init>:
 8007150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007152:	bf00      	nop
 8007154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007156:	bc08      	pop	{r3}
 8007158:	469e      	mov	lr, r3
 800715a:	4770      	bx	lr

0800715c <_fini>:
 800715c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800715e:	bf00      	nop
 8007160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007162:	bc08      	pop	{r3}
 8007164:	469e      	mov	lr, r3
 8007166:	4770      	bx	lr
