Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 25 12:40:42 2017
| Host         : DESKTOP-BIGAK2L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Basys3_Counter_Top_control_sets_placed.rpt
| Design       : Basys3_Counter_Top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |              20 |            5 |
| No           | Yes                   | No                     |               6 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------+------------------+------------------+----------------+
| Clock Signal |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+--------------------------+------------------+------------------+----------------+
|  clk200_BUFG |                          |                  |                1 |              4 |
|  clk200_BUFG | cntr/cntrVal[11]_i_1_n_0 | btnC_IBUF        |                3 |              4 |
|  clk200_BUFG | cntr/cntrVal[15]_i_1_n_0 | btnC_IBUF        |                2 |              4 |
|  clk200_BUFG | cntr/cntrVal[7]_i_1_n_0  | btnC_IBUF        |                4 |              8 |
|  clk200_BUFG |                          | btnC_IBUF        |                9 |             26 |
+--------------+--------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     3 |
| 8      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


