
XBee.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009008  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  080091c8  080091c8  000191c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095e4  080095e4  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  080095e4  080095e4  000195e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080095ec  080095ec  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095ec  080095ec  000195ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080095f0  080095f0  000195f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  080095f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  200001ec  080097e0  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000504  080097e0  00020504  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010032  00000000  00000000  0002025f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002323  00000000  00000000  00030291  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d30  00000000  00000000  000325b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a28  00000000  00000000  000332e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a6bd  00000000  00000000  00033d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010152  00000000  00000000  0005e3cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00101163  00000000  00000000  0006e51f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000046cc  00000000  00000000  0016f684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  00173d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080091b0 	.word	0x080091b0

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001f0 	.word	0x200001f0
 80001fc:	080091b0 	.word	0x080091b0

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bec:	f000 b970 	b.w	8000ed0 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9e08      	ldr	r6, [sp, #32]
 8000c0e:	460d      	mov	r5, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	460f      	mov	r7, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4694      	mov	ip, r2
 8000c1c:	d965      	bls.n	8000cea <__udivmoddi4+0xe2>
 8000c1e:	fab2 f382 	clz	r3, r2
 8000c22:	b143      	cbz	r3, 8000c36 <__udivmoddi4+0x2e>
 8000c24:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c28:	f1c3 0220 	rsb	r2, r3, #32
 8000c2c:	409f      	lsls	r7, r3
 8000c2e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c32:	4317      	orrs	r7, r2
 8000c34:	409c      	lsls	r4, r3
 8000c36:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c3a:	fa1f f58c 	uxth.w	r5, ip
 8000c3e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c42:	0c22      	lsrs	r2, r4, #16
 8000c44:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c48:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c4c:	fb01 f005 	mul.w	r0, r1, r5
 8000c50:	4290      	cmp	r0, r2
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c54:	eb1c 0202 	adds.w	r2, ip, r2
 8000c58:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c5c:	f080 811c 	bcs.w	8000e98 <__udivmoddi4+0x290>
 8000c60:	4290      	cmp	r0, r2
 8000c62:	f240 8119 	bls.w	8000e98 <__udivmoddi4+0x290>
 8000c66:	3902      	subs	r1, #2
 8000c68:	4462      	add	r2, ip
 8000c6a:	1a12      	subs	r2, r2, r0
 8000c6c:	b2a4      	uxth	r4, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c7a:	fb00 f505 	mul.w	r5, r0, r5
 8000c7e:	42a5      	cmp	r5, r4
 8000c80:	d90a      	bls.n	8000c98 <__udivmoddi4+0x90>
 8000c82:	eb1c 0404 	adds.w	r4, ip, r4
 8000c86:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c8a:	f080 8107 	bcs.w	8000e9c <__udivmoddi4+0x294>
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	f240 8104 	bls.w	8000e9c <__udivmoddi4+0x294>
 8000c94:	4464      	add	r4, ip
 8000c96:	3802      	subs	r0, #2
 8000c98:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9c:	1b64      	subs	r4, r4, r5
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11e      	cbz	r6, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40dc      	lsrs	r4, r3
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	e9c6 4300 	strd	r4, r3, [r6]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d908      	bls.n	8000cc4 <__udivmoddi4+0xbc>
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	f000 80ed 	beq.w	8000e92 <__udivmoddi4+0x28a>
 8000cb8:	2100      	movs	r1, #0
 8000cba:	e9c6 0500 	strd	r0, r5, [r6]
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc4:	fab3 f183 	clz	r1, r3
 8000cc8:	2900      	cmp	r1, #0
 8000cca:	d149      	bne.n	8000d60 <__udivmoddi4+0x158>
 8000ccc:	42ab      	cmp	r3, r5
 8000cce:	d302      	bcc.n	8000cd6 <__udivmoddi4+0xce>
 8000cd0:	4282      	cmp	r2, r0
 8000cd2:	f200 80f8 	bhi.w	8000ec6 <__udivmoddi4+0x2be>
 8000cd6:	1a84      	subs	r4, r0, r2
 8000cd8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cdc:	2001      	movs	r0, #1
 8000cde:	4617      	mov	r7, r2
 8000ce0:	2e00      	cmp	r6, #0
 8000ce2:	d0e2      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	e9c6 4700 	strd	r4, r7, [r6]
 8000ce8:	e7df      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cea:	b902      	cbnz	r2, 8000cee <__udivmoddi4+0xe6>
 8000cec:	deff      	udf	#255	; 0xff
 8000cee:	fab2 f382 	clz	r3, r2
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	f040 8090 	bne.w	8000e18 <__udivmoddi4+0x210>
 8000cf8:	1a8a      	subs	r2, r1, r2
 8000cfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfe:	fa1f fe8c 	uxth.w	lr, ip
 8000d02:	2101      	movs	r1, #1
 8000d04:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d08:	fb07 2015 	mls	r0, r7, r5, r2
 8000d0c:	0c22      	lsrs	r2, r4, #16
 8000d0e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d12:	fb0e f005 	mul.w	r0, lr, r5
 8000d16:	4290      	cmp	r0, r2
 8000d18:	d908      	bls.n	8000d2c <__udivmoddi4+0x124>
 8000d1a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d1e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x122>
 8000d24:	4290      	cmp	r0, r2
 8000d26:	f200 80cb 	bhi.w	8000ec0 <__udivmoddi4+0x2b8>
 8000d2a:	4645      	mov	r5, r8
 8000d2c:	1a12      	subs	r2, r2, r0
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d34:	fb07 2210 	mls	r2, r7, r0, r2
 8000d38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d3c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d40:	45a6      	cmp	lr, r4
 8000d42:	d908      	bls.n	8000d56 <__udivmoddi4+0x14e>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d4c:	d202      	bcs.n	8000d54 <__udivmoddi4+0x14c>
 8000d4e:	45a6      	cmp	lr, r4
 8000d50:	f200 80bb 	bhi.w	8000eca <__udivmoddi4+0x2c2>
 8000d54:	4610      	mov	r0, r2
 8000d56:	eba4 040e 	sub.w	r4, r4, lr
 8000d5a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d5e:	e79f      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d60:	f1c1 0720 	rsb	r7, r1, #32
 8000d64:	408b      	lsls	r3, r1
 8000d66:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d6a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d6e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d72:	fa20 f307 	lsr.w	r3, r0, r7
 8000d76:	40fd      	lsrs	r5, r7
 8000d78:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d7c:	4323      	orrs	r3, r4
 8000d7e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d82:	fa1f fe8c 	uxth.w	lr, ip
 8000d86:	fb09 5518 	mls	r5, r9, r8, r5
 8000d8a:	0c1c      	lsrs	r4, r3, #16
 8000d8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d90:	fb08 f50e 	mul.w	r5, r8, lr
 8000d94:	42a5      	cmp	r5, r4
 8000d96:	fa02 f201 	lsl.w	r2, r2, r1
 8000d9a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d9e:	d90b      	bls.n	8000db8 <__udivmoddi4+0x1b0>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000da8:	f080 8088 	bcs.w	8000ebc <__udivmoddi4+0x2b4>
 8000dac:	42a5      	cmp	r5, r4
 8000dae:	f240 8085 	bls.w	8000ebc <__udivmoddi4+0x2b4>
 8000db2:	f1a8 0802 	sub.w	r8, r8, #2
 8000db6:	4464      	add	r4, ip
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	b29d      	uxth	r5, r3
 8000dbc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dc8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	d908      	bls.n	8000de2 <__udivmoddi4+0x1da>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000dd8:	d26c      	bcs.n	8000eb4 <__udivmoddi4+0x2ac>
 8000dda:	45a6      	cmp	lr, r4
 8000ddc:	d96a      	bls.n	8000eb4 <__udivmoddi4+0x2ac>
 8000dde:	3b02      	subs	r3, #2
 8000de0:	4464      	add	r4, ip
 8000de2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000de6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dea:	eba4 040e 	sub.w	r4, r4, lr
 8000dee:	42ac      	cmp	r4, r5
 8000df0:	46c8      	mov	r8, r9
 8000df2:	46ae      	mov	lr, r5
 8000df4:	d356      	bcc.n	8000ea4 <__udivmoddi4+0x29c>
 8000df6:	d053      	beq.n	8000ea0 <__udivmoddi4+0x298>
 8000df8:	b156      	cbz	r6, 8000e10 <__udivmoddi4+0x208>
 8000dfa:	ebb0 0208 	subs.w	r2, r0, r8
 8000dfe:	eb64 040e 	sbc.w	r4, r4, lr
 8000e02:	fa04 f707 	lsl.w	r7, r4, r7
 8000e06:	40ca      	lsrs	r2, r1
 8000e08:	40cc      	lsrs	r4, r1
 8000e0a:	4317      	orrs	r7, r2
 8000e0c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e10:	4618      	mov	r0, r3
 8000e12:	2100      	movs	r1, #0
 8000e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e18:	f1c3 0120 	rsb	r1, r3, #32
 8000e1c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e20:	fa20 f201 	lsr.w	r2, r0, r1
 8000e24:	fa25 f101 	lsr.w	r1, r5, r1
 8000e28:	409d      	lsls	r5, r3
 8000e2a:	432a      	orrs	r2, r5
 8000e2c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e30:	fa1f fe8c 	uxth.w	lr, ip
 8000e34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e38:	fb07 1510 	mls	r5, r7, r0, r1
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e42:	fb00 f50e 	mul.w	r5, r0, lr
 8000e46:	428d      	cmp	r5, r1
 8000e48:	fa04 f403 	lsl.w	r4, r4, r3
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x258>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e56:	d22f      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e58:	428d      	cmp	r5, r1
 8000e5a:	d92d      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e5c:	3802      	subs	r0, #2
 8000e5e:	4461      	add	r1, ip
 8000e60:	1b49      	subs	r1, r1, r5
 8000e62:	b292      	uxth	r2, r2
 8000e64:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e68:	fb07 1115 	mls	r1, r7, r5, r1
 8000e6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e70:	fb05 f10e 	mul.w	r1, r5, lr
 8000e74:	4291      	cmp	r1, r2
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x282>
 8000e78:	eb1c 0202 	adds.w	r2, ip, r2
 8000e7c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e80:	d216      	bcs.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e82:	4291      	cmp	r1, r2
 8000e84:	d914      	bls.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e86:	3d02      	subs	r5, #2
 8000e88:	4462      	add	r2, ip
 8000e8a:	1a52      	subs	r2, r2, r1
 8000e8c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e90:	e738      	b.n	8000d04 <__udivmoddi4+0xfc>
 8000e92:	4631      	mov	r1, r6
 8000e94:	4630      	mov	r0, r6
 8000e96:	e708      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e98:	4639      	mov	r1, r7
 8000e9a:	e6e6      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e9c:	4610      	mov	r0, r2
 8000e9e:	e6fb      	b.n	8000c98 <__udivmoddi4+0x90>
 8000ea0:	4548      	cmp	r0, r9
 8000ea2:	d2a9      	bcs.n	8000df8 <__udivmoddi4+0x1f0>
 8000ea4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000eac:	3b01      	subs	r3, #1
 8000eae:	e7a3      	b.n	8000df8 <__udivmoddi4+0x1f0>
 8000eb0:	4645      	mov	r5, r8
 8000eb2:	e7ea      	b.n	8000e8a <__udivmoddi4+0x282>
 8000eb4:	462b      	mov	r3, r5
 8000eb6:	e794      	b.n	8000de2 <__udivmoddi4+0x1da>
 8000eb8:	4640      	mov	r0, r8
 8000eba:	e7d1      	b.n	8000e60 <__udivmoddi4+0x258>
 8000ebc:	46d0      	mov	r8, sl
 8000ebe:	e77b      	b.n	8000db8 <__udivmoddi4+0x1b0>
 8000ec0:	3d02      	subs	r5, #2
 8000ec2:	4462      	add	r2, ip
 8000ec4:	e732      	b.n	8000d2c <__udivmoddi4+0x124>
 8000ec6:	4608      	mov	r0, r1
 8000ec8:	e70a      	b.n	8000ce0 <__udivmoddi4+0xd8>
 8000eca:	4464      	add	r4, ip
 8000ecc:	3802      	subs	r0, #2
 8000ece:	e742      	b.n	8000d56 <__udivmoddi4+0x14e>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eda:	f000 fe32 	bl	8001b42 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ede:	f000 f861 	bl	8000fa4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee2:	f000 f97b 	bl	80011dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ee6:	f000 f8ef 	bl	80010c8 <MX_USART2_UART_Init>
  MX_LPUART1_UART_Init();
 8000eea:	f000 f8a1 	bl	8001030 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8000eee:	f000 f937 	bl	8001160 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */



  // Use interrupts to receive data
  HAL_UART_Receive_IT(&huart2, rx_data, 2);
 8000ef2:	2202      	movs	r2, #2
 8000ef4:	4920      	ldr	r1, [pc, #128]	; (8000f78 <main+0xa4>)
 8000ef6:	4821      	ldr	r0, [pc, #132]	; (8000f7c <main+0xa8>)
 8000ef8:	f003 fc00 	bl	80046fc <HAL_UART_Receive_IT>
//  HAL_SPI_TransmitReceive(&hspi1, exit_config, garbonzo, 21, 10);
//  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
//  HAL_Delay(1);
  while (1)
  {
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8000efc:	2200      	movs	r2, #0
 8000efe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f02:	481f      	ldr	r0, [pc, #124]	; (8000f80 <main+0xac>)
 8000f04:	f001 fa14 	bl	8002330 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, spi_trs, spi_rec, 9, 10);
 8000f08:	230a      	movs	r3, #10
 8000f0a:	9300      	str	r3, [sp, #0]
 8000f0c:	2309      	movs	r3, #9
 8000f0e:	4a1d      	ldr	r2, [pc, #116]	; (8000f84 <main+0xb0>)
 8000f10:	491d      	ldr	r1, [pc, #116]	; (8000f88 <main+0xb4>)
 8000f12:	481e      	ldr	r0, [pc, #120]	; (8000f8c <main+0xb8>)
 8000f14:	f002 ff8b 	bl	8003e2e <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f1e:	4818      	ldr	r0, [pc, #96]	; (8000f80 <main+0xac>)
 8000f20:	f001 fa06 	bl	8002330 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000f24:	2032      	movs	r0, #50	; 0x32
 8000f26:	f000 fe81 	bl	8001c2c <HAL_Delay>
	printf("RX: ");
 8000f2a:	4819      	ldr	r0, [pc, #100]	; (8000f90 <main+0xbc>)
 8000f2c:	f006 f95e 	bl	80071ec <iprintf>

	printf("%3d        ", spi_rec[5]);
 8000f30:	4b14      	ldr	r3, [pc, #80]	; (8000f84 <main+0xb0>)
 8000f32:	795b      	ldrb	r3, [r3, #5]
 8000f34:	4619      	mov	r1, r3
 8000f36:	4817      	ldr	r0, [pc, #92]	; (8000f94 <main+0xc0>)
 8000f38:	f006 f958 	bl	80071ec <iprintf>
	printf("Full Data: ");
 8000f3c:	4816      	ldr	r0, [pc, #88]	; (8000f98 <main+0xc4>)
 8000f3e:	f006 f955 	bl	80071ec <iprintf>

	HAL_UART_Transmit(&huart2, spi_rec + 3, 6, 10);
 8000f42:	4916      	ldr	r1, [pc, #88]	; (8000f9c <main+0xc8>)
 8000f44:	230a      	movs	r3, #10
 8000f46:	2206      	movs	r2, #6
 8000f48:	480c      	ldr	r0, [pc, #48]	; (8000f7c <main+0xa8>)
 8000f4a:	f003 fb47 	bl	80045dc <HAL_UART_Transmit>
	for (int i = 0; i < 9; ++i) {
 8000f4e:	2300      	movs	r3, #0
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	e00a      	b.n	8000f6a <main+0x96>
		printf("%x", spi_rec[i]);
 8000f54:	4a0b      	ldr	r2, [pc, #44]	; (8000f84 <main+0xb0>)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4413      	add	r3, r2
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4810      	ldr	r0, [pc, #64]	; (8000fa0 <main+0xcc>)
 8000f60:	f006 f944 	bl	80071ec <iprintf>
	for (int i = 0; i < 9; ++i) {
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	3301      	adds	r3, #1
 8000f68:	607b      	str	r3, [r7, #4]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2b08      	cmp	r3, #8
 8000f6e:	ddf1      	ble.n	8000f54 <main+0x80>
	}
	printf("\n");
 8000f70:	200a      	movs	r0, #10
 8000f72:	f006 f94d 	bl	8007210 <putchar>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8000f76:	e7c1      	b.n	8000efc <main+0x28>
 8000f78:	20000394 	.word	0x20000394
 8000f7c:	2000029c 	.word	0x2000029c
 8000f80:	48000800 	.word	0x48000800
 8000f84:	20000398 	.word	0x20000398
 8000f88:	20000000 	.word	0x20000000
 8000f8c:	20000330 	.word	0x20000330
 8000f90:	080091c8 	.word	0x080091c8
 8000f94:	080091d0 	.word	0x080091d0
 8000f98:	080091dc 	.word	0x080091dc
 8000f9c:	2000039b 	.word	0x2000039b
 8000fa0:	080091e8 	.word	0x080091e8

08000fa4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b096      	sub	sp, #88	; 0x58
 8000fa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000faa:	f107 0314 	add.w	r3, r7, #20
 8000fae:	2244      	movs	r2, #68	; 0x44
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f006 f934 	bl	8007220 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb8:	463b      	mov	r3, r7
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	605a      	str	r2, [r3, #4]
 8000fc0:	609a      	str	r2, [r3, #8]
 8000fc2:	60da      	str	r2, [r3, #12]
 8000fc4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000fc6:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000fca:	f001 f9e9 	bl	80023a0 <HAL_PWREx_ControlVoltageScaling>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000fd4:	f000 fb66 	bl	80016a4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000fd8:	2310      	movs	r3, #16
 8000fda:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000fe4:	2360      	movs	r3, #96	; 0x60
 8000fe6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fec:	f107 0314 	add.w	r3, r7, #20
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f001 fa89 	bl	8002508 <HAL_RCC_OscConfig>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000ffc:	f000 fb52 	bl	80016a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001000:	230f      	movs	r3, #15
 8001002:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001004:	2300      	movs	r3, #0
 8001006:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001008:	2300      	movs	r3, #0
 800100a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800100c:	2300      	movs	r3, #0
 800100e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001010:	2300      	movs	r3, #0
 8001012:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001014:	463b      	mov	r3, r7
 8001016:	2100      	movs	r1, #0
 8001018:	4618      	mov	r0, r3
 800101a:	f001 fe8f 	bl	8002d3c <HAL_RCC_ClockConfig>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001024:	f000 fb3e 	bl	80016a4 <Error_Handler>
  }
}
 8001028:	bf00      	nop
 800102a:	3758      	adds	r7, #88	; 0x58
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}

08001030 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001034:	4b22      	ldr	r3, [pc, #136]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 8001036:	4a23      	ldr	r2, [pc, #140]	; (80010c4 <MX_LPUART1_UART_Init+0x94>)
 8001038:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800103a:	4b21      	ldr	r3, [pc, #132]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 800103c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001040:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001042:	4b1f      	ldr	r3, [pc, #124]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 8001044:	2200      	movs	r2, #0
 8001046:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001048:	4b1d      	ldr	r3, [pc, #116]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 800104a:	2200      	movs	r2, #0
 800104c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800104e:	4b1c      	ldr	r3, [pc, #112]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 8001050:	2200      	movs	r2, #0
 8001052:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001054:	4b1a      	ldr	r3, [pc, #104]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 8001056:	220c      	movs	r2, #12
 8001058:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800105a:	4b19      	ldr	r3, [pc, #100]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 800105c:	2200      	movs	r2, #0
 800105e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001060:	4b17      	ldr	r3, [pc, #92]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 8001062:	2200      	movs	r2, #0
 8001064:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001066:	4b16      	ldr	r3, [pc, #88]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 8001068:	2200      	movs	r2, #0
 800106a:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800106c:	4b14      	ldr	r3, [pc, #80]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 800106e:	2200      	movs	r2, #0
 8001070:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001072:	4b13      	ldr	r3, [pc, #76]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 8001074:	2200      	movs	r2, #0
 8001076:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001078:	4811      	ldr	r0, [pc, #68]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 800107a:	f003 fa5f 	bl	800453c <HAL_UART_Init>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001084:	f000 fb0e 	bl	80016a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001088:	2100      	movs	r1, #0
 800108a:	480d      	ldr	r0, [pc, #52]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 800108c:	f005 fabb 	bl	8006606 <HAL_UARTEx_SetTxFifoThreshold>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001096:	f000 fb05 	bl	80016a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800109a:	2100      	movs	r1, #0
 800109c:	4808      	ldr	r0, [pc, #32]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 800109e:	f005 faf0 	bl	8006682 <HAL_UARTEx_SetRxFifoThreshold>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80010a8:	f000 fafc 	bl	80016a4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80010ac:	4804      	ldr	r0, [pc, #16]	; (80010c0 <MX_LPUART1_UART_Init+0x90>)
 80010ae:	f005 fa71 	bl	8006594 <HAL_UARTEx_DisableFifoMode>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80010b8:	f000 faf4 	bl	80016a4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20000208 	.word	0x20000208
 80010c4:	40008000 	.word	0x40008000

080010c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010cc:	4b22      	ldr	r3, [pc, #136]	; (8001158 <MX_USART2_UART_Init+0x90>)
 80010ce:	4a23      	ldr	r2, [pc, #140]	; (800115c <MX_USART2_UART_Init+0x94>)
 80010d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80010d2:	4b21      	ldr	r3, [pc, #132]	; (8001158 <MX_USART2_UART_Init+0x90>)
 80010d4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80010d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010da:	4b1f      	ldr	r3, [pc, #124]	; (8001158 <MX_USART2_UART_Init+0x90>)
 80010dc:	2200      	movs	r2, #0
 80010de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010e0:	4b1d      	ldr	r3, [pc, #116]	; (8001158 <MX_USART2_UART_Init+0x90>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010e6:	4b1c      	ldr	r3, [pc, #112]	; (8001158 <MX_USART2_UART_Init+0x90>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010ec:	4b1a      	ldr	r3, [pc, #104]	; (8001158 <MX_USART2_UART_Init+0x90>)
 80010ee:	220c      	movs	r2, #12
 80010f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010f2:	4b19      	ldr	r3, [pc, #100]	; (8001158 <MX_USART2_UART_Init+0x90>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010f8:	4b17      	ldr	r3, [pc, #92]	; (8001158 <MX_USART2_UART_Init+0x90>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010fe:	4b16      	ldr	r3, [pc, #88]	; (8001158 <MX_USART2_UART_Init+0x90>)
 8001100:	2200      	movs	r2, #0
 8001102:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001104:	4b14      	ldr	r3, [pc, #80]	; (8001158 <MX_USART2_UART_Init+0x90>)
 8001106:	2200      	movs	r2, #0
 8001108:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800110a:	4b13      	ldr	r3, [pc, #76]	; (8001158 <MX_USART2_UART_Init+0x90>)
 800110c:	2200      	movs	r2, #0
 800110e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001110:	4811      	ldr	r0, [pc, #68]	; (8001158 <MX_USART2_UART_Init+0x90>)
 8001112:	f003 fa13 	bl	800453c <HAL_UART_Init>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800111c:	f000 fac2 	bl	80016a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001120:	2100      	movs	r1, #0
 8001122:	480d      	ldr	r0, [pc, #52]	; (8001158 <MX_USART2_UART_Init+0x90>)
 8001124:	f005 fa6f 	bl	8006606 <HAL_UARTEx_SetTxFifoThreshold>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800112e:	f000 fab9 	bl	80016a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001132:	2100      	movs	r1, #0
 8001134:	4808      	ldr	r0, [pc, #32]	; (8001158 <MX_USART2_UART_Init+0x90>)
 8001136:	f005 faa4 	bl	8006682 <HAL_UARTEx_SetRxFifoThreshold>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001140:	f000 fab0 	bl	80016a4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001144:	4804      	ldr	r0, [pc, #16]	; (8001158 <MX_USART2_UART_Init+0x90>)
 8001146:	f005 fa25 	bl	8006594 <HAL_UARTEx_DisableFifoMode>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001150:	f000 faa8 	bl	80016a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001154:	bf00      	nop
 8001156:	bd80      	pop	{r7, pc}
 8001158:	2000029c 	.word	0x2000029c
 800115c:	40004400 	.word	0x40004400

08001160 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001164:	4b1b      	ldr	r3, [pc, #108]	; (80011d4 <MX_SPI1_Init+0x74>)
 8001166:	4a1c      	ldr	r2, [pc, #112]	; (80011d8 <MX_SPI1_Init+0x78>)
 8001168:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800116a:	4b1a      	ldr	r3, [pc, #104]	; (80011d4 <MX_SPI1_Init+0x74>)
 800116c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001170:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001172:	4b18      	ldr	r3, [pc, #96]	; (80011d4 <MX_SPI1_Init+0x74>)
 8001174:	2200      	movs	r2, #0
 8001176:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001178:	4b16      	ldr	r3, [pc, #88]	; (80011d4 <MX_SPI1_Init+0x74>)
 800117a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800117e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001180:	4b14      	ldr	r3, [pc, #80]	; (80011d4 <MX_SPI1_Init+0x74>)
 8001182:	2202      	movs	r2, #2
 8001184:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001186:	4b13      	ldr	r3, [pc, #76]	; (80011d4 <MX_SPI1_Init+0x74>)
 8001188:	2201      	movs	r2, #1
 800118a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800118c:	4b11      	ldr	r3, [pc, #68]	; (80011d4 <MX_SPI1_Init+0x74>)
 800118e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001192:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001194:	4b0f      	ldr	r3, [pc, #60]	; (80011d4 <MX_SPI1_Init+0x74>)
 8001196:	2220      	movs	r2, #32
 8001198:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 800119a:	4b0e      	ldr	r3, [pc, #56]	; (80011d4 <MX_SPI1_Init+0x74>)
 800119c:	2280      	movs	r2, #128	; 0x80
 800119e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011a0:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <MX_SPI1_Init+0x74>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011a6:	4b0b      	ldr	r3, [pc, #44]	; (80011d4 <MX_SPI1_Init+0x74>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80011ac:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <MX_SPI1_Init+0x74>)
 80011ae:	2207      	movs	r2, #7
 80011b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80011b2:	4b08      	ldr	r3, [pc, #32]	; (80011d4 <MX_SPI1_Init+0x74>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80011b8:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <MX_SPI1_Init+0x74>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80011be:	4805      	ldr	r0, [pc, #20]	; (80011d4 <MX_SPI1_Init+0x74>)
 80011c0:	f002 fd92 	bl	8003ce8 <HAL_SPI_Init>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80011ca:	f000 fa6b 	bl	80016a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000330 	.word	0x20000330
 80011d8:	40013000 	.word	0x40013000

080011dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08e      	sub	sp, #56	; 0x38
 80011e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	605a      	str	r2, [r3, #4]
 80011ec:	609a      	str	r2, [r3, #8]
 80011ee:	60da      	str	r2, [r3, #12]
 80011f0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011f2:	4bb2      	ldr	r3, [pc, #712]	; (80014bc <MX_GPIO_Init+0x2e0>)
 80011f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f6:	4ab1      	ldr	r2, [pc, #708]	; (80014bc <MX_GPIO_Init+0x2e0>)
 80011f8:	f043 0310 	orr.w	r3, r3, #16
 80011fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011fe:	4baf      	ldr	r3, [pc, #700]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001202:	f003 0310 	and.w	r3, r3, #16
 8001206:	623b      	str	r3, [r7, #32]
 8001208:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800120a:	4bac      	ldr	r3, [pc, #688]	; (80014bc <MX_GPIO_Init+0x2e0>)
 800120c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120e:	4aab      	ldr	r2, [pc, #684]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001210:	f043 0304 	orr.w	r3, r3, #4
 8001214:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001216:	4ba9      	ldr	r3, [pc, #676]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800121a:	f003 0304 	and.w	r3, r3, #4
 800121e:	61fb      	str	r3, [r7, #28]
 8001220:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001222:	4ba6      	ldr	r3, [pc, #664]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001226:	4aa5      	ldr	r2, [pc, #660]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001228:	f043 0320 	orr.w	r3, r3, #32
 800122c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800122e:	4ba3      	ldr	r3, [pc, #652]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001232:	f003 0320 	and.w	r3, r3, #32
 8001236:	61bb      	str	r3, [r7, #24]
 8001238:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800123a:	4ba0      	ldr	r3, [pc, #640]	; (80014bc <MX_GPIO_Init+0x2e0>)
 800123c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800123e:	4a9f      	ldr	r2, [pc, #636]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001240:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001244:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001246:	4b9d      	ldr	r3, [pc, #628]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800124e:	617b      	str	r3, [r7, #20]
 8001250:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001252:	4b9a      	ldr	r3, [pc, #616]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001256:	4a99      	ldr	r2, [pc, #612]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001258:	f043 0301 	orr.w	r3, r3, #1
 800125c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800125e:	4b97      	ldr	r3, [pc, #604]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	613b      	str	r3, [r7, #16]
 8001268:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800126a:	4b94      	ldr	r3, [pc, #592]	; (80014bc <MX_GPIO_Init+0x2e0>)
 800126c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800126e:	4a93      	ldr	r2, [pc, #588]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001270:	f043 0302 	orr.w	r3, r3, #2
 8001274:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001276:	4b91      	ldr	r3, [pc, #580]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800127a:	f003 0302 	and.w	r3, r3, #2
 800127e:	60fb      	str	r3, [r7, #12]
 8001280:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001282:	4b8e      	ldr	r3, [pc, #568]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001286:	4a8d      	ldr	r2, [pc, #564]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001288:	f043 0308 	orr.w	r3, r3, #8
 800128c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800128e:	4b8b      	ldr	r3, [pc, #556]	; (80014bc <MX_GPIO_Init+0x2e0>)
 8001290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001292:	f003 0308 	and.w	r3, r3, #8
 8001296:	60bb      	str	r3, [r7, #8]
 8001298:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800129a:	4b88      	ldr	r3, [pc, #544]	; (80014bc <MX_GPIO_Init+0x2e0>)
 800129c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800129e:	4a87      	ldr	r2, [pc, #540]	; (80014bc <MX_GPIO_Init+0x2e0>)
 80012a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012a6:	4b85      	ldr	r3, [pc, #532]	; (80014bc <MX_GPIO_Init+0x2e0>)
 80012a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012ae:	607b      	str	r3, [r7, #4]
 80012b0:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80012b2:	f001 f919 	bl	80024e8 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 80012b6:	2200      	movs	r2, #0
 80012b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012bc:	4880      	ldr	r0, [pc, #512]	; (80014c0 <MX_GPIO_Init+0x2e4>)
 80012be:	f001 f837 	bl	8002330 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80012c2:	230c      	movs	r3, #12
 80012c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c6:	2302      	movs	r3, #2
 80012c8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ce:	2300      	movs	r3, #0
 80012d0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80012d2:	230d      	movs	r3, #13
 80012d4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012da:	4619      	mov	r1, r3
 80012dc:	4879      	ldr	r0, [pc, #484]	; (80014c4 <MX_GPIO_Init+0x2e8>)
 80012de:	f000 fe95 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80012e2:	2307      	movs	r3, #7
 80012e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012e6:	2312      	movs	r3, #18
 80012e8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ea:	2300      	movs	r3, #0
 80012ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ee:	2303      	movs	r3, #3
 80012f0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80012f2:	2304      	movs	r3, #4
 80012f4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012fa:	4619      	mov	r1, r3
 80012fc:	4872      	ldr	r0, [pc, #456]	; (80014c8 <MX_GPIO_Init+0x2ec>)
 80012fe:	f000 fe85 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001302:	2380      	movs	r3, #128	; 0x80
 8001304:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001306:	2302      	movs	r3, #2
 8001308:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130a:	2300      	movs	r3, #0
 800130c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130e:	2300      	movs	r3, #0
 8001310:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001312:	230d      	movs	r3, #13
 8001314:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001316:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800131a:	4619      	mov	r1, r3
 800131c:	486a      	ldr	r0, [pc, #424]	; (80014c8 <MX_GPIO_Init+0x2ec>)
 800131e:	f000 fe75 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001322:	233f      	movs	r3, #63	; 0x3f
 8001324:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001326:	230b      	movs	r3, #11
 8001328:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132a:	2300      	movs	r3, #0
 800132c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800132e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001332:	4619      	mov	r1, r3
 8001334:	4862      	ldr	r0, [pc, #392]	; (80014c0 <MX_GPIO_Init+0x2e4>)
 8001336:	f000 fe69 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800133a:	2301      	movs	r3, #1
 800133c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800133e:	2302      	movs	r3, #2
 8001340:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001342:	2300      	movs	r3, #0
 8001344:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001346:	2300      	movs	r3, #0
 8001348:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800134a:	2301      	movs	r3, #1
 800134c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800134e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001352:	4619      	mov	r1, r3
 8001354:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001358:	f000 fe58 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 800135c:	230a      	movs	r3, #10
 800135e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001360:	230b      	movs	r3, #11
 8001362:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001364:	2300      	movs	r3, #0
 8001366:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001368:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800136c:	4619      	mov	r1, r3
 800136e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001372:	f000 fe4b 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001376:	2301      	movs	r3, #1
 8001378:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800137a:	2302      	movs	r3, #2
 800137c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137e:	2300      	movs	r3, #0
 8001380:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001382:	2300      	movs	r3, #0
 8001384:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001386:	2302      	movs	r3, #2
 8001388:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800138a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800138e:	4619      	mov	r1, r3
 8001390:	484e      	ldr	r0, [pc, #312]	; (80014cc <MX_GPIO_Init+0x2f0>)
 8001392:	f000 fe3b 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001396:	2302      	movs	r3, #2
 8001398:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800139a:	230b      	movs	r3, #11
 800139c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013a6:	4619      	mov	r1, r3
 80013a8:	4848      	ldr	r0, [pc, #288]	; (80014cc <MX_GPIO_Init+0x2f0>)
 80013aa:	f000 fe2f 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 80013ae:	2344      	movs	r3, #68	; 0x44
 80013b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013b2:	2303      	movs	r3, #3
 80013b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b6:	2300      	movs	r3, #0
 80013b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013be:	4619      	mov	r1, r3
 80013c0:	4842      	ldr	r0, [pc, #264]	; (80014cc <MX_GPIO_Init+0x2f0>)
 80013c2:	f000 fe23 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80013c6:	f44f 537e 	mov.w	r3, #16256	; 0x3f80
 80013ca:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013cc:	2302      	movs	r3, #2
 80013ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d0:	2300      	movs	r3, #0
 80013d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d4:	2300      	movs	r3, #0
 80013d6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80013d8:	2301      	movs	r3, #1
 80013da:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013e0:	4619      	mov	r1, r3
 80013e2:	4838      	ldr	r0, [pc, #224]	; (80014c4 <MX_GPIO_Init+0x2e8>)
 80013e4:	f000 fe12 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80013e8:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80013ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ee:	2302      	movs	r3, #2
 80013f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f2:	2300      	movs	r3, #0
 80013f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f6:	2300      	movs	r3, #0
 80013f8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 80013fa:	2303      	movs	r3, #3
 80013fc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001402:	4619      	mov	r1, r3
 8001404:	482f      	ldr	r0, [pc, #188]	; (80014c4 <MX_GPIO_Init+0x2e8>)
 8001406:	f000 fe01 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800140a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800140e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001410:	2302      	movs	r3, #2
 8001412:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001414:	2300      	movs	r3, #0
 8001416:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001418:	2300      	movs	r3, #0
 800141a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800141c:	2301      	movs	r3, #1
 800141e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001420:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001424:	4619      	mov	r1, r3
 8001426:	4829      	ldr	r0, [pc, #164]	; (80014cc <MX_GPIO_Init+0x2f0>)
 8001428:	f000 fdf0 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800142c:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8001430:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001432:	2302      	movs	r3, #2
 8001434:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001436:	2300      	movs	r3, #0
 8001438:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143a:	2300      	movs	r3, #0
 800143c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800143e:	230d      	movs	r3, #13
 8001440:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001442:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001446:	4619      	mov	r1, r3
 8001448:	4820      	ldr	r0, [pc, #128]	; (80014cc <MX_GPIO_Init+0x2f0>)
 800144a:	f000 fddf 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800144e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001452:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001454:	2302      	movs	r3, #2
 8001456:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001458:	2300      	movs	r3, #0
 800145a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145c:	2300      	movs	r3, #0
 800145e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8001460:	230e      	movs	r3, #14
 8001462:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001464:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001468:	4619      	mov	r1, r3
 800146a:	4818      	ldr	r0, [pc, #96]	; (80014cc <MX_GPIO_Init+0x2f0>)
 800146c:	f000 fdce 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001470:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001474:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001476:	2302      	movs	r3, #2
 8001478:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800147e:	2303      	movs	r3, #3
 8001480:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001482:	2307      	movs	r3, #7
 8001484:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001486:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800148a:	4619      	mov	r1, r3
 800148c:	4810      	ldr	r0, [pc, #64]	; (80014d0 <MX_GPIO_Init+0x2f4>)
 800148e:	f000 fdbd 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001492:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001496:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001498:	2302      	movs	r3, #2
 800149a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a0:	2300      	movs	r3, #0
 80014a2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80014a4:	2302      	movs	r3, #2
 80014a6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ac:	4619      	mov	r1, r3
 80014ae:	4808      	ldr	r0, [pc, #32]	; (80014d0 <MX_GPIO_Init+0x2f4>)
 80014b0:	f000 fdac 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80014b4:	2340      	movs	r3, #64	; 0x40
 80014b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b8:	2302      	movs	r3, #2
 80014ba:	e00b      	b.n	80014d4 <MX_GPIO_Init+0x2f8>
 80014bc:	40021000 	.word	0x40021000
 80014c0:	48000800 	.word	0x48000800
 80014c4:	48001000 	.word	0x48001000
 80014c8:	48001400 	.word	0x48001400
 80014cc:	48000400 	.word	0x48000400
 80014d0:	48000c00 	.word	0x48000c00
 80014d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d6:	2300      	movs	r3, #0
 80014d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014da:	2300      	movs	r3, #0
 80014dc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80014de:	230d      	movs	r3, #13
 80014e0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014e6:	4619      	mov	r1, r3
 80014e8:	4853      	ldr	r0, [pc, #332]	; (8001638 <MX_GPIO_Init+0x45c>)
 80014ea:	f000 fd8f 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80014ee:	2380      	movs	r3, #128	; 0x80
 80014f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f2:	2302      	movs	r3, #2
 80014f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f6:	2300      	movs	r3, #0
 80014f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fa:	2300      	movs	r3, #0
 80014fc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80014fe:	2302      	movs	r3, #2
 8001500:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001502:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001506:	4619      	mov	r1, r3
 8001508:	484b      	ldr	r0, [pc, #300]	; (8001638 <MX_GPIO_Init+0x45c>)
 800150a:	f000 fd7f 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800150e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001512:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001514:	2301      	movs	r3, #1
 8001516:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001518:	2300      	movs	r3, #0
 800151a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800151c:	2300      	movs	r3, #0
 800151e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001520:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001524:	4619      	mov	r1, r3
 8001526:	4844      	ldr	r0, [pc, #272]	; (8001638 <MX_GPIO_Init+0x45c>)
 8001528:	f000 fd70 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC9 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800152c:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 8001530:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001532:	2302      	movs	r3, #2
 8001534:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001536:	2300      	movs	r3, #0
 8001538:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800153a:	2303      	movs	r3, #3
 800153c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800153e:	230c      	movs	r3, #12
 8001540:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001542:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001546:	4619      	mov	r1, r3
 8001548:	483b      	ldr	r0, [pc, #236]	; (8001638 <MX_GPIO_Init+0x45c>)
 800154a:	f000 fd5f 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 800154e:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001552:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001554:	2302      	movs	r3, #2
 8001556:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800155c:	2303      	movs	r3, #3
 800155e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001560:	230a      	movs	r3, #10
 8001562:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001564:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001568:	4619      	mov	r1, r3
 800156a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800156e:	f000 fd4d 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001572:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001576:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001578:	2300      	movs	r3, #0
 800157a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157c:	2300      	movs	r3, #0
 800157e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001580:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001584:	4619      	mov	r1, r3
 8001586:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800158a:	f000 fd3f 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800158e:	2301      	movs	r3, #1
 8001590:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001592:	2302      	movs	r3, #2
 8001594:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001596:	2300      	movs	r3, #0
 8001598:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800159a:	2303      	movs	r3, #3
 800159c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800159e:	2309      	movs	r3, #9
 80015a0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015a6:	4619      	mov	r1, r3
 80015a8:	4824      	ldr	r0, [pc, #144]	; (800163c <MX_GPIO_Init+0x460>)
 80015aa:	f000 fd2f 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80015ae:	2304      	movs	r3, #4
 80015b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b2:	2302      	movs	r3, #2
 80015b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ba:	2303      	movs	r3, #3
 80015bc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80015be:	230c      	movs	r3, #12
 80015c0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015c6:	4619      	mov	r1, r3
 80015c8:	481c      	ldr	r0, [pc, #112]	; (800163c <MX_GPIO_Init+0x460>)
 80015ca:	f000 fd1f 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80015ce:	2338      	movs	r3, #56	; 0x38
 80015d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d2:	2302      	movs	r3, #2
 80015d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d6:	2300      	movs	r3, #0
 80015d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015da:	2303      	movs	r3, #3
 80015dc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80015de:	2306      	movs	r3, #6
 80015e0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015e6:	4619      	mov	r1, r3
 80015e8:	4815      	ldr	r0, [pc, #84]	; (8001640 <MX_GPIO_Init+0x464>)
 80015ea:	f000 fd0f 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80015ee:	f44f 7340 	mov.w	r3, #768	; 0x300
 80015f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015f4:	2312      	movs	r3, #18
 80015f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015fc:	2303      	movs	r3, #3
 80015fe:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001600:	2304      	movs	r3, #4
 8001602:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001604:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001608:	4619      	mov	r1, r3
 800160a:	480d      	ldr	r0, [pc, #52]	; (8001640 <MX_GPIO_Init+0x464>)
 800160c:	f000 fcfe 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001610:	2301      	movs	r3, #1
 8001612:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001614:	2302      	movs	r3, #2
 8001616:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001618:	2300      	movs	r3, #0
 800161a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161c:	2300      	movs	r3, #0
 800161e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001620:	2302      	movs	r3, #2
 8001622:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001624:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001628:	4619      	mov	r1, r3
 800162a:	4806      	ldr	r0, [pc, #24]	; (8001644 <MX_GPIO_Init+0x468>)
 800162c:	f000 fcee 	bl	800200c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001630:	bf00      	nop
 8001632:	3738      	adds	r7, #56	; 0x38
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	48000800 	.word	0x48000800
 800163c:	48000c00 	.word	0x48000c00
 8001640:	48000400 	.word	0x48000400
 8001644:	48001000 	.word	0x48001000

08001648 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001650:	1d39      	adds	r1, r7, #4
 8001652:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001656:	2201      	movs	r2, #1
 8001658:	4803      	ldr	r0, [pc, #12]	; (8001668 <__io_putchar+0x20>)
 800165a:	f002 ffbf 	bl	80045dc <HAL_UART_Transmit>
  return ch;
 800165e:	687b      	ldr	r3, [r7, #4]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3708      	adds	r7, #8
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20000208 	.word	0x20000208

0800166c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 {
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
   /* Prevent unused argument(s) compilation warning */
   UNUSED(huart);

   printf("Received data: %x%x\n", rx_data[0], rx_data[1]);
 8001674:	4b08      	ldr	r3, [pc, #32]	; (8001698 <HAL_UART_RxCpltCallback+0x2c>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	4619      	mov	r1, r3
 800167a:	4b07      	ldr	r3, [pc, #28]	; (8001698 <HAL_UART_RxCpltCallback+0x2c>)
 800167c:	785b      	ldrb	r3, [r3, #1]
 800167e:	461a      	mov	r2, r3
 8001680:	4806      	ldr	r0, [pc, #24]	; (800169c <HAL_UART_RxCpltCallback+0x30>)
 8001682:	f005 fdb3 	bl	80071ec <iprintf>
   HAL_UART_Receive_IT(&huart2, rx_data, 2);
 8001686:	2202      	movs	r2, #2
 8001688:	4903      	ldr	r1, [pc, #12]	; (8001698 <HAL_UART_RxCpltCallback+0x2c>)
 800168a:	4805      	ldr	r0, [pc, #20]	; (80016a0 <HAL_UART_RxCpltCallback+0x34>)
 800168c:	f003 f836 	bl	80046fc <HAL_UART_Receive_IT>
 }
 8001690:	bf00      	nop
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20000394 	.word	0x20000394
 800169c:	080091ec 	.word	0x080091ec
 80016a0:	2000029c 	.word	0x2000029c

080016a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016a8:	b672      	cpsid	i
}
 80016aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016ac:	e7fe      	b.n	80016ac <Error_Handler+0x8>
	...

080016b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016b6:	4b0f      	ldr	r3, [pc, #60]	; (80016f4 <HAL_MspInit+0x44>)
 80016b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016ba:	4a0e      	ldr	r2, [pc, #56]	; (80016f4 <HAL_MspInit+0x44>)
 80016bc:	f043 0301 	orr.w	r3, r3, #1
 80016c0:	6613      	str	r3, [r2, #96]	; 0x60
 80016c2:	4b0c      	ldr	r3, [pc, #48]	; (80016f4 <HAL_MspInit+0x44>)
 80016c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016c6:	f003 0301 	and.w	r3, r3, #1
 80016ca:	607b      	str	r3, [r7, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ce:	4b09      	ldr	r3, [pc, #36]	; (80016f4 <HAL_MspInit+0x44>)
 80016d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016d2:	4a08      	ldr	r2, [pc, #32]	; (80016f4 <HAL_MspInit+0x44>)
 80016d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016d8:	6593      	str	r3, [r2, #88]	; 0x58
 80016da:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <HAL_MspInit+0x44>)
 80016dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016e2:	603b      	str	r3, [r7, #0]
 80016e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	40021000 	.word	0x40021000

080016f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b0b0      	sub	sp, #192	; 0xc0
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001700:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]
 800170e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001710:	f107 0318 	add.w	r3, r7, #24
 8001714:	2294      	movs	r2, #148	; 0x94
 8001716:	2100      	movs	r1, #0
 8001718:	4618      	mov	r0, r3
 800171a:	f005 fd81 	bl	8007220 <memset>
  if(huart->Instance==LPUART1)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a47      	ldr	r2, [pc, #284]	; (8001840 <HAL_UART_MspInit+0x148>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d13e      	bne.n	80017a6 <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001728:	2320      	movs	r3, #32
 800172a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800172c:	2300      	movs	r3, #0
 800172e:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001730:	f107 0318 	add.w	r3, r7, #24
 8001734:	4618      	mov	r0, r3
 8001736:	f001 fdbf 	bl	80032b8 <HAL_RCCEx_PeriphCLKConfig>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001740:	f7ff ffb0 	bl	80016a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001744:	4b3f      	ldr	r3, [pc, #252]	; (8001844 <HAL_UART_MspInit+0x14c>)
 8001746:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001748:	4a3e      	ldr	r2, [pc, #248]	; (8001844 <HAL_UART_MspInit+0x14c>)
 800174a:	f043 0301 	orr.w	r3, r3, #1
 800174e:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001750:	4b3c      	ldr	r3, [pc, #240]	; (8001844 <HAL_UART_MspInit+0x14c>)
 8001752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001754:	f003 0301 	and.w	r3, r3, #1
 8001758:	617b      	str	r3, [r7, #20]
 800175a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800175c:	4b39      	ldr	r3, [pc, #228]	; (8001844 <HAL_UART_MspInit+0x14c>)
 800175e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001760:	4a38      	ldr	r2, [pc, #224]	; (8001844 <HAL_UART_MspInit+0x14c>)
 8001762:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001766:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001768:	4b36      	ldr	r3, [pc, #216]	; (8001844 <HAL_UART_MspInit+0x14c>)
 800176a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800176c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001770:	613b      	str	r3, [r7, #16]
 8001772:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8001774:	f000 feb8 	bl	80024e8 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001778:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800177c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001780:	2302      	movs	r3, #2
 8001782:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001786:	2300      	movs	r3, #0
 8001788:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800178c:	2303      	movs	r3, #3
 800178e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001792:	2308      	movs	r3, #8
 8001794:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001798:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800179c:	4619      	mov	r1, r3
 800179e:	482a      	ldr	r0, [pc, #168]	; (8001848 <HAL_UART_MspInit+0x150>)
 80017a0:	f000 fc34 	bl	800200c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80017a4:	e047      	b.n	8001836 <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART2)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a28      	ldr	r2, [pc, #160]	; (800184c <HAL_UART_MspInit+0x154>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d142      	bne.n	8001836 <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80017b0:	2302      	movs	r3, #2
 80017b2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80017b4:	2300      	movs	r3, #0
 80017b6:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017b8:	f107 0318 	add.w	r3, r7, #24
 80017bc:	4618      	mov	r0, r3
 80017be:	f001 fd7b 	bl	80032b8 <HAL_RCCEx_PeriphCLKConfig>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <HAL_UART_MspInit+0xd4>
      Error_Handler();
 80017c8:	f7ff ff6c 	bl	80016a4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80017cc:	4b1d      	ldr	r3, [pc, #116]	; (8001844 <HAL_UART_MspInit+0x14c>)
 80017ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017d0:	4a1c      	ldr	r2, [pc, #112]	; (8001844 <HAL_UART_MspInit+0x14c>)
 80017d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017d6:	6593      	str	r3, [r2, #88]	; 0x58
 80017d8:	4b1a      	ldr	r3, [pc, #104]	; (8001844 <HAL_UART_MspInit+0x14c>)
 80017da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017e0:	60fb      	str	r3, [r7, #12]
 80017e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017e4:	4b17      	ldr	r3, [pc, #92]	; (8001844 <HAL_UART_MspInit+0x14c>)
 80017e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e8:	4a16      	ldr	r2, [pc, #88]	; (8001844 <HAL_UART_MspInit+0x14c>)
 80017ea:	f043 0308 	orr.w	r3, r3, #8
 80017ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017f0:	4b14      	ldr	r3, [pc, #80]	; (8001844 <HAL_UART_MspInit+0x14c>)
 80017f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017f4:	f003 0308 	and.w	r3, r3, #8
 80017f8:	60bb      	str	r3, [r7, #8]
 80017fa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80017fc:	2378      	movs	r3, #120	; 0x78
 80017fe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001802:	2302      	movs	r3, #2
 8001804:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001808:	2300      	movs	r3, #0
 800180a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800180e:	2303      	movs	r3, #3
 8001810:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001814:	2307      	movs	r3, #7
 8001816:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800181a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800181e:	4619      	mov	r1, r3
 8001820:	480b      	ldr	r0, [pc, #44]	; (8001850 <HAL_UART_MspInit+0x158>)
 8001822:	f000 fbf3 	bl	800200c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001826:	2200      	movs	r2, #0
 8001828:	2100      	movs	r1, #0
 800182a:	2026      	movs	r0, #38	; 0x26
 800182c:	f000 fafd 	bl	8001e2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001830:	2026      	movs	r0, #38	; 0x26
 8001832:	f000 fb16 	bl	8001e62 <HAL_NVIC_EnableIRQ>
}
 8001836:	bf00      	nop
 8001838:	37c0      	adds	r7, #192	; 0xc0
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40008000 	.word	0x40008000
 8001844:	40021000 	.word	0x40021000
 8001848:	48001800 	.word	0x48001800
 800184c:	40004400 	.word	0x40004400
 8001850:	48000c00 	.word	0x48000c00

08001854 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b08a      	sub	sp, #40	; 0x28
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185c:	f107 0314 	add.w	r3, r7, #20
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	60da      	str	r2, [r3, #12]
 800186a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a17      	ldr	r2, [pc, #92]	; (80018d0 <HAL_SPI_MspInit+0x7c>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d128      	bne.n	80018c8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001876:	4b17      	ldr	r3, [pc, #92]	; (80018d4 <HAL_SPI_MspInit+0x80>)
 8001878:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800187a:	4a16      	ldr	r2, [pc, #88]	; (80018d4 <HAL_SPI_MspInit+0x80>)
 800187c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001880:	6613      	str	r3, [r2, #96]	; 0x60
 8001882:	4b14      	ldr	r3, [pc, #80]	; (80018d4 <HAL_SPI_MspInit+0x80>)
 8001884:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001886:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800188a:	613b      	str	r3, [r7, #16]
 800188c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800188e:	4b11      	ldr	r3, [pc, #68]	; (80018d4 <HAL_SPI_MspInit+0x80>)
 8001890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001892:	4a10      	ldr	r2, [pc, #64]	; (80018d4 <HAL_SPI_MspInit+0x80>)
 8001894:	f043 0301 	orr.w	r3, r3, #1
 8001898:	64d3      	str	r3, [r2, #76]	; 0x4c
 800189a:	4b0e      	ldr	r3, [pc, #56]	; (80018d4 <HAL_SPI_MspInit+0x80>)
 800189c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800189e:	f003 0301 	and.w	r3, r3, #1
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80018a6:	23f0      	movs	r3, #240	; 0xf0
 80018a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018aa:	2302      	movs	r3, #2
 80018ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b2:	2303      	movs	r3, #3
 80018b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80018b6:	2305      	movs	r3, #5
 80018b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ba:	f107 0314 	add.w	r3, r7, #20
 80018be:	4619      	mov	r1, r3
 80018c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018c4:	f000 fba2 	bl	800200c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80018c8:	bf00      	nop
 80018ca:	3728      	adds	r7, #40	; 0x28
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	40013000 	.word	0x40013000
 80018d4:	40021000 	.word	0x40021000

080018d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018dc:	e7fe      	b.n	80018dc <NMI_Handler+0x4>

080018de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018de:	b480      	push	{r7}
 80018e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018e2:	e7fe      	b.n	80018e2 <HardFault_Handler+0x4>

080018e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018e8:	e7fe      	b.n	80018e8 <MemManage_Handler+0x4>

080018ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018ea:	b480      	push	{r7}
 80018ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018ee:	e7fe      	b.n	80018ee <BusFault_Handler+0x4>

080018f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018f4:	e7fe      	b.n	80018f4 <UsageFault_Handler+0x4>

080018f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018f6:	b480      	push	{r7}
 80018f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018fa:	bf00      	nop
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr

08001904 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001908:	bf00      	nop
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr

08001912 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001912:	b480      	push	{r7}
 8001914:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001916:	bf00      	nop
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001924:	f000 f962 	bl	8001bec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001928:	bf00      	nop
 800192a:	bd80      	pop	{r7, pc}

0800192c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001930:	4802      	ldr	r0, [pc, #8]	; (800193c <USART2_IRQHandler+0x10>)
 8001932:	f002 ff2f 	bl	8004794 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
//  HAL_UART_RxCpltCallback(&huart2);
  /* USER CODE END USART2_IRQn 1 */
}
 8001936:	bf00      	nop
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	2000029c 	.word	0x2000029c

08001940 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  return 1;
 8001944:	2301      	movs	r3, #1
}
 8001946:	4618      	mov	r0, r3
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr

08001950 <_kill>:

int _kill(int pid, int sig)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800195a:	f005 fc6d 	bl	8007238 <__errno>
 800195e:	4603      	mov	r3, r0
 8001960:	2216      	movs	r2, #22
 8001962:	601a      	str	r2, [r3, #0]
  return -1;
 8001964:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001968:	4618      	mov	r0, r3
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}

08001970 <_exit>:

void _exit (int status)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001978:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f7ff ffe7 	bl	8001950 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001982:	e7fe      	b.n	8001982 <_exit+0x12>

08001984 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b086      	sub	sp, #24
 8001988:	af00      	add	r7, sp, #0
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001990:	2300      	movs	r3, #0
 8001992:	617b      	str	r3, [r7, #20]
 8001994:	e00a      	b.n	80019ac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001996:	f3af 8000 	nop.w
 800199a:	4601      	mov	r1, r0
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	1c5a      	adds	r2, r3, #1
 80019a0:	60ba      	str	r2, [r7, #8]
 80019a2:	b2ca      	uxtb	r2, r1
 80019a4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	3301      	adds	r3, #1
 80019aa:	617b      	str	r3, [r7, #20]
 80019ac:	697a      	ldr	r2, [r7, #20]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	dbf0      	blt.n	8001996 <_read+0x12>
  }

  return len;
 80019b4:	687b      	ldr	r3, [r7, #4]
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3718      	adds	r7, #24
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019be:	b580      	push	{r7, lr}
 80019c0:	b086      	sub	sp, #24
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	60f8      	str	r0, [r7, #12]
 80019c6:	60b9      	str	r1, [r7, #8]
 80019c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ca:	2300      	movs	r3, #0
 80019cc:	617b      	str	r3, [r7, #20]
 80019ce:	e009      	b.n	80019e4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	1c5a      	adds	r2, r3, #1
 80019d4:	60ba      	str	r2, [r7, #8]
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff fe35 	bl	8001648 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	3301      	adds	r3, #1
 80019e2:	617b      	str	r3, [r7, #20]
 80019e4:	697a      	ldr	r2, [r7, #20]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	dbf1      	blt.n	80019d0 <_write+0x12>
  }
  return len;
 80019ec:	687b      	ldr	r3, [r7, #4]
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3718      	adds	r7, #24
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}

080019f6 <_close>:

int _close(int file)
{
 80019f6:	b480      	push	{r7}
 80019f8:	b083      	sub	sp, #12
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	370c      	adds	r7, #12
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr

08001a0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	b083      	sub	sp, #12
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	6078      	str	r0, [r7, #4]
 8001a16:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a1e:	605a      	str	r2, [r3, #4]
  return 0;
 8001a20:	2300      	movs	r3, #0
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	370c      	adds	r7, #12
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr

08001a2e <_isatty>:

int _isatty(int file)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	b083      	sub	sp, #12
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a36:	2301      	movs	r3, #1
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b085      	sub	sp, #20
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	60f8      	str	r0, [r7, #12]
 8001a4c:	60b9      	str	r1, [r7, #8]
 8001a4e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a50:	2300      	movs	r3, #0
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3714      	adds	r7, #20
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
	...

08001a60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a68:	4a14      	ldr	r2, [pc, #80]	; (8001abc <_sbrk+0x5c>)
 8001a6a:	4b15      	ldr	r3, [pc, #84]	; (8001ac0 <_sbrk+0x60>)
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a74:	4b13      	ldr	r3, [pc, #76]	; (8001ac4 <_sbrk+0x64>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d102      	bne.n	8001a82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a7c:	4b11      	ldr	r3, [pc, #68]	; (8001ac4 <_sbrk+0x64>)
 8001a7e:	4a12      	ldr	r2, [pc, #72]	; (8001ac8 <_sbrk+0x68>)
 8001a80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a82:	4b10      	ldr	r3, [pc, #64]	; (8001ac4 <_sbrk+0x64>)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4413      	add	r3, r2
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d207      	bcs.n	8001aa0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a90:	f005 fbd2 	bl	8007238 <__errno>
 8001a94:	4603      	mov	r3, r0
 8001a96:	220c      	movs	r2, #12
 8001a98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a9e:	e009      	b.n	8001ab4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001aa0:	4b08      	ldr	r3, [pc, #32]	; (8001ac4 <_sbrk+0x64>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aa6:	4b07      	ldr	r3, [pc, #28]	; (8001ac4 <_sbrk+0x64>)
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4413      	add	r3, r2
 8001aae:	4a05      	ldr	r2, [pc, #20]	; (8001ac4 <_sbrk+0x64>)
 8001ab0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3718      	adds	r7, #24
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	200a0000 	.word	0x200a0000
 8001ac0:	00000400 	.word	0x00000400
 8001ac4:	200003b0 	.word	0x200003b0
 8001ac8:	20000508 	.word	0x20000508

08001acc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ad0:	4b06      	ldr	r3, [pc, #24]	; (8001aec <SystemInit+0x20>)
 8001ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ad6:	4a05      	ldr	r2, [pc, #20]	; (8001aec <SystemInit+0x20>)
 8001ad8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001adc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001ae0:	bf00      	nop
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	e000ed00 	.word	0xe000ed00

08001af0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001af0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b28 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001af4:	f7ff ffea 	bl	8001acc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001af8:	480c      	ldr	r0, [pc, #48]	; (8001b2c <LoopForever+0x6>)
  ldr r1, =_edata
 8001afa:	490d      	ldr	r1, [pc, #52]	; (8001b30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001afc:	4a0d      	ldr	r2, [pc, #52]	; (8001b34 <LoopForever+0xe>)
  movs r3, #0
 8001afe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b00:	e002      	b.n	8001b08 <LoopCopyDataInit>

08001b02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b06:	3304      	adds	r3, #4

08001b08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b0c:	d3f9      	bcc.n	8001b02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b0e:	4a0a      	ldr	r2, [pc, #40]	; (8001b38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b10:	4c0a      	ldr	r4, [pc, #40]	; (8001b3c <LoopForever+0x16>)
  movs r3, #0
 8001b12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b14:	e001      	b.n	8001b1a <LoopFillZerobss>

08001b16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b18:	3204      	adds	r2, #4

08001b1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b1c:	d3fb      	bcc.n	8001b16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b1e:	f005 fb91 	bl	8007244 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b22:	f7ff f9d7 	bl	8000ed4 <main>

08001b26 <LoopForever>:

LoopForever:
    b LoopForever
 8001b26:	e7fe      	b.n	8001b26 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001b28:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001b2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b30:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001b34:	080095f4 	.word	0x080095f4
  ldr r2, =_sbss
 8001b38:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001b3c:	20000504 	.word	0x20000504

08001b40 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b40:	e7fe      	b.n	8001b40 <ADC1_IRQHandler>

08001b42 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b082      	sub	sp, #8
 8001b46:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b4c:	2003      	movs	r0, #3
 8001b4e:	f000 f961 	bl	8001e14 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b52:	2000      	movs	r0, #0
 8001b54:	f000 f80e 	bl	8001b74 <HAL_InitTick>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d002      	beq.n	8001b64 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	71fb      	strb	r3, [r7, #7]
 8001b62:	e001      	b.n	8001b68 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b64:	f7ff fda4 	bl	80016b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b68:	79fb      	ldrb	r3, [r7, #7]
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
	...

08001b74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b084      	sub	sp, #16
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001b80:	4b17      	ldr	r3, [pc, #92]	; (8001be0 <HAL_InitTick+0x6c>)
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d023      	beq.n	8001bd0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001b88:	4b16      	ldr	r3, [pc, #88]	; (8001be4 <HAL_InitTick+0x70>)
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	4b14      	ldr	r3, [pc, #80]	; (8001be0 <HAL_InitTick+0x6c>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	4619      	mov	r1, r3
 8001b92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b96:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f000 f96d 	bl	8001e7e <HAL_SYSTICK_Config>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d10f      	bne.n	8001bca <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2b0f      	cmp	r3, #15
 8001bae:	d809      	bhi.n	8001bc4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	6879      	ldr	r1, [r7, #4]
 8001bb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001bb8:	f000 f937 	bl	8001e2a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bbc:	4a0a      	ldr	r2, [pc, #40]	; (8001be8 <HAL_InitTick+0x74>)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6013      	str	r3, [r2, #0]
 8001bc2:	e007      	b.n	8001bd4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	73fb      	strb	r3, [r7, #15]
 8001bc8:	e004      	b.n	8001bd4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	73fb      	strb	r3, [r7, #15]
 8001bce:	e001      	b.n	8001bd4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001bd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3710      	adds	r7, #16
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000020 	.word	0x20000020
 8001be4:	20000018 	.word	0x20000018
 8001be8:	2000001c 	.word	0x2000001c

08001bec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001bf0:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <HAL_IncTick+0x20>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	4b06      	ldr	r3, [pc, #24]	; (8001c10 <HAL_IncTick+0x24>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4413      	add	r3, r2
 8001bfc:	4a04      	ldr	r2, [pc, #16]	; (8001c10 <HAL_IncTick+0x24>)
 8001bfe:	6013      	str	r3, [r2, #0]
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	20000020 	.word	0x20000020
 8001c10:	200003b4 	.word	0x200003b4

08001c14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  return uwTick;
 8001c18:	4b03      	ldr	r3, [pc, #12]	; (8001c28 <HAL_GetTick+0x14>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	200003b4 	.word	0x200003b4

08001c2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c34:	f7ff ffee 	bl	8001c14 <HAL_GetTick>
 8001c38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c44:	d005      	beq.n	8001c52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001c46:	4b0a      	ldr	r3, [pc, #40]	; (8001c70 <HAL_Delay+0x44>)
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	4413      	add	r3, r2
 8001c50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c52:	bf00      	nop
 8001c54:	f7ff ffde 	bl	8001c14 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	68fa      	ldr	r2, [r7, #12]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d8f7      	bhi.n	8001c54 <HAL_Delay+0x28>
  {
  }
}
 8001c64:	bf00      	nop
 8001c66:	bf00      	nop
 8001c68:	3710      	adds	r7, #16
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	20000020 	.word	0x20000020

08001c74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f003 0307 	and.w	r3, r3, #7
 8001c82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c84:	4b0c      	ldr	r3, [pc, #48]	; (8001cb8 <__NVIC_SetPriorityGrouping+0x44>)
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c8a:	68ba      	ldr	r2, [r7, #8]
 8001c8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c90:	4013      	ands	r3, r2
 8001c92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ca0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ca4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ca6:	4a04      	ldr	r2, [pc, #16]	; (8001cb8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	60d3      	str	r3, [r2, #12]
}
 8001cac:	bf00      	nop
 8001cae:	3714      	adds	r7, #20
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr
 8001cb8:	e000ed00 	.word	0xe000ed00

08001cbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cc0:	4b04      	ldr	r3, [pc, #16]	; (8001cd4 <__NVIC_GetPriorityGrouping+0x18>)
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	0a1b      	lsrs	r3, r3, #8
 8001cc6:	f003 0307 	and.w	r3, r3, #7
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr
 8001cd4:	e000ed00 	.word	0xe000ed00

08001cd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	db0b      	blt.n	8001d02 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cea:	79fb      	ldrb	r3, [r7, #7]
 8001cec:	f003 021f 	and.w	r2, r3, #31
 8001cf0:	4907      	ldr	r1, [pc, #28]	; (8001d10 <__NVIC_EnableIRQ+0x38>)
 8001cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf6:	095b      	lsrs	r3, r3, #5
 8001cf8:	2001      	movs	r0, #1
 8001cfa:	fa00 f202 	lsl.w	r2, r0, r2
 8001cfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d02:	bf00      	nop
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	e000e100 	.word	0xe000e100

08001d14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	6039      	str	r1, [r7, #0]
 8001d1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	db0a      	blt.n	8001d3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	b2da      	uxtb	r2, r3
 8001d2c:	490c      	ldr	r1, [pc, #48]	; (8001d60 <__NVIC_SetPriority+0x4c>)
 8001d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d32:	0112      	lsls	r2, r2, #4
 8001d34:	b2d2      	uxtb	r2, r2
 8001d36:	440b      	add	r3, r1
 8001d38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d3c:	e00a      	b.n	8001d54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	b2da      	uxtb	r2, r3
 8001d42:	4908      	ldr	r1, [pc, #32]	; (8001d64 <__NVIC_SetPriority+0x50>)
 8001d44:	79fb      	ldrb	r3, [r7, #7]
 8001d46:	f003 030f 	and.w	r3, r3, #15
 8001d4a:	3b04      	subs	r3, #4
 8001d4c:	0112      	lsls	r2, r2, #4
 8001d4e:	b2d2      	uxtb	r2, r2
 8001d50:	440b      	add	r3, r1
 8001d52:	761a      	strb	r2, [r3, #24]
}
 8001d54:	bf00      	nop
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr
 8001d60:	e000e100 	.word	0xe000e100
 8001d64:	e000ed00 	.word	0xe000ed00

08001d68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b089      	sub	sp, #36	; 0x24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	60b9      	str	r1, [r7, #8]
 8001d72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	f003 0307 	and.w	r3, r3, #7
 8001d7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	f1c3 0307 	rsb	r3, r3, #7
 8001d82:	2b04      	cmp	r3, #4
 8001d84:	bf28      	it	cs
 8001d86:	2304      	movcs	r3, #4
 8001d88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	3304      	adds	r3, #4
 8001d8e:	2b06      	cmp	r3, #6
 8001d90:	d902      	bls.n	8001d98 <NVIC_EncodePriority+0x30>
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	3b03      	subs	r3, #3
 8001d96:	e000      	b.n	8001d9a <NVIC_EncodePriority+0x32>
 8001d98:	2300      	movs	r3, #0
 8001d9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d9c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	43da      	mvns	r2, r3
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	401a      	ands	r2, r3
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001db0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dba:	43d9      	mvns	r1, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc0:	4313      	orrs	r3, r2
         );
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3724      	adds	r7, #36	; 0x24
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
	...

08001dd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	3b01      	subs	r3, #1
 8001ddc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001de0:	d301      	bcc.n	8001de6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001de2:	2301      	movs	r3, #1
 8001de4:	e00f      	b.n	8001e06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001de6:	4a0a      	ldr	r2, [pc, #40]	; (8001e10 <SysTick_Config+0x40>)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	3b01      	subs	r3, #1
 8001dec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dee:	210f      	movs	r1, #15
 8001df0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001df4:	f7ff ff8e 	bl	8001d14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001df8:	4b05      	ldr	r3, [pc, #20]	; (8001e10 <SysTick_Config+0x40>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dfe:	4b04      	ldr	r3, [pc, #16]	; (8001e10 <SysTick_Config+0x40>)
 8001e00:	2207      	movs	r2, #7
 8001e02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	e000e010 	.word	0xe000e010

08001e14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f7ff ff29 	bl	8001c74 <__NVIC_SetPriorityGrouping>
}
 8001e22:	bf00      	nop
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	b086      	sub	sp, #24
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	4603      	mov	r3, r0
 8001e32:	60b9      	str	r1, [r7, #8]
 8001e34:	607a      	str	r2, [r7, #4]
 8001e36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e3c:	f7ff ff3e 	bl	8001cbc <__NVIC_GetPriorityGrouping>
 8001e40:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	68b9      	ldr	r1, [r7, #8]
 8001e46:	6978      	ldr	r0, [r7, #20]
 8001e48:	f7ff ff8e 	bl	8001d68 <NVIC_EncodePriority>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e52:	4611      	mov	r1, r2
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff ff5d 	bl	8001d14 <__NVIC_SetPriority>
}
 8001e5a:	bf00      	nop
 8001e5c:	3718      	adds	r7, #24
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b082      	sub	sp, #8
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	4603      	mov	r3, r0
 8001e6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7ff ff31 	bl	8001cd8 <__NVIC_EnableIRQ>
}
 8001e76:	bf00      	nop
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b082      	sub	sp, #8
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f7ff ffa2 	bl	8001dd0 <SysTick_Config>
 8001e8c:	4603      	mov	r3, r0
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}

08001e96 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e96:	b480      	push	{r7}
 8001e98:	b085      	sub	sp, #20
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d008      	beq.n	8001ec0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2204      	movs	r2, #4
 8001eb2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e040      	b.n	8001f42 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f022 020e 	bic.w	r2, r2, #14
 8001ece:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001eda:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001ede:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f022 0201 	bic.w	r2, r2, #1
 8001eee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef4:	f003 021c 	and.w	r2, r3, #28
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efc:	2101      	movs	r1, #1
 8001efe:	fa01 f202 	lsl.w	r2, r1, r2
 8001f02:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001f0c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d00c      	beq.n	8001f30 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f20:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f24:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001f2e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2201      	movs	r2, #1
 8001f34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001f40:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3714      	adds	r7, #20
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr

08001f4e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f4e:	b580      	push	{r7, lr}
 8001f50:	b084      	sub	sp, #16
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f56:	2300      	movs	r3, #0
 8001f58:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d005      	beq.n	8001f72 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2204      	movs	r2, #4
 8001f6a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	73fb      	strb	r3, [r7, #15]
 8001f70:	e047      	b.n	8002002 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f022 020e 	bic.w	r2, r2, #14
 8001f80:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f022 0201 	bic.w	r2, r2, #1
 8001f90:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fa0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa6:	f003 021c 	and.w	r2, r3, #28
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fae:	2101      	movs	r1, #1
 8001fb0:	fa01 f202 	lsl.w	r2, r1, r2
 8001fb4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001fbe:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d00c      	beq.n	8001fe2 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fd2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fd6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001fe0:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	4798      	blx	r3
    }
  }
  return status;
 8002002:	7bfb      	ldrb	r3, [r7, #15]
}
 8002004:	4618      	mov	r0, r3
 8002006:	3710      	adds	r7, #16
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}

0800200c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800200c:	b480      	push	{r7}
 800200e:	b087      	sub	sp, #28
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002016:	2300      	movs	r3, #0
 8002018:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800201a:	e166      	b.n	80022ea <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	2101      	movs	r1, #1
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	fa01 f303 	lsl.w	r3, r1, r3
 8002028:	4013      	ands	r3, r2
 800202a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2b00      	cmp	r3, #0
 8002030:	f000 8158 	beq.w	80022e4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f003 0303 	and.w	r3, r3, #3
 800203c:	2b01      	cmp	r3, #1
 800203e:	d005      	beq.n	800204c <HAL_GPIO_Init+0x40>
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f003 0303 	and.w	r3, r3, #3
 8002048:	2b02      	cmp	r3, #2
 800204a:	d130      	bne.n	80020ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	2203      	movs	r2, #3
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	43db      	mvns	r3, r3
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	4013      	ands	r3, r2
 8002062:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	68da      	ldr	r2, [r3, #12]
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	005b      	lsls	r3, r3, #1
 800206c:	fa02 f303 	lsl.w	r3, r2, r3
 8002070:	693a      	ldr	r2, [r7, #16]
 8002072:	4313      	orrs	r3, r2
 8002074:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	693a      	ldr	r2, [r7, #16]
 800207a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002082:	2201      	movs	r2, #1
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	fa02 f303 	lsl.w	r3, r2, r3
 800208a:	43db      	mvns	r3, r3
 800208c:	693a      	ldr	r2, [r7, #16]
 800208e:	4013      	ands	r3, r2
 8002090:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	091b      	lsrs	r3, r3, #4
 8002098:	f003 0201 	and.w	r2, r3, #1
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	fa02 f303 	lsl.w	r3, r2, r3
 80020a2:	693a      	ldr	r2, [r7, #16]
 80020a4:	4313      	orrs	r3, r2
 80020a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	693a      	ldr	r2, [r7, #16]
 80020ac:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f003 0303 	and.w	r3, r3, #3
 80020b6:	2b03      	cmp	r3, #3
 80020b8:	d017      	beq.n	80020ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	2203      	movs	r2, #3
 80020c6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ca:	43db      	mvns	r3, r3
 80020cc:	693a      	ldr	r2, [r7, #16]
 80020ce:	4013      	ands	r3, r2
 80020d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	689a      	ldr	r2, [r3, #8]
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	fa02 f303 	lsl.w	r3, r2, r3
 80020de:	693a      	ldr	r2, [r7, #16]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	693a      	ldr	r2, [r7, #16]
 80020e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f003 0303 	and.w	r3, r3, #3
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d123      	bne.n	800213e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	08da      	lsrs	r2, r3, #3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	3208      	adds	r2, #8
 80020fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002102:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	f003 0307 	and.w	r3, r3, #7
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	220f      	movs	r2, #15
 800210e:	fa02 f303 	lsl.w	r3, r2, r3
 8002112:	43db      	mvns	r3, r3
 8002114:	693a      	ldr	r2, [r7, #16]
 8002116:	4013      	ands	r3, r2
 8002118:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	691a      	ldr	r2, [r3, #16]
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	f003 0307 	and.w	r3, r3, #7
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	693a      	ldr	r2, [r7, #16]
 800212c:	4313      	orrs	r3, r2
 800212e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	08da      	lsrs	r2, r3, #3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	3208      	adds	r2, #8
 8002138:	6939      	ldr	r1, [r7, #16]
 800213a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	2203      	movs	r2, #3
 800214a:	fa02 f303 	lsl.w	r3, r2, r3
 800214e:	43db      	mvns	r3, r3
 8002150:	693a      	ldr	r2, [r7, #16]
 8002152:	4013      	ands	r3, r2
 8002154:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	f003 0203 	and.w	r2, r3, #3
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	693a      	ldr	r2, [r7, #16]
 8002168:	4313      	orrs	r3, r2
 800216a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	693a      	ldr	r2, [r7, #16]
 8002170:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800217a:	2b00      	cmp	r3, #0
 800217c:	f000 80b2 	beq.w	80022e4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002180:	4b61      	ldr	r3, [pc, #388]	; (8002308 <HAL_GPIO_Init+0x2fc>)
 8002182:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002184:	4a60      	ldr	r2, [pc, #384]	; (8002308 <HAL_GPIO_Init+0x2fc>)
 8002186:	f043 0301 	orr.w	r3, r3, #1
 800218a:	6613      	str	r3, [r2, #96]	; 0x60
 800218c:	4b5e      	ldr	r3, [pc, #376]	; (8002308 <HAL_GPIO_Init+0x2fc>)
 800218e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002190:	f003 0301 	and.w	r3, r3, #1
 8002194:	60bb      	str	r3, [r7, #8]
 8002196:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002198:	4a5c      	ldr	r2, [pc, #368]	; (800230c <HAL_GPIO_Init+0x300>)
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	089b      	lsrs	r3, r3, #2
 800219e:	3302      	adds	r3, #2
 80021a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	f003 0303 	and.w	r3, r3, #3
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	220f      	movs	r2, #15
 80021b0:	fa02 f303 	lsl.w	r3, r2, r3
 80021b4:	43db      	mvns	r3, r3
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	4013      	ands	r3, r2
 80021ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80021c2:	d02b      	beq.n	800221c <HAL_GPIO_Init+0x210>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	4a52      	ldr	r2, [pc, #328]	; (8002310 <HAL_GPIO_Init+0x304>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d025      	beq.n	8002218 <HAL_GPIO_Init+0x20c>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4a51      	ldr	r2, [pc, #324]	; (8002314 <HAL_GPIO_Init+0x308>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d01f      	beq.n	8002214 <HAL_GPIO_Init+0x208>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a50      	ldr	r2, [pc, #320]	; (8002318 <HAL_GPIO_Init+0x30c>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d019      	beq.n	8002210 <HAL_GPIO_Init+0x204>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4a4f      	ldr	r2, [pc, #316]	; (800231c <HAL_GPIO_Init+0x310>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d013      	beq.n	800220c <HAL_GPIO_Init+0x200>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4a4e      	ldr	r2, [pc, #312]	; (8002320 <HAL_GPIO_Init+0x314>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d00d      	beq.n	8002208 <HAL_GPIO_Init+0x1fc>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	4a4d      	ldr	r2, [pc, #308]	; (8002324 <HAL_GPIO_Init+0x318>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d007      	beq.n	8002204 <HAL_GPIO_Init+0x1f8>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4a4c      	ldr	r2, [pc, #304]	; (8002328 <HAL_GPIO_Init+0x31c>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d101      	bne.n	8002200 <HAL_GPIO_Init+0x1f4>
 80021fc:	2307      	movs	r3, #7
 80021fe:	e00e      	b.n	800221e <HAL_GPIO_Init+0x212>
 8002200:	2308      	movs	r3, #8
 8002202:	e00c      	b.n	800221e <HAL_GPIO_Init+0x212>
 8002204:	2306      	movs	r3, #6
 8002206:	e00a      	b.n	800221e <HAL_GPIO_Init+0x212>
 8002208:	2305      	movs	r3, #5
 800220a:	e008      	b.n	800221e <HAL_GPIO_Init+0x212>
 800220c:	2304      	movs	r3, #4
 800220e:	e006      	b.n	800221e <HAL_GPIO_Init+0x212>
 8002210:	2303      	movs	r3, #3
 8002212:	e004      	b.n	800221e <HAL_GPIO_Init+0x212>
 8002214:	2302      	movs	r3, #2
 8002216:	e002      	b.n	800221e <HAL_GPIO_Init+0x212>
 8002218:	2301      	movs	r3, #1
 800221a:	e000      	b.n	800221e <HAL_GPIO_Init+0x212>
 800221c:	2300      	movs	r3, #0
 800221e:	697a      	ldr	r2, [r7, #20]
 8002220:	f002 0203 	and.w	r2, r2, #3
 8002224:	0092      	lsls	r2, r2, #2
 8002226:	4093      	lsls	r3, r2
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	4313      	orrs	r3, r2
 800222c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800222e:	4937      	ldr	r1, [pc, #220]	; (800230c <HAL_GPIO_Init+0x300>)
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	089b      	lsrs	r3, r3, #2
 8002234:	3302      	adds	r3, #2
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800223c:	4b3b      	ldr	r3, [pc, #236]	; (800232c <HAL_GPIO_Init+0x320>)
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	43db      	mvns	r3, r3
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	4013      	ands	r3, r2
 800224a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d003      	beq.n	8002260 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	4313      	orrs	r3, r2
 800225e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002260:	4a32      	ldr	r2, [pc, #200]	; (800232c <HAL_GPIO_Init+0x320>)
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002266:	4b31      	ldr	r3, [pc, #196]	; (800232c <HAL_GPIO_Init+0x320>)
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	43db      	mvns	r3, r3
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	4013      	ands	r3, r2
 8002274:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d003      	beq.n	800228a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	4313      	orrs	r3, r2
 8002288:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800228a:	4a28      	ldr	r2, [pc, #160]	; (800232c <HAL_GPIO_Init+0x320>)
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002290:	4b26      	ldr	r3, [pc, #152]	; (800232c <HAL_GPIO_Init+0x320>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	43db      	mvns	r3, r3
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	4013      	ands	r3, r2
 800229e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80022ac:	693a      	ldr	r2, [r7, #16]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022b4:	4a1d      	ldr	r2, [pc, #116]	; (800232c <HAL_GPIO_Init+0x320>)
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80022ba:	4b1c      	ldr	r3, [pc, #112]	; (800232c <HAL_GPIO_Init+0x320>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	43db      	mvns	r3, r3
 80022c4:	693a      	ldr	r2, [r7, #16]
 80022c6:	4013      	ands	r3, r2
 80022c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d003      	beq.n	80022de <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80022d6:	693a      	ldr	r2, [r7, #16]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	4313      	orrs	r3, r2
 80022dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022de:	4a13      	ldr	r2, [pc, #76]	; (800232c <HAL_GPIO_Init+0x320>)
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	3301      	adds	r3, #1
 80022e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	fa22 f303 	lsr.w	r3, r2, r3
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	f47f ae91 	bne.w	800201c <HAL_GPIO_Init+0x10>
  }
}
 80022fa:	bf00      	nop
 80022fc:	bf00      	nop
 80022fe:	371c      	adds	r7, #28
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr
 8002308:	40021000 	.word	0x40021000
 800230c:	40010000 	.word	0x40010000
 8002310:	48000400 	.word	0x48000400
 8002314:	48000800 	.word	0x48000800
 8002318:	48000c00 	.word	0x48000c00
 800231c:	48001000 	.word	0x48001000
 8002320:	48001400 	.word	0x48001400
 8002324:	48001800 	.word	0x48001800
 8002328:	48001c00 	.word	0x48001c00
 800232c:	40010400 	.word	0x40010400

08002330 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	460b      	mov	r3, r1
 800233a:	807b      	strh	r3, [r7, #2]
 800233c:	4613      	mov	r3, r2
 800233e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002340:	787b      	ldrb	r3, [r7, #1]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d003      	beq.n	800234e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002346:	887a      	ldrh	r2, [r7, #2]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800234c:	e002      	b.n	8002354 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800234e:	887a      	ldrh	r2, [r7, #2]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002354:	bf00      	nop
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr

08002360 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002364:	4b0d      	ldr	r3, [pc, #52]	; (800239c <HAL_PWREx_GetVoltageRange+0x3c>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800236c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002370:	d102      	bne.n	8002378 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002372:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002376:	e00b      	b.n	8002390 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002378:	4b08      	ldr	r3, [pc, #32]	; (800239c <HAL_PWREx_GetVoltageRange+0x3c>)
 800237a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800237e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002382:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002386:	d102      	bne.n	800238e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002388:	f44f 7300 	mov.w	r3, #512	; 0x200
 800238c:	e000      	b.n	8002390 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800238e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002390:	4618      	mov	r0, r3
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	40007000 	.word	0x40007000

080023a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b085      	sub	sp, #20
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d141      	bne.n	8002432 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80023ae:	4b4b      	ldr	r3, [pc, #300]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80023b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023ba:	d131      	bne.n	8002420 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80023bc:	4b47      	ldr	r3, [pc, #284]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023c2:	4a46      	ldr	r2, [pc, #280]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80023c8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80023cc:	4b43      	ldr	r3, [pc, #268]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80023d4:	4a41      	ldr	r2, [pc, #260]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80023dc:	4b40      	ldr	r3, [pc, #256]	; (80024e0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2232      	movs	r2, #50	; 0x32
 80023e2:	fb02 f303 	mul.w	r3, r2, r3
 80023e6:	4a3f      	ldr	r2, [pc, #252]	; (80024e4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80023e8:	fba2 2303 	umull	r2, r3, r2, r3
 80023ec:	0c9b      	lsrs	r3, r3, #18
 80023ee:	3301      	adds	r3, #1
 80023f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023f2:	e002      	b.n	80023fa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	3b01      	subs	r3, #1
 80023f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023fa:	4b38      	ldr	r3, [pc, #224]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023fc:	695b      	ldr	r3, [r3, #20]
 80023fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002402:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002406:	d102      	bne.n	800240e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d1f2      	bne.n	80023f4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800240e:	4b33      	ldr	r3, [pc, #204]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002410:	695b      	ldr	r3, [r3, #20]
 8002412:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002416:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800241a:	d158      	bne.n	80024ce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800241c:	2303      	movs	r3, #3
 800241e:	e057      	b.n	80024d0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002420:	4b2e      	ldr	r3, [pc, #184]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002422:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002426:	4a2d      	ldr	r2, [pc, #180]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002428:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800242c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002430:	e04d      	b.n	80024ce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002438:	d141      	bne.n	80024be <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800243a:	4b28      	ldr	r3, [pc, #160]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002442:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002446:	d131      	bne.n	80024ac <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002448:	4b24      	ldr	r3, [pc, #144]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800244a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800244e:	4a23      	ldr	r2, [pc, #140]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002450:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002454:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002458:	4b20      	ldr	r3, [pc, #128]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002460:	4a1e      	ldr	r2, [pc, #120]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002462:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002466:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002468:	4b1d      	ldr	r3, [pc, #116]	; (80024e0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2232      	movs	r2, #50	; 0x32
 800246e:	fb02 f303 	mul.w	r3, r2, r3
 8002472:	4a1c      	ldr	r2, [pc, #112]	; (80024e4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002474:	fba2 2303 	umull	r2, r3, r2, r3
 8002478:	0c9b      	lsrs	r3, r3, #18
 800247a:	3301      	adds	r3, #1
 800247c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800247e:	e002      	b.n	8002486 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	3b01      	subs	r3, #1
 8002484:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002486:	4b15      	ldr	r3, [pc, #84]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002488:	695b      	ldr	r3, [r3, #20]
 800248a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800248e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002492:	d102      	bne.n	800249a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d1f2      	bne.n	8002480 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800249a:	4b10      	ldr	r3, [pc, #64]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800249c:	695b      	ldr	r3, [r3, #20]
 800249e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024a6:	d112      	bne.n	80024ce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80024a8:	2303      	movs	r3, #3
 80024aa:	e011      	b.n	80024d0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024ac:	4b0b      	ldr	r3, [pc, #44]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80024b2:	4a0a      	ldr	r2, [pc, #40]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024b8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80024bc:	e007      	b.n	80024ce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80024be:	4b07      	ldr	r3, [pc, #28]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80024c6:	4a05      	ldr	r2, [pc, #20]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024c8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024cc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80024ce:	2300      	movs	r3, #0
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3714      	adds	r7, #20
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr
 80024dc:	40007000 	.word	0x40007000
 80024e0:	20000018 	.word	0x20000018
 80024e4:	431bde83 	.word	0x431bde83

080024e8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80024ec:	4b05      	ldr	r3, [pc, #20]	; (8002504 <HAL_PWREx_EnableVddIO2+0x1c>)
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	4a04      	ldr	r2, [pc, #16]	; (8002504 <HAL_PWREx_EnableVddIO2+0x1c>)
 80024f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024f6:	6053      	str	r3, [r2, #4]
}
 80024f8:	bf00      	nop
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	40007000 	.word	0x40007000

08002508 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b088      	sub	sp, #32
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d102      	bne.n	800251c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	f000 bc08 	b.w	8002d2c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800251c:	4b96      	ldr	r3, [pc, #600]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	f003 030c 	and.w	r3, r3, #12
 8002524:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002526:	4b94      	ldr	r3, [pc, #592]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 8002528:	68db      	ldr	r3, [r3, #12]
 800252a:	f003 0303 	and.w	r3, r3, #3
 800252e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 0310 	and.w	r3, r3, #16
 8002538:	2b00      	cmp	r3, #0
 800253a:	f000 80e4 	beq.w	8002706 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800253e:	69bb      	ldr	r3, [r7, #24]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d007      	beq.n	8002554 <HAL_RCC_OscConfig+0x4c>
 8002544:	69bb      	ldr	r3, [r7, #24]
 8002546:	2b0c      	cmp	r3, #12
 8002548:	f040 808b 	bne.w	8002662 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	2b01      	cmp	r3, #1
 8002550:	f040 8087 	bne.w	8002662 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002554:	4b88      	ldr	r3, [pc, #544]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0302 	and.w	r3, r3, #2
 800255c:	2b00      	cmp	r3, #0
 800255e:	d005      	beq.n	800256c <HAL_RCC_OscConfig+0x64>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d101      	bne.n	800256c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e3df      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a1a      	ldr	r2, [r3, #32]
 8002570:	4b81      	ldr	r3, [pc, #516]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0308 	and.w	r3, r3, #8
 8002578:	2b00      	cmp	r3, #0
 800257a:	d004      	beq.n	8002586 <HAL_RCC_OscConfig+0x7e>
 800257c:	4b7e      	ldr	r3, [pc, #504]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002584:	e005      	b.n	8002592 <HAL_RCC_OscConfig+0x8a>
 8002586:	4b7c      	ldr	r3, [pc, #496]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 8002588:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800258c:	091b      	lsrs	r3, r3, #4
 800258e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002592:	4293      	cmp	r3, r2
 8002594:	d223      	bcs.n	80025de <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6a1b      	ldr	r3, [r3, #32]
 800259a:	4618      	mov	r0, r3
 800259c:	f000 fdcc 	bl	8003138 <RCC_SetFlashLatencyFromMSIRange>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e3c0      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025aa:	4b73      	ldr	r3, [pc, #460]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a72      	ldr	r2, [pc, #456]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80025b0:	f043 0308 	orr.w	r3, r3, #8
 80025b4:	6013      	str	r3, [r2, #0]
 80025b6:	4b70      	ldr	r3, [pc, #448]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6a1b      	ldr	r3, [r3, #32]
 80025c2:	496d      	ldr	r1, [pc, #436]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80025c4:	4313      	orrs	r3, r2
 80025c6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025c8:	4b6b      	ldr	r3, [pc, #428]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	69db      	ldr	r3, [r3, #28]
 80025d4:	021b      	lsls	r3, r3, #8
 80025d6:	4968      	ldr	r1, [pc, #416]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80025d8:	4313      	orrs	r3, r2
 80025da:	604b      	str	r3, [r1, #4]
 80025dc:	e025      	b.n	800262a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025de:	4b66      	ldr	r3, [pc, #408]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a65      	ldr	r2, [pc, #404]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80025e4:	f043 0308 	orr.w	r3, r3, #8
 80025e8:	6013      	str	r3, [r2, #0]
 80025ea:	4b63      	ldr	r3, [pc, #396]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a1b      	ldr	r3, [r3, #32]
 80025f6:	4960      	ldr	r1, [pc, #384]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80025f8:	4313      	orrs	r3, r2
 80025fa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025fc:	4b5e      	ldr	r3, [pc, #376]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	69db      	ldr	r3, [r3, #28]
 8002608:	021b      	lsls	r3, r3, #8
 800260a:	495b      	ldr	r1, [pc, #364]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 800260c:	4313      	orrs	r3, r2
 800260e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d109      	bne.n	800262a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a1b      	ldr	r3, [r3, #32]
 800261a:	4618      	mov	r0, r3
 800261c:	f000 fd8c 	bl	8003138 <RCC_SetFlashLatencyFromMSIRange>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e380      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800262a:	f000 fcc1 	bl	8002fb0 <HAL_RCC_GetSysClockFreq>
 800262e:	4602      	mov	r2, r0
 8002630:	4b51      	ldr	r3, [pc, #324]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	091b      	lsrs	r3, r3, #4
 8002636:	f003 030f 	and.w	r3, r3, #15
 800263a:	4950      	ldr	r1, [pc, #320]	; (800277c <HAL_RCC_OscConfig+0x274>)
 800263c:	5ccb      	ldrb	r3, [r1, r3]
 800263e:	f003 031f 	and.w	r3, r3, #31
 8002642:	fa22 f303 	lsr.w	r3, r2, r3
 8002646:	4a4e      	ldr	r2, [pc, #312]	; (8002780 <HAL_RCC_OscConfig+0x278>)
 8002648:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800264a:	4b4e      	ldr	r3, [pc, #312]	; (8002784 <HAL_RCC_OscConfig+0x27c>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4618      	mov	r0, r3
 8002650:	f7ff fa90 	bl	8001b74 <HAL_InitTick>
 8002654:	4603      	mov	r3, r0
 8002656:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002658:	7bfb      	ldrb	r3, [r7, #15]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d052      	beq.n	8002704 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800265e:	7bfb      	ldrb	r3, [r7, #15]
 8002660:	e364      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	699b      	ldr	r3, [r3, #24]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d032      	beq.n	80026d0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800266a:	4b43      	ldr	r3, [pc, #268]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a42      	ldr	r2, [pc, #264]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 8002670:	f043 0301 	orr.w	r3, r3, #1
 8002674:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002676:	f7ff facd 	bl	8001c14 <HAL_GetTick>
 800267a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800267c:	e008      	b.n	8002690 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800267e:	f7ff fac9 	bl	8001c14 <HAL_GetTick>
 8002682:	4602      	mov	r2, r0
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	2b02      	cmp	r3, #2
 800268a:	d901      	bls.n	8002690 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800268c:	2303      	movs	r3, #3
 800268e:	e34d      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002690:	4b39      	ldr	r3, [pc, #228]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0302 	and.w	r3, r3, #2
 8002698:	2b00      	cmp	r3, #0
 800269a:	d0f0      	beq.n	800267e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800269c:	4b36      	ldr	r3, [pc, #216]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a35      	ldr	r2, [pc, #212]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80026a2:	f043 0308 	orr.w	r3, r3, #8
 80026a6:	6013      	str	r3, [r2, #0]
 80026a8:	4b33      	ldr	r3, [pc, #204]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6a1b      	ldr	r3, [r3, #32]
 80026b4:	4930      	ldr	r1, [pc, #192]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80026b6:	4313      	orrs	r3, r2
 80026b8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026ba:	4b2f      	ldr	r3, [pc, #188]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	69db      	ldr	r3, [r3, #28]
 80026c6:	021b      	lsls	r3, r3, #8
 80026c8:	492b      	ldr	r1, [pc, #172]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	604b      	str	r3, [r1, #4]
 80026ce:	e01a      	b.n	8002706 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80026d0:	4b29      	ldr	r3, [pc, #164]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a28      	ldr	r2, [pc, #160]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80026d6:	f023 0301 	bic.w	r3, r3, #1
 80026da:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80026dc:	f7ff fa9a 	bl	8001c14 <HAL_GetTick>
 80026e0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80026e2:	e008      	b.n	80026f6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80026e4:	f7ff fa96 	bl	8001c14 <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e31a      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80026f6:	4b20      	ldr	r3, [pc, #128]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1f0      	bne.n	80026e4 <HAL_RCC_OscConfig+0x1dc>
 8002702:	e000      	b.n	8002706 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002704:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	2b00      	cmp	r3, #0
 8002710:	d073      	beq.n	80027fa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	2b08      	cmp	r3, #8
 8002716:	d005      	beq.n	8002724 <HAL_RCC_OscConfig+0x21c>
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	2b0c      	cmp	r3, #12
 800271c:	d10e      	bne.n	800273c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	2b03      	cmp	r3, #3
 8002722:	d10b      	bne.n	800273c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002724:	4b14      	ldr	r3, [pc, #80]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d063      	beq.n	80027f8 <HAL_RCC_OscConfig+0x2f0>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d15f      	bne.n	80027f8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e2f7      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002744:	d106      	bne.n	8002754 <HAL_RCC_OscConfig+0x24c>
 8002746:	4b0c      	ldr	r3, [pc, #48]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a0b      	ldr	r2, [pc, #44]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 800274c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002750:	6013      	str	r3, [r2, #0]
 8002752:	e025      	b.n	80027a0 <HAL_RCC_OscConfig+0x298>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800275c:	d114      	bne.n	8002788 <HAL_RCC_OscConfig+0x280>
 800275e:	4b06      	ldr	r3, [pc, #24]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a05      	ldr	r2, [pc, #20]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 8002764:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002768:	6013      	str	r3, [r2, #0]
 800276a:	4b03      	ldr	r3, [pc, #12]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a02      	ldr	r2, [pc, #8]	; (8002778 <HAL_RCC_OscConfig+0x270>)
 8002770:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002774:	6013      	str	r3, [r2, #0]
 8002776:	e013      	b.n	80027a0 <HAL_RCC_OscConfig+0x298>
 8002778:	40021000 	.word	0x40021000
 800277c:	08009204 	.word	0x08009204
 8002780:	20000018 	.word	0x20000018
 8002784:	2000001c 	.word	0x2000001c
 8002788:	4ba0      	ldr	r3, [pc, #640]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a9f      	ldr	r2, [pc, #636]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 800278e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002792:	6013      	str	r3, [r2, #0]
 8002794:	4b9d      	ldr	r3, [pc, #628]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a9c      	ldr	r2, [pc, #624]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 800279a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800279e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d013      	beq.n	80027d0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a8:	f7ff fa34 	bl	8001c14 <HAL_GetTick>
 80027ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027ae:	e008      	b.n	80027c2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027b0:	f7ff fa30 	bl	8001c14 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	2b64      	cmp	r3, #100	; 0x64
 80027bc:	d901      	bls.n	80027c2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	e2b4      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027c2:	4b92      	ldr	r3, [pc, #584]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d0f0      	beq.n	80027b0 <HAL_RCC_OscConfig+0x2a8>
 80027ce:	e014      	b.n	80027fa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d0:	f7ff fa20 	bl	8001c14 <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027d8:	f7ff fa1c 	bl	8001c14 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b64      	cmp	r3, #100	; 0x64
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e2a0      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027ea:	4b88      	ldr	r3, [pc, #544]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d1f0      	bne.n	80027d8 <HAL_RCC_OscConfig+0x2d0>
 80027f6:	e000      	b.n	80027fa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 0302 	and.w	r3, r3, #2
 8002802:	2b00      	cmp	r3, #0
 8002804:	d060      	beq.n	80028c8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002806:	69bb      	ldr	r3, [r7, #24]
 8002808:	2b04      	cmp	r3, #4
 800280a:	d005      	beq.n	8002818 <HAL_RCC_OscConfig+0x310>
 800280c:	69bb      	ldr	r3, [r7, #24]
 800280e:	2b0c      	cmp	r3, #12
 8002810:	d119      	bne.n	8002846 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	2b02      	cmp	r3, #2
 8002816:	d116      	bne.n	8002846 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002818:	4b7c      	ldr	r3, [pc, #496]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002820:	2b00      	cmp	r3, #0
 8002822:	d005      	beq.n	8002830 <HAL_RCC_OscConfig+0x328>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d101      	bne.n	8002830 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e27d      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002830:	4b76      	ldr	r3, [pc, #472]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	691b      	ldr	r3, [r3, #16]
 800283c:	061b      	lsls	r3, r3, #24
 800283e:	4973      	ldr	r1, [pc, #460]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 8002840:	4313      	orrs	r3, r2
 8002842:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002844:	e040      	b.n	80028c8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d023      	beq.n	8002896 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800284e:	4b6f      	ldr	r3, [pc, #444]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a6e      	ldr	r2, [pc, #440]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 8002854:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002858:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800285a:	f7ff f9db 	bl	8001c14 <HAL_GetTick>
 800285e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002860:	e008      	b.n	8002874 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002862:	f7ff f9d7 	bl	8001c14 <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	2b02      	cmp	r3, #2
 800286e:	d901      	bls.n	8002874 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	e25b      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002874:	4b65      	ldr	r3, [pc, #404]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800287c:	2b00      	cmp	r3, #0
 800287e:	d0f0      	beq.n	8002862 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002880:	4b62      	ldr	r3, [pc, #392]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	691b      	ldr	r3, [r3, #16]
 800288c:	061b      	lsls	r3, r3, #24
 800288e:	495f      	ldr	r1, [pc, #380]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 8002890:	4313      	orrs	r3, r2
 8002892:	604b      	str	r3, [r1, #4]
 8002894:	e018      	b.n	80028c8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002896:	4b5d      	ldr	r3, [pc, #372]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a5c      	ldr	r2, [pc, #368]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 800289c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a2:	f7ff f9b7 	bl	8001c14 <HAL_GetTick>
 80028a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028a8:	e008      	b.n	80028bc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028aa:	f7ff f9b3 	bl	8001c14 <HAL_GetTick>
 80028ae:	4602      	mov	r2, r0
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	1ad3      	subs	r3, r2, r3
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	d901      	bls.n	80028bc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80028b8:	2303      	movs	r3, #3
 80028ba:	e237      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028bc:	4b53      	ldr	r3, [pc, #332]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d1f0      	bne.n	80028aa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0308 	and.w	r3, r3, #8
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d03c      	beq.n	800294e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	695b      	ldr	r3, [r3, #20]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d01c      	beq.n	8002916 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028dc:	4b4b      	ldr	r3, [pc, #300]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 80028de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028e2:	4a4a      	ldr	r2, [pc, #296]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 80028e4:	f043 0301 	orr.w	r3, r3, #1
 80028e8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028ec:	f7ff f992 	bl	8001c14 <HAL_GetTick>
 80028f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028f2:	e008      	b.n	8002906 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028f4:	f7ff f98e 	bl	8001c14 <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	2b02      	cmp	r3, #2
 8002900:	d901      	bls.n	8002906 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002902:	2303      	movs	r3, #3
 8002904:	e212      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002906:	4b41      	ldr	r3, [pc, #260]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 8002908:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800290c:	f003 0302 	and.w	r3, r3, #2
 8002910:	2b00      	cmp	r3, #0
 8002912:	d0ef      	beq.n	80028f4 <HAL_RCC_OscConfig+0x3ec>
 8002914:	e01b      	b.n	800294e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002916:	4b3d      	ldr	r3, [pc, #244]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 8002918:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800291c:	4a3b      	ldr	r2, [pc, #236]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 800291e:	f023 0301 	bic.w	r3, r3, #1
 8002922:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002926:	f7ff f975 	bl	8001c14 <HAL_GetTick>
 800292a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800292c:	e008      	b.n	8002940 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800292e:	f7ff f971 	bl	8001c14 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b02      	cmp	r3, #2
 800293a:	d901      	bls.n	8002940 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800293c:	2303      	movs	r3, #3
 800293e:	e1f5      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002940:	4b32      	ldr	r3, [pc, #200]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 8002942:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	2b00      	cmp	r3, #0
 800294c:	d1ef      	bne.n	800292e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0304 	and.w	r3, r3, #4
 8002956:	2b00      	cmp	r3, #0
 8002958:	f000 80a6 	beq.w	8002aa8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800295c:	2300      	movs	r3, #0
 800295e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002960:	4b2a      	ldr	r3, [pc, #168]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 8002962:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002964:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d10d      	bne.n	8002988 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800296c:	4b27      	ldr	r3, [pc, #156]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 800296e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002970:	4a26      	ldr	r2, [pc, #152]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 8002972:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002976:	6593      	str	r3, [r2, #88]	; 0x58
 8002978:	4b24      	ldr	r3, [pc, #144]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 800297a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800297c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002980:	60bb      	str	r3, [r7, #8]
 8002982:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002984:	2301      	movs	r3, #1
 8002986:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002988:	4b21      	ldr	r3, [pc, #132]	; (8002a10 <HAL_RCC_OscConfig+0x508>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002990:	2b00      	cmp	r3, #0
 8002992:	d118      	bne.n	80029c6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002994:	4b1e      	ldr	r3, [pc, #120]	; (8002a10 <HAL_RCC_OscConfig+0x508>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a1d      	ldr	r2, [pc, #116]	; (8002a10 <HAL_RCC_OscConfig+0x508>)
 800299a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800299e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029a0:	f7ff f938 	bl	8001c14 <HAL_GetTick>
 80029a4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029a6:	e008      	b.n	80029ba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029a8:	f7ff f934 	bl	8001c14 <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d901      	bls.n	80029ba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e1b8      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029ba:	4b15      	ldr	r3, [pc, #84]	; (8002a10 <HAL_RCC_OscConfig+0x508>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d0f0      	beq.n	80029a8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d108      	bne.n	80029e0 <HAL_RCC_OscConfig+0x4d8>
 80029ce:	4b0f      	ldr	r3, [pc, #60]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 80029d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029d4:	4a0d      	ldr	r2, [pc, #52]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 80029d6:	f043 0301 	orr.w	r3, r3, #1
 80029da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029de:	e029      	b.n	8002a34 <HAL_RCC_OscConfig+0x52c>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	2b05      	cmp	r3, #5
 80029e6:	d115      	bne.n	8002a14 <HAL_RCC_OscConfig+0x50c>
 80029e8:	4b08      	ldr	r3, [pc, #32]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 80029ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029ee:	4a07      	ldr	r2, [pc, #28]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 80029f0:	f043 0304 	orr.w	r3, r3, #4
 80029f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029f8:	4b04      	ldr	r3, [pc, #16]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 80029fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029fe:	4a03      	ldr	r2, [pc, #12]	; (8002a0c <HAL_RCC_OscConfig+0x504>)
 8002a00:	f043 0301 	orr.w	r3, r3, #1
 8002a04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a08:	e014      	b.n	8002a34 <HAL_RCC_OscConfig+0x52c>
 8002a0a:	bf00      	nop
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	40007000 	.word	0x40007000
 8002a14:	4b9d      	ldr	r3, [pc, #628]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a1a:	4a9c      	ldr	r2, [pc, #624]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002a1c:	f023 0301 	bic.w	r3, r3, #1
 8002a20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a24:	4b99      	ldr	r3, [pc, #612]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a2a:	4a98      	ldr	r2, [pc, #608]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002a2c:	f023 0304 	bic.w	r3, r3, #4
 8002a30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d016      	beq.n	8002a6a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a3c:	f7ff f8ea 	bl	8001c14 <HAL_GetTick>
 8002a40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a42:	e00a      	b.n	8002a5a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a44:	f7ff f8e6 	bl	8001c14 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d901      	bls.n	8002a5a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e168      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a5a:	4b8c      	ldr	r3, [pc, #560]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a60:	f003 0302 	and.w	r3, r3, #2
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d0ed      	beq.n	8002a44 <HAL_RCC_OscConfig+0x53c>
 8002a68:	e015      	b.n	8002a96 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a6a:	f7ff f8d3 	bl	8001c14 <HAL_GetTick>
 8002a6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a70:	e00a      	b.n	8002a88 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a72:	f7ff f8cf 	bl	8001c14 <HAL_GetTick>
 8002a76:	4602      	mov	r2, r0
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d901      	bls.n	8002a88 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e151      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a88:	4b80      	ldr	r3, [pc, #512]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1ed      	bne.n	8002a72 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a96:	7ffb      	ldrb	r3, [r7, #31]
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d105      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a9c:	4b7b      	ldr	r3, [pc, #492]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002a9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aa0:	4a7a      	ldr	r2, [pc, #488]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002aa2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002aa6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0320 	and.w	r3, r3, #32
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d03c      	beq.n	8002b2e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d01c      	beq.n	8002af6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002abc:	4b73      	ldr	r3, [pc, #460]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002abe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ac2:	4a72      	ldr	r2, [pc, #456]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002ac4:	f043 0301 	orr.w	r3, r3, #1
 8002ac8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002acc:	f7ff f8a2 	bl	8001c14 <HAL_GetTick>
 8002ad0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002ad2:	e008      	b.n	8002ae6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ad4:	f7ff f89e 	bl	8001c14 <HAL_GetTick>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d901      	bls.n	8002ae6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e122      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002ae6:	4b69      	ldr	r3, [pc, #420]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002ae8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002aec:	f003 0302 	and.w	r3, r3, #2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d0ef      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x5cc>
 8002af4:	e01b      	b.n	8002b2e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002af6:	4b65      	ldr	r3, [pc, #404]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002af8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002afc:	4a63      	ldr	r2, [pc, #396]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002afe:	f023 0301 	bic.w	r3, r3, #1
 8002b02:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b06:	f7ff f885 	bl	8001c14 <HAL_GetTick>
 8002b0a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b0c:	e008      	b.n	8002b20 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b0e:	f7ff f881 	bl	8001c14 <HAL_GetTick>
 8002b12:	4602      	mov	r2, r0
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d901      	bls.n	8002b20 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e105      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b20:	4b5a      	ldr	r3, [pc, #360]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002b22:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d1ef      	bne.n	8002b0e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	f000 80f9 	beq.w	8002d2a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	f040 80cf 	bne.w	8002ce0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002b42:	4b52      	ldr	r3, [pc, #328]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	f003 0203 	and.w	r2, r3, #3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d12c      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b60:	3b01      	subs	r3, #1
 8002b62:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d123      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b72:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d11b      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b82:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d113      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b92:	085b      	lsrs	r3, r3, #1
 8002b94:	3b01      	subs	r3, #1
 8002b96:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d109      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba6:	085b      	lsrs	r3, r3, #1
 8002ba8:	3b01      	subs	r3, #1
 8002baa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d071      	beq.n	8002c94 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	2b0c      	cmp	r3, #12
 8002bb4:	d068      	beq.n	8002c88 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002bb6:	4b35      	ldr	r3, [pc, #212]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d105      	bne.n	8002bce <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002bc2:	4b32      	ldr	r3, [pc, #200]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d001      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e0ac      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002bd2:	4b2e      	ldr	r3, [pc, #184]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a2d      	ldr	r2, [pc, #180]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002bd8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bdc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002bde:	f7ff f819 	bl	8001c14 <HAL_GetTick>
 8002be2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002be4:	e008      	b.n	8002bf8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002be6:	f7ff f815 	bl	8001c14 <HAL_GetTick>
 8002bea:	4602      	mov	r2, r0
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d901      	bls.n	8002bf8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002bf4:	2303      	movs	r3, #3
 8002bf6:	e099      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bf8:	4b24      	ldr	r3, [pc, #144]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d1f0      	bne.n	8002be6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c04:	4b21      	ldr	r3, [pc, #132]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002c06:	68da      	ldr	r2, [r3, #12]
 8002c08:	4b21      	ldr	r3, [pc, #132]	; (8002c90 <HAL_RCC_OscConfig+0x788>)
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	687a      	ldr	r2, [r7, #4]
 8002c0e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002c14:	3a01      	subs	r2, #1
 8002c16:	0112      	lsls	r2, r2, #4
 8002c18:	4311      	orrs	r1, r2
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002c1e:	0212      	lsls	r2, r2, #8
 8002c20:	4311      	orrs	r1, r2
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002c26:	0852      	lsrs	r2, r2, #1
 8002c28:	3a01      	subs	r2, #1
 8002c2a:	0552      	lsls	r2, r2, #21
 8002c2c:	4311      	orrs	r1, r2
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002c32:	0852      	lsrs	r2, r2, #1
 8002c34:	3a01      	subs	r2, #1
 8002c36:	0652      	lsls	r2, r2, #25
 8002c38:	4311      	orrs	r1, r2
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002c3e:	06d2      	lsls	r2, r2, #27
 8002c40:	430a      	orrs	r2, r1
 8002c42:	4912      	ldr	r1, [pc, #72]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002c48:	4b10      	ldr	r3, [pc, #64]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a0f      	ldr	r2, [pc, #60]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002c4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c52:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c54:	4b0d      	ldr	r3, [pc, #52]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	4a0c      	ldr	r2, [pc, #48]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002c5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c5e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c60:	f7fe ffd8 	bl	8001c14 <HAL_GetTick>
 8002c64:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c66:	e008      	b.n	8002c7a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c68:	f7fe ffd4 	bl	8001c14 <HAL_GetTick>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d901      	bls.n	8002c7a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002c76:	2303      	movs	r3, #3
 8002c78:	e058      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c7a:	4b04      	ldr	r3, [pc, #16]	; (8002c8c <HAL_RCC_OscConfig+0x784>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d0f0      	beq.n	8002c68 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c86:	e050      	b.n	8002d2a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e04f      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c94:	4b27      	ldr	r3, [pc, #156]	; (8002d34 <HAL_RCC_OscConfig+0x82c>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d144      	bne.n	8002d2a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002ca0:	4b24      	ldr	r3, [pc, #144]	; (8002d34 <HAL_RCC_OscConfig+0x82c>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a23      	ldr	r2, [pc, #140]	; (8002d34 <HAL_RCC_OscConfig+0x82c>)
 8002ca6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002caa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002cac:	4b21      	ldr	r3, [pc, #132]	; (8002d34 <HAL_RCC_OscConfig+0x82c>)
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	4a20      	ldr	r2, [pc, #128]	; (8002d34 <HAL_RCC_OscConfig+0x82c>)
 8002cb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cb6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002cb8:	f7fe ffac 	bl	8001c14 <HAL_GetTick>
 8002cbc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cbe:	e008      	b.n	8002cd2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cc0:	f7fe ffa8 	bl	8001c14 <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d901      	bls.n	8002cd2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	e02c      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cd2:	4b18      	ldr	r3, [pc, #96]	; (8002d34 <HAL_RCC_OscConfig+0x82c>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d0f0      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x7b8>
 8002cde:	e024      	b.n	8002d2a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	2b0c      	cmp	r3, #12
 8002ce4:	d01f      	beq.n	8002d26 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ce6:	4b13      	ldr	r3, [pc, #76]	; (8002d34 <HAL_RCC_OscConfig+0x82c>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a12      	ldr	r2, [pc, #72]	; (8002d34 <HAL_RCC_OscConfig+0x82c>)
 8002cec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002cf0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cf2:	f7fe ff8f 	bl	8001c14 <HAL_GetTick>
 8002cf6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cf8:	e008      	b.n	8002d0c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cfa:	f7fe ff8b 	bl	8001c14 <HAL_GetTick>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	d901      	bls.n	8002d0c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	e00f      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d0c:	4b09      	ldr	r3, [pc, #36]	; (8002d34 <HAL_RCC_OscConfig+0x82c>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d1f0      	bne.n	8002cfa <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d18:	4b06      	ldr	r3, [pc, #24]	; (8002d34 <HAL_RCC_OscConfig+0x82c>)
 8002d1a:	68da      	ldr	r2, [r3, #12]
 8002d1c:	4905      	ldr	r1, [pc, #20]	; (8002d34 <HAL_RCC_OscConfig+0x82c>)
 8002d1e:	4b06      	ldr	r3, [pc, #24]	; (8002d38 <HAL_RCC_OscConfig+0x830>)
 8002d20:	4013      	ands	r3, r2
 8002d22:	60cb      	str	r3, [r1, #12]
 8002d24:	e001      	b.n	8002d2a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e000      	b.n	8002d2c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3720      	adds	r7, #32
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	40021000 	.word	0x40021000
 8002d38:	feeefffc 	.word	0xfeeefffc

08002d3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b086      	sub	sp, #24
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002d46:	2300      	movs	r3, #0
 8002d48:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d101      	bne.n	8002d54 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e11d      	b.n	8002f90 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d54:	4b90      	ldr	r3, [pc, #576]	; (8002f98 <HAL_RCC_ClockConfig+0x25c>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 030f 	and.w	r3, r3, #15
 8002d5c:	683a      	ldr	r2, [r7, #0]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d910      	bls.n	8002d84 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d62:	4b8d      	ldr	r3, [pc, #564]	; (8002f98 <HAL_RCC_ClockConfig+0x25c>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f023 020f 	bic.w	r2, r3, #15
 8002d6a:	498b      	ldr	r1, [pc, #556]	; (8002f98 <HAL_RCC_ClockConfig+0x25c>)
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d72:	4b89      	ldr	r3, [pc, #548]	; (8002f98 <HAL_RCC_ClockConfig+0x25c>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 030f 	and.w	r3, r3, #15
 8002d7a:	683a      	ldr	r2, [r7, #0]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d001      	beq.n	8002d84 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e105      	b.n	8002f90 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0302 	and.w	r3, r3, #2
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d010      	beq.n	8002db2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	689a      	ldr	r2, [r3, #8]
 8002d94:	4b81      	ldr	r3, [pc, #516]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d908      	bls.n	8002db2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002da0:	4b7e      	ldr	r3, [pc, #504]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	497b      	ldr	r1, [pc, #492]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d079      	beq.n	8002eb2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	2b03      	cmp	r3, #3
 8002dc4:	d11e      	bne.n	8002e04 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dc6:	4b75      	ldr	r3, [pc, #468]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d101      	bne.n	8002dd6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e0dc      	b.n	8002f90 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002dd6:	f000 fa09 	bl	80031ec <RCC_GetSysClockFreqFromPLLSource>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	4a70      	ldr	r2, [pc, #448]	; (8002fa0 <HAL_RCC_ClockConfig+0x264>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d946      	bls.n	8002e70 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002de2:	4b6e      	ldr	r3, [pc, #440]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d140      	bne.n	8002e70 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002dee:	4b6b      	ldr	r3, [pc, #428]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002df6:	4a69      	ldr	r2, [pc, #420]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002df8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dfc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002dfe:	2380      	movs	r3, #128	; 0x80
 8002e00:	617b      	str	r3, [r7, #20]
 8002e02:	e035      	b.n	8002e70 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d107      	bne.n	8002e1c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e0c:	4b63      	ldr	r3, [pc, #396]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d115      	bne.n	8002e44 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e0b9      	b.n	8002f90 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d107      	bne.n	8002e34 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e24:	4b5d      	ldr	r3, [pc, #372]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0302 	and.w	r3, r3, #2
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d109      	bne.n	8002e44 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e0ad      	b.n	8002f90 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e34:	4b59      	ldr	r3, [pc, #356]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d101      	bne.n	8002e44 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e0a5      	b.n	8002f90 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002e44:	f000 f8b4 	bl	8002fb0 <HAL_RCC_GetSysClockFreq>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	4a55      	ldr	r2, [pc, #340]	; (8002fa0 <HAL_RCC_ClockConfig+0x264>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d90f      	bls.n	8002e70 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002e50:	4b52      	ldr	r3, [pc, #328]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d109      	bne.n	8002e70 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002e5c:	4b4f      	ldr	r3, [pc, #316]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e64:	4a4d      	ldr	r2, [pc, #308]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002e66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e6a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002e6c:	2380      	movs	r3, #128	; 0x80
 8002e6e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e70:	4b4a      	ldr	r3, [pc, #296]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	f023 0203 	bic.w	r2, r3, #3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	4947      	ldr	r1, [pc, #284]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e82:	f7fe fec7 	bl	8001c14 <HAL_GetTick>
 8002e86:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e88:	e00a      	b.n	8002ea0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e8a:	f7fe fec3 	bl	8001c14 <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d901      	bls.n	8002ea0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002e9c:	2303      	movs	r3, #3
 8002e9e:	e077      	b.n	8002f90 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ea0:	4b3e      	ldr	r3, [pc, #248]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f003 020c 	and.w	r2, r3, #12
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d1eb      	bne.n	8002e8a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	2b80      	cmp	r3, #128	; 0x80
 8002eb6:	d105      	bne.n	8002ec4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002eb8:	4b38      	ldr	r3, [pc, #224]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	4a37      	ldr	r2, [pc, #220]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002ebe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ec2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0302 	and.w	r3, r3, #2
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d010      	beq.n	8002ef2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	689a      	ldr	r2, [r3, #8]
 8002ed4:	4b31      	ldr	r3, [pc, #196]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d208      	bcs.n	8002ef2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ee0:	4b2e      	ldr	r3, [pc, #184]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	492b      	ldr	r1, [pc, #172]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ef2:	4b29      	ldr	r3, [pc, #164]	; (8002f98 <HAL_RCC_ClockConfig+0x25c>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 030f 	and.w	r3, r3, #15
 8002efa:	683a      	ldr	r2, [r7, #0]
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d210      	bcs.n	8002f22 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f00:	4b25      	ldr	r3, [pc, #148]	; (8002f98 <HAL_RCC_ClockConfig+0x25c>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f023 020f 	bic.w	r2, r3, #15
 8002f08:	4923      	ldr	r1, [pc, #140]	; (8002f98 <HAL_RCC_ClockConfig+0x25c>)
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f10:	4b21      	ldr	r3, [pc, #132]	; (8002f98 <HAL_RCC_ClockConfig+0x25c>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 030f 	and.w	r3, r3, #15
 8002f18:	683a      	ldr	r2, [r7, #0]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d001      	beq.n	8002f22 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e036      	b.n	8002f90 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0304 	and.w	r3, r3, #4
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d008      	beq.n	8002f40 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f2e:	4b1b      	ldr	r3, [pc, #108]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	68db      	ldr	r3, [r3, #12]
 8002f3a:	4918      	ldr	r1, [pc, #96]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0308 	and.w	r3, r3, #8
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d009      	beq.n	8002f60 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f4c:	4b13      	ldr	r3, [pc, #76]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	691b      	ldr	r3, [r3, #16]
 8002f58:	00db      	lsls	r3, r3, #3
 8002f5a:	4910      	ldr	r1, [pc, #64]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f60:	f000 f826 	bl	8002fb0 <HAL_RCC_GetSysClockFreq>
 8002f64:	4602      	mov	r2, r0
 8002f66:	4b0d      	ldr	r3, [pc, #52]	; (8002f9c <HAL_RCC_ClockConfig+0x260>)
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	091b      	lsrs	r3, r3, #4
 8002f6c:	f003 030f 	and.w	r3, r3, #15
 8002f70:	490c      	ldr	r1, [pc, #48]	; (8002fa4 <HAL_RCC_ClockConfig+0x268>)
 8002f72:	5ccb      	ldrb	r3, [r1, r3]
 8002f74:	f003 031f 	and.w	r3, r3, #31
 8002f78:	fa22 f303 	lsr.w	r3, r2, r3
 8002f7c:	4a0a      	ldr	r2, [pc, #40]	; (8002fa8 <HAL_RCC_ClockConfig+0x26c>)
 8002f7e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f80:	4b0a      	ldr	r3, [pc, #40]	; (8002fac <HAL_RCC_ClockConfig+0x270>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7fe fdf5 	bl	8001b74 <HAL_InitTick>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	73fb      	strb	r3, [r7, #15]

  return status;
 8002f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3718      	adds	r7, #24
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	40022000 	.word	0x40022000
 8002f9c:	40021000 	.word	0x40021000
 8002fa0:	04c4b400 	.word	0x04c4b400
 8002fa4:	08009204 	.word	0x08009204
 8002fa8:	20000018 	.word	0x20000018
 8002fac:	2000001c 	.word	0x2000001c

08002fb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b089      	sub	sp, #36	; 0x24
 8002fb4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	61fb      	str	r3, [r7, #28]
 8002fba:	2300      	movs	r3, #0
 8002fbc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fbe:	4b3e      	ldr	r3, [pc, #248]	; (80030b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f003 030c 	and.w	r3, r3, #12
 8002fc6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fc8:	4b3b      	ldr	r3, [pc, #236]	; (80030b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	f003 0303 	and.w	r3, r3, #3
 8002fd0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d005      	beq.n	8002fe4 <HAL_RCC_GetSysClockFreq+0x34>
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	2b0c      	cmp	r3, #12
 8002fdc:	d121      	bne.n	8003022 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d11e      	bne.n	8003022 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002fe4:	4b34      	ldr	r3, [pc, #208]	; (80030b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0308 	and.w	r3, r3, #8
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d107      	bne.n	8003000 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ff0:	4b31      	ldr	r3, [pc, #196]	; (80030b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ff2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ff6:	0a1b      	lsrs	r3, r3, #8
 8002ff8:	f003 030f 	and.w	r3, r3, #15
 8002ffc:	61fb      	str	r3, [r7, #28]
 8002ffe:	e005      	b.n	800300c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003000:	4b2d      	ldr	r3, [pc, #180]	; (80030b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	091b      	lsrs	r3, r3, #4
 8003006:	f003 030f 	and.w	r3, r3, #15
 800300a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800300c:	4a2b      	ldr	r2, [pc, #172]	; (80030bc <HAL_RCC_GetSysClockFreq+0x10c>)
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003014:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d10d      	bne.n	8003038 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003020:	e00a      	b.n	8003038 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	2b04      	cmp	r3, #4
 8003026:	d102      	bne.n	800302e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003028:	4b25      	ldr	r3, [pc, #148]	; (80030c0 <HAL_RCC_GetSysClockFreq+0x110>)
 800302a:	61bb      	str	r3, [r7, #24]
 800302c:	e004      	b.n	8003038 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	2b08      	cmp	r3, #8
 8003032:	d101      	bne.n	8003038 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003034:	4b23      	ldr	r3, [pc, #140]	; (80030c4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003036:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	2b0c      	cmp	r3, #12
 800303c:	d134      	bne.n	80030a8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800303e:	4b1e      	ldr	r3, [pc, #120]	; (80030b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	f003 0303 	and.w	r3, r3, #3
 8003046:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	2b02      	cmp	r3, #2
 800304c:	d003      	beq.n	8003056 <HAL_RCC_GetSysClockFreq+0xa6>
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	2b03      	cmp	r3, #3
 8003052:	d003      	beq.n	800305c <HAL_RCC_GetSysClockFreq+0xac>
 8003054:	e005      	b.n	8003062 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003056:	4b1a      	ldr	r3, [pc, #104]	; (80030c0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003058:	617b      	str	r3, [r7, #20]
      break;
 800305a:	e005      	b.n	8003068 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800305c:	4b19      	ldr	r3, [pc, #100]	; (80030c4 <HAL_RCC_GetSysClockFreq+0x114>)
 800305e:	617b      	str	r3, [r7, #20]
      break;
 8003060:	e002      	b.n	8003068 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	617b      	str	r3, [r7, #20]
      break;
 8003066:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003068:	4b13      	ldr	r3, [pc, #76]	; (80030b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	091b      	lsrs	r3, r3, #4
 800306e:	f003 030f 	and.w	r3, r3, #15
 8003072:	3301      	adds	r3, #1
 8003074:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003076:	4b10      	ldr	r3, [pc, #64]	; (80030b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	0a1b      	lsrs	r3, r3, #8
 800307c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003080:	697a      	ldr	r2, [r7, #20]
 8003082:	fb03 f202 	mul.w	r2, r3, r2
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	fbb2 f3f3 	udiv	r3, r2, r3
 800308c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800308e:	4b0a      	ldr	r3, [pc, #40]	; (80030b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	0e5b      	lsrs	r3, r3, #25
 8003094:	f003 0303 	and.w	r3, r3, #3
 8003098:	3301      	adds	r3, #1
 800309a:	005b      	lsls	r3, r3, #1
 800309c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030a6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80030a8:	69bb      	ldr	r3, [r7, #24]
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3724      	adds	r7, #36	; 0x24
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	40021000 	.word	0x40021000
 80030bc:	0800921c 	.word	0x0800921c
 80030c0:	00f42400 	.word	0x00f42400
 80030c4:	007a1200 	.word	0x007a1200

080030c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030cc:	4b03      	ldr	r3, [pc, #12]	; (80030dc <HAL_RCC_GetHCLKFreq+0x14>)
 80030ce:	681b      	ldr	r3, [r3, #0]
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	20000018 	.word	0x20000018

080030e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80030e4:	f7ff fff0 	bl	80030c8 <HAL_RCC_GetHCLKFreq>
 80030e8:	4602      	mov	r2, r0
 80030ea:	4b06      	ldr	r3, [pc, #24]	; (8003104 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	0a1b      	lsrs	r3, r3, #8
 80030f0:	f003 0307 	and.w	r3, r3, #7
 80030f4:	4904      	ldr	r1, [pc, #16]	; (8003108 <HAL_RCC_GetPCLK1Freq+0x28>)
 80030f6:	5ccb      	ldrb	r3, [r1, r3]
 80030f8:	f003 031f 	and.w	r3, r3, #31
 80030fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003100:	4618      	mov	r0, r3
 8003102:	bd80      	pop	{r7, pc}
 8003104:	40021000 	.word	0x40021000
 8003108:	08009214 	.word	0x08009214

0800310c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003110:	f7ff ffda 	bl	80030c8 <HAL_RCC_GetHCLKFreq>
 8003114:	4602      	mov	r2, r0
 8003116:	4b06      	ldr	r3, [pc, #24]	; (8003130 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	0adb      	lsrs	r3, r3, #11
 800311c:	f003 0307 	and.w	r3, r3, #7
 8003120:	4904      	ldr	r1, [pc, #16]	; (8003134 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003122:	5ccb      	ldrb	r3, [r1, r3]
 8003124:	f003 031f 	and.w	r3, r3, #31
 8003128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800312c:	4618      	mov	r0, r3
 800312e:	bd80      	pop	{r7, pc}
 8003130:	40021000 	.word	0x40021000
 8003134:	08009214 	.word	0x08009214

08003138 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b086      	sub	sp, #24
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003140:	2300      	movs	r3, #0
 8003142:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003144:	4b27      	ldr	r3, [pc, #156]	; (80031e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003146:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003148:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d003      	beq.n	8003158 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003150:	f7ff f906 	bl	8002360 <HAL_PWREx_GetVoltageRange>
 8003154:	6178      	str	r0, [r7, #20]
 8003156:	e014      	b.n	8003182 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003158:	4b22      	ldr	r3, [pc, #136]	; (80031e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800315a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800315c:	4a21      	ldr	r2, [pc, #132]	; (80031e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800315e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003162:	6593      	str	r3, [r2, #88]	; 0x58
 8003164:	4b1f      	ldr	r3, [pc, #124]	; (80031e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003168:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800316c:	60fb      	str	r3, [r7, #12]
 800316e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003170:	f7ff f8f6 	bl	8002360 <HAL_PWREx_GetVoltageRange>
 8003174:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003176:	4b1b      	ldr	r3, [pc, #108]	; (80031e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003178:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800317a:	4a1a      	ldr	r2, [pc, #104]	; (80031e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800317c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003180:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003188:	d10b      	bne.n	80031a2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2b80      	cmp	r3, #128	; 0x80
 800318e:	d913      	bls.n	80031b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2ba0      	cmp	r3, #160	; 0xa0
 8003194:	d902      	bls.n	800319c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003196:	2302      	movs	r3, #2
 8003198:	613b      	str	r3, [r7, #16]
 800319a:	e00d      	b.n	80031b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800319c:	2301      	movs	r3, #1
 800319e:	613b      	str	r3, [r7, #16]
 80031a0:	e00a      	b.n	80031b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2b7f      	cmp	r3, #127	; 0x7f
 80031a6:	d902      	bls.n	80031ae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80031a8:	2302      	movs	r3, #2
 80031aa:	613b      	str	r3, [r7, #16]
 80031ac:	e004      	b.n	80031b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2b70      	cmp	r3, #112	; 0x70
 80031b2:	d101      	bne.n	80031b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80031b4:	2301      	movs	r3, #1
 80031b6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80031b8:	4b0b      	ldr	r3, [pc, #44]	; (80031e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f023 020f 	bic.w	r2, r3, #15
 80031c0:	4909      	ldr	r1, [pc, #36]	; (80031e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80031c8:	4b07      	ldr	r3, [pc, #28]	; (80031e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 030f 	and.w	r3, r3, #15
 80031d0:	693a      	ldr	r2, [r7, #16]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d001      	beq.n	80031da <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e000      	b.n	80031dc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80031da:	2300      	movs	r3, #0
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3718      	adds	r7, #24
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	40021000 	.word	0x40021000
 80031e8:	40022000 	.word	0x40022000

080031ec <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b087      	sub	sp, #28
 80031f0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80031f2:	4b2d      	ldr	r3, [pc, #180]	; (80032a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	f003 0303 	and.w	r3, r3, #3
 80031fa:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2b03      	cmp	r3, #3
 8003200:	d00b      	beq.n	800321a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2b03      	cmp	r3, #3
 8003206:	d825      	bhi.n	8003254 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2b01      	cmp	r3, #1
 800320c:	d008      	beq.n	8003220 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2b02      	cmp	r3, #2
 8003212:	d11f      	bne.n	8003254 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003214:	4b25      	ldr	r3, [pc, #148]	; (80032ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003216:	613b      	str	r3, [r7, #16]
    break;
 8003218:	e01f      	b.n	800325a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800321a:	4b25      	ldr	r3, [pc, #148]	; (80032b0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800321c:	613b      	str	r3, [r7, #16]
    break;
 800321e:	e01c      	b.n	800325a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003220:	4b21      	ldr	r3, [pc, #132]	; (80032a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0308 	and.w	r3, r3, #8
 8003228:	2b00      	cmp	r3, #0
 800322a:	d107      	bne.n	800323c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800322c:	4b1e      	ldr	r3, [pc, #120]	; (80032a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800322e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003232:	0a1b      	lsrs	r3, r3, #8
 8003234:	f003 030f 	and.w	r3, r3, #15
 8003238:	617b      	str	r3, [r7, #20]
 800323a:	e005      	b.n	8003248 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800323c:	4b1a      	ldr	r3, [pc, #104]	; (80032a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	091b      	lsrs	r3, r3, #4
 8003242:	f003 030f 	and.w	r3, r3, #15
 8003246:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003248:	4a1a      	ldr	r2, [pc, #104]	; (80032b4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003250:	613b      	str	r3, [r7, #16]
    break;
 8003252:	e002      	b.n	800325a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003254:	2300      	movs	r3, #0
 8003256:	613b      	str	r3, [r7, #16]
    break;
 8003258:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800325a:	4b13      	ldr	r3, [pc, #76]	; (80032a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	091b      	lsrs	r3, r3, #4
 8003260:	f003 030f 	and.w	r3, r3, #15
 8003264:	3301      	adds	r3, #1
 8003266:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003268:	4b0f      	ldr	r3, [pc, #60]	; (80032a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	0a1b      	lsrs	r3, r3, #8
 800326e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003272:	693a      	ldr	r2, [r7, #16]
 8003274:	fb03 f202 	mul.w	r2, r3, r2
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	fbb2 f3f3 	udiv	r3, r2, r3
 800327e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003280:	4b09      	ldr	r3, [pc, #36]	; (80032a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	0e5b      	lsrs	r3, r3, #25
 8003286:	f003 0303 	and.w	r3, r3, #3
 800328a:	3301      	adds	r3, #1
 800328c:	005b      	lsls	r3, r3, #1
 800328e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003290:	693a      	ldr	r2, [r7, #16]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	fbb2 f3f3 	udiv	r3, r2, r3
 8003298:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800329a:	683b      	ldr	r3, [r7, #0]
}
 800329c:	4618      	mov	r0, r3
 800329e:	371c      	adds	r7, #28
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr
 80032a8:	40021000 	.word	0x40021000
 80032ac:	00f42400 	.word	0x00f42400
 80032b0:	007a1200 	.word	0x007a1200
 80032b4:	0800921c 	.word	0x0800921c

080032b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b086      	sub	sp, #24
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80032c0:	2300      	movs	r3, #0
 80032c2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80032c4:	2300      	movs	r3, #0
 80032c6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d040      	beq.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80032d8:	2b80      	cmp	r3, #128	; 0x80
 80032da:	d02a      	beq.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80032dc:	2b80      	cmp	r3, #128	; 0x80
 80032de:	d825      	bhi.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80032e0:	2b60      	cmp	r3, #96	; 0x60
 80032e2:	d026      	beq.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80032e4:	2b60      	cmp	r3, #96	; 0x60
 80032e6:	d821      	bhi.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80032e8:	2b40      	cmp	r3, #64	; 0x40
 80032ea:	d006      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x42>
 80032ec:	2b40      	cmp	r3, #64	; 0x40
 80032ee:	d81d      	bhi.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d009      	beq.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80032f4:	2b20      	cmp	r3, #32
 80032f6:	d010      	beq.n	800331a <HAL_RCCEx_PeriphCLKConfig+0x62>
 80032f8:	e018      	b.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80032fa:	4b89      	ldr	r3, [pc, #548]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	4a88      	ldr	r2, [pc, #544]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003300:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003304:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003306:	e015      	b.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	3304      	adds	r3, #4
 800330c:	2100      	movs	r1, #0
 800330e:	4618      	mov	r0, r3
 8003310:	f000 fb02 	bl	8003918 <RCCEx_PLLSAI1_Config>
 8003314:	4603      	mov	r3, r0
 8003316:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003318:	e00c      	b.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	3320      	adds	r3, #32
 800331e:	2100      	movs	r1, #0
 8003320:	4618      	mov	r0, r3
 8003322:	f000 fbed 	bl	8003b00 <RCCEx_PLLSAI2_Config>
 8003326:	4603      	mov	r3, r0
 8003328:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800332a:	e003      	b.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	74fb      	strb	r3, [r7, #19]
      break;
 8003330:	e000      	b.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003332:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003334:	7cfb      	ldrb	r3, [r7, #19]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10b      	bne.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800333a:	4b79      	ldr	r3, [pc, #484]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800333c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003340:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003348:	4975      	ldr	r1, [pc, #468]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800334a:	4313      	orrs	r3, r2
 800334c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003350:	e001      	b.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003352:	7cfb      	ldrb	r3, [r7, #19]
 8003354:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d047      	beq.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003366:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800336a:	d030      	beq.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x116>
 800336c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003370:	d82a      	bhi.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003372:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003376:	d02a      	beq.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003378:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800337c:	d824      	bhi.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800337e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003382:	d008      	beq.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003384:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003388:	d81e      	bhi.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800338a:	2b00      	cmp	r3, #0
 800338c:	d00a      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800338e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003392:	d010      	beq.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003394:	e018      	b.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003396:	4b62      	ldr	r3, [pc, #392]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	4a61      	ldr	r2, [pc, #388]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800339c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033a0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80033a2:	e015      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	3304      	adds	r3, #4
 80033a8:	2100      	movs	r1, #0
 80033aa:	4618      	mov	r0, r3
 80033ac:	f000 fab4 	bl	8003918 <RCCEx_PLLSAI1_Config>
 80033b0:	4603      	mov	r3, r0
 80033b2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80033b4:	e00c      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	3320      	adds	r3, #32
 80033ba:	2100      	movs	r1, #0
 80033bc:	4618      	mov	r0, r3
 80033be:	f000 fb9f 	bl	8003b00 <RCCEx_PLLSAI2_Config>
 80033c2:	4603      	mov	r3, r0
 80033c4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80033c6:	e003      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	74fb      	strb	r3, [r7, #19]
      break;
 80033cc:	e000      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80033ce:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033d0:	7cfb      	ldrb	r3, [r7, #19]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d10b      	bne.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80033d6:	4b52      	ldr	r3, [pc, #328]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80033d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80033dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033e4:	494e      	ldr	r1, [pc, #312]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80033e6:	4313      	orrs	r3, r2
 80033e8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80033ec:	e001      	b.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033ee:	7cfb      	ldrb	r3, [r7, #19]
 80033f0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	f000 809f 	beq.w	800353e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003400:	2300      	movs	r3, #0
 8003402:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003404:	4b46      	ldr	r3, [pc, #280]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003406:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003408:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d101      	bne.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003410:	2301      	movs	r3, #1
 8003412:	e000      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003414:	2300      	movs	r3, #0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d00d      	beq.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800341a:	4b41      	ldr	r3, [pc, #260]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800341c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800341e:	4a40      	ldr	r2, [pc, #256]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003420:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003424:	6593      	str	r3, [r2, #88]	; 0x58
 8003426:	4b3e      	ldr	r3, [pc, #248]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003428:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800342a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800342e:	60bb      	str	r3, [r7, #8]
 8003430:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003432:	2301      	movs	r3, #1
 8003434:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003436:	4b3b      	ldr	r3, [pc, #236]	; (8003524 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a3a      	ldr	r2, [pc, #232]	; (8003524 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800343c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003440:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003442:	f7fe fbe7 	bl	8001c14 <HAL_GetTick>
 8003446:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003448:	e009      	b.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800344a:	f7fe fbe3 	bl	8001c14 <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	2b02      	cmp	r3, #2
 8003456:	d902      	bls.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003458:	2303      	movs	r3, #3
 800345a:	74fb      	strb	r3, [r7, #19]
        break;
 800345c:	e005      	b.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800345e:	4b31      	ldr	r3, [pc, #196]	; (8003524 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003466:	2b00      	cmp	r3, #0
 8003468:	d0ef      	beq.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800346a:	7cfb      	ldrb	r3, [r7, #19]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d15b      	bne.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003470:	4b2b      	ldr	r3, [pc, #172]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003472:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003476:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800347a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d01f      	beq.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003488:	697a      	ldr	r2, [r7, #20]
 800348a:	429a      	cmp	r2, r3
 800348c:	d019      	beq.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800348e:	4b24      	ldr	r3, [pc, #144]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003490:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003494:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003498:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800349a:	4b21      	ldr	r3, [pc, #132]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800349c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034a0:	4a1f      	ldr	r2, [pc, #124]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80034aa:	4b1d      	ldr	r3, [pc, #116]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034b0:	4a1b      	ldr	r2, [pc, #108]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80034ba:	4a19      	ldr	r2, [pc, #100]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	f003 0301 	and.w	r3, r3, #1
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d016      	beq.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034cc:	f7fe fba2 	bl	8001c14 <HAL_GetTick>
 80034d0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034d2:	e00b      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034d4:	f7fe fb9e 	bl	8001c14 <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	f241 3288 	movw	r2, #5000	; 0x1388
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d902      	bls.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80034e6:	2303      	movs	r3, #3
 80034e8:	74fb      	strb	r3, [r7, #19]
            break;
 80034ea:	e006      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034ec:	4b0c      	ldr	r3, [pc, #48]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034f2:	f003 0302 	and.w	r3, r3, #2
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d0ec      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80034fa:	7cfb      	ldrb	r3, [r7, #19]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d10c      	bne.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003500:	4b07      	ldr	r3, [pc, #28]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003502:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003506:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003510:	4903      	ldr	r1, [pc, #12]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003512:	4313      	orrs	r3, r2
 8003514:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003518:	e008      	b.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800351a:	7cfb      	ldrb	r3, [r7, #19]
 800351c:	74bb      	strb	r3, [r7, #18]
 800351e:	e005      	b.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003520:	40021000 	.word	0x40021000
 8003524:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003528:	7cfb      	ldrb	r3, [r7, #19]
 800352a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800352c:	7c7b      	ldrb	r3, [r7, #17]
 800352e:	2b01      	cmp	r3, #1
 8003530:	d105      	bne.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003532:	4ba0      	ldr	r3, [pc, #640]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003536:	4a9f      	ldr	r2, [pc, #636]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003538:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800353c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d00a      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800354a:	4b9a      	ldr	r3, [pc, #616]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800354c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003550:	f023 0203 	bic.w	r2, r3, #3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003558:	4996      	ldr	r1, [pc, #600]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800355a:	4313      	orrs	r3, r2
 800355c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0302 	and.w	r3, r3, #2
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00a      	beq.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800356c:	4b91      	ldr	r3, [pc, #580]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800356e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003572:	f023 020c 	bic.w	r2, r3, #12
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357a:	498e      	ldr	r1, [pc, #568]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800357c:	4313      	orrs	r3, r2
 800357e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0304 	and.w	r3, r3, #4
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00a      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800358e:	4b89      	ldr	r3, [pc, #548]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003590:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003594:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800359c:	4985      	ldr	r1, [pc, #532]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800359e:	4313      	orrs	r3, r2
 80035a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0308 	and.w	r3, r3, #8
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d00a      	beq.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035b0:	4b80      	ldr	r3, [pc, #512]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035b6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035be:	497d      	ldr	r1, [pc, #500]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035c0:	4313      	orrs	r3, r2
 80035c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0310 	and.w	r3, r3, #16
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00a      	beq.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80035d2:	4b78      	ldr	r3, [pc, #480]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035e0:	4974      	ldr	r1, [pc, #464]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0320 	and.w	r3, r3, #32
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d00a      	beq.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80035f4:	4b6f      	ldr	r3, [pc, #444]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035fa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003602:	496c      	ldr	r1, [pc, #432]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003604:	4313      	orrs	r3, r2
 8003606:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003612:	2b00      	cmp	r3, #0
 8003614:	d00a      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003616:	4b67      	ldr	r3, [pc, #412]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003618:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800361c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003624:	4963      	ldr	r1, [pc, #396]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003626:	4313      	orrs	r3, r2
 8003628:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003634:	2b00      	cmp	r3, #0
 8003636:	d00a      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003638:	4b5e      	ldr	r3, [pc, #376]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800363a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800363e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003646:	495b      	ldr	r1, [pc, #364]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003648:	4313      	orrs	r3, r2
 800364a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00a      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800365a:	4b56      	ldr	r3, [pc, #344]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800365c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003660:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003668:	4952      	ldr	r1, [pc, #328]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800366a:	4313      	orrs	r3, r2
 800366c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003678:	2b00      	cmp	r3, #0
 800367a:	d00a      	beq.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800367c:	4b4d      	ldr	r3, [pc, #308]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800367e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003682:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800368a:	494a      	ldr	r1, [pc, #296]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800368c:	4313      	orrs	r3, r2
 800368e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00a      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800369e:	4b45      	ldr	r3, [pc, #276]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036ac:	4941      	ldr	r1, [pc, #260]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036ae:	4313      	orrs	r3, r2
 80036b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d00a      	beq.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80036c0:	4b3c      	ldr	r3, [pc, #240]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80036c6:	f023 0203 	bic.w	r2, r3, #3
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036ce:	4939      	ldr	r1, [pc, #228]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036d0:	4313      	orrs	r3, r2
 80036d2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d028      	beq.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80036e2:	4b34      	ldr	r3, [pc, #208]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036e8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036f0:	4930      	ldr	r1, [pc, #192]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036f2:	4313      	orrs	r3, r2
 80036f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003700:	d106      	bne.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003702:	4b2c      	ldr	r3, [pc, #176]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003704:	68db      	ldr	r3, [r3, #12]
 8003706:	4a2b      	ldr	r2, [pc, #172]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003708:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800370c:	60d3      	str	r3, [r2, #12]
 800370e:	e011      	b.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003714:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003718:	d10c      	bne.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	3304      	adds	r3, #4
 800371e:	2101      	movs	r1, #1
 8003720:	4618      	mov	r0, r3
 8003722:	f000 f8f9 	bl	8003918 <RCCEx_PLLSAI1_Config>
 8003726:	4603      	mov	r3, r0
 8003728:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800372a:	7cfb      	ldrb	r3, [r7, #19]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d001      	beq.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003730:	7cfb      	ldrb	r3, [r7, #19]
 8003732:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800373c:	2b00      	cmp	r3, #0
 800373e:	d04d      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003744:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003748:	d108      	bne.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800374a:	4b1a      	ldr	r3, [pc, #104]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800374c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003750:	4a18      	ldr	r2, [pc, #96]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003752:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003756:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800375a:	e012      	b.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800375c:	4b15      	ldr	r3, [pc, #84]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800375e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003762:	4a14      	ldr	r2, [pc, #80]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003764:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003768:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800376c:	4b11      	ldr	r3, [pc, #68]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800376e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003772:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800377a:	490e      	ldr	r1, [pc, #56]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800377c:	4313      	orrs	r3, r2
 800377e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003786:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800378a:	d106      	bne.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800378c:	4b09      	ldr	r3, [pc, #36]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	4a08      	ldr	r2, [pc, #32]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003792:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003796:	60d3      	str	r3, [r2, #12]
 8003798:	e020      	b.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800379e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037a2:	d109      	bne.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80037a4:	4b03      	ldr	r3, [pc, #12]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	4a02      	ldr	r2, [pc, #8]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037ae:	60d3      	str	r3, [r2, #12]
 80037b0:	e014      	b.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x524>
 80037b2:	bf00      	nop
 80037b4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80037bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80037c0:	d10c      	bne.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	3304      	adds	r3, #4
 80037c6:	2101      	movs	r1, #1
 80037c8:	4618      	mov	r0, r3
 80037ca:	f000 f8a5 	bl	8003918 <RCCEx_PLLSAI1_Config>
 80037ce:	4603      	mov	r3, r0
 80037d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037d2:	7cfb      	ldrb	r3, [r7, #19]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d001      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80037d8:	7cfb      	ldrb	r3, [r7, #19]
 80037da:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d028      	beq.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80037e8:	4b4a      	ldr	r3, [pc, #296]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80037ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80037f6:	4947      	ldr	r1, [pc, #284]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003802:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003806:	d106      	bne.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003808:	4b42      	ldr	r3, [pc, #264]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	4a41      	ldr	r2, [pc, #260]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800380e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003812:	60d3      	str	r3, [r2, #12]
 8003814:	e011      	b.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800381a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800381e:	d10c      	bne.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	3304      	adds	r3, #4
 8003824:	2101      	movs	r1, #1
 8003826:	4618      	mov	r0, r3
 8003828:	f000 f876 	bl	8003918 <RCCEx_PLLSAI1_Config>
 800382c:	4603      	mov	r3, r0
 800382e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003830:	7cfb      	ldrb	r3, [r7, #19]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d001      	beq.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003836:	7cfb      	ldrb	r3, [r7, #19]
 8003838:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d01e      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003846:	4b33      	ldr	r3, [pc, #204]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003848:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800384c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003856:	492f      	ldr	r1, [pc, #188]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003858:	4313      	orrs	r3, r2
 800385a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003864:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003868:	d10c      	bne.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	3304      	adds	r3, #4
 800386e:	2102      	movs	r1, #2
 8003870:	4618      	mov	r0, r3
 8003872:	f000 f851 	bl	8003918 <RCCEx_PLLSAI1_Config>
 8003876:	4603      	mov	r3, r0
 8003878:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800387a:	7cfb      	ldrb	r3, [r7, #19]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d001      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003880:	7cfb      	ldrb	r3, [r7, #19]
 8003882:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d00b      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003890:	4b20      	ldr	r3, [pc, #128]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003892:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003896:	f023 0204 	bic.w	r2, r3, #4
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038a0:	491c      	ldr	r1, [pc, #112]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038a2:	4313      	orrs	r3, r2
 80038a4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d00b      	beq.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80038b4:	4b17      	ldr	r3, [pc, #92]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80038ba:	f023 0218 	bic.w	r2, r3, #24
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038c4:	4913      	ldr	r1, [pc, #76]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038c6:	4313      	orrs	r3, r2
 80038c8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d017      	beq.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80038d8:	4b0e      	ldr	r3, [pc, #56]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038da:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80038de:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038e8:	490a      	ldr	r1, [pc, #40]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038f6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80038fa:	d105      	bne.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038fc:	4b05      	ldr	r3, [pc, #20]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	4a04      	ldr	r2, [pc, #16]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003902:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003906:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003908:	7cbb      	ldrb	r3, [r7, #18]
}
 800390a:	4618      	mov	r0, r3
 800390c:	3718      	adds	r7, #24
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	40021000 	.word	0x40021000

08003918 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003922:	2300      	movs	r3, #0
 8003924:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003926:	4b72      	ldr	r3, [pc, #456]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003928:	68db      	ldr	r3, [r3, #12]
 800392a:	f003 0303 	and.w	r3, r3, #3
 800392e:	2b00      	cmp	r3, #0
 8003930:	d00e      	beq.n	8003950 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003932:	4b6f      	ldr	r3, [pc, #444]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	f003 0203 	and.w	r2, r3, #3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	429a      	cmp	r2, r3
 8003940:	d103      	bne.n	800394a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
       ||
 8003946:	2b00      	cmp	r3, #0
 8003948:	d142      	bne.n	80039d0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	73fb      	strb	r3, [r7, #15]
 800394e:	e03f      	b.n	80039d0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2b03      	cmp	r3, #3
 8003956:	d018      	beq.n	800398a <RCCEx_PLLSAI1_Config+0x72>
 8003958:	2b03      	cmp	r3, #3
 800395a:	d825      	bhi.n	80039a8 <RCCEx_PLLSAI1_Config+0x90>
 800395c:	2b01      	cmp	r3, #1
 800395e:	d002      	beq.n	8003966 <RCCEx_PLLSAI1_Config+0x4e>
 8003960:	2b02      	cmp	r3, #2
 8003962:	d009      	beq.n	8003978 <RCCEx_PLLSAI1_Config+0x60>
 8003964:	e020      	b.n	80039a8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003966:	4b62      	ldr	r3, [pc, #392]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b00      	cmp	r3, #0
 8003970:	d11d      	bne.n	80039ae <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003976:	e01a      	b.n	80039ae <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003978:	4b5d      	ldr	r3, [pc, #372]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003980:	2b00      	cmp	r3, #0
 8003982:	d116      	bne.n	80039b2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003988:	e013      	b.n	80039b2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800398a:	4b59      	ldr	r3, [pc, #356]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10f      	bne.n	80039b6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003996:	4b56      	ldr	r3, [pc, #344]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d109      	bne.n	80039b6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80039a6:	e006      	b.n	80039b6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	73fb      	strb	r3, [r7, #15]
      break;
 80039ac:	e004      	b.n	80039b8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80039ae:	bf00      	nop
 80039b0:	e002      	b.n	80039b8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80039b2:	bf00      	nop
 80039b4:	e000      	b.n	80039b8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80039b6:	bf00      	nop
    }

    if(status == HAL_OK)
 80039b8:	7bfb      	ldrb	r3, [r7, #15]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d108      	bne.n	80039d0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80039be:	4b4c      	ldr	r3, [pc, #304]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	f023 0203 	bic.w	r2, r3, #3
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4949      	ldr	r1, [pc, #292]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80039cc:	4313      	orrs	r3, r2
 80039ce:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80039d0:	7bfb      	ldrb	r3, [r7, #15]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	f040 8086 	bne.w	8003ae4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80039d8:	4b45      	ldr	r3, [pc, #276]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a44      	ldr	r2, [pc, #272]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80039de:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80039e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039e4:	f7fe f916 	bl	8001c14 <HAL_GetTick>
 80039e8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80039ea:	e009      	b.n	8003a00 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80039ec:	f7fe f912 	bl	8001c14 <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d902      	bls.n	8003a00 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	73fb      	strb	r3, [r7, #15]
        break;
 80039fe:	e005      	b.n	8003a0c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a00:	4b3b      	ldr	r3, [pc, #236]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d1ef      	bne.n	80039ec <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003a0c:	7bfb      	ldrb	r3, [r7, #15]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d168      	bne.n	8003ae4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d113      	bne.n	8003a40 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a18:	4b35      	ldr	r3, [pc, #212]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a1a:	691a      	ldr	r2, [r3, #16]
 8003a1c:	4b35      	ldr	r3, [pc, #212]	; (8003af4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003a1e:	4013      	ands	r3, r2
 8003a20:	687a      	ldr	r2, [r7, #4]
 8003a22:	6892      	ldr	r2, [r2, #8]
 8003a24:	0211      	lsls	r1, r2, #8
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	68d2      	ldr	r2, [r2, #12]
 8003a2a:	06d2      	lsls	r2, r2, #27
 8003a2c:	4311      	orrs	r1, r2
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	6852      	ldr	r2, [r2, #4]
 8003a32:	3a01      	subs	r2, #1
 8003a34:	0112      	lsls	r2, r2, #4
 8003a36:	430a      	orrs	r2, r1
 8003a38:	492d      	ldr	r1, [pc, #180]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	610b      	str	r3, [r1, #16]
 8003a3e:	e02d      	b.n	8003a9c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d115      	bne.n	8003a72 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a46:	4b2a      	ldr	r3, [pc, #168]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a48:	691a      	ldr	r2, [r3, #16]
 8003a4a:	4b2b      	ldr	r3, [pc, #172]	; (8003af8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	6892      	ldr	r2, [r2, #8]
 8003a52:	0211      	lsls	r1, r2, #8
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	6912      	ldr	r2, [r2, #16]
 8003a58:	0852      	lsrs	r2, r2, #1
 8003a5a:	3a01      	subs	r2, #1
 8003a5c:	0552      	lsls	r2, r2, #21
 8003a5e:	4311      	orrs	r1, r2
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	6852      	ldr	r2, [r2, #4]
 8003a64:	3a01      	subs	r2, #1
 8003a66:	0112      	lsls	r2, r2, #4
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	4921      	ldr	r1, [pc, #132]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	610b      	str	r3, [r1, #16]
 8003a70:	e014      	b.n	8003a9c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a72:	4b1f      	ldr	r3, [pc, #124]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a74:	691a      	ldr	r2, [r3, #16]
 8003a76:	4b21      	ldr	r3, [pc, #132]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a78:	4013      	ands	r3, r2
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	6892      	ldr	r2, [r2, #8]
 8003a7e:	0211      	lsls	r1, r2, #8
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	6952      	ldr	r2, [r2, #20]
 8003a84:	0852      	lsrs	r2, r2, #1
 8003a86:	3a01      	subs	r2, #1
 8003a88:	0652      	lsls	r2, r2, #25
 8003a8a:	4311      	orrs	r1, r2
 8003a8c:	687a      	ldr	r2, [r7, #4]
 8003a8e:	6852      	ldr	r2, [r2, #4]
 8003a90:	3a01      	subs	r2, #1
 8003a92:	0112      	lsls	r2, r2, #4
 8003a94:	430a      	orrs	r2, r1
 8003a96:	4916      	ldr	r1, [pc, #88]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003a9c:	4b14      	ldr	r3, [pc, #80]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a13      	ldr	r2, [pc, #76]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003aa2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003aa6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aa8:	f7fe f8b4 	bl	8001c14 <HAL_GetTick>
 8003aac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003aae:	e009      	b.n	8003ac4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ab0:	f7fe f8b0 	bl	8001c14 <HAL_GetTick>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	d902      	bls.n	8003ac4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	73fb      	strb	r3, [r7, #15]
          break;
 8003ac2:	e005      	b.n	8003ad0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ac4:	4b0a      	ldr	r3, [pc, #40]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d0ef      	beq.n	8003ab0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003ad0:	7bfb      	ldrb	r3, [r7, #15]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d106      	bne.n	8003ae4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003ad6:	4b06      	ldr	r3, [pc, #24]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ad8:	691a      	ldr	r2, [r3, #16]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	4904      	ldr	r1, [pc, #16]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3710      	adds	r7, #16
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	40021000 	.word	0x40021000
 8003af4:	07ff800f 	.word	0x07ff800f
 8003af8:	ff9f800f 	.word	0xff9f800f
 8003afc:	f9ff800f 	.word	0xf9ff800f

08003b00 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b084      	sub	sp, #16
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b0e:	4b72      	ldr	r3, [pc, #456]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	f003 0303 	and.w	r3, r3, #3
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00e      	beq.n	8003b38 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003b1a:	4b6f      	ldr	r3, [pc, #444]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	f003 0203 	and.w	r2, r3, #3
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	429a      	cmp	r2, r3
 8003b28:	d103      	bne.n	8003b32 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
       ||
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d142      	bne.n	8003bb8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	73fb      	strb	r3, [r7, #15]
 8003b36:	e03f      	b.n	8003bb8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2b03      	cmp	r3, #3
 8003b3e:	d018      	beq.n	8003b72 <RCCEx_PLLSAI2_Config+0x72>
 8003b40:	2b03      	cmp	r3, #3
 8003b42:	d825      	bhi.n	8003b90 <RCCEx_PLLSAI2_Config+0x90>
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d002      	beq.n	8003b4e <RCCEx_PLLSAI2_Config+0x4e>
 8003b48:	2b02      	cmp	r3, #2
 8003b4a:	d009      	beq.n	8003b60 <RCCEx_PLLSAI2_Config+0x60>
 8003b4c:	e020      	b.n	8003b90 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003b4e:	4b62      	ldr	r3, [pc, #392]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0302 	and.w	r3, r3, #2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d11d      	bne.n	8003b96 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b5e:	e01a      	b.n	8003b96 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003b60:	4b5d      	ldr	r3, [pc, #372]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d116      	bne.n	8003b9a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b70:	e013      	b.n	8003b9a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003b72:	4b59      	ldr	r3, [pc, #356]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d10f      	bne.n	8003b9e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003b7e:	4b56      	ldr	r3, [pc, #344]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d109      	bne.n	8003b9e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003b8e:	e006      	b.n	8003b9e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	73fb      	strb	r3, [r7, #15]
      break;
 8003b94:	e004      	b.n	8003ba0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003b96:	bf00      	nop
 8003b98:	e002      	b.n	8003ba0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003b9a:	bf00      	nop
 8003b9c:	e000      	b.n	8003ba0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003b9e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ba0:	7bfb      	ldrb	r3, [r7, #15]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d108      	bne.n	8003bb8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003ba6:	4b4c      	ldr	r3, [pc, #304]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	f023 0203 	bic.w	r2, r3, #3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4949      	ldr	r1, [pc, #292]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003bb8:	7bfb      	ldrb	r3, [r7, #15]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	f040 8086 	bne.w	8003ccc <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003bc0:	4b45      	ldr	r3, [pc, #276]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a44      	ldr	r2, [pc, #272]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003bc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bcc:	f7fe f822 	bl	8001c14 <HAL_GetTick>
 8003bd0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003bd2:	e009      	b.n	8003be8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003bd4:	f7fe f81e 	bl	8001c14 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d902      	bls.n	8003be8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	73fb      	strb	r3, [r7, #15]
        break;
 8003be6:	e005      	b.n	8003bf4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003be8:	4b3b      	ldr	r3, [pc, #236]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d1ef      	bne.n	8003bd4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003bf4:	7bfb      	ldrb	r3, [r7, #15]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d168      	bne.n	8003ccc <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d113      	bne.n	8003c28 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c00:	4b35      	ldr	r3, [pc, #212]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c02:	695a      	ldr	r2, [r3, #20]
 8003c04:	4b35      	ldr	r3, [pc, #212]	; (8003cdc <RCCEx_PLLSAI2_Config+0x1dc>)
 8003c06:	4013      	ands	r3, r2
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	6892      	ldr	r2, [r2, #8]
 8003c0c:	0211      	lsls	r1, r2, #8
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	68d2      	ldr	r2, [r2, #12]
 8003c12:	06d2      	lsls	r2, r2, #27
 8003c14:	4311      	orrs	r1, r2
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	6852      	ldr	r2, [r2, #4]
 8003c1a:	3a01      	subs	r2, #1
 8003c1c:	0112      	lsls	r2, r2, #4
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	492d      	ldr	r1, [pc, #180]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	614b      	str	r3, [r1, #20]
 8003c26:	e02d      	b.n	8003c84 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d115      	bne.n	8003c5a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c2e:	4b2a      	ldr	r3, [pc, #168]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c30:	695a      	ldr	r2, [r3, #20]
 8003c32:	4b2b      	ldr	r3, [pc, #172]	; (8003ce0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8003c34:	4013      	ands	r3, r2
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	6892      	ldr	r2, [r2, #8]
 8003c3a:	0211      	lsls	r1, r2, #8
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	6912      	ldr	r2, [r2, #16]
 8003c40:	0852      	lsrs	r2, r2, #1
 8003c42:	3a01      	subs	r2, #1
 8003c44:	0552      	lsls	r2, r2, #21
 8003c46:	4311      	orrs	r1, r2
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	6852      	ldr	r2, [r2, #4]
 8003c4c:	3a01      	subs	r2, #1
 8003c4e:	0112      	lsls	r2, r2, #4
 8003c50:	430a      	orrs	r2, r1
 8003c52:	4921      	ldr	r1, [pc, #132]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c54:	4313      	orrs	r3, r2
 8003c56:	614b      	str	r3, [r1, #20]
 8003c58:	e014      	b.n	8003c84 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c5a:	4b1f      	ldr	r3, [pc, #124]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c5c:	695a      	ldr	r2, [r3, #20]
 8003c5e:	4b21      	ldr	r3, [pc, #132]	; (8003ce4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8003c60:	4013      	ands	r3, r2
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	6892      	ldr	r2, [r2, #8]
 8003c66:	0211      	lsls	r1, r2, #8
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	6952      	ldr	r2, [r2, #20]
 8003c6c:	0852      	lsrs	r2, r2, #1
 8003c6e:	3a01      	subs	r2, #1
 8003c70:	0652      	lsls	r2, r2, #25
 8003c72:	4311      	orrs	r1, r2
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	6852      	ldr	r2, [r2, #4]
 8003c78:	3a01      	subs	r2, #1
 8003c7a:	0112      	lsls	r2, r2, #4
 8003c7c:	430a      	orrs	r2, r1
 8003c7e:	4916      	ldr	r1, [pc, #88]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c80:	4313      	orrs	r3, r2
 8003c82:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003c84:	4b14      	ldr	r3, [pc, #80]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a13      	ldr	r2, [pc, #76]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c8e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c90:	f7fd ffc0 	bl	8001c14 <HAL_GetTick>
 8003c94:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003c96:	e009      	b.n	8003cac <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003c98:	f7fd ffbc 	bl	8001c14 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d902      	bls.n	8003cac <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	73fb      	strb	r3, [r7, #15]
          break;
 8003caa:	e005      	b.n	8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003cac:	4b0a      	ldr	r3, [pc, #40]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d0ef      	beq.n	8003c98 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003cb8:	7bfb      	ldrb	r3, [r7, #15]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d106      	bne.n	8003ccc <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003cbe:	4b06      	ldr	r3, [pc, #24]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003cc0:	695a      	ldr	r2, [r3, #20]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	699b      	ldr	r3, [r3, #24]
 8003cc6:	4904      	ldr	r1, [pc, #16]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3710      	adds	r7, #16
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	40021000 	.word	0x40021000
 8003cdc:	07ff800f 	.word	0x07ff800f
 8003ce0:	ff9f800f 	.word	0xff9f800f
 8003ce4:	f9ff800f 	.word	0xf9ff800f

08003ce8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b084      	sub	sp, #16
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d101      	bne.n	8003cfa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e095      	b.n	8003e26 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d108      	bne.n	8003d14 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d0a:	d009      	beq.n	8003d20 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	61da      	str	r2, [r3, #28]
 8003d12:	e005      	b.n	8003d20 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d106      	bne.n	8003d40 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f7fd fd8a 	bl	8001854 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2202      	movs	r2, #2
 8003d44:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d56:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d60:	d902      	bls.n	8003d68 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003d62:	2300      	movs	r3, #0
 8003d64:	60fb      	str	r3, [r7, #12]
 8003d66:	e002      	b.n	8003d6e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003d68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d6c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	68db      	ldr	r3, [r3, #12]
 8003d72:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003d76:	d007      	beq.n	8003d88 <HAL_SPI_Init+0xa0>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d80:	d002      	beq.n	8003d88 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2200      	movs	r2, #0
 8003d86:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003d98:	431a      	orrs	r2, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	691b      	ldr	r3, [r3, #16]
 8003d9e:	f003 0302 	and.w	r3, r3, #2
 8003da2:	431a      	orrs	r2, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	695b      	ldr	r3, [r3, #20]
 8003da8:	f003 0301 	and.w	r3, r3, #1
 8003dac:	431a      	orrs	r2, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	699b      	ldr	r3, [r3, #24]
 8003db2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003db6:	431a      	orrs	r2, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	69db      	ldr	r3, [r3, #28]
 8003dbc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003dc0:	431a      	orrs	r2, r3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dca:	ea42 0103 	orr.w	r1, r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dd2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	430a      	orrs	r2, r1
 8003ddc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	0c1b      	lsrs	r3, r3, #16
 8003de4:	f003 0204 	and.w	r2, r3, #4
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dec:	f003 0310 	and.w	r3, r3, #16
 8003df0:	431a      	orrs	r2, r3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003df6:	f003 0308 	and.w	r3, r3, #8
 8003dfa:	431a      	orrs	r2, r3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003e04:	ea42 0103 	orr.w	r1, r2, r3
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	430a      	orrs	r2, r1
 8003e14:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003e24:	2300      	movs	r3, #0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3710      	adds	r7, #16
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}

08003e2e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003e2e:	b580      	push	{r7, lr}
 8003e30:	b08a      	sub	sp, #40	; 0x28
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	60f8      	str	r0, [r7, #12]
 8003e36:	60b9      	str	r1, [r7, #8]
 8003e38:	607a      	str	r2, [r7, #4]
 8003e3a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003e40:	2300      	movs	r3, #0
 8003e42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d101      	bne.n	8003e54 <HAL_SPI_TransmitReceive+0x26>
 8003e50:	2302      	movs	r3, #2
 8003e52:	e20a      	b.n	800426a <HAL_SPI_TransmitReceive+0x43c>
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e5c:	f7fd feda 	bl	8001c14 <HAL_GetTick>
 8003e60:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003e68:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003e70:	887b      	ldrh	r3, [r7, #2]
 8003e72:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003e74:	887b      	ldrh	r3, [r7, #2]
 8003e76:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003e78:	7efb      	ldrb	r3, [r7, #27]
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d00e      	beq.n	8003e9c <HAL_SPI_TransmitReceive+0x6e>
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e84:	d106      	bne.n	8003e94 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d102      	bne.n	8003e94 <HAL_SPI_TransmitReceive+0x66>
 8003e8e:	7efb      	ldrb	r3, [r7, #27]
 8003e90:	2b04      	cmp	r3, #4
 8003e92:	d003      	beq.n	8003e9c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003e94:	2302      	movs	r3, #2
 8003e96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003e9a:	e1e0      	b.n	800425e <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d005      	beq.n	8003eae <HAL_SPI_TransmitReceive+0x80>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d002      	beq.n	8003eae <HAL_SPI_TransmitReceive+0x80>
 8003ea8:	887b      	ldrh	r3, [r7, #2]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d103      	bne.n	8003eb6 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003eb4:	e1d3      	b.n	800425e <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	2b04      	cmp	r3, #4
 8003ec0:	d003      	beq.n	8003eca <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2205      	movs	r2, #5
 8003ec6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	887a      	ldrh	r2, [r7, #2]
 8003eda:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	887a      	ldrh	r2, [r7, #2]
 8003ee2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	68ba      	ldr	r2, [r7, #8]
 8003eea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	887a      	ldrh	r2, [r7, #2]
 8003ef0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	887a      	ldrh	r2, [r7, #2]
 8003ef6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2200      	movs	r2, #0
 8003efc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2200      	movs	r2, #0
 8003f02:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003f0c:	d802      	bhi.n	8003f14 <HAL_SPI_TransmitReceive+0xe6>
 8003f0e:	8a3b      	ldrh	r3, [r7, #16]
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d908      	bls.n	8003f26 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003f22:	605a      	str	r2, [r3, #4]
 8003f24:	e007      	b.n	8003f36 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003f34:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f40:	2b40      	cmp	r3, #64	; 0x40
 8003f42:	d007      	beq.n	8003f54 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f52:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003f5c:	f240 8081 	bls.w	8004062 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d002      	beq.n	8003f6e <HAL_SPI_TransmitReceive+0x140>
 8003f68:	8a7b      	ldrh	r3, [r7, #18]
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d16d      	bne.n	800404a <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f72:	881a      	ldrh	r2, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f7e:	1c9a      	adds	r2, r3, #2
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	3b01      	subs	r3, #1
 8003f8c:	b29a      	uxth	r2, r3
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f92:	e05a      	b.n	800404a <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f003 0302 	and.w	r3, r3, #2
 8003f9e:	2b02      	cmp	r3, #2
 8003fa0:	d11b      	bne.n	8003fda <HAL_SPI_TransmitReceive+0x1ac>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d016      	beq.n	8003fda <HAL_SPI_TransmitReceive+0x1ac>
 8003fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d113      	bne.n	8003fda <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fb6:	881a      	ldrh	r2, [r3, #0]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc2:	1c9a      	adds	r2, r3, #2
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	3b01      	subs	r3, #1
 8003fd0:	b29a      	uxth	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	f003 0301 	and.w	r3, r3, #1
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d11c      	bne.n	8004022 <HAL_SPI_TransmitReceive+0x1f4>
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d016      	beq.n	8004022 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	68da      	ldr	r2, [r3, #12]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffe:	b292      	uxth	r2, r2
 8004000:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004006:	1c9a      	adds	r2, r3, #2
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004012:	b29b      	uxth	r3, r3
 8004014:	3b01      	subs	r3, #1
 8004016:	b29a      	uxth	r2, r3
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800401e:	2301      	movs	r3, #1
 8004020:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004022:	f7fd fdf7 	bl	8001c14 <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800402e:	429a      	cmp	r2, r3
 8004030:	d80b      	bhi.n	800404a <HAL_SPI_TransmitReceive+0x21c>
 8004032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004034:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004038:	d007      	beq.n	800404a <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2201      	movs	r2, #1
 8004044:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8004048:	e109      	b.n	800425e <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800404e:	b29b      	uxth	r3, r3
 8004050:	2b00      	cmp	r3, #0
 8004052:	d19f      	bne.n	8003f94 <HAL_SPI_TransmitReceive+0x166>
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800405a:	b29b      	uxth	r3, r3
 800405c:	2b00      	cmp	r3, #0
 800405e:	d199      	bne.n	8003f94 <HAL_SPI_TransmitReceive+0x166>
 8004060:	e0e3      	b.n	800422a <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d003      	beq.n	8004072 <HAL_SPI_TransmitReceive+0x244>
 800406a:	8a7b      	ldrh	r3, [r7, #18]
 800406c:	2b01      	cmp	r3, #1
 800406e:	f040 80cf 	bne.w	8004210 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004076:	b29b      	uxth	r3, r3
 8004078:	2b01      	cmp	r3, #1
 800407a:	d912      	bls.n	80040a2 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004080:	881a      	ldrh	r2, [r3, #0]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800408c:	1c9a      	adds	r2, r3, #2
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004096:	b29b      	uxth	r3, r3
 8004098:	3b02      	subs	r3, #2
 800409a:	b29a      	uxth	r2, r3
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	87da      	strh	r2, [r3, #62]	; 0x3e
 80040a0:	e0b6      	b.n	8004210 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	330c      	adds	r3, #12
 80040ac:	7812      	ldrb	r2, [r2, #0]
 80040ae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b4:	1c5a      	adds	r2, r3, #1
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040be:	b29b      	uxth	r3, r3
 80040c0:	3b01      	subs	r3, #1
 80040c2:	b29a      	uxth	r2, r3
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040c8:	e0a2      	b.n	8004210 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	f003 0302 	and.w	r3, r3, #2
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d134      	bne.n	8004142 <HAL_SPI_TransmitReceive+0x314>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040dc:	b29b      	uxth	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d02f      	beq.n	8004142 <HAL_SPI_TransmitReceive+0x314>
 80040e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d12c      	bne.n	8004142 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d912      	bls.n	8004118 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040f6:	881a      	ldrh	r2, [r3, #0]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004102:	1c9a      	adds	r2, r3, #2
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800410c:	b29b      	uxth	r3, r3
 800410e:	3b02      	subs	r3, #2
 8004110:	b29a      	uxth	r2, r3
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004116:	e012      	b.n	800413e <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	330c      	adds	r3, #12
 8004122:	7812      	ldrb	r2, [r2, #0]
 8004124:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800412a:	1c5a      	adds	r2, r3, #1
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004134:	b29b      	uxth	r3, r3
 8004136:	3b01      	subs	r3, #1
 8004138:	b29a      	uxth	r2, r3
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800413e:	2300      	movs	r3, #0
 8004140:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	f003 0301 	and.w	r3, r3, #1
 800414c:	2b01      	cmp	r3, #1
 800414e:	d148      	bne.n	80041e2 <HAL_SPI_TransmitReceive+0x3b4>
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004156:	b29b      	uxth	r3, r3
 8004158:	2b00      	cmp	r3, #0
 800415a:	d042      	beq.n	80041e2 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004162:	b29b      	uxth	r3, r3
 8004164:	2b01      	cmp	r3, #1
 8004166:	d923      	bls.n	80041b0 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	68da      	ldr	r2, [r3, #12]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004172:	b292      	uxth	r2, r2
 8004174:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417a:	1c9a      	adds	r2, r3, #2
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004186:	b29b      	uxth	r3, r3
 8004188:	3b02      	subs	r3, #2
 800418a:	b29a      	uxth	r2, r3
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004198:	b29b      	uxth	r3, r3
 800419a:	2b01      	cmp	r3, #1
 800419c:	d81f      	bhi.n	80041de <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	685a      	ldr	r2, [r3, #4]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80041ac:	605a      	str	r2, [r3, #4]
 80041ae:	e016      	b.n	80041de <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f103 020c 	add.w	r2, r3, #12
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041bc:	7812      	ldrb	r2, [r2, #0]
 80041be:	b2d2      	uxtb	r2, r2
 80041c0:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c6:	1c5a      	adds	r2, r3, #1
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80041d2:	b29b      	uxth	r3, r3
 80041d4:	3b01      	subs	r3, #1
 80041d6:	b29a      	uxth	r2, r3
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80041de:	2301      	movs	r3, #1
 80041e0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80041e2:	f7fd fd17 	bl	8001c14 <HAL_GetTick>
 80041e6:	4602      	mov	r2, r0
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	1ad3      	subs	r3, r2, r3
 80041ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d803      	bhi.n	80041fa <HAL_SPI_TransmitReceive+0x3cc>
 80041f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041f8:	d102      	bne.n	8004200 <HAL_SPI_TransmitReceive+0x3d2>
 80041fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d107      	bne.n	8004210 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8004200:	2303      	movs	r3, #3
 8004202:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2201      	movs	r2, #1
 800420a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 800420e:	e026      	b.n	800425e <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004214:	b29b      	uxth	r3, r3
 8004216:	2b00      	cmp	r3, #0
 8004218:	f47f af57 	bne.w	80040ca <HAL_SPI_TransmitReceive+0x29c>
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004222:	b29b      	uxth	r3, r3
 8004224:	2b00      	cmp	r3, #0
 8004226:	f47f af50 	bne.w	80040ca <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800422a:	69fa      	ldr	r2, [r7, #28]
 800422c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800422e:	68f8      	ldr	r0, [r7, #12]
 8004230:	f000 f93e 	bl	80044b0 <SPI_EndRxTxTransaction>
 8004234:	4603      	mov	r3, r0
 8004236:	2b00      	cmp	r3, #0
 8004238:	d005      	beq.n	8004246 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2220      	movs	r2, #32
 8004244:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800424a:	2b00      	cmp	r3, #0
 800424c:	d003      	beq.n	8004256 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004254:	e003      	b.n	800425e <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2201      	movs	r2, #1
 800425a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2200      	movs	r2, #0
 8004262:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004266:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800426a:	4618      	mov	r0, r3
 800426c:	3728      	adds	r7, #40	; 0x28
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
	...

08004274 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b088      	sub	sp, #32
 8004278:	af00      	add	r7, sp, #0
 800427a:	60f8      	str	r0, [r7, #12]
 800427c:	60b9      	str	r1, [r7, #8]
 800427e:	603b      	str	r3, [r7, #0]
 8004280:	4613      	mov	r3, r2
 8004282:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004284:	f7fd fcc6 	bl	8001c14 <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800428c:	1a9b      	subs	r3, r3, r2
 800428e:	683a      	ldr	r2, [r7, #0]
 8004290:	4413      	add	r3, r2
 8004292:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004294:	f7fd fcbe 	bl	8001c14 <HAL_GetTick>
 8004298:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800429a:	4b39      	ldr	r3, [pc, #228]	; (8004380 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	015b      	lsls	r3, r3, #5
 80042a0:	0d1b      	lsrs	r3, r3, #20
 80042a2:	69fa      	ldr	r2, [r7, #28]
 80042a4:	fb02 f303 	mul.w	r3, r2, r3
 80042a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80042aa:	e054      	b.n	8004356 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042b2:	d050      	beq.n	8004356 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80042b4:	f7fd fcae 	bl	8001c14 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	69bb      	ldr	r3, [r7, #24]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	69fa      	ldr	r2, [r7, #28]
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d902      	bls.n	80042ca <SPI_WaitFlagStateUntilTimeout+0x56>
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d13d      	bne.n	8004346 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	685a      	ldr	r2, [r3, #4]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80042d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042e2:	d111      	bne.n	8004308 <SPI_WaitFlagStateUntilTimeout+0x94>
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042ec:	d004      	beq.n	80042f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042f6:	d107      	bne.n	8004308 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004306:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800430c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004310:	d10f      	bne.n	8004332 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004320:	601a      	str	r2, [r3, #0]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004330:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2201      	movs	r2, #1
 8004336:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2200      	movs	r2, #0
 800433e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e017      	b.n	8004376 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d101      	bne.n	8004350 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800434c:	2300      	movs	r3, #0
 800434e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	3b01      	subs	r3, #1
 8004354:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	689a      	ldr	r2, [r3, #8]
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	4013      	ands	r3, r2
 8004360:	68ba      	ldr	r2, [r7, #8]
 8004362:	429a      	cmp	r2, r3
 8004364:	bf0c      	ite	eq
 8004366:	2301      	moveq	r3, #1
 8004368:	2300      	movne	r3, #0
 800436a:	b2db      	uxtb	r3, r3
 800436c:	461a      	mov	r2, r3
 800436e:	79fb      	ldrb	r3, [r7, #7]
 8004370:	429a      	cmp	r2, r3
 8004372:	d19b      	bne.n	80042ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3720      	adds	r7, #32
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop
 8004380:	20000018 	.word	0x20000018

08004384 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b08a      	sub	sp, #40	; 0x28
 8004388:	af00      	add	r7, sp, #0
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	60b9      	str	r1, [r7, #8]
 800438e:	607a      	str	r2, [r7, #4]
 8004390:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004392:	2300      	movs	r3, #0
 8004394:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004396:	f7fd fc3d 	bl	8001c14 <HAL_GetTick>
 800439a:	4602      	mov	r2, r0
 800439c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800439e:	1a9b      	subs	r3, r3, r2
 80043a0:	683a      	ldr	r2, [r7, #0]
 80043a2:	4413      	add	r3, r2
 80043a4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80043a6:	f7fd fc35 	bl	8001c14 <HAL_GetTick>
 80043aa:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	330c      	adds	r3, #12
 80043b2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80043b4:	4b3d      	ldr	r3, [pc, #244]	; (80044ac <SPI_WaitFifoStateUntilTimeout+0x128>)
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	4613      	mov	r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	4413      	add	r3, r2
 80043be:	00da      	lsls	r2, r3, #3
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	0d1b      	lsrs	r3, r3, #20
 80043c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043c6:	fb02 f303 	mul.w	r3, r2, r3
 80043ca:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80043cc:	e060      	b.n	8004490 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80043d4:	d107      	bne.n	80043e6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d104      	bne.n	80043e6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80043dc:	69fb      	ldr	r3, [r7, #28]
 80043de:	781b      	ldrb	r3, [r3, #0]
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80043e4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043ec:	d050      	beq.n	8004490 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80043ee:	f7fd fc11 	bl	8001c14 <HAL_GetTick>
 80043f2:	4602      	mov	r2, r0
 80043f4:	6a3b      	ldr	r3, [r7, #32]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d902      	bls.n	8004404 <SPI_WaitFifoStateUntilTimeout+0x80>
 80043fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004400:	2b00      	cmp	r3, #0
 8004402:	d13d      	bne.n	8004480 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	685a      	ldr	r2, [r3, #4]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004412:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800441c:	d111      	bne.n	8004442 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004426:	d004      	beq.n	8004432 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004430:	d107      	bne.n	8004442 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004440:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004446:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800444a:	d10f      	bne.n	800446c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800445a:	601a      	str	r2, [r3, #0]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800446a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800447c:	2303      	movs	r3, #3
 800447e:	e010      	b.n	80044a2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004480:	69bb      	ldr	r3, [r7, #24]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d101      	bne.n	800448a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004486:	2300      	movs	r3, #0
 8004488:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	3b01      	subs	r3, #1
 800448e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	689a      	ldr	r2, [r3, #8]
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	4013      	ands	r3, r2
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	429a      	cmp	r2, r3
 800449e:	d196      	bne.n	80043ce <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80044a0:	2300      	movs	r3, #0
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3728      	adds	r7, #40	; 0x28
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	20000018 	.word	0x20000018

080044b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b086      	sub	sp, #24
 80044b4:	af02      	add	r7, sp, #8
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	9300      	str	r3, [sp, #0]
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80044c8:	68f8      	ldr	r0, [r7, #12]
 80044ca:	f7ff ff5b 	bl	8004384 <SPI_WaitFifoStateUntilTimeout>
 80044ce:	4603      	mov	r3, r0
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d007      	beq.n	80044e4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044d8:	f043 0220 	orr.w	r2, r3, #32
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80044e0:	2303      	movs	r3, #3
 80044e2:	e027      	b.n	8004534 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	9300      	str	r3, [sp, #0]
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	2200      	movs	r2, #0
 80044ec:	2180      	movs	r1, #128	; 0x80
 80044ee:	68f8      	ldr	r0, [r7, #12]
 80044f0:	f7ff fec0 	bl	8004274 <SPI_WaitFlagStateUntilTimeout>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d007      	beq.n	800450a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044fe:	f043 0220 	orr.w	r2, r3, #32
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e014      	b.n	8004534 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	9300      	str	r3, [sp, #0]
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	2200      	movs	r2, #0
 8004512:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004516:	68f8      	ldr	r0, [r7, #12]
 8004518:	f7ff ff34 	bl	8004384 <SPI_WaitFifoStateUntilTimeout>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d007      	beq.n	8004532 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004526:	f043 0220 	orr.w	r2, r3, #32
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800452e:	2303      	movs	r3, #3
 8004530:	e000      	b.n	8004534 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004532:	2300      	movs	r3, #0
}
 8004534:	4618      	mov	r0, r3
 8004536:	3710      	adds	r7, #16
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}

0800453c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b082      	sub	sp, #8
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d101      	bne.n	800454e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e042      	b.n	80045d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004554:	2b00      	cmp	r3, #0
 8004556:	d106      	bne.n	8004566 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f7fd f8c9 	bl	80016f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2224      	movs	r2, #36	; 0x24
 800456a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f022 0201 	bic.w	r2, r2, #1
 800457c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004582:	2b00      	cmp	r3, #0
 8004584:	d002      	beq.n	800458c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f000 ff44 	bl	8005414 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f000 fc45 	bl	8004e1c <UART_SetConfig>
 8004592:	4603      	mov	r3, r0
 8004594:	2b01      	cmp	r3, #1
 8004596:	d101      	bne.n	800459c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	e01b      	b.n	80045d4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	685a      	ldr	r2, [r3, #4]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80045aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	689a      	ldr	r2, [r3, #8]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80045ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f042 0201 	orr.w	r2, r2, #1
 80045ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f000 ffc3 	bl	8005558 <UART_CheckIdleState>
 80045d2:	4603      	mov	r3, r0
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3708      	adds	r7, #8
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b08a      	sub	sp, #40	; 0x28
 80045e0:	af02      	add	r7, sp, #8
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	60b9      	str	r1, [r7, #8]
 80045e6:	603b      	str	r3, [r7, #0]
 80045e8:	4613      	mov	r3, r2
 80045ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045f2:	2b20      	cmp	r3, #32
 80045f4:	d17c      	bne.n	80046f0 <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d002      	beq.n	8004602 <HAL_UART_Transmit+0x26>
 80045fc:	88fb      	ldrh	r3, [r7, #6]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d101      	bne.n	8004606 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e075      	b.n	80046f2 <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2200      	movs	r2, #0
 800460a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2221      	movs	r2, #33	; 0x21
 8004612:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004616:	f7fd fafd 	bl	8001c14 <HAL_GetTick>
 800461a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	88fa      	ldrh	r2, [r7, #6]
 8004620:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	88fa      	ldrh	r2, [r7, #6]
 8004628:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004634:	d108      	bne.n	8004648 <HAL_UART_Transmit+0x6c>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d104      	bne.n	8004648 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800463e:	2300      	movs	r3, #0
 8004640:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	61bb      	str	r3, [r7, #24]
 8004646:	e003      	b.n	8004650 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800464c:	2300      	movs	r3, #0
 800464e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004650:	e031      	b.n	80046b6 <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	9300      	str	r3, [sp, #0]
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	2200      	movs	r2, #0
 800465a:	2180      	movs	r1, #128	; 0x80
 800465c:	68f8      	ldr	r0, [r7, #12]
 800465e:	f001 f825 	bl	80056ac <UART_WaitOnFlagUntilTimeout>
 8004662:	4603      	mov	r3, r0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d005      	beq.n	8004674 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2220      	movs	r2, #32
 800466c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e03e      	b.n	80046f2 <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 8004674:	69fb      	ldr	r3, [r7, #28]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d10b      	bne.n	8004692 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800467a:	69bb      	ldr	r3, [r7, #24]
 800467c:	881a      	ldrh	r2, [r3, #0]
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004686:	b292      	uxth	r2, r2
 8004688:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800468a:	69bb      	ldr	r3, [r7, #24]
 800468c:	3302      	adds	r3, #2
 800468e:	61bb      	str	r3, [r7, #24]
 8004690:	e008      	b.n	80046a4 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004692:	69fb      	ldr	r3, [r7, #28]
 8004694:	781a      	ldrb	r2, [r3, #0]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	b292      	uxth	r2, r2
 800469c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	3301      	adds	r3, #1
 80046a2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	3b01      	subs	r3, #1
 80046ae:	b29a      	uxth	r2, r3
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80046bc:	b29b      	uxth	r3, r3
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1c7      	bne.n	8004652 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	9300      	str	r3, [sp, #0]
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	2200      	movs	r2, #0
 80046ca:	2140      	movs	r1, #64	; 0x40
 80046cc:	68f8      	ldr	r0, [r7, #12]
 80046ce:	f000 ffed 	bl	80056ac <UART_WaitOnFlagUntilTimeout>
 80046d2:	4603      	mov	r3, r0
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d005      	beq.n	80046e4 <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2220      	movs	r2, #32
 80046dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e006      	b.n	80046f2 <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2220      	movs	r2, #32
 80046e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80046ec:	2300      	movs	r3, #0
 80046ee:	e000      	b.n	80046f2 <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 80046f0:	2302      	movs	r3, #2
  }
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3720      	adds	r7, #32
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
	...

080046fc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b08a      	sub	sp, #40	; 0x28
 8004700:	af00      	add	r7, sp, #0
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	4613      	mov	r3, r2
 8004708:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004710:	2b20      	cmp	r3, #32
 8004712:	d137      	bne.n	8004784 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d002      	beq.n	8004720 <HAL_UART_Receive_IT+0x24>
 800471a:	88fb      	ldrh	r3, [r7, #6]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d101      	bne.n	8004724 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e030      	b.n	8004786 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2200      	movs	r2, #0
 8004728:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a18      	ldr	r2, [pc, #96]	; (8004790 <HAL_UART_Receive_IT+0x94>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d01f      	beq.n	8004774 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d018      	beq.n	8004774 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	e853 3f00 	ldrex	r3, [r3]
 800474e:	613b      	str	r3, [r7, #16]
   return(result);
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004756:	627b      	str	r3, [r7, #36]	; 0x24
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	461a      	mov	r2, r3
 800475e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004760:	623b      	str	r3, [r7, #32]
 8004762:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004764:	69f9      	ldr	r1, [r7, #28]
 8004766:	6a3a      	ldr	r2, [r7, #32]
 8004768:	e841 2300 	strex	r3, r2, [r1]
 800476c:	61bb      	str	r3, [r7, #24]
   return(result);
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d1e6      	bne.n	8004742 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004774:	88fb      	ldrh	r3, [r7, #6]
 8004776:	461a      	mov	r2, r3
 8004778:	68b9      	ldr	r1, [r7, #8]
 800477a:	68f8      	ldr	r0, [r7, #12]
 800477c:	f000 fffe 	bl	800577c <UART_Start_Receive_IT>
 8004780:	4603      	mov	r3, r0
 8004782:	e000      	b.n	8004786 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004784:	2302      	movs	r3, #2
  }
}
 8004786:	4618      	mov	r0, r3
 8004788:	3728      	adds	r7, #40	; 0x28
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	40008000 	.word	0x40008000

08004794 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b0ba      	sub	sp, #232	; 0xe8
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	69db      	ldr	r3, [r3, #28]
 80047a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80047ba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80047be:	f640 030f 	movw	r3, #2063	; 0x80f
 80047c2:	4013      	ands	r3, r2
 80047c4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80047c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d11b      	bne.n	8004808 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80047d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047d4:	f003 0320 	and.w	r3, r3, #32
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d015      	beq.n	8004808 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80047dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047e0:	f003 0320 	and.w	r3, r3, #32
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d105      	bne.n	80047f4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80047e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d009      	beq.n	8004808 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	f000 82e3 	beq.w	8004dc4 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	4798      	blx	r3
      }
      return;
 8004806:	e2dd      	b.n	8004dc4 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8004808:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800480c:	2b00      	cmp	r3, #0
 800480e:	f000 8123 	beq.w	8004a58 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004812:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8004816:	4b8d      	ldr	r3, [pc, #564]	; (8004a4c <HAL_UART_IRQHandler+0x2b8>)
 8004818:	4013      	ands	r3, r2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d106      	bne.n	800482c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800481e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004822:	4b8b      	ldr	r3, [pc, #556]	; (8004a50 <HAL_UART_IRQHandler+0x2bc>)
 8004824:	4013      	ands	r3, r2
 8004826:	2b00      	cmp	r3, #0
 8004828:	f000 8116 	beq.w	8004a58 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800482c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004830:	f003 0301 	and.w	r3, r3, #1
 8004834:	2b00      	cmp	r3, #0
 8004836:	d011      	beq.n	800485c <HAL_UART_IRQHandler+0xc8>
 8004838:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800483c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004840:	2b00      	cmp	r3, #0
 8004842:	d00b      	beq.n	800485c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	2201      	movs	r2, #1
 800484a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004852:	f043 0201 	orr.w	r2, r3, #1
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800485c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004860:	f003 0302 	and.w	r3, r3, #2
 8004864:	2b00      	cmp	r3, #0
 8004866:	d011      	beq.n	800488c <HAL_UART_IRQHandler+0xf8>
 8004868:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800486c:	f003 0301 	and.w	r3, r3, #1
 8004870:	2b00      	cmp	r3, #0
 8004872:	d00b      	beq.n	800488c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2202      	movs	r2, #2
 800487a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004882:	f043 0204 	orr.w	r2, r3, #4
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800488c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004890:	f003 0304 	and.w	r3, r3, #4
 8004894:	2b00      	cmp	r3, #0
 8004896:	d011      	beq.n	80048bc <HAL_UART_IRQHandler+0x128>
 8004898:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800489c:	f003 0301 	and.w	r3, r3, #1
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00b      	beq.n	80048bc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	2204      	movs	r2, #4
 80048aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048b2:	f043 0202 	orr.w	r2, r3, #2
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80048bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048c0:	f003 0308 	and.w	r3, r3, #8
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d017      	beq.n	80048f8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80048c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048cc:	f003 0320 	and.w	r3, r3, #32
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d105      	bne.n	80048e0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80048d4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80048d8:	4b5c      	ldr	r3, [pc, #368]	; (8004a4c <HAL_UART_IRQHandler+0x2b8>)
 80048da:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d00b      	beq.n	80048f8 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2208      	movs	r2, #8
 80048e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ee:	f043 0208 	orr.w	r2, r3, #8
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80048f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004900:	2b00      	cmp	r3, #0
 8004902:	d012      	beq.n	800492a <HAL_UART_IRQHandler+0x196>
 8004904:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004908:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d00c      	beq.n	800492a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004918:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004920:	f043 0220 	orr.w	r2, r3, #32
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004930:	2b00      	cmp	r3, #0
 8004932:	f000 8249 	beq.w	8004dc8 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800493a:	f003 0320 	and.w	r3, r3, #32
 800493e:	2b00      	cmp	r3, #0
 8004940:	d013      	beq.n	800496a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004942:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004946:	f003 0320 	and.w	r3, r3, #32
 800494a:	2b00      	cmp	r3, #0
 800494c:	d105      	bne.n	800495a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800494e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004952:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d007      	beq.n	800496a <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800495e:	2b00      	cmp	r3, #0
 8004960:	d003      	beq.n	800496a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004970:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800497e:	2b40      	cmp	r3, #64	; 0x40
 8004980:	d005      	beq.n	800498e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004982:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004986:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800498a:	2b00      	cmp	r3, #0
 800498c:	d054      	beq.n	8004a38 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f001 f816 	bl	80059c0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800499e:	2b40      	cmp	r3, #64	; 0x40
 80049a0:	d146      	bne.n	8004a30 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	3308      	adds	r3, #8
 80049a8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80049b0:	e853 3f00 	ldrex	r3, [r3]
 80049b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80049b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80049bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	3308      	adds	r3, #8
 80049ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80049ce:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80049d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80049da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80049de:	e841 2300 	strex	r3, r2, [r1]
 80049e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80049e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d1d9      	bne.n	80049a2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d017      	beq.n	8004a28 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80049fe:	4a15      	ldr	r2, [pc, #84]	; (8004a54 <HAL_UART_IRQHandler+0x2c0>)
 8004a00:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f7fd faa0 	bl	8001f4e <HAL_DMA_Abort_IT>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d019      	beq.n	8004a48 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8004a22:	4610      	mov	r0, r2
 8004a24:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a26:	e00f      	b.n	8004a48 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f000 f9e1 	bl	8004df0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a2e:	e00b      	b.n	8004a48 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f000 f9dd 	bl	8004df0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a36:	e007      	b.n	8004a48 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f000 f9d9 	bl	8004df0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8004a46:	e1bf      	b.n	8004dc8 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a48:	bf00      	nop
    return;
 8004a4a:	e1bd      	b.n	8004dc8 <HAL_UART_IRQHandler+0x634>
 8004a4c:	10000001 	.word	0x10000001
 8004a50:	04000120 	.word	0x04000120
 8004a54:	08005a8d 	.word	0x08005a8d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	f040 8153 	bne.w	8004d08 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004a62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a66:	f003 0310 	and.w	r3, r3, #16
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	f000 814c 	beq.w	8004d08 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004a70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a74:	f003 0310 	and.w	r3, r3, #16
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	f000 8145 	beq.w	8004d08 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	2210      	movs	r2, #16
 8004a84:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a90:	2b40      	cmp	r3, #64	; 0x40
 8004a92:	f040 80bb 	bne.w	8004c0c <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004aa4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	f000 818f 	beq.w	8004dcc <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004ab4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	f080 8187 	bcs.w	8004dcc <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004ac4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f003 0320 	and.w	r3, r3, #32
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	f040 8087 	bne.w	8004bea <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004ae8:	e853 3f00 	ldrex	r3, [r3]
 8004aec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004af0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004af4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004af8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	461a      	mov	r2, r3
 8004b02:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004b06:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004b0a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b0e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004b12:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004b16:	e841 2300 	strex	r3, r2, [r1]
 8004b1a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004b1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d1da      	bne.n	8004adc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	3308      	adds	r3, #8
 8004b2c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b30:	e853 3f00 	ldrex	r3, [r3]
 8004b34:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004b36:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004b38:	f023 0301 	bic.w	r3, r3, #1
 8004b3c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	3308      	adds	r3, #8
 8004b46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004b4a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004b4e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b50:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004b52:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004b56:	e841 2300 	strex	r3, r2, [r1]
 8004b5a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004b5c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d1e1      	bne.n	8004b26 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	3308      	adds	r3, #8
 8004b68:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b6a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004b6c:	e853 3f00 	ldrex	r3, [r3]
 8004b70:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004b72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b78:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	3308      	adds	r3, #8
 8004b82:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004b86:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004b88:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b8a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004b8c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004b8e:	e841 2300 	strex	r3, r2, [r1]
 8004b92:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004b94:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d1e3      	bne.n	8004b62 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2220      	movs	r2, #32
 8004b9e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bb0:	e853 3f00 	ldrex	r3, [r3]
 8004bb4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004bb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bb8:	f023 0310 	bic.w	r3, r3, #16
 8004bbc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004bca:	65bb      	str	r3, [r7, #88]	; 0x58
 8004bcc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bce:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004bd0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004bd2:	e841 2300 	strex	r3, r2, [r1]
 8004bd6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004bd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d1e4      	bne.n	8004ba8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004be4:	4618      	mov	r0, r3
 8004be6:	f7fd f956 	bl	8001e96 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2202      	movs	r2, #2
 8004bee:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	4619      	mov	r1, r3
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f000 f8fd 	bl	8004e04 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004c0a:	e0df      	b.n	8004dcc <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	1ad3      	subs	r3, r2, r3
 8004c1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	f000 80d1 	beq.w	8004dd0 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8004c2e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	f000 80cc 	beq.w	8004dd0 <HAL_UART_IRQHandler+0x63c>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c40:	e853 3f00 	ldrex	r3, [r3]
 8004c44:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c48:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c4c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	461a      	mov	r2, r3
 8004c56:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004c5a:	647b      	str	r3, [r7, #68]	; 0x44
 8004c5c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c5e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004c60:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c62:	e841 2300 	strex	r3, r2, [r1]
 8004c66:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004c68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d1e4      	bne.n	8004c38 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	3308      	adds	r3, #8
 8004c74:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c78:	e853 3f00 	ldrex	r3, [r3]
 8004c7c:	623b      	str	r3, [r7, #32]
   return(result);
 8004c7e:	6a3b      	ldr	r3, [r7, #32]
 8004c80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c84:	f023 0301 	bic.w	r3, r3, #1
 8004c88:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	3308      	adds	r3, #8
 8004c92:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004c96:	633a      	str	r2, [r7, #48]	; 0x30
 8004c98:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c9a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004c9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c9e:	e841 2300 	strex	r3, r2, [r1]
 8004ca2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d1e1      	bne.n	8004c6e <HAL_UART_IRQHandler+0x4da>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2220      	movs	r2, #32
 8004cae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	e853 3f00 	ldrex	r3, [r3]
 8004cca:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	f023 0310 	bic.w	r3, r3, #16
 8004cd2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	461a      	mov	r2, r3
 8004cdc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004ce0:	61fb      	str	r3, [r7, #28]
 8004ce2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce4:	69b9      	ldr	r1, [r7, #24]
 8004ce6:	69fa      	ldr	r2, [r7, #28]
 8004ce8:	e841 2300 	strex	r3, r2, [r1]
 8004cec:	617b      	str	r3, [r7, #20]
   return(result);
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d1e4      	bne.n	8004cbe <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2202      	movs	r2, #2
 8004cf8:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004cfa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004cfe:	4619      	mov	r1, r3
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f000 f87f 	bl	8004e04 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004d06:	e063      	b.n	8004dd0 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004d08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d00e      	beq.n	8004d32 <HAL_UART_IRQHandler+0x59e>
 8004d14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d008      	beq.n	8004d32 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004d28:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f001 fc14 	bl	8006558 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004d30:	e051      	b.n	8004dd6 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004d32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d014      	beq.n	8004d68 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004d3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d105      	bne.n	8004d56 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004d4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d4e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d008      	beq.n	8004d68 <HAL_UART_IRQHandler+0x5d4>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d03a      	beq.n	8004dd4 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	4798      	blx	r3
    }
    return;
 8004d66:	e035      	b.n	8004dd4 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004d68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d009      	beq.n	8004d88 <HAL_UART_IRQHandler+0x5f4>
 8004d74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d003      	beq.n	8004d88 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f000 fe99 	bl	8005ab8 <UART_EndTransmit_IT>
    return;
 8004d86:	e026      	b.n	8004dd6 <HAL_UART_IRQHandler+0x642>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004d88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d8c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d009      	beq.n	8004da8 <HAL_UART_IRQHandler+0x614>
 8004d94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d98:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d003      	beq.n	8004da8 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f001 fbed 	bl	8006580 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004da6:	e016      	b.n	8004dd6 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004da8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d010      	beq.n	8004dd6 <HAL_UART_IRQHandler+0x642>
 8004db4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	da0c      	bge.n	8004dd6 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f001 fbd5 	bl	800656c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004dc2:	e008      	b.n	8004dd6 <HAL_UART_IRQHandler+0x642>
      return;
 8004dc4:	bf00      	nop
 8004dc6:	e006      	b.n	8004dd6 <HAL_UART_IRQHandler+0x642>
    return;
 8004dc8:	bf00      	nop
 8004dca:	e004      	b.n	8004dd6 <HAL_UART_IRQHandler+0x642>
      return;
 8004dcc:	bf00      	nop
 8004dce:	e002      	b.n	8004dd6 <HAL_UART_IRQHandler+0x642>
      return;
 8004dd0:	bf00      	nop
 8004dd2:	e000      	b.n	8004dd6 <HAL_UART_IRQHandler+0x642>
    return;
 8004dd4:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8004dd6:	37e8      	adds	r7, #232	; 0xe8
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004de4:	bf00      	nop
 8004de6:	370c      	adds	r7, #12
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr

08004df0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b083      	sub	sp, #12
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004df8:	bf00      	nop
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	460b      	mov	r3, r1
 8004e0e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e10:	bf00      	nop
 8004e12:	370c      	adds	r7, #12
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e20:	b08c      	sub	sp, #48	; 0x30
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e26:	2300      	movs	r3, #0
 8004e28:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	689a      	ldr	r2, [r3, #8]
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	691b      	ldr	r3, [r3, #16]
 8004e34:	431a      	orrs	r2, r3
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	695b      	ldr	r3, [r3, #20]
 8004e3a:	431a      	orrs	r2, r3
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	69db      	ldr	r3, [r3, #28]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	4baa      	ldr	r3, [pc, #680]	; (80050f4 <UART_SetConfig+0x2d8>)
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	697a      	ldr	r2, [r7, #20]
 8004e50:	6812      	ldr	r2, [r2, #0]
 8004e52:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e54:	430b      	orrs	r3, r1
 8004e56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	68da      	ldr	r2, [r3, #12]
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	430a      	orrs	r2, r1
 8004e6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	699b      	ldr	r3, [r3, #24]
 8004e72:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a9f      	ldr	r2, [pc, #636]	; (80050f8 <UART_SetConfig+0x2dc>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d004      	beq.n	8004e88 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	6a1b      	ldr	r3, [r3, #32]
 8004e82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e84:	4313      	orrs	r3, r2
 8004e86:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004e92:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004e96:	697a      	ldr	r2, [r7, #20]
 8004e98:	6812      	ldr	r2, [r2, #0]
 8004e9a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e9c:	430b      	orrs	r3, r1
 8004e9e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ea6:	f023 010f 	bic.w	r1, r3, #15
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	430a      	orrs	r2, r1
 8004eb4:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a90      	ldr	r2, [pc, #576]	; (80050fc <UART_SetConfig+0x2e0>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d125      	bne.n	8004f0c <UART_SetConfig+0xf0>
 8004ec0:	4b8f      	ldr	r3, [pc, #572]	; (8005100 <UART_SetConfig+0x2e4>)
 8004ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ec6:	f003 0303 	and.w	r3, r3, #3
 8004eca:	2b03      	cmp	r3, #3
 8004ecc:	d81a      	bhi.n	8004f04 <UART_SetConfig+0xe8>
 8004ece:	a201      	add	r2, pc, #4	; (adr r2, 8004ed4 <UART_SetConfig+0xb8>)
 8004ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ed4:	08004ee5 	.word	0x08004ee5
 8004ed8:	08004ef5 	.word	0x08004ef5
 8004edc:	08004eed 	.word	0x08004eed
 8004ee0:	08004efd 	.word	0x08004efd
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004eea:	e116      	b.n	800511a <UART_SetConfig+0x2fe>
 8004eec:	2302      	movs	r3, #2
 8004eee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ef2:	e112      	b.n	800511a <UART_SetConfig+0x2fe>
 8004ef4:	2304      	movs	r3, #4
 8004ef6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004efa:	e10e      	b.n	800511a <UART_SetConfig+0x2fe>
 8004efc:	2308      	movs	r3, #8
 8004efe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f02:	e10a      	b.n	800511a <UART_SetConfig+0x2fe>
 8004f04:	2310      	movs	r3, #16
 8004f06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f0a:	e106      	b.n	800511a <UART_SetConfig+0x2fe>
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a7c      	ldr	r2, [pc, #496]	; (8005104 <UART_SetConfig+0x2e8>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d138      	bne.n	8004f88 <UART_SetConfig+0x16c>
 8004f16:	4b7a      	ldr	r3, [pc, #488]	; (8005100 <UART_SetConfig+0x2e4>)
 8004f18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f1c:	f003 030c 	and.w	r3, r3, #12
 8004f20:	2b0c      	cmp	r3, #12
 8004f22:	d82d      	bhi.n	8004f80 <UART_SetConfig+0x164>
 8004f24:	a201      	add	r2, pc, #4	; (adr r2, 8004f2c <UART_SetConfig+0x110>)
 8004f26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f2a:	bf00      	nop
 8004f2c:	08004f61 	.word	0x08004f61
 8004f30:	08004f81 	.word	0x08004f81
 8004f34:	08004f81 	.word	0x08004f81
 8004f38:	08004f81 	.word	0x08004f81
 8004f3c:	08004f71 	.word	0x08004f71
 8004f40:	08004f81 	.word	0x08004f81
 8004f44:	08004f81 	.word	0x08004f81
 8004f48:	08004f81 	.word	0x08004f81
 8004f4c:	08004f69 	.word	0x08004f69
 8004f50:	08004f81 	.word	0x08004f81
 8004f54:	08004f81 	.word	0x08004f81
 8004f58:	08004f81 	.word	0x08004f81
 8004f5c:	08004f79 	.word	0x08004f79
 8004f60:	2300      	movs	r3, #0
 8004f62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f66:	e0d8      	b.n	800511a <UART_SetConfig+0x2fe>
 8004f68:	2302      	movs	r3, #2
 8004f6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f6e:	e0d4      	b.n	800511a <UART_SetConfig+0x2fe>
 8004f70:	2304      	movs	r3, #4
 8004f72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f76:	e0d0      	b.n	800511a <UART_SetConfig+0x2fe>
 8004f78:	2308      	movs	r3, #8
 8004f7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f7e:	e0cc      	b.n	800511a <UART_SetConfig+0x2fe>
 8004f80:	2310      	movs	r3, #16
 8004f82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f86:	e0c8      	b.n	800511a <UART_SetConfig+0x2fe>
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a5e      	ldr	r2, [pc, #376]	; (8005108 <UART_SetConfig+0x2ec>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d125      	bne.n	8004fde <UART_SetConfig+0x1c2>
 8004f92:	4b5b      	ldr	r3, [pc, #364]	; (8005100 <UART_SetConfig+0x2e4>)
 8004f94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f98:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004f9c:	2b30      	cmp	r3, #48	; 0x30
 8004f9e:	d016      	beq.n	8004fce <UART_SetConfig+0x1b2>
 8004fa0:	2b30      	cmp	r3, #48	; 0x30
 8004fa2:	d818      	bhi.n	8004fd6 <UART_SetConfig+0x1ba>
 8004fa4:	2b20      	cmp	r3, #32
 8004fa6:	d00a      	beq.n	8004fbe <UART_SetConfig+0x1a2>
 8004fa8:	2b20      	cmp	r3, #32
 8004faa:	d814      	bhi.n	8004fd6 <UART_SetConfig+0x1ba>
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d002      	beq.n	8004fb6 <UART_SetConfig+0x19a>
 8004fb0:	2b10      	cmp	r3, #16
 8004fb2:	d008      	beq.n	8004fc6 <UART_SetConfig+0x1aa>
 8004fb4:	e00f      	b.n	8004fd6 <UART_SetConfig+0x1ba>
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fbc:	e0ad      	b.n	800511a <UART_SetConfig+0x2fe>
 8004fbe:	2302      	movs	r3, #2
 8004fc0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fc4:	e0a9      	b.n	800511a <UART_SetConfig+0x2fe>
 8004fc6:	2304      	movs	r3, #4
 8004fc8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fcc:	e0a5      	b.n	800511a <UART_SetConfig+0x2fe>
 8004fce:	2308      	movs	r3, #8
 8004fd0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fd4:	e0a1      	b.n	800511a <UART_SetConfig+0x2fe>
 8004fd6:	2310      	movs	r3, #16
 8004fd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fdc:	e09d      	b.n	800511a <UART_SetConfig+0x2fe>
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a4a      	ldr	r2, [pc, #296]	; (800510c <UART_SetConfig+0x2f0>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d125      	bne.n	8005034 <UART_SetConfig+0x218>
 8004fe8:	4b45      	ldr	r3, [pc, #276]	; (8005100 <UART_SetConfig+0x2e4>)
 8004fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fee:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004ff2:	2bc0      	cmp	r3, #192	; 0xc0
 8004ff4:	d016      	beq.n	8005024 <UART_SetConfig+0x208>
 8004ff6:	2bc0      	cmp	r3, #192	; 0xc0
 8004ff8:	d818      	bhi.n	800502c <UART_SetConfig+0x210>
 8004ffa:	2b80      	cmp	r3, #128	; 0x80
 8004ffc:	d00a      	beq.n	8005014 <UART_SetConfig+0x1f8>
 8004ffe:	2b80      	cmp	r3, #128	; 0x80
 8005000:	d814      	bhi.n	800502c <UART_SetConfig+0x210>
 8005002:	2b00      	cmp	r3, #0
 8005004:	d002      	beq.n	800500c <UART_SetConfig+0x1f0>
 8005006:	2b40      	cmp	r3, #64	; 0x40
 8005008:	d008      	beq.n	800501c <UART_SetConfig+0x200>
 800500a:	e00f      	b.n	800502c <UART_SetConfig+0x210>
 800500c:	2300      	movs	r3, #0
 800500e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005012:	e082      	b.n	800511a <UART_SetConfig+0x2fe>
 8005014:	2302      	movs	r3, #2
 8005016:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800501a:	e07e      	b.n	800511a <UART_SetConfig+0x2fe>
 800501c:	2304      	movs	r3, #4
 800501e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005022:	e07a      	b.n	800511a <UART_SetConfig+0x2fe>
 8005024:	2308      	movs	r3, #8
 8005026:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800502a:	e076      	b.n	800511a <UART_SetConfig+0x2fe>
 800502c:	2310      	movs	r3, #16
 800502e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005032:	e072      	b.n	800511a <UART_SetConfig+0x2fe>
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a35      	ldr	r2, [pc, #212]	; (8005110 <UART_SetConfig+0x2f4>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d12a      	bne.n	8005094 <UART_SetConfig+0x278>
 800503e:	4b30      	ldr	r3, [pc, #192]	; (8005100 <UART_SetConfig+0x2e4>)
 8005040:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005044:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005048:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800504c:	d01a      	beq.n	8005084 <UART_SetConfig+0x268>
 800504e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005052:	d81b      	bhi.n	800508c <UART_SetConfig+0x270>
 8005054:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005058:	d00c      	beq.n	8005074 <UART_SetConfig+0x258>
 800505a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800505e:	d815      	bhi.n	800508c <UART_SetConfig+0x270>
 8005060:	2b00      	cmp	r3, #0
 8005062:	d003      	beq.n	800506c <UART_SetConfig+0x250>
 8005064:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005068:	d008      	beq.n	800507c <UART_SetConfig+0x260>
 800506a:	e00f      	b.n	800508c <UART_SetConfig+0x270>
 800506c:	2300      	movs	r3, #0
 800506e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005072:	e052      	b.n	800511a <UART_SetConfig+0x2fe>
 8005074:	2302      	movs	r3, #2
 8005076:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800507a:	e04e      	b.n	800511a <UART_SetConfig+0x2fe>
 800507c:	2304      	movs	r3, #4
 800507e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005082:	e04a      	b.n	800511a <UART_SetConfig+0x2fe>
 8005084:	2308      	movs	r3, #8
 8005086:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800508a:	e046      	b.n	800511a <UART_SetConfig+0x2fe>
 800508c:	2310      	movs	r3, #16
 800508e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005092:	e042      	b.n	800511a <UART_SetConfig+0x2fe>
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a17      	ldr	r2, [pc, #92]	; (80050f8 <UART_SetConfig+0x2dc>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d13a      	bne.n	8005114 <UART_SetConfig+0x2f8>
 800509e:	4b18      	ldr	r3, [pc, #96]	; (8005100 <UART_SetConfig+0x2e4>)
 80050a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050a4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80050a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80050ac:	d01a      	beq.n	80050e4 <UART_SetConfig+0x2c8>
 80050ae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80050b2:	d81b      	bhi.n	80050ec <UART_SetConfig+0x2d0>
 80050b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050b8:	d00c      	beq.n	80050d4 <UART_SetConfig+0x2b8>
 80050ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050be:	d815      	bhi.n	80050ec <UART_SetConfig+0x2d0>
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d003      	beq.n	80050cc <UART_SetConfig+0x2b0>
 80050c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050c8:	d008      	beq.n	80050dc <UART_SetConfig+0x2c0>
 80050ca:	e00f      	b.n	80050ec <UART_SetConfig+0x2d0>
 80050cc:	2300      	movs	r3, #0
 80050ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050d2:	e022      	b.n	800511a <UART_SetConfig+0x2fe>
 80050d4:	2302      	movs	r3, #2
 80050d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050da:	e01e      	b.n	800511a <UART_SetConfig+0x2fe>
 80050dc:	2304      	movs	r3, #4
 80050de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050e2:	e01a      	b.n	800511a <UART_SetConfig+0x2fe>
 80050e4:	2308      	movs	r3, #8
 80050e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050ea:	e016      	b.n	800511a <UART_SetConfig+0x2fe>
 80050ec:	2310      	movs	r3, #16
 80050ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050f2:	e012      	b.n	800511a <UART_SetConfig+0x2fe>
 80050f4:	cfff69f3 	.word	0xcfff69f3
 80050f8:	40008000 	.word	0x40008000
 80050fc:	40013800 	.word	0x40013800
 8005100:	40021000 	.word	0x40021000
 8005104:	40004400 	.word	0x40004400
 8005108:	40004800 	.word	0x40004800
 800510c:	40004c00 	.word	0x40004c00
 8005110:	40005000 	.word	0x40005000
 8005114:	2310      	movs	r3, #16
 8005116:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4aae      	ldr	r2, [pc, #696]	; (80053d8 <UART_SetConfig+0x5bc>)
 8005120:	4293      	cmp	r3, r2
 8005122:	f040 8097 	bne.w	8005254 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005126:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800512a:	2b08      	cmp	r3, #8
 800512c:	d823      	bhi.n	8005176 <UART_SetConfig+0x35a>
 800512e:	a201      	add	r2, pc, #4	; (adr r2, 8005134 <UART_SetConfig+0x318>)
 8005130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005134:	08005159 	.word	0x08005159
 8005138:	08005177 	.word	0x08005177
 800513c:	08005161 	.word	0x08005161
 8005140:	08005177 	.word	0x08005177
 8005144:	08005167 	.word	0x08005167
 8005148:	08005177 	.word	0x08005177
 800514c:	08005177 	.word	0x08005177
 8005150:	08005177 	.word	0x08005177
 8005154:	0800516f 	.word	0x0800516f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005158:	f7fd ffc2 	bl	80030e0 <HAL_RCC_GetPCLK1Freq>
 800515c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800515e:	e010      	b.n	8005182 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005160:	4b9e      	ldr	r3, [pc, #632]	; (80053dc <UART_SetConfig+0x5c0>)
 8005162:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005164:	e00d      	b.n	8005182 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005166:	f7fd ff23 	bl	8002fb0 <HAL_RCC_GetSysClockFreq>
 800516a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800516c:	e009      	b.n	8005182 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800516e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005172:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005174:	e005      	b.n	8005182 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005176:	2300      	movs	r3, #0
 8005178:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005180:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005184:	2b00      	cmp	r3, #0
 8005186:	f000 8130 	beq.w	80053ea <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518e:	4a94      	ldr	r2, [pc, #592]	; (80053e0 <UART_SetConfig+0x5c4>)
 8005190:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005194:	461a      	mov	r2, r3
 8005196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005198:	fbb3 f3f2 	udiv	r3, r3, r2
 800519c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	685a      	ldr	r2, [r3, #4]
 80051a2:	4613      	mov	r3, r2
 80051a4:	005b      	lsls	r3, r3, #1
 80051a6:	4413      	add	r3, r2
 80051a8:	69ba      	ldr	r2, [r7, #24]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d305      	bcc.n	80051ba <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80051b4:	69ba      	ldr	r2, [r7, #24]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d903      	bls.n	80051c2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80051c0:	e113      	b.n	80053ea <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c4:	2200      	movs	r2, #0
 80051c6:	60bb      	str	r3, [r7, #8]
 80051c8:	60fa      	str	r2, [r7, #12]
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ce:	4a84      	ldr	r2, [pc, #528]	; (80053e0 <UART_SetConfig+0x5c4>)
 80051d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	2200      	movs	r2, #0
 80051d8:	603b      	str	r3, [r7, #0]
 80051da:	607a      	str	r2, [r7, #4]
 80051dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051e0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80051e4:	f7fb fcf8 	bl	8000bd8 <__aeabi_uldivmod>
 80051e8:	4602      	mov	r2, r0
 80051ea:	460b      	mov	r3, r1
 80051ec:	4610      	mov	r0, r2
 80051ee:	4619      	mov	r1, r3
 80051f0:	f04f 0200 	mov.w	r2, #0
 80051f4:	f04f 0300 	mov.w	r3, #0
 80051f8:	020b      	lsls	r3, r1, #8
 80051fa:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80051fe:	0202      	lsls	r2, r0, #8
 8005200:	6979      	ldr	r1, [r7, #20]
 8005202:	6849      	ldr	r1, [r1, #4]
 8005204:	0849      	lsrs	r1, r1, #1
 8005206:	2000      	movs	r0, #0
 8005208:	460c      	mov	r4, r1
 800520a:	4605      	mov	r5, r0
 800520c:	eb12 0804 	adds.w	r8, r2, r4
 8005210:	eb43 0905 	adc.w	r9, r3, r5
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	469a      	mov	sl, r3
 800521c:	4693      	mov	fp, r2
 800521e:	4652      	mov	r2, sl
 8005220:	465b      	mov	r3, fp
 8005222:	4640      	mov	r0, r8
 8005224:	4649      	mov	r1, r9
 8005226:	f7fb fcd7 	bl	8000bd8 <__aeabi_uldivmod>
 800522a:	4602      	mov	r2, r0
 800522c:	460b      	mov	r3, r1
 800522e:	4613      	mov	r3, r2
 8005230:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005232:	6a3b      	ldr	r3, [r7, #32]
 8005234:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005238:	d308      	bcc.n	800524c <UART_SetConfig+0x430>
 800523a:	6a3b      	ldr	r3, [r7, #32]
 800523c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005240:	d204      	bcs.n	800524c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	6a3a      	ldr	r2, [r7, #32]
 8005248:	60da      	str	r2, [r3, #12]
 800524a:	e0ce      	b.n	80053ea <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005252:	e0ca      	b.n	80053ea <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	69db      	ldr	r3, [r3, #28]
 8005258:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800525c:	d166      	bne.n	800532c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800525e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005262:	2b08      	cmp	r3, #8
 8005264:	d827      	bhi.n	80052b6 <UART_SetConfig+0x49a>
 8005266:	a201      	add	r2, pc, #4	; (adr r2, 800526c <UART_SetConfig+0x450>)
 8005268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800526c:	08005291 	.word	0x08005291
 8005270:	08005299 	.word	0x08005299
 8005274:	080052a1 	.word	0x080052a1
 8005278:	080052b7 	.word	0x080052b7
 800527c:	080052a7 	.word	0x080052a7
 8005280:	080052b7 	.word	0x080052b7
 8005284:	080052b7 	.word	0x080052b7
 8005288:	080052b7 	.word	0x080052b7
 800528c:	080052af 	.word	0x080052af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005290:	f7fd ff26 	bl	80030e0 <HAL_RCC_GetPCLK1Freq>
 8005294:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005296:	e014      	b.n	80052c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005298:	f7fd ff38 	bl	800310c <HAL_RCC_GetPCLK2Freq>
 800529c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800529e:	e010      	b.n	80052c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052a0:	4b4e      	ldr	r3, [pc, #312]	; (80053dc <UART_SetConfig+0x5c0>)
 80052a2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80052a4:	e00d      	b.n	80052c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052a6:	f7fd fe83 	bl	8002fb0 <HAL_RCC_GetSysClockFreq>
 80052aa:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80052ac:	e009      	b.n	80052c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052b2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80052b4:	e005      	b.n	80052c2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80052b6:	2300      	movs	r3, #0
 80052b8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80052c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80052c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	f000 8090 	beq.w	80053ea <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ce:	4a44      	ldr	r2, [pc, #272]	; (80053e0 <UART_SetConfig+0x5c4>)
 80052d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052d4:	461a      	mov	r2, r3
 80052d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80052dc:	005a      	lsls	r2, r3, #1
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	085b      	lsrs	r3, r3, #1
 80052e4:	441a      	add	r2, r3
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ee:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052f0:	6a3b      	ldr	r3, [r7, #32]
 80052f2:	2b0f      	cmp	r3, #15
 80052f4:	d916      	bls.n	8005324 <UART_SetConfig+0x508>
 80052f6:	6a3b      	ldr	r3, [r7, #32]
 80052f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052fc:	d212      	bcs.n	8005324 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052fe:	6a3b      	ldr	r3, [r7, #32]
 8005300:	b29b      	uxth	r3, r3
 8005302:	f023 030f 	bic.w	r3, r3, #15
 8005306:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005308:	6a3b      	ldr	r3, [r7, #32]
 800530a:	085b      	lsrs	r3, r3, #1
 800530c:	b29b      	uxth	r3, r3
 800530e:	f003 0307 	and.w	r3, r3, #7
 8005312:	b29a      	uxth	r2, r3
 8005314:	8bfb      	ldrh	r3, [r7, #30]
 8005316:	4313      	orrs	r3, r2
 8005318:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	8bfa      	ldrh	r2, [r7, #30]
 8005320:	60da      	str	r2, [r3, #12]
 8005322:	e062      	b.n	80053ea <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800532a:	e05e      	b.n	80053ea <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800532c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005330:	2b08      	cmp	r3, #8
 8005332:	d828      	bhi.n	8005386 <UART_SetConfig+0x56a>
 8005334:	a201      	add	r2, pc, #4	; (adr r2, 800533c <UART_SetConfig+0x520>)
 8005336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800533a:	bf00      	nop
 800533c:	08005361 	.word	0x08005361
 8005340:	08005369 	.word	0x08005369
 8005344:	08005371 	.word	0x08005371
 8005348:	08005387 	.word	0x08005387
 800534c:	08005377 	.word	0x08005377
 8005350:	08005387 	.word	0x08005387
 8005354:	08005387 	.word	0x08005387
 8005358:	08005387 	.word	0x08005387
 800535c:	0800537f 	.word	0x0800537f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005360:	f7fd febe 	bl	80030e0 <HAL_RCC_GetPCLK1Freq>
 8005364:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005366:	e014      	b.n	8005392 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005368:	f7fd fed0 	bl	800310c <HAL_RCC_GetPCLK2Freq>
 800536c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800536e:	e010      	b.n	8005392 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005370:	4b1a      	ldr	r3, [pc, #104]	; (80053dc <UART_SetConfig+0x5c0>)
 8005372:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005374:	e00d      	b.n	8005392 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005376:	f7fd fe1b 	bl	8002fb0 <HAL_RCC_GetSysClockFreq>
 800537a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800537c:	e009      	b.n	8005392 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800537e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005382:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005384:	e005      	b.n	8005392 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005386:	2300      	movs	r3, #0
 8005388:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005390:	bf00      	nop
    }

    if (pclk != 0U)
 8005392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005394:	2b00      	cmp	r3, #0
 8005396:	d028      	beq.n	80053ea <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539c:	4a10      	ldr	r2, [pc, #64]	; (80053e0 <UART_SetConfig+0x5c4>)
 800539e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80053a2:	461a      	mov	r2, r3
 80053a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a6:	fbb3 f2f2 	udiv	r2, r3, r2
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	085b      	lsrs	r3, r3, #1
 80053b0:	441a      	add	r2, r3
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ba:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053bc:	6a3b      	ldr	r3, [r7, #32]
 80053be:	2b0f      	cmp	r3, #15
 80053c0:	d910      	bls.n	80053e4 <UART_SetConfig+0x5c8>
 80053c2:	6a3b      	ldr	r3, [r7, #32]
 80053c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053c8:	d20c      	bcs.n	80053e4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80053ca:	6a3b      	ldr	r3, [r7, #32]
 80053cc:	b29a      	uxth	r2, r3
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	60da      	str	r2, [r3, #12]
 80053d4:	e009      	b.n	80053ea <UART_SetConfig+0x5ce>
 80053d6:	bf00      	nop
 80053d8:	40008000 	.word	0x40008000
 80053dc:	00f42400 	.word	0x00f42400
 80053e0:	0800924c 	.word	0x0800924c
      }
      else
      {
        ret = HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	2201      	movs	r2, #1
 80053ee:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	2201      	movs	r2, #1
 80053f6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	2200      	movs	r2, #0
 80053fe:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	2200      	movs	r2, #0
 8005404:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005406:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800540a:	4618      	mov	r0, r3
 800540c:	3730      	adds	r7, #48	; 0x30
 800540e:	46bd      	mov	sp, r7
 8005410:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005414 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005420:	f003 0308 	and.w	r3, r3, #8
 8005424:	2b00      	cmp	r3, #0
 8005426:	d00a      	beq.n	800543e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	430a      	orrs	r2, r1
 800543c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005442:	f003 0301 	and.w	r3, r3, #1
 8005446:	2b00      	cmp	r3, #0
 8005448:	d00a      	beq.n	8005460 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	430a      	orrs	r2, r1
 800545e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005464:	f003 0302 	and.w	r3, r3, #2
 8005468:	2b00      	cmp	r3, #0
 800546a:	d00a      	beq.n	8005482 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	430a      	orrs	r2, r1
 8005480:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005486:	f003 0304 	and.w	r3, r3, #4
 800548a:	2b00      	cmp	r3, #0
 800548c:	d00a      	beq.n	80054a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	430a      	orrs	r2, r1
 80054a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054a8:	f003 0310 	and.w	r3, r3, #16
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d00a      	beq.n	80054c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	430a      	orrs	r2, r1
 80054c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ca:	f003 0320 	and.w	r3, r3, #32
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00a      	beq.n	80054e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	430a      	orrs	r2, r1
 80054e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d01a      	beq.n	800552a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	430a      	orrs	r2, r1
 8005508:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800550e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005512:	d10a      	bne.n	800552a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	430a      	orrs	r2, r1
 8005528:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800552e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00a      	beq.n	800554c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	430a      	orrs	r2, r1
 800554a:	605a      	str	r2, [r3, #4]
  }
}
 800554c:	bf00      	nop
 800554e:	370c      	adds	r7, #12
 8005550:	46bd      	mov	sp, r7
 8005552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005556:	4770      	bx	lr

08005558 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b098      	sub	sp, #96	; 0x60
 800555c:	af02      	add	r7, sp, #8
 800555e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2200      	movs	r2, #0
 8005564:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005568:	f7fc fb54 	bl	8001c14 <HAL_GetTick>
 800556c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 0308 	and.w	r3, r3, #8
 8005578:	2b08      	cmp	r3, #8
 800557a:	d12f      	bne.n	80055dc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800557c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005580:	9300      	str	r3, [sp, #0]
 8005582:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005584:	2200      	movs	r2, #0
 8005586:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 f88e 	bl	80056ac <UART_WaitOnFlagUntilTimeout>
 8005590:	4603      	mov	r3, r0
 8005592:	2b00      	cmp	r3, #0
 8005594:	d022      	beq.n	80055dc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800559c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800559e:	e853 3f00 	ldrex	r3, [r3]
 80055a2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80055a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055aa:	653b      	str	r3, [r7, #80]	; 0x50
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	461a      	mov	r2, r3
 80055b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055b4:	647b      	str	r3, [r7, #68]	; 0x44
 80055b6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80055ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80055bc:	e841 2300 	strex	r3, r2, [r1]
 80055c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80055c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1e6      	bne.n	8005596 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2220      	movs	r2, #32
 80055cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055d8:	2303      	movs	r3, #3
 80055da:	e063      	b.n	80056a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 0304 	and.w	r3, r3, #4
 80055e6:	2b04      	cmp	r3, #4
 80055e8:	d149      	bne.n	800567e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055ea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80055ee:	9300      	str	r3, [sp, #0]
 80055f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80055f2:	2200      	movs	r2, #0
 80055f4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f000 f857 	bl	80056ac <UART_WaitOnFlagUntilTimeout>
 80055fe:	4603      	mov	r3, r0
 8005600:	2b00      	cmp	r3, #0
 8005602:	d03c      	beq.n	800567e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800560a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800560c:	e853 3f00 	ldrex	r3, [r3]
 8005610:	623b      	str	r3, [r7, #32]
   return(result);
 8005612:	6a3b      	ldr	r3, [r7, #32]
 8005614:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005618:	64fb      	str	r3, [r7, #76]	; 0x4c
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	461a      	mov	r2, r3
 8005620:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005622:	633b      	str	r3, [r7, #48]	; 0x30
 8005624:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005626:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005628:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800562a:	e841 2300 	strex	r3, r2, [r1]
 800562e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005632:	2b00      	cmp	r3, #0
 8005634:	d1e6      	bne.n	8005604 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	3308      	adds	r3, #8
 800563c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	e853 3f00 	ldrex	r3, [r3]
 8005644:	60fb      	str	r3, [r7, #12]
   return(result);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f023 0301 	bic.w	r3, r3, #1
 800564c:	64bb      	str	r3, [r7, #72]	; 0x48
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	3308      	adds	r3, #8
 8005654:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005656:	61fa      	str	r2, [r7, #28]
 8005658:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800565a:	69b9      	ldr	r1, [r7, #24]
 800565c:	69fa      	ldr	r2, [r7, #28]
 800565e:	e841 2300 	strex	r3, r2, [r1]
 8005662:	617b      	str	r3, [r7, #20]
   return(result);
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1e5      	bne.n	8005636 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2220      	movs	r2, #32
 800566e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2200      	movs	r2, #0
 8005676:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800567a:	2303      	movs	r3, #3
 800567c:	e012      	b.n	80056a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2220      	movs	r2, #32
 8005682:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2220      	movs	r2, #32
 800568a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2200      	movs	r2, #0
 8005698:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80056a2:	2300      	movs	r3, #0
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3758      	adds	r7, #88	; 0x58
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}

080056ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b084      	sub	sp, #16
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	60f8      	str	r0, [r7, #12]
 80056b4:	60b9      	str	r1, [r7, #8]
 80056b6:	603b      	str	r3, [r7, #0]
 80056b8:	4613      	mov	r3, r2
 80056ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056bc:	e049      	b.n	8005752 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80056c4:	d045      	beq.n	8005752 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056c6:	f7fc faa5 	bl	8001c14 <HAL_GetTick>
 80056ca:	4602      	mov	r2, r0
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	69ba      	ldr	r2, [r7, #24]
 80056d2:	429a      	cmp	r2, r3
 80056d4:	d302      	bcc.n	80056dc <UART_WaitOnFlagUntilTimeout+0x30>
 80056d6:	69bb      	ldr	r3, [r7, #24]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d101      	bne.n	80056e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056dc:	2303      	movs	r3, #3
 80056de:	e048      	b.n	8005772 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0304 	and.w	r3, r3, #4
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d031      	beq.n	8005752 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	69db      	ldr	r3, [r3, #28]
 80056f4:	f003 0308 	and.w	r3, r3, #8
 80056f8:	2b08      	cmp	r3, #8
 80056fa:	d110      	bne.n	800571e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2208      	movs	r2, #8
 8005702:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005704:	68f8      	ldr	r0, [r7, #12]
 8005706:	f000 f95b 	bl	80059c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2208      	movs	r2, #8
 800570e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e029      	b.n	8005772 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	69db      	ldr	r3, [r3, #28]
 8005724:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005728:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800572c:	d111      	bne.n	8005752 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005736:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005738:	68f8      	ldr	r0, [r7, #12]
 800573a:	f000 f941 	bl	80059c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2220      	movs	r2, #32
 8005742:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2200      	movs	r2, #0
 800574a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800574e:	2303      	movs	r3, #3
 8005750:	e00f      	b.n	8005772 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	69da      	ldr	r2, [r3, #28]
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	4013      	ands	r3, r2
 800575c:	68ba      	ldr	r2, [r7, #8]
 800575e:	429a      	cmp	r2, r3
 8005760:	bf0c      	ite	eq
 8005762:	2301      	moveq	r3, #1
 8005764:	2300      	movne	r3, #0
 8005766:	b2db      	uxtb	r3, r3
 8005768:	461a      	mov	r2, r3
 800576a:	79fb      	ldrb	r3, [r7, #7]
 800576c:	429a      	cmp	r2, r3
 800576e:	d0a6      	beq.n	80056be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	3710      	adds	r7, #16
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
	...

0800577c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800577c:	b480      	push	{r7}
 800577e:	b0a3      	sub	sp, #140	; 0x8c
 8005780:	af00      	add	r7, sp, #0
 8005782:	60f8      	str	r0, [r7, #12]
 8005784:	60b9      	str	r1, [r7, #8]
 8005786:	4613      	mov	r3, r2
 8005788:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	68ba      	ldr	r2, [r7, #8]
 800578e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	88fa      	ldrh	r2, [r7, #6]
 8005794:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	88fa      	ldrh	r2, [r7, #6]
 800579c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2200      	movs	r2, #0
 80057a4:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057ae:	d10e      	bne.n	80057ce <UART_Start_Receive_IT+0x52>
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	691b      	ldr	r3, [r3, #16]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d105      	bne.n	80057c4 <UART_Start_Receive_IT+0x48>
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f240 12ff 	movw	r2, #511	; 0x1ff
 80057be:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80057c2:	e02d      	b.n	8005820 <UART_Start_Receive_IT+0xa4>
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	22ff      	movs	r2, #255	; 0xff
 80057c8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80057cc:	e028      	b.n	8005820 <UART_Start_Receive_IT+0xa4>
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d10d      	bne.n	80057f2 <UART_Start_Receive_IT+0x76>
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	691b      	ldr	r3, [r3, #16]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d104      	bne.n	80057e8 <UART_Start_Receive_IT+0x6c>
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	22ff      	movs	r2, #255	; 0xff
 80057e2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80057e6:	e01b      	b.n	8005820 <UART_Start_Receive_IT+0xa4>
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	227f      	movs	r2, #127	; 0x7f
 80057ec:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80057f0:	e016      	b.n	8005820 <UART_Start_Receive_IT+0xa4>
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80057fa:	d10d      	bne.n	8005818 <UART_Start_Receive_IT+0x9c>
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	691b      	ldr	r3, [r3, #16]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d104      	bne.n	800580e <UART_Start_Receive_IT+0x92>
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	227f      	movs	r2, #127	; 0x7f
 8005808:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800580c:	e008      	b.n	8005820 <UART_Start_Receive_IT+0xa4>
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	223f      	movs	r2, #63	; 0x3f
 8005812:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005816:	e003      	b.n	8005820 <UART_Start_Receive_IT+0xa4>
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2200      	movs	r2, #0
 800581c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2200      	movs	r2, #0
 8005824:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2222      	movs	r2, #34	; 0x22
 800582c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	3308      	adds	r3, #8
 8005836:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005838:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800583a:	e853 3f00 	ldrex	r3, [r3]
 800583e:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8005840:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005842:	f043 0301 	orr.w	r3, r3, #1
 8005846:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	3308      	adds	r3, #8
 8005850:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8005854:	673a      	str	r2, [r7, #112]	; 0x70
 8005856:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005858:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800585a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800585c:	e841 2300 	strex	r3, r2, [r1]
 8005860:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8005862:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005864:	2b00      	cmp	r3, #0
 8005866:	d1e3      	bne.n	8005830 <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800586c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005870:	d14f      	bne.n	8005912 <UART_Start_Receive_IT+0x196>
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005878:	88fa      	ldrh	r2, [r7, #6]
 800587a:	429a      	cmp	r2, r3
 800587c:	d349      	bcc.n	8005912 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005886:	d107      	bne.n	8005898 <UART_Start_Receive_IT+0x11c>
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	691b      	ldr	r3, [r3, #16]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d103      	bne.n	8005898 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	4a47      	ldr	r2, [pc, #284]	; (80059b0 <UART_Start_Receive_IT+0x234>)
 8005894:	675a      	str	r2, [r3, #116]	; 0x74
 8005896:	e002      	b.n	800589e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	4a46      	ldr	r2, [pc, #280]	; (80059b4 <UART_Start_Receive_IT+0x238>)
 800589c:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	691b      	ldr	r3, [r3, #16]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d01a      	beq.n	80058dc <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058ae:	e853 3f00 	ldrex	r3, [r3]
 80058b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80058b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	461a      	mov	r2, r3
 80058c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80058c8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80058ca:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058cc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80058ce:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80058d0:	e841 2300 	strex	r3, r2, [r1]
 80058d4:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80058d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d1e4      	bne.n	80058a6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	3308      	adds	r3, #8
 80058e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058e6:	e853 3f00 	ldrex	r3, [r3]
 80058ea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80058ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058f2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	3308      	adds	r3, #8
 80058fa:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80058fc:	64ba      	str	r2, [r7, #72]	; 0x48
 80058fe:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005900:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005902:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005904:	e841 2300 	strex	r3, r2, [r1]
 8005908:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800590a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800590c:	2b00      	cmp	r3, #0
 800590e:	d1e5      	bne.n	80058dc <UART_Start_Receive_IT+0x160>
 8005910:	e046      	b.n	80059a0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800591a:	d107      	bne.n	800592c <UART_Start_Receive_IT+0x1b0>
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	691b      	ldr	r3, [r3, #16]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d103      	bne.n	800592c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	4a24      	ldr	r2, [pc, #144]	; (80059b8 <UART_Start_Receive_IT+0x23c>)
 8005928:	675a      	str	r2, [r3, #116]	; 0x74
 800592a:	e002      	b.n	8005932 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	4a23      	ldr	r2, [pc, #140]	; (80059bc <UART_Start_Receive_IT+0x240>)
 8005930:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	691b      	ldr	r3, [r3, #16]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d019      	beq.n	800596e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005942:	e853 3f00 	ldrex	r3, [r3]
 8005946:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800594a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800594e:	677b      	str	r3, [r7, #116]	; 0x74
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	461a      	mov	r2, r3
 8005956:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005958:	637b      	str	r3, [r7, #52]	; 0x34
 800595a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800595c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800595e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005960:	e841 2300 	strex	r3, r2, [r1]
 8005964:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005968:	2b00      	cmp	r3, #0
 800596a:	d1e6      	bne.n	800593a <UART_Start_Receive_IT+0x1be>
 800596c:	e018      	b.n	80059a0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	e853 3f00 	ldrex	r3, [r3]
 800597a:	613b      	str	r3, [r7, #16]
   return(result);
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	f043 0320 	orr.w	r3, r3, #32
 8005982:	67bb      	str	r3, [r7, #120]	; 0x78
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	461a      	mov	r2, r3
 800598a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800598c:	623b      	str	r3, [r7, #32]
 800598e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005990:	69f9      	ldr	r1, [r7, #28]
 8005992:	6a3a      	ldr	r2, [r7, #32]
 8005994:	e841 2300 	strex	r3, r2, [r1]
 8005998:	61bb      	str	r3, [r7, #24]
   return(result);
 800599a:	69bb      	ldr	r3, [r7, #24]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d1e6      	bne.n	800596e <UART_Start_Receive_IT+0x1f2>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	378c      	adds	r7, #140	; 0x8c
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	080061ed 	.word	0x080061ed
 80059b4:	08005e89 	.word	0x08005e89
 80059b8:	08005ccd 	.word	0x08005ccd
 80059bc:	08005b11 	.word	0x08005b11

080059c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b095      	sub	sp, #84	; 0x54
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059d0:	e853 3f00 	ldrex	r3, [r3]
 80059d4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80059d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059d8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80059dc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	461a      	mov	r2, r3
 80059e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059e6:	643b      	str	r3, [r7, #64]	; 0x40
 80059e8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ea:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80059ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80059ee:	e841 2300 	strex	r3, r2, [r1]
 80059f2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80059f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d1e6      	bne.n	80059c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	3308      	adds	r3, #8
 8005a00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a02:	6a3b      	ldr	r3, [r7, #32]
 8005a04:	e853 3f00 	ldrex	r3, [r3]
 8005a08:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a0a:	69fb      	ldr	r3, [r7, #28]
 8005a0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a10:	f023 0301 	bic.w	r3, r3, #1
 8005a14:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	3308      	adds	r3, #8
 8005a1c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a1e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a20:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a22:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a26:	e841 2300 	strex	r3, r2, [r1]
 8005a2a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d1e3      	bne.n	80059fa <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d118      	bne.n	8005a6c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	e853 3f00 	ldrex	r3, [r3]
 8005a46:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	f023 0310 	bic.w	r3, r3, #16
 8005a4e:	647b      	str	r3, [r7, #68]	; 0x44
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	461a      	mov	r2, r3
 8005a56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a58:	61bb      	str	r3, [r7, #24]
 8005a5a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a5c:	6979      	ldr	r1, [r7, #20]
 8005a5e:	69ba      	ldr	r2, [r7, #24]
 8005a60:	e841 2300 	strex	r3, r2, [r1]
 8005a64:	613b      	str	r3, [r7, #16]
   return(result);
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d1e6      	bne.n	8005a3a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2220      	movs	r2, #32
 8005a70:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2200      	movs	r2, #0
 8005a78:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005a80:	bf00      	nop
 8005a82:	3754      	adds	r7, #84	; 0x54
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a98:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005aaa:	68f8      	ldr	r0, [r7, #12]
 8005aac:	f7ff f9a0 	bl	8004df0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ab0:	bf00      	nop
 8005ab2:	3710      	adds	r7, #16
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b088      	sub	sp, #32
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	e853 3f00 	ldrex	r3, [r3]
 8005acc:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ad4:	61fb      	str	r3, [r7, #28]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	461a      	mov	r2, r3
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	61bb      	str	r3, [r7, #24]
 8005ae0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae2:	6979      	ldr	r1, [r7, #20]
 8005ae4:	69ba      	ldr	r2, [r7, #24]
 8005ae6:	e841 2300 	strex	r3, r2, [r1]
 8005aea:	613b      	str	r3, [r7, #16]
   return(result);
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d1e6      	bne.n	8005ac0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2220      	movs	r2, #32
 8005af6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f7ff f96b 	bl	8004ddc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b06:	bf00      	nop
 8005b08:	3720      	adds	r7, #32
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}
	...

08005b10 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b09c      	sub	sp, #112	; 0x70
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005b1e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b28:	2b22      	cmp	r3, #34	; 0x22
 8005b2a:	f040 80be 	bne.w	8005caa <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005b34:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005b38:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005b3c:	b2d9      	uxtb	r1, r3
 8005b3e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8005b42:	b2da      	uxtb	r2, r3
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b48:	400a      	ands	r2, r1
 8005b4a:	b2d2      	uxtb	r2, r2
 8005b4c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b52:	1c5a      	adds	r2, r3, #1
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	3b01      	subs	r3, #1
 8005b62:	b29a      	uxth	r2, r3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005b70:	b29b      	uxth	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	f040 80a3 	bne.w	8005cbe <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b80:	e853 3f00 	ldrex	r3, [r3]
 8005b84:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005b86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b88:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b8c:	66bb      	str	r3, [r7, #104]	; 0x68
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	461a      	mov	r2, r3
 8005b94:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005b96:	65bb      	str	r3, [r7, #88]	; 0x58
 8005b98:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b9a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005b9c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005b9e:	e841 2300 	strex	r3, r2, [r1]
 8005ba2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005ba4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d1e6      	bne.n	8005b78 <UART_RxISR_8BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	3308      	adds	r3, #8
 8005bb0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bb4:	e853 3f00 	ldrex	r3, [r3]
 8005bb8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005bba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bbc:	f023 0301 	bic.w	r3, r3, #1
 8005bc0:	667b      	str	r3, [r7, #100]	; 0x64
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	3308      	adds	r3, #8
 8005bc8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005bca:	647a      	str	r2, [r7, #68]	; 0x44
 8005bcc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bce:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005bd0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005bd2:	e841 2300 	strex	r3, r2, [r1]
 8005bd6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005bd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d1e5      	bne.n	8005baa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2220      	movs	r2, #32
 8005be2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a34      	ldr	r2, [pc, #208]	; (8005cc8 <UART_RxISR_8BIT+0x1b8>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d01f      	beq.n	8005c3c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d018      	beq.n	8005c3c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c12:	e853 3f00 	ldrex	r3, [r3]
 8005c16:	623b      	str	r3, [r7, #32]
   return(result);
 8005c18:	6a3b      	ldr	r3, [r7, #32]
 8005c1a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005c1e:	663b      	str	r3, [r7, #96]	; 0x60
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	461a      	mov	r2, r3
 8005c26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005c28:	633b      	str	r3, [r7, #48]	; 0x30
 8005c2a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c2c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005c2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c30:	e841 2300 	strex	r3, r2, [r1]
 8005c34:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d1e6      	bne.n	8005c0a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d12e      	bne.n	8005ca2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	e853 3f00 	ldrex	r3, [r3]
 8005c56:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f023 0310 	bic.w	r3, r3, #16
 8005c5e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	461a      	mov	r2, r3
 8005c66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005c68:	61fb      	str	r3, [r7, #28]
 8005c6a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c6c:	69b9      	ldr	r1, [r7, #24]
 8005c6e:	69fa      	ldr	r2, [r7, #28]
 8005c70:	e841 2300 	strex	r3, r2, [r1]
 8005c74:	617b      	str	r3, [r7, #20]
   return(result);
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d1e6      	bne.n	8005c4a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	69db      	ldr	r3, [r3, #28]
 8005c82:	f003 0310 	and.w	r3, r3, #16
 8005c86:	2b10      	cmp	r3, #16
 8005c88:	d103      	bne.n	8005c92 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	2210      	movs	r2, #16
 8005c90:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005c98:	4619      	mov	r1, r3
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f7ff f8b2 	bl	8004e04 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005ca0:	e00d      	b.n	8005cbe <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f7fb fce2 	bl	800166c <HAL_UART_RxCpltCallback>
}
 8005ca8:	e009      	b.n	8005cbe <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	8b1b      	ldrh	r3, [r3, #24]
 8005cb0:	b29a      	uxth	r2, r3
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f042 0208 	orr.w	r2, r2, #8
 8005cba:	b292      	uxth	r2, r2
 8005cbc:	831a      	strh	r2, [r3, #24]
}
 8005cbe:	bf00      	nop
 8005cc0:	3770      	adds	r7, #112	; 0x70
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	40008000 	.word	0x40008000

08005ccc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b09c      	sub	sp, #112	; 0x70
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005cda:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ce4:	2b22      	cmp	r3, #34	; 0x22
 8005ce6:	f040 80be 	bne.w	8005e66 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005cf0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cf8:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005cfa:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8005cfe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8005d02:	4013      	ands	r3, r2
 8005d04:	b29a      	uxth	r2, r3
 8005d06:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005d08:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d0e:	1c9a      	adds	r2, r3, #2
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	3b01      	subs	r3, #1
 8005d1e:	b29a      	uxth	r2, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	f040 80a3 	bne.w	8005e7a <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d3c:	e853 3f00 	ldrex	r3, [r3]
 8005d40:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005d42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d44:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d48:	667b      	str	r3, [r7, #100]	; 0x64
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	461a      	mov	r2, r3
 8005d50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005d52:	657b      	str	r3, [r7, #84]	; 0x54
 8005d54:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d56:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005d58:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005d5a:	e841 2300 	strex	r3, r2, [r1]
 8005d5e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005d60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d1e6      	bne.n	8005d34 <UART_RxISR_16BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	3308      	adds	r3, #8
 8005d6c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d70:	e853 3f00 	ldrex	r3, [r3]
 8005d74:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d78:	f023 0301 	bic.w	r3, r3, #1
 8005d7c:	663b      	str	r3, [r7, #96]	; 0x60
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	3308      	adds	r3, #8
 8005d84:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005d86:	643a      	str	r2, [r7, #64]	; 0x40
 8005d88:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d8a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005d8c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005d8e:	e841 2300 	strex	r3, r2, [r1]
 8005d92:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005d94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d1e5      	bne.n	8005d66 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2220      	movs	r2, #32
 8005d9e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a34      	ldr	r2, [pc, #208]	; (8005e84 <UART_RxISR_16BIT+0x1b8>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d01f      	beq.n	8005df8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d018      	beq.n	8005df8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dcc:	6a3b      	ldr	r3, [r7, #32]
 8005dce:	e853 3f00 	ldrex	r3, [r3]
 8005dd2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005dd4:	69fb      	ldr	r3, [r7, #28]
 8005dd6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005dda:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	461a      	mov	r2, r3
 8005de2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005de4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005de6:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005dea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005dec:	e841 2300 	strex	r3, r2, [r1]
 8005df0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d1e6      	bne.n	8005dc6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d12e      	bne.n	8005e5e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	e853 3f00 	ldrex	r3, [r3]
 8005e12:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	f023 0310 	bic.w	r3, r3, #16
 8005e1a:	65bb      	str	r3, [r7, #88]	; 0x58
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	461a      	mov	r2, r3
 8005e22:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005e24:	61bb      	str	r3, [r7, #24]
 8005e26:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e28:	6979      	ldr	r1, [r7, #20]
 8005e2a:	69ba      	ldr	r2, [r7, #24]
 8005e2c:	e841 2300 	strex	r3, r2, [r1]
 8005e30:	613b      	str	r3, [r7, #16]
   return(result);
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d1e6      	bne.n	8005e06 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	69db      	ldr	r3, [r3, #28]
 8005e3e:	f003 0310 	and.w	r3, r3, #16
 8005e42:	2b10      	cmp	r3, #16
 8005e44:	d103      	bne.n	8005e4e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	2210      	movs	r2, #16
 8005e4c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005e54:	4619      	mov	r1, r3
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f7fe ffd4 	bl	8004e04 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005e5c:	e00d      	b.n	8005e7a <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f7fb fc04 	bl	800166c <HAL_UART_RxCpltCallback>
}
 8005e64:	e009      	b.n	8005e7a <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	8b1b      	ldrh	r3, [r3, #24]
 8005e6c:	b29a      	uxth	r2, r3
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f042 0208 	orr.w	r2, r2, #8
 8005e76:	b292      	uxth	r2, r2
 8005e78:	831a      	strh	r2, [r3, #24]
}
 8005e7a:	bf00      	nop
 8005e7c:	3770      	adds	r7, #112	; 0x70
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}
 8005e82:	bf00      	nop
 8005e84:	40008000 	.word	0x40008000

08005e88 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b0ac      	sub	sp, #176	; 0xb0
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005e96:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	69db      	ldr	r3, [r3, #28]
 8005ea0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ebe:	2b22      	cmp	r3, #34	; 0x22
 8005ec0:	f040 8182 	bne.w	80061c8 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005eca:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005ece:	e125      	b.n	800611c <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005ed6:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005eda:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8005ede:	b2d9      	uxtb	r1, r3
 8005ee0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8005ee4:	b2da      	uxtb	r2, r3
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005eea:	400a      	ands	r2, r1
 8005eec:	b2d2      	uxtb	r2, r2
 8005eee:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ef4:	1c5a      	adds	r2, r3, #1
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	3b01      	subs	r3, #1
 8005f04:	b29a      	uxth	r2, r3
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	69db      	ldr	r3, [r3, #28]
 8005f12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005f16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005f1a:	f003 0307 	and.w	r3, r3, #7
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d053      	beq.n	8005fca <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005f22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005f26:	f003 0301 	and.w	r3, r3, #1
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d011      	beq.n	8005f52 <UART_RxISR_8BIT_FIFOEN+0xca>
 8005f2e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005f32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d00b      	beq.n	8005f52 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f48:	f043 0201 	orr.w	r2, r3, #1
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005f56:	f003 0302 	and.w	r3, r3, #2
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d011      	beq.n	8005f82 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8005f5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005f62:	f003 0301 	and.w	r3, r3, #1
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d00b      	beq.n	8005f82 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	2202      	movs	r2, #2
 8005f70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f78:	f043 0204 	orr.w	r2, r3, #4
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005f86:	f003 0304 	and.w	r3, r3, #4
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d011      	beq.n	8005fb2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8005f8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005f92:	f003 0301 	and.w	r3, r3, #1
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d00b      	beq.n	8005fb2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	2204      	movs	r2, #4
 8005fa0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fa8:	f043 0202 	orr.w	r2, r3, #2
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d006      	beq.n	8005fca <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f7fe ff17 	bl	8004df0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005fd0:	b29b      	uxth	r3, r3
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	f040 80a2 	bne.w	800611c <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fde:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005fe0:	e853 3f00 	ldrex	r3, [r3]
 8005fe4:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 8005fe6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fe8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005ffa:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005ffc:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ffe:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8006000:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8006002:	e841 2300 	strex	r3, r2, [r1]
 8006006:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 8006008:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800600a:	2b00      	cmp	r3, #0
 800600c:	d1e4      	bne.n	8005fd8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	3308      	adds	r3, #8
 8006014:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006016:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006018:	e853 3f00 	ldrex	r3, [r3]
 800601c:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800601e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006020:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006024:	f023 0301 	bic.w	r3, r3, #1
 8006028:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	3308      	adds	r3, #8
 8006032:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006036:	66ba      	str	r2, [r7, #104]	; 0x68
 8006038:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800603a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800603c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800603e:	e841 2300 	strex	r3, r2, [r1]
 8006042:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8006044:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006046:	2b00      	cmp	r3, #0
 8006048:	d1e1      	bne.n	800600e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2220      	movs	r2, #32
 800604e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2200      	movs	r2, #0
 8006056:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a60      	ldr	r2, [pc, #384]	; (80061e4 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d021      	beq.n	80060ac <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006072:	2b00      	cmp	r3, #0
 8006074:	d01a      	beq.n	80060ac <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800607c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800607e:	e853 3f00 	ldrex	r3, [r3]
 8006082:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006084:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006086:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800608a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	461a      	mov	r2, r3
 8006094:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006098:	657b      	str	r3, [r7, #84]	; 0x54
 800609a:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800609c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800609e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80060a0:	e841 2300 	strex	r3, r2, [r1]
 80060a4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80060a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d1e4      	bne.n	8006076 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d130      	bne.n	8006116 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2200      	movs	r2, #0
 80060b8:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060c2:	e853 3f00 	ldrex	r3, [r3]
 80060c6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80060c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ca:	f023 0310 	bic.w	r3, r3, #16
 80060ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	461a      	mov	r2, r3
 80060d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80060dc:	643b      	str	r3, [r7, #64]	; 0x40
 80060de:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060e0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80060e2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80060e4:	e841 2300 	strex	r3, r2, [r1]
 80060e8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80060ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d1e4      	bne.n	80060ba <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	69db      	ldr	r3, [r3, #28]
 80060f6:	f003 0310 	and.w	r3, r3, #16
 80060fa:	2b10      	cmp	r3, #16
 80060fc:	d103      	bne.n	8006106 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	2210      	movs	r2, #16
 8006104:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800610c:	4619      	mov	r1, r3
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f7fe fe78 	bl	8004e04 <HAL_UARTEx_RxEventCallback>
 8006114:	e002      	b.n	800611c <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f7fb faa8 	bl	800166c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800611c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8006120:	2b00      	cmp	r3, #0
 8006122:	d006      	beq.n	8006132 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8006124:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006128:	f003 0320 	and.w	r3, r3, #32
 800612c:	2b00      	cmp	r3, #0
 800612e:	f47f aecf 	bne.w	8005ed0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006138:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800613c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8006140:	2b00      	cmp	r3, #0
 8006142:	d04b      	beq.n	80061dc <UART_RxISR_8BIT_FIFOEN+0x354>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800614a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 800614e:	429a      	cmp	r2, r3
 8006150:	d244      	bcs.n	80061dc <UART_RxISR_8BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	3308      	adds	r3, #8
 8006158:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800615a:	6a3b      	ldr	r3, [r7, #32]
 800615c:	e853 3f00 	ldrex	r3, [r3]
 8006160:	61fb      	str	r3, [r7, #28]
   return(result);
 8006162:	69fb      	ldr	r3, [r7, #28]
 8006164:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006168:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	3308      	adds	r3, #8
 8006172:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8006176:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006178:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800617a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800617c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800617e:	e841 2300 	strex	r3, r2, [r1]
 8006182:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006186:	2b00      	cmp	r3, #0
 8006188:	d1e3      	bne.n	8006152 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	4a16      	ldr	r2, [pc, #88]	; (80061e8 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800618e:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	e853 3f00 	ldrex	r3, [r3]
 800619c:	60bb      	str	r3, [r7, #8]
   return(result);
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	f043 0320 	orr.w	r3, r3, #32
 80061a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	461a      	mov	r2, r3
 80061ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80061b2:	61bb      	str	r3, [r7, #24]
 80061b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061b6:	6979      	ldr	r1, [r7, #20]
 80061b8:	69ba      	ldr	r2, [r7, #24]
 80061ba:	e841 2300 	strex	r3, r2, [r1]
 80061be:	613b      	str	r3, [r7, #16]
   return(result);
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d1e4      	bne.n	8006190 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80061c6:	e009      	b.n	80061dc <UART_RxISR_8BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	8b1b      	ldrh	r3, [r3, #24]
 80061ce:	b29a      	uxth	r2, r3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f042 0208 	orr.w	r2, r2, #8
 80061d8:	b292      	uxth	r2, r2
 80061da:	831a      	strh	r2, [r3, #24]
}
 80061dc:	bf00      	nop
 80061de:	37b0      	adds	r7, #176	; 0xb0
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bd80      	pop	{r7, pc}
 80061e4:	40008000 	.word	0x40008000
 80061e8:	08005b11 	.word	0x08005b11

080061ec <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b0ae      	sub	sp, #184	; 0xb8
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80061fa:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	69db      	ldr	r3, [r3, #28]
 8006204:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006222:	2b22      	cmp	r3, #34	; 0x22
 8006224:	f040 8186 	bne.w	8006534 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800622e:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006232:	e129      	b.n	8006488 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800623a:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006242:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8006246:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 800624a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 800624e:	4013      	ands	r3, r2
 8006250:	b29a      	uxth	r2, r3
 8006252:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006256:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800625c:	1c9a      	adds	r2, r3, #2
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006268:	b29b      	uxth	r3, r3
 800626a:	3b01      	subs	r3, #1
 800626c:	b29a      	uxth	r2, r3
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	69db      	ldr	r3, [r3, #28]
 800627a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800627e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006282:	f003 0307 	and.w	r3, r3, #7
 8006286:	2b00      	cmp	r3, #0
 8006288:	d053      	beq.n	8006332 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800628a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800628e:	f003 0301 	and.w	r3, r3, #1
 8006292:	2b00      	cmp	r3, #0
 8006294:	d011      	beq.n	80062ba <UART_RxISR_16BIT_FIFOEN+0xce>
 8006296:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800629a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d00b      	beq.n	80062ba <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	2201      	movs	r2, #1
 80062a8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062b0:	f043 0201 	orr.w	r2, r3, #1
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80062ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80062be:	f003 0302 	and.w	r3, r3, #2
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d011      	beq.n	80062ea <UART_RxISR_16BIT_FIFOEN+0xfe>
 80062c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80062ca:	f003 0301 	and.w	r3, r3, #1
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d00b      	beq.n	80062ea <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	2202      	movs	r2, #2
 80062d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062e0:	f043 0204 	orr.w	r2, r3, #4
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80062ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80062ee:	f003 0304 	and.w	r3, r3, #4
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d011      	beq.n	800631a <UART_RxISR_16BIT_FIFOEN+0x12e>
 80062f6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80062fa:	f003 0301 	and.w	r3, r3, #1
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d00b      	beq.n	800631a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	2204      	movs	r2, #4
 8006308:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006310:	f043 0202 	orr.w	r2, r3, #2
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006320:	2b00      	cmp	r3, #0
 8006322:	d006      	beq.n	8006332 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f7fe fd63 	bl	8004df0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2200      	movs	r2, #0
 800632e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006338:	b29b      	uxth	r3, r3
 800633a:	2b00      	cmp	r3, #0
 800633c:	f040 80a4 	bne.w	8006488 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006346:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006348:	e853 3f00 	ldrex	r3, [r3]
 800634c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800634e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006350:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006354:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	461a      	mov	r2, r3
 800635e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006362:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006366:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006368:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800636a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800636e:	e841 2300 	strex	r3, r2, [r1]
 8006372:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006374:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006376:	2b00      	cmp	r3, #0
 8006378:	d1e2      	bne.n	8006340 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	3308      	adds	r3, #8
 8006380:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006382:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006384:	e853 3f00 	ldrex	r3, [r3]
 8006388:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800638a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800638c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006390:	f023 0301 	bic.w	r3, r3, #1
 8006394:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	3308      	adds	r3, #8
 800639e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80063a2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80063a4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80063a8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80063aa:	e841 2300 	strex	r3, r2, [r1]
 80063ae:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80063b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d1e1      	bne.n	800637a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2220      	movs	r2, #32
 80063ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a60      	ldr	r2, [pc, #384]	; (8006550 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d021      	beq.n	8006418 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	685b      	ldr	r3, [r3, #4]
 80063da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d01a      	beq.n	8006418 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063ea:	e853 3f00 	ldrex	r3, [r3]
 80063ee:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80063f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80063f2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80063f6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	461a      	mov	r2, r3
 8006400:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006404:	65bb      	str	r3, [r7, #88]	; 0x58
 8006406:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006408:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800640a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800640c:	e841 2300 	strex	r3, r2, [r1]
 8006410:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006412:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006414:	2b00      	cmp	r3, #0
 8006416:	d1e4      	bne.n	80063e2 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800641c:	2b01      	cmp	r3, #1
 800641e:	d130      	bne.n	8006482 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800642c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800642e:	e853 3f00 	ldrex	r3, [r3]
 8006432:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006434:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006436:	f023 0310 	bic.w	r3, r3, #16
 800643a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	461a      	mov	r2, r3
 8006444:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006448:	647b      	str	r3, [r7, #68]	; 0x44
 800644a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800644c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800644e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006450:	e841 2300 	strex	r3, r2, [r1]
 8006454:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006456:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006458:	2b00      	cmp	r3, #0
 800645a:	d1e4      	bne.n	8006426 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	69db      	ldr	r3, [r3, #28]
 8006462:	f003 0310 	and.w	r3, r3, #16
 8006466:	2b10      	cmp	r3, #16
 8006468:	d103      	bne.n	8006472 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	2210      	movs	r2, #16
 8006470:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006478:	4619      	mov	r1, r3
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f7fe fcc2 	bl	8004e04 <HAL_UARTEx_RxEventCallback>
 8006480:	e002      	b.n	8006488 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f7fb f8f2 	bl	800166c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006488:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 800648c:	2b00      	cmp	r3, #0
 800648e:	d006      	beq.n	800649e <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8006490:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006494:	f003 0320 	and.w	r3, r3, #32
 8006498:	2b00      	cmp	r3, #0
 800649a:	f47f aecb 	bne.w	8006234 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80064a4:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80064a8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d04b      	beq.n	8006548 <UART_RxISR_16BIT_FIFOEN+0x35c>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80064b6:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 80064ba:	429a      	cmp	r2, r3
 80064bc:	d244      	bcs.n	8006548 <UART_RxISR_16BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	3308      	adds	r3, #8
 80064c4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c8:	e853 3f00 	ldrex	r3, [r3]
 80064cc:	623b      	str	r3, [r7, #32]
   return(result);
 80064ce:	6a3b      	ldr	r3, [r7, #32]
 80064d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80064d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	3308      	adds	r3, #8
 80064de:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80064e2:	633a      	str	r2, [r7, #48]	; 0x30
 80064e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80064e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064ea:	e841 2300 	strex	r3, r2, [r1]
 80064ee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80064f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d1e3      	bne.n	80064be <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	4a16      	ldr	r2, [pc, #88]	; (8006554 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80064fa:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	e853 3f00 	ldrex	r3, [r3]
 8006508:	60fb      	str	r3, [r7, #12]
   return(result);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	f043 0320 	orr.w	r3, r3, #32
 8006510:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	461a      	mov	r2, r3
 800651a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800651e:	61fb      	str	r3, [r7, #28]
 8006520:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006522:	69b9      	ldr	r1, [r7, #24]
 8006524:	69fa      	ldr	r2, [r7, #28]
 8006526:	e841 2300 	strex	r3, r2, [r1]
 800652a:	617b      	str	r3, [r7, #20]
   return(result);
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d1e4      	bne.n	80064fc <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006532:	e009      	b.n	8006548 <UART_RxISR_16BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	8b1b      	ldrh	r3, [r3, #24]
 800653a:	b29a      	uxth	r2, r3
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f042 0208 	orr.w	r2, r2, #8
 8006544:	b292      	uxth	r2, r2
 8006546:	831a      	strh	r2, [r3, #24]
}
 8006548:	bf00      	nop
 800654a:	37b8      	adds	r7, #184	; 0xb8
 800654c:	46bd      	mov	sp, r7
 800654e:	bd80      	pop	{r7, pc}
 8006550:	40008000 	.word	0x40008000
 8006554:	08005ccd 	.word	0x08005ccd

08006558 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006558:	b480      	push	{r7}
 800655a:	b083      	sub	sp, #12
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006560:	bf00      	nop
 8006562:	370c      	adds	r7, #12
 8006564:	46bd      	mov	sp, r7
 8006566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656a:	4770      	bx	lr

0800656c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800656c:	b480      	push	{r7}
 800656e:	b083      	sub	sp, #12
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006574:	bf00      	nop
 8006576:	370c      	adds	r7, #12
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006580:	b480      	push	{r7}
 8006582:	b083      	sub	sp, #12
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006588:	bf00      	nop
 800658a:	370c      	adds	r7, #12
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr

08006594 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006594:	b480      	push	{r7}
 8006596:	b085      	sub	sp, #20
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d101      	bne.n	80065aa <HAL_UARTEx_DisableFifoMode+0x16>
 80065a6:	2302      	movs	r3, #2
 80065a8:	e027      	b.n	80065fa <HAL_UARTEx_DisableFifoMode+0x66>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2201      	movs	r2, #1
 80065ae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2224      	movs	r2, #36	; 0x24
 80065b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f022 0201 	bic.w	r2, r2, #1
 80065d0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80065d8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2200      	movs	r2, #0
 80065de:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	68fa      	ldr	r2, [r7, #12]
 80065e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2220      	movs	r2, #32
 80065ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2200      	movs	r2, #0
 80065f4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3714      	adds	r7, #20
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr

08006606 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006606:	b580      	push	{r7, lr}
 8006608:	b084      	sub	sp, #16
 800660a:	af00      	add	r7, sp, #0
 800660c:	6078      	str	r0, [r7, #4]
 800660e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006616:	2b01      	cmp	r3, #1
 8006618:	d101      	bne.n	800661e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800661a:	2302      	movs	r3, #2
 800661c:	e02d      	b.n	800667a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2201      	movs	r2, #1
 8006622:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2224      	movs	r2, #36	; 0x24
 800662a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f022 0201 	bic.w	r2, r2, #1
 8006644:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	683a      	ldr	r2, [r7, #0]
 8006656:	430a      	orrs	r2, r1
 8006658:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 f850 	bl	8006700 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68fa      	ldr	r2, [r7, #12]
 8006666:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2220      	movs	r2, #32
 800666c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006678:	2300      	movs	r3, #0
}
 800667a:	4618      	mov	r0, r3
 800667c:	3710      	adds	r7, #16
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}

08006682 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006682:	b580      	push	{r7, lr}
 8006684:	b084      	sub	sp, #16
 8006686:	af00      	add	r7, sp, #0
 8006688:	6078      	str	r0, [r7, #4]
 800668a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006692:	2b01      	cmp	r3, #1
 8006694:	d101      	bne.n	800669a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006696:	2302      	movs	r3, #2
 8006698:	e02d      	b.n	80066f6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2201      	movs	r2, #1
 800669e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2224      	movs	r2, #36	; 0x24
 80066a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f022 0201 	bic.w	r2, r2, #1
 80066c0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	683a      	ldr	r2, [r7, #0]
 80066d2:	430a      	orrs	r2, r1
 80066d4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f000 f812 	bl	8006700 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	68fa      	ldr	r2, [r7, #12]
 80066e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2220      	movs	r2, #32
 80066e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2200      	movs	r2, #0
 80066f0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80066f4:	2300      	movs	r3, #0
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3710      	adds	r7, #16
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}
	...

08006700 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006700:	b480      	push	{r7}
 8006702:	b085      	sub	sp, #20
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800670c:	2b00      	cmp	r3, #0
 800670e:	d108      	bne.n	8006722 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2201      	movs	r2, #1
 8006714:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2201      	movs	r2, #1
 800671c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006720:	e031      	b.n	8006786 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006722:	2308      	movs	r3, #8
 8006724:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006726:	2308      	movs	r3, #8
 8006728:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	0e5b      	lsrs	r3, r3, #25
 8006732:	b2db      	uxtb	r3, r3
 8006734:	f003 0307 	and.w	r3, r3, #7
 8006738:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	0f5b      	lsrs	r3, r3, #29
 8006742:	b2db      	uxtb	r3, r3
 8006744:	f003 0307 	and.w	r3, r3, #7
 8006748:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800674a:	7bbb      	ldrb	r3, [r7, #14]
 800674c:	7b3a      	ldrb	r2, [r7, #12]
 800674e:	4911      	ldr	r1, [pc, #68]	; (8006794 <UARTEx_SetNbDataToProcess+0x94>)
 8006750:	5c8a      	ldrb	r2, [r1, r2]
 8006752:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006756:	7b3a      	ldrb	r2, [r7, #12]
 8006758:	490f      	ldr	r1, [pc, #60]	; (8006798 <UARTEx_SetNbDataToProcess+0x98>)
 800675a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800675c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006760:	b29a      	uxth	r2, r3
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006768:	7bfb      	ldrb	r3, [r7, #15]
 800676a:	7b7a      	ldrb	r2, [r7, #13]
 800676c:	4909      	ldr	r1, [pc, #36]	; (8006794 <UARTEx_SetNbDataToProcess+0x94>)
 800676e:	5c8a      	ldrb	r2, [r1, r2]
 8006770:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006774:	7b7a      	ldrb	r2, [r7, #13]
 8006776:	4908      	ldr	r1, [pc, #32]	; (8006798 <UARTEx_SetNbDataToProcess+0x98>)
 8006778:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800677a:	fb93 f3f2 	sdiv	r3, r3, r2
 800677e:	b29a      	uxth	r2, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006786:	bf00      	nop
 8006788:	3714      	adds	r7, #20
 800678a:	46bd      	mov	sp, r7
 800678c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006790:	4770      	bx	lr
 8006792:	bf00      	nop
 8006794:	08009264 	.word	0x08009264
 8006798:	0800926c 	.word	0x0800926c

0800679c <__cvt>:
 800679c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067a0:	ec55 4b10 	vmov	r4, r5, d0
 80067a4:	2d00      	cmp	r5, #0
 80067a6:	460e      	mov	r6, r1
 80067a8:	4619      	mov	r1, r3
 80067aa:	462b      	mov	r3, r5
 80067ac:	bfbb      	ittet	lt
 80067ae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80067b2:	461d      	movlt	r5, r3
 80067b4:	2300      	movge	r3, #0
 80067b6:	232d      	movlt	r3, #45	; 0x2d
 80067b8:	700b      	strb	r3, [r1, #0]
 80067ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067bc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80067c0:	4691      	mov	r9, r2
 80067c2:	f023 0820 	bic.w	r8, r3, #32
 80067c6:	bfbc      	itt	lt
 80067c8:	4622      	movlt	r2, r4
 80067ca:	4614      	movlt	r4, r2
 80067cc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80067d0:	d005      	beq.n	80067de <__cvt+0x42>
 80067d2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80067d6:	d100      	bne.n	80067da <__cvt+0x3e>
 80067d8:	3601      	adds	r6, #1
 80067da:	2102      	movs	r1, #2
 80067dc:	e000      	b.n	80067e0 <__cvt+0x44>
 80067de:	2103      	movs	r1, #3
 80067e0:	ab03      	add	r3, sp, #12
 80067e2:	9301      	str	r3, [sp, #4]
 80067e4:	ab02      	add	r3, sp, #8
 80067e6:	9300      	str	r3, [sp, #0]
 80067e8:	ec45 4b10 	vmov	d0, r4, r5
 80067ec:	4653      	mov	r3, sl
 80067ee:	4632      	mov	r2, r6
 80067f0:	f000 fdda 	bl	80073a8 <_dtoa_r>
 80067f4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80067f8:	4607      	mov	r7, r0
 80067fa:	d102      	bne.n	8006802 <__cvt+0x66>
 80067fc:	f019 0f01 	tst.w	r9, #1
 8006800:	d022      	beq.n	8006848 <__cvt+0xac>
 8006802:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006806:	eb07 0906 	add.w	r9, r7, r6
 800680a:	d110      	bne.n	800682e <__cvt+0x92>
 800680c:	783b      	ldrb	r3, [r7, #0]
 800680e:	2b30      	cmp	r3, #48	; 0x30
 8006810:	d10a      	bne.n	8006828 <__cvt+0x8c>
 8006812:	2200      	movs	r2, #0
 8006814:	2300      	movs	r3, #0
 8006816:	4620      	mov	r0, r4
 8006818:	4629      	mov	r1, r5
 800681a:	f7fa f96d 	bl	8000af8 <__aeabi_dcmpeq>
 800681e:	b918      	cbnz	r0, 8006828 <__cvt+0x8c>
 8006820:	f1c6 0601 	rsb	r6, r6, #1
 8006824:	f8ca 6000 	str.w	r6, [sl]
 8006828:	f8da 3000 	ldr.w	r3, [sl]
 800682c:	4499      	add	r9, r3
 800682e:	2200      	movs	r2, #0
 8006830:	2300      	movs	r3, #0
 8006832:	4620      	mov	r0, r4
 8006834:	4629      	mov	r1, r5
 8006836:	f7fa f95f 	bl	8000af8 <__aeabi_dcmpeq>
 800683a:	b108      	cbz	r0, 8006840 <__cvt+0xa4>
 800683c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006840:	2230      	movs	r2, #48	; 0x30
 8006842:	9b03      	ldr	r3, [sp, #12]
 8006844:	454b      	cmp	r3, r9
 8006846:	d307      	bcc.n	8006858 <__cvt+0xbc>
 8006848:	9b03      	ldr	r3, [sp, #12]
 800684a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800684c:	1bdb      	subs	r3, r3, r7
 800684e:	4638      	mov	r0, r7
 8006850:	6013      	str	r3, [r2, #0]
 8006852:	b004      	add	sp, #16
 8006854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006858:	1c59      	adds	r1, r3, #1
 800685a:	9103      	str	r1, [sp, #12]
 800685c:	701a      	strb	r2, [r3, #0]
 800685e:	e7f0      	b.n	8006842 <__cvt+0xa6>

08006860 <__exponent>:
 8006860:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006862:	4603      	mov	r3, r0
 8006864:	2900      	cmp	r1, #0
 8006866:	bfb8      	it	lt
 8006868:	4249      	neglt	r1, r1
 800686a:	f803 2b02 	strb.w	r2, [r3], #2
 800686e:	bfb4      	ite	lt
 8006870:	222d      	movlt	r2, #45	; 0x2d
 8006872:	222b      	movge	r2, #43	; 0x2b
 8006874:	2909      	cmp	r1, #9
 8006876:	7042      	strb	r2, [r0, #1]
 8006878:	dd2a      	ble.n	80068d0 <__exponent+0x70>
 800687a:	f10d 0207 	add.w	r2, sp, #7
 800687e:	4617      	mov	r7, r2
 8006880:	260a      	movs	r6, #10
 8006882:	4694      	mov	ip, r2
 8006884:	fb91 f5f6 	sdiv	r5, r1, r6
 8006888:	fb06 1415 	mls	r4, r6, r5, r1
 800688c:	3430      	adds	r4, #48	; 0x30
 800688e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006892:	460c      	mov	r4, r1
 8006894:	2c63      	cmp	r4, #99	; 0x63
 8006896:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800689a:	4629      	mov	r1, r5
 800689c:	dcf1      	bgt.n	8006882 <__exponent+0x22>
 800689e:	3130      	adds	r1, #48	; 0x30
 80068a0:	f1ac 0402 	sub.w	r4, ip, #2
 80068a4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80068a8:	1c41      	adds	r1, r0, #1
 80068aa:	4622      	mov	r2, r4
 80068ac:	42ba      	cmp	r2, r7
 80068ae:	d30a      	bcc.n	80068c6 <__exponent+0x66>
 80068b0:	f10d 0209 	add.w	r2, sp, #9
 80068b4:	eba2 020c 	sub.w	r2, r2, ip
 80068b8:	42bc      	cmp	r4, r7
 80068ba:	bf88      	it	hi
 80068bc:	2200      	movhi	r2, #0
 80068be:	4413      	add	r3, r2
 80068c0:	1a18      	subs	r0, r3, r0
 80068c2:	b003      	add	sp, #12
 80068c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068c6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80068ca:	f801 5f01 	strb.w	r5, [r1, #1]!
 80068ce:	e7ed      	b.n	80068ac <__exponent+0x4c>
 80068d0:	2330      	movs	r3, #48	; 0x30
 80068d2:	3130      	adds	r1, #48	; 0x30
 80068d4:	7083      	strb	r3, [r0, #2]
 80068d6:	70c1      	strb	r1, [r0, #3]
 80068d8:	1d03      	adds	r3, r0, #4
 80068da:	e7f1      	b.n	80068c0 <__exponent+0x60>

080068dc <_printf_float>:
 80068dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068e0:	ed2d 8b02 	vpush	{d8}
 80068e4:	b08d      	sub	sp, #52	; 0x34
 80068e6:	460c      	mov	r4, r1
 80068e8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80068ec:	4616      	mov	r6, r2
 80068ee:	461f      	mov	r7, r3
 80068f0:	4605      	mov	r5, r0
 80068f2:	f000 fc9d 	bl	8007230 <_localeconv_r>
 80068f6:	f8d0 a000 	ldr.w	sl, [r0]
 80068fa:	4650      	mov	r0, sl
 80068fc:	f7f9 fcd0 	bl	80002a0 <strlen>
 8006900:	2300      	movs	r3, #0
 8006902:	930a      	str	r3, [sp, #40]	; 0x28
 8006904:	6823      	ldr	r3, [r4, #0]
 8006906:	9305      	str	r3, [sp, #20]
 8006908:	f8d8 3000 	ldr.w	r3, [r8]
 800690c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006910:	3307      	adds	r3, #7
 8006912:	f023 0307 	bic.w	r3, r3, #7
 8006916:	f103 0208 	add.w	r2, r3, #8
 800691a:	f8c8 2000 	str.w	r2, [r8]
 800691e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006922:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006926:	9307      	str	r3, [sp, #28]
 8006928:	f8cd 8018 	str.w	r8, [sp, #24]
 800692c:	ee08 0a10 	vmov	s16, r0
 8006930:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006934:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006938:	4b9e      	ldr	r3, [pc, #632]	; (8006bb4 <_printf_float+0x2d8>)
 800693a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800693e:	f7fa f90d 	bl	8000b5c <__aeabi_dcmpun>
 8006942:	bb88      	cbnz	r0, 80069a8 <_printf_float+0xcc>
 8006944:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006948:	4b9a      	ldr	r3, [pc, #616]	; (8006bb4 <_printf_float+0x2d8>)
 800694a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800694e:	f7fa f8e7 	bl	8000b20 <__aeabi_dcmple>
 8006952:	bb48      	cbnz	r0, 80069a8 <_printf_float+0xcc>
 8006954:	2200      	movs	r2, #0
 8006956:	2300      	movs	r3, #0
 8006958:	4640      	mov	r0, r8
 800695a:	4649      	mov	r1, r9
 800695c:	f7fa f8d6 	bl	8000b0c <__aeabi_dcmplt>
 8006960:	b110      	cbz	r0, 8006968 <_printf_float+0x8c>
 8006962:	232d      	movs	r3, #45	; 0x2d
 8006964:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006968:	4a93      	ldr	r2, [pc, #588]	; (8006bb8 <_printf_float+0x2dc>)
 800696a:	4b94      	ldr	r3, [pc, #592]	; (8006bbc <_printf_float+0x2e0>)
 800696c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006970:	bf94      	ite	ls
 8006972:	4690      	movls	r8, r2
 8006974:	4698      	movhi	r8, r3
 8006976:	2303      	movs	r3, #3
 8006978:	6123      	str	r3, [r4, #16]
 800697a:	9b05      	ldr	r3, [sp, #20]
 800697c:	f023 0304 	bic.w	r3, r3, #4
 8006980:	6023      	str	r3, [r4, #0]
 8006982:	f04f 0900 	mov.w	r9, #0
 8006986:	9700      	str	r7, [sp, #0]
 8006988:	4633      	mov	r3, r6
 800698a:	aa0b      	add	r2, sp, #44	; 0x2c
 800698c:	4621      	mov	r1, r4
 800698e:	4628      	mov	r0, r5
 8006990:	f000 f9da 	bl	8006d48 <_printf_common>
 8006994:	3001      	adds	r0, #1
 8006996:	f040 8090 	bne.w	8006aba <_printf_float+0x1de>
 800699a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800699e:	b00d      	add	sp, #52	; 0x34
 80069a0:	ecbd 8b02 	vpop	{d8}
 80069a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069a8:	4642      	mov	r2, r8
 80069aa:	464b      	mov	r3, r9
 80069ac:	4640      	mov	r0, r8
 80069ae:	4649      	mov	r1, r9
 80069b0:	f7fa f8d4 	bl	8000b5c <__aeabi_dcmpun>
 80069b4:	b140      	cbz	r0, 80069c8 <_printf_float+0xec>
 80069b6:	464b      	mov	r3, r9
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	bfbc      	itt	lt
 80069bc:	232d      	movlt	r3, #45	; 0x2d
 80069be:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80069c2:	4a7f      	ldr	r2, [pc, #508]	; (8006bc0 <_printf_float+0x2e4>)
 80069c4:	4b7f      	ldr	r3, [pc, #508]	; (8006bc4 <_printf_float+0x2e8>)
 80069c6:	e7d1      	b.n	800696c <_printf_float+0x90>
 80069c8:	6863      	ldr	r3, [r4, #4]
 80069ca:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80069ce:	9206      	str	r2, [sp, #24]
 80069d0:	1c5a      	adds	r2, r3, #1
 80069d2:	d13f      	bne.n	8006a54 <_printf_float+0x178>
 80069d4:	2306      	movs	r3, #6
 80069d6:	6063      	str	r3, [r4, #4]
 80069d8:	9b05      	ldr	r3, [sp, #20]
 80069da:	6861      	ldr	r1, [r4, #4]
 80069dc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80069e0:	2300      	movs	r3, #0
 80069e2:	9303      	str	r3, [sp, #12]
 80069e4:	ab0a      	add	r3, sp, #40	; 0x28
 80069e6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80069ea:	ab09      	add	r3, sp, #36	; 0x24
 80069ec:	ec49 8b10 	vmov	d0, r8, r9
 80069f0:	9300      	str	r3, [sp, #0]
 80069f2:	6022      	str	r2, [r4, #0]
 80069f4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80069f8:	4628      	mov	r0, r5
 80069fa:	f7ff fecf 	bl	800679c <__cvt>
 80069fe:	9b06      	ldr	r3, [sp, #24]
 8006a00:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a02:	2b47      	cmp	r3, #71	; 0x47
 8006a04:	4680      	mov	r8, r0
 8006a06:	d108      	bne.n	8006a1a <_printf_float+0x13e>
 8006a08:	1cc8      	adds	r0, r1, #3
 8006a0a:	db02      	blt.n	8006a12 <_printf_float+0x136>
 8006a0c:	6863      	ldr	r3, [r4, #4]
 8006a0e:	4299      	cmp	r1, r3
 8006a10:	dd41      	ble.n	8006a96 <_printf_float+0x1ba>
 8006a12:	f1ab 0302 	sub.w	r3, fp, #2
 8006a16:	fa5f fb83 	uxtb.w	fp, r3
 8006a1a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006a1e:	d820      	bhi.n	8006a62 <_printf_float+0x186>
 8006a20:	3901      	subs	r1, #1
 8006a22:	465a      	mov	r2, fp
 8006a24:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006a28:	9109      	str	r1, [sp, #36]	; 0x24
 8006a2a:	f7ff ff19 	bl	8006860 <__exponent>
 8006a2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a30:	1813      	adds	r3, r2, r0
 8006a32:	2a01      	cmp	r2, #1
 8006a34:	4681      	mov	r9, r0
 8006a36:	6123      	str	r3, [r4, #16]
 8006a38:	dc02      	bgt.n	8006a40 <_printf_float+0x164>
 8006a3a:	6822      	ldr	r2, [r4, #0]
 8006a3c:	07d2      	lsls	r2, r2, #31
 8006a3e:	d501      	bpl.n	8006a44 <_printf_float+0x168>
 8006a40:	3301      	adds	r3, #1
 8006a42:	6123      	str	r3, [r4, #16]
 8006a44:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d09c      	beq.n	8006986 <_printf_float+0xaa>
 8006a4c:	232d      	movs	r3, #45	; 0x2d
 8006a4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a52:	e798      	b.n	8006986 <_printf_float+0xaa>
 8006a54:	9a06      	ldr	r2, [sp, #24]
 8006a56:	2a47      	cmp	r2, #71	; 0x47
 8006a58:	d1be      	bne.n	80069d8 <_printf_float+0xfc>
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d1bc      	bne.n	80069d8 <_printf_float+0xfc>
 8006a5e:	2301      	movs	r3, #1
 8006a60:	e7b9      	b.n	80069d6 <_printf_float+0xfa>
 8006a62:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006a66:	d118      	bne.n	8006a9a <_printf_float+0x1be>
 8006a68:	2900      	cmp	r1, #0
 8006a6a:	6863      	ldr	r3, [r4, #4]
 8006a6c:	dd0b      	ble.n	8006a86 <_printf_float+0x1aa>
 8006a6e:	6121      	str	r1, [r4, #16]
 8006a70:	b913      	cbnz	r3, 8006a78 <_printf_float+0x19c>
 8006a72:	6822      	ldr	r2, [r4, #0]
 8006a74:	07d0      	lsls	r0, r2, #31
 8006a76:	d502      	bpl.n	8006a7e <_printf_float+0x1a2>
 8006a78:	3301      	adds	r3, #1
 8006a7a:	440b      	add	r3, r1
 8006a7c:	6123      	str	r3, [r4, #16]
 8006a7e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006a80:	f04f 0900 	mov.w	r9, #0
 8006a84:	e7de      	b.n	8006a44 <_printf_float+0x168>
 8006a86:	b913      	cbnz	r3, 8006a8e <_printf_float+0x1b2>
 8006a88:	6822      	ldr	r2, [r4, #0]
 8006a8a:	07d2      	lsls	r2, r2, #31
 8006a8c:	d501      	bpl.n	8006a92 <_printf_float+0x1b6>
 8006a8e:	3302      	adds	r3, #2
 8006a90:	e7f4      	b.n	8006a7c <_printf_float+0x1a0>
 8006a92:	2301      	movs	r3, #1
 8006a94:	e7f2      	b.n	8006a7c <_printf_float+0x1a0>
 8006a96:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006a9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a9c:	4299      	cmp	r1, r3
 8006a9e:	db05      	blt.n	8006aac <_printf_float+0x1d0>
 8006aa0:	6823      	ldr	r3, [r4, #0]
 8006aa2:	6121      	str	r1, [r4, #16]
 8006aa4:	07d8      	lsls	r0, r3, #31
 8006aa6:	d5ea      	bpl.n	8006a7e <_printf_float+0x1a2>
 8006aa8:	1c4b      	adds	r3, r1, #1
 8006aaa:	e7e7      	b.n	8006a7c <_printf_float+0x1a0>
 8006aac:	2900      	cmp	r1, #0
 8006aae:	bfd4      	ite	le
 8006ab0:	f1c1 0202 	rsble	r2, r1, #2
 8006ab4:	2201      	movgt	r2, #1
 8006ab6:	4413      	add	r3, r2
 8006ab8:	e7e0      	b.n	8006a7c <_printf_float+0x1a0>
 8006aba:	6823      	ldr	r3, [r4, #0]
 8006abc:	055a      	lsls	r2, r3, #21
 8006abe:	d407      	bmi.n	8006ad0 <_printf_float+0x1f4>
 8006ac0:	6923      	ldr	r3, [r4, #16]
 8006ac2:	4642      	mov	r2, r8
 8006ac4:	4631      	mov	r1, r6
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	47b8      	blx	r7
 8006aca:	3001      	adds	r0, #1
 8006acc:	d12c      	bne.n	8006b28 <_printf_float+0x24c>
 8006ace:	e764      	b.n	800699a <_printf_float+0xbe>
 8006ad0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006ad4:	f240 80e0 	bls.w	8006c98 <_printf_float+0x3bc>
 8006ad8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006adc:	2200      	movs	r2, #0
 8006ade:	2300      	movs	r3, #0
 8006ae0:	f7fa f80a 	bl	8000af8 <__aeabi_dcmpeq>
 8006ae4:	2800      	cmp	r0, #0
 8006ae6:	d034      	beq.n	8006b52 <_printf_float+0x276>
 8006ae8:	4a37      	ldr	r2, [pc, #220]	; (8006bc8 <_printf_float+0x2ec>)
 8006aea:	2301      	movs	r3, #1
 8006aec:	4631      	mov	r1, r6
 8006aee:	4628      	mov	r0, r5
 8006af0:	47b8      	blx	r7
 8006af2:	3001      	adds	r0, #1
 8006af4:	f43f af51 	beq.w	800699a <_printf_float+0xbe>
 8006af8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006afc:	429a      	cmp	r2, r3
 8006afe:	db02      	blt.n	8006b06 <_printf_float+0x22a>
 8006b00:	6823      	ldr	r3, [r4, #0]
 8006b02:	07d8      	lsls	r0, r3, #31
 8006b04:	d510      	bpl.n	8006b28 <_printf_float+0x24c>
 8006b06:	ee18 3a10 	vmov	r3, s16
 8006b0a:	4652      	mov	r2, sl
 8006b0c:	4631      	mov	r1, r6
 8006b0e:	4628      	mov	r0, r5
 8006b10:	47b8      	blx	r7
 8006b12:	3001      	adds	r0, #1
 8006b14:	f43f af41 	beq.w	800699a <_printf_float+0xbe>
 8006b18:	f04f 0800 	mov.w	r8, #0
 8006b1c:	f104 091a 	add.w	r9, r4, #26
 8006b20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b22:	3b01      	subs	r3, #1
 8006b24:	4543      	cmp	r3, r8
 8006b26:	dc09      	bgt.n	8006b3c <_printf_float+0x260>
 8006b28:	6823      	ldr	r3, [r4, #0]
 8006b2a:	079b      	lsls	r3, r3, #30
 8006b2c:	f100 8107 	bmi.w	8006d3e <_printf_float+0x462>
 8006b30:	68e0      	ldr	r0, [r4, #12]
 8006b32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b34:	4298      	cmp	r0, r3
 8006b36:	bfb8      	it	lt
 8006b38:	4618      	movlt	r0, r3
 8006b3a:	e730      	b.n	800699e <_printf_float+0xc2>
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	464a      	mov	r2, r9
 8006b40:	4631      	mov	r1, r6
 8006b42:	4628      	mov	r0, r5
 8006b44:	47b8      	blx	r7
 8006b46:	3001      	adds	r0, #1
 8006b48:	f43f af27 	beq.w	800699a <_printf_float+0xbe>
 8006b4c:	f108 0801 	add.w	r8, r8, #1
 8006b50:	e7e6      	b.n	8006b20 <_printf_float+0x244>
 8006b52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	dc39      	bgt.n	8006bcc <_printf_float+0x2f0>
 8006b58:	4a1b      	ldr	r2, [pc, #108]	; (8006bc8 <_printf_float+0x2ec>)
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	4631      	mov	r1, r6
 8006b5e:	4628      	mov	r0, r5
 8006b60:	47b8      	blx	r7
 8006b62:	3001      	adds	r0, #1
 8006b64:	f43f af19 	beq.w	800699a <_printf_float+0xbe>
 8006b68:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	d102      	bne.n	8006b76 <_printf_float+0x29a>
 8006b70:	6823      	ldr	r3, [r4, #0]
 8006b72:	07d9      	lsls	r1, r3, #31
 8006b74:	d5d8      	bpl.n	8006b28 <_printf_float+0x24c>
 8006b76:	ee18 3a10 	vmov	r3, s16
 8006b7a:	4652      	mov	r2, sl
 8006b7c:	4631      	mov	r1, r6
 8006b7e:	4628      	mov	r0, r5
 8006b80:	47b8      	blx	r7
 8006b82:	3001      	adds	r0, #1
 8006b84:	f43f af09 	beq.w	800699a <_printf_float+0xbe>
 8006b88:	f04f 0900 	mov.w	r9, #0
 8006b8c:	f104 0a1a 	add.w	sl, r4, #26
 8006b90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b92:	425b      	negs	r3, r3
 8006b94:	454b      	cmp	r3, r9
 8006b96:	dc01      	bgt.n	8006b9c <_printf_float+0x2c0>
 8006b98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b9a:	e792      	b.n	8006ac2 <_printf_float+0x1e6>
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	4652      	mov	r2, sl
 8006ba0:	4631      	mov	r1, r6
 8006ba2:	4628      	mov	r0, r5
 8006ba4:	47b8      	blx	r7
 8006ba6:	3001      	adds	r0, #1
 8006ba8:	f43f aef7 	beq.w	800699a <_printf_float+0xbe>
 8006bac:	f109 0901 	add.w	r9, r9, #1
 8006bb0:	e7ee      	b.n	8006b90 <_printf_float+0x2b4>
 8006bb2:	bf00      	nop
 8006bb4:	7fefffff 	.word	0x7fefffff
 8006bb8:	08009274 	.word	0x08009274
 8006bbc:	08009278 	.word	0x08009278
 8006bc0:	0800927c 	.word	0x0800927c
 8006bc4:	08009280 	.word	0x08009280
 8006bc8:	08009284 	.word	0x08009284
 8006bcc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006bce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	bfa8      	it	ge
 8006bd4:	461a      	movge	r2, r3
 8006bd6:	2a00      	cmp	r2, #0
 8006bd8:	4691      	mov	r9, r2
 8006bda:	dc37      	bgt.n	8006c4c <_printf_float+0x370>
 8006bdc:	f04f 0b00 	mov.w	fp, #0
 8006be0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006be4:	f104 021a 	add.w	r2, r4, #26
 8006be8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006bea:	9305      	str	r3, [sp, #20]
 8006bec:	eba3 0309 	sub.w	r3, r3, r9
 8006bf0:	455b      	cmp	r3, fp
 8006bf2:	dc33      	bgt.n	8006c5c <_printf_float+0x380>
 8006bf4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	db3b      	blt.n	8006c74 <_printf_float+0x398>
 8006bfc:	6823      	ldr	r3, [r4, #0]
 8006bfe:	07da      	lsls	r2, r3, #31
 8006c00:	d438      	bmi.n	8006c74 <_printf_float+0x398>
 8006c02:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006c06:	eba2 0903 	sub.w	r9, r2, r3
 8006c0a:	9b05      	ldr	r3, [sp, #20]
 8006c0c:	1ad2      	subs	r2, r2, r3
 8006c0e:	4591      	cmp	r9, r2
 8006c10:	bfa8      	it	ge
 8006c12:	4691      	movge	r9, r2
 8006c14:	f1b9 0f00 	cmp.w	r9, #0
 8006c18:	dc35      	bgt.n	8006c86 <_printf_float+0x3aa>
 8006c1a:	f04f 0800 	mov.w	r8, #0
 8006c1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c22:	f104 0a1a 	add.w	sl, r4, #26
 8006c26:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c2a:	1a9b      	subs	r3, r3, r2
 8006c2c:	eba3 0309 	sub.w	r3, r3, r9
 8006c30:	4543      	cmp	r3, r8
 8006c32:	f77f af79 	ble.w	8006b28 <_printf_float+0x24c>
 8006c36:	2301      	movs	r3, #1
 8006c38:	4652      	mov	r2, sl
 8006c3a:	4631      	mov	r1, r6
 8006c3c:	4628      	mov	r0, r5
 8006c3e:	47b8      	blx	r7
 8006c40:	3001      	adds	r0, #1
 8006c42:	f43f aeaa 	beq.w	800699a <_printf_float+0xbe>
 8006c46:	f108 0801 	add.w	r8, r8, #1
 8006c4a:	e7ec      	b.n	8006c26 <_printf_float+0x34a>
 8006c4c:	4613      	mov	r3, r2
 8006c4e:	4631      	mov	r1, r6
 8006c50:	4642      	mov	r2, r8
 8006c52:	4628      	mov	r0, r5
 8006c54:	47b8      	blx	r7
 8006c56:	3001      	adds	r0, #1
 8006c58:	d1c0      	bne.n	8006bdc <_printf_float+0x300>
 8006c5a:	e69e      	b.n	800699a <_printf_float+0xbe>
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	4631      	mov	r1, r6
 8006c60:	4628      	mov	r0, r5
 8006c62:	9205      	str	r2, [sp, #20]
 8006c64:	47b8      	blx	r7
 8006c66:	3001      	adds	r0, #1
 8006c68:	f43f ae97 	beq.w	800699a <_printf_float+0xbe>
 8006c6c:	9a05      	ldr	r2, [sp, #20]
 8006c6e:	f10b 0b01 	add.w	fp, fp, #1
 8006c72:	e7b9      	b.n	8006be8 <_printf_float+0x30c>
 8006c74:	ee18 3a10 	vmov	r3, s16
 8006c78:	4652      	mov	r2, sl
 8006c7a:	4631      	mov	r1, r6
 8006c7c:	4628      	mov	r0, r5
 8006c7e:	47b8      	blx	r7
 8006c80:	3001      	adds	r0, #1
 8006c82:	d1be      	bne.n	8006c02 <_printf_float+0x326>
 8006c84:	e689      	b.n	800699a <_printf_float+0xbe>
 8006c86:	9a05      	ldr	r2, [sp, #20]
 8006c88:	464b      	mov	r3, r9
 8006c8a:	4442      	add	r2, r8
 8006c8c:	4631      	mov	r1, r6
 8006c8e:	4628      	mov	r0, r5
 8006c90:	47b8      	blx	r7
 8006c92:	3001      	adds	r0, #1
 8006c94:	d1c1      	bne.n	8006c1a <_printf_float+0x33e>
 8006c96:	e680      	b.n	800699a <_printf_float+0xbe>
 8006c98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c9a:	2a01      	cmp	r2, #1
 8006c9c:	dc01      	bgt.n	8006ca2 <_printf_float+0x3c6>
 8006c9e:	07db      	lsls	r3, r3, #31
 8006ca0:	d53a      	bpl.n	8006d18 <_printf_float+0x43c>
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	4642      	mov	r2, r8
 8006ca6:	4631      	mov	r1, r6
 8006ca8:	4628      	mov	r0, r5
 8006caa:	47b8      	blx	r7
 8006cac:	3001      	adds	r0, #1
 8006cae:	f43f ae74 	beq.w	800699a <_printf_float+0xbe>
 8006cb2:	ee18 3a10 	vmov	r3, s16
 8006cb6:	4652      	mov	r2, sl
 8006cb8:	4631      	mov	r1, r6
 8006cba:	4628      	mov	r0, r5
 8006cbc:	47b8      	blx	r7
 8006cbe:	3001      	adds	r0, #1
 8006cc0:	f43f ae6b 	beq.w	800699a <_printf_float+0xbe>
 8006cc4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006cc8:	2200      	movs	r2, #0
 8006cca:	2300      	movs	r3, #0
 8006ccc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006cd0:	f7f9 ff12 	bl	8000af8 <__aeabi_dcmpeq>
 8006cd4:	b9d8      	cbnz	r0, 8006d0e <_printf_float+0x432>
 8006cd6:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8006cda:	f108 0201 	add.w	r2, r8, #1
 8006cde:	4631      	mov	r1, r6
 8006ce0:	4628      	mov	r0, r5
 8006ce2:	47b8      	blx	r7
 8006ce4:	3001      	adds	r0, #1
 8006ce6:	d10e      	bne.n	8006d06 <_printf_float+0x42a>
 8006ce8:	e657      	b.n	800699a <_printf_float+0xbe>
 8006cea:	2301      	movs	r3, #1
 8006cec:	4652      	mov	r2, sl
 8006cee:	4631      	mov	r1, r6
 8006cf0:	4628      	mov	r0, r5
 8006cf2:	47b8      	blx	r7
 8006cf4:	3001      	adds	r0, #1
 8006cf6:	f43f ae50 	beq.w	800699a <_printf_float+0xbe>
 8006cfa:	f108 0801 	add.w	r8, r8, #1
 8006cfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d00:	3b01      	subs	r3, #1
 8006d02:	4543      	cmp	r3, r8
 8006d04:	dcf1      	bgt.n	8006cea <_printf_float+0x40e>
 8006d06:	464b      	mov	r3, r9
 8006d08:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006d0c:	e6da      	b.n	8006ac4 <_printf_float+0x1e8>
 8006d0e:	f04f 0800 	mov.w	r8, #0
 8006d12:	f104 0a1a 	add.w	sl, r4, #26
 8006d16:	e7f2      	b.n	8006cfe <_printf_float+0x422>
 8006d18:	2301      	movs	r3, #1
 8006d1a:	4642      	mov	r2, r8
 8006d1c:	e7df      	b.n	8006cde <_printf_float+0x402>
 8006d1e:	2301      	movs	r3, #1
 8006d20:	464a      	mov	r2, r9
 8006d22:	4631      	mov	r1, r6
 8006d24:	4628      	mov	r0, r5
 8006d26:	47b8      	blx	r7
 8006d28:	3001      	adds	r0, #1
 8006d2a:	f43f ae36 	beq.w	800699a <_printf_float+0xbe>
 8006d2e:	f108 0801 	add.w	r8, r8, #1
 8006d32:	68e3      	ldr	r3, [r4, #12]
 8006d34:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006d36:	1a5b      	subs	r3, r3, r1
 8006d38:	4543      	cmp	r3, r8
 8006d3a:	dcf0      	bgt.n	8006d1e <_printf_float+0x442>
 8006d3c:	e6f8      	b.n	8006b30 <_printf_float+0x254>
 8006d3e:	f04f 0800 	mov.w	r8, #0
 8006d42:	f104 0919 	add.w	r9, r4, #25
 8006d46:	e7f4      	b.n	8006d32 <_printf_float+0x456>

08006d48 <_printf_common>:
 8006d48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d4c:	4616      	mov	r6, r2
 8006d4e:	4699      	mov	r9, r3
 8006d50:	688a      	ldr	r2, [r1, #8]
 8006d52:	690b      	ldr	r3, [r1, #16]
 8006d54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	bfb8      	it	lt
 8006d5c:	4613      	movlt	r3, r2
 8006d5e:	6033      	str	r3, [r6, #0]
 8006d60:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006d64:	4607      	mov	r7, r0
 8006d66:	460c      	mov	r4, r1
 8006d68:	b10a      	cbz	r2, 8006d6e <_printf_common+0x26>
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	6033      	str	r3, [r6, #0]
 8006d6e:	6823      	ldr	r3, [r4, #0]
 8006d70:	0699      	lsls	r1, r3, #26
 8006d72:	bf42      	ittt	mi
 8006d74:	6833      	ldrmi	r3, [r6, #0]
 8006d76:	3302      	addmi	r3, #2
 8006d78:	6033      	strmi	r3, [r6, #0]
 8006d7a:	6825      	ldr	r5, [r4, #0]
 8006d7c:	f015 0506 	ands.w	r5, r5, #6
 8006d80:	d106      	bne.n	8006d90 <_printf_common+0x48>
 8006d82:	f104 0a19 	add.w	sl, r4, #25
 8006d86:	68e3      	ldr	r3, [r4, #12]
 8006d88:	6832      	ldr	r2, [r6, #0]
 8006d8a:	1a9b      	subs	r3, r3, r2
 8006d8c:	42ab      	cmp	r3, r5
 8006d8e:	dc26      	bgt.n	8006dde <_printf_common+0x96>
 8006d90:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006d94:	1e13      	subs	r3, r2, #0
 8006d96:	6822      	ldr	r2, [r4, #0]
 8006d98:	bf18      	it	ne
 8006d9a:	2301      	movne	r3, #1
 8006d9c:	0692      	lsls	r2, r2, #26
 8006d9e:	d42b      	bmi.n	8006df8 <_printf_common+0xb0>
 8006da0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006da4:	4649      	mov	r1, r9
 8006da6:	4638      	mov	r0, r7
 8006da8:	47c0      	blx	r8
 8006daa:	3001      	adds	r0, #1
 8006dac:	d01e      	beq.n	8006dec <_printf_common+0xa4>
 8006dae:	6823      	ldr	r3, [r4, #0]
 8006db0:	6922      	ldr	r2, [r4, #16]
 8006db2:	f003 0306 	and.w	r3, r3, #6
 8006db6:	2b04      	cmp	r3, #4
 8006db8:	bf02      	ittt	eq
 8006dba:	68e5      	ldreq	r5, [r4, #12]
 8006dbc:	6833      	ldreq	r3, [r6, #0]
 8006dbe:	1aed      	subeq	r5, r5, r3
 8006dc0:	68a3      	ldr	r3, [r4, #8]
 8006dc2:	bf0c      	ite	eq
 8006dc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006dc8:	2500      	movne	r5, #0
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	bfc4      	itt	gt
 8006dce:	1a9b      	subgt	r3, r3, r2
 8006dd0:	18ed      	addgt	r5, r5, r3
 8006dd2:	2600      	movs	r6, #0
 8006dd4:	341a      	adds	r4, #26
 8006dd6:	42b5      	cmp	r5, r6
 8006dd8:	d11a      	bne.n	8006e10 <_printf_common+0xc8>
 8006dda:	2000      	movs	r0, #0
 8006ddc:	e008      	b.n	8006df0 <_printf_common+0xa8>
 8006dde:	2301      	movs	r3, #1
 8006de0:	4652      	mov	r2, sl
 8006de2:	4649      	mov	r1, r9
 8006de4:	4638      	mov	r0, r7
 8006de6:	47c0      	blx	r8
 8006de8:	3001      	adds	r0, #1
 8006dea:	d103      	bne.n	8006df4 <_printf_common+0xac>
 8006dec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006df4:	3501      	adds	r5, #1
 8006df6:	e7c6      	b.n	8006d86 <_printf_common+0x3e>
 8006df8:	18e1      	adds	r1, r4, r3
 8006dfa:	1c5a      	adds	r2, r3, #1
 8006dfc:	2030      	movs	r0, #48	; 0x30
 8006dfe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006e02:	4422      	add	r2, r4
 8006e04:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006e08:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006e0c:	3302      	adds	r3, #2
 8006e0e:	e7c7      	b.n	8006da0 <_printf_common+0x58>
 8006e10:	2301      	movs	r3, #1
 8006e12:	4622      	mov	r2, r4
 8006e14:	4649      	mov	r1, r9
 8006e16:	4638      	mov	r0, r7
 8006e18:	47c0      	blx	r8
 8006e1a:	3001      	adds	r0, #1
 8006e1c:	d0e6      	beq.n	8006dec <_printf_common+0xa4>
 8006e1e:	3601      	adds	r6, #1
 8006e20:	e7d9      	b.n	8006dd6 <_printf_common+0x8e>
	...

08006e24 <_printf_i>:
 8006e24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e28:	7e0f      	ldrb	r7, [r1, #24]
 8006e2a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006e2c:	2f78      	cmp	r7, #120	; 0x78
 8006e2e:	4691      	mov	r9, r2
 8006e30:	4680      	mov	r8, r0
 8006e32:	460c      	mov	r4, r1
 8006e34:	469a      	mov	sl, r3
 8006e36:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006e3a:	d807      	bhi.n	8006e4c <_printf_i+0x28>
 8006e3c:	2f62      	cmp	r7, #98	; 0x62
 8006e3e:	d80a      	bhi.n	8006e56 <_printf_i+0x32>
 8006e40:	2f00      	cmp	r7, #0
 8006e42:	f000 80d4 	beq.w	8006fee <_printf_i+0x1ca>
 8006e46:	2f58      	cmp	r7, #88	; 0x58
 8006e48:	f000 80c0 	beq.w	8006fcc <_printf_i+0x1a8>
 8006e4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e50:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006e54:	e03a      	b.n	8006ecc <_printf_i+0xa8>
 8006e56:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006e5a:	2b15      	cmp	r3, #21
 8006e5c:	d8f6      	bhi.n	8006e4c <_printf_i+0x28>
 8006e5e:	a101      	add	r1, pc, #4	; (adr r1, 8006e64 <_printf_i+0x40>)
 8006e60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006e64:	08006ebd 	.word	0x08006ebd
 8006e68:	08006ed1 	.word	0x08006ed1
 8006e6c:	08006e4d 	.word	0x08006e4d
 8006e70:	08006e4d 	.word	0x08006e4d
 8006e74:	08006e4d 	.word	0x08006e4d
 8006e78:	08006e4d 	.word	0x08006e4d
 8006e7c:	08006ed1 	.word	0x08006ed1
 8006e80:	08006e4d 	.word	0x08006e4d
 8006e84:	08006e4d 	.word	0x08006e4d
 8006e88:	08006e4d 	.word	0x08006e4d
 8006e8c:	08006e4d 	.word	0x08006e4d
 8006e90:	08006fd5 	.word	0x08006fd5
 8006e94:	08006efd 	.word	0x08006efd
 8006e98:	08006f8f 	.word	0x08006f8f
 8006e9c:	08006e4d 	.word	0x08006e4d
 8006ea0:	08006e4d 	.word	0x08006e4d
 8006ea4:	08006ff7 	.word	0x08006ff7
 8006ea8:	08006e4d 	.word	0x08006e4d
 8006eac:	08006efd 	.word	0x08006efd
 8006eb0:	08006e4d 	.word	0x08006e4d
 8006eb4:	08006e4d 	.word	0x08006e4d
 8006eb8:	08006f97 	.word	0x08006f97
 8006ebc:	682b      	ldr	r3, [r5, #0]
 8006ebe:	1d1a      	adds	r2, r3, #4
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	602a      	str	r2, [r5, #0]
 8006ec4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ec8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006ecc:	2301      	movs	r3, #1
 8006ece:	e09f      	b.n	8007010 <_printf_i+0x1ec>
 8006ed0:	6820      	ldr	r0, [r4, #0]
 8006ed2:	682b      	ldr	r3, [r5, #0]
 8006ed4:	0607      	lsls	r7, r0, #24
 8006ed6:	f103 0104 	add.w	r1, r3, #4
 8006eda:	6029      	str	r1, [r5, #0]
 8006edc:	d501      	bpl.n	8006ee2 <_printf_i+0xbe>
 8006ede:	681e      	ldr	r6, [r3, #0]
 8006ee0:	e003      	b.n	8006eea <_printf_i+0xc6>
 8006ee2:	0646      	lsls	r6, r0, #25
 8006ee4:	d5fb      	bpl.n	8006ede <_printf_i+0xba>
 8006ee6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006eea:	2e00      	cmp	r6, #0
 8006eec:	da03      	bge.n	8006ef6 <_printf_i+0xd2>
 8006eee:	232d      	movs	r3, #45	; 0x2d
 8006ef0:	4276      	negs	r6, r6
 8006ef2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ef6:	485a      	ldr	r0, [pc, #360]	; (8007060 <_printf_i+0x23c>)
 8006ef8:	230a      	movs	r3, #10
 8006efa:	e012      	b.n	8006f22 <_printf_i+0xfe>
 8006efc:	682b      	ldr	r3, [r5, #0]
 8006efe:	6820      	ldr	r0, [r4, #0]
 8006f00:	1d19      	adds	r1, r3, #4
 8006f02:	6029      	str	r1, [r5, #0]
 8006f04:	0605      	lsls	r5, r0, #24
 8006f06:	d501      	bpl.n	8006f0c <_printf_i+0xe8>
 8006f08:	681e      	ldr	r6, [r3, #0]
 8006f0a:	e002      	b.n	8006f12 <_printf_i+0xee>
 8006f0c:	0641      	lsls	r1, r0, #25
 8006f0e:	d5fb      	bpl.n	8006f08 <_printf_i+0xe4>
 8006f10:	881e      	ldrh	r6, [r3, #0]
 8006f12:	4853      	ldr	r0, [pc, #332]	; (8007060 <_printf_i+0x23c>)
 8006f14:	2f6f      	cmp	r7, #111	; 0x6f
 8006f16:	bf0c      	ite	eq
 8006f18:	2308      	moveq	r3, #8
 8006f1a:	230a      	movne	r3, #10
 8006f1c:	2100      	movs	r1, #0
 8006f1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006f22:	6865      	ldr	r5, [r4, #4]
 8006f24:	60a5      	str	r5, [r4, #8]
 8006f26:	2d00      	cmp	r5, #0
 8006f28:	bfa2      	ittt	ge
 8006f2a:	6821      	ldrge	r1, [r4, #0]
 8006f2c:	f021 0104 	bicge.w	r1, r1, #4
 8006f30:	6021      	strge	r1, [r4, #0]
 8006f32:	b90e      	cbnz	r6, 8006f38 <_printf_i+0x114>
 8006f34:	2d00      	cmp	r5, #0
 8006f36:	d04b      	beq.n	8006fd0 <_printf_i+0x1ac>
 8006f38:	4615      	mov	r5, r2
 8006f3a:	fbb6 f1f3 	udiv	r1, r6, r3
 8006f3e:	fb03 6711 	mls	r7, r3, r1, r6
 8006f42:	5dc7      	ldrb	r7, [r0, r7]
 8006f44:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006f48:	4637      	mov	r7, r6
 8006f4a:	42bb      	cmp	r3, r7
 8006f4c:	460e      	mov	r6, r1
 8006f4e:	d9f4      	bls.n	8006f3a <_printf_i+0x116>
 8006f50:	2b08      	cmp	r3, #8
 8006f52:	d10b      	bne.n	8006f6c <_printf_i+0x148>
 8006f54:	6823      	ldr	r3, [r4, #0]
 8006f56:	07de      	lsls	r6, r3, #31
 8006f58:	d508      	bpl.n	8006f6c <_printf_i+0x148>
 8006f5a:	6923      	ldr	r3, [r4, #16]
 8006f5c:	6861      	ldr	r1, [r4, #4]
 8006f5e:	4299      	cmp	r1, r3
 8006f60:	bfde      	ittt	le
 8006f62:	2330      	movle	r3, #48	; 0x30
 8006f64:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006f68:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006f6c:	1b52      	subs	r2, r2, r5
 8006f6e:	6122      	str	r2, [r4, #16]
 8006f70:	f8cd a000 	str.w	sl, [sp]
 8006f74:	464b      	mov	r3, r9
 8006f76:	aa03      	add	r2, sp, #12
 8006f78:	4621      	mov	r1, r4
 8006f7a:	4640      	mov	r0, r8
 8006f7c:	f7ff fee4 	bl	8006d48 <_printf_common>
 8006f80:	3001      	adds	r0, #1
 8006f82:	d14a      	bne.n	800701a <_printf_i+0x1f6>
 8006f84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f88:	b004      	add	sp, #16
 8006f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f8e:	6823      	ldr	r3, [r4, #0]
 8006f90:	f043 0320 	orr.w	r3, r3, #32
 8006f94:	6023      	str	r3, [r4, #0]
 8006f96:	4833      	ldr	r0, [pc, #204]	; (8007064 <_printf_i+0x240>)
 8006f98:	2778      	movs	r7, #120	; 0x78
 8006f9a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006f9e:	6823      	ldr	r3, [r4, #0]
 8006fa0:	6829      	ldr	r1, [r5, #0]
 8006fa2:	061f      	lsls	r7, r3, #24
 8006fa4:	f851 6b04 	ldr.w	r6, [r1], #4
 8006fa8:	d402      	bmi.n	8006fb0 <_printf_i+0x18c>
 8006faa:	065f      	lsls	r7, r3, #25
 8006fac:	bf48      	it	mi
 8006fae:	b2b6      	uxthmi	r6, r6
 8006fb0:	07df      	lsls	r7, r3, #31
 8006fb2:	bf48      	it	mi
 8006fb4:	f043 0320 	orrmi.w	r3, r3, #32
 8006fb8:	6029      	str	r1, [r5, #0]
 8006fba:	bf48      	it	mi
 8006fbc:	6023      	strmi	r3, [r4, #0]
 8006fbe:	b91e      	cbnz	r6, 8006fc8 <_printf_i+0x1a4>
 8006fc0:	6823      	ldr	r3, [r4, #0]
 8006fc2:	f023 0320 	bic.w	r3, r3, #32
 8006fc6:	6023      	str	r3, [r4, #0]
 8006fc8:	2310      	movs	r3, #16
 8006fca:	e7a7      	b.n	8006f1c <_printf_i+0xf8>
 8006fcc:	4824      	ldr	r0, [pc, #144]	; (8007060 <_printf_i+0x23c>)
 8006fce:	e7e4      	b.n	8006f9a <_printf_i+0x176>
 8006fd0:	4615      	mov	r5, r2
 8006fd2:	e7bd      	b.n	8006f50 <_printf_i+0x12c>
 8006fd4:	682b      	ldr	r3, [r5, #0]
 8006fd6:	6826      	ldr	r6, [r4, #0]
 8006fd8:	6961      	ldr	r1, [r4, #20]
 8006fda:	1d18      	adds	r0, r3, #4
 8006fdc:	6028      	str	r0, [r5, #0]
 8006fde:	0635      	lsls	r5, r6, #24
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	d501      	bpl.n	8006fe8 <_printf_i+0x1c4>
 8006fe4:	6019      	str	r1, [r3, #0]
 8006fe6:	e002      	b.n	8006fee <_printf_i+0x1ca>
 8006fe8:	0670      	lsls	r0, r6, #25
 8006fea:	d5fb      	bpl.n	8006fe4 <_printf_i+0x1c0>
 8006fec:	8019      	strh	r1, [r3, #0]
 8006fee:	2300      	movs	r3, #0
 8006ff0:	6123      	str	r3, [r4, #16]
 8006ff2:	4615      	mov	r5, r2
 8006ff4:	e7bc      	b.n	8006f70 <_printf_i+0x14c>
 8006ff6:	682b      	ldr	r3, [r5, #0]
 8006ff8:	1d1a      	adds	r2, r3, #4
 8006ffa:	602a      	str	r2, [r5, #0]
 8006ffc:	681d      	ldr	r5, [r3, #0]
 8006ffe:	6862      	ldr	r2, [r4, #4]
 8007000:	2100      	movs	r1, #0
 8007002:	4628      	mov	r0, r5
 8007004:	f7f9 f8fc 	bl	8000200 <memchr>
 8007008:	b108      	cbz	r0, 800700e <_printf_i+0x1ea>
 800700a:	1b40      	subs	r0, r0, r5
 800700c:	6060      	str	r0, [r4, #4]
 800700e:	6863      	ldr	r3, [r4, #4]
 8007010:	6123      	str	r3, [r4, #16]
 8007012:	2300      	movs	r3, #0
 8007014:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007018:	e7aa      	b.n	8006f70 <_printf_i+0x14c>
 800701a:	6923      	ldr	r3, [r4, #16]
 800701c:	462a      	mov	r2, r5
 800701e:	4649      	mov	r1, r9
 8007020:	4640      	mov	r0, r8
 8007022:	47d0      	blx	sl
 8007024:	3001      	adds	r0, #1
 8007026:	d0ad      	beq.n	8006f84 <_printf_i+0x160>
 8007028:	6823      	ldr	r3, [r4, #0]
 800702a:	079b      	lsls	r3, r3, #30
 800702c:	d413      	bmi.n	8007056 <_printf_i+0x232>
 800702e:	68e0      	ldr	r0, [r4, #12]
 8007030:	9b03      	ldr	r3, [sp, #12]
 8007032:	4298      	cmp	r0, r3
 8007034:	bfb8      	it	lt
 8007036:	4618      	movlt	r0, r3
 8007038:	e7a6      	b.n	8006f88 <_printf_i+0x164>
 800703a:	2301      	movs	r3, #1
 800703c:	4632      	mov	r2, r6
 800703e:	4649      	mov	r1, r9
 8007040:	4640      	mov	r0, r8
 8007042:	47d0      	blx	sl
 8007044:	3001      	adds	r0, #1
 8007046:	d09d      	beq.n	8006f84 <_printf_i+0x160>
 8007048:	3501      	adds	r5, #1
 800704a:	68e3      	ldr	r3, [r4, #12]
 800704c:	9903      	ldr	r1, [sp, #12]
 800704e:	1a5b      	subs	r3, r3, r1
 8007050:	42ab      	cmp	r3, r5
 8007052:	dcf2      	bgt.n	800703a <_printf_i+0x216>
 8007054:	e7eb      	b.n	800702e <_printf_i+0x20a>
 8007056:	2500      	movs	r5, #0
 8007058:	f104 0619 	add.w	r6, r4, #25
 800705c:	e7f5      	b.n	800704a <_printf_i+0x226>
 800705e:	bf00      	nop
 8007060:	08009286 	.word	0x08009286
 8007064:	08009297 	.word	0x08009297

08007068 <std>:
 8007068:	2300      	movs	r3, #0
 800706a:	b510      	push	{r4, lr}
 800706c:	4604      	mov	r4, r0
 800706e:	e9c0 3300 	strd	r3, r3, [r0]
 8007072:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007076:	6083      	str	r3, [r0, #8]
 8007078:	8181      	strh	r1, [r0, #12]
 800707a:	6643      	str	r3, [r0, #100]	; 0x64
 800707c:	81c2      	strh	r2, [r0, #14]
 800707e:	6183      	str	r3, [r0, #24]
 8007080:	4619      	mov	r1, r3
 8007082:	2208      	movs	r2, #8
 8007084:	305c      	adds	r0, #92	; 0x5c
 8007086:	f000 f8cb 	bl	8007220 <memset>
 800708a:	4b0d      	ldr	r3, [pc, #52]	; (80070c0 <std+0x58>)
 800708c:	6263      	str	r3, [r4, #36]	; 0x24
 800708e:	4b0d      	ldr	r3, [pc, #52]	; (80070c4 <std+0x5c>)
 8007090:	62a3      	str	r3, [r4, #40]	; 0x28
 8007092:	4b0d      	ldr	r3, [pc, #52]	; (80070c8 <std+0x60>)
 8007094:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007096:	4b0d      	ldr	r3, [pc, #52]	; (80070cc <std+0x64>)
 8007098:	6323      	str	r3, [r4, #48]	; 0x30
 800709a:	4b0d      	ldr	r3, [pc, #52]	; (80070d0 <std+0x68>)
 800709c:	6224      	str	r4, [r4, #32]
 800709e:	429c      	cmp	r4, r3
 80070a0:	d006      	beq.n	80070b0 <std+0x48>
 80070a2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80070a6:	4294      	cmp	r4, r2
 80070a8:	d002      	beq.n	80070b0 <std+0x48>
 80070aa:	33d0      	adds	r3, #208	; 0xd0
 80070ac:	429c      	cmp	r4, r3
 80070ae:	d105      	bne.n	80070bc <std+0x54>
 80070b0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80070b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070b8:	f000 b8e8 	b.w	800728c <__retarget_lock_init_recursive>
 80070bc:	bd10      	pop	{r4, pc}
 80070be:	bf00      	nop
 80070c0:	08008bd1 	.word	0x08008bd1
 80070c4:	08008bf3 	.word	0x08008bf3
 80070c8:	08008c2b 	.word	0x08008c2b
 80070cc:	08008c4f 	.word	0x08008c4f
 80070d0:	200003b8 	.word	0x200003b8

080070d4 <stdio_exit_handler>:
 80070d4:	4a02      	ldr	r2, [pc, #8]	; (80070e0 <stdio_exit_handler+0xc>)
 80070d6:	4903      	ldr	r1, [pc, #12]	; (80070e4 <stdio_exit_handler+0x10>)
 80070d8:	4803      	ldr	r0, [pc, #12]	; (80070e8 <stdio_exit_handler+0x14>)
 80070da:	f000 b869 	b.w	80071b0 <_fwalk_sglue>
 80070de:	bf00      	nop
 80070e0:	20000024 	.word	0x20000024
 80070e4:	08008471 	.word	0x08008471
 80070e8:	20000030 	.word	0x20000030

080070ec <cleanup_stdio>:
 80070ec:	6841      	ldr	r1, [r0, #4]
 80070ee:	4b0c      	ldr	r3, [pc, #48]	; (8007120 <cleanup_stdio+0x34>)
 80070f0:	4299      	cmp	r1, r3
 80070f2:	b510      	push	{r4, lr}
 80070f4:	4604      	mov	r4, r0
 80070f6:	d001      	beq.n	80070fc <cleanup_stdio+0x10>
 80070f8:	f001 f9ba 	bl	8008470 <_fflush_r>
 80070fc:	68a1      	ldr	r1, [r4, #8]
 80070fe:	4b09      	ldr	r3, [pc, #36]	; (8007124 <cleanup_stdio+0x38>)
 8007100:	4299      	cmp	r1, r3
 8007102:	d002      	beq.n	800710a <cleanup_stdio+0x1e>
 8007104:	4620      	mov	r0, r4
 8007106:	f001 f9b3 	bl	8008470 <_fflush_r>
 800710a:	68e1      	ldr	r1, [r4, #12]
 800710c:	4b06      	ldr	r3, [pc, #24]	; (8007128 <cleanup_stdio+0x3c>)
 800710e:	4299      	cmp	r1, r3
 8007110:	d004      	beq.n	800711c <cleanup_stdio+0x30>
 8007112:	4620      	mov	r0, r4
 8007114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007118:	f001 b9aa 	b.w	8008470 <_fflush_r>
 800711c:	bd10      	pop	{r4, pc}
 800711e:	bf00      	nop
 8007120:	200003b8 	.word	0x200003b8
 8007124:	20000420 	.word	0x20000420
 8007128:	20000488 	.word	0x20000488

0800712c <global_stdio_init.part.0>:
 800712c:	b510      	push	{r4, lr}
 800712e:	4b0b      	ldr	r3, [pc, #44]	; (800715c <global_stdio_init.part.0+0x30>)
 8007130:	4c0b      	ldr	r4, [pc, #44]	; (8007160 <global_stdio_init.part.0+0x34>)
 8007132:	4a0c      	ldr	r2, [pc, #48]	; (8007164 <global_stdio_init.part.0+0x38>)
 8007134:	601a      	str	r2, [r3, #0]
 8007136:	4620      	mov	r0, r4
 8007138:	2200      	movs	r2, #0
 800713a:	2104      	movs	r1, #4
 800713c:	f7ff ff94 	bl	8007068 <std>
 8007140:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007144:	2201      	movs	r2, #1
 8007146:	2109      	movs	r1, #9
 8007148:	f7ff ff8e 	bl	8007068 <std>
 800714c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007150:	2202      	movs	r2, #2
 8007152:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007156:	2112      	movs	r1, #18
 8007158:	f7ff bf86 	b.w	8007068 <std>
 800715c:	200004f0 	.word	0x200004f0
 8007160:	200003b8 	.word	0x200003b8
 8007164:	080070d5 	.word	0x080070d5

08007168 <__sfp_lock_acquire>:
 8007168:	4801      	ldr	r0, [pc, #4]	; (8007170 <__sfp_lock_acquire+0x8>)
 800716a:	f000 b890 	b.w	800728e <__retarget_lock_acquire_recursive>
 800716e:	bf00      	nop
 8007170:	200004f5 	.word	0x200004f5

08007174 <__sfp_lock_release>:
 8007174:	4801      	ldr	r0, [pc, #4]	; (800717c <__sfp_lock_release+0x8>)
 8007176:	f000 b88b 	b.w	8007290 <__retarget_lock_release_recursive>
 800717a:	bf00      	nop
 800717c:	200004f5 	.word	0x200004f5

08007180 <__sinit>:
 8007180:	b510      	push	{r4, lr}
 8007182:	4604      	mov	r4, r0
 8007184:	f7ff fff0 	bl	8007168 <__sfp_lock_acquire>
 8007188:	6a23      	ldr	r3, [r4, #32]
 800718a:	b11b      	cbz	r3, 8007194 <__sinit+0x14>
 800718c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007190:	f7ff bff0 	b.w	8007174 <__sfp_lock_release>
 8007194:	4b04      	ldr	r3, [pc, #16]	; (80071a8 <__sinit+0x28>)
 8007196:	6223      	str	r3, [r4, #32]
 8007198:	4b04      	ldr	r3, [pc, #16]	; (80071ac <__sinit+0x2c>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d1f5      	bne.n	800718c <__sinit+0xc>
 80071a0:	f7ff ffc4 	bl	800712c <global_stdio_init.part.0>
 80071a4:	e7f2      	b.n	800718c <__sinit+0xc>
 80071a6:	bf00      	nop
 80071a8:	080070ed 	.word	0x080070ed
 80071ac:	200004f0 	.word	0x200004f0

080071b0 <_fwalk_sglue>:
 80071b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071b4:	4607      	mov	r7, r0
 80071b6:	4688      	mov	r8, r1
 80071b8:	4614      	mov	r4, r2
 80071ba:	2600      	movs	r6, #0
 80071bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80071c0:	f1b9 0901 	subs.w	r9, r9, #1
 80071c4:	d505      	bpl.n	80071d2 <_fwalk_sglue+0x22>
 80071c6:	6824      	ldr	r4, [r4, #0]
 80071c8:	2c00      	cmp	r4, #0
 80071ca:	d1f7      	bne.n	80071bc <_fwalk_sglue+0xc>
 80071cc:	4630      	mov	r0, r6
 80071ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071d2:	89ab      	ldrh	r3, [r5, #12]
 80071d4:	2b01      	cmp	r3, #1
 80071d6:	d907      	bls.n	80071e8 <_fwalk_sglue+0x38>
 80071d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071dc:	3301      	adds	r3, #1
 80071de:	d003      	beq.n	80071e8 <_fwalk_sglue+0x38>
 80071e0:	4629      	mov	r1, r5
 80071e2:	4638      	mov	r0, r7
 80071e4:	47c0      	blx	r8
 80071e6:	4306      	orrs	r6, r0
 80071e8:	3568      	adds	r5, #104	; 0x68
 80071ea:	e7e9      	b.n	80071c0 <_fwalk_sglue+0x10>

080071ec <iprintf>:
 80071ec:	b40f      	push	{r0, r1, r2, r3}
 80071ee:	b507      	push	{r0, r1, r2, lr}
 80071f0:	4906      	ldr	r1, [pc, #24]	; (800720c <iprintf+0x20>)
 80071f2:	ab04      	add	r3, sp, #16
 80071f4:	6808      	ldr	r0, [r1, #0]
 80071f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80071fa:	6881      	ldr	r1, [r0, #8]
 80071fc:	9301      	str	r3, [sp, #4]
 80071fe:	f000 feef 	bl	8007fe0 <_vfiprintf_r>
 8007202:	b003      	add	sp, #12
 8007204:	f85d eb04 	ldr.w	lr, [sp], #4
 8007208:	b004      	add	sp, #16
 800720a:	4770      	bx	lr
 800720c:	2000007c 	.word	0x2000007c

08007210 <putchar>:
 8007210:	4b02      	ldr	r3, [pc, #8]	; (800721c <putchar+0xc>)
 8007212:	4601      	mov	r1, r0
 8007214:	6818      	ldr	r0, [r3, #0]
 8007216:	6882      	ldr	r2, [r0, #8]
 8007218:	f001 be14 	b.w	8008e44 <_putc_r>
 800721c:	2000007c 	.word	0x2000007c

08007220 <memset>:
 8007220:	4402      	add	r2, r0
 8007222:	4603      	mov	r3, r0
 8007224:	4293      	cmp	r3, r2
 8007226:	d100      	bne.n	800722a <memset+0xa>
 8007228:	4770      	bx	lr
 800722a:	f803 1b01 	strb.w	r1, [r3], #1
 800722e:	e7f9      	b.n	8007224 <memset+0x4>

08007230 <_localeconv_r>:
 8007230:	4800      	ldr	r0, [pc, #0]	; (8007234 <_localeconv_r+0x4>)
 8007232:	4770      	bx	lr
 8007234:	20000170 	.word	0x20000170

08007238 <__errno>:
 8007238:	4b01      	ldr	r3, [pc, #4]	; (8007240 <__errno+0x8>)
 800723a:	6818      	ldr	r0, [r3, #0]
 800723c:	4770      	bx	lr
 800723e:	bf00      	nop
 8007240:	2000007c 	.word	0x2000007c

08007244 <__libc_init_array>:
 8007244:	b570      	push	{r4, r5, r6, lr}
 8007246:	4d0d      	ldr	r5, [pc, #52]	; (800727c <__libc_init_array+0x38>)
 8007248:	4c0d      	ldr	r4, [pc, #52]	; (8007280 <__libc_init_array+0x3c>)
 800724a:	1b64      	subs	r4, r4, r5
 800724c:	10a4      	asrs	r4, r4, #2
 800724e:	2600      	movs	r6, #0
 8007250:	42a6      	cmp	r6, r4
 8007252:	d109      	bne.n	8007268 <__libc_init_array+0x24>
 8007254:	4d0b      	ldr	r5, [pc, #44]	; (8007284 <__libc_init_array+0x40>)
 8007256:	4c0c      	ldr	r4, [pc, #48]	; (8007288 <__libc_init_array+0x44>)
 8007258:	f001 ffaa 	bl	80091b0 <_init>
 800725c:	1b64      	subs	r4, r4, r5
 800725e:	10a4      	asrs	r4, r4, #2
 8007260:	2600      	movs	r6, #0
 8007262:	42a6      	cmp	r6, r4
 8007264:	d105      	bne.n	8007272 <__libc_init_array+0x2e>
 8007266:	bd70      	pop	{r4, r5, r6, pc}
 8007268:	f855 3b04 	ldr.w	r3, [r5], #4
 800726c:	4798      	blx	r3
 800726e:	3601      	adds	r6, #1
 8007270:	e7ee      	b.n	8007250 <__libc_init_array+0xc>
 8007272:	f855 3b04 	ldr.w	r3, [r5], #4
 8007276:	4798      	blx	r3
 8007278:	3601      	adds	r6, #1
 800727a:	e7f2      	b.n	8007262 <__libc_init_array+0x1e>
 800727c:	080095ec 	.word	0x080095ec
 8007280:	080095ec 	.word	0x080095ec
 8007284:	080095ec 	.word	0x080095ec
 8007288:	080095f0 	.word	0x080095f0

0800728c <__retarget_lock_init_recursive>:
 800728c:	4770      	bx	lr

0800728e <__retarget_lock_acquire_recursive>:
 800728e:	4770      	bx	lr

08007290 <__retarget_lock_release_recursive>:
 8007290:	4770      	bx	lr

08007292 <quorem>:
 8007292:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007296:	6903      	ldr	r3, [r0, #16]
 8007298:	690c      	ldr	r4, [r1, #16]
 800729a:	42a3      	cmp	r3, r4
 800729c:	4607      	mov	r7, r0
 800729e:	db7e      	blt.n	800739e <quorem+0x10c>
 80072a0:	3c01      	subs	r4, #1
 80072a2:	f101 0814 	add.w	r8, r1, #20
 80072a6:	f100 0514 	add.w	r5, r0, #20
 80072aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80072ae:	9301      	str	r3, [sp, #4]
 80072b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80072b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80072b8:	3301      	adds	r3, #1
 80072ba:	429a      	cmp	r2, r3
 80072bc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80072c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80072c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80072c8:	d331      	bcc.n	800732e <quorem+0x9c>
 80072ca:	f04f 0e00 	mov.w	lr, #0
 80072ce:	4640      	mov	r0, r8
 80072d0:	46ac      	mov	ip, r5
 80072d2:	46f2      	mov	sl, lr
 80072d4:	f850 2b04 	ldr.w	r2, [r0], #4
 80072d8:	b293      	uxth	r3, r2
 80072da:	fb06 e303 	mla	r3, r6, r3, lr
 80072de:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80072e2:	0c1a      	lsrs	r2, r3, #16
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	ebaa 0303 	sub.w	r3, sl, r3
 80072ea:	f8dc a000 	ldr.w	sl, [ip]
 80072ee:	fa13 f38a 	uxtah	r3, r3, sl
 80072f2:	fb06 220e 	mla	r2, r6, lr, r2
 80072f6:	9300      	str	r3, [sp, #0]
 80072f8:	9b00      	ldr	r3, [sp, #0]
 80072fa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80072fe:	b292      	uxth	r2, r2
 8007300:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007304:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007308:	f8bd 3000 	ldrh.w	r3, [sp]
 800730c:	4581      	cmp	r9, r0
 800730e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007312:	f84c 3b04 	str.w	r3, [ip], #4
 8007316:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800731a:	d2db      	bcs.n	80072d4 <quorem+0x42>
 800731c:	f855 300b 	ldr.w	r3, [r5, fp]
 8007320:	b92b      	cbnz	r3, 800732e <quorem+0x9c>
 8007322:	9b01      	ldr	r3, [sp, #4]
 8007324:	3b04      	subs	r3, #4
 8007326:	429d      	cmp	r5, r3
 8007328:	461a      	mov	r2, r3
 800732a:	d32c      	bcc.n	8007386 <quorem+0xf4>
 800732c:	613c      	str	r4, [r7, #16]
 800732e:	4638      	mov	r0, r7
 8007330:	f001 fb4e 	bl	80089d0 <__mcmp>
 8007334:	2800      	cmp	r0, #0
 8007336:	db22      	blt.n	800737e <quorem+0xec>
 8007338:	3601      	adds	r6, #1
 800733a:	4629      	mov	r1, r5
 800733c:	2000      	movs	r0, #0
 800733e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007342:	f8d1 c000 	ldr.w	ip, [r1]
 8007346:	b293      	uxth	r3, r2
 8007348:	1ac3      	subs	r3, r0, r3
 800734a:	0c12      	lsrs	r2, r2, #16
 800734c:	fa13 f38c 	uxtah	r3, r3, ip
 8007350:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007354:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007358:	b29b      	uxth	r3, r3
 800735a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800735e:	45c1      	cmp	r9, r8
 8007360:	f841 3b04 	str.w	r3, [r1], #4
 8007364:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007368:	d2e9      	bcs.n	800733e <quorem+0xac>
 800736a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800736e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007372:	b922      	cbnz	r2, 800737e <quorem+0xec>
 8007374:	3b04      	subs	r3, #4
 8007376:	429d      	cmp	r5, r3
 8007378:	461a      	mov	r2, r3
 800737a:	d30a      	bcc.n	8007392 <quorem+0x100>
 800737c:	613c      	str	r4, [r7, #16]
 800737e:	4630      	mov	r0, r6
 8007380:	b003      	add	sp, #12
 8007382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007386:	6812      	ldr	r2, [r2, #0]
 8007388:	3b04      	subs	r3, #4
 800738a:	2a00      	cmp	r2, #0
 800738c:	d1ce      	bne.n	800732c <quorem+0x9a>
 800738e:	3c01      	subs	r4, #1
 8007390:	e7c9      	b.n	8007326 <quorem+0x94>
 8007392:	6812      	ldr	r2, [r2, #0]
 8007394:	3b04      	subs	r3, #4
 8007396:	2a00      	cmp	r2, #0
 8007398:	d1f0      	bne.n	800737c <quorem+0xea>
 800739a:	3c01      	subs	r4, #1
 800739c:	e7eb      	b.n	8007376 <quorem+0xe4>
 800739e:	2000      	movs	r0, #0
 80073a0:	e7ee      	b.n	8007380 <quorem+0xee>
 80073a2:	0000      	movs	r0, r0
 80073a4:	0000      	movs	r0, r0
	...

080073a8 <_dtoa_r>:
 80073a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073ac:	ed2d 8b04 	vpush	{d8-d9}
 80073b0:	69c5      	ldr	r5, [r0, #28]
 80073b2:	b093      	sub	sp, #76	; 0x4c
 80073b4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80073b8:	ec57 6b10 	vmov	r6, r7, d0
 80073bc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80073c0:	9107      	str	r1, [sp, #28]
 80073c2:	4604      	mov	r4, r0
 80073c4:	920a      	str	r2, [sp, #40]	; 0x28
 80073c6:	930d      	str	r3, [sp, #52]	; 0x34
 80073c8:	b975      	cbnz	r5, 80073e8 <_dtoa_r+0x40>
 80073ca:	2010      	movs	r0, #16
 80073cc:	f000 ff22 	bl	8008214 <malloc>
 80073d0:	4602      	mov	r2, r0
 80073d2:	61e0      	str	r0, [r4, #28]
 80073d4:	b920      	cbnz	r0, 80073e0 <_dtoa_r+0x38>
 80073d6:	4bae      	ldr	r3, [pc, #696]	; (8007690 <_dtoa_r+0x2e8>)
 80073d8:	21ef      	movs	r1, #239	; 0xef
 80073da:	48ae      	ldr	r0, [pc, #696]	; (8007694 <_dtoa_r+0x2ec>)
 80073dc:	f001 fdec 	bl	8008fb8 <__assert_func>
 80073e0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80073e4:	6005      	str	r5, [r0, #0]
 80073e6:	60c5      	str	r5, [r0, #12]
 80073e8:	69e3      	ldr	r3, [r4, #28]
 80073ea:	6819      	ldr	r1, [r3, #0]
 80073ec:	b151      	cbz	r1, 8007404 <_dtoa_r+0x5c>
 80073ee:	685a      	ldr	r2, [r3, #4]
 80073f0:	604a      	str	r2, [r1, #4]
 80073f2:	2301      	movs	r3, #1
 80073f4:	4093      	lsls	r3, r2
 80073f6:	608b      	str	r3, [r1, #8]
 80073f8:	4620      	mov	r0, r4
 80073fa:	f001 f8ad 	bl	8008558 <_Bfree>
 80073fe:	69e3      	ldr	r3, [r4, #28]
 8007400:	2200      	movs	r2, #0
 8007402:	601a      	str	r2, [r3, #0]
 8007404:	1e3b      	subs	r3, r7, #0
 8007406:	bfbb      	ittet	lt
 8007408:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800740c:	9303      	strlt	r3, [sp, #12]
 800740e:	2300      	movge	r3, #0
 8007410:	2201      	movlt	r2, #1
 8007412:	bfac      	ite	ge
 8007414:	f8c8 3000 	strge.w	r3, [r8]
 8007418:	f8c8 2000 	strlt.w	r2, [r8]
 800741c:	4b9e      	ldr	r3, [pc, #632]	; (8007698 <_dtoa_r+0x2f0>)
 800741e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007422:	ea33 0308 	bics.w	r3, r3, r8
 8007426:	d11b      	bne.n	8007460 <_dtoa_r+0xb8>
 8007428:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800742a:	f242 730f 	movw	r3, #9999	; 0x270f
 800742e:	6013      	str	r3, [r2, #0]
 8007430:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007434:	4333      	orrs	r3, r6
 8007436:	f000 8593 	beq.w	8007f60 <_dtoa_r+0xbb8>
 800743a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800743c:	b963      	cbnz	r3, 8007458 <_dtoa_r+0xb0>
 800743e:	4b97      	ldr	r3, [pc, #604]	; (800769c <_dtoa_r+0x2f4>)
 8007440:	e027      	b.n	8007492 <_dtoa_r+0xea>
 8007442:	4b97      	ldr	r3, [pc, #604]	; (80076a0 <_dtoa_r+0x2f8>)
 8007444:	9300      	str	r3, [sp, #0]
 8007446:	3308      	adds	r3, #8
 8007448:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800744a:	6013      	str	r3, [r2, #0]
 800744c:	9800      	ldr	r0, [sp, #0]
 800744e:	b013      	add	sp, #76	; 0x4c
 8007450:	ecbd 8b04 	vpop	{d8-d9}
 8007454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007458:	4b90      	ldr	r3, [pc, #576]	; (800769c <_dtoa_r+0x2f4>)
 800745a:	9300      	str	r3, [sp, #0]
 800745c:	3303      	adds	r3, #3
 800745e:	e7f3      	b.n	8007448 <_dtoa_r+0xa0>
 8007460:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007464:	2200      	movs	r2, #0
 8007466:	ec51 0b17 	vmov	r0, r1, d7
 800746a:	eeb0 8a47 	vmov.f32	s16, s14
 800746e:	eef0 8a67 	vmov.f32	s17, s15
 8007472:	2300      	movs	r3, #0
 8007474:	f7f9 fb40 	bl	8000af8 <__aeabi_dcmpeq>
 8007478:	4681      	mov	r9, r0
 800747a:	b160      	cbz	r0, 8007496 <_dtoa_r+0xee>
 800747c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800747e:	2301      	movs	r3, #1
 8007480:	6013      	str	r3, [r2, #0]
 8007482:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007484:	2b00      	cmp	r3, #0
 8007486:	f000 8568 	beq.w	8007f5a <_dtoa_r+0xbb2>
 800748a:	4b86      	ldr	r3, [pc, #536]	; (80076a4 <_dtoa_r+0x2fc>)
 800748c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800748e:	6013      	str	r3, [r2, #0]
 8007490:	3b01      	subs	r3, #1
 8007492:	9300      	str	r3, [sp, #0]
 8007494:	e7da      	b.n	800744c <_dtoa_r+0xa4>
 8007496:	aa10      	add	r2, sp, #64	; 0x40
 8007498:	a911      	add	r1, sp, #68	; 0x44
 800749a:	4620      	mov	r0, r4
 800749c:	eeb0 0a48 	vmov.f32	s0, s16
 80074a0:	eef0 0a68 	vmov.f32	s1, s17
 80074a4:	f001 fb3a 	bl	8008b1c <__d2b>
 80074a8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80074ac:	4682      	mov	sl, r0
 80074ae:	2d00      	cmp	r5, #0
 80074b0:	d07f      	beq.n	80075b2 <_dtoa_r+0x20a>
 80074b2:	ee18 3a90 	vmov	r3, s17
 80074b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074ba:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80074be:	ec51 0b18 	vmov	r0, r1, d8
 80074c2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80074c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80074ca:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80074ce:	4619      	mov	r1, r3
 80074d0:	2200      	movs	r2, #0
 80074d2:	4b75      	ldr	r3, [pc, #468]	; (80076a8 <_dtoa_r+0x300>)
 80074d4:	f7f8 fef0 	bl	80002b8 <__aeabi_dsub>
 80074d8:	a367      	add	r3, pc, #412	; (adr r3, 8007678 <_dtoa_r+0x2d0>)
 80074da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074de:	f7f9 f8a3 	bl	8000628 <__aeabi_dmul>
 80074e2:	a367      	add	r3, pc, #412	; (adr r3, 8007680 <_dtoa_r+0x2d8>)
 80074e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e8:	f7f8 fee8 	bl	80002bc <__adddf3>
 80074ec:	4606      	mov	r6, r0
 80074ee:	4628      	mov	r0, r5
 80074f0:	460f      	mov	r7, r1
 80074f2:	f7f9 f82f 	bl	8000554 <__aeabi_i2d>
 80074f6:	a364      	add	r3, pc, #400	; (adr r3, 8007688 <_dtoa_r+0x2e0>)
 80074f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074fc:	f7f9 f894 	bl	8000628 <__aeabi_dmul>
 8007500:	4602      	mov	r2, r0
 8007502:	460b      	mov	r3, r1
 8007504:	4630      	mov	r0, r6
 8007506:	4639      	mov	r1, r7
 8007508:	f7f8 fed8 	bl	80002bc <__adddf3>
 800750c:	4606      	mov	r6, r0
 800750e:	460f      	mov	r7, r1
 8007510:	f7f9 fb3a 	bl	8000b88 <__aeabi_d2iz>
 8007514:	2200      	movs	r2, #0
 8007516:	4683      	mov	fp, r0
 8007518:	2300      	movs	r3, #0
 800751a:	4630      	mov	r0, r6
 800751c:	4639      	mov	r1, r7
 800751e:	f7f9 faf5 	bl	8000b0c <__aeabi_dcmplt>
 8007522:	b148      	cbz	r0, 8007538 <_dtoa_r+0x190>
 8007524:	4658      	mov	r0, fp
 8007526:	f7f9 f815 	bl	8000554 <__aeabi_i2d>
 800752a:	4632      	mov	r2, r6
 800752c:	463b      	mov	r3, r7
 800752e:	f7f9 fae3 	bl	8000af8 <__aeabi_dcmpeq>
 8007532:	b908      	cbnz	r0, 8007538 <_dtoa_r+0x190>
 8007534:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007538:	f1bb 0f16 	cmp.w	fp, #22
 800753c:	d857      	bhi.n	80075ee <_dtoa_r+0x246>
 800753e:	4b5b      	ldr	r3, [pc, #364]	; (80076ac <_dtoa_r+0x304>)
 8007540:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007548:	ec51 0b18 	vmov	r0, r1, d8
 800754c:	f7f9 fade 	bl	8000b0c <__aeabi_dcmplt>
 8007550:	2800      	cmp	r0, #0
 8007552:	d04e      	beq.n	80075f2 <_dtoa_r+0x24a>
 8007554:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007558:	2300      	movs	r3, #0
 800755a:	930c      	str	r3, [sp, #48]	; 0x30
 800755c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800755e:	1b5b      	subs	r3, r3, r5
 8007560:	1e5a      	subs	r2, r3, #1
 8007562:	bf45      	ittet	mi
 8007564:	f1c3 0301 	rsbmi	r3, r3, #1
 8007568:	9305      	strmi	r3, [sp, #20]
 800756a:	2300      	movpl	r3, #0
 800756c:	2300      	movmi	r3, #0
 800756e:	9206      	str	r2, [sp, #24]
 8007570:	bf54      	ite	pl
 8007572:	9305      	strpl	r3, [sp, #20]
 8007574:	9306      	strmi	r3, [sp, #24]
 8007576:	f1bb 0f00 	cmp.w	fp, #0
 800757a:	db3c      	blt.n	80075f6 <_dtoa_r+0x24e>
 800757c:	9b06      	ldr	r3, [sp, #24]
 800757e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8007582:	445b      	add	r3, fp
 8007584:	9306      	str	r3, [sp, #24]
 8007586:	2300      	movs	r3, #0
 8007588:	9308      	str	r3, [sp, #32]
 800758a:	9b07      	ldr	r3, [sp, #28]
 800758c:	2b09      	cmp	r3, #9
 800758e:	d868      	bhi.n	8007662 <_dtoa_r+0x2ba>
 8007590:	2b05      	cmp	r3, #5
 8007592:	bfc4      	itt	gt
 8007594:	3b04      	subgt	r3, #4
 8007596:	9307      	strgt	r3, [sp, #28]
 8007598:	9b07      	ldr	r3, [sp, #28]
 800759a:	f1a3 0302 	sub.w	r3, r3, #2
 800759e:	bfcc      	ite	gt
 80075a0:	2500      	movgt	r5, #0
 80075a2:	2501      	movle	r5, #1
 80075a4:	2b03      	cmp	r3, #3
 80075a6:	f200 8085 	bhi.w	80076b4 <_dtoa_r+0x30c>
 80075aa:	e8df f003 	tbb	[pc, r3]
 80075ae:	3b2e      	.short	0x3b2e
 80075b0:	5839      	.short	0x5839
 80075b2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80075b6:	441d      	add	r5, r3
 80075b8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80075bc:	2b20      	cmp	r3, #32
 80075be:	bfc1      	itttt	gt
 80075c0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80075c4:	fa08 f803 	lslgt.w	r8, r8, r3
 80075c8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80075cc:	fa26 f303 	lsrgt.w	r3, r6, r3
 80075d0:	bfd6      	itet	le
 80075d2:	f1c3 0320 	rsble	r3, r3, #32
 80075d6:	ea48 0003 	orrgt.w	r0, r8, r3
 80075da:	fa06 f003 	lslle.w	r0, r6, r3
 80075de:	f7f8 ffa9 	bl	8000534 <__aeabi_ui2d>
 80075e2:	2201      	movs	r2, #1
 80075e4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80075e8:	3d01      	subs	r5, #1
 80075ea:	920e      	str	r2, [sp, #56]	; 0x38
 80075ec:	e76f      	b.n	80074ce <_dtoa_r+0x126>
 80075ee:	2301      	movs	r3, #1
 80075f0:	e7b3      	b.n	800755a <_dtoa_r+0x1b2>
 80075f2:	900c      	str	r0, [sp, #48]	; 0x30
 80075f4:	e7b2      	b.n	800755c <_dtoa_r+0x1b4>
 80075f6:	9b05      	ldr	r3, [sp, #20]
 80075f8:	eba3 030b 	sub.w	r3, r3, fp
 80075fc:	9305      	str	r3, [sp, #20]
 80075fe:	f1cb 0300 	rsb	r3, fp, #0
 8007602:	9308      	str	r3, [sp, #32]
 8007604:	2300      	movs	r3, #0
 8007606:	930b      	str	r3, [sp, #44]	; 0x2c
 8007608:	e7bf      	b.n	800758a <_dtoa_r+0x1e2>
 800760a:	2300      	movs	r3, #0
 800760c:	9309      	str	r3, [sp, #36]	; 0x24
 800760e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007610:	2b00      	cmp	r3, #0
 8007612:	dc52      	bgt.n	80076ba <_dtoa_r+0x312>
 8007614:	2301      	movs	r3, #1
 8007616:	9301      	str	r3, [sp, #4]
 8007618:	9304      	str	r3, [sp, #16]
 800761a:	461a      	mov	r2, r3
 800761c:	920a      	str	r2, [sp, #40]	; 0x28
 800761e:	e00b      	b.n	8007638 <_dtoa_r+0x290>
 8007620:	2301      	movs	r3, #1
 8007622:	e7f3      	b.n	800760c <_dtoa_r+0x264>
 8007624:	2300      	movs	r3, #0
 8007626:	9309      	str	r3, [sp, #36]	; 0x24
 8007628:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800762a:	445b      	add	r3, fp
 800762c:	9301      	str	r3, [sp, #4]
 800762e:	3301      	adds	r3, #1
 8007630:	2b01      	cmp	r3, #1
 8007632:	9304      	str	r3, [sp, #16]
 8007634:	bfb8      	it	lt
 8007636:	2301      	movlt	r3, #1
 8007638:	69e0      	ldr	r0, [r4, #28]
 800763a:	2100      	movs	r1, #0
 800763c:	2204      	movs	r2, #4
 800763e:	f102 0614 	add.w	r6, r2, #20
 8007642:	429e      	cmp	r6, r3
 8007644:	d93d      	bls.n	80076c2 <_dtoa_r+0x31a>
 8007646:	6041      	str	r1, [r0, #4]
 8007648:	4620      	mov	r0, r4
 800764a:	f000 ff45 	bl	80084d8 <_Balloc>
 800764e:	9000      	str	r0, [sp, #0]
 8007650:	2800      	cmp	r0, #0
 8007652:	d139      	bne.n	80076c8 <_dtoa_r+0x320>
 8007654:	4b16      	ldr	r3, [pc, #88]	; (80076b0 <_dtoa_r+0x308>)
 8007656:	4602      	mov	r2, r0
 8007658:	f240 11af 	movw	r1, #431	; 0x1af
 800765c:	e6bd      	b.n	80073da <_dtoa_r+0x32>
 800765e:	2301      	movs	r3, #1
 8007660:	e7e1      	b.n	8007626 <_dtoa_r+0x27e>
 8007662:	2501      	movs	r5, #1
 8007664:	2300      	movs	r3, #0
 8007666:	9307      	str	r3, [sp, #28]
 8007668:	9509      	str	r5, [sp, #36]	; 0x24
 800766a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800766e:	9301      	str	r3, [sp, #4]
 8007670:	9304      	str	r3, [sp, #16]
 8007672:	2200      	movs	r2, #0
 8007674:	2312      	movs	r3, #18
 8007676:	e7d1      	b.n	800761c <_dtoa_r+0x274>
 8007678:	636f4361 	.word	0x636f4361
 800767c:	3fd287a7 	.word	0x3fd287a7
 8007680:	8b60c8b3 	.word	0x8b60c8b3
 8007684:	3fc68a28 	.word	0x3fc68a28
 8007688:	509f79fb 	.word	0x509f79fb
 800768c:	3fd34413 	.word	0x3fd34413
 8007690:	080092b5 	.word	0x080092b5
 8007694:	080092cc 	.word	0x080092cc
 8007698:	7ff00000 	.word	0x7ff00000
 800769c:	080092b1 	.word	0x080092b1
 80076a0:	080092a8 	.word	0x080092a8
 80076a4:	08009285 	.word	0x08009285
 80076a8:	3ff80000 	.word	0x3ff80000
 80076ac:	080093c8 	.word	0x080093c8
 80076b0:	08009324 	.word	0x08009324
 80076b4:	2301      	movs	r3, #1
 80076b6:	9309      	str	r3, [sp, #36]	; 0x24
 80076b8:	e7d7      	b.n	800766a <_dtoa_r+0x2c2>
 80076ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076bc:	9301      	str	r3, [sp, #4]
 80076be:	9304      	str	r3, [sp, #16]
 80076c0:	e7ba      	b.n	8007638 <_dtoa_r+0x290>
 80076c2:	3101      	adds	r1, #1
 80076c4:	0052      	lsls	r2, r2, #1
 80076c6:	e7ba      	b.n	800763e <_dtoa_r+0x296>
 80076c8:	69e3      	ldr	r3, [r4, #28]
 80076ca:	9a00      	ldr	r2, [sp, #0]
 80076cc:	601a      	str	r2, [r3, #0]
 80076ce:	9b04      	ldr	r3, [sp, #16]
 80076d0:	2b0e      	cmp	r3, #14
 80076d2:	f200 80a8 	bhi.w	8007826 <_dtoa_r+0x47e>
 80076d6:	2d00      	cmp	r5, #0
 80076d8:	f000 80a5 	beq.w	8007826 <_dtoa_r+0x47e>
 80076dc:	f1bb 0f00 	cmp.w	fp, #0
 80076e0:	dd38      	ble.n	8007754 <_dtoa_r+0x3ac>
 80076e2:	4bc0      	ldr	r3, [pc, #768]	; (80079e4 <_dtoa_r+0x63c>)
 80076e4:	f00b 020f 	and.w	r2, fp, #15
 80076e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076ec:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80076f0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80076f4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80076f8:	d019      	beq.n	800772e <_dtoa_r+0x386>
 80076fa:	4bbb      	ldr	r3, [pc, #748]	; (80079e8 <_dtoa_r+0x640>)
 80076fc:	ec51 0b18 	vmov	r0, r1, d8
 8007700:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007704:	f7f9 f8ba 	bl	800087c <__aeabi_ddiv>
 8007708:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800770c:	f008 080f 	and.w	r8, r8, #15
 8007710:	2503      	movs	r5, #3
 8007712:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80079e8 <_dtoa_r+0x640>
 8007716:	f1b8 0f00 	cmp.w	r8, #0
 800771a:	d10a      	bne.n	8007732 <_dtoa_r+0x38a>
 800771c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007720:	4632      	mov	r2, r6
 8007722:	463b      	mov	r3, r7
 8007724:	f7f9 f8aa 	bl	800087c <__aeabi_ddiv>
 8007728:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800772c:	e02b      	b.n	8007786 <_dtoa_r+0x3de>
 800772e:	2502      	movs	r5, #2
 8007730:	e7ef      	b.n	8007712 <_dtoa_r+0x36a>
 8007732:	f018 0f01 	tst.w	r8, #1
 8007736:	d008      	beq.n	800774a <_dtoa_r+0x3a2>
 8007738:	4630      	mov	r0, r6
 800773a:	4639      	mov	r1, r7
 800773c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007740:	f7f8 ff72 	bl	8000628 <__aeabi_dmul>
 8007744:	3501      	adds	r5, #1
 8007746:	4606      	mov	r6, r0
 8007748:	460f      	mov	r7, r1
 800774a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800774e:	f109 0908 	add.w	r9, r9, #8
 8007752:	e7e0      	b.n	8007716 <_dtoa_r+0x36e>
 8007754:	f000 809f 	beq.w	8007896 <_dtoa_r+0x4ee>
 8007758:	f1cb 0600 	rsb	r6, fp, #0
 800775c:	4ba1      	ldr	r3, [pc, #644]	; (80079e4 <_dtoa_r+0x63c>)
 800775e:	4fa2      	ldr	r7, [pc, #648]	; (80079e8 <_dtoa_r+0x640>)
 8007760:	f006 020f 	and.w	r2, r6, #15
 8007764:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800776c:	ec51 0b18 	vmov	r0, r1, d8
 8007770:	f7f8 ff5a 	bl	8000628 <__aeabi_dmul>
 8007774:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007778:	1136      	asrs	r6, r6, #4
 800777a:	2300      	movs	r3, #0
 800777c:	2502      	movs	r5, #2
 800777e:	2e00      	cmp	r6, #0
 8007780:	d17e      	bne.n	8007880 <_dtoa_r+0x4d8>
 8007782:	2b00      	cmp	r3, #0
 8007784:	d1d0      	bne.n	8007728 <_dtoa_r+0x380>
 8007786:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007788:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800778c:	2b00      	cmp	r3, #0
 800778e:	f000 8084 	beq.w	800789a <_dtoa_r+0x4f2>
 8007792:	4b96      	ldr	r3, [pc, #600]	; (80079ec <_dtoa_r+0x644>)
 8007794:	2200      	movs	r2, #0
 8007796:	4640      	mov	r0, r8
 8007798:	4649      	mov	r1, r9
 800779a:	f7f9 f9b7 	bl	8000b0c <__aeabi_dcmplt>
 800779e:	2800      	cmp	r0, #0
 80077a0:	d07b      	beq.n	800789a <_dtoa_r+0x4f2>
 80077a2:	9b04      	ldr	r3, [sp, #16]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d078      	beq.n	800789a <_dtoa_r+0x4f2>
 80077a8:	9b01      	ldr	r3, [sp, #4]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	dd39      	ble.n	8007822 <_dtoa_r+0x47a>
 80077ae:	4b90      	ldr	r3, [pc, #576]	; (80079f0 <_dtoa_r+0x648>)
 80077b0:	2200      	movs	r2, #0
 80077b2:	4640      	mov	r0, r8
 80077b4:	4649      	mov	r1, r9
 80077b6:	f7f8 ff37 	bl	8000628 <__aeabi_dmul>
 80077ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077be:	9e01      	ldr	r6, [sp, #4]
 80077c0:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 80077c4:	3501      	adds	r5, #1
 80077c6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80077ca:	4628      	mov	r0, r5
 80077cc:	f7f8 fec2 	bl	8000554 <__aeabi_i2d>
 80077d0:	4642      	mov	r2, r8
 80077d2:	464b      	mov	r3, r9
 80077d4:	f7f8 ff28 	bl	8000628 <__aeabi_dmul>
 80077d8:	4b86      	ldr	r3, [pc, #536]	; (80079f4 <_dtoa_r+0x64c>)
 80077da:	2200      	movs	r2, #0
 80077dc:	f7f8 fd6e 	bl	80002bc <__adddf3>
 80077e0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80077e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077e8:	9303      	str	r3, [sp, #12]
 80077ea:	2e00      	cmp	r6, #0
 80077ec:	d158      	bne.n	80078a0 <_dtoa_r+0x4f8>
 80077ee:	4b82      	ldr	r3, [pc, #520]	; (80079f8 <_dtoa_r+0x650>)
 80077f0:	2200      	movs	r2, #0
 80077f2:	4640      	mov	r0, r8
 80077f4:	4649      	mov	r1, r9
 80077f6:	f7f8 fd5f 	bl	80002b8 <__aeabi_dsub>
 80077fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80077fe:	4680      	mov	r8, r0
 8007800:	4689      	mov	r9, r1
 8007802:	f7f9 f9a1 	bl	8000b48 <__aeabi_dcmpgt>
 8007806:	2800      	cmp	r0, #0
 8007808:	f040 8296 	bne.w	8007d38 <_dtoa_r+0x990>
 800780c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007810:	4640      	mov	r0, r8
 8007812:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007816:	4649      	mov	r1, r9
 8007818:	f7f9 f978 	bl	8000b0c <__aeabi_dcmplt>
 800781c:	2800      	cmp	r0, #0
 800781e:	f040 8289 	bne.w	8007d34 <_dtoa_r+0x98c>
 8007822:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007826:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007828:	2b00      	cmp	r3, #0
 800782a:	f2c0 814e 	blt.w	8007aca <_dtoa_r+0x722>
 800782e:	f1bb 0f0e 	cmp.w	fp, #14
 8007832:	f300 814a 	bgt.w	8007aca <_dtoa_r+0x722>
 8007836:	4b6b      	ldr	r3, [pc, #428]	; (80079e4 <_dtoa_r+0x63c>)
 8007838:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800783c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007840:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007842:	2b00      	cmp	r3, #0
 8007844:	f280 80dc 	bge.w	8007a00 <_dtoa_r+0x658>
 8007848:	9b04      	ldr	r3, [sp, #16]
 800784a:	2b00      	cmp	r3, #0
 800784c:	f300 80d8 	bgt.w	8007a00 <_dtoa_r+0x658>
 8007850:	f040 826f 	bne.w	8007d32 <_dtoa_r+0x98a>
 8007854:	4b68      	ldr	r3, [pc, #416]	; (80079f8 <_dtoa_r+0x650>)
 8007856:	2200      	movs	r2, #0
 8007858:	4640      	mov	r0, r8
 800785a:	4649      	mov	r1, r9
 800785c:	f7f8 fee4 	bl	8000628 <__aeabi_dmul>
 8007860:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007864:	f7f9 f966 	bl	8000b34 <__aeabi_dcmpge>
 8007868:	9e04      	ldr	r6, [sp, #16]
 800786a:	4637      	mov	r7, r6
 800786c:	2800      	cmp	r0, #0
 800786e:	f040 8245 	bne.w	8007cfc <_dtoa_r+0x954>
 8007872:	9d00      	ldr	r5, [sp, #0]
 8007874:	2331      	movs	r3, #49	; 0x31
 8007876:	f805 3b01 	strb.w	r3, [r5], #1
 800787a:	f10b 0b01 	add.w	fp, fp, #1
 800787e:	e241      	b.n	8007d04 <_dtoa_r+0x95c>
 8007880:	07f2      	lsls	r2, r6, #31
 8007882:	d505      	bpl.n	8007890 <_dtoa_r+0x4e8>
 8007884:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007888:	f7f8 fece 	bl	8000628 <__aeabi_dmul>
 800788c:	3501      	adds	r5, #1
 800788e:	2301      	movs	r3, #1
 8007890:	1076      	asrs	r6, r6, #1
 8007892:	3708      	adds	r7, #8
 8007894:	e773      	b.n	800777e <_dtoa_r+0x3d6>
 8007896:	2502      	movs	r5, #2
 8007898:	e775      	b.n	8007786 <_dtoa_r+0x3de>
 800789a:	9e04      	ldr	r6, [sp, #16]
 800789c:	465f      	mov	r7, fp
 800789e:	e792      	b.n	80077c6 <_dtoa_r+0x41e>
 80078a0:	9900      	ldr	r1, [sp, #0]
 80078a2:	4b50      	ldr	r3, [pc, #320]	; (80079e4 <_dtoa_r+0x63c>)
 80078a4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80078a8:	4431      	add	r1, r6
 80078aa:	9102      	str	r1, [sp, #8]
 80078ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80078ae:	eeb0 9a47 	vmov.f32	s18, s14
 80078b2:	eef0 9a67 	vmov.f32	s19, s15
 80078b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80078ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80078be:	2900      	cmp	r1, #0
 80078c0:	d044      	beq.n	800794c <_dtoa_r+0x5a4>
 80078c2:	494e      	ldr	r1, [pc, #312]	; (80079fc <_dtoa_r+0x654>)
 80078c4:	2000      	movs	r0, #0
 80078c6:	f7f8 ffd9 	bl	800087c <__aeabi_ddiv>
 80078ca:	ec53 2b19 	vmov	r2, r3, d9
 80078ce:	f7f8 fcf3 	bl	80002b8 <__aeabi_dsub>
 80078d2:	9d00      	ldr	r5, [sp, #0]
 80078d4:	ec41 0b19 	vmov	d9, r0, r1
 80078d8:	4649      	mov	r1, r9
 80078da:	4640      	mov	r0, r8
 80078dc:	f7f9 f954 	bl	8000b88 <__aeabi_d2iz>
 80078e0:	4606      	mov	r6, r0
 80078e2:	f7f8 fe37 	bl	8000554 <__aeabi_i2d>
 80078e6:	4602      	mov	r2, r0
 80078e8:	460b      	mov	r3, r1
 80078ea:	4640      	mov	r0, r8
 80078ec:	4649      	mov	r1, r9
 80078ee:	f7f8 fce3 	bl	80002b8 <__aeabi_dsub>
 80078f2:	3630      	adds	r6, #48	; 0x30
 80078f4:	f805 6b01 	strb.w	r6, [r5], #1
 80078f8:	ec53 2b19 	vmov	r2, r3, d9
 80078fc:	4680      	mov	r8, r0
 80078fe:	4689      	mov	r9, r1
 8007900:	f7f9 f904 	bl	8000b0c <__aeabi_dcmplt>
 8007904:	2800      	cmp	r0, #0
 8007906:	d164      	bne.n	80079d2 <_dtoa_r+0x62a>
 8007908:	4642      	mov	r2, r8
 800790a:	464b      	mov	r3, r9
 800790c:	4937      	ldr	r1, [pc, #220]	; (80079ec <_dtoa_r+0x644>)
 800790e:	2000      	movs	r0, #0
 8007910:	f7f8 fcd2 	bl	80002b8 <__aeabi_dsub>
 8007914:	ec53 2b19 	vmov	r2, r3, d9
 8007918:	f7f9 f8f8 	bl	8000b0c <__aeabi_dcmplt>
 800791c:	2800      	cmp	r0, #0
 800791e:	f040 80b6 	bne.w	8007a8e <_dtoa_r+0x6e6>
 8007922:	9b02      	ldr	r3, [sp, #8]
 8007924:	429d      	cmp	r5, r3
 8007926:	f43f af7c 	beq.w	8007822 <_dtoa_r+0x47a>
 800792a:	4b31      	ldr	r3, [pc, #196]	; (80079f0 <_dtoa_r+0x648>)
 800792c:	ec51 0b19 	vmov	r0, r1, d9
 8007930:	2200      	movs	r2, #0
 8007932:	f7f8 fe79 	bl	8000628 <__aeabi_dmul>
 8007936:	4b2e      	ldr	r3, [pc, #184]	; (80079f0 <_dtoa_r+0x648>)
 8007938:	ec41 0b19 	vmov	d9, r0, r1
 800793c:	2200      	movs	r2, #0
 800793e:	4640      	mov	r0, r8
 8007940:	4649      	mov	r1, r9
 8007942:	f7f8 fe71 	bl	8000628 <__aeabi_dmul>
 8007946:	4680      	mov	r8, r0
 8007948:	4689      	mov	r9, r1
 800794a:	e7c5      	b.n	80078d8 <_dtoa_r+0x530>
 800794c:	ec51 0b17 	vmov	r0, r1, d7
 8007950:	f7f8 fe6a 	bl	8000628 <__aeabi_dmul>
 8007954:	9b02      	ldr	r3, [sp, #8]
 8007956:	9d00      	ldr	r5, [sp, #0]
 8007958:	930f      	str	r3, [sp, #60]	; 0x3c
 800795a:	ec41 0b19 	vmov	d9, r0, r1
 800795e:	4649      	mov	r1, r9
 8007960:	4640      	mov	r0, r8
 8007962:	f7f9 f911 	bl	8000b88 <__aeabi_d2iz>
 8007966:	4606      	mov	r6, r0
 8007968:	f7f8 fdf4 	bl	8000554 <__aeabi_i2d>
 800796c:	3630      	adds	r6, #48	; 0x30
 800796e:	4602      	mov	r2, r0
 8007970:	460b      	mov	r3, r1
 8007972:	4640      	mov	r0, r8
 8007974:	4649      	mov	r1, r9
 8007976:	f7f8 fc9f 	bl	80002b8 <__aeabi_dsub>
 800797a:	f805 6b01 	strb.w	r6, [r5], #1
 800797e:	9b02      	ldr	r3, [sp, #8]
 8007980:	429d      	cmp	r5, r3
 8007982:	4680      	mov	r8, r0
 8007984:	4689      	mov	r9, r1
 8007986:	f04f 0200 	mov.w	r2, #0
 800798a:	d124      	bne.n	80079d6 <_dtoa_r+0x62e>
 800798c:	4b1b      	ldr	r3, [pc, #108]	; (80079fc <_dtoa_r+0x654>)
 800798e:	ec51 0b19 	vmov	r0, r1, d9
 8007992:	f7f8 fc93 	bl	80002bc <__adddf3>
 8007996:	4602      	mov	r2, r0
 8007998:	460b      	mov	r3, r1
 800799a:	4640      	mov	r0, r8
 800799c:	4649      	mov	r1, r9
 800799e:	f7f9 f8d3 	bl	8000b48 <__aeabi_dcmpgt>
 80079a2:	2800      	cmp	r0, #0
 80079a4:	d173      	bne.n	8007a8e <_dtoa_r+0x6e6>
 80079a6:	ec53 2b19 	vmov	r2, r3, d9
 80079aa:	4914      	ldr	r1, [pc, #80]	; (80079fc <_dtoa_r+0x654>)
 80079ac:	2000      	movs	r0, #0
 80079ae:	f7f8 fc83 	bl	80002b8 <__aeabi_dsub>
 80079b2:	4602      	mov	r2, r0
 80079b4:	460b      	mov	r3, r1
 80079b6:	4640      	mov	r0, r8
 80079b8:	4649      	mov	r1, r9
 80079ba:	f7f9 f8a7 	bl	8000b0c <__aeabi_dcmplt>
 80079be:	2800      	cmp	r0, #0
 80079c0:	f43f af2f 	beq.w	8007822 <_dtoa_r+0x47a>
 80079c4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80079c6:	1e6b      	subs	r3, r5, #1
 80079c8:	930f      	str	r3, [sp, #60]	; 0x3c
 80079ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80079ce:	2b30      	cmp	r3, #48	; 0x30
 80079d0:	d0f8      	beq.n	80079c4 <_dtoa_r+0x61c>
 80079d2:	46bb      	mov	fp, r7
 80079d4:	e04a      	b.n	8007a6c <_dtoa_r+0x6c4>
 80079d6:	4b06      	ldr	r3, [pc, #24]	; (80079f0 <_dtoa_r+0x648>)
 80079d8:	f7f8 fe26 	bl	8000628 <__aeabi_dmul>
 80079dc:	4680      	mov	r8, r0
 80079de:	4689      	mov	r9, r1
 80079e0:	e7bd      	b.n	800795e <_dtoa_r+0x5b6>
 80079e2:	bf00      	nop
 80079e4:	080093c8 	.word	0x080093c8
 80079e8:	080093a0 	.word	0x080093a0
 80079ec:	3ff00000 	.word	0x3ff00000
 80079f0:	40240000 	.word	0x40240000
 80079f4:	401c0000 	.word	0x401c0000
 80079f8:	40140000 	.word	0x40140000
 80079fc:	3fe00000 	.word	0x3fe00000
 8007a00:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007a04:	9d00      	ldr	r5, [sp, #0]
 8007a06:	4642      	mov	r2, r8
 8007a08:	464b      	mov	r3, r9
 8007a0a:	4630      	mov	r0, r6
 8007a0c:	4639      	mov	r1, r7
 8007a0e:	f7f8 ff35 	bl	800087c <__aeabi_ddiv>
 8007a12:	f7f9 f8b9 	bl	8000b88 <__aeabi_d2iz>
 8007a16:	9001      	str	r0, [sp, #4]
 8007a18:	f7f8 fd9c 	bl	8000554 <__aeabi_i2d>
 8007a1c:	4642      	mov	r2, r8
 8007a1e:	464b      	mov	r3, r9
 8007a20:	f7f8 fe02 	bl	8000628 <__aeabi_dmul>
 8007a24:	4602      	mov	r2, r0
 8007a26:	460b      	mov	r3, r1
 8007a28:	4630      	mov	r0, r6
 8007a2a:	4639      	mov	r1, r7
 8007a2c:	f7f8 fc44 	bl	80002b8 <__aeabi_dsub>
 8007a30:	9e01      	ldr	r6, [sp, #4]
 8007a32:	9f04      	ldr	r7, [sp, #16]
 8007a34:	3630      	adds	r6, #48	; 0x30
 8007a36:	f805 6b01 	strb.w	r6, [r5], #1
 8007a3a:	9e00      	ldr	r6, [sp, #0]
 8007a3c:	1bae      	subs	r6, r5, r6
 8007a3e:	42b7      	cmp	r7, r6
 8007a40:	4602      	mov	r2, r0
 8007a42:	460b      	mov	r3, r1
 8007a44:	d134      	bne.n	8007ab0 <_dtoa_r+0x708>
 8007a46:	f7f8 fc39 	bl	80002bc <__adddf3>
 8007a4a:	4642      	mov	r2, r8
 8007a4c:	464b      	mov	r3, r9
 8007a4e:	4606      	mov	r6, r0
 8007a50:	460f      	mov	r7, r1
 8007a52:	f7f9 f879 	bl	8000b48 <__aeabi_dcmpgt>
 8007a56:	b9c8      	cbnz	r0, 8007a8c <_dtoa_r+0x6e4>
 8007a58:	4642      	mov	r2, r8
 8007a5a:	464b      	mov	r3, r9
 8007a5c:	4630      	mov	r0, r6
 8007a5e:	4639      	mov	r1, r7
 8007a60:	f7f9 f84a 	bl	8000af8 <__aeabi_dcmpeq>
 8007a64:	b110      	cbz	r0, 8007a6c <_dtoa_r+0x6c4>
 8007a66:	9b01      	ldr	r3, [sp, #4]
 8007a68:	07db      	lsls	r3, r3, #31
 8007a6a:	d40f      	bmi.n	8007a8c <_dtoa_r+0x6e4>
 8007a6c:	4651      	mov	r1, sl
 8007a6e:	4620      	mov	r0, r4
 8007a70:	f000 fd72 	bl	8008558 <_Bfree>
 8007a74:	2300      	movs	r3, #0
 8007a76:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a78:	702b      	strb	r3, [r5, #0]
 8007a7a:	f10b 0301 	add.w	r3, fp, #1
 8007a7e:	6013      	str	r3, [r2, #0]
 8007a80:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	f43f ace2 	beq.w	800744c <_dtoa_r+0xa4>
 8007a88:	601d      	str	r5, [r3, #0]
 8007a8a:	e4df      	b.n	800744c <_dtoa_r+0xa4>
 8007a8c:	465f      	mov	r7, fp
 8007a8e:	462b      	mov	r3, r5
 8007a90:	461d      	mov	r5, r3
 8007a92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a96:	2a39      	cmp	r2, #57	; 0x39
 8007a98:	d106      	bne.n	8007aa8 <_dtoa_r+0x700>
 8007a9a:	9a00      	ldr	r2, [sp, #0]
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d1f7      	bne.n	8007a90 <_dtoa_r+0x6e8>
 8007aa0:	9900      	ldr	r1, [sp, #0]
 8007aa2:	2230      	movs	r2, #48	; 0x30
 8007aa4:	3701      	adds	r7, #1
 8007aa6:	700a      	strb	r2, [r1, #0]
 8007aa8:	781a      	ldrb	r2, [r3, #0]
 8007aaa:	3201      	adds	r2, #1
 8007aac:	701a      	strb	r2, [r3, #0]
 8007aae:	e790      	b.n	80079d2 <_dtoa_r+0x62a>
 8007ab0:	4ba3      	ldr	r3, [pc, #652]	; (8007d40 <_dtoa_r+0x998>)
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	f7f8 fdb8 	bl	8000628 <__aeabi_dmul>
 8007ab8:	2200      	movs	r2, #0
 8007aba:	2300      	movs	r3, #0
 8007abc:	4606      	mov	r6, r0
 8007abe:	460f      	mov	r7, r1
 8007ac0:	f7f9 f81a 	bl	8000af8 <__aeabi_dcmpeq>
 8007ac4:	2800      	cmp	r0, #0
 8007ac6:	d09e      	beq.n	8007a06 <_dtoa_r+0x65e>
 8007ac8:	e7d0      	b.n	8007a6c <_dtoa_r+0x6c4>
 8007aca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007acc:	2a00      	cmp	r2, #0
 8007ace:	f000 80ca 	beq.w	8007c66 <_dtoa_r+0x8be>
 8007ad2:	9a07      	ldr	r2, [sp, #28]
 8007ad4:	2a01      	cmp	r2, #1
 8007ad6:	f300 80ad 	bgt.w	8007c34 <_dtoa_r+0x88c>
 8007ada:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007adc:	2a00      	cmp	r2, #0
 8007ade:	f000 80a5 	beq.w	8007c2c <_dtoa_r+0x884>
 8007ae2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007ae6:	9e08      	ldr	r6, [sp, #32]
 8007ae8:	9d05      	ldr	r5, [sp, #20]
 8007aea:	9a05      	ldr	r2, [sp, #20]
 8007aec:	441a      	add	r2, r3
 8007aee:	9205      	str	r2, [sp, #20]
 8007af0:	9a06      	ldr	r2, [sp, #24]
 8007af2:	2101      	movs	r1, #1
 8007af4:	441a      	add	r2, r3
 8007af6:	4620      	mov	r0, r4
 8007af8:	9206      	str	r2, [sp, #24]
 8007afa:	f000 fde3 	bl	80086c4 <__i2b>
 8007afe:	4607      	mov	r7, r0
 8007b00:	b165      	cbz	r5, 8007b1c <_dtoa_r+0x774>
 8007b02:	9b06      	ldr	r3, [sp, #24]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	dd09      	ble.n	8007b1c <_dtoa_r+0x774>
 8007b08:	42ab      	cmp	r3, r5
 8007b0a:	9a05      	ldr	r2, [sp, #20]
 8007b0c:	bfa8      	it	ge
 8007b0e:	462b      	movge	r3, r5
 8007b10:	1ad2      	subs	r2, r2, r3
 8007b12:	9205      	str	r2, [sp, #20]
 8007b14:	9a06      	ldr	r2, [sp, #24]
 8007b16:	1aed      	subs	r5, r5, r3
 8007b18:	1ad3      	subs	r3, r2, r3
 8007b1a:	9306      	str	r3, [sp, #24]
 8007b1c:	9b08      	ldr	r3, [sp, #32]
 8007b1e:	b1f3      	cbz	r3, 8007b5e <_dtoa_r+0x7b6>
 8007b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	f000 80a3 	beq.w	8007c6e <_dtoa_r+0x8c6>
 8007b28:	2e00      	cmp	r6, #0
 8007b2a:	dd10      	ble.n	8007b4e <_dtoa_r+0x7a6>
 8007b2c:	4639      	mov	r1, r7
 8007b2e:	4632      	mov	r2, r6
 8007b30:	4620      	mov	r0, r4
 8007b32:	f000 fe87 	bl	8008844 <__pow5mult>
 8007b36:	4652      	mov	r2, sl
 8007b38:	4601      	mov	r1, r0
 8007b3a:	4607      	mov	r7, r0
 8007b3c:	4620      	mov	r0, r4
 8007b3e:	f000 fdd7 	bl	80086f0 <__multiply>
 8007b42:	4651      	mov	r1, sl
 8007b44:	4680      	mov	r8, r0
 8007b46:	4620      	mov	r0, r4
 8007b48:	f000 fd06 	bl	8008558 <_Bfree>
 8007b4c:	46c2      	mov	sl, r8
 8007b4e:	9b08      	ldr	r3, [sp, #32]
 8007b50:	1b9a      	subs	r2, r3, r6
 8007b52:	d004      	beq.n	8007b5e <_dtoa_r+0x7b6>
 8007b54:	4651      	mov	r1, sl
 8007b56:	4620      	mov	r0, r4
 8007b58:	f000 fe74 	bl	8008844 <__pow5mult>
 8007b5c:	4682      	mov	sl, r0
 8007b5e:	2101      	movs	r1, #1
 8007b60:	4620      	mov	r0, r4
 8007b62:	f000 fdaf 	bl	80086c4 <__i2b>
 8007b66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	4606      	mov	r6, r0
 8007b6c:	f340 8081 	ble.w	8007c72 <_dtoa_r+0x8ca>
 8007b70:	461a      	mov	r2, r3
 8007b72:	4601      	mov	r1, r0
 8007b74:	4620      	mov	r0, r4
 8007b76:	f000 fe65 	bl	8008844 <__pow5mult>
 8007b7a:	9b07      	ldr	r3, [sp, #28]
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	4606      	mov	r6, r0
 8007b80:	dd7a      	ble.n	8007c78 <_dtoa_r+0x8d0>
 8007b82:	f04f 0800 	mov.w	r8, #0
 8007b86:	6933      	ldr	r3, [r6, #16]
 8007b88:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007b8c:	6918      	ldr	r0, [r3, #16]
 8007b8e:	f000 fd4b 	bl	8008628 <__hi0bits>
 8007b92:	f1c0 0020 	rsb	r0, r0, #32
 8007b96:	9b06      	ldr	r3, [sp, #24]
 8007b98:	4418      	add	r0, r3
 8007b9a:	f010 001f 	ands.w	r0, r0, #31
 8007b9e:	f000 8094 	beq.w	8007cca <_dtoa_r+0x922>
 8007ba2:	f1c0 0320 	rsb	r3, r0, #32
 8007ba6:	2b04      	cmp	r3, #4
 8007ba8:	f340 8085 	ble.w	8007cb6 <_dtoa_r+0x90e>
 8007bac:	9b05      	ldr	r3, [sp, #20]
 8007bae:	f1c0 001c 	rsb	r0, r0, #28
 8007bb2:	4403      	add	r3, r0
 8007bb4:	9305      	str	r3, [sp, #20]
 8007bb6:	9b06      	ldr	r3, [sp, #24]
 8007bb8:	4403      	add	r3, r0
 8007bba:	4405      	add	r5, r0
 8007bbc:	9306      	str	r3, [sp, #24]
 8007bbe:	9b05      	ldr	r3, [sp, #20]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	dd05      	ble.n	8007bd0 <_dtoa_r+0x828>
 8007bc4:	4651      	mov	r1, sl
 8007bc6:	461a      	mov	r2, r3
 8007bc8:	4620      	mov	r0, r4
 8007bca:	f000 fe95 	bl	80088f8 <__lshift>
 8007bce:	4682      	mov	sl, r0
 8007bd0:	9b06      	ldr	r3, [sp, #24]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	dd05      	ble.n	8007be2 <_dtoa_r+0x83a>
 8007bd6:	4631      	mov	r1, r6
 8007bd8:	461a      	mov	r2, r3
 8007bda:	4620      	mov	r0, r4
 8007bdc:	f000 fe8c 	bl	80088f8 <__lshift>
 8007be0:	4606      	mov	r6, r0
 8007be2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d072      	beq.n	8007cce <_dtoa_r+0x926>
 8007be8:	4631      	mov	r1, r6
 8007bea:	4650      	mov	r0, sl
 8007bec:	f000 fef0 	bl	80089d0 <__mcmp>
 8007bf0:	2800      	cmp	r0, #0
 8007bf2:	da6c      	bge.n	8007cce <_dtoa_r+0x926>
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	4651      	mov	r1, sl
 8007bf8:	220a      	movs	r2, #10
 8007bfa:	4620      	mov	r0, r4
 8007bfc:	f000 fcce 	bl	800859c <__multadd>
 8007c00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c02:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007c06:	4682      	mov	sl, r0
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	f000 81b0 	beq.w	8007f6e <_dtoa_r+0xbc6>
 8007c0e:	2300      	movs	r3, #0
 8007c10:	4639      	mov	r1, r7
 8007c12:	220a      	movs	r2, #10
 8007c14:	4620      	mov	r0, r4
 8007c16:	f000 fcc1 	bl	800859c <__multadd>
 8007c1a:	9b01      	ldr	r3, [sp, #4]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	4607      	mov	r7, r0
 8007c20:	f300 8096 	bgt.w	8007d50 <_dtoa_r+0x9a8>
 8007c24:	9b07      	ldr	r3, [sp, #28]
 8007c26:	2b02      	cmp	r3, #2
 8007c28:	dc59      	bgt.n	8007cde <_dtoa_r+0x936>
 8007c2a:	e091      	b.n	8007d50 <_dtoa_r+0x9a8>
 8007c2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007c2e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007c32:	e758      	b.n	8007ae6 <_dtoa_r+0x73e>
 8007c34:	9b04      	ldr	r3, [sp, #16]
 8007c36:	1e5e      	subs	r6, r3, #1
 8007c38:	9b08      	ldr	r3, [sp, #32]
 8007c3a:	42b3      	cmp	r3, r6
 8007c3c:	bfbf      	itttt	lt
 8007c3e:	9b08      	ldrlt	r3, [sp, #32]
 8007c40:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007c42:	9608      	strlt	r6, [sp, #32]
 8007c44:	1af3      	sublt	r3, r6, r3
 8007c46:	bfb4      	ite	lt
 8007c48:	18d2      	addlt	r2, r2, r3
 8007c4a:	1b9e      	subge	r6, r3, r6
 8007c4c:	9b04      	ldr	r3, [sp, #16]
 8007c4e:	bfbc      	itt	lt
 8007c50:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007c52:	2600      	movlt	r6, #0
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	bfb7      	itett	lt
 8007c58:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007c5c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007c60:	1a9d      	sublt	r5, r3, r2
 8007c62:	2300      	movlt	r3, #0
 8007c64:	e741      	b.n	8007aea <_dtoa_r+0x742>
 8007c66:	9e08      	ldr	r6, [sp, #32]
 8007c68:	9d05      	ldr	r5, [sp, #20]
 8007c6a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007c6c:	e748      	b.n	8007b00 <_dtoa_r+0x758>
 8007c6e:	9a08      	ldr	r2, [sp, #32]
 8007c70:	e770      	b.n	8007b54 <_dtoa_r+0x7ac>
 8007c72:	9b07      	ldr	r3, [sp, #28]
 8007c74:	2b01      	cmp	r3, #1
 8007c76:	dc19      	bgt.n	8007cac <_dtoa_r+0x904>
 8007c78:	9b02      	ldr	r3, [sp, #8]
 8007c7a:	b9bb      	cbnz	r3, 8007cac <_dtoa_r+0x904>
 8007c7c:	9b03      	ldr	r3, [sp, #12]
 8007c7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c82:	b99b      	cbnz	r3, 8007cac <_dtoa_r+0x904>
 8007c84:	9b03      	ldr	r3, [sp, #12]
 8007c86:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007c8a:	0d1b      	lsrs	r3, r3, #20
 8007c8c:	051b      	lsls	r3, r3, #20
 8007c8e:	b183      	cbz	r3, 8007cb2 <_dtoa_r+0x90a>
 8007c90:	9b05      	ldr	r3, [sp, #20]
 8007c92:	3301      	adds	r3, #1
 8007c94:	9305      	str	r3, [sp, #20]
 8007c96:	9b06      	ldr	r3, [sp, #24]
 8007c98:	3301      	adds	r3, #1
 8007c9a:	9306      	str	r3, [sp, #24]
 8007c9c:	f04f 0801 	mov.w	r8, #1
 8007ca0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	f47f af6f 	bne.w	8007b86 <_dtoa_r+0x7de>
 8007ca8:	2001      	movs	r0, #1
 8007caa:	e774      	b.n	8007b96 <_dtoa_r+0x7ee>
 8007cac:	f04f 0800 	mov.w	r8, #0
 8007cb0:	e7f6      	b.n	8007ca0 <_dtoa_r+0x8f8>
 8007cb2:	4698      	mov	r8, r3
 8007cb4:	e7f4      	b.n	8007ca0 <_dtoa_r+0x8f8>
 8007cb6:	d082      	beq.n	8007bbe <_dtoa_r+0x816>
 8007cb8:	9a05      	ldr	r2, [sp, #20]
 8007cba:	331c      	adds	r3, #28
 8007cbc:	441a      	add	r2, r3
 8007cbe:	9205      	str	r2, [sp, #20]
 8007cc0:	9a06      	ldr	r2, [sp, #24]
 8007cc2:	441a      	add	r2, r3
 8007cc4:	441d      	add	r5, r3
 8007cc6:	9206      	str	r2, [sp, #24]
 8007cc8:	e779      	b.n	8007bbe <_dtoa_r+0x816>
 8007cca:	4603      	mov	r3, r0
 8007ccc:	e7f4      	b.n	8007cb8 <_dtoa_r+0x910>
 8007cce:	9b04      	ldr	r3, [sp, #16]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	dc37      	bgt.n	8007d44 <_dtoa_r+0x99c>
 8007cd4:	9b07      	ldr	r3, [sp, #28]
 8007cd6:	2b02      	cmp	r3, #2
 8007cd8:	dd34      	ble.n	8007d44 <_dtoa_r+0x99c>
 8007cda:	9b04      	ldr	r3, [sp, #16]
 8007cdc:	9301      	str	r3, [sp, #4]
 8007cde:	9b01      	ldr	r3, [sp, #4]
 8007ce0:	b963      	cbnz	r3, 8007cfc <_dtoa_r+0x954>
 8007ce2:	4631      	mov	r1, r6
 8007ce4:	2205      	movs	r2, #5
 8007ce6:	4620      	mov	r0, r4
 8007ce8:	f000 fc58 	bl	800859c <__multadd>
 8007cec:	4601      	mov	r1, r0
 8007cee:	4606      	mov	r6, r0
 8007cf0:	4650      	mov	r0, sl
 8007cf2:	f000 fe6d 	bl	80089d0 <__mcmp>
 8007cf6:	2800      	cmp	r0, #0
 8007cf8:	f73f adbb 	bgt.w	8007872 <_dtoa_r+0x4ca>
 8007cfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cfe:	9d00      	ldr	r5, [sp, #0]
 8007d00:	ea6f 0b03 	mvn.w	fp, r3
 8007d04:	f04f 0800 	mov.w	r8, #0
 8007d08:	4631      	mov	r1, r6
 8007d0a:	4620      	mov	r0, r4
 8007d0c:	f000 fc24 	bl	8008558 <_Bfree>
 8007d10:	2f00      	cmp	r7, #0
 8007d12:	f43f aeab 	beq.w	8007a6c <_dtoa_r+0x6c4>
 8007d16:	f1b8 0f00 	cmp.w	r8, #0
 8007d1a:	d005      	beq.n	8007d28 <_dtoa_r+0x980>
 8007d1c:	45b8      	cmp	r8, r7
 8007d1e:	d003      	beq.n	8007d28 <_dtoa_r+0x980>
 8007d20:	4641      	mov	r1, r8
 8007d22:	4620      	mov	r0, r4
 8007d24:	f000 fc18 	bl	8008558 <_Bfree>
 8007d28:	4639      	mov	r1, r7
 8007d2a:	4620      	mov	r0, r4
 8007d2c:	f000 fc14 	bl	8008558 <_Bfree>
 8007d30:	e69c      	b.n	8007a6c <_dtoa_r+0x6c4>
 8007d32:	2600      	movs	r6, #0
 8007d34:	4637      	mov	r7, r6
 8007d36:	e7e1      	b.n	8007cfc <_dtoa_r+0x954>
 8007d38:	46bb      	mov	fp, r7
 8007d3a:	4637      	mov	r7, r6
 8007d3c:	e599      	b.n	8007872 <_dtoa_r+0x4ca>
 8007d3e:	bf00      	nop
 8007d40:	40240000 	.word	0x40240000
 8007d44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	f000 80c8 	beq.w	8007edc <_dtoa_r+0xb34>
 8007d4c:	9b04      	ldr	r3, [sp, #16]
 8007d4e:	9301      	str	r3, [sp, #4]
 8007d50:	2d00      	cmp	r5, #0
 8007d52:	dd05      	ble.n	8007d60 <_dtoa_r+0x9b8>
 8007d54:	4639      	mov	r1, r7
 8007d56:	462a      	mov	r2, r5
 8007d58:	4620      	mov	r0, r4
 8007d5a:	f000 fdcd 	bl	80088f8 <__lshift>
 8007d5e:	4607      	mov	r7, r0
 8007d60:	f1b8 0f00 	cmp.w	r8, #0
 8007d64:	d05b      	beq.n	8007e1e <_dtoa_r+0xa76>
 8007d66:	6879      	ldr	r1, [r7, #4]
 8007d68:	4620      	mov	r0, r4
 8007d6a:	f000 fbb5 	bl	80084d8 <_Balloc>
 8007d6e:	4605      	mov	r5, r0
 8007d70:	b928      	cbnz	r0, 8007d7e <_dtoa_r+0x9d6>
 8007d72:	4b83      	ldr	r3, [pc, #524]	; (8007f80 <_dtoa_r+0xbd8>)
 8007d74:	4602      	mov	r2, r0
 8007d76:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007d7a:	f7ff bb2e 	b.w	80073da <_dtoa_r+0x32>
 8007d7e:	693a      	ldr	r2, [r7, #16]
 8007d80:	3202      	adds	r2, #2
 8007d82:	0092      	lsls	r2, r2, #2
 8007d84:	f107 010c 	add.w	r1, r7, #12
 8007d88:	300c      	adds	r0, #12
 8007d8a:	f001 f907 	bl	8008f9c <memcpy>
 8007d8e:	2201      	movs	r2, #1
 8007d90:	4629      	mov	r1, r5
 8007d92:	4620      	mov	r0, r4
 8007d94:	f000 fdb0 	bl	80088f8 <__lshift>
 8007d98:	9b00      	ldr	r3, [sp, #0]
 8007d9a:	3301      	adds	r3, #1
 8007d9c:	9304      	str	r3, [sp, #16]
 8007d9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007da2:	4413      	add	r3, r2
 8007da4:	9308      	str	r3, [sp, #32]
 8007da6:	9b02      	ldr	r3, [sp, #8]
 8007da8:	f003 0301 	and.w	r3, r3, #1
 8007dac:	46b8      	mov	r8, r7
 8007dae:	9306      	str	r3, [sp, #24]
 8007db0:	4607      	mov	r7, r0
 8007db2:	9b04      	ldr	r3, [sp, #16]
 8007db4:	4631      	mov	r1, r6
 8007db6:	3b01      	subs	r3, #1
 8007db8:	4650      	mov	r0, sl
 8007dba:	9301      	str	r3, [sp, #4]
 8007dbc:	f7ff fa69 	bl	8007292 <quorem>
 8007dc0:	4641      	mov	r1, r8
 8007dc2:	9002      	str	r0, [sp, #8]
 8007dc4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007dc8:	4650      	mov	r0, sl
 8007dca:	f000 fe01 	bl	80089d0 <__mcmp>
 8007dce:	463a      	mov	r2, r7
 8007dd0:	9005      	str	r0, [sp, #20]
 8007dd2:	4631      	mov	r1, r6
 8007dd4:	4620      	mov	r0, r4
 8007dd6:	f000 fe17 	bl	8008a08 <__mdiff>
 8007dda:	68c2      	ldr	r2, [r0, #12]
 8007ddc:	4605      	mov	r5, r0
 8007dde:	bb02      	cbnz	r2, 8007e22 <_dtoa_r+0xa7a>
 8007de0:	4601      	mov	r1, r0
 8007de2:	4650      	mov	r0, sl
 8007de4:	f000 fdf4 	bl	80089d0 <__mcmp>
 8007de8:	4602      	mov	r2, r0
 8007dea:	4629      	mov	r1, r5
 8007dec:	4620      	mov	r0, r4
 8007dee:	9209      	str	r2, [sp, #36]	; 0x24
 8007df0:	f000 fbb2 	bl	8008558 <_Bfree>
 8007df4:	9b07      	ldr	r3, [sp, #28]
 8007df6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007df8:	9d04      	ldr	r5, [sp, #16]
 8007dfa:	ea43 0102 	orr.w	r1, r3, r2
 8007dfe:	9b06      	ldr	r3, [sp, #24]
 8007e00:	4319      	orrs	r1, r3
 8007e02:	d110      	bne.n	8007e26 <_dtoa_r+0xa7e>
 8007e04:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007e08:	d029      	beq.n	8007e5e <_dtoa_r+0xab6>
 8007e0a:	9b05      	ldr	r3, [sp, #20]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	dd02      	ble.n	8007e16 <_dtoa_r+0xa6e>
 8007e10:	9b02      	ldr	r3, [sp, #8]
 8007e12:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007e16:	9b01      	ldr	r3, [sp, #4]
 8007e18:	f883 9000 	strb.w	r9, [r3]
 8007e1c:	e774      	b.n	8007d08 <_dtoa_r+0x960>
 8007e1e:	4638      	mov	r0, r7
 8007e20:	e7ba      	b.n	8007d98 <_dtoa_r+0x9f0>
 8007e22:	2201      	movs	r2, #1
 8007e24:	e7e1      	b.n	8007dea <_dtoa_r+0xa42>
 8007e26:	9b05      	ldr	r3, [sp, #20]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	db04      	blt.n	8007e36 <_dtoa_r+0xa8e>
 8007e2c:	9907      	ldr	r1, [sp, #28]
 8007e2e:	430b      	orrs	r3, r1
 8007e30:	9906      	ldr	r1, [sp, #24]
 8007e32:	430b      	orrs	r3, r1
 8007e34:	d120      	bne.n	8007e78 <_dtoa_r+0xad0>
 8007e36:	2a00      	cmp	r2, #0
 8007e38:	dded      	ble.n	8007e16 <_dtoa_r+0xa6e>
 8007e3a:	4651      	mov	r1, sl
 8007e3c:	2201      	movs	r2, #1
 8007e3e:	4620      	mov	r0, r4
 8007e40:	f000 fd5a 	bl	80088f8 <__lshift>
 8007e44:	4631      	mov	r1, r6
 8007e46:	4682      	mov	sl, r0
 8007e48:	f000 fdc2 	bl	80089d0 <__mcmp>
 8007e4c:	2800      	cmp	r0, #0
 8007e4e:	dc03      	bgt.n	8007e58 <_dtoa_r+0xab0>
 8007e50:	d1e1      	bne.n	8007e16 <_dtoa_r+0xa6e>
 8007e52:	f019 0f01 	tst.w	r9, #1
 8007e56:	d0de      	beq.n	8007e16 <_dtoa_r+0xa6e>
 8007e58:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007e5c:	d1d8      	bne.n	8007e10 <_dtoa_r+0xa68>
 8007e5e:	9a01      	ldr	r2, [sp, #4]
 8007e60:	2339      	movs	r3, #57	; 0x39
 8007e62:	7013      	strb	r3, [r2, #0]
 8007e64:	462b      	mov	r3, r5
 8007e66:	461d      	mov	r5, r3
 8007e68:	3b01      	subs	r3, #1
 8007e6a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007e6e:	2a39      	cmp	r2, #57	; 0x39
 8007e70:	d06c      	beq.n	8007f4c <_dtoa_r+0xba4>
 8007e72:	3201      	adds	r2, #1
 8007e74:	701a      	strb	r2, [r3, #0]
 8007e76:	e747      	b.n	8007d08 <_dtoa_r+0x960>
 8007e78:	2a00      	cmp	r2, #0
 8007e7a:	dd07      	ble.n	8007e8c <_dtoa_r+0xae4>
 8007e7c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007e80:	d0ed      	beq.n	8007e5e <_dtoa_r+0xab6>
 8007e82:	9a01      	ldr	r2, [sp, #4]
 8007e84:	f109 0301 	add.w	r3, r9, #1
 8007e88:	7013      	strb	r3, [r2, #0]
 8007e8a:	e73d      	b.n	8007d08 <_dtoa_r+0x960>
 8007e8c:	9b04      	ldr	r3, [sp, #16]
 8007e8e:	9a08      	ldr	r2, [sp, #32]
 8007e90:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d043      	beq.n	8007f20 <_dtoa_r+0xb78>
 8007e98:	4651      	mov	r1, sl
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	220a      	movs	r2, #10
 8007e9e:	4620      	mov	r0, r4
 8007ea0:	f000 fb7c 	bl	800859c <__multadd>
 8007ea4:	45b8      	cmp	r8, r7
 8007ea6:	4682      	mov	sl, r0
 8007ea8:	f04f 0300 	mov.w	r3, #0
 8007eac:	f04f 020a 	mov.w	r2, #10
 8007eb0:	4641      	mov	r1, r8
 8007eb2:	4620      	mov	r0, r4
 8007eb4:	d107      	bne.n	8007ec6 <_dtoa_r+0xb1e>
 8007eb6:	f000 fb71 	bl	800859c <__multadd>
 8007eba:	4680      	mov	r8, r0
 8007ebc:	4607      	mov	r7, r0
 8007ebe:	9b04      	ldr	r3, [sp, #16]
 8007ec0:	3301      	adds	r3, #1
 8007ec2:	9304      	str	r3, [sp, #16]
 8007ec4:	e775      	b.n	8007db2 <_dtoa_r+0xa0a>
 8007ec6:	f000 fb69 	bl	800859c <__multadd>
 8007eca:	4639      	mov	r1, r7
 8007ecc:	4680      	mov	r8, r0
 8007ece:	2300      	movs	r3, #0
 8007ed0:	220a      	movs	r2, #10
 8007ed2:	4620      	mov	r0, r4
 8007ed4:	f000 fb62 	bl	800859c <__multadd>
 8007ed8:	4607      	mov	r7, r0
 8007eda:	e7f0      	b.n	8007ebe <_dtoa_r+0xb16>
 8007edc:	9b04      	ldr	r3, [sp, #16]
 8007ede:	9301      	str	r3, [sp, #4]
 8007ee0:	9d00      	ldr	r5, [sp, #0]
 8007ee2:	4631      	mov	r1, r6
 8007ee4:	4650      	mov	r0, sl
 8007ee6:	f7ff f9d4 	bl	8007292 <quorem>
 8007eea:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007eee:	9b00      	ldr	r3, [sp, #0]
 8007ef0:	f805 9b01 	strb.w	r9, [r5], #1
 8007ef4:	1aea      	subs	r2, r5, r3
 8007ef6:	9b01      	ldr	r3, [sp, #4]
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	dd07      	ble.n	8007f0c <_dtoa_r+0xb64>
 8007efc:	4651      	mov	r1, sl
 8007efe:	2300      	movs	r3, #0
 8007f00:	220a      	movs	r2, #10
 8007f02:	4620      	mov	r0, r4
 8007f04:	f000 fb4a 	bl	800859c <__multadd>
 8007f08:	4682      	mov	sl, r0
 8007f0a:	e7ea      	b.n	8007ee2 <_dtoa_r+0xb3a>
 8007f0c:	9b01      	ldr	r3, [sp, #4]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	bfc8      	it	gt
 8007f12:	461d      	movgt	r5, r3
 8007f14:	9b00      	ldr	r3, [sp, #0]
 8007f16:	bfd8      	it	le
 8007f18:	2501      	movle	r5, #1
 8007f1a:	441d      	add	r5, r3
 8007f1c:	f04f 0800 	mov.w	r8, #0
 8007f20:	4651      	mov	r1, sl
 8007f22:	2201      	movs	r2, #1
 8007f24:	4620      	mov	r0, r4
 8007f26:	f000 fce7 	bl	80088f8 <__lshift>
 8007f2a:	4631      	mov	r1, r6
 8007f2c:	4682      	mov	sl, r0
 8007f2e:	f000 fd4f 	bl	80089d0 <__mcmp>
 8007f32:	2800      	cmp	r0, #0
 8007f34:	dc96      	bgt.n	8007e64 <_dtoa_r+0xabc>
 8007f36:	d102      	bne.n	8007f3e <_dtoa_r+0xb96>
 8007f38:	f019 0f01 	tst.w	r9, #1
 8007f3c:	d192      	bne.n	8007e64 <_dtoa_r+0xabc>
 8007f3e:	462b      	mov	r3, r5
 8007f40:	461d      	mov	r5, r3
 8007f42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f46:	2a30      	cmp	r2, #48	; 0x30
 8007f48:	d0fa      	beq.n	8007f40 <_dtoa_r+0xb98>
 8007f4a:	e6dd      	b.n	8007d08 <_dtoa_r+0x960>
 8007f4c:	9a00      	ldr	r2, [sp, #0]
 8007f4e:	429a      	cmp	r2, r3
 8007f50:	d189      	bne.n	8007e66 <_dtoa_r+0xabe>
 8007f52:	f10b 0b01 	add.w	fp, fp, #1
 8007f56:	2331      	movs	r3, #49	; 0x31
 8007f58:	e796      	b.n	8007e88 <_dtoa_r+0xae0>
 8007f5a:	4b0a      	ldr	r3, [pc, #40]	; (8007f84 <_dtoa_r+0xbdc>)
 8007f5c:	f7ff ba99 	b.w	8007492 <_dtoa_r+0xea>
 8007f60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	f47f aa6d 	bne.w	8007442 <_dtoa_r+0x9a>
 8007f68:	4b07      	ldr	r3, [pc, #28]	; (8007f88 <_dtoa_r+0xbe0>)
 8007f6a:	f7ff ba92 	b.w	8007492 <_dtoa_r+0xea>
 8007f6e:	9b01      	ldr	r3, [sp, #4]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	dcb5      	bgt.n	8007ee0 <_dtoa_r+0xb38>
 8007f74:	9b07      	ldr	r3, [sp, #28]
 8007f76:	2b02      	cmp	r3, #2
 8007f78:	f73f aeb1 	bgt.w	8007cde <_dtoa_r+0x936>
 8007f7c:	e7b0      	b.n	8007ee0 <_dtoa_r+0xb38>
 8007f7e:	bf00      	nop
 8007f80:	08009324 	.word	0x08009324
 8007f84:	08009284 	.word	0x08009284
 8007f88:	080092a8 	.word	0x080092a8

08007f8c <__sfputc_r>:
 8007f8c:	6893      	ldr	r3, [r2, #8]
 8007f8e:	3b01      	subs	r3, #1
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	b410      	push	{r4}
 8007f94:	6093      	str	r3, [r2, #8]
 8007f96:	da08      	bge.n	8007faa <__sfputc_r+0x1e>
 8007f98:	6994      	ldr	r4, [r2, #24]
 8007f9a:	42a3      	cmp	r3, r4
 8007f9c:	db01      	blt.n	8007fa2 <__sfputc_r+0x16>
 8007f9e:	290a      	cmp	r1, #10
 8007fa0:	d103      	bne.n	8007faa <__sfputc_r+0x1e>
 8007fa2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fa6:	f000 be56 	b.w	8008c56 <__swbuf_r>
 8007faa:	6813      	ldr	r3, [r2, #0]
 8007fac:	1c58      	adds	r0, r3, #1
 8007fae:	6010      	str	r0, [r2, #0]
 8007fb0:	7019      	strb	r1, [r3, #0]
 8007fb2:	4608      	mov	r0, r1
 8007fb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fb8:	4770      	bx	lr

08007fba <__sfputs_r>:
 8007fba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fbc:	4606      	mov	r6, r0
 8007fbe:	460f      	mov	r7, r1
 8007fc0:	4614      	mov	r4, r2
 8007fc2:	18d5      	adds	r5, r2, r3
 8007fc4:	42ac      	cmp	r4, r5
 8007fc6:	d101      	bne.n	8007fcc <__sfputs_r+0x12>
 8007fc8:	2000      	movs	r0, #0
 8007fca:	e007      	b.n	8007fdc <__sfputs_r+0x22>
 8007fcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fd0:	463a      	mov	r2, r7
 8007fd2:	4630      	mov	r0, r6
 8007fd4:	f7ff ffda 	bl	8007f8c <__sfputc_r>
 8007fd8:	1c43      	adds	r3, r0, #1
 8007fda:	d1f3      	bne.n	8007fc4 <__sfputs_r+0xa>
 8007fdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007fe0 <_vfiprintf_r>:
 8007fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fe4:	460d      	mov	r5, r1
 8007fe6:	b09d      	sub	sp, #116	; 0x74
 8007fe8:	4614      	mov	r4, r2
 8007fea:	4698      	mov	r8, r3
 8007fec:	4606      	mov	r6, r0
 8007fee:	b118      	cbz	r0, 8007ff8 <_vfiprintf_r+0x18>
 8007ff0:	6a03      	ldr	r3, [r0, #32]
 8007ff2:	b90b      	cbnz	r3, 8007ff8 <_vfiprintf_r+0x18>
 8007ff4:	f7ff f8c4 	bl	8007180 <__sinit>
 8007ff8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ffa:	07d9      	lsls	r1, r3, #31
 8007ffc:	d405      	bmi.n	800800a <_vfiprintf_r+0x2a>
 8007ffe:	89ab      	ldrh	r3, [r5, #12]
 8008000:	059a      	lsls	r2, r3, #22
 8008002:	d402      	bmi.n	800800a <_vfiprintf_r+0x2a>
 8008004:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008006:	f7ff f942 	bl	800728e <__retarget_lock_acquire_recursive>
 800800a:	89ab      	ldrh	r3, [r5, #12]
 800800c:	071b      	lsls	r3, r3, #28
 800800e:	d501      	bpl.n	8008014 <_vfiprintf_r+0x34>
 8008010:	692b      	ldr	r3, [r5, #16]
 8008012:	b99b      	cbnz	r3, 800803c <_vfiprintf_r+0x5c>
 8008014:	4629      	mov	r1, r5
 8008016:	4630      	mov	r0, r6
 8008018:	f000 fe5a 	bl	8008cd0 <__swsetup_r>
 800801c:	b170      	cbz	r0, 800803c <_vfiprintf_r+0x5c>
 800801e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008020:	07dc      	lsls	r4, r3, #31
 8008022:	d504      	bpl.n	800802e <_vfiprintf_r+0x4e>
 8008024:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008028:	b01d      	add	sp, #116	; 0x74
 800802a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800802e:	89ab      	ldrh	r3, [r5, #12]
 8008030:	0598      	lsls	r0, r3, #22
 8008032:	d4f7      	bmi.n	8008024 <_vfiprintf_r+0x44>
 8008034:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008036:	f7ff f92b 	bl	8007290 <__retarget_lock_release_recursive>
 800803a:	e7f3      	b.n	8008024 <_vfiprintf_r+0x44>
 800803c:	2300      	movs	r3, #0
 800803e:	9309      	str	r3, [sp, #36]	; 0x24
 8008040:	2320      	movs	r3, #32
 8008042:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008046:	f8cd 800c 	str.w	r8, [sp, #12]
 800804a:	2330      	movs	r3, #48	; 0x30
 800804c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008200 <_vfiprintf_r+0x220>
 8008050:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008054:	f04f 0901 	mov.w	r9, #1
 8008058:	4623      	mov	r3, r4
 800805a:	469a      	mov	sl, r3
 800805c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008060:	b10a      	cbz	r2, 8008066 <_vfiprintf_r+0x86>
 8008062:	2a25      	cmp	r2, #37	; 0x25
 8008064:	d1f9      	bne.n	800805a <_vfiprintf_r+0x7a>
 8008066:	ebba 0b04 	subs.w	fp, sl, r4
 800806a:	d00b      	beq.n	8008084 <_vfiprintf_r+0xa4>
 800806c:	465b      	mov	r3, fp
 800806e:	4622      	mov	r2, r4
 8008070:	4629      	mov	r1, r5
 8008072:	4630      	mov	r0, r6
 8008074:	f7ff ffa1 	bl	8007fba <__sfputs_r>
 8008078:	3001      	adds	r0, #1
 800807a:	f000 80a9 	beq.w	80081d0 <_vfiprintf_r+0x1f0>
 800807e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008080:	445a      	add	r2, fp
 8008082:	9209      	str	r2, [sp, #36]	; 0x24
 8008084:	f89a 3000 	ldrb.w	r3, [sl]
 8008088:	2b00      	cmp	r3, #0
 800808a:	f000 80a1 	beq.w	80081d0 <_vfiprintf_r+0x1f0>
 800808e:	2300      	movs	r3, #0
 8008090:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008094:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008098:	f10a 0a01 	add.w	sl, sl, #1
 800809c:	9304      	str	r3, [sp, #16]
 800809e:	9307      	str	r3, [sp, #28]
 80080a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80080a4:	931a      	str	r3, [sp, #104]	; 0x68
 80080a6:	4654      	mov	r4, sl
 80080a8:	2205      	movs	r2, #5
 80080aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080ae:	4854      	ldr	r0, [pc, #336]	; (8008200 <_vfiprintf_r+0x220>)
 80080b0:	f7f8 f8a6 	bl	8000200 <memchr>
 80080b4:	9a04      	ldr	r2, [sp, #16]
 80080b6:	b9d8      	cbnz	r0, 80080f0 <_vfiprintf_r+0x110>
 80080b8:	06d1      	lsls	r1, r2, #27
 80080ba:	bf44      	itt	mi
 80080bc:	2320      	movmi	r3, #32
 80080be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080c2:	0713      	lsls	r3, r2, #28
 80080c4:	bf44      	itt	mi
 80080c6:	232b      	movmi	r3, #43	; 0x2b
 80080c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080cc:	f89a 3000 	ldrb.w	r3, [sl]
 80080d0:	2b2a      	cmp	r3, #42	; 0x2a
 80080d2:	d015      	beq.n	8008100 <_vfiprintf_r+0x120>
 80080d4:	9a07      	ldr	r2, [sp, #28]
 80080d6:	4654      	mov	r4, sl
 80080d8:	2000      	movs	r0, #0
 80080da:	f04f 0c0a 	mov.w	ip, #10
 80080de:	4621      	mov	r1, r4
 80080e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080e4:	3b30      	subs	r3, #48	; 0x30
 80080e6:	2b09      	cmp	r3, #9
 80080e8:	d94d      	bls.n	8008186 <_vfiprintf_r+0x1a6>
 80080ea:	b1b0      	cbz	r0, 800811a <_vfiprintf_r+0x13a>
 80080ec:	9207      	str	r2, [sp, #28]
 80080ee:	e014      	b.n	800811a <_vfiprintf_r+0x13a>
 80080f0:	eba0 0308 	sub.w	r3, r0, r8
 80080f4:	fa09 f303 	lsl.w	r3, r9, r3
 80080f8:	4313      	orrs	r3, r2
 80080fa:	9304      	str	r3, [sp, #16]
 80080fc:	46a2      	mov	sl, r4
 80080fe:	e7d2      	b.n	80080a6 <_vfiprintf_r+0xc6>
 8008100:	9b03      	ldr	r3, [sp, #12]
 8008102:	1d19      	adds	r1, r3, #4
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	9103      	str	r1, [sp, #12]
 8008108:	2b00      	cmp	r3, #0
 800810a:	bfbb      	ittet	lt
 800810c:	425b      	neglt	r3, r3
 800810e:	f042 0202 	orrlt.w	r2, r2, #2
 8008112:	9307      	strge	r3, [sp, #28]
 8008114:	9307      	strlt	r3, [sp, #28]
 8008116:	bfb8      	it	lt
 8008118:	9204      	strlt	r2, [sp, #16]
 800811a:	7823      	ldrb	r3, [r4, #0]
 800811c:	2b2e      	cmp	r3, #46	; 0x2e
 800811e:	d10c      	bne.n	800813a <_vfiprintf_r+0x15a>
 8008120:	7863      	ldrb	r3, [r4, #1]
 8008122:	2b2a      	cmp	r3, #42	; 0x2a
 8008124:	d134      	bne.n	8008190 <_vfiprintf_r+0x1b0>
 8008126:	9b03      	ldr	r3, [sp, #12]
 8008128:	1d1a      	adds	r2, r3, #4
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	9203      	str	r2, [sp, #12]
 800812e:	2b00      	cmp	r3, #0
 8008130:	bfb8      	it	lt
 8008132:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008136:	3402      	adds	r4, #2
 8008138:	9305      	str	r3, [sp, #20]
 800813a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008210 <_vfiprintf_r+0x230>
 800813e:	7821      	ldrb	r1, [r4, #0]
 8008140:	2203      	movs	r2, #3
 8008142:	4650      	mov	r0, sl
 8008144:	f7f8 f85c 	bl	8000200 <memchr>
 8008148:	b138      	cbz	r0, 800815a <_vfiprintf_r+0x17a>
 800814a:	9b04      	ldr	r3, [sp, #16]
 800814c:	eba0 000a 	sub.w	r0, r0, sl
 8008150:	2240      	movs	r2, #64	; 0x40
 8008152:	4082      	lsls	r2, r0
 8008154:	4313      	orrs	r3, r2
 8008156:	3401      	adds	r4, #1
 8008158:	9304      	str	r3, [sp, #16]
 800815a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800815e:	4829      	ldr	r0, [pc, #164]	; (8008204 <_vfiprintf_r+0x224>)
 8008160:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008164:	2206      	movs	r2, #6
 8008166:	f7f8 f84b 	bl	8000200 <memchr>
 800816a:	2800      	cmp	r0, #0
 800816c:	d03f      	beq.n	80081ee <_vfiprintf_r+0x20e>
 800816e:	4b26      	ldr	r3, [pc, #152]	; (8008208 <_vfiprintf_r+0x228>)
 8008170:	bb1b      	cbnz	r3, 80081ba <_vfiprintf_r+0x1da>
 8008172:	9b03      	ldr	r3, [sp, #12]
 8008174:	3307      	adds	r3, #7
 8008176:	f023 0307 	bic.w	r3, r3, #7
 800817a:	3308      	adds	r3, #8
 800817c:	9303      	str	r3, [sp, #12]
 800817e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008180:	443b      	add	r3, r7
 8008182:	9309      	str	r3, [sp, #36]	; 0x24
 8008184:	e768      	b.n	8008058 <_vfiprintf_r+0x78>
 8008186:	fb0c 3202 	mla	r2, ip, r2, r3
 800818a:	460c      	mov	r4, r1
 800818c:	2001      	movs	r0, #1
 800818e:	e7a6      	b.n	80080de <_vfiprintf_r+0xfe>
 8008190:	2300      	movs	r3, #0
 8008192:	3401      	adds	r4, #1
 8008194:	9305      	str	r3, [sp, #20]
 8008196:	4619      	mov	r1, r3
 8008198:	f04f 0c0a 	mov.w	ip, #10
 800819c:	4620      	mov	r0, r4
 800819e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081a2:	3a30      	subs	r2, #48	; 0x30
 80081a4:	2a09      	cmp	r2, #9
 80081a6:	d903      	bls.n	80081b0 <_vfiprintf_r+0x1d0>
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d0c6      	beq.n	800813a <_vfiprintf_r+0x15a>
 80081ac:	9105      	str	r1, [sp, #20]
 80081ae:	e7c4      	b.n	800813a <_vfiprintf_r+0x15a>
 80081b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80081b4:	4604      	mov	r4, r0
 80081b6:	2301      	movs	r3, #1
 80081b8:	e7f0      	b.n	800819c <_vfiprintf_r+0x1bc>
 80081ba:	ab03      	add	r3, sp, #12
 80081bc:	9300      	str	r3, [sp, #0]
 80081be:	462a      	mov	r2, r5
 80081c0:	4b12      	ldr	r3, [pc, #72]	; (800820c <_vfiprintf_r+0x22c>)
 80081c2:	a904      	add	r1, sp, #16
 80081c4:	4630      	mov	r0, r6
 80081c6:	f7fe fb89 	bl	80068dc <_printf_float>
 80081ca:	4607      	mov	r7, r0
 80081cc:	1c78      	adds	r0, r7, #1
 80081ce:	d1d6      	bne.n	800817e <_vfiprintf_r+0x19e>
 80081d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80081d2:	07d9      	lsls	r1, r3, #31
 80081d4:	d405      	bmi.n	80081e2 <_vfiprintf_r+0x202>
 80081d6:	89ab      	ldrh	r3, [r5, #12]
 80081d8:	059a      	lsls	r2, r3, #22
 80081da:	d402      	bmi.n	80081e2 <_vfiprintf_r+0x202>
 80081dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80081de:	f7ff f857 	bl	8007290 <__retarget_lock_release_recursive>
 80081e2:	89ab      	ldrh	r3, [r5, #12]
 80081e4:	065b      	lsls	r3, r3, #25
 80081e6:	f53f af1d 	bmi.w	8008024 <_vfiprintf_r+0x44>
 80081ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 80081ec:	e71c      	b.n	8008028 <_vfiprintf_r+0x48>
 80081ee:	ab03      	add	r3, sp, #12
 80081f0:	9300      	str	r3, [sp, #0]
 80081f2:	462a      	mov	r2, r5
 80081f4:	4b05      	ldr	r3, [pc, #20]	; (800820c <_vfiprintf_r+0x22c>)
 80081f6:	a904      	add	r1, sp, #16
 80081f8:	4630      	mov	r0, r6
 80081fa:	f7fe fe13 	bl	8006e24 <_printf_i>
 80081fe:	e7e4      	b.n	80081ca <_vfiprintf_r+0x1ea>
 8008200:	08009335 	.word	0x08009335
 8008204:	0800933f 	.word	0x0800933f
 8008208:	080068dd 	.word	0x080068dd
 800820c:	08007fbb 	.word	0x08007fbb
 8008210:	0800933b 	.word	0x0800933b

08008214 <malloc>:
 8008214:	4b02      	ldr	r3, [pc, #8]	; (8008220 <malloc+0xc>)
 8008216:	4601      	mov	r1, r0
 8008218:	6818      	ldr	r0, [r3, #0]
 800821a:	f000 b823 	b.w	8008264 <_malloc_r>
 800821e:	bf00      	nop
 8008220:	2000007c 	.word	0x2000007c

08008224 <sbrk_aligned>:
 8008224:	b570      	push	{r4, r5, r6, lr}
 8008226:	4e0e      	ldr	r6, [pc, #56]	; (8008260 <sbrk_aligned+0x3c>)
 8008228:	460c      	mov	r4, r1
 800822a:	6831      	ldr	r1, [r6, #0]
 800822c:	4605      	mov	r5, r0
 800822e:	b911      	cbnz	r1, 8008236 <sbrk_aligned+0x12>
 8008230:	f000 fe92 	bl	8008f58 <_sbrk_r>
 8008234:	6030      	str	r0, [r6, #0]
 8008236:	4621      	mov	r1, r4
 8008238:	4628      	mov	r0, r5
 800823a:	f000 fe8d 	bl	8008f58 <_sbrk_r>
 800823e:	1c43      	adds	r3, r0, #1
 8008240:	d00a      	beq.n	8008258 <sbrk_aligned+0x34>
 8008242:	1cc4      	adds	r4, r0, #3
 8008244:	f024 0403 	bic.w	r4, r4, #3
 8008248:	42a0      	cmp	r0, r4
 800824a:	d007      	beq.n	800825c <sbrk_aligned+0x38>
 800824c:	1a21      	subs	r1, r4, r0
 800824e:	4628      	mov	r0, r5
 8008250:	f000 fe82 	bl	8008f58 <_sbrk_r>
 8008254:	3001      	adds	r0, #1
 8008256:	d101      	bne.n	800825c <sbrk_aligned+0x38>
 8008258:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800825c:	4620      	mov	r0, r4
 800825e:	bd70      	pop	{r4, r5, r6, pc}
 8008260:	200004fc 	.word	0x200004fc

08008264 <_malloc_r>:
 8008264:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008268:	1ccd      	adds	r5, r1, #3
 800826a:	f025 0503 	bic.w	r5, r5, #3
 800826e:	3508      	adds	r5, #8
 8008270:	2d0c      	cmp	r5, #12
 8008272:	bf38      	it	cc
 8008274:	250c      	movcc	r5, #12
 8008276:	2d00      	cmp	r5, #0
 8008278:	4607      	mov	r7, r0
 800827a:	db01      	blt.n	8008280 <_malloc_r+0x1c>
 800827c:	42a9      	cmp	r1, r5
 800827e:	d905      	bls.n	800828c <_malloc_r+0x28>
 8008280:	230c      	movs	r3, #12
 8008282:	603b      	str	r3, [r7, #0]
 8008284:	2600      	movs	r6, #0
 8008286:	4630      	mov	r0, r6
 8008288:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800828c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008360 <_malloc_r+0xfc>
 8008290:	f000 f916 	bl	80084c0 <__malloc_lock>
 8008294:	f8d8 3000 	ldr.w	r3, [r8]
 8008298:	461c      	mov	r4, r3
 800829a:	bb5c      	cbnz	r4, 80082f4 <_malloc_r+0x90>
 800829c:	4629      	mov	r1, r5
 800829e:	4638      	mov	r0, r7
 80082a0:	f7ff ffc0 	bl	8008224 <sbrk_aligned>
 80082a4:	1c43      	adds	r3, r0, #1
 80082a6:	4604      	mov	r4, r0
 80082a8:	d155      	bne.n	8008356 <_malloc_r+0xf2>
 80082aa:	f8d8 4000 	ldr.w	r4, [r8]
 80082ae:	4626      	mov	r6, r4
 80082b0:	2e00      	cmp	r6, #0
 80082b2:	d145      	bne.n	8008340 <_malloc_r+0xdc>
 80082b4:	2c00      	cmp	r4, #0
 80082b6:	d048      	beq.n	800834a <_malloc_r+0xe6>
 80082b8:	6823      	ldr	r3, [r4, #0]
 80082ba:	4631      	mov	r1, r6
 80082bc:	4638      	mov	r0, r7
 80082be:	eb04 0903 	add.w	r9, r4, r3
 80082c2:	f000 fe49 	bl	8008f58 <_sbrk_r>
 80082c6:	4581      	cmp	r9, r0
 80082c8:	d13f      	bne.n	800834a <_malloc_r+0xe6>
 80082ca:	6821      	ldr	r1, [r4, #0]
 80082cc:	1a6d      	subs	r5, r5, r1
 80082ce:	4629      	mov	r1, r5
 80082d0:	4638      	mov	r0, r7
 80082d2:	f7ff ffa7 	bl	8008224 <sbrk_aligned>
 80082d6:	3001      	adds	r0, #1
 80082d8:	d037      	beq.n	800834a <_malloc_r+0xe6>
 80082da:	6823      	ldr	r3, [r4, #0]
 80082dc:	442b      	add	r3, r5
 80082de:	6023      	str	r3, [r4, #0]
 80082e0:	f8d8 3000 	ldr.w	r3, [r8]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d038      	beq.n	800835a <_malloc_r+0xf6>
 80082e8:	685a      	ldr	r2, [r3, #4]
 80082ea:	42a2      	cmp	r2, r4
 80082ec:	d12b      	bne.n	8008346 <_malloc_r+0xe2>
 80082ee:	2200      	movs	r2, #0
 80082f0:	605a      	str	r2, [r3, #4]
 80082f2:	e00f      	b.n	8008314 <_malloc_r+0xb0>
 80082f4:	6822      	ldr	r2, [r4, #0]
 80082f6:	1b52      	subs	r2, r2, r5
 80082f8:	d41f      	bmi.n	800833a <_malloc_r+0xd6>
 80082fa:	2a0b      	cmp	r2, #11
 80082fc:	d917      	bls.n	800832e <_malloc_r+0xca>
 80082fe:	1961      	adds	r1, r4, r5
 8008300:	42a3      	cmp	r3, r4
 8008302:	6025      	str	r5, [r4, #0]
 8008304:	bf18      	it	ne
 8008306:	6059      	strne	r1, [r3, #4]
 8008308:	6863      	ldr	r3, [r4, #4]
 800830a:	bf08      	it	eq
 800830c:	f8c8 1000 	streq.w	r1, [r8]
 8008310:	5162      	str	r2, [r4, r5]
 8008312:	604b      	str	r3, [r1, #4]
 8008314:	4638      	mov	r0, r7
 8008316:	f104 060b 	add.w	r6, r4, #11
 800831a:	f000 f8d7 	bl	80084cc <__malloc_unlock>
 800831e:	f026 0607 	bic.w	r6, r6, #7
 8008322:	1d23      	adds	r3, r4, #4
 8008324:	1af2      	subs	r2, r6, r3
 8008326:	d0ae      	beq.n	8008286 <_malloc_r+0x22>
 8008328:	1b9b      	subs	r3, r3, r6
 800832a:	50a3      	str	r3, [r4, r2]
 800832c:	e7ab      	b.n	8008286 <_malloc_r+0x22>
 800832e:	42a3      	cmp	r3, r4
 8008330:	6862      	ldr	r2, [r4, #4]
 8008332:	d1dd      	bne.n	80082f0 <_malloc_r+0x8c>
 8008334:	f8c8 2000 	str.w	r2, [r8]
 8008338:	e7ec      	b.n	8008314 <_malloc_r+0xb0>
 800833a:	4623      	mov	r3, r4
 800833c:	6864      	ldr	r4, [r4, #4]
 800833e:	e7ac      	b.n	800829a <_malloc_r+0x36>
 8008340:	4634      	mov	r4, r6
 8008342:	6876      	ldr	r6, [r6, #4]
 8008344:	e7b4      	b.n	80082b0 <_malloc_r+0x4c>
 8008346:	4613      	mov	r3, r2
 8008348:	e7cc      	b.n	80082e4 <_malloc_r+0x80>
 800834a:	230c      	movs	r3, #12
 800834c:	603b      	str	r3, [r7, #0]
 800834e:	4638      	mov	r0, r7
 8008350:	f000 f8bc 	bl	80084cc <__malloc_unlock>
 8008354:	e797      	b.n	8008286 <_malloc_r+0x22>
 8008356:	6025      	str	r5, [r4, #0]
 8008358:	e7dc      	b.n	8008314 <_malloc_r+0xb0>
 800835a:	605b      	str	r3, [r3, #4]
 800835c:	deff      	udf	#255	; 0xff
 800835e:	bf00      	nop
 8008360:	200004f8 	.word	0x200004f8

08008364 <__sflush_r>:
 8008364:	898a      	ldrh	r2, [r1, #12]
 8008366:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800836a:	4605      	mov	r5, r0
 800836c:	0710      	lsls	r0, r2, #28
 800836e:	460c      	mov	r4, r1
 8008370:	d458      	bmi.n	8008424 <__sflush_r+0xc0>
 8008372:	684b      	ldr	r3, [r1, #4]
 8008374:	2b00      	cmp	r3, #0
 8008376:	dc05      	bgt.n	8008384 <__sflush_r+0x20>
 8008378:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800837a:	2b00      	cmp	r3, #0
 800837c:	dc02      	bgt.n	8008384 <__sflush_r+0x20>
 800837e:	2000      	movs	r0, #0
 8008380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008384:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008386:	2e00      	cmp	r6, #0
 8008388:	d0f9      	beq.n	800837e <__sflush_r+0x1a>
 800838a:	2300      	movs	r3, #0
 800838c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008390:	682f      	ldr	r7, [r5, #0]
 8008392:	6a21      	ldr	r1, [r4, #32]
 8008394:	602b      	str	r3, [r5, #0]
 8008396:	d032      	beq.n	80083fe <__sflush_r+0x9a>
 8008398:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800839a:	89a3      	ldrh	r3, [r4, #12]
 800839c:	075a      	lsls	r2, r3, #29
 800839e:	d505      	bpl.n	80083ac <__sflush_r+0x48>
 80083a0:	6863      	ldr	r3, [r4, #4]
 80083a2:	1ac0      	subs	r0, r0, r3
 80083a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80083a6:	b10b      	cbz	r3, 80083ac <__sflush_r+0x48>
 80083a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80083aa:	1ac0      	subs	r0, r0, r3
 80083ac:	2300      	movs	r3, #0
 80083ae:	4602      	mov	r2, r0
 80083b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80083b2:	6a21      	ldr	r1, [r4, #32]
 80083b4:	4628      	mov	r0, r5
 80083b6:	47b0      	blx	r6
 80083b8:	1c43      	adds	r3, r0, #1
 80083ba:	89a3      	ldrh	r3, [r4, #12]
 80083bc:	d106      	bne.n	80083cc <__sflush_r+0x68>
 80083be:	6829      	ldr	r1, [r5, #0]
 80083c0:	291d      	cmp	r1, #29
 80083c2:	d82b      	bhi.n	800841c <__sflush_r+0xb8>
 80083c4:	4a29      	ldr	r2, [pc, #164]	; (800846c <__sflush_r+0x108>)
 80083c6:	410a      	asrs	r2, r1
 80083c8:	07d6      	lsls	r6, r2, #31
 80083ca:	d427      	bmi.n	800841c <__sflush_r+0xb8>
 80083cc:	2200      	movs	r2, #0
 80083ce:	6062      	str	r2, [r4, #4]
 80083d0:	04d9      	lsls	r1, r3, #19
 80083d2:	6922      	ldr	r2, [r4, #16]
 80083d4:	6022      	str	r2, [r4, #0]
 80083d6:	d504      	bpl.n	80083e2 <__sflush_r+0x7e>
 80083d8:	1c42      	adds	r2, r0, #1
 80083da:	d101      	bne.n	80083e0 <__sflush_r+0x7c>
 80083dc:	682b      	ldr	r3, [r5, #0]
 80083de:	b903      	cbnz	r3, 80083e2 <__sflush_r+0x7e>
 80083e0:	6560      	str	r0, [r4, #84]	; 0x54
 80083e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80083e4:	602f      	str	r7, [r5, #0]
 80083e6:	2900      	cmp	r1, #0
 80083e8:	d0c9      	beq.n	800837e <__sflush_r+0x1a>
 80083ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80083ee:	4299      	cmp	r1, r3
 80083f0:	d002      	beq.n	80083f8 <__sflush_r+0x94>
 80083f2:	4628      	mov	r0, r5
 80083f4:	f000 fe14 	bl	8009020 <_free_r>
 80083f8:	2000      	movs	r0, #0
 80083fa:	6360      	str	r0, [r4, #52]	; 0x34
 80083fc:	e7c0      	b.n	8008380 <__sflush_r+0x1c>
 80083fe:	2301      	movs	r3, #1
 8008400:	4628      	mov	r0, r5
 8008402:	47b0      	blx	r6
 8008404:	1c41      	adds	r1, r0, #1
 8008406:	d1c8      	bne.n	800839a <__sflush_r+0x36>
 8008408:	682b      	ldr	r3, [r5, #0]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d0c5      	beq.n	800839a <__sflush_r+0x36>
 800840e:	2b1d      	cmp	r3, #29
 8008410:	d001      	beq.n	8008416 <__sflush_r+0xb2>
 8008412:	2b16      	cmp	r3, #22
 8008414:	d101      	bne.n	800841a <__sflush_r+0xb6>
 8008416:	602f      	str	r7, [r5, #0]
 8008418:	e7b1      	b.n	800837e <__sflush_r+0x1a>
 800841a:	89a3      	ldrh	r3, [r4, #12]
 800841c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008420:	81a3      	strh	r3, [r4, #12]
 8008422:	e7ad      	b.n	8008380 <__sflush_r+0x1c>
 8008424:	690f      	ldr	r7, [r1, #16]
 8008426:	2f00      	cmp	r7, #0
 8008428:	d0a9      	beq.n	800837e <__sflush_r+0x1a>
 800842a:	0793      	lsls	r3, r2, #30
 800842c:	680e      	ldr	r6, [r1, #0]
 800842e:	bf08      	it	eq
 8008430:	694b      	ldreq	r3, [r1, #20]
 8008432:	600f      	str	r7, [r1, #0]
 8008434:	bf18      	it	ne
 8008436:	2300      	movne	r3, #0
 8008438:	eba6 0807 	sub.w	r8, r6, r7
 800843c:	608b      	str	r3, [r1, #8]
 800843e:	f1b8 0f00 	cmp.w	r8, #0
 8008442:	dd9c      	ble.n	800837e <__sflush_r+0x1a>
 8008444:	6a21      	ldr	r1, [r4, #32]
 8008446:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008448:	4643      	mov	r3, r8
 800844a:	463a      	mov	r2, r7
 800844c:	4628      	mov	r0, r5
 800844e:	47b0      	blx	r6
 8008450:	2800      	cmp	r0, #0
 8008452:	dc06      	bgt.n	8008462 <__sflush_r+0xfe>
 8008454:	89a3      	ldrh	r3, [r4, #12]
 8008456:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800845a:	81a3      	strh	r3, [r4, #12]
 800845c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008460:	e78e      	b.n	8008380 <__sflush_r+0x1c>
 8008462:	4407      	add	r7, r0
 8008464:	eba8 0800 	sub.w	r8, r8, r0
 8008468:	e7e9      	b.n	800843e <__sflush_r+0xda>
 800846a:	bf00      	nop
 800846c:	dfbffffe 	.word	0xdfbffffe

08008470 <_fflush_r>:
 8008470:	b538      	push	{r3, r4, r5, lr}
 8008472:	690b      	ldr	r3, [r1, #16]
 8008474:	4605      	mov	r5, r0
 8008476:	460c      	mov	r4, r1
 8008478:	b913      	cbnz	r3, 8008480 <_fflush_r+0x10>
 800847a:	2500      	movs	r5, #0
 800847c:	4628      	mov	r0, r5
 800847e:	bd38      	pop	{r3, r4, r5, pc}
 8008480:	b118      	cbz	r0, 800848a <_fflush_r+0x1a>
 8008482:	6a03      	ldr	r3, [r0, #32]
 8008484:	b90b      	cbnz	r3, 800848a <_fflush_r+0x1a>
 8008486:	f7fe fe7b 	bl	8007180 <__sinit>
 800848a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d0f3      	beq.n	800847a <_fflush_r+0xa>
 8008492:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008494:	07d0      	lsls	r0, r2, #31
 8008496:	d404      	bmi.n	80084a2 <_fflush_r+0x32>
 8008498:	0599      	lsls	r1, r3, #22
 800849a:	d402      	bmi.n	80084a2 <_fflush_r+0x32>
 800849c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800849e:	f7fe fef6 	bl	800728e <__retarget_lock_acquire_recursive>
 80084a2:	4628      	mov	r0, r5
 80084a4:	4621      	mov	r1, r4
 80084a6:	f7ff ff5d 	bl	8008364 <__sflush_r>
 80084aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80084ac:	07da      	lsls	r2, r3, #31
 80084ae:	4605      	mov	r5, r0
 80084b0:	d4e4      	bmi.n	800847c <_fflush_r+0xc>
 80084b2:	89a3      	ldrh	r3, [r4, #12]
 80084b4:	059b      	lsls	r3, r3, #22
 80084b6:	d4e1      	bmi.n	800847c <_fflush_r+0xc>
 80084b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80084ba:	f7fe fee9 	bl	8007290 <__retarget_lock_release_recursive>
 80084be:	e7dd      	b.n	800847c <_fflush_r+0xc>

080084c0 <__malloc_lock>:
 80084c0:	4801      	ldr	r0, [pc, #4]	; (80084c8 <__malloc_lock+0x8>)
 80084c2:	f7fe bee4 	b.w	800728e <__retarget_lock_acquire_recursive>
 80084c6:	bf00      	nop
 80084c8:	200004f4 	.word	0x200004f4

080084cc <__malloc_unlock>:
 80084cc:	4801      	ldr	r0, [pc, #4]	; (80084d4 <__malloc_unlock+0x8>)
 80084ce:	f7fe bedf 	b.w	8007290 <__retarget_lock_release_recursive>
 80084d2:	bf00      	nop
 80084d4:	200004f4 	.word	0x200004f4

080084d8 <_Balloc>:
 80084d8:	b570      	push	{r4, r5, r6, lr}
 80084da:	69c6      	ldr	r6, [r0, #28]
 80084dc:	4604      	mov	r4, r0
 80084de:	460d      	mov	r5, r1
 80084e0:	b976      	cbnz	r6, 8008500 <_Balloc+0x28>
 80084e2:	2010      	movs	r0, #16
 80084e4:	f7ff fe96 	bl	8008214 <malloc>
 80084e8:	4602      	mov	r2, r0
 80084ea:	61e0      	str	r0, [r4, #28]
 80084ec:	b920      	cbnz	r0, 80084f8 <_Balloc+0x20>
 80084ee:	4b18      	ldr	r3, [pc, #96]	; (8008550 <_Balloc+0x78>)
 80084f0:	4818      	ldr	r0, [pc, #96]	; (8008554 <_Balloc+0x7c>)
 80084f2:	216b      	movs	r1, #107	; 0x6b
 80084f4:	f000 fd60 	bl	8008fb8 <__assert_func>
 80084f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80084fc:	6006      	str	r6, [r0, #0]
 80084fe:	60c6      	str	r6, [r0, #12]
 8008500:	69e6      	ldr	r6, [r4, #28]
 8008502:	68f3      	ldr	r3, [r6, #12]
 8008504:	b183      	cbz	r3, 8008528 <_Balloc+0x50>
 8008506:	69e3      	ldr	r3, [r4, #28]
 8008508:	68db      	ldr	r3, [r3, #12]
 800850a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800850e:	b9b8      	cbnz	r0, 8008540 <_Balloc+0x68>
 8008510:	2101      	movs	r1, #1
 8008512:	fa01 f605 	lsl.w	r6, r1, r5
 8008516:	1d72      	adds	r2, r6, #5
 8008518:	0092      	lsls	r2, r2, #2
 800851a:	4620      	mov	r0, r4
 800851c:	f000 fd6a 	bl	8008ff4 <_calloc_r>
 8008520:	b160      	cbz	r0, 800853c <_Balloc+0x64>
 8008522:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008526:	e00e      	b.n	8008546 <_Balloc+0x6e>
 8008528:	2221      	movs	r2, #33	; 0x21
 800852a:	2104      	movs	r1, #4
 800852c:	4620      	mov	r0, r4
 800852e:	f000 fd61 	bl	8008ff4 <_calloc_r>
 8008532:	69e3      	ldr	r3, [r4, #28]
 8008534:	60f0      	str	r0, [r6, #12]
 8008536:	68db      	ldr	r3, [r3, #12]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d1e4      	bne.n	8008506 <_Balloc+0x2e>
 800853c:	2000      	movs	r0, #0
 800853e:	bd70      	pop	{r4, r5, r6, pc}
 8008540:	6802      	ldr	r2, [r0, #0]
 8008542:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008546:	2300      	movs	r3, #0
 8008548:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800854c:	e7f7      	b.n	800853e <_Balloc+0x66>
 800854e:	bf00      	nop
 8008550:	080092b5 	.word	0x080092b5
 8008554:	08009346 	.word	0x08009346

08008558 <_Bfree>:
 8008558:	b570      	push	{r4, r5, r6, lr}
 800855a:	69c6      	ldr	r6, [r0, #28]
 800855c:	4605      	mov	r5, r0
 800855e:	460c      	mov	r4, r1
 8008560:	b976      	cbnz	r6, 8008580 <_Bfree+0x28>
 8008562:	2010      	movs	r0, #16
 8008564:	f7ff fe56 	bl	8008214 <malloc>
 8008568:	4602      	mov	r2, r0
 800856a:	61e8      	str	r0, [r5, #28]
 800856c:	b920      	cbnz	r0, 8008578 <_Bfree+0x20>
 800856e:	4b09      	ldr	r3, [pc, #36]	; (8008594 <_Bfree+0x3c>)
 8008570:	4809      	ldr	r0, [pc, #36]	; (8008598 <_Bfree+0x40>)
 8008572:	218f      	movs	r1, #143	; 0x8f
 8008574:	f000 fd20 	bl	8008fb8 <__assert_func>
 8008578:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800857c:	6006      	str	r6, [r0, #0]
 800857e:	60c6      	str	r6, [r0, #12]
 8008580:	b13c      	cbz	r4, 8008592 <_Bfree+0x3a>
 8008582:	69eb      	ldr	r3, [r5, #28]
 8008584:	6862      	ldr	r2, [r4, #4]
 8008586:	68db      	ldr	r3, [r3, #12]
 8008588:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800858c:	6021      	str	r1, [r4, #0]
 800858e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008592:	bd70      	pop	{r4, r5, r6, pc}
 8008594:	080092b5 	.word	0x080092b5
 8008598:	08009346 	.word	0x08009346

0800859c <__multadd>:
 800859c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085a0:	690d      	ldr	r5, [r1, #16]
 80085a2:	4607      	mov	r7, r0
 80085a4:	460c      	mov	r4, r1
 80085a6:	461e      	mov	r6, r3
 80085a8:	f101 0c14 	add.w	ip, r1, #20
 80085ac:	2000      	movs	r0, #0
 80085ae:	f8dc 3000 	ldr.w	r3, [ip]
 80085b2:	b299      	uxth	r1, r3
 80085b4:	fb02 6101 	mla	r1, r2, r1, r6
 80085b8:	0c1e      	lsrs	r6, r3, #16
 80085ba:	0c0b      	lsrs	r3, r1, #16
 80085bc:	fb02 3306 	mla	r3, r2, r6, r3
 80085c0:	b289      	uxth	r1, r1
 80085c2:	3001      	adds	r0, #1
 80085c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80085c8:	4285      	cmp	r5, r0
 80085ca:	f84c 1b04 	str.w	r1, [ip], #4
 80085ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80085d2:	dcec      	bgt.n	80085ae <__multadd+0x12>
 80085d4:	b30e      	cbz	r6, 800861a <__multadd+0x7e>
 80085d6:	68a3      	ldr	r3, [r4, #8]
 80085d8:	42ab      	cmp	r3, r5
 80085da:	dc19      	bgt.n	8008610 <__multadd+0x74>
 80085dc:	6861      	ldr	r1, [r4, #4]
 80085de:	4638      	mov	r0, r7
 80085e0:	3101      	adds	r1, #1
 80085e2:	f7ff ff79 	bl	80084d8 <_Balloc>
 80085e6:	4680      	mov	r8, r0
 80085e8:	b928      	cbnz	r0, 80085f6 <__multadd+0x5a>
 80085ea:	4602      	mov	r2, r0
 80085ec:	4b0c      	ldr	r3, [pc, #48]	; (8008620 <__multadd+0x84>)
 80085ee:	480d      	ldr	r0, [pc, #52]	; (8008624 <__multadd+0x88>)
 80085f0:	21ba      	movs	r1, #186	; 0xba
 80085f2:	f000 fce1 	bl	8008fb8 <__assert_func>
 80085f6:	6922      	ldr	r2, [r4, #16]
 80085f8:	3202      	adds	r2, #2
 80085fa:	f104 010c 	add.w	r1, r4, #12
 80085fe:	0092      	lsls	r2, r2, #2
 8008600:	300c      	adds	r0, #12
 8008602:	f000 fccb 	bl	8008f9c <memcpy>
 8008606:	4621      	mov	r1, r4
 8008608:	4638      	mov	r0, r7
 800860a:	f7ff ffa5 	bl	8008558 <_Bfree>
 800860e:	4644      	mov	r4, r8
 8008610:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008614:	3501      	adds	r5, #1
 8008616:	615e      	str	r6, [r3, #20]
 8008618:	6125      	str	r5, [r4, #16]
 800861a:	4620      	mov	r0, r4
 800861c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008620:	08009324 	.word	0x08009324
 8008624:	08009346 	.word	0x08009346

08008628 <__hi0bits>:
 8008628:	0c03      	lsrs	r3, r0, #16
 800862a:	041b      	lsls	r3, r3, #16
 800862c:	b9d3      	cbnz	r3, 8008664 <__hi0bits+0x3c>
 800862e:	0400      	lsls	r0, r0, #16
 8008630:	2310      	movs	r3, #16
 8008632:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008636:	bf04      	itt	eq
 8008638:	0200      	lsleq	r0, r0, #8
 800863a:	3308      	addeq	r3, #8
 800863c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008640:	bf04      	itt	eq
 8008642:	0100      	lsleq	r0, r0, #4
 8008644:	3304      	addeq	r3, #4
 8008646:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800864a:	bf04      	itt	eq
 800864c:	0080      	lsleq	r0, r0, #2
 800864e:	3302      	addeq	r3, #2
 8008650:	2800      	cmp	r0, #0
 8008652:	db05      	blt.n	8008660 <__hi0bits+0x38>
 8008654:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008658:	f103 0301 	add.w	r3, r3, #1
 800865c:	bf08      	it	eq
 800865e:	2320      	moveq	r3, #32
 8008660:	4618      	mov	r0, r3
 8008662:	4770      	bx	lr
 8008664:	2300      	movs	r3, #0
 8008666:	e7e4      	b.n	8008632 <__hi0bits+0xa>

08008668 <__lo0bits>:
 8008668:	6803      	ldr	r3, [r0, #0]
 800866a:	f013 0207 	ands.w	r2, r3, #7
 800866e:	d00c      	beq.n	800868a <__lo0bits+0x22>
 8008670:	07d9      	lsls	r1, r3, #31
 8008672:	d422      	bmi.n	80086ba <__lo0bits+0x52>
 8008674:	079a      	lsls	r2, r3, #30
 8008676:	bf49      	itett	mi
 8008678:	085b      	lsrmi	r3, r3, #1
 800867a:	089b      	lsrpl	r3, r3, #2
 800867c:	6003      	strmi	r3, [r0, #0]
 800867e:	2201      	movmi	r2, #1
 8008680:	bf5c      	itt	pl
 8008682:	6003      	strpl	r3, [r0, #0]
 8008684:	2202      	movpl	r2, #2
 8008686:	4610      	mov	r0, r2
 8008688:	4770      	bx	lr
 800868a:	b299      	uxth	r1, r3
 800868c:	b909      	cbnz	r1, 8008692 <__lo0bits+0x2a>
 800868e:	0c1b      	lsrs	r3, r3, #16
 8008690:	2210      	movs	r2, #16
 8008692:	b2d9      	uxtb	r1, r3
 8008694:	b909      	cbnz	r1, 800869a <__lo0bits+0x32>
 8008696:	3208      	adds	r2, #8
 8008698:	0a1b      	lsrs	r3, r3, #8
 800869a:	0719      	lsls	r1, r3, #28
 800869c:	bf04      	itt	eq
 800869e:	091b      	lsreq	r3, r3, #4
 80086a0:	3204      	addeq	r2, #4
 80086a2:	0799      	lsls	r1, r3, #30
 80086a4:	bf04      	itt	eq
 80086a6:	089b      	lsreq	r3, r3, #2
 80086a8:	3202      	addeq	r2, #2
 80086aa:	07d9      	lsls	r1, r3, #31
 80086ac:	d403      	bmi.n	80086b6 <__lo0bits+0x4e>
 80086ae:	085b      	lsrs	r3, r3, #1
 80086b0:	f102 0201 	add.w	r2, r2, #1
 80086b4:	d003      	beq.n	80086be <__lo0bits+0x56>
 80086b6:	6003      	str	r3, [r0, #0]
 80086b8:	e7e5      	b.n	8008686 <__lo0bits+0x1e>
 80086ba:	2200      	movs	r2, #0
 80086bc:	e7e3      	b.n	8008686 <__lo0bits+0x1e>
 80086be:	2220      	movs	r2, #32
 80086c0:	e7e1      	b.n	8008686 <__lo0bits+0x1e>
	...

080086c4 <__i2b>:
 80086c4:	b510      	push	{r4, lr}
 80086c6:	460c      	mov	r4, r1
 80086c8:	2101      	movs	r1, #1
 80086ca:	f7ff ff05 	bl	80084d8 <_Balloc>
 80086ce:	4602      	mov	r2, r0
 80086d0:	b928      	cbnz	r0, 80086de <__i2b+0x1a>
 80086d2:	4b05      	ldr	r3, [pc, #20]	; (80086e8 <__i2b+0x24>)
 80086d4:	4805      	ldr	r0, [pc, #20]	; (80086ec <__i2b+0x28>)
 80086d6:	f240 1145 	movw	r1, #325	; 0x145
 80086da:	f000 fc6d 	bl	8008fb8 <__assert_func>
 80086de:	2301      	movs	r3, #1
 80086e0:	6144      	str	r4, [r0, #20]
 80086e2:	6103      	str	r3, [r0, #16]
 80086e4:	bd10      	pop	{r4, pc}
 80086e6:	bf00      	nop
 80086e8:	08009324 	.word	0x08009324
 80086ec:	08009346 	.word	0x08009346

080086f0 <__multiply>:
 80086f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086f4:	4691      	mov	r9, r2
 80086f6:	690a      	ldr	r2, [r1, #16]
 80086f8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80086fc:	429a      	cmp	r2, r3
 80086fe:	bfb8      	it	lt
 8008700:	460b      	movlt	r3, r1
 8008702:	460c      	mov	r4, r1
 8008704:	bfbc      	itt	lt
 8008706:	464c      	movlt	r4, r9
 8008708:	4699      	movlt	r9, r3
 800870a:	6927      	ldr	r7, [r4, #16]
 800870c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008710:	68a3      	ldr	r3, [r4, #8]
 8008712:	6861      	ldr	r1, [r4, #4]
 8008714:	eb07 060a 	add.w	r6, r7, sl
 8008718:	42b3      	cmp	r3, r6
 800871a:	b085      	sub	sp, #20
 800871c:	bfb8      	it	lt
 800871e:	3101      	addlt	r1, #1
 8008720:	f7ff feda 	bl	80084d8 <_Balloc>
 8008724:	b930      	cbnz	r0, 8008734 <__multiply+0x44>
 8008726:	4602      	mov	r2, r0
 8008728:	4b44      	ldr	r3, [pc, #272]	; (800883c <__multiply+0x14c>)
 800872a:	4845      	ldr	r0, [pc, #276]	; (8008840 <__multiply+0x150>)
 800872c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008730:	f000 fc42 	bl	8008fb8 <__assert_func>
 8008734:	f100 0514 	add.w	r5, r0, #20
 8008738:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800873c:	462b      	mov	r3, r5
 800873e:	2200      	movs	r2, #0
 8008740:	4543      	cmp	r3, r8
 8008742:	d321      	bcc.n	8008788 <__multiply+0x98>
 8008744:	f104 0314 	add.w	r3, r4, #20
 8008748:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800874c:	f109 0314 	add.w	r3, r9, #20
 8008750:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008754:	9202      	str	r2, [sp, #8]
 8008756:	1b3a      	subs	r2, r7, r4
 8008758:	3a15      	subs	r2, #21
 800875a:	f022 0203 	bic.w	r2, r2, #3
 800875e:	3204      	adds	r2, #4
 8008760:	f104 0115 	add.w	r1, r4, #21
 8008764:	428f      	cmp	r7, r1
 8008766:	bf38      	it	cc
 8008768:	2204      	movcc	r2, #4
 800876a:	9201      	str	r2, [sp, #4]
 800876c:	9a02      	ldr	r2, [sp, #8]
 800876e:	9303      	str	r3, [sp, #12]
 8008770:	429a      	cmp	r2, r3
 8008772:	d80c      	bhi.n	800878e <__multiply+0x9e>
 8008774:	2e00      	cmp	r6, #0
 8008776:	dd03      	ble.n	8008780 <__multiply+0x90>
 8008778:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800877c:	2b00      	cmp	r3, #0
 800877e:	d05b      	beq.n	8008838 <__multiply+0x148>
 8008780:	6106      	str	r6, [r0, #16]
 8008782:	b005      	add	sp, #20
 8008784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008788:	f843 2b04 	str.w	r2, [r3], #4
 800878c:	e7d8      	b.n	8008740 <__multiply+0x50>
 800878e:	f8b3 a000 	ldrh.w	sl, [r3]
 8008792:	f1ba 0f00 	cmp.w	sl, #0
 8008796:	d024      	beq.n	80087e2 <__multiply+0xf2>
 8008798:	f104 0e14 	add.w	lr, r4, #20
 800879c:	46a9      	mov	r9, r5
 800879e:	f04f 0c00 	mov.w	ip, #0
 80087a2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80087a6:	f8d9 1000 	ldr.w	r1, [r9]
 80087aa:	fa1f fb82 	uxth.w	fp, r2
 80087ae:	b289      	uxth	r1, r1
 80087b0:	fb0a 110b 	mla	r1, sl, fp, r1
 80087b4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80087b8:	f8d9 2000 	ldr.w	r2, [r9]
 80087bc:	4461      	add	r1, ip
 80087be:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80087c2:	fb0a c20b 	mla	r2, sl, fp, ip
 80087c6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80087ca:	b289      	uxth	r1, r1
 80087cc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80087d0:	4577      	cmp	r7, lr
 80087d2:	f849 1b04 	str.w	r1, [r9], #4
 80087d6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80087da:	d8e2      	bhi.n	80087a2 <__multiply+0xb2>
 80087dc:	9a01      	ldr	r2, [sp, #4]
 80087de:	f845 c002 	str.w	ip, [r5, r2]
 80087e2:	9a03      	ldr	r2, [sp, #12]
 80087e4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80087e8:	3304      	adds	r3, #4
 80087ea:	f1b9 0f00 	cmp.w	r9, #0
 80087ee:	d021      	beq.n	8008834 <__multiply+0x144>
 80087f0:	6829      	ldr	r1, [r5, #0]
 80087f2:	f104 0c14 	add.w	ip, r4, #20
 80087f6:	46ae      	mov	lr, r5
 80087f8:	f04f 0a00 	mov.w	sl, #0
 80087fc:	f8bc b000 	ldrh.w	fp, [ip]
 8008800:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008804:	fb09 220b 	mla	r2, r9, fp, r2
 8008808:	4452      	add	r2, sl
 800880a:	b289      	uxth	r1, r1
 800880c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008810:	f84e 1b04 	str.w	r1, [lr], #4
 8008814:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008818:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800881c:	f8be 1000 	ldrh.w	r1, [lr]
 8008820:	fb09 110a 	mla	r1, r9, sl, r1
 8008824:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008828:	4567      	cmp	r7, ip
 800882a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800882e:	d8e5      	bhi.n	80087fc <__multiply+0x10c>
 8008830:	9a01      	ldr	r2, [sp, #4]
 8008832:	50a9      	str	r1, [r5, r2]
 8008834:	3504      	adds	r5, #4
 8008836:	e799      	b.n	800876c <__multiply+0x7c>
 8008838:	3e01      	subs	r6, #1
 800883a:	e79b      	b.n	8008774 <__multiply+0x84>
 800883c:	08009324 	.word	0x08009324
 8008840:	08009346 	.word	0x08009346

08008844 <__pow5mult>:
 8008844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008848:	4615      	mov	r5, r2
 800884a:	f012 0203 	ands.w	r2, r2, #3
 800884e:	4606      	mov	r6, r0
 8008850:	460f      	mov	r7, r1
 8008852:	d007      	beq.n	8008864 <__pow5mult+0x20>
 8008854:	4c25      	ldr	r4, [pc, #148]	; (80088ec <__pow5mult+0xa8>)
 8008856:	3a01      	subs	r2, #1
 8008858:	2300      	movs	r3, #0
 800885a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800885e:	f7ff fe9d 	bl	800859c <__multadd>
 8008862:	4607      	mov	r7, r0
 8008864:	10ad      	asrs	r5, r5, #2
 8008866:	d03d      	beq.n	80088e4 <__pow5mult+0xa0>
 8008868:	69f4      	ldr	r4, [r6, #28]
 800886a:	b97c      	cbnz	r4, 800888c <__pow5mult+0x48>
 800886c:	2010      	movs	r0, #16
 800886e:	f7ff fcd1 	bl	8008214 <malloc>
 8008872:	4602      	mov	r2, r0
 8008874:	61f0      	str	r0, [r6, #28]
 8008876:	b928      	cbnz	r0, 8008884 <__pow5mult+0x40>
 8008878:	4b1d      	ldr	r3, [pc, #116]	; (80088f0 <__pow5mult+0xac>)
 800887a:	481e      	ldr	r0, [pc, #120]	; (80088f4 <__pow5mult+0xb0>)
 800887c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008880:	f000 fb9a 	bl	8008fb8 <__assert_func>
 8008884:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008888:	6004      	str	r4, [r0, #0]
 800888a:	60c4      	str	r4, [r0, #12]
 800888c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008890:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008894:	b94c      	cbnz	r4, 80088aa <__pow5mult+0x66>
 8008896:	f240 2171 	movw	r1, #625	; 0x271
 800889a:	4630      	mov	r0, r6
 800889c:	f7ff ff12 	bl	80086c4 <__i2b>
 80088a0:	2300      	movs	r3, #0
 80088a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80088a6:	4604      	mov	r4, r0
 80088a8:	6003      	str	r3, [r0, #0]
 80088aa:	f04f 0900 	mov.w	r9, #0
 80088ae:	07eb      	lsls	r3, r5, #31
 80088b0:	d50a      	bpl.n	80088c8 <__pow5mult+0x84>
 80088b2:	4639      	mov	r1, r7
 80088b4:	4622      	mov	r2, r4
 80088b6:	4630      	mov	r0, r6
 80088b8:	f7ff ff1a 	bl	80086f0 <__multiply>
 80088bc:	4639      	mov	r1, r7
 80088be:	4680      	mov	r8, r0
 80088c0:	4630      	mov	r0, r6
 80088c2:	f7ff fe49 	bl	8008558 <_Bfree>
 80088c6:	4647      	mov	r7, r8
 80088c8:	106d      	asrs	r5, r5, #1
 80088ca:	d00b      	beq.n	80088e4 <__pow5mult+0xa0>
 80088cc:	6820      	ldr	r0, [r4, #0]
 80088ce:	b938      	cbnz	r0, 80088e0 <__pow5mult+0x9c>
 80088d0:	4622      	mov	r2, r4
 80088d2:	4621      	mov	r1, r4
 80088d4:	4630      	mov	r0, r6
 80088d6:	f7ff ff0b 	bl	80086f0 <__multiply>
 80088da:	6020      	str	r0, [r4, #0]
 80088dc:	f8c0 9000 	str.w	r9, [r0]
 80088e0:	4604      	mov	r4, r0
 80088e2:	e7e4      	b.n	80088ae <__pow5mult+0x6a>
 80088e4:	4638      	mov	r0, r7
 80088e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088ea:	bf00      	nop
 80088ec:	08009490 	.word	0x08009490
 80088f0:	080092b5 	.word	0x080092b5
 80088f4:	08009346 	.word	0x08009346

080088f8 <__lshift>:
 80088f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088fc:	460c      	mov	r4, r1
 80088fe:	6849      	ldr	r1, [r1, #4]
 8008900:	6923      	ldr	r3, [r4, #16]
 8008902:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008906:	68a3      	ldr	r3, [r4, #8]
 8008908:	4607      	mov	r7, r0
 800890a:	4691      	mov	r9, r2
 800890c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008910:	f108 0601 	add.w	r6, r8, #1
 8008914:	42b3      	cmp	r3, r6
 8008916:	db0b      	blt.n	8008930 <__lshift+0x38>
 8008918:	4638      	mov	r0, r7
 800891a:	f7ff fddd 	bl	80084d8 <_Balloc>
 800891e:	4605      	mov	r5, r0
 8008920:	b948      	cbnz	r0, 8008936 <__lshift+0x3e>
 8008922:	4602      	mov	r2, r0
 8008924:	4b28      	ldr	r3, [pc, #160]	; (80089c8 <__lshift+0xd0>)
 8008926:	4829      	ldr	r0, [pc, #164]	; (80089cc <__lshift+0xd4>)
 8008928:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800892c:	f000 fb44 	bl	8008fb8 <__assert_func>
 8008930:	3101      	adds	r1, #1
 8008932:	005b      	lsls	r3, r3, #1
 8008934:	e7ee      	b.n	8008914 <__lshift+0x1c>
 8008936:	2300      	movs	r3, #0
 8008938:	f100 0114 	add.w	r1, r0, #20
 800893c:	f100 0210 	add.w	r2, r0, #16
 8008940:	4618      	mov	r0, r3
 8008942:	4553      	cmp	r3, sl
 8008944:	db33      	blt.n	80089ae <__lshift+0xb6>
 8008946:	6920      	ldr	r0, [r4, #16]
 8008948:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800894c:	f104 0314 	add.w	r3, r4, #20
 8008950:	f019 091f 	ands.w	r9, r9, #31
 8008954:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008958:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800895c:	d02b      	beq.n	80089b6 <__lshift+0xbe>
 800895e:	f1c9 0e20 	rsb	lr, r9, #32
 8008962:	468a      	mov	sl, r1
 8008964:	2200      	movs	r2, #0
 8008966:	6818      	ldr	r0, [r3, #0]
 8008968:	fa00 f009 	lsl.w	r0, r0, r9
 800896c:	4310      	orrs	r0, r2
 800896e:	f84a 0b04 	str.w	r0, [sl], #4
 8008972:	f853 2b04 	ldr.w	r2, [r3], #4
 8008976:	459c      	cmp	ip, r3
 8008978:	fa22 f20e 	lsr.w	r2, r2, lr
 800897c:	d8f3      	bhi.n	8008966 <__lshift+0x6e>
 800897e:	ebac 0304 	sub.w	r3, ip, r4
 8008982:	3b15      	subs	r3, #21
 8008984:	f023 0303 	bic.w	r3, r3, #3
 8008988:	3304      	adds	r3, #4
 800898a:	f104 0015 	add.w	r0, r4, #21
 800898e:	4584      	cmp	ip, r0
 8008990:	bf38      	it	cc
 8008992:	2304      	movcc	r3, #4
 8008994:	50ca      	str	r2, [r1, r3]
 8008996:	b10a      	cbz	r2, 800899c <__lshift+0xa4>
 8008998:	f108 0602 	add.w	r6, r8, #2
 800899c:	3e01      	subs	r6, #1
 800899e:	4638      	mov	r0, r7
 80089a0:	612e      	str	r6, [r5, #16]
 80089a2:	4621      	mov	r1, r4
 80089a4:	f7ff fdd8 	bl	8008558 <_Bfree>
 80089a8:	4628      	mov	r0, r5
 80089aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80089b2:	3301      	adds	r3, #1
 80089b4:	e7c5      	b.n	8008942 <__lshift+0x4a>
 80089b6:	3904      	subs	r1, #4
 80089b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80089bc:	f841 2f04 	str.w	r2, [r1, #4]!
 80089c0:	459c      	cmp	ip, r3
 80089c2:	d8f9      	bhi.n	80089b8 <__lshift+0xc0>
 80089c4:	e7ea      	b.n	800899c <__lshift+0xa4>
 80089c6:	bf00      	nop
 80089c8:	08009324 	.word	0x08009324
 80089cc:	08009346 	.word	0x08009346

080089d0 <__mcmp>:
 80089d0:	b530      	push	{r4, r5, lr}
 80089d2:	6902      	ldr	r2, [r0, #16]
 80089d4:	690c      	ldr	r4, [r1, #16]
 80089d6:	1b12      	subs	r2, r2, r4
 80089d8:	d10e      	bne.n	80089f8 <__mcmp+0x28>
 80089da:	f100 0314 	add.w	r3, r0, #20
 80089de:	3114      	adds	r1, #20
 80089e0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80089e4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80089e8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80089ec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80089f0:	42a5      	cmp	r5, r4
 80089f2:	d003      	beq.n	80089fc <__mcmp+0x2c>
 80089f4:	d305      	bcc.n	8008a02 <__mcmp+0x32>
 80089f6:	2201      	movs	r2, #1
 80089f8:	4610      	mov	r0, r2
 80089fa:	bd30      	pop	{r4, r5, pc}
 80089fc:	4283      	cmp	r3, r0
 80089fe:	d3f3      	bcc.n	80089e8 <__mcmp+0x18>
 8008a00:	e7fa      	b.n	80089f8 <__mcmp+0x28>
 8008a02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008a06:	e7f7      	b.n	80089f8 <__mcmp+0x28>

08008a08 <__mdiff>:
 8008a08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a0c:	460c      	mov	r4, r1
 8008a0e:	4606      	mov	r6, r0
 8008a10:	4611      	mov	r1, r2
 8008a12:	4620      	mov	r0, r4
 8008a14:	4690      	mov	r8, r2
 8008a16:	f7ff ffdb 	bl	80089d0 <__mcmp>
 8008a1a:	1e05      	subs	r5, r0, #0
 8008a1c:	d110      	bne.n	8008a40 <__mdiff+0x38>
 8008a1e:	4629      	mov	r1, r5
 8008a20:	4630      	mov	r0, r6
 8008a22:	f7ff fd59 	bl	80084d8 <_Balloc>
 8008a26:	b930      	cbnz	r0, 8008a36 <__mdiff+0x2e>
 8008a28:	4b3a      	ldr	r3, [pc, #232]	; (8008b14 <__mdiff+0x10c>)
 8008a2a:	4602      	mov	r2, r0
 8008a2c:	f240 2137 	movw	r1, #567	; 0x237
 8008a30:	4839      	ldr	r0, [pc, #228]	; (8008b18 <__mdiff+0x110>)
 8008a32:	f000 fac1 	bl	8008fb8 <__assert_func>
 8008a36:	2301      	movs	r3, #1
 8008a38:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008a3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a40:	bfa4      	itt	ge
 8008a42:	4643      	movge	r3, r8
 8008a44:	46a0      	movge	r8, r4
 8008a46:	4630      	mov	r0, r6
 8008a48:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008a4c:	bfa6      	itte	ge
 8008a4e:	461c      	movge	r4, r3
 8008a50:	2500      	movge	r5, #0
 8008a52:	2501      	movlt	r5, #1
 8008a54:	f7ff fd40 	bl	80084d8 <_Balloc>
 8008a58:	b920      	cbnz	r0, 8008a64 <__mdiff+0x5c>
 8008a5a:	4b2e      	ldr	r3, [pc, #184]	; (8008b14 <__mdiff+0x10c>)
 8008a5c:	4602      	mov	r2, r0
 8008a5e:	f240 2145 	movw	r1, #581	; 0x245
 8008a62:	e7e5      	b.n	8008a30 <__mdiff+0x28>
 8008a64:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008a68:	6926      	ldr	r6, [r4, #16]
 8008a6a:	60c5      	str	r5, [r0, #12]
 8008a6c:	f104 0914 	add.w	r9, r4, #20
 8008a70:	f108 0514 	add.w	r5, r8, #20
 8008a74:	f100 0e14 	add.w	lr, r0, #20
 8008a78:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008a7c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008a80:	f108 0210 	add.w	r2, r8, #16
 8008a84:	46f2      	mov	sl, lr
 8008a86:	2100      	movs	r1, #0
 8008a88:	f859 3b04 	ldr.w	r3, [r9], #4
 8008a8c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008a90:	fa11 f88b 	uxtah	r8, r1, fp
 8008a94:	b299      	uxth	r1, r3
 8008a96:	0c1b      	lsrs	r3, r3, #16
 8008a98:	eba8 0801 	sub.w	r8, r8, r1
 8008a9c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008aa0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008aa4:	fa1f f888 	uxth.w	r8, r8
 8008aa8:	1419      	asrs	r1, r3, #16
 8008aaa:	454e      	cmp	r6, r9
 8008aac:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008ab0:	f84a 3b04 	str.w	r3, [sl], #4
 8008ab4:	d8e8      	bhi.n	8008a88 <__mdiff+0x80>
 8008ab6:	1b33      	subs	r3, r6, r4
 8008ab8:	3b15      	subs	r3, #21
 8008aba:	f023 0303 	bic.w	r3, r3, #3
 8008abe:	3304      	adds	r3, #4
 8008ac0:	3415      	adds	r4, #21
 8008ac2:	42a6      	cmp	r6, r4
 8008ac4:	bf38      	it	cc
 8008ac6:	2304      	movcc	r3, #4
 8008ac8:	441d      	add	r5, r3
 8008aca:	4473      	add	r3, lr
 8008acc:	469e      	mov	lr, r3
 8008ace:	462e      	mov	r6, r5
 8008ad0:	4566      	cmp	r6, ip
 8008ad2:	d30e      	bcc.n	8008af2 <__mdiff+0xea>
 8008ad4:	f10c 0203 	add.w	r2, ip, #3
 8008ad8:	1b52      	subs	r2, r2, r5
 8008ada:	f022 0203 	bic.w	r2, r2, #3
 8008ade:	3d03      	subs	r5, #3
 8008ae0:	45ac      	cmp	ip, r5
 8008ae2:	bf38      	it	cc
 8008ae4:	2200      	movcc	r2, #0
 8008ae6:	4413      	add	r3, r2
 8008ae8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008aec:	b17a      	cbz	r2, 8008b0e <__mdiff+0x106>
 8008aee:	6107      	str	r7, [r0, #16]
 8008af0:	e7a4      	b.n	8008a3c <__mdiff+0x34>
 8008af2:	f856 8b04 	ldr.w	r8, [r6], #4
 8008af6:	fa11 f288 	uxtah	r2, r1, r8
 8008afa:	1414      	asrs	r4, r2, #16
 8008afc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008b00:	b292      	uxth	r2, r2
 8008b02:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008b06:	f84e 2b04 	str.w	r2, [lr], #4
 8008b0a:	1421      	asrs	r1, r4, #16
 8008b0c:	e7e0      	b.n	8008ad0 <__mdiff+0xc8>
 8008b0e:	3f01      	subs	r7, #1
 8008b10:	e7ea      	b.n	8008ae8 <__mdiff+0xe0>
 8008b12:	bf00      	nop
 8008b14:	08009324 	.word	0x08009324
 8008b18:	08009346 	.word	0x08009346

08008b1c <__d2b>:
 8008b1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008b20:	460f      	mov	r7, r1
 8008b22:	2101      	movs	r1, #1
 8008b24:	ec59 8b10 	vmov	r8, r9, d0
 8008b28:	4616      	mov	r6, r2
 8008b2a:	f7ff fcd5 	bl	80084d8 <_Balloc>
 8008b2e:	4604      	mov	r4, r0
 8008b30:	b930      	cbnz	r0, 8008b40 <__d2b+0x24>
 8008b32:	4602      	mov	r2, r0
 8008b34:	4b24      	ldr	r3, [pc, #144]	; (8008bc8 <__d2b+0xac>)
 8008b36:	4825      	ldr	r0, [pc, #148]	; (8008bcc <__d2b+0xb0>)
 8008b38:	f240 310f 	movw	r1, #783	; 0x30f
 8008b3c:	f000 fa3c 	bl	8008fb8 <__assert_func>
 8008b40:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008b44:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008b48:	bb2d      	cbnz	r5, 8008b96 <__d2b+0x7a>
 8008b4a:	9301      	str	r3, [sp, #4]
 8008b4c:	f1b8 0300 	subs.w	r3, r8, #0
 8008b50:	d026      	beq.n	8008ba0 <__d2b+0x84>
 8008b52:	4668      	mov	r0, sp
 8008b54:	9300      	str	r3, [sp, #0]
 8008b56:	f7ff fd87 	bl	8008668 <__lo0bits>
 8008b5a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008b5e:	b1e8      	cbz	r0, 8008b9c <__d2b+0x80>
 8008b60:	f1c0 0320 	rsb	r3, r0, #32
 8008b64:	fa02 f303 	lsl.w	r3, r2, r3
 8008b68:	430b      	orrs	r3, r1
 8008b6a:	40c2      	lsrs	r2, r0
 8008b6c:	6163      	str	r3, [r4, #20]
 8008b6e:	9201      	str	r2, [sp, #4]
 8008b70:	9b01      	ldr	r3, [sp, #4]
 8008b72:	61a3      	str	r3, [r4, #24]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	bf14      	ite	ne
 8008b78:	2202      	movne	r2, #2
 8008b7a:	2201      	moveq	r2, #1
 8008b7c:	6122      	str	r2, [r4, #16]
 8008b7e:	b1bd      	cbz	r5, 8008bb0 <__d2b+0x94>
 8008b80:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008b84:	4405      	add	r5, r0
 8008b86:	603d      	str	r5, [r7, #0]
 8008b88:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008b8c:	6030      	str	r0, [r6, #0]
 8008b8e:	4620      	mov	r0, r4
 8008b90:	b003      	add	sp, #12
 8008b92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008b9a:	e7d6      	b.n	8008b4a <__d2b+0x2e>
 8008b9c:	6161      	str	r1, [r4, #20]
 8008b9e:	e7e7      	b.n	8008b70 <__d2b+0x54>
 8008ba0:	a801      	add	r0, sp, #4
 8008ba2:	f7ff fd61 	bl	8008668 <__lo0bits>
 8008ba6:	9b01      	ldr	r3, [sp, #4]
 8008ba8:	6163      	str	r3, [r4, #20]
 8008baa:	3020      	adds	r0, #32
 8008bac:	2201      	movs	r2, #1
 8008bae:	e7e5      	b.n	8008b7c <__d2b+0x60>
 8008bb0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008bb4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008bb8:	6038      	str	r0, [r7, #0]
 8008bba:	6918      	ldr	r0, [r3, #16]
 8008bbc:	f7ff fd34 	bl	8008628 <__hi0bits>
 8008bc0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008bc4:	e7e2      	b.n	8008b8c <__d2b+0x70>
 8008bc6:	bf00      	nop
 8008bc8:	08009324 	.word	0x08009324
 8008bcc:	08009346 	.word	0x08009346

08008bd0 <__sread>:
 8008bd0:	b510      	push	{r4, lr}
 8008bd2:	460c      	mov	r4, r1
 8008bd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bd8:	f000 f9ac 	bl	8008f34 <_read_r>
 8008bdc:	2800      	cmp	r0, #0
 8008bde:	bfab      	itete	ge
 8008be0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008be2:	89a3      	ldrhlt	r3, [r4, #12]
 8008be4:	181b      	addge	r3, r3, r0
 8008be6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008bea:	bfac      	ite	ge
 8008bec:	6563      	strge	r3, [r4, #84]	; 0x54
 8008bee:	81a3      	strhlt	r3, [r4, #12]
 8008bf0:	bd10      	pop	{r4, pc}

08008bf2 <__swrite>:
 8008bf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bf6:	461f      	mov	r7, r3
 8008bf8:	898b      	ldrh	r3, [r1, #12]
 8008bfa:	05db      	lsls	r3, r3, #23
 8008bfc:	4605      	mov	r5, r0
 8008bfe:	460c      	mov	r4, r1
 8008c00:	4616      	mov	r6, r2
 8008c02:	d505      	bpl.n	8008c10 <__swrite+0x1e>
 8008c04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c08:	2302      	movs	r3, #2
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	f000 f980 	bl	8008f10 <_lseek_r>
 8008c10:	89a3      	ldrh	r3, [r4, #12]
 8008c12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c16:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c1a:	81a3      	strh	r3, [r4, #12]
 8008c1c:	4632      	mov	r2, r6
 8008c1e:	463b      	mov	r3, r7
 8008c20:	4628      	mov	r0, r5
 8008c22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c26:	f000 b9a7 	b.w	8008f78 <_write_r>

08008c2a <__sseek>:
 8008c2a:	b510      	push	{r4, lr}
 8008c2c:	460c      	mov	r4, r1
 8008c2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c32:	f000 f96d 	bl	8008f10 <_lseek_r>
 8008c36:	1c43      	adds	r3, r0, #1
 8008c38:	89a3      	ldrh	r3, [r4, #12]
 8008c3a:	bf15      	itete	ne
 8008c3c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008c3e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008c42:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008c46:	81a3      	strheq	r3, [r4, #12]
 8008c48:	bf18      	it	ne
 8008c4a:	81a3      	strhne	r3, [r4, #12]
 8008c4c:	bd10      	pop	{r4, pc}

08008c4e <__sclose>:
 8008c4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c52:	f000 b92b 	b.w	8008eac <_close_r>

08008c56 <__swbuf_r>:
 8008c56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c58:	460e      	mov	r6, r1
 8008c5a:	4614      	mov	r4, r2
 8008c5c:	4605      	mov	r5, r0
 8008c5e:	b118      	cbz	r0, 8008c68 <__swbuf_r+0x12>
 8008c60:	6a03      	ldr	r3, [r0, #32]
 8008c62:	b90b      	cbnz	r3, 8008c68 <__swbuf_r+0x12>
 8008c64:	f7fe fa8c 	bl	8007180 <__sinit>
 8008c68:	69a3      	ldr	r3, [r4, #24]
 8008c6a:	60a3      	str	r3, [r4, #8]
 8008c6c:	89a3      	ldrh	r3, [r4, #12]
 8008c6e:	071a      	lsls	r2, r3, #28
 8008c70:	d525      	bpl.n	8008cbe <__swbuf_r+0x68>
 8008c72:	6923      	ldr	r3, [r4, #16]
 8008c74:	b31b      	cbz	r3, 8008cbe <__swbuf_r+0x68>
 8008c76:	6823      	ldr	r3, [r4, #0]
 8008c78:	6922      	ldr	r2, [r4, #16]
 8008c7a:	1a98      	subs	r0, r3, r2
 8008c7c:	6963      	ldr	r3, [r4, #20]
 8008c7e:	b2f6      	uxtb	r6, r6
 8008c80:	4283      	cmp	r3, r0
 8008c82:	4637      	mov	r7, r6
 8008c84:	dc04      	bgt.n	8008c90 <__swbuf_r+0x3a>
 8008c86:	4621      	mov	r1, r4
 8008c88:	4628      	mov	r0, r5
 8008c8a:	f7ff fbf1 	bl	8008470 <_fflush_r>
 8008c8e:	b9e0      	cbnz	r0, 8008cca <__swbuf_r+0x74>
 8008c90:	68a3      	ldr	r3, [r4, #8]
 8008c92:	3b01      	subs	r3, #1
 8008c94:	60a3      	str	r3, [r4, #8]
 8008c96:	6823      	ldr	r3, [r4, #0]
 8008c98:	1c5a      	adds	r2, r3, #1
 8008c9a:	6022      	str	r2, [r4, #0]
 8008c9c:	701e      	strb	r6, [r3, #0]
 8008c9e:	6962      	ldr	r2, [r4, #20]
 8008ca0:	1c43      	adds	r3, r0, #1
 8008ca2:	429a      	cmp	r2, r3
 8008ca4:	d004      	beq.n	8008cb0 <__swbuf_r+0x5a>
 8008ca6:	89a3      	ldrh	r3, [r4, #12]
 8008ca8:	07db      	lsls	r3, r3, #31
 8008caa:	d506      	bpl.n	8008cba <__swbuf_r+0x64>
 8008cac:	2e0a      	cmp	r6, #10
 8008cae:	d104      	bne.n	8008cba <__swbuf_r+0x64>
 8008cb0:	4621      	mov	r1, r4
 8008cb2:	4628      	mov	r0, r5
 8008cb4:	f7ff fbdc 	bl	8008470 <_fflush_r>
 8008cb8:	b938      	cbnz	r0, 8008cca <__swbuf_r+0x74>
 8008cba:	4638      	mov	r0, r7
 8008cbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cbe:	4621      	mov	r1, r4
 8008cc0:	4628      	mov	r0, r5
 8008cc2:	f000 f805 	bl	8008cd0 <__swsetup_r>
 8008cc6:	2800      	cmp	r0, #0
 8008cc8:	d0d5      	beq.n	8008c76 <__swbuf_r+0x20>
 8008cca:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008cce:	e7f4      	b.n	8008cba <__swbuf_r+0x64>

08008cd0 <__swsetup_r>:
 8008cd0:	b538      	push	{r3, r4, r5, lr}
 8008cd2:	4b2a      	ldr	r3, [pc, #168]	; (8008d7c <__swsetup_r+0xac>)
 8008cd4:	4605      	mov	r5, r0
 8008cd6:	6818      	ldr	r0, [r3, #0]
 8008cd8:	460c      	mov	r4, r1
 8008cda:	b118      	cbz	r0, 8008ce4 <__swsetup_r+0x14>
 8008cdc:	6a03      	ldr	r3, [r0, #32]
 8008cde:	b90b      	cbnz	r3, 8008ce4 <__swsetup_r+0x14>
 8008ce0:	f7fe fa4e 	bl	8007180 <__sinit>
 8008ce4:	89a3      	ldrh	r3, [r4, #12]
 8008ce6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008cea:	0718      	lsls	r0, r3, #28
 8008cec:	d422      	bmi.n	8008d34 <__swsetup_r+0x64>
 8008cee:	06d9      	lsls	r1, r3, #27
 8008cf0:	d407      	bmi.n	8008d02 <__swsetup_r+0x32>
 8008cf2:	2309      	movs	r3, #9
 8008cf4:	602b      	str	r3, [r5, #0]
 8008cf6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008cfa:	81a3      	strh	r3, [r4, #12]
 8008cfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d00:	e034      	b.n	8008d6c <__swsetup_r+0x9c>
 8008d02:	0758      	lsls	r0, r3, #29
 8008d04:	d512      	bpl.n	8008d2c <__swsetup_r+0x5c>
 8008d06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d08:	b141      	cbz	r1, 8008d1c <__swsetup_r+0x4c>
 8008d0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d0e:	4299      	cmp	r1, r3
 8008d10:	d002      	beq.n	8008d18 <__swsetup_r+0x48>
 8008d12:	4628      	mov	r0, r5
 8008d14:	f000 f984 	bl	8009020 <_free_r>
 8008d18:	2300      	movs	r3, #0
 8008d1a:	6363      	str	r3, [r4, #52]	; 0x34
 8008d1c:	89a3      	ldrh	r3, [r4, #12]
 8008d1e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008d22:	81a3      	strh	r3, [r4, #12]
 8008d24:	2300      	movs	r3, #0
 8008d26:	6063      	str	r3, [r4, #4]
 8008d28:	6923      	ldr	r3, [r4, #16]
 8008d2a:	6023      	str	r3, [r4, #0]
 8008d2c:	89a3      	ldrh	r3, [r4, #12]
 8008d2e:	f043 0308 	orr.w	r3, r3, #8
 8008d32:	81a3      	strh	r3, [r4, #12]
 8008d34:	6923      	ldr	r3, [r4, #16]
 8008d36:	b94b      	cbnz	r3, 8008d4c <__swsetup_r+0x7c>
 8008d38:	89a3      	ldrh	r3, [r4, #12]
 8008d3a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008d3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008d42:	d003      	beq.n	8008d4c <__swsetup_r+0x7c>
 8008d44:	4621      	mov	r1, r4
 8008d46:	4628      	mov	r0, r5
 8008d48:	f000 f840 	bl	8008dcc <__smakebuf_r>
 8008d4c:	89a0      	ldrh	r0, [r4, #12]
 8008d4e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008d52:	f010 0301 	ands.w	r3, r0, #1
 8008d56:	d00a      	beq.n	8008d6e <__swsetup_r+0x9e>
 8008d58:	2300      	movs	r3, #0
 8008d5a:	60a3      	str	r3, [r4, #8]
 8008d5c:	6963      	ldr	r3, [r4, #20]
 8008d5e:	425b      	negs	r3, r3
 8008d60:	61a3      	str	r3, [r4, #24]
 8008d62:	6923      	ldr	r3, [r4, #16]
 8008d64:	b943      	cbnz	r3, 8008d78 <__swsetup_r+0xa8>
 8008d66:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008d6a:	d1c4      	bne.n	8008cf6 <__swsetup_r+0x26>
 8008d6c:	bd38      	pop	{r3, r4, r5, pc}
 8008d6e:	0781      	lsls	r1, r0, #30
 8008d70:	bf58      	it	pl
 8008d72:	6963      	ldrpl	r3, [r4, #20]
 8008d74:	60a3      	str	r3, [r4, #8]
 8008d76:	e7f4      	b.n	8008d62 <__swsetup_r+0x92>
 8008d78:	2000      	movs	r0, #0
 8008d7a:	e7f7      	b.n	8008d6c <__swsetup_r+0x9c>
 8008d7c:	2000007c 	.word	0x2000007c

08008d80 <__swhatbuf_r>:
 8008d80:	b570      	push	{r4, r5, r6, lr}
 8008d82:	460c      	mov	r4, r1
 8008d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d88:	2900      	cmp	r1, #0
 8008d8a:	b096      	sub	sp, #88	; 0x58
 8008d8c:	4615      	mov	r5, r2
 8008d8e:	461e      	mov	r6, r3
 8008d90:	da0d      	bge.n	8008dae <__swhatbuf_r+0x2e>
 8008d92:	89a3      	ldrh	r3, [r4, #12]
 8008d94:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008d98:	f04f 0100 	mov.w	r1, #0
 8008d9c:	bf0c      	ite	eq
 8008d9e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008da2:	2340      	movne	r3, #64	; 0x40
 8008da4:	2000      	movs	r0, #0
 8008da6:	6031      	str	r1, [r6, #0]
 8008da8:	602b      	str	r3, [r5, #0]
 8008daa:	b016      	add	sp, #88	; 0x58
 8008dac:	bd70      	pop	{r4, r5, r6, pc}
 8008dae:	466a      	mov	r2, sp
 8008db0:	f000 f88c 	bl	8008ecc <_fstat_r>
 8008db4:	2800      	cmp	r0, #0
 8008db6:	dbec      	blt.n	8008d92 <__swhatbuf_r+0x12>
 8008db8:	9901      	ldr	r1, [sp, #4]
 8008dba:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008dbe:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008dc2:	4259      	negs	r1, r3
 8008dc4:	4159      	adcs	r1, r3
 8008dc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008dca:	e7eb      	b.n	8008da4 <__swhatbuf_r+0x24>

08008dcc <__smakebuf_r>:
 8008dcc:	898b      	ldrh	r3, [r1, #12]
 8008dce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008dd0:	079d      	lsls	r5, r3, #30
 8008dd2:	4606      	mov	r6, r0
 8008dd4:	460c      	mov	r4, r1
 8008dd6:	d507      	bpl.n	8008de8 <__smakebuf_r+0x1c>
 8008dd8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008ddc:	6023      	str	r3, [r4, #0]
 8008dde:	6123      	str	r3, [r4, #16]
 8008de0:	2301      	movs	r3, #1
 8008de2:	6163      	str	r3, [r4, #20]
 8008de4:	b002      	add	sp, #8
 8008de6:	bd70      	pop	{r4, r5, r6, pc}
 8008de8:	ab01      	add	r3, sp, #4
 8008dea:	466a      	mov	r2, sp
 8008dec:	f7ff ffc8 	bl	8008d80 <__swhatbuf_r>
 8008df0:	9900      	ldr	r1, [sp, #0]
 8008df2:	4605      	mov	r5, r0
 8008df4:	4630      	mov	r0, r6
 8008df6:	f7ff fa35 	bl	8008264 <_malloc_r>
 8008dfa:	b948      	cbnz	r0, 8008e10 <__smakebuf_r+0x44>
 8008dfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e00:	059a      	lsls	r2, r3, #22
 8008e02:	d4ef      	bmi.n	8008de4 <__smakebuf_r+0x18>
 8008e04:	f023 0303 	bic.w	r3, r3, #3
 8008e08:	f043 0302 	orr.w	r3, r3, #2
 8008e0c:	81a3      	strh	r3, [r4, #12]
 8008e0e:	e7e3      	b.n	8008dd8 <__smakebuf_r+0xc>
 8008e10:	89a3      	ldrh	r3, [r4, #12]
 8008e12:	6020      	str	r0, [r4, #0]
 8008e14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e18:	81a3      	strh	r3, [r4, #12]
 8008e1a:	9b00      	ldr	r3, [sp, #0]
 8008e1c:	6163      	str	r3, [r4, #20]
 8008e1e:	9b01      	ldr	r3, [sp, #4]
 8008e20:	6120      	str	r0, [r4, #16]
 8008e22:	b15b      	cbz	r3, 8008e3c <__smakebuf_r+0x70>
 8008e24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e28:	4630      	mov	r0, r6
 8008e2a:	f000 f861 	bl	8008ef0 <_isatty_r>
 8008e2e:	b128      	cbz	r0, 8008e3c <__smakebuf_r+0x70>
 8008e30:	89a3      	ldrh	r3, [r4, #12]
 8008e32:	f023 0303 	bic.w	r3, r3, #3
 8008e36:	f043 0301 	orr.w	r3, r3, #1
 8008e3a:	81a3      	strh	r3, [r4, #12]
 8008e3c:	89a3      	ldrh	r3, [r4, #12]
 8008e3e:	431d      	orrs	r5, r3
 8008e40:	81a5      	strh	r5, [r4, #12]
 8008e42:	e7cf      	b.n	8008de4 <__smakebuf_r+0x18>

08008e44 <_putc_r>:
 8008e44:	b570      	push	{r4, r5, r6, lr}
 8008e46:	460d      	mov	r5, r1
 8008e48:	4614      	mov	r4, r2
 8008e4a:	4606      	mov	r6, r0
 8008e4c:	b118      	cbz	r0, 8008e56 <_putc_r+0x12>
 8008e4e:	6a03      	ldr	r3, [r0, #32]
 8008e50:	b90b      	cbnz	r3, 8008e56 <_putc_r+0x12>
 8008e52:	f7fe f995 	bl	8007180 <__sinit>
 8008e56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e58:	07d8      	lsls	r0, r3, #31
 8008e5a:	d405      	bmi.n	8008e68 <_putc_r+0x24>
 8008e5c:	89a3      	ldrh	r3, [r4, #12]
 8008e5e:	0599      	lsls	r1, r3, #22
 8008e60:	d402      	bmi.n	8008e68 <_putc_r+0x24>
 8008e62:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e64:	f7fe fa13 	bl	800728e <__retarget_lock_acquire_recursive>
 8008e68:	68a3      	ldr	r3, [r4, #8]
 8008e6a:	3b01      	subs	r3, #1
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	60a3      	str	r3, [r4, #8]
 8008e70:	da05      	bge.n	8008e7e <_putc_r+0x3a>
 8008e72:	69a2      	ldr	r2, [r4, #24]
 8008e74:	4293      	cmp	r3, r2
 8008e76:	db12      	blt.n	8008e9e <_putc_r+0x5a>
 8008e78:	b2eb      	uxtb	r3, r5
 8008e7a:	2b0a      	cmp	r3, #10
 8008e7c:	d00f      	beq.n	8008e9e <_putc_r+0x5a>
 8008e7e:	6823      	ldr	r3, [r4, #0]
 8008e80:	1c5a      	adds	r2, r3, #1
 8008e82:	6022      	str	r2, [r4, #0]
 8008e84:	701d      	strb	r5, [r3, #0]
 8008e86:	b2ed      	uxtb	r5, r5
 8008e88:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e8a:	07da      	lsls	r2, r3, #31
 8008e8c:	d405      	bmi.n	8008e9a <_putc_r+0x56>
 8008e8e:	89a3      	ldrh	r3, [r4, #12]
 8008e90:	059b      	lsls	r3, r3, #22
 8008e92:	d402      	bmi.n	8008e9a <_putc_r+0x56>
 8008e94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e96:	f7fe f9fb 	bl	8007290 <__retarget_lock_release_recursive>
 8008e9a:	4628      	mov	r0, r5
 8008e9c:	bd70      	pop	{r4, r5, r6, pc}
 8008e9e:	4629      	mov	r1, r5
 8008ea0:	4622      	mov	r2, r4
 8008ea2:	4630      	mov	r0, r6
 8008ea4:	f7ff fed7 	bl	8008c56 <__swbuf_r>
 8008ea8:	4605      	mov	r5, r0
 8008eaa:	e7ed      	b.n	8008e88 <_putc_r+0x44>

08008eac <_close_r>:
 8008eac:	b538      	push	{r3, r4, r5, lr}
 8008eae:	4d06      	ldr	r5, [pc, #24]	; (8008ec8 <_close_r+0x1c>)
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	4604      	mov	r4, r0
 8008eb4:	4608      	mov	r0, r1
 8008eb6:	602b      	str	r3, [r5, #0]
 8008eb8:	f7f8 fd9d 	bl	80019f6 <_close>
 8008ebc:	1c43      	adds	r3, r0, #1
 8008ebe:	d102      	bne.n	8008ec6 <_close_r+0x1a>
 8008ec0:	682b      	ldr	r3, [r5, #0]
 8008ec2:	b103      	cbz	r3, 8008ec6 <_close_r+0x1a>
 8008ec4:	6023      	str	r3, [r4, #0]
 8008ec6:	bd38      	pop	{r3, r4, r5, pc}
 8008ec8:	20000500 	.word	0x20000500

08008ecc <_fstat_r>:
 8008ecc:	b538      	push	{r3, r4, r5, lr}
 8008ece:	4d07      	ldr	r5, [pc, #28]	; (8008eec <_fstat_r+0x20>)
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	4604      	mov	r4, r0
 8008ed4:	4608      	mov	r0, r1
 8008ed6:	4611      	mov	r1, r2
 8008ed8:	602b      	str	r3, [r5, #0]
 8008eda:	f7f8 fd98 	bl	8001a0e <_fstat>
 8008ede:	1c43      	adds	r3, r0, #1
 8008ee0:	d102      	bne.n	8008ee8 <_fstat_r+0x1c>
 8008ee2:	682b      	ldr	r3, [r5, #0]
 8008ee4:	b103      	cbz	r3, 8008ee8 <_fstat_r+0x1c>
 8008ee6:	6023      	str	r3, [r4, #0]
 8008ee8:	bd38      	pop	{r3, r4, r5, pc}
 8008eea:	bf00      	nop
 8008eec:	20000500 	.word	0x20000500

08008ef0 <_isatty_r>:
 8008ef0:	b538      	push	{r3, r4, r5, lr}
 8008ef2:	4d06      	ldr	r5, [pc, #24]	; (8008f0c <_isatty_r+0x1c>)
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	4604      	mov	r4, r0
 8008ef8:	4608      	mov	r0, r1
 8008efa:	602b      	str	r3, [r5, #0]
 8008efc:	f7f8 fd97 	bl	8001a2e <_isatty>
 8008f00:	1c43      	adds	r3, r0, #1
 8008f02:	d102      	bne.n	8008f0a <_isatty_r+0x1a>
 8008f04:	682b      	ldr	r3, [r5, #0]
 8008f06:	b103      	cbz	r3, 8008f0a <_isatty_r+0x1a>
 8008f08:	6023      	str	r3, [r4, #0]
 8008f0a:	bd38      	pop	{r3, r4, r5, pc}
 8008f0c:	20000500 	.word	0x20000500

08008f10 <_lseek_r>:
 8008f10:	b538      	push	{r3, r4, r5, lr}
 8008f12:	4d07      	ldr	r5, [pc, #28]	; (8008f30 <_lseek_r+0x20>)
 8008f14:	4604      	mov	r4, r0
 8008f16:	4608      	mov	r0, r1
 8008f18:	4611      	mov	r1, r2
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	602a      	str	r2, [r5, #0]
 8008f1e:	461a      	mov	r2, r3
 8008f20:	f7f8 fd90 	bl	8001a44 <_lseek>
 8008f24:	1c43      	adds	r3, r0, #1
 8008f26:	d102      	bne.n	8008f2e <_lseek_r+0x1e>
 8008f28:	682b      	ldr	r3, [r5, #0]
 8008f2a:	b103      	cbz	r3, 8008f2e <_lseek_r+0x1e>
 8008f2c:	6023      	str	r3, [r4, #0]
 8008f2e:	bd38      	pop	{r3, r4, r5, pc}
 8008f30:	20000500 	.word	0x20000500

08008f34 <_read_r>:
 8008f34:	b538      	push	{r3, r4, r5, lr}
 8008f36:	4d07      	ldr	r5, [pc, #28]	; (8008f54 <_read_r+0x20>)
 8008f38:	4604      	mov	r4, r0
 8008f3a:	4608      	mov	r0, r1
 8008f3c:	4611      	mov	r1, r2
 8008f3e:	2200      	movs	r2, #0
 8008f40:	602a      	str	r2, [r5, #0]
 8008f42:	461a      	mov	r2, r3
 8008f44:	f7f8 fd1e 	bl	8001984 <_read>
 8008f48:	1c43      	adds	r3, r0, #1
 8008f4a:	d102      	bne.n	8008f52 <_read_r+0x1e>
 8008f4c:	682b      	ldr	r3, [r5, #0]
 8008f4e:	b103      	cbz	r3, 8008f52 <_read_r+0x1e>
 8008f50:	6023      	str	r3, [r4, #0]
 8008f52:	bd38      	pop	{r3, r4, r5, pc}
 8008f54:	20000500 	.word	0x20000500

08008f58 <_sbrk_r>:
 8008f58:	b538      	push	{r3, r4, r5, lr}
 8008f5a:	4d06      	ldr	r5, [pc, #24]	; (8008f74 <_sbrk_r+0x1c>)
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	4604      	mov	r4, r0
 8008f60:	4608      	mov	r0, r1
 8008f62:	602b      	str	r3, [r5, #0]
 8008f64:	f7f8 fd7c 	bl	8001a60 <_sbrk>
 8008f68:	1c43      	adds	r3, r0, #1
 8008f6a:	d102      	bne.n	8008f72 <_sbrk_r+0x1a>
 8008f6c:	682b      	ldr	r3, [r5, #0]
 8008f6e:	b103      	cbz	r3, 8008f72 <_sbrk_r+0x1a>
 8008f70:	6023      	str	r3, [r4, #0]
 8008f72:	bd38      	pop	{r3, r4, r5, pc}
 8008f74:	20000500 	.word	0x20000500

08008f78 <_write_r>:
 8008f78:	b538      	push	{r3, r4, r5, lr}
 8008f7a:	4d07      	ldr	r5, [pc, #28]	; (8008f98 <_write_r+0x20>)
 8008f7c:	4604      	mov	r4, r0
 8008f7e:	4608      	mov	r0, r1
 8008f80:	4611      	mov	r1, r2
 8008f82:	2200      	movs	r2, #0
 8008f84:	602a      	str	r2, [r5, #0]
 8008f86:	461a      	mov	r2, r3
 8008f88:	f7f8 fd19 	bl	80019be <_write>
 8008f8c:	1c43      	adds	r3, r0, #1
 8008f8e:	d102      	bne.n	8008f96 <_write_r+0x1e>
 8008f90:	682b      	ldr	r3, [r5, #0]
 8008f92:	b103      	cbz	r3, 8008f96 <_write_r+0x1e>
 8008f94:	6023      	str	r3, [r4, #0]
 8008f96:	bd38      	pop	{r3, r4, r5, pc}
 8008f98:	20000500 	.word	0x20000500

08008f9c <memcpy>:
 8008f9c:	440a      	add	r2, r1
 8008f9e:	4291      	cmp	r1, r2
 8008fa0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008fa4:	d100      	bne.n	8008fa8 <memcpy+0xc>
 8008fa6:	4770      	bx	lr
 8008fa8:	b510      	push	{r4, lr}
 8008faa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008fae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008fb2:	4291      	cmp	r1, r2
 8008fb4:	d1f9      	bne.n	8008faa <memcpy+0xe>
 8008fb6:	bd10      	pop	{r4, pc}

08008fb8 <__assert_func>:
 8008fb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008fba:	4614      	mov	r4, r2
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	4b09      	ldr	r3, [pc, #36]	; (8008fe4 <__assert_func+0x2c>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4605      	mov	r5, r0
 8008fc4:	68d8      	ldr	r0, [r3, #12]
 8008fc6:	b14c      	cbz	r4, 8008fdc <__assert_func+0x24>
 8008fc8:	4b07      	ldr	r3, [pc, #28]	; (8008fe8 <__assert_func+0x30>)
 8008fca:	9100      	str	r1, [sp, #0]
 8008fcc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008fd0:	4906      	ldr	r1, [pc, #24]	; (8008fec <__assert_func+0x34>)
 8008fd2:	462b      	mov	r3, r5
 8008fd4:	f000 f882 	bl	80090dc <fiprintf>
 8008fd8:	f000 f89f 	bl	800911a <abort>
 8008fdc:	4b04      	ldr	r3, [pc, #16]	; (8008ff0 <__assert_func+0x38>)
 8008fde:	461c      	mov	r4, r3
 8008fe0:	e7f3      	b.n	8008fca <__assert_func+0x12>
 8008fe2:	bf00      	nop
 8008fe4:	2000007c 	.word	0x2000007c
 8008fe8:	080095a7 	.word	0x080095a7
 8008fec:	080095b4 	.word	0x080095b4
 8008ff0:	080095e2 	.word	0x080095e2

08008ff4 <_calloc_r>:
 8008ff4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008ff6:	fba1 2402 	umull	r2, r4, r1, r2
 8008ffa:	b94c      	cbnz	r4, 8009010 <_calloc_r+0x1c>
 8008ffc:	4611      	mov	r1, r2
 8008ffe:	9201      	str	r2, [sp, #4]
 8009000:	f7ff f930 	bl	8008264 <_malloc_r>
 8009004:	9a01      	ldr	r2, [sp, #4]
 8009006:	4605      	mov	r5, r0
 8009008:	b930      	cbnz	r0, 8009018 <_calloc_r+0x24>
 800900a:	4628      	mov	r0, r5
 800900c:	b003      	add	sp, #12
 800900e:	bd30      	pop	{r4, r5, pc}
 8009010:	220c      	movs	r2, #12
 8009012:	6002      	str	r2, [r0, #0]
 8009014:	2500      	movs	r5, #0
 8009016:	e7f8      	b.n	800900a <_calloc_r+0x16>
 8009018:	4621      	mov	r1, r4
 800901a:	f7fe f901 	bl	8007220 <memset>
 800901e:	e7f4      	b.n	800900a <_calloc_r+0x16>

08009020 <_free_r>:
 8009020:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009022:	2900      	cmp	r1, #0
 8009024:	d044      	beq.n	80090b0 <_free_r+0x90>
 8009026:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800902a:	9001      	str	r0, [sp, #4]
 800902c:	2b00      	cmp	r3, #0
 800902e:	f1a1 0404 	sub.w	r4, r1, #4
 8009032:	bfb8      	it	lt
 8009034:	18e4      	addlt	r4, r4, r3
 8009036:	f7ff fa43 	bl	80084c0 <__malloc_lock>
 800903a:	4a1e      	ldr	r2, [pc, #120]	; (80090b4 <_free_r+0x94>)
 800903c:	9801      	ldr	r0, [sp, #4]
 800903e:	6813      	ldr	r3, [r2, #0]
 8009040:	b933      	cbnz	r3, 8009050 <_free_r+0x30>
 8009042:	6063      	str	r3, [r4, #4]
 8009044:	6014      	str	r4, [r2, #0]
 8009046:	b003      	add	sp, #12
 8009048:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800904c:	f7ff ba3e 	b.w	80084cc <__malloc_unlock>
 8009050:	42a3      	cmp	r3, r4
 8009052:	d908      	bls.n	8009066 <_free_r+0x46>
 8009054:	6825      	ldr	r5, [r4, #0]
 8009056:	1961      	adds	r1, r4, r5
 8009058:	428b      	cmp	r3, r1
 800905a:	bf01      	itttt	eq
 800905c:	6819      	ldreq	r1, [r3, #0]
 800905e:	685b      	ldreq	r3, [r3, #4]
 8009060:	1949      	addeq	r1, r1, r5
 8009062:	6021      	streq	r1, [r4, #0]
 8009064:	e7ed      	b.n	8009042 <_free_r+0x22>
 8009066:	461a      	mov	r2, r3
 8009068:	685b      	ldr	r3, [r3, #4]
 800906a:	b10b      	cbz	r3, 8009070 <_free_r+0x50>
 800906c:	42a3      	cmp	r3, r4
 800906e:	d9fa      	bls.n	8009066 <_free_r+0x46>
 8009070:	6811      	ldr	r1, [r2, #0]
 8009072:	1855      	adds	r5, r2, r1
 8009074:	42a5      	cmp	r5, r4
 8009076:	d10b      	bne.n	8009090 <_free_r+0x70>
 8009078:	6824      	ldr	r4, [r4, #0]
 800907a:	4421      	add	r1, r4
 800907c:	1854      	adds	r4, r2, r1
 800907e:	42a3      	cmp	r3, r4
 8009080:	6011      	str	r1, [r2, #0]
 8009082:	d1e0      	bne.n	8009046 <_free_r+0x26>
 8009084:	681c      	ldr	r4, [r3, #0]
 8009086:	685b      	ldr	r3, [r3, #4]
 8009088:	6053      	str	r3, [r2, #4]
 800908a:	440c      	add	r4, r1
 800908c:	6014      	str	r4, [r2, #0]
 800908e:	e7da      	b.n	8009046 <_free_r+0x26>
 8009090:	d902      	bls.n	8009098 <_free_r+0x78>
 8009092:	230c      	movs	r3, #12
 8009094:	6003      	str	r3, [r0, #0]
 8009096:	e7d6      	b.n	8009046 <_free_r+0x26>
 8009098:	6825      	ldr	r5, [r4, #0]
 800909a:	1961      	adds	r1, r4, r5
 800909c:	428b      	cmp	r3, r1
 800909e:	bf04      	itt	eq
 80090a0:	6819      	ldreq	r1, [r3, #0]
 80090a2:	685b      	ldreq	r3, [r3, #4]
 80090a4:	6063      	str	r3, [r4, #4]
 80090a6:	bf04      	itt	eq
 80090a8:	1949      	addeq	r1, r1, r5
 80090aa:	6021      	streq	r1, [r4, #0]
 80090ac:	6054      	str	r4, [r2, #4]
 80090ae:	e7ca      	b.n	8009046 <_free_r+0x26>
 80090b0:	b003      	add	sp, #12
 80090b2:	bd30      	pop	{r4, r5, pc}
 80090b4:	200004f8 	.word	0x200004f8

080090b8 <__ascii_mbtowc>:
 80090b8:	b082      	sub	sp, #8
 80090ba:	b901      	cbnz	r1, 80090be <__ascii_mbtowc+0x6>
 80090bc:	a901      	add	r1, sp, #4
 80090be:	b142      	cbz	r2, 80090d2 <__ascii_mbtowc+0x1a>
 80090c0:	b14b      	cbz	r3, 80090d6 <__ascii_mbtowc+0x1e>
 80090c2:	7813      	ldrb	r3, [r2, #0]
 80090c4:	600b      	str	r3, [r1, #0]
 80090c6:	7812      	ldrb	r2, [r2, #0]
 80090c8:	1e10      	subs	r0, r2, #0
 80090ca:	bf18      	it	ne
 80090cc:	2001      	movne	r0, #1
 80090ce:	b002      	add	sp, #8
 80090d0:	4770      	bx	lr
 80090d2:	4610      	mov	r0, r2
 80090d4:	e7fb      	b.n	80090ce <__ascii_mbtowc+0x16>
 80090d6:	f06f 0001 	mvn.w	r0, #1
 80090da:	e7f8      	b.n	80090ce <__ascii_mbtowc+0x16>

080090dc <fiprintf>:
 80090dc:	b40e      	push	{r1, r2, r3}
 80090de:	b503      	push	{r0, r1, lr}
 80090e0:	4601      	mov	r1, r0
 80090e2:	ab03      	add	r3, sp, #12
 80090e4:	4805      	ldr	r0, [pc, #20]	; (80090fc <fiprintf+0x20>)
 80090e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80090ea:	6800      	ldr	r0, [r0, #0]
 80090ec:	9301      	str	r3, [sp, #4]
 80090ee:	f7fe ff77 	bl	8007fe0 <_vfiprintf_r>
 80090f2:	b002      	add	sp, #8
 80090f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80090f8:	b003      	add	sp, #12
 80090fa:	4770      	bx	lr
 80090fc:	2000007c 	.word	0x2000007c

08009100 <__ascii_wctomb>:
 8009100:	b149      	cbz	r1, 8009116 <__ascii_wctomb+0x16>
 8009102:	2aff      	cmp	r2, #255	; 0xff
 8009104:	bf85      	ittet	hi
 8009106:	238a      	movhi	r3, #138	; 0x8a
 8009108:	6003      	strhi	r3, [r0, #0]
 800910a:	700a      	strbls	r2, [r1, #0]
 800910c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009110:	bf98      	it	ls
 8009112:	2001      	movls	r0, #1
 8009114:	4770      	bx	lr
 8009116:	4608      	mov	r0, r1
 8009118:	4770      	bx	lr

0800911a <abort>:
 800911a:	b508      	push	{r3, lr}
 800911c:	2006      	movs	r0, #6
 800911e:	f000 f82b 	bl	8009178 <raise>
 8009122:	2001      	movs	r0, #1
 8009124:	f7f8 fc24 	bl	8001970 <_exit>

08009128 <_raise_r>:
 8009128:	291f      	cmp	r1, #31
 800912a:	b538      	push	{r3, r4, r5, lr}
 800912c:	4604      	mov	r4, r0
 800912e:	460d      	mov	r5, r1
 8009130:	d904      	bls.n	800913c <_raise_r+0x14>
 8009132:	2316      	movs	r3, #22
 8009134:	6003      	str	r3, [r0, #0]
 8009136:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800913a:	bd38      	pop	{r3, r4, r5, pc}
 800913c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800913e:	b112      	cbz	r2, 8009146 <_raise_r+0x1e>
 8009140:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009144:	b94b      	cbnz	r3, 800915a <_raise_r+0x32>
 8009146:	4620      	mov	r0, r4
 8009148:	f000 f830 	bl	80091ac <_getpid_r>
 800914c:	462a      	mov	r2, r5
 800914e:	4601      	mov	r1, r0
 8009150:	4620      	mov	r0, r4
 8009152:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009156:	f000 b817 	b.w	8009188 <_kill_r>
 800915a:	2b01      	cmp	r3, #1
 800915c:	d00a      	beq.n	8009174 <_raise_r+0x4c>
 800915e:	1c59      	adds	r1, r3, #1
 8009160:	d103      	bne.n	800916a <_raise_r+0x42>
 8009162:	2316      	movs	r3, #22
 8009164:	6003      	str	r3, [r0, #0]
 8009166:	2001      	movs	r0, #1
 8009168:	e7e7      	b.n	800913a <_raise_r+0x12>
 800916a:	2400      	movs	r4, #0
 800916c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009170:	4628      	mov	r0, r5
 8009172:	4798      	blx	r3
 8009174:	2000      	movs	r0, #0
 8009176:	e7e0      	b.n	800913a <_raise_r+0x12>

08009178 <raise>:
 8009178:	4b02      	ldr	r3, [pc, #8]	; (8009184 <raise+0xc>)
 800917a:	4601      	mov	r1, r0
 800917c:	6818      	ldr	r0, [r3, #0]
 800917e:	f7ff bfd3 	b.w	8009128 <_raise_r>
 8009182:	bf00      	nop
 8009184:	2000007c 	.word	0x2000007c

08009188 <_kill_r>:
 8009188:	b538      	push	{r3, r4, r5, lr}
 800918a:	4d07      	ldr	r5, [pc, #28]	; (80091a8 <_kill_r+0x20>)
 800918c:	2300      	movs	r3, #0
 800918e:	4604      	mov	r4, r0
 8009190:	4608      	mov	r0, r1
 8009192:	4611      	mov	r1, r2
 8009194:	602b      	str	r3, [r5, #0]
 8009196:	f7f8 fbdb 	bl	8001950 <_kill>
 800919a:	1c43      	adds	r3, r0, #1
 800919c:	d102      	bne.n	80091a4 <_kill_r+0x1c>
 800919e:	682b      	ldr	r3, [r5, #0]
 80091a0:	b103      	cbz	r3, 80091a4 <_kill_r+0x1c>
 80091a2:	6023      	str	r3, [r4, #0]
 80091a4:	bd38      	pop	{r3, r4, r5, pc}
 80091a6:	bf00      	nop
 80091a8:	20000500 	.word	0x20000500

080091ac <_getpid_r>:
 80091ac:	f7f8 bbc8 	b.w	8001940 <_getpid>

080091b0 <_init>:
 80091b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091b2:	bf00      	nop
 80091b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091b6:	bc08      	pop	{r3}
 80091b8:	469e      	mov	lr, r3
 80091ba:	4770      	bx	lr

080091bc <_fini>:
 80091bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091be:	bf00      	nop
 80091c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091c2:	bc08      	pop	{r3}
 80091c4:	469e      	mov	lr, r3
 80091c6:	4770      	bx	lr
