SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -3
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc6slx4
SET_PREFERENCE projectname coregen
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package tqg144
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry VHDL
SET_PREFERENCE workingdirectory .\tmp\
SET_PREFERENCE removerpms false
SET_SIM_PARAMETER c_can_num_acf 0
SET_SIM_PARAMETER component_name can_v3_2
SET_SIM_PARAMETER c_can_tx_dpth 2
SET_SIM_PARAMETER c_can_rx_dpth 2
SET_PARAMETER component_name can_v3_2
SET_PARAMETER rx_fifo_depth 2
SET_PARAMETER number_of_acceptance_filters 0
SET_PARAMETER tx_fifo_depth 2
SET_CORE_CLASS com.xilinx.ip.can_v3_2.can_v3_2
SET_CORE_PATH F:\xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\can_v3_2\
SET_CORE_GUIPATH F:\xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\can_v3_2\gui\can_v3_2.tcl
SET_CORE_NAME CAN
SET_CORE_VERSION 3.2
SET_CORE_VLNV xilinx.com:ip:can:3.2
SET_CORE_DATASHEET F:\xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\can_v3_2\doc\can_ds265.pdf
SET_CORE_LICENSE_KEY can@2010.04
ADD_CORE_DOCUMENT <F:\xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\can_v3_2\doc\can_ds265.pdf><Data Sheet>
ADD_CORE_DOCUMENT <F:\xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\can_v3_2\doc\can_v3_2_vinfo.html><Version Information>
