// Seed: 3847831659
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [-1 : -1 'b0] id_12;
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd71
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire _id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wor id_3;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_10,
      id_9,
      id_5,
      id_3,
      id_8,
      id_6,
      id_8,
      id_4,
      id_9
  );
  output wire id_2;
  output tri1 id_1;
  wor [id_7 : 1] id_11 = -1, id_12 = id_7, id_13 = id_8;
  assign id_1 = -1;
  assign id_3 = 1;
endmodule
