*~
*.swp
*.orig
hdl/syn/*.runs*

######################
# Compilation files
######################

*Makefile
*transcript
*make_*
*_history

######################
# Modelsim
######################

*.wlf
work/

######################
# Temporary files
######################

*#*

######################
# Vivado files
######################

*.jou
*.log
*.str
*.xpr
*.edif
*.mif
.Xil/

/platform/xilinx/artix7/chipscope/ila_t8_d256_s4096_cap
/platform/xilinx/artix7/chipscope/ila_t8_d256_s8192_cap
/platform/xilinx/artix7/chipscope/vio_din2_w64_dout2_w64
