

================================================================
== Vitis HLS Report for 'compute_R_and_t_x3_Pipeline_merge_R_t'
================================================================
* Date:           Tue Apr  4 19:45:59 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.114 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  1.020 us|  1.020 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merge_R_t  |       15|       15|         6|          5|          1|     3|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     149|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     273|    -|
|Register             |        -|     -|      296|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      296|     422|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln73_fu_340_p2    |         +|   0|  0|   9|           2|           1|
    |add_ln77_1_fu_400_p2  |         +|   0|  0|  12|           5|           2|
    |add_ln77_fu_382_p2    |         +|   0|  0|  12|           5|           1|
    |add_ln78_1_fu_490_p2  |         +|   0|  0|  12|           5|           1|
    |add_ln78_2_fu_510_p2  |         +|   0|  0|  12|           5|           2|
    |add_ln78_fu_415_p2    |         +|   0|  0|  10|           3|           2|
    |add_ln79_1_fu_500_p2  |         +|   0|  0|  12|           5|           1|
    |add_ln79_2_fu_520_p2  |         +|   0|  0|  12|           5|           2|
    |add_ln79_fu_452_p2    |         +|   0|  0|  12|           4|           3|
    |sub_ln77_fu_369_p2    |         -|   0|  0|  12|           5|           5|
    |sub_ln78_fu_438_p2    |         -|   0|  0|  12|           5|           5|
    |sub_ln79_fu_479_p2    |         -|   0|  0|  12|           5|           5|
    |icmp_ln73_fu_334_p2   |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 149|          57|          34|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |R3_address0                  |  14|          3|    4|         12|
    |R4_address0                  |  14|          3|    4|         12|
    |R5_address0                  |  14|          3|    4|         12|
    |R_address0                   |  31|          6|    5|         30|
    |R_address1                   |  26|          5|    5|         25|
    |R_d0                         |  26|          5|   32|        160|
    |R_d1                         |  26|          5|   32|        160|
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_34        |   9|          2|    2|          4|
    |i_fu_54                      |   9|          2|    2|          4|
    |reg_314                      |   9|          2|   32|         64|
    |t_address0                   |  14|          3|    4|         12|
    |t_d0                         |  14|          3|   32|         96|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 273|         56|  163|        605|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |R4_load_1_reg_638            |  32|   0|   32|          0|
    |R4_load_2_reg_659            |  32|   0|   32|          0|
    |R5_load_1_reg_643            |  32|   0|   32|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_34_reg_537                 |   2|   0|    2|          0|
    |i_41_cast4100_reg_547        |   2|   0|   64|         62|
    |i_fu_54                      |   2|   0|    2|          0|
    |icmp_ln73_reg_543            |   1|   0|    1|          0|
    |reg_314                      |  32|   0|   32|          0|
    |reg_320                      |  32|   0|   32|          0|
    |sext_ln77_reg_557            |  64|   0|   64|          0|
    |sub_ln77_reg_552             |   5|   0|    5|          0|
    |sub_ln78_reg_632             |   5|   0|    5|          0|
    |sub_ln79_reg_653             |   5|   0|    5|          0|
    |t5_load_reg_648              |  32|   0|   32|          0|
    |zext_ln77_2_reg_562          |   5|   0|   64|         59|
    |zext_ln77_3_reg_612          |   5|   0|   64|         59|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 296|   0|  476|        180|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  compute_R_and_t_x3_Pipeline_merge_R_t|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  compute_R_and_t_x3_Pipeline_merge_R_t|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  compute_R_and_t_x3_Pipeline_merge_R_t|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  compute_R_and_t_x3_Pipeline_merge_R_t|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  compute_R_and_t_x3_Pipeline_merge_R_t|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  compute_R_and_t_x3_Pipeline_merge_R_t|  return value|
|R_address0   |  out|    5|   ap_memory|                                      R|         array|
|R_ce0        |  out|    1|   ap_memory|                                      R|         array|
|R_we0        |  out|    1|   ap_memory|                                      R|         array|
|R_d0         |  out|   32|   ap_memory|                                      R|         array|
|R_address1   |  out|    5|   ap_memory|                                      R|         array|
|R_ce1        |  out|    1|   ap_memory|                                      R|         array|
|R_we1        |  out|    1|   ap_memory|                                      R|         array|
|R_d1         |  out|   32|   ap_memory|                                      R|         array|
|R3_address0  |  out|    4|   ap_memory|                                     R3|         array|
|R3_ce0       |  out|    1|   ap_memory|                                     R3|         array|
|R3_q0        |   in|   32|   ap_memory|                                     R3|         array|
|R3_address1  |  out|    4|   ap_memory|                                     R3|         array|
|R3_ce1       |  out|    1|   ap_memory|                                     R3|         array|
|R3_q1        |   in|   32|   ap_memory|                                     R3|         array|
|R4_address0  |  out|    4|   ap_memory|                                     R4|         array|
|R4_ce0       |  out|    1|   ap_memory|                                     R4|         array|
|R4_q0        |   in|   32|   ap_memory|                                     R4|         array|
|R4_address1  |  out|    4|   ap_memory|                                     R4|         array|
|R4_ce1       |  out|    1|   ap_memory|                                     R4|         array|
|R4_q1        |   in|   32|   ap_memory|                                     R4|         array|
|R5_address0  |  out|    4|   ap_memory|                                     R5|         array|
|R5_ce0       |  out|    1|   ap_memory|                                     R5|         array|
|R5_q0        |   in|   32|   ap_memory|                                     R5|         array|
|R5_address1  |  out|    4|   ap_memory|                                     R5|         array|
|R5_ce1       |  out|    1|   ap_memory|                                     R5|         array|
|R5_q1        |   in|   32|   ap_memory|                                     R5|         array|
|t3_address0  |  out|    2|   ap_memory|                                     t3|         array|
|t3_ce0       |  out|    1|   ap_memory|                                     t3|         array|
|t3_q0        |   in|   32|   ap_memory|                                     t3|         array|
|t_address0   |  out|    4|   ap_memory|                                      t|         array|
|t_ce0        |  out|    1|   ap_memory|                                      t|         array|
|t_we0        |  out|    1|   ap_memory|                                      t|         array|
|t_d0         |  out|   32|   ap_memory|                                      t|         array|
|t_address1   |  out|    4|   ap_memory|                                      t|         array|
|t_ce1        |  out|    1|   ap_memory|                                      t|         array|
|t_we1        |  out|    1|   ap_memory|                                      t|         array|
|t_d1         |  out|   32|   ap_memory|                                      t|         array|
|t4_address0  |  out|    2|   ap_memory|                                     t4|         array|
|t4_ce0       |  out|    1|   ap_memory|                                     t4|         array|
|t4_q0        |   in|   32|   ap_memory|                                     t4|         array|
|t5_address0  |  out|    2|   ap_memory|                                     t5|         array|
|t5_ce0       |  out|    1|   ap_memory|                                     t5|         array|
|t5_q0        |   in|   32|   ap_memory|                                     t5|         array|
+-------------+-----+-----+------------+---------------------------------------+--------------+

