TODO:

clock switching circuit
make sdc, optimize freq: currently about 60MHz

multicycle operation

verify diagonal pattern

netlist with many mems

optimize loop circuit

physcial-logical mapping
dpram support
