#ifndef __DRV8320_REG_H__
#define __DRV8320_REG_H__

#define DRV8320_CR_OFFSET 0
#define DRV8320_TR_OFFSET 1
#define DRV8320_IE_OFFSET 2
#define DRV8320_FLAG_OFFSET 3
#define DRV8320_TRIGGER_RATE_OFFSET 4
#define DRV8320_PWM_PRES_OFFSET 5
#define DRV8320_PWM_HPERIOD_OFFSET 6

#define DRV8320_PULSE_MODE0_OFFSET 7
#define DRV8320_PULSE_MODE1_OFFSET (DRV8320_PULSE_MODE0_OFFSET + 1)
#define DRV8320_PULSE_MODE2_OFFSET (DRV8320_PULSE_MODE0_OFFSET + 2)
#define DRV8320_PULSE_MODE3_OFFSET (DRV8320_PULSE_MODE0_OFFSET + 3)

#define DRV8320_U0_OFFSET 11
#define DRV8320_U1_OFFSET (DRV8320_U0_OFFSET + 1)
#define DRV8320_U2_OFFSET (DRV8320_U0_OFFSET + 2)
#define DRV8320_U3_OFFSET (DRV8320_U0_OFFSET + 3)

#define DRV8320_HALL0_OFFSET 15
#define DRV8320_HALL1_OFFSET (DRV8320_HALL0_OFFSET + 1)
#define DRV8320_HALL2_OFFSET (DRV8320_HALL0_OFFSET + 2)
#define DRV8320_HALL3_OFFSET (DRV8320_HALL0_OFFSET + 3)

// #define DRV8320_CR_EN_BIT  (1u << 0)
// #define DRV8320_CR_FILTER_LEVEL_BIT 1

// #define DRV8320_CR_PROTECT_EN0_BIT  (1u << 5)
// #define DRV8320_CR_PROTECT_EN1_BIT  (1u << 6)
// #define DRV8320_CR_PROTECT_EN2_BIT  (1u << 7)
// #define DRV8320_CR_PROTECT_EN3_BIT  (1u << 8)

// #define DRV8320_CR_DRV_EN0_BIT  (1u << 9)
// #define DRV8320_CR_DRV_EN1_BIT  (1u << 10)
// #define DRV8320_CR_DRV_EN2_BIT  (1u << 11)
// #define DRV8320_CR_DRV_EN3_BIT  (1u << 12)

#define DRV8320_FLAG_ACTIVE3_BIT (1u << 14)
#define DRV8320_FLAG_ACTIVE2_BIT (1u << 13)
#define DRV8320_FLAG_ACTIVE1_BIT (1u << 12)
#define DRV8320_FLAG_ACTIVE0_BIT (1u << 11)

#define DRV8320_FLAG_DRV8320_FAULT3_BIT (1u << 10)
#define DRV8320_FLAG_DRV8320_FAULT2_BIT (1u << 9)
#define DRV8320_FLAG_DRV8320_FAULT1_BIT (1u << 8)
#define DRV8320_FLAG_DRV8320_FAULT0_BIT (1u << 7)

#define DRV8320_FLAG_STOP3_BIT (1u << 6)
#define DRV8320_FLAG_STOP2_BIT (1u << 5)
#define DRV8320_FLAG_STOP1_BIT (1u << 4)
#define DRV8320_FLAG_STOP0_BIT (1u << 3)


#define DRV8320_FLAG_MEA_TRIG_BIT (1u << 1)
#define DRV8320_FLAG_REALTIME_ERR_BIT (1u << 0)

#define DRV8320_TR_RESET_BIT (1u << 6)
#define DRV8320_TR_U_VALID_BIT (1u << 0)

#endif // __DRV8320_REG_H__