<processor><periph_data><periph_obj a="0x1ffff800" n="OB" t="OB" /><periph_obj a="0x40000000" n="TIM2" t="TIM" /><periph_obj a="0x40000400" n="TIM3" t="TIM" /><periph_obj a="0x40000800" n="TIM4" t="TIM" /><periph_obj a="0x40002800" n="RTC" t="RTC" /><periph_obj a="0x40002c00" n="WWDG" t="WWDG" /><periph_obj a="0x40003000" n="IWDG" t="IWDG" /><periph_obj a="0x40003800" n="SPI2" t="SPI" /><periph_obj a="0x40004400" n="USART2" t="USART" /><periph_obj a="0x40004800" n="USART3" t="USART" /><periph_obj a="0x40005400" n="I2C1" t="I2C" /><periph_obj a="0x40005800" n="I2C2" t="I2C" /><periph_obj a="0x40005c00" n="USB" t="USB" /><periph_obj a="0x40006400" n="CAN1" t="CAN" /><periph_obj a="0x40006c00" n="BKP" t="BKP" /><periph_obj a="0x40007000" n="PWR" t="PWR" /><periph_obj a="0x40010000" n="AFIO" t="AFIO" /><periph_obj a="0x40010400" n="EXTI" t="EXTI" /><periph_obj a="0x40010800" n="GPIOA" t="GPIO" /><periph_obj a="0x40010c00" n="GPIOB" t="GPIO" /><periph_obj a="0x40011000" n="GPIOC" t="GPIO" /><periph_obj a="0x40011400" n="GPIOD" t="GPIO" /><periph_obj a="0x40011800" n="GPIOE" t="GPIO" /><periph_obj a="0x40012400" n="ADC1" t="ADC" /><periph_obj a="0x40012800" n="ADC2" t="ADC" /><periph_obj a="0x40012c00" n="TIM1" t="TIM" /><periph_obj a="0x40013000" n="SPI1" t="SPI" /><periph_obj a="0x40013800" n="USART1" t="USART" /><periph_obj a="0x40018000" n="SDIO" t="SDIO" /><periph_obj a="0x40020000" n="DMA1" t="DMA" /><periph_obj a="0x40020008" n="DMA1_Channel1" t="DMA_Channel" /><periph_obj a="0x4002001c" n="DMA1_Channel2" t="DMA_Channel" /><periph_obj a="0x40020030" n="DMA1_Channel3" t="DMA_Channel" /><periph_obj a="0x40020044" n="DMA1_Channel4" t="DMA_Channel" /><periph_obj a="0x40020058" n="DMA1_Channel5" t="DMA_Channel" /><periph_obj a="0x4002006c" n="DMA1_Channel6" t="DMA_Channel" /><periph_obj a="0x40020080" n="DMA1_Channel7" t="DMA_Channel" /><periph_obj a="0x40021000" n="RCC" t="RCC" /><periph_obj a="0x40022000" n="FLASH" t="FLASH" /><periph_obj a="0x40023000" n="CRC" t="CRC" /><periph_obj a="0xe0042000" n="DBGMCU" t="DBGMCU" /></periph_data><types><struct n="ADC"><field l="4" n="SR"><bit b="0" n="AWD" /><bit b="1" n="EOC" /><bit b="2" n="JEOC" /><bit b="3" n="JSTRT" /><bit b="4" n="STRT" /></field><field l="4" n="CR1"><bit b="0" e="4" n="AWDCH" /><bit b="5" n="EOCIE" /><bit b="6" n="AWDIE" /><bit b="7" n="JEOCIE" /><bit b="8" n="SCAN" /><bit b="9" n="AWDSGL" /><bit b="10" n="JAUTO" /><bit b="11" n="DISCEN" /><bit b="12" n="JDISCEN" /><bit b="13" e="15" n="DISCNUM" /><bit b="16" e="19" n="DUALMOD" /><bit b="22" n="JAWDEN" /><bit b="23" n="AWDEN" /></field><field l="4" n="CR2"><bit b="0" n="ADON" /><bit b="1" n="CONT" /><bit b="2" n="CAL" /><bit b="3" n="RSTCAL" /><bit b="8" n="DMA" /><bit b="11" n="ALIGN" /><bit b="12" e="14" n="JEXTSEL" /><bit b="15" n="JEXTTRIG" /><bit b="17" e="19" n="EXTSEL" /><bit b="20" n="EXTTRIG" /><bit b="21" n="JSWSTART" /><bit b="22" n="SWSTART" /><bit b="23" n="TSVREFE" /></field><field l="4" n="SMPR1"><bit b="0" e="2" n="SMP10" /><bit b="3" e="5" n="SMP11" /><bit b="6" e="8" n="SMP12" /><bit b="9" e="11" n="SMP13" /><bit b="12" e="14" n="SMP14" /><bit b="15" e="17" n="SMP15" /><bit b="18" e="20" n="SMP16" /><bit b="21" e="23" n="SMP17" /></field><field l="4" n="SMPR2"><bit b="0" e="2" n="SMP0" /><bit b="3" e="5" n="SMP1" /><bit b="6" e="8" n="SMP2" /><bit b="9" e="11" n="SMP3" /><bit b="12" e="14" n="SMP4" /><bit b="15" e="17" n="SMP5" /><bit b="18" e="20" n="SMP6" /><bit b="21" e="23" n="SMP7" /><bit b="24" e="26" n="SMP8" /><bit b="27" e="29" n="SMP9" /></field><field l="4" n="JOFR1"><bit b="0" e="11" n="JOFFSET1" /></field><field l="4" n="JOFR2"><bit b="0" e="11" n="JOFFSET2" /></field><field l="4" n="JOFR3"><bit b="0" e="11" n="JOFFSET3" /></field><field l="4" n="JOFR4"><bit b="0" e="11" n="JOFFSET4" /></field><field l="4" n="HTR"><bit b="0" e="11" n="HT" /></field><field l="4" n="LTR"><bit b="0" e="11" n="LT" /></field><field l="4" n="SQR1"><bit b="0" e="4" n="SQ13" /><bit b="5" e="9" n="SQ14" /><bit b="10" e="14" n="SQ15" /><bit b="15" e="19" n="SQ16" /><bit b="20" e="23" n="L" /></field><field l="4" n="SQR2"><bit b="0" e="4" n="SQ7" /><bit b="5" e="9" n="SQ8" /><bit b="10" e="14" n="SQ9" /><bit b="15" e="19" n="SQ10" /><bit b="20" e="24" n="SQ11" /><bit b="25" e="29" n="SQ12" /></field><field l="4" n="SQR3"><bit b="0" e="4" n="SQ1" /><bit b="5" e="9" n="SQ2" /><bit b="10" e="14" n="SQ3" /><bit b="15" e="19" n="SQ4" /><bit b="20" e="24" n="SQ5" /><bit b="25" e="29" n="SQ6" /></field><field l="4" n="JSQR"><bit b="0" e="4" n="JSQ1" /><bit b="5" e="9" n="JSQ2" /><bit b="10" e="14" n="JSQ3" /><bit b="15" e="19" n="JSQ4" /><bit b="20" e="21" n="JL" /></field><field l="4" n="JDR1"><bit b="0" e="15" n="JDATA" /></field><field l="4" n="JDR2"><bit b="0" e="15" n="JDATA" /></field><field l="4" n="JDR3"><bit b="0" e="15" n="JDATA" /></field><field l="4" n="JDR4"><bit b="0" e="15" n="JDATA" /></field><field l="4" n="DR"><bit b="0" e="15" n="DATA" /><bit b="16" e="31" n="ADC2DATA" /></field></struct><struct n="AFIO"><field l="4" n="EVCR"><bit b="0" e="3" n="PIN" /><bit b="4" e="6" n="PORT" /><bit b="7" n="EVOE" /></field><field l="4" n="MAPR" /><field le="4" n="EXTICR" ne="4" /><field l="4" n="RESERVED0" /><field l="4" n="MAPR2" /></struct><struct n="BKP"><field l="4" n="RESERVED0" /><field l="4" n="DR1"><bit b="0" e="15" n="D" /></field><field l="4" n="DR2"><bit b="0" e="15" n="D" /></field><field l="4" n="DR3"><bit b="0" e="15" n="D" /></field><field l="4" n="DR4"><bit b="0" e="15" n="D" /></field><field l="4" n="DR5"><bit b="0" e="15" n="D" /></field><field l="4" n="DR6"><bit b="0" e="15" n="D" /></field><field l="4" n="DR7"><bit b="0" e="15" n="D" /></field><field l="4" n="DR8"><bit b="0" e="15" n="D" /></field><field l="4" n="DR9"><bit b="0" e="15" n="D" /></field><field l="4" n="DR10"><bit b="0" e="15" n="D" /></field><field l="4" n="RTCCR"><bit b="0" e="6" n="CAL" /><bit b="7" n="CCO" /><bit b="8" n="ASOE" /><bit b="9" n="ASOS" /></field><field l="4" n="CR"><bit b="0" n="TPE" /><bit b="1" n="TPAL" /></field><field l="4" n="CSR"><bit b="0" n="CTE" /><bit b="1" n="CTI" /><bit b="2" n="TPIE" /><bit b="8" n="TEF" /><bit b="9" n="TIF" /></field></struct><struct n="CAN"><field l="4" n="MCR"><bit b="0" n="INRQ" /><bit b="1" n="SLEEP" /><bit b="2" n="TXFP" /><bit b="3" n="RFLM" /><bit b="4" n="NART" /><bit b="5" n="AWUM" /><bit b="6" n="ABOM" /><bit b="7" n="TTCM" /><bit b="15" n="RESET" /><bit b="16" n="DBF" /></field><field l="4" n="MSR"><bit b="0" n="INAK" /><bit b="1" n="SLAK" /><bit b="2" n="ERRI" /><bit b="3" n="WKUI" /><bit b="4" n="SLAKI" /><bit b="8" n="TXM" /><bit b="9" n="RXM" /><bit b="10" n="SAMP" /><bit b="11" n="RX" /></field><field l="4" n="TSR"><bit b="0" n="RQCP0" /><bit b="1" n="TXOK0" /><bit b="2" n="ALST0" /><bit b="3" n="TERR0" /><bit b="7" n="ABRQ0" /><bit b="8" n="RQCP1" /><bit b="9" n="TXOK1" /><bit b="10" n="ALST1" /><bit b="11" n="TERR1" /><bit b="15" n="ABRQ1" /><bit b="16" n="RQCP2" /><bit b="17" n="TXOK2" /><bit b="18" n="ALST2" /><bit b="19" n="TERR2" /><bit b="23" n="ABRQ2" /><bit b="24" e="25" n="CODE" /><bit b="26" n="TME0" /><bit b="26" e="28" n="TME" /><bit b="27" n="TME1" /><bit b="28" n="TME2" /><bit b="29" e="31" n="LOW" /><bit b="29" n="LOW0" /><bit b="30" n="LOW1" /><bit b="31" n="LOW2" /></field><field l="4" n="RF0R"><bit b="0" e="1" n="FMP0" /><bit b="3" n="FULL0" /><bit b="4" n="FOVR0" /><bit b="5" n="RFOM0" /></field><field l="4" n="RF1R"><bit b="0" e="1" n="FMP1" /><bit b="3" n="FULL1" /><bit b="4" n="FOVR1" /><bit b="5" n="RFOM1" /></field><field l="4" n="IER"><bit b="0" n="TMEIE" /><bit b="1" n="FMPIE0" /><bit b="2" n="FFIE0" /><bit b="3" n="FOVIE0" /><bit b="4" n="FMPIE1" /><bit b="5" n="FFIE1" /><bit b="6" n="FOVIE1" /><bit b="8" n="EWGIE" /><bit b="9" n="EPVIE" /><bit b="10" n="BOFIE" /><bit b="11" n="LECIE" /><bit b="15" n="ERRIE" /><bit b="16" n="WKUIE" /><bit b="17" n="SLKIE" /></field><field l="4" n="ESR"><bit b="0" n="EWGF" /><bit b="1" n="EPVF" /><bit b="2" n="BOFF" /><bit b="4" e="6" n="LEC" /><bit b="16" e="23" n="TEC" /><bit b="24" e="31" n="REC" /></field><field l="4" n="BTR"><bit b="0" e="9" n="BRP" /><bit b="16" e="19" n="TS1" /><bit b="20" e="22" n="TS2" /><bit b="24" e="25" n="SJW" /><bit b="30" n="LBKM" /><bit b="31" n="SILM" /></field><field le="4" n="RESERVED0" ne="88" /><field le="16" n="sTxMailBox" ne="3" tt="CAN_TxMailBox" /><field le="16" n="sFIFOMailBox" ne="2" tt="CAN_FIFOMailBox" /><field le="4" n="RESERVED1" ne="12" /><field l="4" n="FMR"><bit b="0" n="FINIT" /><bit b="8" e="13" n="CAN2SB" /></field><field l="4" n="FM1R"><bit b="0" n="FBM0" /><bit b="0" e="13" n="FBM" /><bit b="1" n="FBM1" /><bit b="2" n="FBM2" /><bit b="3" n="FBM3" /><bit b="4" n="FBM4" /><bit b="5" n="FBM5" /><bit b="6" n="FBM6" /><bit b="7" n="FBM7" /><bit b="8" n="FBM8" /><bit b="9" n="FBM9" /><bit b="10" n="FBM10" /><bit b="11" n="FBM11" /><bit b="12" n="FBM12" /><bit b="13" n="FBM13" /></field><field l="4" n="RESERVED2" /><field l="4" n="FS1R"><bit b="0" n="FSC0" /><bit b="0" e="13" n="FSC" /><bit b="1" n="FSC1" /><bit b="2" n="FSC2" /><bit b="3" n="FSC3" /><bit b="4" n="FSC4" /><bit b="5" n="FSC5" /><bit b="6" n="FSC6" /><bit b="7" n="FSC7" /><bit b="8" n="FSC8" /><bit b="9" n="FSC9" /><bit b="10" n="FSC10" /><bit b="11" n="FSC11" /><bit b="12" n="FSC12" /><bit b="13" n="FSC13" /></field><field l="4" n="RESERVED3" /><field l="4" n="FFA1R"><bit b="0" e="13" n="FFA" /><bit b="0" n="FFA0" /><bit b="1" n="FFA1" /><bit b="2" n="FFA2" /><bit b="3" n="FFA3" /><bit b="4" n="FFA4" /><bit b="5" n="FFA5" /><bit b="6" n="FFA6" /><bit b="7" n="FFA7" /><bit b="8" n="FFA8" /><bit b="9" n="FFA9" /><bit b="10" n="FFA10" /><bit b="11" n="FFA11" /><bit b="12" n="FFA12" /><bit b="13" n="FFA13" /></field><field l="4" n="RESERVED4" /><field l="4" n="FA1R"><bit b="0" e="13" n="FACT" /><bit b="0" n="FACT0" /><bit b="1" n="FACT1" /><bit b="2" n="FACT2" /><bit b="3" n="FACT3" /><bit b="4" n="FACT4" /><bit b="5" n="FACT5" /><bit b="6" n="FACT6" /><bit b="7" n="FACT7" /><bit b="8" n="FACT8" /><bit b="9" n="FACT9" /><bit b="10" n="FACT10" /><bit b="11" n="FACT11" /><bit b="12" n="FACT12" /><bit b="13" n="FACT13" /></field><field le="4" n="RESERVED5" ne="8" /><field le="8" n="sFilterRegister" ne="14" tt="CAN_FilterRegister" /></struct><struct n="CAN_FIFOMailBox"><field l="4" n="RIR" /><field l="4" n="RDTR" /><field l="4" n="RDLR" /><field l="4" n="RDHR" /></struct><struct n="CAN_FilterRegister"><field l="4" n="FR1" /><field l="4" n="FR2" /></struct><struct n="CAN_TxMailBox"><field l="4" n="TIR" /><field l="4" n="TDTR" /><field l="4" n="TDLR" /><field l="4" n="TDHR" /></struct><struct n="CRC"><field l="4" n="DR"><bit b="0" e="31" n="DR" /></field><field l="4" n="IDR"><bit b="0" e="7" n="IDR" /></field><field l="4" n="CR"><bit b="0" n="RESET" /></field></struct><struct n="DBGMCU"><field l="4" n="IDCODE" /><field l="4" n="CR" /></struct><struct n="DMA"><field l="4" n="ISR"><bit b="0" n="GIF1" /><bit b="1" n="TCIF1" /><bit b="2" n="HTIF1" /><bit b="3" n="TEIF1" /><bit b="4" n="GIF2" /><bit b="5" n="TCIF2" /><bit b="6" n="HTIF2" /><bit b="7" n="TEIF2" /><bit b="8" n="GIF3" /><bit b="9" n="TCIF3" /><bit b="10" n="HTIF3" /><bit b="11" n="TEIF3" /><bit b="12" n="GIF4" /><bit b="13" n="TCIF4" /><bit b="14" n="HTIF4" /><bit b="15" n="TEIF4" /><bit b="16" n="GIF5" /><bit b="17" n="TCIF5" /><bit b="18" n="HTIF5" /><bit b="19" n="TEIF5" /><bit b="20" n="GIF6" /><bit b="21" n="TCIF6" /><bit b="22" n="HTIF6" /><bit b="23" n="TEIF6" /><bit b="24" n="GIF7" /><bit b="25" n="TCIF7" /><bit b="26" n="HTIF7" /><bit b="27" n="TEIF7" /></field><field l="4" n="IFCR"><bit b="0" n="CGIF1" /><bit b="1" n="CTCIF1" /><bit b="2" n="CHTIF1" /><bit b="3" n="CTEIF1" /><bit b="4" n="CGIF2" /><bit b="5" n="CTCIF2" /><bit b="6" n="CHTIF2" /><bit b="7" n="CTEIF2" /><bit b="8" n="CGIF3" /><bit b="9" n="CTCIF3" /><bit b="10" n="CHTIF3" /><bit b="11" n="CTEIF3" /><bit b="12" n="CGIF4" /><bit b="13" n="CTCIF4" /><bit b="14" n="CHTIF4" /><bit b="15" n="CTEIF4" /><bit b="16" n="CGIF5" /><bit b="17" n="CTCIF5" /><bit b="18" n="CHTIF5" /><bit b="19" n="CTEIF5" /><bit b="20" n="CGIF6" /><bit b="21" n="CTCIF6" /><bit b="22" n="CHTIF6" /><bit b="23" n="CTEIF6" /><bit b="24" n="CGIF7" /><bit b="25" n="CTCIF7" /><bit b="26" n="CHTIF7" /><bit b="27" n="CTEIF7" /></field></struct><struct n="DMA_Channel"><field l="4" n="CCR" /><field l="4" n="CNDTR" /><field l="4" n="CPAR" /><field l="4" n="CMAR" /></struct><struct n="EXTI"><field l="4" n="IMR"><bit b="0" n="MR0" /><bit b="1" n="MR1" /><bit b="2" n="MR2" /><bit b="3" n="MR3" /><bit b="4" n="MR4" /><bit b="5" n="MR5" /><bit b="6" n="MR6" /><bit b="7" n="MR7" /><bit b="8" n="MR8" /><bit b="9" n="MR9" /><bit b="10" n="MR10" /><bit b="11" n="MR11" /><bit b="12" n="MR12" /><bit b="13" n="MR13" /><bit b="14" n="MR14" /><bit b="15" n="MR15" /><bit b="16" n="MR16" /><bit b="17" n="MR17" /><bit b="18" n="MR18" /><bit b="19" n="MR19" /></field><field l="4" n="EMR"><bit b="0" n="MR0" /><bit b="1" n="MR1" /><bit b="2" n="MR2" /><bit b="3" n="MR3" /><bit b="4" n="MR4" /><bit b="5" n="MR5" /><bit b="6" n="MR6" /><bit b="7" n="MR7" /><bit b="8" n="MR8" /><bit b="9" n="MR9" /><bit b="10" n="MR10" /><bit b="11" n="MR11" /><bit b="12" n="MR12" /><bit b="13" n="MR13" /><bit b="14" n="MR14" /><bit b="15" n="MR15" /><bit b="16" n="MR16" /><bit b="17" n="MR17" /><bit b="18" n="MR18" /><bit b="19" n="MR19" /></field><field l="4" n="RTSR"><bit b="0" n="TR0" /><bit b="1" n="TR1" /><bit b="2" n="TR2" /><bit b="3" n="TR3" /><bit b="4" n="TR4" /><bit b="5" n="TR5" /><bit b="6" n="TR6" /><bit b="7" n="TR7" /><bit b="8" n="TR8" /><bit b="9" n="TR9" /><bit b="10" n="TR10" /><bit b="11" n="TR11" /><bit b="12" n="TR12" /><bit b="13" n="TR13" /><bit b="14" n="TR14" /><bit b="15" n="TR15" /><bit b="16" n="TR16" /><bit b="17" n="TR17" /><bit b="18" n="TR18" /><bit b="19" n="TR19" /></field><field l="4" n="FTSR"><bit b="0" n="TR0" /><bit b="1" n="TR1" /><bit b="2" n="TR2" /><bit b="3" n="TR3" /><bit b="4" n="TR4" /><bit b="5" n="TR5" /><bit b="6" n="TR6" /><bit b="7" n="TR7" /><bit b="8" n="TR8" /><bit b="9" n="TR9" /><bit b="10" n="TR10" /><bit b="11" n="TR11" /><bit b="12" n="TR12" /><bit b="13" n="TR13" /><bit b="14" n="TR14" /><bit b="15" n="TR15" /><bit b="16" n="TR16" /><bit b="17" n="TR17" /><bit b="18" n="TR18" /><bit b="19" n="TR19" /></field><field l="4" n="SWIER"><bit b="0" n="SWIER0" /><bit b="1" n="SWIER1" /><bit b="2" n="SWIER2" /><bit b="3" n="SWIER3" /><bit b="4" n="SWIER4" /><bit b="5" n="SWIER5" /><bit b="6" n="SWIER6" /><bit b="7" n="SWIER7" /><bit b="8" n="SWIER8" /><bit b="9" n="SWIER9" /><bit b="10" n="SWIER10" /><bit b="11" n="SWIER11" /><bit b="12" n="SWIER12" /><bit b="13" n="SWIER13" /><bit b="14" n="SWIER14" /><bit b="15" n="SWIER15" /><bit b="16" n="SWIER16" /><bit b="17" n="SWIER17" /><bit b="18" n="SWIER18" /><bit b="19" n="SWIER19" /></field><field l="4" n="PR"><bit b="0" n="PR0" /><bit b="1" n="PR1" /><bit b="2" n="PR2" /><bit b="3" n="PR3" /><bit b="4" n="PR4" /><bit b="5" n="PR5" /><bit b="6" n="PR6" /><bit b="7" n="PR7" /><bit b="8" n="PR8" /><bit b="9" n="PR9" /><bit b="10" n="PR10" /><bit b="11" n="PR11" /><bit b="12" n="PR12" /><bit b="13" n="PR13" /><bit b="14" n="PR14" /><bit b="15" n="PR15" /><bit b="16" n="PR16" /><bit b="17" n="PR17" /><bit b="18" n="PR18" /><bit b="19" n="PR19" /></field></struct><struct n="FLASH"><field l="4" n="ACR"><bit b="0" e="2" n="LATENCY" /><bit b="3" n="HLFCYA" /><bit b="4" n="PRFTBE" /><bit b="5" n="PRFTBS" /></field><field l="4" n="KEYR"><bit b="0" e="31" n="FKEYR" /></field><field l="4" n="OPTKEYR"><bit b="0" e="31" n="OPTKEYR" /></field><field l="4" n="SR"><bit b="0" n="BSY" /><bit b="2" n="PGERR" /><bit b="4" n="WRPRTERR" /><bit b="5" n="EOP" /></field><field l="4" n="CR"><bit b="0" n="PG" /><bit b="1" n="PER" /><bit b="2" n="MER" /><bit b="4" n="OPTPG" /><bit b="5" n="OPTER" /><bit b="6" n="STRT" /><bit b="7" n="LOCK" /><bit b="9" n="OPTWRE" /><bit b="10" n="ERRIE" /><bit b="12" n="EOPIE" /></field><field l="4" n="AR"><bit b="0" e="31" n="FAR" /></field><field l="4" n="RESERVED" /><field l="4" n="OBR"><bit b="0" n="OPTERR" /><bit b="1" n="RDPRT" /><bit b="2" e="4" n="USER" /></field><field l="4" n="WRPR"><bit b="0" e="31" n="WRP" /></field></struct><struct n="GPIO"><field l="4" n="CRL"><bit b="0" e="29" n="MODE" /><bit b="0" e="1" n="MODE0" /><bit b="2" e="3" n="CNF0" /><bit b="2" e="31" n="CNF" /><bit b="4" e="5" n="MODE1" /><bit b="6" e="7" n="CNF1" /><bit b="8" e="9" n="MODE2" /><bit b="10" e="11" n="CNF2" /><bit b="12" e="13" n="MODE3" /><bit b="14" e="15" n="CNF3" /><bit b="16" e="17" n="MODE4" /><bit b="18" e="19" n="CNF4" /><bit b="20" e="21" n="MODE5" /><bit b="22" e="23" n="CNF5" /><bit b="24" e="25" n="MODE6" /><bit b="26" e="27" n="CNF6" /><bit b="28" e="29" n="MODE7" /><bit b="30" e="31" n="CNF7" /></field><field l="4" n="CRH"><bit b="0" e="1" n="MODE8" /><bit b="0" e="29" n="MODE" /><bit b="2" e="3" n="CNF8" /><bit b="2" e="31" n="CNF" /><bit b="4" e="5" n="MODE9" /><bit b="6" e="7" n="CNF9" /><bit b="8" e="9" n="MODE10" /><bit b="10" e="11" n="CNF10" /><bit b="12" e="13" n="MODE11" /><bit b="14" e="15" n="CNF11" /><bit b="16" e="17" n="MODE12" /><bit b="18" e="19" n="CNF12" /><bit b="20" e="21" n="MODE13" /><bit b="22" e="23" n="CNF13" /><bit b="24" e="25" n="MODE14" /><bit b="26" e="27" n="CNF14" /><bit b="28" e="29" n="MODE15" /><bit b="30" e="31" n="CNF15" /></field><field l="4" n="IDR"><bit b="0" n="IDR0" /><bit b="1" n="IDR1" /><bit b="2" n="IDR2" /><bit b="3" n="IDR3" /><bit b="4" n="IDR4" /><bit b="5" n="IDR5" /><bit b="6" n="IDR6" /><bit b="7" n="IDR7" /><bit b="8" n="IDR8" /><bit b="9" n="IDR9" /><bit b="10" n="IDR10" /><bit b="11" n="IDR11" /><bit b="12" n="IDR12" /><bit b="13" n="IDR13" /><bit b="14" n="IDR14" /><bit b="15" n="IDR15" /></field><field l="4" n="ODR"><bit b="0" n="ODR0" /><bit b="1" n="ODR1" /><bit b="2" n="ODR2" /><bit b="3" n="ODR3" /><bit b="4" n="ODR4" /><bit b="5" n="ODR5" /><bit b="6" n="ODR6" /><bit b="7" n="ODR7" /><bit b="8" n="ODR8" /><bit b="9" n="ODR9" /><bit b="10" n="ODR10" /><bit b="11" n="ODR11" /><bit b="12" n="ODR12" /><bit b="13" n="ODR13" /><bit b="14" n="ODR14" /><bit b="15" n="ODR15" /></field><field l="4" n="BSRR"><bit b="0" n="BS0" /><bit b="1" n="BS1" /><bit b="2" n="BS2" /><bit b="3" n="BS3" /><bit b="4" n="BS4" /><bit b="5" n="BS5" /><bit b="6" n="BS6" /><bit b="7" n="BS7" /><bit b="8" n="BS8" /><bit b="9" n="BS9" /><bit b="10" n="BS10" /><bit b="11" n="BS11" /><bit b="12" n="BS12" /><bit b="13" n="BS13" /><bit b="14" n="BS14" /><bit b="15" n="BS15" /><bit b="16" n="BR0" /><bit b="17" n="BR1" /><bit b="18" n="BR2" /><bit b="19" n="BR3" /><bit b="20" n="BR4" /><bit b="21" n="BR5" /><bit b="22" n="BR6" /><bit b="23" n="BR7" /><bit b="24" n="BR8" /><bit b="25" n="BR9" /><bit b="26" n="BR10" /><bit b="27" n="BR11" /><bit b="28" n="BR12" /><bit b="29" n="BR13" /><bit b="30" n="BR14" /><bit b="31" n="BR15" /></field><field l="4" n="BRR"><bit b="0" n="BR0" /><bit b="1" n="BR1" /><bit b="2" n="BR2" /><bit b="3" n="BR3" /><bit b="4" n="BR4" /><bit b="5" n="BR5" /><bit b="6" n="BR6" /><bit b="7" n="BR7" /><bit b="8" n="BR8" /><bit b="9" n="BR9" /><bit b="10" n="BR10" /><bit b="11" n="BR11" /><bit b="12" n="BR12" /><bit b="13" n="BR13" /><bit b="14" n="BR14" /><bit b="15" n="BR15" /></field><field l="4" n="LCKR"><bit b="0" n="LCK0" /><bit b="1" n="LCK1" /><bit b="2" n="LCK2" /><bit b="3" n="LCK3" /><bit b="4" n="LCK4" /><bit b="5" n="LCK5" /><bit b="6" n="LCK6" /><bit b="7" n="LCK7" /><bit b="8" n="LCK8" /><bit b="9" n="LCK9" /><bit b="10" n="LCK10" /><bit b="11" n="LCK11" /><bit b="12" n="LCK12" /><bit b="13" n="LCK13" /><bit b="14" n="LCK14" /><bit b="15" n="LCK15" /><bit b="16" n="LCKK" /></field></struct><struct n="I2C"><field l="4" n="CR1"><bit b="0" n="PE" /><bit b="1" n="SMBUS" /><bit b="3" n="SMBTYPE" /><bit b="4" n="ENARP" /><bit b="5" n="ENPEC" /><bit b="6" n="ENGC" /><bit b="7" n="NOSTRETCH" /><bit b="8" n="START" /><bit b="9" n="STOP" /><bit b="10" n="ACK" /><bit b="11" n="POS" /><bit b="12" n="PEC" /><bit b="13" n="ALERT" /><bit b="15" n="SWRST" /></field><field l="4" n="CR2"><bit b="0" e="5" n="FREQ" /><bit b="8" n="ITERREN" /><bit b="9" n="ITEVTEN" /><bit b="10" n="ITBUFEN" /><bit b="11" n="DMAEN" /><bit b="12" n="LAST" /></field><field l="4" n="OAR1"><bit b="0" n="ADD0" /><bit b="1" n="ADD1" /><bit b="2" n="ADD2" /><bit b="3" n="ADD3" /><bit b="4" n="ADD4" /><bit b="5" n="ADD5" /><bit b="6" n="ADD6" /><bit b="7" n="ADD7" /><bit b="8" n="ADD8" /><bit b="9" n="ADD9" /><bit b="15" n="ADDMODE" /></field><field l="4" n="OAR2"><bit b="0" n="ENDUAL" /><bit b="1" e="7" n="ADD2" /></field><field l="4" n="DR" /><field l="4" n="SR1"><bit b="0" n="SB" /><bit b="1" n="ADDR" /><bit b="2" n="BTF" /><bit b="3" n="ADD10" /><bit b="4" n="STOPF" /><bit b="6" n="RXNE" /><bit b="7" n="TXE" /><bit b="8" n="BERR" /><bit b="9" n="ARLO" /><bit b="10" n="AF" /><bit b="11" n="OVR" /><bit b="12" n="PECERR" /><bit b="14" n="TIMEOUT" /><bit b="15" n="SMBALERT" /></field><field l="4" n="SR2"><bit b="0" n="MSL" /><bit b="1" n="BUSY" /><bit b="2" n="TRA" /><bit b="4" n="GENCALL" /><bit b="5" n="SMBDEFAULT" /><bit b="6" n="SMBHOST" /><bit b="7" n="DUALF" /><bit b="8" e="15" n="PEC" /></field><field l="4" n="CCR"><bit b="0" e="11" n="CCR" /><bit b="14" n="DUTY" /><bit b="15" n="FS" /></field><field l="4" n="TRISE"><bit b="0" e="5" n="TRISE" /></field></struct><struct n="IWDG"><field l="4" n="KR"><bit b="0" e="15" n="KEY" /></field><field l="4" n="PR"><bit b="0" e="2" n="PR" /></field><field l="4" n="RLR"><bit b="0" e="11" n="RL" /></field><field l="4" n="SR"><bit b="0" n="PVU" /><bit b="1" n="RVU" /></field></struct><struct n="OB"><field l="2" n="RDP" /><field l="2" n="USER" /><field l="2" n="Data0" /><field l="2" n="Data1" /><field l="2" n="WRP0" /><field l="2" n="WRP1" /><field l="2" n="WRP2" /><field l="2" n="WRP3" /></struct><struct n="PWR"><field l="4" n="CR"><bit b="0" n="LPDS" /><bit b="1" n="PDDS" /><bit b="2" n="CWUF" /><bit b="3" n="CSBF" /><bit b="4" n="PVDE" /><bit b="5" e="7" n="PLS" /><bit b="8" n="DBP" /></field><field l="4" n="CSR"><bit b="0" n="WUF" /><bit b="1" n="SBF" /><bit b="2" n="PVDO" /><bit b="8" n="EWUP" /></field></struct><struct n="RCC"><field l="4" n="CR"><bit b="0" n="HSION" /><bit b="1" n="HSIRDY" /><bit b="3" e="7" n="HSITRIM" /><bit b="8" e="15" n="HSICAL" /><bit b="16" n="HSEON" /><bit b="17" n="HSERDY" /><bit b="18" n="HSEBYP" /><bit b="19" n="CSSON" /><bit b="24" n="PLLON" /><bit b="25" n="PLLRDY" /></field><field l="4" n="CFGR"><bit b="0" e="1" n="SW" /><bit b="2" e="3" n="SWS" /><bit b="4" e="7" n="HPRE" /><bit b="8" e="10" n="PPRE1" /><bit b="11" e="13" n="PPRE2" /><bit b="14" e="15" n="ADCPRE" /><bit b="16" n="PLLSRC" /><bit b="17" n="PLLXTPRE" /><bit b="18" e="21" n="PLLMULL" /><bit b="22" n="USBPRE" /><bit b="24" e="26" n="MCO" /></field><field l="4" n="CIR"><bit b="0" n="LSIRDYF" /><bit b="1" n="LSERDYF" /><bit b="2" n="HSIRDYF" /><bit b="3" n="HSERDYF" /><bit b="4" n="PLLRDYF" /><bit b="7" n="CSSF" /><bit b="8" n="LSIRDYIE" /><bit b="9" n="LSERDYIE" /><bit b="10" n="HSIRDYIE" /><bit b="11" n="HSERDYIE" /><bit b="12" n="PLLRDYIE" /><bit b="16" n="LSIRDYC" /><bit b="17" n="LSERDYC" /><bit b="18" n="HSIRDYC" /><bit b="19" n="HSERDYC" /><bit b="20" n="PLLRDYC" /><bit b="23" n="CSSC" /></field><field l="4" n="APB2RSTR"><bit b="0" n="AFIORST" /><bit b="2" n="IOPARST" /><bit b="3" n="IOPBRST" /><bit b="4" n="IOPCRST" /><bit b="5" n="IOPDRST" /><bit b="6" n="IOPERST" /><bit b="9" n="ADC1RST" /><bit b="10" n="ADC2RST" /><bit b="11" n="TIM1RST" /><bit b="12" n="SPI1RST" /><bit b="14" n="USART1RST" /></field><field l="4" n="APB1RSTR"><bit b="0" n="TIM2RST" /><bit b="1" n="TIM3RST" /><bit b="2" n="TIM4RST" /><bit b="11" n="WWDGRST" /><bit b="14" n="SPI2RST" /><bit b="17" n="USART2RST" /><bit b="18" n="USART3RST" /><bit b="21" n="I2C1RST" /><bit b="22" n="I2C2RST" /><bit b="23" n="USBRST" /><bit b="25" n="CAN1RST" /><bit b="27" n="BKPRST" /><bit b="28" n="PWRRST" /></field><field l="4" n="BDCR"><bit b="0" n="LSEON" /><bit b="1" n="LSERDY" /><bit b="2" n="LSEBYP" /><bit b="8" e="9" n="RTCSEL" /><bit b="15" n="RTCEN" /><bit b="16" n="BDRST" /></field><field l="4" n="CSR"><bit b="0" n="LSION" /><bit b="1" n="LSIRDY" /><bit b="24" n="RMVF" /><bit b="26" n="PINRSTF" /><bit b="27" n="PORRSTF" /><bit b="28" n="SFTRSTF" /><bit b="29" n="IWDGRSTF" /><bit b="30" n="WWDGRSTF" /><bit b="31" n="LPWRRSTF" /></field><field le="4" n="ENR" ne="3"><bit b="0" n="DMA1EN" /><bit b="2" n="SRAMEN" /><bit b="4" n="FLITFEN" /><bit b="6" n="CRCEN" /><bit b="32" n="AFIOEN" /><bit b="34" n="IOPAEN" /><bit b="35" n="IOPBEN" /><bit b="36" n="IOPCEN" /><bit b="37" n="IOPDEN" /><bit b="38" n="IOPEEN" /><bit b="41" n="ADC1EN" /><bit b="42" n="ADC2EN" /><bit b="43" n="TIM1EN" /><bit b="44" n="SPI1EN" /><bit b="46" n="USART1EN" /><bit b="64" n="TIM2EN" /><bit b="65" n="TIM3EN" /><bit b="66" n="TIM4EN" /><bit b="75" n="WWDGEN" /><bit b="78" n="SPI2EN" /><bit b="81" n="USART2EN" /><bit b="82" n="USART3EN" /><bit b="85" n="I2C1EN" /><bit b="86" n="I2C2EN" /><bit b="87" n="USBEN" /><bit b="89" n="CAN1EN" /><bit b="91" n="BKPEN" /><bit b="92" n="PWREN" /></field></struct><struct n="RTC"><field l="4" n="CRH"><bit b="0" n="SECIE" /><bit b="1" n="ALRIE" /><bit b="2" n="OWIE" /></field><field l="4" n="CRL"><bit b="0" n="SECF" /><bit b="1" n="ALRF" /><bit b="2" n="OWF" /><bit b="3" n="RSF" /><bit b="4" n="CNF" /><bit b="5" n="RTOFF" /></field><field l="4" n="PRLH"><bit b="0" e="3" n="PRL" /></field><field l="4" n="PRLL"><bit b="0" e="15" n="PRL" /></field><field l="4" n="DIVH" /><field l="4" n="DIVL" /><field l="4" n="CNTH" /><field l="4" n="CNTL" /><field l="4" n="ALRH" /><field l="4" n="ALRL" /></struct><struct n="SDIO"><field l="4" n="POWER"><bit b="0" e="1" n="PWRCTRL" /></field><field l="4" n="CLKCR"><bit b="0" e="7" n="CLKDIV" /><bit b="8" n="CLKEN" /><bit b="9" n="PWRSAV" /><bit b="10" n="BYPASS" /><bit b="11" e="12" n="WIDBUS" /><bit b="13" n="NEGEDGE" /></field><field l="4" n="ARG"><bit b="0" e="31" n="CMDARG" /></field><field l="4" n="CMD"><bit b="0" e="5" n="CMDINDEX" /><bit b="6" e="7" n="WAITRESP" /><bit b="8" n="WAITINT" /><bit b="9" n="WAITPEND" /><bit b="10" n="CPSMEN" /><bit b="11" n="SDIOSUSPEND" /><bit b="12" n="ENCMDCOMPL" /><bit b="13" n="NIEN" /><bit b="14" n="CEATACMD" /></field><field l="4" n="RESPCMD"><bit b="0" e="5" n="RESPCMD" /></field><field l="4" n="RESP1"><bit b="0" e="31" n="CARDSTATUS1" /></field><field l="4" n="RESP2"><bit b="0" e="31" n="CARDSTATUS2" /></field><field l="4" n="RESP3"><bit b="0" e="31" n="CARDSTATUS3" /></field><field l="4" n="RESP4"><bit b="0" e="31" n="CARDSTATUS4" /></field><field l="4" n="DTIMER"><bit b="0" e="31" n="DATATIME" /></field><field l="4" n="DLEN"><bit b="0" e="24" n="DATALENGTH" /></field><field l="4" n="DCTRL"><bit b="0" n="DTEN" /><bit b="1" n="DTDIR" /><bit b="2" n="DTMODE" /><bit b="3" n="DMAEN" /><bit b="4" e="7" n="DBLOCKSIZE" /><bit b="8" n="RWSTART" /><bit b="9" n="RWSTOP" /><bit b="10" n="RWMOD" /><bit b="11" n="SDIOEN" /></field><field l="4" n="DCOUNT"><bit b="0" e="24" n="DATACOUNT" /></field><field l="4" n="STA"><bit b="0" n="CCRCFAIL" /><bit b="1" n="DCRCFAIL" /><bit b="2" n="CTIMEOUT" /><bit b="3" n="DTIMEOUT" /><bit b="4" n="TXUNDERR" /><bit b="5" n="RXOVERR" /><bit b="6" n="CMDREND" /><bit b="7" n="CMDSENT" /><bit b="8" n="DATAEND" /><bit b="9" n="STBITERR" /><bit b="10" n="DBCKEND" /><bit b="11" n="CMDACT" /><bit b="12" n="TXACT" /><bit b="13" n="RXACT" /><bit b="14" n="TXFIFOHE" /><bit b="15" n="RXFIFOHF" /><bit b="16" n="TXFIFOF" /><bit b="17" n="RXFIFOF" /><bit b="18" n="TXFIFOE" /><bit b="19" n="RXFIFOE" /><bit b="20" n="TXDAVL" /><bit b="21" n="RXDAVL" /><bit b="22" n="SDIOIT" /><bit b="23" n="CEATAEND" /></field><field l="4" n="ICR"><bit b="0" n="CCRCFAILC" /><bit b="1" n="DCRCFAILC" /><bit b="2" n="CTIMEOUTC" /><bit b="3" n="DTIMEOUTC" /><bit b="4" n="TXUNDERRC" /><bit b="5" n="RXOVERRC" /><bit b="6" n="CMDRENDC" /><bit b="7" n="CMDSENTC" /><bit b="8" n="DATAENDC" /><bit b="9" n="STBITERRC" /><bit b="10" n="DBCKENDC" /><bit b="22" n="SDIOITC" /><bit b="23" n="CEATAENDC" /></field><field l="4" n="MASK"><bit b="0" n="CCRCFAILIE" /><bit b="1" n="DCRCFAILIE" /><bit b="2" n="CTIMEOUTIE" /><bit b="3" n="DTIMEOUTIE" /><bit b="4" n="TXUNDERRIE" /><bit b="5" n="RXOVERRIE" /><bit b="6" n="CMDRENDIE" /><bit b="7" n="CMDSENTIE" /><bit b="8" n="DATAENDIE" /><bit b="9" n="STBITERRIE" /><bit b="10" n="DBCKENDIE" /><bit b="11" n="CMDACTIE" /><bit b="12" n="TXACTIE" /><bit b="13" n="RXACTIE" /><bit b="14" n="TXFIFOHEIE" /><bit b="15" n="RXFIFOHFIE" /><bit b="16" n="TXFIFOFIE" /><bit b="17" n="RXFIFOFIE" /><bit b="18" n="TXFIFOEIE" /><bit b="19" n="RXFIFOEIE" /><bit b="20" n="TXDAVLIE" /><bit b="21" n="RXDAVLIE" /><bit b="22" n="SDIOITIE" /><bit b="23" n="CEATAENDIE" /></field><field le="4" n="RESERVED0" ne="2" /><field l="4" n="FIFOCNT"><bit b="0" e="23" n="FIFOCOUNT" /></field><field le="4" n="RESERVED1" ne="13" /><field l="4" n="FIFO"><bit b="0" e="31" n="FIFODATA" /></field></struct><struct n="SPI"><field l="4" n="CR1"><bit b="0" n="CPHA" /><bit b="1" n="CPOL" /><bit b="2" n="MSTR" /><bit b="3" e="5" n="BR" /><bit b="6" n="SPE" /><bit b="7" n="LSBFIRST" /><bit b="8" n="SSI" /><bit b="9" n="SSM" /><bit b="10" n="RXONLY" /><bit b="11" n="DFF" /><bit b="12" n="CRCNEXT" /><bit b="13" n="CRCEN" /><bit b="14" n="BIDIOE" /><bit b="15" n="BIDIMODE" /></field><field l="4" n="CR2"><bit b="0" n="RXDMAEN" /><bit b="1" n="TXDMAEN" /><bit b="2" n="SSOE" /><bit b="5" n="ERRIE" /><bit b="6" n="RXNEIE" /><bit b="7" n="TXEIE" /></field><field l="4" n="SR"><bit b="0" n="RXNE" /><bit b="1" n="TXE" /><bit b="2" n="CHSIDE" /><bit b="3" n="UDR" /><bit b="4" n="CRCERR" /><bit b="5" n="MODF" /><bit b="6" n="OVR" /><bit b="7" n="BSY" /></field><field l="4" n="DR"><bit b="0" e="15" n="DR" /></field><field l="4" n="CRCPR"><bit b="0" e="15" n="CRCPOLY" /></field><field l="4" n="RXCRCR"><bit b="0" e="15" n="RXCRC" /></field><field l="4" n="TXCRCR"><bit b="0" e="15" n="TXCRC" /></field><field l="4" n="I2SCFGR"><bit b="11" n="I2SMOD" /></field></struct><struct n="TIM"><field l="4" n="CR1"><bit b="0" n="CEN" /><bit b="1" n="UDIS" /><bit b="2" n="URS" /><bit b="3" n="OPM" /><bit b="4" n="DIR" /><bit b="5" e="6" n="CMS" /><bit b="7" n="ARPE" /><bit b="8" e="9" n="CKD" /></field><field l="4" n="CR2"><bit b="0" n="CCPC" /><bit b="2" n="CCUS" /><bit b="3" n="CCDS" /><bit b="4" e="6" n="MMS" /><bit b="7" n="TI1S" /><bit b="8" n="OIS1" /><bit b="9" n="OIS1N" /><bit b="10" n="OIS2" /><bit b="11" n="OIS2N" /><bit b="12" n="OIS3" /><bit b="13" n="OIS3N" /><bit b="14" n="OIS4" /></field><field l="4" n="SMCR"><bit b="0" e="2" n="SMS" /><bit b="3" n="OCCS" /><bit b="4" e="6" n="TS" /><bit b="7" n="MSM" /><bit b="8" e="11" n="ETF" /><bit b="12" e="13" n="ETPS" /><bit b="14" n="ECE" /><bit b="15" n="ETP" /></field><field l="4" n="DIER"><bit b="0" n="UIE" /><bit b="1" n="CC1IE" /><bit b="2" n="CC2IE" /><bit b="3" n="CC3IE" /><bit b="4" n="CC4IE" /><bit b="5" n="COMIE" /><bit b="6" n="TIE" /><bit b="7" n="BIE" /><bit b="8" n="UDE" /><bit b="9" n="CC1DE" /><bit b="10" n="CC2DE" /><bit b="11" n="CC3DE" /><bit b="12" n="CC4DE" /><bit b="13" n="COMDE" /><bit b="14" n="TDE" /></field><field l="4" n="SR"><bit b="0" n="UIF" /><bit b="1" n="CC1IF" /><bit b="2" n="CC2IF" /><bit b="3" n="CC3IF" /><bit b="4" n="CC4IF" /><bit b="5" n="COMIF" /><bit b="6" n="TIF" /><bit b="7" n="BIF" /><bit b="9" n="CC1OF" /><bit b="10" n="CC2OF" /><bit b="11" n="CC3OF" /><bit b="12" n="CC4OF" /></field><field l="4" n="EGR"><bit b="0" n="UG" /><bit b="1" n="CC1G" /><bit b="2" n="CC2G" /><bit b="3" n="CC3G" /><bit b="4" n="CC4G" /><bit b="5" n="COMG" /><bit b="6" n="TG" /><bit b="7" n="BG" /></field><field l="4" n="CCMR1"><bit b="0" e="1" n="CC1S" /><bit b="2" e="3" n="IC1PSC" /><bit b="2" n="OC1FE" /><bit b="3" n="OC1PE" /><bit b="4" e="6" n="OC1M" /><bit b="4" e="7" n="IC1F" /><bit b="7" n="OC1CE" /><bit b="8" e="9" n="CC2S" /><bit b="10" n="OC2FE" /><bit b="10" e="11" n="IC2PSC" /><bit b="11" n="OC2PE" /><bit b="12" e="15" n="IC2F" /><bit b="12" e="14" n="OC2M" /><bit b="15" n="OC2CE" /></field><field l="4" n="CCMR2"><bit b="0" e="1" n="CC3S" /><bit b="2" e="3" n="IC3PSC" /><bit b="2" n="OC3FE" /><bit b="3" n="OC3PE" /><bit b="4" e="6" n="OC3M" /><bit b="4" e="7" n="IC3F" /><bit b="7" n="OC3CE" /><bit b="8" e="9" n="CC4S" /><bit b="10" e="11" n="IC4PSC" /><bit b="10" n="OC4FE" /><bit b="11" n="OC4PE" /><bit b="12" e="15" n="IC4F" /><bit b="12" e="14" n="OC4M" /><bit b="15" n="OC4CE" /></field><field l="4" n="CCER"><bit b="0" n="CC1E" /><bit b="1" n="CC1P" /><bit b="2" n="CC1NE" /><bit b="3" n="CC1NP" /><bit b="4" n="CC2E" /><bit b="5" n="CC2P" /><bit b="6" n="CC2NE" /><bit b="7" n="CC2NP" /><bit b="8" n="CC3E" /><bit b="9" n="CC3P" /><bit b="10" n="CC3NE" /><bit b="11" n="CC3NP" /><bit b="12" n="CC4E" /><bit b="13" n="CC4P" /><bit b="15" n="CC4NP" /></field><field l="4" n="CNT"><bit b="0" e="31" n="CNT" /></field><field l="4" n="PSC"><bit b="0" e="15" n="PSC" /></field><field l="4" n="ARR"><bit b="0" e="31" n="ARR" /></field><field l="4" n="RCR"><bit b="0" e="7" n="REP" /></field><field l="4" n="CCR1"><bit b="0" e="15" n="CCR1" /></field><field l="4" n="CCR2"><bit b="0" e="15" n="CCR2" /></field><field l="4" n="CCR3"><bit b="0" e="15" n="CCR3" /></field><field l="4" n="CCR4"><bit b="0" e="15" n="CCR4" /></field><field l="4" n="BDTR"><bit b="0" e="7" n="DTG" /><bit b="8" e="9" n="LOCK" /><bit b="10" n="OSSI" /><bit b="11" n="OSSR" /><bit b="12" n="BKE" /><bit b="13" n="BKP" /><bit b="14" n="AOE" /><bit b="15" n="MOE" /></field><field l="4" n="DCR"><bit b="0" e="4" n="DBA" /><bit b="8" e="12" n="DBL" /></field><field l="4" n="DMAR"><bit b="0" e="15" n="DMAB" /></field><field l="4" n="OR" /></struct><struct n="USART"><field l="4" n="SR"><bit b="0" n="PE" /><bit b="1" n="FE" /><bit b="2" n="NE" /><bit b="3" n="ORE" /><bit b="4" n="IDLE" /><bit b="5" n="RXNE" /><bit b="6" n="TC" /><bit b="7" n="TXE" /><bit b="8" n="LBD" /><bit b="9" n="CTS" /></field><field l="4" n="DR"><bit b="0" e="8" n="DR" /></field><field l="4" n="BRR" /><field l="4" n="CR1"><bit b="0" n="SBK" /><bit b="1" n="RWU" /><bit b="2" n="RE" /><bit b="3" n="TE" /><bit b="4" n="IDLEIE" /><bit b="5" n="RXNEIE" /><bit b="6" n="TCIE" /><bit b="7" n="TXEIE" /><bit b="8" n="PEIE" /><bit b="9" n="PS" /><bit b="10" n="PCE" /><bit b="11" n="WAKE" /><bit b="12" n="M" /><bit b="13" n="UE" /></field><field l="4" n="CR2"><bit b="0" e="3" n="ADD" /><bit b="5" n="LBDL" /><bit b="6" n="LBDIE" /><bit b="8" n="LBCL" /><bit b="9" n="CPHA" /><bit b="10" n="CPOL" /><bit b="11" n="CLKEN" /><bit b="12" e="13" n="STOP" /><bit b="14" n="LINEN" /></field><field l="4" n="CR3"><bit b="0" n="EIE" /><bit b="1" n="IREN" /><bit b="2" n="IRLP" /><bit b="3" n="HDSEL" /><bit b="4" n="NACK" /><bit b="5" n="SCEN" /><bit b="6" n="DMAR" /><bit b="7" n="DMAT" /><bit b="8" n="RTSE" /><bit b="9" n="CTSE" /><bit b="10" n="CTSIE" /></field><field l="4" n="GTPR"><bit b="0" e="7" n="PSC" /><bit b="8" e="15" n="GT" /></field></struct><struct n="USB"><field l="2" n="EP0R"><bit b="0" e="3" n="EA" /><bit b="11" n="SETUP" /></field><field l="2" n="RESERVED0" /><field l="2" n="EP1R"><bit b="0" e="3" n="EA" /><bit b="11" n="SETUP" /></field><field l="2" n="RESERVED1" /><field l="2" n="EP2R"><bit b="0" e="3" n="EA" /><bit b="11" n="SETUP" /></field><field l="2" n="RESERVED2" /><field l="2" n="EP3R"><bit b="0" e="3" n="EA" /><bit b="11" n="SETUP" /></field><field l="2" n="RESERVED3" /><field l="2" n="EP4R"><bit b="0" e="3" n="EA" /><bit b="11" n="SETUP" /></field><field l="2" n="RESERVED4" /><field l="2" n="EP5R"><bit b="0" e="3" n="EA" /><bit b="11" n="SETUP" /></field><field l="2" n="RESERVED5" /><field l="2" n="EP6R"><bit b="0" e="3" n="EA" /><bit b="11" n="SETUP" /></field><field l="2" n="RESERVED6" /><field l="2" n="EP7R"><bit b="0" e="3" n="EA" /><bit b="11" n="SETUP" /></field><field le="2" n="RESERVED7" ne="17" /><field l="2" n="CNTR"><bit b="0" n="FRES" /><bit b="1" n="PDWN" /><bit b="3" n="FSUSP" /><bit b="4" n="RESUME" /><bit b="8" n="ESOFM" /><bit b="9" n="SOFM" /><bit b="10" n="RESETM" /><bit b="11" n="SUSPM" /><bit b="12" n="WKUPM" /><bit b="13" n="ERRM" /><bit b="14" n="PMAOVRM" /><bit b="15" n="CTRM" /></field><field l="2" n="RESERVED8" /><field l="2" n="ISTR"><bit b="4" n="DIR" /><bit b="8" n="ESOF" /><bit b="9" n="SOF" /><bit b="10" n="RESET" /><bit b="11" n="SUSP" /><bit b="12" n="WKUP" /><bit b="13" n="ERR" /><bit b="14" n="PMAOVR" /><bit b="15" n="CTR" /></field><field l="2" n="RESERVED9" /><field l="2" n="FNR"><bit b="0" e="10" n="FN" /><bit b="11" e="12" n="LSOF" /><bit b="13" n="LCK" /><bit b="14" n="RXDM" /><bit b="15" n="RXDP" /></field><field l="2" n="RESERVEDA" /><field l="2" n="DADDR"><bit b="0" n="ADD0" /><bit b="0" e="6" n="ADD" /><bit b="1" n="ADD1" /><bit b="2" n="ADD2" /><bit b="3" n="ADD3" /><bit b="4" n="ADD4" /><bit b="5" n="ADD5" /><bit b="6" n="ADD6" /><bit b="7" n="EF" /></field><field l="2" n="RESERVEDB" /><field l="2" n="BTABLE"><bit b="3" e="15" n="BTABLE" /></field><field l="2" n="RESERVEDC" /></struct><struct n="WWDG"><field l="4" n="CR"><bit b="0" e="6" n="T" /><bit b="0" n="T0" /><bit b="1" n="T1" /><bit b="2" n="T2" /><bit b="3" n="T3" /><bit b="4" n="T4" /><bit b="5" n="T5" /><bit b="6" n="T6" /><bit b="7" n="WDGA" /></field><field l="4" n="CFR"><bit b="0" e="6" n="W" /><bit b="0" n="W0" /><bit b="1" n="W1" /><bit b="2" n="W2" /><bit b="3" n="W3" /><bit b="4" n="W4" /><bit b="5" n="W5" /><bit b="6" n="W6" /><bit b="7" e="8" n="WDGTB" /><bit b="7" n="WDGTB0" /><bit b="8" n="WDGTB1" /><bit b="9" n="EWI" /></field><field l="4" n="SR"><bit b="0" n="EWIF" /></field></struct></types></processor>