<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[7]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[6]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[5]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[4]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[3]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[2]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[1]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[3]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[2]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[1]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[31]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[30]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[29]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[28]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[27]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[26]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[25]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[24]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[23]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[22]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[21]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[20]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[19]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[18]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[17]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[16]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[15]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[14]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[13]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[12]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[11]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[10]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[9]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[8]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[7]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[6]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[5]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[4]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[3]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[2]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[1]"/>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_f"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i_i_1_n_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/rst"/>
      </nets>
    </probe>
  </probeset>
</probeData>
