$date
	Fri Sep 21 09:18:15 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_decoder_2_4 $end
$var wire 4 ! ybit [3:0] $end
$var reg 1 " ebit $end
$var reg 2 # sbits [1:0] $end
$scope module obj $end
$var wire 1 " en $end
$var wire 2 $ s [1:0] $end
$var reg 4 % y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
bx $
bx #
0"
b0 !
$end
#10
b1000 !
b1000 %
1"
b0 #
b0 $
#20
b100 !
b100 %
b1 #
b1 $
#30
b10 !
b10 %
b10 #
b10 $
#40
b1 !
b1 %
b11 #
b11 $
#60
