Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Aug  7 17:12:13 2025
| Host         : LAPTOP-UKM8GMC3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0 (xilinx.com:user:LVDS_to_AXIS:1.0 (Rev. 2)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0'. These changes may impact your design.


-Upgrade has added port 'single_ended_frame'

-Upgrade has added port 'single_ended_l_clk_in'

-Upgrade has added port 'single_ended_sdo'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Aug  7 17:03:41 2025
| Host         : LAPTOP-UKM8GMC3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0'

1. Summary
----------

SUCCESS in the update of TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0 (xilinx.com:user:LVDS_to_AXIS:1.0 (Rev. 2)) to current project options.

