{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@87:97@HdlIdDef", "\nlocalparam ELASTIC_BUFFER_SIZE = 256;\n\nwire [1:0] up_status_ctrl_state;\nwire [2*NUM_LANES-1:0] up_status_lane_cgs_state;\nwire [8*NUM_LANES-1:0] up_status_lane_frame_align_err_cnt;\nwire [3*NUM_LANES-1:0] up_status_lane_emb_state;\nwire [31:0] up_lane_rdata[0:NUM_LANES-1];\nwire [32*NUM_LANES-1:0] up_status_err_statistics_cnt;\n\nreg up_ctrl_err_statistics_reset = 0;\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@88:98", "localparam ELASTIC_BUFFER_SIZE = 256;\n\nwire [1:0] up_status_ctrl_state;\nwire [2*NUM_LANES-1:0] up_status_lane_cgs_state;\nwire [8*NUM_LANES-1:0] up_status_lane_frame_align_err_cnt;\nwire [3*NUM_LANES-1:0] up_status_lane_emb_state;\nwire [31:0] up_lane_rdata[0:NUM_LANES-1];\nwire [32*NUM_LANES-1:0] up_status_err_statistics_cnt;\n\nreg up_ctrl_err_statistics_reset = 0;\nreg [6:0] up_ctrl_err_statistics_mask = 7'h0;\n"], ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@89:99", "\nwire [1:0] up_status_ctrl_state;\nwire [2*NUM_LANES-1:0] up_status_lane_cgs_state;\nwire [8*NUM_LANES-1:0] up_status_lane_frame_align_err_cnt;\nwire [3*NUM_LANES-1:0] up_status_lane_emb_state;\nwire [31:0] up_lane_rdata[0:NUM_LANES-1];\nwire [32*NUM_LANES-1:0] up_status_err_statistics_cnt;\n\nreg up_ctrl_err_statistics_reset = 0;\nreg [6:0] up_ctrl_err_statistics_mask = 7'h0;\n\n"], ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@86:96", ");\n\nlocalparam ELASTIC_BUFFER_SIZE = 256;\n\nwire [1:0] up_status_ctrl_state;\nwire [2*NUM_LANES-1:0] up_status_lane_cgs_state;\nwire [8*NUM_LANES-1:0] up_status_lane_frame_align_err_cnt;\nwire [3*NUM_LANES-1:0] up_status_lane_emb_state;\nwire [31:0] up_lane_rdata[0:NUM_LANES-1];\nwire [32*NUM_LANES-1:0] up_status_err_statistics_cnt;\n\n"], ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@85:95", "  output reg [7:0] up_cfg_frame_align_err_threshold\n);\n\nlocalparam ELASTIC_BUFFER_SIZE = 256;\n\nwire [1:0] up_status_ctrl_state;\nwire [2*NUM_LANES-1:0] up_status_lane_cgs_state;\nwire [8*NUM_LANES-1:0] up_status_lane_frame_align_err_cnt;\nwire [3*NUM_LANES-1:0] up_status_lane_emb_state;\nwire [31:0] up_lane_rdata[0:NUM_LANES-1];\nwire [32*NUM_LANES-1:0] up_status_err_statistics_cnt;\n"], ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@92:102", "wire [8*NUM_LANES-1:0] up_status_lane_frame_align_err_cnt;\nwire [3*NUM_LANES-1:0] up_status_lane_emb_state;\nwire [31:0] up_lane_rdata[0:NUM_LANES-1];\nwire [32*NUM_LANES-1:0] up_status_err_statistics_cnt;\n\nreg up_ctrl_err_statistics_reset = 0;\nreg [6:0] up_ctrl_err_statistics_mask = 7'h0;\n\nsync_data #(\n  .NUM_OF_BITS(2+NUM_LANES*(3+2+32+8))\n) i_cdc_status (\n"], ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@90:100", "wire [1:0] up_status_ctrl_state;\nwire [2*NUM_LANES-1:0] up_status_lane_cgs_state;\nwire [8*NUM_LANES-1:0] up_status_lane_frame_align_err_cnt;\nwire [3*NUM_LANES-1:0] up_status_lane_emb_state;\nwire [31:0] up_lane_rdata[0:NUM_LANES-1];\nwire [32*NUM_LANES-1:0] up_status_err_statistics_cnt;\n\nreg up_ctrl_err_statistics_reset = 0;\nreg [6:0] up_ctrl_err_statistics_mask = 7'h0;\n\nsync_data #(\n"]], "Diff Content": {"Delete": [[92, "wire [8*NUM_LANES-1:0] up_status_lane_frame_align_err_cnt;\n"]], "Add": []}}