<!doctype html>
<html>
<head>
<title>DX8SL4DQSCTL (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; DX8SL4DQSCTL (DDR_PHY) Register</p><h1>DX8SL4DQSCTL (DDR_PHY) Register</h1>
<h2>DX8SL4DQSCTL (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DX8SL4DQSCTL</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000151C</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD08151C (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x01264000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DATX8 0-1 DQS Control Register</td></tr>
</table>
<p></p>
<h2>DX8SL4DQSCTL (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:25</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Returns zero on reads</td></tr>
<tr valign=top><td>RRRMODE</td><td class="center">24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Read Path Rise-to-Rise Mode: Indicates if set that the PHY mission<br/>mode is configured to run in rise-to-rise mode for the read path.<br/>Otherwise if not set the PHY mission mode for the read path is<br/>running in rise-to-fall mode.<br/>Note:<br/>Value programmed should be same across all the Slices</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">23:22</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Returns zero on reads</td></tr>
<tr valign=top><td>WRRMODE</td><td class="center">21</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Write Path Rise-to-Rise Mode: Indicates if set that the PHY mission<br/>mode is configured to run in rise-to-rise mode for the write path.<br/>Otherwise if not set the PHY mission mode for the write path is<br/>running in rise-to-fall mode.</td></tr>
<tr valign=top><td>DQSGX</td><td class="center">20:19</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DQS Gate Extension: Specifies if set that the read DQS gate will<br/>be extended. This should be set ONLY when used with DQS<br/>pulldown and DQSn pullup. Valid values are:<br/>2b00 = Do not extend the gate<br/>2b01 = Extend the gate by 1/2 tCK in both directions (but never<br/>earlier than zero read latency)<br/>2b10 = Extend the gate earlier by 1/2 tCK and later by 2 * tCK (to<br/>facilitate LPDDR3 usage without training for systems supporting<br/>up to 800Mbps)<br/>2b11 = Extend the gate earlier by 1/2 tCK and later by 3 * tCK (to<br/>facilitate LPDDR3 usage without training for systems supporting<br/>up to 1600Mbps)<br/>Note:<br/>Value programmed should be same across all the Slices</td></tr>
<tr valign=top><td>LPPLLPD</td><td class="center">18</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Low Power PLL Power Down: Specifies if set that the PHY should<br/>respond to the DFI low power opportunity request and power down<br/>the PLL of the byte if the wakeup time request satisfies the<br/>LPWAKEUP_THRSH.<br/>LPWAKEUP_THRSH is the Minimum threshold value of<br/>tlp_wakeup required to make phy go into low power mode by<br/>powering down PLL.<br/>The value of the dfi_lp_wakeup signal at the time that the<br/>dfi_lp_data_req&dfi_lp_ctrl_req signal is de-asserted sets the<br/>tlp_wakeup time. The value is in terms of number clock cycles.<br/>Refer Table 11 description of LPWAKEUP_THRSH for decoding<br/>details</td></tr>
<tr valign=top><td>LPIOPD</td><td class="center">17</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Low Power I/O Power Down: Specifies if set that the PHY should<br/>respond to the DFI low power opportunity request and power down<br/>the I/Os of the byte.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">16:15</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeroes on reads.</td></tr>
<tr valign=top><td>QSCNTEN</td><td class="center">14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>QS Counter Enable. Enables, if set, the counting of DQS edges for<br/>automatic shut-off of DQS gate. If turned off, the gate is closed<br/>using the gate signal from the PUB.<br/>Note:<br/>Value programmed should be same across all the Slices</td></tr>
<tr valign=top><td>UDQIOM</td><td class="center">13</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Unused DQ I/O Mode: Selects SSTL mode (when set to 1b0) or<br/>CMOS mode (when set to 1b1) of the I/O for unused DQ pins.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">12:10</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeroes on reads.</td></tr>
<tr valign=top><td>DXSR</td><td class="center"> 9:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Data Slew Rate (D3F I/O Only): Selects slew rate of the I/O for DQ,<br/>DM, and DQS/DQS# pins of all DATX8 macros.</td></tr>
<tr valign=top><td>DQSNRES</td><td class="center"> 7:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DQS# Resistor: DQS_c glitch suppression resistor controls<br/>0000 = Off<br/>0001 = 2.5kOhm PD<br/>0010 = 1.25kOhm PD<br/>0011 = 830Ohm PD<br/>0100 = 620Ohm PD<br/>0101 = 500Ohm PD<br/>0110 = 415Ohm PD<br/>0111 = 355Ohm PD<br/>1000 = Off<br/>1001 = 2.5kOhm PU<br/>1010 = 1.25kOhm PU<br/>1011 = 830Ohm PU<br/>1100 = 620Ohm PU<br/>1101 = 500Ohm PU<br/>1110 = 415Ohm PU<br/>1111 = 355Ohm PU<br/>Pull-up/-down strength is independent of the ODT value selected<br/>by ZIOH[83:42]. The glitch suppression resistors are controlled by<br/>DQSR_c[3:0], OE, and TE. To use glitch suppression with<br/>unterminated DDR4, set TE=1 during read operations, but set<br/>ZIOH[83:42] to zero.</td></tr>
<tr valign=top><td>DQSRES</td><td class="center"> 3:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DQS Resistor: DQS_t glitch suppression resistor controls<br/>0000 = Off<br/>0001 = 2.5kOhm PD<br/>0010 = 1.25kOhm PD<br/>0011 = 830Ohm PD<br/>0100 = 620Ohm PD<br/>0101 = 500Ohm PD<br/>0110 = 415Ohm PD<br/>0111 = 355Ohm PD<br/>1000 = Off<br/>1001 = 2.5kOhm PU<br/>1010 = 1.25kOhm PU<br/>1011 = 830Ohm PU<br/>1100 = 620Ohm PU<br/>1101 = 500Ohm PU<br/>1110 = 415Ohm PU<br/>1111 = 355Ohm PU<br/>Pull-up/-down strength is independent of the ODT value selected<br/>by ZIOH[83:42]. The glitch suppression resistors are controlled by<br/>DQSR_t[3:0], OE, and TE. To use glitch suppression with<br/>unterminated DDR4, set TE=1 during read operations, but set<br/>ZIOH[83:42] to zero.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>