##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for GlitchClk
		4.3::Critical Path Report for PRINTER_A_IntClock
		4.4::Critical Path Report for screen_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. screen_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. GlitchClk:R)
		5.3::Critical Path Report for (screen_IntClock:R vs. screen_IntClock:R)
		5.4::Critical Path Report for (PRINTER_A_IntClock:R vs. PRINTER_A_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK           | Frequency: 59.80 MHz  | Target: 24.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK        | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 24.00 MHz  | 
Clock: GlitchClk           | Frequency: 83.32 MHz  | Target: 0.00 MHz   | 
Clock: PRINTER_A_IntClock  | Frequency: 55.14 MHz  | Target: 0.08 MHz   | 
Clock: screen_IntClock     | Frequency: 49.71 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           GlitchClk           41666.7          29664       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           screen_IntClock     41666.7          24945       N/A              N/A         N/A              N/A         N/A              N/A         
PRINTER_A_IntClock  PRINTER_A_IntClock  1.30417e+007     13023530    N/A              N/A         N/A              N/A         N/A              N/A         
screen_IntClock     screen_IntClock     1.08333e+006     1063216     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase      
----------------  ------------  --------------------  
Pin_1(0)_PAD      31909         GlitchClk:R           
Tx_3(0)_PAD       31127         PRINTER_A_IntClock:R  
screen_tx(0)_PAD  30519         screen_IntClock:R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.80 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24945p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13252
-------------------------------------   ----- 
End-of-path arrival time (ps)           13252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell3             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                           iocell3         1816   1816  24945  RISE       1
\screen:BUART:rx_postpoll\/main_0         macrocell7      5797   7613  24945  RISE       1
\screen:BUART:rx_postpoll\/q              macrocell7      3350  10963  24945  RISE       1
\screen:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  13252  24945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for GlitchClk
***************************************
Clock: GlitchClk
Frequency: 83.32 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_6(0)/fb
Path End       : Net_140/main_0
Capture Clock  : Net_140/clock_0
Path slack     : 29664p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24000 vs. GlitchClk:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
P1_6(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
P1_6(0)/fb      iocell1       2503   2503  29664  RISE       1
Net_140/main_0  macrocell14   5989   8492  29664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell14         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PRINTER_A_IntClock
************************************************
Clock: PRINTER_A_IntClock
Frequency: 55.14 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023530p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11947
-------------------------------------   ----- 
End-of-path arrival time (ps)           11947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q                      macrocell32     1250   1250  13023530  RISE       1
\PRINTER_A:BUART:counter_load_not\/main_0           macrocell11     4441   5691  13023530  RISE       1
\PRINTER_A:BUART:counter_load_not\/q                macrocell11     3350   9041  13023530  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2906  11947  13023530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for screen_IntClock
*********************************************
Clock: screen_IntClock
Frequency: 49.71 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:sRX:RxBitCounter\/load
Capture Clock  : \screen:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063216p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14757
-------------------------------------   ----- 
End-of-path arrival time (ps)           14757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q            macrocell24   1250   1250  1063216  RISE       1
\screen:BUART:rx_counter_load\/main_3  macrocell6    7833   9083  1063216  RISE       1
\screen:BUART:rx_counter_load\/q       macrocell6    3350  12433  1063216  RISE       1
\screen:BUART:sRX:RxBitCounter\/load   count7cell    2324  14757  1063216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. screen_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24945p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13252
-------------------------------------   ----- 
End-of-path arrival time (ps)           13252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell3             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                           iocell3         1816   1816  24945  RISE       1
\screen:BUART:rx_postpoll\/main_0         macrocell7      5797   7613  24945  RISE       1
\screen:BUART:rx_postpoll\/q              macrocell7      3350  10963  24945  RISE       1
\screen:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  13252  24945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. GlitchClk:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_6(0)/fb
Path End       : Net_140/main_0
Capture Clock  : Net_140/clock_0
Path slack     : 29664p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24000 vs. GlitchClk:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
P1_6(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
P1_6(0)/fb      iocell1       2503   2503  29664  RISE       1
Net_140/main_0  macrocell14   5989   8492  29664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell14         0      0  RISE       1


5.3::Critical Path Report for (screen_IntClock:R vs. screen_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:sRX:RxBitCounter\/load
Capture Clock  : \screen:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063216p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14757
-------------------------------------   ----- 
End-of-path arrival time (ps)           14757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q            macrocell24   1250   1250  1063216  RISE       1
\screen:BUART:rx_counter_load\/main_3  macrocell6    7833   9083  1063216  RISE       1
\screen:BUART:rx_counter_load\/q       macrocell6    3350  12433  1063216  RISE       1
\screen:BUART:sRX:RxBitCounter\/load   count7cell    2324  14757  1063216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1


5.4::Critical Path Report for (PRINTER_A_IntClock:R vs. PRINTER_A_IntClock:R)
*****************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023530p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11947
-------------------------------------   ----- 
End-of-path arrival time (ps)           11947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q                      macrocell32     1250   1250  13023530  RISE       1
\PRINTER_A:BUART:counter_load_not\/main_0           macrocell11     4441   5691  13023530  RISE       1
\PRINTER_A:BUART:counter_load_not\/q                macrocell11     3350   9041  13023530  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2906  11947  13023530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24945p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13252
-------------------------------------   ----- 
End-of-path arrival time (ps)           13252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell3             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                           iocell3         1816   1816  24945  RISE       1
\screen:BUART:rx_postpoll\/main_0         macrocell7      5797   7613  24945  RISE       1
\screen:BUART:rx_postpoll\/q              macrocell7      3350  10963  24945  RISE       1
\screen:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  13252  24945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_6(0)/fb
Path End       : Net_140/main_0
Capture Clock  : Net_140/clock_0
Path slack     : 29664p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24000 vs. GlitchClk:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
P1_6(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
P1_6(0)/fb      iocell1       2503   2503  29664  RISE       1
Net_140/main_0  macrocell14   5989   8492  29664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30400p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7756
-------------------------------------   ---- 
End-of-path arrival time (ps)           7756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
screen_rx(0)/fb  iocell3       1816   1816  24945  RISE       1
MODIN1_1/main_2  macrocell27   5940   7756  30400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30400p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7756
-------------------------------------   ---- 
End-of-path arrival time (ps)           7756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
screen_rx(0)/fb  iocell3       1816   1816  24945  RISE       1
MODIN1_0/main_2  macrocell28   5940   7756  30400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:rx_state_0\/main_5
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 30544p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7613
-------------------------------------   ---- 
End-of-path arrival time (ps)           7613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
screen_rx(0)/fb                   iocell3       1816   1816  24945  RISE       1
\screen:BUART:rx_state_0\/main_5  macrocell21   5797   7613  30544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:rx_state_2\/main_5
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 31308p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6848
-------------------------------------   ---- 
End-of-path arrival time (ps)           6848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
screen_rx(0)/fb                   iocell3       1816   1816  24945  RISE       1
\screen:BUART:rx_state_2\/main_5  macrocell24   5032   6848  31308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:rx_status_3\/main_5
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 31308p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6848
-------------------------------------   ---- 
End-of-path arrival time (ps)           6848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
screen_rx(0)/fb                    iocell3       1816   1816  24945  RISE       1
\screen:BUART:rx_status_3\/main_5  macrocell29   5032   6848  31308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:rx_last\/main_0
Capture Clock  : \screen:BUART:rx_last\/clock_0
Path slack     : 31308p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6848
-------------------------------------   ---- 
End-of-path arrival time (ps)           6848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell3             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
screen_rx(0)/fb                iocell3       1816   1816  24945  RISE       1
\screen:BUART:rx_last\/main_0  macrocell30   5032   6848  31308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_last\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:sRX:RxBitCounter\/load
Capture Clock  : \screen:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063216p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14757
-------------------------------------   ----- 
End-of-path arrival time (ps)           14757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q            macrocell24   1250   1250  1063216  RISE       1
\screen:BUART:rx_counter_load\/main_3  macrocell6    7833   9083  1063216  RISE       1
\screen:BUART:rx_counter_load\/q       macrocell6    3350  12433  1063216  RISE       1
\screen:BUART:sRX:RxBitCounter\/load   count7cell    2324  14757  1063216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065575p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11568
-------------------------------------   ----- 
End-of-path arrival time (ps)           11568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q                      macrocell16     1250   1250  1065575  RISE       1
\screen:BUART:counter_load_not\/main_0           macrocell3      4668   5918  1065575  RISE       1
\screen:BUART:counter_load_not\/q                macrocell3      3350   9268  1065575  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2300  11568  1065575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068380p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8944
-------------------------------------   ---- 
End-of-path arrival time (ps)           8944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q         macrocell20     1250   1250  1064052  RISE       1
\screen:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   7694   8944  1068380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_state_0\/main_4
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1069679p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10145
-------------------------------------   ----- 
End-of-path arrival time (ps)           10145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q       macrocell24   1250   1250  1063216  RISE       1
\screen:BUART:rx_state_0\/main_4  macrocell21   8895  10145  1069679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \screen:BUART:sTX:TxSts\/status_0
Capture Clock  : \screen:BUART:sTX:TxSts\/clock
Path slack     : 1069996p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12837
-------------------------------------   ----- 
End-of-path arrival time (ps)           12837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069996  RISE       1
\screen:BUART:tx_status_0\/main_3                 macrocell4      3599   7179  1069996  RISE       1
\screen:BUART:tx_status_0\/q                      macrocell4      3350  10529  1069996  RISE       1
\screen:BUART:sTX:TxSts\/status_0                 statusicell1    2308  12837  1069996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \screen:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070188p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9635
-------------------------------------   ---- 
End-of-path arrival time (ps)           9635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q               macrocell24   1250   1250  1063216  RISE       1
\screen:BUART:rx_state_stop1_reg\/main_3  macrocell26   8385   9635  1070188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_stop1_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \screen:BUART:sRX:RxSts\/status_4
Capture Clock  : \screen:BUART:sRX:RxSts\/clock
Path slack     : 1070678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12156
-------------------------------------   ----- 
End-of-path arrival time (ps)           12156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1070678  RISE       1
\screen:BUART:rx_status_4\/main_1                 macrocell8      2899   6479  1070678  RISE       1
\screen:BUART:rx_status_4\/q                      macrocell8      3350   9829  1070678  RISE       1
\screen:BUART:sRX:RxSts\/status_4                 statusicell2    2326  12156  1070678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \screen:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070870p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8953
-------------------------------------   ---- 
End-of-path arrival time (ps)           8953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q        macrocell20   1250   1250  1064052  RISE       1
\screen:BUART:rx_state_stop1_reg\/main_0  macrocell26   7703   8953  1070870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_stop1_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_state_0\/main_0
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1071004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8819
-------------------------------------   ---- 
End-of-path arrival time (ps)           8819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  1064052  RISE       1
\screen:BUART:rx_state_0\/main_0    macrocell21   7569   8819  1071004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_state_3\/main_4
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1071090p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8734
-------------------------------------   ---- 
End-of-path arrival time (ps)           8734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q       macrocell24   1250   1250  1063216  RISE       1
\screen:BUART:rx_state_3\/main_4  macrocell23   7484   8734  1071090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071438p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q          macrocell25     1250   1250  1071438  RISE       1
\screen:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4635   5885  1071438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_load_fifo\/q
Path End       : \screen:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7973
-------------------------------------   ---- 
End-of-path arrival time (ps)           7973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:rx_load_fifo\/q            macrocell22     1250   1250  1071448  RISE       1
\screen:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   6723   7973  1072230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \screen:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072310p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q                macrocell16     1250   1250  1065575  RISE       1
\screen:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3764   5014  1072310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q                macrocell21     1250   1250  1067336  RISE       1
\screen:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3759   5009  1072314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_load_fifo\/main_4
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1072455p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7368
-------------------------------------   ---- 
End-of-path arrival time (ps)           7368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q         macrocell24   1250   1250  1063216  RISE       1
\screen:BUART:rx_load_fifo\/main_4  macrocell22   6118   7368  1072455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_load_fifo\/main_0
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1072469p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7354
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  1064052  RISE       1
\screen:BUART:rx_load_fifo\/main_0  macrocell22   6104   7354  1072469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen:BUART:rx_state_2\/main_9
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1072501p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072501  RISE       1
\screen:BUART:rx_state_2\/main_9         macrocell24   5383   7323  1072501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_state_3\/main_0
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1072514p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  1064052  RISE       1
\screen:BUART:rx_state_3\/main_0    macrocell23   6060   7310  1072514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \screen:BUART:tx_state_0\/main_3
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1072644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069996  RISE       1
\screen:BUART:tx_state_0\/main_3                  macrocell17     3599   7179  1072644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_load_fifo\/main_3
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1072846p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6977
-------------------------------------   ---- 
End-of-path arrival time (ps)           6977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q         macrocell23   1250   1250  1066806  RISE       1
\screen:BUART:rx_load_fifo\/main_3  macrocell22   5727   6977  1072846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_state_2\/main_3
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1072865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6958
-------------------------------------   ---- 
End-of-path arrival time (ps)           6958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q       macrocell23   1250   1250  1066806  RISE       1
\screen:BUART:rx_state_2\/main_3  macrocell24   5708   6958  1072865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_status_3\/main_3
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1072865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6958
-------------------------------------   ---- 
End-of-path arrival time (ps)           6958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q        macrocell23   1250   1250  1066806  RISE       1
\screen:BUART:rx_status_3\/main_3  macrocell29   5708   6958  1072865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \screen:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072895p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q                macrocell17     1250   1250  1066156  RISE       1
\screen:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3178   4428  1072895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen:BUART:rx_load_fifo\/main_7
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1073055p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           6768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072501  RISE       1
\screen:BUART:rx_load_fifo\/main_7       macrocell22   4828   6768  1073055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \screen:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073092p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4231
-------------------------------------   ---- 
End-of-path arrival time (ps)           4231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1069012  RISE       1
\screen:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4041   4231  1073092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \screen:BUART:txn\/main_3
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1073149p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6674
-------------------------------------   ---- 
End-of-path arrival time (ps)           6674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073149  RISE       1
\screen:BUART:txn\/main_3                macrocell15     2304   6674  1073149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell15         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_state_3\/main_2
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1073355p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6468
-------------------------------------   ---- 
End-of-path arrival time (ps)           6468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q  macrocell25   1250   1250  1071438  RISE       1
\screen:BUART:rx_state_3\/main_2   macrocell23   5218   6468  1073355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_load_fifo\/main_1
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1073786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q         macrocell21   1250   1250  1067336  RISE       1
\screen:BUART:rx_load_fifo\/main_1  macrocell22   4787   6037  1073786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_state_2\/main_1
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1073806p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q       macrocell21   1250   1250  1067336  RISE       1
\screen:BUART:rx_state_2\/main_1  macrocell24   4767   6017  1073806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_status_3\/main_1
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1073806p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q        macrocell21   1250   1250  1067336  RISE       1
\screen:BUART:rx_status_3\/main_1  macrocell29   4767   6017  1073806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:tx_state_2\/main_0
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1073899p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q       macrocell16   1250   1250  1065575  RISE       1
\screen:BUART:tx_state_2\/main_0  macrocell18   4674   5924  1073899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1073920p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073920  RISE       1
MODIN1_1/main_0                          macrocell27   3964   5904  1073920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1073920p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073920  RISE       1
MODIN1_0/main_0                          macrocell28   3964   5904  1073920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1073929p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073929  RISE       1
MODIN1_1/main_1                          macrocell27   3954   5894  1073929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1073929p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073929  RISE       1
MODIN1_0/main_1                          macrocell28   3954   5894  1073929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen:BUART:rx_load_fifo\/main_6
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1074036p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5787
-------------------------------------   ---- 
End-of-path arrival time (ps)           5787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074036  RISE       1
\screen:BUART:rx_load_fifo\/main_6       macrocell22   3847   5787  1074036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen:BUART:rx_state_2\/main_8
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1074052p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074036  RISE       1
\screen:BUART:rx_state_2\/main_8         macrocell24   3832   5772  1074052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen:BUART:rx_load_fifo\/main_5
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1074242p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074242  RISE       1
\screen:BUART:rx_load_fifo\/main_5       macrocell22   3642   5582  1074242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen:BUART:rx_state_2\/main_7
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1074262p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074242  RISE       1
\screen:BUART:rx_state_2\/main_7         macrocell24   3622   5562  1074262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_state_0\/main_2
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1074340p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q  macrocell25   1250   1250  1071438  RISE       1
\screen:BUART:rx_state_0\/main_2   macrocell21   4233   5483  1074340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:tx_bitclk\/main_2
Capture Clock  : \screen:BUART:tx_bitclk\/clock_0
Path slack     : 1074374p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5449
-------------------------------------   ---- 
End-of-path arrival time (ps)           5449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1069012  RISE       1
\screen:BUART:tx_bitclk\/main_2                macrocell19     5259   5449  1074374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:tx_state_1\/main_2
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1074383p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1069012  RISE       1
\screen:BUART:tx_state_1\/main_2               macrocell16     5250   5440  1074383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \screen:BUART:rx_state_0\/main_6
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1074433p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5390
-------------------------------------   ---- 
End-of-path arrival time (ps)           5390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                        macrocell27   1250   1250  1068834  RISE       1
\screen:BUART:rx_state_0\/main_6  macrocell21   4140   5390  1074433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \screen:BUART:rx_state_0\/main_7
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1074446p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                        macrocell28   1250   1250  1068846  RISE       1
\screen:BUART:rx_state_0\/main_7  macrocell21   4128   5378  1074446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:tx_state_2\/main_1
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1074480p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q       macrocell17   1250   1250  1066156  RISE       1
\screen:BUART:tx_state_2\/main_1  macrocell18   4094   5344  1074480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_state_0\/main_3
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1074617p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5206
-------------------------------------   ---- 
End-of-path arrival time (ps)           5206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q       macrocell23   1250   1250  1066806  RISE       1
\screen:BUART:rx_state_0\/main_3  macrocell21   3956   5206  1074617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \screen:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074623p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5200
-------------------------------------   ---- 
End-of-path arrival time (ps)           5200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q               macrocell23   1250   1250  1066806  RISE       1
\screen:BUART:rx_state_stop1_reg\/main_2  macrocell26   3950   5200  1074623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_stop1_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_1
Path End       : \screen:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \screen:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074668p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073929  RISE       1
\screen:BUART:rx_bitclk_enable\/main_1   macrocell25   3215   5155  1074668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_2
Path End       : \screen:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \screen:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074670p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073920  RISE       1
\screen:BUART:rx_bitclk_enable\/main_0   macrocell25   3213   5153  1074670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:tx_state_2\/main_2
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1074684p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1069012  RISE       1
\screen:BUART:tx_state_2\/main_2               macrocell18     4950   5140  1074684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen:BUART:rx_state_0\/main_10
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1074749p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072501  RISE       1
\screen:BUART:rx_state_0\/main_10        macrocell21   3134   5074  1074749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen:BUART:rx_state_3\/main_7
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1074755p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072501  RISE       1
\screen:BUART:rx_state_3\/main_7         macrocell23   3128   5068  1074755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:tx_bitclk\/main_0
Capture Clock  : \screen:BUART:tx_bitclk\/clock_0
Path slack     : 1074792p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q      macrocell16   1250   1250  1065575  RISE       1
\screen:BUART:tx_bitclk\/main_0  macrocell19   3781   5031  1074792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:tx_state_0\/main_0
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1074802p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q       macrocell16   1250   1250  1065575  RISE       1
\screen:BUART:tx_state_0\/main_0  macrocell17   3772   5022  1074802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_state_2\/main_4
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1074814p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q       macrocell24   1250   1250  1063216  RISE       1
\screen:BUART:rx_state_2\/main_4  macrocell24   3759   5009  1074814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_status_3\/main_4
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1074814p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q        macrocell24   1250   1250  1063216  RISE       1
\screen:BUART:rx_status_3\/main_4  macrocell29   3759   5009  1074814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:txn\/main_1
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1074816p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q  macrocell16   1250   1250  1065575  RISE       1
\screen:BUART:txn\/main_1    macrocell15   3757   5007  1074816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell15         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:tx_state_1\/main_0
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1074816p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q       macrocell16   1250   1250  1065575  RISE       1
\screen:BUART:tx_state_1\/main_0  macrocell16   3757   5007  1074816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_state_3\/main_1
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1074820p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q       macrocell21   1250   1250  1067336  RISE       1
\screen:BUART:rx_state_3\/main_1  macrocell23   3753   5003  1074820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_state_2\/main_0
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1074823p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  1064052  RISE       1
\screen:BUART:rx_state_2\/main_0    macrocell24   3750   5000  1074823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_status_3\/main_0
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1074823p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  1064052  RISE       1
\screen:BUART:rx_status_3\/main_0   macrocell29   3750   5000  1074823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_state_0\/main_1
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1074863p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q       macrocell21   1250   1250  1067336  RISE       1
\screen:BUART:rx_state_0\/main_1  macrocell21   3710   4960  1074863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_bitclk\/q
Path End       : \screen:BUART:tx_state_2\/main_5
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1074876p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_bitclk\/q        macrocell19   1250   1250  1074876  RISE       1
\screen:BUART:tx_state_2\/main_5  macrocell18   3697   4947  1074876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \screen:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q               macrocell21   1250   1250  1067336  RISE       1
\screen:BUART:rx_state_stop1_reg\/main_1  macrocell26   3601   4851  1074972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_stop1_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:tx_bitclk\/main_3
Capture Clock  : \screen:BUART:tx_bitclk\/clock_0
Path slack     : 1074982p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q      macrocell18   1250   1250  1065790  RISE       1
\screen:BUART:tx_bitclk\/main_3  macrocell19   3592   4842  1074982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_0
Path End       : \screen:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \screen:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074986p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074986  RISE       1
\screen:BUART:rx_bitclk_enable\/main_2   macrocell25   2898   4838  1074986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:tx_state_0\/main_4
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1074995p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q       macrocell18   1250   1250  1065790  RISE       1
\screen:BUART:tx_state_0\/main_4  macrocell17   3578   4828  1074995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \screen:BUART:rx_status_3\/main_6
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1075012p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                         macrocell27   1250   1250  1068834  RISE       1
\screen:BUART:rx_status_3\/main_6  macrocell29   3562   4812  1075012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \screen:BUART:rx_status_3\/main_7
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1075029p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                         macrocell28   1250   1250  1068846  RISE       1
\screen:BUART:rx_status_3\/main_7  macrocell29   3544   4794  1075029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:txn\/main_4
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1075039p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q  macrocell18   1250   1250  1065790  RISE       1
\screen:BUART:txn\/main_4    macrocell15   3535   4785  1075039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell15         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:tx_state_1\/main_3
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1075039p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q       macrocell18   1250   1250  1065790  RISE       1
\screen:BUART:tx_state_1\/main_3  macrocell16   3535   4785  1075039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:tx_state_0\/main_2
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1075060p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1069012  RISE       1
\screen:BUART:tx_state_0\/main_2               macrocell17     4573   4763  1075060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen:BUART:rx_state_3\/main_6
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074036  RISE       1
\screen:BUART:rx_state_3\/main_6         macrocell23   2797   4737  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen:BUART:rx_state_0\/main_9
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074036  RISE       1
\screen:BUART:rx_state_0\/main_9         macrocell21   2794   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_state_3\/main_3
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1075159p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q       macrocell23   1250   1250  1066806  RISE       1
\screen:BUART:rx_state_3\/main_3  macrocell23   3414   4664  1075159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen:BUART:rx_state_3\/main_5
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1075264p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074242  RISE       1
\screen:BUART:rx_state_3\/main_5         macrocell23   2619   4559  1075264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen:BUART:rx_state_0\/main_8
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075273p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074242  RISE       1
\screen:BUART:rx_state_0\/main_8         macrocell21   2610   4550  1075273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:txn\/main_2
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1075398p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q  macrocell17   1250   1250  1066156  RISE       1
\screen:BUART:txn\/main_2    macrocell15   3175   4425  1075398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell15         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:tx_state_1\/main_1
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1075398p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q       macrocell17   1250   1250  1066156  RISE       1
\screen:BUART:tx_state_1\/main_1  macrocell16   3175   4425  1075398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:tx_state_0\/main_1
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1075401p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q       macrocell17   1250   1250  1066156  RISE       1
\screen:BUART:tx_state_0\/main_1  macrocell17   3172   4422  1075401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:tx_bitclk\/main_1
Capture Clock  : \screen:BUART:tx_bitclk\/clock_0
Path slack     : 1075407p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q      macrocell17   1250   1250  1066156  RISE       1
\screen:BUART:tx_bitclk\/main_1  macrocell19   3167   4417  1075407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_state_2\/main_2
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1075676p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q  macrocell25   1250   1250  1071438  RISE       1
\screen:BUART:rx_state_2\/main_2   macrocell24   2897   4147  1075676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_status_3\/main_2
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1075676p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q  macrocell25   1250   1250  1071438  RISE       1
\screen:BUART:rx_status_3\/main_2  macrocell29   2897   4147  1075676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_load_fifo\/main_2
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1075677p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q   macrocell25   1250   1250  1071438  RISE       1
\screen:BUART:rx_load_fifo\/main_2  macrocell22   2897   4147  1075677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_bitclk\/q
Path End       : \screen:BUART:txn\/main_6
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1075790p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_bitclk\/q  macrocell19   1250   1250  1074876  RISE       1
\screen:BUART:txn\/main_6   macrocell15   2784   4034  1075790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell15         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_bitclk\/q
Path End       : \screen:BUART:tx_state_1\/main_5
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1075790p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_bitclk\/q        macrocell19   1250   1250  1074876  RISE       1
\screen:BUART:tx_state_1\/main_5  macrocell16   2784   4034  1075790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_bitclk\/q
Path End       : \screen:BUART:tx_state_0\/main_5
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1075807p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_bitclk\/q        macrocell19   1250   1250  1074876  RISE       1
\screen:BUART:tx_state_0\/main_5  macrocell17   2767   4017  1075807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \screen:BUART:tx_state_2\/main_4
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1075817p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4006
-------------------------------------   ---- 
End-of-path arrival time (ps)           4006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075817  RISE       1
\screen:BUART:tx_state_2\/main_4               macrocell18     3816   4006  1075817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075940p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell27   1250   1250  1068834  RISE       1
MODIN1_1/main_3  macrocell27   2633   3883  1075940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:tx_state_2\/main_3
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1075945p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q       macrocell18   1250   1250  1065790  RISE       1
\screen:BUART:tx_state_2\/main_3  macrocell18   2628   3878  1075945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell28   1250   1250  1068846  RISE       1
MODIN1_1/main_4  macrocell27   2619   3869  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell28   1250   1250  1068846  RISE       1
MODIN1_0/main_3  macrocell28   2619   3869  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_last\/q
Path End       : \screen:BUART:rx_state_2\/main_6
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1076281p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_last\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_last\/q          macrocell30   1250   1250  1076281  RISE       1
\screen:BUART:rx_state_2\/main_6  macrocell24   2292   3542  1076281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:txn\/q
Path End       : \screen:BUART:txn\/main_0
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell15         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:txn\/q       macrocell15   1250   1250  1076282  RISE       1
\screen:BUART:txn\/main_0  macrocell15   2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell15         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \screen:BUART:txn\/main_5
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1076732p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3091
-------------------------------------   ---- 
End-of-path arrival time (ps)           3091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075817  RISE       1
\screen:BUART:txn\/main_5                      macrocell15     2901   3091  1076732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell15         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \screen:BUART:tx_state_1\/main_4
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1076732p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3091
-------------------------------------   ---- 
End-of-path arrival time (ps)           3091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075817  RISE       1
\screen:BUART:tx_state_1\/main_4               macrocell16     2901   3091  1076732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_status_3\/q
Path End       : \screen:BUART:sRX:RxSts\/status_3
Capture Clock  : \screen:BUART:sRX:RxSts\/clock
Path slack     : 1079266p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_status_3\/q       macrocell29    1250   1250  1079266  RISE       1
\screen:BUART:sRX:RxSts\/status_3  statusicell2   2318   3568  1079266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023530p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11947
-------------------------------------   ----- 
End-of-path arrival time (ps)           11947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q                      macrocell32     1250   1250  13023530  RISE       1
\PRINTER_A:BUART:counter_load_not\/main_0           macrocell11     4441   5691  13023530  RISE       1
\PRINTER_A:BUART:counter_load_not\/q                macrocell11     3350   9041  13023530  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2906  11947  13023530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PRINTER_A:BUART:sTX:TxSts\/status_0
Capture Clock  : \PRINTER_A:BUART:sTX:TxSts\/clock
Path slack     : 13025172p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15995
-------------------------------------   ----- 
End-of-path arrival time (ps)           15995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13025172  RISE       1
\PRINTER_A:BUART:tx_status_0\/main_3                 macrocell12     3488   7068  13025172  RISE       1
\PRINTER_A:BUART:tx_status_0\/q                      macrocell12     3350  10418  13025172  RISE       1
\PRINTER_A:BUART:sTX:TxSts\/status_0                 statusicell3    5577  15995  13025172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxSts\/clock                          statusicell3        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PRINTER_A:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029204p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13024339  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   6263   6453  13029204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PRINTER_A:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029966p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q                macrocell33     1250   1250  13023986  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   4440   5690  13029966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PRINTER_A:BUART:tx_state_0\/main_3
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13030642p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7514
-------------------------------------   ---- 
End-of-path arrival time (ps)           7514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13025172  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_3                  macrocell33     3934   7514  13030642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PRINTER_A:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030947p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q                macrocell32     1250   1250  13023530  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3460   4710  13030947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PRINTER_A:BUART:txn\/main_3
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13031488p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6668
-------------------------------------   ---- 
End-of-path arrival time (ps)           6668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  13031488  RISE       1
\PRINTER_A:BUART:txn\/main_3                macrocell31     2298   6668  13031488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:tx_state_1\/main_0
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13031895p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q       macrocell32   1250   1250  13023530  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_0  macrocell32   5012   6262  13031895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:tx_state_0\/main_0
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13031895p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q       macrocell32   1250   1250  13023530  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_0  macrocell33   5012   6262  13031895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:tx_state_1\/main_1
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13031905p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6252
-------------------------------------   ---- 
End-of-path arrival time (ps)           6252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q       macrocell33   1250   1250  13023986  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_1  macrocell32   5002   6252  13031905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:tx_state_0\/main_1
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13031905p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6252
-------------------------------------   ---- 
End-of-path arrival time (ps)           6252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q       macrocell33   1250   1250  13023986  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_1  macrocell33   5002   6252  13031905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_bitclk\/q
Path End       : \PRINTER_A:BUART:tx_state_2\/main_5
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13032224p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_bitclk\/q        macrocell35   1250   1250  13032224  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_5  macrocell34   4683   5933  13032224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:tx_state_1\/main_2
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13032244p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13024339  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_2               macrocell32     5722   5912  13032244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:tx_state_0\/main_2
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13032244p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13024339  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_2               macrocell33     5722   5912  13032244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:tx_state_2\/main_0
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13032466p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5691
-------------------------------------   ---- 
End-of-path arrival time (ps)           5691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q       macrocell32   1250   1250  13023530  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_0  macrocell34   4441   5691  13032466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:tx_bitclk\/main_0
Capture Clock  : \PRINTER_A:BUART:tx_bitclk\/clock_0
Path slack     : 13032466p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5691
-------------------------------------   ---- 
End-of-path arrival time (ps)           5691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q      macrocell32   1250   1250  13023530  RISE       1
\PRINTER_A:BUART:tx_bitclk\/main_0  macrocell35   4441   5691  13032466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_bitclk\/q
Path End       : \PRINTER_A:BUART:tx_state_1\/main_5
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13032790p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5367
-------------------------------------   ---- 
End-of-path arrival time (ps)           5367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_bitclk\/q        macrocell35   1250   1250  13032224  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_5  macrocell32   4117   5367  13032790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_bitclk\/q
Path End       : \PRINTER_A:BUART:tx_state_0\/main_5
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13032790p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5367
-------------------------------------   ---- 
End-of-path arrival time (ps)           5367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_bitclk\/q        macrocell35   1250   1250  13032224  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_5  macrocell33   4117   5367  13032790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:txn\/main_1
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13032879p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q  macrocell32   1250   1250  13023530  RISE       1
\PRINTER_A:BUART:txn\/main_1    macrocell31   4028   5278  13032879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:tx_state_2\/main_1
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13032922p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q       macrocell33   1250   1250  13023986  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_1  macrocell34   3985   5235  13032922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:tx_bitclk\/main_1
Capture Clock  : \PRINTER_A:BUART:tx_bitclk\/clock_0
Path slack     : 13032922p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q      macrocell33   1250   1250  13023986  RISE       1
\PRINTER_A:BUART:tx_bitclk\/main_1  macrocell35   3985   5235  13032922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:tx_state_2\/main_2
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13033274p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13024339  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_2               macrocell34     4692   4882  13033274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:tx_bitclk\/main_2
Capture Clock  : \PRINTER_A:BUART:tx_bitclk\/clock_0
Path slack     : 13033274p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13024339  RISE       1
\PRINTER_A:BUART:tx_bitclk\/main_2                macrocell35     4692   4882  13033274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PRINTER_A:BUART:tx_state_1\/main_4
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13033454p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13033454  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_4               macrocell32     4513   4703  13033454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:txn\/main_2
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13033498p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q  macrocell33   1250   1250  13023986  RISE       1
\PRINTER_A:BUART:txn\/main_2    macrocell31   3409   4659  13033498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_bitclk\/q
Path End       : \PRINTER_A:BUART:txn\/main_6
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13033634p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_bitclk\/q  macrocell35   1250   1250  13032224  RISE       1
\PRINTER_A:BUART:txn\/main_6   macrocell31   3273   4523  13033634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:tx_state_1\/main_3
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13033836p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q       macrocell34   1250   1250  13024903  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_3  macrocell32   3070   4320  13033836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:tx_state_0\/main_4
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13033836p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q       macrocell34   1250   1250  13024903  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_4  macrocell33   3070   4320  13033836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:tx_state_2\/main_3
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13033839p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q       macrocell34   1250   1250  13024903  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_3  macrocell34   3068   4318  13033839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:tx_bitclk\/main_3
Capture Clock  : \PRINTER_A:BUART:tx_bitclk\/clock_0
Path slack     : 13033839p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q      macrocell34   1250   1250  13024903  RISE       1
\PRINTER_A:BUART:tx_bitclk\/main_3  macrocell35   3068   4318  13033839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:txn\/main_4
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13033947p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4209
-------------------------------------   ---- 
End-of-path arrival time (ps)           4209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q  macrocell34   1250   1250  13024903  RISE       1
\PRINTER_A:BUART:txn\/main_4    macrocell31   2959   4209  13033947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PRINTER_A:BUART:tx_state_2\/main_4
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13033999p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13033454  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_4               macrocell34     3967   4157  13033999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:txn\/q
Path End       : \PRINTER_A:BUART:txn\/main_0
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13034290p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:txn\/q       macrocell31   1250   1250  13034290  RISE       1
\PRINTER_A:BUART:txn\/main_0  macrocell31   2617   3867  13034290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PRINTER_A:BUART:txn\/main_5
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13034398p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3759
-------------------------------------   ---- 
End-of-path arrival time (ps)           3759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13033454  RISE       1
\PRINTER_A:BUART:txn\/main_5                      macrocell31     3569   3759  13034398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell31         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

