Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2bcdd809f04744e285134bd1b42c94bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISCV_behav xil_defaultlib.tb_RISCV xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.extand
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPU_Core
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.BUS_interconnector
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RISCV
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RISCV_behav
