#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Apr 07 13:44:50 2016
# Process ID: 9180
# Log file: C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/Verilog/ASICTesterVerilog/planAhead_run_2/planAhead.log
# Journal file: C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/Verilog/ASICTesterVerilog/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/Verilog/ASICTesterVerilog/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list CLK]]
set_property iostandard LVCMOS33 [get_ports [list RST]]
set_property iostandard LVCMOS33 [get_ports [list RX]]
set_property iostandard LVCMOS33 [get_ports [list RXDATA_READY]]
set_property iostandard LVCMOS33 [get_ports [list RXDATA_RETRIEVED]]
set_property iostandard LVCMOS33 [get_ports [list TXCAPTURE]]
set_property iostandard LVCMOS33 [get_ports [list TX]]
set_property iostandard LVCMOS33 [get_ports [list TXSENT]]
set_property iostandard LVCMOS33 [get_ports [list TXTRANSMIT]]
set_property iostandard LVCMOS33 [get_ports [list {RXDATA[7]} {RXDATA[6]} {RXDATA[5]} {RXDATA[4]} {RXDATA[3]} {RXDATA[2]} {RXDATA[1]} {RXDATA[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {TXDATA[7]} {TXDATA[6]} {TXDATA[5]} {TXDATA[4]} {TXDATA[3]} {TXDATA[2]} {TXDATA[1]} {TXDATA[0]}]]
startgroup
set_property package_pin B13 [get_ports RX]
endgroup
startgroup
set_property package_pin F14 [get_ports TX]
endgroup
startgroup
set_property package_pin P2 [get_ports {RXDATA[7]}]
endgroup
startgroup
set_property package_pin R2 [get_ports {RXDATA[6]}]
endgroup
startgroup
set_property package_pin U1 [get_ports {RXDATA[5]}]
endgroup
startgroup
set_property package_pin P5 [get_ports {RXDATA[4]}]
endgroup
startgroup
set_property package_pin R1 [get_ports {RXDATA[3]}]
endgroup
startgroup
set_property package_pin V1 [get_ports {RXDATA[2]}]
endgroup
startgroup
set_property package_pin U3 [get_ports {RXDATA[1]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {RXDATA[0]}]
endgroup
startgroup
set_property package_pin P4 [get_ports {TXDATA[7]}]
endgroup
startgroup
set_property package_pin P3 [get_ports {TXDATA[6]}]
endgroup
startgroup
set_property package_pin R3 [get_ports {TXDATA[5]}]
endgroup
startgroup
set_property package_pin T1 [get_ports {TXDATA[4]}]
endgroup
startgroup
set_property package_pin T3 [get_ports {TXDATA[3]}]
endgroup
startgroup
set_property package_pin U2 [get_ports {TXDATA[2]}]
endgroup
startgroup
set_property package_pin V2 [get_ports {TXDATA[1]}]
endgroup
startgroup
set_property package_pin U4 [get_ports {TXDATA[0]}]
endgroup
save_constraints
