<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6891744 - Configurable nanoscale crossbar electronic circuits made by electrochemical ... - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Configurable nanoscale crossbar electronic circuits made by electrochemical reaction"><meta name="DC.contributor" content="Yong Chen" scheme="inventor"><meta name="DC.contributor" content="R. Stanley Williams" scheme="inventor"><meta name="DC.contributor" content="Hewlett-Packard Development Company, L.P." scheme="assignee"><meta name="DC.date" content="2002-11-6" scheme="dateSubmitted"><meta name="DC.description" content="Configurable electronic circuits comprise arrays of cross-points of one layer of metal/semiconductive nanoscale lines crossed by a second layer of metal/semiconductive nanoscale lines, with a configurable layer between the lines. Methods are provided for altering the thickness and/or resistance of the configurable layer by oxidation or reduction methods, employing a solid material as the configurable layer. Specifically a method is provided for configuring nanoscale devices in a crossbar array of configurable devices comprising arrays of cross-points of a first layer of nanoscale lines comprising a first metal or a first semiconductor material crossed by a second layer of nanoscale lines comprising a second metal or a second semiconductor material. The method comprises: (a) forming the first layer on a substrate; (b) forming a solid phase of a configurable material on the first layer at least in areas where the second layer is to cross the first layer; (c) forming the second layer on the configurable material, over the first layer; and (d) changing a property of the configurable material to thereby configure the nanoscale devices."><meta name="DC.date" content="2005-5-10" scheme="issued"><meta name="DC.relation" content="JP:H0234821" scheme="references"><meta name="DC.relation" content="JP:H04171418" scheme="references"><meta name="DC.relation" content="JP:H05114740" scheme="references"><meta name="DC.relation" content="JP:H07183395" scheme="references"><meta name="DC.relation" content="JP:S63117469" scheme="references"><meta name="DC.relation" content="US:3975623" scheme="references"><meta name="DC.relation" content="US:4208728" scheme="references"><meta name="DC.relation" content="US:5475341" scheme="references"><meta name="DC.relation" content="US:5519629" scheme="references"><meta name="DC.relation" content="US:5567633" scheme="references"><meta name="DC.relation" content="US:5640343" scheme="references"><meta name="DC.relation" content="US:5646418" scheme="references"><meta name="DC.relation" content="US:5665618" scheme="references"><meta name="DC.relation" content="US:5686980" scheme="references"><meta name="DC.relation" content="US:5729752" scheme="references"><meta name="DC.relation" content="US:5790771" scheme="references"><meta name="DC.relation" content="US:6005651" scheme="references"><meta name="DC.relation" content="US:6057896" scheme="references"><meta name="DC.relation" content="US:6097038" scheme="references"><meta name="DC.relation" content="US:6314019" scheme="references"><meta name="DC.relation" content="US:6438025" scheme="references"><meta name="DC.relation" content="US:6624002" scheme="references"><meta name="citation_reference" content="A.M. Morales et al., &quot;A Laser Ablation Method For The Synthesis Of Crystalline Semiconductor Nanowires&quot;, Science, vol. 279, pp. 208-268 (Jan. 9, 1998)."><meta name="citation_reference" content="C. Mead et al, &quot;Introduction to VLSI Systems&quot;, Addison-Wesley, Ch. 3, Section 10, pp. 79-82 (1980)."><meta name="citation_reference" content="C.P. Collier et al, &quot;Electronically Configurable Molecular-Based Logic Gates&quot;, Science, vol. 285, pp. 391-394 (Jul. 16, 1999)."><meta name="citation_reference" content="D.B. Amabilino et al, &quot;Aggregation Of Self-Assembling Branched (n)-Rotaxanes&quot;, New Journal of Chemistry, vol. 22, No. 9, pp. 959-972 (Sep. 11, 1998)."><meta name="citation_reference" content="D.V. Leff et al, &quot;Thermodynamic Control Of Gold Nanocrystal Size: Experiment And Theory&quot;, The Journal of Physical Chemistry, vol. 99, pp. 7036-7041 (May 4, 1995)."><meta name="citation_reference" content="E.S. Snow et al, &quot;Single-Atom Point Contact Devices Fabricated With An Atomic Force Microscope&quot;, Aplied Physics Letters, vol. 69, No. 2, pp. 269-271 (Jul. 8, 1996)."><meta name="citation_reference" content="J.D.L. Holloway et al, &quot;Electron-Transfer Reactions Of Metallocenes: Influence Of Metal Oxidation State On Structure And Reactivity&quot;, Journal of the American Chemical Society, vol. 101, pp. 2038-2044 (Apr. 11, 1979)."><meta name="citation_reference" content="J.R. Heath et al, &quot;A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology&quot;, Science, vol. 280, pp. 1716-1721 (Jun. 12, 1998)."><meta name="citation_reference" content="J.R. Heath et al, &quot;A Liquid Solution Synthesis Of Single Crystal Germanium Quantum Wires&quot;, Chemical Physics Letters, vol. 208, No. 3, 4, pp. 263-268 (Jun. 11, 1993)."><meta name="citation_reference" content="K. Matsumoto et al, &quot;Room Temperature Operation Of A Single Electron Transistor Made By The Scanning Tunneling Microscope Nanooxidation Process For The TiOx/Ti System&quot;, Applied Physics Letters, vol. 68, No. 1, pp. 34-36 (Jan. 1, 1996)."><meta name="citation_reference" content="K.K. Likharev, &quot;Correlated Discrete Transfer Of Single Electrons In Ultrasmall Tunnel Junctions&quot;, IBM Journal of Research and Development, vol. 32, No. 1, pp. 144-158 (Jan. 1998)."><meta name="citation_reference" content="L. Guo et al, &quot;Nanoscale Silicon Field Effect Transistors Fabricated Using Imprint Lithography&quot;, Applied Physics Letters, vol. 71, pp. 1881-1883 (Sep. 29, 1997)."><meta name="citation_reference" content="L. Guo et al, &quot;Silicon Single-Electron Transistor Memory Operating At Room Temperature&quot;, Science, vol. 275, pp. 649-651 (Jan. 31, 1997)."><meta name="citation_reference" content="R. Armitage et al, &quot;Solid-State Gadolinium-Magnesium Hydride Optical Switch&quot;, Applied Physics Letters, vol. 75, No. 11, pp. 1863-1865 (Sep. 27, 1999)."><meta name="citation_reference" content="R. Garcia et al, &quot;Local Oxidation Of Silicon Surfaces By Dynamic Force Microscopy: Nanofabrication And Water Bridge Formation&quot;, Applied Physics Letters, vol. 72, No. 18, pp. 2295-2297 (May 4, 1998)."><meta name="citation_reference" content="R.E. Jones Jr., et al, &quot;Ferroelectric Non-Volatile Memories For Low-Voltage, Low-Power Applications&quot;, Thin Solid Films, vol. 270, pp. 584-588 (Dec. 1, 1995)."><meta name="citation_reference" content="S. Guo et al, &quot;Local Electric-Field-Induced Oxidation Of Titanium Nitride Films&quot;, Applied Physics Letters, vol. 74, No. 8, pp. 1090-1092 (Feb. 22, 1999)."><meta name="citation_reference" content="S.J. Tans et al, &quot;Room-Temperature Transistor Based On A Single Carbon Nanotube&quot;, Nature, vol. 393, pp. 49-52 (May 7, 1998)."><meta name="citation_reference" content="T. Vossmeyer et al, &quot;Combinatorial Approaches Toward Patterning Nanocrystals&quot;, Journal of Applied Physics, vol. 84, No. 7, pp. 3664-3670 (Oct. 1, 1998)."><meta name="citation_reference" content="V.P. Menon et al, &quot;Fabrication and Evaluation Of Nanoelectrode Ensembles&quot;, Analytical Chemistry, vol. 67, pp. 1920-1928 (Jul. 1, 1995)."><meta name="citation_patent_number" content="US:6891744"><meta name="citation_patent_application_number" content="US:10/289,703"><link rel="canonical" href="http://www.google.com/patents/US6891744"/><meta property="og:url" content="http://www.google.com/patents/US6891744"/><meta name="title" content="Patent US6891744 - Configurable nanoscale crossbar electronic circuits made by electrochemical reaction"/><meta name="description" content="Configurable electronic circuits comprise arrays of cross-points of one layer of metal/semiconductive nanoscale lines crossed by a second layer of metal/semiconductive nanoscale lines, with a configurable layer between the lines. Methods are provided for altering the thickness and/or resistance of the configurable layer by oxidation or reduction methods, employing a solid material as the configurable layer. Specifically a method is provided for configuring nanoscale devices in a crossbar array of configurable devices comprising arrays of cross-points of a first layer of nanoscale lines comprising a first metal or a first semiconductor material crossed by a second layer of nanoscale lines comprising a second metal or a second semiconductor material. The method comprises: (a) forming the first layer on a substrate; (b) forming a solid phase of a configurable material on the first layer at least in areas where the second layer is to cross the first layer; (c) forming the second layer on the configurable material, over the first layer; and (d) changing a property of the configurable material to thereby configure the nanoscale devices."/><meta property="og:title" content="Patent US6891744 - Configurable nanoscale crossbar electronic circuits made by electrochemical reaction"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("UIftU6C6Dre_sATsk4LgAw"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("GBR"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("UIftU6C6Dre_sATsk4LgAw"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("GBR"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6891744?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6891744"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=84NsBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6891744&amp;usg=AFQjCNGtNV2q2H4nGYRK823ZuOZHrQfruA" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6891744.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6891744.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20030067798"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US6891744"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6891744" style="display:none"><span itemprop="description">Configurable electronic circuits comprise arrays of cross-points of one layer of metal/semiconductive nanoscale lines crossed by a second layer of metal/semiconductive nanoscale lines, with a configurable layer between the lines. Methods are provided for altering the thickness and/or resistance of the...</span><span itemprop="url">http://www.google.com/patents/US6891744?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6891744 - Configurable nanoscale crossbar electronic circuits made by electrochemical reaction</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6891744 - Configurable nanoscale crossbar electronic circuits made by electrochemical reaction" title="Patent US6891744 - Configurable nanoscale crossbar electronic circuits made by electrochemical reaction"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6891744 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 10/289,703</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">May 10, 2005</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Nov 6, 2002</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Mar 29, 1999</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6518156">US6518156</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20030067798">US20030067798</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">10289703, </span><span class="patent-bibdata-value">289703, </span><span class="patent-bibdata-value">US 6891744 B2, </span><span class="patent-bibdata-value">US 6891744B2, </span><span class="patent-bibdata-value">US-B2-6891744, </span><span class="patent-bibdata-value">US6891744 B2, </span><span class="patent-bibdata-value">US6891744B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Yong+Chen%22">Yong Chen</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22R.+Stanley+Williams%22">R. Stanley Williams</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Hewlett-Packard+Development+Company,+L.P.%22">Hewlett-Packard Development Company, L.P.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6891744.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6891744.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6891744.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (22),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (20),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (4),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (18),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (5)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=84NsBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6891744&usg=AFQjCNEFhiFc9NTDQV2bmUwSIBB0xIynPA">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=84NsBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6891744&usg=AFQjCNGg-mSkZO0VXmA27wSZcOH97y6JPA">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=84NsBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6891744B2%26KC%3DB2%26FT%3DD&usg=AFQjCNHfA06vQ-pMksHkFqmzjLDpaijAZQ">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55414203" lang="EN" load-source="patent-office">Configurable nanoscale crossbar electronic circuits made by electrochemical reaction</invention-title></span><br><span class="patent-number">US 6891744 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50821811" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">Configurable electronic circuits comprise arrays of cross-points of one layer of metal/semiconductive nanoscale lines crossed by a second layer of metal/semiconductive nanoscale lines, with a configurable layer between the lines. Methods are provided for altering the thickness and/or resistance of the configurable layer by oxidation or reduction methods, employing a solid material as the configurable layer. Specifically a method is provided for configuring nanoscale devices in a crossbar array of configurable devices comprising arrays of cross-points of a first layer of nanoscale lines comprising a first metal or a first semiconductor material crossed by a second layer of nanoscale lines comprising a second metal or a second semiconductor material. The method comprises: (a) forming the first layer on a substrate; (b) forming a solid phase of a configurable material on the first layer at least in areas where the second layer is to cross the first layer; (c) forming the second layer on the configurable material, over the first layer; and (d) changing a property of the configurable material to thereby configure the nanoscale devices.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(6)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6891744B2/US06891744-20050510-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6891744B2/US06891744-20050510-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6891744B2/US06891744-20050510-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6891744B2/US06891744-20050510-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6891744B2/US06891744-20050510-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6891744B2/US06891744-20050510-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6891744B2/US06891744-20050510-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6891744B2/US06891744-20050510-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6891744B2/US06891744-20050510-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6891744B2/US06891744-20050510-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6891744B2/US06891744-20050510-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6891744B2/US06891744-20050510-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(10)</span></span></div><div class="patent-text"><div mxw-id="PCLM8842494" lang="EN" load-source="patent-office" class="claims">
    <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
      <div class="claim-text">1. A device comprising an electrode-insulator-electrode and selected from the group consisting of metal-insulator-metal, metal-insulator-semiconductor, and semiconductor-insulator-semiconductor, wherein each said electrode comprises a nanoscale line and wherein said insulator comprises a solid layer of configurable material between each said electrode.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
      <div class="claim-text">2. The device of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein said metal is selected from the group consisting of aluminum, titanium, tungsten, molybdenum, gadolinium, erbium, and titanium nitride, and wherein said semiconductor is selected from the group consisting of silicon, germanium, gallium arsenide, and indium phosphide.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
      <div class="claim-text">3. The device of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein said configurable material is selected from the group consisting of (a) metal ceramics consisting of metal oxides, metal nitrides, metal borides, metal carbides, and metal hydrides and (b) semiconductor insulators consisting of semiconductor oxides and semiconductor nitrides.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00004" num="00004" class="claim">
      <div class="claim-text">4. An array of devices, each said device comprising an electrode-configurable material-electrode and selected from the group consisting of metal-insulator-metal, metal-insulator-semiconductor, semiconductor-insulator-semiconductor, wherein said array comprises a plurality of first said electrodes crossed by a plurality of second said electrodes, wherein each said electrode comprises a nanoscale line, and wherein said insulator comprises a solid layer of configurable material between each said electrode.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
      <div class="claim-text">5. The array of <claim-ref idref="CLM-00004">claim 4</claim-ref> wherein said metal is selected from the group consisting of aluminum, titanium, tungsten, molybdenum, gadolinium, erbium, and titanium nitride, and wherein said semiconductor is selected from the group consisting of silicon, germanium, gallium arsenide, and indium phosphide.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00006" num="00006" class="claim">
      <div class="claim-text">6. The array of <claim-ref idref="CLM-00004">claim 4</claim-ref> wherein said configurable material is selected from the group consisting of (a) metal ceramics consisting of metal oxides, metal nitrides, metal borides, metal carbides, and metal hydrides and (b) semiconductor insulators consisting of semiconductor oxides and semiconductor nitrides.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00007" num="00007" class="claim">
      <div class="claim-text">7. A logic device comprising an array of devices, each said device comprising an electrode-configurable material-electrode, wherein said array comprises a plurality of first said electrodes crossed by a plurality of second said electrodes, wherein each said electrode comprises a nanoscale line, and wherein said insulator comprises a solid layer of configurable material between each said electrode, whereby said configurable layer permits reversibly changing a first device to a second and different device by changing a property of said configurable material.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
      <div class="claim-text">8. The logic device of <claim-ref idref="CLM-00007">claim 7</claim-ref> wherein said first device comprises a metal-semiconductor, metal-metal, or semiconductor-semiconductor contact device and said second device comprises a metal-insulator-semiconductor, metal-insulator-metal, or semiconductor-insulator-semiconductor tunneling diode device.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
      <div class="claim-text">9. The logic device of <claim-ref idref="CLM-00007">claim 7</claim-ref> wherein said first device comprises a metal-insulator-semiconductor or semiconductor-insulator-semiconductor tunneling diode device and said second device comprises a metal-insulator-semiconductor or semiconductor-insulator-semiconductor transistor.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
      <div class="claim-text">10. The logic device of <claim-ref idref="CLM-00007">claim 7</claim-ref> wherein said first device comprises a metal-semiconductor or semiconductor-semiconductor contact device and said second device comprises a metal-insulator-semiconductor or semiconductor-insulator-semiconductor transistor.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES15865038" lang="EN" load-source="patent-office" class="description">
    <heading>CROSS-REFERENCE TO RELATED APPLICATIONS</heading> <p num="p-0002">This is a divisional of application Ser. No. 09/558,955 filed on Apr. 25, 2000, now U.S. Pat. No. 6,518,156 which is hereby incorporated by reference herein.</p>
    <p num="p-0003">The present application is a continuation-in-part of application Ser. No. 09/280,225, entitled “Molecular Wire Crossbar Interconnect (MWCI) for Signal Routing and Communications”, filed on Mar. 29, 1999, now U.S. Pat. No. 6,314,019, issued Nov. 6, 2001. The present application is also related to application Ser. No. 09/280,048, entitled “Chemically Synthesized and Assembled Electronic Devices”, filed on Mar. 29, 1999, now U.S. Pat. No. 6,459,095, issued Oct. 1, 2002, which is directed to the formation of nano-wires used for nanoscale computing and memory circuits. The present application is further related to applications Ser. No. 09/280,045, entitled “Molecular Wire Crossbar Logic (MWCL)”; Ser. No. 09/280,189, entitled “Molecular Wire Crossbar Memory”, now U.S. Pat. No. 6,128,214, issued Oct. 3, 2000; and Ser. No. 09/280,188, entitled “Molecular Wire Transistor (MWT)”, all also filed on Mar. 29, 1999, which are all directed to various aspects of memory and logic circuits utilized in nanocomputing.</p>
    <heading>TECHNICAL FIELD</heading> <p num="p-0004">The present invention is generally directed to nanoscale computing and memory circuits, and, more particularly, to the electrochemical modification of nanowires and junctions between nanowires to optimize their properties for electronic circuit applications.</p>
    <heading>BACKGROUND ART</heading> <p num="p-0005">Above-referenced application Ser. No. 09/280,225 discloses and claims the fabrication of the nanoscale defect-tolerant and configurable devices by forming nanoscale crossbars first, and then configuring the electronic properties of the devices at each cross-point or intersection. It has also been proposed to use configurable molecules between the cross lines to control the electronic properties; see also above-referenced application Ser. No. 09/280,048.</p>
    <p num="p-0006">The above-referenced patent applications are directed to the formation of a configurable film at the cross-points, such as a switchable molecule, an example of which is rotaxane. Investigations continue to develop new and different ways of configuring the crossbars, in an effort to provide improved performance.</p>
    <heading>DISCLOSURE OF INVENTION</heading> <p num="p-0007">In accordance with the present invention, configurable circuits comprise arrays of cross-points of one layer of metal or semiconductive nanoscale lines, or wires, crossed by a second layer of metal or semiconductive nanoscale lines, or wires, with a configurable layer between the lines. Methods are provided for altering the thickness and/or properties of the wires and the configurable layer by oxidation or reduction methods, employing a solid material as the configurable layer.</p>
    <p num="p-0008">Specifically, a method is provided for configuring nanoscale devices in a crossbar array of a first layer of nanoscale lines comprising a first metal or a first semiconductor material crossed by a second layer of nanoscale lines comprising a second metal or a second semiconductor materials. The method comprises:
</p> <ul> <li id="ul0001-0001" num="0000"> <ul> <li id="ul0002-0001" num="0008">(a) forming the first layer of nanoscale lines on a substrate;</li> <li id="ul0002-0002" num="0009">(b) forming a solid phase configurable layer on the first layer at least in areas where the nanoscale lines of the second layer are to cross the nanoscale lines of the first layer;</li> <li id="ul0002-0003" num="0010">(c) forming the second layer of nanoscale lines on the configurable layer, crossing over the first layer of nanoscale lines; and</li> <li id="ul0002-0004" num="0011">(d) changing a property of the lines and/or configurable layer by oxidation or reduction to thereby configure the nanoscale devices to form logic and/or memory circuits. Examples of properties that may be changed include thickness, electronic properties, such as conductivity (resistivity), barrier height, capacitance, band gap, etc.</li> </ul> </li> </ul> <description-of-drawings> <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p num="p-0009"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a schematic representation of two crossed nanoscale wires, with a configurable connection between the wires;</p>
      <p num="p-0010"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a schematic diagram depicting a crossbar interconnect and showing the features that enable construction of an arbitrarily complex integrated circuit by making connections between wires in different layers and by opening gaps in wires within each layer;</p>
      <p num="p-0011"> <figref idrefs="DRAWINGS">FIG. 3</figref> is a top plan view of a single cross-point of the present invention;</p>
      <p num="p-0012"> <figref idrefs="DRAWINGS">FIG. 4</figref> is a side elevational view of the cross-point of <figref idrefs="DRAWINGS">FIG. 3</figref>, showing two layers of nanoscale lines, each of which can independently be semiconductor or metal, separated by a layer of configurable material, e.g., oxide;</p>
      <p num="p-0013"> <figref idrefs="DRAWINGS">FIG. 5</figref> is a side elevational view of the cross-point of <figref idrefs="DRAWINGS">FIG. 3</figref>, depicting a specific embodiment for controlling oxide thickness by an oxidation and reduction process;</p>
      <p num="p-0014"> <figref idrefs="DRAWINGS">FIG. 6</figref> is a side elevational view of the cross-point of <figref idrefs="DRAWINGS">FIG. 3</figref>, depicting another specific embodiment for controlling the configurable layer by an oxidation and reduction process;</p>
      <p num="p-0015"> <figref idrefs="DRAWINGS">FIG. 7</figref> is a side elevational view of the cross-point of <figref idrefs="DRAWINGS">FIG. 3</figref>, depicting a solid phase reaction between two wires;</p>
      <p num="p-0016"> <figref idrefs="DRAWINGS">FIG. 8</figref> <i>a </i>is a schematic diagram depicting the formation of a logic element, specifically, a NOT gate, in accordance with the teachings of the present invention;</p>
      <p num="p-0017"> <figref idrefs="DRAWINGS">FIG. 8</figref> <i>b </i>is a circuit diagram of the schematic diagram of <figref idrefs="DRAWINGS">FIG. 8</figref> <i>a; </i> </p>
      <p num="p-0018"> <figref idrefs="DRAWINGS">FIG. 9</figref> <i>a </i>is a schematic diagram depicting the formation of another logic element, specifically, an AND gate, in accordance with the teachings of the present invention; and</p>
      <p num="p-0019"> <figref idrefs="DRAWINGS">FIG. 9</figref> <i>b </i>is a circuit diagram of the schematic diagram of <figref idrefs="DRAWINGS">FIG. 9</figref> <i>a.</i> </p>
    </description-of-drawings> <heading>BEST MODES FOR CARRYING OUT THE INVENTION</heading> <p num="h-0007">Definitions</p>
    <p num="p-0020">As used herein, the term “self-aligned” as applied to “junction” means that the junction that forms the switch, transistor, and/or other electrical connection between two wires is created wherever two wires, either of which may be coated or functionalized, cross each other, because it is the act of crossing that creates the junction.</p>
    <p num="p-0021">The term “self-assembled” as used herein refers to a system that naturally adopts some geometric pattern because of the identity of the components of the system; the system achieves at least a local minimum in its energy by adopting this configuration.</p>
    <p num="p-0022">The term “singly configurable” means that a configurable material can change its state only once via an irreversible process such as an oxidation or reduction reaction; such a switch can be the basis of a programmable read only memory (PROM), for example.</p>
    <p num="p-0023">The term “reconfigurable” means that a configurable material can change its state multiple times via a reversible process such as an oxidation or reduction; e.g., the configurable material can be switched open and close multiple times such as the memory bits in a random access memory (RAM).</p>
    <p num="p-0024">Micron-scale dimensions refers to dimensions that range from 1 micrometer to a few micrometers in size.</p>
    <p num="p-0025">Sub-micron scale dimensions refers to dimensions that range from 1 micrometer down to 0.01 micrometer.</p>
    <p num="p-0026">Nanometer scale dimensions refers to dimensions that range from 1 nanometer to 10 nanometers (0.01 micrometer).</p>
    <p num="p-0027">Micron-scale (or submicron-scale) wires refer to rod or ribbon-shaped conductors or semiconductors with widths or diameters having dimensions that can range from submicron-scale to micron-scale, and lengths of several micrometers and longer.</p>
    <p num="p-0028">Nanoscale wires refer to rod or ribbon-shaped conductors or semiconductors with widths or diameters having dimensions of nanometer scale and lengths of micronscale or longer.</p>
    <p num="p-0029">A crossbar is an array of configurable materials that connect each wire in one set of parallel wires to every member of a second set of parallel wires that intersects the first set (usually the two sets of wires are perpendicular to each other, but this is not a necessary condition).</p>
    <p num="h-0008">Crossed Wire Switch</p>
    <p num="p-0030">In related patent application Ser. No. 09/280,048, a basic scheme for chemically synthesized and assembled electronic devices is provided. That application discloses and claims a quantum state switch, which comprises an adjustable tunnel junction between two nanometer-scale wires. In accordance with that invention, an electronic device is provided, comprising two crossed wires having nanometer dimensions, provided with functionalizing groups that control conductivity type of the wires. A plurality of such crossed wires may be assembled to provide a variety of different devices and circuits.</p>
    <p num="p-0031">That invention enables the construction of electronic devices on a nanometer scale using relatively stiff wires that are chemically functionalized to provide the desired electronic properties and which are then chemically-assembled to create active electronic devices simply by forming contact with other wires.</p>
    <p num="p-0032">The essential device features are shown in <figref idrefs="DRAWINGS">FIG. 1. A</figref> crossed wire switch <b>10</b> comprises two wires <b>12</b>, <b>14</b>, each either a metal or semiconductor wire, that are crossed at some non-zero angle. In between those wires is a layer of molecules or molecular compounds <b>16</b>, denoted R in FIG. <b>1</b>. The particular molecules <b>18</b> (denoted R<sub>s</sub>) that are sandwiched at the intersection, or junction, of the two wires <b>12</b>, <b>14</b> are identified as switch molecules. When an appropriate voltage is applied across the wires, the switch molecules are either oxidized or reduced. In all cases, oxidation or reduction will affect the tunneling distance, the tunneling barrier height, and/or the molecular energy levels of the switch molecules between the two wires, thereby exponentially altering the rate of charge transport across the wire junction, and serving as the basis for a switch.</p>
    <p num="p-0033">That invention allows electronic devices to be formed with a size on the order of tens of nanometers to a few nanometers simply by making contact between two wires. By choosing the molecules which form a doping layer on the wires (modulation doping), it is possible to build devices with a wide variety of specifically desired electrical properties. The possibility of reversibly or even irreversibly changing the properties of the device via an electrochemical reaction with a large hysteresis loop in its I-V characteristic enables devices to be altered after they are built and may provide new and useful functions.</p>
    <p num="p-0034">The electronic device <b>10</b> of that invention, in its simplest state, is a quantum state switch comprising an adjustable tunnel junction <b>18</b> between two nanometer-scale wires <b>12</b>, <b>14</b>. A plurality of sets of wires, one set configured at an angle to the other, provides a two-dimensional array of switches. The wires are provided with a molecular species <b>16</b> at the junctions <b>18</b> that, in one embodiment, is bi-stable. The molecule species is addressed by setting voltages on the appropriate two wires. Thus, by the simple process of crossing one type of wire over the other, a switch is formed at wherever the intersection occurs; the exact position of the connecting point is not important for this architecture. Furthermore, the chemical species that form the molecular link between the wires can be electrochemically oxidized or reduced. Some types of molecules can be cycled reversibly and others will react irreversibly. The chemical state of the molecular switches determines the tunneling resistance between the two wires, which is exponentially dependent on both the width and the barrier height of the tunneling gap.</p>
    <p num="h-0009">Previously-Disclosed Crossbar</p>
    <p num="p-0035"> <figref idrefs="DRAWINGS">FIG. 2</figref> presents one embodiment of a crossbar <b>30</b> disclosed in the above-referenced application Ser. No. 09/280,225. The crossbar consists of a layer of vertical nanowires <b>12</b> and a layer of horizontal nanowires <b>14</b>. Junctions <b>18</b> are formed where the vertical wires <b>12</b> and the horizontal wires <b>14</b> cross. Distinct electrical nets (one indicated by dashed lines <b>32</b>, one indicated by heavy solid lines <b>34</b>, and one indicated by dotted lines <b>36</b>) may be created in the crossbar <b>30</b> as part of the integrated circuit. These separate circuits <b>32</b>, <b>34</b>, <b>36</b> can cross each other without being electrically connected where a crossbar switch is open, denoted <b>38</b> (not conducting current). Alternatively, horizontal and vertical wires may be electrically connected by switches that are closed, denoted <b>40</b>, <b>42</b>, <b>44</b>, <b>46</b>, <b>48</b>. Circuits may be confined to segments of horizontal or vertical crossbar wires by controlled oxidation of a nanowire to make an electrically open switch, denoted <b>50</b>, <b>52</b>, <b>54</b>, <b>56</b>, <b>58</b>, <b>60</b>, <b>62</b>, <b>64</b>. By using the voltage across the electrochemical cell formed by each pair of crossed nanowires to make and break electrical connections both along wires in a layer (segmented wires) and between wires in two layers (vias), one can create an integrated circuit of arbitrarily complex topology. The wires may connect to an electronic device (e.g., resonant tunneling diode or transistor) (not shown) external to the crossbar array <b>30</b>. (The formation of transistors is disclosed and claimed in copending application Ser. No. 09/280,188.) Alternatively, two or more nets, e.g., <b>32</b>, <b>34</b> may connect to an electronic device <b>66</b> (e.g., resonant tunneling diode or transistor) internal to the crossbar array <b>30</b>. In the circuit depicted in <figref idrefs="DRAWINGS">FIG. 2</figref>, it is to be understood that all pairs of wires <b>12</b>, <b>14</b> which cross will have the switch <b>18</b> between them open unless it specifically intended to be closed by the design of the integrated circuit. The freedom of a circuit designer to arbitrarily select the mixture of device types and interconnect topologies (of which <figref idrefs="DRAWINGS">FIG. 2</figref> only shows arbitrary examples) makes the present invention valuable.</p>
    <p num="p-0036">While the discussion with respect to <figref idrefs="DRAWINGS">FIG. 2</figref> is specifically directed to nanoscale wires (wires having a diameter on the order of nanometers or tens of nanometers), the same considerations may be employed in the utilization of micron-scale wires (wires having a diameter on the order of micrometers or sub-micrometers). In either case, the operation of the junction <b>18</b> is dependent on a molecular species, which provides a device that is measured in terms of nanometers in its functional dimension.</p>
    <p num="h-0010">Present Invention</p>
    <p num="p-0037">In the present application, a different method than that described above is used to configure the electronic properties of a crossbar device <b>30</b>. As shown in FIG. <b>3</b> and <figref idrefs="DRAWINGS">FIG. 4</figref>, metal or semiconductor (hereinafter denoted “metal/semiconductor”) lines <b>12</b>′ are fabricated, then metal/semiconductor cross lines <b>14</b>′, orthogonal to the semiconductor lines, are fabricated at nanoscale dimensions. Between the metal/semiconductor lines <b>14</b>′ and the metal/semiconductor lines <b>12</b>′, a configurable layer or stack of layers <b>16</b>′ is sandwiched, as shown in FIG. <b>4</b>. Either or both of the lines <b>12</b>′, <b>14</b>′ may, in most cases, independently be metal or semiconductor, thus giving rise to metal-semiconductor, metal-metal, and semiconductor-semiconductor contact devices. The configurable layer or layers <b>16</b>′ may be formed either by chemically altering a region of one or both of the lines <b>12</b>′, <b>14</b>′, such as by oxidation, or may be separately formed, such as by deposition, after forming the lines <b>12</b>′ and before forming the lines <b>14</b>′.</p>
    <p num="p-0038">The electronic properties at the cross-point <b>18</b> between the two lines <b>12</b>′, <b>14</b>′ can be controlled by adjusting a property of the configurable layer <b>16</b>′, for example, the thickness of a region of insulation in the configurable layer <b>16</b>′. When the insulator (such as oxide) region thickness is zero, then the metal/semiconductor <b>14</b>′ contacts directly to metal/semiconductor <b>12</b>′, and the contact region <b>18</b> between the metal/semiconductor <b>12</b>′ and the metal/semiconductor <b>14</b>′ will either form an ohmic contact to have linear I-V (current-voltage) electrical properties or form a Schottky contact to have rectified I-V electrical properties. The combinations thus include metal-insulator-semiconductor, metal-insulator-metal, and semiconductor-insulator-semiconductor devices.</p>
    <p num="p-0039">When the thickness of the insulator (I) region in the configurable layer <b>16</b>′ is increased to forbid the direct current flow, but allow the tunneling current to flow between lines <b>12</b>′ and <b>14</b>′, where one of the sets of lines <b>12</b>′, <b>14</b>′ is metal or semiconductor and the other set <b>14</b>′, <b>12</b>′ is metal, then it will form a MIM (metal-insulator-metal) or a MIS (metal-insulator-semiconductor) tunnel diode. The diode resistance can be controlled by the thickness of the insulator region.</p>
    <p num="p-0040">When the thickness of the insulator region in the configurable layer <b>16</b>′ is further increased to forbid the tunneling current, but the electric field between lines <b>12</b>′ and <b>14</b>′, where one of the sets of lines <b>12</b>′, <b>14</b>′ is metal or semiconductor and the other set <b>14</b>′, <b>12</b>′ is semiconductor, can control the carrier density and current in the semiconductor line', then a MOS-like (metal-oxide-semiconductor) transistor can be formed.</p>
    <p num="p-0041">When the thickness of the insulator region in the configurable layer <b>16</b>′ thickness is still further increased by consuming the metal/semiconductor <b>14</b>′ or metal/semiconductor line <b>12</b>′ thickness in different layers from each other, then it can not only isolate the lines, but also break the metal/semiconductor lines to yield two isolated wires in the same layer. The advantage of this is discussed further below.</p>
    <p num="p-0042">A crucial step is how to configure the thickness of the insulator region in the configurable layer <b>16</b>′ at each individual cross-point <b>18</b> and how to consume the metal and/or semiconductor wires to break the wires.</p>
    <p num="p-0043">One method for controlling the insulator layer thickness at each individual cross-point <b>18</b> is to use an electrochemical method to oxidize or reduce the configurable materials <b>16</b>′ at the region <b>18</b> where the wires <b>12</b>′ and <b>14</b>′ cross to increase or decrease the thickness of the configurable layer or layers <b>16</b>′. The thickness change can be controlled by applying a voltage between the metal/semiconductor lines <b>12</b>′ and <b>14</b>′ and measuring the total charge that flows through the junction to determine the amount of material that is oxidize or reduced. In addition, the current-voltage characteristics of the junction <b>18</b> can be used to determine when the configurable layer or stack of layers has reached the desired thickness in situ.</p>
    <p num="p-0044">Consider the situation in which an insulator layer is sandwiched between semiconductor layers <b>12</b>′ (A) and <b>14</b>′ (C) as shown in FIG. <b>4</b>. When a voltage V is applied to both <b>12</b>′ and <b>14</b>′, if V exceeds the standard oxidation potential for the reaction involving layer <b>16</b>′ (B) with a species in solution into which the entire system has been immersed, but V is less than the standard oxidation potential for the reactions involving either A or C with the same species in solution, then B will be oxidized while A and C remain inert, and the thickness of the oxidation layer <b>16</b>′ will increase.</p>
    <p num="p-0045">However, if a positive voltage is applied to A and C, then the reaction will be reversed, the oxide of material B will be reduced, and the thickness of the oxidation layer will decrease. When the oxide layer <b>16</b>′ is thin enough, current can tunnel from A to C, and when the oxide of material B is completely reduced, it will become a conductor and allow current to flow from A to C through B.</p>
    <p num="p-0046">In one embodiment of the present invention, a thin layer <b>16</b>′ of a metal or semiconductor (B) is sandwiched between metal or semiconductor layers <b>12</b>′ and <b>14</b>′ (A and C, respectively). The layer B <b>16</b>′ comprises a metal or metal alloy, such as aluminum, titanium, tungsten, molybdenum, nickel, gadolinium, erbium, and titanium nitride, or a semiconductor such as silicon or germanium. However, the present invention is not limited to these specific metals and semiconductors. The layer <b>16</b>′ is then exposed to a chemical reactive environment such as a chemical solution or a reactive gas. Examples of suitable chemical solutions include aqueous solutions containing at least one of hydroxide, ammonium, and hydrogen ions, while examples of reactive gases include oxygen, nitrogen, ammonia, methane, and air with water vapor. In this instance, if a metal layer is used for nanoscale lines <b>14</b>′, it is non-oxidizable. Examples of such non-oxidizable metals include, but are not limited to, gold, platinum, chromium, tantalum, nickel, palladium, and copper.</p>
    <p num="p-0047">For a crossbar network, the insulator layer at each cross-point <b>16</b> can be modulated independently by applying a voltage V at the two wires leading to the cross-point but grounding the rest of the wires, as illustrated in <figref idrefs="DRAWINGS">FIG. 5</figref>, while immersing the circuit in an appropriate solution and providing a counter electrode for the electrochemical reaction. Thus, for example, wires <b>12</b>′<i>a</i>, <b>12</b>′<i>b</i>, <b>12</b>′<i>d</i>, <b>12</b>′<i>e</i>, <b>14</b>′<i>a</i>, <b>14</b>′<i>b</i>, and <b>14</b>′<i>d </i>are grounded (0 V), and wires <b>12</b>′<i>c </i>and <b>14</b>′<i>c </i>have a voltage (V) applied to them.</p>
    <p num="p-0048">This oxidation process is possible for almost all non-noble materials such as titanium (see, e.g., K. Matsumoto et al, <i>Applied Physics Letters</i>, Vol. 68, no. 1, pp. 34-36 (1 Jan. 1996)) and aluminum (see, e.g., E. S. Snow et al, <i>Applied Physics Letters</i>, Vol. 69, no. 2, pp. 269-271 (8 Jul. 1996)), semiconductors such as Si (see, e.g., R. Garcia et al, <i>Applied Physics Letters</i>, Vol. 72, no. 18, pp. 2295-2297 (4 May 1998)), and compounds such as TiN (see, e.g., S. Gwo et al, <i>Applied Physics Letters</i>, Vol. 74, no. 8, pp. 1090-1092 (22 Feb. 1999)).</p>
    <p num="p-0049">As demonstrated by nano-oxidation experiments induced by a scanning tunneling tip, the oxidation layer thickness can range from sub-nanometer to a few tens of nanometers. The voltage applied between the tip and sample ranges from a few volts to a few tens of volts. The oxidation usually occurred in water or air with a prescribed humidity. The inert electrodes can be Si, Pt, or even Ti, although the present invention is not so limited.</p>
    <p num="p-0050">Another method is to use a solid-solid oxidation and reduction process to change the thickness of the insulator layer. For example, an electrochemical reaction can also occur in the solid phase between A/AX//BX/B, the structure of which is depicted in <figref idrefs="DRAWINGS">FIG. 7</figref>, such as
<br>A+BX⇄AX+B  (1)<br>
by applying a voltage between A and B, where X represents a negative ion, such as oxygen or nitrogen ion, when the voltage is larger than the difference of standard oxidation potential between A and B.
</p>
    <p num="p-0051">The reaction can also be reversed when a voltage of the opposite polarity is applied. The electronic properties of the oxidation products of A and B can be very different. Therefore, such a reaction can modulate the conductivity between A and C, change the transistor properties, and even break an A wire when material A is oxidized completely.</p>
    <p num="p-0052">Another method is to use the well-known metal/hydride reversible cycle (see, e.g., R. Armitage et al, <i>Applied Physics Letters</i>, Vol. 75, no. 11, pp. 1863-1865 (27 Sep. 1999). It has been shown that the conductivity of metal can be controlled by absorbing/desorbing hydrogen. Also, the change of the hydrogen concentration in the metal can be controlled by applying a certain voltage between the metal/semiconductor lines <b>14</b>′ and metal/semiconductor lines <b>12</b>′ and hydrogen contained in solution. By varying the voltage current at each cross-point <b>18</b>, the resistivity of the metal hydride layer can be modulated.</p>
    <p num="p-0053">For the metal/hydride transition, a metal layer <b>116</b> is provided between metal/semiconductor lines <b>12</b>′ and metal/semiconductor lines <b>14</b>′, as shown in FIG. <b>5</b>. The metal layer <b>116</b> can be transformed to metal hydride, or visa versa, by absorbing/desorbing hydrogen from a solution containing hydrogen or from a solid hydrogen source by applying a voltage between the metal/semiconductor lines <b>14</b>′ and the metal/semiconductor lines <b>12</b>′. As is well-known, a voltage of one polarity will cause absorption of hydrogen, while a voltage of the opposite polarity will cause desorption of hydrogen. The voltage is in the range of 1 to 10 V. The thickness of the metal hydride ranges from a few nanometers to the submicron range. Solutions containing hydrogen and solid hydrogen sources for converting a metal to a hydride are well-known. Examples of metals used in metal layer <b>116</b>, which are capable of forming hydrides, include transition metals, rare earth metals, alkali metals, and alkaline earth metals, as is well-known.</p>
    <p num="p-0054">Although the thickness of the metal hydride layer <b>116</b> may not change during the absorption/desorption process, the resistance of the metal hydride layer changes greatly (&gt;3 orders of magnitude) to change the conductivity and electric properties between metal/semiconductor lines <b>14</b>′ and metal/semiconductor lines <b>12</b>′ to form different devices. Changing the conductivity between the wires <b>12</b>′, <b>14</b>′ permits formation of MOS devices, for example, due to the formation of an insulating layer between a metal line and a semiconductor line.</p>
    <p num="p-0055">Turning now to practical uses of the invention and recalling the discussion above regarding the conditions for the formation of transistors, <figref idrefs="DRAWINGS">FIG. 8</figref> <i>a </i>depicts an example in which a semiconductor wire <b>12</b>′ is crossed by eight metal/semiconductor lines <b>14</b>′ (<b>14</b>′<i>a</i>-<b>14</b>′<i>h</i>). The semiconductor lines <b>12</b>′ and metal/semiconductor lines <b>14</b>′ are configured to ohmic contact (shorted) at cross-points <b>18</b> <i>a</i>, <b>18</b> <i>c</i>, and <b>18</b> <i>h</i>, while kept open at cross-points <b>18</b> <i>d</i>, <b>18</b> <i>e</i>, <b>18</b> <i>f</i>, and <b>18</b> <i>g</i>. An enhancement mode transistor <b>68</b> is formed between the semiconductor <b>12</b>′ and metal/semiconductor <b>14</b>′<i>b </i>at point <b>18</b> <i>b</i>. The group of semiconductor and metal/semiconductor wires can form a circuit with an equivalent circuit as shown in <figref idrefs="DRAWINGS">FIG. 8</figref> <i>b</i>. When a voltage V<sub>D </sub>is applied at cross-point <b>18</b> <i>a </i>and cross-point <b>18</b> <i>h </i>is grounded and V<sub>I </sub>at line <b>14</b> <i>b </i>is higher than the transistor threshold voltage, then the transistor is open and the output voltage V<sub>o </sub>at cross-point <b>18</b> <i>c </i>is equal to zero. When V<sub>I </sub>is lower than the transistor threshold voltage, then the transistor is conducting and V<sub>o </sub>is (5/7) V<sub>D</sub>, that is, V<sub>o </sub>is high. This forms a basic logic element, a NOT gate for logic functions.</p>
    <p num="p-0056">In a similar way, as shown in <figref idrefs="DRAWINGS">FIGS. 9</figref> <i>a </i>and <b>9</b> <i>b</i>, an AND logic gate can be formed by shorting cross-points <b>18</b> <i>a</i>, <b>18</b> <i>d</i>, and <b>18</b> <i>i</i>, opening cross-points <b>18</b> <i>e</i>, <b>18</b> <i>f</i>, <b>18</b> <i>g</i>, and <b>18</b> <i>h</i>, and making enhancement mode transistors <b>70</b>, <b>72</b> at points <b>18</b> <i>b </i>and <b>18</b> <i>c. </i> </p>
    <p num="p-0057">The other types of logic elements can be formed in a similar way by configuring the electronic properties at the cross-points <b>18</b> of the crossbar circuits.</p>
    <p num="p-0058">One advantage is that simple crossbar networks can be formed without alignment and configured into the desired circuits at a later time, which is especially important for nanoscale electronic circuits where the accurate alignment and fabrication steps can become extremely complex or even impossible.</p>
    <p num="p-0059">Another advantage is that the circuits contain all the basic elements—resistors and transistors with gain—for logic and memory circuits.</p>
    <p num="p-0060">Yet another advantage is that the circuit is defect-tolerant. For a discussion of defect-tolerant structures, see, e.g., J. R. Heath, et al, “A Defect-Tolerant computer Architecture: Opportunities for Nanotechnology”, <i>Science</i>, Vol. 280, pp. 1716-1721 (12 Jun. 1998).</p>
    <p num="p-0061">The following material is directed to breaking a semiconductor wire at certain cross-points in a crossbar network. For a semiconductor wire, a hole (h<sup>+</sup>) is needed to break the bonding between the semiconductor atoms. For example, 
<chemistry id="CHEM-US-00001" num="00001"> <div class="patent-image"> <a href="//patentimages.storage.googleapis.com/US6891744B2/US06891744-20050510-C00001.png"> <img id="EMI-C00001" he="15.66mm" wi="69.85mm" file="US06891744-20050510-C00001.TIF" alt="Figure US06891744-20050510-C00001" img-content="chem" img-format="tif" src="//patentimages.storage.googleapis.com/US6891744B2/US06891744-20050510-C00001.png" class="patent-full-image" width="279" height="62"> </a> </div> <attachments> <attachment idref="CHEM-US-00001" attachment-type="cdx" file="US06891744-20050510-C00001.CDX"> </attachment> <attachment idref="CHEM-US-00001" attachment-type="mol" file="US06891744-20050510-C00001.MOL"> </attachment> </attachments> </chemistry> <br>
where Y is an appropriate insulator-forming substance, such as oxygen.
</p>
    <p num="p-0062">By controlling the hole concentration and current at a local cross-point, the section of the wire can be broken, such as by electrochemical etching, or can be connected, such as by electrochemical deposition.</p>
    <p num="p-0063">For example, for an n-type semiconductor wire <b>14</b>′ crossing a metal wire <b>12</b>′, the hole concentration in wire <b>14</b>′ can be adjusted at the cross-point <b>18</b> between wires <b>12</b>′ and <b>14</b>′ by applying a voltage at wire <b>12</b>′ to reverse the carrier concentration (to p-type) at the cross-point, which will make the reaction (5) happen at the local cross-point to etch wire <b>14</b>′; see, e.g., FIG. <b>5</b>. If a reverse voltage is applied at wire <b>12</b>′, then the reaction (5) occurs in the reverse direction, and electrochemical deposition will connect the wire <b>14</b>′ at the cross-point <b>18</b>.</p>
    <p num="p-0064">To break a metal wire <b>14</b>′ at the cross-point <b>18</b> with wire <b>12</b>′, a voltage can be applied at wire <b>12</b>′ to create a strong local field in wire <b>14</b>′ at the cross-point. When the electrical field exceeds the threshold field, electrochemical anodization will cause oxidation at the cross-point to break wire <b>14</b>′; see, e.g., <figref idrefs="DRAWINGS">FIG. 5</figref> </p>
    <p num="p-0065">As stated above, one can use oxidization/reduction processes to control the thickness of the metal oxide layer <b>16</b>′ between the semiconductor layer <b>12</b>′ and a conductive layer <b>14</b>′ for nanoscale device application (see FIGS. <b>3</b>-<b>4</b>). The reaction between the sandwiched metal and oxygen ions (or other kinds of cations) is influenced by the potential on the metal <b>14</b>′ and the oxygen density on the metal surface.</p>
    <p num="p-0066">Metals useful as nanoscale lines <b>12</b>′, <b>14</b>′ include, but are not limited to, aluminum, titanium, tungsten, molybdenum, gadolinium, erbium, and titanium nitride. Semiconductors useful as nanoscale lines <b>12</b>′, <b>14</b>′ include, but are not limited to, silicon, germanium, gallium arsenide, and indium phosphide.</p>
    <p num="p-0067">The configurable materials <b>16</b>′ useful in the practice of the present invention include metal ceramics, such as metal oxides, metal nitrides, metal borides, metal carbides, and metal hydrides, and semiconductor insulators, such as semiconductor oxides, e.g., SiO<sub>2</sub>, and semiconductor nitrides, e.g., Si<sub>3</sub>N<sub>4</sub>. However, the present invention is not limited to these enumerated species.</p>
    <p num="p-0068">As indicated above, a suitable voltage and current may be applied between the two sets of lines <b>12</b>′ and <b>14</b>′ to change the thickness of the configurable material or otherwise alter a property, e.g., thickness, electronic properties, such as conductivity (resistivity), barrier height, capacitance, band gap, etc. The voltage and current are within the range of oxidation and reduction potentials for such configurable materials, usually 0 to about 100 volts.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US3975623">US3975623</a></td><td class="patent-data-table-td patent-date-value">Dec 30, 1974</td><td class="patent-data-table-td patent-date-value">Aug 17, 1976</td><td class="patent-data-table-td ">Ibm Corporation</td><td class="patent-data-table-td ">Logic array with multiple readout tables</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4208728">US4208728</a></td><td class="patent-data-table-td patent-date-value">Dec 21, 1978</td><td class="patent-data-table-td patent-date-value">Jun 17, 1980</td><td class="patent-data-table-td ">Bell Telephone Laboratories, Incorporated</td><td class="patent-data-table-td ">Programable logic array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5475341">US5475341</a></td><td class="patent-data-table-td patent-date-value">Jun 1, 1992</td><td class="patent-data-table-td patent-date-value">Dec 12, 1995</td><td class="patent-data-table-td ">Yale University</td><td class="patent-data-table-td ">Integrated circuit structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5519629">US5519629</a></td><td class="patent-data-table-td patent-date-value">May 1, 1995</td><td class="patent-data-table-td patent-date-value">May 21, 1996</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Tileable gate array cell for programmable logic devices and gate array having tiled gate array cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5567633">US5567633</a></td><td class="patent-data-table-td patent-date-value">Mar 29, 1995</td><td class="patent-data-table-td patent-date-value">Oct 22, 1996</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Method for producing a thin film transistor having improved carrier mobility characteristics and leakage current characteristics</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5640343">US5640343</a></td><td class="patent-data-table-td patent-date-value">Mar 18, 1996</td><td class="patent-data-table-td patent-date-value">Jun 17, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Magnetic memory array using magnetic tunnel junction devices in the memory cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5646418">US5646418</a></td><td class="patent-data-table-td patent-date-value">Aug 24, 1992</td><td class="patent-data-table-td patent-date-value">Jul 8, 1997</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Quantum effect switching device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5665618">US5665618</a></td><td class="patent-data-table-td patent-date-value">Jan 27, 1995</td><td class="patent-data-table-td patent-date-value">Sep 9, 1997</td><td class="patent-data-table-td ">The United States Of America As Represented By The Secretary Of The Navy</td><td class="patent-data-table-td ">Method of forming an interband lateral resonant tunneling transistor with single narrow gate electrode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5686980">US5686980</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 1995</td><td class="patent-data-table-td patent-date-value">Nov 11, 1997</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Light-shielding film, useable in an LCD, in which fine particles of a metal or semi-metal are dispersed in and throughout an inorganic insulating film</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5729752">US5729752</a></td><td class="patent-data-table-td patent-date-value">Feb 19, 1993</td><td class="patent-data-table-td patent-date-value">Mar 17, 1998</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Network connection scheme</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5790771">US5790771</a></td><td class="patent-data-table-td patent-date-value">May 1, 1996</td><td class="patent-data-table-td patent-date-value">Aug 4, 1998</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Apparatus and method for configuring a reconfigurable electronic system having defective resources</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6005651">US6005651</a></td><td class="patent-data-table-td patent-date-value">Jan 16, 1996</td><td class="patent-data-table-td patent-date-value">Dec 21, 1999</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Display panel and projection display system with use of display panel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6057896">US6057896</a></td><td class="patent-data-table-td patent-date-value">Nov 26, 1997</td><td class="patent-data-table-td patent-date-value">May 2, 2000</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Liquid crystal displays using organic insulating material for a passivation layer and/or a gate insulating layer and manufacturing methods thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6097038">US6097038</a></td><td class="patent-data-table-td patent-date-value">Oct 28, 1999</td><td class="patent-data-table-td patent-date-value">Aug 1, 2000</td><td class="patent-data-table-td ">Sanyo Electric Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device utilizing annealed semiconductor layer as channel region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6314019">US6314019</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 29, 1999</td><td class="patent-data-table-td patent-date-value">Nov 6, 2001</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Molecular-wire crossbar interconnect (MWCI) for signal routing and communications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6438025">US6438025</a></td><td class="patent-data-table-td patent-date-value">Sep 8, 2000</td><td class="patent-data-table-td patent-date-value">Aug 20, 2002</td><td class="patent-data-table-td ">Sergei Skarupo</td><td class="patent-data-table-td ">Magnetic memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6624002">US6624002</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 16, 2002</td><td class="patent-data-table-td patent-date-value">Sep 23, 2003</td><td class="patent-data-table-td ">Hewlett-Packard Development Company, Lp.</td><td class="patent-data-table-td ">Bistable molecular mechanical devices with an appended rotor activated by an electric field for electronic switching, gating and memory applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=84NsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH0234821A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFrauKn8mPJq-ykXJklrkdVHigsZw">JPH0234821A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=84NsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH04171418A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGeqgUdYyLkkMeroSQEBkD4d7K-jQ">JPH04171418A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=84NsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH05114740A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGIkUovMQJYpd_dQQQEkucjskCnBQ">JPH05114740A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=84NsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH07183395A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNE2t7hcKHDskqCou4stg2fERnTQrQ">JPH07183395A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=84NsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS63117469A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNExFxErcamsOGUGV4Fz_9JNdtGNSg">JPS63117469A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">A.M. Morales et al., "<a href='http://scholar.google.com/scholar?q="A+Laser+Ablation+Method+For+The+Synthesis+Of+Crystalline+Semiconductor+Nanowires"'>A Laser Ablation Method For The Synthesis Of Crystalline Semiconductor Nanowires</a>", Science, vol. 279, pp. 208-268 (Jan. 9, 1998).</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">C. Mead et al, "<a href='http://scholar.google.com/scholar?q="Introduction+to+VLSI+Systems"'>Introduction to VLSI Systems</a>", Addison-Wesley, Ch. 3, Section 10, pp. 79-82 (1980).</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">C.P. Collier et al, "<a href='http://scholar.google.com/scholar?q="Electronically+Configurable+Molecular-Based+Logic+Gates"'>Electronically Configurable Molecular-Based Logic Gates</a>", Science, vol. 285, pp. 391-394 (Jul. 16, 1999).</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">D.B. Amabilino et al, "<a href='http://scholar.google.com/scholar?q="Aggregation+Of+Self-Assembling+Branched+%28n%29-Rotaxanes"'>Aggregation Of Self-Assembling Branched (n)-Rotaxanes</a>", New Journal of Chemistry, vol. 22, No. 9, pp. 959-972 (Sep. 11, 1998).</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">D.V. Leff et al, "<a href='http://scholar.google.com/scholar?q="Thermodynamic+Control+Of+Gold+Nanocrystal+Size%3A+Experiment+And+Theory"'>Thermodynamic Control Of Gold Nanocrystal Size: Experiment And Theory</a>", The Journal of Physical Chemistry, vol. 99, pp. 7036-7041 (May 4, 1995).</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">E.S. Snow et al, "<a href='http://scholar.google.com/scholar?q="Single-Atom+Point+Contact+Devices+Fabricated+With+An+Atomic+Force+Microscope"'>Single-Atom Point Contact Devices Fabricated With An Atomic Force Microscope</a>", Aplied Physics Letters, vol. 69, No. 2, pp. 269-271 (Jul. 8, 1996).</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">J.D.L. Holloway et al, "<a href='http://scholar.google.com/scholar?q="Electron-Transfer+Reactions+Of+Metallocenes%3A+Influence+Of+Metal+Oxidation+State+On+Structure+And+Reactivity"'>Electron-Transfer Reactions Of Metallocenes: Influence Of Metal Oxidation State On Structure And Reactivity</a>", Journal of the American Chemical Society, vol. 101, pp. 2038-2044 (Apr. 11, 1979).</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">J.R. Heath et al, "<a href='http://scholar.google.com/scholar?q="A+Defect-Tolerant+Computer+Architecture%3A+Opportunities+for+Nanotechnology"'>A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology</a>", Science, vol. 280, pp. 1716-1721 (Jun. 12, 1998).</td></tr><tr><td class="patent-data-table-td ">9</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">J.R. Heath et al, "<a href='http://scholar.google.com/scholar?q="A+Liquid+Solution+Synthesis+Of+Single+Crystal+Germanium+Quantum+Wires"'>A Liquid Solution Synthesis Of Single Crystal Germanium Quantum Wires</a>", Chemical Physics Letters, vol. 208, No. 3, 4, pp. 263-268 (Jun. 11, 1993).</td></tr><tr><td class="patent-data-table-td ">10</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">K. Matsumoto et al, "<a href='http://scholar.google.com/scholar?q="Room+Temperature+Operation+Of+A+Single+Electron+Transistor+Made+By+The+Scanning+Tunneling+Microscope+Nanooxidation+Process+For+The+TiOx%2FTi+System"'>Room Temperature Operation Of A Single Electron Transistor Made By The Scanning Tunneling Microscope Nanooxidation Process For The TiOx/Ti System</a>", Applied Physics Letters, vol. 68, No. 1, pp. 34-36 (Jan. 1, 1996).</td></tr><tr><td class="patent-data-table-td ">11</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">K.K. Likharev, "<a href='http://scholar.google.com/scholar?q="Correlated+Discrete+Transfer+Of+Single+Electrons+In+Ultrasmall+Tunnel+Junctions"'>Correlated Discrete Transfer Of Single Electrons In Ultrasmall Tunnel Junctions</a>", IBM Journal of Research and Development, vol. 32, No. 1, pp. 144-158 (Jan. 1998).</td></tr><tr><td class="patent-data-table-td ">12</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">L. Guo et al, "<a href='http://scholar.google.com/scholar?q="Nanoscale+Silicon+Field+Effect+Transistors+Fabricated+Using+Imprint+Lithography"'>Nanoscale Silicon Field Effect Transistors Fabricated Using Imprint Lithography</a>", Applied Physics Letters, vol. 71, pp. 1881-1883 (Sep. 29, 1997).</td></tr><tr><td class="patent-data-table-td ">13</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">L. Guo et al, "<a href='http://scholar.google.com/scholar?q="Silicon+Single-Electron+Transistor+Memory+Operating+At+Room+Temperature"'>Silicon Single-Electron Transistor Memory Operating At Room Temperature</a>", Science, vol. 275, pp. 649-651 (Jan. 31, 1997).</td></tr><tr><td class="patent-data-table-td ">14</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">R. Armitage et al, "<a href='http://scholar.google.com/scholar?q="Solid-State+Gadolinium-Magnesium+Hydride+Optical+Switch"'>Solid-State Gadolinium-Magnesium Hydride Optical Switch</a>", Applied Physics Letters, vol. 75, No. 11, pp. 1863-1865 (Sep. 27, 1999).</td></tr><tr><td class="patent-data-table-td ">15</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">R. Garcia et al, "<a href='http://scholar.google.com/scholar?q="Local+Oxidation+Of+Silicon+Surfaces+By+Dynamic+Force+Microscopy%3A+Nanofabrication+And+Water+Bridge+Formation"'>Local Oxidation Of Silicon Surfaces By Dynamic Force Microscopy: Nanofabrication And Water Bridge Formation</a>", Applied Physics Letters, vol. 72, No. 18, pp. 2295-2297 (May 4, 1998).</td></tr><tr><td class="patent-data-table-td ">16</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">R.E. Jones Jr., et al, "<a href='http://scholar.google.com/scholar?q="Ferroelectric+Non-Volatile+Memories+For+Low-Voltage%2C+Low-Power+Applications"'>Ferroelectric Non-Volatile Memories For Low-Voltage, Low-Power Applications</a>", Thin Solid Films, vol. 270, pp. 584-588 (Dec. 1, 1995).</td></tr><tr><td class="patent-data-table-td ">17</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">S. Guo et al, "<a href='http://scholar.google.com/scholar?q="Local+Electric-Field-Induced+Oxidation+Of+Titanium+Nitride+Films"'>Local Electric-Field-Induced Oxidation Of Titanium Nitride Films</a>", Applied Physics Letters, vol. 74, No. 8, pp. 1090-1092 (Feb. 22, 1999).</td></tr><tr><td class="patent-data-table-td ">18</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">S.J. Tans et al, "<a href='http://scholar.google.com/scholar?q="Room-Temperature+Transistor+Based+On+A+Single+Carbon+Nanotube"'>Room-Temperature Transistor Based On A Single Carbon Nanotube</a>", Nature, vol. 393, pp. 49-52 (May 7, 1998).</td></tr><tr><td class="patent-data-table-td ">19</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">T. Vossmeyer et al, "<a href='http://scholar.google.com/scholar?q="Combinatorial+Approaches+Toward+Patterning+Nanocrystals"'>Combinatorial Approaches Toward Patterning Nanocrystals</a>", Journal of Applied Physics, vol. 84, No. 7, pp. 3664-3670 (Oct. 1, 1998).</td></tr><tr><td class="patent-data-table-td ">20</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">V.P. Menon et al, "<a href='http://scholar.google.com/scholar?q="Fabrication+and+Evaluation+Of+Nanoelectrode+Ensembles"'>Fabrication and Evaluation Of Nanoelectrode Ensembles</a>", Analytical Chemistry, vol. 67, pp. 1920-1928 (Jul. 1, 1995).</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7061791">US7061791</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 25, 2003</td><td class="patent-data-table-td patent-date-value">Jun 13, 2006</td><td class="patent-data-table-td ">The Regents Of The University Of California</td><td class="patent-data-table-td ">High density molecular memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7211503">US7211503</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 24, 2005</td><td class="patent-data-table-td patent-date-value">May 1, 2007</td><td class="patent-data-table-td ">Hewlett-Packard Development Company, L.P.</td><td class="patent-data-table-td ">Electronic devices fabricated by use of random connections</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7492624">US7492624</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 29, 2007</td><td class="patent-data-table-td patent-date-value">Feb 17, 2009</td><td class="patent-data-table-td ">Stmicroelectronics S.R.L.</td><td class="patent-data-table-td ">Method and device for demultiplexing a crossbar non-volatile memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7518905">US7518905</a></td><td class="patent-data-table-td patent-date-value">Nov 3, 2005</td><td class="patent-data-table-td patent-date-value">Apr 14, 2009</td><td class="patent-data-table-td ">The Regents Of The University Of California</td><td class="patent-data-table-td ">High density memory device</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=84NsBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S151000">365/151</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=84NsBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S175000">365/175</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=84NsBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S153000">365/153</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=84NsBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S040000">257/40</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=84NsBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S099000">438/99</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=84NsBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S758000">438/758</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=84NsBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G11C0013020000">G11C13/02</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=84NsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=Y10S438/957">Y10S438/957</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=84NsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=Y10S977/936">Y10S977/936</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=84NsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C2213/81">G11C2213/81</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=84NsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C13/0009">G11C13/0009</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=84NsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=B82Y10/00">B82Y10/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=84NsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C2213/77">G11C2213/77</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=84NsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C2213/34">G11C2213/34</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=84NsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C13/025">G11C13/025</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">B82Y10/00</span>, <span class="nested-value">G11C13/00R5</span>, <span class="nested-value">G11C13/02N</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Oct 2, 2012</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 3, 2012</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-7 IS CONFIRMED. NEW CLAIMS 11-17 ARE ADDED AND DETERMINED TO BE PATENTABLE. CLAIMS 8-10 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 13, 2011</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20110805</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 10, 2008</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 30, 2003</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HEWLETT-PACKARD DEVELOPMENT COMPANY L.P., TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;REEL/FRAME:014061/0492</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20030926</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HEWLETT-PACKARD DEVELOPMENT COMPANY L.P. 20555 SH</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY /AR;REEL/FRAME:014061/0492B-</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HEWLETT-PACKARD DEVELOPMENT COMPANY L.P.,TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;US-ASSIGNMENT DATABASE UPDATED:20100203;REEL/FRAME:14061/492</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;US-ASSIGNMENT DATABASE UPDATED:20100223;REEL/FRAME:14061/492</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;US-ASSIGNMENT DATABASE UPDATED:20100302;REEL/FRAME:14061/492</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;US-ASSIGNMENT DATABASE UPDATED:20100316;REEL/FRAME:14061/492</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;US-ASSIGNMENT DATABASE UPDATED:20100323;REEL/FRAME:14061/492</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;US-ASSIGNMENT DATABASE UPDATED:20100330;REEL/FRAME:14061/492</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;US-ASSIGNMENT DATABASE UPDATED:20100406;REEL/FRAME:14061/492</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;US-ASSIGNMENT DATABASE UPDATED:20100413;REEL/FRAME:14061/492</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;US-ASSIGNMENT DATABASE UPDATED:20100420;REEL/FRAME:14061/492</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;US-ASSIGNMENT DATABASE UPDATED:20100427;REEL/FRAME:14061/492</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;US-ASSIGNMENT DATABASE UPDATED:20100504;REEL/FRAME:14061/492</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;US-ASSIGNMENT DATABASE UPDATED:20100511;REEL/FRAME:14061/492</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;US-ASSIGNMENT DATABASE UPDATED:20100525;REEL/FRAME:14061/492</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;REEL/FRAME:14061/492</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U04qdOLQf_JnF2n4ddPd4oHGtn3jQ\u0026id=84NsBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U0LyKHYlm87nClVb-Y_ZxqMQca2TA\u0026id=84NsBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U2LqcTBQCbCdw_mTTiwNRWY4Iy9tg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Configurable_nanoscale_crossbar_electron.pdf?id=84NsBAABERAJ\u0026output=pdf\u0026sig=ACfU3U0D6zsFm3suK4SrEcz4sxCt8bBrQA"},"sample_url":"http://www.google.com/patents/reader?id=84NsBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>