#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Wed May  1 16:13:02 2024
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:audio_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports audio_clk
Executing : get_ports audio_clk successfully.
Executing : create_clock -name audio_data_pkt|audio_clk [get_ports audio_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name audio_data_pkt|audio_clk [get_ports audio_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group audio_data_pkt|audio_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group audio_data_pkt|audio_clk successfully.
C: SDC-2025: Clock source 'n:eth_tx_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports eth_tx_clk
Executing : get_ports eth_tx_clk successfully.
Executing : create_clock -name audio_data_pkt|eth_tx_clk [get_ports eth_tx_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name audio_data_pkt|eth_tx_clk [get_ports eth_tx_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group audio_data_pkt|eth_tx_clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group audio_data_pkt|eth_tx_clk successfully.
Start pre-mapping.
W: Removed bmsWIDEDFFCPE inst udp_tx_byte_num[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst udp_tx_byte_num[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst udp_tx_byte_num[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst udp_tx_byte_num[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst udp_tx_byte_num[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst udp_tx_byte_num[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst udp_tx_byte_num[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst udp_tx_byte_num[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst udp_tx_byte_num[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst udp_tx_byte_num[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst udp_tx_byte_num[15:0] at 15 that is stuck at constant 0.
I: Constant propagation done on udp_tx_byte_num[15:0] (bmsWIDEDFFCPE).
I: Removed bmsSUB inst N320 that is redundant to N319
I: Removed bmsSUB inst N311 that is redundant to N310
I: Constant propagation done on fifo_audo_data_pkt_inst/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/N58_1 (bmsWIDEMUX).
I: Constant propagation done on fifo_audo_data_pkt_inst/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/N190_1 (bmsWIDEMUX).
I: Constant propagation done on fifo_audo_data_pkt_inst/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/N58_1 (bmsWIDEMUX).
I: Constant propagation done on fifo_audo_data_pkt_inst/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/N190_1 (bmsWIDEMUX).
Executing : pre-mapping successfully. Time elapsed: 0.029s wall, 0.031s user + 0.000s system = 0.031s CPU (106.6%)

Start mod-gen.
W: Public-4008: Instance 'fifo_audo_data_pkt_inst/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_audo_data_pkt_inst/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_audo_data_pkt_inst/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.192s wall, 0.188s user + 0.031s system = 0.219s CPU (114.1%)

Start logic-optimization.
I: Removed bmsREDAND inst N141 that is redundant to N110
Executing : logic-optimization successfully. Time elapsed: 0.551s wall, 0.484s user + 0.062s system = 0.547s CPU (99.3%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'udp_tx_byte_num[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'udp_tx_byte_num[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'udp_tx_byte_num[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'udp_tx_byte_num[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'udp_tx_byte_num[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'udp_tx_byte_num[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'udp_tx_byte_num[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'udp_tx_byte_num[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'udp_tx_byte_num[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'udp_tx_byte_num[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'udp_tx_byte_num[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'udp_tx_byte_num[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'udp_tx_byte_num[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'udp_tx_byte_num[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'udp_tx_byte_num[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_audo_data_pkt_inst/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/rd_water_level[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.050s wall, 0.047s user + 0.000s system = 0.047s CPU (93.7%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.577s wall, 0.531s user + 0.047s system = 0.578s CPU (100.1%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.172s wall, 0.172s user + 0.000s system = 0.172s CPU (100.1%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.129s wall, 0.125s user + 0.000s system = 0.125s CPU (97.1%)


Cell Usage:
GTP_DFF_C                   146 uses
GTP_DFF_CE                   28 uses
GTP_DFF_P                     1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT2                     40 uses
GTP_LUT3                     11 uses
GTP_LUT4                     29 uses
GTP_LUT5                     48 uses
GTP_LUT5CARRY                53 uses
GTP_LUT5M                   256 uses
GTP_MUX2LUT6                128 uses
GTP_MUX2LUT7                 64 uses
GTP_MUX2LUT8                 32 uses
GTP_RAM32X1DP              1024 uses

I/O ports: 72
GTP_INBUF                  23 uses
GTP_OUTBUF                 49 uses

Mapping Summary:
Total LUTs: 1461 of 10400 (14.05%)
	LUTs as dram: 1024 of 2640 (38.79%)
	LUTs as logic: 437
Total Registers: 175 of 15600 (1.12%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 30 (0.00%)

APMs:
Total APMs = 0.00 of 20 (0.00%)

Total I/O ports = 72 of 160 (45.00%)


Overview of Control Sets:

Number of unique control sets : 8

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 3        | 0                 3
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 4        | 0                 4
--------------------------------------------------------------
  The maximum fanout: 77
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                147
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                28
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'audio_data_pkt' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to audio_data_pkt_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'udp_tx_byte_num[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_start_en' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'audio_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_en' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'transfer_flag' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'udp_tx_done' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'udp_tx_req' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Wed May  1 16:13:05 2024
Action synthesize: Peak memory pool usage is 186 MB
