
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.03

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.10 source latency clkcnt[9]$_DFFE_PP_/CK ^
  -0.11 target latency treg[1]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_i (input port clocked by core_clock)
Endpoint: ack_o$_DFF_PN0_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.10    0.10 ^ input external delay
     1    1.36    0.00    0.00    0.10 ^ rst_i (in)
                                         rst_i (net)
                  0.00    0.00    0.10 ^ hold6/A (CLKBUF_X1)
     1    1.09    0.01    0.02    0.12 ^ hold6/Z (CLKBUF_X1)
                                         net29 (net)
                  0.01    0.00    0.12 ^ input9/A (BUF_X1)
     2    3.98    0.01    0.03    0.15 ^ input9/Z (BUF_X1)
                                         net14 (net)
                  0.01    0.00    0.15 ^ hold7/A (CLKBUF_X1)
     1    1.41    0.01    0.03    0.18 ^ hold7/Z (CLKBUF_X1)
                                         net30 (net)
                  0.01    0.00    0.18 ^ hold4/A (CLKBUF_X1)
     1    0.86    0.01    0.03    0.21 ^ hold4/Z (CLKBUF_X1)
                                         net4 (net)
                  0.01    0.00    0.21 ^ hold2/A (CLKBUF_X1)
     1    0.80    0.01    0.02    0.23 ^ hold2/Z (CLKBUF_X1)
                                         net2 (net)
                  0.01    0.00    0.23 ^ hold5/A (CLKBUF_X1)
     1    0.81    0.01    0.02    0.25 ^ hold5/Z (CLKBUF_X1)
                                         net5 (net)
                  0.01    0.00    0.25 ^ hold1/A (CLKBUF_X1)
     1    6.60    0.02    0.04    0.30 ^ hold1/Z (CLKBUF_X1)
                                         net1 (net)
                  0.02    0.00    0.30 ^ hold3/A (BUF_X8)
    24   57.22    0.02    0.03    0.33 ^ hold3/Z (BUF_X8)
                                         net3 (net)
                  0.02    0.00    0.33 ^ ack_o$_DFF_PN0_/RN (DFFR_X1)
                                  0.33   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.35    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
    16   39.47    0.03    0.06    0.06 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.06 ^ clkbuf_4_9_0_clk_i/A (CLKBUF_X3)
     7   14.81    0.02    0.05    0.11 ^ clkbuf_4_9_0_clk_i/Z (CLKBUF_X3)
                                         clknet_4_9_0_clk_i (net)
                  0.02    0.00    0.11 ^ ack_o$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.21    0.31   library removal time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)


Startpoint: dat_i[7] (input port clocked by core_clock)
Endpoint: spif$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.10    0.10 ^ input external delay
     1    1.90    0.00    0.00    0.10 ^ dat_i[7] (in)
                                         dat_i[7] (net)
                  0.00    0.00    0.10 ^ _0865_/A (CLKBUF_X2)
     7   11.89    0.02    0.03    0.13 ^ _0865_/Z (CLKBUF_X2)
                                         _0316_ (net)
                  0.02    0.00    0.13 ^ _0976_/C2 (AOI221_X1)
     1    1.17    0.01    0.02    0.15 v _0976_/ZN (AOI221_X1)
                                         _0078_ (net)
                  0.01    0.00    0.15 v spif$_SDFF_PN0_/D (DFF_X1)
                                  0.15   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.35    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
    16   39.47    0.03    0.06    0.06 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.06 ^ clkbuf_4_12_0_clk_i/A (CLKBUF_X3)
     8   15.81    0.02    0.05    0.11 ^ clkbuf_4_12_0_clk_i/Z (CLKBUF_X3)
                                         clknet_4_12_0_clk_i (net)
                  0.02    0.00    0.11 ^ spif$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.00    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_i (input port clocked by core_clock)
Endpoint: spcr[7]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.10    0.10 ^ input external delay
     1    1.36    0.00    0.00    0.10 ^ rst_i (in)
                                         rst_i (net)
                  0.00    0.00    0.10 ^ hold6/A (CLKBUF_X1)
     1    1.09    0.01    0.02    0.12 ^ hold6/Z (CLKBUF_X1)
                                         net29 (net)
                  0.01    0.00    0.12 ^ input9/A (BUF_X1)
     2    3.98    0.01    0.03    0.15 ^ input9/Z (BUF_X1)
                                         net14 (net)
                  0.01    0.00    0.15 ^ hold7/A (CLKBUF_X1)
     1    1.41    0.01    0.03    0.18 ^ hold7/Z (CLKBUF_X1)
                                         net30 (net)
                  0.01    0.00    0.18 ^ hold4/A (CLKBUF_X1)
     1    0.86    0.01    0.03    0.21 ^ hold4/Z (CLKBUF_X1)
                                         net4 (net)
                  0.01    0.00    0.21 ^ hold2/A (CLKBUF_X1)
     1    0.80    0.01    0.02    0.23 ^ hold2/Z (CLKBUF_X1)
                                         net2 (net)
                  0.01    0.00    0.23 ^ hold5/A (CLKBUF_X1)
     1    0.81    0.01    0.02    0.25 ^ hold5/Z (CLKBUF_X1)
                                         net5 (net)
                  0.01    0.00    0.25 ^ hold1/A (CLKBUF_X1)
     1    6.60    0.02    0.04    0.30 ^ hold1/Z (CLKBUF_X1)
                                         net1 (net)
                  0.02    0.00    0.30 ^ hold3/A (BUF_X8)
    24   57.22    0.02    0.03    0.33 ^ hold3/Z (BUF_X8)
                                         net3 (net)
                  0.02    0.01    0.34 ^ spcr[7]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.34   data arrival time

                          0.50    0.50   clock core_clock (rise edge)
                          0.00    0.50   clock source latency
     1    6.35    0.00    0.00    0.50 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.50 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
    16   39.47    0.03    0.06    0.56 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.56 ^ clkbuf_4_5_0_clk_i/A (CLKBUF_X3)
    10   14.69    0.02    0.05    0.61 ^ clkbuf_4_5_0_clk_i/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk_i (net)
                  0.02    0.00    0.61 ^ spcr[7]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.61   clock reconvergence pessimism
                          0.06    0.66   library recovery time
                                  0.66   data required time
-----------------------------------------------------------------------------
                                  0.66   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: clkcnt[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: treg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.35    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
    16   39.47    0.03    0.06    0.06 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.06 ^ clkbuf_4_10_0_clk_i/A (CLKBUF_X3)
     7   14.28    0.01    0.05    0.11 ^ clkbuf_4_10_0_clk_i/Z (CLKBUF_X3)
                                         clknet_4_10_0_clk_i (net)
                  0.01    0.00    0.11 ^ clkcnt[4]$_DFFE_PP_/CK (DFF_X1)
     1    1.61    0.01    0.08    0.19 v clkcnt[4]$_DFFE_PP_/Q (DFF_X1)
                                         clkcnt[4] (net)
                  0.01    0.00    0.19 v _0698_/A (BUF_X2)
     4   12.17    0.01    0.03    0.22 v _0698_/Z (BUF_X2)
                                         _0203_ (net)
                  0.01    0.00    0.22 v _0699_/A4 (NOR4_X4)
     7   14.84    0.06    0.10    0.33 ^ _0699_/ZN (NOR4_X4)
                                         _0204_ (net)
                  0.06    0.00    0.33 ^ _0713_/A1 (AND2_X2)
     7   18.44    0.02    0.06    0.39 ^ _0713_/ZN (AND2_X2)
                                         _0217_ (net)
                  0.02    0.00    0.39 ^ _0997_/A2 (AND3_X2)
     7   13.14    0.02    0.06    0.45 ^ _0997_/ZN (AND3_X2)
                                         _0392_ (net)
                  0.02    0.00    0.45 ^ _0998_/A (BUF_X4)
    10   16.76    0.01    0.03    0.48 ^ _0998_/Z (BUF_X4)
                                         _0393_ (net)
                  0.01    0.00    0.48 ^ _1010_/A2 (OR3_X1)
     1    1.05    0.01    0.03    0.51 ^ _1010_/ZN (OR3_X1)
                                         _0404_ (net)
                  0.01    0.00    0.51 ^ _1011_/A3 (AND3_X1)
     1    1.51    0.01    0.04    0.55 ^ _1011_/ZN (AND3_X1)
                                         _0084_ (net)
                  0.01    0.00    0.55 ^ treg[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.55   data arrival time

                          0.50    0.50   clock core_clock (rise edge)
                          0.00    0.50   clock source latency
     1    6.35    0.00    0.00    0.50 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.50 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
    16   39.47    0.03    0.06    0.56 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.56 ^ clkbuf_4_4_0_clk_i/A (CLKBUF_X3)
     8   16.05    0.02    0.05    0.61 ^ clkbuf_4_4_0_clk_i/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk_i (net)
                  0.02    0.00    0.61 ^ treg[1]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.61   clock reconvergence pessimism
                         -0.03    0.58   library setup time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_i (input port clocked by core_clock)
Endpoint: spcr[7]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.10    0.10 ^ input external delay
     1    1.36    0.00    0.00    0.10 ^ rst_i (in)
                                         rst_i (net)
                  0.00    0.00    0.10 ^ hold6/A (CLKBUF_X1)
     1    1.09    0.01    0.02    0.12 ^ hold6/Z (CLKBUF_X1)
                                         net29 (net)
                  0.01    0.00    0.12 ^ input9/A (BUF_X1)
     2    3.98    0.01    0.03    0.15 ^ input9/Z (BUF_X1)
                                         net14 (net)
                  0.01    0.00    0.15 ^ hold7/A (CLKBUF_X1)
     1    1.41    0.01    0.03    0.18 ^ hold7/Z (CLKBUF_X1)
                                         net30 (net)
                  0.01    0.00    0.18 ^ hold4/A (CLKBUF_X1)
     1    0.86    0.01    0.03    0.21 ^ hold4/Z (CLKBUF_X1)
                                         net4 (net)
                  0.01    0.00    0.21 ^ hold2/A (CLKBUF_X1)
     1    0.80    0.01    0.02    0.23 ^ hold2/Z (CLKBUF_X1)
                                         net2 (net)
                  0.01    0.00    0.23 ^ hold5/A (CLKBUF_X1)
     1    0.81    0.01    0.02    0.25 ^ hold5/Z (CLKBUF_X1)
                                         net5 (net)
                  0.01    0.00    0.25 ^ hold1/A (CLKBUF_X1)
     1    6.60    0.02    0.04    0.30 ^ hold1/Z (CLKBUF_X1)
                                         net1 (net)
                  0.02    0.00    0.30 ^ hold3/A (BUF_X8)
    24   57.22    0.02    0.03    0.33 ^ hold3/Z (BUF_X8)
                                         net3 (net)
                  0.02    0.01    0.34 ^ spcr[7]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.34   data arrival time

                          0.50    0.50   clock core_clock (rise edge)
                          0.00    0.50   clock source latency
     1    6.35    0.00    0.00    0.50 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.50 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
    16   39.47    0.03    0.06    0.56 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.56 ^ clkbuf_4_5_0_clk_i/A (CLKBUF_X3)
    10   14.69    0.02    0.05    0.61 ^ clkbuf_4_5_0_clk_i/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk_i (net)
                  0.02    0.00    0.61 ^ spcr[7]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.61   clock reconvergence pessimism
                          0.06    0.66   library recovery time
                                  0.66   data required time
-----------------------------------------------------------------------------
                                  0.66   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: clkcnt[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: treg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.35    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
    16   39.47    0.03    0.06    0.06 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.06 ^ clkbuf_4_10_0_clk_i/A (CLKBUF_X3)
     7   14.28    0.01    0.05    0.11 ^ clkbuf_4_10_0_clk_i/Z (CLKBUF_X3)
                                         clknet_4_10_0_clk_i (net)
                  0.01    0.00    0.11 ^ clkcnt[4]$_DFFE_PP_/CK (DFF_X1)
     1    1.61    0.01    0.08    0.19 v clkcnt[4]$_DFFE_PP_/Q (DFF_X1)
                                         clkcnt[4] (net)
                  0.01    0.00    0.19 v _0698_/A (BUF_X2)
     4   12.17    0.01    0.03    0.22 v _0698_/Z (BUF_X2)
                                         _0203_ (net)
                  0.01    0.00    0.22 v _0699_/A4 (NOR4_X4)
     7   14.84    0.06    0.10    0.33 ^ _0699_/ZN (NOR4_X4)
                                         _0204_ (net)
                  0.06    0.00    0.33 ^ _0713_/A1 (AND2_X2)
     7   18.44    0.02    0.06    0.39 ^ _0713_/ZN (AND2_X2)
                                         _0217_ (net)
                  0.02    0.00    0.39 ^ _0997_/A2 (AND3_X2)
     7   13.14    0.02    0.06    0.45 ^ _0997_/ZN (AND3_X2)
                                         _0392_ (net)
                  0.02    0.00    0.45 ^ _0998_/A (BUF_X4)
    10   16.76    0.01    0.03    0.48 ^ _0998_/Z (BUF_X4)
                                         _0393_ (net)
                  0.01    0.00    0.48 ^ _1010_/A2 (OR3_X1)
     1    1.05    0.01    0.03    0.51 ^ _1010_/ZN (OR3_X1)
                                         _0404_ (net)
                  0.01    0.00    0.51 ^ _1011_/A3 (AND3_X1)
     1    1.51    0.01    0.04    0.55 ^ _1011_/ZN (AND3_X1)
                                         _0084_ (net)
                  0.01    0.00    0.55 ^ treg[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.55   data arrival time

                          0.50    0.50   clock core_clock (rise edge)
                          0.00    0.50   clock source latency
     1    6.35    0.00    0.00    0.50 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.50 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
    16   39.47    0.03    0.06    0.56 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.56 ^ clkbuf_4_4_0_clk_i/A (CLKBUF_X3)
     8   16.05    0.02    0.05    0.61 ^ clkbuf_4_4_0_clk_i/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk_i (net)
                  0.02    0.00    0.61 ^ treg[1]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.61   clock reconvergence pessimism
                         -0.03    0.58   library setup time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.13708096742630005

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6905

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
9.254179954528809

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8838

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clkcnt[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: treg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.06    0.06 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_10_0_clk_i/Z (CLKBUF_X3)
   0.00    0.11 ^ clkcnt[4]$_DFFE_PP_/CK (DFF_X1)
   0.08    0.19 v clkcnt[4]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.22 v _0698_/Z (BUF_X2)
   0.10    0.33 ^ _0699_/ZN (NOR4_X4)
   0.06    0.39 ^ _0713_/ZN (AND2_X2)
   0.06    0.45 ^ _0997_/ZN (AND3_X2)
   0.03    0.48 ^ _0998_/Z (BUF_X4)
   0.03    0.51 ^ _1010_/ZN (OR3_X1)
   0.04    0.55 ^ _1011_/ZN (AND3_X1)
   0.00    0.55 ^ treg[1]$_SDFFE_PN0P_/D (DFF_X1)
           0.55   data arrival time

   0.50    0.50   clock core_clock (rise edge)
   0.00    0.50   clock source latency
   0.00    0.50 ^ clk_i (in)
   0.06    0.56 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.05    0.61 ^ clkbuf_4_4_0_clk_i/Z (CLKBUF_X3)
   0.00    0.61 ^ treg[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.61   clock reconvergence pessimism
  -0.03    0.58   library setup time
           0.58   data required time
---------------------------------------------------------
           0.58   data required time
          -0.55   data arrival time
---------------------------------------------------------
           0.03   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: spcr[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wfre$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.06    0.06 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_3_0_clk_i/Z (CLKBUF_X3)
   0.00    0.11 ^ spcr[6]$_DFFE_PN0P_/CK (DFFR_X2)
   0.09    0.20 ^ spcr[6]$_DFFE_PN0P_/QN (DFFR_X2)
   0.01    0.21 v _1068_/ZN (NOR3_X1)
   0.00    0.21 v wfre$_SDFF_PN0_/D (DFF_X1)
           0.21   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.06    0.06 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_3_0_clk_i/Z (CLKBUF_X3)
   0.00    0.11 ^ wfre$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.11   clock reconvergence pessimism
   0.00    0.11   library hold time
           0.11   data required time
---------------------------------------------------------
           0.11   data required time
          -0.21   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.1054

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.1056

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.5470

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.0297

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
5.429616

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.61e-03   3.63e-04   1.08e-05   2.99e-03  43.4%
Combinational          1.49e-03   1.21e-03   1.54e-05   2.71e-03  39.3%
Clock                  5.22e-04   6.69e-04   1.14e-06   1.19e-03  17.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.62e-03   2.24e-03   2.73e-05   6.89e-03 100.0%
                          67.1%      32.5%       0.4%
