Running: D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/lab/Register/TopModule_sim_isim_beh.exe -prj D:/lab/Register/TopModule_sim_beh.prj work.TopModule_sim work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/lab/Register/Adder_1b.vf" into library work
Analyzing Verilog file "D:/lab/Register/Alu_1b.v" into library work
Analyzing Verilog file "D:/lab/Register/MyRegister4b.v" into library work
Analyzing Verilog file "D:/lab/Register/Load_Gen.v" into library work
Analyzing Verilog file "D:/lab/Register/Alu_4b.v" into library work
Analyzing Verilog file "D:/lab/Register/TopModule.v" into library work
Analyzing Verilog file "D:/lab/Register/TopModule_sim.v" into library work
Analyzing Verilog file "D:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module MyRegister4b
Compiling module Load_Gen
Compiling module XOR2
Compiling module AND2
Compiling module OR3
Compiling module Adder_1b
Compiling module Alu_1b
Compiling module Alu_4b
Compiling module TopModule
Compiling module TopModule_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable D:/lab/Register/TopModule_sim_isim_beh.exe
Fuse Memory Usage: 28752 KB
Fuse CPU Usage: 421 ms
