Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 18 12:02:06 2017
| Host         : CozLaptop-Win10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file OK_BoardWrapper_timing_summary_routed.rpt -rpx OK_BoardWrapper_timing_summary_routed.rpx
| Design       : OK_BoardWrapper
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 188 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: Control_Unit/CLK_SEL_INTERNAL_reg[0]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: Control_Unit/CLK_SEL_INTERNAL_reg[1]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: Control_Unit/CLK_SEL_INTERNAL_reg[2]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: Control_Unit/Clock_Module/CLK_DIV_10MHz/clk_out_reg/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: Control_Unit/Clock_Module/CLK_DIV_1MHz/clk_out_reg/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: Control_Unit/Clock_Module/CLK_DIV_25MHz/clk_out_reg/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: Control_Unit/Clock_Module/CLK_DIV_500KHz/clk_out_reg/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: Control_Unit/Clock_Module/CLK_DIV_50MHz/clk_out_reg/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: Control_Unit/Clock_Module/CLK_DIV_5MHz/clk_out_reg/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: Control_Unit/state_reg/Q (HIGH)

 There are 16668 register/latch pins with no clock driven by root clock pin: Logic_Analyzer/u_clk_gen/clk_by_N_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34023 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.910        0.000                      0                 1761        0.060        0.000                      0                 1761        5.415        0.000                       0                   726  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
okHostClk      {0.000 10.415}     20.830          48.008          
  mmcm0_clk0   {0.260 10.675}     20.830          48.008          
  mmcm0_clkfb  {0.000 10.415}     20.830          48.008          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okHostClk                                                                                                                                                        5.415        0.000                       0                     1  
  mmcm0_clk0         4.910        0.000                      0                 1539        0.060        0.000                      0                 1539        9.165        0.000                       0                   722  
  mmcm0_clkfb                                                                                                                                                   18.675        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0    okHostClk           6.457        0.000                      0                   17        9.804        0.000                      0                   17  
okHostClk     mmcm0_clk0          5.700        0.000                      0                   71        0.533        0.000                      0                   71  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0              17.307        0.000                      0                  100        0.339        0.000                      0                  100  
**async_default**  okHostClk          mmcm0_clk0               6.536        0.000                      0                  132        1.623        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  okHostClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okHostClk
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { HI_In[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        4.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 Logic_Analyzer/u_fifo/read_address_reg[1]_rep__20/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/delays[8].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        14.812ns  (logic 2.272ns (15.339%)  route 12.540ns (84.661%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 19.690 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.895ns = ( -0.635 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.555    -0.635    Logic_Analyzer/u_fifo/USB_Clock
    SLICE_X44Y96         FDRE                                         r  Logic_Analyzer/u_fifo/read_address_reg[1]_rep__20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.179 r  Logic_Analyzer/u_fifo/read_address_reg[1]_rep__20/Q
                         net (fo=122, routed)         3.846     3.667    Logic_Analyzer/u_fifo/read_address_reg[1]_rep__20_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I2_O)        0.124     3.791 r  Logic_Analyzer/u_fifo/okPipeToPC_i_5578/O
                         net (fo=1, routed)           0.000     3.791    Logic_Analyzer/u_fifo/okPipeToPC_i_5578_n_0
    SLICE_X7Y141         MUXF7 (Prop_muxf7_I1_O)      0.245     4.036 r  Logic_Analyzer/u_fifo/okPipeToPC_i_2509/O
                         net (fo=1, routed)           0.000     4.036    Logic_Analyzer/u_fifo/okPipeToPC_i_2509_n_0
    SLICE_X7Y141         MUXF8 (Prop_muxf8_I0_O)      0.104     4.140 r  Logic_Analyzer/u_fifo/okPipeToPC_i_975/O
                         net (fo=1, routed)           1.549     5.689    Logic_Analyzer/u_fifo/okPipeToPC_i_975_n_0
    SLICE_X22Y137        LUT6 (Prop_lut6_I3_O)        0.316     6.005 r  Logic_Analyzer/u_fifo/okPipeToPC_i_336/O
                         net (fo=1, routed)           0.000     6.005    Logic_Analyzer/u_fifo/okPipeToPC_i_336_n_0
    SLICE_X22Y137        MUXF7 (Prop_muxf7_I1_O)      0.217     6.222 r  Logic_Analyzer/u_fifo/okPipeToPC_i_144/O
                         net (fo=1, routed)           0.000     6.222    Logic_Analyzer/u_fifo/okPipeToPC_i_144_n_0
    SLICE_X22Y137        MUXF8 (Prop_muxf8_I1_O)      0.094     6.316 r  Logic_Analyzer/u_fifo/okPipeToPC_i_48/O
                         net (fo=1, routed)           3.006     9.322    Logic_Analyzer/u_fifo/okPipeToPC_i_48_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I5_O)        0.316     9.638 r  Logic_Analyzer/u_fifo/okPipeToPC_i_8/O
                         net (fo=1, routed)           1.931    11.569    okPipeToPC/ep_datain[8]
    SLICE_X4Y47          LUT4 (Prop_lut4_I3_O)        0.124    11.693 r  okPipeToPC/ok2[8]_INST_0/O
                         net (fo=1, routed)           0.590    12.283    okWO/ok2s[40]
    SLICE_X2Y44          LUT3 (Prop_lut3_I1_O)        0.124    12.407 r  okWO/core0_i_8/O
                         net (fo=1, routed)           1.104    13.511    okHI/core0/core0/la1327f79b34bfbd40dd43a268139b612[8]
    SLICE_X0Y40          LUT3 (Prop_lut3_I1_O)        0.152    13.663 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[8]_INST_0/O
                         net (fo=1, routed)           0.514    14.177    okHI/okCH__0[11]
    OLOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.533    19.690    okHI/ok1[12]
    OLOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdreout0/C
                         clock pessimism              0.483    20.173    
                         clock uncertainty           -0.050    20.122    
    OLOGIC_X0Y39         FDRE (Setup_fdre_C_D)       -1.036    19.086    okHI/delays[8].fdreout0
  -------------------------------------------------------------------
                         required time                         19.086    
                         arrival time                         -14.177    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 Logic_Analyzer/u_fifo/read_address_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/delays[14].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        14.749ns  (logic 2.377ns (16.116%)  route 12.372ns (83.884%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 19.692 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( -0.642 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.548    -0.642    Logic_Analyzer/u_fifo/USB_Clock
    SLICE_X51Y68         FDRE                                         r  Logic_Analyzer/u_fifo/read_address_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.186 r  Logic_Analyzer/u_fifo/read_address_reg[2]_rep/Q
                         net (fo=129, routed)         4.288     4.101    Logic_Analyzer/u_fifo/read_address_reg[2]_rep_n_0
    SLICE_X1Y132         MUXF7 (Prop_muxf7_S_O)       0.276     4.377 r  Logic_Analyzer/u_fifo/okPipeToPC_i_1738/O
                         net (fo=1, routed)           0.000     4.377    Logic_Analyzer/u_fifo/okPipeToPC_i_1738_n_0
    SLICE_X1Y132         MUXF8 (Prop_muxf8_I1_O)      0.094     4.471 r  Logic_Analyzer/u_fifo/okPipeToPC_i_589/O
                         net (fo=1, routed)           1.539     6.011    Logic_Analyzer/u_fifo/okPipeToPC_i_589_n_0
    SLICE_X21Y137        LUT6 (Prop_lut6_I0_O)        0.316     6.327 r  Logic_Analyzer/u_fifo/okPipeToPC_i_240/O
                         net (fo=1, routed)           0.000     6.327    Logic_Analyzer/u_fifo/okPipeToPC_i_240_n_0
    SLICE_X21Y137        MUXF7 (Prop_muxf7_I1_O)      0.217     6.544 r  Logic_Analyzer/u_fifo/okPipeToPC_i_96/O
                         net (fo=1, routed)           0.000     6.544    Logic_Analyzer/u_fifo/okPipeToPC_i_96_n_0
    SLICE_X21Y137        MUXF8 (Prop_muxf8_I1_O)      0.094     6.638 r  Logic_Analyzer/u_fifo/okPipeToPC_i_24/O
                         net (fo=1, routed)           2.751     9.388    Logic_Analyzer/u_fifo/okPipeToPC_i_24_n_0
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.316     9.704 r  Logic_Analyzer/u_fifo/okPipeToPC_i_2/O
                         net (fo=1, routed)           2.114    11.818    okPipeToPC/ep_datain[14]
    SLICE_X4Y48          LUT4 (Prop_lut4_I3_O)        0.124    11.942 r  okPipeToPC/ok2[14]_INST_0/O
                         net (fo=1, routed)           0.754    12.696    okWO/ok2s[46]
    SLICE_X2Y45          LUT2 (Prop_lut2_I0_O)        0.153    12.849 r  okWO/core0_i_2/O
                         net (fo=1, routed)           0.278    13.127    okHI/core0/core0/la1327f79b34bfbd40dd43a268139b612[14]
    SLICE_X2Y45          LUT3 (Prop_lut3_I1_O)        0.331    13.458 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[14]_INST_0/O
                         net (fo=1, routed)           0.649    14.107    okHI/okCH__0[17]
    OLOGIC_X0Y47         FDRE                                         r  okHI/delays[14].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.535    19.692    okHI/ok1[12]
    OLOGIC_X0Y47         FDRE                                         r  okHI/delays[14].fdreout0/C
                         clock pessimism              0.483    20.175    
                         clock uncertainty           -0.050    20.124    
    OLOGIC_X0Y47         FDRE (Setup_fdre_C_D)       -0.834    19.290    okHI/delays[14].fdreout0
  -------------------------------------------------------------------
                         required time                         19.290    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 Logic_Analyzer/u_fifo/read_address_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/delays[13].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        14.559ns  (logic 2.315ns (15.901%)  route 12.244ns (84.099%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 19.691 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( -0.463 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.727    -0.463    Logic_Analyzer/u_fifo/USB_Clock
    SLICE_X33Y117        FDRE                                         r  Logic_Analyzer/u_fifo/read_address_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.007 r  Logic_Analyzer/u_fifo/read_address_reg[3]_rep__3/Q
                         net (fo=64, routed)          4.381     4.375    Logic_Analyzer/u_fifo/read_address_reg[3]_rep__3_n_0
    SLICE_X61Y33         MUXF8 (Prop_muxf8_S_O)       0.273     4.648 r  Logic_Analyzer/u_fifo/okPipeToPC_i_598/O
                         net (fo=1, routed)           1.921     6.569    Logic_Analyzer/u_fifo/okPipeToPC_i_598_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I1_O)        0.316     6.885 r  Logic_Analyzer/u_fifo/okPipeToPC_i_242/O
                         net (fo=1, routed)           0.000     6.885    Logic_Analyzer/u_fifo/okPipeToPC_i_242_n_0
    SLICE_X41Y47         MUXF7 (Prop_muxf7_I1_O)      0.245     7.130 r  Logic_Analyzer/u_fifo/okPipeToPC_i_97/O
                         net (fo=1, routed)           0.000     7.130    Logic_Analyzer/u_fifo/okPipeToPC_i_97_n_0
    SLICE_X41Y47         MUXF8 (Prop_muxf8_I0_O)      0.104     7.234 r  Logic_Analyzer/u_fifo/okPipeToPC_i_25/O
                         net (fo=1, routed)           1.911     9.144    Logic_Analyzer/u_fifo/okPipeToPC_i_25_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I0_O)        0.316     9.460 r  Logic_Analyzer/u_fifo/okPipeToPC_i_3/O
                         net (fo=1, routed)           2.117    11.577    okPipeToPC/ep_datain[13]
    SLICE_X4Y48          LUT4 (Prop_lut4_I3_O)        0.124    11.701 r  okPipeToPC/ok2[13]_INST_0/O
                         net (fo=1, routed)           0.758    12.459    okWO/ok2s[45]
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.149    12.608 r  okWO/core0_i_3/O
                         net (fo=1, routed)           0.642    13.250    okHI/core0/core0/la1327f79b34bfbd40dd43a268139b612[13]
    SLICE_X0Y44          LUT3 (Prop_lut3_I1_O)        0.332    13.582 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[13]_INST_0/O
                         net (fo=1, routed)           0.514    14.096    okHI/okCH__0[16]
    OLOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.534    19.691    okHI/ok1[12]
    OLOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdreout0/C
                         clock pessimism              0.483    20.174    
                         clock uncertainty           -0.050    20.123    
    OLOGIC_X0Y46         FDRE (Setup_fdre_C_D)       -0.834    19.289    okHI/delays[13].fdreout0
  -------------------------------------------------------------------
                         required time                         19.289    
                         arrival time                         -14.096    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 Logic_Analyzer/u_fifo/read_address_reg[1]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/delays[3].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        14.506ns  (logic 2.299ns (15.849%)  route 12.207ns (84.151%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 19.686 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( -0.632 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.558    -0.632    Logic_Analyzer/u_fifo/USB_Clock
    SLICE_X48Y95         FDRE                                         r  Logic_Analyzer/u_fifo/read_address_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  Logic_Analyzer/u_fifo/read_address_reg[1]_rep__11/Q
                         net (fo=122, routed)         4.025     3.849    Logic_Analyzer/u_fifo/read_address_reg[1]_rep__11_n_0
    SLICE_X14Y146        LUT6 (Prop_lut6_I2_O)        0.124     3.973 r  Logic_Analyzer/u_fifo/okPipeToPC_i_6825/O
                         net (fo=1, routed)           0.000     3.973    Logic_Analyzer/u_fifo/okPipeToPC_i_6825_n_0
    SLICE_X14Y146        MUXF7 (Prop_muxf7_I0_O)      0.241     4.214 r  Logic_Analyzer/u_fifo/okPipeToPC_i_3133/O
                         net (fo=1, routed)           0.000     4.214    Logic_Analyzer/u_fifo/okPipeToPC_i_3133_n_0
    SLICE_X14Y146        MUXF8 (Prop_muxf8_I0_O)      0.098     4.312 r  Logic_Analyzer/u_fifo/okPipeToPC_i_1287/O
                         net (fo=1, routed)           1.309     5.621    Logic_Analyzer/u_fifo/okPipeToPC_i_1287_n_0
    SLICE_X29Y135        LUT6 (Prop_lut6_I3_O)        0.319     5.940 r  Logic_Analyzer/u_fifo/okPipeToPC_i_414/O
                         net (fo=1, routed)           0.000     5.940    Logic_Analyzer/u_fifo/okPipeToPC_i_414_n_0
    SLICE_X29Y135        MUXF7 (Prop_muxf7_I1_O)      0.245     6.185 r  Logic_Analyzer/u_fifo/okPipeToPC_i_183/O
                         net (fo=1, routed)           0.000     6.185    Logic_Analyzer/u_fifo/okPipeToPC_i_183_n_0
    SLICE_X29Y135        MUXF8 (Prop_muxf8_I0_O)      0.104     6.289 r  Logic_Analyzer/u_fifo/okPipeToPC_i_68/O
                         net (fo=1, routed)           2.869     9.159    Logic_Analyzer/u_fifo/okPipeToPC_i_68_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I5_O)        0.316     9.475 r  Logic_Analyzer/u_fifo/okPipeToPC_i_13/O
                         net (fo=1, routed)           1.440    10.915    okPipeToPC/ep_datain[3]
    SLICE_X10Y51         LUT4 (Prop_lut4_I3_O)        0.124    11.039 r  okPipeToPC/ok2[3]_INST_0/O
                         net (fo=1, routed)           0.914    11.953    okWO/ok2s[35]
    SLICE_X4Y41          LUT3 (Prop_lut3_I1_O)        0.124    12.077 r  okWO/core0_i_13/O
                         net (fo=1, routed)           0.812    12.889    okHI/core0/core0/la1327f79b34bfbd40dd43a268139b612[3]
    SLICE_X2Y41          LUT3 (Prop_lut3_I1_O)        0.148    13.037 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[3]_INST_0/O
                         net (fo=1, routed)           0.837    13.874    okHI/okCH__0[6]
    OLOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.529    19.686    okHI/ok1[12]
    OLOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdreout0/C
                         clock pessimism              0.483    20.169    
                         clock uncertainty           -0.050    20.118    
    OLOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -1.038    19.080    okHI/delays[3].fdreout0
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 Logic_Analyzer/u_fifo/read_address_reg[2]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/delays[6].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        14.695ns  (logic 2.271ns (15.454%)  route 12.424ns (84.546%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 19.687 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( -0.632 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.558    -0.632    Logic_Analyzer/u_fifo/USB_Clock
    SLICE_X54Y91         FDRE                                         r  Logic_Analyzer/u_fifo/read_address_reg[2]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.114 r  Logic_Analyzer/u_fifo/read_address_reg[2]_rep__15/Q
                         net (fo=101, routed)         3.805     3.691    Logic_Analyzer/u_fifo/read_address_reg[2]_rep__15_n_0
    SLICE_X17Y145        MUXF7 (Prop_muxf7_S_O)       0.296     3.987 r  Logic_Analyzer/u_fifo/okPipeToPC_i_2749/O
                         net (fo=1, routed)           0.000     3.987    Logic_Analyzer/u_fifo/okPipeToPC_i_2749_n_0
    SLICE_X17Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     4.091 r  Logic_Analyzer/u_fifo/okPipeToPC_i_1095/O
                         net (fo=1, routed)           1.183     5.274    Logic_Analyzer/u_fifo/okPipeToPC_i_1095_n_0
    SLICE_X36Y135        LUT6 (Prop_lut6_I3_O)        0.316     5.590 r  Logic_Analyzer/u_fifo/okPipeToPC_i_366/O
                         net (fo=1, routed)           0.000     5.590    Logic_Analyzer/u_fifo/okPipeToPC_i_366_n_0
    SLICE_X36Y135        MUXF7 (Prop_muxf7_I1_O)      0.245     5.835 r  Logic_Analyzer/u_fifo/okPipeToPC_i_159/O
                         net (fo=1, routed)           0.000     5.835    Logic_Analyzer/u_fifo/okPipeToPC_i_159_n_0
    SLICE_X36Y135        MUXF8 (Prop_muxf8_I0_O)      0.104     5.939 r  Logic_Analyzer/u_fifo/okPipeToPC_i_56/O
                         net (fo=1, routed)           3.193     9.132    Logic_Analyzer/u_fifo/okPipeToPC_i_56_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.316     9.448 r  Logic_Analyzer/u_fifo/okPipeToPC_i_10/O
                         net (fo=1, routed)           2.235    11.683    okPipeToPC/ep_datain[6]
    SLICE_X4Y47          LUT4 (Prop_lut4_I3_O)        0.124    11.807 r  okPipeToPC/ok2[6]_INST_0/O
                         net (fo=1, routed)           0.571    12.378    okWO/ok2s[38]
    SLICE_X4Y44          LUT3 (Prop_lut3_I1_O)        0.124    12.502 r  okWO/core0_i_10/O
                         net (fo=1, routed)           0.739    13.241    okHI/core0/core0/la1327f79b34bfbd40dd43a268139b612[6]
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.124    13.365 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[6]_INST_0/O
                         net (fo=1, routed)           0.698    14.063    okHI/okCH__0[9]
    OLOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.530    19.687    okHI/ok1[12]
    OLOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdreout0/C
                         clock pessimism              0.483    20.170    
                         clock uncertainty           -0.050    20.119    
    OLOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.834    19.285    okHI/delays[6].fdreout0
  -------------------------------------------------------------------
                         required time                         19.285    
                         arrival time                         -14.063    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 Logic_Analyzer/u_fifo/read_address_reg[1]_rep__17/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/delays[1].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        14.414ns  (logic 2.252ns (15.624%)  route 12.162ns (84.376%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 19.680 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( -0.632 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.558    -0.632    Logic_Analyzer/u_fifo/USB_Clock
    SLICE_X54Y92         FDRE                                         r  Logic_Analyzer/u_fifo/read_address_reg[1]_rep__17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.114 r  Logic_Analyzer/u_fifo/read_address_reg[1]_rep__17/Q
                         net (fo=122, routed)         3.750     3.636    Logic_Analyzer/u_fifo/read_address_reg[1]_rep__17_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.124     3.760 r  Logic_Analyzer/u_fifo/okPipeToPC_i_7155/O
                         net (fo=1, routed)           0.000     3.760    Logic_Analyzer/u_fifo/okPipeToPC_i_7155_n_0
    SLICE_X31Y30         MUXF7 (Prop_muxf7_I0_O)      0.212     3.972 r  Logic_Analyzer/u_fifo/okPipeToPC_i_3298/O
                         net (fo=1, routed)           0.000     3.972    Logic_Analyzer/u_fifo/okPipeToPC_i_3298_n_0
    SLICE_X31Y30         MUXF8 (Prop_muxf8_I1_O)      0.094     4.066 r  Logic_Analyzer/u_fifo/okPipeToPC_i_1369/O
                         net (fo=1, routed)           1.735     5.801    Logic_Analyzer/u_fifo/okPipeToPC_i_1369_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.316     6.117 r  Logic_Analyzer/u_fifo/okPipeToPC_i_435/O
                         net (fo=1, routed)           0.000     6.117    Logic_Analyzer/u_fifo/okPipeToPC_i_435_n_0
    SLICE_X49Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     6.329 r  Logic_Analyzer/u_fifo/okPipeToPC_i_194/O
                         net (fo=1, routed)           0.000     6.329    Logic_Analyzer/u_fifo/okPipeToPC_i_194_n_0
    SLICE_X49Y46         MUXF8 (Prop_muxf8_I1_O)      0.094     6.423 r  Logic_Analyzer/u_fifo/okPipeToPC_i_73/O
                         net (fo=1, routed)           2.476     8.899    Logic_Analyzer/u_fifo/okPipeToPC_i_73_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.316     9.215 r  Logic_Analyzer/u_fifo/okPipeToPC_i_15/O
                         net (fo=1, routed)           2.123    11.338    okPipeToPC/ep_datain[1]
    SLICE_X4Y48          LUT4 (Prop_lut4_I3_O)        0.124    11.462 r  okPipeToPC/ok2[1]_INST_0/O
                         net (fo=1, routed)           0.606    12.068    okWO/ok2s[33]
    SLICE_X3Y43          LUT3 (Prop_lut3_I1_O)        0.124    12.192 r  okWO/core0_i_15/O
                         net (fo=1, routed)           0.564    12.756    okHI/core0/core0/la1327f79b34bfbd40dd43a268139b612[1]
    SLICE_X0Y41          LUT3 (Prop_lut3_I0_O)        0.118    12.874 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[1]_INST_0/O
                         net (fo=1, routed)           0.907    13.782    okHI/okCH__0[4]
    OLOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.523    19.680    okHI/ok1[12]
    OLOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdreout0/C
                         clock pessimism              0.483    20.163    
                         clock uncertainty           -0.050    20.112    
    OLOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -1.036    19.076    okHI/delays[1].fdreout0
  -------------------------------------------------------------------
                         required time                         19.076    
                         arrival time                         -13.782    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 Logic_Analyzer/u_fifo/read_address_reg[2]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/delays[9].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        14.372ns  (logic 2.294ns (15.962%)  route 12.078ns (84.038%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 19.690 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( -0.639 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.551    -0.639    Logic_Analyzer/u_fifo/USB_Clock
    SLICE_X54Y66         FDRE                                         r  Logic_Analyzer/u_fifo/read_address_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.121 r  Logic_Analyzer/u_fifo/read_address_reg[2]_rep__4/Q
                         net (fo=129, routed)         4.393     4.272    Logic_Analyzer/u_fifo/read_address_reg[2]_rep__4_n_0
    SLICE_X13Y140        MUXF7 (Prop_muxf7_S_O)       0.296     4.568 r  Logic_Analyzer/u_fifo/okPipeToPC_i_2367/O
                         net (fo=1, routed)           0.000     4.568    Logic_Analyzer/u_fifo/okPipeToPC_i_2367_n_0
    SLICE_X13Y140        MUXF8 (Prop_muxf8_I0_O)      0.104     4.672 r  Logic_Analyzer/u_fifo/okPipeToPC_i_904/O
                         net (fo=1, routed)           1.147     5.819    Logic_Analyzer/u_fifo/okPipeToPC_i_904_n_0
    SLICE_X38Y134        LUT6 (Prop_lut6_I5_O)        0.316     6.135 r  Logic_Analyzer/u_fifo/okPipeToPC_i_318/O
                         net (fo=1, routed)           0.000     6.135    Logic_Analyzer/u_fifo/okPipeToPC_i_318_n_0
    SLICE_X38Y134        MUXF7 (Prop_muxf7_I1_O)      0.247     6.382 r  Logic_Analyzer/u_fifo/okPipeToPC_i_135/O
                         net (fo=1, routed)           0.000     6.382    Logic_Analyzer/u_fifo/okPipeToPC_i_135_n_0
    SLICE_X38Y134        MUXF8 (Prop_muxf8_I0_O)      0.098     6.480 r  Logic_Analyzer/u_fifo/okPipeToPC_i_44/O
                         net (fo=1, routed)           2.668     9.148    Logic_Analyzer/u_fifo/okPipeToPC_i_44_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I5_O)        0.319     9.467 r  Logic_Analyzer/u_fifo/okPipeToPC_i_7/O
                         net (fo=1, routed)           1.628    11.094    okPipeToPC/ep_datain[9]
    SLICE_X10Y51         LUT4 (Prop_lut4_I3_O)        0.124    11.218 r  okPipeToPC/ok2[9]_INST_0/O
                         net (fo=1, routed)           0.739    11.958    okWO/ok2s[41]
    SLICE_X7Y45          LUT3 (Prop_lut3_I1_O)        0.124    12.082 r  okWO/core0_i_7/O
                         net (fo=1, routed)           0.854    12.935    okHI/core0/core0/la1327f79b34bfbd40dd43a268139b612[9]
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.148    13.083 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[9]_INST_0/O
                         net (fo=1, routed)           0.649    13.733    okHI/okCH__0[12]
    OLOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.533    19.690    okHI/ok1[12]
    OLOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdreout0/C
                         clock pessimism              0.483    20.173    
                         clock uncertainty           -0.050    20.122    
    OLOGIC_X0Y40         FDRE (Setup_fdre_C_D)       -1.038    19.084    okHI/delays[9].fdreout0
  -------------------------------------------------------------------
                         required time                         19.084    
                         arrival time                         -13.733    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 Logic_Analyzer/u_fifo/read_address_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/delays[5].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        14.349ns  (logic 2.225ns (15.506%)  route 12.124ns (84.494%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 19.687 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( -0.636 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.554    -0.636    Logic_Analyzer/u_fifo/USB_Clock
    SLICE_X41Y96         FDRE                                         r  Logic_Analyzer/u_fifo/read_address_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.180 r  Logic_Analyzer/u_fifo/read_address_reg[1]_rep__7/Q
                         net (fo=122, routed)         3.642     3.462    Logic_Analyzer/u_fifo/read_address_reg[1]_rep__7_n_0
    SLICE_X8Y146         LUT6 (Prop_lut6_I2_O)        0.124     3.586 r  Logic_Analyzer/u_fifo/okPipeToPC_i_6341/O
                         net (fo=1, routed)           0.000     3.586    Logic_Analyzer/u_fifo/okPipeToPC_i_6341_n_0
    SLICE_X8Y146         MUXF7 (Prop_muxf7_I0_O)      0.241     3.827 r  Logic_Analyzer/u_fifo/okPipeToPC_i_2891/O
                         net (fo=1, routed)           0.000     3.827    Logic_Analyzer/u_fifo/okPipeToPC_i_2891_n_0
    SLICE_X8Y146         MUXF8 (Prop_muxf8_I0_O)      0.098     3.925 r  Logic_Analyzer/u_fifo/okPipeToPC_i_1166/O
                         net (fo=1, routed)           1.743     5.667    Logic_Analyzer/u_fifo/okPipeToPC_i_1166_n_0
    SLICE_X38Y135        LUT6 (Prop_lut6_I1_O)        0.319     5.986 r  Logic_Analyzer/u_fifo/okPipeToPC_i_384/O
                         net (fo=1, routed)           0.000     5.986    Logic_Analyzer/u_fifo/okPipeToPC_i_384_n_0
    SLICE_X38Y135        MUXF7 (Prop_muxf7_I1_O)      0.214     6.200 r  Logic_Analyzer/u_fifo/okPipeToPC_i_168/O
                         net (fo=1, routed)           0.000     6.200    Logic_Analyzer/u_fifo/okPipeToPC_i_168_n_0
    SLICE_X38Y135        MUXF8 (Prop_muxf8_I1_O)      0.088     6.288 r  Logic_Analyzer/u_fifo/okPipeToPC_i_60/O
                         net (fo=1, routed)           2.677     8.966    Logic_Analyzer/u_fifo/okPipeToPC_i_60_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.319     9.285 r  Logic_Analyzer/u_fifo/okPipeToPC_i_11/O
                         net (fo=1, routed)           2.328    11.612    okPipeToPC/ep_datain[5]
    SLICE_X4Y47          LUT4 (Prop_lut4_I3_O)        0.124    11.736 r  okPipeToPC/ok2[5]_INST_0/O
                         net (fo=1, routed)           0.306    12.042    okWO/ok2s[37]
    SLICE_X4Y45          LUT3 (Prop_lut3_I1_O)        0.124    12.166 r  okWO/core0_i_11/O
                         net (fo=1, routed)           0.569    12.735    okHI/core0/core0/la1327f79b34bfbd40dd43a268139b612[5]
    SLICE_X0Y44          LUT3 (Prop_lut3_I0_O)        0.118    12.853 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[5]_INST_0/O
                         net (fo=1, routed)           0.860    13.713    okHI/okCH__0[8]
    OLOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.530    19.687    okHI/ok1[12]
    OLOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdreout0/C
                         clock pessimism              0.483    20.170    
                         clock uncertainty           -0.050    20.119    
    OLOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -1.036    19.083    okHI/delays[5].fdreout0
  -------------------------------------------------------------------
                         required time                         19.083    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 Logic_Analyzer/u_fifo/read_address_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/delays[7].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        14.309ns  (logic 2.237ns (15.634%)  route 12.072ns (84.366%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 19.690 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( -0.631 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.559    -0.631    Logic_Analyzer/u_fifo/USB_Clock
    SLICE_X48Y98         FDRE                                         r  Logic_Analyzer/u_fifo/read_address_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.175 r  Logic_Analyzer/u_fifo/read_address_reg[1]_rep__3/Q
                         net (fo=122, routed)         3.754     3.579    Logic_Analyzer/u_fifo/read_address_reg[1]_rep__3_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I2_O)        0.124     3.703 r  Logic_Analyzer/u_fifo/okPipeToPC_i_5830/O
                         net (fo=1, routed)           0.000     3.703    Logic_Analyzer/u_fifo/okPipeToPC_i_5830_n_0
    SLICE_X4Y145         MUXF7 (Prop_muxf7_I1_O)      0.245     3.948 r  Logic_Analyzer/u_fifo/okPipeToPC_i_2635/O
                         net (fo=1, routed)           0.000     3.948    Logic_Analyzer/u_fifo/okPipeToPC_i_2635_n_0
    SLICE_X4Y145         MUXF8 (Prop_muxf8_I0_O)      0.104     4.052 r  Logic_Analyzer/u_fifo/okPipeToPC_i_1038/O
                         net (fo=1, routed)           1.576     5.628    Logic_Analyzer/u_fifo/okPipeToPC_i_1038_n_0
    SLICE_X23Y139        LUT6 (Prop_lut6_I1_O)        0.316     5.944 r  Logic_Analyzer/u_fifo/okPipeToPC_i_352/O
                         net (fo=1, routed)           0.000     5.944    Logic_Analyzer/u_fifo/okPipeToPC_i_352_n_0
    SLICE_X23Y139        MUXF7 (Prop_muxf7_I1_O)      0.217     6.161 r  Logic_Analyzer/u_fifo/okPipeToPC_i_152/O
                         net (fo=1, routed)           0.000     6.161    Logic_Analyzer/u_fifo/okPipeToPC_i_152_n_0
    SLICE_X23Y139        MUXF8 (Prop_muxf8_I1_O)      0.094     6.255 r  Logic_Analyzer/u_fifo/okPipeToPC_i_52/O
                         net (fo=1, routed)           3.098     9.353    Logic_Analyzer/u_fifo/okPipeToPC_i_52_n_0
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.316     9.669 r  Logic_Analyzer/u_fifo/okPipeToPC_i_9/O
                         net (fo=1, routed)           1.780    11.450    okPipeToPC/ep_datain[7]
    SLICE_X4Y46          LUT4 (Prop_lut4_I3_O)        0.124    11.574 r  okPipeToPC/ok2[7]_INST_0/O
                         net (fo=1, routed)           0.416    11.990    okWO/ok2s[39]
    SLICE_X4Y44          LUT3 (Prop_lut3_I1_O)        0.124    12.114 r  okWO/core0_i_9/O
                         net (fo=1, routed)           0.732    12.846    okHI/core0/core0/la1327f79b34bfbd40dd43a268139b612[7]
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.117    12.963 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[7]_INST_0/O
                         net (fo=1, routed)           0.715    13.678    okHI/okCH__0[10]
    OLOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.533    19.690    okHI/ok1[12]
    OLOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdreout0/C
                         clock pessimism              0.483    20.173    
                         clock uncertainty           -0.050    20.122    
    OLOGIC_X0Y37         FDRE (Setup_fdre_C_D)       -1.058    19.064    okHI/delays[7].fdreout0
  -------------------------------------------------------------------
                         required time                         19.064    
                         arrival time                         -13.678    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 Logic_Analyzer/u_fifo/read_address_reg[3]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/delays[4].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        14.417ns  (logic 2.038ns (14.136%)  route 12.379ns (85.864%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 19.686 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.827ns = ( -0.567 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.623    -0.567    Logic_Analyzer/u_fifo/USB_Clock
    SLICE_X58Y90         FDRE                                         r  Logic_Analyzer/u_fifo/read_address_reg[3]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.111 r  Logic_Analyzer/u_fifo/read_address_reg[3]_rep__8/Q
                         net (fo=104, routed)         3.324     3.213    Logic_Analyzer/u_fifo/read_address_reg[3]_rep__8_n_0
    SLICE_X15Y126        MUXF8 (Prop_muxf8_S_O)       0.273     3.486 r  Logic_Analyzer/u_fifo/okPipeToPC_i_1229/O
                         net (fo=1, routed)           1.670     5.157    Logic_Analyzer/u_fifo/okPipeToPC_i_1229_n_0
    SLICE_X38Y131        LUT6 (Prop_lut6_I0_O)        0.316     5.473 r  Logic_Analyzer/u_fifo/okPipeToPC_i_400/O
                         net (fo=1, routed)           0.000     5.473    Logic_Analyzer/u_fifo/okPipeToPC_i_400_n_0
    SLICE_X38Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     5.687 r  Logic_Analyzer/u_fifo/okPipeToPC_i_176/O
                         net (fo=1, routed)           0.000     5.687    Logic_Analyzer/u_fifo/okPipeToPC_i_176_n_0
    SLICE_X38Y131        MUXF8 (Prop_muxf8_I1_O)      0.088     5.775 r  Logic_Analyzer/u_fifo/okPipeToPC_i_64/O
                         net (fo=1, routed)           3.012     8.787    Logic_Analyzer/u_fifo/okPipeToPC_i_64_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I5_O)        0.319     9.106 r  Logic_Analyzer/u_fifo/okPipeToPC_i_12/O
                         net (fo=1, routed)           2.311    11.417    okPipeToPC/ep_datain[4]
    SLICE_X6Y47          LUT4 (Prop_lut4_I3_O)        0.124    11.541 r  okPipeToPC/ok2[4]_INST_0/O
                         net (fo=1, routed)           0.579    12.120    okWO/ok2s[36]
    SLICE_X2Y45          LUT3 (Prop_lut3_I1_O)        0.124    12.244 r  okWO/core0_i_12/O
                         net (fo=1, routed)           0.906    13.149    okHI/core0/core0/la1327f79b34bfbd40dd43a268139b612[4]
    SLICE_X0Y40          LUT3 (Prop_lut3_I1_O)        0.124    13.273 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[4]_INST_0/O
                         net (fo=1, routed)           0.576    13.850    okHI/okCH__0[7]
    OLOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.529    19.686    okHI/ok1[12]
    OLOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdreout0/C
                         clock pessimism              0.483    20.169    
                         clock uncertainty           -0.050    20.118    
    OLOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.834    19.284    okHI/delays[4].fdreout0
  -------------------------------------------------------------------
                         required time                         19.284    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                  5.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( -0.510 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( -0.272 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.589    -0.272    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y15          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.131 r  okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.079    -0.052    okHI/core0/core0/a0/pc0/stack_ram_high/DIA0
    SLICE_X6Y15          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.858    -0.510    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X6Y15          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
                         clock pessimism              0.251    -0.259    
    SLICE_X6Y15          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.112    okHI/core0/core0/a0/pc0/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.289%)  route 0.227ns (61.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( -0.272 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.589    -0.272    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y14          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.131 r  okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.227     0.096    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD2
    SLICE_X6Y14          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.859    -0.509    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y14          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/CLK
                         clock pessimism              0.252    -0.257    
    SLICE_X6Y14          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.003    okHI/core0/core0/a0/pc0/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.289%)  route 0.227ns (61.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( -0.272 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.589    -0.272    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y14          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.131 r  okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.227     0.096    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD2
    SLICE_X6Y14          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.859    -0.509    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y14          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.252    -0.257    
    SLICE_X6Y14          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.003    okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.289%)  route 0.227ns (61.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( -0.272 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.589    -0.272    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y14          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.131 r  okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.227     0.096    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD2
    SLICE_X6Y14          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.859    -0.509    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y14          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMB/CLK
                         clock pessimism              0.252    -0.257    
    SLICE_X6Y14          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.003    okHI/core0/core0/a0/pc0/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.289%)  route 0.227ns (61.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( -0.272 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.589    -0.272    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y14          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.131 r  okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.227     0.096    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD2
    SLICE_X6Y14          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.859    -0.509    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y14          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.252    -0.257    
    SLICE_X6Y14          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.003    okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.289%)  route 0.227ns (61.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( -0.272 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.589    -0.272    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y14          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.131 r  okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.227     0.096    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD2
    SLICE_X6Y14          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.859    -0.509    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y14          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/CLK
                         clock pessimism              0.252    -0.257    
    SLICE_X6Y14          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.003    okHI/core0/core0/a0/pc0/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.289%)  route 0.227ns (61.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( -0.272 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.589    -0.272    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y14          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.131 r  okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.227     0.096    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD2
    SLICE_X6Y14          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.859    -0.509    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y14          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.252    -0.257    
    SLICE_X6Y14          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.003    okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.289%)  route 0.227ns (61.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( -0.272 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.589    -0.272    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y14          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.131 r  okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.227     0.096    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD2
    SLICE_X6Y14          RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.859    -0.509    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y14          RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/CLK
                         clock pessimism              0.252    -0.257    
    SLICE_X6Y14          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.003    okHI/core0/core0/a0/pc0/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.289%)  route 0.227ns (61.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( -0.272 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.589    -0.272    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y14          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.131 r  okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.227     0.096    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD2
    SLICE_X6Y14          RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.859    -0.509    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y14          RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.252    -0.257    
    SLICE_X6Y14          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.003    okHI/core0/core0/a0/pc0/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.140%)  route 0.219ns (60.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( -0.272 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.589    -0.272    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y14          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.131 r  okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.219     0.088    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD3
    SLICE_X6Y14          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.859    -0.509    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y14          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/CLK
                         clock pessimism              0.252    -0.257    
    SLICE_X6Y14          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.017    okHI/core0/core0/a0/pc0/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 0.260 10.675 }
Period(ns):         20.830
Sources:            { okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y8      okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y8      okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB18_X0Y6      okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.830      18.675     BUFGCTRL_X0Y0    okHI/mmcm0_bufg/I
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     ILOGIC_X0Y29     okHI/delays[0].fdrein0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y29     okHI/delays[0].fdreout0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y29     okHI/delays[0].fdreout1/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     ILOGIC_X0Y41     okHI/delays[10].fdrein0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y41     okHI/delays[10].fdreout0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y41     okHI/delays[10].fdreout1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y16      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y16      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y16      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y16      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X6Y14      okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X6Y14      okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X6Y14      okHI/core0/core0/a0/pc0/stack_ram_low/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X6Y14      okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X6Y14      okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X6Y14      okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y16      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y16      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y16      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y16      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y17      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y17      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y17      okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y17      okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y18      okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y18      okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.675ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.830      18.675     BUFGCTRL_X0Y5    okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okHostClk

Setup :            0  Failing Endpoints,  Worst Slack        6.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.804ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_Out[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        5.896ns  (logic 3.998ns (67.818%)  route 1.897ns (32.182%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.900ns
  Clock Path Skew:        0.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.817ns = ( -0.557 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.633    -0.557    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y39          FDRE                                         r  okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.101 r  okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/Q
                         net (fo=1, routed)           1.897     1.797    okHI/okCH[0]
    R15                  OBUF (Prop_obuf_I_O)         3.542     5.339 r  okHI/obuf0/O
                         net (fo=0)                   0.000     5.339    HI_Out[0]
    R15                                                               r  HI_Out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -8.900    11.796    
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 okHI/delays[6].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[6]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.130ns  (logic 4.129ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( -0.516 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.674    -0.516    okHI/ok1[12]
    OLOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.552     0.036 f  okHI/delays[6].fdreout1/Q
                         net (fo=1, routed)           0.001     0.037    okHI/delays[6].iobf0/T
    M16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.577     3.614 r  okHI/delays[6].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.614    HI_InOut[6]
    M16                                                               r  HI_InOut[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                  7.882    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 okHI/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.121ns  (logic 4.120ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( -0.516 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.674    -0.516    okHI/ok1[12]
    OLOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.552     0.036 f  okHI/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001     0.037    okHI/delays[5].iobf0/T
    N16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.568     3.604 r  okHI/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.604    HI_InOut[5]
    N16                                                               r  HI_InOut[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 okHI/delays[4].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[4]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.118ns  (logic 4.117ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( -0.517 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.673    -0.517    okHI/ok1[12]
    OLOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.552     0.035 f  okHI/delays[4].fdreout1/Q
                         net (fo=1, routed)           0.001     0.036    okHI/delays[4].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.565     3.601 r  okHI/delays[4].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.601    HI_InOut[4]
    P15                                                               r  HI_InOut[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 okHI/delays[0].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.125ns  (logic 4.124ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( -0.524 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.666    -0.524    okHI/ok1[12]
    OLOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.552     0.028 f  okHI/delays[0].fdreout1/Q
                         net (fo=1, routed)           0.001     0.029    okHI/delays[0].iobf0/T
    T15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.572     3.601 r  okHI/delays[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.601    HI_InOut[0]
    T15                                                               r  HI_InOut[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 okHI/delays[13].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[13]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.112ns  (logic 4.111ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.772ns = ( -0.511 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.679    -0.511    okHI/ok1[12]
    OLOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y46         FDRE (Prop_fdre_C_Q)         0.552     0.041 f  okHI/delays[13].fdreout1/Q
                         net (fo=1, routed)           0.001     0.042    okHI/delays[13].iobf0/T
    K15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.559     3.601 r  okHI/delays[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.601    HI_InOut[13]
    K15                                                               r  HI_InOut[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.897ns  (required time - arrival time)
  Source:                 okHI/delays[1].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[1]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.123ns  (logic 4.122ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( -0.524 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.666    -0.524    okHI/ok1[12]
    OLOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.552     0.028 f  okHI/delays[1].fdreout1/Q
                         net (fo=1, routed)           0.001     0.029    okHI/delays[1].iobf0/T
    T14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.570     3.599 r  okHI/delays[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.599    HI_InOut[1]
    T14                                                               r  HI_InOut[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  7.897    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 okHI/delays[3].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[3]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.114ns  (logic 4.113ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( -0.517 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.673    -0.517    okHI/ok1[12]
    OLOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.552     0.035 f  okHI/delays[3].fdreout1/Q
                         net (fo=1, routed)           0.001     0.036    okHI/delays[3].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.561     3.597 r  okHI/delays[3].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.597    HI_InOut[3]
    P16                                                               r  HI_InOut[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 okHI/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.106ns  (logic 4.105ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( -0.512 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.678    -0.512    okHI/ok1[12]
    OLOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.552     0.040 f  okHI/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001     0.041    okHI/delays[11].iobf0/T
    L14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.553     3.594 r  okHI/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.594    HI_InOut[11]
    L14                                                               r  HI_InOut[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  7.902    

Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 okHI/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.106ns  (logic 4.105ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( -0.512 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.678    -0.512    okHI/ok1[12]
    OLOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.552     0.040 f  okHI/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001     0.041    okHI/delays[10].iobf0/T
    M14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.553     3.594 r  okHI/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.594    HI_InOut[10]
    M14                                                               r  HI_InOut[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  7.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.804ns  (arrival time - required time)
  Source:                 okHI/delays[0].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.539ns = ( -0.279 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.582    -0.279    okHI/ok1[12]
    OLOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.192    -0.087 r  okHI/delays[0].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.086    okHI/delays[0].iobf0/T
    T15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.738 r  okHI/delays[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.738    HI_InOut[0]
    T15                                                               r  HI_InOut[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  9.804    

Slack (MET) :             9.804ns  (arrival time - required time)
  Source:                 okHI/delays[1].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[1]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.539ns = ( -0.279 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.582    -0.279    okHI/ok1[12]
    OLOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.192    -0.087 r  okHI/delays[1].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.086    okHI/delays[1].iobf0/T
    T14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.738 r  okHI/delays[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.738    HI_InOut[1]
    T14                                                               r  HI_InOut[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  9.804    

Slack (MET) :             9.806ns  (arrival time - required time)
  Source:                 okHI/delays[2].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[2]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.537ns = ( -0.277 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.584    -0.277    okHI/ok1[12]
    OLOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y31         FDRE (Prop_fdre_C_Q)         0.192    -0.085 r  okHI/delays[2].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.084    okHI/delays[2].iobf0/T
    R16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.740 r  okHI/delays[2].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.740    HI_InOut[2]
    R16                                                               r  HI_InOut[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  9.806    

Slack (MET) :             9.807ns  (arrival time - required time)
  Source:                 okHI/delays[3].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[3]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.585    -0.276    okHI/ok1[12]
    OLOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.192    -0.084 r  okHI/delays[3].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.083    okHI/delays[3].iobf0/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.741 r  okHI/delays[3].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.741    HI_InOut[3]
    P16                                                               r  HI_InOut[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.807ns  (arrival time - required time)
  Source:                 okHI/delays[4].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[4]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.585    -0.276    okHI/ok1[12]
    OLOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.192    -0.084 r  okHI/delays[4].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.083    okHI/delays[4].iobf0/T
    P15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.741 r  okHI/delays[4].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.741    HI_InOut[4]
    P15                                                               r  HI_InOut[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.807ns  (arrival time - required time)
  Source:                 okHI/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.585    -0.276    okHI/ok1[12]
    OLOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.192    -0.084 r  okHI/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.083    okHI/delays[5].iobf0/T
    N16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.741 r  okHI/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.741    HI_InOut[5]
    N16                                                               r  HI_InOut[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.807ns  (arrival time - required time)
  Source:                 okHI/delays[6].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[6]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.585    -0.276    okHI/ok1[12]
    OLOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.192    -0.084 r  okHI/delays[6].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.083    okHI/delays[6].iobf0/T
    M16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.741 r  okHI/delays[6].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.741    HI_InOut[6]
    M16                                                               r  HI_InOut[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.809ns  (arrival time - required time)
  Source:                 okHI/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.534ns = ( -0.274 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.587    -0.274    okHI/ok1[12]
    OLOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.192    -0.082 r  okHI/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.081    okHI/delays[10].iobf0/T
    M14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.743 r  okHI/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.743    HI_InOut[10]
    M14                                                               r  HI_InOut[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.809ns  (arrival time - required time)
  Source:                 okHI/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.534ns = ( -0.274 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.587    -0.274    okHI/ok1[12]
    OLOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.192    -0.082 r  okHI/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.081    okHI/delays[11].iobf0/T
    L14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.743 r  okHI/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.743    HI_InOut[11]
    L14                                                               r  HI_InOut[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.809ns  (arrival time - required time)
  Source:                 okHI/delays[7].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            HI_InOut[7]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.534ns = ( -0.274 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.587    -0.274    okHI/ok1[12]
    OLOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y37         FDRE (Prop_fdre_C_Q)         0.192    -0.082 r  okHI/delays[7].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.081    okHI/delays[7].iobf0/T
    M12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.743 r  okHI/delays[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.743    HI_InOut[7]
    M12                                                               r  HI_InOut[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  9.809    





---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        5.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 HI_In[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 1.642ns (24.836%)  route 4.971ns (75.164%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( -1.159 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 r  HI_In[7] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 r  HI_In_IBUF[7]_inst/O
                         net (fo=11, routed)          1.651     9.870    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.124     9.994 r  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          3.320    13.313    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X2Y36          FDRE                                         r  okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.514    19.671    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y36          FDRE                                         r  okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[1]/C
                         clock pessimism              0.000    19.671    
                         clock uncertainty           -0.134    19.537    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    19.013    okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[1]
  -------------------------------------------------------------------
                         required time                         19.013    
                         arrival time                         -13.313    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 HI_In[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 1.642ns (24.836%)  route 4.971ns (75.164%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( -1.159 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 r  HI_In[7] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 r  HI_In_IBUF[7]_inst/O
                         net (fo=11, routed)          1.651     9.870    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.124     9.994 r  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          3.320    13.313    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X2Y36          FDRE                                         r  okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.514    19.671    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y36          FDRE                                         r  okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[7]/C
                         clock pessimism              0.000    19.671    
                         clock uncertainty           -0.134    19.537    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    19.013    okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[7]
  -------------------------------------------------------------------
                         required time                         19.013    
                         arrival time                         -13.313    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 HI_In[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 1.642ns (24.836%)  route 4.971ns (75.164%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( -1.159 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 r  HI_In[7] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 r  HI_In_IBUF[7]_inst/O
                         net (fo=11, routed)          1.651     9.870    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.124     9.994 r  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          3.320    13.313    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X3Y36          FDRE                                         r  okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.514    19.671    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y36          FDRE                                         r  okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[0]/C
                         clock pessimism              0.000    19.671    
                         clock uncertainty           -0.134    19.537    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429    19.108    okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[0]
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                         -13.313    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 HI_In[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 1.642ns (24.836%)  route 4.971ns (75.164%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( -1.159 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 r  HI_In[7] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 r  HI_In_IBUF[7]_inst/O
                         net (fo=11, routed)          1.651     9.870    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.124     9.994 r  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          3.320    13.313    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X3Y36          FDRE                                         r  okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.514    19.671    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y36          FDRE                                         r  okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[5]/C
                         clock pessimism              0.000    19.671    
                         clock uncertainty           -0.134    19.537    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429    19.108    okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[5]
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                         -13.313    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 HI_In[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 1.642ns (25.431%)  route 4.816ns (74.569%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( -1.158 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 r  HI_In[7] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 r  HI_In_IBUF[7]_inst/O
                         net (fo=11, routed)          1.651     9.870    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.124     9.994 r  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          3.165    13.159    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X2Y37          FDRE                                         r  okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.515    19.672    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y37          FDRE                                         r  okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[2]/C
                         clock pessimism              0.000    19.672    
                         clock uncertainty           -0.134    19.538    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524    19.014    okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[2]
  -------------------------------------------------------------------
                         required time                         19.014    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 HI_In[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 1.642ns (25.431%)  route 4.816ns (74.569%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( -1.158 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 r  HI_In[7] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 r  HI_In_IBUF[7]_inst/O
                         net (fo=11, routed)          1.651     9.870    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.124     9.994 r  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          3.165    13.159    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X2Y37          FDRE                                         r  okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.515    19.672    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y37          FDRE                                         r  okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[3]/C
                         clock pessimism              0.000    19.672    
                         clock uncertainty           -0.134    19.538    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524    19.014    okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[3]
  -------------------------------------------------------------------
                         required time                         19.014    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 HI_In[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 1.642ns (25.431%)  route 4.816ns (74.569%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( -1.158 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 r  HI_In[7] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 r  HI_In_IBUF[7]_inst/O
                         net (fo=11, routed)          1.651     9.870    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.124     9.994 r  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          3.165    13.159    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X2Y37          FDRE                                         r  okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.515    19.672    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y37          FDRE                                         r  okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[4]/C
                         clock pessimism              0.000    19.672    
                         clock uncertainty           -0.134    19.538    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524    19.014    okHI/core0/core0/l18905be285ee66e0e6fb566993b0399b_reg[4]
  -------------------------------------------------------------------
                         required time                         19.014    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 HI_In[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/la85eaf42c58af45585f858cdefb86492_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 1.642ns (25.325%)  route 4.843ns (74.675%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( -1.160 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 r  HI_In[7] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 r  HI_In_IBUF[7]_inst/O
                         net (fo=11, routed)          1.651     9.870    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.124     9.994 r  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          3.192    13.186    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/la85eaf42c58af45585f858cdefb86492_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.513    19.670    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/la85eaf42c58af45585f858cdefb86492_reg/C
                         clock pessimism              0.000    19.670    
                         clock uncertainty           -0.134    19.536    
    SLICE_X4Y37          FDRE (Setup_fdre_C_R)       -0.429    19.107    okHI/core0/core0/la85eaf42c58af45585f858cdefb86492_reg
  -------------------------------------------------------------------
                         required time                         19.107    
                         arrival time                         -13.186    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 HI_In[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lad064777d8d868fec96bf487062e185e_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 1.642ns (25.325%)  route 4.843ns (74.675%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( -1.160 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 r  HI_In[7] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 r  HI_In_IBUF[7]_inst/O
                         net (fo=11, routed)          1.651     9.870    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.124     9.994 r  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          3.192    13.186    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.513    19.670    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_reg/C
                         clock pessimism              0.000    19.670    
                         clock uncertainty           -0.134    19.536    
    SLICE_X4Y37          FDRE (Setup_fdre_C_R)       -0.429    19.107    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_reg
  -------------------------------------------------------------------
                         required time                         19.107    
                         arrival time                         -13.186    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 HI_In[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 1.642ns (25.431%)  route 4.816ns (74.569%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( -1.158 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 r  HI_In[7] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 r  HI_In_IBUF[7]_inst/O
                         net (fo=11, routed)          1.651     9.870    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.124     9.994 r  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          3.165    13.159    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X3Y37          FDRE                                         r  okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.515    19.672    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y37          FDRE                                         r  okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg/C
                         clock pessimism              0.000    19.672    
                         clock uncertainty           -0.134    19.538    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429    19.109    okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg
  -------------------------------------------------------------------
                         required time                         19.109    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 HI_InOut[9]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[9].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.226ns  (logic 0.226ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    K13                                               0.000    20.830 r  HI_InOut[9] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[9].iobf0/IO
    K13                  IBUF (Prop_ibuf_I_O)         0.226    21.056 r  okHI/delays[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.056    okHI/iobf0_hi_datain_9
    ILOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.859    20.321    okHI/ok1[12]
    ILOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y40         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[9].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.056    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 HI_InOut[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    L13                                               0.000    20.830 r  HI_InOut[8] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[8].iobf0/IO
    L13                  IBUF (Prop_ibuf_I_O)         0.229    21.059 r  okHI/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.059    okHI/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.859    20.321    okHI/ok1[12]
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y39         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.059    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 HI_InOut[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.238ns  (logic 0.238ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    M12                                               0.000    20.830 r  HI_InOut[7] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[7].iobf0/IO
    M12                  IBUF (Prop_ibuf_I_O)         0.238    21.068 r  okHI/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.068    okHI/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.859    20.321    okHI/ok1[12]
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y37         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.068    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 HI_InOut[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.251ns  (logic 0.251ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    M14                                               0.000    20.830 r  HI_InOut[10] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[10].iobf0/IO
    M14                  IBUF (Prop_ibuf_I_O)         0.251    21.081 r  okHI/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.081    okHI/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.859    20.321    okHI/ok1[12]
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y41         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.081    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 HI_InOut[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.259ns  (logic 0.259ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( -0.511 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P16                                               0.000    20.830 r  HI_InOut[3] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[3].iobf0/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.259    21.089 r  okHI/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.089    okHI/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.857    20.319    okHI/ok1[12]
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/C
                         clock pessimism              0.000    20.319    
                         clock uncertainty            0.134    20.453    
    ILOGIC_X0Y33         FDRE (Hold_fdre_C_D)         0.068    20.521    okHI/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.521    
                         arrival time                          21.089    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 HI_InOut[2]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[2].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.257ns  (logic 0.257ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( -0.513 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    R16                                               0.000    20.830 r  HI_InOut[2] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[2].iobf0/IO
    R16                  IBUF (Prop_ibuf_I_O)         0.257    21.087 r  okHI/delays[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.087    okHI/iobf0_hi_datain_2
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.855    20.317    okHI/ok1[12]
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/C
                         clock pessimism              0.000    20.317    
                         clock uncertainty            0.134    20.451    
    ILOGIC_X0Y31         FDRE (Hold_fdre_C_D)         0.068    20.519    okHI/delays[2].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.519    
                         arrival time                          21.087    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 HI_InOut[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[4].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.263ns  (logic 0.263ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( -0.511 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P15                                               0.000    20.830 r  HI_InOut[4] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[4].iobf0/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.263    21.093 r  okHI/delays[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.093    okHI/iobf0_hi_datain_4
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.857    20.319    okHI/ok1[12]
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/C
                         clock pessimism              0.000    20.319    
                         clock uncertainty            0.134    20.453    
    ILOGIC_X0Y34         FDRE (Hold_fdre_C_D)         0.068    20.521    okHI/delays[4].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.521    
                         arrival time                          21.093    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 HI_InOut[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[5].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.265ns  (logic 0.265ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( -0.511 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    N16                                               0.000    20.830 r  HI_InOut[5] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[5].iobf0/IO
    N16                  IBUF (Prop_ibuf_I_O)         0.265    21.095 r  okHI/delays[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.095    okHI/iobf0_hi_datain_5
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.857    20.319    okHI/ok1[12]
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/C
                         clock pessimism              0.000    20.319    
                         clock uncertainty            0.134    20.453    
    ILOGIC_X0Y35         FDRE (Hold_fdre_C_D)         0.068    20.521    okHI/delays[5].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.521    
                         arrival time                          21.095    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 HI_InOut[1]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[1].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.268ns  (logic 0.268ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( -0.515 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T14                                               0.000    20.830 r  HI_InOut[1] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[1].iobf0/IO
    T14                  IBUF (Prop_ibuf_I_O)         0.268    21.098 r  okHI/delays[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.098    okHI/iobf0_hi_datain_1
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.853    20.315    okHI/ok1[12]
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/C
                         clock pessimism              0.000    20.315    
                         clock uncertainty            0.134    20.449    
    ILOGIC_X0Y30         FDRE (Hold_fdre_C_D)         0.068    20.517    okHI/delays[1].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.517    
                         arrival time                          21.098    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 HI_InOut[0]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[0].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.270ns  (logic 0.270ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( -0.515 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T15                                               0.000    20.830 r  HI_InOut[0] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[0].iobf0/IO
    T15                  IBUF (Prop_ibuf_I_O)         0.270    21.100 r  okHI/delays[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.100    okHI/iobf0_hi_datain_0
    ILOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.853    20.315    okHI/ok1[12]
    ILOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdrein0/C
                         clock pessimism              0.000    20.315    
                         clock uncertainty            0.134    20.449    
    ILOGIC_X0Y29         FDRE (Hold_fdre_C_D)         0.068    20.517    okHI/delays[0].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.517    
                         arrival time                          21.100    
  -------------------------------------------------------------------
                         slack                                  0.583    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       17.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.307ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.045ns  (logic 0.580ns (19.046%)  route 2.465ns (80.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 19.593 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.300     0.191    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124     0.315 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.165     2.480    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y26         FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.436    19.593    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y26         FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/C
                         clock pessimism              0.563    20.156    
                         clock uncertainty           -0.050    20.106    
    SLICE_X10Y26         FDCE (Recov_fdce_C_CLR)     -0.319    19.787    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]
  -------------------------------------------------------------------
                         required time                         19.787    
                         arrival time                          -2.480    
  -------------------------------------------------------------------
                         slack                                 17.307    

Slack (MET) :             17.358ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.907ns  (logic 0.580ns (19.953%)  route 2.327ns (80.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 19.591 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.300     0.191    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124     0.315 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.026     2.341    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y25         FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.434    19.591    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y25         FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/C
                         clock pessimism              0.563    20.154    
                         clock uncertainty           -0.050    20.104    
    SLICE_X11Y25         FDCE (Recov_fdce_C_CLR)     -0.405    19.699    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]
  -------------------------------------------------------------------
                         required time                         19.699    
                         arrival time                          -2.341    
  -------------------------------------------------------------------
                         slack                                 17.358    

Slack (MET) :             17.404ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.907ns  (logic 0.580ns (19.953%)  route 2.327ns (80.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 19.591 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.300     0.191    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124     0.315 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.026     2.341    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y25         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.434    19.591    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y25         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/C
                         clock pessimism              0.563    20.154    
                         clock uncertainty           -0.050    20.104    
    SLICE_X11Y25         FDPE (Recov_fdpe_C_PRE)     -0.359    19.745    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]
  -------------------------------------------------------------------
                         required time                         19.745    
                         arrival time                          -2.341    
  -------------------------------------------------------------------
                         slack                                 17.404    

Slack (MET) :             17.583ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.683ns  (logic 0.580ns (21.619%)  route 2.103ns (78.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 19.592 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.300     0.191    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124     0.315 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.802     2.117    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y26          FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.435    19.592    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y26          FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/C
                         clock pessimism              0.563    20.155    
                         clock uncertainty           -0.050    20.105    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    19.700    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]
  -------------------------------------------------------------------
                         required time                         19.700    
                         arrival time                          -2.117    
  -------------------------------------------------------------------
                         slack                                 17.583    

Slack (MET) :             17.585ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.724ns  (logic 0.580ns (21.289%)  route 2.144ns (78.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 19.590 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.300     0.191    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124     0.315 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.844     2.159    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y25          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.433    19.590    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y25          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/C
                         clock pessimism              0.563    20.153    
                         clock uncertainty           -0.050    20.103    
    SLICE_X9Y25          FDPE (Recov_fdpe_C_PRE)     -0.359    19.744    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]
  -------------------------------------------------------------------
                         required time                         19.744    
                         arrival time                          -2.159    
  -------------------------------------------------------------------
                         slack                                 17.585    

Slack (MET) :             17.585ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.724ns  (logic 0.580ns (21.289%)  route 2.144ns (78.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 19.590 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.300     0.191    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124     0.315 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.844     2.159    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y25          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.433    19.590    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y25          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/C
                         clock pessimism              0.563    20.153    
                         clock uncertainty           -0.050    20.103    
    SLICE_X9Y25          FDPE (Recov_fdpe_C_PRE)     -0.359    19.744    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]
  -------------------------------------------------------------------
                         required time                         19.744    
                         arrival time                          -2.159    
  -------------------------------------------------------------------
                         slack                                 17.585    

Slack (MET) :             17.585ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.724ns  (logic 0.580ns (21.289%)  route 2.144ns (78.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 19.590 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.300     0.191    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124     0.315 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.844     2.159    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y25          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.433    19.590    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y25          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/C
                         clock pessimism              0.563    20.153    
                         clock uncertainty           -0.050    20.103    
    SLICE_X9Y25          FDPE (Recov_fdpe_C_PRE)     -0.359    19.744    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]
  -------------------------------------------------------------------
                         required time                         19.744    
                         arrival time                          -2.159    
  -------------------------------------------------------------------
                         slack                                 17.585    

Slack (MET) :             17.585ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.724ns  (logic 0.580ns (21.289%)  route 2.144ns (78.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 19.590 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.300     0.191    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124     0.315 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.844     2.159    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y25          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.433    19.590    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y25          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/C
                         clock pessimism              0.563    20.153    
                         clock uncertainty           -0.050    20.103    
    SLICE_X9Y25          FDPE (Recov_fdpe_C_PRE)     -0.359    19.744    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]
  -------------------------------------------------------------------
                         required time                         19.744    
                         arrival time                          -2.159    
  -------------------------------------------------------------------
                         slack                                 17.585    

Slack (MET) :             17.585ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.724ns  (logic 0.580ns (21.289%)  route 2.144ns (78.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 19.590 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.300     0.191    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124     0.315 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.844     2.159    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y25          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.433    19.590    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y25          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/C
                         clock pessimism              0.563    20.153    
                         clock uncertainty           -0.050    20.103    
    SLICE_X9Y25          FDPE (Recov_fdpe_C_PRE)     -0.359    19.744    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]
  -------------------------------------------------------------------
                         required time                         19.744    
                         arrival time                          -2.159    
  -------------------------------------------------------------------
                         slack                                 17.585    

Slack (MET) :             17.585ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.724ns  (logic 0.580ns (21.289%)  route 2.144ns (78.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 19.590 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.300     0.191    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124     0.315 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.844     2.159    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y25          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.433    19.590    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y25          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/C
                         clock pessimism              0.563    20.153    
                         clock uncertainty           -0.050    20.103    
    SLICE_X9Y25          FDPE (Recov_fdpe_C_PRE)     -0.359    19.744    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]
  -------------------------------------------------------------------
                         required time                         19.744    
                         arrival time                          -2.159    
  -------------------------------------------------------------------
                         slack                                 17.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( -0.513 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.585    -0.276    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X4Y19          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDPE (Prop_fdpe_C_Q)         0.141    -0.135 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=2, routed)           0.118    -0.017    okHI/core0/core0/a0/cb0/U0/RD_RST
    SLICE_X5Y18          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.855    -0.513    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y18          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.252    -0.261    
    SLICE_X5Y18          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.356    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( -0.513 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.585    -0.276    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X4Y19          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDPE (Prop_fdpe_C_Q)         0.141    -0.135 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=2, routed)           0.118    -0.017    okHI/core0/core0/a0/cb0/U0/RD_RST
    SLICE_X5Y18          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.855    -0.513    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y18          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.252    -0.261    
    SLICE_X5Y18          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.356    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.397%)  route 0.174ns (57.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( -0.516 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( -0.278 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.583    -0.278    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y22          FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.128    -0.150 f  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=7, routed)           0.174     0.024    okHI/core0/core0/a0/cb0/U0/rst
    SLICE_X5Y21          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.852    -0.516    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y21          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.252    -0.264    
    SLICE_X5Y21          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.413    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.397%)  route 0.174ns (57.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( -0.516 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( -0.278 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.583    -0.278    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y22          FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.128    -0.150 f  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=7, routed)           0.174     0.024    okHI/core0/core0/a0/cb0/U0/rst
    SLICE_X5Y21          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.852    -0.516    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y21          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.252    -0.264    
    SLICE_X5Y21          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.413    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.397%)  route 0.174ns (57.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( -0.516 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( -0.278 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.583    -0.278    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y22          FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.128    -0.150 f  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=7, routed)           0.174     0.024    okHI/core0/core0/a0/cb0/U0/rst
    SLICE_X5Y21          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.852    -0.516    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y21          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.252    -0.264    
    SLICE_X5Y21          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.413    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( -0.513 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.585    -0.276    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y21          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDPE (Prop_fdpe_C_Q)         0.128    -0.148 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.178     0.030    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X3Y20          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.855    -0.513    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y20          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.252    -0.261    
    SLICE_X3Y20          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.410    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.408%)  route 0.197ns (60.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( -0.515 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( -0.278 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.583    -0.278    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y21          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.128    -0.150 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.197     0.047    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X4Y20          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.853    -0.515    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X4Y20          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.252    -0.263    
    SLICE_X4Y20          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.412    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.408%)  route 0.197ns (60.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( -0.515 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( -0.278 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.583    -0.278    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y21          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.128    -0.150 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.197     0.047    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X4Y20          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.853    -0.515    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X4Y20          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.252    -0.263    
    SLICE_X4Y20          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.412    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.047%)  route 0.240ns (62.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( -0.515 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.585    -0.276    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y19          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDPE (Prop_fdpe_C_Q)         0.141    -0.135 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=12, routed)          0.240     0.104    okHI/core0/core0/a0/cb0/U0/wr_rst_reg
    SLICE_X7Y20          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.853    -0.515    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X7Y20          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.252    -0.263    
    SLICE_X7Y20          FDCE (Remov_fdce_C_CLR)     -0.092    -0.355    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.047%)  route 0.240ns (62.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( -0.515 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.585    -0.276    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y19          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDPE (Prop_fdpe_C_Q)         0.141    -0.135 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=12, routed)          0.240     0.104    okHI/core0/core0/a0/cb0/U0/wr_rst_reg
    SLICE_X7Y20          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  HI_In[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.853    -0.515    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X7Y20          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.252    -0.263    
    SLICE_X7Y20          FDCE (Remov_fdce_C_CLR)     -0.092    -0.355    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.460    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 HI_In[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 1.624ns (27.511%)  route 4.280ns (72.489%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( -1.237 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 f  HI_In[4] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 f  HI_In_IBUF[4]_inst/O
                         net (fo=13, routed)          2.115    10.315    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.124    10.439 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.165    12.604    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y26         FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.436    19.593    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y26         FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/C
                         clock pessimism              0.000    19.593    
                         clock uncertainty           -0.134    19.459    
    SLICE_X10Y26         FDCE (Recov_fdce_C_CLR)     -0.319    19.140    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]
  -------------------------------------------------------------------
                         required time                         19.140    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 HI_In[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 1.624ns (28.172%)  route 4.141ns (71.828%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( -1.239 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 f  HI_In[4] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 f  HI_In_IBUF[4]_inst/O
                         net (fo=13, routed)          2.115    10.315    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.124    10.439 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.026    12.465    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y25         FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.434    19.591    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y25         FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/C
                         clock pessimism              0.000    19.591    
                         clock uncertainty           -0.134    19.457    
    SLICE_X11Y25         FDCE (Recov_fdce_C_CLR)     -0.405    19.052    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]
  -------------------------------------------------------------------
                         required time                         19.052    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 HI_In[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[20]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 1.642ns (28.121%)  route 4.198ns (71.879%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( -1.234 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  HI_In[7] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  HI_In_IBUF[7]_inst/O
                         net (fo=11, routed)          1.651     9.870    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.124     9.994 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          2.547    12.541    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X8Y30          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.439    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y30          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[20]/C
                         clock pessimism              0.000    19.596    
                         clock uncertainty           -0.134    19.462    
    SLICE_X8Y30          FDCE (Recov_fdce_C_CLR)     -0.319    19.143    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[20]
  -------------------------------------------------------------------
                         required time                         19.143    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 HI_In[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 1.642ns (28.121%)  route 4.198ns (71.879%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( -1.234 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  HI_In[7] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  HI_In_IBUF[7]_inst/O
                         net (fo=11, routed)          1.651     9.870    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.124     9.994 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          2.547    12.541    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X8Y30          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.439    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y30          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]/C
                         clock pessimism              0.000    19.596    
                         clock uncertainty           -0.134    19.462    
    SLICE_X8Y30          FDCE (Recov_fdce_C_CLR)     -0.319    19.143    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]
  -------------------------------------------------------------------
                         required time                         19.143    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 HI_In[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[22]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 1.642ns (28.121%)  route 4.198ns (71.879%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( -1.234 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  HI_In[7] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  HI_In_IBUF[7]_inst/O
                         net (fo=11, routed)          1.651     9.870    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.124     9.994 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          2.547    12.541    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X8Y30          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.439    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y30          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[22]/C
                         clock pessimism              0.000    19.596    
                         clock uncertainty           -0.134    19.462    
    SLICE_X8Y30          FDCE (Recov_fdce_C_CLR)     -0.319    19.143    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[22]
  -------------------------------------------------------------------
                         required time                         19.143    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 HI_In[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[23]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 1.642ns (28.121%)  route 4.198ns (71.879%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( -1.234 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  HI_In[7] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  HI_In_IBUF[7]_inst/O
                         net (fo=11, routed)          1.651     9.870    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.124     9.994 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          2.547    12.541    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X8Y30          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.439    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y30          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[23]/C
                         clock pessimism              0.000    19.596    
                         clock uncertainty           -0.134    19.462    
    SLICE_X8Y30          FDCE (Recov_fdce_C_CLR)     -0.319    19.143    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[23]
  -------------------------------------------------------------------
                         required time                         19.143    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 HI_In[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 1.624ns (28.172%)  route 4.141ns (71.828%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( -1.239 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 f  HI_In[4] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 f  HI_In_IBUF[4]_inst/O
                         net (fo=13, routed)          2.115    10.315    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.124    10.439 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.026    12.465    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y25         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.434    19.591    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y25         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/C
                         clock pessimism              0.000    19.591    
                         clock uncertainty           -0.134    19.457    
    SLICE_X11Y25         FDPE (Recov_fdpe_C_PRE)     -0.359    19.098    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]
  -------------------------------------------------------------------
                         required time                         19.098    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 HI_In[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 1.624ns (29.311%)  route 3.917ns (70.689%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( -1.238 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 f  HI_In[4] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 f  HI_In_IBUF[4]_inst/O
                         net (fo=13, routed)          2.115    10.315    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.124    10.439 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.802    12.241    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y26          FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.435    19.592    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y26          FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/C
                         clock pessimism              0.000    19.592    
                         clock uncertainty           -0.134    19.458    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    19.053    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]
  -------------------------------------------------------------------
                         required time                         19.053    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 HI_In[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 1.624ns (29.092%)  route 3.959ns (70.908%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( -1.240 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 f  HI_In[4] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 f  HI_In_IBUF[4]_inst/O
                         net (fo=13, routed)          2.115    10.315    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.124    10.439 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.844    12.283    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y25          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.433    19.590    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y25          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/C
                         clock pessimism              0.000    19.590    
                         clock uncertainty           -0.134    19.456    
    SLICE_X9Y25          FDPE (Recov_fdpe_C_PRE)     -0.359    19.097    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]
  -------------------------------------------------------------------
                         required time                         19.097    
                         arrival time                         -12.283    
  -------------------------------------------------------------------
                         slack                                  6.814    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 HI_In[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 1.624ns (29.092%)  route 3.959ns (70.908%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( -1.240 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 f  HI_In[4] (IN)
                         net (fo=0)                   0.000     6.700    HI_In[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 f  HI_In_IBUF[4]_inst/O
                         net (fo=13, routed)          2.115    10.315    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.124    10.439 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.844    12.283    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y25          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         1.433    19.590    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y25          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/C
                         clock pessimism              0.000    19.590    
                         clock uncertainty           -0.134    19.456    
    SLICE_X9Y25          FDPE (Recov_fdpe_C_PRE)     -0.359    19.097    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]
  -------------------------------------------------------------------
                         required time                         19.097    
                         arrival time                         -12.283    
  -------------------------------------------------------------------
                         slack                                  6.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.623ns  (arrival time - required time)
  Source:                 HI_In[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[11]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.119ns  (logic 0.341ns (30.521%)  route 0.777ns (69.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  HI_In[6] (IN)
                         net (fo=0)                   0.000    20.830    HI_In[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  HI_In_IBUF[6]_inst/O
                         net (fo=11, routed)          0.452    21.579    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y26          LUT4 (Prop_lut4_I2_O)        0.045    21.624 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          0.325    21.949    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X11Y26         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.821    20.283    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y26         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[11]/C
                         clock pessimism              0.000    20.283    
                         clock uncertainty            0.134    20.417    
    SLICE_X11Y26         FDCE (Remov_fdce_C_CLR)     -0.092    20.325    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[11]
  -------------------------------------------------------------------
                         required time                        -20.325    
                         arrival time                          21.949    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.623ns  (arrival time - required time)
  Source:                 HI_In[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[12]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.119ns  (logic 0.341ns (30.521%)  route 0.777ns (69.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  HI_In[6] (IN)
                         net (fo=0)                   0.000    20.830    HI_In[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  HI_In_IBUF[6]_inst/O
                         net (fo=11, routed)          0.452    21.579    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y26          LUT4 (Prop_lut4_I2_O)        0.045    21.624 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          0.325    21.949    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X11Y26         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.821    20.283    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y26         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[12]/C
                         clock pessimism              0.000    20.283    
                         clock uncertainty            0.134    20.417    
    SLICE_X11Y26         FDCE (Remov_fdce_C_CLR)     -0.092    20.325    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[12]
  -------------------------------------------------------------------
                         required time                        -20.325    
                         arrival time                          21.949    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.623ns  (arrival time - required time)
  Source:                 HI_In[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[13]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.119ns  (logic 0.341ns (30.521%)  route 0.777ns (69.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  HI_In[6] (IN)
                         net (fo=0)                   0.000    20.830    HI_In[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  HI_In_IBUF[6]_inst/O
                         net (fo=11, routed)          0.452    21.579    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y26          LUT4 (Prop_lut4_I2_O)        0.045    21.624 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          0.325    21.949    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X11Y26         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.821    20.283    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y26         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[13]/C
                         clock pessimism              0.000    20.283    
                         clock uncertainty            0.134    20.417    
    SLICE_X11Y26         FDCE (Remov_fdce_C_CLR)     -0.092    20.325    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[13]
  -------------------------------------------------------------------
                         required time                        -20.325    
                         arrival time                          21.949    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.623ns  (arrival time - required time)
  Source:                 HI_In[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.119ns  (logic 0.341ns (30.521%)  route 0.777ns (69.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  HI_In[6] (IN)
                         net (fo=0)                   0.000    20.830    HI_In[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  HI_In_IBUF[6]_inst/O
                         net (fo=11, routed)          0.452    21.579    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y26          LUT4 (Prop_lut4_I2_O)        0.045    21.624 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          0.325    21.949    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X11Y26         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.821    20.283    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y26         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[4]/C
                         clock pessimism              0.000    20.283    
                         clock uncertainty            0.134    20.417    
    SLICE_X11Y26         FDCE (Remov_fdce_C_CLR)     -0.092    20.325    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[4]
  -------------------------------------------------------------------
                         required time                        -20.325    
                         arrival time                          21.949    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.623ns  (arrival time - required time)
  Source:                 HI_In[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[5]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.119ns  (logic 0.341ns (30.521%)  route 0.777ns (69.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  HI_In[6] (IN)
                         net (fo=0)                   0.000    20.830    HI_In[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  HI_In_IBUF[6]_inst/O
                         net (fo=11, routed)          0.452    21.579    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y26          LUT4 (Prop_lut4_I2_O)        0.045    21.624 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          0.325    21.949    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X11Y26         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.821    20.283    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y26         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[5]/C
                         clock pessimism              0.000    20.283    
                         clock uncertainty            0.134    20.417    
    SLICE_X11Y26         FDCE (Remov_fdce_C_CLR)     -0.092    20.325    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.325    
                         arrival time                          21.949    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.742ns  (arrival time - required time)
  Source:                 HI_In[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[10]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.262ns  (logic 0.341ns (27.045%)  route 0.921ns (72.955%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  HI_In[6] (IN)
                         net (fo=0)                   0.000    20.830    HI_In[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  HI_In_IBUF[6]_inst/O
                         net (fo=11, routed)          0.452    21.579    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y26          LUT4 (Prop_lut4_I2_O)        0.045    21.624 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          0.469    22.092    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X12Y26         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.821    20.283    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y26         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[10]/C
                         clock pessimism              0.000    20.283    
                         clock uncertainty            0.134    20.417    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    20.350    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[10]
  -------------------------------------------------------------------
                         required time                        -20.350    
                         arrival time                          22.092    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.742ns  (arrival time - required time)
  Source:                 HI_In[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[45]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.262ns  (logic 0.341ns (27.045%)  route 0.921ns (72.955%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  HI_In[6] (IN)
                         net (fo=0)                   0.000    20.830    HI_In[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  HI_In_IBUF[6]_inst/O
                         net (fo=11, routed)          0.452    21.579    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y26          LUT4 (Prop_lut4_I2_O)        0.045    21.624 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          0.469    22.092    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X12Y26         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.821    20.283    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y26         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[45]/C
                         clock pessimism              0.000    20.283    
                         clock uncertainty            0.134    20.417    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    20.350    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[45]
  -------------------------------------------------------------------
                         required time                        -20.350    
                         arrival time                          22.092    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.742ns  (arrival time - required time)
  Source:                 HI_In[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[46]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.262ns  (logic 0.341ns (27.045%)  route 0.921ns (72.955%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  HI_In[6] (IN)
                         net (fo=0)                   0.000    20.830    HI_In[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  HI_In_IBUF[6]_inst/O
                         net (fo=11, routed)          0.452    21.579    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y26          LUT4 (Prop_lut4_I2_O)        0.045    21.624 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          0.469    22.092    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X12Y26         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.821    20.283    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y26         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[46]/C
                         clock pessimism              0.000    20.283    
                         clock uncertainty            0.134    20.417    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    20.350    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[46]
  -------------------------------------------------------------------
                         required time                        -20.350    
                         arrival time                          22.092    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.742ns  (arrival time - required time)
  Source:                 HI_In[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[47]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.262ns  (logic 0.341ns (27.045%)  route 0.921ns (72.955%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  HI_In[6] (IN)
                         net (fo=0)                   0.000    20.830    HI_In[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  HI_In_IBUF[6]_inst/O
                         net (fo=11, routed)          0.452    21.579    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y26          LUT4 (Prop_lut4_I2_O)        0.045    21.624 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          0.469    22.092    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X12Y26         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.821    20.283    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y26         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[47]/C
                         clock pessimism              0.000    20.283    
                         clock uncertainty            0.134    20.417    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    20.350    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[47]
  -------------------------------------------------------------------
                         required time                        -20.350    
                         arrival time                          22.092    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.742ns  (arrival time - required time)
  Source:                 HI_In[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[48]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.262ns  (logic 0.341ns (27.045%)  route 0.921ns (72.955%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  HI_In[6] (IN)
                         net (fo=0)                   0.000    20.830    HI_In[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  HI_In_IBUF[6]_inst/O
                         net (fo=11, routed)          0.452    21.579    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y26          LUT4 (Prop_lut4_I2_O)        0.045    21.624 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=94, routed)          0.469    22.092    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X12Y26         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  HI_In[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/HI_In[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=720, routed)         0.821    20.283    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y26         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[48]/C
                         clock pessimism              0.000    20.283    
                         clock uncertainty            0.134    20.417    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    20.350    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[48]
  -------------------------------------------------------------------
                         required time                        -20.350    
                         arrival time                          22.092    
  -------------------------------------------------------------------
                         slack                                  1.742    





