rm -f results.xml
"/Applications/Xcode.app/Contents/Developer/usr/bin/make" -f Makefile results.xml
rm -f results.xml
MODULE=instruction_test TESTCASE= TOPLEVEL=NORZ TOPLEVEL_LANG=verilog \
         /opt/homebrew/bin/vvp -M /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus   sim_build/sim.vvp  
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:109  in set_program_name_in_venv        Using Python virtual environment interpreter at /Users/Pepper/verilog/norz_verilog/_test/.venv/bin/python
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)
     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.1 from /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1729065776
     0.00ns INFO     cocotb.regression                  pytest not found, install it to enable better AssertionError messages
     0.00ns INFO     cocotb.regression                  Found test instruction_test.tb_instruction
     0.00ns INFO     cocotb.regression                  running tb_instruction (1/1)


----------------------------------------
BINARY CODES

('00100001', 0, '// LD HL,0x4b')
('01001011', 0, 0)
('00000000', 0, 0)
('00100010', 0, '// LD (0x4b),HL')
('01001011', 0, 0)
('00000000', 0, 0)
('11001011', 0, '// SET 0,(HL)')
('11000110', '(0000000001001011)=01001011', 0)
('00100001', 0, '// LD HL,0x4c')
('01001100', 0, 0)
('00000000', 0, 0)
('11001011', 0, '// SET 0,(HL)')
('11000110', '(0000000001001100)=00000001', 0)
('11001011', 0, '// SET 1,(HL)')
('11001110', '(0000000001001100)=00000011', 0)
('11001011', 0, '// SET 2,(HL)')
('11010110', '(0000000001001100)=00000111', 0)
('11001011', 0, '// SET 3,(HL)')
('11011110', '(0000000001001100)=00001111', 0)
('11001011', 0, '// SET 4,(HL)')
('11100110', '(0000000001001100)=00011111', 0)
('11001011', 0, '// SET 5,(HL)')
('11101110', '(0000000001001100)=00111111', 0)
('11001011', 0, '// SET 6,(HL)')
('11110110', '(0000000001001100)=01111111', 0)
('11001011', 0, '// SET 7,(HL)')
('11111110', '(0000000001001100)=11111111', 0)
('ffffffff', 0, 0)
----------------------------------------

// LD HL,0x4b
00100001
01001011
01001011
00000000
00000000
// LD (0x4b),HL
00100010
01001011
01001011
00000000
00000000


// SET 0,(HL)
11001011
11000110
01001011
01001011

✅ Test( (0000000001001011)=01001011 ) is passed.
// LD HL,0x4c
00100001
01001100
01001100
00000000
00000000
// SET 0,(HL)
11001011
11000110
00000000
00000000

✅ Test( (0000000001001100)=00000001 ) is passed.
// SET 1,(HL)
11001011
11001110
00000001
00000001

✅ Test( (0000000001001100)=00000011 ) is passed.
// SET 2,(HL)
11001011
11010110
00000011
00000011

✅ Test( (0000000001001100)=00000111 ) is passed.
// SET 3,(HL)
11001011
11011110
00000111
00000111

✅ Test( (0000000001001100)=00001111 ) is passed.
// SET 4,(HL)
11001011
11100110
00001111
00001111

✅ Test( (0000000001001100)=00011111 ) is passed.
// SET 5,(HL)
11001011
11101110
00011111
00011111

✅ Test( (0000000001001100)=00111111 ) is passed.
// SET 6,(HL)
11001011
11110110
00111111
00111111

✅ Test( (0000000001001100)=01111111 ) is passed.
// SET 7,(HL)
11001011
11111110
01111111
01111111

✅ Test( (0000000001001100)=11111111 ) is passed.
ffffffff

END


----------------------------------------
intAd  :    BIN 0000000000011011    DEC:27
intDt  :    BIN zzzzzzzz
intBSK :    BIN 1    DEC:1
intMRQ :    BIN 0    DEC:0
intRD  :    BIN 0    DEC:0
intWR  :    BIN 1    DEC:1
intRFH :    BIN 1    DEC:1
intIOQ :    BIN 1    DEC:1
intM1  :    BIN 0    DEC:0
intHLT :    BIN 1    DEC:1

regA    :    BIN xxxxxxxx
regF    :    BIN xxxxxxxx
regB    :    BIN xxxxxxxx
regC    :    BIN xxxxxxxx
regD    :    BIN xxxxxxxx
regE    :    BIN xxxxxxxx
regH    :    BIN 00000000    DEC:0
regL    :    BIN 01001100    DEC:76
regPC   :    BIN 0000000000011011    DEC:27
regSP   :    BIN xxxxxxxxxxxxxxxx
regIX   :    BIN xxxxxxxxxxxxxxxx
regIY   :    BIN xxxxxxxxxxxxxxxx
regI    :    BIN 00000000    DEC:0
regR    :    BIN 00010101    DEC:21
regDt   :    BIN 11111111    DEC:255
regDex  :    BIN xxxxxxxx
regDcs  :    BIN 01111111    DEC:127
regOP   :    BIN 11111110    DEC:254
regOPo  :    BIN 11001011    DEC:203
regXPT  :    BIN 00001    DEC:1
regITB  :    BIN 00000000    DEC:0
ALU     :    BIN 0000000001111111    DEC:127

IFF1    :    BIN 0    DEC:0
IFF2    :    BIN 0    DEC:0
IMFa    :    BIN 0    DEC:0
IMFb    :    BIN 0    DEC:0
TINT    :    BIN 1    DEC:1
TNMI    :    BIN 1    DEC:1
TWAIT   :    BIN 1    DEC:1
TRESET  :    BIN 1    DEC:1
XIX     :    BIN 0    DEC:0
XIX40   :    BIN 0    DEC:0
XIX41   :    BIN 0    DEC:0
XIY     :    BIN 0    DEC:0
XIY40   :    BIN 0    DEC:0
XIY41   :    BIN 0    DEC:0
XOTR    :    BIN 0    DEC:0
XBIT    :    BIN 0    DEC:0
CM1     :    BIN 1    DEC:1
CMR     :    BIN 0    DEC:0
CMA     :    BIN 0    DEC:0
CBSRQ   :    BIN 0    DEC:0
CRST    :    BIN 0    DEC:0
CNMI    :    BIN 0    DEC:0
CINT0   :    BIN 0    DEC:0
CINT0R  :    BIN 0    DEC:0
CINT0C  :    BIN 0    DEC:0
CINT1   :    BIN 0    DEC:0
CINT2   :    BIN 0    DEC:0
----------------------------------------

VMEM
(0000000001001011) 01001011
(0000000001001100) 11111111
----------------------------------------


527000.00ns INFO     cocotb.regression                  tb_instruction passed
527000.00ns INFO     cocotb.regression                  *****************************************************************************************
                                                        ** TEST                             STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                        *****************************************************************************************
                                                        ** instruction_test.tb_instruction   PASS      527000.00           0.07    7429760.11  **
                                                        *****************************************************************************************
                                                        ** TESTS=1 PASS=1 FAIL=0 SKIP=0                527000.00           0.07    7336033.39  **
                                                        *****************************************************************************************
                                                        
