{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 24 08:42:15 2015 " "Info: Processing started: Fri Apr 24 08:42:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Project\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 11739 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 11740 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 11741 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "420 457 " "Critical Warning: No exact pin location assignment(s) for 420 pins of 457 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { reset } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 40 -416 -240 56 "reset" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 705 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n_val " "Info: Pin n_val not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { n_val } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -432 184 360 -416 "n_val" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_val } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 706 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ID_reset " "Info: Pin ID_reset not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ID_reset } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -632 1584 1760 -616 "ID_reset" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ID_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 707 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "deassert " "Info: Pin deassert not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { deassert } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -560 1592 1768 -544 "deassert" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { deassert } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 708 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[23\] " "Info: Pin IR\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[23] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 269 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[22\] " "Info: Pin IR\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[22] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 270 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[21\] " "Info: Pin IR\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[21] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 271 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[20\] " "Info: Pin IR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[20] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 272 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[19\] " "Info: Pin IR\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[19] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 273 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[18\] " "Info: Pin IR\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[18] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 274 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[17\] " "Info: Pin IR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[17] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 275 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[16\] " "Info: Pin IR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[16] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 276 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[15\] " "Info: Pin IR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 277 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[14\] " "Info: Pin IR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 278 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[13\] " "Info: Pin IR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 279 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[12\] " "Info: Pin IR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 280 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[11\] " "Info: Pin IR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 281 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[10\] " "Info: Pin IR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 282 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[9\] " "Info: Pin IR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 283 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[8\] " "Info: Pin IR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 284 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Info: Pin IR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 285 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Info: Pin IR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 286 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Info: Pin IR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 287 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Info: Pin IR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 288 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Info: Pin IR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 289 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Info: Pin IR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 290 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Info: Pin IR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 291 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Info: Pin IR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IR[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 292 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flush " "Info: Pin flush not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { flush } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -592 1592 1768 -576 "flush" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { flush } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 709 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[15\] " "Info: Pin PC_instr_addr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { PC_instr_addr[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 293 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[14\] " "Info: Pin PC_instr_addr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { PC_instr_addr[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 294 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[13\] " "Info: Pin PC_instr_addr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { PC_instr_addr[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 295 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[12\] " "Info: Pin PC_instr_addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { PC_instr_addr[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 296 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[11\] " "Info: Pin PC_instr_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { PC_instr_addr[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 297 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[10\] " "Info: Pin PC_instr_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { PC_instr_addr[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 298 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[9\] " "Info: Pin PC_instr_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { PC_instr_addr[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 299 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[8\] " "Info: Pin PC_instr_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { PC_instr_addr[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 300 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[7\] " "Info: Pin PC_instr_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { PC_instr_addr[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 301 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[6\] " "Info: Pin PC_instr_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { PC_instr_addr[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 302 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[5\] " "Info: Pin PC_instr_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { PC_instr_addr[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 303 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[4\] " "Info: Pin PC_instr_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { PC_instr_addr[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 304 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[3\] " "Info: Pin PC_instr_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { PC_instr_addr[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 305 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[2\] " "Info: Pin PC_instr_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { PC_instr_addr[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 306 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[1\] " "Info: Pin PC_instr_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { PC_instr_addr[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 307 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[0\] " "Info: Pin PC_instr_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { PC_instr_addr[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 308 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "insCacheMiss " "Info: Pin insCacheMiss not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { insCacheMiss } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 776 464 640 792 "insCacheMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { insCacheMiss } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 711 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[15\] " "Info: Pin br_addr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_addr[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 309 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[14\] " "Info: Pin br_addr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_addr[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 310 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[13\] " "Info: Pin br_addr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_addr[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 311 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[12\] " "Info: Pin br_addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_addr[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 312 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[11\] " "Info: Pin br_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_addr[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 313 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[10\] " "Info: Pin br_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_addr[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 314 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[9\] " "Info: Pin br_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_addr[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 315 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[8\] " "Info: Pin br_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_addr[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 316 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[7\] " "Info: Pin br_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_addr[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 317 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[6\] " "Info: Pin br_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_addr[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 318 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[5\] " "Info: Pin br_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_addr[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 319 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[4\] " "Info: Pin br_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_addr[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 320 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[3\] " "Info: Pin br_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_addr[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 321 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[2\] " "Info: Pin br_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_addr[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 322 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[1\] " "Info: Pin br_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_addr[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 323 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[0\] " "Info: Pin br_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_addr[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 324 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[15\] " "Info: Pin mem_addr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_addr[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 325 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[14\] " "Info: Pin mem_addr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_addr[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 326 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[13\] " "Info: Pin mem_addr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_addr[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 327 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[12\] " "Info: Pin mem_addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_addr[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 328 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[11\] " "Info: Pin mem_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_addr[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 329 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[10\] " "Info: Pin mem_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_addr[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 330 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[9\] " "Info: Pin mem_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_addr[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 331 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[8\] " "Info: Pin mem_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_addr[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 332 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[7\] " "Info: Pin mem_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_addr[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 333 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[6\] " "Info: Pin mem_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_addr[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 334 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[5\] " "Info: Pin mem_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_addr[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 335 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[4\] " "Info: Pin mem_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_addr[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 336 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[3\] " "Info: Pin mem_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_addr[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 337 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[2\] " "Info: Pin mem_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_addr[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 338 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[1\] " "Info: Pin mem_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_addr[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 339 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[0\] " "Info: Pin mem_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_addr[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 340 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_write_mem " "Info: Pin mem_write_mem not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_write_mem } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -184 3944 4123 -168 "mem_write_mem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_write_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 712 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "forwardB\[1\] " "Info: Pin forwardB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { forwardB[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 432 1896 2072 448 "forwardB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { forwardB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 341 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "forwardB\[0\] " "Info: Pin forwardB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { forwardB[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 432 1896 2072 448 "forwardB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { forwardB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 342 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[23\] " "Info: Pin IRexe\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[23] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 343 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[22\] " "Info: Pin IRexe\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[22] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 344 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[21\] " "Info: Pin IRexe\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[21] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 345 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[20\] " "Info: Pin IRexe\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[20] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 346 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[19\] " "Info: Pin IRexe\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[19] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 347 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[18\] " "Info: Pin IRexe\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[18] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 348 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[17\] " "Info: Pin IRexe\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[17] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 349 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[16\] " "Info: Pin IRexe\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[16] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 350 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[15\] " "Info: Pin IRexe\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 351 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[14\] " "Info: Pin IRexe\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 352 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[13\] " "Info: Pin IRexe\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 353 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[12\] " "Info: Pin IRexe\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 354 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[11\] " "Info: Pin IRexe\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 355 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[10\] " "Info: Pin IRexe\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 356 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[9\] " "Info: Pin IRexe\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 357 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[8\] " "Info: Pin IRexe\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 358 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[7\] " "Info: Pin IRexe\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 359 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[6\] " "Info: Pin IRexe\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 360 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[5\] " "Info: Pin IRexe\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 361 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[4\] " "Info: Pin IRexe\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 362 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[3\] " "Info: Pin IRexe\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 363 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[2\] " "Info: Pin IRexe\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 364 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[1\] " "Info: Pin IRexe\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 365 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[0\] " "Info: Pin IRexe\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRexe[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRexe[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 366 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_total\[15\] " "Info: Pin br_total\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_total[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1248 872 1048 1264 "br_total" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_total[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 367 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_total\[14\] " "Info: Pin br_total\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_total[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1248 872 1048 1264 "br_total" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_total[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 368 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_total\[13\] " "Info: Pin br_total\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_total[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1248 872 1048 1264 "br_total" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_total[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 369 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_total\[12\] " "Info: Pin br_total\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_total[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1248 872 1048 1264 "br_total" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_total[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 370 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_total\[11\] " "Info: Pin br_total\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_total[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1248 872 1048 1264 "br_total" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_total[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 371 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_total\[10\] " "Info: Pin br_total\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_total[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1248 872 1048 1264 "br_total" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_total[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 372 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_total\[9\] " "Info: Pin br_total\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_total[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1248 872 1048 1264 "br_total" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_total[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 373 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_total\[8\] " "Info: Pin br_total\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_total[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1248 872 1048 1264 "br_total" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_total[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 374 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_total\[7\] " "Info: Pin br_total\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_total[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1248 872 1048 1264 "br_total" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_total[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 375 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_total\[6\] " "Info: Pin br_total\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_total[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1248 872 1048 1264 "br_total" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_total[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 376 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_total\[5\] " "Info: Pin br_total\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_total[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1248 872 1048 1264 "br_total" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_total[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 377 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_total\[4\] " "Info: Pin br_total\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_total[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1248 872 1048 1264 "br_total" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_total[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 378 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_total\[3\] " "Info: Pin br_total\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_total[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1248 872 1048 1264 "br_total" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_total[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 379 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_total\[2\] " "Info: Pin br_total\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_total[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1248 872 1048 1264 "br_total" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_total[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 380 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_total\[1\] " "Info: Pin br_total\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_total[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1248 872 1048 1264 "br_total" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_total[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 381 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_total\[0\] " "Info: Pin br_total\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_total[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1248 872 1048 1264 "br_total" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_total[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 382 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_miss\[15\] " "Info: Pin br_miss\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_miss[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1016 872 1048 1032 "br_miss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_miss[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 383 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_miss\[14\] " "Info: Pin br_miss\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_miss[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1016 872 1048 1032 "br_miss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_miss[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 384 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_miss\[13\] " "Info: Pin br_miss\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_miss[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1016 872 1048 1032 "br_miss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_miss[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 385 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_miss\[12\] " "Info: Pin br_miss\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_miss[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1016 872 1048 1032 "br_miss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_miss[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 386 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_miss\[11\] " "Info: Pin br_miss\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_miss[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1016 872 1048 1032 "br_miss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_miss[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 387 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_miss\[10\] " "Info: Pin br_miss\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_miss[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1016 872 1048 1032 "br_miss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_miss[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 388 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_miss\[9\] " "Info: Pin br_miss\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_miss[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1016 872 1048 1032 "br_miss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_miss[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 389 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_miss\[8\] " "Info: Pin br_miss\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_miss[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1016 872 1048 1032 "br_miss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_miss[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 390 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_miss\[7\] " "Info: Pin br_miss\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_miss[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1016 872 1048 1032 "br_miss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_miss[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 391 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_miss\[6\] " "Info: Pin br_miss\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_miss[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1016 872 1048 1032 "br_miss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_miss[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 392 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_miss\[5\] " "Info: Pin br_miss\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_miss[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1016 872 1048 1032 "br_miss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_miss[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 393 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_miss\[4\] " "Info: Pin br_miss\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_miss[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1016 872 1048 1032 "br_miss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_miss[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 394 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_miss\[3\] " "Info: Pin br_miss\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_miss[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1016 872 1048 1032 "br_miss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_miss[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 395 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_miss\[2\] " "Info: Pin br_miss\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_miss[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1016 872 1048 1032 "br_miss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_miss[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 396 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_miss\[1\] " "Info: Pin br_miss\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_miss[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1016 872 1048 1032 "br_miss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_miss[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 397 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_miss\[0\] " "Info: Pin br_miss\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_miss[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1016 872 1048 1032 "br_miss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_miss[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 398 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataHit\[15\] " "Info: Pin dataHit\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataHit[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 360 3696 3872 376 "dataHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataHit[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 399 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataHit\[14\] " "Info: Pin dataHit\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataHit[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 360 3696 3872 376 "dataHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataHit[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 400 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataHit\[13\] " "Info: Pin dataHit\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataHit[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 360 3696 3872 376 "dataHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataHit[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 401 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataHit\[12\] " "Info: Pin dataHit\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataHit[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 360 3696 3872 376 "dataHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataHit[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 402 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataHit\[11\] " "Info: Pin dataHit\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataHit[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 360 3696 3872 376 "dataHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataHit[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 403 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataHit\[10\] " "Info: Pin dataHit\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataHit[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 360 3696 3872 376 "dataHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataHit[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 404 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataHit\[9\] " "Info: Pin dataHit\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataHit[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 360 3696 3872 376 "dataHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataHit[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 405 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataHit\[8\] " "Info: Pin dataHit\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataHit[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 360 3696 3872 376 "dataHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataHit[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 406 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataHit\[7\] " "Info: Pin dataHit\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataHit[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 360 3696 3872 376 "dataHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataHit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 407 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataHit\[6\] " "Info: Pin dataHit\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataHit[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 360 3696 3872 376 "dataHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataHit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 408 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataHit\[5\] " "Info: Pin dataHit\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataHit[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 360 3696 3872 376 "dataHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataHit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 409 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataHit\[4\] " "Info: Pin dataHit\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataHit[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 360 3696 3872 376 "dataHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataHit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 410 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataHit\[3\] " "Info: Pin dataHit\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataHit[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 360 3696 3872 376 "dataHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataHit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 411 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataHit\[2\] " "Info: Pin dataHit\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataHit[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 360 3696 3872 376 "dataHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataHit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 412 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataHit\[1\] " "Info: Pin dataHit\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataHit[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 360 3696 3872 376 "dataHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataHit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 413 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataHit\[0\] " "Info: Pin dataHit\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataHit[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 360 3696 3872 376 "dataHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataHit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 414 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataMiss\[15\] " "Info: Pin dataMiss\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataMiss[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 392 3696 3872 408 "dataMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataMiss[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 415 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataMiss\[14\] " "Info: Pin dataMiss\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataMiss[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 392 3696 3872 408 "dataMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataMiss[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 416 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataMiss\[13\] " "Info: Pin dataMiss\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataMiss[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 392 3696 3872 408 "dataMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataMiss[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 417 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataMiss\[12\] " "Info: Pin dataMiss\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataMiss[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 392 3696 3872 408 "dataMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataMiss[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 418 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataMiss\[11\] " "Info: Pin dataMiss\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataMiss[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 392 3696 3872 408 "dataMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataMiss[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 419 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataMiss\[10\] " "Info: Pin dataMiss\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataMiss[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 392 3696 3872 408 "dataMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataMiss[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 420 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataMiss\[9\] " "Info: Pin dataMiss\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataMiss[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 392 3696 3872 408 "dataMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataMiss[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 421 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataMiss\[8\] " "Info: Pin dataMiss\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataMiss[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 392 3696 3872 408 "dataMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataMiss[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 422 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataMiss\[7\] " "Info: Pin dataMiss\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataMiss[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 392 3696 3872 408 "dataMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataMiss[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 423 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataMiss\[6\] " "Info: Pin dataMiss\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataMiss[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 392 3696 3872 408 "dataMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataMiss[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 424 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataMiss\[5\] " "Info: Pin dataMiss\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataMiss[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 392 3696 3872 408 "dataMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataMiss[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 425 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataMiss\[4\] " "Info: Pin dataMiss\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataMiss[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 392 3696 3872 408 "dataMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataMiss[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 426 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataMiss\[3\] " "Info: Pin dataMiss\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataMiss[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 392 3696 3872 408 "dataMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataMiss[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 427 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataMiss\[2\] " "Info: Pin dataMiss\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataMiss[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 392 3696 3872 408 "dataMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataMiss[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 428 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataMiss\[1\] " "Info: Pin dataMiss\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataMiss[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 392 3696 3872 408 "dataMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataMiss[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 429 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataMiss\[0\] " "Info: Pin dataMiss\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataMiss[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 392 3696 3872 408 "dataMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataMiss[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 430 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrHit\[15\] " "Info: Pin instrHit\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrHit[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 720 464 640 736 "instrHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrHit[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 431 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrHit\[14\] " "Info: Pin instrHit\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrHit[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 720 464 640 736 "instrHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrHit[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 432 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrHit\[13\] " "Info: Pin instrHit\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrHit[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 720 464 640 736 "instrHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrHit[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 433 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrHit\[12\] " "Info: Pin instrHit\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrHit[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 720 464 640 736 "instrHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrHit[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 434 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrHit\[11\] " "Info: Pin instrHit\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrHit[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 720 464 640 736 "instrHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrHit[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 435 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrHit\[10\] " "Info: Pin instrHit\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrHit[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 720 464 640 736 "instrHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrHit[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 436 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrHit\[9\] " "Info: Pin instrHit\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrHit[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 720 464 640 736 "instrHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrHit[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 437 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrHit\[8\] " "Info: Pin instrHit\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrHit[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 720 464 640 736 "instrHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrHit[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 438 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrHit\[7\] " "Info: Pin instrHit\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrHit[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 720 464 640 736 "instrHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrHit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 439 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrHit\[6\] " "Info: Pin instrHit\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrHit[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 720 464 640 736 "instrHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrHit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 440 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrHit\[5\] " "Info: Pin instrHit\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrHit[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 720 464 640 736 "instrHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrHit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 441 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrHit\[4\] " "Info: Pin instrHit\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrHit[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 720 464 640 736 "instrHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrHit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 442 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrHit\[3\] " "Info: Pin instrHit\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrHit[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 720 464 640 736 "instrHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrHit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 443 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrHit\[2\] " "Info: Pin instrHit\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrHit[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 720 464 640 736 "instrHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrHit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 444 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrHit\[1\] " "Info: Pin instrHit\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrHit[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 720 464 640 736 "instrHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrHit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 445 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrHit\[0\] " "Info: Pin instrHit\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrHit[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 720 464 640 736 "instrHit" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrHit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 446 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrMiss\[15\] " "Info: Pin instrMiss\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrMiss[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 744 464 640 760 "instrMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrMiss[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 447 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrMiss\[14\] " "Info: Pin instrMiss\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrMiss[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 744 464 640 760 "instrMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrMiss[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 448 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrMiss\[13\] " "Info: Pin instrMiss\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrMiss[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 744 464 640 760 "instrMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrMiss[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 449 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrMiss\[12\] " "Info: Pin instrMiss\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrMiss[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 744 464 640 760 "instrMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrMiss[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 450 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrMiss\[11\] " "Info: Pin instrMiss\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrMiss[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 744 464 640 760 "instrMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrMiss[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 451 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrMiss\[10\] " "Info: Pin instrMiss\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrMiss[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 744 464 640 760 "instrMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrMiss[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 452 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrMiss\[9\] " "Info: Pin instrMiss\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrMiss[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 744 464 640 760 "instrMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrMiss[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 453 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrMiss\[8\] " "Info: Pin instrMiss\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrMiss[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 744 464 640 760 "instrMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrMiss[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 454 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrMiss\[7\] " "Info: Pin instrMiss\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrMiss[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 744 464 640 760 "instrMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrMiss[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 455 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrMiss\[6\] " "Info: Pin instrMiss\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrMiss[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 744 464 640 760 "instrMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrMiss[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 456 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrMiss\[5\] " "Info: Pin instrMiss\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrMiss[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 744 464 640 760 "instrMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrMiss[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 457 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrMiss\[4\] " "Info: Pin instrMiss\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrMiss[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 744 464 640 760 "instrMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrMiss[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 458 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrMiss\[3\] " "Info: Pin instrMiss\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrMiss[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 744 464 640 760 "instrMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrMiss[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 459 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrMiss\[2\] " "Info: Pin instrMiss\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrMiss[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 744 464 640 760 "instrMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrMiss[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 460 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrMiss\[1\] " "Info: Pin instrMiss\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrMiss[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 744 464 640 760 "instrMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrMiss[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 461 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrMiss\[0\] " "Info: Pin instrMiss\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instrMiss[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 744 464 640 760 "instrMiss" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrMiss[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 462 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_select\[1\] " "Info: Pin pc_select\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { pc_select[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1080 3256 3432 1096 "pc_select" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_select[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 473 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_select\[0\] " "Info: Pin pc_select\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { pc_select[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1080 3256 3432 1096 "pc_select" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_select[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 474 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_val " "Info: Pin z_val not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { z_val } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -416 192 368 -400 "z_val" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { z_val } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 713 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flag_enable_exe " "Info: Pin flag_enable_exe not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { flag_enable_exe } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -464 184 360 -448 "flag_enable_exe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag_enable_exe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 714 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v_val " "Info: Pin v_val not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { v_val } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -368 176 352 -352 "v_val" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { v_val } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 715 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_val " "Info: Pin c_val not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { c_val } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -392 184 360 -376 "c_val" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c_val } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 716 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "execute " "Info: Pin execute not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { execute } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 696 744 920 712 "execute" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { execute } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 717 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_out " "Info: Pin z_out not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { z_out } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 936 2344 2520 952 "z_out" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { z_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 718 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_exe " "Info: Pin br_exe not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { br_exe } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1112 3256 3432 1128 "br_exe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { br_exe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 719 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_exe " "Info: Pin jmp_exe not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { jmp_exe } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1144 3256 3432 1160 "jmp_exe" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jmp_exe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 720 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataCacheStall " "Info: Pin dataCacheStall not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { dataCacheStall } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 424 3696 3872 440 "dataCacheStall" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataCacheStall } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 721 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cond\[3\] " "Info: Pin cond\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { cond[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 640 744 920 656 "cond" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cond[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 475 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cond\[2\] " "Info: Pin cond\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { cond[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 640 744 920 656 "cond" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cond[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 476 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cond\[1\] " "Info: Pin cond\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { cond[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 640 744 920 656 "cond" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cond[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 477 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cond\[0\] " "Info: Pin cond\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { cond[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 640 744 920 656 "cond" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cond[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 478 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[23\] " "Info: Pin IRmem\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[23] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 486 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[22\] " "Info: Pin IRmem\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[22] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 487 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[21\] " "Info: Pin IRmem\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[21] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 488 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[20\] " "Info: Pin IRmem\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[20] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 489 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[19\] " "Info: Pin IRmem\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[19] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 490 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[18\] " "Info: Pin IRmem\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[18] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 491 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[17\] " "Info: Pin IRmem\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[17] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 492 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[16\] " "Info: Pin IRmem\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[16] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 493 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[15\] " "Info: Pin IRmem\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 494 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[14\] " "Info: Pin IRmem\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 495 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[13\] " "Info: Pin IRmem\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 496 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[12\] " "Info: Pin IRmem\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 497 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[11\] " "Info: Pin IRmem\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 498 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[10\] " "Info: Pin IRmem\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 499 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[9\] " "Info: Pin IRmem\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 500 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[8\] " "Info: Pin IRmem\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 501 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[7\] " "Info: Pin IRmem\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 502 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[6\] " "Info: Pin IRmem\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 503 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[5\] " "Info: Pin IRmem\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 504 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[4\] " "Info: Pin IRmem\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 505 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[3\] " "Info: Pin IRmem\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 506 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[2\] " "Info: Pin IRmem\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 507 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[1\] " "Info: Pin IRmem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 508 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[0\] " "Info: Pin IRmem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRmem[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRmem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 509 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[15\] " "Info: Pin mem_data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_data[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -232 3960 4139 -216 "mem_data" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 526 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[14\] " "Info: Pin mem_data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_data[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -232 3960 4139 -216 "mem_data" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 527 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[13\] " "Info: Pin mem_data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_data[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -232 3960 4139 -216 "mem_data" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 528 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[12\] " "Info: Pin mem_data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_data[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -232 3960 4139 -216 "mem_data" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 529 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[11\] " "Info: Pin mem_data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_data[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -232 3960 4139 -216 "mem_data" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 530 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[10\] " "Info: Pin mem_data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_data[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -232 3960 4139 -216 "mem_data" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 531 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[9\] " "Info: Pin mem_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_data[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -232 3960 4139 -216 "mem_data" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 532 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[8\] " "Info: Pin mem_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_data[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -232 3960 4139 -216 "mem_data" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 533 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[7\] " "Info: Pin mem_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_data[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -232 3960 4139 -216 "mem_data" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 534 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[6\] " "Info: Pin mem_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_data[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -232 3960 4139 -216 "mem_data" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 535 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[5\] " "Info: Pin mem_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_data[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -232 3960 4139 -216 "mem_data" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 536 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[4\] " "Info: Pin mem_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_data[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -232 3960 4139 -216 "mem_data" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 537 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[3\] " "Info: Pin mem_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_data[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -232 3960 4139 -216 "mem_data" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 538 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[2\] " "Info: Pin mem_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_data[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -232 3960 4139 -216 "mem_data" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 539 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[1\] " "Info: Pin mem_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_data[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -232 3960 4139 -216 "mem_data" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 540 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[0\] " "Info: Pin mem_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { mem_data[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -232 3960 4139 -216 "mem_data" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 541 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[23\] " "Info: Pin memout\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[23] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 542 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[22\] " "Info: Pin memout\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[22] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 543 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[21\] " "Info: Pin memout\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[21] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 544 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[20\] " "Info: Pin memout\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[20] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 545 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[19\] " "Info: Pin memout\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[19] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 546 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[18\] " "Info: Pin memout\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[18] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 547 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[17\] " "Info: Pin memout\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[17] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 548 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[16\] " "Info: Pin memout\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[16] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 549 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[15\] " "Info: Pin memout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 550 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[14\] " "Info: Pin memout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 551 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[13\] " "Info: Pin memout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 552 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[12\] " "Info: Pin memout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 553 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[11\] " "Info: Pin memout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 554 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[10\] " "Info: Pin memout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 555 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[9\] " "Info: Pin memout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 556 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[8\] " "Info: Pin memout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 557 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[7\] " "Info: Pin memout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 558 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[6\] " "Info: Pin memout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 559 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[5\] " "Info: Pin memout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 560 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[4\] " "Info: Pin memout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 561 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[3\] " "Info: Pin memout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 562 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[2\] " "Info: Pin memout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 563 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[1\] " "Info: Pin memout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 564 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[0\] " "Info: Pin memout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { memout[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 565 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_code\[3\] " "Info: Pin op_code\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { op_code[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 616 744 920 632 "op_code" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_code[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 566 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_code\[2\] " "Info: Pin op_code\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { op_code[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 616 744 920 632 "op_code" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_code[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 567 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_code\[1\] " "Info: Pin op_code\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { op_code[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 616 744 920 632 "op_code" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_code[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 568 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_code\[0\] " "Info: Pin op_code\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { op_code[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 616 744 920 632 "op_code" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_code[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 569 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opx\[2\] " "Info: Pin opx\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { opx[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 664 744 920 680 "opx" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { opx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 570 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opx\[1\] " "Info: Pin opx\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { opx[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 664 744 920 680 "opx" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { opx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 571 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opx\[0\] " "Info: Pin opx\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { opx[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 664 744 920 680 "opx" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { opx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 572 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[15\] " "Info: Pin r1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r1[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 573 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[14\] " "Info: Pin r1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r1[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 574 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[13\] " "Info: Pin r1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r1[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 575 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[12\] " "Info: Pin r1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r1[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 576 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[11\] " "Info: Pin r1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r1[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 577 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[10\] " "Info: Pin r1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r1[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 578 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[9\] " "Info: Pin r1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r1[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 579 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[8\] " "Info: Pin r1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r1[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 580 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[7\] " "Info: Pin r1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r1[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 581 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[6\] " "Info: Pin r1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r1[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 582 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[5\] " "Info: Pin r1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r1[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 583 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[4\] " "Info: Pin r1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r1[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 584 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[3\] " "Info: Pin r1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r1[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 585 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[2\] " "Info: Pin r1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r1[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 586 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[1\] " "Info: Pin r1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r1[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 587 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[0\] " "Info: Pin r1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r1[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 588 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[15\] " "Info: Pin r15\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r15[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r15[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 589 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[14\] " "Info: Pin r15\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r15[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r15[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 590 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[13\] " "Info: Pin r15\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r15[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r15[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 591 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[12\] " "Info: Pin r15\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r15[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r15[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 592 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[11\] " "Info: Pin r15\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r15[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r15[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 593 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[10\] " "Info: Pin r15\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r15[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r15[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 594 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[9\] " "Info: Pin r15\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r15[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r15[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 595 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[8\] " "Info: Pin r15\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r15[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r15[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 596 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[7\] " "Info: Pin r15\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r15[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r15[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 597 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[6\] " "Info: Pin r15\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r15[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r15[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 598 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[5\] " "Info: Pin r15\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r15[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r15[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 599 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[4\] " "Info: Pin r15\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r15[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r15[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 600 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[3\] " "Info: Pin r15\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r15[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r15[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 601 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[2\] " "Info: Pin r15\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r15[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r15[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 602 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[1\] " "Info: Pin r15\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r15[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r15[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 603 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[0\] " "Info: Pin r15\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r15[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r15[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 604 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[15\] " "Info: Pin r2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r2[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 605 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[14\] " "Info: Pin r2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r2[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 606 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[13\] " "Info: Pin r2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r2[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 607 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[12\] " "Info: Pin r2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r2[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 608 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[11\] " "Info: Pin r2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r2[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 609 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[10\] " "Info: Pin r2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r2[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 610 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[9\] " "Info: Pin r2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r2[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 611 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[8\] " "Info: Pin r2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r2[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 612 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[7\] " "Info: Pin r2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r2[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 613 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[6\] " "Info: Pin r2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r2[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 614 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[5\] " "Info: Pin r2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r2[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 615 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[4\] " "Info: Pin r2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r2[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 616 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[3\] " "Info: Pin r2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r2[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 617 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[2\] " "Info: Pin r2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r2[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 618 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[1\] " "Info: Pin r2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r2[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 619 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[0\] " "Info: Pin r2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r2[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 620 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[15\] " "Info: Pin r3\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r3[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 621 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[14\] " "Info: Pin r3\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r3[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 622 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[13\] " "Info: Pin r3\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r3[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 623 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[12\] " "Info: Pin r3\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r3[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 624 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[11\] " "Info: Pin r3\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r3[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 625 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[10\] " "Info: Pin r3\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r3[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 626 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[9\] " "Info: Pin r3\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r3[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 627 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[8\] " "Info: Pin r3\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r3[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 628 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[7\] " "Info: Pin r3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r3[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 629 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[6\] " "Info: Pin r3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r3[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 630 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[5\] " "Info: Pin r3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r3[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 631 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[4\] " "Info: Pin r3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r3[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 632 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[3\] " "Info: Pin r3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r3[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 633 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[2\] " "Info: Pin r3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r3[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 634 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[1\] " "Info: Pin r3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r3[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 635 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[0\] " "Info: Pin r3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r3[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 636 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[15\] " "Info: Pin r4\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r4[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r4[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 637 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[14\] " "Info: Pin r4\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r4[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r4[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 638 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[13\] " "Info: Pin r4\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r4[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r4[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 639 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[12\] " "Info: Pin r4\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r4[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r4[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 640 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[11\] " "Info: Pin r4\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r4[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r4[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 641 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[10\] " "Info: Pin r4\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r4[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r4[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 642 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[9\] " "Info: Pin r4\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r4[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 643 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[8\] " "Info: Pin r4\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r4[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 644 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[7\] " "Info: Pin r4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r4[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 645 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[6\] " "Info: Pin r4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r4[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 646 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[5\] " "Info: Pin r4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r4[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 647 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[4\] " "Info: Pin r4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r4[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 648 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[3\] " "Info: Pin r4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r4[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 649 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[2\] " "Info: Pin r4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r4[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 650 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[1\] " "Info: Pin r4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r4[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 651 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[0\] " "Info: Pin r4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r4[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 652 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[15\] " "Info: Pin r5\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r5[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r5[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 653 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[14\] " "Info: Pin r5\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r5[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r5[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 654 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[13\] " "Info: Pin r5\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r5[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r5[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 655 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[12\] " "Info: Pin r5\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r5[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r5[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 656 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[11\] " "Info: Pin r5\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r5[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r5[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 657 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[10\] " "Info: Pin r5\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r5[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r5[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 658 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[9\] " "Info: Pin r5\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r5[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r5[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 659 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[8\] " "Info: Pin r5\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r5[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r5[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 660 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[7\] " "Info: Pin r5\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r5[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 661 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[6\] " "Info: Pin r5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r5[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 662 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[5\] " "Info: Pin r5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r5[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 663 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[4\] " "Info: Pin r5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r5[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 664 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[3\] " "Info: Pin r5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r5[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 665 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[2\] " "Info: Pin r5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r5[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 666 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[1\] " "Info: Pin r5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r5[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 667 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[0\] " "Info: Pin r5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r5[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 668 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[15\] " "Info: Pin r8\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r8[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 640 816 -256 "r8" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r8[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 669 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[14\] " "Info: Pin r8\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r8[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 640 816 -256 "r8" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r8[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 670 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[13\] " "Info: Pin r8\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r8[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 640 816 -256 "r8" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r8[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 671 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[12\] " "Info: Pin r8\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r8[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 640 816 -256 "r8" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r8[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 672 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[11\] " "Info: Pin r8\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r8[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 640 816 -256 "r8" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r8[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 673 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[10\] " "Info: Pin r8\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r8[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 640 816 -256 "r8" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r8[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 674 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[9\] " "Info: Pin r8\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r8[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 640 816 -256 "r8" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r8[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 675 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[8\] " "Info: Pin r8\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r8[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 640 816 -256 "r8" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r8[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 676 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[7\] " "Info: Pin r8\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r8[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 640 816 -256 "r8" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 677 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[6\] " "Info: Pin r8\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r8[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 640 816 -256 "r8" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 678 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[5\] " "Info: Pin r8\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r8[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 640 816 -256 "r8" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 679 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[4\] " "Info: Pin r8\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r8[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 640 816 -256 "r8" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 680 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[3\] " "Info: Pin r8\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r8[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 640 816 -256 "r8" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 681 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[2\] " "Info: Pin r8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r8[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 640 816 -256 "r8" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 682 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[1\] " "Info: Pin r8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r8[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 640 816 -256 "r8" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 683 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[0\] " "Info: Pin r8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r8[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 640 816 -256 "r8" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 684 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[15\] " "Info: Pin r9\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r9[15] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -240 640 816 -224 "r9" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r9[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 685 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[14\] " "Info: Pin r9\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r9[14] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -240 640 816 -224 "r9" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r9[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 686 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[13\] " "Info: Pin r9\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r9[13] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -240 640 816 -224 "r9" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r9[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 687 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[12\] " "Info: Pin r9\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r9[12] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -240 640 816 -224 "r9" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r9[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 688 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[11\] " "Info: Pin r9\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r9[11] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -240 640 816 -224 "r9" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r9[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 689 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[10\] " "Info: Pin r9\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r9[10] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -240 640 816 -224 "r9" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r9[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 690 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[9\] " "Info: Pin r9\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r9[9] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -240 640 816 -224 "r9" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r9[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 691 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[8\] " "Info: Pin r9\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r9[8] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -240 640 816 -224 "r9" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r9[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 692 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[7\] " "Info: Pin r9\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r9[7] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -240 640 816 -224 "r9" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 693 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[6\] " "Info: Pin r9\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r9[6] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -240 640 816 -224 "r9" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 694 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[5\] " "Info: Pin r9\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r9[5] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -240 640 816 -224 "r9" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 695 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[4\] " "Info: Pin r9\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r9[4] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -240 640 816 -224 "r9" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 696 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[3\] " "Info: Pin r9\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r9[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -240 640 816 -224 "r9" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 697 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[2\] " "Info: Pin r9\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r9[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -240 640 816 -224 "r9" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 698 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[1\] " "Info: Pin r9\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r9[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -240 640 816 -224 "r9" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 699 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[0\] " "Info: Pin r9\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { r9[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -240 640 816 -224 "r9" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 700 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regD\[3\] " "Info: Pin regD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regD[3] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -336 2584 2760 -320 "regD" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 701 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regD\[2\] " "Info: Pin regD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regD[2] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -336 2584 2760 -320 "regD" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 702 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regD\[1\] " "Info: Pin regD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regD[1] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -336 2584 2760 -320 "regD" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 703 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regD\[0\] " "Info: Pin regD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regD[0] } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -336 2584 2760 -320 "regD" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 704 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { clock } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -464 -808 -640 -448 "clock" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 710 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst8\|mem_read\|combout " "Warning: Node \"inst8\|mem_read\|combout\" is a latch" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst8\|branch\|combout " "Warning: Node \"inst8\|branch\|combout\" is a latch" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst8\|flag_enable\|combout " "Warning: Node \"inst8\|flag_enable\|combout\" is a latch" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst8\|b_inv\|combout " "Warning: Node \"inst8\|b_inv\|combout\" is a latch" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst8\|b_select\|combout " "Warning: Node \"inst8\|b_select\|combout\" is a latch" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst8\|y_select\[1\]\|combout " "Warning: Node \"inst8\|y_select\[1\]\|combout\" is a latch" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst8\|rf_write\|combout " "Warning: Node \"inst8\|rf_write\|combout\" is a latch" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst8\|alu_op\[1\]\|combout " "Warning: Node \"inst8\|alu_op\[1\]\|combout\" is a latch" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst8\|alu_op\[0\]\|combout " "Warning: Node \"inst8\|alu_op\[0\]\|combout\" is a latch" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst8\|c_select\[1\]\|combout " "Warning: Node \"inst8\|c_select\[1\]\|combout\" is a latch" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst8\|c_select\[0\]\|combout " "Warning: Node \"inst8\|c_select\[0\]\|combout\" is a latch" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Info: Automatically promoted node clock (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Info: Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 1133 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Info: Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[22\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 1134 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Info: Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[21\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 1135 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[3\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 1152 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 1153 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 1154 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { clock } } } { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -464 -808 -640 -448 "clock" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 710 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit_230:inst8\|alu_op\[1\]~0  " "Info: Automatically promoted node control_unit_230:inst8\|alu_op\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst8\|alu_op\[1\]~2 " "Info: Destination node control_unit_230:inst8\|alu_op\[1\]~2" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst8|alu_op[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 10911 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst8|alu_op[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 7230 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit_230:inst8\|alu_op\[1\]~2  " "Info: Automatically promoted node control_unit_230:inst8\|alu_op\[1\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst8|alu_op[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/" { { 0 { 0 ""} 0 10911 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "419 unused 3.3V 0 419 0 " "Info: Number of I/O pins in group: 419 (unused VREF, 3.3V VCCIO, 0 input, 419 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 55 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 16 42 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 11 45 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk27 " "Warning: Node \"clk27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Info: Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Info: Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Info: Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "52 X22_Y12 X32_Y23 " "Info: Router estimated peak interconnect usage is 52% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:30 " "Info: Fitter routing operations ending: elapsed time is 00:00:30" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "442 " "Warning: Found 442 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset 0 " "Info: Pin \"reset\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "n_val 0 " "Info: Pin \"n_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ID_reset 0 " "Info: Pin \"ID_reset\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "deassert 0 " "Info: Pin \"deassert\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[23\] 0 " "Info: Pin \"IR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[22\] 0 " "Info: Pin \"IR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[21\] 0 " "Info: Pin \"IR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[20\] 0 " "Info: Pin \"IR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[19\] 0 " "Info: Pin \"IR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[18\] 0 " "Info: Pin \"IR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[17\] 0 " "Info: Pin \"IR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[16\] 0 " "Info: Pin \"IR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[15\] 0 " "Info: Pin \"IR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[14\] 0 " "Info: Pin \"IR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[13\] 0 " "Info: Pin \"IR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[12\] 0 " "Info: Pin \"IR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[11\] 0 " "Info: Pin \"IR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[10\] 0 " "Info: Pin \"IR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[9\] 0 " "Info: Pin \"IR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[8\] 0 " "Info: Pin \"IR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[7\] 0 " "Info: Pin \"IR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[6\] 0 " "Info: Pin \"IR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[5\] 0 " "Info: Pin \"IR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[4\] 0 " "Info: Pin \"IR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[3\] 0 " "Info: Pin \"IR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[2\] 0 " "Info: Pin \"IR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[1\] 0 " "Info: Pin \"IR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[0\] 0 " "Info: Pin \"IR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flush 0 " "Info: Pin \"flush\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[15\] 0 " "Info: Pin \"PC_instr_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[14\] 0 " "Info: Pin \"PC_instr_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[13\] 0 " "Info: Pin \"PC_instr_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[12\] 0 " "Info: Pin \"PC_instr_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[11\] 0 " "Info: Pin \"PC_instr_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[10\] 0 " "Info: Pin \"PC_instr_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[9\] 0 " "Info: Pin \"PC_instr_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[8\] 0 " "Info: Pin \"PC_instr_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[7\] 0 " "Info: Pin \"PC_instr_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[6\] 0 " "Info: Pin \"PC_instr_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[5\] 0 " "Info: Pin \"PC_instr_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[4\] 0 " "Info: Pin \"PC_instr_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[3\] 0 " "Info: Pin \"PC_instr_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[2\] 0 " "Info: Pin \"PC_instr_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[1\] 0 " "Info: Pin \"PC_instr_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[0\] 0 " "Info: Pin \"PC_instr_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "insCacheMiss 0 " "Info: Pin \"insCacheMiss\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[15\] 0 " "Info: Pin \"br_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[14\] 0 " "Info: Pin \"br_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[13\] 0 " "Info: Pin \"br_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[12\] 0 " "Info: Pin \"br_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[11\] 0 " "Info: Pin \"br_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[10\] 0 " "Info: Pin \"br_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[9\] 0 " "Info: Pin \"br_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[8\] 0 " "Info: Pin \"br_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[7\] 0 " "Info: Pin \"br_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[6\] 0 " "Info: Pin \"br_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[5\] 0 " "Info: Pin \"br_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[4\] 0 " "Info: Pin \"br_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[3\] 0 " "Info: Pin \"br_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[2\] 0 " "Info: Pin \"br_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[1\] 0 " "Info: Pin \"br_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[0\] 0 " "Info: Pin \"br_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[15\] 0 " "Info: Pin \"mem_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[14\] 0 " "Info: Pin \"mem_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[13\] 0 " "Info: Pin \"mem_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[12\] 0 " "Info: Pin \"mem_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[11\] 0 " "Info: Pin \"mem_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[10\] 0 " "Info: Pin \"mem_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[9\] 0 " "Info: Pin \"mem_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[8\] 0 " "Info: Pin \"mem_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[7\] 0 " "Info: Pin \"mem_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[6\] 0 " "Info: Pin \"mem_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[5\] 0 " "Info: Pin \"mem_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[4\] 0 " "Info: Pin \"mem_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[3\] 0 " "Info: Pin \"mem_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[2\] 0 " "Info: Pin \"mem_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[1\] 0 " "Info: Pin \"mem_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[0\] 0 " "Info: Pin \"mem_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_write_mem 0 " "Info: Pin \"mem_write_mem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "forwardB\[1\] 0 " "Info: Pin \"forwardB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "forwardB\[0\] 0 " "Info: Pin \"forwardB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[23\] 0 " "Info: Pin \"IRexe\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[22\] 0 " "Info: Pin \"IRexe\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[21\] 0 " "Info: Pin \"IRexe\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[20\] 0 " "Info: Pin \"IRexe\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[19\] 0 " "Info: Pin \"IRexe\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[18\] 0 " "Info: Pin \"IRexe\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[17\] 0 " "Info: Pin \"IRexe\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[16\] 0 " "Info: Pin \"IRexe\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[15\] 0 " "Info: Pin \"IRexe\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[14\] 0 " "Info: Pin \"IRexe\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[13\] 0 " "Info: Pin \"IRexe\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[12\] 0 " "Info: Pin \"IRexe\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[11\] 0 " "Info: Pin \"IRexe\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[10\] 0 " "Info: Pin \"IRexe\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[9\] 0 " "Info: Pin \"IRexe\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[8\] 0 " "Info: Pin \"IRexe\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[7\] 0 " "Info: Pin \"IRexe\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[6\] 0 " "Info: Pin \"IRexe\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[5\] 0 " "Info: Pin \"IRexe\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[4\] 0 " "Info: Pin \"IRexe\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[3\] 0 " "Info: Pin \"IRexe\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[2\] 0 " "Info: Pin \"IRexe\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[1\] 0 " "Info: Pin \"IRexe\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[0\] 0 " "Info: Pin \"IRexe\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_total\[15\] 0 " "Info: Pin \"br_total\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_total\[14\] 0 " "Info: Pin \"br_total\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_total\[13\] 0 " "Info: Pin \"br_total\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_total\[12\] 0 " "Info: Pin \"br_total\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_total\[11\] 0 " "Info: Pin \"br_total\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_total\[10\] 0 " "Info: Pin \"br_total\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_total\[9\] 0 " "Info: Pin \"br_total\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_total\[8\] 0 " "Info: Pin \"br_total\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_total\[7\] 0 " "Info: Pin \"br_total\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_total\[6\] 0 " "Info: Pin \"br_total\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_total\[5\] 0 " "Info: Pin \"br_total\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_total\[4\] 0 " "Info: Pin \"br_total\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_total\[3\] 0 " "Info: Pin \"br_total\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_total\[2\] 0 " "Info: Pin \"br_total\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_total\[1\] 0 " "Info: Pin \"br_total\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_total\[0\] 0 " "Info: Pin \"br_total\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_miss\[15\] 0 " "Info: Pin \"br_miss\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_miss\[14\] 0 " "Info: Pin \"br_miss\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_miss\[13\] 0 " "Info: Pin \"br_miss\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_miss\[12\] 0 " "Info: Pin \"br_miss\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_miss\[11\] 0 " "Info: Pin \"br_miss\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_miss\[10\] 0 " "Info: Pin \"br_miss\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_miss\[9\] 0 " "Info: Pin \"br_miss\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_miss\[8\] 0 " "Info: Pin \"br_miss\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_miss\[7\] 0 " "Info: Pin \"br_miss\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_miss\[6\] 0 " "Info: Pin \"br_miss\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_miss\[5\] 0 " "Info: Pin \"br_miss\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_miss\[4\] 0 " "Info: Pin \"br_miss\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_miss\[3\] 0 " "Info: Pin \"br_miss\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_miss\[2\] 0 " "Info: Pin \"br_miss\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_miss\[1\] 0 " "Info: Pin \"br_miss\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_miss\[0\] 0 " "Info: Pin \"br_miss\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataHit\[15\] 0 " "Info: Pin \"dataHit\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataHit\[14\] 0 " "Info: Pin \"dataHit\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataHit\[13\] 0 " "Info: Pin \"dataHit\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataHit\[12\] 0 " "Info: Pin \"dataHit\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataHit\[11\] 0 " "Info: Pin \"dataHit\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataHit\[10\] 0 " "Info: Pin \"dataHit\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataHit\[9\] 0 " "Info: Pin \"dataHit\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataHit\[8\] 0 " "Info: Pin \"dataHit\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataHit\[7\] 0 " "Info: Pin \"dataHit\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataHit\[6\] 0 " "Info: Pin \"dataHit\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataHit\[5\] 0 " "Info: Pin \"dataHit\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataHit\[4\] 0 " "Info: Pin \"dataHit\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataHit\[3\] 0 " "Info: Pin \"dataHit\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataHit\[2\] 0 " "Info: Pin \"dataHit\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataHit\[1\] 0 " "Info: Pin \"dataHit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataHit\[0\] 0 " "Info: Pin \"dataHit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataMiss\[15\] 0 " "Info: Pin \"dataMiss\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataMiss\[14\] 0 " "Info: Pin \"dataMiss\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataMiss\[13\] 0 " "Info: Pin \"dataMiss\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataMiss\[12\] 0 " "Info: Pin \"dataMiss\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataMiss\[11\] 0 " "Info: Pin \"dataMiss\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataMiss\[10\] 0 " "Info: Pin \"dataMiss\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataMiss\[9\] 0 " "Info: Pin \"dataMiss\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataMiss\[8\] 0 " "Info: Pin \"dataMiss\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataMiss\[7\] 0 " "Info: Pin \"dataMiss\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataMiss\[6\] 0 " "Info: Pin \"dataMiss\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataMiss\[5\] 0 " "Info: Pin \"dataMiss\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataMiss\[4\] 0 " "Info: Pin \"dataMiss\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataMiss\[3\] 0 " "Info: Pin \"dataMiss\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataMiss\[2\] 0 " "Info: Pin \"dataMiss\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataMiss\[1\] 0 " "Info: Pin \"dataMiss\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataMiss\[0\] 0 " "Info: Pin \"dataMiss\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrHit\[15\] 0 " "Info: Pin \"instrHit\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrHit\[14\] 0 " "Info: Pin \"instrHit\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrHit\[13\] 0 " "Info: Pin \"instrHit\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrHit\[12\] 0 " "Info: Pin \"instrHit\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrHit\[11\] 0 " "Info: Pin \"instrHit\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrHit\[10\] 0 " "Info: Pin \"instrHit\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrHit\[9\] 0 " "Info: Pin \"instrHit\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrHit\[8\] 0 " "Info: Pin \"instrHit\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrHit\[7\] 0 " "Info: Pin \"instrHit\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrHit\[6\] 0 " "Info: Pin \"instrHit\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrHit\[5\] 0 " "Info: Pin \"instrHit\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrHit\[4\] 0 " "Info: Pin \"instrHit\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrHit\[3\] 0 " "Info: Pin \"instrHit\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrHit\[2\] 0 " "Info: Pin \"instrHit\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrHit\[1\] 0 " "Info: Pin \"instrHit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrHit\[0\] 0 " "Info: Pin \"instrHit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrMiss\[15\] 0 " "Info: Pin \"instrMiss\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrMiss\[14\] 0 " "Info: Pin \"instrMiss\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrMiss\[13\] 0 " "Info: Pin \"instrMiss\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrMiss\[12\] 0 " "Info: Pin \"instrMiss\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrMiss\[11\] 0 " "Info: Pin \"instrMiss\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrMiss\[10\] 0 " "Info: Pin \"instrMiss\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrMiss\[9\] 0 " "Info: Pin \"instrMiss\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrMiss\[8\] 0 " "Info: Pin \"instrMiss\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrMiss\[7\] 0 " "Info: Pin \"instrMiss\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrMiss\[6\] 0 " "Info: Pin \"instrMiss\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrMiss\[5\] 0 " "Info: Pin \"instrMiss\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrMiss\[4\] 0 " "Info: Pin \"instrMiss\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrMiss\[3\] 0 " "Info: Pin \"instrMiss\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrMiss\[2\] 0 " "Info: Pin \"instrMiss\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrMiss\[1\] 0 " "Info: Pin \"instrMiss\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrMiss\[0\] 0 " "Info: Pin \"instrMiss\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_select\[1\] 0 " "Info: Pin \"pc_select\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_select\[0\] 0 " "Info: Pin \"pc_select\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_val 0 " "Info: Pin \"z_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flag_enable_exe 0 " "Info: Pin \"flag_enable_exe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_val 0 " "Info: Pin \"v_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_val 0 " "Info: Pin \"c_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "execute 0 " "Info: Pin \"execute\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_out 0 " "Info: Pin \"z_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_exe 0 " "Info: Pin \"br_exe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_exe 0 " "Info: Pin \"jmp_exe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataCacheStall 0 " "Info: Pin \"dataCacheStall\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cond\[3\] 0 " "Info: Pin \"cond\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cond\[2\] 0 " "Info: Pin \"cond\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cond\[1\] 0 " "Info: Pin \"cond\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cond\[0\] 0 " "Info: Pin \"cond\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[23\] 0 " "Info: Pin \"IRmem\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[22\] 0 " "Info: Pin \"IRmem\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[21\] 0 " "Info: Pin \"IRmem\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[20\] 0 " "Info: Pin \"IRmem\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[19\] 0 " "Info: Pin \"IRmem\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[18\] 0 " "Info: Pin \"IRmem\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[17\] 0 " "Info: Pin \"IRmem\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[16\] 0 " "Info: Pin \"IRmem\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[15\] 0 " "Info: Pin \"IRmem\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[14\] 0 " "Info: Pin \"IRmem\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[13\] 0 " "Info: Pin \"IRmem\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[12\] 0 " "Info: Pin \"IRmem\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[11\] 0 " "Info: Pin \"IRmem\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[10\] 0 " "Info: Pin \"IRmem\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[9\] 0 " "Info: Pin \"IRmem\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[8\] 0 " "Info: Pin \"IRmem\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[7\] 0 " "Info: Pin \"IRmem\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[6\] 0 " "Info: Pin \"IRmem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[5\] 0 " "Info: Pin \"IRmem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[4\] 0 " "Info: Pin \"IRmem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[3\] 0 " "Info: Pin \"IRmem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[2\] 0 " "Info: Pin \"IRmem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[1\] 0 " "Info: Pin \"IRmem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[0\] 0 " "Info: Pin \"IRmem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[15\] 0 " "Info: Pin \"LEDG\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[14\] 0 " "Info: Pin \"LEDG\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[13\] 0 " "Info: Pin \"LEDG\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[12\] 0 " "Info: Pin \"LEDG\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[11\] 0 " "Info: Pin \"LEDG\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[10\] 0 " "Info: Pin \"LEDG\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[9\] 0 " "Info: Pin \"LEDG\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[15\] 0 " "Info: Pin \"mem_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[14\] 0 " "Info: Pin \"mem_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[13\] 0 " "Info: Pin \"mem_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[12\] 0 " "Info: Pin \"mem_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[11\] 0 " "Info: Pin \"mem_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[10\] 0 " "Info: Pin \"mem_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[9\] 0 " "Info: Pin \"mem_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[8\] 0 " "Info: Pin \"mem_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[7\] 0 " "Info: Pin \"mem_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[6\] 0 " "Info: Pin \"mem_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[5\] 0 " "Info: Pin \"mem_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[4\] 0 " "Info: Pin \"mem_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[3\] 0 " "Info: Pin \"mem_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[2\] 0 " "Info: Pin \"mem_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[1\] 0 " "Info: Pin \"mem_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[0\] 0 " "Info: Pin \"mem_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[23\] 0 " "Info: Pin \"memout\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[22\] 0 " "Info: Pin \"memout\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[21\] 0 " "Info: Pin \"memout\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[20\] 0 " "Info: Pin \"memout\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[19\] 0 " "Info: Pin \"memout\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[18\] 0 " "Info: Pin \"memout\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[17\] 0 " "Info: Pin \"memout\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[16\] 0 " "Info: Pin \"memout\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[15\] 0 " "Info: Pin \"memout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[14\] 0 " "Info: Pin \"memout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[13\] 0 " "Info: Pin \"memout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[12\] 0 " "Info: Pin \"memout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[11\] 0 " "Info: Pin \"memout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[10\] 0 " "Info: Pin \"memout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[9\] 0 " "Info: Pin \"memout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[8\] 0 " "Info: Pin \"memout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[7\] 0 " "Info: Pin \"memout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[6\] 0 " "Info: Pin \"memout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[5\] 0 " "Info: Pin \"memout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[4\] 0 " "Info: Pin \"memout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[3\] 0 " "Info: Pin \"memout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[2\] 0 " "Info: Pin \"memout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[1\] 0 " "Info: Pin \"memout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[0\] 0 " "Info: Pin \"memout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_code\[3\] 0 " "Info: Pin \"op_code\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_code\[2\] 0 " "Info: Pin \"op_code\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_code\[1\] 0 " "Info: Pin \"op_code\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_code\[0\] 0 " "Info: Pin \"op_code\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opx\[2\] 0 " "Info: Pin \"opx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opx\[1\] 0 " "Info: Pin \"opx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opx\[0\] 0 " "Info: Pin \"opx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[15\] 0 " "Info: Pin \"r1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[14\] 0 " "Info: Pin \"r1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[13\] 0 " "Info: Pin \"r1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[12\] 0 " "Info: Pin \"r1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[11\] 0 " "Info: Pin \"r1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[10\] 0 " "Info: Pin \"r1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[9\] 0 " "Info: Pin \"r1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[8\] 0 " "Info: Pin \"r1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[7\] 0 " "Info: Pin \"r1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[6\] 0 " "Info: Pin \"r1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[5\] 0 " "Info: Pin \"r1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[4\] 0 " "Info: Pin \"r1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[3\] 0 " "Info: Pin \"r1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[2\] 0 " "Info: Pin \"r1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[1\] 0 " "Info: Pin \"r1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[0\] 0 " "Info: Pin \"r1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[15\] 0 " "Info: Pin \"r15\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[14\] 0 " "Info: Pin \"r15\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[13\] 0 " "Info: Pin \"r15\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[12\] 0 " "Info: Pin \"r15\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[11\] 0 " "Info: Pin \"r15\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[10\] 0 " "Info: Pin \"r15\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[9\] 0 " "Info: Pin \"r15\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[8\] 0 " "Info: Pin \"r15\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[7\] 0 " "Info: Pin \"r15\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[6\] 0 " "Info: Pin \"r15\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[5\] 0 " "Info: Pin \"r15\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[4\] 0 " "Info: Pin \"r15\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[3\] 0 " "Info: Pin \"r15\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[2\] 0 " "Info: Pin \"r15\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[1\] 0 " "Info: Pin \"r15\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[0\] 0 " "Info: Pin \"r15\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[15\] 0 " "Info: Pin \"r2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[14\] 0 " "Info: Pin \"r2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[13\] 0 " "Info: Pin \"r2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[12\] 0 " "Info: Pin \"r2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[11\] 0 " "Info: Pin \"r2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[10\] 0 " "Info: Pin \"r2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[9\] 0 " "Info: Pin \"r2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[8\] 0 " "Info: Pin \"r2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[7\] 0 " "Info: Pin \"r2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[6\] 0 " "Info: Pin \"r2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[5\] 0 " "Info: Pin \"r2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[4\] 0 " "Info: Pin \"r2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[3\] 0 " "Info: Pin \"r2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[2\] 0 " "Info: Pin \"r2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[1\] 0 " "Info: Pin \"r2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[0\] 0 " "Info: Pin \"r2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[15\] 0 " "Info: Pin \"r3\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[14\] 0 " "Info: Pin \"r3\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[13\] 0 " "Info: Pin \"r3\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[12\] 0 " "Info: Pin \"r3\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[11\] 0 " "Info: Pin \"r3\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[10\] 0 " "Info: Pin \"r3\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[9\] 0 " "Info: Pin \"r3\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[8\] 0 " "Info: Pin \"r3\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[7\] 0 " "Info: Pin \"r3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[6\] 0 " "Info: Pin \"r3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[5\] 0 " "Info: Pin \"r3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[4\] 0 " "Info: Pin \"r3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[3\] 0 " "Info: Pin \"r3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[2\] 0 " "Info: Pin \"r3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[1\] 0 " "Info: Pin \"r3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[0\] 0 " "Info: Pin \"r3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[15\] 0 " "Info: Pin \"r4\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[14\] 0 " "Info: Pin \"r4\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[13\] 0 " "Info: Pin \"r4\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[12\] 0 " "Info: Pin \"r4\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[11\] 0 " "Info: Pin \"r4\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[10\] 0 " "Info: Pin \"r4\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[9\] 0 " "Info: Pin \"r4\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[8\] 0 " "Info: Pin \"r4\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[7\] 0 " "Info: Pin \"r4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[6\] 0 " "Info: Pin \"r4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[5\] 0 " "Info: Pin \"r4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[4\] 0 " "Info: Pin \"r4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[3\] 0 " "Info: Pin \"r4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[2\] 0 " "Info: Pin \"r4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[1\] 0 " "Info: Pin \"r4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[0\] 0 " "Info: Pin \"r4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[15\] 0 " "Info: Pin \"r5\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[14\] 0 " "Info: Pin \"r5\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[13\] 0 " "Info: Pin \"r5\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[12\] 0 " "Info: Pin \"r5\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[11\] 0 " "Info: Pin \"r5\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[10\] 0 " "Info: Pin \"r5\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[9\] 0 " "Info: Pin \"r5\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[8\] 0 " "Info: Pin \"r5\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[7\] 0 " "Info: Pin \"r5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[6\] 0 " "Info: Pin \"r5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[5\] 0 " "Info: Pin \"r5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[4\] 0 " "Info: Pin \"r5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[3\] 0 " "Info: Pin \"r5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[2\] 0 " "Info: Pin \"r5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[1\] 0 " "Info: Pin \"r5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[0\] 0 " "Info: Pin \"r5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[15\] 0 " "Info: Pin \"r8\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[14\] 0 " "Info: Pin \"r8\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[13\] 0 " "Info: Pin \"r8\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[12\] 0 " "Info: Pin \"r8\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[11\] 0 " "Info: Pin \"r8\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[10\] 0 " "Info: Pin \"r8\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[9\] 0 " "Info: Pin \"r8\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[8\] 0 " "Info: Pin \"r8\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[7\] 0 " "Info: Pin \"r8\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[6\] 0 " "Info: Pin \"r8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[5\] 0 " "Info: Pin \"r8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[4\] 0 " "Info: Pin \"r8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[3\] 0 " "Info: Pin \"r8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[2\] 0 " "Info: Pin \"r8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[1\] 0 " "Info: Pin \"r8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[0\] 0 " "Info: Pin \"r8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[15\] 0 " "Info: Pin \"r9\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[14\] 0 " "Info: Pin \"r9\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[13\] 0 " "Info: Pin \"r9\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[12\] 0 " "Info: Pin \"r9\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[11\] 0 " "Info: Pin \"r9\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[10\] 0 " "Info: Pin \"r9\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[9\] 0 " "Info: Pin \"r9\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[8\] 0 " "Info: Pin \"r9\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[7\] 0 " "Info: Pin \"r9\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[6\] 0 " "Info: Pin \"r9\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[5\] 0 " "Info: Pin \"r9\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[4\] 0 " "Info: Pin \"r9\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[3\] 0 " "Info: Pin \"r9\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[2\] 0 " "Info: Pin \"r9\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[1\] 0 " "Info: Pin \"r9\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[0\] 0 " "Info: Pin \"r9\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regD\[3\] 0 " "Info: Pin \"regD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regD\[2\] 0 " "Info: Pin \"regD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regD\[1\] 0 " "Info: Pin \"regD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regD\[0\] 0 " "Info: Pin \"regD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Project.fit.smsg " "Info: Generated suppressed messages file C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Project.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Info: Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 24 08:43:15 2015 " "Info: Processing ended: Fri Apr 24 08:43:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Info: Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Info: Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
