;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LED__0__MASK EQU 0x01
LED__0__PC EQU CYREG_PRT2_PC0
LED__0__PORT EQU 2
LED__0__SHIFT EQU 0
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x01
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 0
LED__SLW EQU CYREG_PRT2_SLW

/* SCL */
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL__0__MASK EQU 0x01
SCL__0__PC EQU CYREG_PRT12_PC0
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 0
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x01
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 0
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

/* SDA */
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA__0__MASK EQU 0x02
SDA__0__PC EQU CYREG_PRT12_PC1
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 1
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x02
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 1
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

/* ICLK */
ICLK__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
ICLK__0__MASK EQU 0x08
ICLK__0__PC EQU CYREG_PRT2_PC3
ICLK__0__PORT EQU 2
ICLK__0__SHIFT EQU 3
ICLK__AG EQU CYREG_PRT2_AG
ICLK__AMUX EQU CYREG_PRT2_AMUX
ICLK__BIE EQU CYREG_PRT2_BIE
ICLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ICLK__BYP EQU CYREG_PRT2_BYP
ICLK__CTL EQU CYREG_PRT2_CTL
ICLK__DM0 EQU CYREG_PRT2_DM0
ICLK__DM1 EQU CYREG_PRT2_DM1
ICLK__DM2 EQU CYREG_PRT2_DM2
ICLK__DR EQU CYREG_PRT2_DR
ICLK__INP_DIS EQU CYREG_PRT2_INP_DIS
ICLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ICLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ICLK__LCD_EN EQU CYREG_PRT2_LCD_EN
ICLK__MASK EQU 0x08
ICLK__PORT EQU 2
ICLK__PRT EQU CYREG_PRT2_PRT
ICLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ICLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ICLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ICLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ICLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ICLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ICLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ICLK__PS EQU CYREG_PRT2_PS
ICLK__SHIFT EQU 3
ICLK__SLW EQU CYREG_PRT2_SLW

/* QCLK */
QCLK__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
QCLK__0__MASK EQU 0x10
QCLK__0__PC EQU CYREG_PRT2_PC4
QCLK__0__PORT EQU 2
QCLK__0__SHIFT EQU 4
QCLK__AG EQU CYREG_PRT2_AG
QCLK__AMUX EQU CYREG_PRT2_AMUX
QCLK__BIE EQU CYREG_PRT2_BIE
QCLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
QCLK__BYP EQU CYREG_PRT2_BYP
QCLK__CTL EQU CYREG_PRT2_CTL
QCLK__DM0 EQU CYREG_PRT2_DM0
QCLK__DM1 EQU CYREG_PRT2_DM1
QCLK__DM2 EQU CYREG_PRT2_DM2
QCLK__DR EQU CYREG_PRT2_DR
QCLK__INP_DIS EQU CYREG_PRT2_INP_DIS
QCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
QCLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
QCLK__LCD_EN EQU CYREG_PRT2_LCD_EN
QCLK__MASK EQU 0x10
QCLK__PORT EQU 2
QCLK__PRT EQU CYREG_PRT2_PRT
QCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
QCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
QCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
QCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
QCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
QCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
QCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
QCLK__PS EQU CYREG_PRT2_PS
QCLK__SHIFT EQU 4
QCLK__SLW EQU CYREG_PRT2_SLW

/* VDAC */
VDAC_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC_viDAC8__D EQU CYREG_DAC0_D
VDAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC_viDAC8__PM_ACT_MSK EQU 0x01
VDAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC_viDAC8__PM_STBY_MSK EQU 0x01
VDAC_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC_viDAC8__TR EQU CYREG_DAC0_TR
VDAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC_viDAC8__TST EQU CYREG_DAC0_TST

/* I2C_1 */
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ICHAN */
ICHAN__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
ICHAN__0__MASK EQU 0x20
ICHAN__0__PC EQU CYREG_PRT0_PC5
ICHAN__0__PORT EQU 0
ICHAN__0__SHIFT EQU 5
ICHAN__AG EQU CYREG_PRT0_AG
ICHAN__AMUX EQU CYREG_PRT0_AMUX
ICHAN__BIE EQU CYREG_PRT0_BIE
ICHAN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ICHAN__BYP EQU CYREG_PRT0_BYP
ICHAN__CTL EQU CYREG_PRT0_CTL
ICHAN__DM0 EQU CYREG_PRT0_DM0
ICHAN__DM1 EQU CYREG_PRT0_DM1
ICHAN__DM2 EQU CYREG_PRT0_DM2
ICHAN__DR EQU CYREG_PRT0_DR
ICHAN__INP_DIS EQU CYREG_PRT0_INP_DIS
ICHAN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ICHAN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ICHAN__LCD_EN EQU CYREG_PRT0_LCD_EN
ICHAN__MASK EQU 0x20
ICHAN__PORT EQU 0
ICHAN__PRT EQU CYREG_PRT0_PRT
ICHAN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ICHAN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ICHAN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ICHAN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ICHAN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ICHAN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ICHAN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ICHAN__PS EQU CYREG_PRT0_PS
ICHAN__SHIFT EQU 5
ICHAN__SLW EQU CYREG_PRT0_SLW

/* IQMUX */
IQMUX_Sync_ctrl_reg__0__MASK EQU 0x01
IQMUX_Sync_ctrl_reg__0__POS EQU 0
IQMUX_Sync_ctrl_reg__1__MASK EQU 0x02
IQMUX_Sync_ctrl_reg__1__POS EQU 1
IQMUX_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
IQMUX_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
IQMUX_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
IQMUX_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
IQMUX_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
IQMUX_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
IQMUX_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
IQMUX_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
IQMUX_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
IQMUX_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
IQMUX_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
IQMUX_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
IQMUX_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
IQMUX_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
IQMUX_Sync_ctrl_reg__MASK EQU 0x03
IQMUX_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
IQMUX_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
IQMUX_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* QCHAN */
QCHAN__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
QCHAN__0__MASK EQU 0x40
QCHAN__0__PC EQU CYREG_PRT0_PC6
QCHAN__0__PORT EQU 0
QCHAN__0__SHIFT EQU 6
QCHAN__AG EQU CYREG_PRT0_AG
QCHAN__AMUX EQU CYREG_PRT0_AMUX
QCHAN__BIE EQU CYREG_PRT0_BIE
QCHAN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
QCHAN__BYP EQU CYREG_PRT0_BYP
QCHAN__CTL EQU CYREG_PRT0_CTL
QCHAN__DM0 EQU CYREG_PRT0_DM0
QCHAN__DM1 EQU CYREG_PRT0_DM1
QCHAN__DM2 EQU CYREG_PRT0_DM2
QCHAN__DR EQU CYREG_PRT0_DR
QCHAN__INP_DIS EQU CYREG_PRT0_INP_DIS
QCHAN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
QCHAN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
QCHAN__LCD_EN EQU CYREG_PRT0_LCD_EN
QCHAN__MASK EQU 0x40
QCHAN__PORT EQU 0
QCHAN__PRT EQU CYREG_PRT0_PRT
QCHAN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
QCHAN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
QCHAN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
QCHAN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
QCHAN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
QCHAN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
QCHAN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
QCHAN__PS EQU CYREG_PRT0_PS
QCHAN__SHIFT EQU 6
QCHAN__SLW EQU CYREG_PRT0_SLW

/* ADCREF */
ADCREF__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
ADCREF__0__MASK EQU 0x80
ADCREF__0__PC EQU CYREG_PRT3_PC7
ADCREF__0__PORT EQU 3
ADCREF__0__SHIFT EQU 7
ADCREF__AG EQU CYREG_PRT3_AG
ADCREF__AMUX EQU CYREG_PRT3_AMUX
ADCREF__BIE EQU CYREG_PRT3_BIE
ADCREF__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ADCREF__BYP EQU CYREG_PRT3_BYP
ADCREF__CTL EQU CYREG_PRT3_CTL
ADCREF__DM0 EQU CYREG_PRT3_DM0
ADCREF__DM1 EQU CYREG_PRT3_DM1
ADCREF__DM2 EQU CYREG_PRT3_DM2
ADCREF__DR EQU CYREG_PRT3_DR
ADCREF__INP_DIS EQU CYREG_PRT3_INP_DIS
ADCREF__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ADCREF__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ADCREF__LCD_EN EQU CYREG_PRT3_LCD_EN
ADCREF__MASK EQU 0x80
ADCREF__PORT EQU 3
ADCREF__PRT EQU CYREG_PRT3_PRT
ADCREF__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ADCREF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ADCREF__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ADCREF__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ADCREF__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ADCREF__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ADCREF__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ADCREF__PS EQU CYREG_PRT3_PS
ADCREF__SHIFT EQU 7
ADCREF__SLW EQU CYREG_PRT3_SLW

/* AF_OUT */
AF_OUT__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
AF_OUT__0__MASK EQU 0x10
AF_OUT__0__PC EQU CYREG_IO_PC_PRT15_PC4
AF_OUT__0__PORT EQU 15
AF_OUT__0__SHIFT EQU 4
AF_OUT__AG EQU CYREG_PRT15_AG
AF_OUT__AMUX EQU CYREG_PRT15_AMUX
AF_OUT__BIE EQU CYREG_PRT15_BIE
AF_OUT__BIT_MASK EQU CYREG_PRT15_BIT_MASK
AF_OUT__BYP EQU CYREG_PRT15_BYP
AF_OUT__CTL EQU CYREG_PRT15_CTL
AF_OUT__DM0 EQU CYREG_PRT15_DM0
AF_OUT__DM1 EQU CYREG_PRT15_DM1
AF_OUT__DM2 EQU CYREG_PRT15_DM2
AF_OUT__DR EQU CYREG_PRT15_DR
AF_OUT__INP_DIS EQU CYREG_PRT15_INP_DIS
AF_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
AF_OUT__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
AF_OUT__LCD_EN EQU CYREG_PRT15_LCD_EN
AF_OUT__MASK EQU 0x10
AF_OUT__PORT EQU 15
AF_OUT__PRT EQU CYREG_PRT15_PRT
AF_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
AF_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
AF_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
AF_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
AF_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
AF_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
AF_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
AF_OUT__PS EQU CYREG_PRT15_PS
AF_OUT__SHIFT EQU 4
AF_OUT__SLW EQU CYREG_PRT15_SLW

/* Filter */
Filter_DFB__ACU_SRAM_DATA EQU CYREG_DFB0_ACU_SRAM_DATA_MBASE
Filter_DFB__COHER EQU CYREG_DFB0_COHER
Filter_DFB__CR EQU CYREG_DFB0_CR
Filter_DFB__CSA_SRAM_DATA EQU CYREG_DFB0_CSA_SRAM_DATA_MBASE
Filter_DFB__CSB_SRAM_DATA EQU CYREG_DFB0_CSB_SRAM_DATA_MBASE
Filter_DFB__DALIGN EQU CYREG_DFB0_DALIGN
Filter_DFB__DMA_CTRL EQU CYREG_DFB0_DMA_CTRL
Filter_DFB__DPA_SRAM_DATA EQU CYREG_DFB0_DPA_SRAM_DATA_MBASE
Filter_DFB__DPB_SRAM_DATA EQU CYREG_DFB0_DPB_SRAM_DATA_MBASE
Filter_DFB__DSI_CTRL EQU CYREG_DFB0_DSI_CTRL
Filter_DFB__FSM_SRAM_DATA EQU CYREG_DFB0_FSM_SRAM_DATA_MBASE
Filter_DFB__HOLDA EQU CYREG_DFB0_HOLDA
Filter_DFB__HOLDAH EQU CYREG_DFB0_HOLDAH
Filter_DFB__HOLDAM EQU CYREG_DFB0_HOLDAM
Filter_DFB__HOLDAS EQU CYREG_DFB0_HOLDAS
Filter_DFB__HOLDB EQU CYREG_DFB0_HOLDB
Filter_DFB__HOLDBH EQU CYREG_DFB0_HOLDBH
Filter_DFB__HOLDBM EQU CYREG_DFB0_HOLDBM
Filter_DFB__HOLDBS EQU CYREG_DFB0_HOLDBS
Filter_DFB__INT_CTRL EQU CYREG_DFB0_INT_CTRL
Filter_DFB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
Filter_DFB__PM_ACT_MSK EQU 0x10
Filter_DFB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
Filter_DFB__PM_STBY_MSK EQU 0x10
Filter_DFB__RAM_DIR EQU CYREG_DFB0_RAM_DIR
Filter_DFB__RAM_EN EQU CYREG_DFB0_RAM_EN
Filter_DFB__SEMA EQU CYREG_DFB0_SEMA
Filter_DFB__SR EQU CYREG_DFB0_SR
Filter_DFB__STAGEA EQU CYREG_DFB0_STAGEA
Filter_DFB__STAGEAH EQU CYREG_DFB0_STAGEAH
Filter_DFB__STAGEAM EQU CYREG_DFB0_STAGEAM
Filter_DFB__STAGEB EQU CYREG_DFB0_STAGEB
Filter_DFB__STAGEBH EQU CYREG_DFB0_STAGEBH
Filter_DFB__STAGEBM EQU CYREG_DFB0_STAGEBM

/* BLUELED */
BLUELED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
BLUELED__0__MASK EQU 0x02
BLUELED__0__PC EQU CYREG_PRT2_PC1
BLUELED__0__PORT EQU 2
BLUELED__0__SHIFT EQU 1
BLUELED__AG EQU CYREG_PRT2_AG
BLUELED__AMUX EQU CYREG_PRT2_AMUX
BLUELED__BIE EQU CYREG_PRT2_BIE
BLUELED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
BLUELED__BYP EQU CYREG_PRT2_BYP
BLUELED__CTL EQU CYREG_PRT2_CTL
BLUELED__DM0 EQU CYREG_PRT2_DM0
BLUELED__DM1 EQU CYREG_PRT2_DM1
BLUELED__DM2 EQU CYREG_PRT2_DM2
BLUELED__DR EQU CYREG_PRT2_DR
BLUELED__INP_DIS EQU CYREG_PRT2_INP_DIS
BLUELED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
BLUELED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
BLUELED__LCD_EN EQU CYREG_PRT2_LCD_EN
BLUELED__MASK EQU 0x02
BLUELED__PORT EQU 2
BLUELED__PRT EQU CYREG_PRT2_PRT
BLUELED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
BLUELED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
BLUELED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
BLUELED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
BLUELED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
BLUELED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
BLUELED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
BLUELED__PS EQU CYREG_PRT2_PS
BLUELED__SHIFT EQU 1
BLUELED__SLW EQU CYREG_PRT2_SLW

/* TP2_OUT */
TP2_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
TP2_OUT__0__MASK EQU 0x01
TP2_OUT__0__PC EQU CYREG_PRT0_PC0
TP2_OUT__0__PORT EQU 0
TP2_OUT__0__SHIFT EQU 0
TP2_OUT__AG EQU CYREG_PRT0_AG
TP2_OUT__AMUX EQU CYREG_PRT0_AMUX
TP2_OUT__BIE EQU CYREG_PRT0_BIE
TP2_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TP2_OUT__BYP EQU CYREG_PRT0_BYP
TP2_OUT__CTL EQU CYREG_PRT0_CTL
TP2_OUT__DM0 EQU CYREG_PRT0_DM0
TP2_OUT__DM1 EQU CYREG_PRT0_DM1
TP2_OUT__DM2 EQU CYREG_PRT0_DM2
TP2_OUT__DR EQU CYREG_PRT0_DR
TP2_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
TP2_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
TP2_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TP2_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
TP2_OUT__MASK EQU 0x01
TP2_OUT__PORT EQU 0
TP2_OUT__PRT EQU CYREG_PRT0_PRT
TP2_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TP2_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TP2_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TP2_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TP2_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TP2_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TP2_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TP2_OUT__PS EQU CYREG_PRT0_PS
TP2_OUT__SHIFT EQU 0
TP2_OUT__SLW EQU CYREG_PRT0_SLW

/* USBUART */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x01
USBUART_ep_1__INTC_NUMBER EQU 0
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x02
USBUART_ep_2__INTC_NUMBER EQU 1
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x04
USBUART_ep_3__INTC_NUMBER EQU 2
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* isr_adc */
isr_adc__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_adc__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_adc__INTC_MASK EQU 0x10
isr_adc__INTC_NUMBER EQU 4
isr_adc__INTC_PRIOR_NUM EQU 7
isr_adc__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_adc__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_adc__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PI_KEY_0 */
PI_KEY_0__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
PI_KEY_0__0__MASK EQU 0x04
PI_KEY_0__0__PC EQU CYREG_PRT2_PC2
PI_KEY_0__0__PORT EQU 2
PI_KEY_0__0__SHIFT EQU 2
PI_KEY_0__AG EQU CYREG_PRT2_AG
PI_KEY_0__AMUX EQU CYREG_PRT2_AMUX
PI_KEY_0__BIE EQU CYREG_PRT2_BIE
PI_KEY_0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PI_KEY_0__BYP EQU CYREG_PRT2_BYP
PI_KEY_0__CTL EQU CYREG_PRT2_CTL
PI_KEY_0__DM0 EQU CYREG_PRT2_DM0
PI_KEY_0__DM1 EQU CYREG_PRT2_DM1
PI_KEY_0__DM2 EQU CYREG_PRT2_DM2
PI_KEY_0__DR EQU CYREG_PRT2_DR
PI_KEY_0__INP_DIS EQU CYREG_PRT2_INP_DIS
PI_KEY_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PI_KEY_0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PI_KEY_0__LCD_EN EQU CYREG_PRT2_LCD_EN
PI_KEY_0__MASK EQU 0x04
PI_KEY_0__PORT EQU 2
PI_KEY_0__PRT EQU CYREG_PRT2_PRT
PI_KEY_0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PI_KEY_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PI_KEY_0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PI_KEY_0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PI_KEY_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PI_KEY_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PI_KEY_0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PI_KEY_0__PS EQU CYREG_PRT2_PS
PI_KEY_0__SHIFT EQU 2
PI_KEY_0__SLW EQU CYREG_PRT2_SLW

/* PI_KEY_1 */
PI_KEY_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
PI_KEY_1__0__MASK EQU 0x02
PI_KEY_1__0__PC EQU CYREG_PRT0_PC1
PI_KEY_1__0__PORT EQU 0
PI_KEY_1__0__SHIFT EQU 1
PI_KEY_1__AG EQU CYREG_PRT0_AG
PI_KEY_1__AMUX EQU CYREG_PRT0_AMUX
PI_KEY_1__BIE EQU CYREG_PRT0_BIE
PI_KEY_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PI_KEY_1__BYP EQU CYREG_PRT0_BYP
PI_KEY_1__CTL EQU CYREG_PRT0_CTL
PI_KEY_1__DM0 EQU CYREG_PRT0_DM0
PI_KEY_1__DM1 EQU CYREG_PRT0_DM1
PI_KEY_1__DM2 EQU CYREG_PRT0_DM2
PI_KEY_1__DR EQU CYREG_PRT0_DR
PI_KEY_1__INP_DIS EQU CYREG_PRT0_INP_DIS
PI_KEY_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PI_KEY_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PI_KEY_1__LCD_EN EQU CYREG_PRT0_LCD_EN
PI_KEY_1__MASK EQU 0x02
PI_KEY_1__PORT EQU 0
PI_KEY_1__PRT EQU CYREG_PRT0_PRT
PI_KEY_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PI_KEY_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PI_KEY_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PI_KEY_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PI_KEY_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PI_KEY_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PI_KEY_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PI_KEY_1__PS EQU CYREG_PRT0_PS
PI_KEY_1__SHIFT EQU 1
PI_KEY_1__SLW EQU CYREG_PRT0_SLW

/* Clock_2kHz */
Clock_2kHz__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2kHz__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2kHz__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2kHz__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2kHz__INDEX EQU 0x01
Clock_2kHz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2kHz__PM_ACT_MSK EQU 0x02
Clock_2kHz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2kHz__PM_STBY_MSK EQU 0x02

/* PLL_CLK_IN */
PLL_CLK_IN__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
PLL_CLK_IN__0__MASK EQU 0x20
PLL_CLK_IN__0__PC EQU CYREG_PRT3_PC5
PLL_CLK_IN__0__PORT EQU 3
PLL_CLK_IN__0__SHIFT EQU 5
PLL_CLK_IN__AG EQU CYREG_PRT3_AG
PLL_CLK_IN__AMUX EQU CYREG_PRT3_AMUX
PLL_CLK_IN__BIE EQU CYREG_PRT3_BIE
PLL_CLK_IN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PLL_CLK_IN__BYP EQU CYREG_PRT3_BYP
PLL_CLK_IN__CTL EQU CYREG_PRT3_CTL
PLL_CLK_IN__DM0 EQU CYREG_PRT3_DM0
PLL_CLK_IN__DM1 EQU CYREG_PRT3_DM1
PLL_CLK_IN__DM2 EQU CYREG_PRT3_DM2
PLL_CLK_IN__DR EQU CYREG_PRT3_DR
PLL_CLK_IN__INP_DIS EQU CYREG_PRT3_INP_DIS
PLL_CLK_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PLL_CLK_IN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PLL_CLK_IN__LCD_EN EQU CYREG_PRT3_LCD_EN
PLL_CLK_IN__MASK EQU 0x20
PLL_CLK_IN__PORT EQU 3
PLL_CLK_IN__PRT EQU CYREG_PRT3_PRT
PLL_CLK_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PLL_CLK_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PLL_CLK_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PLL_CLK_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PLL_CLK_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PLL_CLK_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PLL_CLK_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PLL_CLK_IN__PS EQU CYREG_PRT3_PS
PLL_CLK_IN__SHIFT EQU 5
PLL_CLK_IN__SLW EQU CYREG_PRT3_SLW

/* int_uartQueue */
int_uartQueue__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
int_uartQueue__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
int_uartQueue__INTC_MASK EQU 0x08
int_uartQueue__INTC_NUMBER EQU 3
int_uartQueue__INTC_PRIOR_NUM EQU 7
int_uartQueue__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
int_uartQueue__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
int_uartQueue__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 66000000
BCLK__BUS_CLK__KHZ EQU 66000
BCLK__BUS_CLK__MHZ EQU 66
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008008
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
