# ğŸ§© aitl-physical-reference

This repository provides a **minimal physical reference PCB**  
that anchors abstract control and logic concepts into **real voltage, current, and copper**.

It is intentionally **small, generic, and architecture-agnostic**,  
focusing on **observability, physical constraints, and manufacturability** rather than functionality.

[![Back to Portal (EN)](https://img.shields.io/badge/Back%20to%20Portal-0B5FFF?style=for-the-badge&logo=homeassistant&logoColor=white)](https://samizo-aitl.github.io/portal/en/)

---

## ğŸ”— Links

| Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|----------|----------------|-----------|
| ğŸ‡ºğŸ‡¸ English | [![GitHub Pages EN](https://img.shields.io/badge/GitHub%20Pages-English-brightgreen?logo=github)](https://samizo-aitl.github.io/aitl-physical-reference/) | [![GitHub Repo EN](https://img.shields.io/badge/GitHub-English-blue?logo=github)](https://github.com/Samizo-AITL/aitl-physical-reference/tree/main) |

---

## ğŸ¯ Purpose

The purpose of this board is **not control**, but **grounding**.

- ğŸ”Œ Fix abstract logic into **measurable Vâ€“I behavior**
- ğŸ‘ Provide a **visible and probe-able physical endpoint**
- ğŸ§± Act as a **lowest-level physical reference**, reusable across systems

This board can be *used by* higher-level architectures  
(control logic, supervisory layers, AI reasoning),  
but it **does not depend on them**.

---

## ğŸ§© What This Is

This repository contains a **reference PCB**, not a product.

The board includes only elements required to expose  
the relationship between logic and physics:

- ğŸ’¡ **LED** â€” observable output state  
- ğŸ§® **Resistor** â€” physical constraint (current limitation)  
- ğŸ”˜ **Switch** â€” discrete physical event input  
- ğŸ“ **Test Point** â€” voltage / current measurement access  
- ğŸ“ **Board outline (Edge.Cuts)** â€” explicit physical boundary  

Nothing more.

---

## ğŸ–¼ Physical Reference Overview

### 1ï¸âƒ£ Schematic (Logical â†’ Physical Mapping)

![Schematic](https://samizo-aitl.github.io/aitl-physical-reference/docs/img/01_apr_sch_v0.png)

This schematic shows the **minimal logic-to-physics mapping**:  
LED, resistor, switch, and test point only â€” nothing abstracted away.

---

### 2ï¸âƒ£ PCB Layout (Physical Constraints)

![PCB Layout](https://samizo-aitl.github.io/aitl-physical-reference/docs/img/02_apr_pcb_v0.png)

The PCB layout explicitly exposes:

- ğŸŸ  Copper routing  
- ğŸ“¦ Component placement  
- â›“ Board boundary (Edge.Cuts)  

This is the **physical truth layer**.

---

### 3ï¸âƒ£ 3D View (Embodied Reality)

![3D View](https://samizo-aitl.github.io/aitl-physical-reference/docs/img/03_apr_3d_v0.png)

The 3D view represents the **embodiment** of logic:  
real height, real connectors, real probe access.

---

## ğŸš« What This Is NOT

- âŒ Not a full controller  
- âŒ Not MCU-centric  
- âŒ Not performance-optimized  
- âŒ Not tied to any single architecture or framework  
- âŒ Not a demo board for features  

This repository intentionally avoids *solutions* and focuses on *reference*.

---

## ğŸ§  Architecture Mapping (Conceptual â†’ Physical)

| Conceptual Role | Physical Element |
|-----------------|------------------|
| Output state    | ğŸ’¡ LED           |
| Constraint      | ğŸ§® Resistor      |
| Event input     | ğŸ”˜ Switch        |
| Observation     | ğŸ“ Test point    |
| Boundary        | ğŸ“ PCB outline   |

This mapping is the **core value** of the project.

---

## ğŸ—‚ Repository Structure

```
aitl-physical-reference/
â”œâ”€ hardware/
â”‚ â””â”€ kicad/ # KiCad project (schematic / PCB)
â”œâ”€ bom/
â”‚ â””â”€ bom.csv # Component list (non-CAD)
â”œâ”€ docs/
â”‚ â”œâ”€ Assembly.md # Assembly instructions
â”‚ â”œâ”€ TestProcedure.md # Measurement & verification
â”‚ â””â”€ DesignIntent.md # Physical design intent
â””â”€ README.md
```

---

## ğŸ“‚ Key Artifacts (Reference Entry Points)

### ğŸ“„ Documentation
- **Design Intent**  
  [GitHub Page](https://samizo-aitl.github.io/aitl-physical-reference/docs/DesignIntent.html)  
  [Repository](https://github.com/Samizo-AITL/aitl-physical-reference/tree/main/docs/DesignIntent.md)

- **Assembly Instructions**  
  [GitHub Page](https://samizo-aitl.github.io/aitl-physical-reference/docs/Assembly.html)  
  [Repository](https://github.com/Samizo-AITL/aitl-physical-reference/tree/main/docs/Assembly.md)

- **Test & Measurement Procedure**  
  [GitHub Page](https://samizo-aitl.github.io/aitl-physical-reference/docs/TestProcedure.html)  
  [Repository](https://github.com/Samizo-AITL/aitl-physical-reference/tree/main/docs/TestProcedure.md)

### ğŸ§¾ Bill of Materials
- **BOM (CSV)**  
  [GitHub Page](https://samizo-aitl.github.io/aitl-physical-reference/bom/bom.csv)  
  [Repository](https://github.com/Samizo-AITL/aitl-physical-reference/blob/main/bom/bom.csv)

### ğŸ§© Hardware Source (Physical Truth)
- **KiCad Project (Schematic / PCB)**  
  [Repository](https://github.com/Samizo-AITL/aitl-physical-reference/tree/main/hardware/kicad)

---

## ğŸ”§ Build & Assembly Flow

To physically build and use this reference board:

1. ğŸ“„ Review **`bom/bom.csv`** and prepare components  
2. ğŸ­ Manufacture PCB using KiCad data in `hardware/kicad/`  
3. ğŸ›  Assemble components following **`docs/Assembly.md`**  
4. âš¡ Apply +5V power and observe LED behavior  
5. ğŸ“Š Verify voltage/current using **`docs/TestProcedure.md`**

This flow is intentionally simple and repeatable.

---

## ğŸ“ Verification & Measurement

This board is designed to be **measured**, not just powered.

Typical checks:

- ğŸ’¡ LED ON/OFF state  
- ğŸ“ Forward voltage at test point  
- ğŸ§® Current limited by resistor  
- ğŸ“ Boundary defined by board outline  

These checks validate the **logic â†’ physics transition**.

---

## ğŸ§° Toolchain

- ğŸ§© **CAD**: KiCad  
- ğŸ¨ **Design style**: Minimal, readable, single-layer preferred  
- ğŸ“¤ **Outputs**: Standard manufacturable Gerber data  

The design favors **clarity over density**.

---

## ğŸŒ Usage Context

This physical reference can be used in:

- ğŸ› Control systems  
- ğŸ§  Supervisory logic  
- ğŸ“ Educational hardware  
- ğŸ” Logic-to-physical architecture studies  
- ğŸ¤– AITL-based discussions and validation  

It acts as a **ground truth layer**, not a controller.

---

## ğŸ“Œ Status

- **v0** â€” Minimal physical reference  
  - ğŸ’¡ LED  
  - ğŸ§® Resistor  
  - ğŸ”˜ Switch  
  - ğŸ“ Test point  

Future revisions may extend observability,  
but will preserve minimalism.

---

## ğŸŸ¦ v1 Definition â€” Physical â†” Logical Boundary Reference

**v1** extends *aitl-physical-reference* from a passive grounding board  
into a **clearly defined physicalâ€“logical boundary reference**.

This version does **not** aim to control, compute, or decide.  
It exists solely to **define where logic ends and physics begins**.

---

### ğŸ¯ Purpose of v1

- ğŸ”— Define a **clear GPIO â†” physical boundary**
- ğŸ“ Fix **measurable voltageâ€“current expectations** at that boundary
- ğŸ§­ Provide a **stable reference point** for higher layers (FSM / PID / AI)

v1 answers one question only:

> *â€œWhen logic toggles a pin, what does that mean in copper, voltage, and current?â€*

---

### ğŸ”Œ v1 Scope (Strict)

v1 **adds a boundary**, not intelligence.

**Included**
- ğŸ“ Explicit **logic-level input/output pins**
- ğŸ’¡ Physical load (LED + R) driven *through* that boundary
- ğŸ“Š Documented **expected Vâ€“I ranges per node**
- ğŸ§ª Test points tied to logical meaning

**Explicitly excluded**
- âŒ No firmware logic
- âŒ No control algorithm
- âŒ No timing guarantees
- âŒ No optimization

---

### ğŸ“ Boundary Concept

| Layer | Responsibility |
|------|----------------|
| Logical / MCU | State decision, timing, abstraction |
| **v1 Boundary** | **Voltage level, current flow, observability** |
| Physical | Light emission, heat, copper limits |

v1 is the **line**, not the controller.

---

### ğŸ“Š Reference Measurement Table (Normative)

| Node | Condition | Expected Voltage | Expected Current | Meaning |
|-----|----------|-----------------|-----------------|--------|
| LOGIC_OUT | High | 3.3â€“5.0 V | < 1 mA | Logic asserts state |
| LED_NODE | ON | 1.8â€“2.2 V | 5â€“10 mA | Physical output active |
| VCC | Nominal | 5.0 V Â±5% | â€” | Power reference |

This table is **normative** in v1.

---

### ğŸ§  Architectural Role

v1 serves as:

- ğŸ”¹ **FSM** â€” physical state confirmation point  
- ğŸ”¹ **PID** â€” actuator-side reality reference  
- ğŸ”¹ **LLM / AI** â€” grounding layer to prevent abstraction drift  

Higher layers may change.  
**v1 must not.**

---

### ğŸ”’ Stability Rule

Once released:

> **v1 electrical meaning SHALL NOT change.**

Any extension must:
- become **v1.x** (documentation / measurement only), or
- move to **v2** (control-capable reference)

---

### ğŸ· Versioning Summary

- ğŸŸ¢ **v0** â€” Passive physical reference (LED / R / SW / TP)
- ğŸ”µ **v1** â€” Logicalâ€“physical boundary reference
- ğŸŸ£ **v2** â€” Control-capable execution reference (FSM / PID)

---

## ğŸ”– GPIO Naming Rule (v1)

GPIO names in **v1** are **semantic and directional**.  
They describe **what crosses the boundary**, not how it is implemented.

### ğŸ“› Naming Format

```
<ROLE>_<DIRECTION>
```

- **ROLE**: logical meaning at the boundary  
- **DIRECTION**: signal direction *from logic perspective*

### ğŸ“Œ Standard Roles

| Name | Meaning |
|-----|--------|
| `LOGIC_OUT` | Logic asserts a physical state |
| `LOGIC_IN` | Logic observes a physical condition |
| `PWR_IN` | External power reference |
| `GND` | Electrical ground |

### ğŸ”„ Direction Definition

- `_OUT` : logic â†’ physical  
- `_IN`  : physical â†’ logic  

> Example: `LOGIC_OUT` means  
> â€œLogic drives voltage/current into the physical layer.â€

### ğŸš« Prohibited in v1

- âŒ MCU-specific names (`PA0`, `GPIO23`)
- âŒ Functional assumptions (`LED_CTRL`, `PWM_OUT`)
- âŒ Timing semantics (`CLK`, `SYNC`)

v1 names must remain **architecture-agnostic and timeless**.

---

## ğŸ‘¤ Author

| ğŸ“Œ Item | Details |
|--------|---------|
| **Name** | Shinichi Samizo |
| **Expertise** | Semiconductor devices (logic, memory, high-voltage mixed-signal)<br>Thin-film piezo actuators for inkjet systems<br>Printhead productization, BOM management, ISO training |
| **GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-black?logo=github)](https://github.com/Samizo-AITL) |

---

## ğŸ“„ License

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/aitl-physical-reference/#---license)

| ğŸ“Œ Item | License | Description |
|--------|---------|-------------|
| **Source Code** | [**MIT License**](https://opensource.org/licenses/MIT) | Free to use, modify, and redistribute |
| **Text Materials** | [**CC BY 4.0**](https://creativecommons.org/licenses/by/4.0/) or [**CC BY-SA 4.0**](https://creativecommons.org/licenses/by-sa/4.0/) | Attribution required; share-alike applies for BY-SA |
| **Figures & Diagrams** | [**CC BY-NC 4.0**](https://creativecommons.org/licenses/by-nc/4.0/) | Non-commercial use only |
| **External References** | Follow the original license | Cite the original source properly |

---

## ğŸ’¬ Feedback

> Suggestions, improvements, and discussions are welcome via GitHub Discussions.

[![ğŸ’¬ GitHub Discussions](https://img.shields.io/badge/ğŸ’¬%20GitHub-Discussions-brightgreen?logo=github)](https://github.com/Samizo-AITL/aitl-physical-reference/discussions)

