DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "mopshub_lib"
unitName "emp_elink_mem_interface_regs_pkg"
)
]
libraryRefs [
"ieee"
"mopshub_lib"
]
)
version "27.1"
appVersion "2019.4 (Build 4)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 42,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "BASEADDR"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- the register file's system base address"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
uid 263,0
)
*15 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "axi_aclk"
t "std_logic"
prec "-- Clock and Reset"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
uid 265,0
)
*16 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "axi_aresetn"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
uid 267,0
)
*17 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_awaddr"
t "std_logic_vector"
b "(AXI_ADDR_WIDTH - 1 downto 0)"
prec "-- AXI Write Address Channel"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
uid 269,0
)
*18 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
eolc "-- sigasi @suppress \"Unused port\""
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
uid 271,0
)
*19 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_awvalid"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
uid 273,0
)
*20 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_awready"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
uid 275,0
)
*21 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_wdata"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- AXI Write Data Channel"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
uid 277,0
)
*22 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_wstrb"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
uid 279,0
)
*23 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_wvalid"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
uid 281,0
)
*24 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_wready"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
uid 283,0
)
*25 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_araddr"
t "std_logic_vector"
b "(AXI_ADDR_WIDTH - 1 downto 0)"
prec "-- AXI Read Address Channel"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
uid 285,0
)
*26 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
eolc "-- sigasi @suppress \"Unused port\""
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
uid 287,0
)
*27 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_arvalid"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
uid 289,0
)
*28 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_arready"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
uid 291,0
)
*29 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_rdata"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- AXI Read Data Channel"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
uid 293,0
)
*30 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
uid 295,0
)
*31 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_rvalid"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
uid 297,0
)
*32 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_rready"
t "std_logic"
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
uid 299,0
)
*33 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- AXI Write Response Channel"
preAdd 0
posAdd 0
o 20
suid 20,0
)
)
uid 301,0
)
*34 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_bvalid"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
uid 303,0
)
*35 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_bready"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
uid 305,0
)
*36 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "magic_strobe"
t "std_logic"
prec "-- User Ports"
eolc "-- Strobe signal for register 'magic' (pulsed when the register is read from the bus)"
preAdd 0
posAdd 0
o 23
suid 23,0
)
)
uid 307,0
)
*37 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "magic_value"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- Value of register 'magic', field 'value'"
preAdd 0
posAdd 0
o 24
suid 24,0
)
)
uid 309,0
)
*38 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "command_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'command' (pulsed when the register is written from the bus)"
preAdd 0
posAdd 0
o 25
suid 25,0
)
)
uid 311,0
)
*39 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "command_mem_read_write"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'command', field 'mem_read_write'"
preAdd 0
posAdd 0
o 26
suid 26,0
)
)
uid 313,0
)
*40 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "command_start_uplink_storage"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'command', field 'start_uplink_storage'"
preAdd 0
posAdd 0
o 27
suid 27,0
)
)
uid 315,0
)
*41 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "command_start_downlink_delivery"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'command', field 'start_downlink_delivery'"
preAdd 0
posAdd 0
o 28
suid 28,0
)
)
uid 317,0
)
*42 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "command_reset"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'command', field 'reset'"
preAdd 0
posAdd 0
o 29
suid 29,0
)
)
uid 319,0
)
*43 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "command_downlink_loop"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'command', field 'downlink_loop'"
preAdd 0
posAdd 0
o 30
suid 30,0
)
)
uid 321,0
)
*44 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "status_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'status' (pulsed when the register is read from the bus)"
preAdd 0
posAdd 0
o 31
suid 31,0
)
)
uid 323,0
)
*45 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "status_done"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'status', field 'done'"
preAdd 0
posAdd 0
o 32
suid 32,0
)
)
uid 325,0
)
*46 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "mem_addr_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'mem_addr' (pulsed when the register is written from the bus)"
preAdd 0
posAdd 0
o 33
suid 33,0
)
)
uid 327,0
)
*47 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "mem_addr_value"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- Value of register 'mem_addr', field 'value'"
preAdd 0
posAdd 0
o 34
suid 34,0
)
)
uid 329,0
)
*48 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "mem_write_data_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'mem_write_data' (pulsed when the register is written from the bus)"
preAdd 0
posAdd 0
o 35
suid 35,0
)
)
uid 331,0
)
*49 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "mem_write_data_value"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- Value of register 'mem_write_data', field 'value'"
preAdd 0
posAdd 0
o 36
suid 36,0
)
)
uid 333,0
)
*50 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "mem_read_data_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'mem_read_data' (pulsed when the register is read from the bus)"
preAdd 0
posAdd 0
o 37
suid 37,0
)
)
uid 335,0
)
*51 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "mem_read_data_value"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- Value of register 'mem_read_data', field 'value'"
preAdd 0
posAdd 0
o 38
suid 38,0
)
)
uid 337,0
)
*52 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "elink_group_sel_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'elink_group_sel' (pulsed when the register is written from the bus)"
preAdd 0
posAdd 0
o 39
suid 39,0
)
)
uid 339,0
)
*53 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "elink_group_sel_value"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- Value of register 'elink_group_sel', field 'value'"
preAdd 0
posAdd 0
o 40
suid 40,0
)
)
uid 341,0
)
*54 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "int_enable_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'int_enable' (pulsed when the register is written from the bus)"
preAdd 0
posAdd 0
o 41
suid 41,0
)
)
uid 343,0
)
*55 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "int_enable_value"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'int_enable', field 'value'"
preAdd 0
posAdd 0
o 42
suid 42,0
)
)
uid 345,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*56 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *57 (MRCItem
litem &1
pos 3
dimension 20
)
optionalChildren [
*58 (MRCItem
litem &2
pos 0
dimension 20
)
*59 (MRCItem
litem &3
pos 1
dimension 23
)
*60 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
)
*61 (MRCItem
litem &14
pos 0
dimension 20
uid 264,0
)
*62 (MRCItem
litem &15
pos 1
dimension 20
uid 266,0
)
*63 (MRCItem
litem &16
pos 2
dimension 20
uid 268,0
)
*64 (MRCItem
litem &17
pos 3
dimension 20
uid 270,0
)
*65 (MRCItem
litem &18
pos 4
dimension 20
uid 272,0
)
*66 (MRCItem
litem &19
pos 5
dimension 20
uid 274,0
)
*67 (MRCItem
litem &20
pos 6
dimension 20
uid 276,0
)
*68 (MRCItem
litem &21
pos 7
dimension 20
uid 278,0
)
*69 (MRCItem
litem &22
pos 8
dimension 20
uid 280,0
)
*70 (MRCItem
litem &23
pos 9
dimension 20
uid 282,0
)
*71 (MRCItem
litem &24
pos 10
dimension 20
uid 284,0
)
*72 (MRCItem
litem &25
pos 11
dimension 20
uid 286,0
)
*73 (MRCItem
litem &26
pos 12
dimension 20
uid 288,0
)
*74 (MRCItem
litem &27
pos 13
dimension 20
uid 290,0
)
*75 (MRCItem
litem &28
pos 14
dimension 20
uid 292,0
)
*76 (MRCItem
litem &29
pos 15
dimension 20
uid 294,0
)
*77 (MRCItem
litem &30
pos 16
dimension 20
uid 296,0
)
*78 (MRCItem
litem &31
pos 17
dimension 20
uid 298,0
)
*79 (MRCItem
litem &32
pos 18
dimension 20
uid 300,0
)
*80 (MRCItem
litem &33
pos 19
dimension 20
uid 302,0
)
*81 (MRCItem
litem &34
pos 20
dimension 20
uid 304,0
)
*82 (MRCItem
litem &35
pos 21
dimension 20
uid 306,0
)
*83 (MRCItem
litem &36
pos 22
dimension 20
uid 308,0
)
*84 (MRCItem
litem &37
pos 23
dimension 20
uid 310,0
)
*85 (MRCItem
litem &38
pos 24
dimension 20
uid 312,0
)
*86 (MRCItem
litem &39
pos 25
dimension 20
uid 314,0
)
*87 (MRCItem
litem &40
pos 26
dimension 20
uid 316,0
)
*88 (MRCItem
litem &41
pos 27
dimension 20
uid 318,0
)
*89 (MRCItem
litem &42
pos 28
dimension 20
uid 320,0
)
*90 (MRCItem
litem &43
pos 29
dimension 20
uid 322,0
)
*91 (MRCItem
litem &44
pos 30
dimension 20
uid 324,0
)
*92 (MRCItem
litem &45
pos 31
dimension 20
uid 326,0
)
*93 (MRCItem
litem &46
pos 32
dimension 20
uid 328,0
)
*94 (MRCItem
litem &47
pos 33
dimension 20
uid 330,0
)
*95 (MRCItem
litem &48
pos 34
dimension 20
uid 332,0
)
*96 (MRCItem
litem &49
pos 35
dimension 20
uid 334,0
)
*97 (MRCItem
litem &50
pos 36
dimension 20
uid 336,0
)
*98 (MRCItem
litem &51
pos 37
dimension 20
uid 338,0
)
*99 (MRCItem
litem &52
pos 38
dimension 20
uid 340,0
)
*100 (MRCItem
litem &53
pos 39
dimension 20
uid 342,0
)
*101 (MRCItem
litem &54
pos 40
dimension 20
uid 344,0
)
*102 (MRCItem
litem &55
pos 41
dimension 20
uid 346,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
optionalChildren [
*103 (MRCItem
litem &5
pos 0
dimension 20
)
*104 (MRCItem
litem &7
pos 1
dimension 50
)
*105 (MRCItem
litem &8
pos 2
dimension 100
)
*106 (MRCItem
litem &9
pos 3
dimension 50
)
*107 (MRCItem
litem &10
pos 4
dimension 100
)
*108 (MRCItem
litem &11
pos 5
dimension 100
)
*109 (MRCItem
litem &12
pos 6
dimension 50
)
*110 (MRCItem
litem &13
pos 7
dimension 80
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *111 (LEmptyRow
)
optionalChildren [
*112 (RefLabelRowHdr
)
*113 (TitleRowHdr
)
*114 (FilterRowHdr
)
*115 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*116 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*117 (GroupColHdr
tm "GroupColHdrMgr"
)
*118 (NameColHdr
tm "GenericNameColHdrMgr"
)
*119 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*120 (InitColHdr
tm "GenericValueColHdrMgr"
)
*121 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*122 (EolColHdr
tm "GenericEolColHdrMgr"
)
*123 (LogGeneric
generic (GiElement
name "AXI_ADDR_WIDTH"
type "integer"
value "32"
po "--BASEADDR : std_logic_vector(31 downto 0) := x\"A2000000\" -- the register file's system base address"
apo 0
e "-- width of the AXI address bus"
)
uid 258,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*124 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *125 (MRCItem
litem &111
pos 3
dimension 20
)
optionalChildren [
*126 (MRCItem
litem &112
pos 0
dimension 20
)
*127 (MRCItem
litem &113
pos 1
dimension 23
)
*128 (MRCItem
litem &114
pos 2
hidden 1
dimension 20
)
*129 (MRCItem
litem &123
pos 0
dimension 20
uid 259,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
optionalChildren [
*130 (MRCItem
litem &115
pos 0
dimension 20
)
*131 (MRCItem
litem &117
pos 1
dimension 50
)
*132 (MRCItem
litem &118
pos 2
dimension 100
)
*133 (MRCItem
litem &119
pos 3
dimension 100
)
*134 (MRCItem
litem &120
pos 4
dimension 50
)
*135 (MRCItem
litem &121
pos 5
dimension 50
)
*136 (MRCItem
litem &122
pos 6
dimension 80
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/emp_elink_mem_interface_regs/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/emp_elink_mem_interface_regs/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/emp_elink_mem_interface_regs"
)
(vvPair
variable "d_logical"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/emp_elink_mem_interface_regs"
)
(vvPair
variable "date"
value "03/13/23"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "13"
)
(vvPair
variable "entity_name"
value "emp_elink_mem_interface_regs"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "dcs"
)
(vvPair
variable "graphical_source_date"
value "03/13/23"
)
(vvPair
variable "graphical_source_group"
value "dcs"
)
(vvPair
variable "graphical_source_host"
value "chipdev2.physik.uni-wuppertal.de"
)
(vvPair
variable "graphical_source_time"
value "08:52:21"
)
(vvPair
variable "group"
value "dcs"
)
(vvPair
variable "host"
value "chipdev2.physik.uni-wuppertal.de"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "mopshub_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/mopshub_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/mopshub_lib/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/mopshub_lib/ps"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/mopshub_lib/work"
)
(vvPair
variable "library_downstream_QuestaSimSimulator"
value "$HDS_PROJECT_DIR/mopshub_lib/sim"
)
(vvPair
variable "library_downstream_SvAssistantInvoke"
value "$HDS_PROJECT_DIR/mopshub_lib/svassistant"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "emp_elink_mem_interface_regs"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/emp_elink_mem_interface_regs/symbol.sb"
)
(vvPair
variable "p_logical"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/emp_elink_mem_interface_regs/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "mopshub"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "08:52:21"
)
(vvPair
variable "unit"
value "emp_elink_mem_interface_regs"
)
(vvPair
variable "user"
value "dcs"
)
(vvPair
variable "version"
value "2019.4 (Build 4)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
optionalChildren [
*137 (SymbolBody
uid 8,0
optionalChildren [
*138 (CptPort
uid 48,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,6625,81000,7375"
)
tg (CPTG
uid 50,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 51,0
va (VaSet
font "courier,8,0"
)
xt "82000,6550,99000,7450"
st "BASEADDR : std_logic_vector(31:0)"
blo "82000,7250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 52,0
va (VaSet
font "courier,8,0"
)
xt "2000,10100,60600,11000"
st "BASEADDR                        : IN     std_logic_vector (31 downto 0) ; -- the register file's system base address
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "BASEADDR"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- the register file's system base address"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*139 (CptPort
uid 53,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,8625,81000,9375"
)
tg (CPTG
uid 55,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
font "courier,8,0"
)
xt "82000,8550,92500,9450"
st "axi_aclk : std_logic"
blo "82000,9250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 57,0
va (VaSet
font "courier,8,0"
)
xt "2000,11000,29000,12800"
st "-- Clock and Reset
axi_aclk                        : IN     std_logic  ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "axi_aclk"
t "std_logic"
prec "-- Clock and Reset"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*140 (CptPort
uid 58,0
ps "OnEdgeStrategy"
shape (Triangle
uid 59,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,10625,81000,11375"
)
tg (CPTG
uid 60,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 61,0
va (VaSet
font "courier,8,0"
)
xt "82000,10550,94000,11450"
st "axi_aresetn : std_logic"
blo "82000,11250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 62,0
va (VaSet
font "courier,8,0"
)
xt "2000,12800,29000,13700"
st "axi_aresetn                     : IN     std_logic  ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "axi_aresetn"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*141 (CptPort
uid 63,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,12625,81000,13375"
)
tg (CPTG
uid 65,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66,0
va (VaSet
font "courier,8,0"
)
xt "82000,12550,109000,13450"
st "s_axi_awaddr : std_logic_vector(AXI_ADDR_WIDTH - 1:0)"
blo "82000,13250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 67,0
va (VaSet
font "courier,8,0"
)
xt "2000,13700,47000,15500"
st "-- AXI Write Address Channel
s_axi_awaddr                    : IN     std_logic_vector (AXI_ADDR_WIDTH - 1 downto 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "s_axi_awaddr"
t "std_logic_vector"
b "(AXI_ADDR_WIDTH - 1 downto 0)"
prec "-- AXI Write Address Channel"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*142 (CptPort
uid 68,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,14625,81000,15375"
)
tg (CPTG
uid 70,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71,0
va (VaSet
font "courier,8,0"
)
xt "82000,14550,100500,15450"
st "s_axi_awprot : std_logic_vector(2:0)"
blo "82000,15250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 72,0
va (VaSet
font "courier,8,0"
)
xt "2000,15500,55500,16400"
st "s_axi_awprot                    : IN     std_logic_vector (2 downto 0) ; -- sigasi @suppress \"Unused port\"
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "s_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
eolc "-- sigasi @suppress \"Unused port\""
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*143 (CptPort
uid 73,0
ps "OnEdgeStrategy"
shape (Triangle
uid 74,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,16625,81000,17375"
)
tg (CPTG
uid 75,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76,0
va (VaSet
font "courier,8,0"
)
xt "82000,16550,95000,17450"
st "s_axi_awvalid : std_logic"
blo "82000,17250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 77,0
va (VaSet
font "courier,8,0"
)
xt "2000,16400,29000,17300"
st "s_axi_awvalid                   : IN     std_logic  ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "s_axi_awvalid"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*144 (CptPort
uid 78,0
ps "OnEdgeStrategy"
shape (Triangle
uid 79,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,6625,141750,7375"
)
tg (CPTG
uid 80,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 81,0
va (VaSet
font "courier,8,0"
)
xt "127000,6550,140000,7450"
st "s_axi_awready : std_logic"
ju 2
blo "140000,7250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 82,0
va (VaSet
font "courier,8,0"
)
xt "2000,17300,29000,18200"
st "s_axi_awready                   : OUT    std_logic  ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_awready"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*145 (CptPort
uid 83,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,18625,81000,19375"
)
tg (CPTG
uid 85,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86,0
va (VaSet
font "courier,8,0"
)
xt "82000,18550,100500,19450"
st "s_axi_wdata : std_logic_vector(31:0)"
blo "82000,19250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 87,0
va (VaSet
font "courier,8,0"
)
xt "2000,18200,39000,20000"
st "-- AXI Write Data Channel
s_axi_wdata                     : IN     std_logic_vector (31 downto 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "s_axi_wdata"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- AXI Write Data Channel"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*146 (CptPort
uid 88,0
ps "OnEdgeStrategy"
shape (Triangle
uid 89,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,20625,81000,21375"
)
tg (CPTG
uid 90,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91,0
va (VaSet
font "courier,8,0"
)
xt "82000,20550,100000,21450"
st "s_axi_wstrb : std_logic_vector(3:0)"
blo "82000,21250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 92,0
va (VaSet
font "courier,8,0"
)
xt "2000,20000,38500,20900"
st "s_axi_wstrb                     : IN     std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "s_axi_wstrb"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*147 (CptPort
uid 93,0
ps "OnEdgeStrategy"
shape (Triangle
uid 94,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,22625,81000,23375"
)
tg (CPTG
uid 95,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 96,0
va (VaSet
font "courier,8,0"
)
xt "82000,22550,94500,23450"
st "s_axi_wvalid : std_logic"
blo "82000,23250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 97,0
va (VaSet
font "courier,8,0"
)
xt "2000,20900,29000,21800"
st "s_axi_wvalid                    : IN     std_logic  ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "s_axi_wvalid"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*148 (CptPort
uid 98,0
ps "OnEdgeStrategy"
shape (Triangle
uid 99,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,8625,141750,9375"
)
tg (CPTG
uid 100,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 101,0
va (VaSet
font "courier,8,0"
)
xt "127500,8550,140000,9450"
st "s_axi_wready : std_logic"
ju 2
blo "140000,9250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 102,0
va (VaSet
font "courier,8,0"
)
xt "2000,21800,29000,22700"
st "s_axi_wready                    : OUT    std_logic  ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_wready"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*149 (CptPort
uid 103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,24625,81000,25375"
)
tg (CPTG
uid 105,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 106,0
va (VaSet
font "courier,8,0"
)
xt "82000,24550,109000,25450"
st "s_axi_araddr : std_logic_vector(AXI_ADDR_WIDTH - 1:0)"
blo "82000,25250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 107,0
va (VaSet
font "courier,8,0"
)
xt "2000,22700,47000,24500"
st "-- AXI Read Address Channel
s_axi_araddr                    : IN     std_logic_vector (AXI_ADDR_WIDTH - 1 downto 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "s_axi_araddr"
t "std_logic_vector"
b "(AXI_ADDR_WIDTH - 1 downto 0)"
prec "-- AXI Read Address Channel"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*150 (CptPort
uid 108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,26625,81000,27375"
)
tg (CPTG
uid 110,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 111,0
va (VaSet
font "courier,8,0"
)
xt "82000,26550,100500,27450"
st "s_axi_arprot : std_logic_vector(2:0)"
blo "82000,27250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 112,0
va (VaSet
font "courier,8,0"
)
xt "2000,24500,55500,25400"
st "s_axi_arprot                    : IN     std_logic_vector (2 downto 0) ; -- sigasi @suppress \"Unused port\"
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "s_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
eolc "-- sigasi @suppress \"Unused port\""
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
*151 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,28625,81000,29375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
font "courier,8,0"
)
xt "82000,28550,95000,29450"
st "s_axi_arvalid : std_logic"
blo "82000,29250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 117,0
va (VaSet
font "courier,8,0"
)
xt "2000,25400,29000,26300"
st "s_axi_arvalid                   : IN     std_logic  ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "s_axi_arvalid"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*152 (CptPort
uid 118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,10625,141750,11375"
)
tg (CPTG
uid 120,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 121,0
va (VaSet
font "courier,8,0"
)
xt "127000,10550,140000,11450"
st "s_axi_arready : std_logic"
ju 2
blo "140000,11250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 122,0
va (VaSet
font "courier,8,0"
)
xt "2000,26300,29000,27200"
st "s_axi_arready                   : OUT    std_logic  ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_arready"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
)
*153 (CptPort
uid 123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,12625,141750,13375"
)
tg (CPTG
uid 125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 126,0
va (VaSet
font "courier,8,0"
)
xt "121500,12550,140000,13450"
st "s_axi_rdata : std_logic_vector(31:0)"
ju 2
blo "140000,13250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 127,0
va (VaSet
font "courier,8,0"
)
xt "2000,27200,39000,29000"
st "-- AXI Read Data Channel
s_axi_rdata                     : OUT    std_logic_vector (31 downto 0) ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_rdata"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- AXI Read Data Channel"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
)
*154 (CptPort
uid 128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,14625,141750,15375"
)
tg (CPTG
uid 130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 131,0
va (VaSet
font "courier,8,0"
)
xt "122000,14550,140000,15450"
st "s_axi_rresp : std_logic_vector(1:0)"
ju 2
blo "140000,15250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 132,0
va (VaSet
font "courier,8,0"
)
xt "2000,29000,38500,29900"
st "s_axi_rresp                     : OUT    std_logic_vector (1 downto 0) ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
)
*155 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,16625,141750,17375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
font "courier,8,0"
)
xt "127500,16550,140000,17450"
st "s_axi_rvalid : std_logic"
ju 2
blo "140000,17250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 137,0
va (VaSet
font "courier,8,0"
)
xt "2000,29900,29000,30800"
st "s_axi_rvalid                    : OUT    std_logic  ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_rvalid"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
)
*156 (CptPort
uid 138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,30625,81000,31375"
)
tg (CPTG
uid 140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 141,0
va (VaSet
font "courier,8,0"
)
xt "82000,30550,94500,31450"
st "s_axi_rready : std_logic"
blo "82000,31250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 142,0
va (VaSet
font "courier,8,0"
)
xt "2000,30800,29000,31700"
st "s_axi_rready                    : IN     std_logic  ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "s_axi_rready"
t "std_logic"
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
)
*157 (CptPort
uid 143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,18625,141750,19375"
)
tg (CPTG
uid 145,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 146,0
va (VaSet
font "courier,8,0"
)
xt "122000,18550,140000,19450"
st "s_axi_bresp : std_logic_vector(1:0)"
ju 2
blo "140000,19250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 147,0
va (VaSet
font "courier,8,0"
)
xt "2000,31700,38500,33500"
st "-- AXI Write Response Channel
s_axi_bresp                     : OUT    std_logic_vector (1 downto 0) ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- AXI Write Response Channel"
preAdd 0
posAdd 0
o 20
suid 20,0
)
)
)
*158 (CptPort
uid 148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 149,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,20625,141750,21375"
)
tg (CPTG
uid 150,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 151,0
va (VaSet
font "courier,8,0"
)
xt "127500,20550,140000,21450"
st "s_axi_bvalid : std_logic"
ju 2
blo "140000,21250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 152,0
va (VaSet
font "courier,8,0"
)
xt "2000,33500,29000,34400"
st "s_axi_bvalid                    : OUT    std_logic  ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_bvalid"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
)
*159 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 154,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,32625,81000,33375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
font "courier,8,0"
)
xt "82000,32550,94500,33450"
st "s_axi_bready : std_logic"
blo "82000,33250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 157,0
va (VaSet
font "courier,8,0"
)
xt "2000,34400,29000,35300"
st "s_axi_bready                    : IN     std_logic  ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "s_axi_bready"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
)
*160 (CptPort
uid 158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,22625,141750,23375"
)
tg (CPTG
uid 160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 161,0
va (VaSet
font "courier,8,0"
)
xt "127500,22550,140000,23450"
st "magic_strobe : std_logic"
ju 2
blo "140000,23250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 162,0
va (VaSet
font "courier,8,0"
)
xt "2000,35300,72200,37100"
st "-- User Ports
magic_strobe                    : OUT    std_logic  ; -- Strobe signal for register 'magic' (pulsed when the register is read from the bus)
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "magic_strobe"
t "std_logic"
prec "-- User Ports"
eolc "-- Strobe signal for register 'magic' (pulsed when the register is read from the bus)"
preAdd 0
posAdd 0
o 23
suid 23,0
)
)
)
*161 (CptPort
uid 163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,34625,81000,35375"
)
tg (CPTG
uid 165,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166,0
va (VaSet
font "courier,8,0"
)
xt "82000,34550,100500,35450"
st "magic_value : std_logic_vector(31:0)"
blo "82000,35250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 167,0
va (VaSet
font "courier,8,0"
)
xt "2000,37100,61400,38000"
st "magic_value                     : IN     std_logic_vector (31 downto 0) ; -- Value of register 'magic', field 'value'
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "magic_value"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- Value of register 'magic', field 'value'"
preAdd 0
posAdd 0
o 24
suid 24,0
)
)
)
*162 (CptPort
uid 168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,24625,141750,25375"
)
tg (CPTG
uid 170,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 171,0
va (VaSet
font "courier,8,0"
)
xt "126500,24550,140000,25450"
st "command_strobe : std_logic"
ju 2
blo "140000,25250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 172,0
va (VaSet
font "courier,8,0"
)
xt "2000,38000,74700,38900"
st "command_strobe                  : OUT    std_logic  ; -- Strobe signal for register 'command' (pulsed when the register is written from the bus)
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "command_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'command' (pulsed when the register is written from the bus)"
preAdd 0
posAdd 0
o 25
suid 25,0
)
)
)
*163 (CptPort
uid 173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,26625,141750,27375"
)
tg (CPTG
uid 175,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 176,0
va (VaSet
font "courier,8,0"
)
xt "116500,26550,140000,27450"
st "command_mem_read_write : std_logic_vector(0:0)"
ju 2
blo "140000,27250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 177,0
va (VaSet
font "courier,8,0"
)
xt "2000,38900,66400,39800"
st "command_mem_read_write          : OUT    std_logic_vector (0 downto 0) ; -- Value of register 'command', field 'mem_read_write'
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "command_mem_read_write"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'command', field 'mem_read_write'"
preAdd 0
posAdd 0
o 26
suid 26,0
)
)
)
*164 (CptPort
uid 178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 179,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,28625,141750,29375"
)
tg (CPTG
uid 180,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 181,0
va (VaSet
font "courier,8,0"
)
xt "113500,28550,140000,29450"
st "command_start_uplink_storage : std_logic_vector(0:0)"
ju 2
blo "140000,29250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 182,0
va (VaSet
font "courier,8,0"
)
xt "2000,39800,69400,40700"
st "command_start_uplink_storage    : OUT    std_logic_vector (0 downto 0) ; -- Value of register 'command', field 'start_uplink_storage'
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "command_start_uplink_storage"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'command', field 'start_uplink_storage'"
preAdd 0
posAdd 0
o 27
suid 27,0
)
)
)
*165 (CptPort
uid 183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,30625,141750,31375"
)
tg (CPTG
uid 185,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 186,0
va (VaSet
font "courier,8,0"
)
xt "112000,30550,140000,31450"
st "command_start_downlink_delivery : std_logic_vector(0:0)"
ju 2
blo "140000,31250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 187,0
va (VaSet
font "courier,8,0"
)
xt "2000,40700,70900,41600"
st "command_start_downlink_delivery : OUT    std_logic_vector (0 downto 0) ; -- Value of register 'command', field 'start_downlink_delivery'
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "command_start_downlink_delivery"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'command', field 'start_downlink_delivery'"
preAdd 0
posAdd 0
o 28
suid 28,0
)
)
)
*166 (CptPort
uid 188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 189,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,32625,141750,33375"
)
tg (CPTG
uid 190,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 191,0
va (VaSet
font "courier,8,0"
)
xt "121000,32550,140000,33450"
st "command_reset : std_logic_vector(0:0)"
ju 2
blo "140000,33250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 192,0
va (VaSet
font "courier,8,0"
)
xt "2000,41600,61900,42500"
st "command_reset                   : OUT    std_logic_vector (0 downto 0) ; -- Value of register 'command', field 'reset'
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "command_reset"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'command', field 'reset'"
preAdd 0
posAdd 0
o 29
suid 29,0
)
)
)
*167 (CptPort
uid 193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 194,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,34625,141750,35375"
)
tg (CPTG
uid 195,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 196,0
va (VaSet
font "courier,8,0"
)
xt "117000,34550,140000,35450"
st "command_downlink_loop : std_logic_vector(0:0)"
ju 2
blo "140000,35250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 197,0
va (VaSet
font "courier,8,0"
)
xt "2000,42500,65900,43400"
st "command_downlink_loop           : OUT    std_logic_vector (0 downto 0) ; -- Value of register 'command', field 'downlink_loop'
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "command_downlink_loop"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'command', field 'downlink_loop'"
preAdd 0
posAdd 0
o 30
suid 30,0
)
)
)
*168 (CptPort
uid 198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,36625,141750,37375"
)
tg (CPTG
uid 200,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 201,0
va (VaSet
font "courier,8,0"
)
xt "127000,36550,140000,37450"
st "status_strobe : std_logic"
ju 2
blo "140000,37250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 202,0
va (VaSet
font "courier,8,0"
)
xt "2000,43400,72700,44300"
st "status_strobe                   : OUT    std_logic  ; -- Strobe signal for register 'status' (pulsed when the register is read from the bus)
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "status_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'status' (pulsed when the register is read from the bus)"
preAdd 0
posAdd 0
o 31
suid 31,0
)
)
)
*169 (CptPort
uid 203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,36625,81000,37375"
)
tg (CPTG
uid 205,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 206,0
va (VaSet
font "courier,8,0"
)
xt "82000,36550,100000,37450"
st "status_done : std_logic_vector(0:0)"
blo "82000,37250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 207,0
va (VaSet
font "courier,8,0"
)
xt "2000,44300,60900,45200"
st "status_done                     : IN     std_logic_vector (0 downto 0) ; -- Value of register 'status', field 'done'
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "status_done"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'status', field 'done'"
preAdd 0
posAdd 0
o 32
suid 32,0
)
)
)
*170 (CptPort
uid 208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 209,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,38625,141750,39375"
)
tg (CPTG
uid 210,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 211,0
va (VaSet
font "courier,8,0"
)
xt "126000,38550,140000,39450"
st "mem_addr_strobe : std_logic"
ju 2
blo "140000,39250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 212,0
va (VaSet
font "courier,8,0"
)
xt "2000,45200,75200,46100"
st "mem_addr_strobe                 : OUT    std_logic  ; -- Strobe signal for register 'mem_addr' (pulsed when the register is written from the bus)
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "mem_addr_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'mem_addr' (pulsed when the register is written from the bus)"
preAdd 0
posAdd 0
o 33
suid 33,0
)
)
)
*171 (CptPort
uid 213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,40625,141750,41375"
)
tg (CPTG
uid 215,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 216,0
va (VaSet
font "courier,8,0"
)
xt "120000,40550,140000,41450"
st "mem_addr_value : std_logic_vector(31:0)"
ju 2
blo "140000,41250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 217,0
va (VaSet
font "courier,8,0"
)
xt "2000,46100,62900,47000"
st "mem_addr_value                  : OUT    std_logic_vector (31 downto 0) ; -- Value of register 'mem_addr', field 'value'
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "mem_addr_value"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- Value of register 'mem_addr', field 'value'"
preAdd 0
posAdd 0
o 34
suid 34,0
)
)
)
*172 (CptPort
uid 218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,42625,141750,43375"
)
tg (CPTG
uid 220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 221,0
va (VaSet
font "courier,8,0"
)
xt "123000,42550,140000,43450"
st "mem_write_data_strobe : std_logic"
ju 2
blo "140000,43250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 222,0
va (VaSet
font "courier,8,0"
)
xt "2000,47000,78200,47900"
st "mem_write_data_strobe           : OUT    std_logic  ; -- Strobe signal for register 'mem_write_data' (pulsed when the register is written from the bus)
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "mem_write_data_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'mem_write_data' (pulsed when the register is written from the bus)"
preAdd 0
posAdd 0
o 35
suid 35,0
)
)
)
*173 (CptPort
uid 223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,44625,141750,45375"
)
tg (CPTG
uid 225,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 226,0
va (VaSet
font "courier,8,0"
)
xt "117000,44550,140000,45450"
st "mem_write_data_value : std_logic_vector(31:0)"
ju 2
blo "140000,45250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 227,0
va (VaSet
font "courier,8,0"
)
xt "2000,47900,65900,48800"
st "mem_write_data_value            : OUT    std_logic_vector (31 downto 0) ; -- Value of register 'mem_write_data', field 'value'
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "mem_write_data_value"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- Value of register 'mem_write_data', field 'value'"
preAdd 0
posAdd 0
o 36
suid 36,0
)
)
)
*174 (CptPort
uid 228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,46625,141750,47375"
)
tg (CPTG
uid 230,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 231,0
va (VaSet
font "courier,8,0"
)
xt "123500,46550,140000,47450"
st "mem_read_data_strobe : std_logic"
ju 2
blo "140000,47250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 232,0
va (VaSet
font "courier,8,0"
)
xt "2000,48800,76200,49700"
st "mem_read_data_strobe            : OUT    std_logic  ; -- Strobe signal for register 'mem_read_data' (pulsed when the register is read from the bus)
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "mem_read_data_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'mem_read_data' (pulsed when the register is read from the bus)"
preAdd 0
posAdd 0
o 37
suid 37,0
)
)
)
*175 (CptPort
uid 233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,38625,81000,39375"
)
tg (CPTG
uid 235,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 236,0
va (VaSet
font "courier,8,0"
)
xt "82000,38550,104500,39450"
st "mem_read_data_value : std_logic_vector(31:0)"
blo "82000,39250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 237,0
va (VaSet
font "courier,8,0"
)
xt "2000,49700,65400,50600"
st "mem_read_data_value             : IN     std_logic_vector (31 downto 0) ; -- Value of register 'mem_read_data', field 'value'
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "mem_read_data_value"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- Value of register 'mem_read_data', field 'value'"
preAdd 0
posAdd 0
o 38
suid 38,0
)
)
)
*176 (CptPort
uid 238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,48625,141750,49375"
)
tg (CPTG
uid 240,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 241,0
va (VaSet
font "courier,8,0"
)
xt "122500,48550,140000,49450"
st "elink_group_sel_strobe : std_logic"
ju 2
blo "140000,49250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 242,0
va (VaSet
font "courier,8,0"
)
xt "2000,50600,78700,51500"
st "elink_group_sel_strobe          : OUT    std_logic  ; -- Strobe signal for register 'elink_group_sel' (pulsed when the register is written from the bus)
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "elink_group_sel_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'elink_group_sel' (pulsed when the register is written from the bus)"
preAdd 0
posAdd 0
o 39
suid 39,0
)
)
)
*177 (CptPort
uid 243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,50625,141750,51375"
)
tg (CPTG
uid 245,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 246,0
va (VaSet
font "courier,8,0"
)
xt "117000,50550,140000,51450"
st "elink_group_sel_value : std_logic_vector(3:0)"
ju 2
blo "140000,51250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 247,0
va (VaSet
font "courier,8,0"
)
xt "2000,51500,65900,52400"
st "elink_group_sel_value           : OUT    std_logic_vector (3 downto 0) ; -- Value of register 'elink_group_sel', field 'value'
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "elink_group_sel_value"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- Value of register 'elink_group_sel', field 'value'"
preAdd 0
posAdd 0
o 40
suid 40,0
)
)
)
*178 (CptPort
uid 248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,52625,141750,53375"
)
tg (CPTG
uid 250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 251,0
va (VaSet
font "courier,8,0"
)
xt "125000,52550,140000,53450"
st "int_enable_strobe : std_logic"
ju 2
blo "140000,53250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 252,0
va (VaSet
font "courier,8,0"
)
xt "2000,52400,76200,53300"
st "int_enable_strobe               : OUT    std_logic  ; -- Strobe signal for register 'int_enable' (pulsed when the register is written from the bus)
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "int_enable_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'int_enable' (pulsed when the register is written from the bus)"
preAdd 0
posAdd 0
o 41
suid 41,0
)
)
)
*179 (CptPort
uid 253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,54625,141750,55375"
)
tg (CPTG
uid 255,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 256,0
va (VaSet
font "courier,8,0"
)
xt "119500,54550,140000,55450"
st "int_enable_value : std_logic_vector(0:0)"
ju 2
blo "140000,55250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 257,0
va (VaSet
font "courier,8,0"
)
xt "2000,53300,62400,54200"
st "int_enable_value                : OUT    std_logic_vector (0 downto 0) -- Value of register 'int_enable', field 'value'
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "int_enable_value"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'int_enable', field 'value'"
preAdd 0
posAdd 0
o 42
suid 42,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "81000,5000,141000,57000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "courier,8,1"
)
xt "108750,30100,114750,31000"
st "mopshub_lib"
blo "108750,30800"
)
second (Text
uid 12,0
va (VaSet
font "courier,8,1"
)
xt "108750,31000,123250,31900"
st "emp_elink_mem_interface_regs"
blo "108750,31700"
)
)
gi *180 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "courier,8,0"
)
xt "80700,400,131300,4000"
st "Generic Declarations

AXI_ADDR_WIDTH integer 32 -- width of the AXI address bus 
--BASEADDR : std_logic_vector(31 downto 0) := x\"A2000000\" -- the register file's system base address
"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "AXI_ADDR_WIDTH"
type "integer"
value "32"
po "--BASEADDR : std_logic_vector(31 downto 0) := x\"A2000000\" -- the register file's system base address"
apo 0
e "-- width of the AXI address bus"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sT 1
)
)
*181 (Grouping
uid 16,0
optionalChildren [
*182 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "85000,65000,102000,66000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "85200,65050,96200,65950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*183 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "102000,61000,106000,62000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "102200,61050,106200,61950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*184 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "85000,63000,102000,64000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "85200,63050,98700,63950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*185 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "81000,63000,85000,64000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "81200,63050,84200,63950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*186 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "102000,62000,122000,66000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "102200,62200,113200,63100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*187 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "106000,61000,122000,62000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "106200,61050,109700,61950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*188 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "81000,61000,102000,63000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "87000,61500,96000,62500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*189 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "81000,64000,85000,65000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "81200,64050,83700,64950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*190 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "81000,65000,85000,66000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "81200,65050,84700,65950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*191 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "85000,64000,102000,65000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "85200,64050,94200,64950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "81000,61000,122000,66000"
)
oxt "14000,66000,55000,71000"
)
*192 (CommentText
uid 260,0
shape (Rectangle
uid 261,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,-6000,33000,0"
)
text (MLText
uid 262,0
va (VaSet
fg "0,0,32768"
)
xt "200,-5800,31400,-800"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 08:52:21 03/13/23
from - /../../home/dcs/git/mopshub/mopshub_lib/hdl/emp_elink_mem_interface_regs_entity.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *193 (PackageList
uid 347,0
stg "VerticalLayoutStrategy"
textVec [
*194 (Text
uid 348,0
va (VaSet
font "courier,8,1"
)
xt "0,1000,6500,1900"
st "Package List"
blo "0,1700"
)
*195 (MLText
uid 349,0
va (VaSet
font "courier,8,0"
)
xt "0,1900,27000,7300"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

LIBRARY mopshub_lib;
USE mopshub_lib.emp_elink_mem_interface_regs_pkg.all;
"
tm "PackageList"
)
]
)
windowSize "0,0,1015,690"
viewArea "0,0,0,0"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,39000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,1"
)
xt "24750,15100,29250,16000"
st "<library>"
blo "24750,15800"
)
second (Text
va (VaSet
font "courier,8,1"
)
xt "24750,16000,27750,16900"
st "<cell>"
blo "24750,16700"
)
)
gi *196 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,12000,10500,12900"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,1500,1650"
st "In0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,3500,1650"
st "Buffer0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *197 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "0,8300,6500,9200"
st "Declarations"
blo "0,9000"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "0,9200,3000,10100"
st "Ports:"
blo "0,9900"
)
externalLabel (Text
uid 4,0
va (VaSet
font "courier,8,1"
)
xt "0,54200,2500,55100"
st "User:"
blo "0,54900"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,8300,7500,9200"
st "Internal User:"
blo "0,9000"
)
externalText (MLText
uid 5,0
va (VaSet
font "courier,8,0"
)
xt "2000,55100,2000,55100"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,8300,0,8300"
tm "SyDeclarativeTextMgr"
)
)
lastUid 349,0
activeModelName "Symbol:CDM"
)
