module reg_file(
    input clk,
    input [4:0] raddr1, output [31:0] rdata1,
    input [4:0] raddr2, output [31:0] rdata2,
    input wen, input [4:0] waddr, input [31:0] wdata
);
    reg [31:0] regs [0:31];
    integer i;

    initial begin
        for (i=0; i<32; i=i+1) regs[i] = 0;
        // æ³¨æ„ï¼šlink.ld æœƒåˆå§‹åŒ– SPï¼Œé€™è£¡è¨­ç‚º 0 ä¹Ÿå¯ä»¥ï¼Œ
        // ä½†ä¿ç•™ 0x10000 ä½œç‚ºä¿éšªæ˜¯OKçš„ã€‚
        regs[2] = 32'h00008000; 
    end

    // ğŸ† é—œéµä¿®æ­£ï¼šå¯¦ä½œ Write-First é‚è¼¯ (Internal Forwarding)
    assign rdata1 = (raddr1 == 0) ? 32'b0 : 
                    (wen && (waddr == raddr1)) ? wdata : regs[raddr1];
    assign rdata2 = (raddr2 == 0) ? 32'b0 : 
                    (wen && (waddr == raddr2)) ? wdata : regs[raddr2];

    always @(posedge clk) begin
        if (wen && waddr != 0) begin
            regs[waddr] <= wdata;
        end
    end
endmodule