{
  "module_name": "core_armv8mml.h",
  "hash_id": "7572f03c245282cc34dbf3448446072370575a2ff282e1fce21afc526e6793d6",
  "original_prompt": "Ingested from sys_09_Anvil/source/lib/cmsis/inc/core_armv8mml.h",
  "human_readable_source": " \n \n\n#if   defined ( __ICCARM__ )\n  #pragma system_include                         \n#elif defined (__clang__)\n  #pragma clang system_header                    \n#elif defined ( __GNUC__ )\n  #pragma GCC diagnostic ignored \"-Wpedantic\"    \n#endif\n\n#ifndef __CORE_ARMV8MML_H_GENERIC\n#define __CORE_ARMV8MML_H_GENERIC\n\n#include <stdint.h>\n\n#ifdef __cplusplus\n extern \"C\" {\n#endif\n\n \n\n\n \n \n\n#include \"cmsis_version.h\"\n\n \n#define __ARMv8MML_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                    \n#define __ARMv8MML_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                     \n#define __ARMv8MML_CMSIS_VERSION       ((__ARMv8MML_CMSIS_VERSION_MAIN << 16U) | \\\n                                         __ARMv8MML_CMSIS_VERSION_SUB           )   \n\n#define __CORTEX_M                     (80U)                                        \n\n \n#if defined ( __CC_ARM )\n  #if defined __TARGET_FPU_VFP\n    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)\n      #define __FPU_USED       1U\n    #else\n      #error \"Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)\"\n      #define __FPU_USED       0U\n    #endif\n  #else\n    #define __FPU_USED         0U\n  #endif\n\n  #if defined(__ARM_FEATURE_DSP)\n    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)\n      #define __DSP_USED       1U\n    #else\n      #error \"Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)\"\n      #define __DSP_USED         0U\n    #endif\n  #else\n    #define __DSP_USED         0U\n  #endif\n\n#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)\n  #if defined __ARM_FP\n    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)\n      #define __FPU_USED       1U\n    #else\n      #warning \"Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)\"\n      #define __FPU_USED       0U\n    #endif\n  #else\n    #define __FPU_USED         0U\n  #endif\n\n  #if defined(__ARM_FEATURE_DSP)\n    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)\n      #define __DSP_USED       1U\n    #else\n      #error \"Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)\"\n      #define __DSP_USED         0U\n    #endif\n  #else\n    #define __DSP_USED         0U\n  #endif\n\n#elif defined ( __GNUC__ )\n  #if defined (__VFP_FP__) && !defined(__SOFTFP__)\n    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)\n      #define __FPU_USED       1U\n    #else\n      #error \"Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)\"\n      #define __FPU_USED       0U\n    #endif\n  #else\n    #define __FPU_USED         0U\n  #endif\n\n  #if defined(__ARM_FEATURE_DSP)\n    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)\n      #define __DSP_USED       1U\n    #else\n      #error \"Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)\"\n      #define __DSP_USED         0U\n    #endif\n  #else\n    #define __DSP_USED         0U\n  #endif\n\n#elif defined ( __ICCARM__ )\n  #if defined __ARMVFP__\n    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)\n      #define __FPU_USED       1U\n    #else\n      #error \"Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)\"\n      #define __FPU_USED       0U\n    #endif\n  #else\n    #define __FPU_USED         0U\n  #endif\n\n  #if defined(__ARM_FEATURE_DSP)\n    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)\n      #define __DSP_USED       1U\n    #else\n      #error \"Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)\"\n      #define __DSP_USED         0U\n    #endif\n  #else\n    #define __DSP_USED         0U\n  #endif\n\n#elif defined ( __TI_ARM__ )\n  #if defined __TI_VFP_SUPPORT__\n    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)\n      #define __FPU_USED       1U\n    #else\n      #error \"Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)\"\n      #define __FPU_USED       0U\n    #endif\n  #else\n    #define __FPU_USED         0U\n  #endif\n\n#elif defined ( __TASKING__ )\n  #if defined __FPU_VFP__\n    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)\n      #define __FPU_USED       1U\n    #else\n      #error \"Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)\"\n      #define __FPU_USED       0U\n    #endif\n  #else\n    #define __FPU_USED         0U\n  #endif\n\n#elif defined ( __CSMC__ )\n  #if ( __CSMC__ & 0x400U)\n    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)\n      #define __FPU_USED       1U\n    #else\n      #error \"Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)\"\n      #define __FPU_USED       0U\n    #endif\n  #else\n    #define __FPU_USED         0U\n  #endif\n\n#endif\n\n#include \"cmsis_compiler.h\"                \n\n\n#ifdef __cplusplus\n}\n#endif\n\n#endif  \n\n#ifndef __CMSIS_GENERIC\n\n#ifndef __CORE_ARMV8MML_H_DEPENDANT\n#define __CORE_ARMV8MML_H_DEPENDANT\n\n#ifdef __cplusplus\n extern \"C\" {\n#endif\n\n \n#if defined __CHECK_DEVICE_DEFINES\n  #ifndef __ARMv8MML_REV\n    #define __ARMv8MML_REV               0x0000U\n    #warning \"__ARMv8MML_REV not defined in device header file; using default!\"\n  #endif\n\n  #ifndef __FPU_PRESENT\n    #define __FPU_PRESENT             0U\n    #warning \"__FPU_PRESENT not defined in device header file; using default!\"\n  #endif\n\n  #ifndef __MPU_PRESENT\n    #define __MPU_PRESENT             0U\n    #warning \"__MPU_PRESENT not defined in device header file; using default!\"\n  #endif\n\n  #ifndef __SAUREGION_PRESENT\n    #define __SAUREGION_PRESENT       0U\n    #warning \"__SAUREGION_PRESENT not defined in device header file; using default!\"\n  #endif\n\n  #ifndef __DSP_PRESENT\n    #define __DSP_PRESENT             0U\n    #warning \"__DSP_PRESENT not defined in device header file; using default!\"\n  #endif\n\n  #ifndef __VTOR_PRESENT\n    #define __VTOR_PRESENT             1U\n    #warning \"__VTOR_PRESENT not defined in device header file; using default!\"\n  #endif\n\n  #ifndef __NVIC_PRIO_BITS\n    #define __NVIC_PRIO_BITS          3U\n    #warning \"__NVIC_PRIO_BITS not defined in device header file; using default!\"\n  #endif\n\n  #ifndef __Vendor_SysTickConfig\n    #define __Vendor_SysTickConfig    0U\n    #warning \"__Vendor_SysTickConfig not defined in device header file; using default!\"\n  #endif\n#endif\n\n \n \n#ifdef __cplusplus\n  #define   __I     volatile              \n#else\n  #define   __I     volatile const        \n#endif\n#define     __O     volatile              \n#define     __IO    volatile              \n\n \n#define     __IM     volatile const       \n#define     __OM     volatile             \n#define     __IOM    volatile             \n\n \n\n\n\n \n \n\n \n\n \ntypedef union\n{\n  struct\n  {\n    uint32_t _reserved0:16;               \n    uint32_t GE:4;                        \n    uint32_t _reserved1:7;                \n    uint32_t Q:1;                         \n    uint32_t V:1;                         \n    uint32_t C:1;                         \n    uint32_t Z:1;                         \n    uint32_t N:1;                         \n  } b;                                    \n  uint32_t w;                             \n} APSR_Type;\n\n \n#define APSR_N_Pos                         31U                                             \n#define APSR_N_Msk                         (1UL << APSR_N_Pos)                             \n\n#define APSR_Z_Pos                         30U                                             \n#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                             \n\n#define APSR_C_Pos                         29U                                             \n#define APSR_C_Msk                         (1UL << APSR_C_Pos)                             \n\n#define APSR_V_Pos                         28U                                             \n#define APSR_V_Msk                         (1UL << APSR_V_Pos)                             \n\n#define APSR_Q_Pos                         27U                                             \n#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                             \n\n#define APSR_GE_Pos                        16U                                             \n#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                          \n\n\n \ntypedef union\n{\n  struct\n  {\n    uint32_t ISR:9;                       \n    uint32_t _reserved0:23;               \n  } b;                                    \n  uint32_t w;                             \n} IPSR_Type;\n\n \n#define IPSR_ISR_Pos                        0U                                             \n#define IPSR_ISR_Msk                       (0x1FFUL  )                   \n\n\n \ntypedef union\n{\n  struct\n  {\n    uint32_t ISR:9;                       \n    uint32_t _reserved0:7;                \n    uint32_t GE:4;                        \n    uint32_t _reserved1:4;                \n    uint32_t T:1;                         \n    uint32_t IT:2;                        \n    uint32_t Q:1;                         \n    uint32_t V:1;                         \n    uint32_t C:1;                         \n    uint32_t Z:1;                         \n    uint32_t N:1;                         \n  } b;                                    \n  uint32_t w;                             \n} xPSR_Type;\n\n \n#define xPSR_N_Pos                         31U                                             \n#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                             \n\n#define xPSR_Z_Pos                         30U                                             \n#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                             \n\n#define xPSR_C_Pos                         29U                                             \n#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                             \n\n#define xPSR_V_Pos                         28U                                             \n#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                             \n\n#define xPSR_Q_Pos                         27U                                             \n#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                             \n\n#define xPSR_IT_Pos                        25U                                             \n#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                            \n\n#define xPSR_T_Pos                         24U                                             \n#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                             \n\n#define xPSR_GE_Pos                        16U                                             \n#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                          \n\n#define xPSR_ISR_Pos                        0U                                             \n#define xPSR_ISR_Msk                       (0x1FFUL  )                   \n\n\n \ntypedef union\n{\n  struct\n  {\n    uint32_t nPRIV:1;                     \n    uint32_t SPSEL:1;                     \n    uint32_t FPCA:1;                      \n    uint32_t SFPA:1;                      \n    uint32_t _reserved1:28;               \n  } b;                                    \n  uint32_t w;                             \n} CONTROL_Type;\n\n \n#define CONTROL_SFPA_Pos                    3U                                             \n#define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                       \n\n#define CONTROL_FPCA_Pos                    2U                                             \n#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                       \n\n#define CONTROL_SPSEL_Pos                   1U                                             \n#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                      \n\n#define CONTROL_nPRIV_Pos                   0U                                             \n#define CONTROL_nPRIV_Msk                  (1UL  )                  \n\n \n\n\n \n\n \ntypedef struct\n{\n  __IOM uint32_t ISER[16U];               \n        uint32_t RESERVED0[16U];\n  __IOM uint32_t ICER[16U];               \n        uint32_t RSERVED1[16U];\n  __IOM uint32_t ISPR[16U];               \n        uint32_t RESERVED2[16U];\n  __IOM uint32_t ICPR[16U];               \n        uint32_t RESERVED3[16U];\n  __IOM uint32_t IABR[16U];               \n        uint32_t RESERVED4[16U];\n  __IOM uint32_t ITNS[16U];               \n        uint32_t RESERVED5[16U];\n  __IOM uint8_t  IPR[496U];               \n        uint32_t RESERVED6[580U];\n  __OM  uint32_t STIR;                    \n}  NVIC_Type;\n\n \n#define NVIC_STIR_INTID_Pos                 0U                                          \n#define NVIC_STIR_INTID_Msk                (0x1FFUL  )         \n\n \n\n\n \n\n \ntypedef struct\n{\n  __IM  uint32_t CPUID;                   \n  __IOM uint32_t ICSR;                    \n  __IOM uint32_t VTOR;                    \n  __IOM uint32_t AIRCR;                   \n  __IOM uint32_t SCR;                     \n  __IOM uint32_t CCR;                     \n  __IOM uint8_t  SHPR[12U];               \n  __IOM uint32_t SHCSR;                   \n  __IOM uint32_t CFSR;                    \n  __IOM uint32_t HFSR;                    \n  __IOM uint32_t DFSR;                    \n  __IOM uint32_t MMFAR;                   \n  __IOM uint32_t BFAR;                    \n  __IOM uint32_t AFSR;                    \n  __IM  uint32_t ID_PFR[2U];              \n  __IM  uint32_t ID_DFR;                  \n  __IM  uint32_t ID_AFR;                  \n  __IM  uint32_t ID_MMFR[4U];             \n  __IM  uint32_t ID_ISAR[6U];             \n  __IM  uint32_t CLIDR;                   \n  __IM  uint32_t CTR;                     \n  __IM  uint32_t CCSIDR;                  \n  __IOM uint32_t CSSELR;                  \n  __IOM uint32_t CPACR;                   \n  __IOM uint32_t NSACR;                   \n        uint32_t RESERVED7[21U];\n  __IOM uint32_t SFSR;                    \n  __IOM uint32_t SFAR;                    \n        uint32_t RESERVED3[69U];\n  __OM  uint32_t STIR;                    \n        uint32_t RESERVED4[15U];\n  __IM  uint32_t MVFR0;                   \n  __IM  uint32_t MVFR1;                   \n  __IM  uint32_t MVFR2;                   \n        uint32_t RESERVED5[1U];\n  __OM  uint32_t ICIALLU;                 \n        uint32_t RESERVED6[1U];\n  __OM  uint32_t ICIMVAU;                 \n  __OM  uint32_t DCIMVAC;                 \n  __OM  uint32_t DCISW;                   \n  __OM  uint32_t DCCMVAU;                 \n  __OM  uint32_t DCCMVAC;                 \n  __OM  uint32_t DCCSW;                   \n  __OM  uint32_t DCCIMVAC;                \n  __OM  uint32_t DCCISW;                  \n  __OM  uint32_t BPIALL;                  \n} SCB_Type;\n\n \n#define SCB_CPUID_IMPLEMENTER_Pos          24U                                             \n#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)           \n\n#define SCB_CPUID_VARIANT_Pos              20U                                             \n#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)                \n\n#define SCB_CPUID_ARCHITECTURE_Pos         16U                                             \n#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)           \n\n#define SCB_CPUID_PARTNO_Pos                4U                                             \n#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)               \n\n#define SCB_CPUID_REVISION_Pos              0U                                             \n#define SCB_CPUID_REVISION_Msk             (0xFUL  )           \n\n \n#define SCB_ICSR_PENDNMISET_Pos            31U                                             \n#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)                \n\n#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                         \n#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                         \n\n#define SCB_ICSR_PENDNMICLR_Pos            30U                                             \n#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)                \n\n#define SCB_ICSR_PENDSVSET_Pos             28U                                             \n#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                 \n\n#define SCB_ICSR_PENDSVCLR_Pos             27U                                             \n#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                 \n\n#define SCB_ICSR_PENDSTSET_Pos             26U                                             \n#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                 \n\n#define SCB_ICSR_PENDSTCLR_Pos             25U                                             \n#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                 \n\n#define SCB_ICSR_STTNS_Pos                 24U                                             \n#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                     \n\n#define SCB_ICSR_ISRPREEMPT_Pos            23U                                             \n#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)                \n\n#define SCB_ICSR_ISRPENDING_Pos            22U                                             \n#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)                \n\n#define SCB_ICSR_VECTPENDING_Pos           12U                                             \n#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)           \n\n#define SCB_ICSR_RETTOBASE_Pos             11U                                             \n#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                 \n\n#define SCB_ICSR_VECTACTIVE_Pos             0U                                             \n#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL  )        \n\n \n#define SCB_VTOR_TBLOFF_Pos                 7U                                             \n#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)            \n\n \n#define SCB_AIRCR_VECTKEY_Pos              16U                                             \n#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)             \n\n#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                             \n#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)         \n\n#define SCB_AIRCR_ENDIANESS_Pos            15U                                             \n#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)                \n\n#define SCB_AIRCR_PRIS_Pos                 14U                                             \n#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                     \n\n#define SCB_AIRCR_BFHFNMINS_Pos            13U                                             \n#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)                \n\n#define SCB_AIRCR_PRIGROUP_Pos              8U                                             \n#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                 \n\n#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                             \n#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)             \n\n#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                             \n#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)              \n\n#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                             \n#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)            \n\n \n#define SCB_SCR_SEVONPEND_Pos               4U                                             \n#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                  \n\n#define SCB_SCR_SLEEPDEEPS_Pos              3U                                             \n#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                 \n\n#define SCB_SCR_SLEEPDEEP_Pos               2U                                             \n#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                  \n\n#define SCB_SCR_SLEEPONEXIT_Pos             1U                                             \n#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)                \n\n \n#define SCB_CCR_BP_Pos                     18U                                             \n#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                         \n\n#define SCB_CCR_IC_Pos                     17U                                             \n#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                         \n\n#define SCB_CCR_DC_Pos                     16U                                             \n#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                         \n\n#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                             \n#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)               \n\n#define SCB_CCR_BFHFNMIGN_Pos               8U                                             \n#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                  \n\n#define SCB_CCR_DIV_0_TRP_Pos               4U                                             \n#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                  \n\n#define SCB_CCR_UNALIGN_TRP_Pos             3U                                             \n#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)                \n\n#define SCB_CCR_USERSETMPEND_Pos            1U                                             \n#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)               \n\n \n#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                             \n#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)          \n\n#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                             \n#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)        \n\n#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                             \n#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)           \n\n#define SCB_SHCSR_USGFAULTENA_Pos          18U                                             \n#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)              \n\n#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                             \n#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)              \n\n#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                             \n#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)              \n\n#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                             \n#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)             \n\n#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                             \n#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)           \n\n#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                             \n#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)           \n\n#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                             \n#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)           \n\n#define SCB_SHCSR_SYSTICKACT_Pos           11U                                             \n#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)               \n\n#define SCB_SHCSR_PENDSVACT_Pos            10U                                             \n#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)                \n\n#define SCB_SHCSR_MONITORACT_Pos            8U                                             \n#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)               \n\n#define SCB_SHCSR_SVCALLACT_Pos             7U                                             \n#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)                \n\n#define SCB_SHCSR_NMIACT_Pos                5U                                             \n#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                   \n\n#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                             \n#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)           \n\n#define SCB_SHCSR_USGFAULTACT_Pos           3U                                             \n#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)              \n\n#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                             \n#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)             \n\n#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                             \n#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)              \n\n#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                             \n#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL  )          \n\n \n#define SCB_CFSR_USGFAULTSR_Pos            16U                                             \n#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)           \n\n#define SCB_CFSR_BUSFAULTSR_Pos             8U                                             \n#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)             \n\n#define SCB_CFSR_MEMFAULTSR_Pos             0U                                             \n#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL  )         \n\n \n#define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                  \n#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                 \n\n#define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                  \n#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                   \n\n#define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                  \n#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                   \n\n#define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                  \n#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                 \n\n#define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                  \n#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                  \n\n#define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                  \n#define SCB_CFSR_IACCVIOL_Msk              (1UL  )              \n\n \n#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                   \n#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                  \n\n#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                   \n#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                     \n\n#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                   \n#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                     \n\n#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                   \n#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                   \n\n#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                   \n#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)                \n\n#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                   \n#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                  \n\n#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                   \n#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                    \n\n \n#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                   \n#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                  \n\n#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                   \n#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                  \n\n#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                   \n#define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                      \n\n#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                   \n#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                       \n\n#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                   \n#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                      \n\n#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                   \n#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                   \n\n#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                   \n#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                 \n\n \n#define SCB_HFSR_DEBUGEVT_Pos              31U                                             \n#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                  \n\n#define SCB_HFSR_FORCED_Pos                30U                                             \n#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                    \n\n#define SCB_HFSR_VECTTBL_Pos                1U                                             \n#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                   \n\n \n#define SCB_DFSR_EXTERNAL_Pos               4U                                             \n#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                  \n\n#define SCB_DFSR_VCATCH_Pos                 3U                                             \n#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                    \n\n#define SCB_DFSR_DWTTRAP_Pos                2U                                             \n#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                   \n\n#define SCB_DFSR_BKPT_Pos                   1U                                             \n#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                      \n\n#define SCB_DFSR_HALTED_Pos                 0U                                             \n#define SCB_DFSR_HALTED_Msk                (1UL  )                \n\n \n#define SCB_NSACR_CP11_Pos                 11U                                             \n#define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                     \n\n#define SCB_NSACR_CP10_Pos                 10U                                             \n#define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                     \n\n#define SCB_NSACR_CPn_Pos                   0U                                             \n#define SCB_NSACR_CPn_Msk                  (1UL  )                  \n\n \n#define SCB_CLIDR_LOUU_Pos                 27U                                             \n#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                     \n\n#define SCB_CLIDR_LOC_Pos                  24U                                             \n#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                      \n\n \n#define SCB_CTR_FORMAT_Pos                 29U                                             \n#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                     \n\n#define SCB_CTR_CWG_Pos                    24U                                             \n#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                      \n\n#define SCB_CTR_ERG_Pos                    20U                                             \n#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                      \n\n#define SCB_CTR_DMINLINE_Pos               16U                                             \n#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                 \n\n#define SCB_CTR_IMINLINE_Pos                0U                                             \n#define SCB_CTR_IMINLINE_Msk               (0xFUL  )             \n\n \n#define SCB_CCSIDR_WT_Pos                  31U                                             \n#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                      \n\n#define SCB_CCSIDR_WB_Pos                  30U                                             \n#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                      \n\n#define SCB_CCSIDR_RA_Pos                  29U                                             \n#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                      \n\n#define SCB_CCSIDR_WA_Pos                  28U                                             \n#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                      \n\n#define SCB_CCSIDR_NUMSETS_Pos             13U                                             \n#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)            \n\n#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                             \n#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)       \n\n#define SCB_CCSIDR_LINESIZE_Pos             0U                                             \n#define SCB_CCSIDR_LINESIZE_Msk            (7UL  )            \n\n \n#define SCB_CSSELR_LEVEL_Pos                1U                                             \n#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                   \n\n#define SCB_CSSELR_IND_Pos                  0U                                             \n#define SCB_CSSELR_IND_Msk                 (1UL  )                 \n\n \n#define SCB_STIR_INTID_Pos                  0U                                             \n#define SCB_STIR_INTID_Msk                 (0x1FFUL  )             \n\n \n#define SCB_DCISW_WAY_Pos                  30U                                             \n#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                      \n\n#define SCB_DCISW_SET_Pos                   5U                                             \n#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                  \n\n \n#define SCB_DCCSW_WAY_Pos                  30U                                             \n#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                      \n\n#define SCB_DCCSW_SET_Pos                   5U                                             \n#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                  \n\n \n#define SCB_DCCISW_WAY_Pos                 30U                                             \n#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                     \n\n#define SCB_DCCISW_SET_Pos                  5U                                             \n#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                 \n\n \n\n\n \n\n \ntypedef struct\n{\n        uint32_t RESERVED0[1U];\n  __IM  uint32_t ICTR;                    \n  __IOM uint32_t ACTLR;                   \n  __IOM uint32_t CPPWR;                   \n} SCnSCB_Type;\n\n \n#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                          \n#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL  )   \n\n \n\n\n \n\n \ntypedef struct\n{\n  __IOM uint32_t CTRL;                    \n  __IOM uint32_t LOAD;                    \n  __IOM uint32_t VAL;                     \n  __IM  uint32_t CALIB;                   \n} SysTick_Type;\n\n \n#define SysTick_CTRL_COUNTFLAG_Pos         16U                                             \n#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)             \n\n#define SysTick_CTRL_CLKSOURCE_Pos          2U                                             \n#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)             \n\n#define SysTick_CTRL_TICKINT_Pos            1U                                             \n#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)               \n\n#define SysTick_CTRL_ENABLE_Pos             0U                                             \n#define SysTick_CTRL_ENABLE_Msk            (1UL  )            \n\n \n#define SysTick_LOAD_RELOAD_Pos             0U                                             \n#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL  )     \n\n \n#define SysTick_VAL_CURRENT_Pos             0U                                             \n#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL  )     \n\n \n#define SysTick_CALIB_NOREF_Pos            31U                                             \n#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)                \n\n#define SysTick_CALIB_SKEW_Pos             30U                                             \n#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                 \n\n#define SysTick_CALIB_TENMS_Pos             0U                                             \n#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL  )     \n\n \n\n\n \n\n \ntypedef struct\n{\n  __OM  union\n  {\n    __OM  uint8_t    u8;                  \n    __OM  uint16_t   u16;                 \n    __OM  uint32_t   u32;                 \n  }  PORT [32U];                          \n        uint32_t RESERVED0[864U];\n  __IOM uint32_t TER;                     \n        uint32_t RESERVED1[15U];\n  __IOM uint32_t TPR;                     \n        uint32_t RESERVED2[15U];\n  __IOM uint32_t TCR;                     \n        uint32_t RESERVED3[32U];\n        uint32_t RESERVED4[43U];\n  __OM  uint32_t LAR;                     \n  __IM  uint32_t LSR;                     \n        uint32_t RESERVED5[1U];\n  __IM  uint32_t DEVARCH;                 \n        uint32_t RESERVED6[4U];\n  __IM  uint32_t PID4;                    \n  __IM  uint32_t PID5;                    \n  __IM  uint32_t PID6;                    \n  __IM  uint32_t PID7;                    \n  __IM  uint32_t PID0;                    \n  __IM  uint32_t PID1;                    \n  __IM  uint32_t PID2;                    \n  __IM  uint32_t PID3;                    \n  __IM  uint32_t CID0;                    \n  __IM  uint32_t CID1;                    \n  __IM  uint32_t CID2;                    \n  __IM  uint32_t CID3;                    \n} ITM_Type;\n\n \n#define ITM_STIM_DISABLED_Pos               1U                                             \n#define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)                \n\n#define ITM_STIM_FIFOREADY_Pos              0U                                             \n#define ITM_STIM_FIFOREADY_Msk             (0x1UL  )           \n\n \n#define ITM_TPR_PRIVMASK_Pos                0U                                             \n#define ITM_TPR_PRIVMASK_Msk               (0xFUL  )             \n\n \n#define ITM_TCR_BUSY_Pos                   23U                                             \n#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                       \n\n#define ITM_TCR_TRACEBUSID_Pos             16U                                             \n#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)              \n\n#define ITM_TCR_GTSFREQ_Pos                10U                                             \n#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                    \n\n#define ITM_TCR_TSPRESCALE_Pos              8U                                             \n#define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                 \n\n#define ITM_TCR_STALLENA_Pos                5U                                             \n#define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                   \n\n#define ITM_TCR_SWOENA_Pos                  4U                                             \n#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                     \n\n#define ITM_TCR_DWTENA_Pos                  3U                                             \n#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                     \n\n#define ITM_TCR_SYNCENA_Pos                 2U                                             \n#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                    \n\n#define ITM_TCR_TSENA_Pos                   1U                                             \n#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                      \n\n#define ITM_TCR_ITMENA_Pos                  0U                                             \n#define ITM_TCR_ITMENA_Msk                 (1UL  )                 \n\n \n#define ITM_LSR_ByteAcc_Pos                 2U                                             \n#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                    \n\n#define ITM_LSR_Access_Pos                  1U                                             \n#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                     \n\n#define ITM_LSR_Present_Pos                 0U                                             \n#define ITM_LSR_Present_Msk                (1UL  )                \n\n   \n\n\n \n\n \ntypedef struct\n{\n  __IOM uint32_t CTRL;                    \n  __IOM uint32_t CYCCNT;                  \n  __IOM uint32_t CPICNT;                  \n  __IOM uint32_t EXCCNT;                  \n  __IOM uint32_t SLEEPCNT;                \n  __IOM uint32_t LSUCNT;                  \n  __IOM uint32_t FOLDCNT;                 \n  __IM  uint32_t PCSR;                    \n  __IOM uint32_t COMP0;                   \n        uint32_t RESERVED1[1U];\n  __IOM uint32_t FUNCTION0;               \n        uint32_t RESERVED2[1U];\n  __IOM uint32_t COMP1;                   \n        uint32_t RESERVED3[1U];\n  __IOM uint32_t FUNCTION1;               \n        uint32_t RESERVED4[1U];\n  __IOM uint32_t COMP2;                   \n        uint32_t RESERVED5[1U];\n  __IOM uint32_t FUNCTION2;               \n        uint32_t RESERVED6[1U];\n  __IOM uint32_t COMP3;                   \n        uint32_t RESERVED7[1U];\n  __IOM uint32_t FUNCTION3;               \n        uint32_t RESERVED8[1U];\n  __IOM uint32_t COMP4;                   \n        uint32_t RESERVED9[1U];\n  __IOM uint32_t FUNCTION4;               \n        uint32_t RESERVED10[1U];\n  __IOM uint32_t COMP5;                   \n        uint32_t RESERVED11[1U];\n  __IOM uint32_t FUNCTION5;               \n        uint32_t RESERVED12[1U];\n  __IOM uint32_t COMP6;                   \n        uint32_t RESERVED13[1U];\n  __IOM uint32_t FUNCTION6;               \n        uint32_t RESERVED14[1U];\n  __IOM uint32_t COMP7;                   \n        uint32_t RESERVED15[1U];\n  __IOM uint32_t FUNCTION7;               \n        uint32_t RESERVED16[1U];\n  __IOM uint32_t COMP8;                   \n        uint32_t RESERVED17[1U];\n  __IOM uint32_t FUNCTION8;               \n        uint32_t RESERVED18[1U];\n  __IOM uint32_t COMP9;                   \n        uint32_t RESERVED19[1U];\n  __IOM uint32_t FUNCTION9;               \n        uint32_t RESERVED20[1U];\n  __IOM uint32_t COMP10;                  \n        uint32_t RESERVED21[1U];\n  __IOM uint32_t FUNCTION10;              \n        uint32_t RESERVED22[1U];\n  __IOM uint32_t COMP11;                  \n        uint32_t RESERVED23[1U];\n  __IOM uint32_t FUNCTION11;              \n        uint32_t RESERVED24[1U];\n  __IOM uint32_t COMP12;                  \n        uint32_t RESERVED25[1U];\n  __IOM uint32_t FUNCTION12;              \n        uint32_t RESERVED26[1U];\n  __IOM uint32_t COMP13;                  \n        uint32_t RESERVED27[1U];\n  __IOM uint32_t FUNCTION13;              \n        uint32_t RESERVED28[1U];\n  __IOM uint32_t COMP14;                  \n        uint32_t RESERVED29[1U];\n  __IOM uint32_t FUNCTION14;              \n        uint32_t RESERVED30[1U];\n  __IOM uint32_t COMP15;                  \n        uint32_t RESERVED31[1U];\n  __IOM uint32_t FUNCTION15;              \n        uint32_t RESERVED32[934U];\n  __IM  uint32_t LSR;                     \n        uint32_t RESERVED33[1U];\n  __IM  uint32_t DEVARCH;                 \n} DWT_Type;\n\n \n#define DWT_CTRL_NUMCOMP_Pos               28U                                          \n#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)              \n\n#define DWT_CTRL_NOTRCPKT_Pos              27U                                          \n#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)             \n\n#define DWT_CTRL_NOEXTTRIG_Pos             26U                                          \n#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)            \n\n#define DWT_CTRL_NOCYCCNT_Pos              25U                                          \n#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)             \n\n#define DWT_CTRL_NOPRFCNT_Pos              24U                                          \n#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)             \n\n#define DWT_CTRL_CYCDISS_Pos               23U                                          \n#define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)              \n\n#define DWT_CTRL_CYCEVTENA_Pos             22U                                          \n#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)            \n\n#define DWT_CTRL_FOLDEVTENA_Pos            21U                                          \n#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)           \n\n#define DWT_CTRL_LSUEVTENA_Pos             20U                                          \n#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)            \n\n#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                          \n#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)          \n\n#define DWT_CTRL_EXCEVTENA_Pos             18U                                          \n#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)            \n\n#define DWT_CTRL_CPIEVTENA_Pos             17U                                          \n#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)            \n\n#define DWT_CTRL_EXCTRCENA_Pos             16U                                          \n#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)            \n\n#define DWT_CTRL_PCSAMPLENA_Pos            12U                                          \n#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)           \n\n#define DWT_CTRL_SYNCTAP_Pos               10U                                          \n#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)              \n\n#define DWT_CTRL_CYCTAP_Pos                 9U                                          \n#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)               \n\n#define DWT_CTRL_POSTINIT_Pos               5U                                          \n#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)             \n\n#define DWT_CTRL_POSTPRESET_Pos             1U                                          \n#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)           \n\n#define DWT_CTRL_CYCCNTENA_Pos              0U                                          \n#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL  )        \n\n \n#define DWT_CPICNT_CPICNT_Pos               0U                                          \n#define DWT_CPICNT_CPICNT_Msk              (0xFFUL  )        \n\n \n#define DWT_EXCCNT_EXCCNT_Pos               0U                                          \n#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL  )        \n\n \n#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                          \n#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL  )    \n\n \n#define DWT_LSUCNT_LSUCNT_Pos               0U                                          \n#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL  )        \n\n \n#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                          \n#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL  )      \n\n \n#define DWT_FUNCTION_ID_Pos                27U                                          \n#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)              \n\n#define DWT_FUNCTION_MATCHED_Pos           24U                                          \n#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)          \n\n#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                          \n#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)        \n\n#define DWT_FUNCTION_ACTION_Pos             4U                                          \n#define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)           \n\n#define DWT_FUNCTION_MATCH_Pos              0U                                          \n#define DWT_FUNCTION_MATCH_Msk             (0xFUL  )        \n\n   \n\n\n \n\n \ntypedef struct\n{\n  __IM  uint32_t SSPSR;                   \n  __IOM uint32_t CSPSR;                   \n        uint32_t RESERVED0[2U];\n  __IOM uint32_t ACPR;                    \n        uint32_t RESERVED1[55U];\n  __IOM uint32_t SPPR;                    \n        uint32_t RESERVED2[131U];\n  __IM  uint32_t FFSR;                    \n  __IOM uint32_t FFCR;                    \n  __IOM uint32_t PSCR;                    \n        uint32_t RESERVED3[809U];\n  __OM  uint32_t LAR;                     \n  __IM  uint32_t LSR;                     \n        uint32_t RESERVED4[4U];\n  __IM  uint32_t TYPE;                    \n  __IM  uint32_t DEVTYPE;                 \n} TPI_Type;\n\n \n#define TPI_ACPR_SWOSCALER_Pos              0U                                          \n#define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL  )     \n\n \n#define TPI_SPPR_TXMODE_Pos                 0U                                          \n#define TPI_SPPR_TXMODE_Msk                (0x3UL  )           \n\n \n#define TPI_FFSR_FtNonStop_Pos              3U                                          \n#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)            \n\n#define TPI_FFSR_TCPresent_Pos              2U                                          \n#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)            \n\n#define TPI_FFSR_FtStopped_Pos              1U                                          \n#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)            \n\n#define TPI_FFSR_FlInProg_Pos               0U                                          \n#define TPI_FFSR_FlInProg_Msk              (0x1UL  )         \n\n \n#define TPI_FFCR_TrigIn_Pos                 8U                                          \n#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)               \n\n#define TPI_FFCR_FOnMan_Pos                 6U                                          \n#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)               \n\n#define TPI_FFCR_EnFCont_Pos                1U                                          \n#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)              \n\n \n#define TPI_PSCR_PSCount_Pos                0U                                          \n#define TPI_PSCR_PSCount_Msk               (0x1FUL  )         \n\n \n#define TPI_LSR_nTT_Pos                     1U                                          \n#define TPI_LSR_nTT_Msk                    (0x1UL << TPI_LSR_nTT_Pos)                   \n\n#define TPI_LSR_SLK_Pos                     1U                                          \n#define TPI_LSR_SLK_Msk                    (0x1UL << TPI_LSR_SLK_Pos)                   \n\n#define TPI_LSR_SLI_Pos                     0U                                          \n#define TPI_LSR_SLI_Msk                    (0x1UL  )               \n\n \n#define TPI_DEVID_NRZVALID_Pos             11U                                          \n#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)            \n\n#define TPI_DEVID_MANCVALID_Pos            10U                                          \n#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)           \n\n#define TPI_DEVID_PTINVALID_Pos             9U                                          \n#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)           \n\n#define TPI_DEVID_FIFOSZ_Pos                6U                                          \n#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)              \n\n \n#define TPI_DEVTYPE_SubType_Pos             4U                                          \n#define TPI_DEVTYPE_SubType_Msk            (0xFUL  )       \n\n#define TPI_DEVTYPE_MajorType_Pos           0U                                          \n#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)         \n\n   \n\n\n#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)\n \n\n \ntypedef struct\n{\n  __IM  uint32_t TYPE;                    \n  __IOM uint32_t CTRL;                    \n  __IOM uint32_t RNR;                     \n  __IOM uint32_t RBAR;                    \n  __IOM uint32_t RLAR;                    \n  __IOM uint32_t RBAR_A1;                 \n  __IOM uint32_t RLAR_A1;                 \n  __IOM uint32_t RBAR_A2;                 \n  __IOM uint32_t RLAR_A2;                 \n  __IOM uint32_t RBAR_A3;                 \n  __IOM uint32_t RLAR_A3;                 \n        uint32_t RESERVED0[1];\n  union {\n  __IOM uint32_t MAIR[2];\n  struct {\n  __IOM uint32_t MAIR0;                   \n  __IOM uint32_t MAIR1;                   \n  };\n  };\n} MPU_Type;\n\n#define MPU_TYPE_RALIASES                  4U\n\n \n#define MPU_TYPE_IREGION_Pos               16U                                             \n#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)                \n\n#define MPU_TYPE_DREGION_Pos                8U                                             \n#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)                \n\n#define MPU_TYPE_SEPARATE_Pos               0U                                             \n#define MPU_TYPE_SEPARATE_Msk              (1UL  )              \n\n \n#define MPU_CTRL_PRIVDEFENA_Pos             2U                                             \n#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)                \n\n#define MPU_CTRL_HFNMIENA_Pos               1U                                             \n#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                  \n\n#define MPU_CTRL_ENABLE_Pos                 0U                                             \n#define MPU_CTRL_ENABLE_Msk                (1UL  )                \n\n \n#define MPU_RNR_REGION_Pos                  0U                                             \n#define MPU_RNR_REGION_Msk                 (0xFFUL  )              \n\n \n#define MPU_RBAR_BASE_Pos                   5U                                             \n#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)              \n\n#define MPU_RBAR_SH_Pos                     3U                                             \n#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                      \n\n#define MPU_RBAR_AP_Pos                     1U                                             \n#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                      \n\n#define MPU_RBAR_XN_Pos                     0U                                             \n#define MPU_RBAR_XN_Msk                    (01UL  )                   \n\n \n#define MPU_RLAR_LIMIT_Pos                  5U                                             \n#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)             \n\n#define MPU_RLAR_AttrIndx_Pos               1U                                             \n#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)                \n\n#define MPU_RLAR_EN_Pos                     0U                                             \n#define MPU_RLAR_EN_Msk                    (1UL  )                    \n\n \n#define MPU_MAIR0_Attr3_Pos                24U                                             \n#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                 \n\n#define MPU_MAIR0_Attr2_Pos                16U                                             \n#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                 \n\n#define MPU_MAIR0_Attr1_Pos                 8U                                             \n#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                 \n\n#define MPU_MAIR0_Attr0_Pos                 0U                                             \n#define MPU_MAIR0_Attr0_Msk                (0xFFUL  )             \n\n \n#define MPU_MAIR1_Attr7_Pos                24U                                             \n#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                 \n\n#define MPU_MAIR1_Attr6_Pos                16U                                             \n#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                 \n\n#define MPU_MAIR1_Attr5_Pos                 8U                                             \n#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                 \n\n#define MPU_MAIR1_Attr4_Pos                 0U                                             \n#define MPU_MAIR1_Attr4_Msk                (0xFFUL  )             \n\n \n#endif\n\n\n#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)\n \n\n \ntypedef struct\n{\n  __IOM uint32_t CTRL;                    \n  __IM  uint32_t TYPE;                    \n#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)\n  __IOM uint32_t RNR;                     \n  __IOM uint32_t RBAR;                    \n  __IOM uint32_t RLAR;                    \n#else\n        uint32_t RESERVED0[3];\n#endif\n  __IOM uint32_t SFSR;                    \n  __IOM uint32_t SFAR;                    \n} SAU_Type;\n\n \n#define SAU_CTRL_ALLNS_Pos                  1U                                             \n#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                     \n\n#define SAU_CTRL_ENABLE_Pos                 0U                                             \n#define SAU_CTRL_ENABLE_Msk                (1UL  )                \n\n \n#define SAU_TYPE_SREGION_Pos                0U                                             \n#define SAU_TYPE_SREGION_Msk               (0xFFUL  )            \n\n#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)\n \n#define SAU_RNR_REGION_Pos                  0U                                             \n#define SAU_RNR_REGION_Msk                 (0xFFUL  )              \n\n \n#define SAU_RBAR_BADDR_Pos                  5U                                             \n#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)             \n\n \n#define SAU_RLAR_LADDR_Pos                  5U                                             \n#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)             \n\n#define SAU_RLAR_NSC_Pos                    1U                                             \n#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                       \n\n#define SAU_RLAR_ENABLE_Pos                 0U                                             \n#define SAU_RLAR_ENABLE_Msk                (1UL  )                \n\n#endif  \n\n \n#define SAU_SFSR_LSERR_Pos                  7U                                             \n#define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                     \n\n#define SAU_SFSR_SFARVALID_Pos              6U                                             \n#define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                 \n\n#define SAU_SFSR_LSPERR_Pos                 5U                                             \n#define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                    \n\n#define SAU_SFSR_INVTRAN_Pos                4U                                             \n#define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                   \n\n#define SAU_SFSR_AUVIOL_Pos                 3U                                             \n#define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                    \n\n#define SAU_SFSR_INVER_Pos                  2U                                             \n#define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                     \n\n#define SAU_SFSR_INVIS_Pos                  1U                                             \n#define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                     \n\n#define SAU_SFSR_INVEP_Pos                  0U                                             \n#define SAU_SFSR_INVEP_Msk                 (1UL  )                 \n\n \n#endif  \n\n\n \n\n \ntypedef struct\n{\n        uint32_t RESERVED0[1U];\n  __IOM uint32_t FPCCR;                   \n  __IOM uint32_t FPCAR;                   \n  __IOM uint32_t FPDSCR;                  \n  __IM  uint32_t MVFR0;                   \n  __IM  uint32_t MVFR1;                   \n  __IM  uint32_t MVFR2;                   \n} FPU_Type;\n\n \n#define FPU_FPCCR_ASPEN_Pos                31U                                             \n#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                    \n\n#define FPU_FPCCR_LSPEN_Pos                30U                                             \n#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                    \n\n#define FPU_FPCCR_LSPENS_Pos               29U                                             \n#define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                   \n\n#define FPU_FPCCR_CLRONRET_Pos             28U                                             \n#define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                 \n\n#define FPU_FPCCR_CLRONRETS_Pos            27U                                             \n#define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)                \n\n#define FPU_FPCCR_TS_Pos                   26U                                             \n#define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                       \n\n#define FPU_FPCCR_UFRDY_Pos                10U                                             \n#define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                    \n\n#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                             \n#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)                \n\n#define FPU_FPCCR_MONRDY_Pos                8U                                             \n#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                   \n\n#define FPU_FPCCR_SFRDY_Pos                 7U                                             \n#define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                    \n\n#define FPU_FPCCR_BFRDY_Pos                 6U                                             \n#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                    \n\n#define FPU_FPCCR_MMRDY_Pos                 5U                                             \n#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                    \n\n#define FPU_FPCCR_HFRDY_Pos                 4U                                             \n#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                    \n\n#define FPU_FPCCR_THREAD_Pos                3U                                             \n#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                   \n\n#define FPU_FPCCR_S_Pos                     2U                                             \n#define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                        \n\n#define FPU_FPCCR_USER_Pos                  1U                                             \n#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                     \n\n#define FPU_FPCCR_LSPACT_Pos                0U                                             \n#define FPU_FPCCR_LSPACT_Msk               (1UL  )               \n\n \n#define FPU_FPCAR_ADDRESS_Pos               3U                                             \n#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)         \n\n \n#define FPU_FPDSCR_AHP_Pos                 26U                                             \n#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                     \n\n#define FPU_FPDSCR_DN_Pos                  25U                                             \n#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                      \n\n#define FPU_FPDSCR_FZ_Pos                  24U                                             \n#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                      \n\n#define FPU_FPDSCR_RMode_Pos               22U                                             \n#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                   \n\n \n#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                             \n#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)      \n\n#define FPU_MVFR0_Short_vectors_Pos        24U                                             \n#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)          \n\n#define FPU_MVFR0_Square_root_Pos          20U                                             \n#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)            \n\n#define FPU_MVFR0_Divide_Pos               16U                                             \n#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                 \n\n#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                             \n#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)      \n\n#define FPU_MVFR0_Double_precision_Pos      8U                                             \n#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)       \n\n#define FPU_MVFR0_Single_precision_Pos      4U                                             \n#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)       \n\n#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                             \n#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL  )   \n\n \n#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                             \n#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)           \n\n#define FPU_MVFR1_FP_HPFP_Pos              24U                                             \n#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)                \n\n#define FPU_MVFR1_D_NaN_mode_Pos            4U                                             \n#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)             \n\n#define FPU_MVFR1_FtZ_mode_Pos              0U                                             \n#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL  )           \n\n \n#define FPU_MVFR2_FPMisc_Pos                4U                                             \n#define FPU_MVFR2_FPMisc_Msk               (0xFUL << FPU_MVFR2_FPMisc_Pos)                 \n\n \n\n \n \n\n \ntypedef struct\n{\n  __IOM uint32_t DHCSR;                   \n  __OM  uint32_t DCRSR;                   \n  __IOM uint32_t DCRDR;                   \n  __IOM uint32_t DEMCR;                   \n        uint32_t RESERVED0[1U];\n  __IOM uint32_t DAUTHCTRL;               \n  __IOM uint32_t DSCSR;                   \n} CoreDebug_Type;\n\n \n#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                             \n#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)        \n\n#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                             \n#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)       \n\n#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                             \n#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)         \n\n#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                             \n#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)        \n\n#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                             \n#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)           \n\n#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                             \n#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)            \n\n#define CoreDebug_DHCSR_S_HALT_Pos         17U                                             \n#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)             \n\n#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                             \n#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)           \n\n#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                             \n#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)        \n\n#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                             \n#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)         \n\n#define CoreDebug_DHCSR_C_STEP_Pos          2U                                             \n#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)             \n\n#define CoreDebug_DHCSR_C_HALT_Pos          1U                                             \n#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)             \n\n#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                             \n#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL  )      \n\n \n#define CoreDebug_DCRSR_REGWnR_Pos         16U                                             \n#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)             \n\n#define CoreDebug_DCRSR_REGSEL_Pos          0U                                             \n#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL  )      \n\n \n#define CoreDebug_DEMCR_TRCENA_Pos         24U                                             \n#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)             \n\n#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                             \n#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)            \n\n#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                             \n#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)           \n\n#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                             \n#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)           \n\n#define CoreDebug_DEMCR_MON_EN_Pos         16U                                             \n#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)             \n\n#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                             \n#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)         \n\n#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                             \n#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)          \n\n#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                             \n#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)          \n\n#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                             \n#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)         \n\n#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                             \n#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)          \n\n#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                             \n#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)         \n\n#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                             \n#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)           \n\n#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                             \n#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL  )   \n\n \n#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                             \n#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)     \n\n#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                             \n#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)     \n\n#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                             \n#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)      \n\n#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                             \n#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL  )  \n\n \n#define CoreDebug_DSCSR_CDS_Pos            16U                                             \n#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)                \n\n#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                             \n#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)             \n\n#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                             \n#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL  )       \n\n \n\n\n \n\n \ntypedef struct\n{\n  __IOM uint32_t DHCSR;                   \n  __OM  uint32_t DCRSR;                   \n  __IOM uint32_t DCRDR;                   \n  __IOM uint32_t DEMCR;                   \n        uint32_t RESERVED0[1U];\n  __IOM uint32_t DAUTHCTRL;               \n  __IOM uint32_t DSCSR;                   \n} DCB_Type;\n\n \n#define DCB_DHCSR_DBGKEY_Pos               16U                                             \n#define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)              \n\n#define DCB_DHCSR_S_RESTART_ST_Pos         26U                                             \n#define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL << DCB_DHCSR_S_RESTART_ST_Pos)           \n\n#define DCB_DHCSR_S_RESET_ST_Pos           25U                                             \n#define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL << DCB_DHCSR_S_RESET_ST_Pos)             \n\n#define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                             \n#define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL << DCB_DHCSR_S_RETIRE_ST_Pos)            \n\n#define DCB_DHCSR_S_SDE_Pos                20U                                             \n#define DCB_DHCSR_S_SDE_Msk                (0x1UL << DCB_DHCSR_S_SDE_Pos)                  \n\n#define DCB_DHCSR_S_LOCKUP_Pos             19U                                             \n#define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL << DCB_DHCSR_S_LOCKUP_Pos)               \n\n#define DCB_DHCSR_S_SLEEP_Pos              18U                                             \n#define DCB_DHCSR_S_SLEEP_Msk              (0x1UL << DCB_DHCSR_S_SLEEP_Pos)                \n\n#define DCB_DHCSR_S_HALT_Pos               17U                                             \n#define DCB_DHCSR_S_HALT_Msk               (0x1UL << DCB_DHCSR_S_HALT_Pos)                 \n\n#define DCB_DHCSR_S_REGRDY_Pos             16U                                             \n#define DCB_DHCSR_S_REGRDY_Msk             (0x1UL << DCB_DHCSR_S_REGRDY_Pos)               \n\n#define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                             \n#define DCB_DHCSR_C_SNAPSTALL_Msk          (0x1UL << DCB_DHCSR_C_SNAPSTALL_Pos)            \n\n#define DCB_DHCSR_C_MASKINTS_Pos            3U                                             \n#define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL << DCB_DHCSR_C_MASKINTS_Pos)             \n\n#define DCB_DHCSR_C_STEP_Pos                2U                                             \n#define DCB_DHCSR_C_STEP_Msk               (0x1UL << DCB_DHCSR_C_STEP_Pos)                 \n\n#define DCB_DHCSR_C_HALT_Pos                1U                                             \n#define DCB_DHCSR_C_HALT_Msk               (0x1UL << DCB_DHCSR_C_HALT_Pos)                 \n\n#define DCB_DHCSR_C_DEBUGEN_Pos             0U                                             \n#define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL  )          \n\n \n#define DCB_DCRSR_REGWnR_Pos               16U                                             \n#define DCB_DCRSR_REGWnR_Msk               (0x1UL << DCB_DCRSR_REGWnR_Pos)                 \n\n#define DCB_DCRSR_REGSEL_Pos                0U                                             \n#define DCB_DCRSR_REGSEL_Msk               (0x7FUL  )            \n\n \n#define DCB_DCRDR_DBGTMP_Pos                0U                                             \n#define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL  )      \n\n \n#define DCB_DEMCR_TRCENA_Pos               24U                                             \n#define DCB_DEMCR_TRCENA_Msk               (0x1UL << DCB_DEMCR_TRCENA_Pos)                 \n\n#define DCB_DEMCR_MONPRKEY_Pos             23U                                             \n#define DCB_DEMCR_MONPRKEY_Msk             (0x1UL << DCB_DEMCR_MONPRKEY_Pos)               \n\n#define DCB_DEMCR_UMON_EN_Pos              21U                                             \n#define DCB_DEMCR_UMON_EN_Msk              (0x1UL << DCB_DEMCR_UMON_EN_Pos)                \n\n#define DCB_DEMCR_SDME_Pos                 20U                                             \n#define DCB_DEMCR_SDME_Msk                 (0x1UL << DCB_DEMCR_SDME_Pos)                   \n\n#define DCB_DEMCR_MON_REQ_Pos              19U                                             \n#define DCB_DEMCR_MON_REQ_Msk              (0x1UL << DCB_DEMCR_MON_REQ_Pos)                \n\n#define DCB_DEMCR_MON_STEP_Pos             18U                                             \n#define DCB_DEMCR_MON_STEP_Msk             (0x1UL << DCB_DEMCR_MON_STEP_Pos)               \n\n#define DCB_DEMCR_MON_PEND_Pos             17U                                             \n#define DCB_DEMCR_MON_PEND_Msk             (0x1UL << DCB_DEMCR_MON_PEND_Pos)               \n\n#define DCB_DEMCR_MON_EN_Pos               16U                                             \n#define DCB_DEMCR_MON_EN_Msk               (0x1UL << DCB_DEMCR_MON_EN_Pos)                 \n\n#define DCB_DEMCR_VC_SFERR_Pos             11U                                             \n#define DCB_DEMCR_VC_SFERR_Msk             (0x1UL << DCB_DEMCR_VC_SFERR_Pos)               \n\n#define DCB_DEMCR_VC_HARDERR_Pos           10U                                             \n#define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL << DCB_DEMCR_VC_HARDERR_Pos)             \n\n#define DCB_DEMCR_VC_INTERR_Pos             9U                                             \n#define DCB_DEMCR_VC_INTERR_Msk            (0x1UL << DCB_DEMCR_VC_INTERR_Pos)              \n\n#define DCB_DEMCR_VC_BUSERR_Pos             8U                                             \n#define DCB_DEMCR_VC_BUSERR_Msk            (0x1UL << DCB_DEMCR_VC_BUSERR_Pos)              \n\n#define DCB_DEMCR_VC_STATERR_Pos            7U                                             \n#define DCB_DEMCR_VC_STATERR_Msk           (0x1UL << DCB_DEMCR_VC_STATERR_Pos)             \n\n#define DCB_DEMCR_VC_CHKERR_Pos             6U                                             \n#define DCB_DEMCR_VC_CHKERR_Msk            (0x1UL << DCB_DEMCR_VC_CHKERR_Pos)              \n\n#define DCB_DEMCR_VC_NOCPERR_Pos            5U                                             \n#define DCB_DEMCR_VC_NOCPERR_Msk           (0x1UL << DCB_DEMCR_VC_NOCPERR_Pos)             \n\n#define DCB_DEMCR_VC_MMERR_Pos              4U                                             \n#define DCB_DEMCR_VC_MMERR_Msk             (0x1UL << DCB_DEMCR_VC_MMERR_Pos)               \n\n#define DCB_DEMCR_VC_CORERESET_Pos          0U                                             \n#define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL  )       \n\n \n#define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                             \n#define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)         \n\n#define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                             \n#define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)         \n\n#define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                             \n#define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)          \n\n#define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                             \n#define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL  )      \n\n \n#define DCB_DSCSR_CDSKEY_Pos               17U                                             \n#define DCB_DSCSR_CDSKEY_Msk               (0x1UL << DCB_DSCSR_CDSKEY_Pos)                 \n\n#define DCB_DSCSR_CDS_Pos                  16U                                             \n#define DCB_DSCSR_CDS_Msk                  (0x1UL << DCB_DSCSR_CDS_Pos)                    \n\n#define DCB_DSCSR_SBRSEL_Pos                1U                                             \n#define DCB_DSCSR_SBRSEL_Msk               (0x1UL << DCB_DSCSR_SBRSEL_Pos)                 \n\n#define DCB_DSCSR_SBRSELEN_Pos              0U                                             \n#define DCB_DSCSR_SBRSELEN_Msk             (0x1UL  )           \n\n \n\n\n\n \n\n \ntypedef struct\n{\n  __OM  uint32_t DLAR;                    \n  __IM  uint32_t DLSR;                    \n  __IM  uint32_t DAUTHSTATUS;             \n  __IM  uint32_t DDEVARCH;                \n  __IM  uint32_t DDEVTYPE;                \n} DIB_Type;\n\n \n#define DIB_DLAR_KEY_Pos                    0U                                             \n#define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL  )         \n\n \n#define DIB_DLSR_nTT_Pos                    2U                                             \n#define DIB_DLSR_nTT_Msk                   (0x1UL << DIB_DLSR_nTT_Pos )                    \n\n#define DIB_DLSR_SLK_Pos                    1U                                             \n#define DIB_DLSR_SLK_Msk                   (0x1UL << DIB_DLSR_SLK_Pos )                    \n\n#define DIB_DLSR_SLI_Pos                    0U                                             \n#define DIB_DLSR_SLI_Msk                   (0x1UL  )                 \n\n \n#define DIB_DAUTHSTATUS_SNID_Pos            6U                                             \n#define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )            \n\n#define DIB_DAUTHSTATUS_SID_Pos             4U                                             \n#define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )             \n\n#define DIB_DAUTHSTATUS_NSNID_Pos           2U                                             \n#define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )           \n\n#define DIB_DAUTHSTATUS_NSID_Pos            0U                                             \n#define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL  )         \n\n \n#define DIB_DDEVARCH_ARCHITECT_Pos         21U                                             \n#define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )        \n\n#define DIB_DDEVARCH_PRESENT_Pos           20U                                             \n#define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )           \n\n#define DIB_DDEVARCH_REVISION_Pos          16U                                             \n#define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )           \n\n#define DIB_DDEVARCH_ARCHVER_Pos           12U                                             \n#define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )            \n\n#define DIB_DDEVARCH_ARCHPART_Pos           0U                                             \n#define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL  )      \n\n \n#define DIB_DDEVTYPE_SUB_Pos                4U                                             \n#define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )                \n\n#define DIB_DDEVTYPE_MAJOR_Pos              0U                                             \n#define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL  )           \n\n\n \n\n\n \n\n \n#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)\n\n \n#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)\n\n \n\n\n \n\n \n  #define SCS_BASE            (0xE000E000UL)                              \n  #define ITM_BASE            (0xE0000000UL)                              \n  #define DWT_BASE            (0xE0001000UL)                              \n  #define TPI_BASE            (0xE0040000UL)                              \n  #define CoreDebug_BASE      (0xE000EDF0UL)                              \n  #define DCB_BASE            (0xE000EDF0UL)                              \n  #define DIB_BASE            (0xE000EFB0UL)                              \n  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                      \n  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                      \n  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                      \n\n  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         )  \n  #define SCB                 ((SCB_Type       *)     SCB_BASE         )  \n  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     )  \n  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        )  \n  #define ITM                 ((ITM_Type       *)     ITM_BASE         )  \n  #define DWT                 ((DWT_Type       *)     DWT_BASE         )  \n  #define TPI                 ((TPI_Type       *)     TPI_BASE         )  \n  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   )  \n  #define DCB                 ((DCB_Type       *)     DCB_BASE         )  \n  #define DIB                 ((DIB_Type       *)     DIB_BASE         )  \n\n  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)\n    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                      \n    #define MPU               ((MPU_Type       *)     MPU_BASE         )  \n  #endif\n\n  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)\n    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                      \n    #define SAU               ((SAU_Type       *)     SAU_BASE         )  \n  #endif\n\n  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                      \n  #define FPU                 ((FPU_Type       *)     FPU_BASE         )  \n\n#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)\n  #define SCS_BASE_NS         (0xE002E000UL)                              \n  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                              \n  #define DCB_BASE_NS         (0xE002EDF0UL)                              \n  #define DIB_BASE_NS         (0xE002EFB0UL)                              \n  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                   \n  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                   \n  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                   \n\n  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      )  \n  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      )  \n  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  )  \n  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     )  \n  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS)  \n  #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      )  \n  #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      )  \n\n  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)\n    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                   \n    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      )  \n  #endif\n\n  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                   \n  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      )  \n\n#endif  \n \n\n\n \n#define ID_ADR  (ID_AFR)     \n \n\n\n \n \n\n\n\n \n \n\n#ifdef CMSIS_NVIC_VIRTUAL\n  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE\n    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE \"cmsis_nvic_virtual.h\"\n  #endif\n  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE\n#else\n  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping\n  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping\n  #define NVIC_EnableIRQ              __NVIC_EnableIRQ\n  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ\n  #define NVIC_DisableIRQ             __NVIC_DisableIRQ\n  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ\n  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ\n  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ\n  #define NVIC_GetActive              __NVIC_GetActive\n  #define NVIC_SetPriority            __NVIC_SetPriority\n  #define NVIC_GetPriority            __NVIC_GetPriority\n  #define NVIC_SystemReset            __NVIC_SystemReset\n#endif  \n\n#ifdef CMSIS_VECTAB_VIRTUAL\n  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE\n    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE \"cmsis_vectab_virtual.h\"\n  #endif\n  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE\n#else\n  #define NVIC_SetVector              __NVIC_SetVector\n  #define NVIC_GetVector              __NVIC_GetVector\n#endif   \n\n#define NVIC_USER_IRQ_OFFSET          16\n\n\n \n\n \n#define FNC_RETURN                 (0xFEFFFFFFUL)      \n\n \n#define EXC_RETURN_PREFIX          (0xFF000000UL)      \n#define EXC_RETURN_S               (0x00000040UL)      \n#define EXC_RETURN_DCRS            (0x00000020UL)      \n#define EXC_RETURN_FTYPE           (0x00000010UL)      \n#define EXC_RETURN_MODE            (0x00000008UL)      \n#define EXC_RETURN_SPSEL           (0x00000004UL)      \n#define EXC_RETURN_ES              (0x00000001UL)      \n\n \n#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)   \n#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)      \n#else\n#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)      \n#endif\n\n\n \n__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)\n{\n  uint32_t reg_value;\n  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);              \n\n  reg_value  =  SCB->AIRCR;                                                    \n  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));  \n  reg_value  =  (reg_value                                   |\n                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |\n                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );               \n  SCB->AIRCR =  reg_value;\n}\n\n\n \n__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)\n{\n  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));\n}\n\n\n \n__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    __COMPILER_BARRIER();\n    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));\n    __COMPILER_BARRIER();\n  }\n}\n\n\n \n__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));\n  }\n  else\n  {\n    return(0U);\n  }\n}\n\n\n \n__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));\n    __DSB();\n    __ISB();\n  }\n}\n\n\n \n__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));\n  }\n  else\n  {\n    return(0U);\n  }\n}\n\n\n \n__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));\n  }\n}\n\n\n \n__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));\n  }\n}\n\n\n \n__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));\n  }\n  else\n  {\n    return(0U);\n  }\n}\n\n\n#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)\n \n__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));\n  }\n  else\n  {\n    return(0U);\n  }\n}\n\n\n \n__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));\n    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));\n  }\n  else\n  {\n    return(0U);\n  }\n}\n\n\n \n__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));\n    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));\n  }\n  else\n  {\n    return(0U);\n  }\n}\n#endif  \n\n\n \n__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);\n  }\n  else\n  {\n    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);\n  }\n}\n\n\n \n__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)\n{\n\n  if ((int32_t)(IRQn) >= 0)\n  {\n    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));\n  }\n  else\n  {\n    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));\n  }\n}\n\n\n \n__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)\n{\n  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);    \n  uint32_t PreemptPriorityBits;\n  uint32_t SubPriorityBits;\n\n  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);\n  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));\n\n  return (\n           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |\n           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))\n         );\n}\n\n\n \n__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)\n{\n  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);    \n  uint32_t PreemptPriorityBits;\n  uint32_t SubPriorityBits;\n\n  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);\n  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));\n\n  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);\n  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);\n}\n\n\n \n__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)\n{\n  uint32_t *vectors = (uint32_t *)SCB->VTOR;\n  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;\n  __DSB();\n}\n\n\n \n__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)\n{\n  uint32_t *vectors = (uint32_t *)SCB->VTOR;\n  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];\n}\n\n\n \n__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)\n{\n  __DSB();                                                           \n  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |\n                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |\n                            SCB_AIRCR_SYSRESETREQ_Msk    );          \n  __DSB();                                                           \n\n  for(;;)                                                            \n  {\n    __NOP();\n  }\n}\n\n#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)\n \n__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)\n{\n  uint32_t reg_value;\n  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);              \n\n  reg_value  =  SCB_NS->AIRCR;                                                    \n  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));              \n  reg_value  =  (reg_value                                   |\n                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |\n                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)                      );               \n  SCB_NS->AIRCR =  reg_value;\n}\n\n\n \n__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)\n{\n  return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));\n}\n\n\n \n__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));\n  }\n}\n\n\n \n__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));\n  }\n  else\n  {\n    return(0U);\n  }\n}\n\n\n \n__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));\n  }\n}\n\n\n \n__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));\n  }\n  else\n  {\n    return(0U);\n  }\n}\n\n\n \n__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));\n  }\n}\n\n\n \n__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));\n  }\n}\n\n\n \n__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));\n  }\n  else\n  {\n    return(0U);\n  }\n}\n\n\n \n__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)\n{\n  if ((int32_t)(IRQn) >= 0)\n  {\n    NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);\n  }\n  else\n  {\n    SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);\n  }\n}\n\n\n \n__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)\n{\n\n  if ((int32_t)(IRQn) >= 0)\n  {\n    return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));\n  }\n  else\n  {\n    return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));\n  }\n}\n#endif  \n\n \n\n \n\n#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)\n\n#include \"mpu_armv8.h\"\n\n#endif\n\n \n \n\n \n__STATIC_INLINE uint32_t SCB_GetFPUType(void)\n{\n  uint32_t mvfr0;\n\n  mvfr0 = FPU->MVFR0;\n  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)\n  {\n    return 2U;            \n  }\n  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)\n  {\n    return 1U;            \n  }\n  else\n  {\n    return 0U;            \n  }\n}\n\n\n \n\n\n \n\n#if ((defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)) || \\\n     (defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)))\n#include \"cachel1_armv7.h\"\n#endif\n\n\n \n \n\n#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)\n\n \n__STATIC_INLINE void TZ_SAU_Enable(void)\n{\n    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);\n}\n\n\n\n \n__STATIC_INLINE void TZ_SAU_Disable(void)\n{\n    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);\n}\n\n#endif  \n\n \n\n\n\n\n \n \n\n\n \n__STATIC_INLINE void DCB_SetAuthCtrl(uint32_t value)\n{\n    __DSB();\n    __ISB();\n    DCB->DAUTHCTRL = value;\n    __DSB();\n    __ISB();\n}\n\n\n \n__STATIC_INLINE uint32_t DCB_GetAuthCtrl(void)\n{\n    return (DCB->DAUTHCTRL);\n}\n\n\n#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)\n \n__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(uint32_t value)\n{\n    __DSB();\n    __ISB();\n    DCB_NS->DAUTHCTRL = value;\n    __DSB();\n    __ISB();\n}\n\n\n \n__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(void)\n{\n    return (DCB_NS->DAUTHCTRL);\n}\n#endif  \n\n \n\n\n\n\n \n \n\n\n \n__STATIC_INLINE uint32_t DIB_GetAuthStatus(void)\n{\n    return (DIB->DAUTHSTATUS);\n}\n\n\n#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)\n \n__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(void)\n{\n    return (DIB_NS->DAUTHSTATUS);\n}\n#endif  \n\n \n\n\n\n\n \n \n\n#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)\n\n \n__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)\n{\n  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)\n  {\n    return (1UL);                                                    \n  }\n\n  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                          \n  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL);  \n  SysTick->VAL   = 0UL;                                              \n  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |\n                   SysTick_CTRL_TICKINT_Msk   |\n                   SysTick_CTRL_ENABLE_Msk;                          \n  return (0UL);                                                      \n}\n\n#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)\n \n__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)\n{\n  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)\n  {\n    return (1UL);                                                          \n  }\n\n  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                             \n  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL);  \n  SysTick_NS->VAL   = 0UL;                                                 \n  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |\n                      SysTick_CTRL_TICKINT_Msk   |\n                      SysTick_CTRL_ENABLE_Msk;                             \n  return (0UL);                                                            \n}\n#endif  \n\n#endif\n\n \n\n\n\n \n \n\nextern volatile int32_t ITM_RxBuffer;                               \n#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U)  \n\n\n \n__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)\n{\n  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&       \n      ((ITM->TER & 1UL               ) != 0UL)   )      \n  {\n    while (ITM->PORT[0U].u32 == 0UL)\n    {\n      __NOP();\n    }\n    ITM->PORT[0U].u8 = (uint8_t)ch;\n  }\n  return (ch);\n}\n\n\n \n__STATIC_INLINE int32_t ITM_ReceiveChar (void)\n{\n  int32_t ch = -1;                            \n\n  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)\n  {\n    ch = ITM_RxBuffer;\n    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;        \n  }\n\n  return (ch);\n}\n\n\n \n__STATIC_INLINE int32_t ITM_CheckChar (void)\n{\n\n  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)\n  {\n    return (0);                               \n  }\n  else\n  {\n    return (1);                               \n  }\n}\n\n \n\n\n\n\n#ifdef __cplusplus\n}\n#endif\n\n#endif  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}