command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	2172387	File	/home/p4ultr4n/workplace/ReVeal/raw_code/disas_arm_insn_01_0.c								
ANR	2172388	Function	disas_arm_insn	1:0:0:49384							
ANR	2172389	FunctionDef	"disas_arm_insn (CPUState * env , DisasContext * s)"		2172388	0					
ANR	2172390	CompoundStatement		3:0:61:49384	2172388	0					
ANR	2172391	IdentifierDeclStatement	"unsigned int cond , insn , val , op1 , i , shift , rm , rs , rn , rd , sh ;"	5:4:68:131	2172388	0	True				
ANR	2172392	IdentifierDecl	cond		2172388	0					
ANR	2172393	IdentifierDeclType	unsigned int		2172388	0					
ANR	2172394	Identifier	cond		2172388	1					
ANR	2172395	IdentifierDecl	insn		2172388	1					
ANR	2172396	IdentifierDeclType	unsigned int		2172388	0					
ANR	2172397	Identifier	insn		2172388	1					
ANR	2172398	IdentifierDecl	val		2172388	2					
ANR	2172399	IdentifierDeclType	unsigned int		2172388	0					
ANR	2172400	Identifier	val		2172388	1					
ANR	2172401	IdentifierDecl	op1		2172388	3					
ANR	2172402	IdentifierDeclType	unsigned int		2172388	0					
ANR	2172403	Identifier	op1		2172388	1					
ANR	2172404	IdentifierDecl	i		2172388	4					
ANR	2172405	IdentifierDeclType	unsigned int		2172388	0					
ANR	2172406	Identifier	i		2172388	1					
ANR	2172407	IdentifierDecl	shift		2172388	5					
ANR	2172408	IdentifierDeclType	unsigned int		2172388	0					
ANR	2172409	Identifier	shift		2172388	1					
ANR	2172410	IdentifierDecl	rm		2172388	6					
ANR	2172411	IdentifierDeclType	unsigned int		2172388	0					
ANR	2172412	Identifier	rm		2172388	1					
ANR	2172413	IdentifierDecl	rs		2172388	7					
ANR	2172414	IdentifierDeclType	unsigned int		2172388	0					
ANR	2172415	Identifier	rs		2172388	1					
ANR	2172416	IdentifierDecl	rn		2172388	8					
ANR	2172417	IdentifierDeclType	unsigned int		2172388	0					
ANR	2172418	Identifier	rn		2172388	1					
ANR	2172419	IdentifierDecl	rd		2172388	9					
ANR	2172420	IdentifierDeclType	unsigned int		2172388	0					
ANR	2172421	Identifier	rd		2172388	1					
ANR	2172422	IdentifierDecl	sh		2172388	10					
ANR	2172423	IdentifierDeclType	unsigned int		2172388	0					
ANR	2172424	Identifier	sh		2172388	1					
ANR	2172425	IdentifierDeclStatement	TCGv tmp ;	7:4:138:146	2172388	1	True				
ANR	2172426	IdentifierDecl	tmp		2172388	0					
ANR	2172427	IdentifierDeclType	TCGv		2172388	0					
ANR	2172428	Identifier	tmp		2172388	1					
ANR	2172429	IdentifierDeclStatement	TCGv tmp2 ;	9:4:153:162	2172388	2	True				
ANR	2172430	IdentifierDecl	tmp2		2172388	0					
ANR	2172431	IdentifierDeclType	TCGv		2172388	0					
ANR	2172432	Identifier	tmp2		2172388	1					
ANR	2172433	IdentifierDeclStatement	TCGv tmp3 ;	11:4:169:178	2172388	3	True				
ANR	2172434	IdentifierDecl	tmp3		2172388	0					
ANR	2172435	IdentifierDeclType	TCGv		2172388	0					
ANR	2172436	Identifier	tmp3		2172388	1					
ANR	2172437	IdentifierDeclStatement	TCGv addr ;	13:4:185:194	2172388	4	True				
ANR	2172438	IdentifierDecl	addr		2172388	0					
ANR	2172439	IdentifierDeclType	TCGv		2172388	0					
ANR	2172440	Identifier	addr		2172388	1					
ANR	2172441	IdentifierDeclStatement	TCGv_i64 tmp64 ;	15:4:201:215	2172388	5	True				
ANR	2172442	IdentifierDecl	tmp64		2172388	0					
ANR	2172443	IdentifierDeclType	TCGv_i64		2172388	0					
ANR	2172444	Identifier	tmp64		2172388	1					
ANR	2172445	ExpressionStatement	insn = ldl_code ( s -> pc )	19:4:224:246	2172388	6	True				
ANR	2172446	AssignmentExpression	insn = ldl_code ( s -> pc )		2172388	0		=			
ANR	2172447	Identifier	insn		2172388	0					
ANR	2172448	CallExpression	ldl_code ( s -> pc )		2172388	1					
ANR	2172449	Callee	ldl_code		2172388	0					
ANR	2172450	Identifier	ldl_code		2172388	0					
ANR	2172451	ArgumentList	s -> pc		2172388	1					
ANR	2172452	Argument	s -> pc		2172388	0					
ANR	2172453	PtrMemberAccess	s -> pc		2172388	0					
ANR	2172454	Identifier	s		2172388	0					
ANR	2172455	Identifier	pc		2172388	1					
ANR	2172456	ExpressionStatement	s -> pc += 4	21:4:253:263	2172388	7	True				
ANR	2172457	AssignmentExpression	s -> pc += 4		2172388	0		+=			
ANR	2172458	PtrMemberAccess	s -> pc		2172388	0					
ANR	2172459	Identifier	s		2172388	0					
ANR	2172460	Identifier	pc		2172388	1					
ANR	2172461	PrimaryExpression	4		2172388	1					
ANR	2172462	IfStatement	if ( IS_M ( env ) )		2172388	8					
ANR	2172463	Condition	IS_M ( env )	27:8:326:334	2172388	0	True				
ANR	2172464	CallExpression	IS_M ( env )		2172388	0					
ANR	2172465	Callee	IS_M		2172388	0					
ANR	2172466	Identifier	IS_M		2172388	0					
ANR	2172467	ArgumentList	env		2172388	1					
ANR	2172468	Argument	env		2172388	0					
ANR	2172469	Identifier	env		2172388	0					
ANR	2172470	GotoStatement	goto illegal_op ;	29:8:346:361	2172388	1	True				
ANR	2172471	Identifier	illegal_op		2172388	0					
ANR	2172472	ExpressionStatement	cond = insn >> 28	31:4:368:385	2172388	9	True				
ANR	2172473	AssignmentExpression	cond = insn >> 28		2172388	0		=			
ANR	2172474	Identifier	cond		2172388	0					
ANR	2172475	ShiftExpression	insn >> 28		2172388	1		>>			
ANR	2172476	Identifier	insn		2172388	0					
ANR	2172477	PrimaryExpression	28		2172388	1					
ANR	2172478	IfStatement	if ( cond == 0xf )		2172388	10					
ANR	2172479	Condition	cond == 0xf	33:8:396:406	2172388	0	True				
ANR	2172480	EqualityExpression	cond == 0xf		2172388	0		==			
ANR	2172481	Identifier	cond		2172388	0					
ANR	2172482	PrimaryExpression	0xf		2172388	1					
ANR	2172483	CompoundStatement		31:20:346:346	2172388	1					
ANR	2172484	IfStatement	if ( ( ( insn >> 25 ) & 7 ) == 1 )		2172388	0					
ANR	2172485	Condition	( ( insn >> 25 ) & 7 ) == 1	37:12:467:489	2172388	0	True				
ANR	2172486	EqualityExpression	( ( insn >> 25 ) & 7 ) == 1		2172388	0		==			
ANR	2172487	BitAndExpression	( insn >> 25 ) & 7		2172388	0		&			
ANR	2172488	ShiftExpression	insn >> 25		2172388	0		>>			
ANR	2172489	Identifier	insn		2172388	0					
ANR	2172490	PrimaryExpression	25		2172388	1					
ANR	2172491	PrimaryExpression	7		2172388	1					
ANR	2172492	PrimaryExpression	1		2172388	1					
ANR	2172493	CompoundStatement		35:37:430:430	2172388	1					
ANR	2172494	IfStatement	"if ( ! arm_feature ( env , ARM_FEATURE_NEON ) )"		2172388	0					
ANR	2172495	Condition	"! arm_feature ( env , ARM_FEATURE_NEON )"	41:16:553:587	2172388	0	True				
ANR	2172496	UnaryOperationExpression	"! arm_feature ( env , ARM_FEATURE_NEON )"		2172388	0					
ANR	2172497	UnaryOperator	!		2172388	0					
ANR	2172498	CallExpression	"arm_feature ( env , ARM_FEATURE_NEON )"		2172388	1					
ANR	2172499	Callee	arm_feature		2172388	0					
ANR	2172500	Identifier	arm_feature		2172388	0					
ANR	2172501	ArgumentList	env		2172388	1					
ANR	2172502	Argument	env		2172388	0					
ANR	2172503	Identifier	env		2172388	0					
ANR	2172504	Argument	ARM_FEATURE_NEON		2172388	1					
ANR	2172505	Identifier	ARM_FEATURE_NEON		2172388	0					
ANR	2172506	GotoStatement	goto illegal_op ;	43:16:607:622	2172388	1	True				
ANR	2172507	Identifier	illegal_op		2172388	0					
ANR	2172508	IfStatement	"if ( disas_neon_data_insn ( env , s , insn ) )"		2172388	1					
ANR	2172509	Condition	"disas_neon_data_insn ( env , s , insn )"	47:16:643:676	2172388	0	True				
ANR	2172510	CallExpression	"disas_neon_data_insn ( env , s , insn )"		2172388	0					
ANR	2172511	Callee	disas_neon_data_insn		2172388	0					
ANR	2172512	Identifier	disas_neon_data_insn		2172388	0					
ANR	2172513	ArgumentList	env		2172388	1					
ANR	2172514	Argument	env		2172388	0					
ANR	2172515	Identifier	env		2172388	0					
ANR	2172516	Argument	s		2172388	1					
ANR	2172517	Identifier	s		2172388	0					
ANR	2172518	Argument	insn		2172388	2					
ANR	2172519	Identifier	insn		2172388	0					
ANR	2172520	GotoStatement	goto illegal_op ;	49:16:696:711	2172388	1	True				
ANR	2172521	Identifier	illegal_op		2172388	0					
ANR	2172522	ReturnStatement	return ;	51:12:726:732	2172388	2	True				
ANR	2172523	IfStatement	if ( ( insn & 0x0f100000 ) == 0x04000000 )		2172388	1					
ANR	2172524	Condition	( insn & 0x0f100000 ) == 0x04000000	55:12:758:790	2172388	0	True				
ANR	2172525	EqualityExpression	( insn & 0x0f100000 ) == 0x04000000		2172388	0		==			
ANR	2172526	BitAndExpression	insn & 0x0f100000		2172388	0		&			
ANR	2172527	Identifier	insn		2172388	0					
ANR	2172528	PrimaryExpression	0x0f100000		2172388	1					
ANR	2172529	PrimaryExpression	0x04000000		2172388	1					
ANR	2172530	CompoundStatement		53:47:731:731	2172388	1					
ANR	2172531	IfStatement	"if ( ! arm_feature ( env , ARM_FEATURE_NEON ) )"		2172388	0					
ANR	2172532	Condition	"! arm_feature ( env , ARM_FEATURE_NEON )"	59:16:849:883	2172388	0	True				
ANR	2172533	UnaryOperationExpression	"! arm_feature ( env , ARM_FEATURE_NEON )"		2172388	0					
ANR	2172534	UnaryOperator	!		2172388	0					
ANR	2172535	CallExpression	"arm_feature ( env , ARM_FEATURE_NEON )"		2172388	1					
ANR	2172536	Callee	arm_feature		2172388	0					
ANR	2172537	Identifier	arm_feature		2172388	0					
ANR	2172538	ArgumentList	env		2172388	1					
ANR	2172539	Argument	env		2172388	0					
ANR	2172540	Identifier	env		2172388	0					
ANR	2172541	Argument	ARM_FEATURE_NEON		2172388	1					
ANR	2172542	Identifier	ARM_FEATURE_NEON		2172388	0					
ANR	2172543	GotoStatement	goto illegal_op ;	61:16:903:918	2172388	1	True				
ANR	2172544	Identifier	illegal_op		2172388	0					
ANR	2172545	IfStatement	"if ( disas_neon_ls_insn ( env , s , insn ) )"		2172388	1					
ANR	2172546	Condition	"disas_neon_ls_insn ( env , s , insn )"	65:16:939:970	2172388	0	True				
ANR	2172547	CallExpression	"disas_neon_ls_insn ( env , s , insn )"		2172388	0					
ANR	2172548	Callee	disas_neon_ls_insn		2172388	0					
ANR	2172549	Identifier	disas_neon_ls_insn		2172388	0					
ANR	2172550	ArgumentList	env		2172388	1					
ANR	2172551	Argument	env		2172388	0					
ANR	2172552	Identifier	env		2172388	0					
ANR	2172553	Argument	s		2172388	1					
ANR	2172554	Identifier	s		2172388	0					
ANR	2172555	Argument	insn		2172388	2					
ANR	2172556	Identifier	insn		2172388	0					
ANR	2172557	GotoStatement	goto illegal_op ;	67:16:990:1005	2172388	1	True				
ANR	2172558	Identifier	illegal_op		2172388	0					
ANR	2172559	ReturnStatement	return ;	69:12:1020:1026	2172388	2	True				
ANR	2172560	IfStatement	if ( ( ( insn & 0x0f30f000 ) == 0x0510f000 ) || ( ( insn & 0x0f30f010 ) == 0x0710f000 ) )		2172388	2					
ANR	2172561	Condition	( ( insn & 0x0f30f000 ) == 0x0510f000 ) || ( ( insn & 0x0f30f010 ) == 0x0710f000 )	73:12:1052:1138	2172388	0	True				
ANR	2172562	OrExpression	( ( insn & 0x0f30f000 ) == 0x0510f000 ) || ( ( insn & 0x0f30f010 ) == 0x0710f000 )		2172388	0		||			
ANR	2172563	EqualityExpression	( insn & 0x0f30f000 ) == 0x0510f000		2172388	0		==			
ANR	2172564	BitAndExpression	insn & 0x0f30f000		2172388	0		&			
ANR	2172565	Identifier	insn		2172388	0					
ANR	2172566	PrimaryExpression	0x0f30f000		2172388	1					
ANR	2172567	PrimaryExpression	0x0510f000		2172388	1					
ANR	2172568	EqualityExpression	( insn & 0x0f30f010 ) == 0x0710f000		2172388	1		==			
ANR	2172569	BitAndExpression	insn & 0x0f30f010		2172388	0		&			
ANR	2172570	Identifier	insn		2172388	0					
ANR	2172571	PrimaryExpression	0x0f30f010		2172388	1					
ANR	2172572	PrimaryExpression	0x0710f000		2172388	1					
ANR	2172573	CompoundStatement		73:49:1079:1079	2172388	1					
ANR	2172574	IfStatement	if ( ( insn & ( 1 << 22 ) ) == 0 )		2172388	0					
ANR	2172575	Condition	( insn & ( 1 << 22 ) ) == 0	77:16:1160:1182	2172388	0	True				
ANR	2172576	EqualityExpression	( insn & ( 1 << 22 ) ) == 0		2172388	0		==			
ANR	2172577	BitAndExpression	insn & ( 1 << 22 )		2172388	0		&			
ANR	2172578	Identifier	insn		2172388	0					
ANR	2172579	ShiftExpression	1 << 22		2172388	1		<<			
ANR	2172580	PrimaryExpression	1		2172388	0					
ANR	2172581	PrimaryExpression	22		2172388	1					
ANR	2172582	PrimaryExpression	0		2172388	1					
ANR	2172583	CompoundStatement		75:41:1123:1123	2172388	1					
ANR	2172584	IfStatement	"if ( ! arm_feature ( env , ARM_FEATURE_V7MP ) )"		2172388	0					
ANR	2172585	Condition	"! arm_feature ( env , ARM_FEATURE_V7MP )"	81:20:1242:1276	2172388	0	True				
ANR	2172586	UnaryOperationExpression	"! arm_feature ( env , ARM_FEATURE_V7MP )"		2172388	0					
ANR	2172587	UnaryOperator	!		2172388	0					
ANR	2172588	CallExpression	"arm_feature ( env , ARM_FEATURE_V7MP )"		2172388	1					
ANR	2172589	Callee	arm_feature		2172388	0					
ANR	2172590	Identifier	arm_feature		2172388	0					
ANR	2172591	ArgumentList	env		2172388	1					
ANR	2172592	Argument	env		2172388	0					
ANR	2172593	Identifier	env		2172388	0					
ANR	2172594	Argument	ARM_FEATURE_V7MP		2172388	1					
ANR	2172595	Identifier	ARM_FEATURE_V7MP		2172388	0					
ANR	2172596	CompoundStatement		79:57:1217:1217	2172388	1					
ANR	2172597	GotoStatement	goto illegal_op ;	83:20:1302:1317	2172388	0	True				
ANR	2172598	Identifier	illegal_op		2172388	0					
ANR	2172599	ReturnStatement	return ;	91:12:1406:1412	2172388	1	True				
ANR	2172600	IfStatement	if ( ( ( insn & 0x0f70f000 ) == 0x0450f000 ) || ( ( insn & 0x0f70f010 ) == 0x0650f000 ) )		2172388	3					
ANR	2172601	Condition	( ( insn & 0x0f70f000 ) == 0x0450f000 ) || ( ( insn & 0x0f70f010 ) == 0x0650f000 )	95:12:1438:1524	2172388	0	True				
ANR	2172602	OrExpression	( ( insn & 0x0f70f000 ) == 0x0450f000 ) || ( ( insn & 0x0f70f010 ) == 0x0650f000 )		2172388	0		||			
ANR	2172603	EqualityExpression	( insn & 0x0f70f000 ) == 0x0450f000		2172388	0		==			
ANR	2172604	BitAndExpression	insn & 0x0f70f000		2172388	0		&			
ANR	2172605	Identifier	insn		2172388	0					
ANR	2172606	PrimaryExpression	0x0f70f000		2172388	1					
ANR	2172607	PrimaryExpression	0x0450f000		2172388	1					
ANR	2172608	EqualityExpression	( insn & 0x0f70f010 ) == 0x0650f000		2172388	1		==			
ANR	2172609	BitAndExpression	insn & 0x0f70f010		2172388	0		&			
ANR	2172610	Identifier	insn		2172388	0					
ANR	2172611	PrimaryExpression	0x0f70f010		2172388	1					
ANR	2172612	PrimaryExpression	0x0650f000		2172388	1					
ANR	2172613	CompoundStatement		95:49:1465:1465	2172388	1					
ANR	2172614	ExpressionStatement	ARCH ( 7 )	99:12:1542:1549	2172388	0	True				
ANR	2172615	CallExpression	ARCH ( 7 )		2172388	0					
ANR	2172616	Callee	ARCH		2172388	0					
ANR	2172617	Identifier	ARCH		2172388	0					
ANR	2172618	ArgumentList	7		2172388	1					
ANR	2172619	Argument	7		2172388	0					
ANR	2172620	PrimaryExpression	7		2172388	0					
ANR	2172621	ReturnStatement	return ;	101:12:1564:1570	2172388	1	True				
ANR	2172622	IfStatement	if ( ( ( insn & 0x0f700000 ) == 0x04100000 ) || ( ( insn & 0x0f700010 ) == 0x06100000 ) )		2172388	4					
ANR	2172623	Condition	( ( insn & 0x0f700000 ) == 0x04100000 ) || ( ( insn & 0x0f700010 ) == 0x06100000 )	105:12:1610:1696	2172388	0	True				
ANR	2172624	OrExpression	( ( insn & 0x0f700000 ) == 0x04100000 ) || ( ( insn & 0x0f700010 ) == 0x06100000 )		2172388	0		||			
ANR	2172625	EqualityExpression	( insn & 0x0f700000 ) == 0x04100000		2172388	0		==			
ANR	2172626	BitAndExpression	insn & 0x0f700000		2172388	0		&			
ANR	2172627	Identifier	insn		2172388	0					
ANR	2172628	PrimaryExpression	0x0f700000		2172388	1					
ANR	2172629	PrimaryExpression	0x04100000		2172388	1					
ANR	2172630	EqualityExpression	( insn & 0x0f700010 ) == 0x06100000		2172388	1		==			
ANR	2172631	BitAndExpression	insn & 0x0f700010		2172388	0		&			
ANR	2172632	Identifier	insn		2172388	0					
ANR	2172633	PrimaryExpression	0x0f700010		2172388	1					
ANR	2172634	PrimaryExpression	0x06100000		2172388	1					
ANR	2172635	CompoundStatement		105:49:1637:1637	2172388	1					
ANR	2172636	IfStatement	"if ( ! arm_feature ( env , ARM_FEATURE_V7MP ) )"		2172388	0					
ANR	2172637	Condition	"! arm_feature ( env , ARM_FEATURE_V7MP )"	109:16:1718:1752	2172388	0	True				
ANR	2172638	UnaryOperationExpression	"! arm_feature ( env , ARM_FEATURE_V7MP )"		2172388	0					
ANR	2172639	UnaryOperator	!		2172388	0					
ANR	2172640	CallExpression	"arm_feature ( env , ARM_FEATURE_V7MP )"		2172388	1					
ANR	2172641	Callee	arm_feature		2172388	0					
ANR	2172642	Identifier	arm_feature		2172388	0					
ANR	2172643	ArgumentList	env		2172388	1					
ANR	2172644	Argument	env		2172388	0					
ANR	2172645	Identifier	env		2172388	0					
ANR	2172646	Argument	ARM_FEATURE_V7MP		2172388	1					
ANR	2172647	Identifier	ARM_FEATURE_V7MP		2172388	0					
ANR	2172648	CompoundStatement		107:53:1693:1693	2172388	1					
ANR	2172649	GotoStatement	goto illegal_op ;	111:16:1774:1789	2172388	0	True				
ANR	2172650	Identifier	illegal_op		2172388	0					
ANR	2172651	ReturnStatement	return ;	115:12:1819:1825	2172388	1	True				
ANR	2172652	IfStatement	if ( ( insn & 0x0ffffdff ) == 0x01010000 )		2172388	5					
ANR	2172653	Condition	( insn & 0x0ffffdff ) == 0x01010000	121:12:1899:1931	2172388	0	True				
ANR	2172654	EqualityExpression	( insn & 0x0ffffdff ) == 0x01010000		2172388	0		==			
ANR	2172655	BitAndExpression	insn & 0x0ffffdff		2172388	0		&			
ANR	2172656	Identifier	insn		2172388	0					
ANR	2172657	PrimaryExpression	0x0ffffdff		2172388	1					
ANR	2172658	PrimaryExpression	0x01010000		2172388	1					
ANR	2172659	CompoundStatement		119:47:1872:1872	2172388	1					
ANR	2172660	ExpressionStatement	ARCH ( 6 )	123:12:1949:1956	2172388	0	True				
ANR	2172661	CallExpression	ARCH ( 6 )		2172388	0					
ANR	2172662	Callee	ARCH		2172388	0					
ANR	2172663	Identifier	ARCH		2172388	0					
ANR	2172664	ArgumentList	6		2172388	1					
ANR	2172665	Argument	6		2172388	0					
ANR	2172666	PrimaryExpression	6		2172388	0					
ANR	2172667	IfStatement	if ( insn & ( 1 << 9 ) )		2172388	1					
ANR	2172668	Condition	insn & ( 1 << 9 )	127:16:2001:2015	2172388	0	True				
ANR	2172669	BitAndExpression	insn & ( 1 << 9 )		2172388	0		&			
ANR	2172670	Identifier	insn		2172388	0					
ANR	2172671	ShiftExpression	1 << 9		2172388	1		<<			
ANR	2172672	PrimaryExpression	1		2172388	0					
ANR	2172673	PrimaryExpression	9		2172388	1					
ANR	2172674	CompoundStatement		125:33:1956:1956	2172388	1					
ANR	2172675	GotoStatement	goto illegal_op ;	131:16:2087:2102	2172388	0	True				
ANR	2172676	Identifier	illegal_op		2172388	0					
ANR	2172677	ReturnStatement	return ;	135:12:2132:2138	2172388	2	True				
ANR	2172678	ElseStatement	else		2172388	0					
ANR	2172679	IfStatement	if ( ( insn & 0x0fffff00 ) == 0x057ff000 )		2172388	0					
ANR	2172680	Condition	( insn & 0x0fffff00 ) == 0x057ff000	137:19:2160:2192	2172388	0	True				
ANR	2172681	EqualityExpression	( insn & 0x0fffff00 ) == 0x057ff000		2172388	0		==			
ANR	2172682	BitAndExpression	insn & 0x0fffff00		2172388	0		&			
ANR	2172683	Identifier	insn		2172388	0					
ANR	2172684	PrimaryExpression	0x0fffff00		2172388	1					
ANR	2172685	PrimaryExpression	0x057ff000		2172388	1					
ANR	2172686	CompoundStatement		135:54:2133:2133	2172388	1					
ANR	2172687	SwitchStatement	switch ( ( insn >> 4 ) & 0xf )		2172388	0					
ANR	2172688	Condition	( insn >> 4 ) & 0xf	139:20:2218:2234	2172388	0	True				
ANR	2172689	BitAndExpression	( insn >> 4 ) & 0xf		2172388	0		&			
ANR	2172690	ShiftExpression	insn >> 4		2172388	0		>>			
ANR	2172691	Identifier	insn		2172388	0					
ANR	2172692	PrimaryExpression	4		2172388	1					
ANR	2172693	PrimaryExpression	0xf		2172388	1					
ANR	2172694	CompoundStatement		137:39:2175:2175	2172388	1					
ANR	2172695	Label	case 1 :	141:12:2252:2258	2172388	0	True				
ANR	2172696	Statement	ARCH	143:16:2289:2292	2172388	1	True				
ANR	2172697	Statement	(	143:20:2293:2293	2172388	2	True				
ANR	2172698	Statement	6	143:21:2294:2294	2172388	3	True				
ANR	2172699	Statement	K	143:22:2295:2295	2172388	4	True				
ANR	2172700	Statement	)	143:23:2296:2296	2172388	5	True				
ANR	2172701	ExpressionStatement		143:24:2297:2297	2172388	6	True				
ANR	2172702	ExpressionStatement	gen_clrex ( s )	145:16:2316:2328	2172388	7	True				
ANR	2172703	CallExpression	gen_clrex ( s )		2172388	0					
ANR	2172704	Callee	gen_clrex		2172388	0					
ANR	2172705	Identifier	gen_clrex		2172388	0					
ANR	2172706	ArgumentList	s		2172388	1					
ANR	2172707	Argument	s		2172388	0					
ANR	2172708	Identifier	s		2172388	0					
ANR	2172709	ReturnStatement	return ;	147:16:2347:2353	2172388	8	True				
ANR	2172710	Label	case 4 :	149:12:2368:2374	2172388	9	True				
ANR	2172711	Label	case 5 :	151:12:2399:2405	2172388	10	True				
ANR	2172712	Label	case 6 :	153:12:2430:2436	2172388	11	True				
ANR	2172713	ExpressionStatement	ARCH ( 7 )	155:16:2465:2472	2172388	12	True				
ANR	2172714	CallExpression	ARCH ( 7 )		2172388	0					
ANR	2172715	Callee	ARCH		2172388	0					
ANR	2172716	Identifier	ARCH		2172388	0					
ANR	2172717	ArgumentList	7		2172388	1					
ANR	2172718	Argument	7		2172388	0					
ANR	2172719	PrimaryExpression	7		2172388	0					
ANR	2172720	ReturnStatement	return ;	159:16:2561:2567	2172388	13	True				
ANR	2172721	Label	default :	161:12:2582:2589	2172388	14	True				
ANR	2172722	Identifier	default		2172388	0					
ANR	2172723	GotoStatement	goto illegal_op ;	163:16:2608:2623	2172388	15	True				
ANR	2172724	Identifier	illegal_op		2172388	0					
ANR	2172725	ElseStatement	else		2172388	0					
ANR	2172726	IfStatement	if ( ( insn & 0x0e5fffe0 ) == 0x084d0500 )		2172388	0					
ANR	2172727	Condition	( insn & 0x0e5fffe0 ) == 0x084d0500	167:19:2660:2692	2172388	0	True				
ANR	2172728	EqualityExpression	( insn & 0x0e5fffe0 ) == 0x084d0500		2172388	0		==			
ANR	2172729	BitAndExpression	insn & 0x0e5fffe0		2172388	0		&			
ANR	2172730	Identifier	insn		2172388	0					
ANR	2172731	PrimaryExpression	0x0e5fffe0		2172388	1					
ANR	2172732	PrimaryExpression	0x084d0500		2172388	1					
ANR	2172733	CompoundStatement		169:12:2671:2685	2172388	1					
ANR	2172734	IdentifierDeclStatement	int32_t offset ;	171:12:2733:2747	2172388	0	True				
ANR	2172735	IdentifierDecl	offset		2172388	0					
ANR	2172736	IdentifierDeclType	int32_t		2172388	0					
ANR	2172737	Identifier	offset		2172388	1					
ANR	2172738	IfStatement	if ( IS_USER ( s ) )		2172388	1					
ANR	2172739	Condition	IS_USER ( s )	173:16:2766:2775	2172388	0	True				
ANR	2172740	CallExpression	IS_USER ( s )		2172388	0					
ANR	2172741	Callee	IS_USER		2172388	0					
ANR	2172742	Identifier	IS_USER		2172388	0					
ANR	2172743	ArgumentList	s		2172388	1					
ANR	2172744	Argument	s		2172388	0					
ANR	2172745	Identifier	s		2172388	0					
ANR	2172746	GotoStatement	goto illegal_op ;	175:16:2795:2810	2172388	1	True				
ANR	2172747	Identifier	illegal_op		2172388	0					
ANR	2172748	ExpressionStatement	ARCH ( 6 )	177:12:2825:2832	2172388	2	True				
ANR	2172749	CallExpression	ARCH ( 6 )		2172388	0					
ANR	2172750	Callee	ARCH		2172388	0					
ANR	2172751	Identifier	ARCH		2172388	0					
ANR	2172752	ArgumentList	6		2172388	1					
ANR	2172753	Argument	6		2172388	0					
ANR	2172754	PrimaryExpression	6		2172388	0					
ANR	2172755	ExpressionStatement	op1 = ( insn & 0x1f )	179:12:2847:2866	2172388	3	True				
ANR	2172756	AssignmentExpression	op1 = ( insn & 0x1f )		2172388	0		=			
ANR	2172757	Identifier	op1		2172388	0					
ANR	2172758	BitAndExpression	insn & 0x1f		2172388	1		&			
ANR	2172759	Identifier	insn		2172388	0					
ANR	2172760	PrimaryExpression	0x1f		2172388	1					
ANR	2172761	ExpressionStatement	addr = tcg_temp_new_i32 ( )	181:12:2881:2906	2172388	4	True				
ANR	2172762	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2172388	0		=			
ANR	2172763	Identifier	addr		2172388	0					
ANR	2172764	CallExpression	tcg_temp_new_i32 ( )		2172388	1					
ANR	2172765	Callee	tcg_temp_new_i32		2172388	0					
ANR	2172766	Identifier	tcg_temp_new_i32		2172388	0					
ANR	2172767	ArgumentList			2172388	1					
ANR	2172768	ExpressionStatement	tmp = tcg_const_i32 ( op1 )	183:12:2921:2945	2172388	5	True				
ANR	2172769	AssignmentExpression	tmp = tcg_const_i32 ( op1 )		2172388	0		=			
ANR	2172770	Identifier	tmp		2172388	0					
ANR	2172771	CallExpression	tcg_const_i32 ( op1 )		2172388	1					
ANR	2172772	Callee	tcg_const_i32		2172388	0					
ANR	2172773	Identifier	tcg_const_i32		2172388	0					
ANR	2172774	ArgumentList	op1		2172388	1					
ANR	2172775	Argument	op1		2172388	0					
ANR	2172776	Identifier	op1		2172388	0					
ANR	2172777	ExpressionStatement	"gen_helper_get_r13_banked ( addr , cpu_env , tmp )"	185:12:2960:3005	2172388	6	True				
ANR	2172778	CallExpression	"gen_helper_get_r13_banked ( addr , cpu_env , tmp )"		2172388	0					
ANR	2172779	Callee	gen_helper_get_r13_banked		2172388	0					
ANR	2172780	Identifier	gen_helper_get_r13_banked		2172388	0					
ANR	2172781	ArgumentList	addr		2172388	1					
ANR	2172782	Argument	addr		2172388	0					
ANR	2172783	Identifier	addr		2172388	0					
ANR	2172784	Argument	cpu_env		2172388	1					
ANR	2172785	Identifier	cpu_env		2172388	0					
ANR	2172786	Argument	tmp		2172388	2					
ANR	2172787	Identifier	tmp		2172388	0					
ANR	2172788	ExpressionStatement	tcg_temp_free_i32 ( tmp )	187:12:3020:3042	2172388	7	True				
ANR	2172789	CallExpression	tcg_temp_free_i32 ( tmp )		2172388	0					
ANR	2172790	Callee	tcg_temp_free_i32		2172388	0					
ANR	2172791	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2172792	ArgumentList	tmp		2172388	1					
ANR	2172793	Argument	tmp		2172388	0					
ANR	2172794	Identifier	tmp		2172388	0					
ANR	2172795	ExpressionStatement	i = ( insn >> 23 ) & 3	189:12:3057:3077	2172388	8	True				
ANR	2172796	AssignmentExpression	i = ( insn >> 23 ) & 3		2172388	0		=			
ANR	2172797	Identifier	i		2172388	0					
ANR	2172798	BitAndExpression	( insn >> 23 ) & 3		2172388	1		&			
ANR	2172799	ShiftExpression	insn >> 23		2172388	0		>>			
ANR	2172800	Identifier	insn		2172388	0					
ANR	2172801	PrimaryExpression	23		2172388	1					
ANR	2172802	PrimaryExpression	3		2172388	1					
ANR	2172803	SwitchStatement	switch ( i )		2172388	9					
ANR	2172804	Condition	i	191:20:3100:3100	2172388	0	True				
ANR	2172805	Identifier	i		2172388	0					
ANR	2172806	CompoundStatement		189:23:3041:3041	2172388	1					
ANR	2172807	Label	case 0 :	193:12:3118:3124	2172388	0	True				
ANR	2172808	ExpressionStatement	offset = - 4	193:20:3126:3137	2172388	1	True				
ANR	2172809	AssignmentExpression	offset = - 4		2172388	0		=			
ANR	2172810	Identifier	offset		2172388	0					
ANR	2172811	UnaryOperationExpression	- 4		2172388	1					
ANR	2172812	UnaryOperator	-		2172388	0					
ANR	2172813	PrimaryExpression	4		2172388	1					
ANR	2172814	BreakStatement	break ;	193:33:3139:3144	2172388	2	True				
ANR	2172815	Label	case 1 :	195:12:3168:3174	2172388	3	True				
ANR	2172816	ExpressionStatement	offset = 0	195:20:3176:3186	2172388	4	True				
ANR	2172817	AssignmentExpression	offset = 0		2172388	0		=			
ANR	2172818	Identifier	offset		2172388	0					
ANR	2172819	PrimaryExpression	0		2172388	1					
ANR	2172820	BreakStatement	break ;	195:32:3188:3193	2172388	5	True				
ANR	2172821	Label	case 2 :	197:12:3217:3223	2172388	6	True				
ANR	2172822	ExpressionStatement	offset = - 8	197:20:3225:3236	2172388	7	True				
ANR	2172823	AssignmentExpression	offset = - 8		2172388	0		=			
ANR	2172824	Identifier	offset		2172388	0					
ANR	2172825	UnaryOperationExpression	- 8		2172388	1					
ANR	2172826	UnaryOperator	-		2172388	0					
ANR	2172827	PrimaryExpression	8		2172388	1					
ANR	2172828	BreakStatement	break ;	197:33:3238:3243	2172388	8	True				
ANR	2172829	Label	case 3 :	199:12:3267:3273	2172388	9	True				
ANR	2172830	ExpressionStatement	offset = 4	199:20:3275:3285	2172388	10	True				
ANR	2172831	AssignmentExpression	offset = 4		2172388	0		=			
ANR	2172832	Identifier	offset		2172388	0					
ANR	2172833	PrimaryExpression	4		2172388	1					
ANR	2172834	BreakStatement	break ;	199:32:3287:3292	2172388	11	True				
ANR	2172835	Label	default :	201:12:3316:3323	2172388	12	True				
ANR	2172836	Identifier	default		2172388	0					
ANR	2172837	ExpressionStatement	abort ( )	201:21:3325:3332	2172388	13	True				
ANR	2172838	CallExpression	abort ( )		2172388	0					
ANR	2172839	Callee	abort		2172388	0					
ANR	2172840	Identifier	abort		2172388	0					
ANR	2172841	ArgumentList			2172388	1					
ANR	2172842	IfStatement	if ( offset )		2172388	10					
ANR	2172843	Condition	offset	205:16:3366:3371	2172388	0	True				
ANR	2172844	Identifier	offset		2172388	0					
ANR	2172845	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , offset )"	207:16:3391:3427	2172388	1	True				
ANR	2172846	CallExpression	"tcg_gen_addi_i32 ( addr , addr , offset )"		2172388	0					
ANR	2172847	Callee	tcg_gen_addi_i32		2172388	0					
ANR	2172848	Identifier	tcg_gen_addi_i32		2172388	0					
ANR	2172849	ArgumentList	addr		2172388	1					
ANR	2172850	Argument	addr		2172388	0					
ANR	2172851	Identifier	addr		2172388	0					
ANR	2172852	Argument	addr		2172388	1					
ANR	2172853	Identifier	addr		2172388	0					
ANR	2172854	Argument	offset		2172388	2					
ANR	2172855	Identifier	offset		2172388	0					
ANR	2172856	ExpressionStatement	"tmp = load_reg ( s , 14 )"	209:12:3442:3463	2172388	11	True				
ANR	2172857	AssignmentExpression	"tmp = load_reg ( s , 14 )"		2172388	0		=			
ANR	2172858	Identifier	tmp		2172388	0					
ANR	2172859	CallExpression	"load_reg ( s , 14 )"		2172388	1					
ANR	2172860	Callee	load_reg		2172388	0					
ANR	2172861	Identifier	load_reg		2172388	0					
ANR	2172862	ArgumentList	s		2172388	1					
ANR	2172863	Argument	s		2172388	0					
ANR	2172864	Identifier	s		2172388	0					
ANR	2172865	Argument	14		2172388	1					
ANR	2172866	PrimaryExpression	14		2172388	0					
ANR	2172867	ExpressionStatement	"gen_st32 ( tmp , addr , 0 )"	211:12:3478:3500	2172388	12	True				
ANR	2172868	CallExpression	"gen_st32 ( tmp , addr , 0 )"		2172388	0					
ANR	2172869	Callee	gen_st32		2172388	0					
ANR	2172870	Identifier	gen_st32		2172388	0					
ANR	2172871	ArgumentList	tmp		2172388	1					
ANR	2172872	Argument	tmp		2172388	0					
ANR	2172873	Identifier	tmp		2172388	0					
ANR	2172874	Argument	addr		2172388	1					
ANR	2172875	Identifier	addr		2172388	0					
ANR	2172876	Argument	0		2172388	2					
ANR	2172877	PrimaryExpression	0		2172388	0					
ANR	2172878	ExpressionStatement	tmp = load_cpu_field ( spsr )	213:12:3515:3541	2172388	13	True				
ANR	2172879	AssignmentExpression	tmp = load_cpu_field ( spsr )		2172388	0		=			
ANR	2172880	Identifier	tmp		2172388	0					
ANR	2172881	CallExpression	load_cpu_field ( spsr )		2172388	1					
ANR	2172882	Callee	load_cpu_field		2172388	0					
ANR	2172883	Identifier	load_cpu_field		2172388	0					
ANR	2172884	ArgumentList	spsr		2172388	1					
ANR	2172885	Argument	spsr		2172388	0					
ANR	2172886	Identifier	spsr		2172388	0					
ANR	2172887	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	215:12:3556:3587	2172388	14	True				
ANR	2172888	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2172388	0					
ANR	2172889	Callee	tcg_gen_addi_i32		2172388	0					
ANR	2172890	Identifier	tcg_gen_addi_i32		2172388	0					
ANR	2172891	ArgumentList	addr		2172388	1					
ANR	2172892	Argument	addr		2172388	0					
ANR	2172893	Identifier	addr		2172388	0					
ANR	2172894	Argument	addr		2172388	1					
ANR	2172895	Identifier	addr		2172388	0					
ANR	2172896	Argument	4		2172388	2					
ANR	2172897	PrimaryExpression	4		2172388	0					
ANR	2172898	ExpressionStatement	"gen_st32 ( tmp , addr , 0 )"	217:12:3602:3624	2172388	15	True				
ANR	2172899	CallExpression	"gen_st32 ( tmp , addr , 0 )"		2172388	0					
ANR	2172900	Callee	gen_st32		2172388	0					
ANR	2172901	Identifier	gen_st32		2172388	0					
ANR	2172902	ArgumentList	tmp		2172388	1					
ANR	2172903	Argument	tmp		2172388	0					
ANR	2172904	Identifier	tmp		2172388	0					
ANR	2172905	Argument	addr		2172388	1					
ANR	2172906	Identifier	addr		2172388	0					
ANR	2172907	Argument	0		2172388	2					
ANR	2172908	PrimaryExpression	0		2172388	0					
ANR	2172909	IfStatement	if ( insn & ( 1 << 21 ) )		2172388	16					
ANR	2172910	Condition	insn & ( 1 << 21 )	219:16:3643:3658	2172388	0	True				
ANR	2172911	BitAndExpression	insn & ( 1 << 21 )		2172388	0		&			
ANR	2172912	Identifier	insn		2172388	0					
ANR	2172913	ShiftExpression	1 << 21		2172388	1		<<			
ANR	2172914	PrimaryExpression	1		2172388	0					
ANR	2172915	PrimaryExpression	21		2172388	1					
ANR	2172916	CompoundStatement		217:34:3599:3599	2172388	1					
ANR	2172917	SwitchStatement	switch ( i )		2172388	0					
ANR	2172918	Condition	i	223:24:3728:3728	2172388	0	True				
ANR	2172919	Identifier	i		2172388	0					
ANR	2172920	CompoundStatement		221:27:3669:3669	2172388	1					
ANR	2172921	Label	case 0 :	225:16:3750:3756	2172388	0	True				
ANR	2172922	ExpressionStatement	offset = - 8	225:24:3758:3769	2172388	1	True				
ANR	2172923	AssignmentExpression	offset = - 8		2172388	0		=			
ANR	2172924	Identifier	offset		2172388	0					
ANR	2172925	UnaryOperationExpression	- 8		2172388	1					
ANR	2172926	UnaryOperator	-		2172388	0					
ANR	2172927	PrimaryExpression	8		2172388	1					
ANR	2172928	BreakStatement	break ;	225:37:3771:3776	2172388	2	True				
ANR	2172929	Label	case 1 :	227:16:3795:3801	2172388	3	True				
ANR	2172930	ExpressionStatement	offset = 4	227:24:3803:3813	2172388	4	True				
ANR	2172931	AssignmentExpression	offset = 4		2172388	0		=			
ANR	2172932	Identifier	offset		2172388	0					
ANR	2172933	PrimaryExpression	4		2172388	1					
ANR	2172934	BreakStatement	break ;	227:36:3815:3820	2172388	5	True				
ANR	2172935	Label	case 2 :	229:16:3839:3845	2172388	6	True				
ANR	2172936	ExpressionStatement	offset = - 4	229:24:3847:3858	2172388	7	True				
ANR	2172937	AssignmentExpression	offset = - 4		2172388	0		=			
ANR	2172938	Identifier	offset		2172388	0					
ANR	2172939	UnaryOperationExpression	- 4		2172388	1					
ANR	2172940	UnaryOperator	-		2172388	0					
ANR	2172941	PrimaryExpression	4		2172388	1					
ANR	2172942	BreakStatement	break ;	229:37:3860:3865	2172388	8	True				
ANR	2172943	Label	case 3 :	231:16:3884:3890	2172388	9	True				
ANR	2172944	ExpressionStatement	offset = 0	231:24:3892:3902	2172388	10	True				
ANR	2172945	AssignmentExpression	offset = 0		2172388	0		=			
ANR	2172946	Identifier	offset		2172388	0					
ANR	2172947	PrimaryExpression	0		2172388	1					
ANR	2172948	BreakStatement	break ;	231:36:3904:3909	2172388	11	True				
ANR	2172949	Label	default :	233:16:3928:3935	2172388	12	True				
ANR	2172950	Identifier	default		2172388	0					
ANR	2172951	ExpressionStatement	abort ( )	233:25:3937:3944	2172388	13	True				
ANR	2172952	CallExpression	abort ( )		2172388	0					
ANR	2172953	Callee	abort		2172388	0					
ANR	2172954	Identifier	abort		2172388	0					
ANR	2172955	ArgumentList			2172388	1					
ANR	2172956	IfStatement	if ( offset )		2172388	1					
ANR	2172957	Condition	offset	237:20:3986:3991	2172388	0	True				
ANR	2172958	Identifier	offset		2172388	0					
ANR	2172959	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , offset )"	239:20:4015:4051	2172388	1	True				
ANR	2172960	CallExpression	"tcg_gen_addi_i32 ( addr , addr , offset )"		2172388	0					
ANR	2172961	Callee	tcg_gen_addi_i32		2172388	0					
ANR	2172962	Identifier	tcg_gen_addi_i32		2172388	0					
ANR	2172963	ArgumentList	addr		2172388	1					
ANR	2172964	Argument	addr		2172388	0					
ANR	2172965	Identifier	addr		2172388	0					
ANR	2172966	Argument	addr		2172388	1					
ANR	2172967	Identifier	addr		2172388	0					
ANR	2172968	Argument	offset		2172388	2					
ANR	2172969	Identifier	offset		2172388	0					
ANR	2172970	ExpressionStatement	tmp = tcg_const_i32 ( op1 )	241:16:4070:4094	2172388	2	True				
ANR	2172971	AssignmentExpression	tmp = tcg_const_i32 ( op1 )		2172388	0		=			
ANR	2172972	Identifier	tmp		2172388	0					
ANR	2172973	CallExpression	tcg_const_i32 ( op1 )		2172388	1					
ANR	2172974	Callee	tcg_const_i32		2172388	0					
ANR	2172975	Identifier	tcg_const_i32		2172388	0					
ANR	2172976	ArgumentList	op1		2172388	1					
ANR	2172977	Argument	op1		2172388	0					
ANR	2172978	Identifier	op1		2172388	0					
ANR	2172979	ExpressionStatement	"gen_helper_set_r13_banked ( cpu_env , tmp , addr )"	243:16:4113:4158	2172388	3	True				
ANR	2172980	CallExpression	"gen_helper_set_r13_banked ( cpu_env , tmp , addr )"		2172388	0					
ANR	2172981	Callee	gen_helper_set_r13_banked		2172388	0					
ANR	2172982	Identifier	gen_helper_set_r13_banked		2172388	0					
ANR	2172983	ArgumentList	cpu_env		2172388	1					
ANR	2172984	Argument	cpu_env		2172388	0					
ANR	2172985	Identifier	cpu_env		2172388	0					
ANR	2172986	Argument	tmp		2172388	1					
ANR	2172987	Identifier	tmp		2172388	0					
ANR	2172988	Argument	addr		2172388	2					
ANR	2172989	Identifier	addr		2172388	0					
ANR	2172990	ExpressionStatement	tcg_temp_free_i32 ( tmp )	245:16:4177:4199	2172388	4	True				
ANR	2172991	CallExpression	tcg_temp_free_i32 ( tmp )		2172388	0					
ANR	2172992	Callee	tcg_temp_free_i32		2172388	0					
ANR	2172993	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2172994	ArgumentList	tmp		2172388	1					
ANR	2172995	Argument	tmp		2172388	0					
ANR	2172996	Identifier	tmp		2172388	0					
ANR	2172997	ExpressionStatement	tcg_temp_free_i32 ( addr )	247:16:4218:4241	2172388	5	True				
ANR	2172998	CallExpression	tcg_temp_free_i32 ( addr )		2172388	0					
ANR	2172999	Callee	tcg_temp_free_i32		2172388	0					
ANR	2173000	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2173001	ArgumentList	addr		2172388	1					
ANR	2173002	Argument	addr		2172388	0					
ANR	2173003	Identifier	addr		2172388	0					
ANR	2173004	ElseStatement	else		2172388	0					
ANR	2173005	CompoundStatement		247:19:4201:4201	2172388	0					
ANR	2173006	ExpressionStatement	tcg_temp_free_i32 ( addr )	251:16:4282:4305	2172388	0	True				
ANR	2173007	CallExpression	tcg_temp_free_i32 ( addr )		2172388	0					
ANR	2173008	Callee	tcg_temp_free_i32		2172388	0					
ANR	2173009	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2173010	ArgumentList	addr		2172388	1					
ANR	2173011	Argument	addr		2172388	0					
ANR	2173012	Identifier	addr		2172388	0					
ANR	2173013	ReturnStatement	return ;	255:12:4335:4341	2172388	17	True				
ANR	2173014	ElseStatement	else		2172388	0					
ANR	2173015	IfStatement	if ( ( insn & 0x0e50ffe0 ) == 0x08100a00 )		2172388	0					
ANR	2173016	Condition	( insn & 0x0e50ffe0 ) == 0x08100a00	257:19:4363:4395	2172388	0	True				
ANR	2173017	EqualityExpression	( insn & 0x0e50ffe0 ) == 0x08100a00		2172388	0		==			
ANR	2173018	BitAndExpression	insn & 0x0e50ffe0		2172388	0		&			
ANR	2173019	Identifier	insn		2172388	0					
ANR	2173020	PrimaryExpression	0x0e50ffe0		2172388	1					
ANR	2173021	PrimaryExpression	0x08100a00		2172388	1					
ANR	2173022	CompoundStatement		259:12:4374:4388	2172388	1					
ANR	2173023	IdentifierDeclStatement	int32_t offset ;	261:12:4436:4450	2172388	0	True				
ANR	2173024	IdentifierDecl	offset		2172388	0					
ANR	2173025	IdentifierDeclType	int32_t		2172388	0					
ANR	2173026	Identifier	offset		2172388	1					
ANR	2173027	IfStatement	if ( IS_USER ( s ) )		2172388	1					
ANR	2173028	Condition	IS_USER ( s )	263:16:4469:4478	2172388	0	True				
ANR	2173029	CallExpression	IS_USER ( s )		2172388	0					
ANR	2173030	Callee	IS_USER		2172388	0					
ANR	2173031	Identifier	IS_USER		2172388	0					
ANR	2173032	ArgumentList	s		2172388	1					
ANR	2173033	Argument	s		2172388	0					
ANR	2173034	Identifier	s		2172388	0					
ANR	2173035	GotoStatement	goto illegal_op ;	265:16:4498:4513	2172388	1	True				
ANR	2173036	Identifier	illegal_op		2172388	0					
ANR	2173037	ExpressionStatement	ARCH ( 6 )	267:12:4528:4535	2172388	2	True				
ANR	2173038	CallExpression	ARCH ( 6 )		2172388	0					
ANR	2173039	Callee	ARCH		2172388	0					
ANR	2173040	Identifier	ARCH		2172388	0					
ANR	2173041	ArgumentList	6		2172388	1					
ANR	2173042	Argument	6		2172388	0					
ANR	2173043	PrimaryExpression	6		2172388	0					
ANR	2173044	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	269:12:4550:4573	2172388	3	True				
ANR	2173045	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2172388	0		=			
ANR	2173046	Identifier	rn		2172388	0					
ANR	2173047	BitAndExpression	( insn >> 16 ) & 0xf		2172388	1		&			
ANR	2173048	ShiftExpression	insn >> 16		2172388	0		>>			
ANR	2173049	Identifier	insn		2172388	0					
ANR	2173050	PrimaryExpression	16		2172388	1					
ANR	2173051	PrimaryExpression	0xf		2172388	1					
ANR	2173052	ExpressionStatement	"addr = load_reg ( s , rn )"	271:12:4588:4610	2172388	4	True				
ANR	2173053	AssignmentExpression	"addr = load_reg ( s , rn )"		2172388	0		=			
ANR	2173054	Identifier	addr		2172388	0					
ANR	2173055	CallExpression	"load_reg ( s , rn )"		2172388	1					
ANR	2173056	Callee	load_reg		2172388	0					
ANR	2173057	Identifier	load_reg		2172388	0					
ANR	2173058	ArgumentList	s		2172388	1					
ANR	2173059	Argument	s		2172388	0					
ANR	2173060	Identifier	s		2172388	0					
ANR	2173061	Argument	rn		2172388	1					
ANR	2173062	Identifier	rn		2172388	0					
ANR	2173063	ExpressionStatement	i = ( insn >> 23 ) & 3	273:12:4625:4645	2172388	5	True				
ANR	2173064	AssignmentExpression	i = ( insn >> 23 ) & 3		2172388	0		=			
ANR	2173065	Identifier	i		2172388	0					
ANR	2173066	BitAndExpression	( insn >> 23 ) & 3		2172388	1		&			
ANR	2173067	ShiftExpression	insn >> 23		2172388	0		>>			
ANR	2173068	Identifier	insn		2172388	0					
ANR	2173069	PrimaryExpression	23		2172388	1					
ANR	2173070	PrimaryExpression	3		2172388	1					
ANR	2173071	SwitchStatement	switch ( i )		2172388	6					
ANR	2173072	Condition	i	275:20:4668:4668	2172388	0	True				
ANR	2173073	Identifier	i		2172388	0					
ANR	2173074	CompoundStatement		273:23:4609:4609	2172388	1					
ANR	2173075	Label	case 0 :	277:12:4686:4692	2172388	0	True				
ANR	2173076	ExpressionStatement	offset = - 4	277:20:4694:4705	2172388	1	True				
ANR	2173077	AssignmentExpression	offset = - 4		2172388	0		=			
ANR	2173078	Identifier	offset		2172388	0					
ANR	2173079	UnaryOperationExpression	- 4		2172388	1					
ANR	2173080	UnaryOperator	-		2172388	0					
ANR	2173081	PrimaryExpression	4		2172388	1					
ANR	2173082	BreakStatement	break ;	277:33:4707:4712	2172388	2	True				
ANR	2173083	Label	case 1 :	279:12:4736:4742	2172388	3	True				
ANR	2173084	ExpressionStatement	offset = 0	279:20:4744:4754	2172388	4	True				
ANR	2173085	AssignmentExpression	offset = 0		2172388	0		=			
ANR	2173086	Identifier	offset		2172388	0					
ANR	2173087	PrimaryExpression	0		2172388	1					
ANR	2173088	BreakStatement	break ;	279:32:4756:4761	2172388	5	True				
ANR	2173089	Label	case 2 :	281:12:4785:4791	2172388	6	True				
ANR	2173090	ExpressionStatement	offset = - 8	281:20:4793:4804	2172388	7	True				
ANR	2173091	AssignmentExpression	offset = - 8		2172388	0		=			
ANR	2173092	Identifier	offset		2172388	0					
ANR	2173093	UnaryOperationExpression	- 8		2172388	1					
ANR	2173094	UnaryOperator	-		2172388	0					
ANR	2173095	PrimaryExpression	8		2172388	1					
ANR	2173096	BreakStatement	break ;	281:33:4806:4811	2172388	8	True				
ANR	2173097	Label	case 3 :	283:12:4835:4841	2172388	9	True				
ANR	2173098	ExpressionStatement	offset = 4	283:20:4843:4853	2172388	10	True				
ANR	2173099	AssignmentExpression	offset = 4		2172388	0		=			
ANR	2173100	Identifier	offset		2172388	0					
ANR	2173101	PrimaryExpression	4		2172388	1					
ANR	2173102	BreakStatement	break ;	283:32:4855:4860	2172388	11	True				
ANR	2173103	Label	default :	285:12:4884:4891	2172388	12	True				
ANR	2173104	Identifier	default		2172388	0					
ANR	2173105	ExpressionStatement	abort ( )	285:21:4893:4900	2172388	13	True				
ANR	2173106	CallExpression	abort ( )		2172388	0					
ANR	2173107	Callee	abort		2172388	0					
ANR	2173108	Identifier	abort		2172388	0					
ANR	2173109	ArgumentList			2172388	1					
ANR	2173110	IfStatement	if ( offset )		2172388	7					
ANR	2173111	Condition	offset	289:16:4934:4939	2172388	0	True				
ANR	2173112	Identifier	offset		2172388	0					
ANR	2173113	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , offset )"	291:16:4959:4995	2172388	1	True				
ANR	2173114	CallExpression	"tcg_gen_addi_i32 ( addr , addr , offset )"		2172388	0					
ANR	2173115	Callee	tcg_gen_addi_i32		2172388	0					
ANR	2173116	Identifier	tcg_gen_addi_i32		2172388	0					
ANR	2173117	ArgumentList	addr		2172388	1					
ANR	2173118	Argument	addr		2172388	0					
ANR	2173119	Identifier	addr		2172388	0					
ANR	2173120	Argument	addr		2172388	1					
ANR	2173121	Identifier	addr		2172388	0					
ANR	2173122	Argument	offset		2172388	2					
ANR	2173123	Identifier	offset		2172388	0					
ANR	2173124	ExpressionStatement	"tmp = gen_ld32 ( addr , 0 )"	295:12:5067:5090	2172388	8	True				
ANR	2173125	AssignmentExpression	"tmp = gen_ld32 ( addr , 0 )"		2172388	0		=			
ANR	2173126	Identifier	tmp		2172388	0					
ANR	2173127	CallExpression	"gen_ld32 ( addr , 0 )"		2172388	1					
ANR	2173128	Callee	gen_ld32		2172388	0					
ANR	2173129	Identifier	gen_ld32		2172388	0					
ANR	2173130	ArgumentList	addr		2172388	1					
ANR	2173131	Argument	addr		2172388	0					
ANR	2173132	Identifier	addr		2172388	0					
ANR	2173133	Argument	0		2172388	1					
ANR	2173134	PrimaryExpression	0		2172388	0					
ANR	2173135	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	297:12:5105:5136	2172388	9	True				
ANR	2173136	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2172388	0					
ANR	2173137	Callee	tcg_gen_addi_i32		2172388	0					
ANR	2173138	Identifier	tcg_gen_addi_i32		2172388	0					
ANR	2173139	ArgumentList	addr		2172388	1					
ANR	2173140	Argument	addr		2172388	0					
ANR	2173141	Identifier	addr		2172388	0					
ANR	2173142	Argument	addr		2172388	1					
ANR	2173143	Identifier	addr		2172388	0					
ANR	2173144	Argument	4		2172388	2					
ANR	2173145	PrimaryExpression	4		2172388	0					
ANR	2173146	ExpressionStatement	"tmp2 = gen_ld32 ( addr , 0 )"	299:12:5151:5175	2172388	10	True				
ANR	2173147	AssignmentExpression	"tmp2 = gen_ld32 ( addr , 0 )"		2172388	0		=			
ANR	2173148	Identifier	tmp2		2172388	0					
ANR	2173149	CallExpression	"gen_ld32 ( addr , 0 )"		2172388	1					
ANR	2173150	Callee	gen_ld32		2172388	0					
ANR	2173151	Identifier	gen_ld32		2172388	0					
ANR	2173152	ArgumentList	addr		2172388	1					
ANR	2173153	Argument	addr		2172388	0					
ANR	2173154	Identifier	addr		2172388	0					
ANR	2173155	Argument	0		2172388	1					
ANR	2173156	PrimaryExpression	0		2172388	0					
ANR	2173157	IfStatement	if ( insn & ( 1 << 21 ) )		2172388	11					
ANR	2173158	Condition	insn & ( 1 << 21 )	301:16:5194:5209	2172388	0	True				
ANR	2173159	BitAndExpression	insn & ( 1 << 21 )		2172388	0		&			
ANR	2173160	Identifier	insn		2172388	0					
ANR	2173161	ShiftExpression	1 << 21		2172388	1		<<			
ANR	2173162	PrimaryExpression	1		2172388	0					
ANR	2173163	PrimaryExpression	21		2172388	1					
ANR	2173164	CompoundStatement		299:34:5150:5150	2172388	1					
ANR	2173165	SwitchStatement	switch ( i )		2172388	0					
ANR	2173166	Condition	i	305:24:5279:5279	2172388	0	True				
ANR	2173167	Identifier	i		2172388	0					
ANR	2173168	CompoundStatement		303:27:5220:5220	2172388	1					
ANR	2173169	Label	case 0 :	307:16:5301:5307	2172388	0	True				
ANR	2173170	ExpressionStatement	offset = - 8	307:24:5309:5320	2172388	1	True				
ANR	2173171	AssignmentExpression	offset = - 8		2172388	0		=			
ANR	2173172	Identifier	offset		2172388	0					
ANR	2173173	UnaryOperationExpression	- 8		2172388	1					
ANR	2173174	UnaryOperator	-		2172388	0					
ANR	2173175	PrimaryExpression	8		2172388	1					
ANR	2173176	BreakStatement	break ;	307:37:5322:5327	2172388	2	True				
ANR	2173177	Label	case 1 :	309:16:5346:5352	2172388	3	True				
ANR	2173178	ExpressionStatement	offset = 4	309:24:5354:5364	2172388	4	True				
ANR	2173179	AssignmentExpression	offset = 4		2172388	0		=			
ANR	2173180	Identifier	offset		2172388	0					
ANR	2173181	PrimaryExpression	4		2172388	1					
ANR	2173182	BreakStatement	break ;	309:36:5366:5371	2172388	5	True				
ANR	2173183	Label	case 2 :	311:16:5390:5396	2172388	6	True				
ANR	2173184	ExpressionStatement	offset = - 4	311:24:5398:5409	2172388	7	True				
ANR	2173185	AssignmentExpression	offset = - 4		2172388	0		=			
ANR	2173186	Identifier	offset		2172388	0					
ANR	2173187	UnaryOperationExpression	- 4		2172388	1					
ANR	2173188	UnaryOperator	-		2172388	0					
ANR	2173189	PrimaryExpression	4		2172388	1					
ANR	2173190	BreakStatement	break ;	311:37:5411:5416	2172388	8	True				
ANR	2173191	Label	case 3 :	313:16:5435:5441	2172388	9	True				
ANR	2173192	ExpressionStatement	offset = 0	313:24:5443:5453	2172388	10	True				
ANR	2173193	AssignmentExpression	offset = 0		2172388	0		=			
ANR	2173194	Identifier	offset		2172388	0					
ANR	2173195	PrimaryExpression	0		2172388	1					
ANR	2173196	BreakStatement	break ;	313:36:5455:5460	2172388	11	True				
ANR	2173197	Label	default :	315:16:5479:5486	2172388	12	True				
ANR	2173198	Identifier	default		2172388	0					
ANR	2173199	ExpressionStatement	abort ( )	315:25:5488:5495	2172388	13	True				
ANR	2173200	CallExpression	abort ( )		2172388	0					
ANR	2173201	Callee	abort		2172388	0					
ANR	2173202	Identifier	abort		2172388	0					
ANR	2173203	ArgumentList			2172388	1					
ANR	2173204	IfStatement	if ( offset )		2172388	1					
ANR	2173205	Condition	offset	319:20:5537:5542	2172388	0	True				
ANR	2173206	Identifier	offset		2172388	0					
ANR	2173207	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , offset )"	321:20:5566:5602	2172388	1	True				
ANR	2173208	CallExpression	"tcg_gen_addi_i32 ( addr , addr , offset )"		2172388	0					
ANR	2173209	Callee	tcg_gen_addi_i32		2172388	0					
ANR	2173210	Identifier	tcg_gen_addi_i32		2172388	0					
ANR	2173211	ArgumentList	addr		2172388	1					
ANR	2173212	Argument	addr		2172388	0					
ANR	2173213	Identifier	addr		2172388	0					
ANR	2173214	Argument	addr		2172388	1					
ANR	2173215	Identifier	addr		2172388	0					
ANR	2173216	Argument	offset		2172388	2					
ANR	2173217	Identifier	offset		2172388	0					
ANR	2173218	ExpressionStatement	"store_reg ( s , rn , addr )"	323:16:5621:5643	2172388	2	True				
ANR	2173219	CallExpression	"store_reg ( s , rn , addr )"		2172388	0					
ANR	2173220	Callee	store_reg		2172388	0					
ANR	2173221	Identifier	store_reg		2172388	0					
ANR	2173222	ArgumentList	s		2172388	1					
ANR	2173223	Argument	s		2172388	0					
ANR	2173224	Identifier	s		2172388	0					
ANR	2173225	Argument	rn		2172388	1					
ANR	2173226	Identifier	rn		2172388	0					
ANR	2173227	Argument	addr		2172388	2					
ANR	2173228	Identifier	addr		2172388	0					
ANR	2173229	ElseStatement	else		2172388	0					
ANR	2173230	CompoundStatement		323:19:5603:5603	2172388	0					
ANR	2173231	ExpressionStatement	tcg_temp_free_i32 ( addr )	327:16:5684:5707	2172388	0	True				
ANR	2173232	CallExpression	tcg_temp_free_i32 ( addr )		2172388	0					
ANR	2173233	Callee	tcg_temp_free_i32		2172388	0					
ANR	2173234	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2173235	ArgumentList	addr		2172388	1					
ANR	2173236	Argument	addr		2172388	0					
ANR	2173237	Identifier	addr		2172388	0					
ANR	2173238	ExpressionStatement	"gen_rfe ( s , tmp , tmp2 )"	331:12:5737:5758	2172388	12	True				
ANR	2173239	CallExpression	"gen_rfe ( s , tmp , tmp2 )"		2172388	0					
ANR	2173240	Callee	gen_rfe		2172388	0					
ANR	2173241	Identifier	gen_rfe		2172388	0					
ANR	2173242	ArgumentList	s		2172388	1					
ANR	2173243	Argument	s		2172388	0					
ANR	2173244	Identifier	s		2172388	0					
ANR	2173245	Argument	tmp		2172388	1					
ANR	2173246	Identifier	tmp		2172388	0					
ANR	2173247	Argument	tmp2		2172388	2					
ANR	2173248	Identifier	tmp2		2172388	0					
ANR	2173249	ReturnStatement	return ;	333:12:5773:5779	2172388	13	True				
ANR	2173250	ElseStatement	else		2172388	0					
ANR	2173251	IfStatement	if ( ( insn & 0x0e000000 ) == 0x0a000000 )		2172388	0					
ANR	2173252	Condition	( insn & 0x0e000000 ) == 0x0a000000	335:19:5801:5833	2172388	0	True				
ANR	2173253	EqualityExpression	( insn & 0x0e000000 ) == 0x0a000000		2172388	0		==			
ANR	2173254	BitAndExpression	insn & 0x0e000000		2172388	0		&			
ANR	2173255	Identifier	insn		2172388	0					
ANR	2173256	PrimaryExpression	0x0e000000		2172388	1					
ANR	2173257	PrimaryExpression	0x0a000000		2172388	1					
ANR	2173258	CompoundStatement		337:12:5855:5869	2172388	1					
ANR	2173259	IdentifierDeclStatement	int32_t offset ;	339:12:5917:5931	2172388	0	True				
ANR	2173260	IdentifierDecl	offset		2172388	0					
ANR	2173261	IdentifierDeclType	int32_t		2172388	0					
ANR	2173262	Identifier	offset		2172388	1					
ANR	2173263	ExpressionStatement	val = ( uint32_t ) s -> pc	343:12:5948:5969	2172388	1	True				
ANR	2173264	AssignmentExpression	val = ( uint32_t ) s -> pc		2172388	0		=			
ANR	2173265	Identifier	val		2172388	0					
ANR	2173266	CastExpression	( uint32_t ) s -> pc		2172388	1					
ANR	2173267	CastTarget	uint32_t		2172388	0					
ANR	2173268	PtrMemberAccess	s -> pc		2172388	1					
ANR	2173269	Identifier	s		2172388	0					
ANR	2173270	Identifier	pc		2172388	1					
ANR	2173271	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	345:12:5984:6008	2172388	2	True				
ANR	2173272	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2172388	0		=			
ANR	2173273	Identifier	tmp		2172388	0					
ANR	2173274	CallExpression	tcg_temp_new_i32 ( )		2172388	1					
ANR	2173275	Callee	tcg_temp_new_i32		2172388	0					
ANR	2173276	Identifier	tcg_temp_new_i32		2172388	0					
ANR	2173277	ArgumentList			2172388	1					
ANR	2173278	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , val )"	347:12:6023:6049	2172388	3	True				
ANR	2173279	CallExpression	"tcg_gen_movi_i32 ( tmp , val )"		2172388	0					
ANR	2173280	Callee	tcg_gen_movi_i32		2172388	0					
ANR	2173281	Identifier	tcg_gen_movi_i32		2172388	0					
ANR	2173282	ArgumentList	tmp		2172388	1					
ANR	2173283	Argument	tmp		2172388	0					
ANR	2173284	Identifier	tmp		2172388	0					
ANR	2173285	Argument	val		2172388	1					
ANR	2173286	Identifier	val		2172388	0					
ANR	2173287	ExpressionStatement	"store_reg ( s , 14 , tmp )"	349:12:6064:6085	2172388	4	True				
ANR	2173288	CallExpression	"store_reg ( s , 14 , tmp )"		2172388	0					
ANR	2173289	Callee	store_reg		2172388	0					
ANR	2173290	Identifier	store_reg		2172388	0					
ANR	2173291	ArgumentList	s		2172388	1					
ANR	2173292	Argument	s		2172388	0					
ANR	2173293	Identifier	s		2172388	0					
ANR	2173294	Argument	14		2172388	1					
ANR	2173295	PrimaryExpression	14		2172388	0					
ANR	2173296	Argument	tmp		2172388	2					
ANR	2173297	Identifier	tmp		2172388	0					
ANR	2173298	ExpressionStatement	offset = ( ( ( int32_t ) insn ) << 8 ) >> 8	353:12:6149:6185	2172388	5	True				
ANR	2173299	AssignmentExpression	offset = ( ( ( int32_t ) insn ) << 8 ) >> 8		2172388	0		=			
ANR	2173300	Identifier	offset		2172388	0					
ANR	2173301	ShiftExpression	( ( ( int32_t ) insn ) << 8 ) >> 8		2172388	1		>>			
ANR	2173302	ShiftExpression	( ( int32_t ) insn ) << 8		2172388	0		<<			
ANR	2173303	CastExpression	( int32_t ) insn		2172388	0					
ANR	2173304	CastTarget	int32_t		2172388	0					
ANR	2173305	Identifier	insn		2172388	1					
ANR	2173306	PrimaryExpression	8		2172388	1					
ANR	2173307	PrimaryExpression	8		2172388	1					
ANR	2173308	ExpressionStatement	val += ( offset << 2 ) | ( ( insn >> 23 ) & 2 ) | 1	357:12:6256:6301	2172388	6	True				
ANR	2173309	AssignmentExpression	val += ( offset << 2 ) | ( ( insn >> 23 ) & 2 ) | 1		2172388	0		+=			
ANR	2173310	Identifier	val		2172388	0					
ANR	2173311	InclusiveOrExpression	( offset << 2 ) | ( ( insn >> 23 ) & 2 ) | 1		2172388	1		|			
ANR	2173312	ShiftExpression	offset << 2		2172388	0		<<			
ANR	2173313	Identifier	offset		2172388	0					
ANR	2173314	PrimaryExpression	2		2172388	1					
ANR	2173315	InclusiveOrExpression	( ( insn >> 23 ) & 2 ) | 1		2172388	1		|			
ANR	2173316	BitAndExpression	( insn >> 23 ) & 2		2172388	0		&			
ANR	2173317	ShiftExpression	insn >> 23		2172388	0		>>			
ANR	2173318	Identifier	insn		2172388	0					
ANR	2173319	PrimaryExpression	23		2172388	1					
ANR	2173320	PrimaryExpression	2		2172388	1					
ANR	2173321	PrimaryExpression	1		2172388	1					
ANR	2173322	ExpressionStatement	val += 4	361:12:6351:6359	2172388	7	True				
ANR	2173323	AssignmentExpression	val += 4		2172388	0		+=			
ANR	2173324	Identifier	val		2172388	0					
ANR	2173325	PrimaryExpression	4		2172388	1					
ANR	2173326	ExpressionStatement	"gen_bx_im ( s , val )"	363:12:6374:6391	2172388	8	True				
ANR	2173327	CallExpression	"gen_bx_im ( s , val )"		2172388	0					
ANR	2173328	Callee	gen_bx_im		2172388	0					
ANR	2173329	Identifier	gen_bx_im		2172388	0					
ANR	2173330	ArgumentList	s		2172388	1					
ANR	2173331	Argument	s		2172388	0					
ANR	2173332	Identifier	s		2172388	0					
ANR	2173333	Argument	val		2172388	1					
ANR	2173334	Identifier	val		2172388	0					
ANR	2173335	ReturnStatement	return ;	365:12:6406:6412	2172388	9	True				
ANR	2173336	ElseStatement	else		2172388	0					
ANR	2173337	IfStatement	if ( ( insn & 0x0e000f00 ) == 0x0c000100 )		2172388	0					
ANR	2173338	Condition	( insn & 0x0e000f00 ) == 0x0c000100	367:19:6434:6466	2172388	0	True				
ANR	2173339	EqualityExpression	( insn & 0x0e000f00 ) == 0x0c000100		2172388	0		==			
ANR	2173340	BitAndExpression	insn & 0x0e000f00		2172388	0		&			
ANR	2173341	Identifier	insn		2172388	0					
ANR	2173342	PrimaryExpression	0x0e000f00		2172388	1					
ANR	2173343	PrimaryExpression	0x0c000100		2172388	1					
ANR	2173344	CompoundStatement		365:54:6407:6407	2172388	1					
ANR	2173345	IfStatement	"if ( arm_feature ( env , ARM_FEATURE_IWMMXT ) )"		2172388	0					
ANR	2173346	Condition	"arm_feature ( env , ARM_FEATURE_IWMMXT )"	369:16:6488:6523	2172388	0	True				
ANR	2173347	CallExpression	"arm_feature ( env , ARM_FEATURE_IWMMXT )"		2172388	0					
ANR	2173348	Callee	arm_feature		2172388	0					
ANR	2173349	Identifier	arm_feature		2172388	0					
ANR	2173350	ArgumentList	env		2172388	1					
ANR	2173351	Argument	env		2172388	0					
ANR	2173352	Identifier	env		2172388	0					
ANR	2173353	Argument	ARM_FEATURE_IWMMXT		2172388	1					
ANR	2173354	Identifier	ARM_FEATURE_IWMMXT		2172388	0					
ANR	2173355	CompoundStatement		367:54:6464:6464	2172388	1					
ANR	2173356	IfStatement	if ( env -> cp15 . c15_cpar & ( 1 << 1 ) )		2172388	0					
ANR	2173357	Condition	env -> cp15 . c15_cpar & ( 1 << 1 )	373:20:6599:6627	2172388	0	True				
ANR	2173358	BitAndExpression	env -> cp15 . c15_cpar & ( 1 << 1 )		2172388	0		&			
ANR	2173359	MemberAccess	env -> cp15 . c15_cpar		2172388	0					
ANR	2173360	PtrMemberAccess	env -> cp15		2172388	0					
ANR	2173361	Identifier	env		2172388	0					
ANR	2173362	Identifier	cp15		2172388	1					
ANR	2173363	Identifier	c15_cpar		2172388	1					
ANR	2173364	ShiftExpression	1 << 1		2172388	1		<<			
ANR	2173365	PrimaryExpression	1		2172388	0					
ANR	2173366	PrimaryExpression	1		2172388	1					
ANR	2173367	IfStatement	"if ( ! disas_iwmmxt_insn ( env , s , insn ) )"		2172388	1					
ANR	2173368	Condition	"! disas_iwmmxt_insn ( env , s , insn )"	375:24:6655:6686	2172388	0	True				
ANR	2173369	UnaryOperationExpression	"! disas_iwmmxt_insn ( env , s , insn )"		2172388	0					
ANR	2173370	UnaryOperator	!		2172388	0					
ANR	2173371	CallExpression	"disas_iwmmxt_insn ( env , s , insn )"		2172388	1					
ANR	2173372	Callee	disas_iwmmxt_insn		2172388	0					
ANR	2173373	Identifier	disas_iwmmxt_insn		2172388	0					
ANR	2173374	ArgumentList	env		2172388	1					
ANR	2173375	Argument	env		2172388	0					
ANR	2173376	Identifier	env		2172388	0					
ANR	2173377	Argument	s		2172388	1					
ANR	2173378	Identifier	s		2172388	0					
ANR	2173379	Argument	insn		2172388	2					
ANR	2173380	Identifier	insn		2172388	0					
ANR	2173381	ReturnStatement	return ;	377:24:6714:6720	2172388	1	True				
ANR	2173382	ElseStatement	else		2172388	0					
ANR	2173383	IfStatement	if ( ( insn & 0x0fe00000 ) == 0x0c400000 )		2172388	0					
ANR	2173384	Condition	( insn & 0x0fe00000 ) == 0x0c400000	381:19:6757:6789	2172388	0	True				
ANR	2173385	EqualityExpression	( insn & 0x0fe00000 ) == 0x0c400000		2172388	0		==			
ANR	2173386	BitAndExpression	insn & 0x0fe00000		2172388	0		&			
ANR	2173387	Identifier	insn		2172388	0					
ANR	2173388	PrimaryExpression	0x0fe00000		2172388	1					
ANR	2173389	PrimaryExpression	0x0c400000		2172388	1					
ANR	2173390	CompoundStatement		379:54:6730:6730	2172388	1					
ANR	2173391	ElseStatement	else		2172388	0					
ANR	2173392	IfStatement	if ( ( insn & 0x0f000010 ) == 0x0e000010 )		2172388	0					
ANR	2173393	Condition	( insn & 0x0f000010 ) == 0x0e000010	385:19:6872:6904	2172388	0	True				
ANR	2173394	EqualityExpression	( insn & 0x0f000010 ) == 0x0e000010		2172388	0		==			
ANR	2173395	BitAndExpression	insn & 0x0f000010		2172388	0		&			
ANR	2173396	Identifier	insn		2172388	0					
ANR	2173397	PrimaryExpression	0x0f000010		2172388	1					
ANR	2173398	PrimaryExpression	0x0e000010		2172388	1					
ANR	2173399	CompoundStatement		383:54:6845:6845	2172388	1					
ANR	2173400	ElseStatement	else		2172388	0					
ANR	2173401	IfStatement	if ( ( insn & 0x0ff10020 ) == 0x01000000 )		2172388	0					
ANR	2173402	Condition	( insn & 0x0ff10020 ) == 0x01000000	389:19:6991:7023	2172388	0	True				
ANR	2173403	EqualityExpression	( insn & 0x0ff10020 ) == 0x01000000		2172388	0		==			
ANR	2173404	BitAndExpression	insn & 0x0ff10020		2172388	0		&			
ANR	2173405	Identifier	insn		2172388	0					
ANR	2173406	PrimaryExpression	0x0ff10020		2172388	1					
ANR	2173407	PrimaryExpression	0x01000000		2172388	1					
ANR	2173408	CompoundStatement		391:12:7007:7019	2172388	1					
ANR	2173409	IdentifierDeclStatement	uint32_t mask ;	391:12:7041:7054	2172388	0	True				
ANR	2173410	IdentifierDecl	mask		2172388	0					
ANR	2173411	IdentifierDeclType	uint32_t		2172388	0					
ANR	2173412	Identifier	mask		2172388	1					
ANR	2173413	IdentifierDeclStatement	uint32_t val ;	393:12:7069:7081	2172388	1	True				
ANR	2173414	IdentifierDecl	val		2172388	0					
ANR	2173415	IdentifierDeclType	uint32_t		2172388	0					
ANR	2173416	Identifier	val		2172388	1					
ANR	2173417	IfStatement	if ( IS_USER ( s ) )		2172388	2					
ANR	2173418	Condition	IS_USER ( s )	397:16:7136:7145	2172388	0	True				
ANR	2173419	CallExpression	IS_USER ( s )		2172388	0					
ANR	2173420	Callee	IS_USER		2172388	0					
ANR	2173421	Identifier	IS_USER		2172388	0					
ANR	2173422	ArgumentList	s		2172388	1					
ANR	2173423	Argument	s		2172388	0					
ANR	2173424	Identifier	s		2172388	0					
ANR	2173425	ReturnStatement	return ;	399:16:7165:7171	2172388	1	True				
ANR	2173426	ExpressionStatement	mask = val = 0	401:12:7186:7200	2172388	3	True				
ANR	2173427	AssignmentExpression	mask = val = 0		2172388	0		=			
ANR	2173428	Identifier	mask		2172388	0					
ANR	2173429	AssignmentExpression	val = 0		2172388	1		=			
ANR	2173430	Identifier	val		2172388	0					
ANR	2173431	PrimaryExpression	0		2172388	1					
ANR	2173432	IfStatement	if ( insn & ( 1 << 19 ) )		2172388	4					
ANR	2173433	Condition	insn & ( 1 << 19 )	403:16:7219:7234	2172388	0	True				
ANR	2173434	BitAndExpression	insn & ( 1 << 19 )		2172388	0		&			
ANR	2173435	Identifier	insn		2172388	0					
ANR	2173436	ShiftExpression	1 << 19		2172388	1		<<			
ANR	2173437	PrimaryExpression	1		2172388	0					
ANR	2173438	PrimaryExpression	19		2172388	1					
ANR	2173439	CompoundStatement		401:34:7175:7175	2172388	1					
ANR	2173440	IfStatement	if ( insn & ( 1 << 8 ) )		2172388	0					
ANR	2173441	Condition	insn & ( 1 << 8 )	405:20:7260:7274	2172388	0	True				
ANR	2173442	BitAndExpression	insn & ( 1 << 8 )		2172388	0		&			
ANR	2173443	Identifier	insn		2172388	0					
ANR	2173444	ShiftExpression	1 << 8		2172388	1		<<			
ANR	2173445	PrimaryExpression	1		2172388	0					
ANR	2173446	PrimaryExpression	8		2172388	1					
ANR	2173447	ExpressionStatement	mask |= CPSR_A	407:20:7298:7312	2172388	1	True				
ANR	2173448	AssignmentExpression	mask |= CPSR_A		2172388	0		|=			
ANR	2173449	Identifier	mask		2172388	0					
ANR	2173450	Identifier	CPSR_A		2172388	1					
ANR	2173451	IfStatement	if ( insn & ( 1 << 7 ) )		2172388	1					
ANR	2173452	Condition	insn & ( 1 << 7 )	409:20:7335:7349	2172388	0	True				
ANR	2173453	BitAndExpression	insn & ( 1 << 7 )		2172388	0		&			
ANR	2173454	Identifier	insn		2172388	0					
ANR	2173455	ShiftExpression	1 << 7		2172388	1		<<			
ANR	2173456	PrimaryExpression	1		2172388	0					
ANR	2173457	PrimaryExpression	7		2172388	1					
ANR	2173458	ExpressionStatement	mask |= CPSR_I	411:20:7373:7387	2172388	1	True				
ANR	2173459	AssignmentExpression	mask |= CPSR_I		2172388	0		|=			
ANR	2173460	Identifier	mask		2172388	0					
ANR	2173461	Identifier	CPSR_I		2172388	1					
ANR	2173462	IfStatement	if ( insn & ( 1 << 6 ) )		2172388	2					
ANR	2173463	Condition	insn & ( 1 << 6 )	413:20:7410:7424	2172388	0	True				
ANR	2173464	BitAndExpression	insn & ( 1 << 6 )		2172388	0		&			
ANR	2173465	Identifier	insn		2172388	0					
ANR	2173466	ShiftExpression	1 << 6		2172388	1		<<			
ANR	2173467	PrimaryExpression	1		2172388	0					
ANR	2173468	PrimaryExpression	6		2172388	1					
ANR	2173469	ExpressionStatement	mask |= CPSR_F	415:20:7448:7462	2172388	1	True				
ANR	2173470	AssignmentExpression	mask |= CPSR_F		2172388	0		|=			
ANR	2173471	Identifier	mask		2172388	0					
ANR	2173472	Identifier	CPSR_F		2172388	1					
ANR	2173473	IfStatement	if ( insn & ( 1 << 18 ) )		2172388	3					
ANR	2173474	Condition	insn & ( 1 << 18 )	417:20:7485:7500	2172388	0	True				
ANR	2173475	BitAndExpression	insn & ( 1 << 18 )		2172388	0		&			
ANR	2173476	Identifier	insn		2172388	0					
ANR	2173477	ShiftExpression	1 << 18		2172388	1		<<			
ANR	2173478	PrimaryExpression	1		2172388	0					
ANR	2173479	PrimaryExpression	18		2172388	1					
ANR	2173480	ExpressionStatement	val |= mask	419:20:7524:7535	2172388	1	True				
ANR	2173481	AssignmentExpression	val |= mask		2172388	0		|=			
ANR	2173482	Identifier	val		2172388	0					
ANR	2173483	Identifier	mask		2172388	1					
ANR	2173484	IfStatement	if ( insn & ( 1 << 17 ) )		2172388	5					
ANR	2173485	Condition	insn & ( 1 << 17 )	423:16:7569:7584	2172388	0	True				
ANR	2173486	BitAndExpression	insn & ( 1 << 17 )		2172388	0		&			
ANR	2173487	Identifier	insn		2172388	0					
ANR	2173488	ShiftExpression	1 << 17		2172388	1		<<			
ANR	2173489	PrimaryExpression	1		2172388	0					
ANR	2173490	PrimaryExpression	17		2172388	1					
ANR	2173491	CompoundStatement		421:34:7525:7525	2172388	1					
ANR	2173492	ExpressionStatement	mask |= CPSR_M	425:16:7606:7620	2172388	0	True				
ANR	2173493	AssignmentExpression	mask |= CPSR_M		2172388	0		|=			
ANR	2173494	Identifier	mask		2172388	0					
ANR	2173495	Identifier	CPSR_M		2172388	1					
ANR	2173496	ExpressionStatement	val |= ( insn & 0x1f )	427:16:7639:7659	2172388	1	True				
ANR	2173497	AssignmentExpression	val |= ( insn & 0x1f )		2172388	0		|=			
ANR	2173498	Identifier	val		2172388	0					
ANR	2173499	BitAndExpression	insn & 0x1f		2172388	1		&			
ANR	2173500	Identifier	insn		2172388	0					
ANR	2173501	PrimaryExpression	0x1f		2172388	1					
ANR	2173502	IfStatement	if ( mask )		2172388	6					
ANR	2173503	Condition	mask	431:16:7693:7696	2172388	0	True				
ANR	2173504	Identifier	mask		2172388	0					
ANR	2173505	CompoundStatement		429:22:7637:7637	2172388	1					
ANR	2173506	ExpressionStatement	"gen_set_psr_im ( s , mask , 0 , val )"	433:16:7718:7749	2172388	0	True				
ANR	2173507	CallExpression	"gen_set_psr_im ( s , mask , 0 , val )"		2172388	0					
ANR	2173508	Callee	gen_set_psr_im		2172388	0					
ANR	2173509	Identifier	gen_set_psr_im		2172388	0					
ANR	2173510	ArgumentList	s		2172388	1					
ANR	2173511	Argument	s		2172388	0					
ANR	2173512	Identifier	s		2172388	0					
ANR	2173513	Argument	mask		2172388	1					
ANR	2173514	Identifier	mask		2172388	0					
ANR	2173515	Argument	0		2172388	2					
ANR	2173516	PrimaryExpression	0		2172388	0					
ANR	2173517	Argument	val		2172388	3					
ANR	2173518	Identifier	val		2172388	0					
ANR	2173519	ReturnStatement	return ;	437:12:7779:7785	2172388	7	True				
ANR	2173520	GotoStatement	goto illegal_op ;	441:8:7807:7822	2172388	6	True				
ANR	2173521	Identifier	illegal_op		2172388	0					
ANR	2173522	IfStatement	if ( cond != 0xe )		2172388	11					
ANR	2173523	Condition	cond != 0xe	445:8:7840:7850	2172388	0	True				
ANR	2173524	EqualityExpression	cond != 0xe		2172388	0		!=			
ANR	2173525	Identifier	cond		2172388	0					
ANR	2173526	PrimaryExpression	0xe		2172388	1					
ANR	2173527	CompoundStatement		443:21:7791:7791	2172388	1					
ANR	2173528	ExpressionStatement	s -> condlabel = gen_new_label ( )	451:8:7965:7995	2172388	0	True				
ANR	2173529	AssignmentExpression	s -> condlabel = gen_new_label ( )		2172388	0		=			
ANR	2173530	PtrMemberAccess	s -> condlabel		2172388	0					
ANR	2173531	Identifier	s		2172388	0					
ANR	2173532	Identifier	condlabel		2172388	1					
ANR	2173533	CallExpression	gen_new_label ( )		2172388	1					
ANR	2173534	Callee	gen_new_label		2172388	0					
ANR	2173535	Identifier	gen_new_label		2172388	0					
ANR	2173536	ArgumentList			2172388	1					
ANR	2173537	ExpressionStatement	"gen_test_cc ( cond ^ 1 , s -> condlabel )"	453:8:8006:8041	2172388	1	True				
ANR	2173538	CallExpression	"gen_test_cc ( cond ^ 1 , s -> condlabel )"		2172388	0					
ANR	2173539	Callee	gen_test_cc		2172388	0					
ANR	2173540	Identifier	gen_test_cc		2172388	0					
ANR	2173541	ArgumentList	cond ^ 1		2172388	1					
ANR	2173542	Argument	cond ^ 1		2172388	0					
ANR	2173543	ExclusiveOrExpression	cond ^ 1		2172388	0		^			
ANR	2173544	Identifier	cond		2172388	0					
ANR	2173545	PrimaryExpression	1		2172388	1					
ANR	2173546	Argument	s -> condlabel		2172388	1					
ANR	2173547	PtrMemberAccess	s -> condlabel		2172388	0					
ANR	2173548	Identifier	s		2172388	0					
ANR	2173549	Identifier	condlabel		2172388	1					
ANR	2173550	ExpressionStatement	s -> condjmp = 1	455:8:8052:8066	2172388	2	True				
ANR	2173551	AssignmentExpression	s -> condjmp = 1		2172388	0		=			
ANR	2173552	PtrMemberAccess	s -> condjmp		2172388	0					
ANR	2173553	Identifier	s		2172388	0					
ANR	2173554	Identifier	condjmp		2172388	1					
ANR	2173555	PrimaryExpression	1		2172388	1					
ANR	2173556	IfStatement	if ( ( insn & 0x0f900000 ) == 0x03000000 )		2172388	12					
ANR	2173557	Condition	( insn & 0x0f900000 ) == 0x03000000	459:8:8084:8116	2172388	0	True				
ANR	2173558	EqualityExpression	( insn & 0x0f900000 ) == 0x03000000		2172388	0		==			
ANR	2173559	BitAndExpression	insn & 0x0f900000		2172388	0		&			
ANR	2173560	Identifier	insn		2172388	0					
ANR	2173561	PrimaryExpression	0x0f900000		2172388	1					
ANR	2173562	PrimaryExpression	0x03000000		2172388	1					
ANR	2173563	CompoundStatement		457:43:8057:8057	2172388	1					
ANR	2173564	IfStatement	if ( ( insn & ( 1 << 21 ) ) == 0 )		2172388	0					
ANR	2173565	Condition	( insn & ( 1 << 21 ) ) == 0	461:12:8134:8156	2172388	0	True				
ANR	2173566	EqualityExpression	( insn & ( 1 << 21 ) ) == 0		2172388	0		==			
ANR	2173567	BitAndExpression	insn & ( 1 << 21 )		2172388	0		&			
ANR	2173568	Identifier	insn		2172388	0					
ANR	2173569	ShiftExpression	1 << 21		2172388	1		<<			
ANR	2173570	PrimaryExpression	1		2172388	0					
ANR	2173571	PrimaryExpression	21		2172388	1					
ANR	2173572	PrimaryExpression	0		2172388	1					
ANR	2173573	CompoundStatement		459:37:8097:8097	2172388	1					
ANR	2173574	Statement	ARCH	463:12:8174:8177	2172388	0	True				
ANR	2173575	Statement	(	463:16:8178:8178	2172388	1	True				
ANR	2173576	Statement	6	463:17:8179:8179	2172388	2	True				
ANR	2173577	Statement	T2	463:18:8180:8181	2172388	3	True				
ANR	2173578	Statement	)	463:20:8182:8182	2172388	4	True				
ANR	2173579	ExpressionStatement		463:21:8183:8183	2172388	5	True				
ANR	2173580	ExpressionStatement	rd = ( insn >> 12 ) & 0xf	465:12:8198:8221	2172388	6	True				
ANR	2173581	AssignmentExpression	rd = ( insn >> 12 ) & 0xf		2172388	0		=			
ANR	2173582	Identifier	rd		2172388	0					
ANR	2173583	BitAndExpression	( insn >> 12 ) & 0xf		2172388	1		&			
ANR	2173584	ShiftExpression	insn >> 12		2172388	0		>>			
ANR	2173585	Identifier	insn		2172388	0					
ANR	2173586	PrimaryExpression	12		2172388	1					
ANR	2173587	PrimaryExpression	0xf		2172388	1					
ANR	2173588	ExpressionStatement	val = ( ( insn >> 4 ) & 0xf000 ) | ( insn & 0xfff )	467:12:8236:8281	2172388	7	True				
ANR	2173589	AssignmentExpression	val = ( ( insn >> 4 ) & 0xf000 ) | ( insn & 0xfff )		2172388	0		=			
ANR	2173590	Identifier	val		2172388	0					
ANR	2173591	InclusiveOrExpression	( ( insn >> 4 ) & 0xf000 ) | ( insn & 0xfff )		2172388	1		|			
ANR	2173592	BitAndExpression	( insn >> 4 ) & 0xf000		2172388	0		&			
ANR	2173593	ShiftExpression	insn >> 4		2172388	0		>>			
ANR	2173594	Identifier	insn		2172388	0					
ANR	2173595	PrimaryExpression	4		2172388	1					
ANR	2173596	PrimaryExpression	0xf000		2172388	1					
ANR	2173597	BitAndExpression	insn & 0xfff		2172388	1		&			
ANR	2173598	Identifier	insn		2172388	0					
ANR	2173599	PrimaryExpression	0xfff		2172388	1					
ANR	2173600	IfStatement	if ( ( insn & ( 1 << 22 ) ) == 0 )		2172388	8					
ANR	2173601	Condition	( insn & ( 1 << 22 ) ) == 0	469:16:8300:8322	2172388	0	True				
ANR	2173602	EqualityExpression	( insn & ( 1 << 22 ) ) == 0		2172388	0		==			
ANR	2173603	BitAndExpression	insn & ( 1 << 22 )		2172388	0		&			
ANR	2173604	Identifier	insn		2172388	0					
ANR	2173605	ShiftExpression	1 << 22		2172388	1		<<			
ANR	2173606	PrimaryExpression	1		2172388	0					
ANR	2173607	PrimaryExpression	22		2172388	1					
ANR	2173608	PrimaryExpression	0		2172388	1					
ANR	2173609	CompoundStatement		467:41:8263:8263	2172388	1					
ANR	2173610	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	473:16:8372:8396	2172388	0	True				
ANR	2173611	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2172388	0		=			
ANR	2173612	Identifier	tmp		2172388	0					
ANR	2173613	CallExpression	tcg_temp_new_i32 ( )		2172388	1					
ANR	2173614	Callee	tcg_temp_new_i32		2172388	0					
ANR	2173615	Identifier	tcg_temp_new_i32		2172388	0					
ANR	2173616	ArgumentList			2172388	1					
ANR	2173617	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , val )"	475:16:8415:8441	2172388	1	True				
ANR	2173618	CallExpression	"tcg_gen_movi_i32 ( tmp , val )"		2172388	0					
ANR	2173619	Callee	tcg_gen_movi_i32		2172388	0					
ANR	2173620	Identifier	tcg_gen_movi_i32		2172388	0					
ANR	2173621	ArgumentList	tmp		2172388	1					
ANR	2173622	Argument	tmp		2172388	0					
ANR	2173623	Identifier	tmp		2172388	0					
ANR	2173624	Argument	val		2172388	1					
ANR	2173625	Identifier	val		2172388	0					
ANR	2173626	ElseStatement	else		2172388	0					
ANR	2173627	CompoundStatement		475:19:8401:8401	2172388	0					
ANR	2173628	ExpressionStatement	"tmp = load_reg ( s , rd )"	481:16:8510:8531	2172388	0	True				
ANR	2173629	AssignmentExpression	"tmp = load_reg ( s , rd )"		2172388	0		=			
ANR	2173630	Identifier	tmp		2172388	0					
ANR	2173631	CallExpression	"load_reg ( s , rd )"		2172388	1					
ANR	2173632	Callee	load_reg		2172388	0					
ANR	2173633	Identifier	load_reg		2172388	0					
ANR	2173634	ArgumentList	s		2172388	1					
ANR	2173635	Argument	s		2172388	0					
ANR	2173636	Identifier	s		2172388	0					
ANR	2173637	Argument	rd		2172388	1					
ANR	2173638	Identifier	rd		2172388	0					
ANR	2173639	ExpressionStatement	"tcg_gen_ext16u_i32 ( tmp , tmp )"	483:16:8550:8578	2172388	1	True				
ANR	2173640	CallExpression	"tcg_gen_ext16u_i32 ( tmp , tmp )"		2172388	0					
ANR	2173641	Callee	tcg_gen_ext16u_i32		2172388	0					
ANR	2173642	Identifier	tcg_gen_ext16u_i32		2172388	0					
ANR	2173643	ArgumentList	tmp		2172388	1					
ANR	2173644	Argument	tmp		2172388	0					
ANR	2173645	Identifier	tmp		2172388	0					
ANR	2173646	Argument	tmp		2172388	1					
ANR	2173647	Identifier	tmp		2172388	0					
ANR	2173648	ExpressionStatement	"tcg_gen_ori_i32 ( tmp , tmp , val << 16 )"	485:16:8597:8633	2172388	2	True				
ANR	2173649	CallExpression	"tcg_gen_ori_i32 ( tmp , tmp , val << 16 )"		2172388	0					
ANR	2173650	Callee	tcg_gen_ori_i32		2172388	0					
ANR	2173651	Identifier	tcg_gen_ori_i32		2172388	0					
ANR	2173652	ArgumentList	tmp		2172388	1					
ANR	2173653	Argument	tmp		2172388	0					
ANR	2173654	Identifier	tmp		2172388	0					
ANR	2173655	Argument	tmp		2172388	1					
ANR	2173656	Identifier	tmp		2172388	0					
ANR	2173657	Argument	val << 16		2172388	2					
ANR	2173658	ShiftExpression	val << 16		2172388	0		<<			
ANR	2173659	Identifier	val		2172388	0					
ANR	2173660	PrimaryExpression	16		2172388	1					
ANR	2173661	ExpressionStatement	"store_reg ( s , rd , tmp )"	489:12:8663:8684	2172388	9	True				
ANR	2173662	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2173663	Callee	store_reg		2172388	0					
ANR	2173664	Identifier	store_reg		2172388	0					
ANR	2173665	ArgumentList	s		2172388	1					
ANR	2173666	Argument	s		2172388	0					
ANR	2173667	Identifier	s		2172388	0					
ANR	2173668	Argument	rd		2172388	1					
ANR	2173669	Identifier	rd		2172388	0					
ANR	2173670	Argument	tmp		2172388	2					
ANR	2173671	Identifier	tmp		2172388	0					
ANR	2173672	ElseStatement	else		2172388	0					
ANR	2173673	CompoundStatement		489:15:8640:8640	2172388	0					
ANR	2173674	IfStatement	if ( ( ( insn >> 12 ) & 0xf ) != 0xf )		2172388	0					
ANR	2173675	Condition	( ( insn >> 12 ) & 0xf ) != 0xf	493:16:8721:8747	2172388	0	True				
ANR	2173676	EqualityExpression	( ( insn >> 12 ) & 0xf ) != 0xf		2172388	0		!=			
ANR	2173677	BitAndExpression	( insn >> 12 ) & 0xf		2172388	0		&			
ANR	2173678	ShiftExpression	insn >> 12		2172388	0		>>			
ANR	2173679	Identifier	insn		2172388	0					
ANR	2173680	PrimaryExpression	12		2172388	1					
ANR	2173681	PrimaryExpression	0xf		2172388	1					
ANR	2173682	PrimaryExpression	0xf		2172388	1					
ANR	2173683	GotoStatement	goto illegal_op ;	495:16:8767:8782	2172388	1	True				
ANR	2173684	Identifier	illegal_op		2172388	0					
ANR	2173685	IfStatement	if ( ( ( insn >> 16 ) & 0xf ) == 0 )		2172388	1					
ANR	2173686	Condition	( ( insn >> 16 ) & 0xf ) == 0	497:16:8801:8825	2172388	0	True				
ANR	2173687	EqualityExpression	( ( insn >> 16 ) & 0xf ) == 0		2172388	0		==			
ANR	2173688	BitAndExpression	( insn >> 16 ) & 0xf		2172388	0		&			
ANR	2173689	ShiftExpression	insn >> 16		2172388	0		>>			
ANR	2173690	Identifier	insn		2172388	0					
ANR	2173691	PrimaryExpression	16		2172388	1					
ANR	2173692	PrimaryExpression	0xf		2172388	1					
ANR	2173693	PrimaryExpression	0		2172388	1					
ANR	2173694	CompoundStatement		495:43:8766:8766	2172388	1					
ANR	2173695	ExpressionStatement	"gen_nop_hint ( s , insn & 0xff )"	499:16:8847:8875	2172388	0	True				
ANR	2173696	CallExpression	"gen_nop_hint ( s , insn & 0xff )"		2172388	0					
ANR	2173697	Callee	gen_nop_hint		2172388	0					
ANR	2173698	Identifier	gen_nop_hint		2172388	0					
ANR	2173699	ArgumentList	s		2172388	1					
ANR	2173700	Argument	s		2172388	0					
ANR	2173701	Identifier	s		2172388	0					
ANR	2173702	Argument	insn & 0xff		2172388	1					
ANR	2173703	BitAndExpression	insn & 0xff		2172388	0		&			
ANR	2173704	Identifier	insn		2172388	0					
ANR	2173705	PrimaryExpression	0xff		2172388	1					
ANR	2173706	ElseStatement	else		2172388	0					
ANR	2173707	CompoundStatement		499:19:8835:8835	2172388	0					
ANR	2173708	ExpressionStatement	val = insn & 0xff	505:16:8956:8973	2172388	0	True				
ANR	2173709	AssignmentExpression	val = insn & 0xff		2172388	0		=			
ANR	2173710	Identifier	val		2172388	0					
ANR	2173711	BitAndExpression	insn & 0xff		2172388	1		&			
ANR	2173712	Identifier	insn		2172388	0					
ANR	2173713	PrimaryExpression	0xff		2172388	1					
ANR	2173714	ExpressionStatement	shift = ( ( insn >> 8 ) & 0xf ) * 2	507:16:8992:9023	2172388	1	True				
ANR	2173715	AssignmentExpression	shift = ( ( insn >> 8 ) & 0xf ) * 2		2172388	0		=			
ANR	2173716	Identifier	shift		2172388	0					
ANR	2173717	MultiplicativeExpression	( ( insn >> 8 ) & 0xf ) * 2		2172388	1		*			
ANR	2173718	BitAndExpression	( insn >> 8 ) & 0xf		2172388	0		&			
ANR	2173719	ShiftExpression	insn >> 8		2172388	0		>>			
ANR	2173720	Identifier	insn		2172388	0					
ANR	2173721	PrimaryExpression	8		2172388	1					
ANR	2173722	PrimaryExpression	0xf		2172388	1					
ANR	2173723	PrimaryExpression	2		2172388	1					
ANR	2173724	IfStatement	if ( shift )		2172388	2					
ANR	2173725	Condition	shift	509:20:9046:9050	2172388	0	True				
ANR	2173726	Identifier	shift		2172388	0					
ANR	2173727	ExpressionStatement	val = ( val >> shift ) | ( val << ( 32 - shift ) )	511:20:9074:9118	2172388	1	True				
ANR	2173728	AssignmentExpression	val = ( val >> shift ) | ( val << ( 32 - shift ) )		2172388	0		=			
ANR	2173729	Identifier	val		2172388	0					
ANR	2173730	InclusiveOrExpression	( val >> shift ) | ( val << ( 32 - shift ) )		2172388	1		|			
ANR	2173731	ShiftExpression	val >> shift		2172388	0		>>			
ANR	2173732	Identifier	val		2172388	0					
ANR	2173733	Identifier	shift		2172388	1					
ANR	2173734	ShiftExpression	val << ( 32 - shift )		2172388	1		<<			
ANR	2173735	Identifier	val		2172388	0					
ANR	2173736	AdditiveExpression	32 - shift		2172388	1		-			
ANR	2173737	PrimaryExpression	32		2172388	0					
ANR	2173738	Identifier	shift		2172388	1					
ANR	2173739	ExpressionStatement	i = ( ( insn & ( 1 << 22 ) ) != 0 )	513:16:9137:9166	2172388	3	True				
ANR	2173740	AssignmentExpression	i = ( ( insn & ( 1 << 22 ) ) != 0 )		2172388	0		=			
ANR	2173741	Identifier	i		2172388	0					
ANR	2173742	EqualityExpression	( insn & ( 1 << 22 ) ) != 0		2172388	1		!=			
ANR	2173743	BitAndExpression	insn & ( 1 << 22 )		2172388	0		&			
ANR	2173744	Identifier	insn		2172388	0					
ANR	2173745	ShiftExpression	1 << 22		2172388	1		<<			
ANR	2173746	PrimaryExpression	1		2172388	0					
ANR	2173747	PrimaryExpression	22		2172388	1					
ANR	2173748	PrimaryExpression	0		2172388	1					
ANR	2173749	IfStatement	"if ( gen_set_psr_im ( s , msr_mask ( env , s , ( insn >> 16 ) & 0xf , i ) , i , val ) )"		2172388	4					
ANR	2173750	Condition	"gen_set_psr_im ( s , msr_mask ( env , s , ( insn >> 16 ) & 0xf , i ) , i , val )"	515:20:9189:9254	2172388	0	True				
ANR	2173751	CallExpression	"gen_set_psr_im ( s , msr_mask ( env , s , ( insn >> 16 ) & 0xf , i ) , i , val )"		2172388	0					
ANR	2173752	Callee	gen_set_psr_im		2172388	0					
ANR	2173753	Identifier	gen_set_psr_im		2172388	0					
ANR	2173754	ArgumentList	s		2172388	1					
ANR	2173755	Argument	s		2172388	0					
ANR	2173756	Identifier	s		2172388	0					
ANR	2173757	Argument	"msr_mask ( env , s , ( insn >> 16 ) & 0xf , i )"		2172388	1					
ANR	2173758	CallExpression	"msr_mask ( env , s , ( insn >> 16 ) & 0xf , i )"		2172388	0					
ANR	2173759	Callee	msr_mask		2172388	0					
ANR	2173760	Identifier	msr_mask		2172388	0					
ANR	2173761	ArgumentList	env		2172388	1					
ANR	2173762	Argument	env		2172388	0					
ANR	2173763	Identifier	env		2172388	0					
ANR	2173764	Argument	s		2172388	1					
ANR	2173765	Identifier	s		2172388	0					
ANR	2173766	Argument	( insn >> 16 ) & 0xf		2172388	2					
ANR	2173767	BitAndExpression	( insn >> 16 ) & 0xf		2172388	0		&			
ANR	2173768	ShiftExpression	insn >> 16		2172388	0		>>			
ANR	2173769	Identifier	insn		2172388	0					
ANR	2173770	PrimaryExpression	16		2172388	1					
ANR	2173771	PrimaryExpression	0xf		2172388	1					
ANR	2173772	Argument	i		2172388	3					
ANR	2173773	Identifier	i		2172388	0					
ANR	2173774	Argument	i		2172388	2					
ANR	2173775	Identifier	i		2172388	0					
ANR	2173776	Argument	val		2172388	3					
ANR	2173777	Identifier	val		2172388	0					
ANR	2173778	GotoStatement	goto illegal_op ;	517:20:9278:9293	2172388	1	True				
ANR	2173779	Identifier	illegal_op		2172388	0					
ANR	2173780	ElseStatement	else		2172388	0					
ANR	2173781	IfStatement	if ( ( insn & 0x0f900000 ) == 0x01000000 && ( insn & 0x00000090 ) != 0x00000090 )		2172388	0					
ANR	2173782	Condition	( insn & 0x0f900000 ) == 0x01000000 && ( insn & 0x00000090 ) != 0x00000090	523:15:9337:9422	2172388	0	True				
ANR	2173783	AndExpression	( insn & 0x0f900000 ) == 0x01000000 && ( insn & 0x00000090 ) != 0x00000090		2172388	0		&&			
ANR	2173784	EqualityExpression	( insn & 0x0f900000 ) == 0x01000000		2172388	0		==			
ANR	2173785	BitAndExpression	insn & 0x0f900000		2172388	0		&			
ANR	2173786	Identifier	insn		2172388	0					
ANR	2173787	PrimaryExpression	0x0f900000		2172388	1					
ANR	2173788	PrimaryExpression	0x01000000		2172388	1					
ANR	2173789	EqualityExpression	( insn & 0x00000090 ) != 0x00000090		2172388	1		!=			
ANR	2173790	BitAndExpression	insn & 0x00000090		2172388	0		&			
ANR	2173791	Identifier	insn		2172388	0					
ANR	2173792	PrimaryExpression	0x00000090		2172388	1					
ANR	2173793	PrimaryExpression	0x00000090		2172388	1					
ANR	2173794	CompoundStatement		523:53:9363:9363	2172388	1					
ANR	2173795	ExpressionStatement	op1 = ( insn >> 21 ) & 3	529:8:9478:9500	2172388	0	True				
ANR	2173796	AssignmentExpression	op1 = ( insn >> 21 ) & 3		2172388	0		=			
ANR	2173797	Identifier	op1		2172388	0					
ANR	2173798	BitAndExpression	( insn >> 21 ) & 3		2172388	1		&			
ANR	2173799	ShiftExpression	insn >> 21		2172388	0		>>			
ANR	2173800	Identifier	insn		2172388	0					
ANR	2173801	PrimaryExpression	21		2172388	1					
ANR	2173802	PrimaryExpression	3		2172388	1					
ANR	2173803	ExpressionStatement	sh = ( insn >> 4 ) & 0xf	531:8:9511:9533	2172388	1	True				
ANR	2173804	AssignmentExpression	sh = ( insn >> 4 ) & 0xf		2172388	0		=			
ANR	2173805	Identifier	sh		2172388	0					
ANR	2173806	BitAndExpression	( insn >> 4 ) & 0xf		2172388	1		&			
ANR	2173807	ShiftExpression	insn >> 4		2172388	0		>>			
ANR	2173808	Identifier	insn		2172388	0					
ANR	2173809	PrimaryExpression	4		2172388	1					
ANR	2173810	PrimaryExpression	0xf		2172388	1					
ANR	2173811	ExpressionStatement	rm = insn & 0xf	533:8:9544:9559	2172388	2	True				
ANR	2173812	AssignmentExpression	rm = insn & 0xf		2172388	0		=			
ANR	2173813	Identifier	rm		2172388	0					
ANR	2173814	BitAndExpression	insn & 0xf		2172388	1		&			
ANR	2173815	Identifier	insn		2172388	0					
ANR	2173816	PrimaryExpression	0xf		2172388	1					
ANR	2173817	SwitchStatement	switch ( sh )		2172388	3					
ANR	2173818	Condition	sh	535:16:9578:9579	2172388	0	True				
ANR	2173819	Identifier	sh		2172388	0					
ANR	2173820	CompoundStatement		533:20:9520:9520	2172388	1					
ANR	2173821	Label	case 0x0 :	537:8:9593:9601	2172388	0	True				
ANR	2173822	IfStatement	if ( op1 & 1 )		2172388	1					
ANR	2173823	Condition	op1 & 1	539:16:9655:9661	2172388	0	True				
ANR	2173824	BitAndExpression	op1 & 1		2172388	0		&			
ANR	2173825	Identifier	op1		2172388	0					
ANR	2173826	PrimaryExpression	1		2172388	1					
ANR	2173827	CompoundStatement		537:25:9602:9602	2172388	1					
ANR	2173828	ExpressionStatement	"tmp = load_reg ( s , rm )"	543:16:9716:9737	2172388	0	True				
ANR	2173829	AssignmentExpression	"tmp = load_reg ( s , rm )"		2172388	0		=			
ANR	2173830	Identifier	tmp		2172388	0					
ANR	2173831	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2173832	Callee	load_reg		2172388	0					
ANR	2173833	Identifier	load_reg		2172388	0					
ANR	2173834	ArgumentList	s		2172388	1					
ANR	2173835	Argument	s		2172388	0					
ANR	2173836	Identifier	s		2172388	0					
ANR	2173837	Argument	rm		2172388	1					
ANR	2173838	Identifier	rm		2172388	0					
ANR	2173839	ExpressionStatement	i = ( ( op1 & 2 ) != 0 )	545:16:9756:9776	2172388	1	True				
ANR	2173840	AssignmentExpression	i = ( ( op1 & 2 ) != 0 )		2172388	0		=			
ANR	2173841	Identifier	i		2172388	0					
ANR	2173842	EqualityExpression	( op1 & 2 ) != 0		2172388	1		!=			
ANR	2173843	BitAndExpression	op1 & 2		2172388	0		&			
ANR	2173844	Identifier	op1		2172388	0					
ANR	2173845	PrimaryExpression	2		2172388	1					
ANR	2173846	PrimaryExpression	0		2172388	1					
ANR	2173847	IfStatement	"if ( gen_set_psr ( s , msr_mask ( env , s , ( insn >> 16 ) & 0xf , i ) , i , tmp ) )"		2172388	2					
ANR	2173848	Condition	"gen_set_psr ( s , msr_mask ( env , s , ( insn >> 16 ) & 0xf , i ) , i , tmp )"	547:20:9799:9861	2172388	0	True				
ANR	2173849	CallExpression	"gen_set_psr ( s , msr_mask ( env , s , ( insn >> 16 ) & 0xf , i ) , i , tmp )"		2172388	0					
ANR	2173850	Callee	gen_set_psr		2172388	0					
ANR	2173851	Identifier	gen_set_psr		2172388	0					
ANR	2173852	ArgumentList	s		2172388	1					
ANR	2173853	Argument	s		2172388	0					
ANR	2173854	Identifier	s		2172388	0					
ANR	2173855	Argument	"msr_mask ( env , s , ( insn >> 16 ) & 0xf , i )"		2172388	1					
ANR	2173856	CallExpression	"msr_mask ( env , s , ( insn >> 16 ) & 0xf , i )"		2172388	0					
ANR	2173857	Callee	msr_mask		2172388	0					
ANR	2173858	Identifier	msr_mask		2172388	0					
ANR	2173859	ArgumentList	env		2172388	1					
ANR	2173860	Argument	env		2172388	0					
ANR	2173861	Identifier	env		2172388	0					
ANR	2173862	Argument	s		2172388	1					
ANR	2173863	Identifier	s		2172388	0					
ANR	2173864	Argument	( insn >> 16 ) & 0xf		2172388	2					
ANR	2173865	BitAndExpression	( insn >> 16 ) & 0xf		2172388	0		&			
ANR	2173866	ShiftExpression	insn >> 16		2172388	0		>>			
ANR	2173867	Identifier	insn		2172388	0					
ANR	2173868	PrimaryExpression	16		2172388	1					
ANR	2173869	PrimaryExpression	0xf		2172388	1					
ANR	2173870	Argument	i		2172388	3					
ANR	2173871	Identifier	i		2172388	0					
ANR	2173872	Argument	i		2172388	2					
ANR	2173873	Identifier	i		2172388	0					
ANR	2173874	Argument	tmp		2172388	3					
ANR	2173875	Identifier	tmp		2172388	0					
ANR	2173876	GotoStatement	goto illegal_op ;	549:20:9885:9900	2172388	1	True				
ANR	2173877	Identifier	illegal_op		2172388	0					
ANR	2173878	ElseStatement	else		2172388	0					
ANR	2173879	CompoundStatement		549:19:9860:9860	2172388	0					
ANR	2173880	ExpressionStatement	rd = ( insn >> 12 ) & 0xf	555:16:9974:9997	2172388	0	True				
ANR	2173881	AssignmentExpression	rd = ( insn >> 12 ) & 0xf		2172388	0		=			
ANR	2173882	Identifier	rd		2172388	0					
ANR	2173883	BitAndExpression	( insn >> 12 ) & 0xf		2172388	1		&			
ANR	2173884	ShiftExpression	insn >> 12		2172388	0		>>			
ANR	2173885	Identifier	insn		2172388	0					
ANR	2173886	PrimaryExpression	12		2172388	1					
ANR	2173887	PrimaryExpression	0xf		2172388	1					
ANR	2173888	IfStatement	if ( op1 & 2 )		2172388	1					
ANR	2173889	Condition	op1 & 2	557:20:10020:10026	2172388	0	True				
ANR	2173890	BitAndExpression	op1 & 2		2172388	0		&			
ANR	2173891	Identifier	op1		2172388	0					
ANR	2173892	PrimaryExpression	2		2172388	1					
ANR	2173893	CompoundStatement		555:29:9967:9967	2172388	1					
ANR	2173894	IfStatement	if ( IS_USER ( s ) )		2172388	0					
ANR	2173895	Condition	IS_USER ( s )	559:24:10056:10065	2172388	0	True				
ANR	2173896	CallExpression	IS_USER ( s )		2172388	0					
ANR	2173897	Callee	IS_USER		2172388	0					
ANR	2173898	Identifier	IS_USER		2172388	0					
ANR	2173899	ArgumentList	s		2172388	1					
ANR	2173900	Argument	s		2172388	0					
ANR	2173901	Identifier	s		2172388	0					
ANR	2173902	GotoStatement	goto illegal_op ;	561:24:10093:10108	2172388	1	True				
ANR	2173903	Identifier	illegal_op		2172388	0					
ANR	2173904	ExpressionStatement	tmp = load_cpu_field ( spsr )	563:20:10131:10157	2172388	1	True				
ANR	2173905	AssignmentExpression	tmp = load_cpu_field ( spsr )		2172388	0		=			
ANR	2173906	Identifier	tmp		2172388	0					
ANR	2173907	CallExpression	load_cpu_field ( spsr )		2172388	1					
ANR	2173908	Callee	load_cpu_field		2172388	0					
ANR	2173909	Identifier	load_cpu_field		2172388	0					
ANR	2173910	ArgumentList	spsr		2172388	1					
ANR	2173911	Argument	spsr		2172388	0					
ANR	2173912	Identifier	spsr		2172388	0					
ANR	2173913	ElseStatement	else		2172388	0					
ANR	2173914	CompoundStatement		563:23:10121:10121	2172388	0					
ANR	2173915	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	567:20:10206:10230	2172388	0	True				
ANR	2173916	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2172388	0		=			
ANR	2173917	Identifier	tmp		2172388	0					
ANR	2173918	CallExpression	tcg_temp_new_i32 ( )		2172388	1					
ANR	2173919	Callee	tcg_temp_new_i32		2172388	0					
ANR	2173920	Identifier	tcg_temp_new_i32		2172388	0					
ANR	2173921	ArgumentList			2172388	1					
ANR	2173922	ExpressionStatement	gen_helper_cpsr_read ( tmp )	569:20:10253:10278	2172388	1	True				
ANR	2173923	CallExpression	gen_helper_cpsr_read ( tmp )		2172388	0					
ANR	2173924	Callee	gen_helper_cpsr_read		2172388	0					
ANR	2173925	Identifier	gen_helper_cpsr_read		2172388	0					
ANR	2173926	ArgumentList	tmp		2172388	1					
ANR	2173927	Argument	tmp		2172388	0					
ANR	2173928	Identifier	tmp		2172388	0					
ANR	2173929	ExpressionStatement	"store_reg ( s , rd , tmp )"	573:16:10316:10337	2172388	2	True				
ANR	2173930	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2173931	Callee	store_reg		2172388	0					
ANR	2173932	Identifier	store_reg		2172388	0					
ANR	2173933	ArgumentList	s		2172388	1					
ANR	2173934	Argument	s		2172388	0					
ANR	2173935	Identifier	s		2172388	0					
ANR	2173936	Argument	rd		2172388	1					
ANR	2173937	Identifier	rd		2172388	0					
ANR	2173938	Argument	tmp		2172388	2					
ANR	2173939	Identifier	tmp		2172388	0					
ANR	2173940	BreakStatement	break ;	577:12:10367:10372	2172388	2	True				
ANR	2173941	Label	case 0x1 :	579:8:10383:10391	2172388	3	True				
ANR	2173942	IfStatement	if ( op1 == 1 )		2172388	4					
ANR	2173943	Condition	op1 == 1	581:16:10410:10417	2172388	0	True				
ANR	2173944	EqualityExpression	op1 == 1		2172388	0		==			
ANR	2173945	Identifier	op1		2172388	0					
ANR	2173946	PrimaryExpression	1		2172388	1					
ANR	2173947	CompoundStatement		579:26:10358:10358	2172388	1					
ANR	2173948	ExpressionStatement	"tmp = load_reg ( s , rm )"	585:16:10491:10512	2172388	0	True				
ANR	2173949	AssignmentExpression	"tmp = load_reg ( s , rm )"		2172388	0		=			
ANR	2173950	Identifier	tmp		2172388	0					
ANR	2173951	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2173952	Callee	load_reg		2172388	0					
ANR	2173953	Identifier	load_reg		2172388	0					
ANR	2173954	ArgumentList	s		2172388	1					
ANR	2173955	Argument	s		2172388	0					
ANR	2173956	Identifier	s		2172388	0					
ANR	2173957	Argument	rm		2172388	1					
ANR	2173958	Identifier	rm		2172388	0					
ANR	2173959	ExpressionStatement	"gen_bx ( s , tmp )"	587:16:10531:10545	2172388	1	True				
ANR	2173960	CallExpression	"gen_bx ( s , tmp )"		2172388	0					
ANR	2173961	Callee	gen_bx		2172388	0					
ANR	2173962	Identifier	gen_bx		2172388	0					
ANR	2173963	ArgumentList	s		2172388	1					
ANR	2173964	Argument	s		2172388	0					
ANR	2173965	Identifier	s		2172388	0					
ANR	2173966	Argument	tmp		2172388	1					
ANR	2173967	Identifier	tmp		2172388	0					
ANR	2173968	ElseStatement	else		2172388	0					
ANR	2173969	IfStatement	if ( op1 == 3 )		2172388	0					
ANR	2173970	Condition	op1 == 3	589:23:10571:10578	2172388	0	True				
ANR	2173971	EqualityExpression	op1 == 3		2172388	0		==			
ANR	2173972	Identifier	op1		2172388	0					
ANR	2173973	PrimaryExpression	3		2172388	1					
ANR	2173974	CompoundStatement		587:33:10519:10519	2172388	1					
ANR	2173975	ExpressionStatement	rd = ( insn >> 12 ) & 0xf	593:16:10627:10650	2172388	0	True				
ANR	2173976	AssignmentExpression	rd = ( insn >> 12 ) & 0xf		2172388	0		=			
ANR	2173977	Identifier	rd		2172388	0					
ANR	2173978	BitAndExpression	( insn >> 12 ) & 0xf		2172388	1		&			
ANR	2173979	ShiftExpression	insn >> 12		2172388	0		>>			
ANR	2173980	Identifier	insn		2172388	0					
ANR	2173981	PrimaryExpression	12		2172388	1					
ANR	2173982	PrimaryExpression	0xf		2172388	1					
ANR	2173983	ExpressionStatement	"tmp = load_reg ( s , rm )"	595:16:10669:10690	2172388	1	True				
ANR	2173984	AssignmentExpression	"tmp = load_reg ( s , rm )"		2172388	0		=			
ANR	2173985	Identifier	tmp		2172388	0					
ANR	2173986	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2173987	Callee	load_reg		2172388	0					
ANR	2173988	Identifier	load_reg		2172388	0					
ANR	2173989	ArgumentList	s		2172388	1					
ANR	2173990	Argument	s		2172388	0					
ANR	2173991	Identifier	s		2172388	0					
ANR	2173992	Argument	rm		2172388	1					
ANR	2173993	Identifier	rm		2172388	0					
ANR	2173994	ExpressionStatement	"gen_helper_clz ( tmp , tmp )"	597:16:10709:10733	2172388	2	True				
ANR	2173995	CallExpression	"gen_helper_clz ( tmp , tmp )"		2172388	0					
ANR	2173996	Callee	gen_helper_clz		2172388	0					
ANR	2173997	Identifier	gen_helper_clz		2172388	0					
ANR	2173998	ArgumentList	tmp		2172388	1					
ANR	2173999	Argument	tmp		2172388	0					
ANR	2174000	Identifier	tmp		2172388	0					
ANR	2174001	Argument	tmp		2172388	1					
ANR	2174002	Identifier	tmp		2172388	0					
ANR	2174003	ExpressionStatement	"store_reg ( s , rd , tmp )"	599:16:10752:10773	2172388	3	True				
ANR	2174004	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2174005	Callee	store_reg		2172388	0					
ANR	2174006	Identifier	store_reg		2172388	0					
ANR	2174007	ArgumentList	s		2172388	1					
ANR	2174008	Argument	s		2172388	0					
ANR	2174009	Identifier	s		2172388	0					
ANR	2174010	Argument	rd		2172388	1					
ANR	2174011	Identifier	rd		2172388	0					
ANR	2174012	Argument	tmp		2172388	2					
ANR	2174013	Identifier	tmp		2172388	0					
ANR	2174014	ElseStatement	else		2172388	0					
ANR	2174015	CompoundStatement		599:19:10733:10733	2172388	0					
ANR	2174016	GotoStatement	goto illegal_op ;	603:16:10814:10829	2172388	0	True				
ANR	2174017	Identifier	illegal_op		2172388	0					
ANR	2174018	BreakStatement	break ;	607:12:10859:10864	2172388	5	True				
ANR	2174019	Label	case 0x2 :	609:8:10875:10883	2172388	6	True				
ANR	2174020	IfStatement	if ( op1 == 1 )		2172388	7					
ANR	2174021	Condition	op1 == 1	611:16:10902:10909	2172388	0	True				
ANR	2174022	EqualityExpression	op1 == 1		2172388	0		==			
ANR	2174023	Identifier	op1		2172388	0					
ANR	2174024	PrimaryExpression	1		2172388	1					
ANR	2174025	CompoundStatement		609:26:10850:10850	2172388	1					
ANR	2174026	Statement	ARCH	613:16:10931:10934	2172388	0	True				
ANR	2174027	Statement	(	613:20:10935:10935	2172388	1	True				
ANR	2174028	Statement	5	613:21:10936:10936	2172388	2	True				
ANR	2174029	Statement	J	613:22:10937:10937	2172388	3	True				
ANR	2174030	Statement	)	613:23:10938:10938	2172388	4	True				
ANR	2174031	ExpressionStatement		613:24:10939:10939	2172388	5	True				
ANR	2174032	ExpressionStatement	"tmp = load_reg ( s , rm )"	617:16:11033:11054	2172388	6	True				
ANR	2174033	AssignmentExpression	"tmp = load_reg ( s , rm )"		2172388	0		=			
ANR	2174034	Identifier	tmp		2172388	0					
ANR	2174035	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2174036	Callee	load_reg		2172388	0					
ANR	2174037	Identifier	load_reg		2172388	0					
ANR	2174038	ArgumentList	s		2172388	1					
ANR	2174039	Argument	s		2172388	0					
ANR	2174040	Identifier	s		2172388	0					
ANR	2174041	Argument	rm		2172388	1					
ANR	2174042	Identifier	rm		2172388	0					
ANR	2174043	ExpressionStatement	"gen_bx ( s , tmp )"	619:16:11073:11087	2172388	7	True				
ANR	2174044	CallExpression	"gen_bx ( s , tmp )"		2172388	0					
ANR	2174045	Callee	gen_bx		2172388	0					
ANR	2174046	Identifier	gen_bx		2172388	0					
ANR	2174047	ArgumentList	s		2172388	1					
ANR	2174048	Argument	s		2172388	0					
ANR	2174049	Identifier	s		2172388	0					
ANR	2174050	Argument	tmp		2172388	1					
ANR	2174051	Identifier	tmp		2172388	0					
ANR	2174052	ElseStatement	else		2172388	0					
ANR	2174053	CompoundStatement		619:19:11047:11047	2172388	0					
ANR	2174054	GotoStatement	goto illegal_op ;	623:16:11128:11143	2172388	0	True				
ANR	2174055	Identifier	illegal_op		2172388	0					
ANR	2174056	BreakStatement	break ;	627:12:11173:11178	2172388	8	True				
ANR	2174057	Label	case 0x3 :	629:8:11189:11197	2172388	9	True				
ANR	2174058	IfStatement	if ( op1 != 1 )		2172388	10					
ANR	2174059	Condition	op1 != 1	631:16:11216:11223	2172388	0	True				
ANR	2174060	EqualityExpression	op1 != 1		2172388	0		!=			
ANR	2174061	Identifier	op1		2172388	0					
ANR	2174062	PrimaryExpression	1		2172388	1					
ANR	2174063	GotoStatement	goto illegal_op ;	633:14:11241:11256	2172388	1	True				
ANR	2174064	Identifier	illegal_op		2172388	0					
ANR	2174065	ExpressionStatement	"tmp = load_reg ( s , rm )"	639:12:11325:11346	2172388	11	True				
ANR	2174066	AssignmentExpression	"tmp = load_reg ( s , rm )"		2172388	0		=			
ANR	2174067	Identifier	tmp		2172388	0					
ANR	2174068	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2174069	Callee	load_reg		2172388	0					
ANR	2174070	Identifier	load_reg		2172388	0					
ANR	2174071	ArgumentList	s		2172388	1					
ANR	2174072	Argument	s		2172388	0					
ANR	2174073	Identifier	s		2172388	0					
ANR	2174074	Argument	rm		2172388	1					
ANR	2174075	Identifier	rm		2172388	0					
ANR	2174076	ExpressionStatement	tmp2 = tcg_temp_new_i32 ( )	641:12:11361:11386	2172388	12	True				
ANR	2174077	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2172388	0		=			
ANR	2174078	Identifier	tmp2		2172388	0					
ANR	2174079	CallExpression	tcg_temp_new_i32 ( )		2172388	1					
ANR	2174080	Callee	tcg_temp_new_i32		2172388	0					
ANR	2174081	Identifier	tcg_temp_new_i32		2172388	0					
ANR	2174082	ArgumentList			2172388	1					
ANR	2174083	ExpressionStatement	"tcg_gen_movi_i32 ( tmp2 , s -> pc )"	643:12:11401:11430	2172388	13	True				
ANR	2174084	CallExpression	"tcg_gen_movi_i32 ( tmp2 , s -> pc )"		2172388	0					
ANR	2174085	Callee	tcg_gen_movi_i32		2172388	0					
ANR	2174086	Identifier	tcg_gen_movi_i32		2172388	0					
ANR	2174087	ArgumentList	tmp2		2172388	1					
ANR	2174088	Argument	tmp2		2172388	0					
ANR	2174089	Identifier	tmp2		2172388	0					
ANR	2174090	Argument	s -> pc		2172388	1					
ANR	2174091	PtrMemberAccess	s -> pc		2172388	0					
ANR	2174092	Identifier	s		2172388	0					
ANR	2174093	Identifier	pc		2172388	1					
ANR	2174094	ExpressionStatement	"store_reg ( s , 14 , tmp2 )"	645:12:11445:11467	2172388	14	True				
ANR	2174095	CallExpression	"store_reg ( s , 14 , tmp2 )"		2172388	0					
ANR	2174096	Callee	store_reg		2172388	0					
ANR	2174097	Identifier	store_reg		2172388	0					
ANR	2174098	ArgumentList	s		2172388	1					
ANR	2174099	Argument	s		2172388	0					
ANR	2174100	Identifier	s		2172388	0					
ANR	2174101	Argument	14		2172388	1					
ANR	2174102	PrimaryExpression	14		2172388	0					
ANR	2174103	Argument	tmp2		2172388	2					
ANR	2174104	Identifier	tmp2		2172388	0					
ANR	2174105	ExpressionStatement	"gen_bx ( s , tmp )"	647:12:11482:11496	2172388	15	True				
ANR	2174106	CallExpression	"gen_bx ( s , tmp )"		2172388	0					
ANR	2174107	Callee	gen_bx		2172388	0					
ANR	2174108	Identifier	gen_bx		2172388	0					
ANR	2174109	ArgumentList	s		2172388	1					
ANR	2174110	Argument	s		2172388	0					
ANR	2174111	Identifier	s		2172388	0					
ANR	2174112	Argument	tmp		2172388	1					
ANR	2174113	Identifier	tmp		2172388	0					
ANR	2174114	BreakStatement	break ;	649:12:11511:11516	2172388	16	True				
ANR	2174115	Label	case 0x5 :	651:8:11527:11535	2172388	17	True				
ANR	2174116	ExpressionStatement	rd = ( insn >> 12 ) & 0xf	653:12:11580:11603	2172388	18	True				
ANR	2174117	AssignmentExpression	rd = ( insn >> 12 ) & 0xf		2172388	0		=			
ANR	2174118	Identifier	rd		2172388	0					
ANR	2174119	BitAndExpression	( insn >> 12 ) & 0xf		2172388	1		&			
ANR	2174120	ShiftExpression	insn >> 12		2172388	0		>>			
ANR	2174121	Identifier	insn		2172388	0					
ANR	2174122	PrimaryExpression	12		2172388	1					
ANR	2174123	PrimaryExpression	0xf		2172388	1					
ANR	2174124	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	655:12:11618:11641	2172388	19	True				
ANR	2174125	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2172388	0		=			
ANR	2174126	Identifier	rn		2172388	0					
ANR	2174127	BitAndExpression	( insn >> 16 ) & 0xf		2172388	1		&			
ANR	2174128	ShiftExpression	insn >> 16		2172388	0		>>			
ANR	2174129	Identifier	insn		2172388	0					
ANR	2174130	PrimaryExpression	16		2172388	1					
ANR	2174131	PrimaryExpression	0xf		2172388	1					
ANR	2174132	ExpressionStatement	"tmp = load_reg ( s , rm )"	657:12:11656:11677	2172388	20	True				
ANR	2174133	AssignmentExpression	"tmp = load_reg ( s , rm )"		2172388	0		=			
ANR	2174134	Identifier	tmp		2172388	0					
ANR	2174135	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2174136	Callee	load_reg		2172388	0					
ANR	2174137	Identifier	load_reg		2172388	0					
ANR	2174138	ArgumentList	s		2172388	1					
ANR	2174139	Argument	s		2172388	0					
ANR	2174140	Identifier	s		2172388	0					
ANR	2174141	Argument	rm		2172388	1					
ANR	2174142	Identifier	rm		2172388	0					
ANR	2174143	ExpressionStatement	"tmp2 = load_reg ( s , rn )"	659:12:11692:11714	2172388	21	True				
ANR	2174144	AssignmentExpression	"tmp2 = load_reg ( s , rn )"		2172388	0		=			
ANR	2174145	Identifier	tmp2		2172388	0					
ANR	2174146	CallExpression	"load_reg ( s , rn )"		2172388	1					
ANR	2174147	Callee	load_reg		2172388	0					
ANR	2174148	Identifier	load_reg		2172388	0					
ANR	2174149	ArgumentList	s		2172388	1					
ANR	2174150	Argument	s		2172388	0					
ANR	2174151	Identifier	s		2172388	0					
ANR	2174152	Argument	rn		2172388	1					
ANR	2174153	Identifier	rn		2172388	0					
ANR	2174154	IfStatement	if ( op1 & 2 )		2172388	22					
ANR	2174155	Condition	op1 & 2	661:16:11733:11739	2172388	0	True				
ANR	2174156	BitAndExpression	op1 & 2		2172388	0		&			
ANR	2174157	Identifier	op1		2172388	0					
ANR	2174158	PrimaryExpression	2		2172388	1					
ANR	2174159	ExpressionStatement	"gen_helper_double_saturate ( tmp2 , tmp2 )"	663:16:11759:11797	2172388	1	True				
ANR	2174160	CallExpression	"gen_helper_double_saturate ( tmp2 , tmp2 )"		2172388	0					
ANR	2174161	Callee	gen_helper_double_saturate		2172388	0					
ANR	2174162	Identifier	gen_helper_double_saturate		2172388	0					
ANR	2174163	ArgumentList	tmp2		2172388	1					
ANR	2174164	Argument	tmp2		2172388	0					
ANR	2174165	Identifier	tmp2		2172388	0					
ANR	2174166	Argument	tmp2		2172388	1					
ANR	2174167	Identifier	tmp2		2172388	0					
ANR	2174168	IfStatement	if ( op1 & 1 )		2172388	23					
ANR	2174169	Condition	op1 & 1	665:16:11816:11822	2172388	0	True				
ANR	2174170	BitAndExpression	op1 & 1		2172388	0		&			
ANR	2174171	Identifier	op1		2172388	0					
ANR	2174172	PrimaryExpression	1		2172388	1					
ANR	2174173	ExpressionStatement	"gen_helper_sub_saturate ( tmp , tmp , tmp2 )"	667:16:11842:11881	2172388	1	True				
ANR	2174174	CallExpression	"gen_helper_sub_saturate ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2174175	Callee	gen_helper_sub_saturate		2172388	0					
ANR	2174176	Identifier	gen_helper_sub_saturate		2172388	0					
ANR	2174177	ArgumentList	tmp		2172388	1					
ANR	2174178	Argument	tmp		2172388	0					
ANR	2174179	Identifier	tmp		2172388	0					
ANR	2174180	Argument	tmp		2172388	1					
ANR	2174181	Identifier	tmp		2172388	0					
ANR	2174182	Argument	tmp2		2172388	2					
ANR	2174183	Identifier	tmp2		2172388	0					
ANR	2174184	ElseStatement	else		2172388	0					
ANR	2174185	ExpressionStatement	"gen_helper_add_saturate ( tmp , tmp , tmp2 )"	671:16:11918:11957	2172388	0	True				
ANR	2174186	CallExpression	"gen_helper_add_saturate ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2174187	Callee	gen_helper_add_saturate		2172388	0					
ANR	2174188	Identifier	gen_helper_add_saturate		2172388	0					
ANR	2174189	ArgumentList	tmp		2172388	1					
ANR	2174190	Argument	tmp		2172388	0					
ANR	2174191	Identifier	tmp		2172388	0					
ANR	2174192	Argument	tmp		2172388	1					
ANR	2174193	Identifier	tmp		2172388	0					
ANR	2174194	Argument	tmp2		2172388	2					
ANR	2174195	Identifier	tmp2		2172388	0					
ANR	2174196	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	673:12:11972:11995	2172388	24	True				
ANR	2174197	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2174198	Callee	tcg_temp_free_i32		2172388	0					
ANR	2174199	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2174200	ArgumentList	tmp2		2172388	1					
ANR	2174201	Argument	tmp2		2172388	0					
ANR	2174202	Identifier	tmp2		2172388	0					
ANR	2174203	ExpressionStatement	"store_reg ( s , rd , tmp )"	675:12:12010:12031	2172388	25	True				
ANR	2174204	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2174205	Callee	store_reg		2172388	0					
ANR	2174206	Identifier	store_reg		2172388	0					
ANR	2174207	ArgumentList	s		2172388	1					
ANR	2174208	Argument	s		2172388	0					
ANR	2174209	Identifier	s		2172388	0					
ANR	2174210	Argument	rd		2172388	1					
ANR	2174211	Identifier	rd		2172388	0					
ANR	2174212	Argument	tmp		2172388	2					
ANR	2174213	Identifier	tmp		2172388	0					
ANR	2174214	BreakStatement	break ;	677:12:12046:12051	2172388	26	True				
ANR	2174215	Label	case 7 :	679:8:12062:12068	2172388	27	True				
ANR	2174216	IfStatement	if ( op1 != 1 )		2172388	28					
ANR	2174217	Condition	op1 != 1	687:16:12225:12232	2172388	0	True				
ANR	2174218	EqualityExpression	op1 != 1		2172388	0		!=			
ANR	2174219	Identifier	op1		2172388	0					
ANR	2174220	PrimaryExpression	1		2172388	1					
ANR	2174221	CompoundStatement		685:26:12173:12173	2172388	1					
ANR	2174222	GotoStatement	goto illegal_op ;	689:16:12254:12269	2172388	0	True				
ANR	2174223	Identifier	illegal_op		2172388	0					
ANR	2174224	ExpressionStatement	"gen_exception_insn ( s , 4 , EXCP_BKPT )"	695:12:12323:12358	2172388	29	True				
ANR	2174225	CallExpression	"gen_exception_insn ( s , 4 , EXCP_BKPT )"		2172388	0					
ANR	2174226	Callee	gen_exception_insn		2172388	0					
ANR	2174227	Identifier	gen_exception_insn		2172388	0					
ANR	2174228	ArgumentList	s		2172388	1					
ANR	2174229	Argument	s		2172388	0					
ANR	2174230	Identifier	s		2172388	0					
ANR	2174231	Argument	4		2172388	1					
ANR	2174232	PrimaryExpression	4		2172388	0					
ANR	2174233	Argument	EXCP_BKPT		2172388	2					
ANR	2174234	Identifier	EXCP_BKPT		2172388	0					
ANR	2174235	BreakStatement	break ;	697:12:12373:12378	2172388	30	True				
ANR	2174236	Label	case 0x8 :	699:8:12389:12397	2172388	31	True				
ANR	2174237	Label	case 0xa :	701:8:12430:12438	2172388	32	True				
ANR	2174238	Label	case 0xc :	703:8:12449:12457	2172388	33	True				
ANR	2174239	Label	case 0xe :	705:8:12468:12476	2172388	34	True				
ANR	2174240	ExpressionStatement	rs = ( insn >> 8 ) & 0xf	707:12:12491:12513	2172388	35	True				
ANR	2174241	AssignmentExpression	rs = ( insn >> 8 ) & 0xf		2172388	0		=			
ANR	2174242	Identifier	rs		2172388	0					
ANR	2174243	BitAndExpression	( insn >> 8 ) & 0xf		2172388	1		&			
ANR	2174244	ShiftExpression	insn >> 8		2172388	0		>>			
ANR	2174245	Identifier	insn		2172388	0					
ANR	2174246	PrimaryExpression	8		2172388	1					
ANR	2174247	PrimaryExpression	0xf		2172388	1					
ANR	2174248	ExpressionStatement	rn = ( insn >> 12 ) & 0xf	709:12:12528:12551	2172388	36	True				
ANR	2174249	AssignmentExpression	rn = ( insn >> 12 ) & 0xf		2172388	0		=			
ANR	2174250	Identifier	rn		2172388	0					
ANR	2174251	BitAndExpression	( insn >> 12 ) & 0xf		2172388	1		&			
ANR	2174252	ShiftExpression	insn >> 12		2172388	0		>>			
ANR	2174253	Identifier	insn		2172388	0					
ANR	2174254	PrimaryExpression	12		2172388	1					
ANR	2174255	PrimaryExpression	0xf		2172388	1					
ANR	2174256	ExpressionStatement	rd = ( insn >> 16 ) & 0xf	711:12:12566:12589	2172388	37	True				
ANR	2174257	AssignmentExpression	rd = ( insn >> 16 ) & 0xf		2172388	0		=			
ANR	2174258	Identifier	rd		2172388	0					
ANR	2174259	BitAndExpression	( insn >> 16 ) & 0xf		2172388	1		&			
ANR	2174260	ShiftExpression	insn >> 16		2172388	0		>>			
ANR	2174261	Identifier	insn		2172388	0					
ANR	2174262	PrimaryExpression	16		2172388	1					
ANR	2174263	PrimaryExpression	0xf		2172388	1					
ANR	2174264	IfStatement	if ( op1 == 1 )		2172388	38					
ANR	2174265	Condition	op1 == 1	713:16:12608:12615	2172388	0	True				
ANR	2174266	EqualityExpression	op1 == 1		2172388	0		==			
ANR	2174267	Identifier	op1		2172388	0					
ANR	2174268	PrimaryExpression	1		2172388	1					
ANR	2174269	CompoundStatement		711:26:12556:12556	2172388	1					
ANR	2174270	ExpressionStatement	"tmp = load_reg ( s , rm )"	717:16:12676:12697	2172388	0	True				
ANR	2174271	AssignmentExpression	"tmp = load_reg ( s , rm )"		2172388	0		=			
ANR	2174272	Identifier	tmp		2172388	0					
ANR	2174273	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2174274	Callee	load_reg		2172388	0					
ANR	2174275	Identifier	load_reg		2172388	0					
ANR	2174276	ArgumentList	s		2172388	1					
ANR	2174277	Argument	s		2172388	0					
ANR	2174278	Identifier	s		2172388	0					
ANR	2174279	Argument	rm		2172388	1					
ANR	2174280	Identifier	rm		2172388	0					
ANR	2174281	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	719:16:12716:12738	2172388	1	True				
ANR	2174282	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2172388	0		=			
ANR	2174283	Identifier	tmp2		2172388	0					
ANR	2174284	CallExpression	"load_reg ( s , rs )"		2172388	1					
ANR	2174285	Callee	load_reg		2172388	0					
ANR	2174286	Identifier	load_reg		2172388	0					
ANR	2174287	ArgumentList	s		2172388	1					
ANR	2174288	Argument	s		2172388	0					
ANR	2174289	Identifier	s		2172388	0					
ANR	2174290	Argument	rs		2172388	1					
ANR	2174291	Identifier	rs		2172388	0					
ANR	2174292	IfStatement	if ( sh & 4 )		2172388	2					
ANR	2174293	Condition	sh & 4	721:20:12761:12766	2172388	0	True				
ANR	2174294	BitAndExpression	sh & 4		2172388	0		&			
ANR	2174295	Identifier	sh		2172388	0					
ANR	2174296	PrimaryExpression	4		2172388	1					
ANR	2174297	ExpressionStatement	"tcg_gen_sari_i32 ( tmp2 , tmp2 , 16 )"	723:20:12790:12822	2172388	1	True				
ANR	2174298	CallExpression	"tcg_gen_sari_i32 ( tmp2 , tmp2 , 16 )"		2172388	0					
ANR	2174299	Callee	tcg_gen_sari_i32		2172388	0					
ANR	2174300	Identifier	tcg_gen_sari_i32		2172388	0					
ANR	2174301	ArgumentList	tmp2		2172388	1					
ANR	2174302	Argument	tmp2		2172388	0					
ANR	2174303	Identifier	tmp2		2172388	0					
ANR	2174304	Argument	tmp2		2172388	1					
ANR	2174305	Identifier	tmp2		2172388	0					
ANR	2174306	Argument	16		2172388	2					
ANR	2174307	PrimaryExpression	16		2172388	0					
ANR	2174308	ElseStatement	else		2172388	0					
ANR	2174309	ExpressionStatement	gen_sxth ( tmp2 )	727:20:12867:12881	2172388	0	True				
ANR	2174310	CallExpression	gen_sxth ( tmp2 )		2172388	0					
ANR	2174311	Callee	gen_sxth		2172388	0					
ANR	2174312	Identifier	gen_sxth		2172388	0					
ANR	2174313	ArgumentList	tmp2		2172388	1					
ANR	2174314	Argument	tmp2		2172388	0					
ANR	2174315	Identifier	tmp2		2172388	0					
ANR	2174316	ExpressionStatement	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"	729:16:12900:12935	2172388	3	True				
ANR	2174317	AssignmentExpression	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"		2172388	0		=			
ANR	2174318	Identifier	tmp64		2172388	0					
ANR	2174319	CallExpression	"gen_muls_i64_i32 ( tmp , tmp2 )"		2172388	1					
ANR	2174320	Callee	gen_muls_i64_i32		2172388	0					
ANR	2174321	Identifier	gen_muls_i64_i32		2172388	0					
ANR	2174322	ArgumentList	tmp		2172388	1					
ANR	2174323	Argument	tmp		2172388	0					
ANR	2174324	Identifier	tmp		2172388	0					
ANR	2174325	Argument	tmp2		2172388	1					
ANR	2174326	Identifier	tmp2		2172388	0					
ANR	2174327	ExpressionStatement	"tcg_gen_shri_i64 ( tmp64 , tmp64 , 16 )"	731:16:12954:12988	2172388	4	True				
ANR	2174328	CallExpression	"tcg_gen_shri_i64 ( tmp64 , tmp64 , 16 )"		2172388	0					
ANR	2174329	Callee	tcg_gen_shri_i64		2172388	0					
ANR	2174330	Identifier	tcg_gen_shri_i64		2172388	0					
ANR	2174331	ArgumentList	tmp64		2172388	1					
ANR	2174332	Argument	tmp64		2172388	0					
ANR	2174333	Identifier	tmp64		2172388	0					
ANR	2174334	Argument	tmp64		2172388	1					
ANR	2174335	Identifier	tmp64		2172388	0					
ANR	2174336	Argument	16		2172388	2					
ANR	2174337	PrimaryExpression	16		2172388	0					
ANR	2174338	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	733:16:13007:13031	2172388	5	True				
ANR	2174339	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2172388	0		=			
ANR	2174340	Identifier	tmp		2172388	0					
ANR	2174341	CallExpression	tcg_temp_new_i32 ( )		2172388	1					
ANR	2174342	Callee	tcg_temp_new_i32		2172388	0					
ANR	2174343	Identifier	tcg_temp_new_i32		2172388	0					
ANR	2174344	ArgumentList			2172388	1					
ANR	2174345	ExpressionStatement	"tcg_gen_trunc_i64_i32 ( tmp , tmp64 )"	735:16:13050:13083	2172388	6	True				
ANR	2174346	CallExpression	"tcg_gen_trunc_i64_i32 ( tmp , tmp64 )"		2172388	0					
ANR	2174347	Callee	tcg_gen_trunc_i64_i32		2172388	0					
ANR	2174348	Identifier	tcg_gen_trunc_i64_i32		2172388	0					
ANR	2174349	ArgumentList	tmp		2172388	1					
ANR	2174350	Argument	tmp		2172388	0					
ANR	2174351	Identifier	tmp		2172388	0					
ANR	2174352	Argument	tmp64		2172388	1					
ANR	2174353	Identifier	tmp64		2172388	0					
ANR	2174354	ExpressionStatement	tcg_temp_free_i64 ( tmp64 )	737:16:13102:13126	2172388	7	True				
ANR	2174355	CallExpression	tcg_temp_free_i64 ( tmp64 )		2172388	0					
ANR	2174356	Callee	tcg_temp_free_i64		2172388	0					
ANR	2174357	Identifier	tcg_temp_free_i64		2172388	0					
ANR	2174358	ArgumentList	tmp64		2172388	1					
ANR	2174359	Argument	tmp64		2172388	0					
ANR	2174360	Identifier	tmp64		2172388	0					
ANR	2174361	IfStatement	if ( ( sh & 2 ) == 0 )		2172388	8					
ANR	2174362	Condition	( sh & 2 ) == 0	739:20:13149:13161	2172388	0	True				
ANR	2174363	EqualityExpression	( sh & 2 ) == 0		2172388	0		==			
ANR	2174364	BitAndExpression	sh & 2		2172388	0		&			
ANR	2174365	Identifier	sh		2172388	0					
ANR	2174366	PrimaryExpression	2		2172388	1					
ANR	2174367	PrimaryExpression	0		2172388	1					
ANR	2174368	CompoundStatement		737:35:13102:13102	2172388	1					
ANR	2174369	ExpressionStatement	"tmp2 = load_reg ( s , rn )"	741:20:13187:13209	2172388	0	True				
ANR	2174370	AssignmentExpression	"tmp2 = load_reg ( s , rn )"		2172388	0		=			
ANR	2174371	Identifier	tmp2		2172388	0					
ANR	2174372	CallExpression	"load_reg ( s , rn )"		2172388	1					
ANR	2174373	Callee	load_reg		2172388	0					
ANR	2174374	Identifier	load_reg		2172388	0					
ANR	2174375	ArgumentList	s		2172388	1					
ANR	2174376	Argument	s		2172388	0					
ANR	2174377	Identifier	s		2172388	0					
ANR	2174378	Argument	rn		2172388	1					
ANR	2174379	Identifier	rn		2172388	0					
ANR	2174380	ExpressionStatement	"gen_helper_add_setq ( tmp , tmp , tmp2 )"	743:20:13232:13267	2172388	1	True				
ANR	2174381	CallExpression	"gen_helper_add_setq ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2174382	Callee	gen_helper_add_setq		2172388	0					
ANR	2174383	Identifier	gen_helper_add_setq		2172388	0					
ANR	2174384	ArgumentList	tmp		2172388	1					
ANR	2174385	Argument	tmp		2172388	0					
ANR	2174386	Identifier	tmp		2172388	0					
ANR	2174387	Argument	tmp		2172388	1					
ANR	2174388	Identifier	tmp		2172388	0					
ANR	2174389	Argument	tmp2		2172388	2					
ANR	2174390	Identifier	tmp2		2172388	0					
ANR	2174391	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	745:20:13290:13313	2172388	2	True				
ANR	2174392	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2174393	Callee	tcg_temp_free_i32		2172388	0					
ANR	2174394	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2174395	ArgumentList	tmp2		2172388	1					
ANR	2174396	Argument	tmp2		2172388	0					
ANR	2174397	Identifier	tmp2		2172388	0					
ANR	2174398	ExpressionStatement	"store_reg ( s , rd , tmp )"	749:16:13351:13372	2172388	9	True				
ANR	2174399	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2174400	Callee	store_reg		2172388	0					
ANR	2174401	Identifier	store_reg		2172388	0					
ANR	2174402	ArgumentList	s		2172388	1					
ANR	2174403	Argument	s		2172388	0					
ANR	2174404	Identifier	s		2172388	0					
ANR	2174405	Argument	rd		2172388	1					
ANR	2174406	Identifier	rd		2172388	0					
ANR	2174407	Argument	tmp		2172388	2					
ANR	2174408	Identifier	tmp		2172388	0					
ANR	2174409	ElseStatement	else		2172388	0					
ANR	2174410	CompoundStatement		749:19:13332:13332	2172388	0					
ANR	2174411	ExpressionStatement	"tmp = load_reg ( s , rm )"	755:16:13444:13465	2172388	0	True				
ANR	2174412	AssignmentExpression	"tmp = load_reg ( s , rm )"		2172388	0		=			
ANR	2174413	Identifier	tmp		2172388	0					
ANR	2174414	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2174415	Callee	load_reg		2172388	0					
ANR	2174416	Identifier	load_reg		2172388	0					
ANR	2174417	ArgumentList	s		2172388	1					
ANR	2174418	Argument	s		2172388	0					
ANR	2174419	Identifier	s		2172388	0					
ANR	2174420	Argument	rm		2172388	1					
ANR	2174421	Identifier	rm		2172388	0					
ANR	2174422	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	757:16:13484:13506	2172388	1	True				
ANR	2174423	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2172388	0		=			
ANR	2174424	Identifier	tmp2		2172388	0					
ANR	2174425	CallExpression	"load_reg ( s , rs )"		2172388	1					
ANR	2174426	Callee	load_reg		2172388	0					
ANR	2174427	Identifier	load_reg		2172388	0					
ANR	2174428	ArgumentList	s		2172388	1					
ANR	2174429	Argument	s		2172388	0					
ANR	2174430	Identifier	s		2172388	0					
ANR	2174431	Argument	rs		2172388	1					
ANR	2174432	Identifier	rs		2172388	0					
ANR	2174433	ExpressionStatement	"gen_mulxy ( tmp , tmp2 , sh & 2 , sh & 4 )"	759:16:13525:13561	2172388	2	True				
ANR	2174434	CallExpression	"gen_mulxy ( tmp , tmp2 , sh & 2 , sh & 4 )"		2172388	0					
ANR	2174435	Callee	gen_mulxy		2172388	0					
ANR	2174436	Identifier	gen_mulxy		2172388	0					
ANR	2174437	ArgumentList	tmp		2172388	1					
ANR	2174438	Argument	tmp		2172388	0					
ANR	2174439	Identifier	tmp		2172388	0					
ANR	2174440	Argument	tmp2		2172388	1					
ANR	2174441	Identifier	tmp2		2172388	0					
ANR	2174442	Argument	sh & 2		2172388	2					
ANR	2174443	BitAndExpression	sh & 2		2172388	0		&			
ANR	2174444	Identifier	sh		2172388	0					
ANR	2174445	PrimaryExpression	2		2172388	1					
ANR	2174446	Argument	sh & 4		2172388	3					
ANR	2174447	BitAndExpression	sh & 4		2172388	0		&			
ANR	2174448	Identifier	sh		2172388	0					
ANR	2174449	PrimaryExpression	4		2172388	1					
ANR	2174450	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	761:16:13580:13603	2172388	3	True				
ANR	2174451	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2174452	Callee	tcg_temp_free_i32		2172388	0					
ANR	2174453	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2174454	ArgumentList	tmp2		2172388	1					
ANR	2174455	Argument	tmp2		2172388	0					
ANR	2174456	Identifier	tmp2		2172388	0					
ANR	2174457	IfStatement	if ( op1 == 2 )		2172388	4					
ANR	2174458	Condition	op1 == 2	763:20:13626:13633	2172388	0	True				
ANR	2174459	EqualityExpression	op1 == 2		2172388	0		==			
ANR	2174460	Identifier	op1		2172388	0					
ANR	2174461	PrimaryExpression	2		2172388	1					
ANR	2174462	CompoundStatement		761:30:13574:13574	2172388	1					
ANR	2174463	ExpressionStatement	tmp64 = tcg_temp_new_i64 ( )	765:20:13659:13685	2172388	0	True				
ANR	2174464	AssignmentExpression	tmp64 = tcg_temp_new_i64 ( )		2172388	0		=			
ANR	2174465	Identifier	tmp64		2172388	0					
ANR	2174466	CallExpression	tcg_temp_new_i64 ( )		2172388	1					
ANR	2174467	Callee	tcg_temp_new_i64		2172388	0					
ANR	2174468	Identifier	tcg_temp_new_i64		2172388	0					
ANR	2174469	ArgumentList			2172388	1					
ANR	2174470	ExpressionStatement	"tcg_gen_ext_i32_i64 ( tmp64 , tmp )"	767:20:13708:13739	2172388	1	True				
ANR	2174471	CallExpression	"tcg_gen_ext_i32_i64 ( tmp64 , tmp )"		2172388	0					
ANR	2174472	Callee	tcg_gen_ext_i32_i64		2172388	0					
ANR	2174473	Identifier	tcg_gen_ext_i32_i64		2172388	0					
ANR	2174474	ArgumentList	tmp64		2172388	1					
ANR	2174475	Argument	tmp64		2172388	0					
ANR	2174476	Identifier	tmp64		2172388	0					
ANR	2174477	Argument	tmp		2172388	1					
ANR	2174478	Identifier	tmp		2172388	0					
ANR	2174479	ExpressionStatement	tcg_temp_free_i32 ( tmp )	769:20:13762:13784	2172388	2	True				
ANR	2174480	CallExpression	tcg_temp_free_i32 ( tmp )		2172388	0					
ANR	2174481	Callee	tcg_temp_free_i32		2172388	0					
ANR	2174482	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2174483	ArgumentList	tmp		2172388	1					
ANR	2174484	Argument	tmp		2172388	0					
ANR	2174485	Identifier	tmp		2172388	0					
ANR	2174486	ExpressionStatement	"gen_addq ( s , tmp64 , rn , rd )"	771:20:13807:13833	2172388	3	True				
ANR	2174487	CallExpression	"gen_addq ( s , tmp64 , rn , rd )"		2172388	0					
ANR	2174488	Callee	gen_addq		2172388	0					
ANR	2174489	Identifier	gen_addq		2172388	0					
ANR	2174490	ArgumentList	s		2172388	1					
ANR	2174491	Argument	s		2172388	0					
ANR	2174492	Identifier	s		2172388	0					
ANR	2174493	Argument	tmp64		2172388	1					
ANR	2174494	Identifier	tmp64		2172388	0					
ANR	2174495	Argument	rn		2172388	2					
ANR	2174496	Identifier	rn		2172388	0					
ANR	2174497	Argument	rd		2172388	3					
ANR	2174498	Identifier	rd		2172388	0					
ANR	2174499	ExpressionStatement	"gen_storeq_reg ( s , rn , rd , tmp64 )"	773:20:13856:13888	2172388	4	True				
ANR	2174500	CallExpression	"gen_storeq_reg ( s , rn , rd , tmp64 )"		2172388	0					
ANR	2174501	Callee	gen_storeq_reg		2172388	0					
ANR	2174502	Identifier	gen_storeq_reg		2172388	0					
ANR	2174503	ArgumentList	s		2172388	1					
ANR	2174504	Argument	s		2172388	0					
ANR	2174505	Identifier	s		2172388	0					
ANR	2174506	Argument	rn		2172388	1					
ANR	2174507	Identifier	rn		2172388	0					
ANR	2174508	Argument	rd		2172388	2					
ANR	2174509	Identifier	rd		2172388	0					
ANR	2174510	Argument	tmp64		2172388	3					
ANR	2174511	Identifier	tmp64		2172388	0					
ANR	2174512	ExpressionStatement	tcg_temp_free_i64 ( tmp64 )	775:20:13911:13935	2172388	5	True				
ANR	2174513	CallExpression	tcg_temp_free_i64 ( tmp64 )		2172388	0					
ANR	2174514	Callee	tcg_temp_free_i64		2172388	0					
ANR	2174515	Identifier	tcg_temp_free_i64		2172388	0					
ANR	2174516	ArgumentList	tmp64		2172388	1					
ANR	2174517	Argument	tmp64		2172388	0					
ANR	2174518	Identifier	tmp64		2172388	0					
ANR	2174519	ElseStatement	else		2172388	0					
ANR	2174520	CompoundStatement		775:23:13899:13899	2172388	0					
ANR	2174521	IfStatement	if ( op1 == 0 )		2172388	0					
ANR	2174522	Condition	op1 == 0	779:24:13988:13995	2172388	0	True				
ANR	2174523	EqualityExpression	op1 == 0		2172388	0		==			
ANR	2174524	Identifier	op1		2172388	0					
ANR	2174525	PrimaryExpression	0		2172388	1					
ANR	2174526	CompoundStatement		777:34:13936:13936	2172388	1					
ANR	2174527	ExpressionStatement	"tmp2 = load_reg ( s , rn )"	781:24:14025:14047	2172388	0	True				
ANR	2174528	AssignmentExpression	"tmp2 = load_reg ( s , rn )"		2172388	0		=			
ANR	2174529	Identifier	tmp2		2172388	0					
ANR	2174530	CallExpression	"load_reg ( s , rn )"		2172388	1					
ANR	2174531	Callee	load_reg		2172388	0					
ANR	2174532	Identifier	load_reg		2172388	0					
ANR	2174533	ArgumentList	s		2172388	1					
ANR	2174534	Argument	s		2172388	0					
ANR	2174535	Identifier	s		2172388	0					
ANR	2174536	Argument	rn		2172388	1					
ANR	2174537	Identifier	rn		2172388	0					
ANR	2174538	ExpressionStatement	"gen_helper_add_setq ( tmp , tmp , tmp2 )"	783:24:14074:14109	2172388	1	True				
ANR	2174539	CallExpression	"gen_helper_add_setq ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2174540	Callee	gen_helper_add_setq		2172388	0					
ANR	2174541	Identifier	gen_helper_add_setq		2172388	0					
ANR	2174542	ArgumentList	tmp		2172388	1					
ANR	2174543	Argument	tmp		2172388	0					
ANR	2174544	Identifier	tmp		2172388	0					
ANR	2174545	Argument	tmp		2172388	1					
ANR	2174546	Identifier	tmp		2172388	0					
ANR	2174547	Argument	tmp2		2172388	2					
ANR	2174548	Identifier	tmp2		2172388	0					
ANR	2174549	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	785:24:14136:14159	2172388	2	True				
ANR	2174550	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2174551	Callee	tcg_temp_free_i32		2172388	0					
ANR	2174552	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2174553	ArgumentList	tmp2		2172388	1					
ANR	2174554	Argument	tmp2		2172388	0					
ANR	2174555	Identifier	tmp2		2172388	0					
ANR	2174556	ExpressionStatement	"store_reg ( s , rd , tmp )"	789:20:14205:14226	2172388	1	True				
ANR	2174557	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2174558	Callee	store_reg		2172388	0					
ANR	2174559	Identifier	store_reg		2172388	0					
ANR	2174560	ArgumentList	s		2172388	1					
ANR	2174561	Argument	s		2172388	0					
ANR	2174562	Identifier	s		2172388	0					
ANR	2174563	Argument	rd		2172388	1					
ANR	2174564	Identifier	rd		2172388	0					
ANR	2174565	Argument	tmp		2172388	2					
ANR	2174566	Identifier	tmp		2172388	0					
ANR	2174567	BreakStatement	break ;	795:12:14275:14280	2172388	39	True				
ANR	2174568	Label	default :	797:8:14291:14298	2172388	40	True				
ANR	2174569	Identifier	default		2172388	0					
ANR	2174570	GotoStatement	goto illegal_op ;	799:12:14313:14328	2172388	41	True				
ANR	2174571	Identifier	illegal_op		2172388	0					
ANR	2174572	ElseStatement	else		2172388	0					
ANR	2174573	IfStatement	if ( ( ( insn & 0x0e000000 ) == 0 && ( insn & 0x00000090 ) != 0x90 ) || ( ( insn & 0x0e000000 ) == ( 1 << 25 ) ) )		2172388	0					
ANR	2174574	Condition	( ( insn & 0x0e000000 ) == 0 && ( insn & 0x00000090 ) != 0x90 ) || ( ( insn & 0x0e000000 ) == ( 1 << 25 ) )	803:15:14357:14484	2172388	0	True				
ANR	2174575	OrExpression	( ( insn & 0x0e000000 ) == 0 && ( insn & 0x00000090 ) != 0x90 ) || ( ( insn & 0x0e000000 ) == ( 1 << 25 ) )		2172388	0		||			
ANR	2174576	AndExpression	( insn & 0x0e000000 ) == 0 && ( insn & 0x00000090 ) != 0x90		2172388	0		&&			
ANR	2174577	EqualityExpression	( insn & 0x0e000000 ) == 0		2172388	0		==			
ANR	2174578	BitAndExpression	insn & 0x0e000000		2172388	0		&			
ANR	2174579	Identifier	insn		2172388	0					
ANR	2174580	PrimaryExpression	0x0e000000		2172388	1					
ANR	2174581	PrimaryExpression	0		2172388	1					
ANR	2174582	EqualityExpression	( insn & 0x00000090 ) != 0x90		2172388	1		!=			
ANR	2174583	BitAndExpression	insn & 0x00000090		2172388	0		&			
ANR	2174584	Identifier	insn		2172388	0					
ANR	2174585	PrimaryExpression	0x00000090		2172388	1					
ANR	2174586	PrimaryExpression	0x90		2172388	1					
ANR	2174587	EqualityExpression	( insn & 0x0e000000 ) == ( 1 << 25 )		2172388	1		==			
ANR	2174588	BitAndExpression	insn & 0x0e000000		2172388	0		&			
ANR	2174589	Identifier	insn		2172388	0					
ANR	2174590	PrimaryExpression	0x0e000000		2172388	1					
ANR	2174591	ShiftExpression	1 << 25		2172388	1		<<			
ANR	2174592	PrimaryExpression	1		2172388	0					
ANR	2174593	PrimaryExpression	25		2172388	1					
ANR	2174594	CompoundStatement		807:8:14436:14465	2172388	1					
ANR	2174595	IdentifierDeclStatement	"int set_cc , logic_cc , shiftop ;"	809:8:14498:14527	2172388	0	True				
ANR	2174596	IdentifierDecl	set_cc		2172388	0					
ANR	2174597	IdentifierDeclType	int		2172388	0					
ANR	2174598	Identifier	set_cc		2172388	1					
ANR	2174599	IdentifierDecl	logic_cc		2172388	1					
ANR	2174600	IdentifierDeclType	int		2172388	0					
ANR	2174601	Identifier	logic_cc		2172388	1					
ANR	2174602	IdentifierDecl	shiftop		2172388	2					
ANR	2174603	IdentifierDeclType	int		2172388	0					
ANR	2174604	Identifier	shiftop		2172388	1					
ANR	2174605	ExpressionStatement	op1 = ( insn >> 21 ) & 0xf	813:8:14540:14564	2172388	1	True				
ANR	2174606	AssignmentExpression	op1 = ( insn >> 21 ) & 0xf		2172388	0		=			
ANR	2174607	Identifier	op1		2172388	0					
ANR	2174608	BitAndExpression	( insn >> 21 ) & 0xf		2172388	1		&			
ANR	2174609	ShiftExpression	insn >> 21		2172388	0		>>			
ANR	2174610	Identifier	insn		2172388	0					
ANR	2174611	PrimaryExpression	21		2172388	1					
ANR	2174612	PrimaryExpression	0xf		2172388	1					
ANR	2174613	ExpressionStatement	set_cc = ( insn >> 20 ) & 1	815:8:14575:14600	2172388	2	True				
ANR	2174614	AssignmentExpression	set_cc = ( insn >> 20 ) & 1		2172388	0		=			
ANR	2174615	Identifier	set_cc		2172388	0					
ANR	2174616	BitAndExpression	( insn >> 20 ) & 1		2172388	1		&			
ANR	2174617	ShiftExpression	insn >> 20		2172388	0		>>			
ANR	2174618	Identifier	insn		2172388	0					
ANR	2174619	PrimaryExpression	20		2172388	1					
ANR	2174620	PrimaryExpression	1		2172388	1					
ANR	2174621	ExpressionStatement	logic_cc = table_logic_cc [ op1 ] & set_cc	817:8:14611:14650	2172388	3	True				
ANR	2174622	AssignmentExpression	logic_cc = table_logic_cc [ op1 ] & set_cc		2172388	0		=			
ANR	2174623	Identifier	logic_cc		2172388	0					
ANR	2174624	BitAndExpression	table_logic_cc [ op1 ] & set_cc		2172388	1		&			
ANR	2174625	ArrayIndexing	table_logic_cc [ op1 ]		2172388	0					
ANR	2174626	Identifier	table_logic_cc		2172388	0					
ANR	2174627	Identifier	op1		2172388	1					
ANR	2174628	Identifier	set_cc		2172388	1					
ANR	2174629	IfStatement	if ( insn & ( 1 << 25 ) )		2172388	4					
ANR	2174630	Condition	insn & ( 1 << 25 )	823:12:14710:14725	2172388	0	True				
ANR	2174631	BitAndExpression	insn & ( 1 << 25 )		2172388	0		&			
ANR	2174632	Identifier	insn		2172388	0					
ANR	2174633	ShiftExpression	1 << 25		2172388	1		<<			
ANR	2174634	PrimaryExpression	1		2172388	0					
ANR	2174635	PrimaryExpression	25		2172388	1					
ANR	2174636	CompoundStatement		821:30:14666:14666	2172388	1					
ANR	2174637	ExpressionStatement	val = insn & 0xff	827:12:14780:14797	2172388	0	True				
ANR	2174638	AssignmentExpression	val = insn & 0xff		2172388	0		=			
ANR	2174639	Identifier	val		2172388	0					
ANR	2174640	BitAndExpression	insn & 0xff		2172388	1		&			
ANR	2174641	Identifier	insn		2172388	0					
ANR	2174642	PrimaryExpression	0xff		2172388	1					
ANR	2174643	ExpressionStatement	shift = ( ( insn >> 8 ) & 0xf ) * 2	829:12:14812:14843	2172388	1	True				
ANR	2174644	AssignmentExpression	shift = ( ( insn >> 8 ) & 0xf ) * 2		2172388	0		=			
ANR	2174645	Identifier	shift		2172388	0					
ANR	2174646	MultiplicativeExpression	( ( insn >> 8 ) & 0xf ) * 2		2172388	1		*			
ANR	2174647	BitAndExpression	( insn >> 8 ) & 0xf		2172388	0		&			
ANR	2174648	ShiftExpression	insn >> 8		2172388	0		>>			
ANR	2174649	Identifier	insn		2172388	0					
ANR	2174650	PrimaryExpression	8		2172388	1					
ANR	2174651	PrimaryExpression	0xf		2172388	1					
ANR	2174652	PrimaryExpression	2		2172388	1					
ANR	2174653	IfStatement	if ( shift )		2172388	2					
ANR	2174654	Condition	shift	831:16:14862:14866	2172388	0	True				
ANR	2174655	Identifier	shift		2172388	0					
ANR	2174656	CompoundStatement		829:23:14807:14807	2172388	1					
ANR	2174657	ExpressionStatement	val = ( val >> shift ) | ( val << ( 32 - shift ) )	833:16:14888:14932	2172388	0	True				
ANR	2174658	AssignmentExpression	val = ( val >> shift ) | ( val << ( 32 - shift ) )		2172388	0		=			
ANR	2174659	Identifier	val		2172388	0					
ANR	2174660	InclusiveOrExpression	( val >> shift ) | ( val << ( 32 - shift ) )		2172388	1		|			
ANR	2174661	ShiftExpression	val >> shift		2172388	0		>>			
ANR	2174662	Identifier	val		2172388	0					
ANR	2174663	Identifier	shift		2172388	1					
ANR	2174664	ShiftExpression	val << ( 32 - shift )		2172388	1		<<			
ANR	2174665	Identifier	val		2172388	0					
ANR	2174666	AdditiveExpression	32 - shift		2172388	1		-			
ANR	2174667	PrimaryExpression	32		2172388	0					
ANR	2174668	Identifier	shift		2172388	1					
ANR	2174669	ExpressionStatement	tmp2 = tcg_temp_new_i32 ( )	837:12:14962:14987	2172388	3	True				
ANR	2174670	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2172388	0		=			
ANR	2174671	Identifier	tmp2		2172388	0					
ANR	2174672	CallExpression	tcg_temp_new_i32 ( )		2172388	1					
ANR	2174673	Callee	tcg_temp_new_i32		2172388	0					
ANR	2174674	Identifier	tcg_temp_new_i32		2172388	0					
ANR	2174675	ArgumentList			2172388	1					
ANR	2174676	ExpressionStatement	"tcg_gen_movi_i32 ( tmp2 , val )"	839:12:15002:15029	2172388	4	True				
ANR	2174677	CallExpression	"tcg_gen_movi_i32 ( tmp2 , val )"		2172388	0					
ANR	2174678	Callee	tcg_gen_movi_i32		2172388	0					
ANR	2174679	Identifier	tcg_gen_movi_i32		2172388	0					
ANR	2174680	ArgumentList	tmp2		2172388	1					
ANR	2174681	Argument	tmp2		2172388	0					
ANR	2174682	Identifier	tmp2		2172388	0					
ANR	2174683	Argument	val		2172388	1					
ANR	2174684	Identifier	val		2172388	0					
ANR	2174685	IfStatement	if ( logic_cc && shift )		2172388	5					
ANR	2174686	Condition	logic_cc && shift	841:16:15048:15064	2172388	0	True				
ANR	2174687	AndExpression	logic_cc && shift		2172388	0		&&			
ANR	2174688	Identifier	logic_cc		2172388	0					
ANR	2174689	Identifier	shift		2172388	1					
ANR	2174690	CompoundStatement		839:35:15005:15005	2172388	1					
ANR	2174691	ExpressionStatement	gen_set_CF_bit31 ( tmp2 )	843:16:15086:15108	2172388	0	True				
ANR	2174692	CallExpression	gen_set_CF_bit31 ( tmp2 )		2172388	0					
ANR	2174693	Callee	gen_set_CF_bit31		2172388	0					
ANR	2174694	Identifier	gen_set_CF_bit31		2172388	0					
ANR	2174695	ArgumentList	tmp2		2172388	1					
ANR	2174696	Argument	tmp2		2172388	0					
ANR	2174697	Identifier	tmp2		2172388	0					
ANR	2174698	ElseStatement	else		2172388	0					
ANR	2174699	CompoundStatement		845:15:15079:15079	2172388	0					
ANR	2174700	ExpressionStatement	rm = ( insn ) & 0xf	851:12:15184:15201	2172388	0	True				
ANR	2174701	AssignmentExpression	rm = ( insn ) & 0xf		2172388	0		=			
ANR	2174702	Identifier	rm		2172388	0					
ANR	2174703	CastExpression	( insn ) & 0xf		2172388	1					
ANR	2174704	CastTarget	insn		2172388	0					
ANR	2174705	UnaryOperationExpression	& 0xf		2172388	1					
ANR	2174706	UnaryOperator	&		2172388	0					
ANR	2174707	PrimaryExpression	0xf		2172388	1					
ANR	2174708	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	853:12:15216:15238	2172388	1	True				
ANR	2174709	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2172388	0		=			
ANR	2174710	Identifier	tmp2		2172388	0					
ANR	2174711	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2174712	Callee	load_reg		2172388	0					
ANR	2174713	Identifier	load_reg		2172388	0					
ANR	2174714	ArgumentList	s		2172388	1					
ANR	2174715	Argument	s		2172388	0					
ANR	2174716	Identifier	s		2172388	0					
ANR	2174717	Argument	rm		2172388	1					
ANR	2174718	Identifier	rm		2172388	0					
ANR	2174719	ExpressionStatement	shiftop = ( insn >> 5 ) & 3	855:12:15253:15278	2172388	2	True				
ANR	2174720	AssignmentExpression	shiftop = ( insn >> 5 ) & 3		2172388	0		=			
ANR	2174721	Identifier	shiftop		2172388	0					
ANR	2174722	BitAndExpression	( insn >> 5 ) & 3		2172388	1		&			
ANR	2174723	ShiftExpression	insn >> 5		2172388	0		>>			
ANR	2174724	Identifier	insn		2172388	0					
ANR	2174725	PrimaryExpression	5		2172388	1					
ANR	2174726	PrimaryExpression	3		2172388	1					
ANR	2174727	IfStatement	if ( ! ( insn & ( 1 << 4 ) ) )		2172388	3					
ANR	2174728	Condition	! ( insn & ( 1 << 4 ) )	857:16:15297:15314	2172388	0	True				
ANR	2174729	UnaryOperationExpression	! ( insn & ( 1 << 4 ) )		2172388	0					
ANR	2174730	UnaryOperator	!		2172388	0					
ANR	2174731	BitAndExpression	insn & ( 1 << 4 )		2172388	1		&			
ANR	2174732	Identifier	insn		2172388	0					
ANR	2174733	ShiftExpression	1 << 4		2172388	1		<<			
ANR	2174734	PrimaryExpression	1		2172388	0					
ANR	2174735	PrimaryExpression	4		2172388	1					
ANR	2174736	CompoundStatement		855:36:15255:15255	2172388	1					
ANR	2174737	ExpressionStatement	shift = ( insn >> 7 ) & 0x1f	859:16:15336:15362	2172388	0	True				
ANR	2174738	AssignmentExpression	shift = ( insn >> 7 ) & 0x1f		2172388	0		=			
ANR	2174739	Identifier	shift		2172388	0					
ANR	2174740	BitAndExpression	( insn >> 7 ) & 0x1f		2172388	1		&			
ANR	2174741	ShiftExpression	insn >> 7		2172388	0		>>			
ANR	2174742	Identifier	insn		2172388	0					
ANR	2174743	PrimaryExpression	7		2172388	1					
ANR	2174744	PrimaryExpression	0x1f		2172388	1					
ANR	2174745	ExpressionStatement	"gen_arm_shift_im ( tmp2 , shiftop , shift , logic_cc )"	861:16:15381:15429	2172388	1	True				
ANR	2174746	CallExpression	"gen_arm_shift_im ( tmp2 , shiftop , shift , logic_cc )"		2172388	0					
ANR	2174747	Callee	gen_arm_shift_im		2172388	0					
ANR	2174748	Identifier	gen_arm_shift_im		2172388	0					
ANR	2174749	ArgumentList	tmp2		2172388	1					
ANR	2174750	Argument	tmp2		2172388	0					
ANR	2174751	Identifier	tmp2		2172388	0					
ANR	2174752	Argument	shiftop		2172388	1					
ANR	2174753	Identifier	shiftop		2172388	0					
ANR	2174754	Argument	shift		2172388	2					
ANR	2174755	Identifier	shift		2172388	0					
ANR	2174756	Argument	logic_cc		2172388	3					
ANR	2174757	Identifier	logic_cc		2172388	0					
ANR	2174758	ElseStatement	else		2172388	0					
ANR	2174759	CompoundStatement		861:19:15389:15389	2172388	0					
ANR	2174760	ExpressionStatement	rs = ( insn >> 8 ) & 0xf	865:16:15470:15492	2172388	0	True				
ANR	2174761	AssignmentExpression	rs = ( insn >> 8 ) & 0xf		2172388	0		=			
ANR	2174762	Identifier	rs		2172388	0					
ANR	2174763	BitAndExpression	( insn >> 8 ) & 0xf		2172388	1		&			
ANR	2174764	ShiftExpression	insn >> 8		2172388	0		>>			
ANR	2174765	Identifier	insn		2172388	0					
ANR	2174766	PrimaryExpression	8		2172388	1					
ANR	2174767	PrimaryExpression	0xf		2172388	1					
ANR	2174768	ExpressionStatement	"tmp = load_reg ( s , rs )"	867:16:15511:15532	2172388	1	True				
ANR	2174769	AssignmentExpression	"tmp = load_reg ( s , rs )"		2172388	0		=			
ANR	2174770	Identifier	tmp		2172388	0					
ANR	2174771	CallExpression	"load_reg ( s , rs )"		2172388	1					
ANR	2174772	Callee	load_reg		2172388	0					
ANR	2174773	Identifier	load_reg		2172388	0					
ANR	2174774	ArgumentList	s		2172388	1					
ANR	2174775	Argument	s		2172388	0					
ANR	2174776	Identifier	s		2172388	0					
ANR	2174777	Argument	rs		2172388	1					
ANR	2174778	Identifier	rs		2172388	0					
ANR	2174779	ExpressionStatement	"gen_arm_shift_reg ( tmp2 , shiftop , tmp , logic_cc )"	869:16:15551:15598	2172388	2	True				
ANR	2174780	CallExpression	"gen_arm_shift_reg ( tmp2 , shiftop , tmp , logic_cc )"		2172388	0					
ANR	2174781	Callee	gen_arm_shift_reg		2172388	0					
ANR	2174782	Identifier	gen_arm_shift_reg		2172388	0					
ANR	2174783	ArgumentList	tmp2		2172388	1					
ANR	2174784	Argument	tmp2		2172388	0					
ANR	2174785	Identifier	tmp2		2172388	0					
ANR	2174786	Argument	shiftop		2172388	1					
ANR	2174787	Identifier	shiftop		2172388	0					
ANR	2174788	Argument	tmp		2172388	2					
ANR	2174789	Identifier	tmp		2172388	0					
ANR	2174790	Argument	logic_cc		2172388	3					
ANR	2174791	Identifier	logic_cc		2172388	0					
ANR	2174792	IfStatement	if ( op1 != 0x0f && op1 != 0x0d )		2172388	5					
ANR	2174793	Condition	op1 != 0x0f && op1 != 0x0d	875:12:15639:15664	2172388	0	True				
ANR	2174794	AndExpression	op1 != 0x0f && op1 != 0x0d		2172388	0		&&			
ANR	2174795	EqualityExpression	op1 != 0x0f		2172388	0		!=			
ANR	2174796	Identifier	op1		2172388	0					
ANR	2174797	PrimaryExpression	0x0f		2172388	1					
ANR	2174798	EqualityExpression	op1 != 0x0d		2172388	1		!=			
ANR	2174799	Identifier	op1		2172388	0					
ANR	2174800	PrimaryExpression	0x0d		2172388	1					
ANR	2174801	CompoundStatement		873:40:15605:15605	2172388	1					
ANR	2174802	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	877:12:15682:15705	2172388	0	True				
ANR	2174803	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2172388	0		=			
ANR	2174804	Identifier	rn		2172388	0					
ANR	2174805	BitAndExpression	( insn >> 16 ) & 0xf		2172388	1		&			
ANR	2174806	ShiftExpression	insn >> 16		2172388	0		>>			
ANR	2174807	Identifier	insn		2172388	0					
ANR	2174808	PrimaryExpression	16		2172388	1					
ANR	2174809	PrimaryExpression	0xf		2172388	1					
ANR	2174810	ExpressionStatement	"tmp = load_reg ( s , rn )"	879:12:15720:15741	2172388	1	True				
ANR	2174811	AssignmentExpression	"tmp = load_reg ( s , rn )"		2172388	0		=			
ANR	2174812	Identifier	tmp		2172388	0					
ANR	2174813	CallExpression	"load_reg ( s , rn )"		2172388	1					
ANR	2174814	Callee	load_reg		2172388	0					
ANR	2174815	Identifier	load_reg		2172388	0					
ANR	2174816	ArgumentList	s		2172388	1					
ANR	2174817	Argument	s		2172388	0					
ANR	2174818	Identifier	s		2172388	0					
ANR	2174819	Argument	rn		2172388	1					
ANR	2174820	Identifier	rn		2172388	0					
ANR	2174821	ElseStatement	else		2172388	0					
ANR	2174822	CompoundStatement		879:15:15697:15697	2172388	0					
ANR	2174823	ExpressionStatement	TCGV_UNUSED ( tmp )	883:12:15774:15790	2172388	0	True				
ANR	2174824	CallExpression	TCGV_UNUSED ( tmp )		2172388	0					
ANR	2174825	Callee	TCGV_UNUSED		2172388	0					
ANR	2174826	Identifier	TCGV_UNUSED		2172388	0					
ANR	2174827	ArgumentList	tmp		2172388	1					
ANR	2174828	Argument	tmp		2172388	0					
ANR	2174829	Identifier	tmp		2172388	0					
ANR	2174830	ExpressionStatement	rd = ( insn >> 12 ) & 0xf	887:8:15812:15835	2172388	6	True				
ANR	2174831	AssignmentExpression	rd = ( insn >> 12 ) & 0xf		2172388	0		=			
ANR	2174832	Identifier	rd		2172388	0					
ANR	2174833	BitAndExpression	( insn >> 12 ) & 0xf		2172388	1		&			
ANR	2174834	ShiftExpression	insn >> 12		2172388	0		>>			
ANR	2174835	Identifier	insn		2172388	0					
ANR	2174836	PrimaryExpression	12		2172388	1					
ANR	2174837	PrimaryExpression	0xf		2172388	1					
ANR	2174838	SwitchStatement	switch ( op1 )		2172388	7					
ANR	2174839	Condition	op1	889:15:15853:15855	2172388	0	True				
ANR	2174840	Identifier	op1		2172388	0					
ANR	2174841	CompoundStatement		887:20:15796:15796	2172388	1					
ANR	2174842	Label	case 0x00 :	891:8:15869:15878	2172388	0	True				
ANR	2174843	ExpressionStatement	"tcg_gen_and_i32 ( tmp , tmp , tmp2 )"	893:12:15893:15924	2172388	1	True				
ANR	2174844	CallExpression	"tcg_gen_and_i32 ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2174845	Callee	tcg_gen_and_i32		2172388	0					
ANR	2174846	Identifier	tcg_gen_and_i32		2172388	0					
ANR	2174847	ArgumentList	tmp		2172388	1					
ANR	2174848	Argument	tmp		2172388	0					
ANR	2174849	Identifier	tmp		2172388	0					
ANR	2174850	Argument	tmp		2172388	1					
ANR	2174851	Identifier	tmp		2172388	0					
ANR	2174852	Argument	tmp2		2172388	2					
ANR	2174853	Identifier	tmp2		2172388	0					
ANR	2174854	IfStatement	if ( logic_cc )		2172388	2					
ANR	2174855	Condition	logic_cc	895:16:15943:15950	2172388	0	True				
ANR	2174856	Identifier	logic_cc		2172388	0					
ANR	2174857	CompoundStatement		893:26:15891:15891	2172388	1					
ANR	2174858	ExpressionStatement	gen_logic_CC ( tmp )	897:16:15972:15989	2172388	0	True				
ANR	2174859	CallExpression	gen_logic_CC ( tmp )		2172388	0					
ANR	2174860	Callee	gen_logic_CC		2172388	0					
ANR	2174861	Identifier	gen_logic_CC		2172388	0					
ANR	2174862	ArgumentList	tmp		2172388	1					
ANR	2174863	Argument	tmp		2172388	0					
ANR	2174864	Identifier	tmp		2172388	0					
ANR	2174865	ExpressionStatement	"store_reg_bx ( env , s , rd , tmp )"	901:12:16019:16048	2172388	3	True				
ANR	2174866	CallExpression	"store_reg_bx ( env , s , rd , tmp )"		2172388	0					
ANR	2174867	Callee	store_reg_bx		2172388	0					
ANR	2174868	Identifier	store_reg_bx		2172388	0					
ANR	2174869	ArgumentList	env		2172388	1					
ANR	2174870	Argument	env		2172388	0					
ANR	2174871	Identifier	env		2172388	0					
ANR	2174872	Argument	s		2172388	1					
ANR	2174873	Identifier	s		2172388	0					
ANR	2174874	Argument	rd		2172388	2					
ANR	2174875	Identifier	rd		2172388	0					
ANR	2174876	Argument	tmp		2172388	3					
ANR	2174877	Identifier	tmp		2172388	0					
ANR	2174878	BreakStatement	break ;	903:12:16063:16068	2172388	4	True				
ANR	2174879	Label	case 0x01 :	905:8:16079:16088	2172388	5	True				
ANR	2174880	ExpressionStatement	"tcg_gen_xor_i32 ( tmp , tmp , tmp2 )"	907:12:16103:16134	2172388	6	True				
ANR	2174881	CallExpression	"tcg_gen_xor_i32 ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2174882	Callee	tcg_gen_xor_i32		2172388	0					
ANR	2174883	Identifier	tcg_gen_xor_i32		2172388	0					
ANR	2174884	ArgumentList	tmp		2172388	1					
ANR	2174885	Argument	tmp		2172388	0					
ANR	2174886	Identifier	tmp		2172388	0					
ANR	2174887	Argument	tmp		2172388	1					
ANR	2174888	Identifier	tmp		2172388	0					
ANR	2174889	Argument	tmp2		2172388	2					
ANR	2174890	Identifier	tmp2		2172388	0					
ANR	2174891	IfStatement	if ( logic_cc )		2172388	7					
ANR	2174892	Condition	logic_cc	909:16:16153:16160	2172388	0	True				
ANR	2174893	Identifier	logic_cc		2172388	0					
ANR	2174894	CompoundStatement		907:26:16101:16101	2172388	1					
ANR	2174895	ExpressionStatement	gen_logic_CC ( tmp )	911:16:16182:16199	2172388	0	True				
ANR	2174896	CallExpression	gen_logic_CC ( tmp )		2172388	0					
ANR	2174897	Callee	gen_logic_CC		2172388	0					
ANR	2174898	Identifier	gen_logic_CC		2172388	0					
ANR	2174899	ArgumentList	tmp		2172388	1					
ANR	2174900	Argument	tmp		2172388	0					
ANR	2174901	Identifier	tmp		2172388	0					
ANR	2174902	ExpressionStatement	"store_reg_bx ( env , s , rd , tmp )"	915:12:16229:16258	2172388	8	True				
ANR	2174903	CallExpression	"store_reg_bx ( env , s , rd , tmp )"		2172388	0					
ANR	2174904	Callee	store_reg_bx		2172388	0					
ANR	2174905	Identifier	store_reg_bx		2172388	0					
ANR	2174906	ArgumentList	env		2172388	1					
ANR	2174907	Argument	env		2172388	0					
ANR	2174908	Identifier	env		2172388	0					
ANR	2174909	Argument	s		2172388	1					
ANR	2174910	Identifier	s		2172388	0					
ANR	2174911	Argument	rd		2172388	2					
ANR	2174912	Identifier	rd		2172388	0					
ANR	2174913	Argument	tmp		2172388	3					
ANR	2174914	Identifier	tmp		2172388	0					
ANR	2174915	BreakStatement	break ;	917:12:16273:16278	2172388	9	True				
ANR	2174916	Label	case 0x02 :	919:8:16289:16298	2172388	10	True				
ANR	2174917	IfStatement	if ( set_cc && rd == 15 )		2172388	11					
ANR	2174918	Condition	set_cc && rd == 15	921:16:16317:16334	2172388	0	True				
ANR	2174919	AndExpression	set_cc && rd == 15		2172388	0		&&			
ANR	2174920	Identifier	set_cc		2172388	0					
ANR	2174921	EqualityExpression	rd == 15		2172388	1		==			
ANR	2174922	Identifier	rd		2172388	0					
ANR	2174923	PrimaryExpression	15		2172388	1					
ANR	2174924	CompoundStatement		919:36:16275:16275	2172388	1					
ANR	2174925	IfStatement	if ( IS_USER ( s ) )		2172388	0					
ANR	2174926	Condition	IS_USER ( s )	925:20:16428:16437	2172388	0	True				
ANR	2174927	CallExpression	IS_USER ( s )		2172388	0					
ANR	2174928	Callee	IS_USER		2172388	0					
ANR	2174929	Identifier	IS_USER		2172388	0					
ANR	2174930	ArgumentList	s		2172388	1					
ANR	2174931	Argument	s		2172388	0					
ANR	2174932	Identifier	s		2172388	0					
ANR	2174933	CompoundStatement		923:32:16378:16378	2172388	1					
ANR	2174934	GotoStatement	goto illegal_op ;	927:20:16463:16478	2172388	0	True				
ANR	2174935	Identifier	illegal_op		2172388	0					
ANR	2174936	ExpressionStatement	"gen_helper_sub_cc ( tmp , tmp , tmp2 )"	931:16:16516:16549	2172388	1	True				
ANR	2174937	CallExpression	"gen_helper_sub_cc ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2174938	Callee	gen_helper_sub_cc		2172388	0					
ANR	2174939	Identifier	gen_helper_sub_cc		2172388	0					
ANR	2174940	ArgumentList	tmp		2172388	1					
ANR	2174941	Argument	tmp		2172388	0					
ANR	2174942	Identifier	tmp		2172388	0					
ANR	2174943	Argument	tmp		2172388	1					
ANR	2174944	Identifier	tmp		2172388	0					
ANR	2174945	Argument	tmp2		2172388	2					
ANR	2174946	Identifier	tmp2		2172388	0					
ANR	2174947	ExpressionStatement	"gen_exception_return ( s , tmp )"	933:16:16568:16596	2172388	2	True				
ANR	2174948	CallExpression	"gen_exception_return ( s , tmp )"		2172388	0					
ANR	2174949	Callee	gen_exception_return		2172388	0					
ANR	2174950	Identifier	gen_exception_return		2172388	0					
ANR	2174951	ArgumentList	s		2172388	1					
ANR	2174952	Argument	s		2172388	0					
ANR	2174953	Identifier	s		2172388	0					
ANR	2174954	Argument	tmp		2172388	1					
ANR	2174955	Identifier	tmp		2172388	0					
ANR	2174956	ElseStatement	else		2172388	0					
ANR	2174957	CompoundStatement		933:19:16556:16556	2172388	0					
ANR	2174958	IfStatement	if ( set_cc )		2172388	0					
ANR	2174959	Condition	set_cc	937:20:16641:16646	2172388	0	True				
ANR	2174960	Identifier	set_cc		2172388	0					
ANR	2174961	CompoundStatement		935:28:16587:16587	2172388	1					
ANR	2174962	ExpressionStatement	"gen_helper_sub_cc ( tmp , tmp , tmp2 )"	939:20:16672:16705	2172388	0	True				
ANR	2174963	CallExpression	"gen_helper_sub_cc ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2174964	Callee	gen_helper_sub_cc		2172388	0					
ANR	2174965	Identifier	gen_helper_sub_cc		2172388	0					
ANR	2174966	ArgumentList	tmp		2172388	1					
ANR	2174967	Argument	tmp		2172388	0					
ANR	2174968	Identifier	tmp		2172388	0					
ANR	2174969	Argument	tmp		2172388	1					
ANR	2174970	Identifier	tmp		2172388	0					
ANR	2174971	Argument	tmp2		2172388	2					
ANR	2174972	Identifier	tmp2		2172388	0					
ANR	2174973	ElseStatement	else		2172388	0					
ANR	2174974	CompoundStatement		939:23:16669:16669	2172388	0					
ANR	2174975	ExpressionStatement	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"	943:20:16754:16785	2172388	0	True				
ANR	2174976	CallExpression	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2174977	Callee	tcg_gen_sub_i32		2172388	0					
ANR	2174978	Identifier	tcg_gen_sub_i32		2172388	0					
ANR	2174979	ArgumentList	tmp		2172388	1					
ANR	2174980	Argument	tmp		2172388	0					
ANR	2174981	Identifier	tmp		2172388	0					
ANR	2174982	Argument	tmp		2172388	1					
ANR	2174983	Identifier	tmp		2172388	0					
ANR	2174984	Argument	tmp2		2172388	2					
ANR	2174985	Identifier	tmp2		2172388	0					
ANR	2174986	ExpressionStatement	"store_reg_bx ( env , s , rd , tmp )"	947:16:16823:16852	2172388	1	True				
ANR	2174987	CallExpression	"store_reg_bx ( env , s , rd , tmp )"		2172388	0					
ANR	2174988	Callee	store_reg_bx		2172388	0					
ANR	2174989	Identifier	store_reg_bx		2172388	0					
ANR	2174990	ArgumentList	env		2172388	1					
ANR	2174991	Argument	env		2172388	0					
ANR	2174992	Identifier	env		2172388	0					
ANR	2174993	Argument	s		2172388	1					
ANR	2174994	Identifier	s		2172388	0					
ANR	2174995	Argument	rd		2172388	2					
ANR	2174996	Identifier	rd		2172388	0					
ANR	2174997	Argument	tmp		2172388	3					
ANR	2174998	Identifier	tmp		2172388	0					
ANR	2174999	BreakStatement	break ;	951:12:16882:16887	2172388	12	True				
ANR	2175000	Label	case 0x03 :	953:8:16898:16907	2172388	13	True				
ANR	2175001	IfStatement	if ( set_cc )		2172388	14					
ANR	2175002	Condition	set_cc	955:16:16926:16931	2172388	0	True				
ANR	2175003	Identifier	set_cc		2172388	0					
ANR	2175004	CompoundStatement		953:24:16872:16872	2172388	1					
ANR	2175005	ExpressionStatement	"gen_helper_sub_cc ( tmp , tmp2 , tmp )"	957:16:16953:16986	2172388	0	True				
ANR	2175006	CallExpression	"gen_helper_sub_cc ( tmp , tmp2 , tmp )"		2172388	0					
ANR	2175007	Callee	gen_helper_sub_cc		2172388	0					
ANR	2175008	Identifier	gen_helper_sub_cc		2172388	0					
ANR	2175009	ArgumentList	tmp		2172388	1					
ANR	2175010	Argument	tmp		2172388	0					
ANR	2175011	Identifier	tmp		2172388	0					
ANR	2175012	Argument	tmp2		2172388	1					
ANR	2175013	Identifier	tmp2		2172388	0					
ANR	2175014	Argument	tmp		2172388	2					
ANR	2175015	Identifier	tmp		2172388	0					
ANR	2175016	ElseStatement	else		2172388	0					
ANR	2175017	CompoundStatement		957:19:16946:16946	2172388	0					
ANR	2175018	ExpressionStatement	"tcg_gen_sub_i32 ( tmp , tmp2 , tmp )"	961:16:17027:17058	2172388	0	True				
ANR	2175019	CallExpression	"tcg_gen_sub_i32 ( tmp , tmp2 , tmp )"		2172388	0					
ANR	2175020	Callee	tcg_gen_sub_i32		2172388	0					
ANR	2175021	Identifier	tcg_gen_sub_i32		2172388	0					
ANR	2175022	ArgumentList	tmp		2172388	1					
ANR	2175023	Argument	tmp		2172388	0					
ANR	2175024	Identifier	tmp		2172388	0					
ANR	2175025	Argument	tmp2		2172388	1					
ANR	2175026	Identifier	tmp2		2172388	0					
ANR	2175027	Argument	tmp		2172388	2					
ANR	2175028	Identifier	tmp		2172388	0					
ANR	2175029	ExpressionStatement	"store_reg_bx ( env , s , rd , tmp )"	965:12:17088:17117	2172388	15	True				
ANR	2175030	CallExpression	"store_reg_bx ( env , s , rd , tmp )"		2172388	0					
ANR	2175031	Callee	store_reg_bx		2172388	0					
ANR	2175032	Identifier	store_reg_bx		2172388	0					
ANR	2175033	ArgumentList	env		2172388	1					
ANR	2175034	Argument	env		2172388	0					
ANR	2175035	Identifier	env		2172388	0					
ANR	2175036	Argument	s		2172388	1					
ANR	2175037	Identifier	s		2172388	0					
ANR	2175038	Argument	rd		2172388	2					
ANR	2175039	Identifier	rd		2172388	0					
ANR	2175040	Argument	tmp		2172388	3					
ANR	2175041	Identifier	tmp		2172388	0					
ANR	2175042	BreakStatement	break ;	967:12:17132:17137	2172388	16	True				
ANR	2175043	Label	case 0x04 :	969:8:17148:17157	2172388	17	True				
ANR	2175044	IfStatement	if ( set_cc )		2172388	18					
ANR	2175045	Condition	set_cc	971:16:17176:17181	2172388	0	True				
ANR	2175046	Identifier	set_cc		2172388	0					
ANR	2175047	CompoundStatement		969:24:17122:17122	2172388	1					
ANR	2175048	ExpressionStatement	"gen_helper_add_cc ( tmp , tmp , tmp2 )"	973:16:17203:17236	2172388	0	True				
ANR	2175049	CallExpression	"gen_helper_add_cc ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2175050	Callee	gen_helper_add_cc		2172388	0					
ANR	2175051	Identifier	gen_helper_add_cc		2172388	0					
ANR	2175052	ArgumentList	tmp		2172388	1					
ANR	2175053	Argument	tmp		2172388	0					
ANR	2175054	Identifier	tmp		2172388	0					
ANR	2175055	Argument	tmp		2172388	1					
ANR	2175056	Identifier	tmp		2172388	0					
ANR	2175057	Argument	tmp2		2172388	2					
ANR	2175058	Identifier	tmp2		2172388	0					
ANR	2175059	ElseStatement	else		2172388	0					
ANR	2175060	CompoundStatement		973:19:17196:17196	2172388	0					
ANR	2175061	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	977:16:17277:17308	2172388	0	True				
ANR	2175062	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2175063	Callee	tcg_gen_add_i32		2172388	0					
ANR	2175064	Identifier	tcg_gen_add_i32		2172388	0					
ANR	2175065	ArgumentList	tmp		2172388	1					
ANR	2175066	Argument	tmp		2172388	0					
ANR	2175067	Identifier	tmp		2172388	0					
ANR	2175068	Argument	tmp		2172388	1					
ANR	2175069	Identifier	tmp		2172388	0					
ANR	2175070	Argument	tmp2		2172388	2					
ANR	2175071	Identifier	tmp2		2172388	0					
ANR	2175072	ExpressionStatement	"store_reg_bx ( env , s , rd , tmp )"	981:12:17338:17367	2172388	19	True				
ANR	2175073	CallExpression	"store_reg_bx ( env , s , rd , tmp )"		2172388	0					
ANR	2175074	Callee	store_reg_bx		2172388	0					
ANR	2175075	Identifier	store_reg_bx		2172388	0					
ANR	2175076	ArgumentList	env		2172388	1					
ANR	2175077	Argument	env		2172388	0					
ANR	2175078	Identifier	env		2172388	0					
ANR	2175079	Argument	s		2172388	1					
ANR	2175080	Identifier	s		2172388	0					
ANR	2175081	Argument	rd		2172388	2					
ANR	2175082	Identifier	rd		2172388	0					
ANR	2175083	Argument	tmp		2172388	3					
ANR	2175084	Identifier	tmp		2172388	0					
ANR	2175085	BreakStatement	break ;	983:12:17382:17387	2172388	20	True				
ANR	2175086	Label	case 0x05 :	985:8:17398:17407	2172388	21	True				
ANR	2175087	IfStatement	if ( set_cc )		2172388	22					
ANR	2175088	Condition	set_cc	987:16:17426:17431	2172388	0	True				
ANR	2175089	Identifier	set_cc		2172388	0					
ANR	2175090	CompoundStatement		985:24:17372:17372	2172388	1					
ANR	2175091	ExpressionStatement	"gen_helper_adc_cc ( tmp , tmp , tmp2 )"	989:16:17453:17486	2172388	0	True				
ANR	2175092	CallExpression	"gen_helper_adc_cc ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2175093	Callee	gen_helper_adc_cc		2172388	0					
ANR	2175094	Identifier	gen_helper_adc_cc		2172388	0					
ANR	2175095	ArgumentList	tmp		2172388	1					
ANR	2175096	Argument	tmp		2172388	0					
ANR	2175097	Identifier	tmp		2172388	0					
ANR	2175098	Argument	tmp		2172388	1					
ANR	2175099	Identifier	tmp		2172388	0					
ANR	2175100	Argument	tmp2		2172388	2					
ANR	2175101	Identifier	tmp2		2172388	0					
ANR	2175102	ElseStatement	else		2172388	0					
ANR	2175103	CompoundStatement		989:19:17446:17446	2172388	0					
ANR	2175104	ExpressionStatement	"gen_add_carry ( tmp , tmp , tmp2 )"	993:16:17527:17556	2172388	0	True				
ANR	2175105	CallExpression	"gen_add_carry ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2175106	Callee	gen_add_carry		2172388	0					
ANR	2175107	Identifier	gen_add_carry		2172388	0					
ANR	2175108	ArgumentList	tmp		2172388	1					
ANR	2175109	Argument	tmp		2172388	0					
ANR	2175110	Identifier	tmp		2172388	0					
ANR	2175111	Argument	tmp		2172388	1					
ANR	2175112	Identifier	tmp		2172388	0					
ANR	2175113	Argument	tmp2		2172388	2					
ANR	2175114	Identifier	tmp2		2172388	0					
ANR	2175115	ExpressionStatement	"store_reg_bx ( env , s , rd , tmp )"	997:12:17586:17615	2172388	23	True				
ANR	2175116	CallExpression	"store_reg_bx ( env , s , rd , tmp )"		2172388	0					
ANR	2175117	Callee	store_reg_bx		2172388	0					
ANR	2175118	Identifier	store_reg_bx		2172388	0					
ANR	2175119	ArgumentList	env		2172388	1					
ANR	2175120	Argument	env		2172388	0					
ANR	2175121	Identifier	env		2172388	0					
ANR	2175122	Argument	s		2172388	1					
ANR	2175123	Identifier	s		2172388	0					
ANR	2175124	Argument	rd		2172388	2					
ANR	2175125	Identifier	rd		2172388	0					
ANR	2175126	Argument	tmp		2172388	3					
ANR	2175127	Identifier	tmp		2172388	0					
ANR	2175128	BreakStatement	break ;	999:12:17630:17635	2172388	24	True				
ANR	2175129	Label	case 0x06 :	1001:8:17646:17655	2172388	25	True				
ANR	2175130	IfStatement	if ( set_cc )		2172388	26					
ANR	2175131	Condition	set_cc	1003:16:17674:17679	2172388	0	True				
ANR	2175132	Identifier	set_cc		2172388	0					
ANR	2175133	CompoundStatement		1001:24:17620:17620	2172388	1					
ANR	2175134	ExpressionStatement	"gen_helper_sbc_cc ( tmp , tmp , tmp2 )"	1005:16:17701:17734	2172388	0	True				
ANR	2175135	CallExpression	"gen_helper_sbc_cc ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2175136	Callee	gen_helper_sbc_cc		2172388	0					
ANR	2175137	Identifier	gen_helper_sbc_cc		2172388	0					
ANR	2175138	ArgumentList	tmp		2172388	1					
ANR	2175139	Argument	tmp		2172388	0					
ANR	2175140	Identifier	tmp		2172388	0					
ANR	2175141	Argument	tmp		2172388	1					
ANR	2175142	Identifier	tmp		2172388	0					
ANR	2175143	Argument	tmp2		2172388	2					
ANR	2175144	Identifier	tmp2		2172388	0					
ANR	2175145	ElseStatement	else		2172388	0					
ANR	2175146	CompoundStatement		1005:19:17694:17694	2172388	0					
ANR	2175147	ExpressionStatement	"gen_sub_carry ( tmp , tmp , tmp2 )"	1009:16:17775:17804	2172388	0	True				
ANR	2175148	CallExpression	"gen_sub_carry ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2175149	Callee	gen_sub_carry		2172388	0					
ANR	2175150	Identifier	gen_sub_carry		2172388	0					
ANR	2175151	ArgumentList	tmp		2172388	1					
ANR	2175152	Argument	tmp		2172388	0					
ANR	2175153	Identifier	tmp		2172388	0					
ANR	2175154	Argument	tmp		2172388	1					
ANR	2175155	Identifier	tmp		2172388	0					
ANR	2175156	Argument	tmp2		2172388	2					
ANR	2175157	Identifier	tmp2		2172388	0					
ANR	2175158	ExpressionStatement	"store_reg_bx ( env , s , rd , tmp )"	1013:12:17834:17863	2172388	27	True				
ANR	2175159	CallExpression	"store_reg_bx ( env , s , rd , tmp )"		2172388	0					
ANR	2175160	Callee	store_reg_bx		2172388	0					
ANR	2175161	Identifier	store_reg_bx		2172388	0					
ANR	2175162	ArgumentList	env		2172388	1					
ANR	2175163	Argument	env		2172388	0					
ANR	2175164	Identifier	env		2172388	0					
ANR	2175165	Argument	s		2172388	1					
ANR	2175166	Identifier	s		2172388	0					
ANR	2175167	Argument	rd		2172388	2					
ANR	2175168	Identifier	rd		2172388	0					
ANR	2175169	Argument	tmp		2172388	3					
ANR	2175170	Identifier	tmp		2172388	0					
ANR	2175171	BreakStatement	break ;	1015:12:17878:17883	2172388	28	True				
ANR	2175172	Label	case 0x07 :	1017:8:17894:17903	2172388	29	True				
ANR	2175173	IfStatement	if ( set_cc )		2172388	30					
ANR	2175174	Condition	set_cc	1019:16:17922:17927	2172388	0	True				
ANR	2175175	Identifier	set_cc		2172388	0					
ANR	2175176	CompoundStatement		1017:24:17868:17868	2172388	1					
ANR	2175177	ExpressionStatement	"gen_helper_sbc_cc ( tmp , tmp2 , tmp )"	1021:16:17949:17982	2172388	0	True				
ANR	2175178	CallExpression	"gen_helper_sbc_cc ( tmp , tmp2 , tmp )"		2172388	0					
ANR	2175179	Callee	gen_helper_sbc_cc		2172388	0					
ANR	2175180	Identifier	gen_helper_sbc_cc		2172388	0					
ANR	2175181	ArgumentList	tmp		2172388	1					
ANR	2175182	Argument	tmp		2172388	0					
ANR	2175183	Identifier	tmp		2172388	0					
ANR	2175184	Argument	tmp2		2172388	1					
ANR	2175185	Identifier	tmp2		2172388	0					
ANR	2175186	Argument	tmp		2172388	2					
ANR	2175187	Identifier	tmp		2172388	0					
ANR	2175188	ElseStatement	else		2172388	0					
ANR	2175189	CompoundStatement		1021:19:17942:17942	2172388	0					
ANR	2175190	ExpressionStatement	"gen_sub_carry ( tmp , tmp2 , tmp )"	1025:16:18023:18052	2172388	0	True				
ANR	2175191	CallExpression	"gen_sub_carry ( tmp , tmp2 , tmp )"		2172388	0					
ANR	2175192	Callee	gen_sub_carry		2172388	0					
ANR	2175193	Identifier	gen_sub_carry		2172388	0					
ANR	2175194	ArgumentList	tmp		2172388	1					
ANR	2175195	Argument	tmp		2172388	0					
ANR	2175196	Identifier	tmp		2172388	0					
ANR	2175197	Argument	tmp2		2172388	1					
ANR	2175198	Identifier	tmp2		2172388	0					
ANR	2175199	Argument	tmp		2172388	2					
ANR	2175200	Identifier	tmp		2172388	0					
ANR	2175201	ExpressionStatement	"store_reg_bx ( env , s , rd , tmp )"	1029:12:18082:18111	2172388	31	True				
ANR	2175202	CallExpression	"store_reg_bx ( env , s , rd , tmp )"		2172388	0					
ANR	2175203	Callee	store_reg_bx		2172388	0					
ANR	2175204	Identifier	store_reg_bx		2172388	0					
ANR	2175205	ArgumentList	env		2172388	1					
ANR	2175206	Argument	env		2172388	0					
ANR	2175207	Identifier	env		2172388	0					
ANR	2175208	Argument	s		2172388	1					
ANR	2175209	Identifier	s		2172388	0					
ANR	2175210	Argument	rd		2172388	2					
ANR	2175211	Identifier	rd		2172388	0					
ANR	2175212	Argument	tmp		2172388	3					
ANR	2175213	Identifier	tmp		2172388	0					
ANR	2175214	BreakStatement	break ;	1031:12:18126:18131	2172388	32	True				
ANR	2175215	Label	case 0x08 :	1033:8:18142:18151	2172388	33	True				
ANR	2175216	IfStatement	if ( set_cc )		2172388	34					
ANR	2175217	Condition	set_cc	1035:16:18170:18175	2172388	0	True				
ANR	2175218	Identifier	set_cc		2172388	0					
ANR	2175219	CompoundStatement		1033:24:18116:18116	2172388	1					
ANR	2175220	ExpressionStatement	"tcg_gen_and_i32 ( tmp , tmp , tmp2 )"	1037:16:18197:18228	2172388	0	True				
ANR	2175221	CallExpression	"tcg_gen_and_i32 ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2175222	Callee	tcg_gen_and_i32		2172388	0					
ANR	2175223	Identifier	tcg_gen_and_i32		2172388	0					
ANR	2175224	ArgumentList	tmp		2172388	1					
ANR	2175225	Argument	tmp		2172388	0					
ANR	2175226	Identifier	tmp		2172388	0					
ANR	2175227	Argument	tmp		2172388	1					
ANR	2175228	Identifier	tmp		2172388	0					
ANR	2175229	Argument	tmp2		2172388	2					
ANR	2175230	Identifier	tmp2		2172388	0					
ANR	2175231	ExpressionStatement	gen_logic_CC ( tmp )	1039:16:18247:18264	2172388	1	True				
ANR	2175232	CallExpression	gen_logic_CC ( tmp )		2172388	0					
ANR	2175233	Callee	gen_logic_CC		2172388	0					
ANR	2175234	Identifier	gen_logic_CC		2172388	0					
ANR	2175235	ArgumentList	tmp		2172388	1					
ANR	2175236	Argument	tmp		2172388	0					
ANR	2175237	Identifier	tmp		2172388	0					
ANR	2175238	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1043:12:18294:18316	2172388	35	True				
ANR	2175239	CallExpression	tcg_temp_free_i32 ( tmp )		2172388	0					
ANR	2175240	Callee	tcg_temp_free_i32		2172388	0					
ANR	2175241	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2175242	ArgumentList	tmp		2172388	1					
ANR	2175243	Argument	tmp		2172388	0					
ANR	2175244	Identifier	tmp		2172388	0					
ANR	2175245	BreakStatement	break ;	1045:12:18331:18336	2172388	36	True				
ANR	2175246	Label	case 0x09 :	1047:8:18347:18356	2172388	37	True				
ANR	2175247	IfStatement	if ( set_cc )		2172388	38					
ANR	2175248	Condition	set_cc	1049:16:18375:18380	2172388	0	True				
ANR	2175249	Identifier	set_cc		2172388	0					
ANR	2175250	CompoundStatement		1047:24:18321:18321	2172388	1					
ANR	2175251	ExpressionStatement	"tcg_gen_xor_i32 ( tmp , tmp , tmp2 )"	1051:16:18402:18433	2172388	0	True				
ANR	2175252	CallExpression	"tcg_gen_xor_i32 ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2175253	Callee	tcg_gen_xor_i32		2172388	0					
ANR	2175254	Identifier	tcg_gen_xor_i32		2172388	0					
ANR	2175255	ArgumentList	tmp		2172388	1					
ANR	2175256	Argument	tmp		2172388	0					
ANR	2175257	Identifier	tmp		2172388	0					
ANR	2175258	Argument	tmp		2172388	1					
ANR	2175259	Identifier	tmp		2172388	0					
ANR	2175260	Argument	tmp2		2172388	2					
ANR	2175261	Identifier	tmp2		2172388	0					
ANR	2175262	ExpressionStatement	gen_logic_CC ( tmp )	1053:16:18452:18469	2172388	1	True				
ANR	2175263	CallExpression	gen_logic_CC ( tmp )		2172388	0					
ANR	2175264	Callee	gen_logic_CC		2172388	0					
ANR	2175265	Identifier	gen_logic_CC		2172388	0					
ANR	2175266	ArgumentList	tmp		2172388	1					
ANR	2175267	Argument	tmp		2172388	0					
ANR	2175268	Identifier	tmp		2172388	0					
ANR	2175269	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1057:12:18499:18521	2172388	39	True				
ANR	2175270	CallExpression	tcg_temp_free_i32 ( tmp )		2172388	0					
ANR	2175271	Callee	tcg_temp_free_i32		2172388	0					
ANR	2175272	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2175273	ArgumentList	tmp		2172388	1					
ANR	2175274	Argument	tmp		2172388	0					
ANR	2175275	Identifier	tmp		2172388	0					
ANR	2175276	BreakStatement	break ;	1059:12:18536:18541	2172388	40	True				
ANR	2175277	Label	case 0x0a :	1061:8:18552:18561	2172388	41	True				
ANR	2175278	IfStatement	if ( set_cc )		2172388	42					
ANR	2175279	Condition	set_cc	1063:16:18580:18585	2172388	0	True				
ANR	2175280	Identifier	set_cc		2172388	0					
ANR	2175281	CompoundStatement		1061:24:18526:18526	2172388	1					
ANR	2175282	ExpressionStatement	"gen_helper_sub_cc ( tmp , tmp , tmp2 )"	1065:16:18607:18640	2172388	0	True				
ANR	2175283	CallExpression	"gen_helper_sub_cc ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2175284	Callee	gen_helper_sub_cc		2172388	0					
ANR	2175285	Identifier	gen_helper_sub_cc		2172388	0					
ANR	2175286	ArgumentList	tmp		2172388	1					
ANR	2175287	Argument	tmp		2172388	0					
ANR	2175288	Identifier	tmp		2172388	0					
ANR	2175289	Argument	tmp		2172388	1					
ANR	2175290	Identifier	tmp		2172388	0					
ANR	2175291	Argument	tmp2		2172388	2					
ANR	2175292	Identifier	tmp2		2172388	0					
ANR	2175293	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1069:12:18670:18692	2172388	43	True				
ANR	2175294	CallExpression	tcg_temp_free_i32 ( tmp )		2172388	0					
ANR	2175295	Callee	tcg_temp_free_i32		2172388	0					
ANR	2175296	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2175297	ArgumentList	tmp		2172388	1					
ANR	2175298	Argument	tmp		2172388	0					
ANR	2175299	Identifier	tmp		2172388	0					
ANR	2175300	BreakStatement	break ;	1071:12:18707:18712	2172388	44	True				
ANR	2175301	Label	case 0x0b :	1073:8:18723:18732	2172388	45	True				
ANR	2175302	IfStatement	if ( set_cc )		2172388	46					
ANR	2175303	Condition	set_cc	1075:16:18751:18756	2172388	0	True				
ANR	2175304	Identifier	set_cc		2172388	0					
ANR	2175305	CompoundStatement		1073:24:18697:18697	2172388	1					
ANR	2175306	ExpressionStatement	"gen_helper_add_cc ( tmp , tmp , tmp2 )"	1077:16:18778:18811	2172388	0	True				
ANR	2175307	CallExpression	"gen_helper_add_cc ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2175308	Callee	gen_helper_add_cc		2172388	0					
ANR	2175309	Identifier	gen_helper_add_cc		2172388	0					
ANR	2175310	ArgumentList	tmp		2172388	1					
ANR	2175311	Argument	tmp		2172388	0					
ANR	2175312	Identifier	tmp		2172388	0					
ANR	2175313	Argument	tmp		2172388	1					
ANR	2175314	Identifier	tmp		2172388	0					
ANR	2175315	Argument	tmp2		2172388	2					
ANR	2175316	Identifier	tmp2		2172388	0					
ANR	2175317	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1081:12:18841:18863	2172388	47	True				
ANR	2175318	CallExpression	tcg_temp_free_i32 ( tmp )		2172388	0					
ANR	2175319	Callee	tcg_temp_free_i32		2172388	0					
ANR	2175320	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2175321	ArgumentList	tmp		2172388	1					
ANR	2175322	Argument	tmp		2172388	0					
ANR	2175323	Identifier	tmp		2172388	0					
ANR	2175324	BreakStatement	break ;	1083:12:18878:18883	2172388	48	True				
ANR	2175325	Label	case 0x0c :	1085:8:18894:18903	2172388	49	True				
ANR	2175326	ExpressionStatement	"tcg_gen_or_i32 ( tmp , tmp , tmp2 )"	1087:12:18918:18948	2172388	50	True				
ANR	2175327	CallExpression	"tcg_gen_or_i32 ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2175328	Callee	tcg_gen_or_i32		2172388	0					
ANR	2175329	Identifier	tcg_gen_or_i32		2172388	0					
ANR	2175330	ArgumentList	tmp		2172388	1					
ANR	2175331	Argument	tmp		2172388	0					
ANR	2175332	Identifier	tmp		2172388	0					
ANR	2175333	Argument	tmp		2172388	1					
ANR	2175334	Identifier	tmp		2172388	0					
ANR	2175335	Argument	tmp2		2172388	2					
ANR	2175336	Identifier	tmp2		2172388	0					
ANR	2175337	IfStatement	if ( logic_cc )		2172388	51					
ANR	2175338	Condition	logic_cc	1089:16:18967:18974	2172388	0	True				
ANR	2175339	Identifier	logic_cc		2172388	0					
ANR	2175340	CompoundStatement		1087:26:18915:18915	2172388	1					
ANR	2175341	ExpressionStatement	gen_logic_CC ( tmp )	1091:16:18996:19013	2172388	0	True				
ANR	2175342	CallExpression	gen_logic_CC ( tmp )		2172388	0					
ANR	2175343	Callee	gen_logic_CC		2172388	0					
ANR	2175344	Identifier	gen_logic_CC		2172388	0					
ANR	2175345	ArgumentList	tmp		2172388	1					
ANR	2175346	Argument	tmp		2172388	0					
ANR	2175347	Identifier	tmp		2172388	0					
ANR	2175348	ExpressionStatement	"store_reg_bx ( env , s , rd , tmp )"	1095:12:19043:19072	2172388	52	True				
ANR	2175349	CallExpression	"store_reg_bx ( env , s , rd , tmp )"		2172388	0					
ANR	2175350	Callee	store_reg_bx		2172388	0					
ANR	2175351	Identifier	store_reg_bx		2172388	0					
ANR	2175352	ArgumentList	env		2172388	1					
ANR	2175353	Argument	env		2172388	0					
ANR	2175354	Identifier	env		2172388	0					
ANR	2175355	Argument	s		2172388	1					
ANR	2175356	Identifier	s		2172388	0					
ANR	2175357	Argument	rd		2172388	2					
ANR	2175358	Identifier	rd		2172388	0					
ANR	2175359	Argument	tmp		2172388	3					
ANR	2175360	Identifier	tmp		2172388	0					
ANR	2175361	BreakStatement	break ;	1097:12:19087:19092	2172388	53	True				
ANR	2175362	Label	case 0x0d :	1099:8:19103:19112	2172388	54	True				
ANR	2175363	IfStatement	if ( logic_cc && rd == 15 )		2172388	55					
ANR	2175364	Condition	logic_cc && rd == 15	1101:16:19131:19150	2172388	0	True				
ANR	2175365	AndExpression	logic_cc && rd == 15		2172388	0		&&			
ANR	2175366	Identifier	logic_cc		2172388	0					
ANR	2175367	EqualityExpression	rd == 15		2172388	1		==			
ANR	2175368	Identifier	rd		2172388	0					
ANR	2175369	PrimaryExpression	15		2172388	1					
ANR	2175370	CompoundStatement		1099:38:19091:19091	2172388	1					
ANR	2175371	IfStatement	if ( IS_USER ( s ) )		2172388	0					
ANR	2175372	Condition	IS_USER ( s )	1105:20:19244:19253	2172388	0	True				
ANR	2175373	CallExpression	IS_USER ( s )		2172388	0					
ANR	2175374	Callee	IS_USER		2172388	0					
ANR	2175375	Identifier	IS_USER		2172388	0					
ANR	2175376	ArgumentList	s		2172388	1					
ANR	2175377	Argument	s		2172388	0					
ANR	2175378	Identifier	s		2172388	0					
ANR	2175379	CompoundStatement		1103:32:19194:19194	2172388	1					
ANR	2175380	GotoStatement	goto illegal_op ;	1107:20:19279:19294	2172388	0	True				
ANR	2175381	Identifier	illegal_op		2172388	0					
ANR	2175382	ExpressionStatement	"gen_exception_return ( s , tmp2 )"	1111:16:19332:19361	2172388	1	True				
ANR	2175383	CallExpression	"gen_exception_return ( s , tmp2 )"		2172388	0					
ANR	2175384	Callee	gen_exception_return		2172388	0					
ANR	2175385	Identifier	gen_exception_return		2172388	0					
ANR	2175386	ArgumentList	s		2172388	1					
ANR	2175387	Argument	s		2172388	0					
ANR	2175388	Identifier	s		2172388	0					
ANR	2175389	Argument	tmp2		2172388	1					
ANR	2175390	Identifier	tmp2		2172388	0					
ANR	2175391	ElseStatement	else		2172388	0					
ANR	2175392	CompoundStatement		1111:19:19321:19321	2172388	0					
ANR	2175393	IfStatement	if ( logic_cc )		2172388	0					
ANR	2175394	Condition	logic_cc	1115:20:19406:19413	2172388	0	True				
ANR	2175395	Identifier	logic_cc		2172388	0					
ANR	2175396	CompoundStatement		1113:30:19354:19354	2172388	1					
ANR	2175397	ExpressionStatement	gen_logic_CC ( tmp2 )	1117:20:19439:19457	2172388	0	True				
ANR	2175398	CallExpression	gen_logic_CC ( tmp2 )		2172388	0					
ANR	2175399	Callee	gen_logic_CC		2172388	0					
ANR	2175400	Identifier	gen_logic_CC		2172388	0					
ANR	2175401	ArgumentList	tmp2		2172388	1					
ANR	2175402	Argument	tmp2		2172388	0					
ANR	2175403	Identifier	tmp2		2172388	0					
ANR	2175404	ExpressionStatement	"store_reg_bx ( env , s , rd , tmp2 )"	1121:16:19495:19525	2172388	1	True				
ANR	2175405	CallExpression	"store_reg_bx ( env , s , rd , tmp2 )"		2172388	0					
ANR	2175406	Callee	store_reg_bx		2172388	0					
ANR	2175407	Identifier	store_reg_bx		2172388	0					
ANR	2175408	ArgumentList	env		2172388	1					
ANR	2175409	Argument	env		2172388	0					
ANR	2175410	Identifier	env		2172388	0					
ANR	2175411	Argument	s		2172388	1					
ANR	2175412	Identifier	s		2172388	0					
ANR	2175413	Argument	rd		2172388	2					
ANR	2175414	Identifier	rd		2172388	0					
ANR	2175415	Argument	tmp2		2172388	3					
ANR	2175416	Identifier	tmp2		2172388	0					
ANR	2175417	BreakStatement	break ;	1125:12:19555:19560	2172388	56	True				
ANR	2175418	Label	case 0x0e :	1127:8:19571:19580	2172388	57	True				
ANR	2175419	ExpressionStatement	"tcg_gen_andc_i32 ( tmp , tmp , tmp2 )"	1129:12:19595:19627	2172388	58	True				
ANR	2175420	CallExpression	"tcg_gen_andc_i32 ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2175421	Callee	tcg_gen_andc_i32		2172388	0					
ANR	2175422	Identifier	tcg_gen_andc_i32		2172388	0					
ANR	2175423	ArgumentList	tmp		2172388	1					
ANR	2175424	Argument	tmp		2172388	0					
ANR	2175425	Identifier	tmp		2172388	0					
ANR	2175426	Argument	tmp		2172388	1					
ANR	2175427	Identifier	tmp		2172388	0					
ANR	2175428	Argument	tmp2		2172388	2					
ANR	2175429	Identifier	tmp2		2172388	0					
ANR	2175430	IfStatement	if ( logic_cc )		2172388	59					
ANR	2175431	Condition	logic_cc	1131:16:19646:19653	2172388	0	True				
ANR	2175432	Identifier	logic_cc		2172388	0					
ANR	2175433	CompoundStatement		1129:26:19594:19594	2172388	1					
ANR	2175434	ExpressionStatement	gen_logic_CC ( tmp )	1133:16:19675:19692	2172388	0	True				
ANR	2175435	CallExpression	gen_logic_CC ( tmp )		2172388	0					
ANR	2175436	Callee	gen_logic_CC		2172388	0					
ANR	2175437	Identifier	gen_logic_CC		2172388	0					
ANR	2175438	ArgumentList	tmp		2172388	1					
ANR	2175439	Argument	tmp		2172388	0					
ANR	2175440	Identifier	tmp		2172388	0					
ANR	2175441	ExpressionStatement	"store_reg_bx ( env , s , rd , tmp )"	1137:12:19722:19751	2172388	60	True				
ANR	2175442	CallExpression	"store_reg_bx ( env , s , rd , tmp )"		2172388	0					
ANR	2175443	Callee	store_reg_bx		2172388	0					
ANR	2175444	Identifier	store_reg_bx		2172388	0					
ANR	2175445	ArgumentList	env		2172388	1					
ANR	2175446	Argument	env		2172388	0					
ANR	2175447	Identifier	env		2172388	0					
ANR	2175448	Argument	s		2172388	1					
ANR	2175449	Identifier	s		2172388	0					
ANR	2175450	Argument	rd		2172388	2					
ANR	2175451	Identifier	rd		2172388	0					
ANR	2175452	Argument	tmp		2172388	3					
ANR	2175453	Identifier	tmp		2172388	0					
ANR	2175454	BreakStatement	break ;	1139:12:19766:19771	2172388	61	True				
ANR	2175455	Label	default :	1141:8:19782:19789	2172388	62	True				
ANR	2175456	Identifier	default		2172388	0					
ANR	2175457	Label	case 0x0f :	1143:8:19800:19809	2172388	63	True				
ANR	2175458	ExpressionStatement	"tcg_gen_not_i32 ( tmp2 , tmp2 )"	1145:12:19824:19851	2172388	64	True				
ANR	2175459	CallExpression	"tcg_gen_not_i32 ( tmp2 , tmp2 )"		2172388	0					
ANR	2175460	Callee	tcg_gen_not_i32		2172388	0					
ANR	2175461	Identifier	tcg_gen_not_i32		2172388	0					
ANR	2175462	ArgumentList	tmp2		2172388	1					
ANR	2175463	Argument	tmp2		2172388	0					
ANR	2175464	Identifier	tmp2		2172388	0					
ANR	2175465	Argument	tmp2		2172388	1					
ANR	2175466	Identifier	tmp2		2172388	0					
ANR	2175467	IfStatement	if ( logic_cc )		2172388	65					
ANR	2175468	Condition	logic_cc	1147:16:19870:19877	2172388	0	True				
ANR	2175469	Identifier	logic_cc		2172388	0					
ANR	2175470	CompoundStatement		1145:26:19818:19818	2172388	1					
ANR	2175471	ExpressionStatement	gen_logic_CC ( tmp2 )	1149:16:19899:19917	2172388	0	True				
ANR	2175472	CallExpression	gen_logic_CC ( tmp2 )		2172388	0					
ANR	2175473	Callee	gen_logic_CC		2172388	0					
ANR	2175474	Identifier	gen_logic_CC		2172388	0					
ANR	2175475	ArgumentList	tmp2		2172388	1					
ANR	2175476	Argument	tmp2		2172388	0					
ANR	2175477	Identifier	tmp2		2172388	0					
ANR	2175478	ExpressionStatement	"store_reg_bx ( env , s , rd , tmp2 )"	1153:12:19947:19977	2172388	66	True				
ANR	2175479	CallExpression	"store_reg_bx ( env , s , rd , tmp2 )"		2172388	0					
ANR	2175480	Callee	store_reg_bx		2172388	0					
ANR	2175481	Identifier	store_reg_bx		2172388	0					
ANR	2175482	ArgumentList	env		2172388	1					
ANR	2175483	Argument	env		2172388	0					
ANR	2175484	Identifier	env		2172388	0					
ANR	2175485	Argument	s		2172388	1					
ANR	2175486	Identifier	s		2172388	0					
ANR	2175487	Argument	rd		2172388	2					
ANR	2175488	Identifier	rd		2172388	0					
ANR	2175489	Argument	tmp2		2172388	3					
ANR	2175490	Identifier	tmp2		2172388	0					
ANR	2175491	BreakStatement	break ;	1155:12:19992:19997	2172388	67	True				
ANR	2175492	IfStatement	if ( op1 != 0x0f && op1 != 0x0d )		2172388	8					
ANR	2175493	Condition	op1 != 0x0f && op1 != 0x0d	1159:12:20023:20048	2172388	0	True				
ANR	2175494	AndExpression	op1 != 0x0f && op1 != 0x0d		2172388	0		&&			
ANR	2175495	EqualityExpression	op1 != 0x0f		2172388	0		!=			
ANR	2175496	Identifier	op1		2172388	0					
ANR	2175497	PrimaryExpression	0x0f		2172388	1					
ANR	2175498	EqualityExpression	op1 != 0x0d		2172388	1		!=			
ANR	2175499	Identifier	op1		2172388	0					
ANR	2175500	PrimaryExpression	0x0d		2172388	1					
ANR	2175501	CompoundStatement		1157:40:19989:19989	2172388	1					
ANR	2175502	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1161:12:20066:20089	2172388	0	True				
ANR	2175503	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2175504	Callee	tcg_temp_free_i32		2172388	0					
ANR	2175505	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2175506	ArgumentList	tmp2		2172388	1					
ANR	2175507	Argument	tmp2		2172388	0					
ANR	2175508	Identifier	tmp2		2172388	0					
ANR	2175509	ElseStatement	else		2172388	0					
ANR	2175510	CompoundStatement		1163:11:20052:20052	2172388	0					
ANR	2175511	ExpressionStatement	op1 = ( insn >> 24 ) & 0xf	1169:8:20159:20183	2172388	0	True				
ANR	2175512	AssignmentExpression	op1 = ( insn >> 24 ) & 0xf		2172388	0		=			
ANR	2175513	Identifier	op1		2172388	0					
ANR	2175514	BitAndExpression	( insn >> 24 ) & 0xf		2172388	1		&			
ANR	2175515	ShiftExpression	insn >> 24		2172388	0		>>			
ANR	2175516	Identifier	insn		2172388	0					
ANR	2175517	PrimaryExpression	24		2172388	1					
ANR	2175518	PrimaryExpression	0xf		2172388	1					
ANR	2175519	SwitchStatement	switch ( op1 )		2172388	1					
ANR	2175520	Condition	op1	1171:15:20201:20203	2172388	0	True				
ANR	2175521	Identifier	op1		2172388	0					
ANR	2175522	CompoundStatement		1169:20:20144:20144	2172388	1					
ANR	2175523	Label	case 0x0 :	1173:8:20217:20225	2172388	0	True				
ANR	2175524	Label	case 0x1 :	1175:8:20236:20244	2172388	1	True				
ANR	2175525	ExpressionStatement	sh = ( insn >> 5 ) & 3	1179:12:20308:20328	2172388	2	True				
ANR	2175526	AssignmentExpression	sh = ( insn >> 5 ) & 3		2172388	0		=			
ANR	2175527	Identifier	sh		2172388	0					
ANR	2175528	BitAndExpression	( insn >> 5 ) & 3		2172388	1		&			
ANR	2175529	ShiftExpression	insn >> 5		2172388	0		>>			
ANR	2175530	Identifier	insn		2172388	0					
ANR	2175531	PrimaryExpression	5		2172388	1					
ANR	2175532	PrimaryExpression	3		2172388	1					
ANR	2175533	IfStatement	if ( sh == 0 )		2172388	3					
ANR	2175534	Condition	sh == 0	1181:16:20347:20353	2172388	0	True				
ANR	2175535	EqualityExpression	sh == 0		2172388	0		==			
ANR	2175536	Identifier	sh		2172388	0					
ANR	2175537	PrimaryExpression	0		2172388	1					
ANR	2175538	CompoundStatement		1179:25:20294:20294	2172388	1					
ANR	2175539	IfStatement	if ( op1 == 0x0 )		2172388	0					
ANR	2175540	Condition	op1 == 0x0	1183:20:20379:20388	2172388	0	True				
ANR	2175541	EqualityExpression	op1 == 0x0		2172388	0		==			
ANR	2175542	Identifier	op1		2172388	0					
ANR	2175543	PrimaryExpression	0x0		2172388	1					
ANR	2175544	CompoundStatement		1181:32:20329:20329	2172388	1					
ANR	2175545	ExpressionStatement	rd = ( insn >> 16 ) & 0xf	1185:20:20414:20437	2172388	0	True				
ANR	2175546	AssignmentExpression	rd = ( insn >> 16 ) & 0xf		2172388	0		=			
ANR	2175547	Identifier	rd		2172388	0					
ANR	2175548	BitAndExpression	( insn >> 16 ) & 0xf		2172388	1		&			
ANR	2175549	ShiftExpression	insn >> 16		2172388	0		>>			
ANR	2175550	Identifier	insn		2172388	0					
ANR	2175551	PrimaryExpression	16		2172388	1					
ANR	2175552	PrimaryExpression	0xf		2172388	1					
ANR	2175553	ExpressionStatement	rn = ( insn >> 12 ) & 0xf	1187:20:20460:20483	2172388	1	True				
ANR	2175554	AssignmentExpression	rn = ( insn >> 12 ) & 0xf		2172388	0		=			
ANR	2175555	Identifier	rn		2172388	0					
ANR	2175556	BitAndExpression	( insn >> 12 ) & 0xf		2172388	1		&			
ANR	2175557	ShiftExpression	insn >> 12		2172388	0		>>			
ANR	2175558	Identifier	insn		2172388	0					
ANR	2175559	PrimaryExpression	12		2172388	1					
ANR	2175560	PrimaryExpression	0xf		2172388	1					
ANR	2175561	ExpressionStatement	rs = ( insn >> 8 ) & 0xf	1189:20:20506:20528	2172388	2	True				
ANR	2175562	AssignmentExpression	rs = ( insn >> 8 ) & 0xf		2172388	0		=			
ANR	2175563	Identifier	rs		2172388	0					
ANR	2175564	BitAndExpression	( insn >> 8 ) & 0xf		2172388	1		&			
ANR	2175565	ShiftExpression	insn >> 8		2172388	0		>>			
ANR	2175566	Identifier	insn		2172388	0					
ANR	2175567	PrimaryExpression	8		2172388	1					
ANR	2175568	PrimaryExpression	0xf		2172388	1					
ANR	2175569	ExpressionStatement	rm = ( insn ) & 0xf	1191:20:20551:20568	2172388	3	True				
ANR	2175570	AssignmentExpression	rm = ( insn ) & 0xf		2172388	0		=			
ANR	2175571	Identifier	rm		2172388	0					
ANR	2175572	CastExpression	( insn ) & 0xf		2172388	1					
ANR	2175573	CastTarget	insn		2172388	0					
ANR	2175574	UnaryOperationExpression	& 0xf		2172388	1					
ANR	2175575	UnaryOperator	&		2172388	0					
ANR	2175576	PrimaryExpression	0xf		2172388	1					
ANR	2175577	ExpressionStatement	op1 = ( insn >> 20 ) & 0xf	1193:20:20591:20615	2172388	4	True				
ANR	2175578	AssignmentExpression	op1 = ( insn >> 20 ) & 0xf		2172388	0		=			
ANR	2175579	Identifier	op1		2172388	0					
ANR	2175580	BitAndExpression	( insn >> 20 ) & 0xf		2172388	1		&			
ANR	2175581	ShiftExpression	insn >> 20		2172388	0		>>			
ANR	2175582	Identifier	insn		2172388	0					
ANR	2175583	PrimaryExpression	20		2172388	1					
ANR	2175584	PrimaryExpression	0xf		2172388	1					
ANR	2175585	SwitchStatement	switch ( op1 )		2172388	5					
ANR	2175586	Condition	op1	1195:28:20646:20648	2172388	0	True				
ANR	2175587	Identifier	op1		2172388	0					
ANR	2175588	CompoundStatement		1193:33:20589:20589	2172388	1					
ANR	2175589	Label	case 0 :	1197:20:20674:20680	2172388	0	True				
ANR	2175590	Label	case 1 :	1197:28:20682:20688	2172388	1	True				
ANR	2175591	Label	case 2 :	1197:36:20690:20696	2172388	2	True				
ANR	2175592	Label	case 3 :	1197:44:20698:20704	2172388	3	True				
ANR	2175593	Label	case 6 :	1197:52:20706:20712	2172388	4	True				
ANR	2175594	ExpressionStatement	"tmp = load_reg ( s , rs )"	1201:24:20781:20802	2172388	5	True				
ANR	2175595	AssignmentExpression	"tmp = load_reg ( s , rs )"		2172388	0		=			
ANR	2175596	Identifier	tmp		2172388	0					
ANR	2175597	CallExpression	"load_reg ( s , rs )"		2172388	1					
ANR	2175598	Callee	load_reg		2172388	0					
ANR	2175599	Identifier	load_reg		2172388	0					
ANR	2175600	ArgumentList	s		2172388	1					
ANR	2175601	Argument	s		2172388	0					
ANR	2175602	Identifier	s		2172388	0					
ANR	2175603	Argument	rs		2172388	1					
ANR	2175604	Identifier	rs		2172388	0					
ANR	2175605	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	1203:24:20829:20851	2172388	6	True				
ANR	2175606	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2172388	0		=			
ANR	2175607	Identifier	tmp2		2172388	0					
ANR	2175608	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2175609	Callee	load_reg		2172388	0					
ANR	2175610	Identifier	load_reg		2172388	0					
ANR	2175611	ArgumentList	s		2172388	1					
ANR	2175612	Argument	s		2172388	0					
ANR	2175613	Identifier	s		2172388	0					
ANR	2175614	Argument	rm		2172388	1					
ANR	2175615	Identifier	rm		2172388	0					
ANR	2175616	ExpressionStatement	"tcg_gen_mul_i32 ( tmp , tmp , tmp2 )"	1205:24:20878:20909	2172388	7	True				
ANR	2175617	CallExpression	"tcg_gen_mul_i32 ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2175618	Callee	tcg_gen_mul_i32		2172388	0					
ANR	2175619	Identifier	tcg_gen_mul_i32		2172388	0					
ANR	2175620	ArgumentList	tmp		2172388	1					
ANR	2175621	Argument	tmp		2172388	0					
ANR	2175622	Identifier	tmp		2172388	0					
ANR	2175623	Argument	tmp		2172388	1					
ANR	2175624	Identifier	tmp		2172388	0					
ANR	2175625	Argument	tmp2		2172388	2					
ANR	2175626	Identifier	tmp2		2172388	0					
ANR	2175627	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1207:24:20936:20959	2172388	8	True				
ANR	2175628	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2175629	Callee	tcg_temp_free_i32		2172388	0					
ANR	2175630	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2175631	ArgumentList	tmp2		2172388	1					
ANR	2175632	Argument	tmp2		2172388	0					
ANR	2175633	Identifier	tmp2		2172388	0					
ANR	2175634	IfStatement	if ( insn & ( 1 << 22 ) )		2172388	9					
ANR	2175635	Condition	insn & ( 1 << 22 )	1209:28:20990:21005	2172388	0	True				
ANR	2175636	BitAndExpression	insn & ( 1 << 22 )		2172388	0		&			
ANR	2175637	Identifier	insn		2172388	0					
ANR	2175638	ShiftExpression	1 << 22		2172388	1		<<			
ANR	2175639	PrimaryExpression	1		2172388	0					
ANR	2175640	PrimaryExpression	22		2172388	1					
ANR	2175641	CompoundStatement		1207:46:20946:20946	2172388	1					
ANR	2175642	Statement	ARCH	1213:28:21089:21092	2172388	0	True				
ANR	2175643	Statement	(	1213:32:21093:21093	2172388	1	True				
ANR	2175644	Statement	6	1213:33:21094:21094	2172388	2	True				
ANR	2175645	Statement	T2	1213:34:21095:21096	2172388	3	True				
ANR	2175646	Statement	)	1213:36:21097:21097	2172388	4	True				
ANR	2175647	ExpressionStatement		1213:37:21098:21098	2172388	5	True				
ANR	2175648	ExpressionStatement	"tmp2 = load_reg ( s , rn )"	1215:28:21129:21151	2172388	6	True				
ANR	2175649	AssignmentExpression	"tmp2 = load_reg ( s , rn )"		2172388	0		=			
ANR	2175650	Identifier	tmp2		2172388	0					
ANR	2175651	CallExpression	"load_reg ( s , rn )"		2172388	1					
ANR	2175652	Callee	load_reg		2172388	0					
ANR	2175653	Identifier	load_reg		2172388	0					
ANR	2175654	ArgumentList	s		2172388	1					
ANR	2175655	Argument	s		2172388	0					
ANR	2175656	Identifier	s		2172388	0					
ANR	2175657	Argument	rn		2172388	1					
ANR	2175658	Identifier	rn		2172388	0					
ANR	2175659	ExpressionStatement	"tcg_gen_sub_i32 ( tmp , tmp2 , tmp )"	1217:28:21182:21213	2172388	7	True				
ANR	2175660	CallExpression	"tcg_gen_sub_i32 ( tmp , tmp2 , tmp )"		2172388	0					
ANR	2175661	Callee	tcg_gen_sub_i32		2172388	0					
ANR	2175662	Identifier	tcg_gen_sub_i32		2172388	0					
ANR	2175663	ArgumentList	tmp		2172388	1					
ANR	2175664	Argument	tmp		2172388	0					
ANR	2175665	Identifier	tmp		2172388	0					
ANR	2175666	Argument	tmp2		2172388	1					
ANR	2175667	Identifier	tmp2		2172388	0					
ANR	2175668	Argument	tmp		2172388	2					
ANR	2175669	Identifier	tmp		2172388	0					
ANR	2175670	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1219:28:21244:21267	2172388	8	True				
ANR	2175671	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2175672	Callee	tcg_temp_free_i32		2172388	0					
ANR	2175673	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2175674	ArgumentList	tmp2		2172388	1					
ANR	2175675	Argument	tmp2		2172388	0					
ANR	2175676	Identifier	tmp2		2172388	0					
ANR	2175677	ElseStatement	else		2172388	0					
ANR	2175678	IfStatement	if ( insn & ( 1 << 21 ) )		2172388	0					
ANR	2175679	Condition	insn & ( 1 << 21 )	1221:35:21305:21320	2172388	0	True				
ANR	2175680	BitAndExpression	insn & ( 1 << 21 )		2172388	0		&			
ANR	2175681	Identifier	insn		2172388	0					
ANR	2175682	ShiftExpression	1 << 21		2172388	1		<<			
ANR	2175683	PrimaryExpression	1		2172388	0					
ANR	2175684	PrimaryExpression	21		2172388	1					
ANR	2175685	CompoundStatement		1219:53:21261:21261	2172388	1					
ANR	2175686	ExpressionStatement	"tmp2 = load_reg ( s , rn )"	1225:28:21393:21415	2172388	0	True				
ANR	2175687	AssignmentExpression	"tmp2 = load_reg ( s , rn )"		2172388	0		=			
ANR	2175688	Identifier	tmp2		2172388	0					
ANR	2175689	CallExpression	"load_reg ( s , rn )"		2172388	1					
ANR	2175690	Callee	load_reg		2172388	0					
ANR	2175691	Identifier	load_reg		2172388	0					
ANR	2175692	ArgumentList	s		2172388	1					
ANR	2175693	Argument	s		2172388	0					
ANR	2175694	Identifier	s		2172388	0					
ANR	2175695	Argument	rn		2172388	1					
ANR	2175696	Identifier	rn		2172388	0					
ANR	2175697	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	1227:28:21446:21477	2172388	1	True				
ANR	2175698	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2175699	Callee	tcg_gen_add_i32		2172388	0					
ANR	2175700	Identifier	tcg_gen_add_i32		2172388	0					
ANR	2175701	ArgumentList	tmp		2172388	1					
ANR	2175702	Argument	tmp		2172388	0					
ANR	2175703	Identifier	tmp		2172388	0					
ANR	2175704	Argument	tmp		2172388	1					
ANR	2175705	Identifier	tmp		2172388	0					
ANR	2175706	Argument	tmp2		2172388	2					
ANR	2175707	Identifier	tmp2		2172388	0					
ANR	2175708	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1229:28:21508:21531	2172388	2	True				
ANR	2175709	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2175710	Callee	tcg_temp_free_i32		2172388	0					
ANR	2175711	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2175712	ArgumentList	tmp2		2172388	1					
ANR	2175713	Argument	tmp2		2172388	0					
ANR	2175714	Identifier	tmp2		2172388	0					
ANR	2175715	IfStatement	if ( insn & ( 1 << 20 ) )		2172388	10					
ANR	2175716	Condition	insn & ( 1 << 20 )	1233:28:21589:21604	2172388	0	True				
ANR	2175717	BitAndExpression	insn & ( 1 << 20 )		2172388	0		&			
ANR	2175718	Identifier	insn		2172388	0					
ANR	2175719	ShiftExpression	1 << 20		2172388	1		<<			
ANR	2175720	PrimaryExpression	1		2172388	0					
ANR	2175721	PrimaryExpression	20		2172388	1					
ANR	2175722	ExpressionStatement	gen_logic_CC ( tmp )	1235:28:21636:21653	2172388	1	True				
ANR	2175723	CallExpression	gen_logic_CC ( tmp )		2172388	0					
ANR	2175724	Callee	gen_logic_CC		2172388	0					
ANR	2175725	Identifier	gen_logic_CC		2172388	0					
ANR	2175726	ArgumentList	tmp		2172388	1					
ANR	2175727	Argument	tmp		2172388	0					
ANR	2175728	Identifier	tmp		2172388	0					
ANR	2175729	ExpressionStatement	"store_reg ( s , rd , tmp )"	1237:24:21680:21701	2172388	11	True				
ANR	2175730	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2175731	Callee	store_reg		2172388	0					
ANR	2175732	Identifier	store_reg		2172388	0					
ANR	2175733	ArgumentList	s		2172388	1					
ANR	2175734	Argument	s		2172388	0					
ANR	2175735	Identifier	s		2172388	0					
ANR	2175736	Argument	rd		2172388	1					
ANR	2175737	Identifier	rd		2172388	0					
ANR	2175738	Argument	tmp		2172388	2					
ANR	2175739	Identifier	tmp		2172388	0					
ANR	2175740	BreakStatement	break ;	1239:24:21728:21733	2172388	12	True				
ANR	2175741	Label	case 4 :	1241:20:21756:21762	2172388	13	True				
ANR	2175742	ExpressionStatement	ARCH ( 6 )	1245:24:21857:21864	2172388	14	True				
ANR	2175743	CallExpression	ARCH ( 6 )		2172388	0					
ANR	2175744	Callee	ARCH		2172388	0					
ANR	2175745	Identifier	ARCH		2172388	0					
ANR	2175746	ArgumentList	6		2172388	1					
ANR	2175747	Argument	6		2172388	0					
ANR	2175748	PrimaryExpression	6		2172388	0					
ANR	2175749	ExpressionStatement	"tmp = load_reg ( s , rs )"	1247:24:21891:21912	2172388	15	True				
ANR	2175750	AssignmentExpression	"tmp = load_reg ( s , rs )"		2172388	0		=			
ANR	2175751	Identifier	tmp		2172388	0					
ANR	2175752	CallExpression	"load_reg ( s , rs )"		2172388	1					
ANR	2175753	Callee	load_reg		2172388	0					
ANR	2175754	Identifier	load_reg		2172388	0					
ANR	2175755	ArgumentList	s		2172388	1					
ANR	2175756	Argument	s		2172388	0					
ANR	2175757	Identifier	s		2172388	0					
ANR	2175758	Argument	rs		2172388	1					
ANR	2175759	Identifier	rs		2172388	0					
ANR	2175760	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	1249:24:21939:21961	2172388	16	True				
ANR	2175761	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2172388	0		=			
ANR	2175762	Identifier	tmp2		2172388	0					
ANR	2175763	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2175764	Callee	load_reg		2172388	0					
ANR	2175765	Identifier	load_reg		2172388	0					
ANR	2175766	ArgumentList	s		2172388	1					
ANR	2175767	Argument	s		2172388	0					
ANR	2175768	Identifier	s		2172388	0					
ANR	2175769	Argument	rm		2172388	1					
ANR	2175770	Identifier	rm		2172388	0					
ANR	2175771	ExpressionStatement	"tmp64 = gen_mulu_i64_i32 ( tmp , tmp2 )"	1251:24:21988:22023	2172388	17	True				
ANR	2175772	AssignmentExpression	"tmp64 = gen_mulu_i64_i32 ( tmp , tmp2 )"		2172388	0		=			
ANR	2175773	Identifier	tmp64		2172388	0					
ANR	2175774	CallExpression	"gen_mulu_i64_i32 ( tmp , tmp2 )"		2172388	1					
ANR	2175775	Callee	gen_mulu_i64_i32		2172388	0					
ANR	2175776	Identifier	gen_mulu_i64_i32		2172388	0					
ANR	2175777	ArgumentList	tmp		2172388	1					
ANR	2175778	Argument	tmp		2172388	0					
ANR	2175779	Identifier	tmp		2172388	0					
ANR	2175780	Argument	tmp2		2172388	1					
ANR	2175781	Identifier	tmp2		2172388	0					
ANR	2175782	ExpressionStatement	"gen_addq_lo ( s , tmp64 , rn )"	1253:24:22050:22075	2172388	18	True				
ANR	2175783	CallExpression	"gen_addq_lo ( s , tmp64 , rn )"		2172388	0					
ANR	2175784	Callee	gen_addq_lo		2172388	0					
ANR	2175785	Identifier	gen_addq_lo		2172388	0					
ANR	2175786	ArgumentList	s		2172388	1					
ANR	2175787	Argument	s		2172388	0					
ANR	2175788	Identifier	s		2172388	0					
ANR	2175789	Argument	tmp64		2172388	1					
ANR	2175790	Identifier	tmp64		2172388	0					
ANR	2175791	Argument	rn		2172388	2					
ANR	2175792	Identifier	rn		2172388	0					
ANR	2175793	ExpressionStatement	"gen_addq_lo ( s , tmp64 , rd )"	1255:24:22102:22127	2172388	19	True				
ANR	2175794	CallExpression	"gen_addq_lo ( s , tmp64 , rd )"		2172388	0					
ANR	2175795	Callee	gen_addq_lo		2172388	0					
ANR	2175796	Identifier	gen_addq_lo		2172388	0					
ANR	2175797	ArgumentList	s		2172388	1					
ANR	2175798	Argument	s		2172388	0					
ANR	2175799	Identifier	s		2172388	0					
ANR	2175800	Argument	tmp64		2172388	1					
ANR	2175801	Identifier	tmp64		2172388	0					
ANR	2175802	Argument	rd		2172388	2					
ANR	2175803	Identifier	rd		2172388	0					
ANR	2175804	ExpressionStatement	"gen_storeq_reg ( s , rn , rd , tmp64 )"	1257:24:22154:22186	2172388	20	True				
ANR	2175805	CallExpression	"gen_storeq_reg ( s , rn , rd , tmp64 )"		2172388	0					
ANR	2175806	Callee	gen_storeq_reg		2172388	0					
ANR	2175807	Identifier	gen_storeq_reg		2172388	0					
ANR	2175808	ArgumentList	s		2172388	1					
ANR	2175809	Argument	s		2172388	0					
ANR	2175810	Identifier	s		2172388	0					
ANR	2175811	Argument	rn		2172388	1					
ANR	2175812	Identifier	rn		2172388	0					
ANR	2175813	Argument	rd		2172388	2					
ANR	2175814	Identifier	rd		2172388	0					
ANR	2175815	Argument	tmp64		2172388	3					
ANR	2175816	Identifier	tmp64		2172388	0					
ANR	2175817	ExpressionStatement	tcg_temp_free_i64 ( tmp64 )	1259:24:22213:22237	2172388	21	True				
ANR	2175818	CallExpression	tcg_temp_free_i64 ( tmp64 )		2172388	0					
ANR	2175819	Callee	tcg_temp_free_i64		2172388	0					
ANR	2175820	Identifier	tcg_temp_free_i64		2172388	0					
ANR	2175821	ArgumentList	tmp64		2172388	1					
ANR	2175822	Argument	tmp64		2172388	0					
ANR	2175823	Identifier	tmp64		2172388	0					
ANR	2175824	BreakStatement	break ;	1261:24:22264:22269	2172388	22	True				
ANR	2175825	Label	case 8 :	1263:20:22292:22298	2172388	23	True				
ANR	2175826	Label	case 9 :	1263:28:22300:22306	2172388	24	True				
ANR	2175827	Label	case 10 :	1263:36:22308:22315	2172388	25	True				
ANR	2175828	Label	case 11 :	1263:45:22317:22324	2172388	26	True				
ANR	2175829	Label	case 12 :	1265:20:22347:22354	2172388	27	True				
ANR	2175830	Label	case 13 :	1265:29:22356:22363	2172388	28	True				
ANR	2175831	Label	case 14 :	1265:38:22365:22372	2172388	29	True				
ANR	2175832	Label	case 15 :	1265:47:22374:22381	2172388	30	True				
ANR	2175833	ExpressionStatement	"tmp = load_reg ( s , rs )"	1269:24:22479:22500	2172388	31	True				
ANR	2175834	AssignmentExpression	"tmp = load_reg ( s , rs )"		2172388	0		=			
ANR	2175835	Identifier	tmp		2172388	0					
ANR	2175836	CallExpression	"load_reg ( s , rs )"		2172388	1					
ANR	2175837	Callee	load_reg		2172388	0					
ANR	2175838	Identifier	load_reg		2172388	0					
ANR	2175839	ArgumentList	s		2172388	1					
ANR	2175840	Argument	s		2172388	0					
ANR	2175841	Identifier	s		2172388	0					
ANR	2175842	Argument	rs		2172388	1					
ANR	2175843	Identifier	rs		2172388	0					
ANR	2175844	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	1271:24:22527:22549	2172388	32	True				
ANR	2175845	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2172388	0		=			
ANR	2175846	Identifier	tmp2		2172388	0					
ANR	2175847	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2175848	Callee	load_reg		2172388	0					
ANR	2175849	Identifier	load_reg		2172388	0					
ANR	2175850	ArgumentList	s		2172388	1					
ANR	2175851	Argument	s		2172388	0					
ANR	2175852	Identifier	s		2172388	0					
ANR	2175853	Argument	rm		2172388	1					
ANR	2175854	Identifier	rm		2172388	0					
ANR	2175855	IfStatement	if ( insn & ( 1 << 22 ) )		2172388	33					
ANR	2175856	Condition	insn & ( 1 << 22 )	1273:28:22580:22595	2172388	0	True				
ANR	2175857	BitAndExpression	insn & ( 1 << 22 )		2172388	0		&			
ANR	2175858	Identifier	insn		2172388	0					
ANR	2175859	ShiftExpression	1 << 22		2172388	1		<<			
ANR	2175860	PrimaryExpression	1		2172388	0					
ANR	2175861	PrimaryExpression	22		2172388	1					
ANR	2175862	CompoundStatement		1271:46:22536:22536	2172388	1					
ANR	2175863	ExpressionStatement	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"	1275:28:22629:22664	2172388	0	True				
ANR	2175864	AssignmentExpression	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"		2172388	0		=			
ANR	2175865	Identifier	tmp64		2172388	0					
ANR	2175866	CallExpression	"gen_muls_i64_i32 ( tmp , tmp2 )"		2172388	1					
ANR	2175867	Callee	gen_muls_i64_i32		2172388	0					
ANR	2175868	Identifier	gen_muls_i64_i32		2172388	0					
ANR	2175869	ArgumentList	tmp		2172388	1					
ANR	2175870	Argument	tmp		2172388	0					
ANR	2175871	Identifier	tmp		2172388	0					
ANR	2175872	Argument	tmp2		2172388	1					
ANR	2175873	Identifier	tmp2		2172388	0					
ANR	2175874	ElseStatement	else		2172388	0					
ANR	2175875	CompoundStatement		1275:31:22636:22636	2172388	0					
ANR	2175876	ExpressionStatement	"tmp64 = gen_mulu_i64_i32 ( tmp , tmp2 )"	1279:28:22729:22764	2172388	0	True				
ANR	2175877	AssignmentExpression	"tmp64 = gen_mulu_i64_i32 ( tmp , tmp2 )"		2172388	0		=			
ANR	2175878	Identifier	tmp64		2172388	0					
ANR	2175879	CallExpression	"gen_mulu_i64_i32 ( tmp , tmp2 )"		2172388	1					
ANR	2175880	Callee	gen_mulu_i64_i32		2172388	0					
ANR	2175881	Identifier	gen_mulu_i64_i32		2172388	0					
ANR	2175882	ArgumentList	tmp		2172388	1					
ANR	2175883	Argument	tmp		2172388	0					
ANR	2175884	Identifier	tmp		2172388	0					
ANR	2175885	Argument	tmp2		2172388	1					
ANR	2175886	Identifier	tmp2		2172388	0					
ANR	2175887	IfStatement	if ( insn & ( 1 << 21 ) )		2172388	34					
ANR	2175888	Condition	insn & ( 1 << 21 )	1283:28:22822:22837	2172388	0	True				
ANR	2175889	BitAndExpression	insn & ( 1 << 21 )		2172388	0		&			
ANR	2175890	Identifier	insn		2172388	0					
ANR	2175891	ShiftExpression	1 << 21		2172388	1		<<			
ANR	2175892	PrimaryExpression	1		2172388	0					
ANR	2175893	PrimaryExpression	21		2172388	1					
ANR	2175894	CompoundStatement		1281:46:22778:22778	2172388	1					
ANR	2175895	ExpressionStatement	"gen_addq ( s , tmp64 , rn , rd )"	1285:28:22893:22919	2172388	0	True				
ANR	2175896	CallExpression	"gen_addq ( s , tmp64 , rn , rd )"		2172388	0					
ANR	2175897	Callee	gen_addq		2172388	0					
ANR	2175898	Identifier	gen_addq		2172388	0					
ANR	2175899	ArgumentList	s		2172388	1					
ANR	2175900	Argument	s		2172388	0					
ANR	2175901	Identifier	s		2172388	0					
ANR	2175902	Argument	tmp64		2172388	1					
ANR	2175903	Identifier	tmp64		2172388	0					
ANR	2175904	Argument	rn		2172388	2					
ANR	2175905	Identifier	rn		2172388	0					
ANR	2175906	Argument	rd		2172388	3					
ANR	2175907	Identifier	rd		2172388	0					
ANR	2175908	IfStatement	if ( insn & ( 1 << 20 ) )		2172388	35					
ANR	2175909	Condition	insn & ( 1 << 20 )	1289:28:22977:22992	2172388	0	True				
ANR	2175910	BitAndExpression	insn & ( 1 << 20 )		2172388	0		&			
ANR	2175911	Identifier	insn		2172388	0					
ANR	2175912	ShiftExpression	1 << 20		2172388	1		<<			
ANR	2175913	PrimaryExpression	1		2172388	0					
ANR	2175914	PrimaryExpression	20		2172388	1					
ANR	2175915	CompoundStatement		1287:46:22933:22933	2172388	1					
ANR	2175916	ExpressionStatement	gen_logicq_cc ( tmp64 )	1291:28:23026:23046	2172388	0	True				
ANR	2175917	CallExpression	gen_logicq_cc ( tmp64 )		2172388	0					
ANR	2175918	Callee	gen_logicq_cc		2172388	0					
ANR	2175919	Identifier	gen_logicq_cc		2172388	0					
ANR	2175920	ArgumentList	tmp64		2172388	1					
ANR	2175921	Argument	tmp64		2172388	0					
ANR	2175922	Identifier	tmp64		2172388	0					
ANR	2175923	ExpressionStatement	"gen_storeq_reg ( s , rn , rd , tmp64 )"	1295:24:23100:23132	2172388	36	True				
ANR	2175924	CallExpression	"gen_storeq_reg ( s , rn , rd , tmp64 )"		2172388	0					
ANR	2175925	Callee	gen_storeq_reg		2172388	0					
ANR	2175926	Identifier	gen_storeq_reg		2172388	0					
ANR	2175927	ArgumentList	s		2172388	1					
ANR	2175928	Argument	s		2172388	0					
ANR	2175929	Identifier	s		2172388	0					
ANR	2175930	Argument	rn		2172388	1					
ANR	2175931	Identifier	rn		2172388	0					
ANR	2175932	Argument	rd		2172388	2					
ANR	2175933	Identifier	rd		2172388	0					
ANR	2175934	Argument	tmp64		2172388	3					
ANR	2175935	Identifier	tmp64		2172388	0					
ANR	2175936	ExpressionStatement	tcg_temp_free_i64 ( tmp64 )	1297:24:23159:23183	2172388	37	True				
ANR	2175937	CallExpression	tcg_temp_free_i64 ( tmp64 )		2172388	0					
ANR	2175938	Callee	tcg_temp_free_i64		2172388	0					
ANR	2175939	Identifier	tcg_temp_free_i64		2172388	0					
ANR	2175940	ArgumentList	tmp64		2172388	1					
ANR	2175941	Argument	tmp64		2172388	0					
ANR	2175942	Identifier	tmp64		2172388	0					
ANR	2175943	BreakStatement	break ;	1299:24:23210:23215	2172388	38	True				
ANR	2175944	Label	default :	1301:20:23238:23245	2172388	39	True				
ANR	2175945	Identifier	default		2172388	0					
ANR	2175946	GotoStatement	goto illegal_op ;	1303:24:23272:23287	2172388	40	True				
ANR	2175947	Identifier	illegal_op		2172388	0					
ANR	2175948	ElseStatement	else		2172388	0					
ANR	2175949	CompoundStatement		1305:23:23274:23274	2172388	0					
ANR	2175950	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	1309:20:23359:23382	2172388	0	True				
ANR	2175951	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2172388	0		=			
ANR	2175952	Identifier	rn		2172388	0					
ANR	2175953	BitAndExpression	( insn >> 16 ) & 0xf		2172388	1		&			
ANR	2175954	ShiftExpression	insn >> 16		2172388	0		>>			
ANR	2175955	Identifier	insn		2172388	0					
ANR	2175956	PrimaryExpression	16		2172388	1					
ANR	2175957	PrimaryExpression	0xf		2172388	1					
ANR	2175958	ExpressionStatement	rd = ( insn >> 12 ) & 0xf	1311:20:23405:23428	2172388	1	True				
ANR	2175959	AssignmentExpression	rd = ( insn >> 12 ) & 0xf		2172388	0		=			
ANR	2175960	Identifier	rd		2172388	0					
ANR	2175961	BitAndExpression	( insn >> 12 ) & 0xf		2172388	1		&			
ANR	2175962	ShiftExpression	insn >> 12		2172388	0		>>			
ANR	2175963	Identifier	insn		2172388	0					
ANR	2175964	PrimaryExpression	12		2172388	1					
ANR	2175965	PrimaryExpression	0xf		2172388	1					
ANR	2175966	IfStatement	if ( insn & ( 1 << 23 ) )		2172388	2					
ANR	2175967	Condition	insn & ( 1 << 23 )	1313:24:23455:23470	2172388	0	True				
ANR	2175968	BitAndExpression	insn & ( 1 << 23 )		2172388	0		&			
ANR	2175969	Identifier	insn		2172388	0					
ANR	2175970	ShiftExpression	1 << 23		2172388	1		<<			
ANR	2175971	PrimaryExpression	1		2172388	0					
ANR	2175972	PrimaryExpression	23		2172388	1					
ANR	2175973	CompoundStatement		1311:42:23411:23411	2172388	1					
ANR	2175974	ExpressionStatement	op1 = ( insn >> 21 ) & 0x3	1317:24:23552:23576	2172388	0	True				
ANR	2175975	AssignmentExpression	op1 = ( insn >> 21 ) & 0x3		2172388	0		=			
ANR	2175976	Identifier	op1		2172388	0					
ANR	2175977	BitAndExpression	( insn >> 21 ) & 0x3		2172388	1		&			
ANR	2175978	ShiftExpression	insn >> 21		2172388	0		>>			
ANR	2175979	Identifier	insn		2172388	0					
ANR	2175980	PrimaryExpression	21		2172388	1					
ANR	2175981	PrimaryExpression	0x3		2172388	1					
ANR	2175982	IfStatement	if ( op1 )		2172388	1					
ANR	2175983	Condition	op1	1319:28:23607:23609	2172388	0	True				
ANR	2175984	Identifier	op1		2172388	0					
ANR	2175985	Statement	ARCH	1321:28:23641:23644	2172388	1	True				
ANR	2175986	ElseStatement	else		2172388	0					
ANR	2175987	ExpressionStatement	ARCH ( 6 )	1325:28:23710:23717	2172388	0	True				
ANR	2175988	CallExpression	ARCH ( 6 )		2172388	0					
ANR	2175989	Callee	ARCH		2172388	0					
ANR	2175990	Identifier	ARCH		2172388	0					
ANR	2175991	ArgumentList	6		2172388	1					
ANR	2175992	Argument	6		2172388	0					
ANR	2175993	PrimaryExpression	6		2172388	0					
ANR	2175994	Statement	(	1321:32:23645:23645	2172388	2	True				
ANR	2175995	Statement	6	1321:33:23646:23646	2172388	3	True				
ANR	2175996	Statement	K	1321:34:23647:23647	2172388	4	True				
ANR	2175997	Statement	)	1321:35:23648:23648	2172388	5	True				
ANR	2175998	ExpressionStatement		1321:36:23649:23649	2172388	6	True				
ANR	2175999	ExpressionStatement	addr = tcg_temp_local_new_i32 ( )	1327:24:23744:23775	2172388	7	True				
ANR	2176000	AssignmentExpression	addr = tcg_temp_local_new_i32 ( )		2172388	0		=			
ANR	2176001	Identifier	addr		2172388	0					
ANR	2176002	CallExpression	tcg_temp_local_new_i32 ( )		2172388	1					
ANR	2176003	Callee	tcg_temp_local_new_i32		2172388	0					
ANR	2176004	Identifier	tcg_temp_local_new_i32		2172388	0					
ANR	2176005	ArgumentList			2172388	1					
ANR	2176006	ExpressionStatement	"load_reg_var ( s , addr , rn )"	1329:24:23802:23827	2172388	8	True				
ANR	2176007	CallExpression	"load_reg_var ( s , addr , rn )"		2172388	0					
ANR	2176008	Callee	load_reg_var		2172388	0					
ANR	2176009	Identifier	load_reg_var		2172388	0					
ANR	2176010	ArgumentList	s		2172388	1					
ANR	2176011	Argument	s		2172388	0					
ANR	2176012	Identifier	s		2172388	0					
ANR	2176013	Argument	addr		2172388	1					
ANR	2176014	Identifier	addr		2172388	0					
ANR	2176015	Argument	rn		2172388	2					
ANR	2176016	Identifier	rn		2172388	0					
ANR	2176017	IfStatement	if ( insn & ( 1 << 20 ) )		2172388	9					
ANR	2176018	Condition	insn & ( 1 << 20 )	1331:28:23858:23873	2172388	0	True				
ANR	2176019	BitAndExpression	insn & ( 1 << 20 )		2172388	0		&			
ANR	2176020	Identifier	insn		2172388	0					
ANR	2176021	ShiftExpression	1 << 20		2172388	1		<<			
ANR	2176022	PrimaryExpression	1		2172388	0					
ANR	2176023	PrimaryExpression	20		2172388	1					
ANR	2176024	CompoundStatement		1329:46:23814:23814	2172388	1					
ANR	2176025	SwitchStatement	switch ( op1 )		2172388	0					
ANR	2176026	Condition	op1	1333:36:23915:23917	2172388	0	True				
ANR	2176027	Identifier	op1		2172388	0					
ANR	2176028	CompoundStatement		1331:41:23858:23858	2172388	1					
ANR	2176029	Label	case 0 :	1335:28:23951:23957	2172388	0	True				
ANR	2176030	ExpressionStatement	"gen_load_exclusive ( s , rd , 15 , addr , 2 )"	1337:32:24004:24042	2172388	1	True				
ANR	2176031	CallExpression	"gen_load_exclusive ( s , rd , 15 , addr , 2 )"		2172388	0					
ANR	2176032	Callee	gen_load_exclusive		2172388	0					
ANR	2176033	Identifier	gen_load_exclusive		2172388	0					
ANR	2176034	ArgumentList	s		2172388	1					
ANR	2176035	Argument	s		2172388	0					
ANR	2176036	Identifier	s		2172388	0					
ANR	2176037	Argument	rd		2172388	1					
ANR	2176038	Identifier	rd		2172388	0					
ANR	2176039	Argument	15		2172388	2					
ANR	2176040	PrimaryExpression	15		2172388	0					
ANR	2176041	Argument	addr		2172388	3					
ANR	2176042	Identifier	addr		2172388	0					
ANR	2176043	Argument	2		2172388	4					
ANR	2176044	PrimaryExpression	2		2172388	0					
ANR	2176045	BreakStatement	break ;	1339:32:24077:24082	2172388	2	True				
ANR	2176046	Label	case 1 :	1341:28:24113:24119	2172388	3	True				
ANR	2176047	ExpressionStatement	"gen_load_exclusive ( s , rd , rd + 1 , addr , 3 )"	1343:32:24167:24209	2172388	4	True				
ANR	2176048	CallExpression	"gen_load_exclusive ( s , rd , rd + 1 , addr , 3 )"		2172388	0					
ANR	2176049	Callee	gen_load_exclusive		2172388	0					
ANR	2176050	Identifier	gen_load_exclusive		2172388	0					
ANR	2176051	ArgumentList	s		2172388	1					
ANR	2176052	Argument	s		2172388	0					
ANR	2176053	Identifier	s		2172388	0					
ANR	2176054	Argument	rd		2172388	1					
ANR	2176055	Identifier	rd		2172388	0					
ANR	2176056	Argument	rd + 1		2172388	2					
ANR	2176057	AdditiveExpression	rd + 1		2172388	0		+			
ANR	2176058	Identifier	rd		2172388	0					
ANR	2176059	PrimaryExpression	1		2172388	1					
ANR	2176060	Argument	addr		2172388	3					
ANR	2176061	Identifier	addr		2172388	0					
ANR	2176062	Argument	3		2172388	4					
ANR	2176063	PrimaryExpression	3		2172388	0					
ANR	2176064	BreakStatement	break ;	1345:32:24244:24249	2172388	5	True				
ANR	2176065	Label	case 2 :	1347:28:24280:24286	2172388	6	True				
ANR	2176066	ExpressionStatement	"gen_load_exclusive ( s , rd , 15 , addr , 0 )"	1349:32:24334:24372	2172388	7	True				
ANR	2176067	CallExpression	"gen_load_exclusive ( s , rd , 15 , addr , 0 )"		2172388	0					
ANR	2176068	Callee	gen_load_exclusive		2172388	0					
ANR	2176069	Identifier	gen_load_exclusive		2172388	0					
ANR	2176070	ArgumentList	s		2172388	1					
ANR	2176071	Argument	s		2172388	0					
ANR	2176072	Identifier	s		2172388	0					
ANR	2176073	Argument	rd		2172388	1					
ANR	2176074	Identifier	rd		2172388	0					
ANR	2176075	Argument	15		2172388	2					
ANR	2176076	PrimaryExpression	15		2172388	0					
ANR	2176077	Argument	addr		2172388	3					
ANR	2176078	Identifier	addr		2172388	0					
ANR	2176079	Argument	0		2172388	4					
ANR	2176080	PrimaryExpression	0		2172388	0					
ANR	2176081	BreakStatement	break ;	1351:32:24407:24412	2172388	8	True				
ANR	2176082	Label	case 3 :	1353:28:24443:24449	2172388	9	True				
ANR	2176083	ExpressionStatement	"gen_load_exclusive ( s , rd , 15 , addr , 1 )"	1355:32:24497:24535	2172388	10	True				
ANR	2176084	CallExpression	"gen_load_exclusive ( s , rd , 15 , addr , 1 )"		2172388	0					
ANR	2176085	Callee	gen_load_exclusive		2172388	0					
ANR	2176086	Identifier	gen_load_exclusive		2172388	0					
ANR	2176087	ArgumentList	s		2172388	1					
ANR	2176088	Argument	s		2172388	0					
ANR	2176089	Identifier	s		2172388	0					
ANR	2176090	Argument	rd		2172388	1					
ANR	2176091	Identifier	rd		2172388	0					
ANR	2176092	Argument	15		2172388	2					
ANR	2176093	PrimaryExpression	15		2172388	0					
ANR	2176094	Argument	addr		2172388	3					
ANR	2176095	Identifier	addr		2172388	0					
ANR	2176096	Argument	1		2172388	4					
ANR	2176097	PrimaryExpression	1		2172388	0					
ANR	2176098	BreakStatement	break ;	1357:32:24570:24575	2172388	11	True				
ANR	2176099	Label	default :	1359:28:24606:24613	2172388	12	True				
ANR	2176100	Identifier	default		2172388	0					
ANR	2176101	ExpressionStatement	abort ( )	1361:32:24648:24655	2172388	13	True				
ANR	2176102	CallExpression	abort ( )		2172388	0					
ANR	2176103	Callee	abort		2172388	0					
ANR	2176104	Identifier	abort		2172388	0					
ANR	2176105	ArgumentList			2172388	1					
ANR	2176106	ElseStatement	else		2172388	0					
ANR	2176107	CompoundStatement		1363:31:24658:24658	2172388	0					
ANR	2176108	ExpressionStatement	rm = insn & 0xf	1367:28:24751:24766	2172388	0	True				
ANR	2176109	AssignmentExpression	rm = insn & 0xf		2172388	0		=			
ANR	2176110	Identifier	rm		2172388	0					
ANR	2176111	BitAndExpression	insn & 0xf		2172388	1		&			
ANR	2176112	Identifier	insn		2172388	0					
ANR	2176113	PrimaryExpression	0xf		2172388	1					
ANR	2176114	SwitchStatement	switch ( op1 )		2172388	1					
ANR	2176115	Condition	op1	1369:36:24805:24807	2172388	0	True				
ANR	2176116	Identifier	op1		2172388	0					
ANR	2176117	CompoundStatement		1367:41:24748:24748	2172388	1					
ANR	2176118	Label	case 0 :	1371:28:24841:24847	2172388	0	True				
ANR	2176119	ExpressionStatement	"gen_store_exclusive ( s , rd , rm , 15 , addr , 2 )"	1373:32:24896:24939	2172388	1	True				
ANR	2176120	CallExpression	"gen_store_exclusive ( s , rd , rm , 15 , addr , 2 )"		2172388	0					
ANR	2176121	Callee	gen_store_exclusive		2172388	0					
ANR	2176122	Identifier	gen_store_exclusive		2172388	0					
ANR	2176123	ArgumentList	s		2172388	1					
ANR	2176124	Argument	s		2172388	0					
ANR	2176125	Identifier	s		2172388	0					
ANR	2176126	Argument	rd		2172388	1					
ANR	2176127	Identifier	rd		2172388	0					
ANR	2176128	Argument	rm		2172388	2					
ANR	2176129	Identifier	rm		2172388	0					
ANR	2176130	Argument	15		2172388	3					
ANR	2176131	PrimaryExpression	15		2172388	0					
ANR	2176132	Argument	addr		2172388	4					
ANR	2176133	Identifier	addr		2172388	0					
ANR	2176134	Argument	2		2172388	5					
ANR	2176135	PrimaryExpression	2		2172388	0					
ANR	2176136	BreakStatement	break ;	1375:32:24974:24979	2172388	2	True				
ANR	2176137	Label	case 1 :	1377:28:25010:25016	2172388	3	True				
ANR	2176138	ExpressionStatement	"gen_store_exclusive ( s , rd , rm , rm + 1 , addr , 3 )"	1379:32:25065:25112	2172388	4	True				
ANR	2176139	CallExpression	"gen_store_exclusive ( s , rd , rm , rm + 1 , addr , 3 )"		2172388	0					
ANR	2176140	Callee	gen_store_exclusive		2172388	0					
ANR	2176141	Identifier	gen_store_exclusive		2172388	0					
ANR	2176142	ArgumentList	s		2172388	1					
ANR	2176143	Argument	s		2172388	0					
ANR	2176144	Identifier	s		2172388	0					
ANR	2176145	Argument	rd		2172388	1					
ANR	2176146	Identifier	rd		2172388	0					
ANR	2176147	Argument	rm		2172388	2					
ANR	2176148	Identifier	rm		2172388	0					
ANR	2176149	Argument	rm + 1		2172388	3					
ANR	2176150	AdditiveExpression	rm + 1		2172388	0		+			
ANR	2176151	Identifier	rm		2172388	0					
ANR	2176152	PrimaryExpression	1		2172388	1					
ANR	2176153	Argument	addr		2172388	4					
ANR	2176154	Identifier	addr		2172388	0					
ANR	2176155	Argument	3		2172388	5					
ANR	2176156	PrimaryExpression	3		2172388	0					
ANR	2176157	BreakStatement	break ;	1381:32:25147:25152	2172388	5	True				
ANR	2176158	Label	case 2 :	1383:28:25183:25189	2172388	6	True				
ANR	2176159	ExpressionStatement	"gen_store_exclusive ( s , rd , rm , 15 , addr , 0 )"	1385:32:25238:25281	2172388	7	True				
ANR	2176160	CallExpression	"gen_store_exclusive ( s , rd , rm , 15 , addr , 0 )"		2172388	0					
ANR	2176161	Callee	gen_store_exclusive		2172388	0					
ANR	2176162	Identifier	gen_store_exclusive		2172388	0					
ANR	2176163	ArgumentList	s		2172388	1					
ANR	2176164	Argument	s		2172388	0					
ANR	2176165	Identifier	s		2172388	0					
ANR	2176166	Argument	rd		2172388	1					
ANR	2176167	Identifier	rd		2172388	0					
ANR	2176168	Argument	rm		2172388	2					
ANR	2176169	Identifier	rm		2172388	0					
ANR	2176170	Argument	15		2172388	3					
ANR	2176171	PrimaryExpression	15		2172388	0					
ANR	2176172	Argument	addr		2172388	4					
ANR	2176173	Identifier	addr		2172388	0					
ANR	2176174	Argument	0		2172388	5					
ANR	2176175	PrimaryExpression	0		2172388	0					
ANR	2176176	BreakStatement	break ;	1387:32:25316:25321	2172388	8	True				
ANR	2176177	Label	case 3 :	1389:28:25352:25358	2172388	9	True				
ANR	2176178	ExpressionStatement	"gen_store_exclusive ( s , rd , rm , 15 , addr , 1 )"	1391:32:25406:25449	2172388	10	True				
ANR	2176179	CallExpression	"gen_store_exclusive ( s , rd , rm , 15 , addr , 1 )"		2172388	0					
ANR	2176180	Callee	gen_store_exclusive		2172388	0					
ANR	2176181	Identifier	gen_store_exclusive		2172388	0					
ANR	2176182	ArgumentList	s		2172388	1					
ANR	2176183	Argument	s		2172388	0					
ANR	2176184	Identifier	s		2172388	0					
ANR	2176185	Argument	rd		2172388	1					
ANR	2176186	Identifier	rd		2172388	0					
ANR	2176187	Argument	rm		2172388	2					
ANR	2176188	Identifier	rm		2172388	0					
ANR	2176189	Argument	15		2172388	3					
ANR	2176190	PrimaryExpression	15		2172388	0					
ANR	2176191	Argument	addr		2172388	4					
ANR	2176192	Identifier	addr		2172388	0					
ANR	2176193	Argument	1		2172388	5					
ANR	2176194	PrimaryExpression	1		2172388	0					
ANR	2176195	BreakStatement	break ;	1393:32:25484:25489	2172388	11	True				
ANR	2176196	Label	default :	1395:28:25520:25527	2172388	12	True				
ANR	2176197	Identifier	default		2172388	0					
ANR	2176198	ExpressionStatement	abort ( )	1397:32:25562:25569	2172388	13	True				
ANR	2176199	CallExpression	abort ( )		2172388	0					
ANR	2176200	Callee	abort		2172388	0					
ANR	2176201	Identifier	abort		2172388	0					
ANR	2176202	ArgumentList			2172388	1					
ANR	2176203	ExpressionStatement	tcg_temp_free ( addr )	1403:24:25654:25673	2172388	10	True				
ANR	2176204	CallExpression	tcg_temp_free ( addr )		2172388	0					
ANR	2176205	Callee	tcg_temp_free		2172388	0					
ANR	2176206	Identifier	tcg_temp_free		2172388	0					
ANR	2176207	ArgumentList	addr		2172388	1					
ANR	2176208	Argument	addr		2172388	0					
ANR	2176209	Identifier	addr		2172388	0					
ANR	2176210	ElseStatement	else		2172388	0					
ANR	2176211	CompoundStatement		1403:27:25641:25641	2172388	0					
ANR	2176212	ExpressionStatement	rm = ( insn ) & 0xf	1409:24:25777:25794	2172388	0	True				
ANR	2176213	AssignmentExpression	rm = ( insn ) & 0xf		2172388	0		=			
ANR	2176214	Identifier	rm		2172388	0					
ANR	2176215	CastExpression	( insn ) & 0xf		2172388	1					
ANR	2176216	CastTarget	insn		2172388	0					
ANR	2176217	UnaryOperationExpression	& 0xf		2172388	1					
ANR	2176218	UnaryOperator	&		2172388	0					
ANR	2176219	PrimaryExpression	0xf		2172388	1					
ANR	2176220	ExpressionStatement	"addr = load_reg ( s , rn )"	1419:24:26030:26052	2172388	1	True				
ANR	2176221	AssignmentExpression	"addr = load_reg ( s , rn )"		2172388	0		=			
ANR	2176222	Identifier	addr		2172388	0					
ANR	2176223	CallExpression	"load_reg ( s , rn )"		2172388	1					
ANR	2176224	Callee	load_reg		2172388	0					
ANR	2176225	Identifier	load_reg		2172388	0					
ANR	2176226	ArgumentList	s		2172388	1					
ANR	2176227	Argument	s		2172388	0					
ANR	2176228	Identifier	s		2172388	0					
ANR	2176229	Argument	rn		2172388	1					
ANR	2176230	Identifier	rn		2172388	0					
ANR	2176231	ExpressionStatement	"tmp = load_reg ( s , rm )"	1421:24:26079:26100	2172388	2	True				
ANR	2176232	AssignmentExpression	"tmp = load_reg ( s , rm )"		2172388	0		=			
ANR	2176233	Identifier	tmp		2172388	0					
ANR	2176234	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2176235	Callee	load_reg		2172388	0					
ANR	2176236	Identifier	load_reg		2172388	0					
ANR	2176237	ArgumentList	s		2172388	1					
ANR	2176238	Argument	s		2172388	0					
ANR	2176239	Identifier	s		2172388	0					
ANR	2176240	Argument	rm		2172388	1					
ANR	2176241	Identifier	rm		2172388	0					
ANR	2176242	IfStatement	if ( insn & ( 1 << 22 ) )		2172388	3					
ANR	2176243	Condition	insn & ( 1 << 22 )	1423:28:26131:26146	2172388	0	True				
ANR	2176244	BitAndExpression	insn & ( 1 << 22 )		2172388	0		&			
ANR	2176245	Identifier	insn		2172388	0					
ANR	2176246	ShiftExpression	1 << 22		2172388	1		<<			
ANR	2176247	PrimaryExpression	1		2172388	0					
ANR	2176248	PrimaryExpression	22		2172388	1					
ANR	2176249	CompoundStatement		1421:46:26087:26087	2172388	1					
ANR	2176250	ExpressionStatement	"tmp2 = gen_ld8u ( addr , IS_USER ( s ) )"	1425:28:26180:26213	2172388	0	True				
ANR	2176251	AssignmentExpression	"tmp2 = gen_ld8u ( addr , IS_USER ( s ) )"		2172388	0		=			
ANR	2176252	Identifier	tmp2		2172388	0					
ANR	2176253	CallExpression	"gen_ld8u ( addr , IS_USER ( s ) )"		2172388	1					
ANR	2176254	Callee	gen_ld8u		2172388	0					
ANR	2176255	Identifier	gen_ld8u		2172388	0					
ANR	2176256	ArgumentList	addr		2172388	1					
ANR	2176257	Argument	addr		2172388	0					
ANR	2176258	Identifier	addr		2172388	0					
ANR	2176259	Argument	IS_USER ( s )		2172388	1					
ANR	2176260	CallExpression	IS_USER ( s )		2172388	0					
ANR	2176261	Callee	IS_USER		2172388	0					
ANR	2176262	Identifier	IS_USER		2172388	0					
ANR	2176263	ArgumentList	s		2172388	1					
ANR	2176264	Argument	s		2172388	0					
ANR	2176265	Identifier	s		2172388	0					
ANR	2176266	ExpressionStatement	"gen_st8 ( tmp , addr , IS_USER ( s ) )"	1427:28:26244:26274	2172388	1	True				
ANR	2176267	CallExpression	"gen_st8 ( tmp , addr , IS_USER ( s ) )"		2172388	0					
ANR	2176268	Callee	gen_st8		2172388	0					
ANR	2176269	Identifier	gen_st8		2172388	0					
ANR	2176270	ArgumentList	tmp		2172388	1					
ANR	2176271	Argument	tmp		2172388	0					
ANR	2176272	Identifier	tmp		2172388	0					
ANR	2176273	Argument	addr		2172388	1					
ANR	2176274	Identifier	addr		2172388	0					
ANR	2176275	Argument	IS_USER ( s )		2172388	2					
ANR	2176276	CallExpression	IS_USER ( s )		2172388	0					
ANR	2176277	Callee	IS_USER		2172388	0					
ANR	2176278	Identifier	IS_USER		2172388	0					
ANR	2176279	ArgumentList	s		2172388	1					
ANR	2176280	Argument	s		2172388	0					
ANR	2176281	Identifier	s		2172388	0					
ANR	2176282	ElseStatement	else		2172388	0					
ANR	2176283	CompoundStatement		1427:31:26246:26246	2172388	0					
ANR	2176284	ExpressionStatement	"tmp2 = gen_ld32 ( addr , IS_USER ( s ) )"	1431:28:26339:26372	2172388	0	True				
ANR	2176285	AssignmentExpression	"tmp2 = gen_ld32 ( addr , IS_USER ( s ) )"		2172388	0		=			
ANR	2176286	Identifier	tmp2		2172388	0					
ANR	2176287	CallExpression	"gen_ld32 ( addr , IS_USER ( s ) )"		2172388	1					
ANR	2176288	Callee	gen_ld32		2172388	0					
ANR	2176289	Identifier	gen_ld32		2172388	0					
ANR	2176290	ArgumentList	addr		2172388	1					
ANR	2176291	Argument	addr		2172388	0					
ANR	2176292	Identifier	addr		2172388	0					
ANR	2176293	Argument	IS_USER ( s )		2172388	1					
ANR	2176294	CallExpression	IS_USER ( s )		2172388	0					
ANR	2176295	Callee	IS_USER		2172388	0					
ANR	2176296	Identifier	IS_USER		2172388	0					
ANR	2176297	ArgumentList	s		2172388	1					
ANR	2176298	Argument	s		2172388	0					
ANR	2176299	Identifier	s		2172388	0					
ANR	2176300	ExpressionStatement	"gen_st32 ( tmp , addr , IS_USER ( s ) )"	1433:28:26403:26434	2172388	1	True				
ANR	2176301	CallExpression	"gen_st32 ( tmp , addr , IS_USER ( s ) )"		2172388	0					
ANR	2176302	Callee	gen_st32		2172388	0					
ANR	2176303	Identifier	gen_st32		2172388	0					
ANR	2176304	ArgumentList	tmp		2172388	1					
ANR	2176305	Argument	tmp		2172388	0					
ANR	2176306	Identifier	tmp		2172388	0					
ANR	2176307	Argument	addr		2172388	1					
ANR	2176308	Identifier	addr		2172388	0					
ANR	2176309	Argument	IS_USER ( s )		2172388	2					
ANR	2176310	CallExpression	IS_USER ( s )		2172388	0					
ANR	2176311	Callee	IS_USER		2172388	0					
ANR	2176312	Identifier	IS_USER		2172388	0					
ANR	2176313	ArgumentList	s		2172388	1					
ANR	2176314	Argument	s		2172388	0					
ANR	2176315	Identifier	s		2172388	0					
ANR	2176316	ExpressionStatement	tcg_temp_free_i32 ( addr )	1437:24:26488:26511	2172388	4	True				
ANR	2176317	CallExpression	tcg_temp_free_i32 ( addr )		2172388	0					
ANR	2176318	Callee	tcg_temp_free_i32		2172388	0					
ANR	2176319	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2176320	ArgumentList	addr		2172388	1					
ANR	2176321	Argument	addr		2172388	0					
ANR	2176322	Identifier	addr		2172388	0					
ANR	2176323	ExpressionStatement	"store_reg ( s , rd , tmp2 )"	1439:24:26538:26560	2172388	5	True				
ANR	2176324	CallExpression	"store_reg ( s , rd , tmp2 )"		2172388	0					
ANR	2176325	Callee	store_reg		2172388	0					
ANR	2176326	Identifier	store_reg		2172388	0					
ANR	2176327	ArgumentList	s		2172388	1					
ANR	2176328	Argument	s		2172388	0					
ANR	2176329	Identifier	s		2172388	0					
ANR	2176330	Argument	rd		2172388	1					
ANR	2176331	Identifier	rd		2172388	0					
ANR	2176332	Argument	tmp2		2172388	2					
ANR	2176333	Identifier	tmp2		2172388	0					
ANR	2176334	ElseStatement	else		2172388	0					
ANR	2176335	CompoundStatement		1447:16:26618:26626	2172388	0					
ANR	2176336	IdentifierDeclStatement	int address_offset ;	1447:16:26643:26661	2172388	0	True				
ANR	2176337	IdentifierDecl	address_offset		2172388	0					
ANR	2176338	IdentifierDeclType	int		2172388	0					
ANR	2176339	Identifier	address_offset		2172388	1					
ANR	2176340	IdentifierDeclStatement	int load ;	1449:16:26680:26688	2172388	1	True				
ANR	2176341	IdentifierDecl	load		2172388	0					
ANR	2176342	IdentifierDeclType	int		2172388	0					
ANR	2176343	Identifier	load		2172388	1					
ANR	2176344	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	1453:16:26746:26769	2172388	2	True				
ANR	2176345	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2172388	0		=			
ANR	2176346	Identifier	rn		2172388	0					
ANR	2176347	BitAndExpression	( insn >> 16 ) & 0xf		2172388	1		&			
ANR	2176348	ShiftExpression	insn >> 16		2172388	0		>>			
ANR	2176349	Identifier	insn		2172388	0					
ANR	2176350	PrimaryExpression	16		2172388	1					
ANR	2176351	PrimaryExpression	0xf		2172388	1					
ANR	2176352	ExpressionStatement	rd = ( insn >> 12 ) & 0xf	1455:16:26788:26811	2172388	3	True				
ANR	2176353	AssignmentExpression	rd = ( insn >> 12 ) & 0xf		2172388	0		=			
ANR	2176354	Identifier	rd		2172388	0					
ANR	2176355	BitAndExpression	( insn >> 12 ) & 0xf		2172388	1		&			
ANR	2176356	ShiftExpression	insn >> 12		2172388	0		>>			
ANR	2176357	Identifier	insn		2172388	0					
ANR	2176358	PrimaryExpression	12		2172388	1					
ANR	2176359	PrimaryExpression	0xf		2172388	1					
ANR	2176360	ExpressionStatement	"addr = load_reg ( s , rn )"	1457:16:26830:26852	2172388	4	True				
ANR	2176361	AssignmentExpression	"addr = load_reg ( s , rn )"		2172388	0		=			
ANR	2176362	Identifier	addr		2172388	0					
ANR	2176363	CallExpression	"load_reg ( s , rn )"		2172388	1					
ANR	2176364	Callee	load_reg		2172388	0					
ANR	2176365	Identifier	load_reg		2172388	0					
ANR	2176366	ArgumentList	s		2172388	1					
ANR	2176367	Argument	s		2172388	0					
ANR	2176368	Identifier	s		2172388	0					
ANR	2176369	Argument	rn		2172388	1					
ANR	2176370	Identifier	rn		2172388	0					
ANR	2176371	IfStatement	if ( insn & ( 1 << 24 ) )		2172388	5					
ANR	2176372	Condition	insn & ( 1 << 24 )	1459:20:26875:26890	2172388	0	True				
ANR	2176373	BitAndExpression	insn & ( 1 << 24 )		2172388	0		&			
ANR	2176374	Identifier	insn		2172388	0					
ANR	2176375	ShiftExpression	1 << 24		2172388	1		<<			
ANR	2176376	PrimaryExpression	1		2172388	0					
ANR	2176377	PrimaryExpression	24		2172388	1					
ANR	2176378	ExpressionStatement	"gen_add_datah_offset ( s , insn , 0 , addr )"	1461:20:26914:26952	2172388	1	True				
ANR	2176379	CallExpression	"gen_add_datah_offset ( s , insn , 0 , addr )"		2172388	0					
ANR	2176380	Callee	gen_add_datah_offset		2172388	0					
ANR	2176381	Identifier	gen_add_datah_offset		2172388	0					
ANR	2176382	ArgumentList	s		2172388	1					
ANR	2176383	Argument	s		2172388	0					
ANR	2176384	Identifier	s		2172388	0					
ANR	2176385	Argument	insn		2172388	1					
ANR	2176386	Identifier	insn		2172388	0					
ANR	2176387	Argument	0		2172388	2					
ANR	2176388	PrimaryExpression	0		2172388	0					
ANR	2176389	Argument	addr		2172388	3					
ANR	2176390	Identifier	addr		2172388	0					
ANR	2176391	ExpressionStatement	address_offset = 0	1463:16:26971:26989	2172388	6	True				
ANR	2176392	AssignmentExpression	address_offset = 0		2172388	0		=			
ANR	2176393	Identifier	address_offset		2172388	0					
ANR	2176394	PrimaryExpression	0		2172388	1					
ANR	2176395	IfStatement	if ( insn & ( 1 << 20 ) )		2172388	7					
ANR	2176396	Condition	insn & ( 1 << 20 )	1465:20:27012:27027	2172388	0	True				
ANR	2176397	BitAndExpression	insn & ( 1 << 20 )		2172388	0		&			
ANR	2176398	Identifier	insn		2172388	0					
ANR	2176399	ShiftExpression	1 << 20		2172388	1		<<			
ANR	2176400	PrimaryExpression	1		2172388	0					
ANR	2176401	PrimaryExpression	20		2172388	1					
ANR	2176402	CompoundStatement		1463:38:26968:26968	2172388	1					
ANR	2176403	SwitchStatement	switch ( sh )		2172388	0					
ANR	2176404	Condition	sh	1469:27:27092:27093	2172388	0	True				
ANR	2176405	Identifier	sh		2172388	0					
ANR	2176406	CompoundStatement		1467:31:27034:27034	2172388	1					
ANR	2176407	Label	case 1 :	1471:20:27119:27125	2172388	0	True				
ANR	2176408	ExpressionStatement	"tmp = gen_ld16u ( addr , IS_USER ( s ) )"	1473:24:27152:27185	2172388	1	True				
ANR	2176409	AssignmentExpression	"tmp = gen_ld16u ( addr , IS_USER ( s ) )"		2172388	0		=			
ANR	2176410	Identifier	tmp		2172388	0					
ANR	2176411	CallExpression	"gen_ld16u ( addr , IS_USER ( s ) )"		2172388	1					
ANR	2176412	Callee	gen_ld16u		2172388	0					
ANR	2176413	Identifier	gen_ld16u		2172388	0					
ANR	2176414	ArgumentList	addr		2172388	1					
ANR	2176415	Argument	addr		2172388	0					
ANR	2176416	Identifier	addr		2172388	0					
ANR	2176417	Argument	IS_USER ( s )		2172388	1					
ANR	2176418	CallExpression	IS_USER ( s )		2172388	0					
ANR	2176419	Callee	IS_USER		2172388	0					
ANR	2176420	Identifier	IS_USER		2172388	0					
ANR	2176421	ArgumentList	s		2172388	1					
ANR	2176422	Argument	s		2172388	0					
ANR	2176423	Identifier	s		2172388	0					
ANR	2176424	BreakStatement	break ;	1475:24:27212:27217	2172388	2	True				
ANR	2176425	Label	case 2 :	1477:20:27240:27246	2172388	3	True				
ANR	2176426	ExpressionStatement	"tmp = gen_ld8s ( addr , IS_USER ( s ) )"	1479:24:27273:27305	2172388	4	True				
ANR	2176427	AssignmentExpression	"tmp = gen_ld8s ( addr , IS_USER ( s ) )"		2172388	0		=			
ANR	2176428	Identifier	tmp		2172388	0					
ANR	2176429	CallExpression	"gen_ld8s ( addr , IS_USER ( s ) )"		2172388	1					
ANR	2176430	Callee	gen_ld8s		2172388	0					
ANR	2176431	Identifier	gen_ld8s		2172388	0					
ANR	2176432	ArgumentList	addr		2172388	1					
ANR	2176433	Argument	addr		2172388	0					
ANR	2176434	Identifier	addr		2172388	0					
ANR	2176435	Argument	IS_USER ( s )		2172388	1					
ANR	2176436	CallExpression	IS_USER ( s )		2172388	0					
ANR	2176437	Callee	IS_USER		2172388	0					
ANR	2176438	Identifier	IS_USER		2172388	0					
ANR	2176439	ArgumentList	s		2172388	1					
ANR	2176440	Argument	s		2172388	0					
ANR	2176441	Identifier	s		2172388	0					
ANR	2176442	BreakStatement	break ;	1481:24:27332:27337	2172388	5	True				
ANR	2176443	Label	default :	1483:20:27360:27367	2172388	6	True				
ANR	2176444	Identifier	default		2172388	0					
ANR	2176445	Label	case 3 :	1485:20:27390:27396	2172388	7	True				
ANR	2176446	ExpressionStatement	"tmp = gen_ld16s ( addr , IS_USER ( s ) )"	1487:24:27423:27456	2172388	8	True				
ANR	2176447	AssignmentExpression	"tmp = gen_ld16s ( addr , IS_USER ( s ) )"		2172388	0		=			
ANR	2176448	Identifier	tmp		2172388	0					
ANR	2176449	CallExpression	"gen_ld16s ( addr , IS_USER ( s ) )"		2172388	1					
ANR	2176450	Callee	gen_ld16s		2172388	0					
ANR	2176451	Identifier	gen_ld16s		2172388	0					
ANR	2176452	ArgumentList	addr		2172388	1					
ANR	2176453	Argument	addr		2172388	0					
ANR	2176454	Identifier	addr		2172388	0					
ANR	2176455	Argument	IS_USER ( s )		2172388	1					
ANR	2176456	CallExpression	IS_USER ( s )		2172388	0					
ANR	2176457	Callee	IS_USER		2172388	0					
ANR	2176458	Identifier	IS_USER		2172388	0					
ANR	2176459	ArgumentList	s		2172388	1					
ANR	2176460	Argument	s		2172388	0					
ANR	2176461	Identifier	s		2172388	0					
ANR	2176462	BreakStatement	break ;	1489:24:27483:27488	2172388	9	True				
ANR	2176463	ExpressionStatement	load = 1	1493:20:27534:27542	2172388	1	True				
ANR	2176464	AssignmentExpression	load = 1		2172388	0		=			
ANR	2176465	Identifier	load		2172388	0					
ANR	2176466	PrimaryExpression	1		2172388	1					
ANR	2176467	ElseStatement	else		2172388	0					
ANR	2176468	IfStatement	if ( sh & 2 )		2172388	0					
ANR	2176469	Condition	sh & 2	1495:27:27572:27577	2172388	0	True				
ANR	2176470	BitAndExpression	sh & 2		2172388	0		&			
ANR	2176471	Identifier	sh		2172388	0					
ANR	2176472	PrimaryExpression	2		2172388	1					
ANR	2176473	CompoundStatement		1493:35:27518:27518	2172388	1					
ANR	2176474	IfStatement	if ( sh & 1 )		2172388	0					
ANR	2176475	Condition	sh & 1	1499:24:27645:27650	2172388	0	True				
ANR	2176476	BitAndExpression	sh & 1		2172388	0		&			
ANR	2176477	Identifier	sh		2172388	0					
ANR	2176478	PrimaryExpression	1		2172388	1					
ANR	2176479	CompoundStatement		1497:32:27591:27591	2172388	1					
ANR	2176480	ExpressionStatement	"tmp = load_reg ( s , rd )"	1503:24:27717:27738	2172388	0	True				
ANR	2176481	AssignmentExpression	"tmp = load_reg ( s , rd )"		2172388	0		=			
ANR	2176482	Identifier	tmp		2172388	0					
ANR	2176483	CallExpression	"load_reg ( s , rd )"		2172388	1					
ANR	2176484	Callee	load_reg		2172388	0					
ANR	2176485	Identifier	load_reg		2172388	0					
ANR	2176486	ArgumentList	s		2172388	1					
ANR	2176487	Argument	s		2172388	0					
ANR	2176488	Identifier	s		2172388	0					
ANR	2176489	Argument	rd		2172388	1					
ANR	2176490	Identifier	rd		2172388	0					
ANR	2176491	ExpressionStatement	"gen_st32 ( tmp , addr , IS_USER ( s ) )"	1505:24:27765:27796	2172388	1	True				
ANR	2176492	CallExpression	"gen_st32 ( tmp , addr , IS_USER ( s ) )"		2172388	0					
ANR	2176493	Callee	gen_st32		2172388	0					
ANR	2176494	Identifier	gen_st32		2172388	0					
ANR	2176495	ArgumentList	tmp		2172388	1					
ANR	2176496	Argument	tmp		2172388	0					
ANR	2176497	Identifier	tmp		2172388	0					
ANR	2176498	Argument	addr		2172388	1					
ANR	2176499	Identifier	addr		2172388	0					
ANR	2176500	Argument	IS_USER ( s )		2172388	2					
ANR	2176501	CallExpression	IS_USER ( s )		2172388	0					
ANR	2176502	Callee	IS_USER		2172388	0					
ANR	2176503	Identifier	IS_USER		2172388	0					
ANR	2176504	ArgumentList	s		2172388	1					
ANR	2176505	Argument	s		2172388	0					
ANR	2176506	Identifier	s		2172388	0					
ANR	2176507	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	1507:24:27823:27854	2172388	2	True				
ANR	2176508	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2172388	0					
ANR	2176509	Callee	tcg_gen_addi_i32		2172388	0					
ANR	2176510	Identifier	tcg_gen_addi_i32		2172388	0					
ANR	2176511	ArgumentList	addr		2172388	1					
ANR	2176512	Argument	addr		2172388	0					
ANR	2176513	Identifier	addr		2172388	0					
ANR	2176514	Argument	addr		2172388	1					
ANR	2176515	Identifier	addr		2172388	0					
ANR	2176516	Argument	4		2172388	2					
ANR	2176517	PrimaryExpression	4		2172388	0					
ANR	2176518	ExpressionStatement	"tmp = load_reg ( s , rd + 1 )"	1509:24:27881:27906	2172388	3	True				
ANR	2176519	AssignmentExpression	"tmp = load_reg ( s , rd + 1 )"		2172388	0		=			
ANR	2176520	Identifier	tmp		2172388	0					
ANR	2176521	CallExpression	"load_reg ( s , rd + 1 )"		2172388	1					
ANR	2176522	Callee	load_reg		2172388	0					
ANR	2176523	Identifier	load_reg		2172388	0					
ANR	2176524	ArgumentList	s		2172388	1					
ANR	2176525	Argument	s		2172388	0					
ANR	2176526	Identifier	s		2172388	0					
ANR	2176527	Argument	rd + 1		2172388	1					
ANR	2176528	AdditiveExpression	rd + 1		2172388	0		+			
ANR	2176529	Identifier	rd		2172388	0					
ANR	2176530	PrimaryExpression	1		2172388	1					
ANR	2176531	ExpressionStatement	"gen_st32 ( tmp , addr , IS_USER ( s ) )"	1511:24:27933:27964	2172388	4	True				
ANR	2176532	CallExpression	"gen_st32 ( tmp , addr , IS_USER ( s ) )"		2172388	0					
ANR	2176533	Callee	gen_st32		2172388	0					
ANR	2176534	Identifier	gen_st32		2172388	0					
ANR	2176535	ArgumentList	tmp		2172388	1					
ANR	2176536	Argument	tmp		2172388	0					
ANR	2176537	Identifier	tmp		2172388	0					
ANR	2176538	Argument	addr		2172388	1					
ANR	2176539	Identifier	addr		2172388	0					
ANR	2176540	Argument	IS_USER ( s )		2172388	2					
ANR	2176541	CallExpression	IS_USER ( s )		2172388	0					
ANR	2176542	Callee	IS_USER		2172388	0					
ANR	2176543	Identifier	IS_USER		2172388	0					
ANR	2176544	ArgumentList	s		2172388	1					
ANR	2176545	Argument	s		2172388	0					
ANR	2176546	Identifier	s		2172388	0					
ANR	2176547	ExpressionStatement	load = 0	1513:24:27991:27999	2172388	5	True				
ANR	2176548	AssignmentExpression	load = 0		2172388	0		=			
ANR	2176549	Identifier	load		2172388	0					
ANR	2176550	PrimaryExpression	0		2172388	1					
ANR	2176551	ElseStatement	else		2172388	0					
ANR	2176552	CompoundStatement		1513:27:27967:27967	2172388	0					
ANR	2176553	ExpressionStatement	"tmp = gen_ld32 ( addr , IS_USER ( s ) )"	1519:24:28092:28124	2172388	0	True				
ANR	2176554	AssignmentExpression	"tmp = gen_ld32 ( addr , IS_USER ( s ) )"		2172388	0		=			
ANR	2176555	Identifier	tmp		2172388	0					
ANR	2176556	CallExpression	"gen_ld32 ( addr , IS_USER ( s ) )"		2172388	1					
ANR	2176557	Callee	gen_ld32		2172388	0					
ANR	2176558	Identifier	gen_ld32		2172388	0					
ANR	2176559	ArgumentList	addr		2172388	1					
ANR	2176560	Argument	addr		2172388	0					
ANR	2176561	Identifier	addr		2172388	0					
ANR	2176562	Argument	IS_USER ( s )		2172388	1					
ANR	2176563	CallExpression	IS_USER ( s )		2172388	0					
ANR	2176564	Callee	IS_USER		2172388	0					
ANR	2176565	Identifier	IS_USER		2172388	0					
ANR	2176566	ArgumentList	s		2172388	1					
ANR	2176567	Argument	s		2172388	0					
ANR	2176568	Identifier	s		2172388	0					
ANR	2176569	ExpressionStatement	"store_reg ( s , rd , tmp )"	1521:24:28151:28172	2172388	1	True				
ANR	2176570	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2176571	Callee	store_reg		2172388	0					
ANR	2176572	Identifier	store_reg		2172388	0					
ANR	2176573	ArgumentList	s		2172388	1					
ANR	2176574	Argument	s		2172388	0					
ANR	2176575	Identifier	s		2172388	0					
ANR	2176576	Argument	rd		2172388	1					
ANR	2176577	Identifier	rd		2172388	0					
ANR	2176578	Argument	tmp		2172388	2					
ANR	2176579	Identifier	tmp		2172388	0					
ANR	2176580	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	1523:24:28199:28230	2172388	2	True				
ANR	2176581	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2172388	0					
ANR	2176582	Callee	tcg_gen_addi_i32		2172388	0					
ANR	2176583	Identifier	tcg_gen_addi_i32		2172388	0					
ANR	2176584	ArgumentList	addr		2172388	1					
ANR	2176585	Argument	addr		2172388	0					
ANR	2176586	Identifier	addr		2172388	0					
ANR	2176587	Argument	addr		2172388	1					
ANR	2176588	Identifier	addr		2172388	0					
ANR	2176589	Argument	4		2172388	2					
ANR	2176590	PrimaryExpression	4		2172388	0					
ANR	2176591	ExpressionStatement	"tmp = gen_ld32 ( addr , IS_USER ( s ) )"	1525:24:28257:28289	2172388	3	True				
ANR	2176592	AssignmentExpression	"tmp = gen_ld32 ( addr , IS_USER ( s ) )"		2172388	0		=			
ANR	2176593	Identifier	tmp		2172388	0					
ANR	2176594	CallExpression	"gen_ld32 ( addr , IS_USER ( s ) )"		2172388	1					
ANR	2176595	Callee	gen_ld32		2172388	0					
ANR	2176596	Identifier	gen_ld32		2172388	0					
ANR	2176597	ArgumentList	addr		2172388	1					
ANR	2176598	Argument	addr		2172388	0					
ANR	2176599	Identifier	addr		2172388	0					
ANR	2176600	Argument	IS_USER ( s )		2172388	1					
ANR	2176601	CallExpression	IS_USER ( s )		2172388	0					
ANR	2176602	Callee	IS_USER		2172388	0					
ANR	2176603	Identifier	IS_USER		2172388	0					
ANR	2176604	ArgumentList	s		2172388	1					
ANR	2176605	Argument	s		2172388	0					
ANR	2176606	Identifier	s		2172388	0					
ANR	2176607	ExpressionStatement	rd ++	1527:24:28316:28320	2172388	4	True				
ANR	2176608	PostIncDecOperationExpression	rd ++		2172388	0					
ANR	2176609	Identifier	rd		2172388	0					
ANR	2176610	IncDec	++		2172388	1					
ANR	2176611	ExpressionStatement	load = 1	1529:24:28347:28355	2172388	5	True				
ANR	2176612	AssignmentExpression	load = 1		2172388	0		=			
ANR	2176613	Identifier	load		2172388	0					
ANR	2176614	PrimaryExpression	1		2172388	1					
ANR	2176615	ExpressionStatement	address_offset = - 4	1533:20:28401:28420	2172388	1	True				
ANR	2176616	AssignmentExpression	address_offset = - 4		2172388	0		=			
ANR	2176617	Identifier	address_offset		2172388	0					
ANR	2176618	UnaryOperationExpression	- 4		2172388	1					
ANR	2176619	UnaryOperator	-		2172388	0					
ANR	2176620	PrimaryExpression	4		2172388	1					
ANR	2176621	ElseStatement	else		2172388	0					
ANR	2176622	CompoundStatement		1533:23:28384:28384	2172388	0					
ANR	2176623	ExpressionStatement	"tmp = load_reg ( s , rd )"	1539:20:28502:28523	2172388	0	True				
ANR	2176624	AssignmentExpression	"tmp = load_reg ( s , rd )"		2172388	0		=			
ANR	2176625	Identifier	tmp		2172388	0					
ANR	2176626	CallExpression	"load_reg ( s , rd )"		2172388	1					
ANR	2176627	Callee	load_reg		2172388	0					
ANR	2176628	Identifier	load_reg		2172388	0					
ANR	2176629	ArgumentList	s		2172388	1					
ANR	2176630	Argument	s		2172388	0					
ANR	2176631	Identifier	s		2172388	0					
ANR	2176632	Argument	rd		2172388	1					
ANR	2176633	Identifier	rd		2172388	0					
ANR	2176634	ExpressionStatement	"gen_st16 ( tmp , addr , IS_USER ( s ) )"	1541:20:28546:28577	2172388	1	True				
ANR	2176635	CallExpression	"gen_st16 ( tmp , addr , IS_USER ( s ) )"		2172388	0					
ANR	2176636	Callee	gen_st16		2172388	0					
ANR	2176637	Identifier	gen_st16		2172388	0					
ANR	2176638	ArgumentList	tmp		2172388	1					
ANR	2176639	Argument	tmp		2172388	0					
ANR	2176640	Identifier	tmp		2172388	0					
ANR	2176641	Argument	addr		2172388	1					
ANR	2176642	Identifier	addr		2172388	0					
ANR	2176643	Argument	IS_USER ( s )		2172388	2					
ANR	2176644	CallExpression	IS_USER ( s )		2172388	0					
ANR	2176645	Callee	IS_USER		2172388	0					
ANR	2176646	Identifier	IS_USER		2172388	0					
ANR	2176647	ArgumentList	s		2172388	1					
ANR	2176648	Argument	s		2172388	0					
ANR	2176649	Identifier	s		2172388	0					
ANR	2176650	ExpressionStatement	load = 0	1543:20:28600:28608	2172388	2	True				
ANR	2176651	AssignmentExpression	load = 0		2172388	0		=			
ANR	2176652	Identifier	load		2172388	0					
ANR	2176653	PrimaryExpression	0		2172388	1					
ANR	2176654	IfStatement	if ( ! ( insn & ( 1 << 24 ) ) )		2172388	8					
ANR	2176655	Condition	! ( insn & ( 1 << 24 ) )	1555:20:28931:28949	2172388	0	True				
ANR	2176656	UnaryOperationExpression	! ( insn & ( 1 << 24 ) )		2172388	0					
ANR	2176657	UnaryOperator	!		2172388	0					
ANR	2176658	BitAndExpression	insn & ( 1 << 24 )		2172388	1		&			
ANR	2176659	Identifier	insn		2172388	0					
ANR	2176660	ShiftExpression	1 << 24		2172388	1		<<			
ANR	2176661	PrimaryExpression	1		2172388	0					
ANR	2176662	PrimaryExpression	24		2172388	1					
ANR	2176663	CompoundStatement		1553:41:28890:28890	2172388	1					
ANR	2176664	ExpressionStatement	"gen_add_datah_offset ( s , insn , address_offset , addr )"	1557:20:28975:29026	2172388	0	True				
ANR	2176665	CallExpression	"gen_add_datah_offset ( s , insn , address_offset , addr )"		2172388	0					
ANR	2176666	Callee	gen_add_datah_offset		2172388	0					
ANR	2176667	Identifier	gen_add_datah_offset		2172388	0					
ANR	2176668	ArgumentList	s		2172388	1					
ANR	2176669	Argument	s		2172388	0					
ANR	2176670	Identifier	s		2172388	0					
ANR	2176671	Argument	insn		2172388	1					
ANR	2176672	Identifier	insn		2172388	0					
ANR	2176673	Argument	address_offset		2172388	2					
ANR	2176674	Identifier	address_offset		2172388	0					
ANR	2176675	Argument	addr		2172388	3					
ANR	2176676	Identifier	addr		2172388	0					
ANR	2176677	ExpressionStatement	"store_reg ( s , rn , addr )"	1559:20:29049:29071	2172388	1	True				
ANR	2176678	CallExpression	"store_reg ( s , rn , addr )"		2172388	0					
ANR	2176679	Callee	store_reg		2172388	0					
ANR	2176680	Identifier	store_reg		2172388	0					
ANR	2176681	ArgumentList	s		2172388	1					
ANR	2176682	Argument	s		2172388	0					
ANR	2176683	Identifier	s		2172388	0					
ANR	2176684	Argument	rn		2172388	1					
ANR	2176685	Identifier	rn		2172388	0					
ANR	2176686	Argument	addr		2172388	2					
ANR	2176687	Identifier	addr		2172388	0					
ANR	2176688	ElseStatement	else		2172388	0					
ANR	2176689	IfStatement	if ( insn & ( 1 << 21 ) )		2172388	0					
ANR	2176690	Condition	insn & ( 1 << 21 )	1561:27:29101:29116	2172388	0	True				
ANR	2176691	BitAndExpression	insn & ( 1 << 21 )		2172388	0		&			
ANR	2176692	Identifier	insn		2172388	0					
ANR	2176693	ShiftExpression	1 << 21		2172388	1		<<			
ANR	2176694	PrimaryExpression	1		2172388	0					
ANR	2176695	PrimaryExpression	21		2172388	1					
ANR	2176696	CompoundStatement		1559:45:29057:29057	2172388	1					
ANR	2176697	IfStatement	if ( address_offset )		2172388	0					
ANR	2176698	Condition	address_offset	1563:24:29146:29159	2172388	0	True				
ANR	2176699	Identifier	address_offset		2172388	0					
ANR	2176700	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , address_offset )"	1565:24:29187:29231	2172388	1	True				
ANR	2176701	CallExpression	"tcg_gen_addi_i32 ( addr , addr , address_offset )"		2172388	0					
ANR	2176702	Callee	tcg_gen_addi_i32		2172388	0					
ANR	2176703	Identifier	tcg_gen_addi_i32		2172388	0					
ANR	2176704	ArgumentList	addr		2172388	1					
ANR	2176705	Argument	addr		2172388	0					
ANR	2176706	Identifier	addr		2172388	0					
ANR	2176707	Argument	addr		2172388	1					
ANR	2176708	Identifier	addr		2172388	0					
ANR	2176709	Argument	address_offset		2172388	2					
ANR	2176710	Identifier	address_offset		2172388	0					
ANR	2176711	ExpressionStatement	"store_reg ( s , rn , addr )"	1567:20:29254:29276	2172388	1	True				
ANR	2176712	CallExpression	"store_reg ( s , rn , addr )"		2172388	0					
ANR	2176713	Callee	store_reg		2172388	0					
ANR	2176714	Identifier	store_reg		2172388	0					
ANR	2176715	ArgumentList	s		2172388	1					
ANR	2176716	Argument	s		2172388	0					
ANR	2176717	Identifier	s		2172388	0					
ANR	2176718	Argument	rn		2172388	1					
ANR	2176719	Identifier	rn		2172388	0					
ANR	2176720	Argument	addr		2172388	2					
ANR	2176721	Identifier	addr		2172388	0					
ANR	2176722	ElseStatement	else		2172388	0					
ANR	2176723	CompoundStatement		1567:23:29240:29240	2172388	0					
ANR	2176724	ExpressionStatement	tcg_temp_free_i32 ( addr )	1571:20:29325:29348	2172388	0	True				
ANR	2176725	CallExpression	tcg_temp_free_i32 ( addr )		2172388	0					
ANR	2176726	Callee	tcg_temp_free_i32		2172388	0					
ANR	2176727	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2176728	ArgumentList	addr		2172388	1					
ANR	2176729	Argument	addr		2172388	0					
ANR	2176730	Identifier	addr		2172388	0					
ANR	2176731	IfStatement	if ( load )		2172388	9					
ANR	2176732	Condition	load	1575:20:29390:29393	2172388	0	True				
ANR	2176733	Identifier	load		2172388	0					
ANR	2176734	CompoundStatement		1573:26:29334:29334	2172388	1					
ANR	2176735	ExpressionStatement	"store_reg ( s , rd , tmp )"	1579:20:29466:29487	2172388	0	True				
ANR	2176736	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2176737	Callee	store_reg		2172388	0					
ANR	2176738	Identifier	store_reg		2172388	0					
ANR	2176739	ArgumentList	s		2172388	1					
ANR	2176740	Argument	s		2172388	0					
ANR	2176741	Identifier	s		2172388	0					
ANR	2176742	Argument	rd		2172388	1					
ANR	2176743	Identifier	rd		2172388	0					
ANR	2176744	Argument	tmp		2172388	2					
ANR	2176745	Identifier	tmp		2172388	0					
ANR	2176746	BreakStatement	break ;	1585:12:29536:29541	2172388	4	True				
ANR	2176747	Label	case 0x4 :	1587:8:29552:29560	2172388	5	True				
ANR	2176748	Label	case 0x5 :	1589:8:29571:29579	2172388	6	True				
ANR	2176749	GotoStatement	goto do_ldst ;	1591:12:29594:29606	2172388	7	True				
ANR	2176750	Identifier	do_ldst		2172388	0					
ANR	2176751	Label	case 0x6 :	1593:8:29617:29625	2172388	8	True				
ANR	2176752	Label	case 0x7 :	1595:8:29636:29644	2172388	9	True				
ANR	2176753	IfStatement	if ( insn & ( 1 << 4 ) )		2172388	10					
ANR	2176754	Condition	insn & ( 1 << 4 )	1597:16:29663:29677	2172388	0	True				
ANR	2176755	BitAndExpression	insn & ( 1 << 4 )		2172388	0		&			
ANR	2176756	Identifier	insn		2172388	0					
ANR	2176757	ShiftExpression	1 << 4		2172388	1		<<			
ANR	2176758	PrimaryExpression	1		2172388	0					
ANR	2176759	PrimaryExpression	4		2172388	1					
ANR	2176760	CompoundStatement		1595:33:29618:29618	2172388	1					
ANR	2176761	ExpressionStatement	ARCH ( 6 )	1599:16:29699:29706	2172388	0	True				
ANR	2176762	CallExpression	ARCH ( 6 )		2172388	0					
ANR	2176763	Callee	ARCH		2172388	0					
ANR	2176764	Identifier	ARCH		2172388	0					
ANR	2176765	ArgumentList	6		2172388	1					
ANR	2176766	Argument	6		2172388	0					
ANR	2176767	PrimaryExpression	6		2172388	0					
ANR	2176768	ExpressionStatement	rm = insn & 0xf	1603:16:29775:29790	2172388	1	True				
ANR	2176769	AssignmentExpression	rm = insn & 0xf		2172388	0		=			
ANR	2176770	Identifier	rm		2172388	0					
ANR	2176771	BitAndExpression	insn & 0xf		2172388	1		&			
ANR	2176772	Identifier	insn		2172388	0					
ANR	2176773	PrimaryExpression	0xf		2172388	1					
ANR	2176774	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	1605:16:29809:29832	2172388	2	True				
ANR	2176775	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2172388	0		=			
ANR	2176776	Identifier	rn		2172388	0					
ANR	2176777	BitAndExpression	( insn >> 16 ) & 0xf		2172388	1		&			
ANR	2176778	ShiftExpression	insn >> 16		2172388	0		>>			
ANR	2176779	Identifier	insn		2172388	0					
ANR	2176780	PrimaryExpression	16		2172388	1					
ANR	2176781	PrimaryExpression	0xf		2172388	1					
ANR	2176782	ExpressionStatement	rd = ( insn >> 12 ) & 0xf	1607:16:29851:29874	2172388	3	True				
ANR	2176783	AssignmentExpression	rd = ( insn >> 12 ) & 0xf		2172388	0		=			
ANR	2176784	Identifier	rd		2172388	0					
ANR	2176785	BitAndExpression	( insn >> 12 ) & 0xf		2172388	1		&			
ANR	2176786	ShiftExpression	insn >> 12		2172388	0		>>			
ANR	2176787	Identifier	insn		2172388	0					
ANR	2176788	PrimaryExpression	12		2172388	1					
ANR	2176789	PrimaryExpression	0xf		2172388	1					
ANR	2176790	ExpressionStatement	rs = ( insn >> 8 ) & 0xf	1609:16:29893:29915	2172388	4	True				
ANR	2176791	AssignmentExpression	rs = ( insn >> 8 ) & 0xf		2172388	0		=			
ANR	2176792	Identifier	rs		2172388	0					
ANR	2176793	BitAndExpression	( insn >> 8 ) & 0xf		2172388	1		&			
ANR	2176794	ShiftExpression	insn >> 8		2172388	0		>>			
ANR	2176795	Identifier	insn		2172388	0					
ANR	2176796	PrimaryExpression	8		2172388	1					
ANR	2176797	PrimaryExpression	0xf		2172388	1					
ANR	2176798	SwitchStatement	switch ( ( insn >> 23 ) & 3 )		2172388	5					
ANR	2176799	Condition	( insn >> 23 ) & 3	1611:24:29942:29957	2172388	0	True				
ANR	2176800	BitAndExpression	( insn >> 23 ) & 3		2172388	0		&			
ANR	2176801	ShiftExpression	insn >> 23		2172388	0		>>			
ANR	2176802	Identifier	insn		2172388	0					
ANR	2176803	PrimaryExpression	23		2172388	1					
ANR	2176804	PrimaryExpression	3		2172388	1					
ANR	2176805	CompoundStatement		1609:42:29898:29898	2172388	1					
ANR	2176806	Label	case 0 :	1613:16:29979:29985	2172388	0	True				
ANR	2176807	ExpressionStatement	op1 = ( insn >> 20 ) & 7	1615:20:30038:30060	2172388	1	True				
ANR	2176808	AssignmentExpression	op1 = ( insn >> 20 ) & 7		2172388	0		=			
ANR	2176809	Identifier	op1		2172388	0					
ANR	2176810	BitAndExpression	( insn >> 20 ) & 7		2172388	1		&			
ANR	2176811	ShiftExpression	insn >> 20		2172388	0		>>			
ANR	2176812	Identifier	insn		2172388	0					
ANR	2176813	PrimaryExpression	20		2172388	1					
ANR	2176814	PrimaryExpression	7		2172388	1					
ANR	2176815	ExpressionStatement	"tmp = load_reg ( s , rn )"	1617:20:30083:30104	2172388	2	True				
ANR	2176816	AssignmentExpression	"tmp = load_reg ( s , rn )"		2172388	0		=			
ANR	2176817	Identifier	tmp		2172388	0					
ANR	2176818	CallExpression	"load_reg ( s , rn )"		2172388	1					
ANR	2176819	Callee	load_reg		2172388	0					
ANR	2176820	Identifier	load_reg		2172388	0					
ANR	2176821	ArgumentList	s		2172388	1					
ANR	2176822	Argument	s		2172388	0					
ANR	2176823	Identifier	s		2172388	0					
ANR	2176824	Argument	rn		2172388	1					
ANR	2176825	Identifier	rn		2172388	0					
ANR	2176826	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	1619:20:30127:30149	2172388	3	True				
ANR	2176827	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2172388	0		=			
ANR	2176828	Identifier	tmp2		2172388	0					
ANR	2176829	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2176830	Callee	load_reg		2172388	0					
ANR	2176831	Identifier	load_reg		2172388	0					
ANR	2176832	ArgumentList	s		2172388	1					
ANR	2176833	Argument	s		2172388	0					
ANR	2176834	Identifier	s		2172388	0					
ANR	2176835	Argument	rm		2172388	1					
ANR	2176836	Identifier	rm		2172388	0					
ANR	2176837	ExpressionStatement	sh = ( insn >> 5 ) & 7	1621:20:30172:30192	2172388	4	True				
ANR	2176838	AssignmentExpression	sh = ( insn >> 5 ) & 7		2172388	0		=			
ANR	2176839	Identifier	sh		2172388	0					
ANR	2176840	BitAndExpression	( insn >> 5 ) & 7		2172388	1		&			
ANR	2176841	ShiftExpression	insn >> 5		2172388	0		>>			
ANR	2176842	Identifier	insn		2172388	0					
ANR	2176843	PrimaryExpression	5		2172388	1					
ANR	2176844	PrimaryExpression	7		2172388	1					
ANR	2176845	IfStatement	if ( ( op1 & 3 ) == 0 || sh == 5 || sh == 6 )		2172388	5					
ANR	2176846	Condition	( op1 & 3 ) == 0 || sh == 5 || sh == 6	1623:24:30219:30254	2172388	0	True				
ANR	2176847	OrExpression	( op1 & 3 ) == 0 || sh == 5 || sh == 6		2172388	0		||			
ANR	2176848	EqualityExpression	( op1 & 3 ) == 0		2172388	0		==			
ANR	2176849	BitAndExpression	op1 & 3		2172388	0		&			
ANR	2176850	Identifier	op1		2172388	0					
ANR	2176851	PrimaryExpression	3		2172388	1					
ANR	2176852	PrimaryExpression	0		2172388	1					
ANR	2176853	OrExpression	sh == 5 || sh == 6		2172388	1		||			
ANR	2176854	EqualityExpression	sh == 5		2172388	0		==			
ANR	2176855	Identifier	sh		2172388	0					
ANR	2176856	PrimaryExpression	5		2172388	1					
ANR	2176857	EqualityExpression	sh == 6		2172388	1		==			
ANR	2176858	Identifier	sh		2172388	0					
ANR	2176859	PrimaryExpression	6		2172388	1					
ANR	2176860	GotoStatement	goto illegal_op ;	1625:24:30282:30297	2172388	1	True				
ANR	2176861	Identifier	illegal_op		2172388	0					
ANR	2176862	ExpressionStatement	"gen_arm_parallel_addsub ( op1 , sh , tmp , tmp2 )"	1627:20:30320:30363	2172388	6	True				
ANR	2176863	CallExpression	"gen_arm_parallel_addsub ( op1 , sh , tmp , tmp2 )"		2172388	0					
ANR	2176864	Callee	gen_arm_parallel_addsub		2172388	0					
ANR	2176865	Identifier	gen_arm_parallel_addsub		2172388	0					
ANR	2176866	ArgumentList	op1		2172388	1					
ANR	2176867	Argument	op1		2172388	0					
ANR	2176868	Identifier	op1		2172388	0					
ANR	2176869	Argument	sh		2172388	1					
ANR	2176870	Identifier	sh		2172388	0					
ANR	2176871	Argument	tmp		2172388	2					
ANR	2176872	Identifier	tmp		2172388	0					
ANR	2176873	Argument	tmp2		2172388	3					
ANR	2176874	Identifier	tmp2		2172388	0					
ANR	2176875	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1629:20:30386:30409	2172388	7	True				
ANR	2176876	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2176877	Callee	tcg_temp_free_i32		2172388	0					
ANR	2176878	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2176879	ArgumentList	tmp2		2172388	1					
ANR	2176880	Argument	tmp2		2172388	0					
ANR	2176881	Identifier	tmp2		2172388	0					
ANR	2176882	ExpressionStatement	"store_reg ( s , rd , tmp )"	1631:20:30432:30453	2172388	8	True				
ANR	2176883	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2176884	Callee	store_reg		2172388	0					
ANR	2176885	Identifier	store_reg		2172388	0					
ANR	2176886	ArgumentList	s		2172388	1					
ANR	2176887	Argument	s		2172388	0					
ANR	2176888	Identifier	s		2172388	0					
ANR	2176889	Argument	rd		2172388	1					
ANR	2176890	Identifier	rd		2172388	0					
ANR	2176891	Argument	tmp		2172388	2					
ANR	2176892	Identifier	tmp		2172388	0					
ANR	2176893	BreakStatement	break ;	1633:20:30476:30481	2172388	9	True				
ANR	2176894	Label	case 1 :	1635:16:30500:30506	2172388	10	True				
ANR	2176895	IfStatement	if ( ( insn & 0x00700020 ) == 0 )		2172388	11					
ANR	2176896	Condition	( insn & 0x00700020 ) == 0	1637:24:30533:30556	2172388	0	True				
ANR	2176897	EqualityExpression	( insn & 0x00700020 ) == 0		2172388	0		==			
ANR	2176898	BitAndExpression	insn & 0x00700020		2172388	0		&			
ANR	2176899	Identifier	insn		2172388	0					
ANR	2176900	PrimaryExpression	0x00700020		2172388	1					
ANR	2176901	PrimaryExpression	0		2172388	1					
ANR	2176902	CompoundStatement		1635:50:30497:30497	2172388	1					
ANR	2176903	ExpressionStatement	"tmp = load_reg ( s , rn )"	1641:24:30633:30654	2172388	0	True				
ANR	2176904	AssignmentExpression	"tmp = load_reg ( s , rn )"		2172388	0		=			
ANR	2176905	Identifier	tmp		2172388	0					
ANR	2176906	CallExpression	"load_reg ( s , rn )"		2172388	1					
ANR	2176907	Callee	load_reg		2172388	0					
ANR	2176908	Identifier	load_reg		2172388	0					
ANR	2176909	ArgumentList	s		2172388	1					
ANR	2176910	Argument	s		2172388	0					
ANR	2176911	Identifier	s		2172388	0					
ANR	2176912	Argument	rn		2172388	1					
ANR	2176913	Identifier	rn		2172388	0					
ANR	2176914	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	1643:24:30681:30703	2172388	1	True				
ANR	2176915	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2172388	0		=			
ANR	2176916	Identifier	tmp2		2172388	0					
ANR	2176917	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2176918	Callee	load_reg		2172388	0					
ANR	2176919	Identifier	load_reg		2172388	0					
ANR	2176920	ArgumentList	s		2172388	1					
ANR	2176921	Argument	s		2172388	0					
ANR	2176922	Identifier	s		2172388	0					
ANR	2176923	Argument	rm		2172388	1					
ANR	2176924	Identifier	rm		2172388	0					
ANR	2176925	ExpressionStatement	shift = ( insn >> 7 ) & 0x1f	1645:24:30730:30756	2172388	2	True				
ANR	2176926	AssignmentExpression	shift = ( insn >> 7 ) & 0x1f		2172388	0		=			
ANR	2176927	Identifier	shift		2172388	0					
ANR	2176928	BitAndExpression	( insn >> 7 ) & 0x1f		2172388	1		&			
ANR	2176929	ShiftExpression	insn >> 7		2172388	0		>>			
ANR	2176930	Identifier	insn		2172388	0					
ANR	2176931	PrimaryExpression	7		2172388	1					
ANR	2176932	PrimaryExpression	0x1f		2172388	1					
ANR	2176933	IfStatement	if ( insn & ( 1 << 6 ) )		2172388	3					
ANR	2176934	Condition	insn & ( 1 << 6 )	1647:28:30787:30801	2172388	0	True				
ANR	2176935	BitAndExpression	insn & ( 1 << 6 )		2172388	0		&			
ANR	2176936	Identifier	insn		2172388	0					
ANR	2176937	ShiftExpression	1 << 6		2172388	1		<<			
ANR	2176938	PrimaryExpression	1		2172388	0					
ANR	2176939	PrimaryExpression	6		2172388	1					
ANR	2176940	CompoundStatement		1645:45:30742:30742	2172388	1					
ANR	2176941	IfStatement	if ( shift == 0 )		2172388	0					
ANR	2176942	Condition	shift == 0	1651:32:30880:30889	2172388	0	True				
ANR	2176943	EqualityExpression	shift == 0		2172388	0		==			
ANR	2176944	Identifier	shift		2172388	0					
ANR	2176945	PrimaryExpression	0		2172388	1					
ANR	2176946	ExpressionStatement	shift = 31	1653:32:30925:30935	2172388	1	True				
ANR	2176947	AssignmentExpression	shift = 31		2172388	0		=			
ANR	2176948	Identifier	shift		2172388	0					
ANR	2176949	PrimaryExpression	31		2172388	1					
ANR	2176950	ExpressionStatement	"tcg_gen_sari_i32 ( tmp2 , tmp2 , shift )"	1655:28:30966:31001	2172388	1	True				
ANR	2176951	CallExpression	"tcg_gen_sari_i32 ( tmp2 , tmp2 , shift )"		2172388	0					
ANR	2176952	Callee	tcg_gen_sari_i32		2172388	0					
ANR	2176953	Identifier	tcg_gen_sari_i32		2172388	0					
ANR	2176954	ArgumentList	tmp2		2172388	1					
ANR	2176955	Argument	tmp2		2172388	0					
ANR	2176956	Identifier	tmp2		2172388	0					
ANR	2176957	Argument	tmp2		2172388	1					
ANR	2176958	Identifier	tmp2		2172388	0					
ANR	2176959	Argument	shift		2172388	2					
ANR	2176960	Identifier	shift		2172388	0					
ANR	2176961	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , tmp , 0xffff0000 )"	1657:28:31032:31070	2172388	2	True				
ANR	2176962	CallExpression	"tcg_gen_andi_i32 ( tmp , tmp , 0xffff0000 )"		2172388	0					
ANR	2176963	Callee	tcg_gen_andi_i32		2172388	0					
ANR	2176964	Identifier	tcg_gen_andi_i32		2172388	0					
ANR	2176965	ArgumentList	tmp		2172388	1					
ANR	2176966	Argument	tmp		2172388	0					
ANR	2176967	Identifier	tmp		2172388	0					
ANR	2176968	Argument	tmp		2172388	1					
ANR	2176969	Identifier	tmp		2172388	0					
ANR	2176970	Argument	0xffff0000		2172388	2					
ANR	2176971	PrimaryExpression	0xffff0000		2172388	0					
ANR	2176972	ExpressionStatement	"tcg_gen_ext16u_i32 ( tmp2 , tmp2 )"	1659:28:31101:31131	2172388	3	True				
ANR	2176973	CallExpression	"tcg_gen_ext16u_i32 ( tmp2 , tmp2 )"		2172388	0					
ANR	2176974	Callee	tcg_gen_ext16u_i32		2172388	0					
ANR	2176975	Identifier	tcg_gen_ext16u_i32		2172388	0					
ANR	2176976	ArgumentList	tmp2		2172388	1					
ANR	2176977	Argument	tmp2		2172388	0					
ANR	2176978	Identifier	tmp2		2172388	0					
ANR	2176979	Argument	tmp2		2172388	1					
ANR	2176980	Identifier	tmp2		2172388	0					
ANR	2176981	ElseStatement	else		2172388	0					
ANR	2176982	CompoundStatement		1659:31:31103:31103	2172388	0					
ANR	2176983	IfStatement	if ( shift )		2172388	0					
ANR	2176984	Condition	shift	1665:32:31241:31245	2172388	0	True				
ANR	2176985	Identifier	shift		2172388	0					
ANR	2176986	ExpressionStatement	"tcg_gen_shli_i32 ( tmp2 , tmp2 , shift )"	1667:32:31281:31316	2172388	1	True				
ANR	2176987	CallExpression	"tcg_gen_shli_i32 ( tmp2 , tmp2 , shift )"		2172388	0					
ANR	2176988	Callee	tcg_gen_shli_i32		2172388	0					
ANR	2176989	Identifier	tcg_gen_shli_i32		2172388	0					
ANR	2176990	ArgumentList	tmp2		2172388	1					
ANR	2176991	Argument	tmp2		2172388	0					
ANR	2176992	Identifier	tmp2		2172388	0					
ANR	2176993	Argument	tmp2		2172388	1					
ANR	2176994	Identifier	tmp2		2172388	0					
ANR	2176995	Argument	shift		2172388	2					
ANR	2176996	Identifier	shift		2172388	0					
ANR	2176997	ExpressionStatement	"tcg_gen_ext16u_i32 ( tmp , tmp )"	1669:28:31347:31375	2172388	1	True				
ANR	2176998	CallExpression	"tcg_gen_ext16u_i32 ( tmp , tmp )"		2172388	0					
ANR	2176999	Callee	tcg_gen_ext16u_i32		2172388	0					
ANR	2177000	Identifier	tcg_gen_ext16u_i32		2172388	0					
ANR	2177001	ArgumentList	tmp		2172388	1					
ANR	2177002	Argument	tmp		2172388	0					
ANR	2177003	Identifier	tmp		2172388	0					
ANR	2177004	Argument	tmp		2172388	1					
ANR	2177005	Identifier	tmp		2172388	0					
ANR	2177006	ExpressionStatement	"tcg_gen_andi_i32 ( tmp2 , tmp2 , 0xffff0000 )"	1671:28:31406:31446	2172388	2	True				
ANR	2177007	CallExpression	"tcg_gen_andi_i32 ( tmp2 , tmp2 , 0xffff0000 )"		2172388	0					
ANR	2177008	Callee	tcg_gen_andi_i32		2172388	0					
ANR	2177009	Identifier	tcg_gen_andi_i32		2172388	0					
ANR	2177010	ArgumentList	tmp2		2172388	1					
ANR	2177011	Argument	tmp2		2172388	0					
ANR	2177012	Identifier	tmp2		2172388	0					
ANR	2177013	Argument	tmp2		2172388	1					
ANR	2177014	Identifier	tmp2		2172388	0					
ANR	2177015	Argument	0xffff0000		2172388	2					
ANR	2177016	PrimaryExpression	0xffff0000		2172388	0					
ANR	2177017	ExpressionStatement	"tcg_gen_or_i32 ( tmp , tmp , tmp2 )"	1675:24:31500:31530	2172388	4	True				
ANR	2177018	CallExpression	"tcg_gen_or_i32 ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2177019	Callee	tcg_gen_or_i32		2172388	0					
ANR	2177020	Identifier	tcg_gen_or_i32		2172388	0					
ANR	2177021	ArgumentList	tmp		2172388	1					
ANR	2177022	Argument	tmp		2172388	0					
ANR	2177023	Identifier	tmp		2172388	0					
ANR	2177024	Argument	tmp		2172388	1					
ANR	2177025	Identifier	tmp		2172388	0					
ANR	2177026	Argument	tmp2		2172388	2					
ANR	2177027	Identifier	tmp2		2172388	0					
ANR	2177028	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1677:24:31557:31580	2172388	5	True				
ANR	2177029	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2177030	Callee	tcg_temp_free_i32		2172388	0					
ANR	2177031	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2177032	ArgumentList	tmp2		2172388	1					
ANR	2177033	Argument	tmp2		2172388	0					
ANR	2177034	Identifier	tmp2		2172388	0					
ANR	2177035	ExpressionStatement	"store_reg ( s , rd , tmp )"	1679:24:31607:31628	2172388	6	True				
ANR	2177036	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2177037	Callee	store_reg		2172388	0					
ANR	2177038	Identifier	store_reg		2172388	0					
ANR	2177039	ArgumentList	s		2172388	1					
ANR	2177040	Argument	s		2172388	0					
ANR	2177041	Identifier	s		2172388	0					
ANR	2177042	Argument	rd		2172388	1					
ANR	2177043	Identifier	rd		2172388	0					
ANR	2177044	Argument	tmp		2172388	2					
ANR	2177045	Identifier	tmp		2172388	0					
ANR	2177046	ElseStatement	else		2172388	0					
ANR	2177047	IfStatement	if ( ( insn & 0x00200020 ) == 0x00200000 )		2172388	0					
ANR	2177048	Condition	( insn & 0x00200020 ) == 0x00200000	1681:31:31662:31694	2172388	0	True				
ANR	2177049	EqualityExpression	( insn & 0x00200020 ) == 0x00200000		2172388	0		==			
ANR	2177050	BitAndExpression	insn & 0x00200020		2172388	0		&			
ANR	2177051	Identifier	insn		2172388	0					
ANR	2177052	PrimaryExpression	0x00200020		2172388	1					
ANR	2177053	PrimaryExpression	0x00200000		2172388	1					
ANR	2177054	CompoundStatement		1679:66:31635:31635	2172388	1					
ANR	2177055	ExpressionStatement	"tmp = load_reg ( s , rm )"	1685:24:31763:31784	2172388	0	True				
ANR	2177056	AssignmentExpression	"tmp = load_reg ( s , rm )"		2172388	0		=			
ANR	2177057	Identifier	tmp		2172388	0					
ANR	2177058	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2177059	Callee	load_reg		2172388	0					
ANR	2177060	Identifier	load_reg		2172388	0					
ANR	2177061	ArgumentList	s		2172388	1					
ANR	2177062	Argument	s		2172388	0					
ANR	2177063	Identifier	s		2172388	0					
ANR	2177064	Argument	rm		2172388	1					
ANR	2177065	Identifier	rm		2172388	0					
ANR	2177066	ExpressionStatement	shift = ( insn >> 7 ) & 0x1f	1687:24:31811:31837	2172388	1	True				
ANR	2177067	AssignmentExpression	shift = ( insn >> 7 ) & 0x1f		2172388	0		=			
ANR	2177068	Identifier	shift		2172388	0					
ANR	2177069	BitAndExpression	( insn >> 7 ) & 0x1f		2172388	1		&			
ANR	2177070	ShiftExpression	insn >> 7		2172388	0		>>			
ANR	2177071	Identifier	insn		2172388	0					
ANR	2177072	PrimaryExpression	7		2172388	1					
ANR	2177073	PrimaryExpression	0x1f		2172388	1					
ANR	2177074	IfStatement	if ( insn & ( 1 << 6 ) )		2172388	2					
ANR	2177075	Condition	insn & ( 1 << 6 )	1689:28:31868:31882	2172388	0	True				
ANR	2177076	BitAndExpression	insn & ( 1 << 6 )		2172388	0		&			
ANR	2177077	Identifier	insn		2172388	0					
ANR	2177078	ShiftExpression	1 << 6		2172388	1		<<			
ANR	2177079	PrimaryExpression	1		2172388	0					
ANR	2177080	PrimaryExpression	6		2172388	1					
ANR	2177081	CompoundStatement		1687:45:31823:31823	2172388	1					
ANR	2177082	IfStatement	if ( shift == 0 )		2172388	0					
ANR	2177083	Condition	shift == 0	1691:32:31920:31929	2172388	0	True				
ANR	2177084	EqualityExpression	shift == 0		2172388	0		==			
ANR	2177085	Identifier	shift		2172388	0					
ANR	2177086	PrimaryExpression	0		2172388	1					
ANR	2177087	ExpressionStatement	shift = 31	1693:32:31965:31975	2172388	1	True				
ANR	2177088	AssignmentExpression	shift = 31		2172388	0		=			
ANR	2177089	Identifier	shift		2172388	0					
ANR	2177090	PrimaryExpression	31		2172388	1					
ANR	2177091	ExpressionStatement	"tcg_gen_sari_i32 ( tmp , tmp , shift )"	1695:28:32006:32039	2172388	1	True				
ANR	2177092	CallExpression	"tcg_gen_sari_i32 ( tmp , tmp , shift )"		2172388	0					
ANR	2177093	Callee	tcg_gen_sari_i32		2172388	0					
ANR	2177094	Identifier	tcg_gen_sari_i32		2172388	0					
ANR	2177095	ArgumentList	tmp		2172388	1					
ANR	2177096	Argument	tmp		2172388	0					
ANR	2177097	Identifier	tmp		2172388	0					
ANR	2177098	Argument	tmp		2172388	1					
ANR	2177099	Identifier	tmp		2172388	0					
ANR	2177100	Argument	shift		2172388	2					
ANR	2177101	Identifier	shift		2172388	0					
ANR	2177102	ElseStatement	else		2172388	0					
ANR	2177103	CompoundStatement		1695:31:32011:32011	2172388	0					
ANR	2177104	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , tmp , shift )"	1699:28:32104:32137	2172388	0	True				
ANR	2177105	CallExpression	"tcg_gen_shli_i32 ( tmp , tmp , shift )"		2172388	0					
ANR	2177106	Callee	tcg_gen_shli_i32		2172388	0					
ANR	2177107	Identifier	tcg_gen_shli_i32		2172388	0					
ANR	2177108	ArgumentList	tmp		2172388	1					
ANR	2177109	Argument	tmp		2172388	0					
ANR	2177110	Identifier	tmp		2172388	0					
ANR	2177111	Argument	tmp		2172388	1					
ANR	2177112	Identifier	tmp		2172388	0					
ANR	2177113	Argument	shift		2172388	2					
ANR	2177114	Identifier	shift		2172388	0					
ANR	2177115	ExpressionStatement	sh = ( insn >> 16 ) & 0x1f	1703:24:32191:32215	2172388	3	True				
ANR	2177116	AssignmentExpression	sh = ( insn >> 16 ) & 0x1f		2172388	0		=			
ANR	2177117	Identifier	sh		2172388	0					
ANR	2177118	BitAndExpression	( insn >> 16 ) & 0x1f		2172388	1		&			
ANR	2177119	ShiftExpression	insn >> 16		2172388	0		>>			
ANR	2177120	Identifier	insn		2172388	0					
ANR	2177121	PrimaryExpression	16		2172388	1					
ANR	2177122	PrimaryExpression	0x1f		2172388	1					
ANR	2177123	ExpressionStatement	tmp2 = tcg_const_i32 ( sh )	1705:24:32242:32266	2172388	4	True				
ANR	2177124	AssignmentExpression	tmp2 = tcg_const_i32 ( sh )		2172388	0		=			
ANR	2177125	Identifier	tmp2		2172388	0					
ANR	2177126	CallExpression	tcg_const_i32 ( sh )		2172388	1					
ANR	2177127	Callee	tcg_const_i32		2172388	0					
ANR	2177128	Identifier	tcg_const_i32		2172388	0					
ANR	2177129	ArgumentList	sh		2172388	1					
ANR	2177130	Argument	sh		2172388	0					
ANR	2177131	Identifier	sh		2172388	0					
ANR	2177132	IfStatement	if ( insn & ( 1 << 22 ) )		2172388	5					
ANR	2177133	Condition	insn & ( 1 << 22 )	1707:28:32297:32312	2172388	0	True				
ANR	2177134	BitAndExpression	insn & ( 1 << 22 )		2172388	0		&			
ANR	2177135	Identifier	insn		2172388	0					
ANR	2177136	ShiftExpression	1 << 22		2172388	1		<<			
ANR	2177137	PrimaryExpression	1		2172388	0					
ANR	2177138	PrimaryExpression	22		2172388	1					
ANR	2177139	ExpressionStatement	"gen_helper_usat ( tmp , tmp , tmp2 )"	1709:26:32342:32373	2172388	1	True				
ANR	2177140	CallExpression	"gen_helper_usat ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2177141	Callee	gen_helper_usat		2172388	0					
ANR	2177142	Identifier	gen_helper_usat		2172388	0					
ANR	2177143	ArgumentList	tmp		2172388	1					
ANR	2177144	Argument	tmp		2172388	0					
ANR	2177145	Identifier	tmp		2172388	0					
ANR	2177146	Argument	tmp		2172388	1					
ANR	2177147	Identifier	tmp		2172388	0					
ANR	2177148	Argument	tmp2		2172388	2					
ANR	2177149	Identifier	tmp2		2172388	0					
ANR	2177150	ElseStatement	else		2172388	0					
ANR	2177151	ExpressionStatement	"gen_helper_ssat ( tmp , tmp , tmp2 )"	1713:26:32432:32463	2172388	0	True				
ANR	2177152	CallExpression	"gen_helper_ssat ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2177153	Callee	gen_helper_ssat		2172388	0					
ANR	2177154	Identifier	gen_helper_ssat		2172388	0					
ANR	2177155	ArgumentList	tmp		2172388	1					
ANR	2177156	Argument	tmp		2172388	0					
ANR	2177157	Identifier	tmp		2172388	0					
ANR	2177158	Argument	tmp		2172388	1					
ANR	2177159	Identifier	tmp		2172388	0					
ANR	2177160	Argument	tmp2		2172388	2					
ANR	2177161	Identifier	tmp2		2172388	0					
ANR	2177162	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1715:24:32490:32513	2172388	6	True				
ANR	2177163	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2177164	Callee	tcg_temp_free_i32		2172388	0					
ANR	2177165	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2177166	ArgumentList	tmp2		2172388	1					
ANR	2177167	Argument	tmp2		2172388	0					
ANR	2177168	Identifier	tmp2		2172388	0					
ANR	2177169	ExpressionStatement	"store_reg ( s , rd , tmp )"	1717:24:32540:32561	2172388	7	True				
ANR	2177170	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2177171	Callee	store_reg		2172388	0					
ANR	2177172	Identifier	store_reg		2172388	0					
ANR	2177173	ArgumentList	s		2172388	1					
ANR	2177174	Argument	s		2172388	0					
ANR	2177175	Identifier	s		2172388	0					
ANR	2177176	Argument	rd		2172388	1					
ANR	2177177	Identifier	rd		2172388	0					
ANR	2177178	Argument	tmp		2172388	2					
ANR	2177179	Identifier	tmp		2172388	0					
ANR	2177180	ElseStatement	else		2172388	0					
ANR	2177181	IfStatement	if ( ( insn & 0x00300fe0 ) == 0x00200f20 )		2172388	0					
ANR	2177182	Condition	( insn & 0x00300fe0 ) == 0x00200f20	1719:31:32595:32627	2172388	0	True				
ANR	2177183	EqualityExpression	( insn & 0x00300fe0 ) == 0x00200f20		2172388	0		==			
ANR	2177184	BitAndExpression	insn & 0x00300fe0		2172388	0		&			
ANR	2177185	Identifier	insn		2172388	0					
ANR	2177186	PrimaryExpression	0x00300fe0		2172388	1					
ANR	2177187	PrimaryExpression	0x00200f20		2172388	1					
ANR	2177188	CompoundStatement		1717:66:32568:32568	2172388	1					
ANR	2177189	ExpressionStatement	"tmp = load_reg ( s , rm )"	1723:24:32698:32719	2172388	0	True				
ANR	2177190	AssignmentExpression	"tmp = load_reg ( s , rm )"		2172388	0		=			
ANR	2177191	Identifier	tmp		2172388	0					
ANR	2177192	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2177193	Callee	load_reg		2172388	0					
ANR	2177194	Identifier	load_reg		2172388	0					
ANR	2177195	ArgumentList	s		2172388	1					
ANR	2177196	Argument	s		2172388	0					
ANR	2177197	Identifier	s		2172388	0					
ANR	2177198	Argument	rm		2172388	1					
ANR	2177199	Identifier	rm		2172388	0					
ANR	2177200	ExpressionStatement	sh = ( insn >> 16 ) & 0x1f	1725:24:32746:32770	2172388	1	True				
ANR	2177201	AssignmentExpression	sh = ( insn >> 16 ) & 0x1f		2172388	0		=			
ANR	2177202	Identifier	sh		2172388	0					
ANR	2177203	BitAndExpression	( insn >> 16 ) & 0x1f		2172388	1		&			
ANR	2177204	ShiftExpression	insn >> 16		2172388	0		>>			
ANR	2177205	Identifier	insn		2172388	0					
ANR	2177206	PrimaryExpression	16		2172388	1					
ANR	2177207	PrimaryExpression	0x1f		2172388	1					
ANR	2177208	ExpressionStatement	tmp2 = tcg_const_i32 ( sh )	1727:24:32797:32821	2172388	2	True				
ANR	2177209	AssignmentExpression	tmp2 = tcg_const_i32 ( sh )		2172388	0		=			
ANR	2177210	Identifier	tmp2		2172388	0					
ANR	2177211	CallExpression	tcg_const_i32 ( sh )		2172388	1					
ANR	2177212	Callee	tcg_const_i32		2172388	0					
ANR	2177213	Identifier	tcg_const_i32		2172388	0					
ANR	2177214	ArgumentList	sh		2172388	1					
ANR	2177215	Argument	sh		2172388	0					
ANR	2177216	Identifier	sh		2172388	0					
ANR	2177217	IfStatement	if ( insn & ( 1 << 22 ) )		2172388	3					
ANR	2177218	Condition	insn & ( 1 << 22 )	1729:28:32852:32867	2172388	0	True				
ANR	2177219	BitAndExpression	insn & ( 1 << 22 )		2172388	0		&			
ANR	2177220	Identifier	insn		2172388	0					
ANR	2177221	ShiftExpression	1 << 22		2172388	1		<<			
ANR	2177222	PrimaryExpression	1		2172388	0					
ANR	2177223	PrimaryExpression	22		2172388	1					
ANR	2177224	ExpressionStatement	"gen_helper_usat16 ( tmp , tmp , tmp2 )"	1731:26:32897:32930	2172388	1	True				
ANR	2177225	CallExpression	"gen_helper_usat16 ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2177226	Callee	gen_helper_usat16		2172388	0					
ANR	2177227	Identifier	gen_helper_usat16		2172388	0					
ANR	2177228	ArgumentList	tmp		2172388	1					
ANR	2177229	Argument	tmp		2172388	0					
ANR	2177230	Identifier	tmp		2172388	0					
ANR	2177231	Argument	tmp		2172388	1					
ANR	2177232	Identifier	tmp		2172388	0					
ANR	2177233	Argument	tmp2		2172388	2					
ANR	2177234	Identifier	tmp2		2172388	0					
ANR	2177235	ElseStatement	else		2172388	0					
ANR	2177236	ExpressionStatement	"gen_helper_ssat16 ( tmp , tmp , tmp2 )"	1735:26:32989:33022	2172388	0	True				
ANR	2177237	CallExpression	"gen_helper_ssat16 ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2177238	Callee	gen_helper_ssat16		2172388	0					
ANR	2177239	Identifier	gen_helper_ssat16		2172388	0					
ANR	2177240	ArgumentList	tmp		2172388	1					
ANR	2177241	Argument	tmp		2172388	0					
ANR	2177242	Identifier	tmp		2172388	0					
ANR	2177243	Argument	tmp		2172388	1					
ANR	2177244	Identifier	tmp		2172388	0					
ANR	2177245	Argument	tmp2		2172388	2					
ANR	2177246	Identifier	tmp2		2172388	0					
ANR	2177247	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1737:24:33049:33072	2172388	4	True				
ANR	2177248	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2177249	Callee	tcg_temp_free_i32		2172388	0					
ANR	2177250	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2177251	ArgumentList	tmp2		2172388	1					
ANR	2177252	Argument	tmp2		2172388	0					
ANR	2177253	Identifier	tmp2		2172388	0					
ANR	2177254	ExpressionStatement	"store_reg ( s , rd , tmp )"	1739:24:33099:33120	2172388	5	True				
ANR	2177255	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2177256	Callee	store_reg		2172388	0					
ANR	2177257	Identifier	store_reg		2172388	0					
ANR	2177258	ArgumentList	s		2172388	1					
ANR	2177259	Argument	s		2172388	0					
ANR	2177260	Identifier	s		2172388	0					
ANR	2177261	Argument	rd		2172388	1					
ANR	2177262	Identifier	rd		2172388	0					
ANR	2177263	Argument	tmp		2172388	2					
ANR	2177264	Identifier	tmp		2172388	0					
ANR	2177265	ElseStatement	else		2172388	0					
ANR	2177266	IfStatement	if ( ( insn & 0x00700fe0 ) == 0x00000fa0 )		2172388	0					
ANR	2177267	Condition	( insn & 0x00700fe0 ) == 0x00000fa0	1741:31:33154:33186	2172388	0	True				
ANR	2177268	EqualityExpression	( insn & 0x00700fe0 ) == 0x00000fa0		2172388	0		==			
ANR	2177269	BitAndExpression	insn & 0x00700fe0		2172388	0		&			
ANR	2177270	Identifier	insn		2172388	0					
ANR	2177271	PrimaryExpression	0x00700fe0		2172388	1					
ANR	2177272	PrimaryExpression	0x00000fa0		2172388	1					
ANR	2177273	CompoundStatement		1739:66:33127:33127	2172388	1					
ANR	2177274	ExpressionStatement	"tmp = load_reg ( s , rn )"	1745:24:33262:33283	2172388	0	True				
ANR	2177275	AssignmentExpression	"tmp = load_reg ( s , rn )"		2172388	0		=			
ANR	2177276	Identifier	tmp		2172388	0					
ANR	2177277	CallExpression	"load_reg ( s , rn )"		2172388	1					
ANR	2177278	Callee	load_reg		2172388	0					
ANR	2177279	Identifier	load_reg		2172388	0					
ANR	2177280	ArgumentList	s		2172388	1					
ANR	2177281	Argument	s		2172388	0					
ANR	2177282	Identifier	s		2172388	0					
ANR	2177283	Argument	rn		2172388	1					
ANR	2177284	Identifier	rn		2172388	0					
ANR	2177285	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	1747:24:33310:33332	2172388	1	True				
ANR	2177286	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2172388	0		=			
ANR	2177287	Identifier	tmp2		2172388	0					
ANR	2177288	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2177289	Callee	load_reg		2172388	0					
ANR	2177290	Identifier	load_reg		2172388	0					
ANR	2177291	ArgumentList	s		2172388	1					
ANR	2177292	Argument	s		2172388	0					
ANR	2177293	Identifier	s		2172388	0					
ANR	2177294	Argument	rm		2172388	1					
ANR	2177295	Identifier	rm		2172388	0					
ANR	2177296	ExpressionStatement	tmp3 = tcg_temp_new_i32 ( )	1749:24:33359:33384	2172388	2	True				
ANR	2177297	AssignmentExpression	tmp3 = tcg_temp_new_i32 ( )		2172388	0		=			
ANR	2177298	Identifier	tmp3		2172388	0					
ANR	2177299	CallExpression	tcg_temp_new_i32 ( )		2172388	1					
ANR	2177300	Callee	tcg_temp_new_i32		2172388	0					
ANR	2177301	Identifier	tcg_temp_new_i32		2172388	0					
ANR	2177302	ArgumentList			2172388	1					
ANR	2177303	ExpressionStatement	"tcg_gen_ld_i32 ( tmp3 , cpu_env , offsetof ( CPUState , GE ) )"	1751:24:33411:33464	2172388	3	True				
ANR	2177304	CallExpression	"tcg_gen_ld_i32 ( tmp3 , cpu_env , offsetof ( CPUState , GE ) )"		2172388	0					
ANR	2177305	Callee	tcg_gen_ld_i32		2172388	0					
ANR	2177306	Identifier	tcg_gen_ld_i32		2172388	0					
ANR	2177307	ArgumentList	tmp3		2172388	1					
ANR	2177308	Argument	tmp3		2172388	0					
ANR	2177309	Identifier	tmp3		2172388	0					
ANR	2177310	Argument	cpu_env		2172388	1					
ANR	2177311	Identifier	cpu_env		2172388	0					
ANR	2177312	Argument	"offsetof ( CPUState , GE )"		2172388	2					
ANR	2177313	CallExpression	"offsetof ( CPUState , GE )"		2172388	0					
ANR	2177314	Callee	offsetof		2172388	0					
ANR	2177315	Identifier	offsetof		2172388	0					
ANR	2177316	ArgumentList	CPUState		2172388	1					
ANR	2177317	Argument	CPUState		2172388	0					
ANR	2177318	Identifier	CPUState		2172388	0					
ANR	2177319	Argument	GE		2172388	1					
ANR	2177320	Identifier	GE		2172388	0					
ANR	2177321	ExpressionStatement	"gen_helper_sel_flags ( tmp , tmp3 , tmp , tmp2 )"	1753:24:33491:33533	2172388	4	True				
ANR	2177322	CallExpression	"gen_helper_sel_flags ( tmp , tmp3 , tmp , tmp2 )"		2172388	0					
ANR	2177323	Callee	gen_helper_sel_flags		2172388	0					
ANR	2177324	Identifier	gen_helper_sel_flags		2172388	0					
ANR	2177325	ArgumentList	tmp		2172388	1					
ANR	2177326	Argument	tmp		2172388	0					
ANR	2177327	Identifier	tmp		2172388	0					
ANR	2177328	Argument	tmp3		2172388	1					
ANR	2177329	Identifier	tmp3		2172388	0					
ANR	2177330	Argument	tmp		2172388	2					
ANR	2177331	Identifier	tmp		2172388	0					
ANR	2177332	Argument	tmp2		2172388	3					
ANR	2177333	Identifier	tmp2		2172388	0					
ANR	2177334	ExpressionStatement	tcg_temp_free_i32 ( tmp3 )	1755:24:33560:33583	2172388	5	True				
ANR	2177335	CallExpression	tcg_temp_free_i32 ( tmp3 )		2172388	0					
ANR	2177336	Callee	tcg_temp_free_i32		2172388	0					
ANR	2177337	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2177338	ArgumentList	tmp3		2172388	1					
ANR	2177339	Argument	tmp3		2172388	0					
ANR	2177340	Identifier	tmp3		2172388	0					
ANR	2177341	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1757:24:33610:33633	2172388	6	True				
ANR	2177342	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2177343	Callee	tcg_temp_free_i32		2172388	0					
ANR	2177344	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2177345	ArgumentList	tmp2		2172388	1					
ANR	2177346	Argument	tmp2		2172388	0					
ANR	2177347	Identifier	tmp2		2172388	0					
ANR	2177348	ExpressionStatement	"store_reg ( s , rd , tmp )"	1759:24:33660:33681	2172388	7	True				
ANR	2177349	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2177350	Callee	store_reg		2172388	0					
ANR	2177351	Identifier	store_reg		2172388	0					
ANR	2177352	ArgumentList	s		2172388	1					
ANR	2177353	Argument	s		2172388	0					
ANR	2177354	Identifier	s		2172388	0					
ANR	2177355	Argument	rd		2172388	1					
ANR	2177356	Identifier	rd		2172388	0					
ANR	2177357	Argument	tmp		2172388	2					
ANR	2177358	Identifier	tmp		2172388	0					
ANR	2177359	ElseStatement	else		2172388	0					
ANR	2177360	IfStatement	if ( ( insn & 0x000003e0 ) == 0x00000060 )		2172388	0					
ANR	2177361	Condition	( insn & 0x000003e0 ) == 0x00000060	1761:31:33715:33747	2172388	0	True				
ANR	2177362	EqualityExpression	( insn & 0x000003e0 ) == 0x00000060		2172388	0		==			
ANR	2177363	BitAndExpression	insn & 0x000003e0		2172388	0		&			
ANR	2177364	Identifier	insn		2172388	0					
ANR	2177365	PrimaryExpression	0x000003e0		2172388	1					
ANR	2177366	PrimaryExpression	0x00000060		2172388	1					
ANR	2177367	CompoundStatement		1759:66:33688:33688	2172388	1					
ANR	2177368	ExpressionStatement	"tmp = load_reg ( s , rm )"	1763:24:33777:33798	2172388	0	True				
ANR	2177369	AssignmentExpression	"tmp = load_reg ( s , rm )"		2172388	0		=			
ANR	2177370	Identifier	tmp		2172388	0					
ANR	2177371	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2177372	Callee	load_reg		2172388	0					
ANR	2177373	Identifier	load_reg		2172388	0					
ANR	2177374	ArgumentList	s		2172388	1					
ANR	2177375	Argument	s		2172388	0					
ANR	2177376	Identifier	s		2172388	0					
ANR	2177377	Argument	rm		2172388	1					
ANR	2177378	Identifier	rm		2172388	0					
ANR	2177379	ExpressionStatement	shift = ( insn >> 10 ) & 3	1765:24:33825:33849	2172388	1	True				
ANR	2177380	AssignmentExpression	shift = ( insn >> 10 ) & 3		2172388	0		=			
ANR	2177381	Identifier	shift		2172388	0					
ANR	2177382	BitAndExpression	( insn >> 10 ) & 3		2172388	1		&			
ANR	2177383	ShiftExpression	insn >> 10		2172388	0		>>			
ANR	2177384	Identifier	insn		2172388	0					
ANR	2177385	PrimaryExpression	10		2172388	1					
ANR	2177386	PrimaryExpression	3		2172388	1					
ANR	2177387	IfStatement	if ( shift != 0 )		2172388	2					
ANR	2177388	Condition	shift != 0	1771:28:34017:34026	2172388	0	True				
ANR	2177389	EqualityExpression	shift != 0		2172388	0		!=			
ANR	2177390	Identifier	shift		2172388	0					
ANR	2177391	PrimaryExpression	0		2172388	1					
ANR	2177392	ExpressionStatement	"tcg_gen_rotri_i32 ( tmp , tmp , shift * 8 )"	1773:28:34058:34096	2172388	1	True				
ANR	2177393	CallExpression	"tcg_gen_rotri_i32 ( tmp , tmp , shift * 8 )"		2172388	0					
ANR	2177394	Callee	tcg_gen_rotri_i32		2172388	0					
ANR	2177395	Identifier	tcg_gen_rotri_i32		2172388	0					
ANR	2177396	ArgumentList	tmp		2172388	1					
ANR	2177397	Argument	tmp		2172388	0					
ANR	2177398	Identifier	tmp		2172388	0					
ANR	2177399	Argument	tmp		2172388	1					
ANR	2177400	Identifier	tmp		2172388	0					
ANR	2177401	Argument	shift * 8		2172388	2					
ANR	2177402	MultiplicativeExpression	shift * 8		2172388	0		*			
ANR	2177403	Identifier	shift		2172388	0					
ANR	2177404	PrimaryExpression	8		2172388	1					
ANR	2177405	ExpressionStatement	op1 = ( insn >> 20 ) & 7	1775:24:34123:34145	2172388	3	True				
ANR	2177406	AssignmentExpression	op1 = ( insn >> 20 ) & 7		2172388	0		=			
ANR	2177407	Identifier	op1		2172388	0					
ANR	2177408	BitAndExpression	( insn >> 20 ) & 7		2172388	1		&			
ANR	2177409	ShiftExpression	insn >> 20		2172388	0		>>			
ANR	2177410	Identifier	insn		2172388	0					
ANR	2177411	PrimaryExpression	20		2172388	1					
ANR	2177412	PrimaryExpression	7		2172388	1					
ANR	2177413	SwitchStatement	switch ( op1 )		2172388	4					
ANR	2177414	Condition	op1	1777:32:34180:34182	2172388	0	True				
ANR	2177415	Identifier	op1		2172388	0					
ANR	2177416	CompoundStatement		1775:37:34123:34123	2172388	1					
ANR	2177417	Label	case 0 :	1779:24:34212:34218	2172388	0	True				
ANR	2177418	ExpressionStatement	gen_sxtb16 ( tmp )	1779:32:34220:34235	2172388	1	True				
ANR	2177419	CallExpression	gen_sxtb16 ( tmp )		2172388	0					
ANR	2177420	Callee	gen_sxtb16		2172388	0					
ANR	2177421	Identifier	gen_sxtb16		2172388	0					
ANR	2177422	ArgumentList	tmp		2172388	1					
ANR	2177423	Argument	tmp		2172388	0					
ANR	2177424	Identifier	tmp		2172388	0					
ANR	2177425	BreakStatement	break ;	1779:50:34238:34243	2172388	2	True				
ANR	2177426	Label	case 2 :	1781:24:34270:34276	2172388	3	True				
ANR	2177427	ExpressionStatement	gen_sxtb ( tmp )	1781:32:34278:34291	2172388	4	True				
ANR	2177428	CallExpression	gen_sxtb ( tmp )		2172388	0					
ANR	2177429	Callee	gen_sxtb		2172388	0					
ANR	2177430	Identifier	gen_sxtb		2172388	0					
ANR	2177431	ArgumentList	tmp		2172388	1					
ANR	2177432	Argument	tmp		2172388	0					
ANR	2177433	Identifier	tmp		2172388	0					
ANR	2177434	BreakStatement	break ;	1781:50:34296:34301	2172388	5	True				
ANR	2177435	Label	case 3 :	1783:24:34328:34334	2172388	6	True				
ANR	2177436	ExpressionStatement	gen_sxth ( tmp )	1783:32:34336:34349	2172388	7	True				
ANR	2177437	CallExpression	gen_sxth ( tmp )		2172388	0					
ANR	2177438	Callee	gen_sxth		2172388	0					
ANR	2177439	Identifier	gen_sxth		2172388	0					
ANR	2177440	ArgumentList	tmp		2172388	1					
ANR	2177441	Argument	tmp		2172388	0					
ANR	2177442	Identifier	tmp		2172388	0					
ANR	2177443	BreakStatement	break ;	1783:50:34354:34359	2172388	8	True				
ANR	2177444	Label	case 4 :	1785:24:34386:34392	2172388	9	True				
ANR	2177445	ExpressionStatement	gen_uxtb16 ( tmp )	1785:32:34394:34409	2172388	10	True				
ANR	2177446	CallExpression	gen_uxtb16 ( tmp )		2172388	0					
ANR	2177447	Callee	gen_uxtb16		2172388	0					
ANR	2177448	Identifier	gen_uxtb16		2172388	0					
ANR	2177449	ArgumentList	tmp		2172388	1					
ANR	2177450	Argument	tmp		2172388	0					
ANR	2177451	Identifier	tmp		2172388	0					
ANR	2177452	BreakStatement	break ;	1785:50:34412:34417	2172388	11	True				
ANR	2177453	Label	case 6 :	1787:24:34444:34450	2172388	12	True				
ANR	2177454	ExpressionStatement	gen_uxtb ( tmp )	1787:32:34452:34465	2172388	13	True				
ANR	2177455	CallExpression	gen_uxtb ( tmp )		2172388	0					
ANR	2177456	Callee	gen_uxtb		2172388	0					
ANR	2177457	Identifier	gen_uxtb		2172388	0					
ANR	2177458	ArgumentList	tmp		2172388	1					
ANR	2177459	Argument	tmp		2172388	0					
ANR	2177460	Identifier	tmp		2172388	0					
ANR	2177461	BreakStatement	break ;	1787:50:34470:34475	2172388	14	True				
ANR	2177462	Label	case 7 :	1789:24:34502:34508	2172388	15	True				
ANR	2177463	ExpressionStatement	gen_uxth ( tmp )	1789:32:34510:34523	2172388	16	True				
ANR	2177464	CallExpression	gen_uxth ( tmp )		2172388	0					
ANR	2177465	Callee	gen_uxth		2172388	0					
ANR	2177466	Identifier	gen_uxth		2172388	0					
ANR	2177467	ArgumentList	tmp		2172388	1					
ANR	2177468	Argument	tmp		2172388	0					
ANR	2177469	Identifier	tmp		2172388	0					
ANR	2177470	BreakStatement	break ;	1789:50:34528:34533	2172388	17	True				
ANR	2177471	Label	default :	1791:24:34560:34567	2172388	18	True				
ANR	2177472	Identifier	default		2172388	0					
ANR	2177473	GotoStatement	goto illegal_op ;	1791:33:34569:34584	2172388	19	True				
ANR	2177474	Identifier	illegal_op		2172388	0					
ANR	2177475	IfStatement	if ( rn != 15 )		2172388	5					
ANR	2177476	Condition	rn != 15	1795:28:34642:34649	2172388	0	True				
ANR	2177477	EqualityExpression	rn != 15		2172388	0		!=			
ANR	2177478	Identifier	rn		2172388	0					
ANR	2177479	PrimaryExpression	15		2172388	1					
ANR	2177480	CompoundStatement		1793:38:34590:34590	2172388	1					
ANR	2177481	ExpressionStatement	"tmp2 = load_reg ( s , rn )"	1797:28:34683:34705	2172388	0	True				
ANR	2177482	AssignmentExpression	"tmp2 = load_reg ( s , rn )"		2172388	0		=			
ANR	2177483	Identifier	tmp2		2172388	0					
ANR	2177484	CallExpression	"load_reg ( s , rn )"		2172388	1					
ANR	2177485	Callee	load_reg		2172388	0					
ANR	2177486	Identifier	load_reg		2172388	0					
ANR	2177487	ArgumentList	s		2172388	1					
ANR	2177488	Argument	s		2172388	0					
ANR	2177489	Identifier	s		2172388	0					
ANR	2177490	Argument	rn		2172388	1					
ANR	2177491	Identifier	rn		2172388	0					
ANR	2177492	IfStatement	if ( ( op1 & 3 ) == 0 )		2172388	1					
ANR	2177493	Condition	( op1 & 3 ) == 0	1799:32:34740:34753	2172388	0	True				
ANR	2177494	EqualityExpression	( op1 & 3 ) == 0		2172388	0		==			
ANR	2177495	BitAndExpression	op1 & 3		2172388	0		&			
ANR	2177496	Identifier	op1		2172388	0					
ANR	2177497	PrimaryExpression	3		2172388	1					
ANR	2177498	PrimaryExpression	0		2172388	1					
ANR	2177499	CompoundStatement		1797:48:34694:34694	2172388	1					
ANR	2177500	ExpressionStatement	"gen_add16 ( tmp , tmp2 )"	1801:32:34791:34811	2172388	0	True				
ANR	2177501	CallExpression	"gen_add16 ( tmp , tmp2 )"		2172388	0					
ANR	2177502	Callee	gen_add16		2172388	0					
ANR	2177503	Identifier	gen_add16		2172388	0					
ANR	2177504	ArgumentList	tmp		2172388	1					
ANR	2177505	Argument	tmp		2172388	0					
ANR	2177506	Identifier	tmp		2172388	0					
ANR	2177507	Argument	tmp2		2172388	1					
ANR	2177508	Identifier	tmp2		2172388	0					
ANR	2177509	ElseStatement	else		2172388	0					
ANR	2177510	CompoundStatement		1801:35:34787:34787	2172388	0					
ANR	2177511	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	1805:32:34884:34915	2172388	0	True				
ANR	2177512	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2177513	Callee	tcg_gen_add_i32		2172388	0					
ANR	2177514	Identifier	tcg_gen_add_i32		2172388	0					
ANR	2177515	ArgumentList	tmp		2172388	1					
ANR	2177516	Argument	tmp		2172388	0					
ANR	2177517	Identifier	tmp		2172388	0					
ANR	2177518	Argument	tmp		2172388	1					
ANR	2177519	Identifier	tmp		2172388	0					
ANR	2177520	Argument	tmp2		2172388	2					
ANR	2177521	Identifier	tmp2		2172388	0					
ANR	2177522	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1807:32:34950:34973	2172388	1	True				
ANR	2177523	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2177524	Callee	tcg_temp_free_i32		2172388	0					
ANR	2177525	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2177526	ArgumentList	tmp2		2172388	1					
ANR	2177527	Argument	tmp2		2172388	0					
ANR	2177528	Identifier	tmp2		2172388	0					
ANR	2177529	ExpressionStatement	"store_reg ( s , rd , tmp )"	1813:24:35058:35079	2172388	6	True				
ANR	2177530	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2177531	Callee	store_reg		2172388	0					
ANR	2177532	Identifier	store_reg		2172388	0					
ANR	2177533	ArgumentList	s		2172388	1					
ANR	2177534	Argument	s		2172388	0					
ANR	2177535	Identifier	s		2172388	0					
ANR	2177536	Argument	rd		2172388	1					
ANR	2177537	Identifier	rd		2172388	0					
ANR	2177538	Argument	tmp		2172388	2					
ANR	2177539	Identifier	tmp		2172388	0					
ANR	2177540	ElseStatement	else		2172388	0					
ANR	2177541	IfStatement	if ( ( insn & 0x003f0f60 ) == 0x003f0f20 )		2172388	0					
ANR	2177542	Condition	( insn & 0x003f0f60 ) == 0x003f0f20	1815:31:35113:35145	2172388	0	True				
ANR	2177543	EqualityExpression	( insn & 0x003f0f60 ) == 0x003f0f20		2172388	0		==			
ANR	2177544	BitAndExpression	insn & 0x003f0f60		2172388	0		&			
ANR	2177545	Identifier	insn		2172388	0					
ANR	2177546	PrimaryExpression	0x003f0f60		2172388	1					
ANR	2177547	PrimaryExpression	0x003f0f20		2172388	1					
ANR	2177548	CompoundStatement		1813:66:35086:35086	2172388	1					
ANR	2177549	ExpressionStatement	"tmp = load_reg ( s , rm )"	1819:24:35210:35231	2172388	0	True				
ANR	2177550	AssignmentExpression	"tmp = load_reg ( s , rm )"		2172388	0		=			
ANR	2177551	Identifier	tmp		2172388	0					
ANR	2177552	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2177553	Callee	load_reg		2172388	0					
ANR	2177554	Identifier	load_reg		2172388	0					
ANR	2177555	ArgumentList	s		2172388	1					
ANR	2177556	Argument	s		2172388	0					
ANR	2177557	Identifier	s		2172388	0					
ANR	2177558	Argument	rm		2172388	1					
ANR	2177559	Identifier	rm		2172388	0					
ANR	2177560	IfStatement	if ( insn & ( 1 << 22 ) )		2172388	1					
ANR	2177561	Condition	insn & ( 1 << 22 )	1821:28:35262:35277	2172388	0	True				
ANR	2177562	BitAndExpression	insn & ( 1 << 22 )		2172388	0		&			
ANR	2177563	Identifier	insn		2172388	0					
ANR	2177564	ShiftExpression	1 << 22		2172388	1		<<			
ANR	2177565	PrimaryExpression	1		2172388	0					
ANR	2177566	PrimaryExpression	22		2172388	1					
ANR	2177567	CompoundStatement		1819:46:35218:35218	2172388	1					
ANR	2177568	IfStatement	if ( insn & ( 1 << 7 ) )		2172388	0					
ANR	2177569	Condition	insn & ( 1 << 7 )	1823:32:35315:35329	2172388	0	True				
ANR	2177570	BitAndExpression	insn & ( 1 << 7 )		2172388	0		&			
ANR	2177571	Identifier	insn		2172388	0					
ANR	2177572	ShiftExpression	1 << 7		2172388	1		<<			
ANR	2177573	PrimaryExpression	1		2172388	0					
ANR	2177574	PrimaryExpression	7		2172388	1					
ANR	2177575	CompoundStatement		1821:49:35270:35270	2172388	1					
ANR	2177576	ExpressionStatement	gen_revsh ( tmp )	1825:32:35367:35381	2172388	0	True				
ANR	2177577	CallExpression	gen_revsh ( tmp )		2172388	0					
ANR	2177578	Callee	gen_revsh		2172388	0					
ANR	2177579	Identifier	gen_revsh		2172388	0					
ANR	2177580	ArgumentList	tmp		2172388	1					
ANR	2177581	Argument	tmp		2172388	0					
ANR	2177582	Identifier	tmp		2172388	0					
ANR	2177583	ElseStatement	else		2172388	0					
ANR	2177584	CompoundStatement		1825:35:35357:35357	2172388	0					
ANR	2177585	Statement	ARCH	1829:32:35454:35457	2172388	0	True				
ANR	2177586	Statement	(	1829:36:35458:35458	2172388	1	True				
ANR	2177587	Statement	6	1829:37:35459:35459	2172388	2	True				
ANR	2177588	Statement	T2	1829:38:35460:35461	2172388	3	True				
ANR	2177589	Statement	)	1829:40:35462:35462	2172388	4	True				
ANR	2177590	ExpressionStatement		1829:41:35463:35463	2172388	5	True				
ANR	2177591	ExpressionStatement	"gen_helper_rbit ( tmp , tmp )"	1831:32:35498:35523	2172388	6	True				
ANR	2177592	CallExpression	"gen_helper_rbit ( tmp , tmp )"		2172388	0					
ANR	2177593	Callee	gen_helper_rbit		2172388	0					
ANR	2177594	Identifier	gen_helper_rbit		2172388	0					
ANR	2177595	ArgumentList	tmp		2172388	1					
ANR	2177596	Argument	tmp		2172388	0					
ANR	2177597	Identifier	tmp		2172388	0					
ANR	2177598	Argument	tmp		2172388	1					
ANR	2177599	Identifier	tmp		2172388	0					
ANR	2177600	ElseStatement	else		2172388	0					
ANR	2177601	CompoundStatement		1833:31:35526:35526	2172388	0					
ANR	2177602	IfStatement	if ( insn & ( 1 << 7 ) )		2172388	0					
ANR	2177603	Condition	insn & ( 1 << 7 )	1837:32:35623:35637	2172388	0	True				
ANR	2177604	BitAndExpression	insn & ( 1 << 7 )		2172388	0		&			
ANR	2177605	Identifier	insn		2172388	0					
ANR	2177606	ShiftExpression	1 << 7		2172388	1		<<			
ANR	2177607	PrimaryExpression	1		2172388	0					
ANR	2177608	PrimaryExpression	7		2172388	1					
ANR	2177609	ExpressionStatement	gen_rev16 ( tmp )	1839:32:35673:35687	2172388	1	True				
ANR	2177610	CallExpression	gen_rev16 ( tmp )		2172388	0					
ANR	2177611	Callee	gen_rev16		2172388	0					
ANR	2177612	Identifier	gen_rev16		2172388	0					
ANR	2177613	ArgumentList	tmp		2172388	1					
ANR	2177614	Argument	tmp		2172388	0					
ANR	2177615	Identifier	tmp		2172388	0					
ANR	2177616	ElseStatement	else		2172388	0					
ANR	2177617	ExpressionStatement	"tcg_gen_bswap32_i32 ( tmp , tmp )"	1843:32:35756:35785	2172388	0	True				
ANR	2177618	CallExpression	"tcg_gen_bswap32_i32 ( tmp , tmp )"		2172388	0					
ANR	2177619	Callee	tcg_gen_bswap32_i32		2172388	0					
ANR	2177620	Identifier	tcg_gen_bswap32_i32		2172388	0					
ANR	2177621	ArgumentList	tmp		2172388	1					
ANR	2177622	Argument	tmp		2172388	0					
ANR	2177623	Identifier	tmp		2172388	0					
ANR	2177624	Argument	tmp		2172388	1					
ANR	2177625	Identifier	tmp		2172388	0					
ANR	2177626	ExpressionStatement	"store_reg ( s , rd , tmp )"	1847:24:35839:35860	2172388	2	True				
ANR	2177627	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2177628	Callee	store_reg		2172388	0					
ANR	2177629	Identifier	store_reg		2172388	0					
ANR	2177630	ArgumentList	s		2172388	1					
ANR	2177631	Argument	s		2172388	0					
ANR	2177632	Identifier	s		2172388	0					
ANR	2177633	Argument	rd		2172388	1					
ANR	2177634	Identifier	rd		2172388	0					
ANR	2177635	Argument	tmp		2172388	2					
ANR	2177636	Identifier	tmp		2172388	0					
ANR	2177637	ElseStatement	else		2172388	0					
ANR	2177638	CompoundStatement		1847:27:35828:35828	2172388	0					
ANR	2177639	GotoStatement	goto illegal_op ;	1851:24:35917:35932	2172388	0	True				
ANR	2177640	Identifier	illegal_op		2172388	0					
ANR	2177641	BreakStatement	break ;	1855:20:35978:35983	2172388	12	True				
ANR	2177642	Label	case 2 :	1857:16:36002:36008	2172388	13	True				
ANR	2177643	ExpressionStatement	"tmp = load_reg ( s , rm )"	1859:20:36059:36080	2172388	14	True				
ANR	2177644	AssignmentExpression	"tmp = load_reg ( s , rm )"		2172388	0		=			
ANR	2177645	Identifier	tmp		2172388	0					
ANR	2177646	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2177647	Callee	load_reg		2172388	0					
ANR	2177648	Identifier	load_reg		2172388	0					
ANR	2177649	ArgumentList	s		2172388	1					
ANR	2177650	Argument	s		2172388	0					
ANR	2177651	Identifier	s		2172388	0					
ANR	2177652	Argument	rm		2172388	1					
ANR	2177653	Identifier	rm		2172388	0					
ANR	2177654	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	1861:20:36103:36125	2172388	15	True				
ANR	2177655	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2172388	0		=			
ANR	2177656	Identifier	tmp2		2172388	0					
ANR	2177657	CallExpression	"load_reg ( s , rs )"		2172388	1					
ANR	2177658	Callee	load_reg		2172388	0					
ANR	2177659	Identifier	load_reg		2172388	0					
ANR	2177660	ArgumentList	s		2172388	1					
ANR	2177661	Argument	s		2172388	0					
ANR	2177662	Identifier	s		2172388	0					
ANR	2177663	Argument	rs		2172388	1					
ANR	2177664	Identifier	rs		2172388	0					
ANR	2177665	IfStatement	if ( insn & ( 1 << 20 ) )		2172388	16					
ANR	2177666	Condition	insn & ( 1 << 20 )	1863:24:36152:36167	2172388	0	True				
ANR	2177667	BitAndExpression	insn & ( 1 << 20 )		2172388	0		&			
ANR	2177668	Identifier	insn		2172388	0					
ANR	2177669	ShiftExpression	1 << 20		2172388	1		<<			
ANR	2177670	PrimaryExpression	1		2172388	0					
ANR	2177671	PrimaryExpression	20		2172388	1					
ANR	2177672	CompoundStatement		1861:42:36108:36108	2172388	1					
ANR	2177673	ExpressionStatement	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"	1869:24:36325:36360	2172388	0	True				
ANR	2177674	AssignmentExpression	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"		2172388	0		=			
ANR	2177675	Identifier	tmp64		2172388	0					
ANR	2177676	CallExpression	"gen_muls_i64_i32 ( tmp , tmp2 )"		2172388	1					
ANR	2177677	Callee	gen_muls_i64_i32		2172388	0					
ANR	2177678	Identifier	gen_muls_i64_i32		2172388	0					
ANR	2177679	ArgumentList	tmp		2172388	1					
ANR	2177680	Argument	tmp		2172388	0					
ANR	2177681	Identifier	tmp		2172388	0					
ANR	2177682	Argument	tmp2		2172388	1					
ANR	2177683	Identifier	tmp2		2172388	0					
ANR	2177684	IfStatement	if ( rd != 15 )		2172388	1					
ANR	2177685	Condition	rd != 15	1873:28:36393:36400	2172388	0	True				
ANR	2177686	EqualityExpression	rd != 15		2172388	0		!=			
ANR	2177687	Identifier	rd		2172388	0					
ANR	2177688	PrimaryExpression	15		2172388	1					
ANR	2177689	CompoundStatement		1871:38:36341:36341	2172388	1					
ANR	2177690	ExpressionStatement	"tmp = load_reg ( s , rd )"	1875:28:36434:36455	2172388	0	True				
ANR	2177691	AssignmentExpression	"tmp = load_reg ( s , rd )"		2172388	0		=			
ANR	2177692	Identifier	tmp		2172388	0					
ANR	2177693	CallExpression	"load_reg ( s , rd )"		2172388	1					
ANR	2177694	Callee	load_reg		2172388	0					
ANR	2177695	Identifier	load_reg		2172388	0					
ANR	2177696	ArgumentList	s		2172388	1					
ANR	2177697	Argument	s		2172388	0					
ANR	2177698	Identifier	s		2172388	0					
ANR	2177699	Argument	rd		2172388	1					
ANR	2177700	Identifier	rd		2172388	0					
ANR	2177701	IfStatement	if ( insn & ( 1 << 6 ) )		2172388	1					
ANR	2177702	Condition	insn & ( 1 << 6 )	1877:32:36490:36504	2172388	0	True				
ANR	2177703	BitAndExpression	insn & ( 1 << 6 )		2172388	0		&			
ANR	2177704	Identifier	insn		2172388	0					
ANR	2177705	ShiftExpression	1 << 6		2172388	1		<<			
ANR	2177706	PrimaryExpression	1		2172388	0					
ANR	2177707	PrimaryExpression	6		2172388	1					
ANR	2177708	CompoundStatement		1875:49:36445:36445	2172388	1					
ANR	2177709	ExpressionStatement	"tmp64 = gen_subq_msw ( tmp64 , tmp )"	1879:32:36542:36574	2172388	0	True				
ANR	2177710	AssignmentExpression	"tmp64 = gen_subq_msw ( tmp64 , tmp )"		2172388	0		=			
ANR	2177711	Identifier	tmp64		2172388	0					
ANR	2177712	CallExpression	"gen_subq_msw ( tmp64 , tmp )"		2172388	1					
ANR	2177713	Callee	gen_subq_msw		2172388	0					
ANR	2177714	Identifier	gen_subq_msw		2172388	0					
ANR	2177715	ArgumentList	tmp64		2172388	1					
ANR	2177716	Argument	tmp64		2172388	0					
ANR	2177717	Identifier	tmp64		2172388	0					
ANR	2177718	Argument	tmp		2172388	1					
ANR	2177719	Identifier	tmp		2172388	0					
ANR	2177720	ElseStatement	else		2172388	0					
ANR	2177721	CompoundStatement		1879:35:36550:36550	2172388	0					
ANR	2177722	ExpressionStatement	"tmp64 = gen_addq_msw ( tmp64 , tmp )"	1883:32:36647:36679	2172388	0	True				
ANR	2177723	AssignmentExpression	"tmp64 = gen_addq_msw ( tmp64 , tmp )"		2172388	0		=			
ANR	2177724	Identifier	tmp64		2172388	0					
ANR	2177725	CallExpression	"gen_addq_msw ( tmp64 , tmp )"		2172388	1					
ANR	2177726	Callee	gen_addq_msw		2172388	0					
ANR	2177727	Identifier	gen_addq_msw		2172388	0					
ANR	2177728	ArgumentList	tmp64		2172388	1					
ANR	2177729	Argument	tmp64		2172388	0					
ANR	2177730	Identifier	tmp64		2172388	0					
ANR	2177731	Argument	tmp		2172388	1					
ANR	2177732	Identifier	tmp		2172388	0					
ANR	2177733	IfStatement	if ( insn & ( 1 << 5 ) )		2172388	2					
ANR	2177734	Condition	insn & ( 1 << 5 )	1889:28:36768:36782	2172388	0	True				
ANR	2177735	BitAndExpression	insn & ( 1 << 5 )		2172388	0		&			
ANR	2177736	Identifier	insn		2172388	0					
ANR	2177737	ShiftExpression	1 << 5		2172388	1		<<			
ANR	2177738	PrimaryExpression	1		2172388	0					
ANR	2177739	PrimaryExpression	5		2172388	1					
ANR	2177740	CompoundStatement		1887:45:36723:36723	2172388	1					
ANR	2177741	ExpressionStatement	"tcg_gen_addi_i64 ( tmp64 , tmp64 , 0x80000000u )"	1891:28:36816:36859	2172388	0	True				
ANR	2177742	CallExpression	"tcg_gen_addi_i64 ( tmp64 , tmp64 , 0x80000000u )"		2172388	0					
ANR	2177743	Callee	tcg_gen_addi_i64		2172388	0					
ANR	2177744	Identifier	tcg_gen_addi_i64		2172388	0					
ANR	2177745	ArgumentList	tmp64		2172388	1					
ANR	2177746	Argument	tmp64		2172388	0					
ANR	2177747	Identifier	tmp64		2172388	0					
ANR	2177748	Argument	tmp64		2172388	1					
ANR	2177749	Identifier	tmp64		2172388	0					
ANR	2177750	Argument	0x80000000u		2172388	2					
ANR	2177751	PrimaryExpression	0x80000000u		2172388	0					
ANR	2177752	ExpressionStatement	"tcg_gen_shri_i64 ( tmp64 , tmp64 , 32 )"	1895:24:36913:36947	2172388	3	True				
ANR	2177753	CallExpression	"tcg_gen_shri_i64 ( tmp64 , tmp64 , 32 )"		2172388	0					
ANR	2177754	Callee	tcg_gen_shri_i64		2172388	0					
ANR	2177755	Identifier	tcg_gen_shri_i64		2172388	0					
ANR	2177756	ArgumentList	tmp64		2172388	1					
ANR	2177757	Argument	tmp64		2172388	0					
ANR	2177758	Identifier	tmp64		2172388	0					
ANR	2177759	Argument	tmp64		2172388	1					
ANR	2177760	Identifier	tmp64		2172388	0					
ANR	2177761	Argument	32		2172388	2					
ANR	2177762	PrimaryExpression	32		2172388	0					
ANR	2177763	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	1897:24:36974:36998	2172388	4	True				
ANR	2177764	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2172388	0		=			
ANR	2177765	Identifier	tmp		2172388	0					
ANR	2177766	CallExpression	tcg_temp_new_i32 ( )		2172388	1					
ANR	2177767	Callee	tcg_temp_new_i32		2172388	0					
ANR	2177768	Identifier	tcg_temp_new_i32		2172388	0					
ANR	2177769	ArgumentList			2172388	1					
ANR	2177770	ExpressionStatement	"tcg_gen_trunc_i64_i32 ( tmp , tmp64 )"	1899:24:37025:37058	2172388	5	True				
ANR	2177771	CallExpression	"tcg_gen_trunc_i64_i32 ( tmp , tmp64 )"		2172388	0					
ANR	2177772	Callee	tcg_gen_trunc_i64_i32		2172388	0					
ANR	2177773	Identifier	tcg_gen_trunc_i64_i32		2172388	0					
ANR	2177774	ArgumentList	tmp		2172388	1					
ANR	2177775	Argument	tmp		2172388	0					
ANR	2177776	Identifier	tmp		2172388	0					
ANR	2177777	Argument	tmp64		2172388	1					
ANR	2177778	Identifier	tmp64		2172388	0					
ANR	2177779	ExpressionStatement	tcg_temp_free_i64 ( tmp64 )	1901:24:37085:37109	2172388	6	True				
ANR	2177780	CallExpression	tcg_temp_free_i64 ( tmp64 )		2172388	0					
ANR	2177781	Callee	tcg_temp_free_i64		2172388	0					
ANR	2177782	Identifier	tcg_temp_free_i64		2172388	0					
ANR	2177783	ArgumentList	tmp64		2172388	1					
ANR	2177784	Argument	tmp64		2172388	0					
ANR	2177785	Identifier	tmp64		2172388	0					
ANR	2177786	ExpressionStatement	"store_reg ( s , rn , tmp )"	1903:24:37136:37157	2172388	7	True				
ANR	2177787	CallExpression	"store_reg ( s , rn , tmp )"		2172388	0					
ANR	2177788	Callee	store_reg		2172388	0					
ANR	2177789	Identifier	store_reg		2172388	0					
ANR	2177790	ArgumentList	s		2172388	1					
ANR	2177791	Argument	s		2172388	0					
ANR	2177792	Identifier	s		2172388	0					
ANR	2177793	Argument	rn		2172388	1					
ANR	2177794	Identifier	rn		2172388	0					
ANR	2177795	Argument	tmp		2172388	2					
ANR	2177796	Identifier	tmp		2172388	0					
ANR	2177797	ElseStatement	else		2172388	0					
ANR	2177798	CompoundStatement		1903:27:37125:37125	2172388	0					
ANR	2177799	IfStatement	if ( insn & ( 1 << 5 ) )		2172388	0					
ANR	2177800	Condition	insn & ( 1 << 5 )	1907:28:37218:37232	2172388	0	True				
ANR	2177801	BitAndExpression	insn & ( 1 << 5 )		2172388	0		&			
ANR	2177802	Identifier	insn		2172388	0					
ANR	2177803	ShiftExpression	1 << 5		2172388	1		<<			
ANR	2177804	PrimaryExpression	1		2172388	0					
ANR	2177805	PrimaryExpression	5		2172388	1					
ANR	2177806	ExpressionStatement	gen_swap_half ( tmp2 )	1909:28:37264:37283	2172388	1	True				
ANR	2177807	CallExpression	gen_swap_half ( tmp2 )		2172388	0					
ANR	2177808	Callee	gen_swap_half		2172388	0					
ANR	2177809	Identifier	gen_swap_half		2172388	0					
ANR	2177810	ArgumentList	tmp2		2172388	1					
ANR	2177811	Argument	tmp2		2172388	0					
ANR	2177812	Identifier	tmp2		2172388	0					
ANR	2177813	ExpressionStatement	"gen_smul_dual ( tmp , tmp2 )"	1911:24:37310:37334	2172388	1	True				
ANR	2177814	CallExpression	"gen_smul_dual ( tmp , tmp2 )"		2172388	0					
ANR	2177815	Callee	gen_smul_dual		2172388	0					
ANR	2177816	Identifier	gen_smul_dual		2172388	0					
ANR	2177817	ArgumentList	tmp		2172388	1					
ANR	2177818	Argument	tmp		2172388	0					
ANR	2177819	Identifier	tmp		2172388	0					
ANR	2177820	Argument	tmp2		2172388	1					
ANR	2177821	Identifier	tmp2		2172388	0					
ANR	2177822	IfStatement	if ( insn & ( 1 << 6 ) )		2172388	2					
ANR	2177823	Condition	insn & ( 1 << 6 )	1913:28:37365:37379	2172388	0	True				
ANR	2177824	BitAndExpression	insn & ( 1 << 6 )		2172388	0		&			
ANR	2177825	Identifier	insn		2172388	0					
ANR	2177826	ShiftExpression	1 << 6		2172388	1		<<			
ANR	2177827	PrimaryExpression	1		2172388	0					
ANR	2177828	PrimaryExpression	6		2172388	1					
ANR	2177829	CompoundStatement		1911:45:37320:37320	2172388	1					
ANR	2177830	ExpressionStatement	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"	1917:28:37482:37513	2172388	0	True				
ANR	2177831	CallExpression	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2177832	Callee	tcg_gen_sub_i32		2172388	0					
ANR	2177833	Identifier	tcg_gen_sub_i32		2172388	0					
ANR	2177834	ArgumentList	tmp		2172388	1					
ANR	2177835	Argument	tmp		2172388	0					
ANR	2177836	Identifier	tmp		2172388	0					
ANR	2177837	Argument	tmp		2172388	1					
ANR	2177838	Identifier	tmp		2172388	0					
ANR	2177839	Argument	tmp2		2172388	2					
ANR	2177840	Identifier	tmp2		2172388	0					
ANR	2177841	ElseStatement	else		2172388	0					
ANR	2177842	CompoundStatement		1917:31:37485:37485	2172388	0					
ANR	2177843	ExpressionStatement	"gen_helper_add_setq ( tmp , tmp , tmp2 )"	1929:28:37842:37877	2172388	0	True				
ANR	2177844	CallExpression	"gen_helper_add_setq ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2177845	Callee	gen_helper_add_setq		2172388	0					
ANR	2177846	Identifier	gen_helper_add_setq		2172388	0					
ANR	2177847	ArgumentList	tmp		2172388	1					
ANR	2177848	Argument	tmp		2172388	0					
ANR	2177849	Identifier	tmp		2172388	0					
ANR	2177850	Argument	tmp		2172388	1					
ANR	2177851	Identifier	tmp		2172388	0					
ANR	2177852	Argument	tmp2		2172388	2					
ANR	2177853	Identifier	tmp2		2172388	0					
ANR	2177854	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1933:24:37931:37954	2172388	3	True				
ANR	2177855	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2177856	Callee	tcg_temp_free_i32		2172388	0					
ANR	2177857	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2177858	ArgumentList	tmp2		2172388	1					
ANR	2177859	Argument	tmp2		2172388	0					
ANR	2177860	Identifier	tmp2		2172388	0					
ANR	2177861	IfStatement	if ( insn & ( 1 << 22 ) )		2172388	4					
ANR	2177862	Condition	insn & ( 1 << 22 )	1935:28:37985:38000	2172388	0	True				
ANR	2177863	BitAndExpression	insn & ( 1 << 22 )		2172388	0		&			
ANR	2177864	Identifier	insn		2172388	0					
ANR	2177865	ShiftExpression	1 << 22		2172388	1		<<			
ANR	2177866	PrimaryExpression	1		2172388	0					
ANR	2177867	PrimaryExpression	22		2172388	1					
ANR	2177868	CompoundStatement		1933:46:37941:37941	2172388	1					
ANR	2177869	ExpressionStatement	tmp64 = tcg_temp_new_i64 ( )	1939:28:38084:38110	2172388	0	True				
ANR	2177870	AssignmentExpression	tmp64 = tcg_temp_new_i64 ( )		2172388	0		=			
ANR	2177871	Identifier	tmp64		2172388	0					
ANR	2177872	CallExpression	tcg_temp_new_i64 ( )		2172388	1					
ANR	2177873	Callee	tcg_temp_new_i64		2172388	0					
ANR	2177874	Identifier	tcg_temp_new_i64		2172388	0					
ANR	2177875	ArgumentList			2172388	1					
ANR	2177876	ExpressionStatement	"tcg_gen_ext_i32_i64 ( tmp64 , tmp )"	1941:28:38141:38172	2172388	1	True				
ANR	2177877	CallExpression	"tcg_gen_ext_i32_i64 ( tmp64 , tmp )"		2172388	0					
ANR	2177878	Callee	tcg_gen_ext_i32_i64		2172388	0					
ANR	2177879	Identifier	tcg_gen_ext_i32_i64		2172388	0					
ANR	2177880	ArgumentList	tmp64		2172388	1					
ANR	2177881	Argument	tmp64		2172388	0					
ANR	2177882	Identifier	tmp64		2172388	0					
ANR	2177883	Argument	tmp		2172388	1					
ANR	2177884	Identifier	tmp		2172388	0					
ANR	2177885	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1943:28:38203:38225	2172388	2	True				
ANR	2177886	CallExpression	tcg_temp_free_i32 ( tmp )		2172388	0					
ANR	2177887	Callee	tcg_temp_free_i32		2172388	0					
ANR	2177888	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2177889	ArgumentList	tmp		2172388	1					
ANR	2177890	Argument	tmp		2172388	0					
ANR	2177891	Identifier	tmp		2172388	0					
ANR	2177892	ExpressionStatement	"gen_addq ( s , tmp64 , rd , rn )"	1945:28:38256:38282	2172388	3	True				
ANR	2177893	CallExpression	"gen_addq ( s , tmp64 , rd , rn )"		2172388	0					
ANR	2177894	Callee	gen_addq		2172388	0					
ANR	2177895	Identifier	gen_addq		2172388	0					
ANR	2177896	ArgumentList	s		2172388	1					
ANR	2177897	Argument	s		2172388	0					
ANR	2177898	Identifier	s		2172388	0					
ANR	2177899	Argument	tmp64		2172388	1					
ANR	2177900	Identifier	tmp64		2172388	0					
ANR	2177901	Argument	rd		2172388	2					
ANR	2177902	Identifier	rd		2172388	0					
ANR	2177903	Argument	rn		2172388	3					
ANR	2177904	Identifier	rn		2172388	0					
ANR	2177905	ExpressionStatement	"gen_storeq_reg ( s , rd , rn , tmp64 )"	1947:28:38313:38345	2172388	4	True				
ANR	2177906	CallExpression	"gen_storeq_reg ( s , rd , rn , tmp64 )"		2172388	0					
ANR	2177907	Callee	gen_storeq_reg		2172388	0					
ANR	2177908	Identifier	gen_storeq_reg		2172388	0					
ANR	2177909	ArgumentList	s		2172388	1					
ANR	2177910	Argument	s		2172388	0					
ANR	2177911	Identifier	s		2172388	0					
ANR	2177912	Argument	rd		2172388	1					
ANR	2177913	Identifier	rd		2172388	0					
ANR	2177914	Argument	rn		2172388	2					
ANR	2177915	Identifier	rn		2172388	0					
ANR	2177916	Argument	tmp64		2172388	3					
ANR	2177917	Identifier	tmp64		2172388	0					
ANR	2177918	ExpressionStatement	tcg_temp_free_i64 ( tmp64 )	1949:28:38376:38400	2172388	5	True				
ANR	2177919	CallExpression	tcg_temp_free_i64 ( tmp64 )		2172388	0					
ANR	2177920	Callee	tcg_temp_free_i64		2172388	0					
ANR	2177921	Identifier	tcg_temp_free_i64		2172388	0					
ANR	2177922	ArgumentList	tmp64		2172388	1					
ANR	2177923	Argument	tmp64		2172388	0					
ANR	2177924	Identifier	tmp64		2172388	0					
ANR	2177925	ElseStatement	else		2172388	0					
ANR	2177926	CompoundStatement		1949:31:38372:38372	2172388	0					
ANR	2177927	IfStatement	if ( rd != 15 )		2172388	0					
ANR	2177928	Condition	rd != 15	1955:32:38531:38538	2172388	0	True				
ANR	2177929	EqualityExpression	rd != 15		2172388	0		!=			
ANR	2177930	Identifier	rd		2172388	0					
ANR	2177931	PrimaryExpression	15		2172388	1					
ANR	2177932	CompoundStatement		1955:30:38510:38510	2172388	1					
ANR	2177933	ExpressionStatement	"tmp2 = load_reg ( s , rd )"	1959:32:38607:38629	2172388	0	True				
ANR	2177934	AssignmentExpression	"tmp2 = load_reg ( s , rd )"		2172388	0		=			
ANR	2177935	Identifier	tmp2		2172388	0					
ANR	2177936	CallExpression	"load_reg ( s , rd )"		2172388	1					
ANR	2177937	Callee	load_reg		2172388	0					
ANR	2177938	Identifier	load_reg		2172388	0					
ANR	2177939	ArgumentList	s		2172388	1					
ANR	2177940	Argument	s		2172388	0					
ANR	2177941	Identifier	s		2172388	0					
ANR	2177942	Argument	rd		2172388	1					
ANR	2177943	Identifier	rd		2172388	0					
ANR	2177944	ExpressionStatement	"gen_helper_add_setq ( tmp , tmp , tmp2 )"	1961:32:38664:38699	2172388	1	True				
ANR	2177945	CallExpression	"gen_helper_add_setq ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2177946	Callee	gen_helper_add_setq		2172388	0					
ANR	2177947	Identifier	gen_helper_add_setq		2172388	0					
ANR	2177948	ArgumentList	tmp		2172388	1					
ANR	2177949	Argument	tmp		2172388	0					
ANR	2177950	Identifier	tmp		2172388	0					
ANR	2177951	Argument	tmp		2172388	1					
ANR	2177952	Identifier	tmp		2172388	0					
ANR	2177953	Argument	tmp2		2172388	2					
ANR	2177954	Identifier	tmp2		2172388	0					
ANR	2177955	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1963:32:38734:38757	2172388	2	True				
ANR	2177956	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2177957	Callee	tcg_temp_free_i32		2172388	0					
ANR	2177958	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2177959	ArgumentList	tmp2		2172388	1					
ANR	2177960	Argument	tmp2		2172388	0					
ANR	2177961	Identifier	tmp2		2172388	0					
ANR	2177962	ExpressionStatement	"store_reg ( s , rn , tmp )"	1967:28:38821:38842	2172388	1	True				
ANR	2177963	CallExpression	"store_reg ( s , rn , tmp )"		2172388	0					
ANR	2177964	Callee	store_reg		2172388	0					
ANR	2177965	Identifier	store_reg		2172388	0					
ANR	2177966	ArgumentList	s		2172388	1					
ANR	2177967	Argument	s		2172388	0					
ANR	2177968	Identifier	s		2172388	0					
ANR	2177969	Argument	rn		2172388	1					
ANR	2177970	Identifier	rn		2172388	0					
ANR	2177971	Argument	tmp		2172388	2					
ANR	2177972	Identifier	tmp		2172388	0					
ANR	2177973	BreakStatement	break ;	1973:20:38915:38920	2172388	17	True				
ANR	2177974	Label	case 3 :	1975:16:38939:38945	2172388	18	True				
ANR	2177975	ExpressionStatement	op1 = ( ( insn >> 17 ) & 0x38 ) | ( ( insn >> 5 ) & 7 )	1977:20:38968:39015	2172388	19	True				
ANR	2177976	AssignmentExpression	op1 = ( ( insn >> 17 ) & 0x38 ) | ( ( insn >> 5 ) & 7 )		2172388	0		=			
ANR	2177977	Identifier	op1		2172388	0					
ANR	2177978	InclusiveOrExpression	( ( insn >> 17 ) & 0x38 ) | ( ( insn >> 5 ) & 7 )		2172388	1		|			
ANR	2177979	BitAndExpression	( insn >> 17 ) & 0x38		2172388	0		&			
ANR	2177980	ShiftExpression	insn >> 17		2172388	0		>>			
ANR	2177981	Identifier	insn		2172388	0					
ANR	2177982	PrimaryExpression	17		2172388	1					
ANR	2177983	PrimaryExpression	0x38		2172388	1					
ANR	2177984	BitAndExpression	( insn >> 5 ) & 7		2172388	1		&			
ANR	2177985	ShiftExpression	insn >> 5		2172388	0		>>			
ANR	2177986	Identifier	insn		2172388	0					
ANR	2177987	PrimaryExpression	5		2172388	1					
ANR	2177988	PrimaryExpression	7		2172388	1					
ANR	2177989	SwitchStatement	switch ( op1 )		2172388	20					
ANR	2177990	Condition	op1	1979:28:39046:39048	2172388	0	True				
ANR	2177991	Identifier	op1		2172388	0					
ANR	2177992	CompoundStatement		1977:33:38989:38989	2172388	1					
ANR	2177993	Label	case 0 :	1981:20:39074:39080	2172388	0	True				
ANR	2177994	ExpressionStatement	ARCH ( 6 )	1983:24:39152:39159	2172388	1	True				
ANR	2177995	CallExpression	ARCH ( 6 )		2172388	0					
ANR	2177996	Callee	ARCH		2172388	0					
ANR	2177997	Identifier	ARCH		2172388	0					
ANR	2177998	ArgumentList	6		2172388	1					
ANR	2177999	Argument	6		2172388	0					
ANR	2178000	PrimaryExpression	6		2172388	0					
ANR	2178001	ExpressionStatement	"tmp = load_reg ( s , rm )"	1985:24:39186:39207	2172388	2	True				
ANR	2178002	AssignmentExpression	"tmp = load_reg ( s , rm )"		2172388	0		=			
ANR	2178003	Identifier	tmp		2172388	0					
ANR	2178004	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2178005	Callee	load_reg		2172388	0					
ANR	2178006	Identifier	load_reg		2172388	0					
ANR	2178007	ArgumentList	s		2172388	1					
ANR	2178008	Argument	s		2172388	0					
ANR	2178009	Identifier	s		2172388	0					
ANR	2178010	Argument	rm		2172388	1					
ANR	2178011	Identifier	rm		2172388	0					
ANR	2178012	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	1987:24:39234:39256	2172388	3	True				
ANR	2178013	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2172388	0		=			
ANR	2178014	Identifier	tmp2		2172388	0					
ANR	2178015	CallExpression	"load_reg ( s , rs )"		2172388	1					
ANR	2178016	Callee	load_reg		2172388	0					
ANR	2178017	Identifier	load_reg		2172388	0					
ANR	2178018	ArgumentList	s		2172388	1					
ANR	2178019	Argument	s		2172388	0					
ANR	2178020	Identifier	s		2172388	0					
ANR	2178021	Argument	rs		2172388	1					
ANR	2178022	Identifier	rs		2172388	0					
ANR	2178023	ExpressionStatement	"gen_helper_usad8 ( tmp , tmp , tmp2 )"	1989:24:39283:39315	2172388	4	True				
ANR	2178024	CallExpression	"gen_helper_usad8 ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2178025	Callee	gen_helper_usad8		2172388	0					
ANR	2178026	Identifier	gen_helper_usad8		2172388	0					
ANR	2178027	ArgumentList	tmp		2172388	1					
ANR	2178028	Argument	tmp		2172388	0					
ANR	2178029	Identifier	tmp		2172388	0					
ANR	2178030	Argument	tmp		2172388	1					
ANR	2178031	Identifier	tmp		2172388	0					
ANR	2178032	Argument	tmp2		2172388	2					
ANR	2178033	Identifier	tmp2		2172388	0					
ANR	2178034	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1991:24:39342:39365	2172388	5	True				
ANR	2178035	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2178036	Callee	tcg_temp_free_i32		2172388	0					
ANR	2178037	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2178038	ArgumentList	tmp2		2172388	1					
ANR	2178039	Argument	tmp2		2172388	0					
ANR	2178040	Identifier	tmp2		2172388	0					
ANR	2178041	IfStatement	if ( rd != 15 )		2172388	6					
ANR	2178042	Condition	rd != 15	1993:28:39396:39403	2172388	0	True				
ANR	2178043	EqualityExpression	rd != 15		2172388	0		!=			
ANR	2178044	Identifier	rd		2172388	0					
ANR	2178045	PrimaryExpression	15		2172388	1					
ANR	2178046	CompoundStatement		1991:38:39344:39344	2172388	1					
ANR	2178047	ExpressionStatement	"tmp2 = load_reg ( s , rd )"	1995:28:39437:39459	2172388	0	True				
ANR	2178048	AssignmentExpression	"tmp2 = load_reg ( s , rd )"		2172388	0		=			
ANR	2178049	Identifier	tmp2		2172388	0					
ANR	2178050	CallExpression	"load_reg ( s , rd )"		2172388	1					
ANR	2178051	Callee	load_reg		2172388	0					
ANR	2178052	Identifier	load_reg		2172388	0					
ANR	2178053	ArgumentList	s		2172388	1					
ANR	2178054	Argument	s		2172388	0					
ANR	2178055	Identifier	s		2172388	0					
ANR	2178056	Argument	rd		2172388	1					
ANR	2178057	Identifier	rd		2172388	0					
ANR	2178058	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	1997:28:39490:39521	2172388	1	True				
ANR	2178059	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2172388	0					
ANR	2178060	Callee	tcg_gen_add_i32		2172388	0					
ANR	2178061	Identifier	tcg_gen_add_i32		2172388	0					
ANR	2178062	ArgumentList	tmp		2172388	1					
ANR	2178063	Argument	tmp		2172388	0					
ANR	2178064	Identifier	tmp		2172388	0					
ANR	2178065	Argument	tmp		2172388	1					
ANR	2178066	Identifier	tmp		2172388	0					
ANR	2178067	Argument	tmp2		2172388	2					
ANR	2178068	Identifier	tmp2		2172388	0					
ANR	2178069	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1999:28:39552:39575	2172388	2	True				
ANR	2178070	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2178071	Callee	tcg_temp_free_i32		2172388	0					
ANR	2178072	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2178073	ArgumentList	tmp2		2172388	1					
ANR	2178074	Argument	tmp2		2172388	0					
ANR	2178075	Identifier	tmp2		2172388	0					
ANR	2178076	ExpressionStatement	"store_reg ( s , rn , tmp )"	2003:24:39629:39650	2172388	7	True				
ANR	2178077	CallExpression	"store_reg ( s , rn , tmp )"		2172388	0					
ANR	2178078	Callee	store_reg		2172388	0					
ANR	2178079	Identifier	store_reg		2172388	0					
ANR	2178080	ArgumentList	s		2172388	1					
ANR	2178081	Argument	s		2172388	0					
ANR	2178082	Identifier	s		2172388	0					
ANR	2178083	Argument	rn		2172388	1					
ANR	2178084	Identifier	rn		2172388	0					
ANR	2178085	Argument	tmp		2172388	2					
ANR	2178086	Identifier	tmp		2172388	0					
ANR	2178087	BreakStatement	break ;	2005:24:39677:39682	2172388	8	True				
ANR	2178088	Label	case 0x20 :	2007:20:39705:39714	2172388	9	True				
ANR	2178089	Label	case 0x24 :	2007:31:39716:39725	2172388	10	True				
ANR	2178090	Label	case 0x28 :	2007:42:39727:39736	2172388	11	True				
ANR	2178091	Label	case 0x2c :	2007:53:39738:39747	2172388	12	True				
ANR	2178092	Statement	ARCH	2011:24:39829:39832	2172388	13	True				
ANR	2178093	Statement	(	2011:28:39833:39833	2172388	14	True				
ANR	2178094	Statement	6	2011:29:39834:39834	2172388	15	True				
ANR	2178095	Statement	T2	2011:30:39835:39836	2172388	16	True				
ANR	2178096	Statement	)	2011:32:39837:39837	2172388	17	True				
ANR	2178097	ExpressionStatement		2011:33:39838:39838	2172388	18	True				
ANR	2178098	ExpressionStatement	shift = ( insn >> 7 ) & 0x1f	2013:24:39865:39891	2172388	19	True				
ANR	2178099	AssignmentExpression	shift = ( insn >> 7 ) & 0x1f		2172388	0		=			
ANR	2178100	Identifier	shift		2172388	0					
ANR	2178101	BitAndExpression	( insn >> 7 ) & 0x1f		2172388	1		&			
ANR	2178102	ShiftExpression	insn >> 7		2172388	0		>>			
ANR	2178103	Identifier	insn		2172388	0					
ANR	2178104	PrimaryExpression	7		2172388	1					
ANR	2178105	PrimaryExpression	0x1f		2172388	1					
ANR	2178106	ExpressionStatement	i = ( insn >> 16 ) & 0x1f	2015:24:39918:39941	2172388	20	True				
ANR	2178107	AssignmentExpression	i = ( insn >> 16 ) & 0x1f		2172388	0		=			
ANR	2178108	Identifier	i		2172388	0					
ANR	2178109	BitAndExpression	( insn >> 16 ) & 0x1f		2172388	1		&			
ANR	2178110	ShiftExpression	insn >> 16		2172388	0		>>			
ANR	2178111	Identifier	insn		2172388	0					
ANR	2178112	PrimaryExpression	16		2172388	1					
ANR	2178113	PrimaryExpression	0x1f		2172388	1					
ANR	2178114	ExpressionStatement	i = i + 1 - shift	2017:24:39968:39985	2172388	21	True				
ANR	2178115	AssignmentExpression	i = i + 1 - shift		2172388	0		=			
ANR	2178116	Identifier	i		2172388	0					
ANR	2178117	AdditiveExpression	i + 1 - shift		2172388	1		+			
ANR	2178118	Identifier	i		2172388	0					
ANR	2178119	AdditiveExpression	1 - shift		2172388	1		-			
ANR	2178120	PrimaryExpression	1		2172388	0					
ANR	2178121	Identifier	shift		2172388	1					
ANR	2178122	IfStatement	if ( rm == 15 )		2172388	22					
ANR	2178123	Condition	rm == 15	2019:28:40016:40023	2172388	0	True				
ANR	2178124	EqualityExpression	rm == 15		2172388	0		==			
ANR	2178125	Identifier	rm		2172388	0					
ANR	2178126	PrimaryExpression	15		2172388	1					
ANR	2178127	CompoundStatement		2017:38:39964:39964	2172388	1					
ANR	2178128	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	2021:28:40057:40081	2172388	0	True				
ANR	2178129	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2172388	0		=			
ANR	2178130	Identifier	tmp		2172388	0					
ANR	2178131	CallExpression	tcg_temp_new_i32 ( )		2172388	1					
ANR	2178132	Callee	tcg_temp_new_i32		2172388	0					
ANR	2178133	Identifier	tcg_temp_new_i32		2172388	0					
ANR	2178134	ArgumentList			2172388	1					
ANR	2178135	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , 0 )"	2023:28:40112:40136	2172388	1	True				
ANR	2178136	CallExpression	"tcg_gen_movi_i32 ( tmp , 0 )"		2172388	0					
ANR	2178137	Callee	tcg_gen_movi_i32		2172388	0					
ANR	2178138	Identifier	tcg_gen_movi_i32		2172388	0					
ANR	2178139	ArgumentList	tmp		2172388	1					
ANR	2178140	Argument	tmp		2172388	0					
ANR	2178141	Identifier	tmp		2172388	0					
ANR	2178142	Argument	0		2172388	1					
ANR	2178143	PrimaryExpression	0		2172388	0					
ANR	2178144	ElseStatement	else		2172388	0					
ANR	2178145	CompoundStatement		2023:31:40108:40108	2172388	0					
ANR	2178146	ExpressionStatement	"tmp = load_reg ( s , rm )"	2027:28:40201:40222	2172388	0	True				
ANR	2178147	AssignmentExpression	"tmp = load_reg ( s , rm )"		2172388	0		=			
ANR	2178148	Identifier	tmp		2172388	0					
ANR	2178149	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2178150	Callee	load_reg		2172388	0					
ANR	2178151	Identifier	load_reg		2172388	0					
ANR	2178152	ArgumentList	s		2172388	1					
ANR	2178153	Argument	s		2172388	0					
ANR	2178154	Identifier	s		2172388	0					
ANR	2178155	Argument	rm		2172388	1					
ANR	2178156	Identifier	rm		2172388	0					
ANR	2178157	IfStatement	if ( i != 32 )		2172388	23					
ANR	2178158	Condition	i != 32	2031:28:40280:40286	2172388	0	True				
ANR	2178159	EqualityExpression	i != 32		2172388	0		!=			
ANR	2178160	Identifier	i		2172388	0					
ANR	2178161	PrimaryExpression	32		2172388	1					
ANR	2178162	CompoundStatement		2029:37:40227:40227	2172388	1					
ANR	2178163	ExpressionStatement	"tmp2 = load_reg ( s , rd )"	2033:28:40320:40342	2172388	0	True				
ANR	2178164	AssignmentExpression	"tmp2 = load_reg ( s , rd )"		2172388	0		=			
ANR	2178165	Identifier	tmp2		2172388	0					
ANR	2178166	CallExpression	"load_reg ( s , rd )"		2172388	1					
ANR	2178167	Callee	load_reg		2172388	0					
ANR	2178168	Identifier	load_reg		2172388	0					
ANR	2178169	ArgumentList	s		2172388	1					
ANR	2178170	Argument	s		2172388	0					
ANR	2178171	Identifier	s		2172388	0					
ANR	2178172	Argument	rd		2172388	1					
ANR	2178173	Identifier	rd		2172388	0					
ANR	2178174	ExpressionStatement	"gen_bfi ( tmp , tmp2 , tmp , shift , ( 1u << i ) - 1 )"	2035:28:40373:40418	2172388	1	True				
ANR	2178175	CallExpression	"gen_bfi ( tmp , tmp2 , tmp , shift , ( 1u << i ) - 1 )"		2172388	0					
ANR	2178176	Callee	gen_bfi		2172388	0					
ANR	2178177	Identifier	gen_bfi		2172388	0					
ANR	2178178	ArgumentList	tmp		2172388	1					
ANR	2178179	Argument	tmp		2172388	0					
ANR	2178180	Identifier	tmp		2172388	0					
ANR	2178181	Argument	tmp2		2172388	1					
ANR	2178182	Identifier	tmp2		2172388	0					
ANR	2178183	Argument	tmp		2172388	2					
ANR	2178184	Identifier	tmp		2172388	0					
ANR	2178185	Argument	shift		2172388	3					
ANR	2178186	Identifier	shift		2172388	0					
ANR	2178187	Argument	( 1u << i ) - 1		2172388	4					
ANR	2178188	AdditiveExpression	( 1u << i ) - 1		2172388	0		-			
ANR	2178189	ShiftExpression	1u << i		2172388	0		<<			
ANR	2178190	PrimaryExpression	1u		2172388	0					
ANR	2178191	Identifier	i		2172388	1					
ANR	2178192	PrimaryExpression	1		2172388	1					
ANR	2178193	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	2037:28:40449:40472	2172388	2	True				
ANR	2178194	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2178195	Callee	tcg_temp_free_i32		2172388	0					
ANR	2178196	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2178197	ArgumentList	tmp2		2172388	1					
ANR	2178198	Argument	tmp2		2172388	0					
ANR	2178199	Identifier	tmp2		2172388	0					
ANR	2178200	ExpressionStatement	"store_reg ( s , rd , tmp )"	2041:24:40526:40547	2172388	24	True				
ANR	2178201	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2178202	Callee	store_reg		2172388	0					
ANR	2178203	Identifier	store_reg		2172388	0					
ANR	2178204	ArgumentList	s		2172388	1					
ANR	2178205	Argument	s		2172388	0					
ANR	2178206	Identifier	s		2172388	0					
ANR	2178207	Argument	rd		2172388	1					
ANR	2178208	Identifier	rd		2172388	0					
ANR	2178209	Argument	tmp		2172388	2					
ANR	2178210	Identifier	tmp		2172388	0					
ANR	2178211	BreakStatement	break ;	2043:24:40574:40579	2172388	25	True				
ANR	2178212	Label	case 0x12 :	2045:20:40602:40611	2172388	26	True				
ANR	2178213	Label	case 0x16 :	2045:31:40613:40622	2172388	27	True				
ANR	2178214	Label	case 0x1a :	2045:42:40624:40633	2172388	28	True				
ANR	2178215	Label	case 0x1e :	2045:53:40635:40644	2172388	29	True				
ANR	2178216	Label	case 0x32 :	2047:20:40678:40687	2172388	30	True				
ANR	2178217	Label	case 0x36 :	2047:31:40689:40698	2172388	31	True				
ANR	2178218	Label	case 0x3a :	2047:42:40700:40709	2172388	32	True				
ANR	2178219	Label	case 0x3e :	2047:53:40711:40720	2172388	33	True				
ANR	2178220	Statement	ARCH	2049:24:40758:40761	2172388	34	True				
ANR	2178221	Statement	(	2049:28:40762:40762	2172388	35	True				
ANR	2178222	Statement	6	2049:29:40763:40763	2172388	36	True				
ANR	2178223	Statement	T2	2049:30:40764:40765	2172388	37	True				
ANR	2178224	Statement	)	2049:32:40766:40766	2172388	38	True				
ANR	2178225	ExpressionStatement		2049:33:40767:40767	2172388	39	True				
ANR	2178226	ExpressionStatement	"tmp = load_reg ( s , rm )"	2051:24:40794:40815	2172388	40	True				
ANR	2178227	AssignmentExpression	"tmp = load_reg ( s , rm )"		2172388	0		=			
ANR	2178228	Identifier	tmp		2172388	0					
ANR	2178229	CallExpression	"load_reg ( s , rm )"		2172388	1					
ANR	2178230	Callee	load_reg		2172388	0					
ANR	2178231	Identifier	load_reg		2172388	0					
ANR	2178232	ArgumentList	s		2172388	1					
ANR	2178233	Argument	s		2172388	0					
ANR	2178234	Identifier	s		2172388	0					
ANR	2178235	Argument	rm		2172388	1					
ANR	2178236	Identifier	rm		2172388	0					
ANR	2178237	ExpressionStatement	shift = ( insn >> 7 ) & 0x1f	2053:24:40842:40868	2172388	41	True				
ANR	2178238	AssignmentExpression	shift = ( insn >> 7 ) & 0x1f		2172388	0		=			
ANR	2178239	Identifier	shift		2172388	0					
ANR	2178240	BitAndExpression	( insn >> 7 ) & 0x1f		2172388	1		&			
ANR	2178241	ShiftExpression	insn >> 7		2172388	0		>>			
ANR	2178242	Identifier	insn		2172388	0					
ANR	2178243	PrimaryExpression	7		2172388	1					
ANR	2178244	PrimaryExpression	0x1f		2172388	1					
ANR	2178245	ExpressionStatement	i = ( ( insn >> 16 ) & 0x1f ) + 1	2055:24:40895:40924	2172388	42	True				
ANR	2178246	AssignmentExpression	i = ( ( insn >> 16 ) & 0x1f ) + 1		2172388	0		=			
ANR	2178247	Identifier	i		2172388	0					
ANR	2178248	AdditiveExpression	( ( insn >> 16 ) & 0x1f ) + 1		2172388	1		+			
ANR	2178249	BitAndExpression	( insn >> 16 ) & 0x1f		2172388	0		&			
ANR	2178250	ShiftExpression	insn >> 16		2172388	0		>>			
ANR	2178251	Identifier	insn		2172388	0					
ANR	2178252	PrimaryExpression	16		2172388	1					
ANR	2178253	PrimaryExpression	0x1f		2172388	1					
ANR	2178254	PrimaryExpression	1		2172388	1					
ANR	2178255	IfStatement	if ( shift + i > 32 )		2172388	43					
ANR	2178256	Condition	shift + i > 32	2057:28:40955:40968	2172388	0	True				
ANR	2178257	RelationalExpression	shift + i > 32		2172388	0		>			
ANR	2178258	AdditiveExpression	shift + i		2172388	0		+			
ANR	2178259	Identifier	shift		2172388	0					
ANR	2178260	Identifier	i		2172388	1					
ANR	2178261	PrimaryExpression	32		2172388	1					
ANR	2178262	GotoStatement	goto illegal_op ;	2059:28:41000:41015	2172388	1	True				
ANR	2178263	Identifier	illegal_op		2172388	0					
ANR	2178264	IfStatement	if ( i < 32 )		2172388	44					
ANR	2178265	Condition	i < 32	2061:28:41046:41051	2172388	0	True				
ANR	2178266	RelationalExpression	i < 32		2172388	0		<			
ANR	2178267	Identifier	i		2172388	0					
ANR	2178268	PrimaryExpression	32		2172388	1					
ANR	2178269	CompoundStatement		2059:36:40992:40992	2172388	1					
ANR	2178270	IfStatement	if ( op1 & 0x20 )		2172388	0					
ANR	2178271	Condition	op1 & 0x20	2063:32:41089:41098	2172388	0	True				
ANR	2178272	BitAndExpression	op1 & 0x20		2172388	0		&			
ANR	2178273	Identifier	op1		2172388	0					
ANR	2178274	PrimaryExpression	0x20		2172388	1					
ANR	2178275	CompoundStatement		2061:44:41039:41039	2172388	1					
ANR	2178276	ExpressionStatement	"gen_ubfx ( tmp , shift , ( 1u << i ) - 1 )"	2065:32:41136:41171	2172388	0	True				
ANR	2178277	CallExpression	"gen_ubfx ( tmp , shift , ( 1u << i ) - 1 )"		2172388	0					
ANR	2178278	Callee	gen_ubfx		2172388	0					
ANR	2178279	Identifier	gen_ubfx		2172388	0					
ANR	2178280	ArgumentList	tmp		2172388	1					
ANR	2178281	Argument	tmp		2172388	0					
ANR	2178282	Identifier	tmp		2172388	0					
ANR	2178283	Argument	shift		2172388	1					
ANR	2178284	Identifier	shift		2172388	0					
ANR	2178285	Argument	( 1u << i ) - 1		2172388	2					
ANR	2178286	AdditiveExpression	( 1u << i ) - 1		2172388	0		-			
ANR	2178287	ShiftExpression	1u << i		2172388	0		<<			
ANR	2178288	PrimaryExpression	1u		2172388	0					
ANR	2178289	Identifier	i		2172388	1					
ANR	2178290	PrimaryExpression	1		2172388	1					
ANR	2178291	ElseStatement	else		2172388	0					
ANR	2178292	CompoundStatement		2065:35:41147:41147	2172388	0					
ANR	2178293	ExpressionStatement	"gen_sbfx ( tmp , shift , i )"	2069:32:41244:41267	2172388	0	True				
ANR	2178294	CallExpression	"gen_sbfx ( tmp , shift , i )"		2172388	0					
ANR	2178295	Callee	gen_sbfx		2172388	0					
ANR	2178296	Identifier	gen_sbfx		2172388	0					
ANR	2178297	ArgumentList	tmp		2172388	1					
ANR	2178298	Argument	tmp		2172388	0					
ANR	2178299	Identifier	tmp		2172388	0					
ANR	2178300	Argument	shift		2172388	1					
ANR	2178301	Identifier	shift		2172388	0					
ANR	2178302	Argument	i		2172388	2					
ANR	2178303	Identifier	i		2172388	0					
ANR	2178304	ExpressionStatement	"store_reg ( s , rd , tmp )"	2075:24:41352:41373	2172388	45	True				
ANR	2178305	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2178306	Callee	store_reg		2172388	0					
ANR	2178307	Identifier	store_reg		2172388	0					
ANR	2178308	ArgumentList	s		2172388	1					
ANR	2178309	Argument	s		2172388	0					
ANR	2178310	Identifier	s		2172388	0					
ANR	2178311	Argument	rd		2172388	1					
ANR	2178312	Identifier	rd		2172388	0					
ANR	2178313	Argument	tmp		2172388	2					
ANR	2178314	Identifier	tmp		2172388	0					
ANR	2178315	BreakStatement	break ;	2077:24:41400:41405	2172388	46	True				
ANR	2178316	Label	default :	2079:20:41428:41435	2172388	47	True				
ANR	2178317	Identifier	default		2172388	0					
ANR	2178318	GotoStatement	goto illegal_op ;	2081:24:41462:41477	2172388	48	True				
ANR	2178319	Identifier	illegal_op		2172388	0					
ANR	2178320	BreakStatement	break ;	2085:20:41523:41528	2172388	21	True				
ANR	2178321	BreakStatement	break ;	2089:16:41566:41571	2172388	6	True				
ANR	2178322	Label	do_ldst :	2093:8:41597:41604	2172388	11	True				
ANR	2178323	Identifier	do_ldst		2172388	0					
ANR	2178324	ExpressionStatement	sh = ( 0xf << 20 ) | ( 0xf << 4 )	2103:12:41790:41819	2172388	12	True				
ANR	2178325	AssignmentExpression	sh = ( 0xf << 20 ) | ( 0xf << 4 )		2172388	0		=			
ANR	2178326	Identifier	sh		2172388	0					
ANR	2178327	InclusiveOrExpression	( 0xf << 20 ) | ( 0xf << 4 )		2172388	1		|			
ANR	2178328	ShiftExpression	0xf << 20		2172388	0		<<			
ANR	2178329	PrimaryExpression	0xf		2172388	0					
ANR	2178330	PrimaryExpression	20		2172388	1					
ANR	2178331	ShiftExpression	0xf << 4		2172388	1		<<			
ANR	2178332	PrimaryExpression	0xf		2172388	0					
ANR	2178333	PrimaryExpression	4		2172388	1					
ANR	2178334	IfStatement	if ( op1 == 0x7 && ( ( insn & sh ) == sh ) )		2172388	13					
ANR	2178335	Condition	op1 == 0x7 && ( ( insn & sh ) == sh )	2105:16:41838:41870	2172388	0	True				
ANR	2178336	AndExpression	op1 == 0x7 && ( ( insn & sh ) == sh )		2172388	0		&&			
ANR	2178337	EqualityExpression	op1 == 0x7		2172388	0		==			
ANR	2178338	Identifier	op1		2172388	0					
ANR	2178339	PrimaryExpression	0x7		2172388	1					
ANR	2178340	EqualityExpression	( insn & sh ) == sh		2172388	1		==			
ANR	2178341	BitAndExpression	insn & sh		2172388	0		&			
ANR	2178342	Identifier	insn		2172388	0					
ANR	2178343	Identifier	sh		2172388	1					
ANR	2178344	Identifier	sh		2172388	1					
ANR	2178345	CompoundStatement		2105:12:41824:41824	2172388	1					
ANR	2178346	GotoStatement	goto illegal_op ;	2109:16:41905:41920	2172388	0	True				
ANR	2178347	Identifier	illegal_op		2172388	0					
ANR	2178348	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	2115:12:41990:42013	2172388	14	True				
ANR	2178349	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2172388	0		=			
ANR	2178350	Identifier	rn		2172388	0					
ANR	2178351	BitAndExpression	( insn >> 16 ) & 0xf		2172388	1		&			
ANR	2178352	ShiftExpression	insn >> 16		2172388	0		>>			
ANR	2178353	Identifier	insn		2172388	0					
ANR	2178354	PrimaryExpression	16		2172388	1					
ANR	2178355	PrimaryExpression	0xf		2172388	1					
ANR	2178356	ExpressionStatement	rd = ( insn >> 12 ) & 0xf	2117:12:42028:42051	2172388	15	True				
ANR	2178357	AssignmentExpression	rd = ( insn >> 12 ) & 0xf		2172388	0		=			
ANR	2178358	Identifier	rd		2172388	0					
ANR	2178359	BitAndExpression	( insn >> 12 ) & 0xf		2172388	1		&			
ANR	2178360	ShiftExpression	insn >> 12		2172388	0		>>			
ANR	2178361	Identifier	insn		2172388	0					
ANR	2178362	PrimaryExpression	12		2172388	1					
ANR	2178363	PrimaryExpression	0xf		2172388	1					
ANR	2178364	ExpressionStatement	"tmp2 = load_reg ( s , rn )"	2119:12:42066:42088	2172388	16	True				
ANR	2178365	AssignmentExpression	"tmp2 = load_reg ( s , rn )"		2172388	0		=			
ANR	2178366	Identifier	tmp2		2172388	0					
ANR	2178367	CallExpression	"load_reg ( s , rn )"		2172388	1					
ANR	2178368	Callee	load_reg		2172388	0					
ANR	2178369	Identifier	load_reg		2172388	0					
ANR	2178370	ArgumentList	s		2172388	1					
ANR	2178371	Argument	s		2172388	0					
ANR	2178372	Identifier	s		2172388	0					
ANR	2178373	Argument	rn		2172388	1					
ANR	2178374	Identifier	rn		2172388	0					
ANR	2178375	ExpressionStatement	i = ( IS_USER ( s ) || ( insn & 0x01200000 ) == 0x00200000 )	2121:12:42103:42156	2172388	17	True				
ANR	2178376	AssignmentExpression	i = ( IS_USER ( s ) || ( insn & 0x01200000 ) == 0x00200000 )		2172388	0		=			
ANR	2178377	Identifier	i		2172388	0					
ANR	2178378	OrExpression	IS_USER ( s ) || ( insn & 0x01200000 ) == 0x00200000		2172388	1		||			
ANR	2178379	CallExpression	IS_USER ( s )		2172388	0					
ANR	2178380	Callee	IS_USER		2172388	0					
ANR	2178381	Identifier	IS_USER		2172388	0					
ANR	2178382	ArgumentList	s		2172388	1					
ANR	2178383	Argument	s		2172388	0					
ANR	2178384	Identifier	s		2172388	0					
ANR	2178385	EqualityExpression	( insn & 0x01200000 ) == 0x00200000		2172388	1		==			
ANR	2178386	BitAndExpression	insn & 0x01200000		2172388	0		&			
ANR	2178387	Identifier	insn		2172388	0					
ANR	2178388	PrimaryExpression	0x01200000		2172388	1					
ANR	2178389	PrimaryExpression	0x00200000		2172388	1					
ANR	2178390	IfStatement	if ( insn & ( 1 << 24 ) )		2172388	18					
ANR	2178391	Condition	insn & ( 1 << 24 )	2123:16:42175:42190	2172388	0	True				
ANR	2178392	BitAndExpression	insn & ( 1 << 24 )		2172388	0		&			
ANR	2178393	Identifier	insn		2172388	0					
ANR	2178394	ShiftExpression	1 << 24		2172388	1		<<			
ANR	2178395	PrimaryExpression	1		2172388	0					
ANR	2178396	PrimaryExpression	24		2172388	1					
ANR	2178397	ExpressionStatement	"gen_add_data_offset ( s , insn , tmp2 )"	2125:16:42210:42244	2172388	1	True				
ANR	2178398	CallExpression	"gen_add_data_offset ( s , insn , tmp2 )"		2172388	0					
ANR	2178399	Callee	gen_add_data_offset		2172388	0					
ANR	2178400	Identifier	gen_add_data_offset		2172388	0					
ANR	2178401	ArgumentList	s		2172388	1					
ANR	2178402	Argument	s		2172388	0					
ANR	2178403	Identifier	s		2172388	0					
ANR	2178404	Argument	insn		2172388	1					
ANR	2178405	Identifier	insn		2172388	0					
ANR	2178406	Argument	tmp2		2172388	2					
ANR	2178407	Identifier	tmp2		2172388	0					
ANR	2178408	IfStatement	if ( insn & ( 1 << 20 ) )		2172388	19					
ANR	2178409	Condition	insn & ( 1 << 20 )	2127:16:42263:42278	2172388	0	True				
ANR	2178410	BitAndExpression	insn & ( 1 << 20 )		2172388	0		&			
ANR	2178411	Identifier	insn		2172388	0					
ANR	2178412	ShiftExpression	1 << 20		2172388	1		<<			
ANR	2178413	PrimaryExpression	1		2172388	0					
ANR	2178414	PrimaryExpression	20		2172388	1					
ANR	2178415	CompoundStatement		2125:34:42219:42219	2172388	1					
ANR	2178416	IfStatement	if ( insn & ( 1 << 22 ) )		2172388	0					
ANR	2178417	Condition	insn & ( 1 << 22 )	2131:20:42332:42347	2172388	0	True				
ANR	2178418	BitAndExpression	insn & ( 1 << 22 )		2172388	0		&			
ANR	2178419	Identifier	insn		2172388	0					
ANR	2178420	ShiftExpression	1 << 22		2172388	1		<<			
ANR	2178421	PrimaryExpression	1		2172388	0					
ANR	2178422	PrimaryExpression	22		2172388	1					
ANR	2178423	CompoundStatement		2129:38:42288:42288	2172388	1					
ANR	2178424	ExpressionStatement	"tmp = gen_ld8u ( tmp2 , i )"	2133:20:42373:42396	2172388	0	True				
ANR	2178425	AssignmentExpression	"tmp = gen_ld8u ( tmp2 , i )"		2172388	0		=			
ANR	2178426	Identifier	tmp		2172388	0					
ANR	2178427	CallExpression	"gen_ld8u ( tmp2 , i )"		2172388	1					
ANR	2178428	Callee	gen_ld8u		2172388	0					
ANR	2178429	Identifier	gen_ld8u		2172388	0					
ANR	2178430	ArgumentList	tmp2		2172388	1					
ANR	2178431	Argument	tmp2		2172388	0					
ANR	2178432	Identifier	tmp2		2172388	0					
ANR	2178433	Argument	i		2172388	1					
ANR	2178434	Identifier	i		2172388	0					
ANR	2178435	ElseStatement	else		2172388	0					
ANR	2178436	CompoundStatement		2133:23:42360:42360	2172388	0					
ANR	2178437	ExpressionStatement	"tmp = gen_ld32 ( tmp2 , i )"	2137:20:42445:42468	2172388	0	True				
ANR	2178438	AssignmentExpression	"tmp = gen_ld32 ( tmp2 , i )"		2172388	0		=			
ANR	2178439	Identifier	tmp		2172388	0					
ANR	2178440	CallExpression	"gen_ld32 ( tmp2 , i )"		2172388	1					
ANR	2178441	Callee	gen_ld32		2172388	0					
ANR	2178442	Identifier	gen_ld32		2172388	0					
ANR	2178443	ArgumentList	tmp2		2172388	1					
ANR	2178444	Argument	tmp2		2172388	0					
ANR	2178445	Identifier	tmp2		2172388	0					
ANR	2178446	Argument	i		2172388	1					
ANR	2178447	Identifier	i		2172388	0					
ANR	2178448	ElseStatement	else		2172388	0					
ANR	2178449	CompoundStatement		2139:19:42447:42447	2172388	0					
ANR	2178450	ExpressionStatement	"tmp = load_reg ( s , rd )"	2145:16:42557:42578	2172388	0	True				
ANR	2178451	AssignmentExpression	"tmp = load_reg ( s , rd )"		2172388	0		=			
ANR	2178452	Identifier	tmp		2172388	0					
ANR	2178453	CallExpression	"load_reg ( s , rd )"		2172388	1					
ANR	2178454	Callee	load_reg		2172388	0					
ANR	2178455	Identifier	load_reg		2172388	0					
ANR	2178456	ArgumentList	s		2172388	1					
ANR	2178457	Argument	s		2172388	0					
ANR	2178458	Identifier	s		2172388	0					
ANR	2178459	Argument	rd		2172388	1					
ANR	2178460	Identifier	rd		2172388	0					
ANR	2178461	IfStatement	if ( insn & ( 1 << 22 ) )		2172388	1					
ANR	2178462	Condition	insn & ( 1 << 22 )	2147:20:42601:42616	2172388	0	True				
ANR	2178463	BitAndExpression	insn & ( 1 << 22 )		2172388	0		&			
ANR	2178464	Identifier	insn		2172388	0					
ANR	2178465	ShiftExpression	1 << 22		2172388	1		<<			
ANR	2178466	PrimaryExpression	1		2172388	0					
ANR	2178467	PrimaryExpression	22		2172388	1					
ANR	2178468	ExpressionStatement	"gen_st8 ( tmp , tmp2 , i )"	2149:20:42640:42661	2172388	1	True				
ANR	2178469	CallExpression	"gen_st8 ( tmp , tmp2 , i )"		2172388	0					
ANR	2178470	Callee	gen_st8		2172388	0					
ANR	2178471	Identifier	gen_st8		2172388	0					
ANR	2178472	ArgumentList	tmp		2172388	1					
ANR	2178473	Argument	tmp		2172388	0					
ANR	2178474	Identifier	tmp		2172388	0					
ANR	2178475	Argument	tmp2		2172388	1					
ANR	2178476	Identifier	tmp2		2172388	0					
ANR	2178477	Argument	i		2172388	2					
ANR	2178478	Identifier	i		2172388	0					
ANR	2178479	ElseStatement	else		2172388	0					
ANR	2178480	ExpressionStatement	"gen_st32 ( tmp , tmp2 , i )"	2153:20:42706:42728	2172388	0	True				
ANR	2178481	CallExpression	"gen_st32 ( tmp , tmp2 , i )"		2172388	0					
ANR	2178482	Callee	gen_st32		2172388	0					
ANR	2178483	Identifier	gen_st32		2172388	0					
ANR	2178484	ArgumentList	tmp		2172388	1					
ANR	2178485	Argument	tmp		2172388	0					
ANR	2178486	Identifier	tmp		2172388	0					
ANR	2178487	Argument	tmp2		2172388	1					
ANR	2178488	Identifier	tmp2		2172388	0					
ANR	2178489	Argument	i		2172388	2					
ANR	2178490	Identifier	i		2172388	0					
ANR	2178491	IfStatement	if ( ! ( insn & ( 1 << 24 ) ) )		2172388	20					
ANR	2178492	Condition	! ( insn & ( 1 << 24 ) )	2157:16:42762:42780	2172388	0	True				
ANR	2178493	UnaryOperationExpression	! ( insn & ( 1 << 24 ) )		2172388	0					
ANR	2178494	UnaryOperator	!		2172388	0					
ANR	2178495	BitAndExpression	insn & ( 1 << 24 )		2172388	1		&			
ANR	2178496	Identifier	insn		2172388	0					
ANR	2178497	ShiftExpression	1 << 24		2172388	1		<<			
ANR	2178498	PrimaryExpression	1		2172388	0					
ANR	2178499	PrimaryExpression	24		2172388	1					
ANR	2178500	CompoundStatement		2155:37:42721:42721	2172388	1					
ANR	2178501	ExpressionStatement	"gen_add_data_offset ( s , insn , tmp2 )"	2159:16:42802:42836	2172388	0	True				
ANR	2178502	CallExpression	"gen_add_data_offset ( s , insn , tmp2 )"		2172388	0					
ANR	2178503	Callee	gen_add_data_offset		2172388	0					
ANR	2178504	Identifier	gen_add_data_offset		2172388	0					
ANR	2178505	ArgumentList	s		2172388	1					
ANR	2178506	Argument	s		2172388	0					
ANR	2178507	Identifier	s		2172388	0					
ANR	2178508	Argument	insn		2172388	1					
ANR	2178509	Identifier	insn		2172388	0					
ANR	2178510	Argument	tmp2		2172388	2					
ANR	2178511	Identifier	tmp2		2172388	0					
ANR	2178512	ExpressionStatement	"store_reg ( s , rn , tmp2 )"	2161:16:42855:42877	2172388	1	True				
ANR	2178513	CallExpression	"store_reg ( s , rn , tmp2 )"		2172388	0					
ANR	2178514	Callee	store_reg		2172388	0					
ANR	2178515	Identifier	store_reg		2172388	0					
ANR	2178516	ArgumentList	s		2172388	1					
ANR	2178517	Argument	s		2172388	0					
ANR	2178518	Identifier	s		2172388	0					
ANR	2178519	Argument	rn		2172388	1					
ANR	2178520	Identifier	rn		2172388	0					
ANR	2178521	Argument	tmp2		2172388	2					
ANR	2178522	Identifier	tmp2		2172388	0					
ANR	2178523	ElseStatement	else		2172388	0					
ANR	2178524	IfStatement	if ( insn & ( 1 << 21 ) )		2172388	0					
ANR	2178525	Condition	insn & ( 1 << 21 )	2163:23:42903:42918	2172388	0	True				
ANR	2178526	BitAndExpression	insn & ( 1 << 21 )		2172388	0		&			
ANR	2178527	Identifier	insn		2172388	0					
ANR	2178528	ShiftExpression	1 << 21		2172388	1		<<			
ANR	2178529	PrimaryExpression	1		2172388	0					
ANR	2178530	PrimaryExpression	21		2172388	1					
ANR	2178531	CompoundStatement		2161:41:42859:42859	2172388	1					
ANR	2178532	ExpressionStatement	"store_reg ( s , rn , tmp2 )"	2165:16:42940:42962	2172388	0	True				
ANR	2178533	CallExpression	"store_reg ( s , rn , tmp2 )"		2172388	0					
ANR	2178534	Callee	store_reg		2172388	0					
ANR	2178535	Identifier	store_reg		2172388	0					
ANR	2178536	ArgumentList	s		2172388	1					
ANR	2178537	Argument	s		2172388	0					
ANR	2178538	Identifier	s		2172388	0					
ANR	2178539	Argument	rn		2172388	1					
ANR	2178540	Identifier	rn		2172388	0					
ANR	2178541	Argument	tmp2		2172388	2					
ANR	2178542	Identifier	tmp2		2172388	0					
ANR	2178543	ElseStatement	else		2172388	0					
ANR	2178544	CompoundStatement		2165:19:42922:42922	2172388	0					
ANR	2178545	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	2169:16:43003:43026	2172388	0	True				
ANR	2178546	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2178547	Callee	tcg_temp_free_i32		2172388	0					
ANR	2178548	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2178549	ArgumentList	tmp2		2172388	1					
ANR	2178550	Argument	tmp2		2172388	0					
ANR	2178551	Identifier	tmp2		2172388	0					
ANR	2178552	IfStatement	if ( insn & ( 1 << 20 ) )		2172388	21					
ANR	2178553	Condition	insn & ( 1 << 20 )	2173:16:43060:43075	2172388	0	True				
ANR	2178554	BitAndExpression	insn & ( 1 << 20 )		2172388	0		&			
ANR	2178555	Identifier	insn		2172388	0					
ANR	2178556	ShiftExpression	1 << 20		2172388	1		<<			
ANR	2178557	PrimaryExpression	1		2172388	0					
ANR	2178558	PrimaryExpression	20		2172388	1					
ANR	2178559	CompoundStatement		2171:34:43016:43016	2172388	1					
ANR	2178560	IfStatement	if ( rd == 15 )		2172388	0					
ANR	2178561	Condition	rd == 15	2177:20:43144:43151	2172388	0	True				
ANR	2178562	EqualityExpression	rd == 15		2172388	0		==			
ANR	2178563	Identifier	rd		2172388	0					
ANR	2178564	PrimaryExpression	15		2172388	1					
ANR	2178565	ExpressionStatement	"gen_bx ( s , tmp )"	2179:20:43175:43189	2172388	1	True				
ANR	2178566	CallExpression	"gen_bx ( s , tmp )"		2172388	0					
ANR	2178567	Callee	gen_bx		2172388	0					
ANR	2178568	Identifier	gen_bx		2172388	0					
ANR	2178569	ArgumentList	s		2172388	1					
ANR	2178570	Argument	s		2172388	0					
ANR	2178571	Identifier	s		2172388	0					
ANR	2178572	Argument	tmp		2172388	1					
ANR	2178573	Identifier	tmp		2172388	0					
ANR	2178574	ElseStatement	else		2172388	0					
ANR	2178575	ExpressionStatement	"store_reg ( s , rd , tmp )"	2183:20:43234:43255	2172388	0	True				
ANR	2178576	CallExpression	"store_reg ( s , rd , tmp )"		2172388	0					
ANR	2178577	Callee	store_reg		2172388	0					
ANR	2178578	Identifier	store_reg		2172388	0					
ANR	2178579	ArgumentList	s		2172388	1					
ANR	2178580	Argument	s		2172388	0					
ANR	2178581	Identifier	s		2172388	0					
ANR	2178582	Argument	rd		2172388	1					
ANR	2178583	Identifier	rd		2172388	0					
ANR	2178584	Argument	tmp		2172388	2					
ANR	2178585	Identifier	tmp		2172388	0					
ANR	2178586	BreakStatement	break ;	2187:12:43285:43290	2172388	22	True				
ANR	2178587	Label	case 0x08 :	2189:8:43301:43310	2172388	23	True				
ANR	2178588	Label	case 0x09 :	2191:8:43321:43330	2172388	24	True				
ANR	2178589	CompoundStatement		2195:16:43348:43363	2172388	25					
ANR	2178590	IdentifierDeclStatement	"int j , n , user , loaded_base ;"	2195:16:43364:43391	2172388	0	True				
ANR	2178591	IdentifierDecl	j		2172388	0					
ANR	2178592	IdentifierDeclType	int		2172388	0					
ANR	2178593	Identifier	j		2172388	1					
ANR	2178594	IdentifierDecl	n		2172388	1					
ANR	2178595	IdentifierDeclType	int		2172388	0					
ANR	2178596	Identifier	n		2172388	1					
ANR	2178597	IdentifierDecl	user		2172388	2					
ANR	2178598	IdentifierDeclType	int		2172388	0					
ANR	2178599	Identifier	user		2172388	1					
ANR	2178600	IdentifierDecl	loaded_base		2172388	3					
ANR	2178601	IdentifierDeclType	int		2172388	0					
ANR	2178602	Identifier	loaded_base		2172388	1					
ANR	2178603	IdentifierDeclStatement	TCGv loaded_var ;	2197:16:43410:43425	2172388	1	True				
ANR	2178604	IdentifierDecl	loaded_var		2172388	0					
ANR	2178605	IdentifierDeclType	TCGv		2172388	0					
ANR	2178606	Identifier	loaded_var		2172388	1					
ANR	2178607	ExpressionStatement	user = 0	2203:16:43554:43562	2172388	2	True				
ANR	2178608	AssignmentExpression	user = 0		2172388	0		=			
ANR	2178609	Identifier	user		2172388	0					
ANR	2178610	PrimaryExpression	0		2172388	1					
ANR	2178611	IfStatement	if ( insn & ( 1 << 22 ) )		2172388	3					
ANR	2178612	Condition	insn & ( 1 << 22 )	2205:20:43585:43600	2172388	0	True				
ANR	2178613	BitAndExpression	insn & ( 1 << 22 )		2172388	0		&			
ANR	2178614	Identifier	insn		2172388	0					
ANR	2178615	ShiftExpression	1 << 22		2172388	1		<<			
ANR	2178616	PrimaryExpression	1		2172388	0					
ANR	2178617	PrimaryExpression	22		2172388	1					
ANR	2178618	CompoundStatement		2203:38:43541:43541	2172388	1					
ANR	2178619	IfStatement	if ( IS_USER ( s ) )		2172388	0					
ANR	2178620	Condition	IS_USER ( s )	2207:24:43630:43639	2172388	0	True				
ANR	2178621	CallExpression	IS_USER ( s )		2172388	0					
ANR	2178622	Callee	IS_USER		2172388	0					
ANR	2178623	Identifier	IS_USER		2172388	0					
ANR	2178624	ArgumentList	s		2172388	1					
ANR	2178625	Argument	s		2172388	0					
ANR	2178626	Identifier	s		2172388	0					
ANR	2178627	GotoStatement	goto illegal_op ;	2209:24:43667:43682	2172388	1	True				
ANR	2178628	Identifier	illegal_op		2172388	0					
ANR	2178629	IfStatement	if ( ( insn & ( 1 << 15 ) ) == 0 )		2172388	1					
ANR	2178630	Condition	( insn & ( 1 << 15 ) ) == 0	2213:24:43748:43770	2172388	0	True				
ANR	2178631	EqualityExpression	( insn & ( 1 << 15 ) ) == 0		2172388	0		==			
ANR	2178632	BitAndExpression	insn & ( 1 << 15 )		2172388	0		&			
ANR	2178633	Identifier	insn		2172388	0					
ANR	2178634	ShiftExpression	1 << 15		2172388	1		<<			
ANR	2178635	PrimaryExpression	1		2172388	0					
ANR	2178636	PrimaryExpression	15		2172388	1					
ANR	2178637	PrimaryExpression	0		2172388	1					
ANR	2178638	ExpressionStatement	user = 1	2215:24:43798:43806	2172388	1	True				
ANR	2178639	AssignmentExpression	user = 1		2172388	0		=			
ANR	2178640	Identifier	user		2172388	0					
ANR	2178641	PrimaryExpression	1		2172388	1					
ANR	2178642	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	2219:16:43844:43867	2172388	4	True				
ANR	2178643	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2172388	0		=			
ANR	2178644	Identifier	rn		2172388	0					
ANR	2178645	BitAndExpression	( insn >> 16 ) & 0xf		2172388	1		&			
ANR	2178646	ShiftExpression	insn >> 16		2172388	0		>>			
ANR	2178647	Identifier	insn		2172388	0					
ANR	2178648	PrimaryExpression	16		2172388	1					
ANR	2178649	PrimaryExpression	0xf		2172388	1					
ANR	2178650	ExpressionStatement	"addr = load_reg ( s , rn )"	2221:16:43886:43908	2172388	5	True				
ANR	2178651	AssignmentExpression	"addr = load_reg ( s , rn )"		2172388	0		=			
ANR	2178652	Identifier	addr		2172388	0					
ANR	2178653	CallExpression	"load_reg ( s , rn )"		2172388	1					
ANR	2178654	Callee	load_reg		2172388	0					
ANR	2178655	Identifier	load_reg		2172388	0					
ANR	2178656	ArgumentList	s		2172388	1					
ANR	2178657	Argument	s		2172388	0					
ANR	2178658	Identifier	s		2172388	0					
ANR	2178659	Argument	rn		2172388	1					
ANR	2178660	Identifier	rn		2172388	0					
ANR	2178661	ExpressionStatement	loaded_base = 0	2227:16:43971:43986	2172388	6	True				
ANR	2178662	AssignmentExpression	loaded_base = 0		2172388	0		=			
ANR	2178663	Identifier	loaded_base		2172388	0					
ANR	2178664	PrimaryExpression	0		2172388	1					
ANR	2178665	ExpressionStatement	TCGV_UNUSED ( loaded_var )	2229:16:44005:44028	2172388	7	True				
ANR	2178666	CallExpression	TCGV_UNUSED ( loaded_var )		2172388	0					
ANR	2178667	Callee	TCGV_UNUSED		2172388	0					
ANR	2178668	Identifier	TCGV_UNUSED		2172388	0					
ANR	2178669	ArgumentList	loaded_var		2172388	1					
ANR	2178670	Argument	loaded_var		2172388	0					
ANR	2178671	Identifier	loaded_var		2172388	0					
ANR	2178672	ExpressionStatement	n = 0	2231:16:44047:44052	2172388	8	True				
ANR	2178673	AssignmentExpression	n = 0		2172388	0		=			
ANR	2178674	Identifier	n		2172388	0					
ANR	2178675	PrimaryExpression	0		2172388	1					
ANR	2178676	ForStatement	for ( i = 0 ; i < 16 ; i ++ )		2172388	9					
ANR	2178677	ForInit	i = 0 ;	2233:20:44075:44078	2172388	0	True				
ANR	2178678	AssignmentExpression	i = 0		2172388	0		=			
ANR	2178679	Identifier	i		2172388	0					
ANR	2178680	PrimaryExpression	0		2172388	1					
ANR	2178681	Condition	i < 16	2233:24:44079:44082	2172388	1	True				
ANR	2178682	RelationalExpression	i < 16		2172388	0		<			
ANR	2178683	Identifier	i		2172388	0					
ANR	2178684	PrimaryExpression	16		2172388	1					
ANR	2178685	PostIncDecOperationExpression	i ++	2233:29:44084:44086	2172388	2	True				
ANR	2178686	Identifier	i		2172388	0					
ANR	2178687	IncDec	++		2172388	1					
ANR	2178688	CompoundStatement		2231:34:44027:44027	2172388	3					
ANR	2178689	IfStatement	if ( insn & ( 1 << i ) )		2172388	0					
ANR	2178690	Condition	insn & ( 1 << i )	2235:24:44116:44130	2172388	0	True				
ANR	2178691	BitAndExpression	insn & ( 1 << i )		2172388	0		&			
ANR	2178692	Identifier	insn		2172388	0					
ANR	2178693	ShiftExpression	1 << i		2172388	1		<<			
ANR	2178694	PrimaryExpression	1		2172388	0					
ANR	2178695	Identifier	i		2172388	1					
ANR	2178696	ExpressionStatement	n ++	2237:24:44158:44161	2172388	1	True				
ANR	2178697	PostIncDecOperationExpression	n ++		2172388	0					
ANR	2178698	Identifier	n		2172388	0					
ANR	2178699	IncDec	++		2172388	1					
ANR	2178700	IfStatement	if ( insn & ( 1 << 23 ) )		2172388	10					
ANR	2178701	Condition	insn & ( 1 << 23 )	2243:20:44258:44273	2172388	0	True				
ANR	2178702	BitAndExpression	insn & ( 1 << 23 )		2172388	0		&			
ANR	2178703	Identifier	insn		2172388	0					
ANR	2178704	ShiftExpression	1 << 23		2172388	1		<<			
ANR	2178705	PrimaryExpression	1		2172388	0					
ANR	2178706	PrimaryExpression	23		2172388	1					
ANR	2178707	CompoundStatement		2241:38:44214:44214	2172388	1					
ANR	2178708	IfStatement	if ( insn & ( 1 << 24 ) )		2172388	0					
ANR	2178709	Condition	insn & ( 1 << 24 )	2245:24:44303:44318	2172388	0	True				
ANR	2178710	BitAndExpression	insn & ( 1 << 24 )		2172388	0		&			
ANR	2178711	Identifier	insn		2172388	0					
ANR	2178712	ShiftExpression	1 << 24		2172388	1		<<			
ANR	2178713	PrimaryExpression	1		2172388	0					
ANR	2178714	PrimaryExpression	24		2172388	1					
ANR	2178715	CompoundStatement		2243:42:44259:44259	2172388	1					
ANR	2178716	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	2249:24:44393:44424	2172388	0	True				
ANR	2178717	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2172388	0					
ANR	2178718	Callee	tcg_gen_addi_i32		2172388	0					
ANR	2178719	Identifier	tcg_gen_addi_i32		2172388	0					
ANR	2178720	ArgumentList	addr		2172388	1					
ANR	2178721	Argument	addr		2172388	0					
ANR	2178722	Identifier	addr		2172388	0					
ANR	2178723	Argument	addr		2172388	1					
ANR	2178724	Identifier	addr		2172388	0					
ANR	2178725	Argument	4		2172388	2					
ANR	2178726	PrimaryExpression	4		2172388	0					
ANR	2178727	ElseStatement	else		2172388	0					
ANR	2178728	CompoundStatement		2249:27:44392:44392	2172388	0					
ANR	2178729	ElseStatement	else		2172388	0					
ANR	2178730	CompoundStatement		2255:23:44487:44487	2172388	0					
ANR	2178731	IfStatement	if ( insn & ( 1 << 24 ) )		2172388	0					
ANR	2178732	Condition	insn & ( 1 << 24 )	2259:24:44576:44591	2172388	0	True				
ANR	2178733	BitAndExpression	insn & ( 1 << 24 )		2172388	0		&			
ANR	2178734	Identifier	insn		2172388	0					
ANR	2178735	ShiftExpression	1 << 24		2172388	1		<<			
ANR	2178736	PrimaryExpression	1		2172388	0					
ANR	2178737	PrimaryExpression	24		2172388	1					
ANR	2178738	CompoundStatement		2257:42:44532:44532	2172388	1					
ANR	2178739	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - ( n * 4 ) )"	2263:24:44666:44704	2172388	0	True				
ANR	2178740	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - ( n * 4 ) )"		2172388	0					
ANR	2178741	Callee	tcg_gen_addi_i32		2172388	0					
ANR	2178742	Identifier	tcg_gen_addi_i32		2172388	0					
ANR	2178743	ArgumentList	addr		2172388	1					
ANR	2178744	Argument	addr		2172388	0					
ANR	2178745	Identifier	addr		2172388	0					
ANR	2178746	Argument	addr		2172388	1					
ANR	2178747	Identifier	addr		2172388	0					
ANR	2178748	Argument	- ( n * 4 )		2172388	2					
ANR	2178749	UnaryOperationExpression	- ( n * 4 )		2172388	0					
ANR	2178750	UnaryOperator	-		2172388	0					
ANR	2178751	MultiplicativeExpression	n * 4		2172388	1		*			
ANR	2178752	Identifier	n		2172388	0					
ANR	2178753	PrimaryExpression	4		2172388	1					
ANR	2178754	ElseStatement	else		2172388	0					
ANR	2178755	CompoundStatement		2263:27:44672:44672	2172388	0					
ANR	2178756	IfStatement	if ( n != 1 )		2172388	0					
ANR	2178757	Condition	n != 1	2269:28:44811:44816	2172388	0	True				
ANR	2178758	EqualityExpression	n != 1		2172388	0		!=			
ANR	2178759	Identifier	n		2172388	0					
ANR	2178760	PrimaryExpression	1		2172388	1					
ANR	2178761	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - ( ( n - 1 ) * 4 ) )"	2271:24:44844:44888	2172388	1	True				
ANR	2178762	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - ( ( n - 1 ) * 4 ) )"		2172388	0					
ANR	2178763	Callee	tcg_gen_addi_i32		2172388	0					
ANR	2178764	Identifier	tcg_gen_addi_i32		2172388	0					
ANR	2178765	ArgumentList	addr		2172388	1					
ANR	2178766	Argument	addr		2172388	0					
ANR	2178767	Identifier	addr		2172388	0					
ANR	2178768	Argument	addr		2172388	1					
ANR	2178769	Identifier	addr		2172388	0					
ANR	2178770	Argument	- ( ( n - 1 ) * 4 )		2172388	2					
ANR	2178771	UnaryOperationExpression	- ( ( n - 1 ) * 4 )		2172388	0					
ANR	2178772	UnaryOperator	-		2172388	0					
ANR	2178773	MultiplicativeExpression	( n - 1 ) * 4		2172388	1		*			
ANR	2178774	AdditiveExpression	n - 1		2172388	0		-			
ANR	2178775	Identifier	n		2172388	0					
ANR	2178776	PrimaryExpression	1		2172388	1					
ANR	2178777	PrimaryExpression	4		2172388	1					
ANR	2178778	ExpressionStatement	j = 0	2277:16:44949:44954	2172388	11	True				
ANR	2178779	AssignmentExpression	j = 0		2172388	0		=			
ANR	2178780	Identifier	j		2172388	0					
ANR	2178781	PrimaryExpression	0		2172388	1					
ANR	2178782	ForStatement	for ( i = 0 ; i < 16 ; i ++ )		2172388	12					
ANR	2178783	ForInit	i = 0 ;	2279:20:44977:44980	2172388	0	True				
ANR	2178784	AssignmentExpression	i = 0		2172388	0		=			
ANR	2178785	Identifier	i		2172388	0					
ANR	2178786	PrimaryExpression	0		2172388	1					
ANR	2178787	Condition	i < 16	2279:24:44981:44984	2172388	1	True				
ANR	2178788	RelationalExpression	i < 16		2172388	0		<			
ANR	2178789	Identifier	i		2172388	0					
ANR	2178790	PrimaryExpression	16		2172388	1					
ANR	2178791	PostIncDecOperationExpression	i ++	2279:29:44986:44988	2172388	2	True				
ANR	2178792	Identifier	i		2172388	0					
ANR	2178793	IncDec	++		2172388	1					
ANR	2178794	CompoundStatement		2277:34:44929:44929	2172388	3					
ANR	2178795	IfStatement	if ( insn & ( 1 << i ) )		2172388	0					
ANR	2178796	Condition	insn & ( 1 << i )	2281:24:45018:45032	2172388	0	True				
ANR	2178797	BitAndExpression	insn & ( 1 << i )		2172388	0		&			
ANR	2178798	Identifier	insn		2172388	0					
ANR	2178799	ShiftExpression	1 << i		2172388	1		<<			
ANR	2178800	PrimaryExpression	1		2172388	0					
ANR	2178801	Identifier	i		2172388	1					
ANR	2178802	CompoundStatement		2279:41:44973:44973	2172388	1					
ANR	2178803	IfStatement	if ( insn & ( 1 << 20 ) )		2172388	0					
ANR	2178804	Condition	insn & ( 1 << 20 )	2283:28:45066:45081	2172388	0	True				
ANR	2178805	BitAndExpression	insn & ( 1 << 20 )		2172388	0		&			
ANR	2178806	Identifier	insn		2172388	0					
ANR	2178807	ShiftExpression	1 << 20		2172388	1		<<			
ANR	2178808	PrimaryExpression	1		2172388	0					
ANR	2178809	PrimaryExpression	20		2172388	1					
ANR	2178810	CompoundStatement		2281:46:45022:45022	2172388	1					
ANR	2178811	ExpressionStatement	"tmp = gen_ld32 ( addr , IS_USER ( s ) )"	2287:28:45155:45187	2172388	0	True				
ANR	2178812	AssignmentExpression	"tmp = gen_ld32 ( addr , IS_USER ( s ) )"		2172388	0		=			
ANR	2178813	Identifier	tmp		2172388	0					
ANR	2178814	CallExpression	"gen_ld32 ( addr , IS_USER ( s ) )"		2172388	1					
ANR	2178815	Callee	gen_ld32		2172388	0					
ANR	2178816	Identifier	gen_ld32		2172388	0					
ANR	2178817	ArgumentList	addr		2172388	1					
ANR	2178818	Argument	addr		2172388	0					
ANR	2178819	Identifier	addr		2172388	0					
ANR	2178820	Argument	IS_USER ( s )		2172388	1					
ANR	2178821	CallExpression	IS_USER ( s )		2172388	0					
ANR	2178822	Callee	IS_USER		2172388	0					
ANR	2178823	Identifier	IS_USER		2172388	0					
ANR	2178824	ArgumentList	s		2172388	1					
ANR	2178825	Argument	s		2172388	0					
ANR	2178826	Identifier	s		2172388	0					
ANR	2178827	IfStatement	if ( i == 15 )		2172388	1					
ANR	2178828	Condition	i == 15	2289:32:45222:45228	2172388	0	True				
ANR	2178829	EqualityExpression	i == 15		2172388	0		==			
ANR	2178830	Identifier	i		2172388	0					
ANR	2178831	PrimaryExpression	15		2172388	1					
ANR	2178832	CompoundStatement		2287:41:45169:45169	2172388	1					
ANR	2178833	ExpressionStatement	"gen_bx ( s , tmp )"	2291:32:45266:45280	2172388	0	True				
ANR	2178834	CallExpression	"gen_bx ( s , tmp )"		2172388	0					
ANR	2178835	Callee	gen_bx		2172388	0					
ANR	2178836	Identifier	gen_bx		2172388	0					
ANR	2178837	ArgumentList	s		2172388	1					
ANR	2178838	Argument	s		2172388	0					
ANR	2178839	Identifier	s		2172388	0					
ANR	2178840	Argument	tmp		2172388	1					
ANR	2178841	Identifier	tmp		2172388	0					
ANR	2178842	ElseStatement	else		2172388	0					
ANR	2178843	IfStatement	if ( user )		2172388	0					
ANR	2178844	Condition	user	2293:39:45322:45325	2172388	0	True				
ANR	2178845	Identifier	user		2172388	0					
ANR	2178846	CompoundStatement		2291:45:45266:45266	2172388	1					
ANR	2178847	ExpressionStatement	tmp2 = tcg_const_i32 ( i )	2295:32:45363:45386	2172388	0	True				
ANR	2178848	AssignmentExpression	tmp2 = tcg_const_i32 ( i )		2172388	0		=			
ANR	2178849	Identifier	tmp2		2172388	0					
ANR	2178850	CallExpression	tcg_const_i32 ( i )		2172388	1					
ANR	2178851	Callee	tcg_const_i32		2172388	0					
ANR	2178852	Identifier	tcg_const_i32		2172388	0					
ANR	2178853	ArgumentList	i		2172388	1					
ANR	2178854	Argument	i		2172388	0					
ANR	2178855	Identifier	i		2172388	0					
ANR	2178856	ExpressionStatement	"gen_helper_set_user_reg ( tmp2 , tmp )"	2297:32:45421:45455	2172388	1	True				
ANR	2178857	CallExpression	"gen_helper_set_user_reg ( tmp2 , tmp )"		2172388	0					
ANR	2178858	Callee	gen_helper_set_user_reg		2172388	0					
ANR	2178859	Identifier	gen_helper_set_user_reg		2172388	0					
ANR	2178860	ArgumentList	tmp2		2172388	1					
ANR	2178861	Argument	tmp2		2172388	0					
ANR	2178862	Identifier	tmp2		2172388	0					
ANR	2178863	Argument	tmp		2172388	1					
ANR	2178864	Identifier	tmp		2172388	0					
ANR	2178865	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	2299:32:45490:45513	2172388	2	True				
ANR	2178866	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2178867	Callee	tcg_temp_free_i32		2172388	0					
ANR	2178868	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2178869	ArgumentList	tmp2		2172388	1					
ANR	2178870	Argument	tmp2		2172388	0					
ANR	2178871	Identifier	tmp2		2172388	0					
ANR	2178872	ExpressionStatement	tcg_temp_free_i32 ( tmp )	2301:32:45548:45570	2172388	3	True				
ANR	2178873	CallExpression	tcg_temp_free_i32 ( tmp )		2172388	0					
ANR	2178874	Callee	tcg_temp_free_i32		2172388	0					
ANR	2178875	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2178876	ArgumentList	tmp		2172388	1					
ANR	2178877	Argument	tmp		2172388	0					
ANR	2178878	Identifier	tmp		2172388	0					
ANR	2178879	ElseStatement	else		2172388	0					
ANR	2178880	IfStatement	if ( i == rn )		2172388	0					
ANR	2178881	Condition	i == rn	2303:39:45612:45618	2172388	0	True				
ANR	2178882	EqualityExpression	i == rn		2172388	0		==			
ANR	2178883	Identifier	i		2172388	0					
ANR	2178884	Identifier	rn		2172388	1					
ANR	2178885	CompoundStatement		2301:48:45559:45559	2172388	1					
ANR	2178886	ExpressionStatement	loaded_var = tmp	2305:32:45656:45672	2172388	0	True				
ANR	2178887	AssignmentExpression	loaded_var = tmp		2172388	0		=			
ANR	2178888	Identifier	loaded_var		2172388	0					
ANR	2178889	Identifier	tmp		2172388	1					
ANR	2178890	ExpressionStatement	loaded_base = 1	2307:32:45707:45722	2172388	1	True				
ANR	2178891	AssignmentExpression	loaded_base = 1		2172388	0		=			
ANR	2178892	Identifier	loaded_base		2172388	0					
ANR	2178893	PrimaryExpression	1		2172388	1					
ANR	2178894	ElseStatement	else		2172388	0					
ANR	2178895	CompoundStatement		2307:35:45698:45698	2172388	0					
ANR	2178896	ExpressionStatement	"store_reg ( s , i , tmp )"	2311:32:45795:45815	2172388	0	True				
ANR	2178897	CallExpression	"store_reg ( s , i , tmp )"		2172388	0					
ANR	2178898	Callee	store_reg		2172388	0					
ANR	2178899	Identifier	store_reg		2172388	0					
ANR	2178900	ArgumentList	s		2172388	1					
ANR	2178901	Argument	s		2172388	0					
ANR	2178902	Identifier	s		2172388	0					
ANR	2178903	Argument	i		2172388	1					
ANR	2178904	Identifier	i		2172388	0					
ANR	2178905	Argument	tmp		2172388	2					
ANR	2178906	Identifier	tmp		2172388	0					
ANR	2178907	ElseStatement	else		2172388	0					
ANR	2178908	CompoundStatement		2313:31:45818:45818	2172388	0					
ANR	2178909	IfStatement	if ( i == 15 )		2172388	0					
ANR	2178910	Condition	i == 15	2319:32:45956:45962	2172388	0	True				
ANR	2178911	EqualityExpression	i == 15		2172388	0		==			
ANR	2178912	Identifier	i		2172388	0					
ANR	2178913	PrimaryExpression	15		2172388	1					
ANR	2178914	CompoundStatement		2317:41:45903:45903	2172388	1					
ANR	2178915	ExpressionStatement	val = ( long ) s -> pc + 4	2323:32:46066:46087	2172388	0	True				
ANR	2178916	AssignmentExpression	val = ( long ) s -> pc + 4		2172388	0		=			
ANR	2178917	Identifier	val		2172388	0					
ANR	2178918	AdditiveExpression	( long ) s -> pc + 4		2172388	1		+			
ANR	2178919	CastExpression	( long ) s -> pc		2172388	0					
ANR	2178920	CastTarget	long		2172388	0					
ANR	2178921	PtrMemberAccess	s -> pc		2172388	1					
ANR	2178922	Identifier	s		2172388	0					
ANR	2178923	Identifier	pc		2172388	1					
ANR	2178924	PrimaryExpression	4		2172388	1					
ANR	2178925	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	2325:32:46122:46146	2172388	1	True				
ANR	2178926	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2172388	0		=			
ANR	2178927	Identifier	tmp		2172388	0					
ANR	2178928	CallExpression	tcg_temp_new_i32 ( )		2172388	1					
ANR	2178929	Callee	tcg_temp_new_i32		2172388	0					
ANR	2178930	Identifier	tcg_temp_new_i32		2172388	0					
ANR	2178931	ArgumentList			2172388	1					
ANR	2178932	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , val )"	2327:32:46181:46207	2172388	2	True				
ANR	2178933	CallExpression	"tcg_gen_movi_i32 ( tmp , val )"		2172388	0					
ANR	2178934	Callee	tcg_gen_movi_i32		2172388	0					
ANR	2178935	Identifier	tcg_gen_movi_i32		2172388	0					
ANR	2178936	ArgumentList	tmp		2172388	1					
ANR	2178937	Argument	tmp		2172388	0					
ANR	2178938	Identifier	tmp		2172388	0					
ANR	2178939	Argument	val		2172388	1					
ANR	2178940	Identifier	val		2172388	0					
ANR	2178941	ElseStatement	else		2172388	0					
ANR	2178942	IfStatement	if ( user )		2172388	0					
ANR	2178943	Condition	user	2329:39:46249:46252	2172388	0	True				
ANR	2178944	Identifier	user		2172388	0					
ANR	2178945	CompoundStatement		2327:45:46193:46193	2172388	1					
ANR	2178946	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	2331:32:46290:46314	2172388	0	True				
ANR	2178947	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2172388	0		=			
ANR	2178948	Identifier	tmp		2172388	0					
ANR	2178949	CallExpression	tcg_temp_new_i32 ( )		2172388	1					
ANR	2178950	Callee	tcg_temp_new_i32		2172388	0					
ANR	2178951	Identifier	tcg_temp_new_i32		2172388	0					
ANR	2178952	ArgumentList			2172388	1					
ANR	2178953	ExpressionStatement	tmp2 = tcg_const_i32 ( i )	2333:32:46349:46372	2172388	1	True				
ANR	2178954	AssignmentExpression	tmp2 = tcg_const_i32 ( i )		2172388	0		=			
ANR	2178955	Identifier	tmp2		2172388	0					
ANR	2178956	CallExpression	tcg_const_i32 ( i )		2172388	1					
ANR	2178957	Callee	tcg_const_i32		2172388	0					
ANR	2178958	Identifier	tcg_const_i32		2172388	0					
ANR	2178959	ArgumentList	i		2172388	1					
ANR	2178960	Argument	i		2172388	0					
ANR	2178961	Identifier	i		2172388	0					
ANR	2178962	ExpressionStatement	"gen_helper_get_user_reg ( tmp , tmp2 )"	2335:32:46407:46441	2172388	2	True				
ANR	2178963	CallExpression	"gen_helper_get_user_reg ( tmp , tmp2 )"		2172388	0					
ANR	2178964	Callee	gen_helper_get_user_reg		2172388	0					
ANR	2178965	Identifier	gen_helper_get_user_reg		2172388	0					
ANR	2178966	ArgumentList	tmp		2172388	1					
ANR	2178967	Argument	tmp		2172388	0					
ANR	2178968	Identifier	tmp		2172388	0					
ANR	2178969	Argument	tmp2		2172388	1					
ANR	2178970	Identifier	tmp2		2172388	0					
ANR	2178971	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	2337:32:46476:46499	2172388	3	True				
ANR	2178972	CallExpression	tcg_temp_free_i32 ( tmp2 )		2172388	0					
ANR	2178973	Callee	tcg_temp_free_i32		2172388	0					
ANR	2178974	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2178975	ArgumentList	tmp2		2172388	1					
ANR	2178976	Argument	tmp2		2172388	0					
ANR	2178977	Identifier	tmp2		2172388	0					
ANR	2178978	ElseStatement	else		2172388	0					
ANR	2178979	CompoundStatement		2337:35:46475:46475	2172388	0					
ANR	2178980	ExpressionStatement	"tmp = load_reg ( s , i )"	2341:32:46572:46592	2172388	0	True				
ANR	2178981	AssignmentExpression	"tmp = load_reg ( s , i )"		2172388	0		=			
ANR	2178982	Identifier	tmp		2172388	0					
ANR	2178983	CallExpression	"load_reg ( s , i )"		2172388	1					
ANR	2178984	Callee	load_reg		2172388	0					
ANR	2178985	Identifier	load_reg		2172388	0					
ANR	2178986	ArgumentList	s		2172388	1					
ANR	2178987	Argument	s		2172388	0					
ANR	2178988	Identifier	s		2172388	0					
ANR	2178989	Argument	i		2172388	1					
ANR	2178990	Identifier	i		2172388	0					
ANR	2178991	ExpressionStatement	"gen_st32 ( tmp , addr , IS_USER ( s ) )"	2345:28:46654:46685	2172388	1	True				
ANR	2178992	CallExpression	"gen_st32 ( tmp , addr , IS_USER ( s ) )"		2172388	0					
ANR	2178993	Callee	gen_st32		2172388	0					
ANR	2178994	Identifier	gen_st32		2172388	0					
ANR	2178995	ArgumentList	tmp		2172388	1					
ANR	2178996	Argument	tmp		2172388	0					
ANR	2178997	Identifier	tmp		2172388	0					
ANR	2178998	Argument	addr		2172388	1					
ANR	2178999	Identifier	addr		2172388	0					
ANR	2179000	Argument	IS_USER ( s )		2172388	2					
ANR	2179001	CallExpression	IS_USER ( s )		2172388	0					
ANR	2179002	Callee	IS_USER		2172388	0					
ANR	2179003	Identifier	IS_USER		2172388	0					
ANR	2179004	ArgumentList	s		2172388	1					
ANR	2179005	Argument	s		2172388	0					
ANR	2179006	Identifier	s		2172388	0					
ANR	2179007	ExpressionStatement	j ++	2349:24:46739:46742	2172388	1	True				
ANR	2179008	PostIncDecOperationExpression	j ++		2172388	0					
ANR	2179009	Identifier	j		2172388	0					
ANR	2179010	IncDec	++		2172388	1					
ANR	2179011	IfStatement	if ( j != n )		2172388	2					
ANR	2179012	Condition	j != n	2353:28:46843:46848	2172388	0	True				
ANR	2179013	EqualityExpression	j != n		2172388	0		!=			
ANR	2179014	Identifier	j		2172388	0					
ANR	2179015	Identifier	n		2172388	1					
ANR	2179016	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	2355:28:46880:46911	2172388	1	True				
ANR	2179017	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2172388	0					
ANR	2179018	Callee	tcg_gen_addi_i32		2172388	0					
ANR	2179019	Identifier	tcg_gen_addi_i32		2172388	0					
ANR	2179020	ArgumentList	addr		2172388	1					
ANR	2179021	Argument	addr		2172388	0					
ANR	2179022	Identifier	addr		2172388	0					
ANR	2179023	Argument	addr		2172388	1					
ANR	2179024	Identifier	addr		2172388	0					
ANR	2179025	Argument	4		2172388	2					
ANR	2179026	PrimaryExpression	4		2172388	0					
ANR	2179027	IfStatement	if ( insn & ( 1 << 21 ) )		2172388	13					
ANR	2179028	Condition	insn & ( 1 << 21 )	2361:20:46976:46991	2172388	0	True				
ANR	2179029	BitAndExpression	insn & ( 1 << 21 )		2172388	0		&			
ANR	2179030	Identifier	insn		2172388	0					
ANR	2179031	ShiftExpression	1 << 21		2172388	1		<<			
ANR	2179032	PrimaryExpression	1		2172388	0					
ANR	2179033	PrimaryExpression	21		2172388	1					
ANR	2179034	CompoundStatement		2359:38:46932:46932	2172388	1					
ANR	2179035	IfStatement	if ( insn & ( 1 << 23 ) )		2172388	0					
ANR	2179036	Condition	insn & ( 1 << 23 )	2365:24:47059:47074	2172388	0	True				
ANR	2179037	BitAndExpression	insn & ( 1 << 23 )		2172388	0		&			
ANR	2179038	Identifier	insn		2172388	0					
ANR	2179039	ShiftExpression	1 << 23		2172388	1		<<			
ANR	2179040	PrimaryExpression	1		2172388	0					
ANR	2179041	PrimaryExpression	23		2172388	1					
ANR	2179042	CompoundStatement		2363:42:47015:47015	2172388	1					
ANR	2179043	IfStatement	if ( insn & ( 1 << 24 ) )		2172388	0					
ANR	2179044	Condition	insn & ( 1 << 24 )	2367:28:47108:47123	2172388	0	True				
ANR	2179045	BitAndExpression	insn & ( 1 << 24 )		2172388	0		&			
ANR	2179046	Identifier	insn		2172388	0					
ANR	2179047	ShiftExpression	1 << 24		2172388	1		<<			
ANR	2179048	PrimaryExpression	1		2172388	0					
ANR	2179049	PrimaryExpression	24		2172388	1					
ANR	2179050	CompoundStatement		2365:46:47064:47064	2172388	1					
ANR	2179051	ElseStatement	else		2172388	0					
ANR	2179052	CompoundStatement		2369:31:47147:47147	2172388	0					
ANR	2179053	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	2375:28:47290:47321	2172388	0	True				
ANR	2179054	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2172388	0					
ANR	2179055	Callee	tcg_gen_addi_i32		2172388	0					
ANR	2179056	Identifier	tcg_gen_addi_i32		2172388	0					
ANR	2179057	ArgumentList	addr		2172388	1					
ANR	2179058	Argument	addr		2172388	0					
ANR	2179059	Identifier	addr		2172388	0					
ANR	2179060	Argument	addr		2172388	1					
ANR	2179061	Identifier	addr		2172388	0					
ANR	2179062	Argument	4		2172388	2					
ANR	2179063	PrimaryExpression	4		2172388	0					
ANR	2179064	ElseStatement	else		2172388	0					
ANR	2179065	CompoundStatement		2377:27:47316:47316	2172388	0					
ANR	2179066	IfStatement	if ( insn & ( 1 << 24 ) )		2172388	0					
ANR	2179067	Condition	insn & ( 1 << 24 )	2381:28:47409:47424	2172388	0	True				
ANR	2179068	BitAndExpression	insn & ( 1 << 24 )		2172388	0		&			
ANR	2179069	Identifier	insn		2172388	0					
ANR	2179070	ShiftExpression	1 << 24		2172388	1		<<			
ANR	2179071	PrimaryExpression	1		2172388	0					
ANR	2179072	PrimaryExpression	24		2172388	1					
ANR	2179073	CompoundStatement		2379:46:47365:47365	2172388	1					
ANR	2179074	IfStatement	if ( n != 1 )		2172388	0					
ANR	2179075	Condition	n != 1	2385:32:47511:47516	2172388	0	True				
ANR	2179076	EqualityExpression	n != 1		2172388	0		!=			
ANR	2179077	Identifier	n		2172388	0					
ANR	2179078	PrimaryExpression	1		2172388	1					
ANR	2179079	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - ( ( n - 1 ) * 4 ) )"	2387:32:47552:47596	2172388	1	True				
ANR	2179080	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - ( ( n - 1 ) * 4 ) )"		2172388	0					
ANR	2179081	Callee	tcg_gen_addi_i32		2172388	0					
ANR	2179082	Identifier	tcg_gen_addi_i32		2172388	0					
ANR	2179083	ArgumentList	addr		2172388	1					
ANR	2179084	Argument	addr		2172388	0					
ANR	2179085	Identifier	addr		2172388	0					
ANR	2179086	Argument	addr		2172388	1					
ANR	2179087	Identifier	addr		2172388	0					
ANR	2179088	Argument	- ( ( n - 1 ) * 4 )		2172388	2					
ANR	2179089	UnaryOperationExpression	- ( ( n - 1 ) * 4 )		2172388	0					
ANR	2179090	UnaryOperator	-		2172388	0					
ANR	2179091	MultiplicativeExpression	( n - 1 ) * 4		2172388	1		*			
ANR	2179092	AdditiveExpression	n - 1		2172388	0		-			
ANR	2179093	Identifier	n		2172388	0					
ANR	2179094	PrimaryExpression	1		2172388	1					
ANR	2179095	PrimaryExpression	4		2172388	1					
ANR	2179096	ElseStatement	else		2172388	0					
ANR	2179097	CompoundStatement		2387:31:47568:47568	2172388	0					
ANR	2179098	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - ( n * 4 ) )"	2393:28:47711:47749	2172388	0	True				
ANR	2179099	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - ( n * 4 ) )"		2172388	0					
ANR	2179100	Callee	tcg_gen_addi_i32		2172388	0					
ANR	2179101	Identifier	tcg_gen_addi_i32		2172388	0					
ANR	2179102	ArgumentList	addr		2172388	1					
ANR	2179103	Argument	addr		2172388	0					
ANR	2179104	Identifier	addr		2172388	0					
ANR	2179105	Argument	addr		2172388	1					
ANR	2179106	Identifier	addr		2172388	0					
ANR	2179107	Argument	- ( n * 4 )		2172388	2					
ANR	2179108	UnaryOperationExpression	- ( n * 4 )		2172388	0					
ANR	2179109	UnaryOperator	-		2172388	0					
ANR	2179110	MultiplicativeExpression	n * 4		2172388	1		*			
ANR	2179111	Identifier	n		2172388	0					
ANR	2179112	PrimaryExpression	4		2172388	1					
ANR	2179113	ExpressionStatement	"store_reg ( s , rn , addr )"	2399:20:47822:47844	2172388	1	True				
ANR	2179114	CallExpression	"store_reg ( s , rn , addr )"		2172388	0					
ANR	2179115	Callee	store_reg		2172388	0					
ANR	2179116	Identifier	store_reg		2172388	0					
ANR	2179117	ArgumentList	s		2172388	1					
ANR	2179118	Argument	s		2172388	0					
ANR	2179119	Identifier	s		2172388	0					
ANR	2179120	Argument	rn		2172388	1					
ANR	2179121	Identifier	rn		2172388	0					
ANR	2179122	Argument	addr		2172388	2					
ANR	2179123	Identifier	addr		2172388	0					
ANR	2179124	ElseStatement	else		2172388	0					
ANR	2179125	CompoundStatement		2399:23:47808:47808	2172388	0					
ANR	2179126	ExpressionStatement	tcg_temp_free_i32 ( addr )	2403:20:47893:47916	2172388	0	True				
ANR	2179127	CallExpression	tcg_temp_free_i32 ( addr )		2172388	0					
ANR	2179128	Callee	tcg_temp_free_i32		2172388	0					
ANR	2179129	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2179130	ArgumentList	addr		2172388	1					
ANR	2179131	Argument	addr		2172388	0					
ANR	2179132	Identifier	addr		2172388	0					
ANR	2179133	IfStatement	if ( loaded_base )		2172388	14					
ANR	2179134	Condition	loaded_base	2407:20:47958:47968	2172388	0	True				
ANR	2179135	Identifier	loaded_base		2172388	0					
ANR	2179136	CompoundStatement		2405:33:47909:47909	2172388	1					
ANR	2179137	ExpressionStatement	"store_reg ( s , rn , loaded_var )"	2409:20:47994:48022	2172388	0	True				
ANR	2179138	CallExpression	"store_reg ( s , rn , loaded_var )"		2172388	0					
ANR	2179139	Callee	store_reg		2172388	0					
ANR	2179140	Identifier	store_reg		2172388	0					
ANR	2179141	ArgumentList	s		2172388	1					
ANR	2179142	Argument	s		2172388	0					
ANR	2179143	Identifier	s		2172388	0					
ANR	2179144	Argument	rn		2172388	1					
ANR	2179145	Identifier	rn		2172388	0					
ANR	2179146	Argument	loaded_var		2172388	2					
ANR	2179147	Identifier	loaded_var		2172388	0					
ANR	2179148	IfStatement	if ( ( insn & ( 1 << 22 ) ) && ! user )		2172388	15					
ANR	2179149	Condition	( insn & ( 1 << 22 ) ) && ! user	2413:20:48064:48090	2172388	0	True				
ANR	2179150	AndExpression	( insn & ( 1 << 22 ) ) && ! user		2172388	0		&&			
ANR	2179151	BitAndExpression	insn & ( 1 << 22 )		2172388	0		&			
ANR	2179152	Identifier	insn		2172388	0					
ANR	2179153	ShiftExpression	1 << 22		2172388	1		<<			
ANR	2179154	PrimaryExpression	1		2172388	0					
ANR	2179155	PrimaryExpression	22		2172388	1					
ANR	2179156	UnaryOperationExpression	! user		2172388	1					
ANR	2179157	UnaryOperator	!		2172388	0					
ANR	2179158	Identifier	user		2172388	1					
ANR	2179159	CompoundStatement		2411:49:48031:48031	2172388	1					
ANR	2179160	ExpressionStatement	tmp = load_cpu_field ( spsr )	2417:20:48168:48194	2172388	0	True				
ANR	2179161	AssignmentExpression	tmp = load_cpu_field ( spsr )		2172388	0		=			
ANR	2179162	Identifier	tmp		2172388	0					
ANR	2179163	CallExpression	load_cpu_field ( spsr )		2172388	1					
ANR	2179164	Callee	load_cpu_field		2172388	0					
ANR	2179165	Identifier	load_cpu_field		2172388	0					
ANR	2179166	ArgumentList	spsr		2172388	1					
ANR	2179167	Argument	spsr		2172388	0					
ANR	2179168	Identifier	spsr		2172388	0					
ANR	2179169	ExpressionStatement	"gen_set_cpsr ( tmp , 0xffffffff )"	2419:20:48217:48246	2172388	1	True				
ANR	2179170	CallExpression	"gen_set_cpsr ( tmp , 0xffffffff )"		2172388	0					
ANR	2179171	Callee	gen_set_cpsr		2172388	0					
ANR	2179172	Identifier	gen_set_cpsr		2172388	0					
ANR	2179173	ArgumentList	tmp		2172388	1					
ANR	2179174	Argument	tmp		2172388	0					
ANR	2179175	Identifier	tmp		2172388	0					
ANR	2179176	Argument	0xffffffff		2172388	1					
ANR	2179177	PrimaryExpression	0xffffffff		2172388	0					
ANR	2179178	ExpressionStatement	tcg_temp_free_i32 ( tmp )	2421:20:48269:48291	2172388	2	True				
ANR	2179179	CallExpression	tcg_temp_free_i32 ( tmp )		2172388	0					
ANR	2179180	Callee	tcg_temp_free_i32		2172388	0					
ANR	2179181	Identifier	tcg_temp_free_i32		2172388	0					
ANR	2179182	ArgumentList	tmp		2172388	1					
ANR	2179183	Argument	tmp		2172388	0					
ANR	2179184	Identifier	tmp		2172388	0					
ANR	2179185	ExpressionStatement	s -> is_jmp = DISAS_UPDATE	2423:20:48314:48338	2172388	3	True				
ANR	2179186	AssignmentExpression	s -> is_jmp = DISAS_UPDATE		2172388	0		=			
ANR	2179187	PtrMemberAccess	s -> is_jmp		2172388	0					
ANR	2179188	Identifier	s		2172388	0					
ANR	2179189	Identifier	is_jmp		2172388	1					
ANR	2179190	Identifier	DISAS_UPDATE		2172388	1					
ANR	2179191	BreakStatement	break ;	2429:12:48387:48392	2172388	26	True				
ANR	2179192	Label	case 0xa :	2431:8:48403:48411	2172388	27	True				
ANR	2179193	Label	case 0xb :	2433:8:48422:48430	2172388	28	True				
ANR	2179194	CompoundStatement		2435:16:48402:48416	2172388	29					
ANR	2179195	IdentifierDeclStatement	int32_t offset ;	2437:16:48464:48478	2172388	0	True				
ANR	2179196	IdentifierDecl	offset		2172388	0					
ANR	2179197	IdentifierDeclType	int32_t		2172388	0					
ANR	2179198	Identifier	offset		2172388	1					
ANR	2179199	ExpressionStatement	val = ( int32_t ) s -> pc	2443:16:48540:48560	2172388	1	True				
ANR	2179200	AssignmentExpression	val = ( int32_t ) s -> pc		2172388	0		=			
ANR	2179201	Identifier	val		2172388	0					
ANR	2179202	CastExpression	( int32_t ) s -> pc		2172388	1					
ANR	2179203	CastTarget	int32_t		2172388	0					
ANR	2179204	PtrMemberAccess	s -> pc		2172388	1					
ANR	2179205	Identifier	s		2172388	0					
ANR	2179206	Identifier	pc		2172388	1					
ANR	2179207	IfStatement	if ( insn & ( 1 << 24 ) )		2172388	2					
ANR	2179208	Condition	insn & ( 1 << 24 )	2445:20:48583:48598	2172388	0	True				
ANR	2179209	BitAndExpression	insn & ( 1 << 24 )		2172388	0		&			
ANR	2179210	Identifier	insn		2172388	0					
ANR	2179211	ShiftExpression	1 << 24		2172388	1		<<			
ANR	2179212	PrimaryExpression	1		2172388	0					
ANR	2179213	PrimaryExpression	24		2172388	1					
ANR	2179214	CompoundStatement		2443:38:48539:48539	2172388	1					
ANR	2179215	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	2447:20:48624:48648	2172388	0	True				
ANR	2179216	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2172388	0		=			
ANR	2179217	Identifier	tmp		2172388	0					
ANR	2179218	CallExpression	tcg_temp_new_i32 ( )		2172388	1					
ANR	2179219	Callee	tcg_temp_new_i32		2172388	0					
ANR	2179220	Identifier	tcg_temp_new_i32		2172388	0					
ANR	2179221	ArgumentList			2172388	1					
ANR	2179222	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , val )"	2449:20:48671:48697	2172388	1	True				
ANR	2179223	CallExpression	"tcg_gen_movi_i32 ( tmp , val )"		2172388	0					
ANR	2179224	Callee	tcg_gen_movi_i32		2172388	0					
ANR	2179225	Identifier	tcg_gen_movi_i32		2172388	0					
ANR	2179226	ArgumentList	tmp		2172388	1					
ANR	2179227	Argument	tmp		2172388	0					
ANR	2179228	Identifier	tmp		2172388	0					
ANR	2179229	Argument	val		2172388	1					
ANR	2179230	Identifier	val		2172388	0					
ANR	2179231	ExpressionStatement	"store_reg ( s , 14 , tmp )"	2451:20:48720:48741	2172388	2	True				
ANR	2179232	CallExpression	"store_reg ( s , 14 , tmp )"		2172388	0					
ANR	2179233	Callee	store_reg		2172388	0					
ANR	2179234	Identifier	store_reg		2172388	0					
ANR	2179235	ArgumentList	s		2172388	1					
ANR	2179236	Argument	s		2172388	0					
ANR	2179237	Identifier	s		2172388	0					
ANR	2179238	Argument	14		2172388	1					
ANR	2179239	PrimaryExpression	14		2172388	0					
ANR	2179240	Argument	tmp		2172388	2					
ANR	2179241	Identifier	tmp		2172388	0					
ANR	2179242	ExpressionStatement	offset = ( ( ( int32_t ) insn << 8 ) >> 8 )	2455:16:48779:48815	2172388	3	True				
ANR	2179243	AssignmentExpression	offset = ( ( ( int32_t ) insn << 8 ) >> 8 )		2172388	0		=			
ANR	2179244	Identifier	offset		2172388	0					
ANR	2179245	ShiftExpression	( ( int32_t ) insn << 8 ) >> 8		2172388	1		>>			
ANR	2179246	ShiftExpression	( int32_t ) insn << 8		2172388	0		<<			
ANR	2179247	CastExpression	( int32_t ) insn		2172388	0					
ANR	2179248	CastTarget	int32_t		2172388	0					
ANR	2179249	Identifier	insn		2172388	1					
ANR	2179250	PrimaryExpression	8		2172388	1					
ANR	2179251	PrimaryExpression	8		2172388	1					
ANR	2179252	ExpressionStatement	val += ( offset << 2 ) + 4	2457:16:48834:48858	2172388	4	True				
ANR	2179253	AssignmentExpression	val += ( offset << 2 ) + 4		2172388	0		+=			
ANR	2179254	Identifier	val		2172388	0					
ANR	2179255	AdditiveExpression	( offset << 2 ) + 4		2172388	1		+			
ANR	2179256	ShiftExpression	offset << 2		2172388	0		<<			
ANR	2179257	Identifier	offset		2172388	0					
ANR	2179258	PrimaryExpression	2		2172388	1					
ANR	2179259	PrimaryExpression	4		2172388	1					
ANR	2179260	ExpressionStatement	"gen_jmp ( s , val )"	2459:16:48877:48892	2172388	5	True				
ANR	2179261	CallExpression	"gen_jmp ( s , val )"		2172388	0					
ANR	2179262	Callee	gen_jmp		2172388	0					
ANR	2179263	Identifier	gen_jmp		2172388	0					
ANR	2179264	ArgumentList	s		2172388	1					
ANR	2179265	Argument	s		2172388	0					
ANR	2179266	Identifier	s		2172388	0					
ANR	2179267	Argument	val		2172388	1					
ANR	2179268	Identifier	val		2172388	0					
ANR	2179269	BreakStatement	break ;	2463:12:48922:48927	2172388	30	True				
ANR	2179270	Label	case 0xc :	2465:8:48938:48946	2172388	31	True				
ANR	2179271	Label	case 0xd :	2467:8:48957:48965	2172388	32	True				
ANR	2179272	Label	case 0xe :	2469:8:48976:48984	2172388	33	True				
ANR	2179273	IfStatement	"if ( disas_coproc_insn ( env , s , insn ) )"		2172388	34					
ANR	2179274	Condition	"disas_coproc_insn ( env , s , insn )"	2473:16:49036:49066	2172388	0	True				
ANR	2179275	CallExpression	"disas_coproc_insn ( env , s , insn )"		2172388	0					
ANR	2179276	Callee	disas_coproc_insn		2172388	0					
ANR	2179277	Identifier	disas_coproc_insn		2172388	0					
ANR	2179278	ArgumentList	env		2172388	1					
ANR	2179279	Argument	env		2172388	0					
ANR	2179280	Identifier	env		2172388	0					
ANR	2179281	Argument	s		2172388	1					
ANR	2179282	Identifier	s		2172388	0					
ANR	2179283	Argument	insn		2172388	2					
ANR	2179284	Identifier	insn		2172388	0					
ANR	2179285	GotoStatement	goto illegal_op ;	2475:16:49086:49101	2172388	1	True				
ANR	2179286	Identifier	illegal_op		2172388	0					
ANR	2179287	BreakStatement	break ;	2477:12:49116:49121	2172388	35	True				
ANR	2179288	Label	case 0xf :	2479:8:49132:49140	2172388	36	True				
ANR	2179289	ExpressionStatement	gen_set_pc_im ( s -> pc )	2483:12:49178:49198	2172388	37	True				
ANR	2179290	CallExpression	gen_set_pc_im ( s -> pc )		2172388	0					
ANR	2179291	Callee	gen_set_pc_im		2172388	0					
ANR	2179292	Identifier	gen_set_pc_im		2172388	0					
ANR	2179293	ArgumentList	s -> pc		2172388	1					
ANR	2179294	Argument	s -> pc		2172388	0					
ANR	2179295	PtrMemberAccess	s -> pc		2172388	0					
ANR	2179296	Identifier	s		2172388	0					
ANR	2179297	Identifier	pc		2172388	1					
ANR	2179298	ExpressionStatement	s -> is_jmp = DISAS_SWI	2485:12:49213:49234	2172388	38	True				
ANR	2179299	AssignmentExpression	s -> is_jmp = DISAS_SWI		2172388	0		=			
ANR	2179300	PtrMemberAccess	s -> is_jmp		2172388	0					
ANR	2179301	Identifier	s		2172388	0					
ANR	2179302	Identifier	is_jmp		2172388	1					
ANR	2179303	Identifier	DISAS_SWI		2172388	1					
ANR	2179304	BreakStatement	break ;	2487:12:49249:49254	2172388	39	True				
ANR	2179305	Label	default :	2489:8:49265:49272	2172388	40	True				
ANR	2179306	Identifier	default		2172388	0					
ANR	2179307	Label	illegal_op :	2491:8:49283:49293	2172388	41	True				
ANR	2179308	Identifier	illegal_op		2172388	0					
ANR	2179309	ExpressionStatement	"gen_exception_insn ( s , 4 , EXCP_UDEF )"	2493:12:49308:49343	2172388	42	True				
ANR	2179310	CallExpression	"gen_exception_insn ( s , 4 , EXCP_UDEF )"		2172388	0					
ANR	2179311	Callee	gen_exception_insn		2172388	0					
ANR	2179312	Identifier	gen_exception_insn		2172388	0					
ANR	2179313	ArgumentList	s		2172388	1					
ANR	2179314	Argument	s		2172388	0					
ANR	2179315	Identifier	s		2172388	0					
ANR	2179316	Argument	4		2172388	1					
ANR	2179317	PrimaryExpression	4		2172388	0					
ANR	2179318	Argument	EXCP_UDEF		2172388	2					
ANR	2179319	Identifier	EXCP_UDEF		2172388	0					
ANR	2179320	BreakStatement	break ;	2495:12:49358:49363	2172388	43	True				
ANR	2179321	ReturnType	static void		2172388	1					
ANR	2179322	Identifier	disas_arm_insn		2172388	2					
ANR	2179323	ParameterList	"CPUState * env , DisasContext * s"		2172388	3					
ANR	2179324	Parameter	CPUState * env	1:27:27:40	2172388	0	True				
ANR	2179325	ParameterType	CPUState *		2172388	0					
ANR	2179326	Identifier	env		2172388	1					
ANR	2179327	Parameter	DisasContext * s	1:43:43:57	2172388	1	True				
ANR	2179328	ParameterType	DisasContext *		2172388	0					
ANR	2179329	Identifier	s		2172388	1					
ANR	2179330	CFGEntryNode	ENTRY		2172388		True				
ANR	2179331	CFGExitNode	EXIT		2172388		True				
ANR	2179332	Symbol	tmp64		2172388						
ANR	2179333	Symbol	shift		2172388						
ANR	2179334	Symbol	cond		2172388						
ANR	2179335	Symbol	* table_logic_cc		2172388						
ANR	2179336	Symbol	disas_neon_ls_insn		2172388						
ANR	2179337	Symbol	gen_muls_i64_i32		2172388						
ANR	2179338	Symbol	cpu_env		2172388						
ANR	2179339	Symbol	tmp		2172388						
ANR	2179340	Symbol	* op1		2172388						
ANR	2179341	Symbol	env -> cp15		2172388						
ANR	2179342	Symbol	loaded_var		2172388						
ANR	2179343	Symbol	val		2172388						
ANR	2179344	Symbol	arm_feature		2172388						
ANR	2179345	Symbol	env -> cp15 . c15_cpar		2172388						
ANR	2179346	Symbol	gen_addq_msw		2172388						
ANR	2179347	Symbol	disas_neon_data_insn		2172388						
ANR	2179348	Symbol	offset		2172388						
ANR	2179349	Symbol	* env		2172388						
ANR	2179350	Symbol	tcg_temp_new_i64		2172388						
ANR	2179351	Symbol	s -> is_jmp		2172388						
ANR	2179352	Symbol	CPSR_A		2172388						
ANR	2179353	Symbol	tcg_temp_local_new_i32		2172388						
ANR	2179354	Symbol	tcg_const_i32		2172388						
ANR	2179355	Symbol	CPSR_F		2172388						
ANR	2179356	Symbol	rd		2172388						
ANR	2179357	Symbol	CPSR_I		2172388						
ANR	2179358	Symbol	gen_new_label		2172388						
ANR	2179359	Symbol	CPSR_M		2172388						
ANR	2179360	Symbol	gen_subq_msw		2172388						
ANR	2179361	Symbol	rm		2172388						
ANR	2179362	Symbol	rn		2172388						
ANR	2179363	Symbol	s -> condjmp		2172388						
ANR	2179364	Symbol	load_reg		2172388						
ANR	2179365	Symbol	table_logic_cc		2172388						
ANR	2179366	Symbol	shiftop		2172388						
ANR	2179367	Symbol	gen_ld16u		2172388						
ANR	2179368	Symbol	rs		2172388						
ANR	2179369	Symbol	address_offset		2172388						
ANR	2179370	Symbol	tcg_temp_new_i32		2172388						
ANR	2179371	Symbol	spsr		2172388						
ANR	2179372	Symbol	gen_set_psr		2172388						
ANR	2179373	Symbol	tmp3		2172388						
ANR	2179374	Symbol	s -> pc		2172388						
ANR	2179375	Symbol	tmp2		2172388						
ANR	2179376	Symbol	gen_ld16s		2172388						
ANR	2179377	Symbol	gen_ld8s		2172388						
ANR	2179378	Symbol	loaded_base		2172388						
ANR	2179379	Symbol	DISAS_UPDATE		2172388						
ANR	2179380	Symbol	gen_ld8u		2172388						
ANR	2179381	Symbol	load		2172388						
ANR	2179382	Symbol	sh		2172388						
ANR	2179383	Symbol	disas_iwmmxt_insn		2172388						
ANR	2179384	Symbol	IS_M		2172388						
ANR	2179385	Symbol	ARM_FEATURE_NEON		2172388						
ANR	2179386	Symbol	offsetof		2172388						
ANR	2179387	Symbol	addr		2172388						
ANR	2179388	Symbol	CPUState		2172388						
ANR	2179389	Symbol	GE		2172388						
ANR	2179390	Symbol	disas_coproc_insn		2172388						
ANR	2179391	Symbol	mask		2172388						
ANR	2179392	Symbol	gen_set_psr_im		2172388						
ANR	2179393	Symbol	set_cc		2172388						
ANR	2179394	Symbol	s -> condlabel		2172388						
ANR	2179395	Symbol	i		2172388						
ANR	2179396	Symbol	logic_cc		2172388						
ANR	2179397	Symbol	j		2172388						
ANR	2179398	Symbol	ARM_FEATURE_V7MP		2172388						
ANR	2179399	Symbol	IS_USER		2172388						
ANR	2179400	Symbol	env		2172388						
ANR	2179401	Symbol	n		2172388						
ANR	2179402	Symbol	load_cpu_field		2172388						
ANR	2179403	Symbol	EXCP_UDEF		2172388						
ANR	2179404	Symbol	insn		2172388						
ANR	2179405	Symbol	op1		2172388						
ANR	2179406	Symbol	s		2172388						
ANR	2179407	Symbol	EXCP_BKPT		2172388						
ANR	2179408	Symbol	gen_mulu_i64_i32		2172388						
ANR	2179409	Symbol	gen_ld32		2172388						
ANR	2179410	Symbol	DISAS_SWI		2172388						
ANR	2179411	Symbol	ldl_code		2172388						
ANR	2179412	Symbol	ARM_FEATURE_IWMMXT		2172388						
ANR	2179413	Symbol	* s		2172388						
ANR	2179414	Symbol	msr_mask		2172388						
ANR	2179415	Symbol	user		2172388						
