
*** Running vivado
    with args -log decoder4_16_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source decoder4_16_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source decoder4_16_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lori/DigitalDesign/A3T2/A3T2.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top decoder4_16_wrapper -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10956 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 340.191 ; gain = 99.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decoder4_16_wrapper' [C:/Users/Lori/DigitalDesign/A3T2/A3T2.srcs/sources_1/bd/decoder4_16/hdl/decoder4_16_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'decoder4_16' [C:/Users/Lori/DigitalDesign/A3T2/A3T2.srcs/sources_1/bd/decoder4_16/synth/decoder4_16.v:13]
INFO: [Synth 8-638] synthesizing module 'decoder4_16_decoder3_8_0_0' [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/realtime/decoder4_16_decoder3_8_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'decoder4_16_decoder3_8_0_0' (1#1) [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/realtime/decoder4_16_decoder3_8_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'decoder4_16_decoder3_8_1_0' [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/realtime/decoder4_16_decoder3_8_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'decoder4_16_decoder3_8_1_0' (2#1) [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/realtime/decoder4_16_decoder3_8_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'decoder4_16_util_vector_logic_0_1' [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/realtime/decoder4_16_util_vector_logic_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'decoder4_16_util_vector_logic_0_1' (3#1) [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/realtime/decoder4_16_util_vector_logic_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'decoder4_16_util_vector_logic_1_0' [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/realtime/decoder4_16_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'decoder4_16_util_vector_logic_1_0' (4#1) [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/realtime/decoder4_16_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'decoder4_16_util_vector_logic_2_0' [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/realtime/decoder4_16_util_vector_logic_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'decoder4_16_util_vector_logic_2_0' (5#1) [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/realtime/decoder4_16_util_vector_logic_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'decoder4_16_xlconcat_0_0' [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/realtime/decoder4_16_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'decoder4_16_xlconcat_0_0' (6#1) [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/realtime/decoder4_16_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'decoder4_16' (7#1) [C:/Users/Lori/DigitalDesign/A3T2/A3T2.srcs/sources_1/bd/decoder4_16/synth/decoder4_16.v:13]
INFO: [Synth 8-256] done synthesizing module 'decoder4_16_wrapper' (8#1) [C:/Users/Lori/DigitalDesign/A3T2/A3T2.srcs/sources_1/bd/decoder4_16/hdl/decoder4_16_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 392.551 ; gain = 151.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 392.551 ; gain = 151.465
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/dcp6/decoder4_16_decoder3_8_0_0_in_context.xdc] for cell 'decoder4_16_i/decoder3_8_0'
Finished Parsing XDC File [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/dcp6/decoder4_16_decoder3_8_0_0_in_context.xdc] for cell 'decoder4_16_i/decoder3_8_0'
Parsing XDC File [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/dcp7/decoder4_16_decoder3_8_0_0_in_context.xdc] for cell 'decoder4_16_i/decoder3_8_1'
Finished Parsing XDC File [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/dcp7/decoder4_16_decoder3_8_0_0_in_context.xdc] for cell 'decoder4_16_i/decoder3_8_1'
Parsing XDC File [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/dcp8/decoder4_16_xlconcat_0_0_in_context.xdc] for cell 'decoder4_16_i/xlconcat_0'
Finished Parsing XDC File [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/dcp8/decoder4_16_xlconcat_0_0_in_context.xdc] for cell 'decoder4_16_i/xlconcat_0'
Parsing XDC File [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/dcp9/decoder4_16_util_vector_logic_0_0_in_context.xdc] for cell 'decoder4_16_i/util_vector_logic_0'
Finished Parsing XDC File [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/dcp9/decoder4_16_util_vector_logic_0_0_in_context.xdc] for cell 'decoder4_16_i/util_vector_logic_0'
Parsing XDC File [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/dcp10/decoder4_16_util_vector_logic_1_0_in_context.xdc] for cell 'decoder4_16_i/util_vector_logic_1'
Finished Parsing XDC File [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/dcp10/decoder4_16_util_vector_logic_1_0_in_context.xdc] for cell 'decoder4_16_i/util_vector_logic_1'
Parsing XDC File [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/dcp11/decoder4_16_util_vector_logic_1_0_in_context.xdc] for cell 'decoder4_16_i/util_vector_logic_2'
Finished Parsing XDC File [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/.Xil/Vivado-9104-Diamond-lori/dcp11/decoder4_16_util_vector_logic_1_0_in_context.xdc] for cell 'decoder4_16_i/util_vector_logic_2'
Parsing XDC File [C:/Users/Lori/DigitalDesign/A3T2/A3T2.srcs/constrs_1/new/constraint_tb.xdc]
Finished Parsing XDC File [C:/Users/Lori/DigitalDesign/A3T2/A3T2.srcs/constrs_1/new/constraint_tb.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Lori/DigitalDesign/A3T2/A3T2.srcs/constrs_1/new/constraint_tb.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/decoder4_16_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/decoder4_16_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 681.871 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 681.871 ; gain = 440.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 681.871 ; gain = 440.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for decoder4_16_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decoder4_16_i/decoder3_8_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decoder4_16_i/decoder3_8_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decoder4_16_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decoder4_16_i/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decoder4_16_i/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decoder4_16_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 681.871 ; gain = 440.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 681.871 ; gain = 440.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 681.871 ; gain = 440.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 721.125 ; gain = 480.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 721.125 ; gain = 480.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 730.652 ; gain = 489.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 730.652 ; gain = 489.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 730.652 ; gain = 489.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 730.652 ; gain = 489.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 730.652 ; gain = 489.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 730.652 ; gain = 489.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 730.652 ; gain = 489.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |decoder4_16_decoder3_8_0_0        |         1|
|2     |decoder4_16_decoder3_8_1_0        |         1|
|3     |decoder4_16_util_vector_logic_0_1 |         1|
|4     |decoder4_16_util_vector_logic_1_0 |         1|
|5     |decoder4_16_util_vector_logic_2_0 |         1|
|6     |decoder4_16_xlconcat_0_0          |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |decoder4_16_decoder3_8_0_0        |     1|
|2     |decoder4_16_decoder3_8_1_0        |     1|
|3     |decoder4_16_util_vector_logic_0_1 |     1|
|4     |decoder4_16_util_vector_logic_1_0 |     1|
|5     |decoder4_16_util_vector_logic_2_0 |     1|
|6     |decoder4_16_xlconcat_0_0          |     1|
|7     |IBUF                              |     5|
|8     |OBUF                              |    16|
+------+----------------------------------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |    56|
|2     |  decoder4_16_i |decoder4_16 |    35|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 730.652 ; gain = 489.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 730.652 ; gain = 200.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 730.652 ; gain = 489.566
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 744.227 ; gain = 514.613
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lori/DigitalDesign/A3T2/A3T2.runs/synth_1/decoder4_16_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file decoder4_16_wrapper_utilization_synth.rpt -pb decoder4_16_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 744.227 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 10:15:52 2019...
