#DMA freq PLL3 0x[XX][0x84][0x83][0x82]=12*(0x84*256*256+0x83*256+0x82)/131072
0x001E0000
#Dram Configuration register(0xB0000000)
0x00005464
#Dram Timming0 Register(0xB0000008)
0x925255a5
#Dram Timming1 Register(0xB000000C)
0x0AF80028
#Dram Timming2 Register(0xB0000014)
0x00000012
#Dram Driving Register0(0x[0x27][0x26][0x25][0x24])
0x0E0E0E0E
#Dram Driving Register1(0x[0x2B][0x2A][0x29][0x28])
0x18181A1A
#Dram Driving Register2((0x[0x2F][0x2E][0x2D][0x2C]))
0x1C1C1818
#Dram DQ/DQS ODT Register(reserved for future use)
0x00000000
#Dram Clk/Cmd ODT Register(reserved for future use)
0x00000000
#Dram Pre/Post-amble Reg 0x[rsv][rsv][0x23][0x21]=>0xC9:pre:0.5T/post:1T
0x000058C9
#Dram Phase Register0 0x[0x4D][0x4C][0x4B][0x4A]
0x4F07B058
#Dram Phase Register10x[rsv][rsv][0x4F][0x4E]:0x4F:r_DQS dly
0x00003368
#Dram Command Duty Register reserved for future usage
0x00000000
#Dram DQS Duty Register reserved for future usage
0x00000000
#Dram voltage threshold Register reserved for future usage
0x00000000
#Dram engineering Register(0xB0000050)
0x000E0005
#Clock inverse register 0x[0x12][0x08][0x07][0x06]
0x02404020