Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\mshah\Downloads\Super_ALU\project\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\mshah\Downloads\Super_ALU\project\ALU.vhd" Line 162: Assignment to third_op ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\mshah\Downloads\Super_ALU\project\ALU.vhd".
WARNING:Xst:647 - Input <operands<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit subtractor for signal <input[31]_input[23]_sub_5_OUT> created at line 63.
    Found 18-bit subtractor for signal <input[31]_input[23]_sub_10_OUT> created at line 67.
    Found 19-bit subtractor for signal <input[31]_input[23]_sub_15_OUT> created at line 71.
    Found 20-bit subtractor for signal <input[31]_input[23]_sub_20_OUT> created at line 75.
    Found 21-bit subtractor for signal <input[31]_input[23]_sub_25_OUT> created at line 79.
    Found 22-bit subtractor for signal <input[31]_input[23]_sub_30_OUT> created at line 83.
    Found 23-bit subtractor for signal <input[31]_input[23]_sub_35_OUT> created at line 87.
    Found 24-bit subtractor for signal <input[31]_input[23]_sub_40_OUT> created at line 91.
    Found 9-bit subtractor for signal <input[31]_input[23]_sub_91_OUT> created at line 207.
    Found 10-bit adder for signal <n0202> created at line 66.
    Found 11-bit adder for signal <n0209> created at line 70.
    Found 12-bit adder for signal <n0216> created at line 74.
    Found 13-bit adder for signal <n0223> created at line 78.
    Found 14-bit adder for signal <n0230> created at line 82.
    Found 15-bit adder for signal <n0237> created at line 86.
    Found 16-bit adder for signal <n0244> created at line 90.
    Found 17-bit adder for signal <n0249> created at line 94.
    Found 9-bit adder for signal <n0344> created at line 209.
    Found 8x8-bit multiplier for signal <input[31]_input[23]_MuLt_2_OUT> created at line 204.
    Found 18-bit 7-to-1 multiplexer for signal <n0141[17:0]> created at line 200.
    Found 16-bit comparator lessequal for signal <n0001> created at line 61
    Found 17-bit comparator lessequal for signal <n0006> created at line 65
    Found 18-bit comparator lessequal for signal <n0012> created at line 69
    Found 19-bit comparator lessequal for signal <n0018> created at line 73
    Found 20-bit comparator lessequal for signal <n0024> created at line 77
    Found 21-bit comparator lessequal for signal <n0030> created at line 81
    Found 22-bit comparator lessequal for signal <n0036> created at line 85
    Found 23-bit comparator lessequal for signal <n0042> created at line 89
    Found 24-bit comparator lessequal for signal <n0048> created at line 93
    Found 8-bit comparator lessequal for signal <n0052> created at line 108
    Found 8-bit comparator greater for signal <GND_4_o_input[31]_LessThan_49_o> created at line 108
    Found 8-bit comparator greater for signal <GND_4_o_input[31]_LessThan_51_o> created at line 111
    Found 8-bit comparator greater for signal <GND_4_o_input[31]_LessThan_54_o> created at line 114
    Found 8-bit comparator greater for signal <GND_4_o_input[31]_LessThan_57_o> created at line 117
    Found 8-bit comparator greater for signal <GND_4_o_input[31]_LessThan_60_o> created at line 120
    Found 8-bit comparator greater for signal <GND_4_o_input[31]_LessThan_63_o> created at line 123
    Found 8-bit comparator greater for signal <GND_4_o_input[31]_LessThan_66_o> created at line 126
    Found 8-bit comparator greater for signal <GND_4_o_input[31]_LessThan_69_o> created at line 129
    Found 8-bit comparator greater for signal <GND_4_o_input[31]_LessThan_72_o> created at line 132
    Found 8-bit comparator greater for signal <GND_4_o_input[31]_LessThan_75_o> created at line 135
    Found 9-bit comparator greater for signal <GND_4_o_input[31]_LessThan_78_o> created at line 138
    Found 9-bit comparator greater for signal <GND_4_o_input[31]_LessThan_81_o> created at line 141
    Found 9-bit comparator greater for signal <GND_4_o_input[31]_LessThan_84_o> created at line 144
    Found 9-bit comparator greater for signal <GND_4_o_input[31]_LessThan_87_o> created at line 147
    Summary:
	inferred   1 Multiplier(s).
	inferred  18 Adder/Subtractor(s).
	inferred  24 Comparator(s).
	inferred  31 Multiplexer(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 18
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 17-bit subtractor                                     : 1
 18-bit subtractor                                     : 1
 19-bit subtractor                                     : 1
 20-bit subtractor                                     : 1
 21-bit subtractor                                     : 1
 22-bit subtractor                                     : 1
 23-bit subtractor                                     : 1
 24-bit subtractor                                     : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Comparators                                          : 24
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 8-bit comparator greater                              : 10
 8-bit comparator lessequal                            : 1
 9-bit comparator greater                              : 4
# Multiplexers                                         : 31
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 1
 18-bit 7-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 1
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 8
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 18
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 17-bit subtractor                                     : 1
 18-bit subtractor                                     : 1
 19-bit subtractor                                     : 1
 20-bit subtractor                                     : 1
 21-bit subtractor                                     : 1
 22-bit subtractor                                     : 1
 23-bit subtractor                                     : 1
 24-bit subtractor                                     : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Comparators                                          : 24
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 8-bit comparator greater                              : 10
 8-bit comparator lessequal                            : 1
 9-bit comparator greater                              : 4
# Multiplexers                                         : 31
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 1
 18-bit 7-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 1
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 8
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 812
#      GND                         : 1
#      LUT1                        : 7
#      LUT2                        : 150
#      LUT3                        : 61
#      LUT4                        : 72
#      LUT5                        : 128
#      LUT6                        : 38
#      MUXCY                       : 187
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 166
# IO Buffers                       : 195
#      IBUF                        : 35
#      OBUF                        : 160
# DSPs                             : 1
#      DSP48E1                     : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  456  out of  63400     0%  
    Number used as Logic:               456  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    456
   Number with an unused Flip Flop:     456  out of    456   100%  
   Number with an unused LUT:             0  out of    456     0%  
   Number of fully used LUT-FF pairs:     0  out of    456     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                         201
 Number of bonded IOBs:                 195  out of    210    92%  

Specific Feature Utilization:
 Number of DSP48E1s:                      1  out of    240     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 21.176ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6977349568284591 / 160
-------------------------------------------------------------------------
Delay:               21.176ns (Levels of Logic = 71)
  Source:            input<31> (PAD)
  Destination:       final_output<8> (PAD)

  Data Path: input<31> to final_output<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            81   0.001   0.494  input_31_IBUF (var1_7_OBUF)
     LUT2:I0->O            1   0.097   0.000  Msub_input[31]_input[23]_sub_5_OUT_lut<8> (Msub_input[31]_input[23]_sub_5_OUT_lut<8>)
     MUXCY:S->O            1   0.353   0.000  Msub_input[31]_input[23]_sub_5_OUT_cy<8> (Msub_input[31]_input[23]_sub_5_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Msub_input[31]_input[23]_sub_5_OUT_cy<9> (Msub_input[31]_input[23]_sub_5_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Msub_input[31]_input[23]_sub_5_OUT_cy<10> (Msub_input[31]_input[23]_sub_5_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Msub_input[31]_input[23]_sub_5_OUT_cy<11> (Msub_input[31]_input[23]_sub_5_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Msub_input[31]_input[23]_sub_5_OUT_cy<12> (Msub_input[31]_input[23]_sub_5_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Msub_input[31]_input[23]_sub_5_OUT_cy<13> (Msub_input[31]_input[23]_sub_5_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Msub_input[31]_input[23]_sub_5_OUT_cy<14> (Msub_input[31]_input[23]_sub_5_OUT_cy<14>)
     XORCY:CI->O           3   0.370   0.305  Msub_input[31]_input[23]_sub_5_OUT_xor<15> (input[31]_input[23]_sub_5_OUT<15>)
     LUT4:I3->O            3   0.097   0.566  Mmux_input[31]_input[31]_mux_6_OUT71 (input[31]_input[31]_mux_6_OUT<15>)
     LUT5:I1->O            0   0.097   0.000  Mcompar_input[31]_input[23]_LessThan_8_o_lutdi3 (Mcompar_input[31]_input[23]_LessThan_8_o_lutdi3)
     MUXCY:DI->O           1   0.337   0.000  Mcompar_input[31]_input[23]_LessThan_8_o_cy<3> (Mcompar_input[31]_input[23]_LessThan_8_o_cy<3>)
     MUXCY:CI->O          31   0.253   0.800  Mcompar_input[31]_input[23]_LessThan_8_o_cy<4> (Madd_n0209_lut<7>)
     LUT6:I0->O            3   0.097   0.566  Mmux_input[31]_input[31]_mux_11_OUT181 (input[31]_input[31]_mux_11_OUT<9>)
     LUT4:I0->O            0   0.097   0.000  Mcompar_input[31]_input[23]_LessThan_13_o_lutdi1 (Mcompar_input[31]_input[23]_LessThan_13_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  Mcompar_input[31]_input[23]_LessThan_13_o_cy<1> (Mcompar_input[31]_input[23]_LessThan_13_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_13_o_cy<2> (Mcompar_input[31]_input[23]_LessThan_13_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_13_o_cy<3> (Mcompar_input[31]_input[23]_LessThan_13_o_cy<3>)
     MUXCY:CI->O          26   0.253   0.401  Mcompar_input[31]_input[23]_LessThan_13_o_cy<4> (Madd_n0216_lut<6>)
     LUT3:I2->O            9   0.097   0.548  Mmux_input[31]_input[31]_mux_16_OUT1821 (Mmux_input[31]_input[31]_mux_16_OUT182)
     LUT6:I3->O            5   0.097   0.575  Mmux_input[31]_input[31]_mux_16_OUT18 (input[31]_input[31]_mux_16_OUT<8>)
     LUT4:I0->O            0   0.097   0.000  Mcompar_input[31]_input[23]_LessThan_18_o_lutdi1 (Mcompar_input[31]_input[23]_LessThan_18_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  Mcompar_input[31]_input[23]_LessThan_18_o_cy<1> (Mcompar_input[31]_input[23]_LessThan_18_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_18_o_cy<2> (Mcompar_input[31]_input[23]_LessThan_18_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_18_o_cy<3> (Mcompar_input[31]_input[23]_LessThan_18_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_18_o_cy<4> (Mcompar_input[31]_input[23]_LessThan_18_o_cy<4>)
     MUXCY:CI->O          35   0.253   0.791  Mcompar_input[31]_input[23]_LessThan_18_o_cy<5> (Madd_n0223_lut<5>)
     LUT5:I0->O            4   0.097   0.525  Mmux_input[31]_input[31]_mux_21_OUT171 (input[31]_input[31]_mux_21_OUT<6>)
     LUT4:I1->O            1   0.097   0.000  Mcompar_input[31]_input[23]_LessThan_23_o_lut<1> (Mcompar_input[31]_input[23]_LessThan_23_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  Mcompar_input[31]_input[23]_LessThan_23_o_cy<1> (Mcompar_input[31]_input[23]_LessThan_23_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_23_o_cy<2> (Mcompar_input[31]_input[23]_LessThan_23_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_23_o_cy<3> (Mcompar_input[31]_input[23]_LessThan_23_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_23_o_cy<4> (Mcompar_input[31]_input[23]_LessThan_23_o_cy<4>)
     MUXCY:CI->O          34   0.253   0.790  Mcompar_input[31]_input[23]_LessThan_23_o_cy<5> (Madd_n0230_lut<4>)
     LUT5:I0->O            5   0.097   0.530  Mmux_input[31]_input[31]_mux_26_OUT171 (input[31]_input[31]_mux_26_OUT<5>)
     LUT4:I1->O            1   0.097   0.000  Mcompar_input[31]_input[23]_LessThan_28_o_lut<1> (Mcompar_input[31]_input[23]_LessThan_28_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  Mcompar_input[31]_input[23]_LessThan_28_o_cy<1> (Mcompar_input[31]_input[23]_LessThan_28_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_28_o_cy<2> (Mcompar_input[31]_input[23]_LessThan_28_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_28_o_cy<3> (Mcompar_input[31]_input[23]_LessThan_28_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_28_o_cy<4> (Mcompar_input[31]_input[23]_LessThan_28_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_28_o_cy<5> (Mcompar_input[31]_input[23]_LessThan_28_o_cy<5>)
     MUXCY:CI->O          31   0.253   0.790  Mcompar_input[31]_input[23]_LessThan_28_o_cy<6> (input[31]_input[23]_LessThan_28_o)
     LUT5:I0->O            5   0.097   0.575  Mmux_input[31]_input[31]_mux_31_OUT211 (input[31]_input[31]_mux_31_OUT<8>)
     LUT5:I1->O            1   0.097   0.000  Mcompar_input[31]_input[23]_LessThan_33_o_lut<3> (Mcompar_input[31]_input[23]_LessThan_33_o_lut<3>)
     MUXCY:S->O            1   0.353   0.000  Mcompar_input[31]_input[23]_LessThan_33_o_cy<3> (Mcompar_input[31]_input[23]_LessThan_33_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_33_o_cy<4> (Mcompar_input[31]_input[23]_LessThan_33_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_33_o_cy<5> (Mcompar_input[31]_input[23]_LessThan_33_o_cy<5>)
     MUXCY:CI->O          57   0.253   0.794  Mcompar_input[31]_input[23]_LessThan_33_o_cy<6> (input[31]_input[23]_LessThan_33_o)
     LUT5:I0->O            4   0.097   0.570  Mmux_input[31]_input[31]_mux_36_OUT181 (input[31]_input[31]_mux_36_OUT<4>)
     LUT4:I0->O            0   0.097   0.000  Mcompar_input[31]_input[23]_LessThan_38_o_lutdi1 (Mcompar_input[31]_input[23]_LessThan_38_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  Mcompar_input[31]_input[23]_LessThan_38_o_cy<1> (Mcompar_input[31]_input[23]_LessThan_38_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_38_o_cy<2> (Mcompar_input[31]_input[23]_LessThan_38_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_38_o_cy<3> (Mcompar_input[31]_input[23]_LessThan_38_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_38_o_cy<4> (Mcompar_input[31]_input[23]_LessThan_38_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_38_o_cy<5> (Mcompar_input[31]_input[23]_LessThan_38_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_38_o_cy<6> (Mcompar_input[31]_input[23]_LessThan_38_o_cy<6>)
     MUXCY:CI->O          37   0.253   0.791  Mcompar_input[31]_input[23]_LessThan_38_o_cy<7> (input[31]_input[23]_LessThan_38_o)
     LUT5:I0->O            2   0.097   0.561  Mmux_input[31]_input[31]_mux_41_OUT181 (input[31]_input[31]_mux_41_OUT<3>)
     LUT4:I0->O            0   0.097   0.000  Mcompar_input[31]_input[23]_LessThan_43_o_lutdi1 (Mcompar_input[31]_input[23]_LessThan_43_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  Mcompar_input[31]_input[23]_LessThan_43_o_cy<1> (Mcompar_input[31]_input[23]_LessThan_43_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_43_o_cy<2> (Mcompar_input[31]_input[23]_LessThan_43_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_43_o_cy<3> (Mcompar_input[31]_input[23]_LessThan_43_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_43_o_cy<4> (Mcompar_input[31]_input[23]_LessThan_43_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_input[31]_input[23]_LessThan_43_o_cy<5> (Mcompar_input[31]_input[23]_LessThan_43_o_cy<5>)
     MUXCY:CI->O           2   0.253   0.300  Mcompar_input[31]_input[23]_LessThan_43_o_cy<6> (Mcompar_input[31]_input[23]_LessThan_43_o_cy<6>)
     LUT5:I4->O            1   0.097   0.000  Mcompar_input[31]_input[23]_LessThan_43_o_cy<7>_G (N25)
     MUXF7:I1->O           9   0.279   0.593  Mcompar_input[31]_input[23]_LessThan_43_o_cy<7> (input[31]_input[23]_LessThan_43_o)
     LUT5:I1->O            1   0.097   0.556  Mmux_n0141[17:0]361 (Mmux_n0141[17:0]36)
     LUT4:I0->O            1   0.097   0.279  Mmux_n0141[17:0]362 (final_output_8_OBUF)
     OBUF:I->O                 0.000          final_output_8_OBUF (final_output<8>)
    ----------------------------------------
    Total                     21.176ns (8.475ns logic, 12.701ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.55 secs
 
--> 

Total memory usage is 4618700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

