

================================================================
== Vitis HLS Report for 'CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1'
================================================================
* Date:           Fri May 27 19:40:52 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        CnnKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.001 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12546|    12546|  50.184 us|  50.184 us|  12546|  12546|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- set_bias_VITIS_LOOP_52_1  |    12544|    12544|         2|          1|          1|  12544|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      119|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       45|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       45|      191|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln51_1_fu_94_p2      |         +|   0|  0|  21|          14|           1|
    |add_ln51_fu_106_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln52_fu_134_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln53_fu_182_p2       |         +|   0|  0|  16|          14|          14|
    |sub_ln53_fu_173_p2       |         -|   0|  0|  16|          14|          14|
    |icmp_ln51_fu_88_p2       |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln52_fu_112_p2      |      icmp|   0|  0|  10|           7|           6|
    |select_ln51_1_fu_126_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln51_fu_118_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 119|          80|          60|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_h_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten60_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_w_load                 |   9|          2|    7|         14|
    |h_fu_48                                 |   9|          2|    7|         14|
    |indvar_flatten60_fu_52                  |   9|          2|   14|         28|
    |w_fu_44                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   58|        116|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |h_fu_48                  |   7|   0|    7|          0|
    |indvar_flatten60_fu_52   |  14|   0|   14|          0|
    |select_ln51_1_reg_222    |   7|   0|    7|          0|
    |select_ln51_reg_217      |   7|   0|    7|          0|
    |w_fu_44                  |   7|   0|    7|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  45|   0|   45|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+--------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1|  return value|
|C_V_address0  |  out|   14|   ap_memory|                                                   C_V|         array|
|C_V_ce0       |  out|    1|   ap_memory|                                                   C_V|         array|
|C_V_we0       |  out|    1|   ap_memory|                                                   C_V|         array|
|C_V_d0        |  out|   17|   ap_memory|                                                   C_V|         array|
+--------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 5 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 6 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten60 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten60"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %h"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %w"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten60_load = load i14 %indvar_flatten60" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 12 'load' 'indvar_flatten60_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "%icmp_ln51 = icmp_eq  i14 %indvar_flatten60_load, i14 12544" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 14 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%add_ln51_1 = add i14 %indvar_flatten60_load, i14 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 15 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split12, void %_ZN13ap_fixed_baseILi24ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi17ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader.exitStub" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 16 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w_load = load i7 %w" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:52]   --->   Operation 17 'load' 'w_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%h_load = load i7 %h" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 18 'load' 'h_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%add_ln51 = add i7 %h_load, i7 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 19 'add' 'add_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.59ns)   --->   "%icmp_ln52 = icmp_eq  i7 %w_load, i7 112" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:52]   --->   Operation 20 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.30ns)   --->   "%select_ln51 = select i1 %icmp_ln52, i7 0, i7 %w_load" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 21 'select' 'select_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.30ns)   --->   "%select_ln51_1 = select i1 %icmp_ln52, i7 %add_ln51, i7 %h_load" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 22 'select' 'select_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%add_ln52 = add i7 %select_ln51, i7 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:52]   --->   Operation 23 'add' 'add_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln51 = store i14 %add_ln51_1, i14 %indvar_flatten60" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 24 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln51 = store i7 %select_ln51_1, i7 %h" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 25 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln52 = store i7 %add_ln52, i7 %w" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:52]   --->   Operation 26 'store' 'store_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.96>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @set_bias_VITIS_LOOP_52_1_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12544, i64 12544, i64 12544"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln51_1, i7 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln51_1, i4 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53]   --->   Operation 30 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i11 %tmp_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53]   --->   Operation 31 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln53 = sub i14 %tmp_s, i14 %zext_ln53" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53]   --->   Operation 32 'sub' 'sub_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i7 %select_ln51" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53]   --->   Operation 34 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln53 = add i14 %sub_ln53, i14 %zext_ln53_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53]   --->   Operation 35 'add' 'add_ln53' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i14 %add_ln53" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53]   --->   Operation 36 'zext' 'zext_ln53_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i17 %C_V, i64 0, i64 %zext_ln53_2" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53]   --->   Operation 37 'getelementptr' 'C_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:52]   --->   Operation 38 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.24ns)   --->   "%store_ln53 = store i17 0, i14 %C_V_addr" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53]   --->   Operation 39 'store' 'store_ln53' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                     (alloca           ) [ 010]
h                     (alloca           ) [ 010]
indvar_flatten60      (alloca           ) [ 010]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten60_load (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln51             (icmp             ) [ 010]
add_ln51_1            (add              ) [ 000]
br_ln51               (br               ) [ 000]
w_load                (load             ) [ 000]
h_load                (load             ) [ 000]
add_ln51              (add              ) [ 000]
icmp_ln52             (icmp             ) [ 000]
select_ln51           (select           ) [ 011]
select_ln51_1         (select           ) [ 011]
add_ln52              (add              ) [ 000]
store_ln51            (store            ) [ 000]
store_ln51            (store            ) [ 000]
store_ln52            (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
tmp_s                 (bitconcatenate   ) [ 000]
tmp_1                 (bitconcatenate   ) [ 000]
zext_ln53             (zext             ) [ 000]
sub_ln53              (sub              ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
zext_ln53_1           (zext             ) [ 000]
add_ln53              (add              ) [ 000]
zext_ln53_2           (zext             ) [ 000]
C_V_addr              (getelementptr    ) [ 000]
specloopname_ln52     (specloopname     ) [ 000]
store_ln53            (store            ) [ 000]
br_ln0                (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_bias_VITIS_LOOP_52_1_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="w_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="h_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="indvar_flatten60_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten60/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="C_V_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="17" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="14" slack="0"/>
<pin id="60" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln53_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="14" slack="0"/>
<pin id="65" dir="0" index="1" bw="17" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln0_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="14" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln0_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="7" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="7" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="indvar_flatten60_load_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="14" slack="0"/>
<pin id="87" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten60_load/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln51_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="14" slack="0"/>
<pin id="90" dir="0" index="1" bw="14" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln51_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="w_load_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="h_load_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln51_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln52_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="7" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="select_ln51_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="7" slack="0"/>
<pin id="121" dir="0" index="2" bw="7" slack="0"/>
<pin id="122" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="select_ln51_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="7" slack="0"/>
<pin id="129" dir="0" index="2" bw="7" slack="0"/>
<pin id="130" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln52_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln51_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="14" slack="0"/>
<pin id="142" dir="0" index="1" bw="14" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln51_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="0" index="1" bw="7" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln52_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="0" index="1" bw="7" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_s_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="14" slack="0"/>
<pin id="157" dir="0" index="1" bw="7" slack="1"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="7" slack="1"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln53_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="0"/>
<pin id="171" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="sub_ln53_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="14" slack="0"/>
<pin id="175" dir="0" index="1" bw="11" slack="0"/>
<pin id="176" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln53/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln53_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="1"/>
<pin id="181" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln53_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="14" slack="0"/>
<pin id="184" dir="0" index="1" bw="7" slack="0"/>
<pin id="185" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln53_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="14" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_2/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="w_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="200" class="1005" name="h_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="207" class="1005" name="indvar_flatten60_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="14" slack="0"/>
<pin id="209" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten60 "/>
</bind>
</comp>

<comp id="217" class="1005" name="select_ln51_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="1"/>
<pin id="219" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln51 "/>
</bind>
</comp>

<comp id="222" class="1005" name="select_ln51_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="1"/>
<pin id="224" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln51_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="42" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="69"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="100" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="100" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="112" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="106" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="103" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="118" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="94" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="126" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="134" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="172"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="155" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="169" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="186"><net_src comp="173" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="179" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="196"><net_src comp="44" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="203"><net_src comp="48" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="210"><net_src comp="52" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="220"><net_src comp="118" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="225"><net_src comp="126" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="162" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_V | {2 }
 - Input state : 
	Port: CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1 : C_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten60_load : 1
		icmp_ln51 : 2
		add_ln51_1 : 2
		br_ln51 : 3
		w_load : 1
		h_load : 1
		add_ln51 : 2
		icmp_ln52 : 2
		select_ln51 : 3
		select_ln51_1 : 3
		add_ln52 : 4
		store_ln51 : 3
		store_ln51 : 4
		store_ln52 : 5
	State 2
		zext_ln53 : 1
		sub_ln53 : 2
		add_ln53 : 3
		zext_ln53_2 : 4
		C_V_addr : 5
		store_ln53 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln51_1_fu_94   |    0    |    21   |
|    add   |    add_ln51_fu_106   |    0    |    14   |
|          |    add_ln52_fu_134   |    0    |    14   |
|          |    add_ln53_fu_182   |    0    |    16   |
|----------|----------------------|---------|---------|
|   icmp   |    icmp_ln51_fu_88   |    0    |    12   |
|          |   icmp_ln52_fu_112   |    0    |    10   |
|----------|----------------------|---------|---------|
|    sub   |    sub_ln53_fu_173   |    0    |    16   |
|----------|----------------------|---------|---------|
|  select  |  select_ln51_fu_118  |    0    |    7    |
|          | select_ln51_1_fu_126 |    0    |    7    |
|----------|----------------------|---------|---------|
|bitconcatenate|     tmp_s_fu_155     |    0    |    0    |
|          |     tmp_1_fu_162     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln53_fu_169   |    0    |    0    |
|   zext   |  zext_ln53_1_fu_179  |    0    |    0    |
|          |  zext_ln53_2_fu_188  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   117   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        h_reg_200       |    7   |
|indvar_flatten60_reg_207|   14   |
|  select_ln51_1_reg_222 |    7   |
|   select_ln51_reg_217  |    7   |
|        w_reg_193       |    7   |
+------------------------+--------+
|          Total         |   42   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   117  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   42   |    -   |
+-----------+--------+--------+
|   Total   |   42   |   117  |
+-----------+--------+--------+
