INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab08_skel/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab08_skel/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab08_skel/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab08_skel/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/Andreea/Desktop/lab08_skel/rom.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab08_skel/decode_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab08_skel/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab08_skel/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab08_skel/reg_file_interface_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_interface_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab08_skel/bus_interface_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_interface_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab08_skel/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab08_skel/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab08_skel/signal_generation_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_generation_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab08_skel/nexys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab08_skel/gpio_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab08_skel/timer_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_unit
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Andreea/Desktop/lab08_skel/timer_unit.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab08_skel/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_test
