INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/2021.2/paulh/arty_debounce/arty_debounce.srcs/sources_1/new/clocked_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clocked_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/2021.2/paulh/arty_debounce/arty_debounce.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
