Classic Timing Analyzer report for part3
Wed May 02 13:43:53 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 7.964 ns    ; SW[2] ; LEDG[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+-------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To      ;
+-------+-------------------+-----------------+-------+---------+
; N/A   ; None              ; 7.964 ns        ; SW[2] ; LEDG[4] ;
; N/A   ; None              ; 7.800 ns        ; SW[4] ; LEDG[4] ;
; N/A   ; None              ; 7.764 ns        ; SW[0] ; LEDG[4] ;
; N/A   ; None              ; 7.709 ns        ; SW[2] ; LEDG[3] ;
; N/A   ; None              ; 7.599 ns        ; SW[1] ; LEDG[4] ;
; N/A   ; None              ; 7.564 ns        ; SW[7] ; LEDG[4] ;
; N/A   ; None              ; 7.545 ns        ; SW[4] ; LEDG[3] ;
; N/A   ; None              ; 7.509 ns        ; SW[0] ; LEDG[3] ;
; N/A   ; None              ; 7.487 ns        ; SW[5] ; LEDG[4] ;
; N/A   ; None              ; 7.344 ns        ; SW[1] ; LEDG[3] ;
; N/A   ; None              ; 7.303 ns        ; SW[7] ; LEDG[3] ;
; N/A   ; None              ; 7.232 ns        ; SW[5] ; LEDG[3] ;
; N/A   ; None              ; 6.995 ns        ; SW[2] ; LEDG[2] ;
; N/A   ; None              ; 6.987 ns        ; SW[6] ; LEDG[4] ;
; N/A   ; None              ; 6.835 ns        ; SW[4] ; LEDG[2] ;
; N/A   ; None              ; 6.799 ns        ; SW[0] ; LEDG[2] ;
; N/A   ; None              ; 6.732 ns        ; SW[6] ; LEDG[3] ;
; N/A   ; None              ; 6.672 ns        ; SW[7] ; LEDR[7] ;
; N/A   ; None              ; 6.653 ns        ; SW[3] ; LEDG[4] ;
; N/A   ; None              ; 6.634 ns        ; SW[1] ; LEDG[2] ;
; N/A   ; None              ; 6.522 ns        ; SW[5] ; LEDG[2] ;
; N/A   ; None              ; 6.448 ns        ; SW[4] ; LEDG[0] ;
; N/A   ; None              ; 6.443 ns        ; SW[4] ; LEDG[1] ;
; N/A   ; None              ; 6.409 ns        ; SW[0] ; LEDG[1] ;
; N/A   ; None              ; 6.409 ns        ; SW[0] ; LEDG[0] ;
; N/A   ; None              ; 6.395 ns        ; SW[3] ; LEDG[3] ;
; N/A   ; None              ; 6.243 ns        ; SW[1] ; LEDG[1] ;
; N/A   ; None              ; 6.133 ns        ; SW[5] ; LEDG[1] ;
; N/A   ; None              ; 6.022 ns        ; SW[6] ; LEDG[2] ;
; N/A   ; None              ; 5.917 ns        ; SW[3] ; LEDR[3] ;
; N/A   ; None              ; 5.915 ns        ; SW[2] ; LEDR[2] ;
; N/A   ; None              ; 5.887 ns        ; SW[0] ; LEDR[0] ;
; N/A   ; None              ; 5.750 ns        ; SW[4] ; LEDR[4] ;
; N/A   ; None              ; 5.569 ns        ; SW[6] ; LEDR[6] ;
; N/A   ; None              ; 5.278 ns        ; SW[5] ; LEDR[5] ;
; N/A   ; None              ; 5.168 ns        ; SW[1] ; LEDR[1] ;
+-------+-------------------+-----------------+-------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Wed May 02 13:43:53 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only
Info: Longest tpd from source pin "SW[2]" to destination pin "LEDG[4]" is 7.964 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 3; PIN Node = 'SW[2]'
    Info: 2: + IC(2.218 ns) + CELL(0.419 ns) = 3.636 ns; Loc. = LCCOMB_X60_Y1_N10; Fanout = 2; COMB Node = 'fa:bit2|co~73'
    Info: 3: + IC(0.273 ns) + CELL(0.438 ns) = 4.347 ns; Loc. = LCCOMB_X60_Y1_N4; Fanout = 1; COMB Node = 'fa:bit3|co~128'
    Info: 4: + IC(0.789 ns) + CELL(2.828 ns) = 7.964 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDG[4]'
    Info: Total cell delay = 4.684 ns ( 58.81 % )
    Info: Total interconnect delay = 3.280 ns ( 41.19 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Allocated 111 megabytes of memory during processing
    Info: Processing ended: Wed May 02 13:43:53 2007
    Info: Elapsed time: 00:00:00


