strict digraph "" {
	node [label="\N"];
	"537:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2998c12110>",
		fillcolor=springgreen,
		label="537:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"539:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2998c12150>",
		fillcolor=springgreen,
		label="539:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"537:IF" -> "539:IF"	 [cond="['go_seg2']",
		label="!(go_seg2)",
		lineno=537];
	"538:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c12410>",
		fillcolor=firebrick,
		label="538:NS
seg2 <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c12410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"537:IF" -> "538:NS"	 [cond="['go_seg2']",
		label=go_seg2,
		lineno=537];
	"Leaf_533:AL"	 [def_var="['seg2']",
		label="Leaf_533:AL"];
	"540:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c12190>",
		fillcolor=firebrick,
		label="540:NS
seg2 <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c12190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"539:IF" -> "540:NS"	 [cond="['go_sync', 'go_seg1']",
		label="(go_sync | go_seg1)",
		lineno=539];
	"536:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c12610>",
		fillcolor=firebrick,
		label="536:NS
seg2 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c12610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"536:NS" -> "Leaf_533:AL"	 [cond="[]",
		lineno=None];
	"534:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2998c128d0>",
		fillcolor=turquoise,
		label="534:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"535:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2998c12910>",
		fillcolor=springgreen,
		label="535:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"534:BL" -> "535:IF"	 [cond="[]",
		lineno=None];
	"535:IF" -> "537:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=535];
	"535:IF" -> "536:NS"	 [cond="['rst']",
		label=rst,
		lineno=535];
	"538:NS" -> "Leaf_533:AL"	 [cond="[]",
		lineno=None];
	"540:NS" -> "Leaf_533:AL"	 [cond="[]",
		lineno=None];
	"533:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2998c12750>",
		clk_sens=True,
		fillcolor=gold,
		label="533:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'go_sync', 'go_seg2', 'go_seg1']"];
	"533:AL" -> "534:BL"	 [cond="[]",
		lineno=None];
}
