{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 09 14:45:23 2020 " "Info: Processing started: Mon Mar 09 14:45:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Full_Capteur -c Full_Capteur " "Info: Command: quartus_sta Full_Capteur -c Full_Capteur" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Full_Capteur.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Full_Capteur.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name echo echo " "Info: create_clock -period 1.000 -name echo echo" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] " "Info: create_clock -period 1.000 -name div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Rise) clk (Rise) setup and hold " "Critical Warning: From echo (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Fall) clk (Rise) setup and hold " "Critical Warning: From echo (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) clk (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) clk (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) echo (Fall) setup and hold " "Critical Warning: From clk (Rise) to echo (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) setup and hold " "Critical Warning: From clk (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) setup and hold " "Critical Warning: From echo (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) setup and hold " "Critical Warning: From clk (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.486 " "Info: Worst-case setup slack is -3.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.486       -32.311 echo  " "Info:    -3.486       -32.311 echo " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.080        -3.276 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\]  " "Info:    -3.080        -3.276 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.819       -75.869 clk  " "Info:    -1.819       -75.869 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.654 " "Info: Worst-case hold slack is -0.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.654        -1.969 clk  " "Info:    -0.654        -1.969 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213         0.000 echo  " "Info:     0.213         0.000 echo " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\]  " "Info:     0.393         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.299 " "Info: Worst-case recovery slack is -3.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.299      -131.399 clk  " "Info:    -3.299      -131.399 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.621 " "Info: Worst-case removal slack is 1.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.621         0.000 clk  " "Info:     1.621         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Rise) clk (Rise) setup and hold " "Critical Warning: From echo (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Fall) clk (Rise) setup and hold " "Critical Warning: From echo (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) clk (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) clk (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) echo (Fall) setup and hold " "Critical Warning: From clk (Rise) to echo (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) setup and hold " "Critical Warning: From clk (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) setup and hold " "Critical Warning: From echo (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) setup and hold " "Critical Warning: From clk (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.038 " "Info: Worst-case setup slack is -3.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.038       -28.121 echo  " "Info:    -3.038       -28.121 echo " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.753        -2.753 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\]  " "Info:    -2.753        -2.753 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.468       -58.918 clk  " "Info:    -1.468       -58.918 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.604 " "Info: Worst-case hold slack is -0.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.604        -1.993 clk  " "Info:    -0.604        -1.993 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277         0.000 echo  " "Info:     0.277         0.000 echo " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\]  " "Info:     0.349         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.837 " "Info: Worst-case recovery slack is -2.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.837      -112.828 clk  " "Info:    -2.837      -112.828 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.474 " "Info: Worst-case removal slack is 1.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.474         0.000 clk  " "Info:     1.474         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Rise) clk (Rise) setup and hold " "Critical Warning: From echo (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Fall) clk (Rise) setup and hold " "Critical Warning: From echo (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) clk (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) clk (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) echo (Fall) setup and hold " "Critical Warning: From clk (Rise) to echo (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) setup and hold " "Critical Warning: From clk (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) setup and hold " "Critical Warning: From echo (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) setup and hold " "Critical Warning: From clk (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.899 " "Info: Worst-case setup slack is -1.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.899        -1.899 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\]  " "Info:    -1.899        -1.899 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -11.408 echo  " "Info:    -1.380       -11.408 echo " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602       -15.794 clk  " "Info:    -0.602       -15.794 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.404 " "Info: Worst-case hold slack is -0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404        -1.442 clk  " "Info:    -0.404        -1.442 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087        -0.313 echo  " "Info:    -0.087        -0.313 echo " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\]  " "Info:     0.211         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.467 " "Info: Worst-case recovery slack is -1.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.467       -54.860 clk  " "Info:    -1.467       -54.860 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.887 " "Info: Worst-case removal slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887         0.000 clk  " "Info:     0.887         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 49 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 09 14:45:25 2020 " "Info: Processing ended: Mon Mar 09 14:45:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
