#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Mar 08 22:39:01 2017
# Process ID: 1188
# Current directory: C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_new/test_new.runs/synth_1
# Command line: vivado.exe -log test_new.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_new.tcl
# Log file: C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_new/test_new.runs/synth_1/test_new.vds
# Journal file: C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_new/test_new.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test_new.tcl -notrace
Command: synth_design -top test_new -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 322.516 ; gain = 112.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_new' [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_new/test_new.srcs/sources_1/new/test_new.vhd:45]
INFO: [Synth 8-3491] module 'mpg' declared at 'C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_env/test_env.srcs/sources_1/new/mpg.vhd:36' bound to instance 'mono_pulse' of component 'mpg' [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_new/test_new.srcs/sources_1/new/test_new.vhd:59]
INFO: [Synth 8-638] synthesizing module 'mpg' [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_env/test_env.srcs/sources_1/new/mpg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mpg' (1#1) [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_env/test_env.srcs/sources_1/new/mpg.vhd:42]
WARNING: [Synth 8-3848] Net an in module/entity test_new does not have driver. [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_new/test_new.srcs/sources_1/new/test_new.vhd:41]
WARNING: [Synth 8-3848] Net cat in module/entity test_new does not have driver. [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_new/test_new.srcs/sources_1/new/test_new.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'test_new' (2#1) [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_new/test_new.srcs/sources_1/new/test_new.vhd:45]
WARNING: [Synth 8-3331] design test_new has unconnected port an[3]
WARNING: [Synth 8-3331] design test_new has unconnected port an[2]
WARNING: [Synth 8-3331] design test_new has unconnected port an[1]
WARNING: [Synth 8-3331] design test_new has unconnected port an[0]
WARNING: [Synth 8-3331] design test_new has unconnected port cat[6]
WARNING: [Synth 8-3331] design test_new has unconnected port cat[5]
WARNING: [Synth 8-3331] design test_new has unconnected port cat[4]
WARNING: [Synth 8-3331] design test_new has unconnected port cat[3]
WARNING: [Synth 8-3331] design test_new has unconnected port cat[2]
WARNING: [Synth 8-3331] design test_new has unconnected port cat[1]
WARNING: [Synth 8-3331] design test_new has unconnected port cat[0]
WARNING: [Synth 8-3331] design test_new has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[7]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[6]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[5]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 359.816 ; gain = 149.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 359.816 ; gain = 149.590
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_env/test_env.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_env/test_env.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_env/test_env.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_new_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_new_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 630.410 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 630.410 ; gain = 420.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 630.410 ; gain = 420.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 630.410 ; gain = 420.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 630.410 ; gain = 420.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_new 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
Module mpg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design test_new has unconnected port led[15]
WARNING: [Synth 8-3331] design test_new has unconnected port led[14]
WARNING: [Synth 8-3331] design test_new has unconnected port led[13]
WARNING: [Synth 8-3331] design test_new has unconnected port led[12]
WARNING: [Synth 8-3331] design test_new has unconnected port led[11]
WARNING: [Synth 8-3331] design test_new has unconnected port led[10]
WARNING: [Synth 8-3331] design test_new has unconnected port led[9]
WARNING: [Synth 8-3331] design test_new has unconnected port led[8]
WARNING: [Synth 8-3331] design test_new has unconnected port led[7]
WARNING: [Synth 8-3331] design test_new has unconnected port an[3]
WARNING: [Synth 8-3331] design test_new has unconnected port an[2]
WARNING: [Synth 8-3331] design test_new has unconnected port an[1]
WARNING: [Synth 8-3331] design test_new has unconnected port an[0]
WARNING: [Synth 8-3331] design test_new has unconnected port cat[6]
WARNING: [Synth 8-3331] design test_new has unconnected port cat[5]
WARNING: [Synth 8-3331] design test_new has unconnected port cat[4]
WARNING: [Synth 8-3331] design test_new has unconnected port cat[3]
WARNING: [Synth 8-3331] design test_new has unconnected port cat[2]
WARNING: [Synth 8-3331] design test_new has unconnected port cat[1]
WARNING: [Synth 8-3331] design test_new has unconnected port cat[0]
WARNING: [Synth 8-3331] design test_new has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[7]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[6]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[5]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_new has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 630.410 ; gain = 420.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 630.410 ; gain = 420.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 630.410 ; gain = 420.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 630.410 ; gain = 420.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 630.410 ; gain = 420.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 630.410 ; gain = 420.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 630.410 ; gain = 420.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 630.410 ; gain = 420.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 630.410 ; gain = 420.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 630.410 ; gain = 420.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    16|
|4     |LUT3   |     8|
|5     |LUT4   |     3|
|6     |LUT5   |     1|
|7     |LUT6   |     3|
|8     |FDRE   |    23|
|9     |IBUF   |     5|
|10    |OBUF   |     7|
|11    |OBUFT  |    20|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-------+------+
|      |Instance     |Module |Cells |
+------+-------------+-------+------+
|1     |top          |       |    91|
|2     |  mono_pulse |mpg    |    48|
+------+-------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 630.410 ; gain = 420.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 630.410 ; gain = 112.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 630.410 ; gain = 420.184
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 632.355 ; gain = 393.250
INFO: [Common 17-1381] The checkpoint 'C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_new/test_new.runs/synth_1/test_new.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 632.355 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 08 22:39:39 2017...
