{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.623775",
   "Default View_TopLeft":"882,26",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port GMII -pg 1 -lvl 5 -x 1800 -y 20 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 5 -x 1800 -y 220 -defaultsOSRD
preplace port ETH_CLK125 -pg 1 -lvl 5 -x 1800 -y 80 -defaultsOSRD
preplace port ETH_CLK125_90 -pg 1 -lvl 5 -x 1800 -y 100 -defaultsOSRD
preplace port ETH_CLK25 -pg 1 -lvl 5 -x 1800 -y 120 -defaultsOSRD
preplace port ETH_CLK10 -pg 1 -lvl 5 -x 1800 -y 140 -defaultsOSRD
preplace port ETH_resetn -pg 1 -lvl 5 -x 1800 -y 160 -defaultsOSRD
preplace port ZYNQTDI -pg 1 -lvl 5 -x 1800 -y 950 -defaultsOSRD
preplace port ZYNQTDO -pg 1 -lvl 0 -x 0 -y 1000 -defaultsOSRD
preplace port ZYNQTCK -pg 1 -lvl 5 -x 1800 -y 990 -defaultsOSRD
preplace port ZYNQTMS -pg 1 -lvl 5 -x 1800 -y 970 -defaultsOSRD
preplace portBus peripheral_reset -pg 1 -lvl 5 -x 1800 -y 780 -defaultsOSRD
preplace portBus LED_N_tri_o -pg 1 -lvl 5 -x 1800 -y 610 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 410 -y 260 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1330 -y 310 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1650 -y 310 -defaultsOSRD
preplace inst led -pg 1 -lvl 3 -x 1330 -y 620 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 2 -x 970 -y 420 -defaultsOSRD
preplace inst rst_ps8_99M -pg 1 -lvl 3 -x 1330 -y 780 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 1650 -y 120 -defaultsOSRD
preplace inst debug_bridge_0 -pg 1 -lvl 3 -x 1330 -y 450 -defaultsOSRD
preplace inst debug_bridge_1 -pg 1 -lvl 4 -x 1650 -y 460 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 4 -x 1650 -y 680 -defaultsOSRD
preplace inst debug_bridge_2 -pg 1 -lvl 3 -x 1330 -y 970 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_pl_clk0 1 0 4 20 400 800 320 1120 230 1510
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 1 3 N 300 1140 110 N
preplace netloc rst_ps8_99M_peripheral_aresetn 1 1 3 810 510 1150 880 1510
preplace netloc zynq_ultra_ps_e_pl_clk1 1 1 3 820J 130 NJ 130 N
preplace netloc clk_wiz_0_clk_out1 1 4 1 NJ 80
preplace netloc clk_wiz_0_clk_out2 1 4 1 NJ 100
preplace netloc clk_wiz_0_clk_out3 1 4 1 NJ 120
preplace netloc clk_wiz_0_clk_out4 1 4 1 NJ 140
preplace netloc clk_wiz_0_locked 1 4 1 NJ 160
preplace netloc rst_ps8_99M_peripheral_reset 1 3 2 NJ 780 NJ
preplace netloc led_gpio_io_o 1 3 2 1520 610 N
preplace netloc ZYNQTDO_1 1 0 3 NJ 1000 NJ 1000 NJ
preplace netloc debug_bridge_2_tap_tdi 1 3 2 NJ 950 NJ
preplace netloc debug_bridge_2_tap_tck 1 3 2 NJ 990 NJ
preplace netloc debug_bridge_2_tap_tms 1 3 2 NJ 970 NJ
preplace netloc axi_smc_M03_AXI 1 2 1 1110 450n
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 1 4 800J 20 NJ 20 NJ 20 NJ
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 1 4 NJ 220 NJ 220 NJ 220 NJ
preplace netloc axi_smc_M00_AXI 1 2 1 1110 290n
preplace netloc axi_smc_M02_AXI 1 2 1 N 430
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 320
preplace netloc axi_smc_M01_AXI 1 2 1 1130 410n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 300
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 1 810 180n
preplace netloc debug_bridge_0_m0_bscan 1 3 1 N 450
levelinfo -pg 1 0 410 970 1330 1650 1800
pagesize -pg 1 -db -bbox -sgen -120 0 2000 1060
"
}
{
   "da_axi4_cnt":"7",
   "da_board_cnt":"6",
   "da_bram_cntlr_cnt":"4",
   "da_clkrst_cnt":"1"
}
