#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jun 23 12:00:06 2023
# Process ID: 20440
# Current directory: C:/New folder/sdup/lab/final_project/Taylor_mod
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20464 C:\New folder\sdup\lab\final_project\Taylor_mod\Taylor_mod.xpr
# Log file: C:/New folder/sdup/lab/final_project/Taylor_mod/vivado.log
# Journal file: C:/New folder/sdup/lab/final_project/Taylor_mod\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/New folder/sdup/lab/final_project/Taylor_mod/Taylor_mod.xpr}
INFO: [Project 1-313] Project file moved from 'C:/materialy/studia/semestry/8/sdup/git/lab/final_project/Taylor_mod' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/MyPrograms/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 682.180 ; gain = 90.688
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/New folder/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Taylor_mod_rtl_tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/New folder/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Taylor_mod_rtl_tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/New folder/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/New folder/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv:167]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/New folder/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl_tb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/New folder/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/New folder/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f254d26754074cd8aaac55739f293f6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Taylor_mod_rtl_tb_2_behav xil_defaultlib.Taylor_mod_rtl_tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Taylor_mod_rtl
Compiling module xil_defaultlib.Taylor_mod_rtl_tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot Taylor_mod_rtl_tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/New folder/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Taylor_mod_rtl_tb_2_behav -key {Behavioral:sim_1:Functional:Taylor_mod_rtl_tb_2} -tclbatch {Taylor_mod_rtl_tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Taylor_mod_rtl_tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
RESULT: Calculated arccos for -1.000000 is equal to 3.030774
RESULT: Calculated arccos for -0.800000 is equal to 2.498091
RESULT: Calculated arccos for -0.700000 is equal to 2.346194
RESULT: Calculated arccos for -0.600000 is equal to 2.214297
RESULT: Calculated arccos for -0.500000 is equal to 2.094395
RESULT: Calculated arccos for -0.400000 is equal to 1.982313
RESULT: Calculated arccos for -0.300000 is equal to 1.875489
RESULT: Calculated arccos for -0.200000 is equal to 1.772154
RESULT: Calculated arccos for -0.100000 is equal to 1.670964
RESULT: Calculated arccos for 0.000000 is equal to 1.570796
RESULT: Calculated arccos for 0.100000 is equal to 1.670964
RESULT: Calculated arccos for 0.200000 is equal to 1.772154
RESULT: Calculated arccos for 0.300000 is equal to 1.875489
RESULT: Calculated arccos for 0.400000 is equal to 1.982313
RESULT: Calculated arccos for 0.500000 is equal to 2.094395
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Taylor_mod_rtl_tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 707.258 ; gain = 14.855
update_compile_order -fileset sources_1
run 200 ns
RESULT: Calculated arccos for 0.600000 is equal to 2.214297
RESULT: Calculated arccos for 0.700000 is equal to 2.346194
RESULT: Calculated arccos for 0.800000 is equal to 2.498091
run 200 ns
RESULT: Calculated arccos for 0.900000 is equal to 2.690532
RESULT: Calculated arccos for 1.000000 is equal to 3.030774
RESULT: Calculated arccos for 1.100000 is equal to 3.375737
run 200 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/New folder/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Taylor_mod_rtl_tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/New folder/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Taylor_mod_rtl_tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/New folder/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/New folder/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv:171]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/New folder/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl_tb_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/New folder/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f254d26754074cd8aaac55739f293f6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Taylor_mod_rtl_tb_2_behav xil_defaultlib.Taylor_mod_rtl_tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Taylor_mod_rtl
Compiling module xil_defaultlib.Taylor_mod_rtl_tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot Taylor_mod_rtl_tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/New folder/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Taylor_mod_rtl_tb_2_behav -key {Behavioral:sim_1:Functional:Taylor_mod_rtl_tb_2} -tclbatch {Taylor_mod_rtl_tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Taylor_mod_rtl_tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
RESULT: Calculated arccos for -1.000000 is equal to 3.030774
RESULT: Calculated arccos for -0.800000 is equal to 2.498091
RESULT: Calculated arccos for -0.700000 is equal to 2.346194
RESULT: Calculated arccos for -0.600000 is equal to 2.214297
RESULT: Calculated arccos for -0.500000 is equal to 2.094395
RESULT: Calculated arccos for -0.400000 is equal to 1.982313
RESULT: Calculated arccos for -0.300000 is equal to 1.875489
RESULT: Calculated arccos for -0.200000 is equal to 1.772154
RESULT: Calculated arccos for -0.100000 is equal to 1.670964
RESULT: Calculated arccos for 0.000000 is equal to 1.570796
RESULT: Calculated arccos for 0.100000 is equal to 1.470629
RESULT: Calculated arccos for 0.200000 is equal to 1.369438
RESULT: Calculated arccos for 0.300000 is equal to 1.266104
RESULT: Calculated arccos for 0.400000 is equal to 1.159279
RESULT: Calculated arccos for 0.500000 is equal to 1.047198
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Taylor_mod_rtl_tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 749.055 ; gain = 0.000
run 200 ns
RESULT: Calculated arccos for 0.600000 is equal to 0.927295
RESULT: Calculated arccos for 0.700000 is equal to 0.795399
RESULT: Calculated arccos for 0.800000 is equal to 0.643501
run 200 ns
RESULT: Calculated arccos for 0.900000 is equal to 0.451061
RESULT: Calculated arccos for 1.000000 is equal to 0.110819
RESULT: Calculated arccos for 1.100000 is equal to 3.765855
