 
****************************************
Report : area
Design : matraptor_core
Version: Q-2019.12-SP3
Date   : Tue Jun  3 17:57:33 2025
****************************************

Library(s) Used:

    saed32rvt_ss0p95v125c (File: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db)

Number of ports:                          242
Number of nets:                         73812
Number of cells:                        73075
Number of combinational cells:          55635
Number of sequential cells:             17431
Number of macros/black boxes:               0
Number of buf/inv:                       2249
Number of references:                       1

Combinational area:             145440.513788
Buf/Inv area:                     5173.863654
Noncombinational area:          115191.788355
Macro/Black Box area:                0.000000
Net Interconnect area:          227462.861035

Total cell area:                260632.302143
Total area:                     488095.163178

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  ---------------------------------------------
matraptor_core                    260632.3021    100.0       0.0000       0.0000  0.0000  matraptor_core
PES_0__U_PE                       260632.3021    100.0  145440.5138  115191.7884  0.0000  p1_merge_only_DATA_W32_IDX_W16_NQ4_Q_DEPTH128
--------------------------------  -----------  -------  -----------  -----------  ------  ---------------------------------------------
Total                                                   145440.5138  115191.7884  0.0000

1
