$date
	Sun Oct 23 00:47:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#412938
b1 &
b1 %
1$
b1 !
1"
#412939
0"
#412942
1#
#412946
b0 &
b0 %
0#
0$
#1412032
b101 !
1"
#1412034
b101 &
b101 %
1$
#1412035
0"
#1412038
b10000 &
b10000 %
#1412042
b1000 &
b1000 %
#1412046
b100 &
b100 %
#1412050
b10 &
b10 %
#1412054
b1 &
1#
b1 %
#1412058
b0 &
b0 %
0#
0$
#2446780
b1101 !
1"
#2446782
b1101 &
b1101 %
1$
#2446783
0"
#2446786
b101000 &
b101000 %
#2446790
b10100 &
b10100 %
#2446794
b1010 &
b1010 %
#2446798
b101 &
b101 %
#2446802
b10000 &
b10000 %
#2446806
b1000 &
b1000 %
#2446810
b100 &
b100 %
#2446814
b10 &
b10 %
#2446818
b1 &
b1 %
1#
#2446822
b0 &
0#
b0 %
0$
#4500012
