// Seed: 3051046772
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    input supply1 id_2,
    output wand id_3
);
  assign id_0 = 1;
  assign id_3 = id_2;
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output tri0 id_2,
    input tri1 id_3
);
  tri1 id_5;
  module_0(
      id_2, id_2, id_3, id_1
  );
  tri id_6 = id_3;
  id_7(
      .id_0(1'b0), .id_1(id_1), .id_2(""), .id_3(id_3)
  );
  reg id_8;
  always @(posedge 1 or posedge 1 == id_5 > id_5) begin
    id_8 <= 1;
  end
endmodule
