#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000210a6c4d730 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000210a6c4d8c0 .scope module, "top" "top" 3 1;
 .timescale 0 0;
v00000210a6ca2980_0 .var "bit_sel", 0 0;
v00000210a6ca2a20_0 .net "clk", 0 0, v00000210a6c130c0_0;  1 drivers
v00000210a6ca2ac0_0 .net "cs_fsm", 1 0, L_00000210a6c37f60;  1 drivers
v00000210a6c42530_0 .var "part_sel", 1 0;
v00000210a6c41f90_0 .net "rst_n", 0 0, v00000210a6ca2840_0;  1 drivers
v00000210a6c425d0_0 .net "start_fsm", 0 0, v00000210a6ca28e0_0;  1 drivers
v00000210a6c42670_0 .var "total", 3 0;
S_00000210a6c48d20 .scope module, "inst_clkgen" "clkgen" 3 7, 4 1 0, S_00000210a6c4d8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
P_00000210a6c39f20 .param/l "HALF_PERIOD" 0 4 1, +C4<00000000000000000000000000000101>;
v00000210a6c130c0_0 .var "clk", 0 0;
S_00000210a6c48eb0 .scope module, "inst_design_fsm" "design_fsm" 3 12, 5 1 0, S_00000210a6c4d8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_fsm";
    .port_info 3 /OUTPUT 2 "cs_fsm";
P_00000210a6c49040 .param/l "FIRST" 1 5 10, +C4<00000000000000000000000000000001>;
P_00000210a6c49078 .param/l "IDLE" 1 5 9, +C4<00000000000000000000000000000000>;
P_00000210a6c490b0 .param/l "LAST" 1 5 12, +C4<00000000000000000000000000000011>;
P_00000210a6c490e8 .param/l "SECOND" 1 5 11, +C4<00000000000000000000000000000010>;
L_00000210a6c37f60 .functor BUFZ 2, v00000210a6c38540_0, C4<00>, C4<00>, C4<00>;
v00000210a6c37220_0 .net "clk", 0 0, v00000210a6c130c0_0;  alias, 1 drivers
v00000210a6c38540_0 .var "cs", 1 0;
v00000210a6c4da50_0 .net "cs_fsm", 1 0, L_00000210a6c37f60;  alias, 1 drivers
v00000210a6c4daf0_0 .var "ns", 1 0;
v00000210a6c45ca0_0 .net "rst_n", 0 0, v00000210a6ca2840_0;  alias, 1 drivers
v00000210a6c45d40_0 .net "start_fsm", 0 0, v00000210a6ca28e0_0;  alias, 1 drivers
E_00000210a6c39a20 .event anyedge, v00000210a6c38540_0, v00000210a6c45d40_0;
E_00000210a6c3a1a0 .event posedge, v00000210a6c130c0_0;
S_00000210a6c45de0 .scope module, "inst_test_program" "test_program" 3 31, 6 1 0, S_00000210a6c4d8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "start_fsm";
    .port_info 3 /INPUT 2 "cs_fsm";
v00000210a6c45f70_0 .net "clk", 0 0, v00000210a6c130c0_0;  alias, 1 drivers
v00000210a6c46010_0 .net "cs_fsm", 1 0, L_00000210a6c37f60;  alias, 1 drivers
v00000210a6ca2840_0 .var "rst_n", 0 0;
v00000210a6ca28e0_0 .var "start_fsm", 0 0;
E_00000210a6c3a6e0 .event anyedge, v00000210a6c4da50_0;
    .scope S_00000210a6c48d20;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210a6c130c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000210a6c48d20;
T_1 ;
    %delay 5, 0;
    %load/vec4 v00000210a6c130c0_0;
    %inv;
    %store/vec4 v00000210a6c130c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000210a6c48eb0;
T_2 ;
    %wait E_00000210a6c3a1a0;
    %load/vec4 v00000210a6c45ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000210a6c38540_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000210a6c4daf0_0;
    %assign/vec4 v00000210a6c38540_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000210a6c48eb0;
T_3 ;
    %wait E_00000210a6c39a20;
    %load/vec4 v00000210a6c38540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000210a6c4daf0_0, 0, 2;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v00000210a6c45d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %pad/s 2;
    %store/vec4 v00000210a6c4daf0_0, 0, 2;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000210a6c4daf0_0, 0, 2;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000210a6c4daf0_0, 0, 2;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000210a6c4daf0_0, 0, 2;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000210a6c45de0;
T_4 ;
    %vpi_call/w 6 9 "$display", "%0d", $time, " ns, start" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210a6ca2840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210a6ca28e0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210a6ca2840_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210a6ca28e0_0, 0, 1;
T_4.0 ;
    %load/vec4 v00000210a6c46010_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_00000210a6c3a6e0;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call/w 6 17 "$display", "%0d", $time, " ns, cs = LAST" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210a6ca28e0_0, 0, 1;
    %delay 100, 0;
    %vpi_call/w 6 20 "$display", "%0d", $time, " ns, finish" {0 0 0};
    %vpi_call/w 6 21 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000210a6c4d8c0;
T_5 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000210a6c42670_0, 0, 4;
    %load/vec4 v00000210a6c42670_0;
    %parti/s 1, 1, 2;
    %store/vec4 v00000210a6ca2980_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000210a6c42530_0, 0, 2;
    %end;
    .thread T_5, $init;
    .scope S_00000210a6c4d8c0;
T_6 ;
    %vpi_call/w 3 41 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 3 42 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "src/top.sv";
    "src/clkgen.sv";
    "src/design_fsm.sv";
    "src/test_program.sv";
