0.6
2017.2
Jun 15 2017
18:52:51
D:/Code/Vivado/VerilogHDLExercise/mux4_to_1/mux4_to_1.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
D:/Code/Vivado/VerilogHDLExercise/mux4_to_1/mux4_to_1.srcs/sim_1/new/testbench.v,1548078989,verilog,,,,testbench,,,,,,,,
D:/Code/Vivado/VerilogHDLExercise/mux4_to_1/mux4_to_1.srcs/sources_1/new/logic1_mux4_to_1.v,1548078651,verilog,,,,logic1_mux4_to_1,,,,,,,,
D:/Code/Vivado/VerilogHDLExercise/mux4_to_1/mux4_to_1.srcs/sources_1/new/mux4_to_1.v,1547914744,verilog,,,,mux4_to_1,,,,,,,,
