

================================================================
== Vivado HLS Report for 'rx_axis_words7131'
================================================================
* Date:           Fri Jul 13 14:50:42 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        datamover
* Solution:       production
* Product family: zynq
* Target device:  xc7z020clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.50|     4.666|        2.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4099|  4099|  4099|  4099|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  4096|  4096|         9|          8|          8|   512|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    427|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    275|
|Register         |        -|      -|     362|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     362|    702|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |data_length_V_1_1_i_s_fu_427_p2    |     +    |      0|  0|  20|          13|           3|
    |data_length_V_1_2_i_s_fu_439_p2    |     +    |      0|  0|  20|          13|           2|
    |data_length_V_1_3_i_s_fu_451_p2    |     +    |      0|  0|  20|          13|           2|
    |data_length_V_1_4_i_s_fu_463_p2    |     +    |      0|  0|  20|          13|           2|
    |data_length_V_1_5_i_s_fu_475_p2    |     +    |      0|  0|  20|          13|           2|
    |data_length_V_1_6_i_s_fu_487_p2    |     +    |      0|  0|  20|          13|           2|
    |data_length_V_1_7_i_s_fu_499_p2    |     +    |      0|  0|  20|          13|           2|
    |data_length_V_1_i_i_s_fu_415_p2    |     +    |      0|  0|  20|          13|           2|
    |i_fu_400_p2                        |     +    |      0|  0|  17|          10|           1|
    |r_V_fu_366_p2                      |     +    |      0|  0|  20|           2|          13|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage7_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage2_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage3_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage4_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage5_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage6_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_170                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_185                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_367                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_381                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_679                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_685                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_689                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_691                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_694                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_700                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_703                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_707                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_710                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_714                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_717                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_721                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_724                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op58_read_state3      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op63_read_state4      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op69_read_state5      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op75_read_state6      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op81_read_state7      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op87_read_state8      |    and   |      0|  0|   2|           1|           1|
    |exitcond1_i_i_i_i_i_fu_394_p2      |   icmp   |      0|  0|  13|          10|          11|
    |tmp_4_i_i_i_i_i_fu_409_p2          |   icmp   |      0|  0|  13|          13|           1|
    |tmp_5_1_i_i_i_i_i_fu_421_p2        |   icmp   |      0|  0|  13|          13|           1|
    |tmp_5_2_i_i_i_i_i_fu_433_p2        |   icmp   |      0|  0|  13|          13|           1|
    |tmp_5_3_i_i_i_i_i_fu_445_p2        |   icmp   |      0|  0|  13|          13|           1|
    |tmp_5_4_i_i_i_i_i_fu_457_p2        |   icmp   |      0|  0|  13|          13|           1|
    |tmp_5_5_i_i_i_i_i_fu_469_p2        |   icmp   |      0|  0|  13|          13|           1|
    |tmp_5_6_i_i_i_i_i_fu_481_p2        |   icmp   |      0|  0|  13|          13|           1|
    |tmp_5_7_i_i_i_i_i_fu_493_p2        |   icmp   |      0|  0|  13|          13|           1|
    |tmp_i_i_i_i_i_fu_376_p2            |   icmp   |      0|  0|  13|          13|          13|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                    |    or    |      0|  0|   2|           1|           1|
    |final_burst_length_V_4_fu_382_p3   |  select  |      0|  0|  14|           1|          13|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 427|         288|         120|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  53|         12|    1|         12|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |  15|          3|    1|          3|
    |ap_phi_mux_i_i_i_i_i_i_phi_fu_185_p4          |   9|          2|   10|         20|
    |ap_phi_mux_p_094_1_i_i_i_i_i_phi_fu_350_p4    |   9|          2|   64|        128|
    |ap_phi_mux_p_098_3_1_i_i_i_i_i_phi_fu_196_p4  |   9|          2|   13|         26|
    |ap_phi_mux_p_098_3_2_i_i_i_i_i_phi_fu_206_p4  |   9|          2|   13|         26|
    |ap_phi_mux_p_098_3_3_i_i_i_i_i_phi_fu_217_p4  |   9|          2|   13|         26|
    |ap_phi_mux_p_098_3_4_i_i_i_i_i_phi_fu_228_p4  |   9|          2|   13|         26|
    |ap_phi_mux_p_098_3_5_i_i_i_i_i_phi_fu_239_p4  |   9|          2|   13|         26|
    |ap_phi_mux_p_098_3_6_i_i_i_i_i_phi_fu_250_p4  |   9|          2|   13|         26|
    |ap_phi_mux_p_098_3_7_i_i_i_i_i_phi_fu_273_p4  |   9|          2|   13|         26|
    |ap_phi_reg_pp0_iter0_p_1_1_i_i_i_i_i_reg_258  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_1_2_i_i_i_i_i_reg_280  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_1_3_i_i_i_i_i_reg_291  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_1_4_i_i_i_i_i_reg_302  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_1_5_i_i_i_i_i_reg_313  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_1_6_i_i_i_i_i_reg_324  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_1_7_i_i_i_i_i_reg_335  |   9|          2|    8|         16|
    |axis_V_V_TDATA_blk_n                          |   9|          2|    1|          2|
    |i_i_i_i_i_i_reg_181                           |   9|          2|   10|         20|
    |p_098_1_i_i_i_i_i_fu_112                      |   9|          2|   13|         26|
    |p_098_3_6_i_i_i_i_i_reg_247                   |   9|          2|   13|         26|
    |rx_buffer_V_offset1_out_blk_n                 |   9|          2|    1|          2|
    |rx_buffer_V_offset_out_blk_n                  |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 275|         61|  263|        537|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |  11|   0|   11|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_p_098_3_1_i_i_i_i_i_reg_193  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter0_p_098_3_2_i_i_i_i_i_reg_203  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter0_p_098_3_3_i_i_i_i_i_reg_214  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter0_p_098_3_4_i_i_i_i_i_reg_225  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter0_p_098_3_5_i_i_i_i_i_reg_236  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter0_p_098_3_6_i_i_i_i_i_reg_247  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter0_p_098_3_7_i_i_i_i_i_reg_270  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter0_p_1_1_i_i_i_i_i_reg_258      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_1_2_i_i_i_i_i_reg_280      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_1_3_i_i_i_i_i_reg_291      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_1_4_i_i_i_i_i_reg_302      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_1_5_i_i_i_i_i_reg_313      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_1_6_i_i_i_i_i_reg_324      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_1_2_i_i_i_i_i_reg_280      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_1_3_i_i_i_i_i_reg_291      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_1_4_i_i_i_i_i_reg_302      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_1_5_i_i_i_i_i_reg_313      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_1_6_i_i_i_i_i_reg_324      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_1_7_i_i_i_i_i_reg_335      |   8|   0|    8|          0|
    |data_length_V_1_1_i_s_reg_587                     |  13|   0|   13|          0|
    |data_length_V_1_2_i_s_reg_601                     |  13|   0|   13|          0|
    |data_length_V_1_3_i_s_reg_615                     |  13|   0|   13|          0|
    |data_length_V_1_4_i_s_reg_629                     |  13|   0|   13|          0|
    |data_length_V_1_5_i_s_reg_643                     |  13|   0|   13|          0|
    |data_length_V_1_6_i_s_reg_657                     |  13|   0|   13|          0|
    |exitcond1_i_i_i_i_i_reg_560                       |   1|   0|    1|          0|
    |i_i_i_i_i_i_reg_181                               |  10|   0|   10|          0|
    |i_reg_564                                         |  10|   0|   10|          0|
    |p_098_1_i_i_i_i_i_fu_112                          |  13|   0|   13|          0|
    |p_098_3_6_i_i_i_i_i_reg_247                       |  13|   0|   13|          0|
    |p_1_1_i_i_i_i_i_reg_258                           |   8|   0|    8|          0|
    |tmp_4_i_i_i_i_i_reg_569                           |   1|   0|    1|          0|
    |tmp_5_1_i_i_i_i_i_reg_583                         |   1|   0|    1|          0|
    |tmp_5_2_i_i_i_i_i_reg_597                         |   1|   0|    1|          0|
    |tmp_5_3_i_i_i_i_i_reg_611                         |   1|   0|    1|          0|
    |tmp_5_4_i_i_i_i_i_reg_625                         |   1|   0|    1|          0|
    |tmp_5_5_i_i_i_i_i_reg_639                         |   1|   0|    1|          0|
    |tmp_5_6_i_i_i_i_i_reg_653                         |   1|   0|    1|          0|
    |tmp_5_7_i_i_i_i_i_reg_667                         |   1|   0|    1|          0|
    |tmp_V_reg_573                                     |   8|   0|    8|          0|
    |tmp_i_i_i_i_i_reg_555                             |   1|   0|    1|          0|
    |tmp_reg_550                                       |  11|   0|   11|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 362|   0|  362|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |    rx_axis_words7131    | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |    rx_axis_words7131    | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |    rx_axis_words7131    | return value |
|ap_done                         | out |    1| ap_ctrl_hs |    rx_axis_words7131    | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |    rx_axis_words7131    | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |    rx_axis_words7131    | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |    rx_axis_words7131    | return value |
|ap_return                       | out |   20| ap_ctrl_hs |    rx_axis_words7131    | return value |
|axis_V_V_TDATA                  |  in |    8|    axis    |         axis_V_V        |    pointer   |
|axis_V_V_TVALID                 |  in |    1|    axis    |         axis_V_V        |    pointer   |
|axis_V_V_TREADY                 | out |    1|    axis    |         axis_V_V        |    pointer   |
|loop_count_V                    |  in |   12|   ap_none  |       loop_count_V      |    scalar    |
|final_burst_length_V            |  in |   13|   ap_none  |   final_burst_length_V  |    scalar    |
|val_assign                      |  in |   12|   ap_none  |        val_assign       |    scalar    |
|cache_V1_address0               | out |    9|  ap_memory |         cache_V1        |     array    |
|cache_V1_ce0                    | out |    1|  ap_memory |         cache_V1        |     array    |
|cache_V1_we0                    | out |    1|  ap_memory |         cache_V1        |     array    |
|cache_V1_d0                     | out |   64|  ap_memory |         cache_V1        |     array    |
|rx_buffer_V_offset              |  in |    1|   ap_none  |    rx_buffer_V_offset   |    scalar    |
|rx_buffer_V_offset_out_din      | out |    1|   ap_fifo  |  rx_buffer_V_offset_out |    pointer   |
|rx_buffer_V_offset_out_full_n   |  in |    1|   ap_fifo  |  rx_buffer_V_offset_out |    pointer   |
|rx_buffer_V_offset_out_write    | out |    1|   ap_fifo  |  rx_buffer_V_offset_out |    pointer   |
|rx_buffer_V_offset1             |  in |   29|   ap_none  |   rx_buffer_V_offset1   |    scalar    |
|rx_buffer_V_offset1_out_din     | out |   29|   ap_fifo  | rx_buffer_V_offset1_out |    pointer   |
|rx_buffer_V_offset1_out_full_n  |  in |    1|   ap_fifo  | rx_buffer_V_offset1_out |    pointer   |
|rx_buffer_V_offset1_out_write   | out |    1|   ap_fifo  | rx_buffer_V_offset1_out |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------+--------------+

