[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/GenFor/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 68
LIB: work
FILE: ${SURELOG_DIR}/tests/GenFor/dut.sv
n<> u<67> t<Top_level_rule> c<1> l<2:1> el<8:10>
  n<> u<1> t<Null_rule> p<67> s<66> l<2:1> el<2:1>
  n<> u<66> t<Source_text> p<67> c<65> l<2:1> el<8:10>
    n<> u<65> t<Description> p<66> c<64> l<2:1> el<8:10>
      n<> u<64> t<Module_declaration> p<65> c<6> l<2:1> el<8:10>
        n<> u<6> t<Module_nonansi_header> p<64> c<2> s<62> l<2:1> el<2:14>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<2:1> el<2:7>
          n<top> u<3> t<STRING_CONST> p<6> s<4> l<2:8> el<2:11>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<2:11> el<2:11>
          n<> u<5> t<Port_list> p<6> l<2:11> el<2:13>
        n<> u<62> t<Module_item> p<64> c<61> s<63> l<4:4> el<6:7>
          n<> u<61> t<Non_port_module_item> p<62> c<60> l<4:4> el<6:7>
            n<> u<60> t<Module_or_generate_item> p<61> c<59> l<4:4> el<6:7>
              n<> u<59> t<Module_common_item> p<60> c<58> l<4:4> el<6:7>
                n<> u<58> t<Loop_generate_construct> p<59> c<12> l<4:4> el<6:7>
                  n<> u<12> t<Genvar_initialization> p<58> c<7> s<22> l<4:9> el<4:14>
                    n<i> u<7> t<STRING_CONST> p<12> s<11> l<4:9> el<4:10>
                    n<> u<11> t<Constant_expression> p<12> c<10> l<4:13> el<4:14>
                      n<> u<10> t<Constant_primary> p<11> c<9> l<4:13> el<4:14>
                        n<> u<9> t<Primary_literal> p<10> c<8> l<4:13> el<4:14>
                          n<0> u<8> t<INT_CONST> p<9> l<4:13> el<4:14>
                  n<> u<22> t<Constant_expression> p<58> c<16> s<35> l<4:16> el<4:21>
                    n<> u<16> t<Constant_expression> p<22> c<15> s<21> l<4:16> el<4:17>
                      n<> u<15> t<Constant_primary> p<16> c<14> l<4:16> el<4:17>
                        n<> u<14> t<Primary_literal> p<15> c<13> l<4:16> el<4:17>
                          n<i> u<13> t<STRING_CONST> p<14> l<4:16> el<4:17>
                    n<> u<21> t<BinOp_Less> p<22> s<20> l<4:18> el<4:19>
                    n<> u<20> t<Constant_expression> p<22> c<19> l<4:20> el<4:21>
                      n<> u<19> t<Constant_primary> p<20> c<18> l<4:20> el<4:21>
                        n<> u<18> t<Primary_literal> p<19> c<17> l<4:20> el<4:21>
                          n<3> u<17> t<INT_CONST> p<18> l<4:20> el<4:21>
                  n<> u<35> t<Genvar_iteration> p<58> c<23> s<57> l<4:24> el<4:33>
                    n<i> u<23> t<STRING_CONST> p<35> s<24> l<4:24> el<4:25>
                    n<> u<24> t<AssignOp_Assign> p<35> s<34> l<4:26> el<4:27>
                    n<> u<34> t<Constant_expression> p<35> c<28> l<4:28> el<4:33>
                      n<> u<28> t<Constant_expression> p<34> c<27> s<33> l<4:28> el<4:29>
                        n<> u<27> t<Constant_primary> p<28> c<26> l<4:28> el<4:29>
                          n<> u<26> t<Primary_literal> p<27> c<25> l<4:28> el<4:29>
                            n<i> u<25> t<STRING_CONST> p<26> l<4:28> el<4:29>
                      n<> u<33> t<BinOp_Plus> p<34> s<32> l<4:30> el<4:31>
                      n<> u<32> t<Constant_expression> p<34> c<31> l<4:32> el<4:33>
                        n<> u<31> t<Constant_primary> p<32> c<30> l<4:32> el<4:33>
                          n<> u<30> t<Primary_literal> p<31> c<29> l<4:32> el<4:33>
                            n<1> u<29> t<INT_CONST> p<30> l<4:32> el<4:33>
                  n<> u<57> t<Generate_item> p<58> c<56> l<4:35> el<6:7>
                    n<> u<56> t<Generate_begin_end_block> p<57> c<54> l<4:35> el<6:7>
                      n<> u<54> t<Generate_item> p<56> c<53> s<55> l<5:7> el<5:28>
                        n<> u<53> t<Module_or_generate_item> p<54> c<52> l<5:7> el<5:28>
                          n<> u<52> t<Module_common_item> p<53> c<51> l<5:7> el<5:28>
                            n<> u<51> t<Continuous_assign> p<52> c<50> l<5:7> el<5:28>
                              n<> u<50> t<Net_assignment_list> p<51> c<49> l<5:14> el<5:27>
                                n<> u<49> t<Net_assignment> p<50> c<44> l<5:14> el<5:27>
                                  n<> u<44> t<Net_lvalue> p<49> c<37> s<48> l<5:14> el<5:20>
                                    n<> u<37> t<Ps_or_hierarchical_identifier> p<44> c<36> s<43> l<5:14> el<5:17>
                                      n<tmp> u<36> t<STRING_CONST> p<37> l<5:14> el<5:17>
                                    n<> u<43> t<Constant_select> p<44> c<42> l<5:17> el<5:20>
                                      n<> u<42> t<Constant_bit_select> p<43> c<41> l<5:17> el<5:20>
                                        n<> u<41> t<Constant_expression> p<42> c<40> l<5:18> el<5:19>
                                          n<> u<40> t<Constant_primary> p<41> c<39> l<5:18> el<5:19>
                                            n<> u<39> t<Primary_literal> p<40> c<38> l<5:18> el<5:19>
                                              n<i> u<38> t<STRING_CONST> p<39> l<5:18> el<5:19>
                                  n<> u<48> t<Expression> p<49> c<47> l<5:23> el<5:27>
                                    n<> u<47> t<Primary> p<48> c<46> l<5:23> el<5:27>
                                      n<> u<46> t<Primary_literal> p<47> c<45> l<5:23> el<5:27>
                                        n<> u<45> t<Number_1Tickb1> p<46> l<5:23> el<5:27>
                      n<> u<55> t<END> p<56> l<6:4> el<6:7>
        n<> u<63> t<ENDMODULE> p<64> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenFor/dut.sv:2:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/GenFor/dut.sv:2:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  1
BitSelect                                              1
Constant                                               4
ContAssign                                             1
Design                                                 1
GenFor                                                 1
GenVar                                                 1
Identifier                                             1
Module                                                 1
ModuleTypespec                                         1
Operation                                              2
RefObj                                                 4
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenFor/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/GenFor/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenFor/dut.sv, line:2:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenFor/dut.sv, line:2:1, endln:8:10
    |vpiName:work@top
  |vpiInternalScope:
  \_GenFor: (work@top), line:4:4, endln:6:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenFor/dut.sv, line:2:1, endln:8:10
    |vpiFullName:work@top
    |vpiVariables:
    \_GenVar: (work@top.i), line:4:9, endln:4:10
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiName:i
      |vpiFullName:work@top.i
    |vpiGenVar:
    \_GenVar: (work@top.i), line:4:9, endln:4:10
    |vpiInternalScope:
    \_Begin: (work@top), line:4:35, endln:6:7
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiFullName:work@top
      |vpiImportTypespec:
      \_LogicNet: (work@top.tmp), line:5:17, endln:5:20
        |vpiParent:
        \_Begin: (work@top), line:4:35, endln:6:7
        |vpiName:tmp
        |vpiFullName:work@top.tmp
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@top.i), line:5:18, endln:5:19
        |vpiParent:
        \_Begin: (work@top), line:4:35, endln:6:7
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiNetType:1
      |vpiStmt:
      \_ContAssign: , line:5:14, endln:5:27
        |vpiParent:
        \_Begin: (work@top), line:4:35, endln:6:7
        |vpiRhs:
        \_Constant: , line:5:23, endln:5:27
          |vpiParent:
          \_ContAssign: , line:5:14, endln:5:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_BitSelect: (work@top.tmp), line:5:17, endln:5:20
          |vpiParent:
          \_ContAssign: , line:5:14, endln:5:27
          |vpiName:tmp
          |vpiFullName:work@top.tmp
          |vpiActual:
          \_LogicNet: (work@top.tmp), line:5:17, endln:5:20
          |vpiIndex:
          \_RefObj: (work@top.i), line:5:18, endln:5:19
            |vpiParent:
            \_BitSelect: (work@top.tmp), line:5:17, endln:5:20
            |vpiName:i
            |vpiFullName:work@top.i
            |vpiActual:
            \_LogicNet: (work@top.i), line:5:18, endln:5:19
    |vpiImportTypespec:
    \_GenVar: (work@top.i), line:4:9, endln:4:10
    |vpiImportTypespec:
    \_LogicNet: (work@top.i), line:4:16, endln:4:17
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@top.i), line:4:28, endln:4:29
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@top.i), line:4:24, endln:4:25
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:4:9, endln:4:14
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiRhs:
      \_Constant: , line:4:13, endln:4:14
        |vpiParent:
        \_Assignment: , line:4:9, endln:4:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_GenVar: (work@top.i), line:4:9, endln:4:10
    |vpiCondition:
    \_Operation: , line:4:16, endln:4:21
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@top.i), line:4:16, endln:4:17
        |vpiParent:
        \_Operation: , line:4:16, endln:4:21
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_LogicNet: (work@top.i), line:4:16, endln:4:17
      |vpiOperand:
      \_Constant: , line:4:20, endln:4:21
        |vpiParent:
        \_Operation: , line:4:16, endln:4:21
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiForIncStmt:
    \_Assignment: , line:4:24, endln:4:33
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiOpType:82
      |vpiRhs:
      \_Operation: , line:4:28, endln:4:33
        |vpiParent:
        \_Assignment: , line:4:24, endln:4:33
        |vpiOpType:24
        |vpiOperand:
        \_RefObj: (work@top.i), line:4:28, endln:4:29
          |vpiParent:
          \_Operation: , line:4:28, endln:4:33
          |vpiName:i
          |vpiFullName:work@top.i
          |vpiActual:
          \_LogicNet: (work@top.i), line:4:28, endln:4:29
        |vpiOperand:
        \_Constant: , line:4:32, endln:4:33
          |vpiParent:
          \_Operation: , line:4:28, endln:4:33
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiLhs:
      \_RefObj: (work@top.i), line:4:24, endln:4:25
        |vpiParent:
        \_Assignment: , line:4:24, endln:4:33
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_LogicNet: (work@top.i), line:4:24, endln:4:25
    |vpiStmt:
    \_Begin: (work@top), line:4:35, endln:6:7
  |vpiDefName:work@top
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenFor/dut.sv, line:2:1, endln:8:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
