###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID srge02.ecn.purdue.edu)
#  Generated on:      Tue Apr 26 17:43:00 2011
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: VIOLATED Removal Check with Pin U_4/\RADDR_reg[0] /CLK 
Endpoint:   U_4/\RADDR_reg[0] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                  (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.205
+ Removal                       0.548
+ Phase Shift                   0.000
= Required Time                 2.753
  Arrival Time                  2.636
  Slack Time                   -0.117
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | RST v      |       | 0.184 |       |   1.120 |    1.237 | 
     | FE_PHC1485_RST    | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |    1.936 | 
     | U_4/U7            | A v -> Y ^ | INVX8 | 0.911 | 0.761 |   2.580 |    2.697 | 
     | U_4/\RADDR_reg[0] | R ^        | DFFSR | 0.928 | 0.057 |   2.636 |    2.753 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.080 |       |   0.033 |   -0.084 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.077 | 
     | CLK__L2_I2        | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.912 | 
     | CLK__L3_I4        | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.407 | 
     | CLK__L4_I19       | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |    2.013 | 
     | U_4/\RADDR_reg[0] | CLK ^      | DFFSR | 0.708 | 0.075 |   2.205 |    2.088 | 
     +-----------------------------------------------------------------------------+ 
Path 2: VIOLATED Removal Check with Pin U_4/\WADDR_reg[0] /CLK 
Endpoint:   U_4/\WADDR_reg[0] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                  (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.205
+ Removal                       0.548
+ Phase Shift                   0.000
= Required Time                 2.753
  Arrival Time                  2.637
  Slack Time                   -0.116
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | RST v      |       | 0.184 |       |   1.120 |    1.236 | 
     | FE_PHC1485_RST    | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |    1.935 | 
     | U_4/U7            | A v -> Y ^ | INVX8 | 0.911 | 0.761 |   2.580 |    2.696 | 
     | U_4/\WADDR_reg[0] | R ^        | DFFSR | 0.928 | 0.057 |   2.637 |    2.753 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.080 |       |   0.033 |   -0.083 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.078 | 
     | CLK__L2_I2        | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.913 | 
     | CLK__L3_I4        | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.408 | 
     | CLK__L4_I19       | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |    2.014 | 
     | U_4/\WADDR_reg[0] | CLK ^      | DFFSR | 0.708 | 0.075 |   2.205 |    2.089 | 
     +-----------------------------------------------------------------------------+ 
Path 3: VIOLATED Removal Check with Pin U_4/\PRADDR_reg[11] /CLK 
Endpoint:   U_4/\PRADDR_reg[11] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                    (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.202
+ Removal                       0.548
+ Phase Shift                   0.000
= Required Time                 2.750
  Arrival Time                  2.635
  Slack Time                   -0.116
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                     |            |       |       |       |  Time   |   Time   | 
     |---------------------+------------+-------+-------+-------+---------+----------| 
     |                     | RST v      |       | 0.184 |       |   1.120 |    1.236 | 
     | FE_PHC1485_RST      | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |    1.935 | 
     | U_4/U7              | A v -> Y ^ | INVX8 | 0.911 | 0.761 |   2.580 |    2.696 | 
     | U_4/\PRADDR_reg[11] | R ^        | DFFSR | 0.928 | 0.055 |   2.635 |    2.750 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                     |            |       |       |       |  Time   |   Time   | 
     |---------------------+------------+-------+-------+-------+---------+----------| 
     |                     | CLK ^      |       | 0.080 |       |   0.033 |   -0.083 | 
     | CLK__L1_I0          | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.078 | 
     | CLK__L2_I2          | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.913 | 
     | CLK__L3_I4          | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.408 | 
     | CLK__L4_I19         | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |    2.015 | 
     | U_4/\PRADDR_reg[11] | CLK ^      | DFFSR | 0.708 | 0.072 |   2.202 |    2.086 | 
     +-------------------------------------------------------------------------------+ 
Path 4: VIOLATED Removal Check with Pin U_2/U_4/\bluewait_reg[1] /CLK 
Endpoint:   U_2/U_4/\bluewait_reg[1] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                         (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.207
+ Removal                       0.524
+ Phase Shift                   0.000
= Required Time                 2.732
  Arrival Time                  2.620
  Slack Time                   -0.112
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | RST v      |       | 0.184 |       |   1.120 |    1.231 | 
     | U_2/FE_OFC1474_RST       | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    2.008 | 
     | U_2/U_4/U3               | A v -> Y ^ | INVX8 | 0.697 | 0.630 |   2.527 |    2.638 | 
     | U_2/U_4/\bluewait_reg[1] | R ^        | DFFSR | 0.788 | 0.093 |   2.620 |    2.732 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | CLK ^      |       | 0.080 |       |   0.033 |   -0.078 | 
     | CLK__L1_I0               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.083 | 
     | CLK__L2_I2               | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.917 | 
     | CLK__L3_I4               | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.413 | 
     | CLK__L4_I19              | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |    2.019 | 
     | U_2/U_4/\bluewait_reg[1] | CLK ^      | DFFSR | 0.708 | 0.077 |   2.207 |    2.096 | 
     +------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Removal Check with Pin U_2/U_4/\bluewait_reg[2] /CLK 
Endpoint:   U_2/U_4/\bluewait_reg[2] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                         (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.207
+ Removal                       0.524
+ Phase Shift                   0.000
= Required Time                 2.731
  Arrival Time                  2.621
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | RST v      |       | 0.184 |       |   1.120 |    1.230 | 
     | U_2/FE_OFC1474_RST       | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    2.006 | 
     | U_2/U_4/U3               | A v -> Y ^ | INVX8 | 0.697 | 0.630 |   2.527 |    2.637 | 
     | U_2/U_4/\bluewait_reg[2] | R ^        | DFFSR | 0.788 | 0.094 |   2.621 |    2.731 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | CLK ^      |       | 0.080 |       |   0.033 |   -0.077 | 
     | CLK__L1_I0               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.084 | 
     | CLK__L2_I2               | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.919 | 
     | CLK__L3_I4               | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.414 | 
     | CLK__L4_I19              | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |    2.020 | 
     | U_2/U_4/\bluewait_reg[2] | CLK ^      | DFFSR | 0.708 | 0.076 |   2.207 |    2.096 | 
     +------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Removal Check with Pin U_4/\RADDR_reg[11] /CLK 
Endpoint:   U_4/\RADDR_reg[11] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                   (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.200
+ Removal                       0.548
+ Phase Shift                   0.000
= Required Time                 2.748
  Arrival Time                  2.641
  Slack Time                   -0.107
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | RST v      |       | 0.184 |       |   1.120 |    1.227 | 
     | FE_PHC1485_RST     | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |    1.926 | 
     | U_4/U7             | A v -> Y ^ | INVX8 | 0.911 | 0.761 |   2.580 |    2.687 | 
     | U_4/\RADDR_reg[11] | R ^        | DFFSR | 0.927 | 0.062 |   2.641 |    2.748 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | CLK ^      |       | 0.080 |       |   0.033 |   -0.074 | 
     | CLK__L1_I0         | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.087 | 
     | CLK__L2_I2         | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.922 | 
     | CLK__L3_I4         | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.417 | 
     | CLK__L4_I19        | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |    2.024 | 
     | U_4/\RADDR_reg[11] | CLK ^      | DFFSR | 0.708 | 0.069 |   2.200 |    2.093 | 
     +------------------------------------------------------------------------------+ 
Path 7: VIOLATED Removal Check with Pin U_4/\WADDR_reg[11] /CLK 
Endpoint:   U_4/\WADDR_reg[11] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                   (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.193
+ Removal                       0.548
+ Phase Shift                   0.000
= Required Time                 2.741
  Arrival Time                  2.642
  Slack Time                   -0.099
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | RST v      |       | 0.184 |       |   1.120 |    1.219 | 
     | FE_PHC1485_RST     | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |    1.918 | 
     | U_4/U7             | A v -> Y ^ | INVX8 | 0.911 | 0.761 |   2.580 |    2.679 | 
     | U_4/\WADDR_reg[11] | R ^        | DFFSR | 0.927 | 0.063 |   2.642 |    2.741 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | CLK ^      |       | 0.080 |       |   0.033 |   -0.066 | 
     | CLK__L1_I0         | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.095 | 
     | CLK__L2_I2         | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.930 | 
     | CLK__L3_I4         | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.425 | 
     | CLK__L4_I19        | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |    2.031 | 
     | U_4/\WADDR_reg[11] | CLK ^      | DFFSR | 0.707 | 0.063 |   2.193 |    2.094 | 
     +------------------------------------------------------------------------------+ 
Path 8: VIOLATED Removal Check with Pin U_2/U_4/\bluewait_reg[3] /CLK 
Endpoint:   U_2/U_4/\bluewait_reg[3] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                         (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.145
+ Removal                       0.522
+ Phase Shift                   0.000
= Required Time                 2.667
  Arrival Time                  2.579
  Slack Time                   -0.088
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | RST v      |       | 0.184 |       |   1.120 |    1.208 | 
     | U_2/FE_OFC1474_RST       | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.984 | 
     | U_2/U_4/U3               | A v -> Y ^ | INVX8 | 0.697 | 0.630 |   2.527 |    2.615 | 
     | U_2/U_4/\bluewait_reg[3] | R ^        | DFFSR | 0.770 | 0.053 |   2.579 |    2.667 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | CLK ^      |       | 0.080 |       |   0.033 |   -0.055 | 
     | CLK__L1_I0               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.106 | 
     | CLK__L2_I2               | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.941 | 
     | CLK__L3_I4               | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.436 | 
     | CLK__L4_I18              | A v -> Y ^ | INVX8 | 0.669 | 0.567 |   2.091 |    2.003 | 
     | U_2/U_4/\bluewait_reg[3] | CLK ^      | DFFSR | 0.716 | 0.054 |   2.145 |    2.057 | 
     +------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Removal Check with Pin U_4/\WADDR_reg[9] /CLK 
Endpoint:   U_4/\WADDR_reg[9] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                  (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.170
+ Removal                       0.547
+ Phase Shift                   0.000
= Required Time                 2.717
  Arrival Time                  2.633
  Slack Time                   -0.085
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | RST v      |       | 0.184 |       |   1.120 |    1.205 | 
     | FE_PHC1485_RST    | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |    1.904 | 
     | U_4/U7            | A v -> Y ^ | INVX8 | 0.911 | 0.761 |   2.580 |    2.664 | 
     | U_4/\WADDR_reg[9] | R ^        | DFFSR | 0.928 | 0.053 |   2.633 |    2.717 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.080 |       |   0.033 |   -0.052 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.109 | 
     | CLK__L2_I2        | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.944 | 
     | CLK__L3_I4        | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.439 | 
     | CLK__L4_I19       | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |    2.046 | 
     | U_4/\WADDR_reg[9] | CLK ^      | DFFSR | 0.700 | 0.039 |   2.170 |    2.085 | 
     +-----------------------------------------------------------------------------+ 
Path 10: VIOLATED Removal Check with Pin U_4/\PRADDR_reg[1] /CLK 
Endpoint:   U_4/\PRADDR_reg[1] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                   (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.151
+ Removal                       0.546
+ Phase Shift                   0.000
= Required Time                 2.697
  Arrival Time                  2.614
  Slack Time                   -0.083
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | RST v      |       | 0.184 |       |   1.120 |    1.203 | 
     | FE_PHC1485_RST     | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |    1.902 | 
     | U_4/U7             | A v -> Y ^ | INVX8 | 0.911 | 0.761 |   2.580 |    2.663 | 
     | U_4/\PRADDR_reg[1] | R ^        | DFFSR | 0.928 | 0.034 |   2.614 |    2.697 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | CLK ^      |       | 0.080 |       |   0.033 |   -0.050 | 
     | CLK__L1_I0         | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.111 | 
     | CLK__L2_I2         | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.946 | 
     | CLK__L3_I4         | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.441 | 
     | CLK__L4_I19        | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |    2.048 | 
     | U_4/\PRADDR_reg[1] | CLK ^      | DFFSR | 0.687 | 0.020 |   2.151 |    2.068 | 
     +------------------------------------------------------------------------------+ 
Path 11: VIOLATED Removal Check with Pin U_2/U_4/\bluewait_reg[5] /CLK 
Endpoint:   U_2/U_4/\bluewait_reg[5] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                         (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.170
+ Removal                       0.515
+ Phase Shift                   0.000
= Required Time                 2.685
  Arrival Time                  2.602
  Slack Time                   -0.082
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | RST v      |       | 0.184 |       |   1.120 |    1.202 | 
     | U_2/FE_OFC1474_RST       | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.979 | 
     | U_2/U_4/U3               | A v -> Y ^ | INVX8 | 0.697 | 0.630 |   2.527 |    2.609 | 
     | U_2/U_4/\bluewait_reg[5] | R ^        | DFFSR | 0.780 | 0.076 |   2.602 |    2.685 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | CLK ^      |       | 0.080 |       |   0.033 |   -0.049 | 
     | CLK__L1_I0               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.112 | 
     | CLK__L2_I2               | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.946 | 
     | CLK__L3_I4               | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.442 | 
     | CLK__L4_I17              | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.027 | 
     | U_2/U_4/\bluewait_reg[5] | CLK ^      | DFFSR | 0.633 | 0.060 |   2.170 |    2.088 | 
     +------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Removal Check with Pin U_2/U_4/\cnt4_reg[1] /CLK 
Endpoint:   U_2/U_4/\cnt4_reg[1] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                     (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.169
+ Removal                       0.515
+ Phase Shift                   0.000
= Required Time                 2.684
  Arrival Time                  2.605
  Slack Time                   -0.080
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |            |       |       |       |  Time   |   Time   | 
     |----------------------+------------+-------+-------+-------+---------+----------| 
     |                      | RST v      |       | 0.184 |       |   1.120 |    1.200 | 
     | U_2/FE_OFC1474_RST   | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.976 | 
     | U_2/U_4/U3           | A v -> Y ^ | INVX8 | 0.697 | 0.630 |   2.527 |    2.606 | 
     | U_2/U_4/\cnt4_reg[1] | R ^        | DFFSR | 0.781 | 0.078 |   2.605 |    2.684 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |            |       |       |       |  Time   |   Time   | 
     |----------------------+------------+-------+-------+-------+---------+----------| 
     |                      | CLK ^      |       | 0.080 |       |   0.033 |   -0.047 | 
     | CLK__L1_I0           | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.114 | 
     | CLK__L2_I2           | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.949 | 
     | CLK__L3_I4           | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.444 | 
     | CLK__L4_I17          | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.030 | 
     | U_2/U_4/\cnt4_reg[1] | CLK ^      | DFFSR | 0.633 | 0.060 |   2.169 |    2.089 | 
     +--------------------------------------------------------------------------------+ 
Path 13: VIOLATED Removal Check with Pin U_2/U_4/\state_reg[1] /CLK 
Endpoint:   U_2/U_4/\state_reg[1] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                      (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.168
+ Removal                       0.515
+ Phase Shift                   0.000
= Required Time                 2.684
  Arrival Time                  2.606
  Slack Time                   -0.078
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                       |            |       |       |       |  Time   |   Time   | 
     |-----------------------+------------+-------+-------+-------+---------+----------| 
     |                       | RST v      |       | 0.184 |       |   1.120 |    1.197 | 
     | U_2/FE_OFC1474_RST    | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.974 | 
     | U_2/U_4/U3            | A v -> Y ^ | INVX8 | 0.697 | 0.630 |   2.527 |    2.604 | 
     | U_2/U_4/\state_reg[1] | R ^        | DFFSR | 0.781 | 0.079 |   2.606 |    2.684 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                       |            |       |       |       |  Time   |   Time   | 
     |-----------------------+------------+-------+-------+-------+---------+----------| 
     |                       | CLK ^      |       | 0.080 |       |   0.033 |   -0.044 | 
     | CLK__L1_I0            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.117 | 
     | CLK__L2_I2            | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.951 | 
     | CLK__L3_I4            | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.447 | 
     | CLK__L4_I17           | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.032 | 
     | U_2/U_4/\state_reg[1] | CLK ^      | DFFSR | 0.633 | 0.059 |   2.168 |    2.091 | 
     +---------------------------------------------------------------------------------+ 
Path 14: VIOLATED Removal Check with Pin U_2/U_4/\bluewait_reg[0] /CLK 
Endpoint:   U_2/U_4/\bluewait_reg[0] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                         (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.146
+ Removal                       0.523
+ Phase Shift                   0.000
= Required Time                 2.669
  Arrival Time                  2.594
  Slack Time                   -0.075
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | RST v      |       | 0.184 |       |   1.120 |    1.195 | 
     | U_2/FE_OFC1474_RST       | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.971 | 
     | U_2/U_4/U3               | A v -> Y ^ | INVX8 | 0.697 | 0.630 |   2.527 |    2.602 | 
     | U_2/U_4/\bluewait_reg[0] | R ^        | DFFSR | 0.778 | 0.068 |   2.594 |    2.669 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | CLK ^      |       | 0.080 |       |   0.033 |   -0.042 | 
     | CLK__L1_I0               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.119 | 
     | CLK__L2_I2               | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.954 | 
     | CLK__L3_I4               | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.449 | 
     | CLK__L4_I18              | A v -> Y ^ | INVX8 | 0.669 | 0.567 |   2.091 |    2.016 | 
     | U_2/U_4/\bluewait_reg[0] | CLK ^      | DFFSR | 0.717 | 0.055 |   2.146 |    2.071 | 
     +------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Removal Check with Pin U_4/\PRADDR_reg[2] /CLK 
Endpoint:   U_4/\PRADDR_reg[2] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                   (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.161
+ Removal                       0.549
+ Phase Shift                   0.000
= Required Time                 2.710
  Arrival Time                  2.635
  Slack Time                   -0.075
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | RST v      |       | 0.184 |       |   1.120 |    1.195 | 
     | FE_PHC1485_RST     | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |    1.894 | 
     | U_4/U7             | A v -> Y ^ | INVX8 | 0.911 | 0.761 |   2.580 |    2.654 | 
     | U_4/\PRADDR_reg[2] | R ^        | DFFSR | 0.937 | 0.055 |   2.635 |    2.710 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | CLK ^      |       | 0.080 |       |   0.033 |   -0.041 | 
     | CLK__L1_I0         | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.120 | 
     | CLK__L2_I2         | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.954 | 
     | CLK__L3_I4         | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.449 | 
     | CLK__L4_I19        | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |    2.056 | 
     | U_4/\PRADDR_reg[2] | CLK ^      | DFFSR | 0.692 | 0.031 |   2.161 |    2.086 | 
     +------------------------------------------------------------------------------+ 
Path 16: VIOLATED Removal Check with Pin U_2/U_4/\cnt4_reg[2] /CLK 
Endpoint:   U_2/U_4/\cnt4_reg[2] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                     (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.161
+ Removal                       0.526
+ Phase Shift                   0.000
= Required Time                 2.687
  Arrival Time                  2.612
  Slack Time                   -0.075
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |            |       |       |       |  Time   |   Time   | 
     |----------------------+------------+-------+-------+-------+---------+----------| 
     |                      | RST v      |       | 0.184 |       |   1.120 |    1.194 | 
     | U_2/FE_OFC1474_RST   | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.971 | 
     | U_2/U_4/U3           | A v -> Y ^ | INVX8 | 0.697 | 0.630 |   2.527 |    2.601 | 
     | U_2/U_4/\cnt4_reg[2] | R ^        | DFFSR | 0.787 | 0.086 |   2.612 |    2.687 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |            |       |       |       |  Time   |   Time   | 
     |----------------------+------------+-------+-------+-------+---------+----------| 
     |                      | CLK ^      |       | 0.080 |       |   0.033 |   -0.041 | 
     | CLK__L1_I0           | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.120 | 
     | CLK__L2_I2           | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.954 | 
     | CLK__L3_I4           | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.450 | 
     | CLK__L4_I18          | A v -> Y ^ | INVX8 | 0.669 | 0.567 |   2.091 |    2.016 | 
     | U_2/U_4/\cnt4_reg[2] | CLK ^      | DFFSR | 0.723 | 0.071 |   2.161 |    2.087 | 
     +--------------------------------------------------------------------------------+ 
Path 17: VIOLATED Removal Check with Pin U_4/\PRADDR_reg[0] /CLK 
Endpoint:   U_4/\PRADDR_reg[0] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                   (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.151
+ Removal                       0.546
+ Phase Shift                   0.000
= Required Time                 2.697
  Arrival Time                  2.625
  Slack Time                   -0.071
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | RST v      |       | 0.184 |       |   1.120 |    1.191 | 
     | FE_PHC1485_RST     | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |    1.891 | 
     | U_4/U7             | A v -> Y ^ | INVX8 | 0.911 | 0.761 |   2.580 |    2.651 | 
     | U_4/\PRADDR_reg[0] | R ^        | DFFSR | 0.928 | 0.046 |   2.625 |    2.697 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | CLK ^      |       | 0.080 |       |   0.033 |   -0.038 | 
     | CLK__L1_I0         | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.123 | 
     | CLK__L2_I2         | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.957 | 
     | CLK__L3_I4         | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.453 | 
     | CLK__L4_I19        | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |    2.059 | 
     | U_4/\PRADDR_reg[0] | CLK ^      | DFFSR | 0.687 | 0.020 |   2.151 |    2.079 | 
     +------------------------------------------------------------------------------+ 
Path 18: VIOLATED Removal Check with Pin U_2/U_4/\bluewait_reg[4] /CLK 
Endpoint:   U_2/U_4/\bluewait_reg[4] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                         (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.163
+ Removal                       0.526
+ Phase Shift                   0.000
= Required Time                 2.688
  Arrival Time                  2.619
  Slack Time                   -0.069
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | RST v      |       | 0.184 |       |   1.120 |    1.188 | 
     | U_2/FE_OFC1474_RST       | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.965 | 
     | U_2/U_4/U3               | A v -> Y ^ | INVX8 | 0.697 | 0.630 |   2.527 |    2.595 | 
     | U_2/U_4/\bluewait_reg[4] | R ^        | DFFSR | 0.788 | 0.093 |   2.619 |    2.688 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | CLK ^      |       | 0.080 |       |   0.033 |   -0.035 | 
     | CLK__L1_I0               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.126 | 
     | CLK__L2_I2               | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.960 | 
     | CLK__L3_I4               | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.455 | 
     | CLK__L4_I18              | A v -> Y ^ | INVX8 | 0.669 | 0.567 |   2.091 |    2.022 | 
     | U_2/U_4/\bluewait_reg[4] | CLK ^      | DFFSR | 0.723 | 0.072 |   2.163 |    2.094 | 
     +------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Removal Check with Pin U_2/U_4/\cnt4_reg[0] /CLK 
Endpoint:   U_2/U_4/\cnt4_reg[0] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                     (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.162
+ Removal                       0.526
+ Phase Shift                   0.000
= Required Time                 2.688
  Arrival Time                  2.620
  Slack Time                   -0.068
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |            |       |       |       |  Time   |   Time   | 
     |----------------------+------------+-------+-------+-------+---------+----------| 
     |                      | RST v      |       | 0.184 |       |   1.120 |    1.188 | 
     | U_2/FE_OFC1474_RST   | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.964 | 
     | U_2/U_4/U3           | A v -> Y ^ | INVX8 | 0.697 | 0.630 |   2.527 |    2.595 | 
     | U_2/U_4/\cnt4_reg[0] | R ^        | DFFSR | 0.788 | 0.093 |   2.620 |    2.688 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |            |       |       |       |  Time   |   Time   | 
     |----------------------+------------+-------+-------+-------+---------+----------| 
     |                      | CLK ^      |       | 0.080 |       |   0.033 |   -0.035 | 
     | CLK__L1_I0           | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.126 | 
     | CLK__L2_I2           | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.961 | 
     | CLK__L3_I4           | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.456 | 
     | CLK__L4_I18          | A v -> Y ^ | INVX8 | 0.669 | 0.567 |   2.091 |    2.023 | 
     | U_2/U_4/\cnt4_reg[0] | CLK ^      | DFFSR | 0.723 | 0.071 |   2.162 |    2.094 | 
     +--------------------------------------------------------------------------------+ 
Path 20: VIOLATED Removal Check with Pin U_4/\PRADDR_reg[10] /CLK 
Endpoint:   U_4/\PRADDR_reg[10] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                    (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.147
+ Removal                       0.546
+ Phase Shift                   0.000
= Required Time                 2.692
  Arrival Time                  2.630
  Slack Time                   -0.063
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                     |            |       |       |       |  Time   |   Time   | 
     |---------------------+------------+-------+-------+-------+---------+----------| 
     |                     | RST v      |       | 0.184 |       |   1.120 |    1.183 | 
     | FE_PHC1485_RST      | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |    1.882 | 
     | U_4/U7              | A v -> Y ^ | INVX8 | 0.911 | 0.761 |   2.580 |    2.642 | 
     | U_4/\PRADDR_reg[10] | R ^        | DFFSR | 0.928 | 0.050 |   2.630 |    2.692 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                     |            |       |       |       |  Time   |   Time   | 
     |---------------------+------------+-------+-------+-------+---------+----------| 
     |                     | CLK ^      |       | 0.080 |       |   0.033 |   -0.029 | 
     | CLK__L1_I0          | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.132 | 
     | CLK__L2_I2          | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.966 | 
     | CLK__L3_I4          | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.461 | 
     | CLK__L4_I19         | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |    2.068 | 
     | U_4/\PRADDR_reg[10] | CLK ^      | DFFSR | 0.684 | 0.016 |   2.147 |    2.084 | 
     +-------------------------------------------------------------------------------+ 
Path 21: VIOLATED Removal Check with Pin U_2/U_4/\cnt2_reg[0] /CLK 
Endpoint:   U_2/U_4/\cnt2_reg[0] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                     (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.160
+ Removal                       0.526
+ Phase Shift                   0.000
= Required Time                 2.685
  Arrival Time                  2.624
  Slack Time                   -0.062
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |            |       |       |       |  Time   |   Time   | 
     |----------------------+------------+-------+-------+-------+---------+----------| 
     |                      | RST v      |       | 0.184 |       |   1.120 |    1.181 | 
     | U_2/FE_OFC1474_RST   | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.958 | 
     | U_2/U_4/U3           | A v -> Y ^ | INVX8 | 0.697 | 0.630 |   2.527 |    2.588 | 
     | U_2/U_4/\cnt2_reg[0] | R ^        | DFFSR | 0.788 | 0.097 |   2.624 |    2.685 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |            |       |       |       |  Time   |   Time   | 
     |----------------------+------------+-------+-------+-------+---------+----------| 
     |                      | CLK ^      |       | 0.080 |       |   0.033 |   -0.028 | 
     | CLK__L1_I0           | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.133 | 
     | CLK__L2_I2           | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.967 | 
     | CLK__L3_I4           | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.463 | 
     | CLK__L4_I18          | A v -> Y ^ | INVX8 | 0.669 | 0.567 |   2.091 |    2.029 | 
     | U_2/U_4/\cnt2_reg[0] | CLK ^      | DFFSR | 0.723 | 0.069 |   2.160 |    2.098 | 
     +--------------------------------------------------------------------------------+ 
Path 22: VIOLATED Removal Check with Pin U_2/U_4/\cnt2_reg[1] /CLK 
Endpoint:   U_2/U_4/\cnt2_reg[1] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                     (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.157
+ Removal                       0.526
+ Phase Shift                   0.000
= Required Time                 2.683
  Arrival Time                  2.624
  Slack Time                   -0.059
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |            |       |       |       |  Time   |   Time   | 
     |----------------------+------------+-------+-------+-------+---------+----------| 
     |                      | RST v      |       | 0.184 |       |   1.120 |    1.179 | 
     | U_2/FE_OFC1474_RST   | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.955 | 
     | U_2/U_4/U3           | A v -> Y ^ | INVX8 | 0.697 | 0.630 |   2.527 |    2.586 | 
     | U_2/U_4/\cnt2_reg[1] | R ^        | DFFSR | 0.788 | 0.097 |   2.624 |    2.683 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |            |       |       |       |  Time   |   Time   | 
     |----------------------+------------+-------+-------+-------+---------+----------| 
     |                      | CLK ^      |       | 0.080 |       |   0.033 |   -0.026 | 
     | CLK__L1_I0           | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.135 | 
     | CLK__L2_I2           | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.970 | 
     | CLK__L3_I4           | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.465 | 
     | CLK__L4_I18          | A v -> Y ^ | INVX8 | 0.669 | 0.567 |   2.091 |    2.032 | 
     | U_2/U_4/\cnt2_reg[1] | CLK ^      | DFFSR | 0.722 | 0.067 |   2.157 |    2.098 | 
     +--------------------------------------------------------------------------------+ 
Path 23: VIOLATED Removal Check with Pin U_2/U_4/\state_reg[2] /CLK 
Endpoint:   U_2/U_4/\state_reg[2] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                      (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.140
+ Removal                       0.524
+ Phase Shift                   0.000
= Required Time                 2.664
  Arrival Time                  2.611
  Slack Time                   -0.052
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                       |            |       |       |       |  Time   |   Time   | 
     |-----------------------+------------+-------+-------+-------+---------+----------| 
     |                       | RST v      |       | 0.184 |       |   1.120 |    1.172 | 
     | U_2/FE_OFC1474_RST    | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.949 | 
     | U_2/U_4/U3            | A v -> Y ^ | INVX8 | 0.697 | 0.630 |   2.527 |    2.579 | 
     | U_2/U_4/\state_reg[2] | R ^        | DFFSR | 0.782 | 0.085 |   2.611 |    2.664 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                       |            |       |       |       |  Time   |   Time   | 
     |-----------------------+------------+-------+-------+-------+---------+----------| 
     |                       | CLK ^      |       | 0.080 |       |   0.033 |   -0.019 | 
     | CLK__L1_I0            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.142 | 
     | CLK__L2_I2            | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.976 | 
     | CLK__L3_I4            | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.472 | 
     | CLK__L4_I18           | A v -> Y ^ | INVX8 | 0.669 | 0.567 |   2.091 |    2.038 | 
     | U_2/U_4/\state_reg[2] | CLK ^      | DFFSR | 0.714 | 0.049 |   2.140 |    2.087 | 
     +---------------------------------------------------------------------------------+ 
Path 24: VIOLATED Removal Check with Pin U_2/U_4/\state_reg[0] /CLK 
Endpoint:   U_2/U_4/\state_reg[0] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                      (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.134
+ Removal                       0.524
+ Phase Shift                   0.000
= Required Time                 2.658
  Arrival Time                  2.614
  Slack Time                   -0.043
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                       |            |       |       |       |  Time   |   Time   | 
     |-----------------------+------------+-------+-------+-------+---------+----------| 
     |                       | RST v      |       | 0.184 |       |   1.120 |    1.163 | 
     | U_2/FE_OFC1474_RST    | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.940 | 
     | U_2/U_4/U3            | A v -> Y ^ | INVX8 | 0.697 | 0.630 |   2.527 |    2.570 | 
     | U_2/U_4/\state_reg[0] | R ^        | DFFSR | 0.783 | 0.088 |   2.614 |    2.658 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                       |            |       |       |       |  Time   |   Time   | 
     |-----------------------+------------+-------+-------+-------+---------+----------| 
     |                       | CLK ^      |       | 0.080 |       |   0.033 |   -0.010 | 
     | CLK__L1_I0            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.151 | 
     | CLK__L2_I2            | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.985 | 
     | CLK__L3_I4            | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.481 | 
     | CLK__L4_I18           | A v -> Y ^ | INVX8 | 0.669 | 0.567 |   2.091 |    2.047 | 
     | U_2/U_4/\state_reg[0] | CLK ^      | DFFSR | 0.712 | 0.043 |   2.134 |    2.090 | 
     +---------------------------------------------------------------------------------+ 
Path 25: VIOLATED Removal Check with Pin U_2/U_6/\bluewait_reg[6] /CLK 
Endpoint:   U_2/U_6/\bluewait_reg[6] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                         (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.170
+ Removal                       0.536
+ Phase Shift                   0.000
= Required Time                 2.706
  Arrival Time                  2.663
  Slack Time                   -0.043
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | RST v      |       | 0.184 |       |   1.120 |    1.163 | 
     | U_2/FE_OFC1474_RST       | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.939 | 
     | U_2/U_6/U3               | A v -> Y ^ | INVX8 | 0.869 | 0.734 |   2.630 |    2.673 | 
     | U_2/U_6/\bluewait_reg[6] | R ^        | DFFSR | 0.909 | 0.033 |   2.663 |    2.706 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | CLK ^      |       | 0.080 |       |   0.033 |   -0.010 | 
     | CLK__L1_I0               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.151 | 
     | CLK__L2_I2               | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.986 | 
     | CLK__L3_I4               | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.481 | 
     | CLK__L4_I17              | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.066 | 
     | U_2/U_6/\bluewait_reg[6] | CLK ^      | DFFSR | 0.633 | 0.060 |   2.170 |    2.127 | 
     +------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Removal Check with Pin U_2/U_6/\bluewait_reg[5] /CLK 
Endpoint:   U_2/U_6/\bluewait_reg[5] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                         (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.170
+ Removal                       0.537
+ Phase Shift                   0.000
= Required Time                 2.707
  Arrival Time                  2.664
  Slack Time                   -0.043
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | RST v      |       | 0.184 |       |   1.120 |    1.163 | 
     | U_2/FE_OFC1474_RST       | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.939 | 
     | U_2/U_6/U3               | A v -> Y ^ | INVX8 | 0.869 | 0.734 |   2.630 |    2.673 | 
     | U_2/U_6/\bluewait_reg[5] | R ^        | DFFSR | 0.909 | 0.034 |   2.664 |    2.707 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | CLK ^      |       | 0.080 |       |   0.033 |   -0.010 | 
     | CLK__L1_I0               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.151 | 
     | CLK__L2_I2               | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.986 | 
     | CLK__L3_I4               | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.481 | 
     | CLK__L4_I17              | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.067 | 
     | U_2/U_6/\bluewait_reg[5] | CLK ^      | DFFSR | 0.633 | 0.061 |   2.170 |    2.127 | 
     +------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Removal Check with Pin U_2/U_6/\bluewait_reg[7] /CLK 
Endpoint:   U_2/U_6/\bluewait_reg[7] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                         (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.165
+ Removal                       0.536
+ Phase Shift                   0.000
= Required Time                 2.701
  Arrival Time                  2.661
  Slack Time                   -0.041
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | RST v      |       | 0.184 |       |   1.120 |    1.160 | 
     | U_2/FE_OFC1474_RST       | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.937 | 
     | U_2/U_6/U3               | A v -> Y ^ | INVX8 | 0.869 | 0.734 |   2.630 |    2.671 | 
     | U_2/U_6/\bluewait_reg[7] | R ^        | DFFSR | 0.908 | 0.031 |   2.661 |    2.701 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | CLK ^      |       | 0.080 |       |   0.033 |   -0.007 | 
     | CLK__L1_I0               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.154 | 
     | CLK__L2_I2               | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.988 | 
     | CLK__L3_I4               | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.484 | 
     | CLK__L4_I17              | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.069 | 
     | U_2/U_6/\bluewait_reg[7] | CLK ^      | DFFSR | 0.632 | 0.056 |   2.165 |    2.125 | 
     +------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Removal Check with Pin U_2/U_6/DATAOUT_reg/CLK 
Endpoint:   U_2/U_6/DATAOUT_reg/R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                   (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.161
+ Removal                       0.536
+ Phase Shift                   0.000
= Required Time                 2.697
  Arrival Time                  2.659
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                     |            |       |       |       |  Time   |   Time   | 
     |---------------------+------------+-------+-------+-------+---------+----------| 
     |                     | RST v      |       | 0.184 |       |   1.120 |    1.158 | 
     | U_2/FE_OFC1474_RST  | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.934 | 
     | U_2/U_6/U3          | A v -> Y ^ | INVX8 | 0.869 | 0.734 |   2.630 |    2.668 | 
     | U_2/U_6/DATAOUT_reg | R ^        | DFFSR | 0.910 | 0.029 |   2.659 |    2.697 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                     |            |       |       |       |  Time   |   Time   | 
     |---------------------+------------+-------+-------+-------+---------+----------| 
     |                     | CLK ^      |       | 0.080 |       |   0.033 |   -0.005 | 
     | CLK__L1_I0          | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.156 | 
     | CLK__L2_I2          | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.991 | 
     | CLK__L3_I4          | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.486 | 
     | CLK__L4_I17         | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.071 | 
     | U_2/U_6/DATAOUT_reg | CLK ^      | DFFSR | 0.631 | 0.051 |   2.161 |    2.123 | 
     +-------------------------------------------------------------------------------+ 
Path 29: VIOLATED Removal Check with Pin U_4/\RADDR_reg[1] /CLK 
Endpoint:   U_4/\RADDR_reg[1] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                  (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.149
+ Removal                       0.551
+ Phase Shift                   0.000
= Required Time                 2.701
  Arrival Time                  2.663
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | RST v      |       | 0.184 |       |   1.120 |    1.158 | 
     | FE_PHC1485_RST    | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |    1.857 | 
     | U_4/U7            | A v -> Y ^ | INVX8 | 0.911 | 0.761 |   2.580 |    2.618 | 
     | U_4/\RADDR_reg[1] | R ^        | DFFSR | 0.936 | 0.083 |   2.663 |    2.701 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.080 |       |   0.033 |   -0.005 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.156 | 
     | CLK__L2_I2        | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.991 | 
     | CLK__L3_I4        | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.486 | 
     | CLK__L4_I18       | A v -> Y ^ | INVX8 | 0.669 | 0.567 |   2.091 |    2.053 | 
     | U_4/\RADDR_reg[1] | CLK ^      | DFFSR | 0.720 | 0.059 |   2.149 |    2.112 | 
     +-----------------------------------------------------------------------------+ 
Path 30: VIOLATED Removal Check with Pin U_2/U_6/\bluewait_reg[8] /CLK 
Endpoint:   U_2/U_6/\bluewait_reg[8] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                         (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.157
+ Removal                       0.535
+ Phase Shift                   0.000
= Required Time                 2.692
  Arrival Time                  2.655
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | RST v      |       | 0.184 |       |   1.120 |    1.156 | 
     | U_2/FE_OFC1474_RST       | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.933 | 
     | U_2/U_6/U3               | A v -> Y ^ | INVX8 | 0.869 | 0.734 |   2.630 |    2.666 | 
     | U_2/U_6/\bluewait_reg[8] | R ^        | DFFSR | 0.905 | 0.026 |   2.655 |    2.692 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | CLK ^      |       | 0.080 |       |   0.033 |   -0.003 | 
     | CLK__L1_I0               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.158 | 
     | CLK__L2_I2               | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.992 | 
     | CLK__L3_I4               | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.488 | 
     | CLK__L4_I17              | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.073 | 
     | U_2/U_6/\bluewait_reg[8] | CLK ^      | DFFSR | 0.629 | 0.047 |   2.157 |    2.120 | 
     +------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Removal Check with Pin U_4/\PRADDR_reg[3] /CLK 
Endpoint:   U_4/\PRADDR_reg[3] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                   (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.145
+ Removal                       0.551
+ Phase Shift                   0.000
= Required Time                 2.696
  Arrival Time                  2.661
  Slack Time                   -0.035
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | RST v      |       | 0.184 |       |   1.120 |    1.155 | 
     | FE_PHC1485_RST     | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |    1.854 | 
     | U_4/U7             | A v -> Y ^ | INVX8 | 0.911 | 0.761 |   2.580 |    2.615 | 
     | U_4/\PRADDR_reg[3] | R ^        | DFFSR | 0.938 | 0.081 |   2.661 |    2.696 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | CLK ^      |       | 0.080 |       |   0.033 |   -0.002 | 
     | CLK__L1_I0         | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.159 | 
     | CLK__L2_I2         | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.993 | 
     | CLK__L3_I4         | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.489 | 
     | CLK__L4_I18        | A v -> Y ^ | INVX8 | 0.669 | 0.567 |   2.091 |    2.055 | 
     | U_4/\PRADDR_reg[3] | CLK ^      | DFFSR | 0.718 | 0.054 |   2.145 |    2.110 | 
     +------------------------------------------------------------------------------+ 
Path 32: VIOLATED Removal Check with Pin U_4/\RADDR_reg[2] /CLK 
Endpoint:   U_4/\RADDR_reg[2] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                  (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.145
+ Removal                       0.551
+ Phase Shift                   0.000
= Required Time                 2.696
  Arrival Time                  2.662
  Slack Time                   -0.034
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | RST v      |       | 0.184 |       |   1.120 |    1.154 | 
     | FE_PHC1485_RST    | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |    1.853 | 
     | U_4/U7            | A v -> Y ^ | INVX8 | 0.911 | 0.761 |   2.580 |    2.614 | 
     | U_4/\RADDR_reg[2] | R ^        | DFFSR | 0.936 | 0.082 |   2.662 |    2.696 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.080 |       |   0.033 |   -0.001 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.160 | 
     | CLK__L2_I2        | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.995 | 
     | CLK__L3_I4        | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.490 | 
     | CLK__L4_I18       | A v -> Y ^ | INVX8 | 0.669 | 0.567 |   2.091 |    2.057 | 
     | U_4/\RADDR_reg[2] | CLK ^      | DFFSR | 0.718 | 0.054 |   2.145 |    2.111 | 
     +-----------------------------------------------------------------------------+ 
Path 33: VIOLATED Removal Check with Pin U_4/\PRADDR_reg[4] /CLK 
Endpoint:   U_4/\PRADDR_reg[4] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                   (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.146
+ Removal                       0.551
+ Phase Shift                   0.000
= Required Time                 2.697
  Arrival Time                  2.665
  Slack Time                   -0.031
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | RST v      |       | 0.184 |       |   1.120 |    1.151 | 
     | FE_PHC1485_RST     | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |    1.850 | 
     | U_4/U7             | A v -> Y ^ | INVX8 | 0.911 | 0.761 |   2.580 |    2.611 | 
     | U_4/\PRADDR_reg[4] | R ^        | DFFSR | 0.937 | 0.086 |   2.665 |    2.697 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | CLK ^      |       | 0.080 |       |   0.033 |    0.002 | 
     | CLK__L1_I0         | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.163 | 
     | CLK__L2_I2         | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    0.997 | 
     | CLK__L3_I4         | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.493 | 
     | CLK__L4_I18        | A v -> Y ^ | INVX8 | 0.669 | 0.567 |   2.091 |    2.059 | 
     | U_4/\PRADDR_reg[4] | CLK ^      | DFFSR | 0.718 | 0.055 |   2.146 |    2.114 | 
     +------------------------------------------------------------------------------+ 
Path 34: VIOLATED Removal Check with Pin U_4/\PRADDR_reg[5] /CLK 
Endpoint:   U_4/\PRADDR_reg[5] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                   (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.161
+ Removal                       0.548
+ Phase Shift                   0.000
= Required Time                 2.709
  Arrival Time                  2.683
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | RST v      |       | 0.184 |       |   1.120 |    1.146 | 
     | FE_PHC1485_RST     | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |    1.845 | 
     | U_4/U7             | A v -> Y ^ | INVX8 | 0.911 | 0.761 |   2.580 |    2.606 | 
     | U_4/\PRADDR_reg[5] | R ^        | DFFSR | 0.933 | 0.103 |   2.683 |    2.709 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | CLK ^      |       | 0.080 |       |   0.033 |    0.007 | 
     | CLK__L1_I0         | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.168 | 
     | CLK__L2_I2         | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    1.003 | 
     | CLK__L3_I4         | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.498 | 
     | CLK__L4_I19        | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |    2.104 | 
     | U_4/\PRADDR_reg[5] | CLK ^      | DFFSR | 0.692 | 0.031 |   2.161 |    2.135 | 
     +------------------------------------------------------------------------------+ 
Path 35: VIOLATED Removal Check with Pin U_2/U_6/\bluewait_reg[3] /CLK 
Endpoint:   U_2/U_6/\bluewait_reg[3] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                         (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.152
+ Removal                       0.536
+ Phase Shift                   0.000
= Required Time                 2.689
  Arrival Time                  2.666
  Slack Time                   -0.022
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | RST v      |       | 0.184 |       |   1.120 |    1.142 | 
     | U_2/FE_OFC1474_RST       | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.919 | 
     | U_2/U_6/U3               | A v -> Y ^ | INVX8 | 0.869 | 0.734 |   2.630 |    2.652 | 
     | U_2/U_6/\bluewait_reg[3] | R ^        | DFFSR | 0.910 | 0.036 |   2.666 |    2.689 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | CLK ^      |       | 0.080 |       |   0.033 |    0.011 | 
     | CLK__L1_I0               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.172 | 
     | CLK__L2_I2               | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    1.006 | 
     | CLK__L3_I4               | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.502 | 
     | CLK__L4_I17              | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.087 | 
     | U_2/U_6/\bluewait_reg[3] | CLK ^      | DFFSR | 0.628 | 0.043 |   2.152 |    2.130 | 
     +------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Removal Check with Pin U_2/U_6/stop_reg/CLK 
Endpoint:   U_2/U_6/stop_reg/R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.166
+ Removal                       0.545
+ Phase Shift                   0.000
= Required Time                 2.711
  Arrival Time                  2.694
  Slack Time                   -0.017
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | RST v      |       | 0.184 |       |   1.120 |    1.137 | 
     | U_2/FE_OFC1474_RST | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.913 | 
     | U_2/U_6/U3         | A v -> Y ^ | INVX8 | 0.869 | 0.734 |   2.630 |    2.647 | 
     | U_2/U_6/stop_reg   | R ^        | DFFSR | 0.943 | 0.064 |   2.694 |    2.711 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | CLK ^      |       | 0.080 |       |   0.033 |    0.016 | 
     | CLK__L1_I0       | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.177 | 
     | CLK__L2_I2       | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    1.012 | 
     | CLK__L3_I4       | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.507 | 
     | CLK__L4_I17      | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.092 | 
     | U_2/U_6/stop_reg | CLK ^      | DFFSR | 0.645 | 0.057 |   2.166 |    2.149 | 
     +----------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin U_4/\PRADDR_reg[8] /CLK 
Endpoint:   U_4/\PRADDR_reg[8] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                   (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.155
+ Removal                       0.547
+ Phase Shift                   0.000
= Required Time                 2.702
  Arrival Time                  2.705
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | RST v      |       | 0.184 |       |   1.120 |    1.117 | 
     | FE_PHC1485_RST     | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |    1.816 | 
     | U_4/U7             | A v -> Y ^ | INVX8 | 0.911 | 0.761 |   2.580 |    2.577 | 
     | U_4/\PRADDR_reg[8] | R ^        | DFFSR | 0.931 | 0.125 |   2.705 |    2.702 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | CLK ^      |       | 0.080 |       |   0.033 |    0.036 | 
     | CLK__L1_I0         | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.197 | 
     | CLK__L2_I2         | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    1.031 | 
     | CLK__L3_I4         | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.527 | 
     | CLK__L4_I19        | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |    2.133 | 
     | U_4/\PRADDR_reg[8] | CLK ^      | DFFSR | 0.689 | 0.025 |   2.155 |    2.158 | 
     +------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin U_2/U_6/\cnt8_reg[0] /CLK 
Endpoint:   U_2/U_6/\cnt8_reg[0] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                     (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.198
+ Removal                       0.551
+ Phase Shift                   0.000
= Required Time                 2.749
  Arrival Time                  2.757
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |            |       |       |       |  Time   |   Time   | 
     |----------------------+------------+-------+-------+-------+---------+----------| 
     |                      | RST v      |       | 0.184 |       |   1.120 |    1.111 | 
     | U_2/FE_OFC1474_RST   | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.887 | 
     | U_2/U_6/U3           | A v -> Y ^ | INVX8 | 0.869 | 0.734 |   2.630 |    2.621 | 
     | U_2/U_6/\cnt8_reg[0] | R ^        | DFFSR | 0.964 | 0.128 |   2.757 |    2.749 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |            |       |       |       |  Time   |   Time   | 
     |----------------------+------------+-------+-------+-------+---------+----------| 
     |                      | CLK ^      |       | 0.080 |       |   0.033 |    0.042 | 
     | CLK__L1_I0           | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.203 | 
     | CLK__L2_I2           | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    1.038 | 
     | CLK__L3_I4           | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.533 | 
     | CLK__L4_I17          | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.118 | 
     | U_2/U_6/\cnt8_reg[0] | CLK ^      | DFFSR | 0.660 | 0.089 |   2.198 |    2.207 | 
     +--------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin U_2/U_0/HEADER_EN_reg/CLK 
Endpoint:   U_2/U_0/HEADER_EN_reg/R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                     (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.204
+ Removal                       0.412
+ Phase Shift                   0.000
= Required Time                 2.616
  Arrival Time                  2.628
  Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |            |         |       |       |  Time   |   Time   | 
     |------------------------+------------+---------+-------+-------+---------+----------| 
     |                        | RST v      |         | 0.184 |       |   1.120 |    1.108 | 
     | FE_PHC1485_RST         | A v -> Y v | BUFX4   | 0.749 | 0.699 |   1.819 |    1.807 | 
     | U_2/U_0/FE_PHC1479_RST | A v -> Y v | CLKBUF2 | 0.094 | 0.532 |   2.351 |    2.339 | 
     | U_2/U_0/FE_PHC1476_RST | A v -> Y v | BUFX2   | 0.090 | 0.191 |   2.542 |    2.530 | 
     | U_2/U_0/U3             | A v -> Y ^ | INVX2   | 0.082 | 0.085 |   2.627 |    2.615 | 
     | U_2/U_0/HEADER_EN_reg  | R ^        | DFFSR   | 0.082 | 0.001 |   2.628 |    2.616 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                       |            |       |       |       |  Time   |   Time   | 
     |-----------------------+------------+-------+-------+-------+---------+----------| 
     |                       | CLK ^      |       | 0.080 |       |   0.033 |    0.045 | 
     | CLK__L1_I0            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.206 | 
     | CLK__L2_I2            | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    1.041 | 
     | CLK__L3_I4            | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.536 | 
     | CLK__L4_I19           | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |    2.143 | 
     | U_2/U_0/HEADER_EN_reg | CLK ^      | DFFSR | 0.708 | 0.073 |   2.204 |    2.216 | 
     +---------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] /
CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: RENABLE                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.058
+ Hold                          0.145
+ Phase Shift                   0.000
= Required Time                 2.203
  Arrival Time                  2.220
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |            |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                            | RENABLE ^  |         | 0.120 |       |   0.000 |   -0.018 | 
     | U_0/U_5/MAPPING/URFC/FE_PHC1475_RENABLE    | A ^ -> Y ^ | CLKBUF3 | 0.064 | 0.487 |   0.487 |    0.470 | 
     | U_0/U_5/MAPPING/URFC/FE_PHC1483_RENABLE    | A ^ -> Y ^ | CLKBUF3 | 0.085 | 0.492 |   0.979 |    0.961 | 
     | U_0/U_5/MAPPING/URFC/FE_PHC1478_RENABLE    | A ^ -> Y ^ | CLKBUF3 | 0.034 | 0.460 |   1.439 |    1.422 | 
     | U_0/U_5/MAPPING/URFC/U16                   | A ^ -> Y v | INVX1   | 0.155 | 0.143 |   1.582 |    1.565 | 
     | U_0/U_5/MAPPING/URFC/U15                   | B v -> Y ^ | NOR2X1  | 0.354 | 0.280 |   1.862 |    1.845 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U21              | B ^ -> Y v | XOR2X1  | 0.288 | 0.357 |   2.219 |    2.201 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | D v        | DFFSR   | 0.288 | 0.001 |   2.220 |    2.203 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.080 |       |   0.033 |    0.051 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.212 | 
     | CLK__L2_I1                                 | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |    0.899 | 
     | CLK__L3_I2                                 | A ^ -> Y v | INVX8 | 0.618 | 0.533 |   1.415 |    1.433 | 
     | CLK__L4_I11                                | A v -> Y ^ | INVX8 | 0.546 | 0.576 |   1.991 |    2.009 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | CLK ^      | DFFSR | 0.578 | 0.067 |   2.058 |    2.076 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin U_2/U_6/\cnt8_reg[1] /CLK 
Endpoint:   U_2/U_6/\cnt8_reg[1] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                     (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.156
+ Removal                       0.547
+ Phase Shift                   0.000
= Required Time                 2.703
  Arrival Time                  2.726
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |            |       |       |       |  Time   |   Time   | 
     |----------------------+------------+-------+-------+-------+---------+----------| 
     |                      | RST v      |       | 0.184 |       |   1.120 |    1.097 | 
     | U_2/FE_OFC1474_RST   | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.873 | 
     | U_2/U_6/U3           | A v -> Y ^ | INVX8 | 0.869 | 0.734 |   2.630 |    2.607 | 
     | U_2/U_6/\cnt8_reg[1] | R ^        | DFFSR | 0.960 | 0.096 |   2.726 |    2.703 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |            |       |       |       |  Time   |   Time   | 
     |----------------------+------------+-------+-------+-------+---------+----------| 
     |                      | CLK ^      |       | 0.080 |       |   0.033 |    0.056 | 
     | CLK__L1_I0           | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.217 | 
     | CLK__L2_I2           | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    1.052 | 
     | CLK__L3_I4           | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.547 | 
     | CLK__L4_I17          | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.133 | 
     | U_2/U_6/\cnt8_reg[1] | CLK ^      | DFFSR | 0.636 | 0.047 |   2.156 |    2.179 | 
     +--------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin U_2/U_6/\bluewait_reg[9] /CLK 
Endpoint:   U_2/U_6/\bluewait_reg[9] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                         (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.150
+ Removal                       0.546
+ Phase Shift                   0.000
= Required Time                 2.696
  Arrival Time                  2.720
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | RST v      |       | 0.184 |       |   1.120 |    1.096 | 
     | U_2/FE_OFC1474_RST       | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.872 | 
     | U_2/U_6/U3               | A v -> Y ^ | INVX8 | 0.869 | 0.734 |   2.630 |    2.606 | 
     | U_2/U_6/\bluewait_reg[9] | R ^        | DFFSR | 0.957 | 0.090 |   2.720 |    2.696 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | CLK ^      |       | 0.080 |       |   0.033 |    0.057 | 
     | CLK__L1_I0               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.218 | 
     | CLK__L2_I2               | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    1.053 | 
     | CLK__L3_I4               | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.548 | 
     | CLK__L4_I17              | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.133 | 
     | U_2/U_6/\bluewait_reg[9] | CLK ^      | DFFSR | 0.630 | 0.041 |   2.150 |    2.174 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin U_2/U_6/\txbuff_reg[1] /CLK 
Endpoint:   U_2/U_6/\txbuff_reg[1] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                       (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.209
+ Removal                       0.550
+ Phase Shift                   0.000
= Required Time                 2.759
  Arrival Time                  2.787
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |            |       |       |       |  Time   |   Time   | 
     |------------------------+------------+-------+-------+-------+---------+----------| 
     |                        | RST v      |       | 0.184 |       |   1.120 |    1.092 | 
     | U_2/FE_OFC1474_RST     | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.869 | 
     | U_2/U_6/U3             | A v -> Y ^ | INVX8 | 0.869 | 0.734 |   2.630 |    2.602 | 
     | U_2/U_6/\txbuff_reg[1] | R ^        | DFFSR | 0.958 | 0.157 |   2.787 |    2.759 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |            |       |       |       |  Time   |   Time   | 
     |------------------------+------------+-------+-------+-------+---------+----------| 
     |                        | CLK ^      |       | 0.080 |       |   0.033 |    0.061 | 
     | CLK__L1_I0             | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.222 | 
     | CLK__L2_I2             | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    1.056 | 
     | CLK__L3_I4             | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.552 | 
     | CLK__L4_I17            | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.137 | 
     | U_2/U_6/\txbuff_reg[1] | CLK ^      | DFFSR | 0.661 | 0.100 |   2.209 |    2.237 | 
     +----------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin U_2/U_6/\txbuff_reg[3] /CLK 
Endpoint:   U_2/U_6/\txbuff_reg[3] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                       (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.219
+ Removal                       0.550
+ Phase Shift                   0.000
= Required Time                 2.768
  Arrival Time                  2.800
  Slack Time                    0.032
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |            |       |       |       |  Time   |   Time   | 
     |------------------------+------------+-------+-------+-------+---------+----------| 
     |                        | RST v      |       | 0.184 |       |   1.120 |    1.088 | 
     | U_2/FE_OFC1474_RST     | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.864 | 
     | U_2/U_6/U3             | A v -> Y ^ | INVX8 | 0.869 | 0.734 |   2.630 |    2.598 | 
     | U_2/U_6/\txbuff_reg[3] | R ^        | DFFSR | 0.956 | 0.171 |   2.800 |    2.768 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |            |       |       |       |  Time   |   Time   | 
     |------------------------+------------+-------+-------+-------+---------+----------| 
     |                        | CLK ^      |       | 0.080 |       |   0.033 |    0.066 | 
     | CLK__L1_I0             | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.227 | 
     | CLK__L2_I2             | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    1.061 | 
     | CLK__L3_I4             | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.556 | 
     | CLK__L4_I17            | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.142 | 
     | U_2/U_6/\txbuff_reg[3] | CLK ^      | DFFSR | 0.664 | 0.109 |   2.219 |    2.251 | 
     +----------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin U_2/U_6/\txbuff_reg[7] /CLK 
Endpoint:   U_2/U_6/\txbuff_reg[7] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                       (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.232
+ Removal                       0.550
+ Phase Shift                   0.000
= Required Time                 2.782
  Arrival Time                  2.817
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |            |       |       |       |  Time   |   Time   | 
     |------------------------+------------+-------+-------+-------+---------+----------| 
     |                        | RST v      |       | 0.184 |       |   1.120 |    1.084 | 
     | U_2/FE_OFC1474_RST     | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.860 | 
     | U_2/U_6/U3             | A v -> Y ^ | INVX8 | 0.869 | 0.734 |   2.630 |    2.594 | 
     | U_2/U_6/\txbuff_reg[7] | R ^        | DFFSR | 0.955 | 0.188 |   2.817 |    2.782 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |            |       |       |       |  Time   |   Time   | 
     |------------------------+------------+-------+-------+-------+---------+----------| 
     |                        | CLK ^      |       | 0.080 |       |   0.033 |    0.069 | 
     | CLK__L1_I0             | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.230 | 
     | CLK__L2_I2             | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    1.065 | 
     | CLK__L3_I4             | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.560 | 
     | CLK__L4_I17            | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.145 | 
     | U_2/U_6/\txbuff_reg[7] | CLK ^      | DFFSR | 0.669 | 0.122 |   2.232 |    2.268 | 
     +----------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin U_2/U_6/\txbuff_reg[6] /CLK 
Endpoint:   U_2/U_6/\txbuff_reg[6] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                       (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.232
+ Removal                       0.550
+ Phase Shift                   0.000
= Required Time                 2.782
  Arrival Time                  2.818
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |            |       |       |       |  Time   |   Time   | 
     |------------------------+------------+-------+-------+-------+---------+----------| 
     |                        | RST v      |       | 0.184 |       |   1.120 |    1.084 | 
     | U_2/FE_OFC1474_RST     | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.860 | 
     | U_2/U_6/U3             | A v -> Y ^ | INVX8 | 0.869 | 0.734 |   2.630 |    2.594 | 
     | U_2/U_6/\txbuff_reg[6] | R ^        | DFFSR | 0.955 | 0.188 |   2.818 |    2.782 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |            |       |       |       |  Time   |   Time   | 
     |------------------------+------------+-------+-------+-------+---------+----------| 
     |                        | CLK ^      |       | 0.080 |       |   0.033 |    0.069 | 
     | CLK__L1_I0             | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.230 | 
     | CLK__L2_I2             | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    1.065 | 
     | CLK__L3_I4             | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.560 | 
     | CLK__L4_I17            | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.145 | 
     | U_2/U_6/\txbuff_reg[6] | CLK ^      | DFFSR | 0.669 | 0.123 |   2.232 |    2.268 | 
     +----------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin U_2/U_6/\bluewait_reg[0] /CLK 
Endpoint:   U_2/U_6/\bluewait_reg[0] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                         (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.242
+ Removal                       0.550
+ Phase Shift                   0.000
= Required Time                 2.792
  Arrival Time                  2.829
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | RST v      |       | 0.184 |       |   1.120 |    1.083 | 
     | U_2/FE_OFC1474_RST       | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.859 | 
     | U_2/U_6/U3               | A v -> Y ^ | INVX8 | 0.869 | 0.734 |   2.630 |    2.593 | 
     | U_2/U_6/\bluewait_reg[0] | R ^        | DFFSR | 0.953 | 0.199 |   2.829 |    2.792 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | CLK ^      |       | 0.080 |       |   0.033 |    0.070 | 
     | CLK__L1_I0               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.231 | 
     | CLK__L2_I2               | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    1.066 | 
     | CLK__L3_I4               | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.561 | 
     | CLK__L4_I17              | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.146 | 
     | U_2/U_6/\bluewait_reg[0] | CLK ^      | DFFSR | 0.672 | 0.133 |   2.242 |    2.279 | 
     +------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin U_2/U_6/\txbuff_reg[2] /CLK 
Endpoint:   U_2/U_6/\txbuff_reg[2] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                       (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.235
+ Removal                       0.550
+ Phase Shift                   0.000
= Required Time                 2.785
  Arrival Time                  2.822
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |            |       |       |       |  Time   |   Time   | 
     |------------------------+------------+-------+-------+-------+---------+----------| 
     |                        | RST v      |       | 0.184 |       |   1.120 |    1.083 | 
     | U_2/FE_OFC1474_RST     | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.859 | 
     | U_2/U_6/U3             | A v -> Y ^ | INVX8 | 0.869 | 0.734 |   2.630 |    2.593 | 
     | U_2/U_6/\txbuff_reg[2] | R ^        | DFFSR | 0.954 | 0.192 |   2.822 |    2.785 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |            |       |       |       |  Time   |   Time   | 
     |------------------------+------------+-------+-------+-------+---------+----------| 
     |                        | CLK ^      |       | 0.080 |       |   0.033 |    0.070 | 
     | CLK__L1_I0             | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.231 | 
     | CLK__L2_I2             | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    1.066 | 
     | CLK__L3_I4             | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.561 | 
     | CLK__L4_I17            | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.146 | 
     | U_2/U_6/\txbuff_reg[2] | CLK ^      | DFFSR | 0.670 | 0.126 |   2.235 |    2.272 | 
     +----------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin U_2/U_6/\bluewait_reg[1] /CLK 
Endpoint:   U_2/U_6/\bluewait_reg[1] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                         (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.245
+ Removal                       0.550
+ Phase Shift                   0.000
= Required Time                 2.795
  Arrival Time                  2.834
  Slack Time                    0.039
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | RST v      |       | 0.184 |       |   1.120 |    1.081 | 
     | U_2/FE_OFC1474_RST       | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.857 | 
     | U_2/U_6/U3               | A v -> Y ^ | INVX8 | 0.869 | 0.734 |   2.630 |    2.591 | 
     | U_2/U_6/\bluewait_reg[1] | R ^        | DFFSR | 0.952 | 0.204 |   2.834 |    2.795 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |            |       |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------+-------+-------+---------+----------| 
     |                          | CLK ^      |       | 0.080 |       |   0.033 |    0.072 | 
     | CLK__L1_I0               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.233 | 
     | CLK__L2_I2               | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    1.068 | 
     | CLK__L3_I4               | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.563 | 
     | CLK__L4_I17              | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.148 | 
     | U_2/U_6/\bluewait_reg[1] | CLK ^      | DFFSR | 0.672 | 0.136 |   2.245 |    2.284 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin U_2/U_6/\bluewait_reg[11] /CLK 
Endpoint:   U_2/U_6/\bluewait_reg[11] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                          (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.246
+ Removal                       0.550
+ Phase Shift                   0.000
= Required Time                 2.795
  Arrival Time                  2.834
  Slack Time                    0.039
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |            |       |       |       |  Time   |   Time   | 
     |---------------------------+------------+-------+-------+-------+---------+----------| 
     |                           | RST v      |       | 0.184 |       |   1.120 |    1.081 | 
     | U_2/FE_OFC1474_RST        | A v -> Y v | BUFX2 | 0.918 | 0.776 |   1.896 |    1.857 | 
     | U_2/U_6/U3                | A v -> Y ^ | INVX8 | 0.869 | 0.734 |   2.630 |    2.591 | 
     | U_2/U_6/\bluewait_reg[11] | R ^        | DFFSR | 0.952 | 0.204 |   2.834 |    2.795 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |            |       |       |       |  Time   |   Time   | 
     |---------------------------+------------+-------+-------+-------+---------+----------| 
     |                           | CLK ^      |       | 0.080 |       |   0.033 |    0.072 | 
     | CLK__L1_I0                | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.233 | 
     | CLK__L2_I2                | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |    1.068 | 
     | CLK__L3_I4                | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |    1.563 | 
     | CLK__L4_I17               | A v -> Y ^ | INVX8 | 0.610 | 0.585 |   2.109 |    2.148 | 
     | U_2/U_6/\bluewait_reg[11] | CLK ^      | DFFSR | 0.672 | 0.136 |   2.246 |    2.285 | 
     +-------------------------------------------------------------------------------------+ 

