{
  "module_name": "max14577-private.h",
  "hash_id": "6e22fef12d5c040e7c99528330ce70b34767f3ca354209d56a45cdec164962cb",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/max14577-private.h",
  "human_readable_source": " \n \n\n#ifndef __MAX14577_PRIVATE_H__\n#define __MAX14577_PRIVATE_H__\n\n#include <linux/i2c.h>\n#include <linux/regmap.h>\n\n#define I2C_ADDR_PMIC\t(0x46 >> 1)\n#define I2C_ADDR_MUIC\t(0x4A >> 1)\n#define I2C_ADDR_FG\t(0x6C >> 1)\n\nenum maxim_device_type {\n\tMAXIM_DEVICE_TYPE_UNKNOWN\t= 0,\n\tMAXIM_DEVICE_TYPE_MAX14577,\n\tMAXIM_DEVICE_TYPE_MAX77836,\n\n\tMAXIM_DEVICE_TYPE_NUM,\n};\n\n \nenum max14577_reg {\n\tMAX14577_REG_DEVICEID\t\t= 0x00,\n\tMAX14577_REG_INT1\t\t= 0x01,\n\tMAX14577_REG_INT2\t\t= 0x02,\n\tMAX14577_REG_INT3\t\t= 0x03,\n\tMAX14577_REG_STATUS1\t\t= 0x04,\n\tMAX14577_REG_STATUS2\t\t= 0x05,\n\tMAX14577_REG_STATUS3\t\t= 0x06,\n\tMAX14577_REG_INTMASK1\t\t= 0x07,\n\tMAX14577_REG_INTMASK2\t\t= 0x08,\n\tMAX14577_REG_INTMASK3\t\t= 0x09,\n\tMAX14577_REG_CDETCTRL1\t\t= 0x0A,\n\tMAX14577_REG_RFU\t\t= 0x0B,\n\tMAX14577_REG_CONTROL1\t\t= 0x0C,\n\tMAX14577_REG_CONTROL2\t\t= 0x0D,\n\tMAX14577_REG_CONTROL3\t\t= 0x0E,\n\tMAX14577_REG_CHGCTRL1\t\t= 0x0F,\n\tMAX14577_REG_CHGCTRL2\t\t= 0x10,\n\tMAX14577_REG_CHGCTRL3\t\t= 0x11,\n\tMAX14577_REG_CHGCTRL4\t\t= 0x12,\n\tMAX14577_REG_CHGCTRL5\t\t= 0x13,\n\tMAX14577_REG_CHGCTRL6\t\t= 0x14,\n\tMAX14577_REG_CHGCTRL7\t\t= 0x15,\n\n\tMAX14577_REG_END,\n};\n\n \nenum max14577_muic_reg {\n\tMAX14577_MUIC_REG_STATUS1\t= 0x04,\n\tMAX14577_MUIC_REG_STATUS2\t= 0x05,\n\tMAX14577_MUIC_REG_CONTROL1\t= 0x0C,\n\tMAX14577_MUIC_REG_CONTROL3\t= 0x0E,\n\n\tMAX14577_MUIC_REG_END,\n};\n\n \nenum max14577_muic_charger_type {\n\tMAX14577_CHARGER_TYPE_NONE\t\t= 0x0,\n\tMAX14577_CHARGER_TYPE_USB\t\t= 0x1,\n\tMAX14577_CHARGER_TYPE_DOWNSTREAM_PORT\t= 0x2,\n\tMAX14577_CHARGER_TYPE_DEDICATED_CHG\t= 0x3,\n\tMAX14577_CHARGER_TYPE_SPECIAL_500MA\t= 0x4,\n\t \n\tMAX14577_CHARGER_TYPE_SPECIAL_1A\t= 0x5,\n\t \n\tMAX14577_CHARGER_TYPE_RESERVED\t\t= 0x6,\n\t \n\tMAX14577_CHARGER_TYPE_DEAD_BATTERY\t= 0x7,\n\t \n\tMAX77836_CHARGER_TYPE_SPECIAL_BIAS\t= 0xe,\n\t \n\tMAX77836_CHARGER_TYPE_RESERVED\t\t= 0xf,\n};\n\n \n#define MAX14577_INT1_ADC_MASK\t\tBIT(0)\n#define MAX14577_INT1_ADCLOW_MASK\tBIT(1)\n#define MAX14577_INT1_ADCERR_MASK\tBIT(2)\n#define MAX77836_INT1_ADC1K_MASK\tBIT(3)\n\n#define MAX14577_INT2_CHGTYP_MASK\tBIT(0)\n#define MAX14577_INT2_CHGDETRUN_MASK\tBIT(1)\n#define MAX14577_INT2_DCDTMR_MASK\tBIT(2)\n#define MAX14577_INT2_DBCHG_MASK\tBIT(3)\n#define MAX14577_INT2_VBVOLT_MASK\tBIT(4)\n#define MAX77836_INT2_VIDRM_MASK\tBIT(5)\n\n#define MAX14577_INT3_EOC_MASK\t\tBIT(0)\n#define MAX14577_INT3_CGMBC_MASK\tBIT(1)\n#define MAX14577_INT3_OVP_MASK\t\tBIT(2)\n#define MAX14577_INT3_MBCCHGERR_MASK\tBIT(3)\n\n \n#define DEVID_VENDORID_SHIFT\t\t0\n#define DEVID_DEVICEID_SHIFT\t\t3\n#define DEVID_VENDORID_MASK\t\t(0x07 << DEVID_VENDORID_SHIFT)\n#define DEVID_DEVICEID_MASK\t\t(0x1f << DEVID_DEVICEID_SHIFT)\n\n \n#define STATUS1_ADC_SHIFT\t\t0\n#define STATUS1_ADCLOW_SHIFT\t\t5\n#define STATUS1_ADCERR_SHIFT\t\t6\n#define MAX77836_STATUS1_ADC1K_SHIFT\t7\n#define STATUS1_ADC_MASK\t\t(0x1f << STATUS1_ADC_SHIFT)\n#define STATUS1_ADCLOW_MASK\t\tBIT(STATUS1_ADCLOW_SHIFT)\n#define STATUS1_ADCERR_MASK\t\tBIT(STATUS1_ADCERR_SHIFT)\n#define MAX77836_STATUS1_ADC1K_MASK\tBIT(MAX77836_STATUS1_ADC1K_SHIFT)\n\n \n#define STATUS2_CHGTYP_SHIFT\t\t0\n#define STATUS2_CHGDETRUN_SHIFT\t\t3\n#define STATUS2_DCDTMR_SHIFT\t\t4\n#define MAX14577_STATUS2_DBCHG_SHIFT\t5\n#define MAX77836_STATUS2_DXOVP_SHIFT\t5\n#define STATUS2_VBVOLT_SHIFT\t\t6\n#define MAX77836_STATUS2_VIDRM_SHIFT\t7\n#define STATUS2_CHGTYP_MASK\t\t(0x7 << STATUS2_CHGTYP_SHIFT)\n#define STATUS2_CHGDETRUN_MASK\t\tBIT(STATUS2_CHGDETRUN_SHIFT)\n#define STATUS2_DCDTMR_MASK\t\tBIT(STATUS2_DCDTMR_SHIFT)\n#define MAX14577_STATUS2_DBCHG_MASK\tBIT(MAX14577_STATUS2_DBCHG_SHIFT)\n#define MAX77836_STATUS2_DXOVP_MASK\tBIT(MAX77836_STATUS2_DXOVP_SHIFT)\n#define STATUS2_VBVOLT_MASK\t\tBIT(STATUS2_VBVOLT_SHIFT)\n#define MAX77836_STATUS2_VIDRM_MASK\tBIT(MAX77836_STATUS2_VIDRM_SHIFT)\n\n \n#define COMN1SW_SHIFT\t\t\t0\n#define COMP2SW_SHIFT\t\t\t3\n#define MICEN_SHIFT\t\t\t6\n#define IDBEN_SHIFT\t\t\t7\n#define COMN1SW_MASK\t\t\t(0x7 << COMN1SW_SHIFT)\n#define COMP2SW_MASK\t\t\t(0x7 << COMP2SW_SHIFT)\n#define MICEN_MASK\t\t\tBIT(MICEN_SHIFT)\n#define IDBEN_MASK\t\t\tBIT(IDBEN_SHIFT)\n#define CLEAR_IDBEN_MICEN_MASK\t\t(COMN1SW_MASK | COMP2SW_MASK)\n#define CTRL1_SW_USB\t\t\t((1 << COMP2SW_SHIFT) \\\n\t\t\t\t\t\t| (1 << COMN1SW_SHIFT))\n#define CTRL1_SW_AUDIO\t\t\t((2 << COMP2SW_SHIFT) \\\n\t\t\t\t\t\t| (2 << COMN1SW_SHIFT))\n#define CTRL1_SW_UART\t\t\t((3 << COMP2SW_SHIFT) \\\n\t\t\t\t\t\t| (3 << COMN1SW_SHIFT))\n#define CTRL1_SW_OPEN\t\t\t((0 << COMP2SW_SHIFT) \\\n\t\t\t\t\t\t| (0 << COMN1SW_SHIFT))\n\n \n#define CTRL2_LOWPWR_SHIFT\t\t(0)\n#define CTRL2_ADCEN_SHIFT\t\t(1)\n#define CTRL2_CPEN_SHIFT\t\t(2)\n#define CTRL2_SFOUTASRT_SHIFT\t\t(3)\n#define CTRL2_SFOUTORD_SHIFT\t\t(4)\n#define CTRL2_ACCDET_SHIFT\t\t(5)\n#define CTRL2_USBCPINT_SHIFT\t\t(6)\n#define CTRL2_RCPS_SHIFT\t\t(7)\n#define CTRL2_LOWPWR_MASK\t\tBIT(CTRL2_LOWPWR_SHIFT)\n#define CTRL2_ADCEN_MASK\t\tBIT(CTRL2_ADCEN_SHIFT)\n#define CTRL2_CPEN_MASK\t\t\tBIT(CTRL2_CPEN_SHIFT)\n#define CTRL2_SFOUTASRT_MASK\t\tBIT(CTRL2_SFOUTASRT_SHIFT)\n#define CTRL2_SFOUTORD_MASK\t\tBIT(CTRL2_SFOUTORD_SHIFT)\n#define CTRL2_ACCDET_MASK\t\tBIT(CTRL2_ACCDET_SHIFT)\n#define CTRL2_USBCPINT_MASK\t\tBIT(CTRL2_USBCPINT_SHIFT)\n#define CTRL2_RCPS_MASK\t\t\tBIT(CTRL2_RCPS_SHIFT)\n\n#define CTRL2_CPEN1_LOWPWR0 ((1 << CTRL2_CPEN_SHIFT) | \\\n\t\t\t\t(0 << CTRL2_LOWPWR_SHIFT))\n#define CTRL2_CPEN0_LOWPWR1 ((0 << CTRL2_CPEN_SHIFT) | \\\n\t\t\t\t(1 << CTRL2_LOWPWR_SHIFT))\n\n \n#define CTRL3_JIGSET_SHIFT\t\t0\n#define CTRL3_BOOTSET_SHIFT\t\t2\n#define CTRL3_ADCDBSET_SHIFT\t\t4\n#define CTRL3_WBTH_SHIFT\t\t6\n#define CTRL3_JIGSET_MASK\t\t(0x3 << CTRL3_JIGSET_SHIFT)\n#define CTRL3_BOOTSET_MASK\t\t(0x3 << CTRL3_BOOTSET_SHIFT)\n#define CTRL3_ADCDBSET_MASK\t\t(0x3 << CTRL3_ADCDBSET_SHIFT)\n#define CTRL3_WBTH_MASK\t\t\t(0x3 << CTRL3_WBTH_SHIFT)\n\n \nenum max14577_charger_reg {\n\tMAX14577_CHG_REG_STATUS3\t= 0x06,\n\tMAX14577_CHG_REG_CHG_CTRL1\t= 0x0F,\n\tMAX14577_CHG_REG_CHG_CTRL2\t= 0x10,\n\tMAX14577_CHG_REG_CHG_CTRL3\t= 0x11,\n\tMAX14577_CHG_REG_CHG_CTRL4\t= 0x12,\n\tMAX14577_CHG_REG_CHG_CTRL5\t= 0x13,\n\tMAX14577_CHG_REG_CHG_CTRL6\t= 0x14,\n\tMAX14577_CHG_REG_CHG_CTRL7\t= 0x15,\n\n\tMAX14577_CHG_REG_END,\n};\n\n \n#define STATUS3_EOC_SHIFT\t\t0\n#define STATUS3_CGMBC_SHIFT\t\t1\n#define STATUS3_OVP_SHIFT\t\t2\n#define STATUS3_MBCCHGERR_SHIFT\t\t3\n#define STATUS3_EOC_MASK\t\t(0x1 << STATUS3_EOC_SHIFT)\n#define STATUS3_CGMBC_MASK\t\t(0x1 << STATUS3_CGMBC_SHIFT)\n#define STATUS3_OVP_MASK\t\t(0x1 << STATUS3_OVP_SHIFT)\n#define STATUS3_MBCCHGERR_MASK\t\t(0x1 << STATUS3_MBCCHGERR_SHIFT)\n\n \n#define CDETCTRL1_CHGDETEN_SHIFT\t0\n#define CDETCTRL1_CHGTYPMAN_SHIFT\t1\n#define CDETCTRL1_DCDEN_SHIFT\t\t2\n#define CDETCTRL1_DCD2SCT_SHIFT\t\t3\n#define MAX14577_CDETCTRL1_DCHKTM_SHIFT\t4\n#define MAX77836_CDETCTRL1_CDLY_SHIFT\t4\n#define MAX14577_CDETCTRL1_DBEXIT_SHIFT\t5\n#define MAX77836_CDETCTRL1_DCDCPL_SHIFT\t5\n#define CDETCTRL1_DBIDLE_SHIFT\t\t6\n#define CDETCTRL1_CDPDET_SHIFT\t\t7\n#define CDETCTRL1_CHGDETEN_MASK\t\tBIT(CDETCTRL1_CHGDETEN_SHIFT)\n#define CDETCTRL1_CHGTYPMAN_MASK\tBIT(CDETCTRL1_CHGTYPMAN_SHIFT)\n#define CDETCTRL1_DCDEN_MASK\t\tBIT(CDETCTRL1_DCDEN_SHIFT)\n#define CDETCTRL1_DCD2SCT_MASK\t\tBIT(CDETCTRL1_DCD2SCT_SHIFT)\n#define MAX14577_CDETCTRL1_DCHKTM_MASK\tBIT(MAX14577_CDETCTRL1_DCHKTM_SHIFT)\n#define MAX77836_CDETCTRL1_CDDLY_MASK\tBIT(MAX77836_CDETCTRL1_CDDLY_SHIFT)\n#define MAX14577_CDETCTRL1_DBEXIT_MASK\tBIT(MAX14577_CDETCTRL1_DBEXIT_SHIFT)\n#define MAX77836_CDETCTRL1_DCDCPL_MASK\tBIT(MAX77836_CDETCTRL1_DCDCPL_SHIFT)\n#define CDETCTRL1_DBIDLE_MASK\t\tBIT(CDETCTRL1_DBIDLE_SHIFT)\n#define CDETCTRL1_CDPDET_MASK\t\tBIT(CDETCTRL1_CDPDET_SHIFT)\n\n \n#define CHGCTRL1_TCHW_SHIFT\t\t4\n#define CHGCTRL1_TCHW_MASK\t\t(0x7 << CHGCTRL1_TCHW_SHIFT)\n\n \n#define CHGCTRL2_MBCHOSTEN_SHIFT\t6\n#define CHGCTRL2_MBCHOSTEN_MASK\t\tBIT(CHGCTRL2_MBCHOSTEN_SHIFT)\n#define CHGCTRL2_VCHGR_RC_SHIFT\t\t7\n#define CHGCTRL2_VCHGR_RC_MASK\t\tBIT(CHGCTRL2_VCHGR_RC_SHIFT)\n\n \n#define CHGCTRL3_MBCCVWRC_SHIFT\t\t0\n#define CHGCTRL3_MBCCVWRC_MASK\t\t(0xf << CHGCTRL3_MBCCVWRC_SHIFT)\n\n \n#define CHGCTRL4_MBCICHWRCH_SHIFT\t0\n#define CHGCTRL4_MBCICHWRCH_MASK\t(0xf << CHGCTRL4_MBCICHWRCH_SHIFT)\n#define CHGCTRL4_MBCICHWRCL_SHIFT\t4\n#define CHGCTRL4_MBCICHWRCL_MASK\tBIT(CHGCTRL4_MBCICHWRCL_SHIFT)\n\n \n#define CHGCTRL5_EOCS_SHIFT\t\t0\n#define CHGCTRL5_EOCS_MASK\t\t(0xf << CHGCTRL5_EOCS_SHIFT)\n\n \n#define CHGCTRL6_AUTOSTOP_SHIFT\t\t5\n#define CHGCTRL6_AUTOSTOP_MASK\t\tBIT(CHGCTRL6_AUTOSTOP_SHIFT)\n\n \n#define CHGCTRL7_OTPCGHCVS_SHIFT\t0\n#define CHGCTRL7_OTPCGHCVS_MASK\t\t(0x3 << CHGCTRL7_OTPCGHCVS_SHIFT)\n\n \n#define MAX14577_CHARGER_CURRENT_LIMIT_MIN\t\t 90000U\n#define MAX14577_CHARGER_CURRENT_LIMIT_HIGH_START\t200000U\n#define MAX14577_CHARGER_CURRENT_LIMIT_HIGH_STEP\t 50000U\n#define MAX14577_CHARGER_CURRENT_LIMIT_MAX\t\t950000U\n\n \n#define MAX77836_CHARGER_CURRENT_LIMIT_MIN\t\t 45000U\n#define MAX77836_CHARGER_CURRENT_LIMIT_HIGH_START\t100000U\n#define MAX77836_CHARGER_CURRENT_LIMIT_HIGH_STEP\t 25000U\n#define MAX77836_CHARGER_CURRENT_LIMIT_MAX\t\t475000U\n\n \n#define MAX14577_CHARGER_EOC_CURRENT_LIMIT_MIN\t\t50000U\n#define MAX14577_CHARGER_EOC_CURRENT_LIMIT_STEP\t\t10000U\n#define MAX14577_CHARGER_EOC_CURRENT_LIMIT_MAX\t\t200000U\n\n \n#define MAXIM_CHARGER_CONSTANT_VOLTAGE_MIN\t\t4000000U\n#define MAXIM_CHARGER_CONSTANT_VOLTAGE_STEP\t\t20000U\n#define MAXIM_CHARGER_CONSTANT_VOLTAGE_MAX\t\t4350000U\n\n \n#define MAXIM_CHARGER_FAST_CHARGE_TIMER_DEFAULT\t\t5\n\n \n#define MAX14577_REGULATOR_SAFEOUT_VOLTAGE\t\t4900000\n\n \n#define MAX77836_REGULATOR_LDO_VOLTAGE_MIN\t\t800000\n#define MAX77836_REGULATOR_LDO_VOLTAGE_MAX\t\t3950000\n#define MAX77836_REGULATOR_LDO_VOLTAGE_STEP\t\t50000\n#define MAX77836_REGULATOR_LDO_VOLTAGE_STEPS_NUM\t64\n\n \nenum max77836_pmic_reg {\n\tMAX77836_PMIC_REG_PMIC_ID\t\t= 0x20,\n\tMAX77836_PMIC_REG_PMIC_REV\t\t= 0x21,\n\tMAX77836_PMIC_REG_INTSRC\t\t= 0x22,\n\tMAX77836_PMIC_REG_INTSRC_MASK\t\t= 0x23,\n\tMAX77836_PMIC_REG_TOPSYS_INT\t\t= 0x24,\n\tMAX77836_PMIC_REG_TOPSYS_INT_MASK\t= 0x26,\n\tMAX77836_PMIC_REG_TOPSYS_STAT\t\t= 0x28,\n\tMAX77836_PMIC_REG_MRSTB_CNTL\t\t= 0x2A,\n\tMAX77836_PMIC_REG_LSCNFG\t\t= 0x2B,\n\n\tMAX77836_LDO_REG_CNFG1_LDO1\t\t= 0x51,\n\tMAX77836_LDO_REG_CNFG2_LDO1\t\t= 0x52,\n\tMAX77836_LDO_REG_CNFG1_LDO2\t\t= 0x53,\n\tMAX77836_LDO_REG_CNFG2_LDO2\t\t= 0x54,\n\tMAX77836_LDO_REG_CNFG_LDO_BIAS\t\t= 0x55,\n\n\tMAX77836_COMP_REG_COMP1\t\t\t= 0x60,\n\n\tMAX77836_PMIC_REG_END,\n};\n\n#define MAX77836_INTSRC_MASK_TOP_INT_SHIFT\t1\n#define MAX77836_INTSRC_MASK_MUIC_CHG_INT_SHIFT\t3\n#define MAX77836_INTSRC_MASK_TOP_INT_MASK\tBIT(MAX77836_INTSRC_MASK_TOP_INT_SHIFT)\n#define MAX77836_INTSRC_MASK_MUIC_CHG_INT_MASK\tBIT(MAX77836_INTSRC_MASK_MUIC_CHG_INT_SHIFT)\n\n \n#define MAX77836_TOPSYS_INT_T120C_SHIFT\t\t0\n#define MAX77836_TOPSYS_INT_T140C_SHIFT\t\t1\n#define MAX77836_TOPSYS_INT_T120C_MASK\t\tBIT(MAX77836_TOPSYS_INT_T120C_SHIFT)\n#define MAX77836_TOPSYS_INT_T140C_MASK\t\tBIT(MAX77836_TOPSYS_INT_T140C_SHIFT)\n\n \n#define MAX77836_CNFG1_LDO_PWRMD_SHIFT\t\t6\n#define MAX77836_CNFG1_LDO_TV_SHIFT\t\t0\n#define MAX77836_CNFG1_LDO_PWRMD_MASK\t\t(0x3 << MAX77836_CNFG1_LDO_PWRMD_SHIFT)\n#define MAX77836_CNFG1_LDO_TV_MASK\t\t(0x3f << MAX77836_CNFG1_LDO_TV_SHIFT)\n\n \n#define MAX77836_CNFG2_LDO_OVCLMPEN_SHIFT\t7\n#define MAX77836_CNFG2_LDO_ALPMEN_SHIFT\t\t6\n#define MAX77836_CNFG2_LDO_COMP_SHIFT\t\t4\n#define MAX77836_CNFG2_LDO_POK_SHIFT\t\t3\n#define MAX77836_CNFG2_LDO_ADE_SHIFT\t\t1\n#define MAX77836_CNFG2_LDO_SS_SHIFT\t\t0\n#define MAX77836_CNFG2_LDO_OVCLMPEN_MASK\tBIT(MAX77836_CNFG2_LDO_OVCLMPEN_SHIFT)\n#define MAX77836_CNFG2_LDO_ALPMEN_MASK\t\tBIT(MAX77836_CNFG2_LDO_ALPMEN_SHIFT)\n#define MAX77836_CNFG2_LDO_COMP_MASK\t\t(0x3 << MAX77836_CNFG2_LDO_COMP_SHIFT)\n#define MAX77836_CNFG2_LDO_POK_MASK\t\tBIT(MAX77836_CNFG2_LDO_POK_SHIFT)\n#define MAX77836_CNFG2_LDO_ADE_MASK\t\tBIT(MAX77836_CNFG2_LDO_ADE_SHIFT)\n#define MAX77836_CNFG2_LDO_SS_MASK\t\tBIT(MAX77836_CNFG2_LDO_SS_SHIFT)\n\n \nenum max77836_fg_reg {\n\tMAX77836_FG_REG_VCELL_MSB\t= 0x02,\n\tMAX77836_FG_REG_VCELL_LSB\t= 0x03,\n\tMAX77836_FG_REG_SOC_MSB\t\t= 0x04,\n\tMAX77836_FG_REG_SOC_LSB\t\t= 0x05,\n\tMAX77836_FG_REG_MODE_H\t\t= 0x06,\n\tMAX77836_FG_REG_MODE_L\t\t= 0x07,\n\tMAX77836_FG_REG_VERSION_MSB\t= 0x08,\n\tMAX77836_FG_REG_VERSION_LSB\t= 0x09,\n\tMAX77836_FG_REG_HIBRT_H\t\t= 0x0A,\n\tMAX77836_FG_REG_HIBRT_L\t\t= 0x0B,\n\tMAX77836_FG_REG_CONFIG_H\t= 0x0C,\n\tMAX77836_FG_REG_CONFIG_L\t= 0x0D,\n\tMAX77836_FG_REG_VALRT_MIN\t= 0x14,\n\tMAX77836_FG_REG_VALRT_MAX\t= 0x15,\n\tMAX77836_FG_REG_CRATE_MSB\t= 0x16,\n\tMAX77836_FG_REG_CRATE_LSB\t= 0x17,\n\tMAX77836_FG_REG_VRESET\t\t= 0x18,\n\tMAX77836_FG_REG_FGID\t\t= 0x19,\n\tMAX77836_FG_REG_STATUS_H\t= 0x1A,\n\tMAX77836_FG_REG_STATUS_L\t= 0x1B,\n\t \n\n\tMAX77836_FG_REG_END,\n};\n\nenum max14577_irq {\n\t \n\tMAX14577_IRQ_INT1_ADC,\n\tMAX14577_IRQ_INT1_ADCLOW,\n\tMAX14577_IRQ_INT1_ADCERR,\n\tMAX77836_IRQ_INT1_ADC1K,\n\n\t \n\tMAX14577_IRQ_INT2_CHGTYP,\n\tMAX14577_IRQ_INT2_CHGDETRUN,\n\tMAX14577_IRQ_INT2_DCDTMR,\n\tMAX14577_IRQ_INT2_DBCHG,\n\tMAX14577_IRQ_INT2_VBVOLT,\n\tMAX77836_IRQ_INT2_VIDRM,\n\n\t \n\tMAX14577_IRQ_INT3_EOC,\n\tMAX14577_IRQ_INT3_CGMBC,\n\tMAX14577_IRQ_INT3_OVP,\n\tMAX14577_IRQ_INT3_MBCCHGERR,\n\n\t \n\tMAX77836_IRQ_TOPSYS_T140C,\n\tMAX77836_IRQ_TOPSYS_T120C,\n\n\tMAX14577_IRQ_NUM,\n};\n\nstruct max14577 {\n\tstruct device *dev;\n\tstruct i2c_client *i2c;  \n\tstruct i2c_client *i2c_pmic;  \n\tenum maxim_device_type dev_type;\n\n\tstruct regmap *regmap;  \n\tstruct regmap *regmap_pmic;\n\n\tstruct regmap_irq_chip_data *irq_data;  \n\tstruct regmap_irq_chip_data *irq_data_pmic;\n\tint irq;\n};\n\n \nstatic inline int max14577_read_reg(struct regmap *map, u8 reg, u8 *dest)\n{\n\tunsigned int val;\n\tint ret;\n\n\tret = regmap_read(map, reg, &val);\n\t*dest = val;\n\n\treturn ret;\n}\n\nstatic inline int max14577_bulk_read(struct regmap *map, u8 reg, u8 *buf,\n\t\tint count)\n{\n\treturn regmap_bulk_read(map, reg, buf, count);\n}\n\nstatic inline int max14577_write_reg(struct regmap *map, u8 reg, u8 value)\n{\n\treturn regmap_write(map, reg, value);\n}\n\nstatic inline int max14577_bulk_write(struct regmap *map, u8 reg, u8 *buf,\n\t\tint count)\n{\n\treturn regmap_bulk_write(map, reg, buf, count);\n}\n\nstatic inline int max14577_update_reg(struct regmap *map, u8 reg, u8 mask,\n\t\tu8 val)\n{\n\treturn regmap_update_bits(map, reg, mask, val);\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}