Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Wed Jun 10 12:59:45 2020
| Host             : DESKTOP-MQ85KLP running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.503 |
| Dynamic (W)              | 0.350 |
| Device Static (W)        | 0.153 |
| Effective TJA (C/W)      | 3.3   |
| Max Ambient (C)          | 83.3  |
| Junction Temperature (C) | 26.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.004 |        8 |       --- |             --- |
| Slice Logic              |     0.030 |    12750 |       --- |             --- |
|   LUT as Logic           |     0.027 |     5254 |    133800 |            3.93 |
|   CARRY4                 |     0.002 |      494 |     33450 |            1.48 |
|   Register               |     0.002 |     5296 |    267600 |            1.98 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   F7/F8 Muxes            |    <0.001 |       28 |    133800 |            0.02 |
|   LUT as Distributed RAM |    <0.001 |       24 |     46200 |            0.05 |
|   Others                 |    <0.001 |      748 |       --- |             --- |
|   LUT as Shift Register  |    <0.001 |       20 |     46200 |            0.04 |
|   BUFR                   |     0.000 |        1 |       160 |            0.63 |
| Signals                  |     0.035 |    11393 |       --- |             --- |
| Block RAM                |    <0.001 |      6.5 |       365 |            1.78 |
| MMCM                     |     0.059 |        1 |        10 |           10.00 |
| PLL                      |     0.167 |        2 |        10 |           20.00 |
| DSPs                     |     0.021 |       39 |       740 |            5.27 |
| I/O                      |     0.032 |       21 |       285 |            7.37 |
| Static Power             |     0.153 |          |           |                 |
| Total                    |     0.503 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.139 |       0.107 |      0.032 |
| Vccaux    |       1.800 |     0.166 |       0.135 |      0.031 |
| Vcco33    |       3.300 |     0.005 |       0.000 |      0.005 |
| Vcco25    |       2.500 |     0.005 |       0.000 |      0.005 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+---------------------------------------------------------+-----------------+
| Clock                           | Domain                                                  | Constraint (ns) |
+---------------------------------+---------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0   | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |             5.0 |
| clk_out1_design_1_clk_wiz_0_0_1 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |             5.0 |
| clkfbout_design_1_clk_wiz_0_0   | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            10.0 |
| clkfbout_design_1_clk_wiz_0_0_1 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            10.0 |
| sys_clk_pin                     | sys_clock                                               |            10.0 |
| sys_clock                       | sys_clock                                               |            10.0 |
+---------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------+-----------+
| Name                                                                  | Power (W) |
+-----------------------------------------------------------------------+-----------+
| design_1_wrapper                                                      |     0.350 |
|   ddc_scl_iobuf                                                       |     0.000 |
|   ddc_sda_iobuf                                                       |     0.000 |
|   design_1_i                                                          |     0.350 |
|     clk_wiz_0                                                         |     0.110 |
|       inst                                                            |     0.110 |
|     dvi2rgb_0                                                         |     0.097 |
|       U0                                                              |     0.097 |
|         DataDecoders[0].DecoderX                                      |     0.011 |
|           ChannelBondX                                                |    <0.001 |
|             pFIFO_reg_0_31_0_5                                        |    <0.001 |
|             pFIFO_reg_0_31_6_9                                        |    <0.001 |
|           InputSERDES_X                                               |     0.010 |
|           PhaseAlignX                                                 |    <0.001 |
|           SyncBaseOvf                                                 |    <0.001 |
|             SyncAsyncx                                                |    <0.001 |
|           SyncBaseRst                                                 |    <0.001 |
|             SyncAsyncx                                                |    <0.001 |
|         DataDecoders[1].DecoderX                                      |     0.011 |
|           ChannelBondX                                                |    <0.001 |
|             pFIFO_reg_0_31_0_5                                        |    <0.001 |
|             pFIFO_reg_0_31_6_9                                        |    <0.001 |
|           InputSERDES_X                                               |     0.010 |
|           PhaseAlignX                                                 |    <0.001 |
|           SyncBaseOvf                                                 |    <0.001 |
|             SyncAsyncx                                                |    <0.001 |
|           SyncBaseRst                                                 |    <0.001 |
|             SyncAsyncx                                                |    <0.001 |
|         DataDecoders[2].DecoderX                                      |     0.011 |
|           ChannelBondX                                                |    <0.001 |
|             pFIFO_reg_0_31_0_5                                        |    <0.001 |
|             pFIFO_reg_0_31_6_9                                        |    <0.001 |
|           InputSERDES_X                                               |     0.010 |
|           PhaseAlignX                                                 |    <0.001 |
|           SyncBaseOvf                                                 |    <0.001 |
|             SyncAsyncx                                                |    <0.001 |
|           SyncBaseRst                                                 |    <0.001 |
|             SyncAsyncx                                                |    <0.001 |
|         GenerateBUFG.ResyncToBUFG_X                                   |    <0.001 |
|         GenerateDDC.DDC_EEPROM                                        |     0.002 |
|           I2C_SlaveController                                         |     0.002 |
|             GlitchF_SCL                                               |    <0.001 |
|             GlitchF_SDA                                               |    <0.001 |
|             SyncSCL                                                   |    <0.001 |
|             SyncSDA                                                   |    <0.001 |
|         LockLostReset                                                 |     0.000 |
|           SyncAsyncx                                                  |     0.000 |
|         TMDS_ClockingX                                                |     0.061 |
|           LockLostReset                                               |    <0.001 |
|             SyncAsyncx                                                |    <0.001 |
|           MMCM_LockSync                                               |    <0.001 |
|           RdyLostReset                                                |    <0.001 |
|             SyncAsyncx                                                |    <0.001 |
|     image_filter_0                                                    |     0.075 |
|       inst                                                            |     0.075 |
|         AXIvideo2Mat_U0                                               |     0.001 |
|         AddWeighted_U0                                                |     0.033 |
|           image_filter_daddrcU_U63                                    |     0.010 |
|             image_filter_ap_dadd_4_full_dsp_64_u                      |     0.009 |
|               U0                                                      |     0.008 |
|                 i_synth                                               |     0.008 |
|                   ADDSUB_OP.ADDSUB                                    |     0.008 |
|                     SPEED_OP.LOGIC.OP                                 |     0.008 |
|                       ALIGN_BLK                                       |     0.002 |
|                         ALIGN_SHIFT                                   |    <0.001 |
|                           ALIGN_Z_D                                   |    <0.001 |
|                             EQ_ZERO                                   |    <0.001 |
|                               CARRY_ZERO_DET                          |    <0.001 |
|                         FRAC_ADDSUB                                   |     0.002 |
|                           DSP_ADD.FRAC_ADDSUB                         |     0.002 |
|                             DSP48E1_ADD.DSP48E1_ADD                   |     0.002 |
|                             DSP48E1_GEN.DSP48E1_DEL                   |    <0.001 |
|                             LOGIC_ADD.ADD_0                           |    <0.001 |
|                             LOGIC_ADD.ADD_1                           |    <0.001 |
|                         ZERO_DEL                                      |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                       ALIGN_DIST_0_DEL                                |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                       A_IP_DELAY                                      |     0.002 |
|                         i_pipe                                        |     0.002 |
|                       B_IP_DELAY                                      |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                       EXP                                             |     0.002 |
|                         A_EXP_DELAY                                   |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         A_SIGN_DELAY                                  |     0.000 |
|                           i_pipe                                      |     0.000 |
|                         BMA_EXP_DELAY                                 |     0.001 |
|                           i_pipe                                      |     0.001 |
|                         B_EXP_DELAY                                   |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         B_SIGN_DELAY                                  |     0.000 |
|                           i_pipe                                      |     0.000 |
|                         CANCELLATION_DELAY                            |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         COND_DET_A                                    |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                             CARRY_ZERO_DET                            |    <0.001 |
|                         COND_DET_B                                    |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                             CARRY_ZERO_DET                            |    <0.001 |
|                         DET_SIGN_DELAY                                |     0.000 |
|                           i_pipe                                      |     0.000 |
|                         EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                         NORMAL_NORM_DIST.ADD_MANT_DELAY               |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         NUMB_CMP                                      |    <0.001 |
|                           FAST_CMP.CMP_BOT                            |    <0.001 |
|                             C_CHAIN                                   |    <0.001 |
|                           FAST_CMP.CMP_EQ_TOP                         |    <0.001 |
|                             WIDE_AND                                  |    <0.001 |
|                           FAST_CMP.CMP_TOP                            |    <0.001 |
|                             C_CHAIN                                   |    <0.001 |
|                         STATE_DELAY                                   |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         SUB_DELAY                                     |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                       NORM                                            |     0.001 |
|                         LZE                                           |    <0.001 |
|                           ENCODE[0].DIST_DEL                          |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                           ENCODE[1].DIST_DEL                          |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                           TWO.DIST_DEL                                |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                           ZERO_DET_CC_1                               |    <0.001 |
|                           ZERO_DET_CC_2.CC                            |    <0.001 |
|                         NORM_SHIFT                                    |    <0.001 |
|                           MUX_LOOP[2].DEL_SHIFT                       |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                         ROUND                                         |    <0.001 |
|                           DSP48_E1.DSP48E1_ADD.DSP48E1_ADD            |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_0             |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_1             |    <0.001 |
|                           RND_BIT_GEN                                 |     0.000 |
|                             NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN  |     0.000 |
|                         ZEROS_DELAY                                   |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                       OP                                              |    <0.001 |
|           image_filter_daddrcU_U64                                    |     0.007 |
|             image_filter_ap_dadd_4_full_dsp_64_u                      |     0.006 |
|               U0                                                      |     0.006 |
|                 i_synth                                               |     0.006 |
|                   ADDSUB_OP.ADDSUB                                    |     0.006 |
|                     SPEED_OP.LOGIC.OP                                 |     0.006 |
|                       ALIGN_BLK                                       |     0.002 |
|                         ALIGN_SHIFT                                   |    <0.001 |
|                           ALIGN_Z_D                                   |    <0.001 |
|                             EQ_ZERO                                   |     0.000 |
|                               CARRY_ZERO_DET                          |     0.000 |
|                         FRAC_ADDSUB                                   |     0.002 |
|                           DSP_ADD.FRAC_ADDSUB                         |     0.002 |
|                             DSP48E1_ADD.DSP48E1_ADD                   |     0.001 |
|                             DSP48E1_GEN.DSP48E1_DEL                   |    <0.001 |
|                             LOGIC_ADD.ADD_0                           |    <0.001 |
|                             LOGIC_ADD.ADD_1                           |    <0.001 |
|                         ZERO_DEL                                      |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                       ALIGN_DIST_0_DEL                                |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                       A_IP_DELAY                                      |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                       EXP                                             |     0.003 |
|                         A_EXP_DELAY                                   |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         BMA_EXP_DELAY                                 |     0.002 |
|                           i_pipe                                      |     0.002 |
|                         CANCELLATION_DELAY                            |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         COND_DET_A                                    |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                             CARRY_ZERO_DET                            |    <0.001 |
|                         COND_DET_B                                    |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                         DET_SIGN_DELAY                                |     0.000 |
|                           i_pipe                                      |     0.000 |
|                         EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                         NORMAL_NORM_DIST.ADD_MANT_DELAY               |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         NUMB_CMP                                      |    <0.001 |
|                           FAST_CMP.CMP_BOT                            |    <0.001 |
|                             C_CHAIN                                   |    <0.001 |
|                           FAST_CMP.CMP_EQ_TOP                         |    <0.001 |
|                             WIDE_AND                                  |    <0.001 |
|                           FAST_CMP.CMP_TOP                            |    <0.001 |
|                             C_CHAIN                                   |    <0.001 |
|                         STATE_DELAY                                   |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         SUB_DELAY                                     |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                       NORM                                            |     0.001 |
|                         LZE                                           |    <0.001 |
|                           ENCODE[0].DIST_DEL                          |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                           ENCODE[1].DIST_DEL                          |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                           TWO.DIST_DEL                                |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                           ZERO_DET_CC_1                               |    <0.001 |
|                           ZERO_DET_CC_2.CC                            |    <0.001 |
|                         NORM_SHIFT                                    |    <0.001 |
|                           MUX_LOOP[2].DEL_SHIFT                       |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                         ROUND                                         |    <0.001 |
|                           DSP48_E1.DSP48E1_ADD.DSP48E1_ADD            |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_0             |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_1             |    <0.001 |
|                           RND_BIT_GEN                                 |     0.000 |
|                             NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN  |     0.000 |
|                         ZEROS_DELAY                                   |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                       OP                                              |    <0.001 |
|           image_filter_dmulsc4_U65                                    |     0.005 |
|             image_filter_ap_dmul_4_max_dsp_64_u                       |     0.004 |
|               U0                                                      |     0.004 |
|                 i_synth                                               |     0.004 |
|                   MULT.OP                                             |     0.004 |
|                     EXP                                               |    <0.001 |
|                       COND_DET_A                                      |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                           CARRY_ZERO_DET                              |    <0.001 |
|                       EXP_ADD.C_CHAIN                                 |    <0.001 |
|                       EXP_PRE_RND_DEL                                 |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                       IP_SIGN_DELAY                                   |     0.000 |
|                         i_pipe                                        |     0.000 |
|                       SIG_DELAY                                       |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                       STATE_DELAY                                     |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                     MULT                                              |     0.003 |
|                       DSP48E1_SPD_DBL_VARIANT.FIX_MULT                |     0.003 |
|                         DSP0                                          |    <0.001 |
|                         DSP1                                          |    <0.001 |
|                         DSP2                                          |    <0.001 |
|                         DSP3                                          |    <0.001 |
|                         DSP4                                          |    <0.001 |
|                         DSP5                                          |    <0.001 |
|                         DSP6                                          |    <0.001 |
|                         DSP7                                          |    <0.001 |
|                         DSP8                                          |    <0.001 |
|                         FULL_MAX_USAGE.DSP9                           |     0.001 |
|                         P_0_DEL                                       |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         P_1_DEL                                       |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         ZD0_DEL                                       |     0.000 |
|                           i_pipe                                      |     0.000 |
|                         ZD1_DEL                                       |     0.000 |
|                           i_pipe                                      |     0.000 |
|                         ZD2_DEL                                       |     0.000 |
|                           i_pipe                                      |     0.000 |
|                     OP                                                |    <0.001 |
|                     R_AND_R                                           |    <0.001 |
|                       LOGIC.R_AND_R                                   |    <0.001 |
|                         DSP48_E1.DSP48E1_ADD.DSP48E1_ADD              |    <0.001 |
|                         DSP48_E1.DSP_LOGIC_ADDERS.RND_0               |    <0.001 |
|                         DSP48_E1.DSP_LOGIC_ADDERS.RND_1               |    <0.001 |
|                         RND_BIT_GEN                                   |     0.000 |
|                           NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1         |     0.000 |
|           image_filter_dmulsc4_U66                                    |     0.005 |
|             image_filter_ap_dmul_4_max_dsp_64_u                       |     0.004 |
|               U0                                                      |     0.004 |
|                 i_synth                                               |     0.004 |
|                   MULT.OP                                             |     0.004 |
|                     EXP                                               |    <0.001 |
|                       COND_DET_A                                      |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                           CARRY_ZERO_DET                              |    <0.001 |
|                       EXP_ADD.C_CHAIN                                 |    <0.001 |
|                       EXP_PRE_RND_DEL                                 |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                       IP_SIGN_DELAY                                   |     0.000 |
|                         i_pipe                                        |     0.000 |
|                       SIG_DELAY                                       |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                       STATE_DELAY                                     |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                     MULT                                              |     0.003 |
|                       DSP48E1_SPD_DBL_VARIANT.FIX_MULT                |     0.003 |
|                         DSP0                                          |    <0.001 |
|                         DSP1                                          |    <0.001 |
|                         DSP2                                          |    <0.001 |
|                         DSP3                                          |    <0.001 |
|                         DSP4                                          |    <0.001 |
|                         DSP5                                          |    <0.001 |
|                         DSP6                                          |    <0.001 |
|                         DSP7                                          |    <0.001 |
|                         DSP8                                          |    <0.001 |
|                         FULL_MAX_USAGE.DSP9                           |     0.001 |
|                         P_0_DEL                                       |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         P_1_DEL                                       |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         ZD0_DEL                                       |     0.000 |
|                           i_pipe                                      |     0.000 |
|                         ZD1_DEL                                       |     0.000 |
|                           i_pipe                                      |     0.000 |
|                         ZD2_DEL                                       |     0.000 |
|                           i_pipe                                      |     0.000 |
|                     OP                                                |    <0.001 |
|                     R_AND_R                                           |    <0.001 |
|                       LOGIC.R_AND_R                                   |    <0.001 |
|                         DSP48_E1.DSP48E1_ADD.DSP48E1_ADD              |    <0.001 |
|                         DSP48_E1.DSP_LOGIC_ADDERS.RND_0               |    <0.001 |
|                         DSP48_E1.DSP_LOGIC_ADDERS.RND_1               |    <0.001 |
|                         RND_BIT_GEN                                   |     0.000 |
|                           NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1         |     0.000 |
|           image_filter_sitotde_U67                                    |    <0.001 |
|             image_filter_ap_sitodp_4_no_dsp_32_u                      |    <0.001 |
|               U0                                                      |    <0.001 |
|                 i_synth                                               |    <0.001 |
|                   FIX_TO_FLT_OP.SPD.OP                                |    <0.001 |
|                     EXP                                               |    <0.001 |
|                       ZERO_DELAY                                      |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                           |    <0.001 |
|                       Q_DEL                                           |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                     LZE                                               |    <0.001 |
|                       ENCODE[0].DIST_DEL                              |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                       ENCODE[1].DIST_DEL                              |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                       ENCODE[1].MUX_0                                 |    <0.001 |
|                         OP_DEL                                        |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                       ZERO_DET_CC_1                                   |    <0.001 |
|                       ZERO_DET_CC_2.CC                                |    <0.001 |
|                     NORM_SHIFT                                        |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                           |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                     OP                                                |    <0.001 |
|                     ROUND                                             |    <0.001 |
|                       LOGIC.RND1                                      |    <0.001 |
|                       LOGIC.RND2                                      |    <0.001 |
|                     Z_C_DEL                                           |    <0.001 |
|                       i_pipe                                          |    <0.001 |
|           image_filter_sitotde_U68                                    |    <0.001 |
|             image_filter_ap_sitodp_4_no_dsp_32_u                      |    <0.001 |
|               U0                                                      |    <0.001 |
|                 i_synth                                               |    <0.001 |
|                   FIX_TO_FLT_OP.SPD.OP                                |    <0.001 |
|                     EXP                                               |    <0.001 |
|                       ZERO_DELAY                                      |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                           |    <0.001 |
|                       Q_DEL                                           |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                     LZE                                               |    <0.001 |
|                       ENCODE[0].DIST_DEL                              |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                       ENCODE[1].DIST_DEL                              |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                       ENCODE[1].MUX_0                                 |    <0.001 |
|                         OP_DEL                                        |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                       ZERO_DET_CC_1                                   |    <0.001 |
|                       ZERO_DET_CC_2.CC                                |    <0.001 |
|                     NORM_SHIFT                                        |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                           |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                     OP                                                |    <0.001 |
|                     ROUND                                             |    <0.001 |
|                       LOGIC.RND1                                      |    <0.001 |
|                       LOGIC.RND2                                      |    <0.001 |
|                     Z_C_DEL                                           |    <0.001 |
|                       i_pipe                                          |    <0.001 |
|         CvtColor_1_U0                                                 |     0.005 |
|           image_filter_mac_cud_U17                                    |     0.002 |
|             image_filter_mac_cud_DSP48_1_U                            |     0.002 |
|           image_filter_mac_dEe_U18                                    |     0.002 |
|             image_filter_mac_dEe_DSP48_2_U                            |     0.002 |
|         CvtColor_U0                                                   |    <0.001 |
|         Duplicate_U0                                                  |    <0.001 |
|         GaussianBlur_U0                                               |     0.014 |
|           grp_Filter2D_1_fu_18                                        |     0.014 |
|             image_filter_ama_jbC_U32                                  |     0.005 |
|               image_filter_ama_jbC_DSP48_4_U                          |     0.005 |
|             image_filter_mac_kbM_U33                                  |     0.002 |
|               image_filter_mac_kbM_DSP48_5_U                          |     0.002 |
|             k_buf_0_val_3_U                                           |    <0.001 |
|               Filter2D_1_k_buf_eOg_ram_U                              |    <0.001 |
|             k_buf_0_val_4_U                                           |    <0.001 |
|               Filter2D_1_k_buf_eOg_ram_U                              |    <0.001 |
|             k_buf_0_val_5_U                                           |    <0.001 |
|               Filter2D_1_k_buf_eOg_ram_U                              |    <0.001 |
|         Mat2AXIvideo_U0                                               |    <0.001 |
|         Sobel_1_U0                                                    |     0.010 |
|           grp_Filter2D_fu_30                                          |     0.010 |
|             image_filter_mac_qcK_U50                                  |     0.002 |
|               image_filter_mac_qcK_DSP48_8_U                          |     0.002 |
|             k_buf_0_val_3_U                                           |    <0.001 |
|               Filter2D_1_k_buf_eOg_ram_U                              |    <0.001 |
|             k_buf_0_val_4_U                                           |    <0.001 |
|               Filter2D_1_k_buf_eOg_ram_U                              |    <0.001 |
|             k_buf_0_val_5_U                                           |    <0.001 |
|               Filter2D_1_k_buf_eOg_ram_U                              |    <0.001 |
|         Sobel_U0                                                      |     0.008 |
|           grp_Filter2D_fu_30                                          |     0.008 |
|             image_filter_mac_qcK_U50                                  |     0.002 |
|               image_filter_mac_qcK_DSP48_8_U                          |     0.002 |
|             k_buf_0_val_3_U                                           |    <0.001 |
|               Filter2D_1_k_buf_eOg_ram_U                              |    <0.001 |
|             k_buf_0_val_4_U                                           |    <0.001 |
|               Filter2D_1_k_buf_eOg_ram_U                              |    <0.001 |
|             k_buf_0_val_5_U                                           |    <0.001 |
|               Filter2D_1_k_buf_eOg_ram_U                              |    <0.001 |
|         img_0_cols_V_channel_1_U                                      |    <0.001 |
|         img_0_cols_V_channel_U                                        |    <0.001 |
|         img_0_data_stream_0_U                                         |    <0.001 |
|           U_image_filter_img_wdI_ram                                  |    <0.001 |
|         img_0_data_stream_1_U                                         |    <0.001 |
|           U_image_filter_img_xdS_ram                                  |    <0.001 |
|         img_0_data_stream_2_U                                         |    <0.001 |
|           U_image_filter_img_yd2_ram                                  |    <0.001 |
|         img_0_rows_V_channel_1_U                                      |    <0.001 |
|         img_0_rows_V_channel_U                                        |    <0.001 |
|         img_1_data_stream_0_U                                         |    <0.001 |
|           U_image_filter_img_Bew_ram                                  |    <0.001 |
|         img_2_data_stream_0_U                                         |    <0.001 |
|           U_image_filter_img_CeG_ram                                  |    <0.001 |
|         img_2a_data_stream_0_U                                        |    <0.001 |
|           U_image_filter_img_DeQ_ram                                  |    <0.001 |
|         img_2b_data_stream_0_U                                        |    <0.001 |
|           U_image_filter_img_Ee0_ram                                  |    <0.001 |
|         img_3_data_stream_0_U                                         |    <0.001 |
|           U_image_filter_img_Ffa_ram                                  |    <0.001 |
|         img_4_data_stream_0_U                                         |    <0.001 |
|           U_image_filter_img_Gfk_ram                                  |    <0.001 |
|         img_5_data_stream_0_U                                         |    <0.001 |
|           U_image_filter_img_Hfu_ram                                  |    <0.001 |
|         img_6_data_stream_0_U                                         |    <0.001 |
|           U_image_filter_img_IfE_ram                                  |    <0.001 |
|         img_6_data_stream_1_U                                         |    <0.001 |
|           U_image_filter_img_JfO_ram                                  |    <0.001 |
|         img_6_data_stream_2_U                                         |    <0.001 |
|           U_image_filter_img_KfY_ram                                  |    <0.001 |
|         start_for_AddWeigPgM_U                                        |    <0.001 |
|         start_for_CvtColoLf8_U                                        |    <0.001 |
|         start_for_CvtColoQgW_U                                        |    <0.001 |
|         start_for_DuplicaNgs_U                                        |    <0.001 |
|         start_for_GaussiaMgi_U                                        |    <0.001 |
|         start_for_Mat2AXIRg6_U                                        |    <0.001 |
|         start_for_Sobel_1OgC_U                                        |    <0.001 |
|         start_for_Sobel_U0_U                                          |    <0.001 |
|     rgb2dvi_0                                                         |     0.059 |
|       U0                                                              |     0.059 |
|         ClockGenInternal.ClockGenX                                    |     0.058 |
|           LockLostReset                                               |     0.000 |
|             SyncAsyncx                                                |     0.000 |
|           PLL_LockSyncAsync                                           |     0.000 |
|         ClockSerializer                                               |    <0.001 |
|         DataEncoders[0].DataEncoder                                   |    <0.001 |
|         DataEncoders[0].DataSerializer                                |    <0.001 |
|         DataEncoders[1].DataEncoder                                   |    <0.001 |
|         DataEncoders[1].DataSerializer                                |    <0.001 |
|         DataEncoders[2].DataEncoder                                   |    <0.001 |
|         DataEncoders[2].DataSerializer                                |    <0.001 |
|         LockLostReset                                                 |     0.000 |
|           SyncAsyncx                                                  |     0.000 |
|     v_axi4s_vid_out_0                                                 |     0.002 |
|       inst                                                            |     0.002 |
|         COUPLER_INST                                                  |    <0.001 |
|           FIFO_INST                                                   |    <0.001 |
|             inst_fifo_gen                                             |    <0.001 |
|               gconvfifo.rf                                            |    <0.001 |
|                 grf.rf                                                |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                            |    <0.001 |
|                     gr1.gdcf.dc                                       |    <0.001 |
|                       dc                                              |    <0.001 |
|                     gr1.gr1_int.rfwft                                 |    <0.001 |
|                     grss.rsts                                         |    <0.001 |
|                       c1                                              |    <0.001 |
|                       c2                                              |    <0.001 |
|                     rpntr                                             |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                            |    <0.001 |
|                     gwss.wsts                                         |    <0.001 |
|                       c0                                              |    <0.001 |
|                       c1                                              |    <0.001 |
|                     wpntr                                             |    <0.001 |
|                   gntv_or_sync_fifo.mem                               |    <0.001 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                          |    <0.001 |
|                       inst_blk_mem_gen                                |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen          |    <0.001 |
|                           valid.cstr                                  |    <0.001 |
|                             ramloop[0].ram.r                          |    <0.001 |
|                               prim_noinit.ram                         |    <0.001 |
|         FORMATTER_INST                                                |    <0.001 |
|         SYNC_INST                                                     |     0.001 |
|     v_tc_0                                                            |     0.007 |
|       U0                                                              |     0.007 |
|         U_TC_TOP                                                      |     0.007 |
|           GEN_DETECTION.U_tc_DET                                      |     0.005 |
|           GEN_GENERATOR.U_TC_GEN                                      |     0.002 |
|     v_vid_in_axi4s_0                                                  |    <0.001 |
|       inst                                                            |    <0.001 |
|         COUPLER_INST                                                  |    <0.001 |
|           FIFO_INST                                                   |    <0.001 |
|             inst_fifo_gen                                             |    <0.001 |
|               gconvfifo.rf                                            |    <0.001 |
|                 grf.rf                                                |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                            |    <0.001 |
|                     gr1.gr1_int.rfwft                                 |    <0.001 |
|                     grss.rsts                                         |    <0.001 |
|                       c1                                              |    <0.001 |
|                       c2                                              |    <0.001 |
|                     rpntr                                             |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                            |    <0.001 |
|                     gwss.wsts                                         |    <0.001 |
|                       c0                                              |    <0.001 |
|                       c1                                              |    <0.001 |
|                     wpntr                                             |    <0.001 |
|                   gntv_or_sync_fifo.mem                               |    <0.001 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                          |    <0.001 |
|                       inst_blk_mem_gen                                |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen          |    <0.001 |
|                           valid.cstr                                  |    <0.001 |
|                             ramloop[0].ram.r                          |    <0.001 |
|                               prim_noinit.ram                         |    <0.001 |
|         FORMATTER_INST                                                |    <0.001 |
|     xlconstant_0                                                      |     0.000 |
|     xlconstant_1                                                      |     0.000 |
+-----------------------------------------------------------------------+-----------+


