

================================================================
== Vitis HLS Report for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11'
================================================================
* Date:           Fri Sep 19 13:40:02 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        conifer_xgboost_moons
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.401 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    284|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     48|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|     205|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     205|    378|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_19_4_11_1_0_U166  |sparsemux_19_4_11_1_0  |        0|   0|  0|  48|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  48|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |and_ln105_124_fu_197_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_125_fu_219_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_126_fu_228_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_127_fu_242_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_128_fu_252_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_129_fu_337_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_130_fu_247_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_fu_183_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln107_14_fu_207_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln107_15_fu_237_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln107_fu_192_p2         |       and|   0|  0|   2|           1|           1|
    |icmp_ln4_137_fu_136_p2      |      icmp|   0|  0|  25|          18|          11|
    |icmp_ln4_138_fu_142_p2      |      icmp|   0|  0|  25|          18|           6|
    |icmp_ln4_139_fu_148_p2      |      icmp|   0|  0|  25|          18|          15|
    |icmp_ln4_140_fu_154_p2      |      icmp|   0|  0|  25|          18|          14|
    |icmp_ln4_141_fu_160_p2      |      icmp|   0|  0|  25|          18|          12|
    |icmp_ln4_142_fu_166_p2      |      icmp|   0|  0|  25|          18|          12|
    |icmp_ln4_143_fu_172_p2      |      icmp|   0|  0|  25|          18|          15|
    |icmp_ln4_fu_130_p2          |      icmp|   0|  0|  25|          18|          11|
    |or_ln120_113_fu_257_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_114_fu_262_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_115_fu_268_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_116_fu_274_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_117_fu_280_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_118_fu_341_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_119_fu_346_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_fu_213_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln120_129_fu_301_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln120_130_fu_313_p3  |    select|   0|  0|   4|           1|           3|
    |select_ln120_131_fu_321_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln120_132_fu_329_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln120_133_fu_350_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln120_135_fu_412_p3  |    select|   0|  0|  11|           1|          11|
    |select_ln120_fu_294_p3      |    select|   0|  0|   3|           1|           2|
    |tmp_fu_368_p20              |    select|   0|  0|   5|           1|           4|
    |xor_ln107_62_fu_187_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_63_fu_202_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_64_fu_223_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_65_fu_232_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_fu_178_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln120_fu_285_p2         |       xor|   0|  0|   2|           2|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 284|         178|         157|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   11|         33|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   11|         33|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |and_ln105_124_reg_478               |   1|   0|    1|          0|
    |and_ln105_reg_466                   |   1|   0|    1|          0|
    |and_ln107_15_reg_490                |   1|   0|    1|          0|
    |and_ln107_reg_471                   |   1|   0|    1|          0|
    |ap_ce_reg                           |   1|   0|    1|          0|
    |ap_return_int_reg                   |  11|   0|   11|          0|
    |icmp_ln4_137_reg_427                |   1|   0|    1|          0|
    |icmp_ln4_138_reg_433                |   1|   0|    1|          0|
    |icmp_ln4_139_reg_439                |   1|   0|    1|          0|
    |icmp_ln4_139_reg_439_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln4_140_reg_445                |   1|   0|    1|          0|
    |icmp_ln4_140_reg_445_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln4_141_reg_451                |   1|   0|    1|          0|
    |icmp_ln4_141_reg_451_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln4_142_reg_456                |   1|   0|    1|          0|
    |icmp_ln4_142_reg_456_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln4_143_reg_461                |   1|   0|    1|          0|
    |icmp_ln4_reg_420                    |   1|   0|    1|          0|
    |or_ln120_117_reg_496                |   1|   0|    1|          0|
    |or_ln120_reg_484                    |   1|   0|    1|          0|
    |p_read1_int_reg                     |  18|   0|   18|          0|
    |p_read2_int_reg                     |  18|   0|   18|          0|
    |p_read3_int_reg                     |  18|   0|   18|          0|
    |p_read4_int_reg                     |  18|   0|   18|          0|
    |p_read5_int_reg                     |  18|   0|   18|          0|
    |p_read6_int_reg                     |  18|   0|   18|          0|
    |select_ln120_132_reg_503            |   3|   0|    3|          0|
    |icmp_ln4_143_reg_461                |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 205|  32|  142|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+-----------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11|  return value|
|ap_return  |  out|   11|  ap_ctrl_hs|  decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11|  return value|
|p_read1    |   in|   18|     ap_none|                                                                    p_read1|        scalar|
|p_read2    |   in|   18|     ap_none|                                                                    p_read2|        scalar|
|p_read3    |   in|   18|     ap_none|                                                                    p_read3|        scalar|
|p_read4    |   in|   18|     ap_none|                                                                    p_read4|        scalar|
|p_read5    |   in|   18|     ap_none|                                                                    p_read5|        scalar|
|p_read6    |   in|   18|     ap_none|                                                                    p_read6|        scalar|
+-----------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

