// Seed: 3905175622
module module_0 (
    input wire id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri id_4,
    input uwire id_5
);
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input tri id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output wire id_6,
    input logic id_7,
    input wire id_8,
    input tri id_9,
    input wor id_10
);
  assign id_3 = 1;
  uwire id_12 = id_9;
  reg id_13, id_14;
  xor (id_6, id_10, id_7, id_5, id_13, id_4, id_1);
  module_0(
      id_8, id_6, id_5, id_9, id_3, id_9
  );
  always_latch id_13 <= id_7;
  assign id_12 = 1;
endmodule
