
line_sensor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001e  00800100  0000027a  0000030e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000027a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000040d  0080011e  0080011e  0000032c  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  0000032c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  000009f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000c0  00000000  00000000  00000a80  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000772  00000000  00000000  00000b40  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000329  00000000  00000000  000012b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000496  00000000  00000000  000015db  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000144  00000000  00000000  00001a74  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000294  00000000  00000000  00001bb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000190  00000000  00000000  00001e4c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 6c 00 	jmp	0xd8	; 0xd8 <__vector_24>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ea e7       	ldi	r30, 0x7A	; 122
  7c:	f2 e0       	ldi	r31, 0x02	; 2
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	ae 31       	cpi	r26, 0x1E	; 30
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	15 e0       	ldi	r17, 0x05	; 5
  8c:	ae e1       	ldi	r26, 0x1E	; 30
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	ab 32       	cpi	r26, 0x2B	; 43
  96:	b1 07       	cpc	r27, r17
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <main>
  9e:	0c 94 3b 01 	jmp	0x276	; 0x276 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <_Z16I2C_setCallbacksPFvhEPFvvE>:
static void (*I2C_recv)(uint8_t);
static void (*I2C_req)();

void I2C_setCallbacks(void (*recv)(uint8_t), void (*req)())
{
	I2C_recv = recv;
  a6:	90 93 1f 01 	sts	0x011F, r25
  aa:	80 93 1e 01 	sts	0x011E, r24
	I2C_req = req;
  ae:	70 93 21 01 	sts	0x0121, r23
  b2:	60 93 20 01 	sts	0x0120, r22
}
  b6:	08 95       	ret

000000b8 <_Z8I2C_inith>:

void I2C_init(uint8_t address)
{
	cli();
  b8:	f8 94       	cli
	// load address into TWI address register
	TWAR = address << 1;
  ba:	88 0f       	add	r24, r24
  bc:	80 93 ba 00 	sts	0x00BA, r24
	// set the TWCR to enable address matching and enable TWI, clear TWINT, enable TWI interrupt
	TWCR = (1<<TWIE) | (1<<TWEA) | (1<<TWINT) | (1<<TWEN);
  c0:	85 ec       	ldi	r24, 0xC5	; 197
  c2:	80 93 bc 00 	sts	0x00BC, r24
	sei();
  c6:	78 94       	sei
}
  c8:	08 95       	ret

000000ca <_Z8I2C_stopv>:

void I2C_stop(void)
{
	// clear acknowledge and enable bits
	cli();
  ca:	f8 94       	cli
	TWCR = 0;
  cc:	10 92 bc 00 	sts	0x00BC, r1
	TWAR = 0;
  d0:	10 92 ba 00 	sts	0x00BA, r1
	sei();
  d4:	78 94       	sei
}
  d6:	08 95       	ret

000000d8 <__vector_24>:

ISR(TWI_vect)
{
  d8:	1f 92       	push	r1
  da:	0f 92       	push	r0
  dc:	0f b6       	in	r0, 0x3f	; 63
  de:	0f 92       	push	r0
  e0:	11 24       	eor	r1, r1
  e2:	2f 93       	push	r18
  e4:	3f 93       	push	r19
  e6:	4f 93       	push	r20
  e8:	5f 93       	push	r21
  ea:	6f 93       	push	r22
  ec:	7f 93       	push	r23
  ee:	8f 93       	push	r24
  f0:	9f 93       	push	r25
  f2:	af 93       	push	r26
  f4:	bf 93       	push	r27
  f6:	ef 93       	push	r30
  f8:	ff 93       	push	r31
	switch(TW_STATUS)
  fa:	80 91 b9 00 	lds	r24, 0x00B9
  fe:	90 e0       	ldi	r25, 0x00	; 0
 100:	88 7f       	andi	r24, 0xF8	; 248
 102:	90 70       	andi	r25, 0x00	; 0
 104:	80 38       	cpi	r24, 0x80	; 128
 106:	91 05       	cpc	r25, r1
 108:	69 f0       	breq	.+26     	; 0x124 <__vector_24+0x4c>
 10a:	81 38       	cpi	r24, 0x81	; 129
 10c:	91 05       	cpc	r25, r1
 10e:	1c f4       	brge	.+6      	; 0x116 <__vector_24+0x3e>
 110:	00 97       	sbiw	r24, 0x00	; 0
 112:	29 f1       	breq	.+74     	; 0x15e <__vector_24+0x86>
 114:	2a c0       	rjmp	.+84     	; 0x16a <__vector_24+0x92>
 116:	88 3a       	cpi	r24, 0xA8	; 168
 118:	91 05       	cpc	r25, r1
 11a:	79 f0       	breq	.+30     	; 0x13a <__vector_24+0x62>
 11c:	88 3b       	cpi	r24, 0xB8	; 184
 11e:	91 05       	cpc	r25, r1
 120:	21 f5       	brne	.+72     	; 0x16a <__vector_24+0x92>
 122:	14 c0       	rjmp	.+40     	; 0x14c <__vector_24+0x74>
	{
		case TW_SR_DATA_ACK:
		// received data from master, call the receive callback
		I2C_recv(TWDR);
 124:	80 91 bb 00 	lds	r24, 0x00BB
 128:	e0 91 1e 01 	lds	r30, 0x011E
 12c:	f0 91 1f 01 	lds	r31, 0x011F
 130:	09 95       	icall
		TWCR = (1<<TWIE) | (1<<TWINT) | (1<<TWEA) | (1<<TWEN);
 132:	85 ec       	ldi	r24, 0xC5	; 197
 134:	80 93 bc 00 	sts	0x00BC, r24
		break;
 138:	1b c0       	rjmp	.+54     	; 0x170 <__vector_24+0x98>
		case TW_ST_SLA_ACK:
		// master is requesting data, call the request callback
		I2C_req();
 13a:	e0 91 20 01 	lds	r30, 0x0120
 13e:	f0 91 21 01 	lds	r31, 0x0121
 142:	09 95       	icall
		TWCR = (1<<TWIE) | (1<<TWINT) | (1<<TWEA) | (1<<TWEN);
 144:	85 ec       	ldi	r24, 0xC5	; 197
 146:	80 93 bc 00 	sts	0x00BC, r24
		break;
 14a:	12 c0       	rjmp	.+36     	; 0x170 <__vector_24+0x98>
		case TW_ST_DATA_ACK:
		// master is requesting data, call the request callback
		I2C_req();
 14c:	e0 91 20 01 	lds	r30, 0x0120
 150:	f0 91 21 01 	lds	r31, 0x0121
 154:	09 95       	icall
		TWCR = (1<<TWIE) | (1<<TWINT) | (1<<TWEA) | (1<<TWEN);
 156:	85 ec       	ldi	r24, 0xC5	; 197
 158:	80 93 bc 00 	sts	0x00BC, r24
		break;
 15c:	09 c0       	rjmp	.+18     	; 0x170 <__vector_24+0x98>
		case TW_BUS_ERROR:
		// some sort of erroneous state, prepare TWI to be readdressed
		TWCR = 0;
 15e:	ec eb       	ldi	r30, 0xBC	; 188
 160:	f0 e0       	ldi	r31, 0x00	; 0
 162:	10 82       	st	Z, r1
		TWCR = (1<<TWIE) | (1<<TWINT) | (1<<TWEA) | (1<<TWEN);
 164:	85 ec       	ldi	r24, 0xC5	; 197
 166:	80 83       	st	Z, r24
		break;
 168:	03 c0       	rjmp	.+6      	; 0x170 <__vector_24+0x98>
		default:
		TWCR = (1<<TWIE) | (1<<TWINT) | (1<<TWEA) | (1<<TWEN);
 16a:	85 ec       	ldi	r24, 0xC5	; 197
 16c:	80 93 bc 00 	sts	0x00BC, r24
		break;
	}
}
 170:	ff 91       	pop	r31
 172:	ef 91       	pop	r30
 174:	bf 91       	pop	r27
 176:	af 91       	pop	r26
 178:	9f 91       	pop	r25
 17a:	8f 91       	pop	r24
 17c:	7f 91       	pop	r23
 17e:	6f 91       	pop	r22
 180:	5f 91       	pop	r21
 182:	4f 91       	pop	r20
 184:	3f 91       	pop	r19
 186:	2f 91       	pop	r18
 188:	0f 90       	pop	r0
 18a:	0f be       	out	0x3f, r0	; 63
 18c:	0f 90       	pop	r0
 18e:	1f 90       	pop	r1
 190:	18 95       	reti

00000192 <_Z15i2c_received_cbPc>:
void initHard();
char str[] = "hello avr world";


void i2c_received_cb(char* str) {
}
 192:	08 95       	ret

00000194 <_Z14i2c_request_cbPc>:

void i2c_request_cb(char* buf) {
	// set TI2C_buf_send.str_buf
	strcpy(buf, "Hello World\n");  
 194:	e8 2f       	mov	r30, r24
 196:	f9 2f       	mov	r31, r25
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b1 e0       	ldi	r27, 0x01	; 1
 19c:	8d e0       	ldi	r24, 0x0D	; 13
 19e:	0d 90       	ld	r0, X+
 1a0:	01 92       	st	Z+, r0
 1a2:	81 50       	subi	r24, 0x01	; 1
 1a4:	e1 f7       	brne	.-8      	; 0x19e <_Z14i2c_request_cbPc+0xa>
}
 1a6:	08 95       	ret

000001a8 <_Z5setupv>:

void setup()
{
	TI2C_init(I2C_ADDR,i2c_received_cb, i2c_request_cb);
 1a8:	80 e1       	ldi	r24, 0x10	; 16
 1aa:	69 ec       	ldi	r22, 0xC9	; 201
 1ac:	70 e0       	ldi	r23, 0x00	; 0
 1ae:	4a ec       	ldi	r20, 0xCA	; 202
 1b0:	50 e0       	ldi	r21, 0x00	; 0
 1b2:	0e 94 09 01 	call	0x212	; 0x212 <_Z9TI2C_inithPFvPcES1_>

}
 1b6:	08 95       	ret

000001b8 <main>:

int main()
{
	setup();
 1b8:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <_Z5setupv>
 1bc:	ff cf       	rjmp	.-2      	; 0x1bc <main+0x4>

000001be <_Z14TI2C_requestedv>:

void TI2C_requested() //→master
{
	static int i = 0;
	
	if (i == 0){
 1be:	80 91 27 05 	lds	r24, 0x0527
 1c2:	90 91 28 05 	lds	r25, 0x0528
 1c6:	00 97       	sbiw	r24, 0x00	; 0
 1c8:	39 f4       	brne	.+14     	; 0x1d8 <_Z14TI2C_requestedv+0x1a>
		// initialize
		TI2C_req_cb(TI2C_buf_send.str_buf);
 1ca:	e0 91 23 01 	lds	r30, 0x0123
 1ce:	f0 91 24 01 	lds	r31, 0x0124
 1d2:	87 e2       	ldi	r24, 0x27	; 39
 1d4:	91 e0       	ldi	r25, 0x01	; 1
 1d6:	09 95       	icall
	}
	// send data
	if (TI2C_buf_send.uint_buf[i] == '\0') { 
 1d8:	e0 91 27 05 	lds	r30, 0x0527
 1dc:	f0 91 28 05 	lds	r31, 0x0528
 1e0:	e9 5d       	subi	r30, 0xD9	; 217
 1e2:	fe 4f       	sbci	r31, 0xFE	; 254
 1e4:	80 81       	ld	r24, Z
 1e6:	88 23       	and	r24, r24
 1e8:	41 f4       	brne	.+16     	; 0x1fa <_Z14TI2C_requestedv+0x3c>
void I2C_stop(void);
void I2C_setCallbacks(void (*recv)(uint8_t), void (*req)());

inline void __attribute__((always_inline)) I2C_transmitByte(uint8_t data)
{
	TWDR = data;
 1ea:	84 e2       	ldi	r24, 0x24	; 36
 1ec:	80 93 bb 00 	sts	0x00BB, r24
		I2C_transmitByte(postfix);
		i = 0;
 1f0:	10 92 28 05 	sts	0x0528, r1
 1f4:	10 92 27 05 	sts	0x0527, r1
 1f8:	08 95       	ret
 1fa:	80 93 bb 00 	sts	0x00BB, r24
	} else {
		I2C_transmitByte(TI2C_buf_send.uint_buf[i]);
		i++;
 1fe:	80 91 27 05 	lds	r24, 0x0527
 202:	90 91 28 05 	lds	r25, 0x0528
 206:	01 96       	adiw	r24, 0x01	; 1
 208:	90 93 28 05 	sts	0x0528, r25
 20c:	80 93 27 05 	sts	0x0527, r24
 210:	08 95       	ret

00000212 <_Z9TI2C_inithPFvPcES1_>:
void (*TI2C_recv_cb)(char*);
void (*TI2C_req_cb)(char*);


void TI2C_init(uint8_t address, void (*recv)(char*), void (*req)(char*)){
	TI2C_recv_cb = recv;
 212:	70 93 26 01 	sts	0x0126, r23
 216:	60 93 25 01 	sts	0x0125, r22
	TI2C_req_cb = req;
 21a:	50 93 24 01 	sts	0x0124, r21
 21e:	40 93 23 01 	sts	0x0123, r20
	I2C_init(address);
 222:	0e 94 5c 00 	call	0xb8	; 0xb8 <_Z8I2C_inith>
	I2C_setCallbacks(TI2C_char_received, TI2C_requested);
 226:	80 e2       	ldi	r24, 0x20	; 32
 228:	91 e0       	ldi	r25, 0x01	; 1
 22a:	6f ed       	ldi	r22, 0xDF	; 223
 22c:	70 e0       	ldi	r23, 0x00	; 0
 22e:	0e 94 53 00 	call	0xa6	; 0xa6 <_Z16I2C_setCallbacksPFvhEPFvvE>
}
 232:	08 95       	ret

00000234 <_Z13TI2C_receivedPc>:


void TI2C_received(char *str) //slave <-
{
	TI2C_recv_cb(str);
 234:	e0 91 25 01 	lds	r30, 0x0125
 238:	f0 91 26 01 	lds	r31, 0x0126
 23c:	09 95       	icall
	// printf();
}
 23e:	08 95       	ret

00000240 <_Z18TI2C_char_receivedh>:

void TI2C_char_received(uint8_t received_data) {
	//DDRC = 0b00000010;
	static int i = 0;
	// データに追加
	TI2C_buf.uint_buf[i] = received_data;
 240:	20 91 29 05 	lds	r18, 0x0529
 244:	30 91 2a 05 	lds	r19, 0x052A
 248:	f9 01       	movw	r30, r18
 24a:	e9 5d       	subi	r30, 0xD9	; 217
 24c:	fc 4f       	sbci	r31, 0xFC	; 252
 24e:	80 83       	st	Z, r24
	// postfixが来た場合にコールバックを呼んで初期化
	if (TI2C_buf.str_buf[i] == postfix) {
 250:	84 32       	cpi	r24, 0x24	; 36
 252:	51 f4       	brne	.+20     	; 0x268 <_Z18TI2C_char_receivedh+0x28>
		TI2C_buf.str_buf[i] = '\0';
 254:	87 e2       	ldi	r24, 0x27	; 39
 256:	93 e0       	ldi	r25, 0x03	; 3
 258:	10 82       	st	Z, r1
		TI2C_received(TI2C_buf.str_buf);
 25a:	0e 94 1a 01 	call	0x234	; 0x234 <_Z13TI2C_receivedPc>
		i = 0;
 25e:	10 92 2a 05 	sts	0x052A, r1
 262:	10 92 29 05 	sts	0x0529, r1
 266:	08 95       	ret
	} else {
		i++;
 268:	2f 5f       	subi	r18, 0xFF	; 255
 26a:	3f 4f       	sbci	r19, 0xFF	; 255
 26c:	30 93 2a 05 	sts	0x052A, r19
 270:	20 93 29 05 	sts	0x0529, r18
 274:	08 95       	ret

00000276 <_exit>:
 276:	f8 94       	cli

00000278 <__stop_program>:
 278:	ff cf       	rjmp	.-2      	; 0x278 <__stop_program>
