{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621515082463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621515082463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 08:51:22 2021 " "Processing started: Thu May 20 08:51:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621515082463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621515082463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off smg_interface_demo -c smg_interface_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off smg_interface_demo -c smg_interface_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621515082464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621515084550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621515084550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/smg_scan_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/smg_scan_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_scan_module " "Found entity 1: smg_scan_module" {  } { { "rtl/smg_scan_module.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project06_7SEG_LED/rtl/smg_scan_module.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621515097336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621515097336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/smg_interface_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/smg_interface_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_interface_demo " "Found entity 1: smg_interface_demo" {  } { { "rtl/smg_interface_demo.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project06_7SEG_LED/rtl/smg_interface_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621515097354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621515097354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/smg_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/smg_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_interface " "Found entity 1: smg_interface" {  } { { "rtl/smg_interface.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project06_7SEG_LED/rtl/smg_interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621515097375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621515097375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/smg_encode_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/smg_encode_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_encode_module " "Found entity 1: smg_encode_module" {  } { { "rtl/smg_encode_module.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project06_7SEG_LED/rtl/smg_encode_module.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621515097389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621515097389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/smg_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/smg_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_control_module " "Found entity 1: smg_control_module" {  } { { "rtl/smg_control_module.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project06_7SEG_LED/rtl/smg_control_module.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621515097406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621515097406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/demo_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/demo_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_control_module " "Found entity 1: demo_control_module" {  } { { "rtl/demo_control_module.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project06_7SEG_LED/rtl/demo_control_module.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621515097423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621515097423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "smg_interface_demo " "Elaborating entity \"smg_interface_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621515097494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_control_module demo_control_module:U1 " "Elaborating entity \"demo_control_module\" for hierarchy \"demo_control_module:U1\"" {  } { { "rtl/smg_interface_demo.v" "U1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project06_7SEG_LED/rtl/smg_interface_demo.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621515097514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_interface smg_interface:U2 " "Elaborating entity \"smg_interface\" for hierarchy \"smg_interface:U2\"" {  } { { "rtl/smg_interface_demo.v" "U2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project06_7SEG_LED/rtl/smg_interface_demo.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621515097536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_control_module smg_interface:U2\|smg_control_module:U1 " "Elaborating entity \"smg_control_module\" for hierarchy \"smg_interface:U2\|smg_control_module:U1\"" {  } { { "rtl/smg_interface.v" "U1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project06_7SEG_LED/rtl/smg_interface.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621515097547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_encode_module smg_interface:U2\|smg_encode_module:U2 " "Elaborating entity \"smg_encode_module\" for hierarchy \"smg_interface:U2\|smg_encode_module:U2\"" {  } { { "rtl/smg_interface.v" "U2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project06_7SEG_LED/rtl/smg_interface.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621515097562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_scan_module smg_interface:U2\|smg_scan_module:U3 " "Elaborating entity \"smg_scan_module\" for hierarchy \"smg_interface:U2\|smg_scan_module:U3\"" {  } { { "rtl/smg_interface.v" "U3" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project06_7SEG_LED/rtl/smg_interface.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621515097571 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/smg_encode_module.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project06_7SEG_LED/rtl/smg_encode_module.v" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1621515098222 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1621515098222 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMG_Data\[7\] VCC " "Pin \"SMG_Data\[7\]\" is stuck at VCC" {  } { { "rtl/smg_interface_demo.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project06_7SEG_LED/rtl/smg_interface_demo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621515098273 "|smg_interface_demo|SMG_Data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621515098273 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621515098364 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621515099131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621515099131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621515099311 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621515099311 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621515099311 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621515099311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621515099330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 08:51:39 2021 " "Processing ended: Thu May 20 08:51:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621515099330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621515099330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621515099330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621515099330 ""}
