
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Fastest Corner ===================================

Startpoint: readReg1[1] (input port clocked by clk)
Endpoint: readData1[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[1] (in)
                                         readReg1[1] (net)
                  0.01    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.20    0.17    2.18 ^ input2/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.20    0.00    2.18 ^ _289_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.13    0.20    2.39 ^ _289_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _112_ (net)
                  0.13    0.00    2.39 ^ _290_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.12    0.18    2.57 ^ _290_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _113_ (net)
                  0.12    0.00    2.58 ^ _299_/S1 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.07    0.17    2.75 v _299_/X (sky130_fd_sc_hd__mux4_1)
                                         _121_ (net)
                  0.07    0.00    2.75 v _304_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.04    0.14    2.89 v _304_/X (sky130_fd_sc_hd__o21a_1)
                                         net20 (net)
                  0.04    0.00    2.89 v output20/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.13    3.02 v output20/X (sky130_fd_sc_hd__buf_2)
                                         readData1[1] (net)
                  0.06    0.00    3.02 v readData1[1] (out)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  4.73   slack (MET)


Startpoint: readReg2[1] (input port clocked by clk)
Endpoint: readData2[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     2    0.00    0.02    0.01    2.01 ^ readReg2[1] (in)
                                         readReg2[1] (net)
                  0.02    0.00    2.01 ^ input5/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.19    0.18    2.19 ^ input5/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net5 (net)
                  0.19    0.00    2.19 ^ _235_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.12    0.20    2.39 ^ _235_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _066_ (net)
                  0.12    0.00    2.39 ^ _236_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.13    0.19    2.58 ^ _236_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _067_ (net)
                  0.13    0.00    2.58 ^ _245_/S1 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.16    2.74 v _245_/X (sky130_fd_sc_hd__mux4_1)
                                         _075_ (net)
                  0.06    0.00    2.74 v _250_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.03    0.13    2.87 v _250_/X (sky130_fd_sc_hd__o21a_1)
                                         net28 (net)
                  0.03    0.00    2.87 v output28/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.99 v output28/X (sky130_fd_sc_hd__buf_2)
                                         readData2[1] (net)
                  0.06    0.00    3.00 v readData2[1] (out)
                                  3.00   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.00   data arrival time
-----------------------------------------------------------------------------
                                  4.75   slack (MET)


Startpoint: readReg2[1] (input port clocked by clk)
Endpoint: readData2[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     2    0.00    0.02    0.01    2.01 ^ readReg2[1] (in)
                                         readReg2[1] (net)
                  0.02    0.00    2.01 ^ input5/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.19    0.18    2.19 ^ input5/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net5 (net)
                  0.19    0.00    2.19 ^ _235_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.12    0.20    2.39 ^ _235_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _066_ (net)
                  0.12    0.00    2.39 ^ _236_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.13    0.19    2.58 ^ _236_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _067_ (net)
                  0.13    0.01    2.58 ^ _237_/S1 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.16    2.74 v _237_/X (sky130_fd_sc_hd__mux4_1)
                                         _068_ (net)
                  0.06    0.00    2.74 v _244_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.03    0.13    2.87 v _244_/X (sky130_fd_sc_hd__o21a_1)
                                         net27 (net)
                  0.03    0.00    2.87 v output27/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.99 v output27/X (sky130_fd_sc_hd__buf_2)
                                         readData2[0] (net)
                  0.06    0.00    2.99 v readData2[0] (out)
                                  2.99   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.99   data arrival time
-----------------------------------------------------------------------------
                                  4.76   slack (MET)


Startpoint: readReg1[1] (input port clocked by clk)
Endpoint: readData1[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[1] (in)
                                         readReg1[1] (net)
                  0.01    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.20    0.17    2.18 ^ input2/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.20    0.00    2.18 ^ _289_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.13    0.20    2.39 ^ _289_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _112_ (net)
                  0.13    0.00    2.39 ^ _290_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.12    0.18    2.57 ^ _290_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _113_ (net)
                  0.12    0.00    2.58 ^ _291_/S1 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.16    2.73 v _291_/X (sky130_fd_sc_hd__mux4_1)
                                         _114_ (net)
                  0.06    0.00    2.73 v _298_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.04    0.13    2.86 v _298_/X (sky130_fd_sc_hd__o21a_1)
                                         net19 (net)
                  0.04    0.00    2.86 v output19/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.13    2.99 v output19/X (sky130_fd_sc_hd__buf_2)
                                         readData1[0] (net)
                  0.06    0.00    2.99 v readData1[0] (out)
                                  2.99   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.99   data arrival time
-----------------------------------------------------------------------------
                                  4.76   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.17 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.14    0.21    2.38 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.14    0.00    2.38 ^ _326_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.59 v _326_/X (sky130_fd_sc_hd__mux2_1)
                                         _144_ (net)
                  0.04    0.00    2.59 v _327_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.01    0.04    0.17    2.76 v _327_/X (sky130_fd_sc_hd__a221o_1)
                                         _145_ (net)
                  0.04    0.00    2.76 v _328_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.03    0.08    2.84 v _328_/X (sky130_fd_sc_hd__o21a_1)
                                         net24 (net)
                  0.03    0.00    2.84 v output24/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.06    0.13    2.97 v output24/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[5] (net)
                  0.06    0.00    2.97 v readData1[5] (out)
                                  2.97   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  4.78   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.01    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.16    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.18    0.00    2.17 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.16    0.22    2.39 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.16    0.01    2.40 ^ _260_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.60 v _260_/X (sky130_fd_sc_hd__mux2_1)
                                         _088_ (net)
                  0.04    0.00    2.60 v _261_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.16    2.76 v _261_/X (sky130_fd_sc_hd__a221o_1)
                                         _089_ (net)
                  0.04    0.00    2.76 v _262_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.07    2.83 v _262_/X (sky130_fd_sc_hd__o21a_1)
                                         net30 (net)
                  0.03    0.00    2.83 v output30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.06    0.13    2.96 v output30/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData2[3] (net)
                  0.06    0.00    2.96 v readData2[3] (out)
                                  2.96   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  4.79   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.01    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.16    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.18    0.00    2.17 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.16    0.22    2.39 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.16    0.00    2.40 ^ _272_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.60 v _272_/X (sky130_fd_sc_hd__mux2_1)
                                         _098_ (net)
                  0.04    0.00    2.60 v _273_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.01    0.04    0.16    2.76 v _273_/X (sky130_fd_sc_hd__a221o_1)
                                         _099_ (net)
                  0.04    0.00    2.76 v _274_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.07    2.83 v _274_/X (sky130_fd_sc_hd__o21a_1)
                                         net32 (net)
                  0.03    0.00    2.83 v output32/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.96 v output32/X (sky130_fd_sc_hd__buf_2)
                                         readData2[5] (net)
                  0.06    0.00    2.96 v readData2[5] (out)
                                  2.96   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  4.79   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.01    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.16    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.18    0.00    2.17 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.16    0.22    2.39 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.16    0.01    2.40 ^ _266_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.61 v _266_/X (sky130_fd_sc_hd__mux2_1)
                                         _093_ (net)
                  0.04    0.00    2.61 v _267_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.15    2.76 v _267_/X (sky130_fd_sc_hd__a221o_1)
                                         _094_ (net)
                  0.04    0.00    2.76 v _268_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.03    0.07    2.83 v _268_/X (sky130_fd_sc_hd__o21a_1)
                                         net31 (net)
                  0.03    0.00    2.83 v output31/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.96 v output31/X (sky130_fd_sc_hd__buf_2)
                                         readData2[4] (net)
                  0.06    0.00    2.96 v readData2[4] (out)
                                  2.96   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  4.79   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.01    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.16    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.18    0.00    2.17 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.16    0.22    2.39 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.16    0.00    2.40 ^ _254_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.60 v _254_/X (sky130_fd_sc_hd__mux2_1)
                                         _083_ (net)
                  0.04    0.00    2.60 v _255_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.15    2.76 v _255_/X (sky130_fd_sc_hd__a221o_1)
                                         _084_ (net)
                  0.04    0.00    2.76 v _256_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.07    2.83 v _256_/X (sky130_fd_sc_hd__o21a_1)
                                         net29 (net)
                  0.03    0.00    2.83 v output29/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.95 v output29/X (sky130_fd_sc_hd__buf_2)
                                         readData2[2] (net)
                  0.06    0.00    2.95 v readData2[2] (out)
                                  2.95   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  4.80   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.17 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.14    0.21    2.38 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.14    0.00    2.38 ^ _320_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.59 v _320_/X (sky130_fd_sc_hd__mux2_1)
                                         _139_ (net)
                  0.04    0.00    2.59 v _321_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.16    2.75 v _321_/X (sky130_fd_sc_hd__a221o_1)
                                         _140_ (net)
                  0.04    0.00    2.75 v _322_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.07    2.82 v _322_/X (sky130_fd_sc_hd__o21a_1)
                                         net23 (net)
                  0.03    0.00    2.82 v output23/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.95 v output23/X (sky130_fd_sc_hd__buf_2)
                                         readData1[4] (net)
                  0.06    0.00    2.95 v readData1[4] (out)
                                  2.95   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  4.80   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.17 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.14    0.21    2.38 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.14    0.00    2.39 ^ _314_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.59 v _314_/X (sky130_fd_sc_hd__mux2_1)
                                         _134_ (net)
                  0.04    0.00    2.59 v _315_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.15    2.74 v _315_/X (sky130_fd_sc_hd__a221o_1)
                                         _135_ (net)
                  0.04    0.00    2.74 v _316_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.07    2.81 v _316_/X (sky130_fd_sc_hd__o21a_1)
                                         net22 (net)
                  0.03    0.00    2.81 v output22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.06    0.13    2.94 v output22/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[3] (net)
                  0.06    0.00    2.94 v readData1[3] (out)
                                  2.94   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  4.81   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.17 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.14    0.21    2.38 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.14    0.01    2.39 ^ _308_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.21    2.60 v _308_/X (sky130_fd_sc_hd__mux2_1)
                                         _129_ (net)
                  0.05    0.00    2.60 v _309_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.03    0.15    2.75 v _309_/X (sky130_fd_sc_hd__a221o_1)
                                         _130_ (net)
                  0.03    0.00    2.75 v _310_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.07    2.82 v _310_/X (sky130_fd_sc_hd__o21a_1)
                                         net21 (net)
                  0.03    0.00    2.82 v output21/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.94 v output21/X (sky130_fd_sc_hd__buf_2)
                                         readData1[2] (net)
                  0.06    0.00    2.94 v readData1[2] (out)
                                  2.94   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  4.81   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.17 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.15    0.19    2.36 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.15    0.01    2.37 ^ _335_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.07    0.30    2.67 v _335_/X (sky130_fd_sc_hd__mux4_1)
                                         _151_ (net)
                  0.07    0.00    2.67 v _340_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.03    0.13    2.80 v _340_/X (sky130_fd_sc_hd__o21a_1)
                                         net26 (net)
                  0.03    0.00    2.80 v output26/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.06    0.13    2.93 v output26/X (sky130_fd_sc_hd__buf_2)
                                         readData1[7] (net)
                  0.06    0.00    2.93 v readData1[7] (out)
                                  2.93   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.93   data arrival time
-----------------------------------------------------------------------------
                                  4.82   slack (MET)


Startpoint: readReg2[1] (input port clocked by clk)
Endpoint: readData2[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     2    0.00    0.02    0.01    2.01 ^ readReg2[1] (in)
                                         readReg2[1] (net)
                  0.02    0.00    2.01 ^ input5/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.19    0.18    2.19 ^ input5/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net5 (net)
                  0.19    0.00    2.19 ^ _235_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.12    0.20    2.39 ^ _235_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _066_ (net)
                  0.12    0.00    2.39 ^ _236_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.13    0.19    2.58 ^ _236_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _067_ (net)
                  0.13    0.00    2.58 ^ _285_/B2 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.10    2.68 ^ _285_/X (sky130_fd_sc_hd__a221o_1)
                                         _109_ (net)
                  0.04    0.00    2.68 ^ _286_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.08    2.76 ^ _286_/X (sky130_fd_sc_hd__o21a_1)
                                         net34 (net)
                  0.05    0.00    2.76 ^ output34/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.13    0.16    2.92 ^ output34/X (sky130_fd_sc_hd__buf_2)
                                         readData2[7] (net)
                  0.13    0.00    2.92 ^ readData2[7] (out)
                                  2.92   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                  4.83   slack (MET)


Startpoint: readReg2[1] (input port clocked by clk)
Endpoint: readData2[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     2    0.00    0.02    0.01    2.01 ^ readReg2[1] (in)
                                         readReg2[1] (net)
                  0.02    0.00    2.01 ^ input5/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.19    0.18    2.19 ^ input5/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net5 (net)
                  0.19    0.00    2.19 ^ _235_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.12    0.20    2.39 ^ _235_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _066_ (net)
                  0.12    0.00    2.39 ^ _236_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.13    0.19    2.58 ^ _236_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _067_ (net)
                  0.13    0.00    2.58 ^ _279_/B2 (sky130_fd_sc_hd__a221o_1)
     1    0.01    0.05    0.11    2.69 ^ _279_/X (sky130_fd_sc_hd__a221o_1)
                                         _104_ (net)
                  0.05    0.00    2.69 ^ _280_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.04    0.07    2.76 ^ _280_/X (sky130_fd_sc_hd__o21a_1)
                                         net33 (net)
                  0.04    0.00    2.76 ^ output33/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.13    0.15    2.91 ^ output33/X (sky130_fd_sc_hd__buf_2)
                                         readData2[6] (net)
                  0.13    0.00    2.91 ^ readData2[6] (out)
                                  2.91   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.91   data arrival time
-----------------------------------------------------------------------------
                                  4.84   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.17 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.15    0.19    2.36 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.15    0.00    2.36 ^ _329_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.29    2.66 v _329_/X (sky130_fd_sc_hd__mux4_1)
                                         _146_ (net)
                  0.06    0.00    2.66 v _334_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.13    2.78 v _334_/X (sky130_fd_sc_hd__o21a_1)
                                         net25 (net)
                  0.03    0.00    2.78 v output25/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.90 v output25/X (sky130_fd_sc_hd__buf_2)
                                         readData1[6] (net)
                  0.06    0.00    2.91 v readData1[6] (out)
                                  2.91   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.91   data arrival time
-----------------------------------------------------------------------------
                                  4.84   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.08    0.13    2.14 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.14 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.05    0.32    2.46 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.05    0.00    2.46 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.07    0.15    2.61 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.61 v _435_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.82 v _435_/X (sky130_fd_sc_hd__mux2_1)
                                         _208_ (net)
                  0.04    0.00    2.82 v _436_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    2.88 v _436_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _042_ (net)
                  0.02    0.00    2.88 v _524_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.88   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.28 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                  7.08   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.08    0.13    2.14 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.14 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.05    0.32    2.46 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.05    0.00    2.46 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.07    0.15    2.61 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.61 v _445_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.82 v _445_/X (sky130_fd_sc_hd__mux2_1)
                                         _213_ (net)
                  0.04    0.00    2.82 v _446_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    2.88 v _446_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _047_ (net)
                  0.02    0.00    2.88 v _529_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.88   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.04    0.10   10.28 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.28 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.08    0.13    2.14 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.14 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.05    0.32    2.46 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.05    0.00    2.46 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.07    0.15    2.61 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.61 v _439_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.81 v _439_/X (sky130_fd_sc_hd__mux2_1)
                                         _210_ (net)
                  0.04    0.00    2.81 v _440_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.88 v _440_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _044_ (net)
                  0.02    0.00    2.88 v _526_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.88   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.28 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.28 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.08    0.13    2.14 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.14 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.05    0.32    2.46 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.05    0.00    2.46 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.07    0.15    2.61 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.61 v _433_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.81 v _433_/X (sky130_fd_sc_hd__mux2_1)
                                         _207_ (net)
                  0.04    0.00    2.81 v _434_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.87 v _434_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _041_ (net)
                  0.02    0.00    2.87 v _523_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.87   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.28 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.87   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.08    0.13    2.14 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.14 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.05    0.32    2.46 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.05    0.00    2.46 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.07    0.15    2.61 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.61 v _437_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.81 v _437_/X (sky130_fd_sc_hd__mux2_1)
                                         _209_ (net)
                  0.04    0.00    2.81 v _438_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.87 v _438_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _043_ (net)
                  0.02    0.00    2.87 v _525_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.87   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.28 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.28 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.87   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.08    0.13    2.14 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.14 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.05    0.32    2.46 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.05    0.00    2.46 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.07    0.15    2.61 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.61 v _443_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.81 v _443_/X (sky130_fd_sc_hd__mux2_1)
                                         _212_ (net)
                  0.04    0.00    2.81 v _444_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.87 v _444_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _046_ (net)
                  0.02    0.00    2.87 v _528_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.87   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.28 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.87   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.08    0.13    2.14 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.14 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.05    0.32    2.46 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.05    0.00    2.46 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.07    0.15    2.61 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.61 v _431_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.81 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                         _206_ (net)
                  0.04    0.00    2.81 v _432_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.87 v _432_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _040_ (net)
                  0.02    0.00    2.87 v _522_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.87   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.28 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.87   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.08    0.13    2.14 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.14 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.05    0.32    2.46 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.05    0.00    2.46 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.07    0.15    2.61 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.61 v _441_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.80 v _441_/X (sky130_fd_sc_hd__mux2_1)
                                         _211_ (net)
                  0.04    0.00    2.81 v _442_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.87 v _442_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _045_ (net)
                  0.02    0.00    2.87 v _527_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.87   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.28 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.87   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.14    2.33 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.33 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.52 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.15    0.00    2.52 ^ _371_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.73 v _371_/X (sky130_fd_sc_hd__mux2_1)
                                         _173_ (net)
                  0.04    0.00    2.73 v _372_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.79 v _372_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _013_ (net)
                  0.02    0.00    2.79 v _495_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.79   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.28 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.28 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.79   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.14    2.33 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.33 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.52 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.15    0.00    2.52 ^ _367_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.72 v _367_/X (sky130_fd_sc_hd__mux2_1)
                                         _171_ (net)
                  0.04    0.00    2.72 v _368_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.79 v _368_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _011_ (net)
                  0.02    0.00    2.79 v _493_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.79   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.28 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.79   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.14    2.33 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.33 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.52 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.15    0.00    2.52 ^ _369_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.72 v _369_/X (sky130_fd_sc_hd__mux2_1)
                                         _172_ (net)
                  0.04    0.00    2.72 v _370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.79 v _370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _012_ (net)
                  0.02    0.00    2.79 v _494_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.79   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.28 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.28 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.79   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.14    2.33 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.33 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.52 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.15    0.00    2.52 ^ _361_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.72 v _361_/X (sky130_fd_sc_hd__mux2_1)
                                         _168_ (net)
                  0.04    0.00    2.72 v _362_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.78 v _362_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _008_ (net)
                  0.02    0.00    2.78 v _490_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.28 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.14    2.33 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.33 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.52 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.15    0.00    2.52 ^ _365_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.72 v _365_/X (sky130_fd_sc_hd__mux2_1)
                                         _170_ (net)
                  0.04    0.00    2.72 v _366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.78 v _366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _010_ (net)
                  0.02    0.00    2.78 v _492_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.28 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.14    2.33 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.33 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.52 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.15    0.00    2.52 ^ _363_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.72 v _363_/X (sky130_fd_sc_hd__mux2_1)
                                         _169_ (net)
                  0.04    0.00    2.72 v _364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.78 v _364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _009_ (net)
                  0.02    0.00    2.78 v _491_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.28 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.14    2.33 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.33 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.52 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.15    0.00    2.52 ^ _375_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.72 v _375_/X (sky130_fd_sc_hd__mux2_1)
                                         _175_ (net)
                  0.04    0.00    2.72 v _376_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.78 v _376_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.02    0.00    2.78 v _497_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.28 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.32 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.32 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.51 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.16    0.00    2.51 ^ _410_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.72 v _410_/X (sky130_fd_sc_hd__mux2_1)
                                         _194_ (net)
                  0.04    0.00    2.72 v _411_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.78 v _411_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _031_ (net)
                  0.02    0.00    2.78 v _513_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.28 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.14    2.33 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.33 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.52 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.15    0.00    2.52 ^ _373_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.72 v _373_/X (sky130_fd_sc_hd__mux2_1)
                                         _174_ (net)
                  0.04    0.00    2.72 v _374_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.78 v _374_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _014_ (net)
                  0.02    0.00    2.78 v _496_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.04    0.10   10.28 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.28 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.32 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.32 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.51 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.16    0.00    2.51 ^ _404_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _404_/X (sky130_fd_sc_hd__mux2_1)
                                         _191_ (net)
                  0.04    0.00    2.71 v _405_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.78 v _405_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _028_ (net)
                  0.02    0.00    2.78 v _510_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.28 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.28 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.32 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.32 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.51 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.16    0.00    2.51 ^ _400_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _400_/X (sky130_fd_sc_hd__mux2_1)
                                         _189_ (net)
                  0.04    0.00    2.71 v _401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _026_ (net)
                  0.02    0.00    2.77 v _508_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.28 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.32 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.32 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.51 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.16    0.00    2.51 ^ _406_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _406_/X (sky130_fd_sc_hd__mux2_1)
                                         _192_ (net)
                  0.04    0.00    2.71 v _407_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _407_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _029_ (net)
                  0.02    0.00    2.77 v _511_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.28 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.28 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.32 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.32 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.51 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.16    0.00    2.51 ^ _402_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _402_/X (sky130_fd_sc_hd__mux2_1)
                                         _190_ (net)
                  0.04    0.00    2.71 v _403_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _403_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _027_ (net)
                  0.02    0.00    2.77 v _509_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.28 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.32 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.32 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.51 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.16    0.00    2.51 ^ _398_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _398_/X (sky130_fd_sc_hd__mux2_1)
                                         _188_ (net)
                  0.04    0.00    2.71 v _399_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _399_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _025_ (net)
                  0.02    0.00    2.77 v _507_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.28 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.32 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.32 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.51 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.16    0.00    2.51 ^ _396_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _396_/X (sky130_fd_sc_hd__mux2_1)
                                         _187_ (net)
                  0.04    0.00    2.71 v _397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _024_ (net)
                  0.02    0.00    2.77 v _506_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.28 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.32 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.32 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.51 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.16    0.00    2.51 ^ _408_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _408_/X (sky130_fd_sc_hd__mux2_1)
                                         _193_ (net)
                  0.04    0.00    2.71 v _409_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _409_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _030_ (net)
                  0.02    0.00    2.77 v _512_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.28 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.32 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.32 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.50 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.15    0.00    2.51 ^ _478_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _478_/X (sky130_fd_sc_hd__mux2_1)
                                         _231_ (net)
                  0.04    0.00    2.71 v _479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _062_ (net)
                  0.02    0.00    2.77 v _544_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.04    0.10   10.28 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.28 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.32 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.32 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.50 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.15    0.00    2.50 ^ _468_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _468_/X (sky130_fd_sc_hd__mux2_1)
                                         _226_ (net)
                  0.04    0.00    2.71 v _469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _057_ (net)
                  0.02    0.00    2.77 v _539_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.28 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.32 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.32 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.50 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.15    0.00    2.51 ^ _480_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _480_/X (sky130_fd_sc_hd__mux2_1)
                                         _232_ (net)
                  0.04    0.00    2.70 v _481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _063_ (net)
                  0.02    0.00    2.77 v _545_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.28 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.32 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.32 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.50 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.15    0.00    2.51 ^ _472_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _472_/X (sky130_fd_sc_hd__mux2_1)
                                         _228_ (net)
                  0.04    0.00    2.71 v _473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _059_ (net)
                  0.02    0.00    2.77 v _541_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.28 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.32 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.32 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.50 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.15    0.00    2.51 ^ _474_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _474_/X (sky130_fd_sc_hd__mux2_1)
                                         _229_ (net)
                  0.04    0.00    2.71 v _475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _060_ (net)
                  0.02    0.00    2.77 v _542_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.28 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.28 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.32 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.32 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.50 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.15    0.00    2.51 ^ _466_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _466_/X (sky130_fd_sc_hd__mux2_1)
                                         _225_ (net)
                  0.04    0.00    2.71 v _467_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _467_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _056_ (net)
                  0.02    0.00    2.77 v _538_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.28 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.32 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.32 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.50 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.15    0.00    2.51 ^ _476_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _476_/X (sky130_fd_sc_hd__mux2_1)
                                         _230_ (net)
                  0.04    0.00    2.70 v _477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _061_ (net)
                  0.02    0.00    2.76 v _543_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.28 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.28 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.20    0.00    2.19 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.32 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.32 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.17    2.49 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.14    0.00    2.49 ^ _347_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.70 v _347_/X (sky130_fd_sc_hd__mux2_1)
                                         _160_ (net)
                  0.04    0.00    2.70 v _348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _002_ (net)
                  0.02    0.00    2.76 v _484_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.28 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.19 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.32 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.32 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.50 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.15    0.00    2.51 ^ _470_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _470_/X (sky130_fd_sc_hd__mux2_1)
                                         _227_ (net)
                  0.04    0.00    2.70 v _471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _058_ (net)
                  0.02    0.00    2.76 v _540_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.28 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.20    0.00    2.19 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.32 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.32 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.17    2.49 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.14    0.00    2.49 ^ _355_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _355_/X (sky130_fd_sc_hd__mux2_1)
                                         _164_ (net)
                  0.04    0.00    2.70 v _356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _006_ (net)
                  0.02    0.00    2.76 v _488_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.04    0.10   10.28 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.28 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.20    0.00    2.19 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.32 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.32 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.17    2.49 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.14    0.00    2.49 ^ _357_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _357_/X (sky130_fd_sc_hd__mux2_1)
                                         _165_ (net)
                  0.04    0.00    2.69 v _358_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _358_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _007_ (net)
                  0.02    0.00    2.76 v _489_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.28 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.07    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.20    0.00    2.19 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.32 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.32 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.17    2.49 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.14    0.00    2.49 ^ _351_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _351_/X (sky130_fd_sc_hd__mux2_1)
                                         _162_ (net)
                  0.04    0.00    2.70 v _352_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _352_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _004_ (net)
                  0.02    0.00    2.76 v _486_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.28 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.28 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.34    2.48 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.16    0.00    2.48 ^ _380_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.69 v _380_/X (sky130_fd_sc_hd__mux2_1)
                                         _178_ (net)
                  0.04    0.00    2.69 v _381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _017_ (net)
                  0.02    0.00    2.75 v _499_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.28 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.20    0.00    2.19 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.32 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.32 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.17    2.49 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.14    0.00    2.49 ^ _353_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _353_/X (sky130_fd_sc_hd__mux2_1)
                                         _163_ (net)
                  0.04    0.00    2.69 v _354_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _354_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _005_ (net)
                  0.02    0.00    2.75 v _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.28 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.28 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.20    0.00    2.19 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.32 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.32 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.17    2.49 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.14    0.00    2.49 ^ _345_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _345_/X (sky130_fd_sc_hd__mux2_1)
                                         _159_ (net)
                  0.04    0.00    2.70 v _346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _001_ (net)
                  0.02    0.00    2.76 v _483_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.28 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.33    2.48 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.16    0.00    2.48 ^ _423_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _423_/X (sky130_fd_sc_hd__mux2_1)
                                         _201_ (net)
                  0.04    0.00    2.68 v _424_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    2.75 v _424_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _037_ (net)
                  0.02    0.00    2.75 v _519_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.28 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.28 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.07    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.20    0.00    2.19 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.32 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.32 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.17    2.49 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.14    0.00    2.49 ^ _343_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _343_/X (sky130_fd_sc_hd__mux2_1)
                                         _158_ (net)
                  0.04    0.00    2.69 v _344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _000_ (net)
                  0.02    0.00    2.75 v _482_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.28 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.34    2.48 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.16    0.00    2.48 ^ _392_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _392_/X (sky130_fd_sc_hd__mux2_1)
                                         _184_ (net)
                  0.04    0.00    2.69 v _393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _023_ (net)
                  0.02    0.00    2.75 v _505_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.04    0.10   10.28 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.28 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.20    0.18    2.19 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.20    0.00    2.19 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.32 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.32 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.17    2.49 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.14    0.00    2.49 ^ _349_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _349_/X (sky130_fd_sc_hd__mux2_1)
                                         _161_ (net)
                  0.04    0.00    2.69 v _350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _003_ (net)
                  0.02    0.00    2.75 v _485_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.28 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.33    2.48 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.16    0.00    2.48 ^ _421_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.69 v _421_/X (sky130_fd_sc_hd__mux2_1)
                                         _200_ (net)
                  0.04    0.00    2.69 v _422_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _422_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _036_ (net)
                  0.02    0.00    2.75 v _518_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.28 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.28 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.34    2.48 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.16    0.00    2.48 ^ _382_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _382_/X (sky130_fd_sc_hd__mux2_1)
                                         _179_ (net)
                  0.04    0.00    2.69 v _383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _018_ (net)
                  0.02    0.00    2.75 v _500_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.28 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.33    2.48 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.16    0.00    2.48 ^ _419_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _419_/X (sky130_fd_sc_hd__mux2_1)
                                         _199_ (net)
                  0.04    0.00    2.68 v _420_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _420_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _035_ (net)
                  0.02    0.00    2.74 v _517_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.28 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.34    2.48 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.16    0.00    2.48 ^ _378_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _378_/X (sky130_fd_sc_hd__mux2_1)
                                         _177_ (net)
                  0.04    0.00    2.68 v _379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _016_ (net)
                  0.02    0.00    2.74 v _498_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.28 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.34    2.48 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.16    0.00    2.48 ^ _384_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _384_/X (sky130_fd_sc_hd__mux2_1)
                                         _180_ (net)
                  0.04    0.00    2.68 v _385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _019_ (net)
                  0.02    0.00    2.74 v _501_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.28 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.34    2.48 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.16    0.00    2.48 ^ _388_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _388_/X (sky130_fd_sc_hd__mux2_1)
                                         _182_ (net)
                  0.04    0.00    2.68 v _389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _021_ (net)
                  0.02    0.00    2.74 v _503_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.28 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.28 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.34    2.48 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.16    0.00    2.48 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                         _183_ (net)
                  0.04    0.00    2.68 v _391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _022_ (net)
                  0.02    0.00    2.74 v _504_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.28 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.33    2.48 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.16    0.00    2.48 ^ _427_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _427_/X (sky130_fd_sc_hd__mux2_1)
                                         _203_ (net)
                  0.04    0.00    2.68 v _428_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _428_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _039_ (net)
                  0.02    0.00    2.74 v _521_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.28 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.34    2.48 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.16    0.00    2.48 ^ _386_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _386_/X (sky130_fd_sc_hd__mux2_1)
                                         _181_ (net)
                  0.04    0.00    2.68 v _387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _020_ (net)
                  0.02    0.00    2.74 v _502_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.28 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.28 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.33    2.48 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.16    0.00    2.48 ^ _415_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _415_/X (sky130_fd_sc_hd__mux2_1)
                                         _197_ (net)
                  0.04    0.00    2.68 v _416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _033_ (net)
                  0.02    0.00    2.74 v _515_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.28 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.33    2.48 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.16    0.00    2.48 ^ _417_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _417_/X (sky130_fd_sc_hd__mux2_1)
                                         _198_ (net)
                  0.04    0.00    2.68 v _418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _034_ (net)
                  0.02    0.00    2.74 v _516_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.28 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.33    2.48 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.16    0.00    2.48 ^ _425_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _425_/X (sky130_fd_sc_hd__mux2_1)
                                         _202_ (net)
                  0.04    0.00    2.68 v _426_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _426_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _038_ (net)
                  0.02    0.00    2.74 v _520_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.28 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.33    2.48 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.16    0.00    2.48 ^ _413_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _413_/X (sky130_fd_sc_hd__mux2_1)
                                         _196_ (net)
                  0.04    0.00    2.68 v _414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _032_ (net)
                  0.02    0.00    2.74 v _514_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.28 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.14    0.32    2.46 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.14    0.00    2.46 ^ _458_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.66 v _458_/X (sky130_fd_sc_hd__mux2_1)
                                         _220_ (net)
                  0.04    0.00    2.66 v _459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _053_ (net)
                  0.02    0.00    2.73 v _535_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.28 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.28 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.07    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.14    0.32    2.46 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.14    0.00    2.46 ^ _452_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.66 v _452_/X (sky130_fd_sc_hd__mux2_1)
                                         _217_ (net)
                  0.04    0.00    2.66 v _453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    2.73 v _453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _050_ (net)
                  0.02    0.00    2.73 v _532_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.28 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.07    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.14    0.32    2.46 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.14    0.00    2.46 ^ _456_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.66 v _456_/X (sky130_fd_sc_hd__mux2_1)
                                         _219_ (net)
                  0.04    0.00    2.66 v _457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.72 v _457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _052_ (net)
                  0.02    0.00    2.72 v _534_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.72   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.28 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.28 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.14    0.32    2.46 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.14    0.00    2.46 ^ _462_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.66 v _462_/X (sky130_fd_sc_hd__mux2_1)
                                         _222_ (net)
                  0.04    0.00    2.66 v _463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.72 v _463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _055_ (net)
                  0.02    0.00    2.72 v _537_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.72   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.28 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.14    0.32    2.46 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.14    0.00    2.46 ^ _460_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.66 v _460_/X (sky130_fd_sc_hd__mux2_1)
                                         _221_ (net)
                  0.04    0.00    2.66 v _461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.72 v _461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _054_ (net)
                  0.02    0.00    2.72 v _536_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.72   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.04    0.10   10.28 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.28 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.14    0.32    2.46 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.14    0.00    2.46 ^ _454_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.66 v _454_/X (sky130_fd_sc_hd__mux2_1)
                                         _218_ (net)
                  0.04    0.00    2.66 v _455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.72 v _455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _051_ (net)
                  0.02    0.00    2.72 v _533_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.72   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.28 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.14    0.32    2.46 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.14    0.00    2.46 ^ _448_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.66 v _448_/X (sky130_fd_sc_hd__mux2_1)
                                         _215_ (net)
                  0.04    0.00    2.66 v _449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.71 v _449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _048_ (net)
                  0.02    0.00    2.71 v _530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.71   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.28 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.14    0.32    2.46 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.14    0.00    2.46 ^ _450_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.66 v _450_/X (sky130_fd_sc_hd__mux2_1)
                                         _216_ (net)
                  0.04    0.00    2.66 v _451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.71 v _451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _049_ (net)
                  0.02    0.00    2.71 v _531_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.71   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.18 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.28 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.28 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)



worst slack corner Fastest: 4.7303
======================= Slowest Corner ===================================

Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.34    0.36    2.37 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.34    0.00    2.37 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.31    0.53    2.90 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.31    0.01    2.90 ^ _299_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.18    1.41    4.31 v _299_/X (sky130_fd_sc_hd__mux4_1)
                                         _121_ (net)
                  0.18    0.00    4.31 v _304_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.12    0.43    4.74 v _304_/X (sky130_fd_sc_hd__o21a_1)
                                         net20 (net)
                  0.12    0.00    4.74 v output20/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.38    5.12 v output20/X (sky130_fd_sc_hd__buf_2)
                                         readData1[1] (net)
                  0.17    0.00    5.12 v readData1[1] (out)
                                  5.12   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                  2.63   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.34    0.36    2.37 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.34    0.00    2.37 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.31    0.53    2.90 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.31    0.01    2.91 ^ _335_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.16    1.38    4.28 v _335_/X (sky130_fd_sc_hd__mux4_1)
                                         _151_ (net)
                  0.16    0.00    4.28 v _340_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.09    0.39    4.68 v _340_/X (sky130_fd_sc_hd__o21a_1)
                                         net26 (net)
                  0.09    0.00    4.68 v output26/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.17    0.38    5.05 v output26/X (sky130_fd_sc_hd__buf_2)
                                         readData1[7] (net)
                  0.17    0.00    5.05 v readData1[7] (out)
                                  5.05   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.05   data arrival time
-----------------------------------------------------------------------------
                                  2.70   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.34    0.36    2.37 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.34    0.00    2.37 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.31    0.53    2.90 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.31    0.00    2.90 ^ _317_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.17    1.39    4.29 v _317_/X (sky130_fd_sc_hd__mux4_1)
                                         _136_ (net)
                  0.17    0.00    4.29 v _322_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.39    4.68 v _322_/X (sky130_fd_sc_hd__o21a_1)
                                         net23 (net)
                  0.08    0.00    4.68 v output23/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.16    0.37    5.05 v output23/X (sky130_fd_sc_hd__buf_2)
                                         readData1[4] (net)
                  0.16    0.00    5.05 v readData1[4] (out)
                                  5.05   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.05   data arrival time
-----------------------------------------------------------------------------
                                  2.70   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.34    0.36    2.37 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.34    0.00    2.37 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.31    0.53    2.90 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.31    0.00    2.90 ^ _323_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.17    1.39    4.29 v _323_/X (sky130_fd_sc_hd__mux4_1)
                                         _141_ (net)
                  0.17    0.00    4.29 v _328_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.09    0.39    4.69 v _328_/X (sky130_fd_sc_hd__o21a_1)
                                         net24 (net)
                  0.09    0.00    4.69 v output24/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.14    0.35    5.04 v output24/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[5] (net)
                  0.14    0.00    5.04 v readData1[5] (out)
                                  5.04   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.04   data arrival time
-----------------------------------------------------------------------------
                                  2.71   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.34    0.36    2.37 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.34    0.00    2.37 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.31    0.53    2.90 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.31    0.00    2.90 ^ _291_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.15    1.36    4.27 v _291_/X (sky130_fd_sc_hd__mux4_1)
                                         _114_ (net)
                  0.15    0.00    4.27 v _298_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.09    0.39    4.66 v _298_/X (sky130_fd_sc_hd__o21a_1)
                                         net19 (net)
                  0.09    0.00    4.66 v output19/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    5.03 v output19/X (sky130_fd_sc_hd__buf_2)
                                         readData1[0] (net)
                  0.17    0.00    5.03 v readData1[0] (out)
                                  5.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.03   data arrival time
-----------------------------------------------------------------------------
                                  2.72   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.34    0.36    2.37 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.34    0.00    2.37 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.31    0.53    2.90 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.31    0.01    2.91 ^ _305_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.17    1.39    4.29 v _305_/X (sky130_fd_sc_hd__mux4_1)
                                         _126_ (net)
                  0.17    0.00    4.29 v _310_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.07    0.37    4.67 v _310_/X (sky130_fd_sc_hd__o21a_1)
                                         net21 (net)
                  0.07    0.00    4.67 v output21/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.36    5.03 v output21/X (sky130_fd_sc_hd__buf_2)
                                         readData1[2] (net)
                  0.17    0.00    5.03 v readData1[2] (out)
                                  5.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.03   data arrival time
-----------------------------------------------------------------------------
                                  2.72   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.34    0.36    2.37 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.34    0.00    2.37 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.32    0.58    2.96 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.32    0.01    2.96 ^ _242_/S (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.14    0.86    3.82 v _242_/X (sky130_fd_sc_hd__mux2_1)
                                         _073_ (net)
                  0.14    0.00    3.82 v _243_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.09    0.60    4.42 v _243_/X (sky130_fd_sc_hd__a221o_1)
                                         _074_ (net)
                  0.09    0.00    4.42 v _244_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.09    0.23    4.65 v _244_/X (sky130_fd_sc_hd__o21a_1)
                                         net27 (net)
                  0.09    0.00    4.65 v output27/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    5.02 v output27/X (sky130_fd_sc_hd__buf_2)
                                         readData2[0] (net)
                  0.17    0.00    5.02 v readData2[0] (out)
                                  5.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.02   data arrival time
-----------------------------------------------------------------------------
                                  2.73   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.34    0.36    2.37 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.34    0.00    2.37 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.27    0.50    2.87 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.27    0.01    2.88 ^ _269_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.17    1.39    4.27 v _269_/X (sky130_fd_sc_hd__mux4_1)
                                         _095_ (net)
                  0.17    0.00    4.27 v _274_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.39    4.65 v _274_/X (sky130_fd_sc_hd__o21a_1)
                                         net32 (net)
                  0.08    0.00    4.65 v output32/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    5.02 v output32/X (sky130_fd_sc_hd__buf_2)
                                         readData2[5] (net)
                  0.17    0.00    5.02 v readData2[5] (out)
                                  5.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.02   data arrival time
-----------------------------------------------------------------------------
                                  2.73   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.34    0.36    2.37 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.34    0.00    2.37 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.32    0.58    2.96 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.32    0.01    2.96 ^ _248_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.84    3.81 v _248_/X (sky130_fd_sc_hd__mux2_1)
                                         _078_ (net)
                  0.12    0.00    3.81 v _249_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.10    0.60    4.40 v _249_/X (sky130_fd_sc_hd__a221o_1)
                                         _079_ (net)
                  0.10    0.00    4.40 v _250_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.09    0.24    4.64 v _250_/X (sky130_fd_sc_hd__o21a_1)
                                         net28 (net)
                  0.09    0.00    4.64 v output28/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.16    0.37    5.01 v output28/X (sky130_fd_sc_hd__buf_2)
                                         readData2[1] (net)
                  0.16    0.00    5.01 v readData2[1] (out)
                                  5.01   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.01   data arrival time
-----------------------------------------------------------------------------
                                  2.74   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.34    0.36    2.37 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.34    0.00    2.37 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.27    0.50    2.87 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.27    0.01    2.88 ^ _263_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.16    1.37    4.25 v _263_/X (sky130_fd_sc_hd__mux4_1)
                                         _090_ (net)
                  0.16    0.00    4.25 v _268_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.09    0.39    4.64 v _268_/X (sky130_fd_sc_hd__o21a_1)
                                         net31 (net)
                  0.09    0.00    4.64 v output31/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    5.01 v output31/X (sky130_fd_sc_hd__buf_2)
                                         readData2[4] (net)
                  0.17    0.00    5.01 v readData2[4] (out)
                                  5.01   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.01   data arrival time
-----------------------------------------------------------------------------
                                  2.74   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.34    0.36    2.37 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.34    0.00    2.37 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.27    0.50    2.87 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.27    0.00    2.88 ^ _281_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.15    1.35    4.23 v _281_/X (sky130_fd_sc_hd__mux4_1)
                                         _105_ (net)
                  0.15    0.00    4.23 v _286_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.10    0.39    4.62 v _286_/X (sky130_fd_sc_hd__o21a_1)
                                         net34 (net)
                  0.10    0.00    4.62 v output34/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.17    0.38    5.00 v output34/X (sky130_fd_sc_hd__buf_2)
                                         readData2[7] (net)
                  0.17    0.00    5.01 v readData2[7] (out)
                                  5.01   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.01   data arrival time
-----------------------------------------------------------------------------
                                  2.74   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.34    0.36    2.37 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.34    0.00    2.37 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.31    0.53    2.90 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.31    0.00    2.90 ^ _329_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.15    1.36    4.26 v _329_/X (sky130_fd_sc_hd__mux4_1)
                                         _146_ (net)
                  0.15    0.00    4.26 v _334_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.37    4.64 v _334_/X (sky130_fd_sc_hd__o21a_1)
                                         net25 (net)
                  0.08    0.00    4.64 v output25/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    5.00 v output25/X (sky130_fd_sc_hd__buf_2)
                                         readData1[6] (net)
                  0.17    0.00    5.00 v readData1[6] (out)
                                  5.00   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.00   data arrival time
-----------------------------------------------------------------------------
                                  2.75   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.34    0.36    2.37 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.34    0.00    2.37 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.27    0.50    2.87 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.27    0.00    2.87 ^ _275_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.16    1.37    4.24 v _275_/X (sky130_fd_sc_hd__mux4_1)
                                         _100_ (net)
                  0.16    0.00    4.24 v _280_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.38    4.63 v _280_/X (sky130_fd_sc_hd__o21a_1)
                                         net33 (net)
                  0.08    0.00    4.63 v output33/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    5.00 v output33/X (sky130_fd_sc_hd__buf_2)
                                         readData2[6] (net)
                  0.17    0.00    5.00 v readData2[6] (out)
                                  5.00   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.00   data arrival time
-----------------------------------------------------------------------------
                                  2.75   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.34    0.36    2.37 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.34    0.00    2.37 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.31    0.53    2.90 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.31    0.00    2.90 ^ _311_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.15    1.36    4.27 v _311_/X (sky130_fd_sc_hd__mux4_1)
                                         _131_ (net)
                  0.15    0.00    4.27 v _316_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.38    4.65 v _316_/X (sky130_fd_sc_hd__o21a_1)
                                         net22 (net)
                  0.08    0.00    4.65 v output22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.14    0.35    5.00 v output22/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[3] (net)
                  0.14    0.00    5.00 v readData1[3] (out)
                                  5.00   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.00   data arrival time
-----------------------------------------------------------------------------
                                  2.75   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.34    0.36    2.37 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.34    0.00    2.37 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.27    0.50    2.87 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.27    0.00    2.88 ^ _251_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.16    1.37    4.25 v _251_/X (sky130_fd_sc_hd__mux4_1)
                                         _080_ (net)
                  0.16    0.00    4.25 v _256_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.38    4.63 v _256_/X (sky130_fd_sc_hd__o21a_1)
                                         net29 (net)
                  0.08    0.00    4.63 v output29/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    4.99 v output29/X (sky130_fd_sc_hd__buf_2)
                                         readData2[2] (net)
                  0.17    0.00    4.99 v readData2[2] (out)
                                  4.99   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -4.99   data arrival time
-----------------------------------------------------------------------------
                                  2.76   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.34    0.36    2.37 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.34    0.00    2.37 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.32    0.58    2.96 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.32    0.01    2.96 ^ _260_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.83    3.79 v _260_/X (sky130_fd_sc_hd__mux2_1)
                                         _088_ (net)
                  0.12    0.00    3.79 v _261_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.11    0.61    4.40 v _261_/X (sky130_fd_sc_hd__a221o_1)
                                         _089_ (net)
                  0.11    0.00    4.40 v _262_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.24    4.63 v _262_/X (sky130_fd_sc_hd__o21a_1)
                                         net30 (net)
                  0.08    0.00    4.63 v output30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.14    0.35    4.98 v output30/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData2[3] (net)
                  0.14    0.00    4.98 v readData2[3] (out)
                                  4.98   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -4.98   data arrival time
-----------------------------------------------------------------------------
                                  2.77   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.22    0.41    2.42 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.22    0.00    2.42 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.32    3.74 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.74 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.16    0.41    4.15 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.16    0.00    4.15 v _435_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.13    0.79    4.94 v _435_/X (sky130_fd_sc_hd__mux2_1)
                                         _208_ (net)
                  0.13    0.00    4.94 v _436_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.20    5.14 v _436_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _042_ (net)
                  0.05    0.00    5.14 v _524_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.14   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.07    0.26   10.69 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.69 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -5.14   data arrival time
-----------------------------------------------------------------------------
                                  5.04   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.22    0.41    2.42 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.22    0.00    2.42 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.32    3.74 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.74 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.16    0.41    4.15 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.16    0.00    4.15 v _445_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.78    4.94 v _445_/X (sky130_fd_sc_hd__mux2_1)
                                         _213_ (net)
                  0.12    0.00    4.94 v _446_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    5.13 v _446_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _047_ (net)
                  0.05    0.00    5.13 v _529_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.13   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.08    0.26   10.69 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.08    0.00   10.69 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -5.13   data arrival time
-----------------------------------------------------------------------------
                                  5.05   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.22    0.41    2.42 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.22    0.00    2.42 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.32    3.74 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.74 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.16    0.41    4.15 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.16    0.00    4.15 v _439_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.77    4.93 v _439_/X (sky130_fd_sc_hd__mux2_1)
                                         _210_ (net)
                  0.12    0.00    4.93 v _440_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    5.12 v _440_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _044_ (net)
                  0.05    0.00    5.12 v _526_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.12   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.69 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.69 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                  5.06   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.22    0.41    2.42 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.22    0.00    2.42 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.32    3.74 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.74 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.16    0.41    4.15 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.16    0.00    4.15 v _433_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.76    4.92 v _433_/X (sky130_fd_sc_hd__mux2_1)
                                         _207_ (net)
                  0.11    0.00    4.92 v _434_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    5.10 v _434_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _041_ (net)
                  0.05    0.00    5.10 v _523_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.10   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.69 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  5.08   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.22    0.41    2.42 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.22    0.00    2.42 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.32    3.74 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.74 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.16    0.41    4.15 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.16    0.00    4.15 v _437_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.76    4.92 v _437_/X (sky130_fd_sc_hd__mux2_1)
                                         _209_ (net)
                  0.11    0.00    4.92 v _438_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    5.10 v _438_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _043_ (net)
                  0.04    0.00    5.10 v _525_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.10   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.69 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.69 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.22    0.41    2.42 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.22    0.00    2.42 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.32    3.74 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.74 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.16    0.41    4.15 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.16    0.00    4.15 v _443_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.76    4.91 v _443_/X (sky130_fd_sc_hd__mux2_1)
                                         _212_ (net)
                  0.11    0.00    4.91 v _444_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    5.09 v _444_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _046_ (net)
                  0.04    0.00    5.09 v _528_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.69 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.69 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -5.09   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.22    0.41    2.42 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.22    0.00    2.42 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.32    3.74 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.74 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.16    0.41    4.15 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.16    0.00    4.15 v _431_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.76    4.91 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                         _206_ (net)
                  0.11    0.00    4.91 v _432_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    5.09 v _432_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _040_ (net)
                  0.04    0.00    5.09 v _522_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.69 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -5.09   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.22    0.41    2.42 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.22    0.00    2.42 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.32    3.74 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.74 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.16    0.41    4.15 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.16    0.00    4.15 v _441_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.75    4.90 v _441_/X (sky130_fd_sc_hd__mux2_1)
                                         _211_ (net)
                  0.11    0.00    4.90 v _442_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    5.09 v _442_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _045_ (net)
                  0.05    0.00    5.09 v _527_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.69 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.69 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -5.09   data arrival time
-----------------------------------------------------------------------------
                                  5.10   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.36    1.11    3.55 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.36    0.00    3.55 ^ _380_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.85    4.39 v _380_/X (sky130_fd_sc_hd__mux2_1)
                                         _178_ (net)
                  0.12    0.00    4.39 v _381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.58 v _381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _017_ (net)
                  0.05    0.00    4.58 v _499_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.58   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.07    0.26   10.69 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.69 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.58   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.35    1.10    3.54 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.35    0.00    3.54 ^ _423_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.38 v _423_/X (sky130_fd_sc_hd__mux2_1)
                                         _201_ (net)
                  0.11    0.00    4.38 v _424_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.20    4.57 v _424_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _037_ (net)
                  0.06    0.00    4.57 v _519_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.57   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.69 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.69 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.57   data arrival time
-----------------------------------------------------------------------------
                                  5.61   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.36    1.11    3.55 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.36    0.00    3.55 ^ _392_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.84    4.39 v _392_/X (sky130_fd_sc_hd__mux2_1)
                                         _184_ (net)
                  0.11    0.00    4.39 v _393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.57 v _393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _023_ (net)
                  0.05    0.00    4.57 v _505_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.57   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.08    0.26   10.69 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.08    0.00   10.69 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.57   data arrival time
-----------------------------------------------------------------------------
                                  5.61   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.35    1.10    3.54 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.35    0.00    3.54 ^ _421_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.84    4.38 v _421_/X (sky130_fd_sc_hd__mux2_1)
                                         _200_ (net)
                  0.12    0.00    4.39 v _422_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.57 v _422_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _036_ (net)
                  0.04    0.00    4.57 v _518_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.57   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.69 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.69 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.57   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.36    1.11    3.55 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.36    0.00    3.55 ^ _382_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.38 v _382_/X (sky130_fd_sc_hd__mux2_1)
                                         _179_ (net)
                  0.11    0.00    4.38 v _383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.56 v _383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _018_ (net)
                  0.04    0.00    4.56 v _500_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.56   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.07    0.26   10.69 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.69 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.56   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.35    1.10    3.54 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.35    0.00    3.54 ^ _419_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.84    4.38 v _419_/X (sky130_fd_sc_hd__mux2_1)
                                         _199_ (net)
                  0.11    0.00    4.38 v _420_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.56 v _420_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _035_ (net)
                  0.04    0.00    4.56 v _517_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.56   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.69 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.56   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.36    1.11    3.55 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.36    0.00    3.55 ^ _378_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.38 v _378_/X (sky130_fd_sc_hd__mux2_1)
                                         _177_ (net)
                  0.11    0.00    4.38 v _379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.56 v _379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _016_ (net)
                  0.05    0.00    4.56 v _498_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.56   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.69 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.56   data arrival time
-----------------------------------------------------------------------------
                                  5.63   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.36    1.11    3.55 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.36    0.00    3.55 ^ _384_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.37 v _384_/X (sky130_fd_sc_hd__mux2_1)
                                         _180_ (net)
                  0.11    0.00    4.37 v _385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.56 v _385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _019_ (net)
                  0.05    0.00    4.56 v _501_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.56   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.69 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.56   data arrival time
-----------------------------------------------------------------------------
                                  5.63   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.36    1.11    3.55 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.36    0.00    3.55 ^ _388_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.37 v _388_/X (sky130_fd_sc_hd__mux2_1)
                                         _182_ (net)
                  0.11    0.00    4.37 v _389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.55 v _389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _021_ (net)
                  0.04    0.00    4.55 v _503_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.55   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.69 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.69 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.55   data arrival time
-----------------------------------------------------------------------------
                                  5.63   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.36    1.11    3.55 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.36    0.00    3.55 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.37 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                         _183_ (net)
                  0.11    0.00    4.37 v _391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.55 v _391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _022_ (net)
                  0.04    0.00    4.55 v _504_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.55   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.69 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.69 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.55   data arrival time
-----------------------------------------------------------------------------
                                  5.63   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.35    1.10    3.54 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.35    0.00    3.54 ^ _427_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.82    4.36 v _427_/X (sky130_fd_sc_hd__mux2_1)
                                         _203_ (net)
                  0.10    0.00    4.36 v _428_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.54 v _428_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _039_ (net)
                  0.05    0.00    4.54 v _521_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.54   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.69 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.69 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.54   data arrival time
-----------------------------------------------------------------------------
                                  5.64   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.35    1.10    3.54 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.35    0.00    3.54 ^ _415_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.37 v _415_/X (sky130_fd_sc_hd__mux2_1)
                                         _197_ (net)
                  0.11    0.00    4.37 v _416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.55 v _416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _033_ (net)
                  0.04    0.00    4.55 v _515_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.55   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.69 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.55   data arrival time
-----------------------------------------------------------------------------
                                  5.64   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.36    1.11    3.55 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.36    0.00    3.55 ^ _386_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.82    4.37 v _386_/X (sky130_fd_sc_hd__mux2_1)
                                         _181_ (net)
                  0.10    0.00    4.37 v _387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.55 v _387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _020_ (net)
                  0.04    0.00    4.55 v _502_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.55   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.69 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.69 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.25   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.55   data arrival time
-----------------------------------------------------------------------------
                                  5.64   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.35    1.10    3.54 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.35    0.00    3.54 ^ _417_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.37 v _417_/X (sky130_fd_sc_hd__mux2_1)
                                         _198_ (net)
                  0.11    0.00    4.37 v _418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.55 v _418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _034_ (net)
                  0.04    0.00    4.55 v _516_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.55   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.69 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.55   data arrival time
-----------------------------------------------------------------------------
                                  5.64   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.35    1.10    3.54 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.35    0.00    3.54 ^ _425_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.82    4.36 v _425_/X (sky130_fd_sc_hd__mux2_1)
                                         _202_ (net)
                  0.10    0.00    4.36 v _426_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.54 v _426_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _038_ (net)
                  0.04    0.00    4.54 v _520_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.54   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.69 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.69 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.54   data arrival time
-----------------------------------------------------------------------------
                                  5.64   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.35    1.10    3.54 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.35    0.00    3.54 ^ _413_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.82    4.36 v _413_/X (sky130_fd_sc_hd__mux2_1)
                                         _196_ (net)
                  0.10    0.00    4.36 v _414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.54 v _414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _032_ (net)
                  0.04    0.00    4.54 v _514_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.54   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.69 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.54   data arrival time
-----------------------------------------------------------------------------
                                  5.65   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.24    0.00    2.43 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.11    0.61    3.04 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.11    0.00    3.04 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.30    0.46    3.50 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.30    0.00    3.50 ^ _371_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.83    4.33 v _371_/X (sky130_fd_sc_hd__mux2_1)
                                         _173_ (net)
                  0.12    0.00    4.33 v _372_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.52 v _372_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _013_ (net)
                  0.05    0.00    4.52 v _495_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.52   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.69 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.69 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                  5.66   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.24    0.00    2.43 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.31    1.06    3.49 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.31    0.00    3.49 ^ _458_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.83    4.32 v _458_/X (sky130_fd_sc_hd__mux2_1)
                                         _220_ (net)
                  0.12    0.00    4.32 v _459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.51 v _459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _053_ (net)
                  0.05    0.00    4.51 v _535_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.51   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.69 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.69 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                  5.67   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.24    0.00    2.43 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.31    1.06    3.49 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.31    0.00    3.49 ^ _452_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.31 v _452_/X (sky130_fd_sc_hd__mux2_1)
                                         _217_ (net)
                  0.11    0.00    4.32 v _453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.51 v _453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _050_ (net)
                  0.05    0.00    4.51 v _532_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.51   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.69 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                  5.67   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.24    0.00    2.43 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.11    0.61    3.04 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.11    0.00    3.04 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.30    0.46    3.50 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.30    0.00    3.50 ^ _367_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.32 v _367_/X (sky130_fd_sc_hd__mux2_1)
                                         _171_ (net)
                  0.11    0.00    4.32 v _368_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.51 v _368_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _011_ (net)
                  0.05    0.00    4.51 v _493_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.51   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.69 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                  5.68   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.24    0.00    2.43 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.11    0.61    3.04 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.11    0.00    3.04 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.30    0.46    3.50 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.30    0.00    3.50 ^ _369_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.32 v _369_/X (sky130_fd_sc_hd__mux2_1)
                                         _172_ (net)
                  0.11    0.00    4.32 v _370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.51 v _370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _012_ (net)
                  0.04    0.00    4.51 v _494_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.51   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.69 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.69 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                  5.68   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.24    0.00    2.43 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.11    0.61    3.04 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.11    0.00    3.04 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.30    0.46    3.50 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.30    0.00    3.50 ^ _363_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.31 v _363_/X (sky130_fd_sc_hd__mux2_1)
                                         _169_ (net)
                  0.11    0.00    4.31 v _364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.50 v _364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _009_ (net)
                  0.05    0.00    4.50 v _491_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.50   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.69 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.50   data arrival time
-----------------------------------------------------------------------------
                                  5.68   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.24    0.00    2.43 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.11    0.61    3.04 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.11    0.00    3.04 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.30    0.46    3.50 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.30    0.00    3.50 ^ _365_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.32 v _365_/X (sky130_fd_sc_hd__mux2_1)
                                         _170_ (net)
                  0.11    0.00    4.32 v _366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.50 v _366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _010_ (net)
                  0.04    0.00    4.50 v _492_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.50   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.69 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.25   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.50   data arrival time
-----------------------------------------------------------------------------
                                  5.68   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.24    0.00    2.43 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.11    0.61    3.04 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.11    0.00    3.04 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.30    0.46    3.50 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.30    0.00    3.50 ^ _361_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.32 v _361_/X (sky130_fd_sc_hd__mux2_1)
                                         _168_ (net)
                  0.11    0.00    4.32 v _362_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.50 v _362_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _008_ (net)
                  0.04    0.00    4.50 v _490_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.50   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.69 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.50   data arrival time
-----------------------------------------------------------------------------
                                  5.68   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.24    0.00    2.43 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.11    0.61    3.04 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.11    0.00    3.04 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.30    0.46    3.50 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.30    0.00    3.50 ^ _375_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.80    4.30 v _375_/X (sky130_fd_sc_hd__mux2_1)
                                         _175_ (net)
                  0.10    0.00    4.30 v _376_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.49 v _376_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.05    0.00    4.49 v _497_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.49   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.07    0.26   10.69 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.69 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.49   data arrival time
-----------------------------------------------------------------------------
                                  5.69   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.24    0.00    2.43 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.31    1.06    3.49 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.31    0.00    3.49 ^ _456_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.30 v _456_/X (sky130_fd_sc_hd__mux2_1)
                                         _219_ (net)
                  0.11    0.00    4.30 v _457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.49 v _457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _052_ (net)
                  0.05    0.00    4.49 v _534_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.49   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.69 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.69 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.49   data arrival time
-----------------------------------------------------------------------------
                                  5.69   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.24    0.00    2.43 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.31    1.06    3.49 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.31    0.00    3.49 ^ _462_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.30 v _462_/X (sky130_fd_sc_hd__mux2_1)
                                         _222_ (net)
                  0.11    0.00    4.30 v _463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.48 v _463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _055_ (net)
                  0.05    0.00    4.48 v _537_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.48   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.07    0.26   10.69 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.69 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.48   data arrival time
-----------------------------------------------------------------------------
                                  5.69   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.24    0.00    2.43 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.31    1.06    3.49 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.31    0.00    3.49 ^ _460_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.31 v _460_/X (sky130_fd_sc_hd__mux2_1)
                                         _221_ (net)
                  0.11    0.00    4.31 v _461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.49 v _461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _054_ (net)
                  0.04    0.00    4.49 v _536_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.49   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.08    0.26   10.69 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.08    0.00   10.69 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.49   data arrival time
-----------------------------------------------------------------------------
                                  5.70   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.24    0.00    2.43 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.11    0.61    3.04 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.11    0.00    3.04 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.30    0.46    3.50 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.30    0.00    3.50 ^ _373_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.31 v _373_/X (sky130_fd_sc_hd__mux2_1)
                                         _174_ (net)
                  0.11    0.00    4.31 v _374_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.49 v _374_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _014_ (net)
                  0.04    0.00    4.49 v _496_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.49   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.08    0.26   10.69 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.08    0.00   10.69 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.25   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.49   data arrival time
-----------------------------------------------------------------------------
                                  5.70   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.24    0.00    2.43 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.31    1.06    3.49 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.31    0.00    3.49 ^ _454_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.80    4.29 v _454_/X (sky130_fd_sc_hd__mux2_1)
                                         _218_ (net)
                  0.10    0.00    4.29 v _455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.47 v _455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _051_ (net)
                  0.05    0.00    4.47 v _533_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.47   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.69 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                  5.71   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.22    0.41    2.42 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.22    0.00    2.42 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    3.00 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    3.00 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.31    0.46    3.46 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.31    0.00    3.46 ^ _410_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.29 v _410_/X (sky130_fd_sc_hd__mux2_1)
                                         _194_ (net)
                  0.11    0.00    4.29 v _411_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.47 v _411_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _031_ (net)
                  0.04    0.00    4.47 v _513_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.47   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.69 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.69 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                  5.71   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.59    3.03 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.03 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.28    0.43    3.46 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.28    0.00    3.46 ^ _347_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.82    4.28 v _347_/X (sky130_fd_sc_hd__mux2_1)
                                         _160_ (net)
                  0.12    0.00    4.28 v _348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.47 v _348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _002_ (net)
                  0.05    0.00    4.47 v _484_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.47   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.69 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                  5.71   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.24    0.00    2.43 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.31    1.06    3.49 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.31    0.00    3.49 ^ _448_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.80    4.29 v _448_/X (sky130_fd_sc_hd__mux2_1)
                                         _215_ (net)
                  0.10    0.00    4.29 v _449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.47 v _449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _048_ (net)
                  0.04    0.00    4.47 v _530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.47   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.69 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                  5.71   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.24    0.00    2.43 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.31    1.06    3.49 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.31    0.00    3.49 ^ _450_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.80    4.29 v _450_/X (sky130_fd_sc_hd__mux2_1)
                                         _216_ (net)
                  0.10    0.00    4.29 v _451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.47 v _451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _049_ (net)
                  0.04    0.00    4.47 v _531_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.47   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.69 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                  5.71   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.22    0.41    2.42 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.22    0.00    2.42 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    3.00 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    3.00 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.31    0.46    3.46 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.31    0.00    3.46 ^ _400_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.29 v _400_/X (sky130_fd_sc_hd__mux2_1)
                                         _189_ (net)
                  0.11    0.00    4.29 v _401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.47 v _401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _026_ (net)
                  0.04    0.00    4.47 v _508_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.47   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.69 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                  5.72   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.22    0.41    2.42 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.22    0.00    2.42 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    3.00 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    3.00 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.31    0.46    3.46 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.31    0.00    3.46 ^ _404_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.29 v _404_/X (sky130_fd_sc_hd__mux2_1)
                                         _191_ (net)
                  0.11    0.00    4.29 v _405_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.47 v _405_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _028_ (net)
                  0.04    0.00    4.47 v _510_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.47   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.69 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.69 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                  5.72   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.59    3.03 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.03 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.28    0.43    3.46 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.28    0.00    3.46 ^ _355_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.28 v _355_/X (sky130_fd_sc_hd__mux2_1)
                                         _164_ (net)
                  0.11    0.00    4.28 v _356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.46 v _356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _006_ (net)
                  0.05    0.00    4.46 v _488_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.46   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.08    0.26   10.69 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.08    0.00   10.69 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.46   data arrival time
-----------------------------------------------------------------------------
                                  5.72   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.22    0.41    2.42 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.22    0.00    2.42 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    3.00 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    3.00 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.31    0.46    3.46 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.31    0.00    3.46 ^ _406_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.28 v _406_/X (sky130_fd_sc_hd__mux2_1)
                                         _192_ (net)
                  0.11    0.00    4.28 v _407_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.46 v _407_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _029_ (net)
                  0.04    0.00    4.46 v _511_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.46   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.69 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.69 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.46   data arrival time
-----------------------------------------------------------------------------
                                  5.72   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.59    3.03 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.03 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.28    0.43    3.46 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.28    0.00    3.46 ^ _351_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.28 v _351_/X (sky130_fd_sc_hd__mux2_1)
                                         _162_ (net)
                  0.11    0.00    4.28 v _352_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.46 v _352_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _004_ (net)
                  0.04    0.00    4.46 v _486_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.46   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.69 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.69 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.46   data arrival time
-----------------------------------------------------------------------------
                                  5.72   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.59    3.03 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.03 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.28    0.43    3.46 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.28    0.00    3.46 ^ _357_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.80    4.26 v _357_/X (sky130_fd_sc_hd__mux2_1)
                                         _165_ (net)
                  0.11    0.00    4.26 v _358_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.45 v _358_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _007_ (net)
                  0.05    0.00    4.45 v _489_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.45   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.07    0.26   10.69 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.69 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                  5.73   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.22    0.41    2.42 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.22    0.00    2.42 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    3.00 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    3.00 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.31    0.46    3.46 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.31    0.00    3.46 ^ _402_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.28 v _402_/X (sky130_fd_sc_hd__mux2_1)
                                         _190_ (net)
                  0.11    0.00    4.28 v _403_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.46 v _403_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _027_ (net)
                  0.04    0.00    4.46 v _509_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.46   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.69 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.46   data arrival time
-----------------------------------------------------------------------------
                                  5.73   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.22    0.41    2.42 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.22    0.00    2.42 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    3.00 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    3.00 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.31    0.46    3.46 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.31    0.00    3.46 ^ _398_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.28 v _398_/X (sky130_fd_sc_hd__mux2_1)
                                         _188_ (net)
                  0.11    0.00    4.28 v _399_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.46 v _399_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _025_ (net)
                  0.04    0.00    4.46 v _507_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.46   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.69 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.25   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.46   data arrival time
-----------------------------------------------------------------------------
                                  5.73   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.22    0.41    2.42 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.22    0.00    2.42 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    3.00 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    3.00 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.31    0.46    3.46 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.31    0.00    3.46 ^ _396_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.28 v _396_/X (sky130_fd_sc_hd__mux2_1)
                                         _187_ (net)
                  0.11    0.00    4.28 v _397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.46 v _397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _024_ (net)
                  0.04    0.00    4.46 v _506_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.46   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.69 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.46   data arrival time
-----------------------------------------------------------------------------
                                  5.73   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.22    0.41    2.42 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.22    0.00    2.42 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    3.00 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    3.00 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.31    0.46    3.46 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.31    0.00    3.46 ^ _408_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.27 v _408_/X (sky130_fd_sc_hd__mux2_1)
                                         _193_ (net)
                  0.11    0.00    4.27 v _409_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.45 v _409_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _030_ (net)
                  0.04    0.00    4.45 v _512_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.45   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.69 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.69 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                  5.73   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.59    3.03 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.03 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.28    0.43    3.46 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.28    0.00    3.46 ^ _353_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.80    4.26 v _353_/X (sky130_fd_sc_hd__mux2_1)
                                         _163_ (net)
                  0.11    0.00    4.26 v _354_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.45 v _354_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _005_ (net)
                  0.05    0.00    4.45 v _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.45   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.69 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.69 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                  5.73   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.59    3.03 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.03 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.28    0.43    3.46 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.28    0.00    3.46 ^ _345_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.27 v _345_/X (sky130_fd_sc_hd__mux2_1)
                                         _159_ (net)
                  0.11    0.00    4.27 v _346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.45 v _346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _001_ (net)
                  0.04    0.00    4.45 v _483_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.45   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.69 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                  5.74   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.59    3.03 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.03 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.28    0.43    3.46 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.28    0.00    3.46 ^ _343_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.80    4.26 v _343_/X (sky130_fd_sc_hd__mux2_1)
                                         _158_ (net)
                  0.10    0.00    4.26 v _344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.44 v _344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _000_ (net)
                  0.04    0.00    4.44 v _482_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.44   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.69 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.25   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.44   data arrival time
-----------------------------------------------------------------------------
                                  5.75   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.24    0.42    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    2.44 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.59    3.03 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.03 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.28    0.43    3.46 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.28    0.00    3.46 ^ _349_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.80    4.26 v _349_/X (sky130_fd_sc_hd__mux2_1)
                                         _161_ (net)
                  0.10    0.00    4.26 v _350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.17    4.43 v _350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _003_ (net)
                  0.04    0.00    4.43 v _485_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.69 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.25   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                  5.75   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.39    0.39    2.41 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.39    0.00    2.41 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.50    2.91 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.91 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.36 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.29    0.00    3.36 ^ _478_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.18 v _478_/X (sky130_fd_sc_hd__mux2_1)
                                         _231_ (net)
                  0.11    0.00    4.18 v _479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.36 v _479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _062_ (net)
                  0.05    0.00    4.36 v _544_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.36   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.08    0.26   10.69 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.08    0.00   10.69 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.36   data arrival time
-----------------------------------------------------------------------------
                                  5.82   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.39    0.39    2.41 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.39    0.00    2.41 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.50    2.91 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.91 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.36 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.29    0.00    3.36 ^ _468_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.82    4.19 v _468_/X (sky130_fd_sc_hd__mux2_1)
                                         _226_ (net)
                  0.12    0.00    4.19 v _469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.37 v _469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _057_ (net)
                  0.04    0.00    4.37 v _539_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.37   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.69 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.25   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.37   data arrival time
-----------------------------------------------------------------------------
                                  5.82   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.39    0.39    2.41 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.39    0.00    2.41 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.50    2.91 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.91 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.36 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.29    0.00    3.36 ^ _480_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.17 v _480_/X (sky130_fd_sc_hd__mux2_1)
                                         _232_ (net)
                  0.11    0.00    4.17 v _481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.35 v _481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _063_ (net)
                  0.05    0.00    4.35 v _545_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.35   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.07    0.26   10.69 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.69 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.35   data arrival time
-----------------------------------------------------------------------------
                                  5.83   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.39    0.39    2.41 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.39    0.00    2.41 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.50    2.91 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.91 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.36 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.29    0.00    3.36 ^ _472_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.17 v _472_/X (sky130_fd_sc_hd__mux2_1)
                                         _228_ (net)
                  0.11    0.00    4.17 v _473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.35 v _473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _059_ (net)
                  0.04    0.00    4.35 v _541_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.35   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.69 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.35   data arrival time
-----------------------------------------------------------------------------
                                  5.83   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.39    0.39    2.41 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.39    0.00    2.41 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.50    2.91 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.91 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.36 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.29    0.00    3.36 ^ _474_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.17 v _474_/X (sky130_fd_sc_hd__mux2_1)
                                         _229_ (net)
                  0.11    0.00    4.17 v _475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.35 v _475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _060_ (net)
                  0.04    0.00    4.35 v _542_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.35   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.69 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.69 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.35   data arrival time
-----------------------------------------------------------------------------
                                  5.83   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.39    0.39    2.41 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.39    0.00    2.41 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.50    2.91 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.91 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.36 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.29    0.00    3.36 ^ _466_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.17 v _466_/X (sky130_fd_sc_hd__mux2_1)
                                         _225_ (net)
                  0.11    0.00    4.17 v _467_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.35 v _467_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _056_ (net)
                  0.04    0.00    4.35 v _538_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.35   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.69 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.35   data arrival time
-----------------------------------------------------------------------------
                                  5.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.39    0.39    2.41 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.39    0.00    2.41 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.50    2.91 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.91 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.36 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.29    0.00    3.36 ^ _476_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.80    4.17 v _476_/X (sky130_fd_sc_hd__mux2_1)
                                         _230_ (net)
                  0.10    0.00    4.17 v _477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.35 v _477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _061_ (net)
                  0.05    0.00    4.35 v _543_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.35   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.69 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.69 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -4.35   data arrival time
-----------------------------------------------------------------------------
                                  5.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.39    0.39    2.41 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.39    0.00    2.41 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.50    2.91 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.91 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.36 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.29    0.00    3.36 ^ _470_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.80    4.17 v _470_/X (sky130_fd_sc_hd__mux2_1)
                                         _227_ (net)
                  0.10    0.00    4.17 v _471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.34 v _471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _058_ (net)
                  0.04    0.00    4.34 v _540_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.34   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.16    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.16    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.43 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.69 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.69 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.44   clock uncertainty
                          0.00   10.44   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.34   data arrival time
-----------------------------------------------------------------------------
                                  5.84   slack (MET)



worst slack corner Slowest: 2.6269
======================= Typical Corner ===================================

Startpoint: readReg1[1] (input port clocked by clk)
Endpoint: readData1[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[1] (in)
                                         readReg1[1] (net)
                  0.02    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.25    0.24    2.24 ^ input2/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.25    0.00    2.25 ^ _289_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.17    0.31    2.56 ^ _289_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _112_ (net)
                  0.17    0.00    2.56 ^ _290_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.16    0.27    2.83 ^ _290_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _113_ (net)
                  0.16    0.00    2.83 ^ _299_/S1 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.09    0.33    3.16 v _299_/X (sky130_fd_sc_hd__mux4_1)
                                         _121_ (net)
                  0.09    0.00    3.16 v _304_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.06    0.22    3.38 v _304_/X (sky130_fd_sc_hd__o21a_1)
                                         net20 (net)
                  0.06    0.00    3.38 v output20/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.20    3.58 v output20/X (sky130_fd_sc_hd__buf_2)
                                         readData1[1] (net)
                  0.09    0.00    3.58 v readData1[1] (out)
                                  3.58   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.58   data arrival time
-----------------------------------------------------------------------------
                                  4.17   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.23    0.22    2.23 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.23    0.00    2.23 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.19    0.32    2.55 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.19    0.00    2.55 ^ _326_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.92 v _326_/X (sky130_fd_sc_hd__mux2_1)
                                         _144_ (net)
                  0.06    0.00    2.92 v _327_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.01    0.07    0.33    3.25 v _327_/X (sky130_fd_sc_hd__a221o_1)
                                         _145_ (net)
                  0.07    0.00    3.25 v _328_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.13    3.38 v _328_/X (sky130_fd_sc_hd__o21a_1)
                                         net24 (net)
                  0.05    0.00    3.38 v output24/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.19    3.57 v output24/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[5] (net)
                  0.08    0.00    3.57 v readData1[5] (out)
                                  3.57   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.57   data arrival time
-----------------------------------------------------------------------------
                                  4.18   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.23    0.22    2.23 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.23    0.00    2.23 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.21    0.33    2.56 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.21    0.01    2.57 ^ _242_/S (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.38    2.95 v _242_/X (sky130_fd_sc_hd__mux2_1)
                                         _073_ (net)
                  0.07    0.00    2.95 v _243_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.26 v _243_/X (sky130_fd_sc_hd__a221o_1)
                                         _074_ (net)
                  0.05    0.00    3.26 v _244_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.12    3.38 v _244_/X (sky130_fd_sc_hd__o21a_1)
                                         net27 (net)
                  0.05    0.00    3.38 v output27/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.56 v output27/X (sky130_fd_sc_hd__buf_2)
                                         readData2[0] (net)
                  0.09    0.00    3.56 v readData2[0] (out)
                                  3.56   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.23    0.22    2.23 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.23    0.00    2.23 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.21    0.33    2.56 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.21    0.01    2.57 ^ _248_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.94 v _248_/X (sky130_fd_sc_hd__mux2_1)
                                         _078_ (net)
                  0.06    0.00    2.94 v _249_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.31    3.25 v _249_/X (sky130_fd_sc_hd__a221o_1)
                                         _079_ (net)
                  0.06    0.00    3.25 v _250_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.12    3.37 v _250_/X (sky130_fd_sc_hd__o21a_1)
                                         net28 (net)
                  0.05    0.00    3.37 v output28/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.56 v output28/X (sky130_fd_sc_hd__buf_2)
                                         readData2[1] (net)
                  0.09    0.00    3.56 v readData2[1] (out)
                                  3.56   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.23    0.22    2.23 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.23    0.00    2.23 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.21    0.33    2.56 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.21    0.00    2.57 ^ _272_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    2.93 v _272_/X (sky130_fd_sc_hd__mux2_1)
                                         _098_ (net)
                  0.06    0.00    2.93 v _273_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.01    0.06    0.32    3.25 v _273_/X (sky130_fd_sc_hd__a221o_1)
                                         _099_ (net)
                  0.06    0.00    3.25 v _274_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.37 v _274_/X (sky130_fd_sc_hd__o21a_1)
                                         net32 (net)
                  0.04    0.00    3.37 v output32/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.56 v output32/X (sky130_fd_sc_hd__buf_2)
                                         readData2[5] (net)
                  0.09    0.00    3.56 v readData2[5] (out)
                                  3.56   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.23    0.22    2.23 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.23    0.00    2.23 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.21    0.33    2.56 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.21    0.00    2.57 ^ _266_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.94 v _266_/X (sky130_fd_sc_hd__mux2_1)
                                         _093_ (net)
                  0.06    0.00    2.94 v _267_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.31    3.25 v _267_/X (sky130_fd_sc_hd__a221o_1)
                                         _094_ (net)
                  0.06    0.00    3.25 v _268_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.12    3.37 v _268_/X (sky130_fd_sc_hd__o21a_1)
                                         net31 (net)
                  0.05    0.00    3.37 v output31/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.56 v output31/X (sky130_fd_sc_hd__buf_2)
                                         readData2[4] (net)
                  0.09    0.00    3.56 v readData2[4] (out)
                                  3.56   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.23    0.22    2.23 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.23    0.00    2.23 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.21    0.33    2.56 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.21    0.01    2.57 ^ _260_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    2.93 v _260_/X (sky130_fd_sc_hd__mux2_1)
                                         _088_ (net)
                  0.06    0.00    2.93 v _261_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.32    3.25 v _261_/X (sky130_fd_sc_hd__a221o_1)
                                         _089_ (net)
                  0.06    0.00    3.25 v _262_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.37 v _262_/X (sky130_fd_sc_hd__o21a_1)
                                         net30 (net)
                  0.04    0.00    3.37 v output30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.19    3.56 v output30/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData2[3] (net)
                  0.08    0.00    3.56 v readData2[3] (out)
                                  3.56   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.23    0.22    2.23 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.23    0.00    2.23 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.19    0.32    2.55 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.19    0.01    2.55 ^ _296_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.07    0.37    2.92 v _296_/X (sky130_fd_sc_hd__mux2_1)
                                         _119_ (net)
                  0.07    0.00    2.92 v _297_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.31    3.24 v _297_/X (sky130_fd_sc_hd__a221o_1)
                                         _120_ (net)
                  0.06    0.00    3.24 v _298_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.12    3.36 v _298_/X (sky130_fd_sc_hd__o21a_1)
                                         net19 (net)
                  0.05    0.00    3.36 v output19/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.55 v output19/X (sky130_fd_sc_hd__buf_2)
                                         readData1[0] (net)
                  0.09    0.00    3.55 v readData1[0] (out)
                                  3.55   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.55   data arrival time
-----------------------------------------------------------------------------
                                  4.20   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.23    0.22    2.23 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.23    0.00    2.23 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.21    0.33    2.56 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.21    0.00    2.57 ^ _254_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.93 v _254_/X (sky130_fd_sc_hd__mux2_1)
                                         _083_ (net)
                  0.06    0.00    2.93 v _255_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.31    3.25 v _255_/X (sky130_fd_sc_hd__a221o_1)
                                         _084_ (net)
                  0.06    0.00    3.25 v _256_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.36 v _256_/X (sky130_fd_sc_hd__o21a_1)
                                         net29 (net)
                  0.04    0.00    3.36 v output29/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.55 v output29/X (sky130_fd_sc_hd__buf_2)
                                         readData2[2] (net)
                  0.09    0.00    3.55 v readData2[2] (out)
                                  3.55   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.55   data arrival time
-----------------------------------------------------------------------------
                                  4.20   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.23    0.22    2.23 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.23    0.00    2.23 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.19    0.32    2.55 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.19    0.00    2.55 ^ _320_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.92 v _320_/X (sky130_fd_sc_hd__mux2_1)
                                         _139_ (net)
                  0.06    0.00    2.92 v _321_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.32    3.24 v _321_/X (sky130_fd_sc_hd__a221o_1)
                                         _140_ (net)
                  0.06    0.00    3.24 v _322_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.36 v _322_/X (sky130_fd_sc_hd__o21a_1)
                                         net23 (net)
                  0.04    0.00    3.36 v output23/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.54 v output23/X (sky130_fd_sc_hd__buf_2)
                                         readData1[4] (net)
                  0.09    0.00    3.54 v readData1[4] (out)
                                  3.54   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.54   data arrival time
-----------------------------------------------------------------------------
                                  4.21   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.23    0.22    2.23 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.23    0.00    2.23 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.20    0.29    2.52 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.20    0.01    2.53 ^ _335_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.09    0.60    3.13 v _335_/X (sky130_fd_sc_hd__mux4_1)
                                         _151_ (net)
                  0.09    0.00    3.13 v _340_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.21    3.34 v _340_/X (sky130_fd_sc_hd__o21a_1)
                                         net26 (net)
                  0.05    0.00    3.34 v output26/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.09    0.19    3.53 v output26/X (sky130_fd_sc_hd__buf_2)
                                         readData1[7] (net)
                  0.09    0.00    3.53 v readData1[7] (out)
                                  3.53   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                  4.22   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.23    0.22    2.23 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.23    0.00    2.23 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.19    0.32    2.55 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.19    0.01    2.55 ^ _308_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.07    0.37    2.92 v _308_/X (sky130_fd_sc_hd__mux2_1)
                                         _129_ (net)
                  0.07    0.00    2.92 v _309_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.23 v _309_/X (sky130_fd_sc_hd__a221o_1)
                                         _130_ (net)
                  0.05    0.00    3.23 v _310_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.34 v _310_/X (sky130_fd_sc_hd__o21a_1)
                                         net21 (net)
                  0.04    0.00    3.34 v output21/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.53 v output21/X (sky130_fd_sc_hd__buf_2)
                                         readData1[2] (net)
                  0.09    0.00    3.53 v readData1[2] (out)
                                  3.53   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                  4.22   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.23    0.22    2.23 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.23    0.00    2.23 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.19    0.32    2.55 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.19    0.00    2.55 ^ _314_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.91 v _314_/X (sky130_fd_sc_hd__mux2_1)
                                         _134_ (net)
                  0.05    0.00    2.91 v _315_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.31    3.22 v _315_/X (sky130_fd_sc_hd__a221o_1)
                                         _135_ (net)
                  0.06    0.00    3.22 v _316_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.34 v _316_/X (sky130_fd_sc_hd__o21a_1)
                                         net22 (net)
                  0.04    0.00    3.34 v output22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.19    3.53 v output22/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[3] (net)
                  0.08    0.00    3.53 v readData1[3] (out)
                                  3.53   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                  4.22   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.23    0.22    2.23 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.23    0.00    2.23 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.17    0.28    2.51 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.17    0.00    2.51 ^ _281_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.08    0.59    3.10 v _281_/X (sky130_fd_sc_hd__mux4_1)
                                         _105_ (net)
                  0.08    0.00    3.10 v _286_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.21    3.31 v _286_/X (sky130_fd_sc_hd__o21a_1)
                                         net34 (net)
                  0.05    0.00    3.31 v output34/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.09    0.19    3.50 v output34/X (sky130_fd_sc_hd__buf_2)
                                         readData2[7] (net)
                  0.09    0.00    3.51 v readData2[7] (out)
                                  3.51   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.51   data arrival time
-----------------------------------------------------------------------------
                                  4.24   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.23    0.22    2.23 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.23    0.00    2.23 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.20    0.29    2.52 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.20    0.00    2.52 ^ _329_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.08    0.60    3.12 v _329_/X (sky130_fd_sc_hd__mux4_1)
                                         _146_ (net)
                  0.08    0.00    3.12 v _334_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.19    3.31 v _334_/X (sky130_fd_sc_hd__o21a_1)
                                         net25 (net)
                  0.04    0.00    3.31 v output25/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.50 v output25/X (sky130_fd_sc_hd__buf_2)
                                         readData1[6] (net)
                  0.09    0.00    3.50 v readData1[6] (out)
                                  3.50   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                  4.25   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.23    0.22    2.23 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.23    0.00    2.23 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.17    0.28    2.51 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.17    0.00    2.51 ^ _275_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.09    0.60    3.11 v _275_/X (sky130_fd_sc_hd__mux4_1)
                                         _100_ (net)
                  0.09    0.00    3.11 v _280_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.20    3.31 v _280_/X (sky130_fd_sc_hd__o21a_1)
                                         net33 (net)
                  0.04    0.00    3.31 v output33/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.50 v output33/X (sky130_fd_sc_hd__buf_2)
                                         readData2[6] (net)
                  0.09    0.00    3.50 v readData2[6] (out)
                                  3.50   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                  4.25   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.12    0.00    2.21 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.56    2.77 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.77 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.22    2.99 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.09    0.00    2.99 v _435_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.34 v _435_/X (sky130_fd_sc_hd__mux2_1)
                                         _208_ (net)
                  0.06    0.00    3.34 v _436_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.44 v _436_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _042_ (net)
                  0.03    0.00    3.44 v _524_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.44   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.40 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.40 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.44   data arrival time
-----------------------------------------------------------------------------
                                  6.61   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.12    0.00    2.21 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.56    2.77 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.77 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.22    2.99 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.09    0.00    2.99 v _445_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.34 v _445_/X (sky130_fd_sc_hd__mux2_1)
                                         _213_ (net)
                  0.06    0.00    3.34 v _446_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.44 v _446_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _047_ (net)
                  0.03    0.00    3.44 v _529_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.44   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.15   10.40 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.40 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.44   data arrival time
-----------------------------------------------------------------------------
                                  6.61   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.12    0.00    2.21 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.56    2.77 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.77 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.22    2.99 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.09    0.00    2.99 v _439_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.34 v _439_/X (sky130_fd_sc_hd__mux2_1)
                                         _210_ (net)
                  0.06    0.00    3.34 v _440_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.44 v _440_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _044_ (net)
                  0.03    0.00    3.44 v _526_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.44   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.40 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.40 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.44   data arrival time
-----------------------------------------------------------------------------
                                  6.62   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.12    0.00    2.21 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.56    2.77 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.77 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.22    2.99 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.09    0.00    2.99 v _433_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.33 v _433_/X (sky130_fd_sc_hd__mux2_1)
                                         _207_ (net)
                  0.06    0.00    3.33 v _434_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.43 v _434_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _041_ (net)
                  0.02    0.00    3.43 v _523_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.43   data arrival time
-----------------------------------------------------------------------------
                                  6.63   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.12    0.00    2.21 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.56    2.77 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.77 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.22    2.99 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.09    0.00    2.99 v _437_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.33 v _437_/X (sky130_fd_sc_hd__mux2_1)
                                         _209_ (net)
                  0.06    0.00    3.33 v _438_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.43 v _438_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _043_ (net)
                  0.02    0.00    3.43 v _525_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.40 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.40 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.43   data arrival time
-----------------------------------------------------------------------------
                                  6.63   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.12    0.00    2.21 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.56    2.77 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.77 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.22    2.99 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.09    0.00    2.99 v _443_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.33 v _443_/X (sky130_fd_sc_hd__mux2_1)
                                         _212_ (net)
                  0.06    0.00    3.33 v _444_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.42 v _444_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _046_ (net)
                  0.02    0.00    3.42 v _528_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.42   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.40 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.40 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  6.63   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.12    0.00    2.21 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.56    2.77 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.77 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.22    2.99 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.09    0.00    2.99 v _431_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.33 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                         _206_ (net)
                  0.06    0.00    3.33 v _432_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.42 v _432_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _040_ (net)
                  0.02    0.00    3.42 v _522_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.42   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  6.63   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.12    0.00    2.21 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.56    2.77 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.77 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.22    2.99 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.09    0.00    2.99 v _441_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    3.33 v _441_/X (sky130_fd_sc_hd__mux2_1)
                                         _211_ (net)
                  0.05    0.00    3.33 v _442_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.42 v _442_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _045_ (net)
                  0.02    0.00    3.42 v _527_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.42   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.40 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.40 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  6.63   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.25    2.50 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.50 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.77 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.19    0.00    2.77 ^ _371_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    3.14 v _371_/X (sky130_fd_sc_hd__mux2_1)
                                         _173_ (net)
                  0.06    0.00    3.14 v _372_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.23 v _372_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _013_ (net)
                  0.03    0.00    3.23 v _495_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.40 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.40 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.82   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.25    2.50 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.50 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.77 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.19    0.00    2.77 ^ _367_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.13 v _367_/X (sky130_fd_sc_hd__mux2_1)
                                         _171_ (net)
                  0.06    0.00    3.13 v _368_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.23 v _368_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _011_ (net)
                  0.02    0.00    3.23 v _493_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.25    2.50 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.50 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.77 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.19    0.00    2.77 ^ _369_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.13 v _369_/X (sky130_fd_sc_hd__mux2_1)
                                         _172_ (net)
                  0.06    0.00    3.13 v _370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.23 v _370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _012_ (net)
                  0.02    0.00    3.23 v _494_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.40 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.40 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.25    2.50 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.50 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.77 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.19    0.00    2.77 ^ _363_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.12 v _363_/X (sky130_fd_sc_hd__mux2_1)
                                         _169_ (net)
                  0.05    0.00    3.12 v _364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.22 v _364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _009_ (net)
                  0.03    0.00    3.22 v _491_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.25    2.50 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.50 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.77 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.19    0.00    2.77 ^ _361_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.13 v _361_/X (sky130_fd_sc_hd__mux2_1)
                                         _168_ (net)
                  0.06    0.00    3.13 v _362_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v _362_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _008_ (net)
                  0.02    0.00    3.22 v _490_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.40 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.25    2.50 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.50 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.77 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.19    0.00    2.77 ^ _365_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.13 v _365_/X (sky130_fd_sc_hd__mux2_1)
                                         _170_ (net)
                  0.06    0.00    3.13 v _366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v _366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _010_ (net)
                  0.02    0.00    3.22 v _492_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.25    2.50 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.50 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.77 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.19    0.00    2.77 ^ _375_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.12 v _375_/X (sky130_fd_sc_hd__mux2_1)
                                         _175_ (net)
                  0.05    0.00    3.12 v _376_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v _376_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.02    0.00    3.21 v _497_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.40 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.40 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.22    0.53    2.75 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.22    0.00    2.75 ^ _380_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    3.12 v _380_/X (sky130_fd_sc_hd__mux2_1)
                                         _178_ (net)
                  0.06    0.00    3.12 v _381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.21 v _381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _017_ (net)
                  0.03    0.00    3.21 v _499_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.40 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.40 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.23    2.49 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.49 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.20    0.26    2.76 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.20    0.00    2.76 ^ _410_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.12 v _410_/X (sky130_fd_sc_hd__mux2_1)
                                         _194_ (net)
                  0.06    0.00    3.12 v _411_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v _411_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _031_ (net)
                  0.02    0.00    3.21 v _513_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.40 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.40 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.25    2.50 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.50 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.77 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.19    0.00    2.77 ^ _373_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.12 v _373_/X (sky130_fd_sc_hd__mux2_1)
                                         _174_ (net)
                  0.05    0.00    3.12 v _374_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v _374_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _014_ (net)
                  0.02    0.00    3.22 v _496_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.15   10.40 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.40 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.21    0.53    2.74 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.21    0.00    2.75 ^ _423_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.11 v _423_/X (sky130_fd_sc_hd__mux2_1)
                                         _201_ (net)
                  0.06    0.00    3.11 v _424_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.21 v _424_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _037_ (net)
                  0.03    0.00    3.21 v _519_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.40 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.40 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.23    2.49 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.49 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.20    0.26    2.76 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.20    0.00    2.76 ^ _404_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.12 v _404_/X (sky130_fd_sc_hd__mux2_1)
                                         _191_ (net)
                  0.06    0.00    3.12 v _405_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v _405_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _028_ (net)
                  0.02    0.00    3.21 v _510_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.40 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.40 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.23    2.49 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.49 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.20    0.26    2.76 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.20    0.00    2.76 ^ _400_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.12 v _400_/X (sky130_fd_sc_hd__mux2_1)
                                         _189_ (net)
                  0.06    0.00    3.12 v _401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v _401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _026_ (net)
                  0.02    0.00    3.21 v _508_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.22    0.53    2.75 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.22    0.00    2.75 ^ _392_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.11 v _392_/X (sky130_fd_sc_hd__mux2_1)
                                         _184_ (net)
                  0.06    0.00    3.11 v _393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.21 v _393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _023_ (net)
                  0.03    0.00    3.21 v _505_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.15   10.40 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.40 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.21    0.53    2.74 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.21    0.00    2.75 ^ _421_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    3.11 v _421_/X (sky130_fd_sc_hd__mux2_1)
                                         _200_ (net)
                  0.06    0.00    3.11 v _422_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    3.21 v _422_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _036_ (net)
                  0.02    0.00    3.21 v _518_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.40 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.40 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.23    2.49 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.49 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.20    0.26    2.76 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.20    0.00    2.76 ^ _406_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.12 v _406_/X (sky130_fd_sc_hd__mux2_1)
                                         _192_ (net)
                  0.06    0.00    3.12 v _407_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v _407_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _029_ (net)
                  0.02    0.00    3.21 v _511_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.40 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.40 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.22    0.53    2.75 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.22    0.00    2.75 ^ _382_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.11 v _382_/X (sky130_fd_sc_hd__mux2_1)
                                         _179_ (net)
                  0.06    0.00    3.11 v _383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v _383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _018_ (net)
                  0.02    0.00    3.20 v _500_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.40 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.40 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.23    2.49 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.49 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.20    0.26    2.76 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.20    0.00    2.76 ^ _402_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.11 v _402_/X (sky130_fd_sc_hd__mux2_1)
                                         _190_ (net)
                  0.05    0.00    3.11 v _403_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v _403_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _027_ (net)
                  0.02    0.00    3.21 v _509_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.23    2.49 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.49 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.20    0.26    2.76 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.20    0.00    2.76 ^ _398_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.12 v _398_/X (sky130_fd_sc_hd__mux2_1)
                                         _188_ (net)
                  0.05    0.00    3.12 v _399_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v _399_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _025_ (net)
                  0.02    0.00    3.21 v _507_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.40 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.28    2.49 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.49 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.25    2.74 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.18    0.00    2.74 ^ _347_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.11 v _347_/X (sky130_fd_sc_hd__mux2_1)
                                         _160_ (net)
                  0.06    0.00    3.11 v _348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.20 v _348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _002_ (net)
                  0.03    0.00    3.20 v _484_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.23    2.49 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.49 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.20    0.26    2.76 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.20    0.00    2.76 ^ _396_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.11 v _396_/X (sky130_fd_sc_hd__mux2_1)
                                         _187_ (net)
                  0.05    0.00    3.11 v _397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v _397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _024_ (net)
                  0.02    0.00    3.21 v _506_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.40 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.23    2.49 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.49 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.20    0.26    2.76 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.20    0.00    2.76 ^ _408_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.11 v _408_/X (sky130_fd_sc_hd__mux2_1)
                                         _193_ (net)
                  0.05    0.00    3.11 v _409_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v _409_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _030_ (net)
                  0.02    0.00    3.20 v _512_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.40 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.40 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.23    2.49 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.49 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.75 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.19    0.00    2.75 ^ _478_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.11 v _478_/X (sky130_fd_sc_hd__mux2_1)
                                         _231_ (net)
                  0.06    0.00    3.11 v _479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.20 v _479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _062_ (net)
                  0.03    0.00    3.20 v _544_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.15   10.40 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.40 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.23    2.49 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.49 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.75 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.19    0.00    2.75 ^ _468_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.11 v _468_/X (sky130_fd_sc_hd__mux2_1)
                                         _226_ (net)
                  0.06    0.00    3.11 v _469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v _469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _057_ (net)
                  0.02    0.00    3.20 v _539_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.21    0.53    2.74 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.21    0.00    2.74 ^ _419_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.11 v _419_/X (sky130_fd_sc_hd__mux2_1)
                                         _199_ (net)
                  0.06    0.00    3.11 v _420_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v _420_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _035_ (net)
                  0.02    0.00    3.20 v _517_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.22    0.53    2.75 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.22    0.00    2.75 ^ _378_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.11 v _378_/X (sky130_fd_sc_hd__mux2_1)
                                         _177_ (net)
                  0.05    0.00    3.11 v _379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v _379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _016_ (net)
                  0.02    0.00    3.20 v _498_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.22    0.53    2.75 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.22    0.00    2.75 ^ _384_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.10 v _384_/X (sky130_fd_sc_hd__mux2_1)
                                         _180_ (net)
                  0.05    0.00    3.11 v _385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    3.20 v _385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _019_ (net)
                  0.03    0.00    3.20 v _501_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.23    2.49 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.49 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.75 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.19    0.00    2.75 ^ _480_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v _480_/X (sky130_fd_sc_hd__mux2_1)
                                         _232_ (net)
                  0.05    0.00    3.10 v _481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v _481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _063_ (net)
                  0.02    0.00    3.20 v _545_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.40 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.40 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.28    2.49 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.49 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.25    2.74 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.18    0.00    2.74 ^ _355_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.10 v _355_/X (sky130_fd_sc_hd__mux2_1)
                                         _164_ (net)
                  0.06    0.00    3.10 v _356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.20 v _356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _006_ (net)
                  0.03    0.00    3.20 v _488_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.15   10.40 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.40 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.28    2.49 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.49 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.25    2.74 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.18    0.00    2.74 ^ _357_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v _357_/X (sky130_fd_sc_hd__mux2_1)
                                         _165_ (net)
                  0.05    0.00    3.10 v _358_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.19 v _358_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _007_ (net)
                  0.03    0.00    3.19 v _489_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.40 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.40 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.22    0.53    2.75 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.22    0.00    2.75 ^ _388_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.11 v _388_/X (sky130_fd_sc_hd__mux2_1)
                                         _182_ (net)
                  0.05    0.00    3.11 v _389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v _389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _021_ (net)
                  0.02    0.00    3.20 v _503_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.40 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.40 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.28    2.49 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.49 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.25    2.74 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.18    0.00    2.74 ^ _351_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.10 v _351_/X (sky130_fd_sc_hd__mux2_1)
                                         _162_ (net)
                  0.06    0.00    3.10 v _352_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v _352_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _004_ (net)
                  0.02    0.00    3.20 v _486_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.40 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.40 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.23    2.49 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.49 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.75 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.19    0.00    2.75 ^ _472_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.11 v _472_/X (sky130_fd_sc_hd__mux2_1)
                                         _228_ (net)
                  0.05    0.00    3.11 v _473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v _473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _059_ (net)
                  0.02    0.00    3.20 v _541_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.22    0.53    2.75 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.22    0.00    2.75 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.11 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                         _183_ (net)
                  0.05    0.00    3.11 v _391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v _391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _022_ (net)
                  0.02    0.00    3.20 v _504_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.40 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.40 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.21    0.53    2.74 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.21    0.00    2.75 ^ _427_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v _427_/X (sky130_fd_sc_hd__mux2_1)
                                         _203_ (net)
                  0.05    0.00    3.10 v _428_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    3.19 v _428_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _039_ (net)
                  0.03    0.00    3.19 v _521_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.40 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.40 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.23    2.49 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.49 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.75 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.19    0.00    2.75 ^ _474_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v _474_/X (sky130_fd_sc_hd__mux2_1)
                                         _229_ (net)
                  0.05    0.00    3.10 v _475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v _475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _060_ (net)
                  0.02    0.00    3.20 v _542_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.40 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.40 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.23    2.49 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.49 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.75 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.19    0.00    2.75 ^ _466_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v _466_/X (sky130_fd_sc_hd__mux2_1)
                                         _225_ (net)
                  0.05    0.00    3.10 v _467_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v _467_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _056_ (net)
                  0.02    0.00    3.20 v _538_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.40 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.21    0.53    2.74 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.21    0.00    2.74 ^ _415_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.10 v _415_/X (sky130_fd_sc_hd__mux2_1)
                                         _197_ (net)
                  0.05    0.00    3.10 v _416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v _416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _033_ (net)
                  0.02    0.00    3.19 v _515_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.40 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.23    2.49 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.49 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.75 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.19    0.00    2.75 ^ _476_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v _476_/X (sky130_fd_sc_hd__mux2_1)
                                         _230_ (net)
                  0.05    0.00    3.10 v _477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v _477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _061_ (net)
                  0.02    0.00    3.19 v _543_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.40 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.40 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.22    0.53    2.75 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.22    0.00    2.75 ^ _386_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.10 v _386_/X (sky130_fd_sc_hd__mux2_1)
                                         _181_ (net)
                  0.05    0.00    3.10 v _387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v _387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _020_ (net)
                  0.02    0.00    3.19 v _502_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.40 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.40 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.21    0.53    2.74 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.21    0.00    2.74 ^ _417_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.10 v _417_/X (sky130_fd_sc_hd__mux2_1)
                                         _198_ (net)
                  0.05    0.00    3.10 v _418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v _418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _034_ (net)
                  0.02    0.00    3.19 v _516_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.28    2.49 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.49 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.25    2.74 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.18    0.00    2.74 ^ _353_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v _353_/X (sky130_fd_sc_hd__mux2_1)
                                         _163_ (net)
                  0.05    0.00    3.10 v _354_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.19 v _354_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _005_ (net)
                  0.03    0.00    3.19 v _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.40 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.40 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.21    0.53    2.74 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.21    0.00    2.75 ^ _425_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v _425_/X (sky130_fd_sc_hd__mux2_1)
                                         _202_ (net)
                  0.05    0.00    3.10 v _426_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v _426_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _038_ (net)
                  0.02    0.00    3.19 v _520_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.40 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.40 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.28    2.49 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.49 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.25    2.74 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.18    0.00    2.75 ^ _345_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.10 v _345_/X (sky130_fd_sc_hd__mux2_1)
                                         _159_ (net)
                  0.06    0.00    3.10 v _346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v _346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _001_ (net)
                  0.02    0.00    3.19 v _483_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.21    0.53    2.74 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.21    0.00    2.75 ^ _413_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v _413_/X (sky130_fd_sc_hd__mux2_1)
                                         _196_ (net)
                  0.05    0.00    3.10 v _414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v _414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _032_ (net)
                  0.02    0.00    3.19 v _514_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.40 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.26    0.24    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.26    0.00    2.26 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.23    2.49 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.49 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.75 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.19    0.00    2.75 ^ _470_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v _470_/X (sky130_fd_sc_hd__mux2_1)
                                         _227_ (net)
                  0.05    0.00    3.10 v _471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v _471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _058_ (net)
                  0.02    0.00    3.19 v _540_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.28    2.49 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.49 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.25    2.74 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.18    0.00    2.75 ^ _343_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.09 v _343_/X (sky130_fd_sc_hd__mux2_1)
                                         _158_ (net)
                  0.05    0.00    3.09 v _344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v _344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _000_ (net)
                  0.02    0.00    3.18 v _482_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.40 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.22 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.28    2.49 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.49 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.25    2.74 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.18    0.00    2.74 ^ _349_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.09 v _349_/X (sky130_fd_sc_hd__mux2_1)
                                         _161_ (net)
                  0.05    0.00    3.09 v _350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v _350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _003_ (net)
                  0.02    0.00    3.18 v _485_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.18    0.50    2.71 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.18    0.00    2.72 ^ _458_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.08 v _458_/X (sky130_fd_sc_hd__mux2_1)
                                         _220_ (net)
                  0.06    0.00    3.08 v _459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.18 v _459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _053_ (net)
                  0.03    0.00    3.18 v _535_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.40 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.40 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.18    0.50    2.71 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.18    0.00    2.72 ^ _452_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.08 v _452_/X (sky130_fd_sc_hd__mux2_1)
                                         _217_ (net)
                  0.06    0.00    3.08 v _453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.18 v _453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _050_ (net)
                  0.03    0.00    3.18 v _532_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.18    0.50    2.71 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.18    0.00    2.72 ^ _456_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.07 v _456_/X (sky130_fd_sc_hd__mux2_1)
                                         _219_ (net)
                  0.05    0.00    3.07 v _457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.17 v _457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _052_ (net)
                  0.03    0.00    3.17 v _534_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.40 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.40 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.18    0.50    2.71 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.18    0.00    2.72 ^ _462_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.07 v _462_/X (sky130_fd_sc_hd__mux2_1)
                                         _222_ (net)
                  0.05    0.00    3.07 v _463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    3.16 v _463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _055_ (net)
                  0.03    0.00    3.16 v _537_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.40 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.40 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.18    0.50    2.71 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.18    0.00    2.72 ^ _460_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.07 v _460_/X (sky130_fd_sc_hd__mux2_1)
                                         _221_ (net)
                  0.06    0.00    3.07 v _461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.17 v _461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _054_ (net)
                  0.02    0.00    3.17 v _536_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.15   10.40 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.40 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.18    0.50    2.71 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.18    0.00    2.72 ^ _454_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.07 v _454_/X (sky130_fd_sc_hd__mux2_1)
                                         _218_ (net)
                  0.05    0.00    3.07 v _455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.16 v _455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _051_ (net)
                  0.02    0.00    3.16 v _533_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  6.90   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.18    0.50    2.71 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.18    0.00    2.72 ^ _448_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.07 v _448_/X (sky130_fd_sc_hd__mux2_1)
                                         _215_ (net)
                  0.05    0.00    3.07 v _449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.16 v _449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _048_ (net)
                  0.02    0.00    3.16 v _530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.40 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  6.90   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.21    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.18    0.50    2.71 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.18    0.00    2.72 ^ _450_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.07 v _450_/X (sky130_fd_sc_hd__mux2_1)
                                         _216_ (net)
                  0.05    0.00    3.07 v _451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.16 v _451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _049_ (net)
                  0.02    0.00    3.16 v _531_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.19   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.26 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.40 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.40 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  6.90   slack (MET)



worst slack corner Typical: 4.1690
