/*
 * Copyright (C) 2019 MediaTek Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
 */

/* This file is generated by GenLP_setting.pl v1.5.7 */

#include <linux/init.h>
#include <linux/module.h>
#include <linux/kernel.h>

const unsigned int AP_PMIC_REG_MT6315_2_gs_suspend_32kless_data[] = {
/*	Address		Mask		Golden Setting Value */
	0x13, 0x2, 0x2,/* TOP_CON */
	0x15, 0x1F, 0x1F,/* TEST_CON0 */
	0x22, 0x10, 0x10,/* SMT_CON0 */
	0x10B, 0x3, 0x3,/* TOP_CKPDN_CON0 */
	0x196, 0x4, 0x4,/* VDIG18_CON0 */
	0x140B, 0x7, 0x0,/* BUCK_TOP_CLK_CON0 */
	0x140E, 0xF, 0xF,/* BUCK_TOP_CLK_HWEN_CON0 */
	0x1440, 0xF, 0x0,/* BUCK_TOP_CON0 */
	0x1443, 0xF, 0x0,/* BUCK_TOP_CON1 */
	0x148D, 0x1, 0x0,/* BUCK_VBUCK1_OP_EN_0 */
	0x1493, 0x1, 0x1,/* BUCK_VBUCK1_OP_CFG_0 */
	0x1496, 0x1, 0x1,/* BUCK_VBUCK1_OP_MODE_0 */
	0x150D, 0x1, 0x0,/* BUCK_VBUCK2_OP_EN_0 */
	0x1513, 0x1, 0x1,/* BUCK_VBUCK2_OP_CFG_0 */
	0x1516, 0x1, 0x1,/* BUCK_VBUCK2_OP_MODE_0 */
	0x158D, 0x1, 0x0,/* BUCK_VBUCK3_OP_EN_0 */
	0x1593, 0x1, 0x1,/* BUCK_VBUCK3_OP_CFG_0 */
	0x1596, 0x1, 0x1,/* BUCK_VBUCK3_OP_MODE_0 */
	0x160D, 0x1, 0x0,/* BUCK_VBUCK4_OP_EN_0 */
	0x1613, 0x1, 0x1,/* BUCK_VBUCK4_OP_CFG_0 */
	0x1616, 0x1, 0x1,/* BUCK_VBUCK4_OP_MODE_0 */
	0x1687, 0x1, 0x0,/* BUCK_TOP_4PHASE_ANA_CON0 */
};

const unsigned int *AP_PMIC_REG_MT6315_2_gs_suspend_32kless =
		AP_PMIC_REG_MT6315_2_gs_suspend_32kless_data;

unsigned int AP_PMIC_REG_MT6315_2_gs_suspend_32kless_len = 66;

const unsigned int AP_PMIC_REG_MT6315_2_gs_deepidle___lp_mp3_32kless_data[] = {
/*	Address		Mask		Golden Setting Value */
	0x13, 0x2, 0x0,/* TOP_CON */
	0x15, 0x1F, 0x1F,/* TEST_CON0 */
	0x22, 0x10, 0x10,/* SMT_CON0 */
	0x10B, 0x3, 0x3,/* TOP_CKPDN_CON0 */
	0x196, 0x4, 0x4,/* VDIG18_CON0 */
	0x140B, 0x7, 0x0,/* BUCK_TOP_CLK_CON0 */
	0x140E, 0xF, 0xF,/* BUCK_TOP_CLK_HWEN_CON0 */
	0x1440, 0xF, 0x0,/* BUCK_TOP_CON0 */
	0x1443, 0xF, 0x0,/* BUCK_TOP_CON1 */
	0x148D, 0x1, 0x0,/* BUCK_VBUCK1_OP_EN_0 */
	0x1493, 0x1, 0x1,/* BUCK_VBUCK1_OP_CFG_0 */
	0x1496, 0x1, 0x1,/* BUCK_VBUCK1_OP_MODE_0 */
	0x150D, 0x1, 0x0,/* BUCK_VBUCK2_OP_EN_0 */
	0x1513, 0x1, 0x1,/* BUCK_VBUCK2_OP_CFG_0 */
	0x1516, 0x1, 0x1,/* BUCK_VBUCK2_OP_MODE_0 */
	0x158D, 0x1, 0x0,/* BUCK_VBUCK3_OP_EN_0 */
	0x1593, 0x1, 0x1,/* BUCK_VBUCK3_OP_CFG_0 */
	0x1596, 0x1, 0x1,/* BUCK_VBUCK3_OP_MODE_0 */
	0x160D, 0x1, 0x0,/* BUCK_VBUCK4_OP_EN_0 */
	0x1613, 0x1, 0x1,/* BUCK_VBUCK4_OP_CFG_0 */
	0x1616, 0x1, 0x1,/* BUCK_VBUCK4_OP_MODE_0 */
	0x1687, 0x1, 0x0,/* BUCK_TOP_4PHASE_ANA_CON0 */
};

const unsigned int *AP_PMIC_REG_MT6315_2_gs_deepidle___lp_mp3_32kless =
		AP_PMIC_REG_MT6315_2_gs_deepidle___lp_mp3_32kless_data;

unsigned int AP_PMIC_REG_MT6315_2_gs_deepidle___lp_mp3_32kless_len = 66;

const unsigned int AP_PMIC_REG_MT6315_2_gs_sodi3p0_32kless_data[] = {
/*	Address		Mask		Golden Setting Value */
	0x13, 0x2, 0x2,/* TOP_CON */
	0x15, 0x1F, 0x1F,/* TEST_CON0 */
	0x22, 0x10, 0x10,/* SMT_CON0 */
	0x10B, 0x3, 0x3,/* TOP_CKPDN_CON0 */
	0x196, 0x4, 0x4,/* VDIG18_CON0 */
	0x140B, 0x7, 0x0,/* BUCK_TOP_CLK_CON0 */
	0x140E, 0xF, 0xF,/* BUCK_TOP_CLK_HWEN_CON0 */
	0x1440, 0xF, 0x0,/* BUCK_TOP_CON0 */
	0x1443, 0xF, 0x0,/* BUCK_TOP_CON1 */
	0x148D, 0x1, 0x0,/* BUCK_VBUCK1_OP_EN_0 */
	0x1493, 0x1, 0x1,/* BUCK_VBUCK1_OP_CFG_0 */
	0x1496, 0x1, 0x1,/* BUCK_VBUCK1_OP_MODE_0 */
	0x150D, 0x1, 0x0,/* BUCK_VBUCK2_OP_EN_0 */
	0x1513, 0x1, 0x1,/* BUCK_VBUCK2_OP_CFG_0 */
	0x1516, 0x1, 0x1,/* BUCK_VBUCK2_OP_MODE_0 */
	0x158D, 0x1, 0x0,/* BUCK_VBUCK3_OP_EN_0 */
	0x1593, 0x1, 0x1,/* BUCK_VBUCK3_OP_CFG_0 */
	0x1596, 0x1, 0x1,/* BUCK_VBUCK3_OP_MODE_0 */
	0x160D, 0x1, 0x0,/* BUCK_VBUCK4_OP_EN_0 */
	0x1613, 0x1, 0x1,/* BUCK_VBUCK4_OP_CFG_0 */
	0x1616, 0x1, 0x1,/* BUCK_VBUCK4_OP_MODE_0 */
	0x1687, 0x1, 0x0,/* BUCK_TOP_4PHASE_ANA_CON0 */
};

const unsigned int *AP_PMIC_REG_MT6315_2_gs_sodi3p0_32kless =
				AP_PMIC_REG_MT6315_2_gs_sodi3p0_32kless_data;

unsigned int AP_PMIC_REG_MT6315_2_gs_sodi3p0_32kless_len = 66;
