Abouzeid, P., Babba, P., De Paulet, M. C., and Saucier, G. 1993. Input-driven partitioning methods and application to synthesis on table-lookup-based FPGA's. IEEE Trans. Comput. Aid. Des. Integ. Circ. Syst. 12, 7, 913--925.
S. J. B. Acock , Keith R. Dimond, Automatic mapping of algorithms onto multiple FPGA-SRAM modules, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.255-264, September 01-03, 1997
Adaptive Silicon, Inc. 2001. MSA 2500 Programmable Logic Cores. Adaptive Silicon, Inc., Los Gatos, CA.
Agarwal, A. 1995. VirtualWires: A Technology for Massive Multi-FPGA Systems. Available online at http://www.ikos.com/products/virtual-wires.ps.
Aditya A. Aggarwal , David M. Lewis, Routing Architectures for Hierarchical Field Programmable Gate Arrays, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.475-478, October 10-12, 1994
M. J. Alexander , G. Robins, New performance-driven FPGA routing algorithms, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.12, p.1505-1517, December 1996[doi>10.1109/43.552083]
Altera Corporation. 1998. Data Book. Altera Corporation, San Jose, CA.
Altera Corporation. 1999. Altera MegaCore Functions. Available online at http://www.altera.com/html/tools/megacore.html. Altera Corporation, San Jose, CA.
Altera Corporation. 2001. Press Release: Altera Unveils First Complete System-on-a-Programmable-Chip Solution at Embedded Systems Conference. Altera Corporation, San Jose, CA.
Annapolis Microsystems, Inc. 1998. Wildfire Reference Manual. Annapolis Microsystems, Inc, Annapolis, MD.
Jeffrey M. Arnold , Duncan A. Buell , Elaine G. Davis, Splash 2, Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures, p.316-322, June 29-July 01, 1992, San Diego, California, USA[doi>10.1145/140901.141896]
Jonathan Babb , Martin Rinard , Csaba Andras Moritz , Walter Lee , Matthew Frank , Rajeev Barua , Saman Amarasinghe, Parallelizing Applications into Silicon, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.70, April 21-23, 1999
Babb, J., Tessier, R., and Agarwal, A. 1993. Virtual wires: Overcoming pin limitations in FPGA-based logic emulators. In IEEE Workshop on FPGAs for Custom Computing Machines, 142--151.
P. Bellows , B. Hutchings, JHDL - An HDL for Reconfigurable Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.175, April 15-17, 1998
Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
Vaughn Betz , Jonathan Rose, FPGA routing architecture: segmentation and buffering to optimize speed and density, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.59-68, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296428]
D. R. Brasen , G. Saucier, Using cone structures for circuit partitioning into FPGA packages, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.7, p.592-600, November 2006[doi>10.1109/43.709397]
Stephen D. Brown , Robert J. Francis , Jonathan Rose , Zvonko G. Vranesic, Field-programmable gate arrays, Kluwer Academic Publishers, Norwell, MA, 1992
Brown, S., Rose, J., and Vranesic, Z. G. 1992b. A detailed router for field-programmable gate arrays. IEEE Trans. Comput. Aid. Desi. 11, 5, 620--628.
Mihai Budiu , Seth Copen Goldstein, Fast compilation for pipelined reconfigurable fabrics, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.195-205, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296459]
Buell, D., Arnold, S. M., and Kleinfelder, W. J. 1996. SPLASH 2: FPGAs in a Custom Computing Machine, IEEE Computer Society Press, Los Alamitos, CA.
J. Burns , A. Donlin , J. Hogg , S. Singh , M. De Wit, A dynamic reconfiguration run-time system, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.66, April 16-18, 1997
Butts, M. and Batcheller, J. 1991. Method of using electronically reconfigurable logic circuits. US Patent 5,036,473.
Srihari Cadambi , Seth Copen Goldstein, CPR: A Configuration Profiling Tool, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.104, April 21-23, 1999
Srihari Cadambi , Jeffrey Weener , Seth Copen Goldstein , Herman Schmit , Donald E. Thomas, Managing pipeline-reconfigurable FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.55-64, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275120]
Timothy J. Callahan , Philip Chong , André DeHon , John Wawrzynek, Fast module mapping and placement for datapaths in FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.123-132, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275132]
Timothy J. Callahan , John R. Hauser , John Wawrzynek, The Garp Architecture and C Compiler, Computer, v.33 n.4, p.62-69, April 2000[doi>10.1109/2.839323]
Joco M. P. Cardoso , Horacio C. Neto, Macro-Based Hardware Compilation of Java(tm) Bytecodes into a Dynamic Reconfigurable Computing System, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.2, April 21-23, 1999
Chameleon Systems, Inc. 2000. CS2000 Advance Product Specification. Chameleon Systems, Inc., San Jose, CA.
P. K. Chan , M. D. F. Schlag, Acceleration of an FPGA router, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.175, April 16-18, 1997
Douglas Chang , Malgorzata Marek-Sadowska, Partitioning sequential circuits on dynamically reconfiguable FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.161-167, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275136]
Shih-Chieh Chang , M. Marek-Sadowdka , TingTing Hwang, Technology mapping for TLU FPGAs based on decomposition of binary decision diagrams, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.10, p.1226-1236, November 2006[doi>10.1109/43.541442]
Anton V. Chichkov , Carlos Beltrán Almeida, A hardware/software partitioning algorithm for custom computing machines, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.274-283, September 01-03, 1997
Andrew A. Chien , Jay H. Byun, Safe and Protected Execution for the Morph/AMRM Reconfigurable Processor, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.209, April 21-23, 1999
Paul Chow , Jonathan Rose , Soon Ong Seo , Kevin Chung , Gerard Páez-Monzón , Immanuel Rahardja, The design of an SRAM-based field-programmable gate array—part I: architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.2, p.191-197, June 1999[doi>10.1109/92.766746]
Paul Chow , Soon Ong Seo , Jonathan Rose , Kevin Chung , Gerard Páez-Monzón , Immanuel Rahardja, The design of a SRAM-based field-programmable gate array—part II: circuit design and layout, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.3, p.321-330, Sept. 1999[doi>10.1109/92.784093]
Amit Chowdhary , John P. Hayes, General modeling and technology-mapping technique for LUT-based FPGAs, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.43-49, February 09-11, 1997, Monterey, California, USA[doi>10.1145/258305.258311]
M. Chu , N. Weaver , K. Sulimma , A. DeHon , J. Wawrzynek, Object Oriented Circuit-Generators in Java, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.158, April 15-17, 1998
Compton, K., Cooley, J., Knol, S., and Hauck, S. 2000. Configuration relocation and defragmentation for FPGAs, Northwestern University Technical Report, Available online at http://www.ece.nwu.edu/~kati/publications.html.
Katherine Compton , Zhiyuan Li , James Cooley , Stephen Knol , Scott Hauck, Configuration relocation and defragmentation for run-time reconfigurable computing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.209-220, June 2002[doi>10.1109/TVLSI.2002.1043324]
Jason Cong , Yean-Yow Hwang, Boolean matching for complex PLBs in LUT-based FPGAs with application to architecture evaluation, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.27-34, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275116]
J. Cong , Chang Wu, An efficient algorithm for performance-optimal FPGA technology mapping with retiming, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.9, p.738-748, November 2006[doi>10.1109/43.720312]
Jason Cong , Chang Wu , Yuzheng Ding, Cut ranking and pruning: enabling a general and efficient FPGA mapping solution, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.29-35, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296425]
Jason Cong , Songjie Xu, Technology mapping for FPGAs with embedded memory blocks, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.179-188, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275138]
D. C. Cronquist , P. Franklin , S. G. Berg , C. Ebeling, Specifying and Compiling Applications for RaPiD, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.116, April 15-17, 1998
Andreas Dandalis , Viktor K. Prasanna, Configuration compression for FPGA-based embedded systems, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.173-182, February 2001, Monterey, California, USA[doi>10.1145/360276.360342]
André DeHon, DPGA utilization and application, Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays, p.115-121, February 11-13, 1996, Monterey, California, USA[doi>10.1145/228370.228387]
André DeHon, Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization), Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.69-78, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296431]
Deepali Deshpande , Arun K. Somani , Akhilish Tyagi, Configuration caching vs data caching for striped FPGAs, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.206-214, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296461]
Oliver Diessel , Hossam A. ElGindy, Run-time compaction of FPGA designs, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.131-140, September 01-03, 1997
Apostolos Dollas , Euripides Sotiriades , Apostolos Emmanouelides, Architecture and Design of GE1, a FCCM for Golomb Ruler Derivation, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.48, April 15-17, 1998
Carl Ebeling , Darren C. Cronquist , Paul Franklin, RaPiD - Reconfigurable Pipelined Datapath, Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, p.126-135, September 23-25, 1996
Abdel Ejnioui , N. Ranganathan, Multi-terminal net routing for partial crossbar-based multi-FPGA systems, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.176-185, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296454]
A. J. Elbirt , C. Paar, An FPGA implementation and performance evaluation of the Serpent block cipher, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.33-40, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329176]
John M. Emmert , Dinesh Bhatia, A methodology for fast FPGA floorplanning, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.47-56, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296427]
Estrin, G., Bussel, B., Turn, R., and Bibb, J. 1963. Parallel processing in a restructurable computer system. IEEE Trans. Elect. Comput. 747--755.
D. Galloway, The Transmogrifier C hardware description language and compiler for FPGAs, Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines, p.136, April 19-21, 1995
Stephan W. Gehring , Stefan H.-M. Ludwig, The Trianus System and Its Application to Custom Computing, Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, p.176-184, September 23-25, 1996
Stephan W. Gehring , Stefan H.-M. Ludwig, Fast integrated tools for circuit design with FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.133-139, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275133]
Maya B. Gokhale , Janice M. Stone, NAPA C: Compiling for a Hybrid RISC/FPGA Architecture, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.126, April 15-17, 1998
Maya B. Gokhale , Janice M. Stone, Automatic Allocation of Arrays to Memories in FPGA Processors with Multiple Memory Banks, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.63, April 21-23, 1999
Seth Copen Goldstein , Herman Schmit , Mihai Budiu , Srihari Cadambi , Matt Moe , R. Reed Taylor, PipeRench: A Reconfigurable Architecture and Compiler, Computer, v.33 n.4, p.70-77, April 2000[doi>10.1109/2.839324]
Graham, P. and Nelson, B. 1996. Genetic algorithms in software and in hardware---A performance analysis of workstations and custom computing machine implementations. IEEE Symposium on FPGAs for Custom Computing Machines, 216--225.
Scott Alan Hauck, Multi-FPGA systems, University of Washington, Seattle, WA, 1996
Scott Hauck, Configuration prefetch for single context reconfigurable coprocessors, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.65-74, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275121]
Hauck, S. 1998b. The roles of FPGAs in reprogrammable systems. Proc. IEEE 86, 4, 615--638.
Hauck, S. and Agarwal A. 1996. Software technologies for reconfigurable systems. Dept. of ECE Technical Report, Northwestern Univ. Available online at http://www.ee.washington.edu/faculty/hauck/publications.html.
S. Hauck , G. Borriello, Pin assignment for multi-FPGA systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.9, p.956-964, November 2006[doi>10.1109/43.658564]
Scott Hauck , Gaetano Borriello , Carl Ebeling, Mesh routing topologies for multi-FPGA systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.3, p.400-408, September 1998[doi>10.1109/92.711311]
S. Hauck , T. W. Fry , M. M. Hosler , J. P. Kao, The Chimaera reconfigurable functional unit, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.87, April 16-18, 1997
Scott Hauck , Zhiyuan Li , Eric Schwabe, Configuration Compression for the Xilinx XC6200 FPGA, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.138, April 15-17, 1998
Scott Hauck , William D. Wilson, Runlength Compression Techniques for FPGA Configurations, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.286, April 21-23, 1999
J. R. Hauser , J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.12, April 16-18, 1997
Simon D. Haynes , Peter Y. K. Cheung, A Reconfigurable Multiplier Array For Video Image Processing Tasks, Suitable For Embedding In An FPGA Structure, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.226, April 15-17, 1998
Frank Heile , Andrew Leaver, Hybrid product term and LUT based architectures using embedded memory blocks, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.13-16, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296415]
Wei-Je Huang , Nirmal Saxena , Edward J. McCluskey, A Reliable LZ Data Compressor on Reconfigurable Coprocessors, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.249, April 17-19, 2000
Lorenz Huelsbergen, A representation for dynamic graphs in reconfigurable hardware and its application to fundamental graph algorithms, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.105-115, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329190]
Brad Hutchings, Exploiting reconfigurability through domain-specific systems, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.193-202, September 01-03, 1997
Brad Hutchings , Peter Bellows , Joseph Hawkins , Scott Hemmert , Brent Nelson , Mike Rytting, A CAD Suite for High-Performance FPGA Design, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.12, April 21-23, 1999
Hwang, T. T., Owens, R. M., Irwin, M. J., and Wang, K. H. 1994. Logic synthesis for field-programmable gate arrays. IEEE Trans. Comput. Aid. Des. Integ. Circ. Syst. 13, 10, 1280--1287.
Maurice Kilavuka Inuani , Jonathan Saul, Technology mapping of heterogeneous LUT-based FPGAs, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.223-234, September 01-03, 1997
Jeffrey A. Jacob , Paul Chow, Memory interfacing and instruction specification for reconfigurable processors, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.145-154, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296446]
Jack S. N. Jean , Karen Tomko , Vikram Yavagal , Jignesh Shah , Robert Cook, Dynamic Reconfiguration to Support Concurrent Applications, IEEE Transactions on Computers, v.48 n.6, p.591-602, June 1999[doi>10.1109/12.773796]
Bernardo Kastrup , Arjan Bink , Jan Hoogerbrugge, ConCISe: A Compiler-Driven CPLD-Based Instruction Set Accelerator, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.92, April 21-23, 1999
Khalid, M. A. S. 1999. Routing architecture and layout synthesis for multi-FPGA systems. Ph.D. dissertation, Dept. of ECE, Univ. Toronto.
Mohammed A. S. Khalid , Jonathan Rose, A hybrid complete-graph partial-crossbar routing architecture for multi-FPGA systems, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.45-54, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275119]
Hea Joung Kim , William H. Mangione-Smith, Factoring large numbers with programmable hardware, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.41-48, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329177]
Hue-Sung Kim , Arun K. Somani , Akhilesh Tyagi, A reconfigurable multi-function computing cache architecture, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.85-94, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329185]
Rainer Kress , Reiner W. Hartenstein , Ulrich Nageldinger, An operating system for custom computing machines based on the Xputer paradigm, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.304-313, September 01-03, 1997
H. Krupnova , C. Rabedaoro , G. Saucier, Synthesis and floorplanning for large hierarchical FPGAs, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.105-111, February 09-11, 1997, Monterey, California, USA[doi>10.1145/258305.258320]
Yen-Tai Lai , Ping-Tsung Wang, Hierarchical interconnection structures for field programmable gate arrays, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.2, p.186-196, June 1997[doi>10.1109/92.585219]
Ronald Laufer , R. Reed Taylor , Herman Schmit, PCI-PipeRench and the SWORDAPI: A System for Stream-Based Reconfigurable Computing, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.200, April 21-23, 1999
Yuh-Sheng Lee , A. C.-H. Wu, A performance and routability-driven router for FPGAs considering path delays, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.2, p.179-185, November 2006[doi>10.1109/43.573832]
Jason Leonard , William H. Mangione-Smith, A case study of partially evaluated hardware circuits: Key-specific DES, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.151-160, September 01-03, 1997
K. H. Leung , K. W. Ma , W. K. Wong , P. H. W. Leong, FPGA Implementation of a Microcoded Elliptic Curve Cryptographic Processor, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.68, April 17-19, 2000
David M. Lewis , David R. Galloway , Marcus van Ierssel , Jonathan Rose , Paul Chow, The Transmogrifier-2: a 1 million gate rapid prototyping system, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.53-61, February 09-11, 1997, Monterey, California, USA[doi>10.1145/258305.258312]
Yanbing Li , Tim Callahan , Ervan Darnell , Randolph Harr , Uday Kurkure , Jon Stockwood, Hardware-software co-design of embedded reconfigurable architectures, Proceedings of the 37th Annual Design Automation Conference, p.507-512, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337559]
Zhiyuan Li , Katherine Compton , Scott Hauck, Configuration Caching Management Techniques for Reconfigurable Computing, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.22, April 17-19, 2000
Zhiyuan Li , Scott Hauck, Don't Care discovery for FPGA configuration compression, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.91-98, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296435]
Xiaochun Lin , Erik L. Dagless , Aiguo Lu, Technology mapping of LUT based FPGAs for delay optimisation, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.245-254, September 01-03, 1997
Huiqun Liu , D. F. Wong, Circuit partitioning for dynamically reconfigurable FPGAs, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.187-194, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296456]
Lucent Technologies, Inc. 1998. FPGA Data Book. Lucent Technologies, Inc., Allentown, PA.
W. Luk , N. Shirazi , P. Y. K. Cheung, Compilation tools for run-time reconfigurable designs, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.56, April 16-18, 1997
Wayne Luk , Nabeel Shirazi , S. R. Guo , Peter Y. K. Cheung, Pipeline morphing and virtual pipelines, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.111-120, September 01-03, 1997
Patrick Lysaght , Jon Stockwood, A simulation tool for dynamically reconfigurable field programmable gate arrays, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.3, p.381-390, Sept. 1996[doi>10.1109/92.532038]
Wai-Kei Mak , D. F. Wong, Board-level multiterminal net routing for FPGA-based logic emulation, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.2, p.151-167, April 1997[doi>10.1145/253052.253136]
Mangione-Smith, W. H. 1999. ATR from UCLA. Personal Commun.
William H. Mangione-Smith , Brad Hutchings , David Andrews , André DeHon , Carl Ebeling , Reiner Hartenstein , Oskar Mencer , John Morris , Krishna Palem , Viktor K. Prasanna , Henk A. E. Spaanenburg, Seeking Solutions in Configurable Computing, Computer, v.30 n.12, p.38-43, December 1997[doi>10.1109/2.642810]
Alan Marshall , Tony Stansfield , Igor Kostarnov , Jean Vuillemin , Brad Hutchings, A reconfigurable arithmetic array for multimedia applications, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.135-143, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296444]
Nicholas McKay , Satnam Singh, Debugging Techniques for Dynamically Reconfigurable Hardware, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.114, April 21-23, 1999
Larry McMurchie , Carl Ebeling, PathFinder: a negotiation-based performance-driven router for FPGAs, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.111-117, February 12-14, 1995, Monterey, California, USA[doi>10.1145/201310.201328]
Oskar Mencer , Martin Morf , Michael J. Flynn, PAM-Blox: High Performance FPGA Design for Adaptive Computing, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.167, April 15-17, 1998
Takashi Miyamori , Kunle Olukotun, A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.2, April 15-17, 1998
C. A. Moritz , D. Yeung , A. Agarwal, Exploring Optimal Cost-Performance Designs for Raw Microprocessors, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.12, April 15-17, 1998
Gi-Joon Nam , Karem A. Sakallah , Rob A. Rutenbar, Satisfiability-based layout revisited: detailed routing of complex FPGAs via search-based Boolean SAT, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.167-175, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296450]
Peichen Pan , Chih-Chang Lin, A new retiming-based technology mapping algorithm for LUT-based FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.35-42, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275118]
Rob Payne, Run-time parameterised circuits for the Xilinx XC6200, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.161-172, September 01-03, 1997
Karthikeya M. Gajjala Purna , Dinesh Bhatia, Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers, IEEE Transactions on Computers, v.48 n.6, p.579-590, June 1999[doi>10.1109/12.773795]
Quickturn, A Cadence Company. 1999a. System RealizerTM. Available online at http://www.quickturn.com/products/systemrealizer.htm. Quickturn, A Cadence Company, San Jose, CA.
Quickturn, A Cadence Company. 1999b. MercuryTM Design Verification System Technology Backgrounder. Available online at http://www.quickturn.com/products/mercury_backgrounder.htm. Quickturn, A Cadence Company, San Jose, CA, 1999.
Rahul Razdan , Michael D. Smith, A high-performance microarchitecture with hardware-programmable functional units, Proceedings of the 27th annual international symposium on Microarchitecture, p.172-180, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192749]
M. Rencher , B. L. Hutchings, Automated target recognition on SPLASH 2, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.192, April 16-18, 1997
Rose, J., El Gamal, A., and Sangiovanni-Vincentelli, A. 1993. Architecture of field-programmable gate arrays. Proc. IEEE 81, 7, 1013--1029.
C. R. Rupp , M. Landguth , T. Garverick , E. Gomersall , H. Holt , J. M. Arnold , M. Gokhale, The NAPA Adaptive Processing Architecture, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.28, April 15-17, 1998
Sangiovanni-Vincentelli, A., El Gamal, A., and Rose, J. 1993. Synthesis methods for field programmable gate arrays. Proc. IEEE 81, 7, 1057--1083.
Yaska Sankar , Jonathan Rose, Trading quality for compile time: ultra-fast placement for FPGAs, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.157-166, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296449]
S. M. Scalera , J. R. Vázquez, The Design and Implementation of a Context Switching FPGA, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.78, April 15-17, 1998
Charles Selvidge , Anant Agarwal , Matt Dahl , Jonathan Babb, TIERS: Topology independent pipelined routing and scheduling for VirtualWire compilation, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.25-31, February 12-14, 1995, Monterey, California, USA[doi>10.1145/201310.201314]
S. A. Senouci , A. Amoura , H. Krupnova , G. Saucier, Timing driven floorplanning on programmable hierarchical targets, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.85-92, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275123]
K. Shahookar , P. Mazumder, VLSI cell placement techniques, ACM Computing Surveys (CSUR), v.23 n.2, p.143-220, June 1991[doi>10.1145/103724.103725]
Jianzhong Shi , Dinesh Bhatia, Performance driven floorplanning for FPGA based designs, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.112-118, February 09-11, 1997, Monterey, California, USA[doi>10.1145/258305.258321]
N. Shirazi , W. Luk , P. Y. K. Cheung, Automating Production of Run-Time Reconfigurable Designs, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.147, April 15-17, 1998
Slimane-Kadi, M., Brasen, D., and Saucier, G. 1994. A fast-FPGA prototyping system that uses inexpensive high-performance FPIC. ACM/SIGDA Workshop on Field-Programmable Gate Arrays.
Euripides Sotiriades , Apostolos Dollas , Peter Athanas, Hardware-Software Codesign and Parallel Implementation of a Golomb Ruler Derivation Engine, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.227, April 17-19, 2000
Jörn Stohmann , Erich Barke, A Universal CLA Adder Generator for SRAM-Based FPGAs, Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, p.44-54, September 23-25, 1996
Jordan S. Swartz , Vaughn Betz , Jonathan Rose, A fast routability-driven router for FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.140-149, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275134]
Synopsys, Inc. 2000. CoCentric System C Compiler. Synopsys, Inc., Mountain View, CA.
Synplicity, Inc. 1999. Synplify User Guide Release 5.1. Synplicity, Inc., Sunnyvale, CA.
Atsushi Takahara , Toshiaki Miyazaki , Takahiro Murooka , Masaru Katayama , Kazuhiro Hayashi , Akihiro Tsutsui , Takaki Ichimori , Ken-nosuke Fukami, More wires and fewer LUTs: a design methodology for FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.12-19, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275113]
S. Thakur , Yao-Wen Chang , D. F. Wong , S. Muthukrishnan, Algorithms for an FPGA switch module routing problem with application to global routing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.1, p.32-46, November 2006[doi>10.1109/43.559330]
N. Togawa , M. Yanagisawa , T. Ohtsuki, Maple-opt: a performance-oriented simultaneous technology mapping, placement, and global routing algorithm for FPGAs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.9, p.803-818, November 2006[doi>10.1109/43.720317]
Steve Trimberger, Scheduling designs into a time-multiplexed FPGA, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.153-160, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275135]
S. Trimberger , D. Carberry , A. Johnson , J. Wong, A time-multiplexed FPGA, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.22, April 16-18, 1997
Steve Trimberger , Khue Duong , Bob Conn, Architecture issues and solutions for a high-capacity FPGA, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.3-9, February 09-11, 1997, Monterey, California, USA[doi>10.1145/258305.258306]
William Tsu , Kip Macy , Atul Joshi , Randy Huang , Norman Walker , Tony Tung , Omid Rowhani , Varghese George , John Wawrzynek , André DeHon, HSRA: high-speed, hierarchical synchronous reconfigurable array, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.125-134, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296442]
Frank Vahid, I/O and performance tradeoffs with the FunctionBus during multi-FPGA partitioning, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.27-34, February 09-11, 1997, Monterey, California, USA[doi>10.1145/258305.258309]
Varghese, J., Butts, M., and Batcheller, J. 1993. An efficient logic emulation system. IEEE Trans. VLSI Syst. 1, 2, 171--174.
Milan Vasilko , David Cabanis, Improving Simulation Accuracy in Design Methodologies for Dynamically Reconfigurable Logic Systems, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.123, April 21-23, 1999
Jean E. Vuillemin , Patrice Bertin , Didier Roncin , Mark Shand , Hervé H. Touati , Philippe Boucard, Programmable active memories: reconfigurable systems come of age, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.1, p.56-69, March 1996[doi>10.1109/92.486081]
Qiang Wang , D. M. Lewis, Automated field-programmable compute accelerator design using partial evaluation, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.145, April 16-18, 1997
Markus Weinhardt , Wayne Luk, Pipeline Vectorization for Reconfigurable Systems, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.52, April 21-23, 1999
Steven J. E. Wilton, SMAP: heterogeneous technology mapping for area reduction in FPGAs with embedded memory arrays, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.171-178, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275137]
M. J. Wirthlin, A dynamic instruction set computer, Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines, p.99, April 19-21, 1995
Michael J. Wirthlin , Brad L. Hutchings, Sequencing run-time reconfigured hardware with software, Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays, p.122-128, February 11-13, 1996, Monterey, California, USA[doi>10.1145/228370.228388]
Michael J. Wirthlin , Brad L. Hutchings, Improving functional density through run-time constant propagation, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.86-92, February 09-11, 1997, Monterey, California, USA[doi>10.1145/258305.258316]
Wittig, R. D. and Chow, P. 1996. OneChip: An FPGA processor with reconfigurable logic. IEEE Symposium on FPGAs for Custom Computing Machines, 126--135.
R. Glenn Wood , Rob A. Rutenbar, FPGA routing and routability estimation via Boolean satisfiability, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.119-125, February 09-11, 1997, Monterey, California, USA[doi>10.1145/258305.258322]
Y. -L.D. Wu , M. Marek-Sadowska, Routing for array-type FPGA's, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.5, p.506-518, November 2006[doi>10.1109/43.631213]
Xilinx, Inc. 1994. The Programmable Logic Data Book. Xilinx, Inc., San Jose, CA.
Xilinx, Inc. 1996. XC6200: Advance Product Specification. Xilinx, Inc., San Jose, CA.
Xilinx, Inc. 1997. LogiBLOX: Product Specification. Xilinx, Inc., San Jose, CA.
Xilinx, Inc. 1999. VirtexTM 2.5 V Field Programmable Gate Arrays: Advance Product Specification. Xilinx, Inc., San Jose, CA.
Xilinx, Inc. 2000. Press Release: IBM and Xilinx Team to Create New Generation of Integrated Circuits. Xilinx, Inc., San Jose, CA.
Xilinx, Inc. 2001. Virtex-II 1.5V Field Programmable Gate Arrays: Advance Product Specification. Xilinx, Inc., San Jose, CA.
Gulsun Yasar , Julie Devins , Yelena Tsyrkina , Gregg Stadtlander , Eric Millham, Growable FPGA Macro Generator, Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, p.307-316, September 23-25, 1996
Kang Yi , Chu Shik Jhon, A New FPGA Technology Mapping Approach by Cluster Merging, Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, p.366-370, September 23-25, 1996
P. Zhong , M. Martonosi , P. Ashar , S. Malik, Accelerating Boolean Satisfiability with Configurable Hardware, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.186, April 15-17, 1998
