<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ROSE: Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="ROSE"/>
<link href="roseDoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ROSE<span id="projectnumber">&#160;0.11.145.141</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,true,'search.html','Search');
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceRose.html">Rose</a></li><li class="navelem"><a class="el" href="namespaceRose_1_1BinaryAnalysis.html">BinaryAnalysis</a></li><li class="navelem"><a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics.html">InstructionSemantics</a></li><li class="navelem"><a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html">BaseSemantics</a></li><li class="navelem"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html">Dispatcher</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-types">Protected Types</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>Dispatches instructions through the RISC layer. </p>
<p>The dispatcher is the instruction semantics entity that translates a high-level architecture-dependent instruction into a sequence of RISC operators whose interface is defined by ROSE. These classes are the key in ROSE's ability to connect a variety of instruction set architectures to a variety of semantic domains.</p>
<p>Each dispatcher contains a table indexed by the machine instruction "kind" (e.g., <a class="el" href="classSgAsmMipsInstruction.html#add50f862c21ae8c229c2eace3b1d1c2e" title="Property: Instruction kind.">SgAsmMipsInstruction::get_kind()</a>). The table stores functors derived from the abstract <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1InsnProcessor.html" title="Functor that knows how to dispatch a single kind of instruction.">InsnProcessor</a> class. (FIXME: The functors are not currently reference counted; they are owned by the dispatcher and deleted when the dispatcher is destroyed. [Robb Matzke 2013-03-04])</p>
<p><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html" title="Dispatches instructions through the RISC layer.">Dispatcher</a> objects are allocated on the heap and reference counted. The <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html" title="Dispatches instructions through the RISC layer.">BaseSemantics::Dispatcher</a> is an abstract class that defines the interface. See the <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics.html" title="Binary instruction semantics.">Rose::BinaryAnalysis::InstructionSemantics</a> namespace for an overview of how the parts fit together. </p>

<p class="definition">Definition at line <a class="el" href="Dispatcher_8h_source.html#l00043">43</a> of file <a class="el" href="Dispatcher_8h_source.html">Dispatcher.h</a>.</p>
</div>
<p><code>#include &lt;<a class="el" href="Dispatcher_8h_source.html">Rose/BinaryAnalysis/InstructionSemantics/BaseSemantics/Dispatcher.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher:</div>
<div class="dyncontent">
<div class="center"><img src="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher__inherit__graph.png" border="0" usemap="#aRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher_inherit__map" alt="Inheritance graph"/></div>
<map name="aRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher_inherit__map" id="aRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher_inherit__map">
<area shape="rect" title="Dispatches instructions through the RISC layer." alt="" coords="224,163,417,217"/>
<area shape="rect" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherCil.html" title=" " alt="" coords="465,5,619,60"/>
<area shape="poly" title=" " alt="" coords="359,151,408,110,464,69,483,58,486,62,467,74,411,114,362,155"/>
<area shape="rect" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html" title="Dispatches Motorola 68k instructions through the semantics layer." alt="" coords="465,84,619,139"/>
<area shape="poly" title=" " alt="" coords="410,155,464,136,466,141,412,160"/>
<area shape="rect" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherMips.html" title="Dispatches MIPS instructions through the semantics layer." alt="" coords="465,163,619,217"/>
<area shape="poly" title=" " alt="" coords="431,187,465,187,465,193,431,193"/>
<area shape="rect" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherPowerpc.html" title=" " alt="" coords="465,241,619,296"/>
<area shape="poly" title=" " alt="" coords="412,220,466,239,464,244,410,225"/>
<area shape="rect" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherX86.html" title="Semantically evaluates Intel x86 instructions." alt="" coords="465,320,619,375"/>
<area shape="poly" title=" " alt="" coords="362,225,411,266,467,306,486,318,483,322,464,311,408,270,359,229"/>
<area shape="rect" title=" " alt="" coords="5,170,176,210"/>
<area shape="poly" title=" " alt="" coords="190,187,224,187,224,193,190,193"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher:</div>
<div class="dyncontent">
<div class="center"><img src="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher__coll__graph.png" border="0" usemap="#aRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher_coll__map" alt="Collaboration graph"/></div>
<map name="aRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher_coll__map" id="aRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher_coll__map">
<area shape="rect" title="Dispatches instructions through the RISC layer." alt="" coords="99,108,293,163"/>
<area shape="rect" title=" " alt="" coords="5,5,176,45"/>
<area shape="poly" title=" " alt="" coords="121,53,172,106,168,110,117,57"/>
<area shape="rect" title=" " alt="" coords="201,13,402,38"/>
<area shape="poly" title=" " alt="" coords="281,50,225,109,221,106,278,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:aba83aa8cc8aafe5b0552bea311dda4d7" id="r_aba83aa8cc8aafe5b0552bea311dda4d7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aba83aa8cc8aafe5b0552bea311dda4d7">Ptr</a> = <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a75ee406f19167965f5217e58fe9dc707">DispatcherPtr</a></td></tr>
<tr class="memdesc:aba83aa8cc8aafe5b0552bea311dda4d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shared-ownership pointer.  <br /></td></tr>
<tr class="separator:aba83aa8cc8aafe5b0552bea311dda4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:adde1875d63169dae9641cf67585c894f" id="r_adde1875d63169dae9641cf67585c894f"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a75ee406f19167965f5217e58fe9dc707">DispatcherPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#adde1875d63169dae9641cf67585c894f">create</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a0c0106c0f124bfd48cf9c198e6bd7d4b">RiscOperatorsPtr</a> &amp;ops) const =0</td></tr>
<tr class="memdesc:adde1875d63169dae9641cf67585c894f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual constructor.  <br /></td></tr>
<tr class="separator:adde1875d63169dae9641cf67585c894f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f9821e5f9103b613fa166e85a69cb3e" id="r_a8f9821e5f9103b613fa166e85a69cb3e"><td class="memItemLeft" align="right" valign="top"><a id="a8f9821e5f9103b613fa166e85a69cb3e" name="a8f9821e5f9103b613fa166e85a69cb3e"></a>
virtual void&#160;</td><td class="memItemRight" valign="bottom"><b>processInstruction</b> (<a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *insn)</td></tr>
<tr class="memdesc:a8f9821e5f9103b613fa166e85a69cb3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Process a single instruction. <br /></td></tr>
<tr class="separator:a8f9821e5f9103b613fa166e85a69cb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16aef72da7c3dea593ae12f8364738ca" id="r_a16aef72da7c3dea593ae12f8364738ca"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1InsnProcessor.html">InsnProcessor</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a16aef72da7c3dea593ae12f8364738ca">iprocLookup</a> (<a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *insn)</td></tr>
<tr class="memdesc:a16aef72da7c3dea593ae12f8364738ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lookup the processor for an instruction.  <br /></td></tr>
<tr class="separator:a16aef72da7c3dea593ae12f8364738ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f5205e6614e17e9f74eda965f3220c" id="r_a89f5205e6614e17e9f74eda965f3220c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a89f5205e6614e17e9f74eda965f3220c">iprocReplace</a> (<a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *insn, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1InsnProcessor.html">InsnProcessor</a> *iproc)</td></tr>
<tr class="memdesc:a89f5205e6614e17e9f74eda965f3220c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace an instruction processor with another.  <br /></td></tr>
<tr class="separator:a89f5205e6614e17e9f74eda965f3220c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b6c1eb9174a484cc88920b484a993b" id="r_a46b6c1eb9174a484cc88920b484a993b"><td class="memItemLeft" align="right" valign="top">virtual int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a46b6c1eb9174a484cc88920b484a993b">iprocKey</a> (<a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *) const =0</td></tr>
<tr class="memdesc:a46b6c1eb9174a484cc88920b484a993b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an instruction, return the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1InsnProcessor.html" title="Functor that knows how to dispatch a single kind of instruction.">InsnProcessor</a> key that can be used as an index into the iproc_table.  <br /></td></tr>
<tr class="separator:a46b6c1eb9174a484cc88920b484a993b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae923f64d1c228fbffa9a9fee67d0cc92" id="r_ae923f64d1c228fbffa9a9fee67d0cc92"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#ae923f64d1c228fbffa9a9fee67d0cc92">iprocSet</a> (int key, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1InsnProcessor.html">InsnProcessor</a> *iproc)</td></tr>
<tr class="memdesc:ae923f64d1c228fbffa9a9fee67d0cc92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set an iproc table entry to the specified value.  <br /></td></tr>
<tr class="separator:ae923f64d1c228fbffa9a9fee67d0cc92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5d7c3dbdaee2162cbb0b4422e70f28" id="r_a6e5d7c3dbdaee2162cbb0b4422e70f28"><td class="memItemLeft" align="right" valign="top"><a id="a6e5d7c3dbdaee2162cbb0b4422e70f28" name="a6e5d7c3dbdaee2162cbb0b4422e70f28"></a>
virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1InsnProcessor.html">InsnProcessor</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>iprocGet</b> (int key)</td></tr>
<tr class="memdesc:a6e5d7c3dbdaee2162cbb0b4422e70f28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain an iproc table entry for the specified key. <br /></td></tr>
<tr class="separator:a6e5d7c3dbdaee2162cbb0b4422e70f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16a9eb5e4f868d9c08dae40a2ed36603" id="r_a16a9eb5e4f868d9c08dae40a2ed36603"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html#aa711fd8ae3f4eb3297e6c8cfacdf952d">Architecture::BaseConstPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a16a9eb5e4f868d9c08dae40a2ed36603">architecture</a> () const</td></tr>
<tr class="memdesc:a16a9eb5e4f868d9c08dae40a2ed36603"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html" title="Architecture-specific information and algorithms.">Architecture</a>.  <br /></td></tr>
<tr class="separator:a16a9eb5e4f868d9c08dae40a2ed36603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0aab79f974c3d55056869f0943c7b9" id="r_a3d0aab79f974c3d55056869f0943c7b9"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#aae5e1a00d709df3fc68381fdd5383db9">StatePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a3d0aab79f974c3d55056869f0943c7b9">currentState</a> () const</td></tr>
<tr class="memdesc:a3d0aab79f974c3d55056869f0943c7b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a pointer to the state object.  <br /></td></tr>
<tr class="separator:a3d0aab79f974c3d55056869f0943c7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2348a14e91b4f686215ca9934b5e691b" id="r_a2348a14e91b4f686215ca9934b5e691b"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a2348a14e91b4f686215ca9934b5e691b">protoval</a> () const</td></tr>
<tr class="memdesc:a2348a14e91b4f686215ca9934b5e691b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the prototypical value.  <br /></td></tr>
<tr class="separator:a2348a14e91b4f686215ca9934b5e691b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56bb02c9c1596853119d7ed38b0fad3" id="r_ac56bb02c9c1596853119d7ed38b0fad3"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#ac56bb02c9c1596853119d7ed38b0fad3">currentInstruction</a> () const</td></tr>
<tr class="memdesc:ac56bb02c9c1596853119d7ed38b0fad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the instruction that is being processed.  <br /></td></tr>
<tr class="separator:ac56bb02c9c1596853119d7ed38b0fad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4d160607c90a3006d20cccfc386b5b" id="r_a4a4d160607c90a3006d20cccfc386b5b"><td class="memItemLeft" align="right" valign="top"><a id="a4a4d160607c90a3006d20cccfc386b5b" name="a4a4d160607c90a3006d20cccfc386b5b"></a>
virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><b>number_</b> (size_t nbits, uint64_t number) const</td></tr>
<tr class="memdesc:a4a4d160607c90a3006d20cccfc386b5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a semantic value representing a number. <br /></td></tr>
<tr class="separator:a4a4d160607c90a3006d20cccfc386b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebeaae59a296ef66bb42935d57c36ee2" id="r_aebeaae59a296ef66bb42935d57c36ee2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceRose_1_1BinaryAnalysis.html#ae8ae9a4f7ce2eb38a3ad2ef899a86124">RegisterDictionaryPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> () const</td></tr>
<tr class="memdesc:aebeaae59a296ef66bb42935d57c36ee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: Register dictionary.  <br /></td></tr>
<tr class="separator:aebeaae59a296ef66bb42935d57c36ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721dac0c13cedbdfbe9c2c3fd77f6c91" id="r_a721dac0c13cedbdfbe9c2c3fd77f6c91"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a721dac0c13cedbdfbe9c2c3fd77f6c91">findRegister</a> (const std::string &amp;regname, size_t nbits=0, bool allowMissing=false) const</td></tr>
<tr class="memdesc:a721dac0c13cedbdfbe9c2c3fd77f6c91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lookup a register by name.  <br /></td></tr>
<tr class="separator:a721dac0c13cedbdfbe9c2c3fd77f6c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd2a58a9d9bcb0071af540251f08f2e" id="r_aacd2a58a9d9bcb0071af540251f08f2e"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aacd2a58a9d9bcb0071af540251f08f2e">addressWidth</a> () const</td></tr>
<tr class="memdesc:aacd2a58a9d9bcb0071af540251f08f2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: Width of memory addresses in bits.  <br /></td></tr>
<tr class="separator:aacd2a58a9d9bcb0071af540251f08f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f89eaeac845eed15161632d2979b11" id="r_af2f89eaeac845eed15161632d2979b11"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#af2f89eaeac845eed15161632d2979b11">instructionPointerRegister</a> () const</td></tr>
<tr class="memdesc:af2f89eaeac845eed15161632d2979b11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the instruction pointer register.  <br /></td></tr>
<tr class="separator:af2f89eaeac845eed15161632d2979b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c79d020a90dc075d4d8a2b8cdee789f" id="r_a1c79d020a90dc075d4d8a2b8cdee789f"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a1c79d020a90dc075d4d8a2b8cdee789f">stackPointerRegister</a> () const</td></tr>
<tr class="memdesc:a1c79d020a90dc075d4d8a2b8cdee789f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the stack pointer register.  <br /></td></tr>
<tr class="separator:a1c79d020a90dc075d4d8a2b8cdee789f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43340c65c91715ce146b59bcc8c2744b" id="r_a43340c65c91715ce146b59bcc8c2744b"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a43340c65c91715ce146b59bcc8c2744b">stackFrameRegister</a> () const</td></tr>
<tr class="memdesc:a43340c65c91715ce146b59bcc8c2744b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the stack call frame register.  <br /></td></tr>
<tr class="separator:a43340c65c91715ce146b59bcc8c2744b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d263b74cf9f31778137bfb63b63244f" id="r_a4d263b74cf9f31778137bfb63b63244f"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a4d263b74cf9f31778137bfb63b63244f">callReturnRegister</a> () const</td></tr>
<tr class="memdesc:a4d263b74cf9f31778137bfb63b63244f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the function call return address register.  <br /></td></tr>
<tr class="separator:a4d263b74cf9f31778137bfb63b63244f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a142cd8cb14f74a37582d3f34c9da0b20" id="r_a142cd8cb14f74a37582d3f34c9da0b20"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a142cd8cb14f74a37582d3f34c9da0b20">initializeState</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#aae5e1a00d709df3fc68381fdd5383db9">StatePtr</a> &amp;)</td></tr>
<tr class="memdesc:a142cd8cb14f74a37582d3f34c9da0b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the state.  <br /></td></tr>
<tr class="separator:a142cd8cb14f74a37582d3f34c9da0b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4fbe33a091e72487af026352fb30a55" id="r_ad4fbe33a091e72487af026352fb30a55"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#ad4fbe33a091e72487af026352fb30a55">advanceInstructionPointer</a> (<a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *)</td></tr>
<tr class="memdesc:ad4fbe33a091e72487af026352fb30a55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update the instruction pointer register.  <br /></td></tr>
<tr class="separator:ad4fbe33a091e72487af026352fb30a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae328bd5fc9a88e3272214a6372c676df" id="r_ae328bd5fc9a88e3272214a6372c676df"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#ae328bd5fc9a88e3272214a6372c676df">segmentRegister</a> (<a class="el" href="classSgAsmMemoryReferenceExpression.html">SgAsmMemoryReferenceExpression</a> *)</td></tr>
<tr class="memdesc:ae328bd5fc9a88e3272214a6372c676df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a register descriptor for the segment part of a memory reference expression.  <br /></td></tr>
<tr class="separator:ae328bd5fc9a88e3272214a6372c676df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53dc23330202bac4a18d2f6fafe25918" id="r_a53dc23330202bac4a18d2f6fafe25918"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a53dc23330202bac4a18d2f6fafe25918">incrementRegisters</a> (<a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *)</td></tr>
<tr class="memdesc:a53dc23330202bac4a18d2f6fafe25918"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increment all auto-increment registers in the expression.  <br /></td></tr>
<tr class="separator:a53dc23330202bac4a18d2f6fafe25918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62323ad51bb87bbb5534b9b42b1ddf66" id="r_a62323ad51bb87bbb5534b9b42b1ddf66"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a62323ad51bb87bbb5534b9b42b1ddf66">decrementRegisters</a> (<a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *)</td></tr>
<tr class="memdesc:a62323ad51bb87bbb5534b9b42b1ddf66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decrement all auto-decrement registers in the expression.  <br /></td></tr>
<tr class="separator:a62323ad51bb87bbb5534b9b42b1ddf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c84e257fe94c194581dac72704a84e2" id="r_a2c84e257fe94c194581dac72704a84e2"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a2c84e257fe94c194581dac72704a84e2">preUpdate</a> (<a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">BaseSemantics::SValuePtr</a> &amp;enabled)</td></tr>
<tr class="memdesc:a2c84e257fe94c194581dac72704a84e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update registers for pre-add expressions.  <br /></td></tr>
<tr class="separator:a2c84e257fe94c194581dac72704a84e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f04649231673752e70177916e5d1ad1" id="r_a1f04649231673752e70177916e5d1ad1"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a1f04649231673752e70177916e5d1ad1">postUpdate</a> (<a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">BaseSemantics::SValuePtr</a> &amp;enabled)</td></tr>
<tr class="memdesc:a1f04649231673752e70177916e5d1ad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update registers for post-add expressions.  <br /></td></tr>
<tr class="separator:a1f04649231673752e70177916e5d1ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78aeeafff241d9c268521fc1c8859eb5" id="r_a78aeeafff241d9c268521fc1c8859eb5"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a78aeeafff241d9c268521fc1c8859eb5">effectiveAddress</a> (<a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *, size_t nbits=0)</td></tr>
<tr class="memdesc:a78aeeafff241d9c268521fc1c8859eb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a memory address by evaluating the address expression.  <br /></td></tr>
<tr class="separator:a78aeeafff241d9c268521fc1c8859eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a373ac4ad46e434812fac9bc58ae5b8c9" id="r_a373ac4ad46e434812fac9bc58ae5b8c9"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a373ac4ad46e434812fac9bc58ae5b8c9">read</a> (<a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *, size_t value_nbits=0, size_t addr_nbits=0)</td></tr>
<tr class="memdesc:a373ac4ad46e434812fac9bc58ae5b8c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads an R-value expression.  <br /></td></tr>
<tr class="separator:a373ac4ad46e434812fac9bc58ae5b8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8498f6505aad9009f2febc11d0d5f77" id="r_ac8498f6505aad9009f2febc11d0d5f77"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#ac8498f6505aad9009f2febc11d0d5f77">write</a> (<a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> &amp;value, size_t addr_nbits=0)</td></tr>
<tr class="memdesc:ac8498f6505aad9009f2febc11d0d5f77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes to an L-value expression.  <br /></td></tr>
<tr class="separator:ac8498f6505aad9009f2febc11d0d5f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:afce81ae380ce539fd013897c75a10ab2" id="r_afce81ae380ce539fd013897c75a10ab2"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a0c0106c0f124bfd48cf9c198e6bd7d4b">RiscOperatorsPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#afce81ae380ce539fd013897c75a10ab2">operators</a> () const</td></tr>
<tr class="memdesc:afce81ae380ce539fd013897c75a10ab2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: RISC operators.  <br /></td></tr>
<tr class="separator:afce81ae380ce539fd013897c75a10ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0532eb61453a9328dc8935bb6f4feafd" id="r_a0532eb61453a9328dc8935bb6f4feafd"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a0532eb61453a9328dc8935bb6f4feafd">operators</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a0c0106c0f124bfd48cf9c198e6bd7d4b">RiscOperatorsPtr</a> &amp;)</td></tr>
<tr class="memdesc:a0532eb61453a9328dc8935bb6f4feafd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: RISC operators.  <br /></td></tr>
<tr class="separator:a0532eb61453a9328dc8935bb6f4feafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a5adc80f3dad7be835b7f136130166d87" id="r_a5adc80f3dad7be835b7f136130166d87"><td class="memItemLeft" align="right" valign="top"><a id="a5adc80f3dad7be835b7f136130166d87" name="a5adc80f3dad7be835b7f136130166d87"></a>
virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><b>undefined_</b> (size_t nbits) const</td></tr>
<tr class="memdesc:a5adc80f3dad7be835b7f136130166d87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a new undefined semantic value. <br /></td></tr>
<tr class="separator:a5adc80f3dad7be835b7f136130166d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a16db8575a25ba54a8a926868cfede" id="r_a31a16db8575a25ba54a8a926868cfede"><td class="memItemLeft" align="right" valign="top"><a id="a31a16db8575a25ba54a8a926868cfede" name="a31a16db8575a25ba54a8a926868cfede"></a>
virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><b>unspecified_</b> (size_t nbits) const</td></tr>
<tr class="memdesc:a31a16db8575a25ba54a8a926868cfede"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a new undefined semantic value. <br /></td></tr>
<tr class="separator:a31a16db8575a25ba54a8a926868cfede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a875f8cba48cf0fbb698078e6d84fe86c" id="r_a875f8cba48cf0fbb698078e6d84fe86c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a875f8cba48cf0fbb698078e6d84fe86c">autoResetInstructionPointer</a> () const</td></tr>
<tr class="memdesc:a875f8cba48cf0fbb698078e6d84fe86c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: Reset instruction pointer register for each instruction.  <br /></td></tr>
<tr class="separator:a875f8cba48cf0fbb698078e6d84fe86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfdba49f8ab92e6a7593d81de7507061" id="r_adfdba49f8ab92e6a7593d81de7507061"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#adfdba49f8ab92e6a7593d81de7507061">autoResetInstructionPointer</a> (bool b)</td></tr>
<tr class="memdesc:adfdba49f8ab92e6a7593d81de7507061"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: Reset instruction pointer register for each instruction.  <br /></td></tr>
<tr class="separator:adfdba49f8ab92e6a7593d81de7507061"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-types" name="pro-types"></a>
Protected Types</h2></td></tr>
<tr class="memitem:af42cef3c16485fb9b2ab37d94db0bb29" id="r_af42cef3c16485fb9b2ab37d94db0bb29"><td class="memItemLeft" align="right" valign="top">typedef std::vector&lt; <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1InsnProcessor.html">InsnProcessor</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#af42cef3c16485fb9b2ab37d94db0bb29">InsnProcessors</a></td></tr>
<tr class="separator:af42cef3c16485fb9b2ab37d94db0bb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:aba7f2d2d7ca311fd87215369bd56290b" id="r_aba7f2d2d7ca311fd87215369bd56290b"><td class="memItemLeft" align="right" valign="top"><a id="aba7f2d2d7ca311fd87215369bd56290b" name="aba7f2d2d7ca311fd87215369bd56290b"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>Dispatcher</b> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html#aa711fd8ae3f4eb3297e6c8cfacdf952d">Architecture::BaseConstPtr</a> &amp;)</td></tr>
<tr class="separator:aba7f2d2d7ca311fd87215369bd56290b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ec7c72f093832292b83b10439d2475" id="r_a10ec7c72f093832292b83b10439d2475"><td class="memItemLeft" align="right" valign="top"><a id="a10ec7c72f093832292b83b10439d2475" name="a10ec7c72f093832292b83b10439d2475"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>Dispatcher</b> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html#aa711fd8ae3f4eb3297e6c8cfacdf952d">Architecture::BaseConstPtr</a> &amp;, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a0c0106c0f124bfd48cf9c198e6bd7d4b">RiscOperatorsPtr</a> &amp;)</td></tr>
<tr class="separator:a10ec7c72f093832292b83b10439d2475"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-attribs" name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a275b5514a883af198964f9b4a169efbf" id="r_a275b5514a883af198964f9b4a169efbf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a275b5514a883af198964f9b4a169efbf">autoResetInstructionPointer_</a> = true</td></tr>
<tr class="memdesc:a275b5514a883af198964f9b4a169efbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset instruction pointer register for each instruction.  <br /></td></tr>
<tr class="separator:a275b5514a883af198964f9b4a169efbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaabe1cb66d47e1a978047bdb5f2b0bc" id="r_adaabe1cb66d47e1a978047bdb5f2b0bc"><td class="memItemLeft" align="right" valign="top">InsnProcessors&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#adaabe1cb66d47e1a978047bdb5f2b0bc">iproc_table</a></td></tr>
<tr class="separator:adaabe1cb66d47e1a978047bdb5f2b0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Typedef Documentation</h2>
<a id="aba83aa8cc8aafe5b0552bea311dda4d7" name="aba83aa8cc8aafe5b0552bea311dda4d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba83aa8cc8aafe5b0552bea311dda4d7">&#9670;&#160;</a></span>Ptr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aba83aa8cc8aafe5b0552bea311dda4d7">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::Ptr</a> =  <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a75ee406f19167965f5217e58fe9dc707">DispatcherPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shared-ownership pointer. </p>

<p class="definition">Definition at line <a class="el" href="Dispatcher_8h_source.html#l00046">46</a> of file <a class="el" href="Dispatcher_8h_source.html">Dispatcher.h</a>.</p>

</div>
</div>
<a id="af42cef3c16485fb9b2ab37d94db0bb29" name="af42cef3c16485fb9b2ab37d94db0bb29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af42cef3c16485fb9b2ab37d94db0bb29">&#9670;&#160;</a></span>InsnProcessors</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::vector&lt;<a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1InsnProcessor.html">InsnProcessor</a>*&gt; Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::InsnProcessors</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Dispatcher_8h_source.html#l00057">57</a> of file <a class="el" href="Dispatcher_8h_source.html">Dispatcher.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="adde1875d63169dae9641cf67585c894f" name="adde1875d63169dae9641cf67585c894f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adde1875d63169dae9641cf67585c894f">&#9670;&#160;</a></span>create()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a75ee406f19167965f5217e58fe9dc707">DispatcherPtr</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::create </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a0c0106c0f124bfd48cf9c198e6bd7d4b">RiscOperatorsPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>ops</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Virtual constructor. </p>

<p>Implemented in <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherCil.html#ae71f22cd2f5b784f840d97a853071373">Rose::BinaryAnalysis::InstructionSemantics::DispatcherCil</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#ab626e624f6d95aeeed22265e976fa6fc">Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherMips.html#a3047d9fb7ba9170e1290e8426205ae62">Rose::BinaryAnalysis::InstructionSemantics::DispatcherMips</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherPowerpc.html#ae0ab56dabb3082367e10f949082463e0">Rose::BinaryAnalysis::InstructionSemantics::DispatcherPowerpc</a>, and <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherX86.html#a58b566b54d4dfd835677cda2d1687285">Rose::BinaryAnalysis::InstructionSemantics::DispatcherX86</a>.</p>

</div>
</div>
<a id="a16aef72da7c3dea593ae12f8364738ca" name="a16aef72da7c3dea593ae12f8364738ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16aef72da7c3dea593ae12f8364738ca">&#9670;&#160;</a></span>iprocLookup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1InsnProcessor.html">InsnProcessor</a> * Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::iprocLookup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *&#160;</td>
          <td class="paramname"><em>insn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lookup the processor for an instruction. </p>
<p>Looks up the functor that has been registered to process the given instruction. Returns the null pointer if the instruction cannot be processed. Instruction processor objects are managed by the caller; the instruction itself is only used for the duration of this call. </p>

</div>
</div>
<a id="a89f5205e6614e17e9f74eda965f3220c" name="a89f5205e6614e17e9f74eda965f3220c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f5205e6614e17e9f74eda965f3220c">&#9670;&#160;</a></span>iprocReplace()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::iprocReplace </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1InsnProcessor.html">InsnProcessor</a> *&#160;</td>
          <td class="paramname"><em>iproc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace an instruction processor with another. </p>
<p>The processor for the specified instruction is replaced with the specified processor, which may be the null pointer. Instruction processor objects are managed by the caller; the instruction itself is only used for the duration of this call. </p>

</div>
</div>
<a id="a46b6c1eb9174a484cc88920b484a993b" name="a46b6c1eb9174a484cc88920b484a993b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b6c1eb9174a484cc88920b484a993b">&#9670;&#160;</a></span>iprocKey()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual int Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::iprocKey </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given an instruction, return the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1InsnProcessor.html" title="Functor that knows how to dispatch a single kind of instruction.">InsnProcessor</a> key that can be used as an index into the iproc_table. </p>

<p>Implemented in <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherMips.html#aa10106295ba65a3195cefa54287c078b">Rose::BinaryAnalysis::InstructionSemantics::DispatcherMips</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherCil.html#a1e50f9e50d611d3544d65e922a06659b">Rose::BinaryAnalysis::InstructionSemantics::DispatcherCil</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#adcf397f8535d6bcf3a68f114c7adcd79">Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherPowerpc.html#abf4c4669ae9de9e21678eda99bf858e4">Rose::BinaryAnalysis::InstructionSemantics::DispatcherPowerpc</a>, and <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherX86.html#a660ac92fd1d5550f4135084653f2ceb4">Rose::BinaryAnalysis::InstructionSemantics::DispatcherX86</a>.</p>

</div>
</div>
<a id="ae923f64d1c228fbffa9a9fee67d0cc92" name="ae923f64d1c228fbffa9a9fee67d0cc92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae923f64d1c228fbffa9a9fee67d0cc92">&#9670;&#160;</a></span>iprocSet()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::iprocSet </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>key</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1InsnProcessor.html">InsnProcessor</a> *&#160;</td>
          <td class="paramname"><em>iproc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set an iproc table entry to the specified value. </p>
<p>The <code>iproc</code> object will become owned by this dispatcher and deleted when this dispatcher is destroyed. </p>

</div>
</div>
<a id="a16a9eb5e4f868d9c08dae40a2ed36603" name="a16a9eb5e4f868d9c08dae40a2ed36603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16a9eb5e4f868d9c08dae40a2ed36603">&#9670;&#160;</a></span>architecture()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html#aa711fd8ae3f4eb3297e6c8cfacdf952d">Architecture::BaseConstPtr</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::architecture </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Property: <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html" title="Architecture-specific information and algorithms.">Architecture</a>. </p>
<p>Non-null pointer to architecture-specific information. </p>

</div>
</div>
<a id="afce81ae380ce539fd013897c75a10ab2" name="afce81ae380ce539fd013897c75a10ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afce81ae380ce539fd013897c75a10ab2">&#9670;&#160;</a></span>operators() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a0c0106c0f124bfd48cf9c198e6bd7d4b">RiscOperatorsPtr</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::operators </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Property: RISC operators. </p>
<p>The RISC operators also contain the current and initial state on which they operate. </p>

</div>
</div>
<a id="a0532eb61453a9328dc8935bb6f4feafd" name="a0532eb61453a9328dc8935bb6f4feafd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0532eb61453a9328dc8935bb6f4feafd">&#9670;&#160;</a></span>operators() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::operators </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a0c0106c0f124bfd48cf9c198e6bd7d4b">RiscOperatorsPtr</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Property: RISC operators. </p>
<p>The RISC operators also contain the current and initial state on which they operate. </p>

</div>
</div>
<a id="a3d0aab79f974c3d55056869f0943c7b9" name="a3d0aab79f974c3d55056869f0943c7b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d0aab79f974c3d55056869f0943c7b9">&#9670;&#160;</a></span>currentState()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#aae5e1a00d709df3fc68381fdd5383db9">StatePtr</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::currentState </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get a pointer to the state object. </p>
<p>The state is stored in the RISC operators object, so this is just here for convenience. </p>

</div>
</div>
<a id="a2348a14e91b4f686215ca9934b5e691b" name="a2348a14e91b4f686215ca9934b5e691b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2348a14e91b4f686215ca9934b5e691b">&#9670;&#160;</a></span>protoval()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::protoval </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the prototypical value. </p>
<p>The prototypical value comes from the RISC operators object. </p>

</div>
</div>
<a id="ac56bb02c9c1596853119d7ed38b0fad3" name="ac56bb02c9c1596853119d7ed38b0fad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac56bb02c9c1596853119d7ed38b0fad3">&#9670;&#160;</a></span>currentInstruction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> * Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::currentInstruction </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the instruction that is being processed. </p>
<p>The instruction comes from the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html#a94a1cf7980a604a81efb96e4e8bae1d6">currentInstruction</a> method of the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html" title="Base class for most instruction semantics RISC operators.">RiscOperators</a> object. </p>

</div>
</div>
<a id="aebeaae59a296ef66bb42935d57c36ee2" name="aebeaae59a296ef66bb42935d57c36ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebeaae59a296ef66bb42935d57c36ee2">&#9670;&#160;</a></span>registerDictionary()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceRose_1_1BinaryAnalysis.html#ae8ae9a4f7ce2eb38a3ad2ef899a86124">RegisterDictionaryPtr</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::registerDictionary </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Property: Register dictionary. </p>
<p>The register dictionary translates register descriptors to names and vice versa and provides descriptors for common registers such as instruction and stack pointer registers.</p>
<p>This function is simply a wrapper that obtains the register dictionary from the architecture. </p>

</div>
</div>
<a id="a721dac0c13cedbdfbe9c2c3fd77f6c91" name="a721dac0c13cedbdfbe9c2c3fd77f6c91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a721dac0c13cedbdfbe9c2c3fd77f6c91">&#9670;&#160;</a></span>findRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::findRegister </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>regname</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>nbits</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>allowMissing</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lookup a register by name. </p>
<p>This dispatcher's register dictionary is consulted and the specified register is located by name. If a bit width is specified (<code>nbits</code>) then it must match the size of register that was found. If a valid register cannot be found then either an exception is thrown or an invalid register is returned depending on whether <code>allowMissing</code> is false or true, respectively. </p>

</div>
</div>
<a id="aacd2a58a9d9bcb0071af540251f08f2e" name="aacd2a58a9d9bcb0071af540251f08f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd2a58a9d9bcb0071af540251f08f2e">&#9670;&#160;</a></span>addressWidth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::addressWidth </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Property: Width of memory addresses in bits. </p>
<p>This property defines the width of memory addresses. All memory reads and writes (and any other defined memory operations) should pass address expressions that are this width. </p>

</div>
</div>
<a id="af2f89eaeac845eed15161632d2979b11" name="af2f89eaeac845eed15161632d2979b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2f89eaeac845eed15161632d2979b11">&#9670;&#160;</a></span>instructionPointerRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::instructionPointerRegister </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the instruction pointer register. </p>

<p>Reimplemented in <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherCil.html#ad8da3a9e326a580c2d6e71b0bdf6c5ea">Rose::BinaryAnalysis::InstructionSemantics::DispatcherCil</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a4649dfa9a759ef47f6117f1b5454919a">Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherPowerpc.html#a51191834b7f2810eb48c95993934c740">Rose::BinaryAnalysis::InstructionSemantics::DispatcherPowerpc</a>, and <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherX86.html#afc9dc8b716dceab013ec14122f4cf01b">Rose::BinaryAnalysis::InstructionSemantics::DispatcherX86</a>.</p>

</div>
</div>
<a id="a1c79d020a90dc075d4d8a2b8cdee789f" name="a1c79d020a90dc075d4d8a2b8cdee789f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c79d020a90dc075d4d8a2b8cdee789f">&#9670;&#160;</a></span>stackPointerRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::stackPointerRegister </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the stack pointer register. </p>

<p>Reimplemented in <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherCil.html#a9dc56bfe28a6aa782353c78ea2ca1a21">Rose::BinaryAnalysis::InstructionSemantics::DispatcherCil</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a37ad5044089ed05702651aa2329bebf5">Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherPowerpc.html#a61a3bf8439bea652222ca753ae7bec0d">Rose::BinaryAnalysis::InstructionSemantics::DispatcherPowerpc</a>, and <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherX86.html#ac29201526ecc83115ab9ffc18acf518e">Rose::BinaryAnalysis::InstructionSemantics::DispatcherX86</a>.</p>

</div>
</div>
<a id="a43340c65c91715ce146b59bcc8c2744b" name="a43340c65c91715ce146b59bcc8c2744b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43340c65c91715ce146b59bcc8c2744b">&#9670;&#160;</a></span>stackFrameRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::stackFrameRegister </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the stack call frame register. </p>

<p>Reimplemented in <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherCil.html#a6b73c623decef701d0fb716009dba7fa">Rose::BinaryAnalysis::InstructionSemantics::DispatcherCil</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a510ac9e4858c34d120f8e695008180d7">Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherPowerpc.html#ad17ebebaef456397ee40d58727c6499f">Rose::BinaryAnalysis::InstructionSemantics::DispatcherPowerpc</a>, and <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherX86.html#a69a6aae7bd6c8841df264b662f9c004e">Rose::BinaryAnalysis::InstructionSemantics::DispatcherX86</a>.</p>

</div>
</div>
<a id="a4d263b74cf9f31778137bfb63b63244f" name="a4d263b74cf9f31778137bfb63b63244f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d263b74cf9f31778137bfb63b63244f">&#9670;&#160;</a></span>callReturnRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::callReturnRegister </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the function call return address register. </p>

<p>Reimplemented in <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherCil.html#a86c297a573db262250c7c0238271fae7">Rose::BinaryAnalysis::InstructionSemantics::DispatcherCil</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a5ca0d39a3979cc9b923fc0942d4608a6">Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k</a>, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherPowerpc.html#aa983d753cf542662c83a6db77454bb58">Rose::BinaryAnalysis::InstructionSemantics::DispatcherPowerpc</a>, and <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherX86.html#a132a176304a818b96b5eed5d730d642b">Rose::BinaryAnalysis::InstructionSemantics::DispatcherX86</a>.</p>

</div>
</div>
<a id="a875f8cba48cf0fbb698078e6d84fe86c" name="a875f8cba48cf0fbb698078e6d84fe86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a875f8cba48cf0fbb698078e6d84fe86c">&#9670;&#160;</a></span>autoResetInstructionPointer() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::autoResetInstructionPointer </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Property: Reset instruction pointer register for each instruction. </p>
<p>If this property is set, then each time an instruction is processed, the first thing that happens is that the instruction pointer register is reset to the concrete address of the instruction. </p>

<p class="definition">Definition at line <a class="el" href="Dispatcher_8h_source.html#l00225">225</a> of file <a class="el" href="Dispatcher_8h_source.html">Dispatcher.h</a>.</p>

<p class="reference">References <a class="el" href="Dispatcher_8h_source.html#l00053">autoResetInstructionPointer_</a>.</p>

</div>
</div>
<a id="adfdba49f8ab92e6a7593d81de7507061" name="adfdba49f8ab92e6a7593d81de7507061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfdba49f8ab92e6a7593d81de7507061">&#9670;&#160;</a></span>autoResetInstructionPointer() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::autoResetInstructionPointer </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>b</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Property: Reset instruction pointer register for each instruction. </p>
<p>If this property is set, then each time an instruction is processed, the first thing that happens is that the instruction pointer register is reset to the concrete address of the instruction. </p>

<p class="definition">Definition at line <a class="el" href="Dispatcher_8h_source.html#l00226">226</a> of file <a class="el" href="Dispatcher_8h_source.html">Dispatcher.h</a>.</p>

<p class="reference">References <a class="el" href="Dispatcher_8h_source.html#l00053">autoResetInstructionPointer_</a>.</p>

</div>
</div>
<a id="a142cd8cb14f74a37582d3f34c9da0b20" name="a142cd8cb14f74a37582d3f34c9da0b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a142cd8cb14f74a37582d3f34c9da0b20">&#9670;&#160;</a></span>initializeState()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::initializeState </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#aae5e1a00d709df3fc68381fdd5383db9">StatePtr</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize the state. </p>
<p>Some architectures benefit from having their initial state initialized in a certain way. For instance, on x86/amd64 the segment registers CS, DS, and SS typically refer to the entire machine memory and can be initialized to have a zero base address. </p>

<p>Reimplemented in <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherX86.html#ab6b4b454345f20dc83d932519ba00bde">Rose::BinaryAnalysis::InstructionSemantics::DispatcherX86</a>.</p>

</div>
</div>
<a id="ad4fbe33a091e72487af026352fb30a55" name="ad4fbe33a091e72487af026352fb30a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4fbe33a091e72487af026352fb30a55">&#9670;&#160;</a></span>advanceInstructionPointer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::advanceInstructionPointer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Update the instruction pointer register. </p>
<p>Causes the instruction pointer register to point to the address following the specified instruction. Since every instruction has a concrete address, we could simply set the instruction pointer to that concrete address. However, some analyses depend on having an instruction pointer value that's built up by processing one instruction after another. Therefore, if we can recognize the register state implementation and determine that the instruction pointer registers' value is already stored, we'll increment that value, which might result in a concrete value depending on the semantic domain. Otherwise we just explicitly assign a new concrete value to that register. </p>

</div>
</div>
<a id="ae328bd5fc9a88e3272214a6372c676df" name="ae328bd5fc9a88e3272214a6372c676df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae328bd5fc9a88e3272214a6372c676df">&#9670;&#160;</a></span>segmentRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::segmentRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmMemoryReferenceExpression.html">SgAsmMemoryReferenceExpression</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a register descriptor for the segment part of a memory reference expression. </p>
<p>Many architectures don't use segment registers (they have a flat virtual address space), in which case the returned register descriptor's is_valid() method returns false. </p>

</div>
</div>
<a id="a53dc23330202bac4a18d2f6fafe25918" name="a53dc23330202bac4a18d2f6fafe25918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53dc23330202bac4a18d2f6fafe25918">&#9670;&#160;</a></span>incrementRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::incrementRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Increment all auto-increment registers in the expression. </p>
<p>This method traverses the expression and increments each the register of each register reference expression that has a positive adjustment value. If the same register is encountered multiple times then it is incremented multiple times. </p>

</div>
</div>
<a id="a62323ad51bb87bbb5534b9b42b1ddf66" name="a62323ad51bb87bbb5534b9b42b1ddf66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62323ad51bb87bbb5534b9b42b1ddf66">&#9670;&#160;</a></span>decrementRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::decrementRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decrement all auto-decrement registers in the expression. </p>
<p>This method traverses the expression and increments each the register of each register reference expression that has a negative adjustment value. If the same register is encountered multiple times then it is decremented multiple times. </p>

</div>
</div>
<a id="a2c84e257fe94c194581dac72704a84e2" name="a2c84e257fe94c194581dac72704a84e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c84e257fe94c194581dac72704a84e2">&#9670;&#160;</a></span>preUpdate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::preUpdate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">BaseSemantics::SValuePtr</a> &amp;&#160;</td>
          <td class="paramname"><em>enabled</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Update registers for pre-add expressions. </p>
<p>For each SgAsmBinaryAddPreupdate, add the lhs and rhs operands and assign the sum to the lhs, which must be a register reference expression. </p>

</div>
</div>
<a id="a1f04649231673752e70177916e5d1ad1" name="a1f04649231673752e70177916e5d1ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f04649231673752e70177916e5d1ad1">&#9670;&#160;</a></span>postUpdate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::postUpdate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">BaseSemantics::SValuePtr</a> &amp;&#160;</td>
          <td class="paramname"><em>enabled</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Update registers for post-add expressions. </p>
<p>For each SgAsmBinaryAddPostupdate, add the lhs and rhs operands and assign the sum to the lhs, which must be a register reference expression. </p>

</div>
</div>
<a id="a78aeeafff241d9c268521fc1c8859eb5" name="a78aeeafff241d9c268521fc1c8859eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78aeeafff241d9c268521fc1c8859eb5">&#9670;&#160;</a></span>effectiveAddress()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::effectiveAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>nbits</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a memory address by evaluating the address expression. </p>
<p>The address expression can be either a constant or an expression containing operators and constants. If <code>nbits</code> is non-zero then the result is sign extended or truncated to the specified width, otherwise the returned <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1SValue.html" title="Base class for semantic values.">SValue</a> is the natural width of the expression. </p>

</div>
</div>
<a id="a373ac4ad46e434812fac9bc58ae5b8c9" name="a373ac4ad46e434812fac9bc58ae5b8c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a373ac4ad46e434812fac9bc58ae5b8c9">&#9670;&#160;</a></span>read()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>value_nbits</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>addr_nbits</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reads an R-value expression. </p>
<p>The expression can be a constant, register reference, or memory reference. The width of the returned value is specified by the <code>value_nbits</code> argument, and if this argument is zero then the width of the expression type is used. The width of the address passed to lower-level memory access functions is specified by <code>addr_nbits</code>. If <code>addr_nbits</code> is zero then the natural width of the effective address is passed to lower level functions. </p>

<p>Reimplemented in <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherCil.html#a1a60b504cd017c2ae395408b8cd4ea6e">Rose::BinaryAnalysis::InstructionSemantics::DispatcherCil</a>, and <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a780b6dd3318aa5080d592fc99cefb6c0">Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k</a>.</p>

</div>
</div>
<a id="ac8498f6505aad9009f2febc11d0d5f77" name="ac8498f6505aad9009f2febc11d0d5f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8498f6505aad9009f2febc11d0d5f77">&#9670;&#160;</a></span>write()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> &amp;&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>addr_nbits</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Writes to an L-value expression. </p>
<p>The expression can be a register or memory reference. The width of the address passed to lower-level memory access functions is specified by <code>addr_nbits</code>. If <code>addr_nbits</code> is zero then the natural width of the effective address is passed to lower level functions. </p>

<p>Reimplemented in <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherX86.html#acac450f0cf6ba26a8caf5f7361bbf95d">Rose::BinaryAnalysis::InstructionSemantics::DispatcherX86</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a275b5514a883af198964f9b4a169efbf" name="a275b5514a883af198964f9b4a169efbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a275b5514a883af198964f9b4a169efbf">&#9670;&#160;</a></span>autoResetInstructionPointer_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::autoResetInstructionPointer_ = true</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reset instruction pointer register for each instruction. </p>

<p class="definition">Definition at line <a class="el" href="Dispatcher_8h_source.html#l00053">53</a> of file <a class="el" href="Dispatcher_8h_source.html">Dispatcher.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Dispatcher_8h_source.html#l00225">autoResetInstructionPointer()</a>, and <a class="el" href="Dispatcher_8h_source.html#l00226">autoResetInstructionPointer()</a>.</p>

</div>
</div>
<a id="adaabe1cb66d47e1a978047bdb5f2b0bc" name="adaabe1cb66d47e1a978047bdb5f2b0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaabe1cb66d47e1a978047bdb5f2b0bc">&#9670;&#160;</a></span>iproc_table</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">InsnProcessors Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher::iproc_table</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Dispatcher_8h_source.html#l00058">58</a> of file <a class="el" href="Dispatcher_8h_source.html">Dispatcher.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="Dispatcher_8h_source.html">Dispatcher.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Oct 2 2024 00:09:09 for ROSE by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
