\hypertarget{struct_r_c_c___p_l_l_s_a_i_init_type_def}{}\section{R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+Init\+Type\+Def Struct Reference}
\label{struct_r_c_c___p_l_l_s_a_i_init_type_def}\index{RCC\_PLLSAIInitTypeDef@{RCC\_PLLSAIInitTypeDef}}


P\+L\+L\+S\+AI Clock structure definition.  




{\ttfamily \#include $<$stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a7ec92e831b8ca06243fce02f46b76807}{P\+L\+L\+S\+A\+IN}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_addd252bc81b5eb646803cf3e0941499c}{P\+L\+L\+S\+A\+IQ}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a8cfa7d387fc9b118e9066a63d2b845bf}{P\+L\+L\+S\+A\+IP}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+L\+L\+S\+AI Clock structure definition. 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_r_c_c___p_l_l_s_a_i_init_type_def_a7ec92e831b8ca06243fce02f46b76807}\label{struct_r_c_c___p_l_l_s_a_i_init_type_def_a7ec92e831b8ca06243fce02f46b76807}} 
\index{RCC\_PLLSAIInitTypeDef@{RCC\_PLLSAIInitTypeDef}!PLLSAIN@{PLLSAIN}}
\index{PLLSAIN@{PLLSAIN}!RCC\_PLLSAIInitTypeDef@{RCC\_PLLSAIInitTypeDef}}
\subsubsection{\texorpdfstring{PLLSAIN}{PLLSAIN}}
{\footnotesize\ttfamily uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+Init\+Type\+Def\+::\+P\+L\+L\+S\+A\+IN}

Specifies the multiplication factor for P\+L\+L\+I2S V\+CO output clock. This parameter must be a number between Min\+\_\+\+Data = 50 and Max\+\_\+\+Data = 432. This parameter will be used only when P\+L\+L\+S\+AI is selected as Clock Source S\+AI or L\+T\+DC \mbox{\Hypertarget{struct_r_c_c___p_l_l_s_a_i_init_type_def_a8cfa7d387fc9b118e9066a63d2b845bf}\label{struct_r_c_c___p_l_l_s_a_i_init_type_def_a8cfa7d387fc9b118e9066a63d2b845bf}} 
\index{RCC\_PLLSAIInitTypeDef@{RCC\_PLLSAIInitTypeDef}!PLLSAIP@{PLLSAIP}}
\index{PLLSAIP@{PLLSAIP}!RCC\_PLLSAIInitTypeDef@{RCC\_PLLSAIInitTypeDef}}
\subsubsection{\texorpdfstring{PLLSAIP}{PLLSAIP}}
{\footnotesize\ttfamily uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+Init\+Type\+Def\+::\+P\+L\+L\+S\+A\+IP}

Specifies the division factor for 48M\+Hz clock. This parameter must be a value of \mbox{\hyperlink{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider}{R\+C\+C\+Ex P\+L\+L\+S\+A\+IP Clock Divider}} This parameter will be used only when P\+L\+L\+S\+AI is disabled \mbox{\Hypertarget{struct_r_c_c___p_l_l_s_a_i_init_type_def_addd252bc81b5eb646803cf3e0941499c}\label{struct_r_c_c___p_l_l_s_a_i_init_type_def_addd252bc81b5eb646803cf3e0941499c}} 
\index{RCC\_PLLSAIInitTypeDef@{RCC\_PLLSAIInitTypeDef}!PLLSAIQ@{PLLSAIQ}}
\index{PLLSAIQ@{PLLSAIQ}!RCC\_PLLSAIInitTypeDef@{RCC\_PLLSAIInitTypeDef}}
\subsubsection{\texorpdfstring{PLLSAIQ}{PLLSAIQ}}
{\footnotesize\ttfamily uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+Init\+Type\+Def\+::\+P\+L\+L\+S\+A\+IQ}

Specifies the division factor for S\+A\+I1 clock. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 15. This parameter will be used only when P\+L\+L\+S\+AI is selected as Clock Source S\+AI or L\+T\+DC 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}\end{DoxyCompactItemize}
