// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/25/2016 11:56:27"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module proc (
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	KEY0,
	KEY1,
	KEY2,
	KEY3,
	BusWires);
input 	[17:0] SW;
output 	[15:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
input 	KEY0;
input 	KEY1;
input 	KEY2;
input 	KEY3;
inout 	[15:0] BusWires;

// Design Ports Information
// BusWires[0]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[1]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[2]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[3]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[4]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[5]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[6]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[7]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[8]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[9]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[10]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[11]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[12]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[13]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[14]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[15]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// KEY1	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY2	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY3	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY0	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ALU|adderres|fa3|result~combout ;
wire \ALU|sixteen_mux|CHOSEN[4]~9_combout ;
wire \ALU|sixteen_mux|CHOSEN[3]~20_combout ;
wire \KEY0~combout ;
wire \KEY0~clkctrl_outclk ;
wire \regR3|D[1]~feeder_combout ;
wire \BusWires[0]~0 ;
wire \BusWires[1]~1 ;
wire \BusWires[2]~2 ;
wire \BusWires[3]~3 ;
wire \BusWires[4]~4 ;
wire \BusWires[5]~5 ;
wire \BusWires[6]~6 ;
wire \BusWires[7]~7 ;
wire \BusWires[8]~8 ;
wire \BusWires[9]~9 ;
wire \BusWires[10]~10 ;
wire \BusWires[11]~11 ;
wire \BusWires[12]~12 ;
wire \BusWires[13]~13 ;
wire \BusWires[14]~14 ;
wire \BusWires[15]~15 ;
wire \cont|Y_next.ADD0~0_combout ;
wire \cont|Y_present.ADD0~regout ;
wire \cont|Y_present.ADD1~regout ;
wire \cont|Y_present.ADD2~regout ;
wire \cont|WideOr2~0_combout ;
wire \cont|Y_next~0_combout ;
wire \cont|Selector0~0_combout ;
wire \cont|Y_present.RESET~regout ;
wire \cont|Y_next.MOV~0_combout ;
wire \cont|Y_next.MOV~1_combout ;
wire \cont|Y_present.MOV~regout ;
wire \cont|Equal0~0_combout ;
wire \cont|Y_next.XOR0~0_combout ;
wire \cont|Y_present.XOR0~regout ;
wire \cont|WideOr5~combout ;
wire \cont|Selector6~0_combout ;
wire \cont|temp[2]~0_combout ;
wire \cont|Y_present.LOAD0~regout ;
wire \cont|Y_present.LOAD1~regout ;
wire \cont|temp[2]~0clkctrl_outclk ;
wire \cont|Selector2~0_combout ;
wire \cont|Y_present.XOR1~feeder_combout ;
wire \cont|Y_present.XOR1~regout ;
wire \cont|Gin~combout ;
wire \cont|Selector5~0_combout ;
wire \triD|Q[0]~18_combout ;
wire \cont|Selector7~0_combout ;
wire \cont|Selector3~0_combout ;
wire \triD|Q[0]~17_combout ;
wire \cont|Selector8~0_combout ;
wire \cont|WideOr5~0_combout ;
wire \ALU|sixteen_mux|CHOSEN[0]~6_combout ;
wire \cont|Y_present.XOR2~regout ;
wire \cont|Gout~0_combout ;
wire \triD|Q[0]~16_combout ;
wire \triD|Q[0]~19_combout ;
wire \triD|Q[0]~20_combout ;
wire \triD|Q[0]~21_combout ;
wire \cont|Selector1~0_combout ;
wire \triD|Q[1]~24_combout ;
wire \triD|Q[1]~23_combout ;
wire \cont|WideOr6~0_combout ;
wire \ALU|sixteen_mux|CHOSEN[1]~7_combout ;
wire \triD|Q[1]~22_combout ;
wire \triD|Q[1]~25_combout ;
wire \triD|Q[2]~27_combout ;
wire \triD|Q[2]~28_combout ;
wire \ALU|adderres|fa1|mux|res~0_combout ;
wire \ALU|sixteen_mux|CHOSEN[2]~8_combout ;
wire \cont|Selector4~0_combout ;
wire \triD|Q[2]~26_combout ;
wire \triD|Q[2]~29_combout ;
wire \triD|Q[3]~32_combout ;
wire \triD|Q[3]~31_combout ;
wire \triD|Q[3]~30_combout ;
wire \triD|Q[3]~33_combout ;
wire \triD|Q[4]~35_combout ;
wire \triD|Q[4]~34_combout ;
wire \regR1|D[4]~feeder_combout ;
wire \triD|Q[4]~36_combout ;
wire \triD|Q[4]~37_combout ;
wire \triD|Q[5]~39_combout ;
wire \ALU|adderres|fa3|mux|res~1_combout ;
wire \ALU|adderres|fa3|mux|res~0_combout ;
wire \ALU|adderres|fa4|mux|res~0_combout ;
wire \ALU|sixteen_mux|CHOSEN[5]~10_combout ;
wire \triD|Q[5]~38_combout ;
wire \triD|Q[5]~40_combout ;
wire \triD|Q[5]~41_combout ;
wire \triD|Q[6]~43_combout ;
wire \triD|Q[6]~44_combout ;
wire \ALU|adderres|fa5|mux|res~0_combout ;
wire \ALU|sixteen_mux|CHOSEN[6]~11_combout ;
wire \triD|Q[6]~42_combout ;
wire \triD|Q[6]~45_combout ;
wire \ALU|adderres|fa7|result~combout ;
wire \ALU|sixteen_mux|CHOSEN[7]~21_combout ;
wire \triD|Q[7]~46_combout ;
wire \regR1|D[7]~feeder_combout ;
wire \triD|Q[7]~48_combout ;
wire \triD|Q[7]~47_combout ;
wire \triD|Q[7]~49_combout ;
wire \triD|Q[8]~51_combout ;
wire \regR1|D[8]~feeder_combout ;
wire \triD|Q[8]~52_combout ;
wire \ALU|adderres|fa7|mux|res~1_combout ;
wire \ALU|adderres|fa7|mux|res~0_combout ;
wire \ALU|sixteen_mux|CHOSEN[8]~12_combout ;
wire \triD|Q[8]~50_combout ;
wire \triD|Q[8]~53_combout ;
wire \triD|Q[9]~56_combout ;
wire \ALU|adderres|fa8|mux|res~0_combout ;
wire \ALU|sixteen_mux|CHOSEN[9]~13_combout ;
wire \triD|Q[9]~54_combout ;
wire \triD|Q[9]~55_combout ;
wire \triD|Q[9]~57_combout ;
wire \triD|Q[10]~59_combout ;
wire \regR1|D[10]~feeder_combout ;
wire \triD|Q[10]~60_combout ;
wire \ALU|adderres|fa9|mux|res~0_combout ;
wire \ALU|adderres|fa9|mux|res~1_combout ;
wire \ALU|sixteen_mux|CHOSEN[10]~14_combout ;
wire \triD|Q[10]~58_combout ;
wire \triD|Q[10]~61_combout ;
wire \triD|Q[11]~64_combout ;
wire \triD|Q[11]~63_combout ;
wire \ALU|adderres|fa11|result~combout ;
wire \ALU|sixteen_mux|CHOSEN[11]~22_combout ;
wire \triD|Q[11]~62_combout ;
wire \triD|Q[11]~65_combout ;
wire \ALU|adderres|fa11|mux|res~0_combout ;
wire \ALU|adderres|fa11|mux|res~1_combout ;
wire \ALU|sixteen_mux|CHOSEN[12]~15_combout ;
wire \triD|Q[12]~66_combout ;
wire \triD|Q[12]~67_combout ;
wire \regR1|D[12]~feeder_combout ;
wire \triD|Q[12]~68_combout ;
wire \triD|Q[12]~69_combout ;
wire \ALU|adderres|fa12|mux|res~0_combout ;
wire \ALU|sixteen_mux|CHOSEN[13]~16_combout ;
wire \triD|Q[13]~70_combout ;
wire \triD|Q[13]~71_combout ;
wire \regR0|D[13]~feeder_combout ;
wire \triD|Q[13]~72_combout ;
wire \triD|Q[13]~73_combout ;
wire \triD|Q[14]~76_combout ;
wire \triD|Q[14]~75_combout ;
wire \ALU|adderres|fa13|mux|res~0_combout ;
wire \ALU|sixteen_mux|CHOSEN[14]~17_combout ;
wire \triD|Q[14]~74_combout ;
wire \triD|Q[14]~77_combout ;
wire \triD|Q[15]~79_combout ;
wire \regR1|D[15]~feeder_combout ;
wire \triD|Q[15]~80_combout ;
wire \ALU|sixteen_mux|CHOSEN[15]~18_combout ;
wire \ALU|sixteen_mux|CHOSEN[15]~19_combout ;
wire \triD|Q[15]~78_combout ;
wire \triD|Q[15]~81_combout ;
wire \hexdec0|D~0_combout ;
wire \hexdec0|D~1_combout ;
wire \hexdec0|D~2_combout ;
wire \hexdec0|D~3_combout ;
wire \hexdec0|D~4_combout ;
wire \hexdec0|D~5_combout ;
wire \hexdec0|D~6_combout ;
wire \regR0|D[10]~feeder_combout ;
wire \regR0|D[11]~feeder_combout ;
wire \hexdec1|D~0_combout ;
wire \hexdec1|D~1_combout ;
wire \hexdec1|D~2_combout ;
wire \hexdec1|D~3_combout ;
wire \hexdec1|D~4_combout ;
wire \hexdec1|D~5_combout ;
wire \hexdec1|D~6_combout ;
wire \hexdec2|D~0_combout ;
wire \hexdec2|D~1_combout ;
wire \hexdec2|D~2_combout ;
wire \hexdec2|D~3_combout ;
wire \hexdec2|D~4_combout ;
wire \hexdec2|D~5_combout ;
wire \hexdec2|D~6_combout ;
wire \regR0|D[0]~feeder_combout ;
wire \hexdec3|D~0_combout ;
wire \hexdec3|D~1_combout ;
wire \hexdec3|D~2_combout ;
wire \hexdec3|D~3_combout ;
wire \hexdec3|D~4_combout ;
wire \hexdec3|D~5_combout ;
wire \hexdec3|D~6_combout ;
wire \regR1|D[13]~feeder_combout ;
wire \hexdec4|D~0_combout ;
wire \hexdec4|D~1_combout ;
wire \hexdec4|D~2_combout ;
wire \hexdec4|D~3_combout ;
wire \hexdec4|D~4_combout ;
wire \hexdec4|D~5_combout ;
wire \hexdec4|D~6_combout ;
wire \hexdec5|D~0_combout ;
wire \hexdec5|D~1_combout ;
wire \hexdec5|D~2_combout ;
wire \hexdec5|D~3_combout ;
wire \hexdec5|D~4_combout ;
wire \hexdec5|D~5_combout ;
wire \hexdec5|D~6_combout ;
wire \regR1|D[6]~feeder_combout ;
wire \hexdec6|D~0_combout ;
wire \hexdec6|D~1_combout ;
wire \hexdec6|D~2_combout ;
wire \hexdec6|D~3_combout ;
wire \hexdec6|D~4_combout ;
wire \hexdec6|D~5_combout ;
wire \hexdec6|D~6_combout ;
wire \regR1|D[1]~feeder_combout ;
wire \regR1|D[2]~feeder_combout ;
wire \hexdec7|D~0_combout ;
wire \hexdec7|D~1_combout ;
wire \hexdec7|D~2_combout ;
wire \hexdec7|D~3_combout ;
wire \hexdec7|D~4_combout ;
wire \hexdec7|D~5_combout ;
wire \hexdec7|D~6_combout ;
wire [15:0] \regR1|D ;
wire [15:0] \regR2|D ;
wire [15:0] \regR3|D ;
wire [15:0] \regG|D ;
wire [15:0] \regA|D ;
wire [15:0] \regR0|D ;
wire [15:0] \ALU|xorres|RESULT ;
wire [3:0] \cont|temp ;
wire [17:0] \SW~combout ;


// Location: LCFF_X36_Y2_N17
cycloneii_lcell_ff \regR3|D[0] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[0]~0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR3|D [0]));

// Location: LCFF_X36_Y2_N7
cycloneii_lcell_ff \regR3|D[1] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\regR3|D[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR3|D [1]));

// Location: LCFF_X37_Y2_N9
cycloneii_lcell_ff \regG|D[3] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\ALU|sixteen_mux|CHOSEN[3]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|D [3]));

// Location: LCFF_X37_Y2_N1
cycloneii_lcell_ff \regG|D[4] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\ALU|sixteen_mux|CHOSEN[4]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|D [4]));

// Location: LCCOMB_X37_Y2_N16
cycloneii_lcell_comb \ALU|adderres|fa3|result (
// Equation(s):
// \ALU|adderres|fa3|result~combout  = \ALU|xorres|RESULT [3] $ (((\BusWires[2]~2  & ((\ALU|adderres|fa1|mux|res~0_combout ) # (\regA|D [2]))) # (!\BusWires[2]~2  & (\ALU|adderres|fa1|mux|res~0_combout  & \regA|D [2]))))

	.dataa(\BusWires[2]~2 ),
	.datab(\ALU|adderres|fa1|mux|res~0_combout ),
	.datac(\ALU|xorres|RESULT [3]),
	.datad(\regA|D [2]),
	.cin(gnd),
	.combout(\ALU|adderres|fa3|result~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|adderres|fa3|result .lut_mask = 16'h1E78;
defparam \ALU|adderres|fa3|result .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y2_N2
cycloneii_lcell_comb \ALU|xorres|RESULT[4] (
// Equation(s):
// \ALU|xorres|RESULT [4] = \regA|D [4] $ (\BusWires[4]~4 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regA|D [4]),
	.datad(\BusWires[4]~4 ),
	.cin(gnd),
	.combout(\ALU|xorres|RESULT [4]),
	.cout());
// synopsys translate_off
defparam \ALU|xorres|RESULT[4] .lut_mask = 16'h0FF0;
defparam \ALU|xorres|RESULT[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y2_N0
cycloneii_lcell_comb \ALU|sixteen_mux|CHOSEN[4]~9 (
// Equation(s):
// \ALU|sixteen_mux|CHOSEN[4]~9_combout  = \ALU|xorres|RESULT [4] $ (((!\cont|WideOr6~0_combout  & ((\ALU|adderres|fa3|mux|res~1_combout ) # (\ALU|adderres|fa3|mux|res~0_combout )))))

	.dataa(\ALU|adderres|fa3|mux|res~1_combout ),
	.datab(\ALU|xorres|RESULT [4]),
	.datac(\ALU|adderres|fa3|mux|res~0_combout ),
	.datad(\cont|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ALU|sixteen_mux|CHOSEN[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|sixteen_mux|CHOSEN[4]~9 .lut_mask = 16'hCC36;
defparam \ALU|sixteen_mux|CHOSEN[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N0
cycloneii_lcell_comb \ALU|xorres|RESULT[12] (
// Equation(s):
// \ALU|xorres|RESULT [12] = \regA|D [12] $ (\BusWires[12]~12 )

	.dataa(\regA|D [12]),
	.datab(vcc),
	.datac(\BusWires[12]~12 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|xorres|RESULT [12]),
	.cout());
// synopsys translate_off
defparam \ALU|xorres|RESULT[12] .lut_mask = 16'h5A5A;
defparam \ALU|xorres|RESULT[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y2_N8
cycloneii_lcell_comb \ALU|sixteen_mux|CHOSEN[3]~20 (
// Equation(s):
// \ALU|sixteen_mux|CHOSEN[3]~20_combout  = (\cont|WideOr6~0_combout  & ((\regA|D [3] $ (\BusWires[3]~3 )))) # (!\cont|WideOr6~0_combout  & (\ALU|adderres|fa3|result~combout ))

	.dataa(\ALU|adderres|fa3|result~combout ),
	.datab(\regA|D [3]),
	.datac(\BusWires[3]~3 ),
	.datad(\cont|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ALU|sixteen_mux|CHOSEN[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|sixteen_mux|CHOSEN[3]~20 .lut_mask = 16'h3CAA;
defparam \ALU|sixteen_mux|CHOSEN[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY0~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY0~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY0));
// synopsys translate_off
defparam \KEY0~I .input_async_reset = "none";
defparam \KEY0~I .input_power_up = "low";
defparam \KEY0~I .input_register_mode = "none";
defparam \KEY0~I .input_sync_reset = "none";
defparam \KEY0~I .oe_async_reset = "none";
defparam \KEY0~I .oe_power_up = "low";
defparam \KEY0~I .oe_register_mode = "none";
defparam \KEY0~I .oe_sync_reset = "none";
defparam \KEY0~I .operation_mode = "input";
defparam \KEY0~I .output_async_reset = "none";
defparam \KEY0~I .output_power_up = "low";
defparam \KEY0~I .output_register_mode = "none";
defparam \KEY0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \KEY0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\KEY0~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\KEY0~clkctrl_outclk ));
// synopsys translate_off
defparam \KEY0~clkctrl .clock_type = "global clock";
defparam \KEY0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N6
cycloneii_lcell_comb \regR3|D[1]~feeder (
// Equation(s):
// \regR3|D[1]~feeder_combout  = \BusWires[1]~1 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BusWires[1]~1 ),
	.cin(gnd),
	.combout(\regR3|D[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regR3|D[1]~feeder .lut_mask = 16'hFF00;
defparam \regR3|D[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[0]~I (
	.datain(\triD|Q[0]~19_combout ),
	.oe(\triD|Q[0]~21_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BusWires[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[0]));
// synopsys translate_off
defparam \BusWires[0]~I .input_async_reset = "none";
defparam \BusWires[0]~I .input_power_up = "low";
defparam \BusWires[0]~I .input_register_mode = "none";
defparam \BusWires[0]~I .input_sync_reset = "none";
defparam \BusWires[0]~I .oe_async_reset = "none";
defparam \BusWires[0]~I .oe_power_up = "low";
defparam \BusWires[0]~I .oe_register_mode = "none";
defparam \BusWires[0]~I .oe_sync_reset = "none";
defparam \BusWires[0]~I .operation_mode = "bidir";
defparam \BusWires[0]~I .output_async_reset = "none";
defparam \BusWires[0]~I .output_power_up = "low";
defparam \BusWires[0]~I .output_register_mode = "none";
defparam \BusWires[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[1]~I (
	.datain(\triD|Q[1]~25_combout ),
	.oe(\triD|Q[0]~21_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BusWires[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[1]));
// synopsys translate_off
defparam \BusWires[1]~I .input_async_reset = "none";
defparam \BusWires[1]~I .input_power_up = "low";
defparam \BusWires[1]~I .input_register_mode = "none";
defparam \BusWires[1]~I .input_sync_reset = "none";
defparam \BusWires[1]~I .oe_async_reset = "none";
defparam \BusWires[1]~I .oe_power_up = "low";
defparam \BusWires[1]~I .oe_register_mode = "none";
defparam \BusWires[1]~I .oe_sync_reset = "none";
defparam \BusWires[1]~I .operation_mode = "bidir";
defparam \BusWires[1]~I .output_async_reset = "none";
defparam \BusWires[1]~I .output_power_up = "low";
defparam \BusWires[1]~I .output_register_mode = "none";
defparam \BusWires[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[2]~I (
	.datain(\triD|Q[2]~29_combout ),
	.oe(\triD|Q[0]~21_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BusWires[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[2]));
// synopsys translate_off
defparam \BusWires[2]~I .input_async_reset = "none";
defparam \BusWires[2]~I .input_power_up = "low";
defparam \BusWires[2]~I .input_register_mode = "none";
defparam \BusWires[2]~I .input_sync_reset = "none";
defparam \BusWires[2]~I .oe_async_reset = "none";
defparam \BusWires[2]~I .oe_power_up = "low";
defparam \BusWires[2]~I .oe_register_mode = "none";
defparam \BusWires[2]~I .oe_sync_reset = "none";
defparam \BusWires[2]~I .operation_mode = "bidir";
defparam \BusWires[2]~I .output_async_reset = "none";
defparam \BusWires[2]~I .output_power_up = "low";
defparam \BusWires[2]~I .output_register_mode = "none";
defparam \BusWires[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[3]~I (
	.datain(\triD|Q[3]~33_combout ),
	.oe(\triD|Q[0]~21_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BusWires[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[3]));
// synopsys translate_off
defparam \BusWires[3]~I .input_async_reset = "none";
defparam \BusWires[3]~I .input_power_up = "low";
defparam \BusWires[3]~I .input_register_mode = "none";
defparam \BusWires[3]~I .input_sync_reset = "none";
defparam \BusWires[3]~I .oe_async_reset = "none";
defparam \BusWires[3]~I .oe_power_up = "low";
defparam \BusWires[3]~I .oe_register_mode = "none";
defparam \BusWires[3]~I .oe_sync_reset = "none";
defparam \BusWires[3]~I .operation_mode = "bidir";
defparam \BusWires[3]~I .output_async_reset = "none";
defparam \BusWires[3]~I .output_power_up = "low";
defparam \BusWires[3]~I .output_register_mode = "none";
defparam \BusWires[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[4]~I (
	.datain(\triD|Q[4]~37_combout ),
	.oe(\triD|Q[0]~21_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BusWires[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[4]));
// synopsys translate_off
defparam \BusWires[4]~I .input_async_reset = "none";
defparam \BusWires[4]~I .input_power_up = "low";
defparam \BusWires[4]~I .input_register_mode = "none";
defparam \BusWires[4]~I .input_sync_reset = "none";
defparam \BusWires[4]~I .oe_async_reset = "none";
defparam \BusWires[4]~I .oe_power_up = "low";
defparam \BusWires[4]~I .oe_register_mode = "none";
defparam \BusWires[4]~I .oe_sync_reset = "none";
defparam \BusWires[4]~I .operation_mode = "bidir";
defparam \BusWires[4]~I .output_async_reset = "none";
defparam \BusWires[4]~I .output_power_up = "low";
defparam \BusWires[4]~I .output_register_mode = "none";
defparam \BusWires[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[5]~I (
	.datain(\triD|Q[5]~41_combout ),
	.oe(\triD|Q[0]~21_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BusWires[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[5]));
// synopsys translate_off
defparam \BusWires[5]~I .input_async_reset = "none";
defparam \BusWires[5]~I .input_power_up = "low";
defparam \BusWires[5]~I .input_register_mode = "none";
defparam \BusWires[5]~I .input_sync_reset = "none";
defparam \BusWires[5]~I .oe_async_reset = "none";
defparam \BusWires[5]~I .oe_power_up = "low";
defparam \BusWires[5]~I .oe_register_mode = "none";
defparam \BusWires[5]~I .oe_sync_reset = "none";
defparam \BusWires[5]~I .operation_mode = "bidir";
defparam \BusWires[5]~I .output_async_reset = "none";
defparam \BusWires[5]~I .output_power_up = "low";
defparam \BusWires[5]~I .output_register_mode = "none";
defparam \BusWires[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[6]~I (
	.datain(\triD|Q[6]~45_combout ),
	.oe(\triD|Q[0]~21_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BusWires[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[6]));
// synopsys translate_off
defparam \BusWires[6]~I .input_async_reset = "none";
defparam \BusWires[6]~I .input_power_up = "low";
defparam \BusWires[6]~I .input_register_mode = "none";
defparam \BusWires[6]~I .input_sync_reset = "none";
defparam \BusWires[6]~I .oe_async_reset = "none";
defparam \BusWires[6]~I .oe_power_up = "low";
defparam \BusWires[6]~I .oe_register_mode = "none";
defparam \BusWires[6]~I .oe_sync_reset = "none";
defparam \BusWires[6]~I .operation_mode = "bidir";
defparam \BusWires[6]~I .output_async_reset = "none";
defparam \BusWires[6]~I .output_power_up = "low";
defparam \BusWires[6]~I .output_register_mode = "none";
defparam \BusWires[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[7]~I (
	.datain(\triD|Q[7]~49_combout ),
	.oe(\triD|Q[0]~21_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BusWires[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[7]));
// synopsys translate_off
defparam \BusWires[7]~I .input_async_reset = "none";
defparam \BusWires[7]~I .input_power_up = "low";
defparam \BusWires[7]~I .input_register_mode = "none";
defparam \BusWires[7]~I .input_sync_reset = "none";
defparam \BusWires[7]~I .oe_async_reset = "none";
defparam \BusWires[7]~I .oe_power_up = "low";
defparam \BusWires[7]~I .oe_register_mode = "none";
defparam \BusWires[7]~I .oe_sync_reset = "none";
defparam \BusWires[7]~I .operation_mode = "bidir";
defparam \BusWires[7]~I .output_async_reset = "none";
defparam \BusWires[7]~I .output_power_up = "low";
defparam \BusWires[7]~I .output_register_mode = "none";
defparam \BusWires[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[8]~I (
	.datain(\triD|Q[8]~53_combout ),
	.oe(\triD|Q[0]~21_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BusWires[8]~8 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[8]));
// synopsys translate_off
defparam \BusWires[8]~I .input_async_reset = "none";
defparam \BusWires[8]~I .input_power_up = "low";
defparam \BusWires[8]~I .input_register_mode = "none";
defparam \BusWires[8]~I .input_sync_reset = "none";
defparam \BusWires[8]~I .oe_async_reset = "none";
defparam \BusWires[8]~I .oe_power_up = "low";
defparam \BusWires[8]~I .oe_register_mode = "none";
defparam \BusWires[8]~I .oe_sync_reset = "none";
defparam \BusWires[8]~I .operation_mode = "bidir";
defparam \BusWires[8]~I .output_async_reset = "none";
defparam \BusWires[8]~I .output_power_up = "low";
defparam \BusWires[8]~I .output_register_mode = "none";
defparam \BusWires[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[9]~I (
	.datain(\triD|Q[9]~57_combout ),
	.oe(\triD|Q[0]~21_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BusWires[9]~9 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[9]));
// synopsys translate_off
defparam \BusWires[9]~I .input_async_reset = "none";
defparam \BusWires[9]~I .input_power_up = "low";
defparam \BusWires[9]~I .input_register_mode = "none";
defparam \BusWires[9]~I .input_sync_reset = "none";
defparam \BusWires[9]~I .oe_async_reset = "none";
defparam \BusWires[9]~I .oe_power_up = "low";
defparam \BusWires[9]~I .oe_register_mode = "none";
defparam \BusWires[9]~I .oe_sync_reset = "none";
defparam \BusWires[9]~I .operation_mode = "bidir";
defparam \BusWires[9]~I .output_async_reset = "none";
defparam \BusWires[9]~I .output_power_up = "low";
defparam \BusWires[9]~I .output_register_mode = "none";
defparam \BusWires[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[10]~I (
	.datain(\triD|Q[10]~61_combout ),
	.oe(\triD|Q[0]~21_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BusWires[10]~10 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[10]));
// synopsys translate_off
defparam \BusWires[10]~I .input_async_reset = "none";
defparam \BusWires[10]~I .input_power_up = "low";
defparam \BusWires[10]~I .input_register_mode = "none";
defparam \BusWires[10]~I .input_sync_reset = "none";
defparam \BusWires[10]~I .oe_async_reset = "none";
defparam \BusWires[10]~I .oe_power_up = "low";
defparam \BusWires[10]~I .oe_register_mode = "none";
defparam \BusWires[10]~I .oe_sync_reset = "none";
defparam \BusWires[10]~I .operation_mode = "bidir";
defparam \BusWires[10]~I .output_async_reset = "none";
defparam \BusWires[10]~I .output_power_up = "low";
defparam \BusWires[10]~I .output_register_mode = "none";
defparam \BusWires[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[11]~I (
	.datain(\triD|Q[11]~65_combout ),
	.oe(\triD|Q[0]~21_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BusWires[11]~11 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[11]));
// synopsys translate_off
defparam \BusWires[11]~I .input_async_reset = "none";
defparam \BusWires[11]~I .input_power_up = "low";
defparam \BusWires[11]~I .input_register_mode = "none";
defparam \BusWires[11]~I .input_sync_reset = "none";
defparam \BusWires[11]~I .oe_async_reset = "none";
defparam \BusWires[11]~I .oe_power_up = "low";
defparam \BusWires[11]~I .oe_register_mode = "none";
defparam \BusWires[11]~I .oe_sync_reset = "none";
defparam \BusWires[11]~I .operation_mode = "bidir";
defparam \BusWires[11]~I .output_async_reset = "none";
defparam \BusWires[11]~I .output_power_up = "low";
defparam \BusWires[11]~I .output_register_mode = "none";
defparam \BusWires[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[12]~I (
	.datain(\triD|Q[12]~69_combout ),
	.oe(\triD|Q[0]~21_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BusWires[12]~12 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[12]));
// synopsys translate_off
defparam \BusWires[12]~I .input_async_reset = "none";
defparam \BusWires[12]~I .input_power_up = "low";
defparam \BusWires[12]~I .input_register_mode = "none";
defparam \BusWires[12]~I .input_sync_reset = "none";
defparam \BusWires[12]~I .oe_async_reset = "none";
defparam \BusWires[12]~I .oe_power_up = "low";
defparam \BusWires[12]~I .oe_register_mode = "none";
defparam \BusWires[12]~I .oe_sync_reset = "none";
defparam \BusWires[12]~I .operation_mode = "bidir";
defparam \BusWires[12]~I .output_async_reset = "none";
defparam \BusWires[12]~I .output_power_up = "low";
defparam \BusWires[12]~I .output_register_mode = "none";
defparam \BusWires[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[13]~I (
	.datain(\triD|Q[13]~73_combout ),
	.oe(\triD|Q[0]~21_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BusWires[13]~13 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[13]));
// synopsys translate_off
defparam \BusWires[13]~I .input_async_reset = "none";
defparam \BusWires[13]~I .input_power_up = "low";
defparam \BusWires[13]~I .input_register_mode = "none";
defparam \BusWires[13]~I .input_sync_reset = "none";
defparam \BusWires[13]~I .oe_async_reset = "none";
defparam \BusWires[13]~I .oe_power_up = "low";
defparam \BusWires[13]~I .oe_register_mode = "none";
defparam \BusWires[13]~I .oe_sync_reset = "none";
defparam \BusWires[13]~I .operation_mode = "bidir";
defparam \BusWires[13]~I .output_async_reset = "none";
defparam \BusWires[13]~I .output_power_up = "low";
defparam \BusWires[13]~I .output_register_mode = "none";
defparam \BusWires[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[14]~I (
	.datain(\triD|Q[14]~77_combout ),
	.oe(\triD|Q[0]~21_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BusWires[14]~14 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[14]));
// synopsys translate_off
defparam \BusWires[14]~I .input_async_reset = "none";
defparam \BusWires[14]~I .input_power_up = "low";
defparam \BusWires[14]~I .input_register_mode = "none";
defparam \BusWires[14]~I .input_sync_reset = "none";
defparam \BusWires[14]~I .oe_async_reset = "none";
defparam \BusWires[14]~I .oe_power_up = "low";
defparam \BusWires[14]~I .oe_register_mode = "none";
defparam \BusWires[14]~I .oe_sync_reset = "none";
defparam \BusWires[14]~I .operation_mode = "bidir";
defparam \BusWires[14]~I .output_async_reset = "none";
defparam \BusWires[14]~I .output_power_up = "low";
defparam \BusWires[14]~I .output_register_mode = "none";
defparam \BusWires[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[15]~I (
	.datain(\triD|Q[15]~81_combout ),
	.oe(\triD|Q[0]~21_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BusWires[15]~15 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[15]));
// synopsys translate_off
defparam \BusWires[15]~I .input_async_reset = "none";
defparam \BusWires[15]~I .input_power_up = "low";
defparam \BusWires[15]~I .input_register_mode = "none";
defparam \BusWires[15]~I .input_sync_reset = "none";
defparam \BusWires[15]~I .oe_async_reset = "none";
defparam \BusWires[15]~I .oe_power_up = "low";
defparam \BusWires[15]~I .oe_register_mode = "none";
defparam \BusWires[15]~I .oe_sync_reset = "none";
defparam \BusWires[15]~I .operation_mode = "bidir";
defparam \BusWires[15]~I .output_async_reset = "none";
defparam \BusWires[15]~I .output_power_up = "low";
defparam \BusWires[15]~I .output_register_mode = "none";
defparam \BusWires[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneii_lcell_comb \cont|Y_next.ADD0~0 (
// Equation(s):
// \cont|Y_next.ADD0~0_combout  = (\SW~combout [1] & (\cont|Y_next.MOV~0_combout  & !\SW~combout [2]))

	.dataa(vcc),
	.datab(\SW~combout [1]),
	.datac(\cont|Y_next.MOV~0_combout ),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\cont|Y_next.ADD0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|Y_next.ADD0~0 .lut_mask = 16'h00C0;
defparam \cont|Y_next.ADD0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N25
cycloneii_lcell_ff \cont|Y_present.ADD0 (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\cont|Y_next.ADD0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cont|Y_present.ADD0~regout ));

// Location: LCFF_X37_Y18_N7
cycloneii_lcell_ff \cont|Y_present.ADD1 (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cont|Y_present.ADD0~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cont|Y_present.ADD1~regout ));

// Location: LCFF_X37_Y18_N29
cycloneii_lcell_ff \cont|Y_present.ADD2 (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cont|Y_present.ADD1~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cont|Y_present.ADD2~regout ));

// Location: LCCOMB_X37_Y18_N28
cycloneii_lcell_comb \cont|WideOr2~0 (
// Equation(s):
// \cont|WideOr2~0_combout  = (!\cont|Y_present.XOR2~regout  & (!\cont|Y_present.ADD2~regout  & !\cont|Y_present.MOV~regout ))

	.dataa(\cont|Y_present.XOR2~regout ),
	.datab(vcc),
	.datac(\cont|Y_present.ADD2~regout ),
	.datad(\cont|Y_present.MOV~regout ),
	.cin(gnd),
	.combout(\cont|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|WideOr2~0 .lut_mask = 16'h0005;
defparam \cont|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneii_lcell_comb \cont|Y_next~0 (
// Equation(s):
// \cont|Y_next~0_combout  = (\SW~combout [1] & ((\SW~combout [2]) # ((\SW~combout [3]) # (\SW~combout [0])))) # (!\SW~combout [1] & ((\SW~combout [2] & ((\SW~combout [3]) # (\SW~combout [0]))) # (!\SW~combout [2] & (\SW~combout [3] $ (!\SW~combout [0])))))

	.dataa(\SW~combout [1]),
	.datab(\SW~combout [2]),
	.datac(\SW~combout [3]),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\cont|Y_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|Y_next~0 .lut_mask = 16'hFEE9;
defparam \cont|Y_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cycloneii_lcell_comb \cont|Selector0~0 (
// Equation(s):
// \cont|Selector0~0_combout  = (!\cont|Y_present.LOAD1~regout  & (\cont|WideOr2~0_combout  & ((\cont|Y_present.RESET~regout ) # (!\cont|Y_next~0_combout ))))

	.dataa(\cont|Y_present.LOAD1~regout ),
	.datab(\cont|WideOr2~0_combout ),
	.datac(\cont|Y_present.RESET~regout ),
	.datad(\cont|Y_next~0_combout ),
	.cin(gnd),
	.combout(\cont|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|Selector0~0 .lut_mask = 16'h4044;
defparam \cont|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N5
cycloneii_lcell_ff \cont|Y_present.RESET (
	.clk(\KEY0~combout ),
	.datain(\cont|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cont|Y_present.RESET~regout ));

// Location: LCCOMB_X37_Y18_N14
cycloneii_lcell_comb \cont|Y_next.MOV~0 (
// Equation(s):
// \cont|Y_next.MOV~0_combout  = (!\SW~combout [3] & (!\cont|Y_present.RESET~regout  & !\SW~combout [0]))

	.dataa(\SW~combout [3]),
	.datab(\cont|Y_present.RESET~regout ),
	.datac(vcc),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\cont|Y_next.MOV~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|Y_next.MOV~0 .lut_mask = 16'h0011;
defparam \cont|Y_next.MOV~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
cycloneii_lcell_comb \cont|Y_next.MOV~1 (
// Equation(s):
// \cont|Y_next.MOV~1_combout  = (!\SW~combout [1] & (\cont|Y_next.MOV~0_combout  & \SW~combout [2]))

	.dataa(vcc),
	.datab(\SW~combout [1]),
	.datac(\cont|Y_next.MOV~0_combout ),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\cont|Y_next.MOV~1_combout ),
	.cout());
// synopsys translate_off
defparam \cont|Y_next.MOV~1 .lut_mask = 16'h3000;
defparam \cont|Y_next.MOV~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N23
cycloneii_lcell_ff \cont|Y_present.MOV (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\cont|Y_next.MOV~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cont|Y_present.MOV~regout ));

// Location: LCCOMB_X37_Y18_N10
cycloneii_lcell_comb \cont|Equal0~0 (
// Equation(s):
// \cont|Equal0~0_combout  = (!\SW~combout [1] & !\SW~combout [2])

	.dataa(vcc),
	.datab(\SW~combout [1]),
	.datac(vcc),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\cont|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|Equal0~0 .lut_mask = 16'h0033;
defparam \cont|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneii_lcell_comb \cont|Y_next.XOR0~0 (
// Equation(s):
// \cont|Y_next.XOR0~0_combout  = (\SW~combout [0] & (\cont|Equal0~0_combout  & (!\SW~combout [3] & !\cont|Y_present.RESET~regout )))

	.dataa(\SW~combout [0]),
	.datab(\cont|Equal0~0_combout ),
	.datac(\SW~combout [3]),
	.datad(\cont|Y_present.RESET~regout ),
	.cin(gnd),
	.combout(\cont|Y_next.XOR0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|Y_next.XOR0~0 .lut_mask = 16'h0008;
defparam \cont|Y_next.XOR0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N1
cycloneii_lcell_ff \cont|Y_present.XOR0 (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\cont|Y_next.XOR0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cont|Y_present.XOR0~regout ));

// Location: LCCOMB_X37_Y18_N18
cycloneii_lcell_comb \cont|WideOr5 (
// Equation(s):
// \cont|WideOr5~combout  = (\cont|Y_present.MOV~regout ) # ((\cont|Y_present.ADD0~regout ) # (\cont|Y_present.XOR0~regout ))

	.dataa(vcc),
	.datab(\cont|Y_present.MOV~regout ),
	.datac(\cont|Y_present.ADD0~regout ),
	.datad(\cont|Y_present.XOR0~regout ),
	.cin(gnd),
	.combout(\cont|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \cont|WideOr5 .lut_mask = 16'hFFFC;
defparam \cont|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y2_N14
cycloneii_lcell_comb \cont|Selector6~0 (
// Equation(s):
// \cont|Selector6~0_combout  = (\cont|Gin~combout  & ((\SW~combout [6]) # ((\SW~combout [10] & \cont|WideOr5~combout )))) # (!\cont|Gin~combout  & (((\SW~combout [10] & \cont|WideOr5~combout ))))

	.dataa(\cont|Gin~combout ),
	.datab(\SW~combout [6]),
	.datac(\SW~combout [10]),
	.datad(\cont|WideOr5~combout ),
	.cin(gnd),
	.combout(\cont|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|Selector6~0 .lut_mask = 16'hF888;
defparam \cont|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneii_lcell_comb \cont|temp[2]~0 (
// Equation(s):
// \cont|temp[2]~0_combout  = (\SW~combout [3] & (\cont|Equal0~0_combout  & (!\cont|Y_present.RESET~regout  & !\SW~combout [0])))

	.dataa(\SW~combout [3]),
	.datab(\cont|Equal0~0_combout ),
	.datac(\cont|Y_present.RESET~regout ),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\cont|temp[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|temp[2]~0 .lut_mask = 16'h0008;
defparam \cont|temp[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N31
cycloneii_lcell_ff \cont|Y_present.LOAD0 (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\cont|temp[2]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cont|Y_present.LOAD0~regout ));

// Location: LCFF_X31_Y2_N13
cycloneii_lcell_ff \cont|Y_present.LOAD1 (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cont|Y_present.LOAD0~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cont|Y_present.LOAD1~regout ));

// Location: CLKCTRL_G4
cycloneii_clkctrl \cont|temp[2]~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\cont|temp[2]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cont|temp[2]~0clkctrl_outclk ));
// synopsys translate_off
defparam \cont|temp[2]~0clkctrl .clock_type = "global clock";
defparam \cont|temp[2]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N2
cycloneii_lcell_comb \cont|temp[2] (
// Equation(s):
// \cont|temp [2] = (GLOBAL(\cont|temp[2]~0clkctrl_outclk ) & (\SW~combout [6])) # (!GLOBAL(\cont|temp[2]~0clkctrl_outclk ) & ((\cont|temp [2])))

	.dataa(\SW~combout [6]),
	.datab(\cont|temp [2]),
	.datac(vcc),
	.datad(\cont|temp[2]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cont|temp [2]),
	.cout());
// synopsys translate_off
defparam \cont|temp[2] .lut_mask = 16'hAACC;
defparam \cont|temp[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N14
cycloneii_lcell_comb \cont|Selector2~0 (
// Equation(s):
// \cont|Selector2~0_combout  = (\SW~combout [6] & (((\cont|Y_present.LOAD1~regout  & \cont|temp [2])) # (!\cont|WideOr2~0_combout ))) # (!\SW~combout [6] & (\cont|Y_present.LOAD1~regout  & ((\cont|temp [2]))))

	.dataa(\SW~combout [6]),
	.datab(\cont|Y_present.LOAD1~regout ),
	.datac(\cont|WideOr2~0_combout ),
	.datad(\cont|temp [2]),
	.cin(gnd),
	.combout(\cont|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|Selector2~0 .lut_mask = 16'hCE0A;
defparam \cont|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N23
cycloneii_lcell_ff \regR1|D[0] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[0]~0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR1|D [0]));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cycloneii_lcell_comb \cont|Y_present.XOR1~feeder (
// Equation(s):
// \cont|Y_present.XOR1~feeder_combout  = \cont|Y_present.XOR0~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cont|Y_present.XOR0~regout ),
	.cin(gnd),
	.combout(\cont|Y_present.XOR1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cont|Y_present.XOR1~feeder .lut_mask = 16'hFF00;
defparam \cont|Y_present.XOR1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N9
cycloneii_lcell_ff \cont|Y_present.XOR1 (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\cont|Y_present.XOR1~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cont|Y_present.XOR1~regout ));

// Location: LCCOMB_X37_Y18_N20
cycloneii_lcell_comb \cont|Gin (
// Equation(s):
// \cont|Gin~combout  = (\cont|Y_present.XOR1~regout ) # (\cont|Y_present.ADD1~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cont|Y_present.XOR1~regout ),
	.datad(\cont|Y_present.ADD1~regout ),
	.cin(gnd),
	.combout(\cont|Gin~combout ),
	.cout());
// synopsys translate_off
defparam \cont|Gin .lut_mask = 16'hFFF0;
defparam \cont|Gin .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y2_N12
cycloneii_lcell_comb \cont|Selector5~0 (
// Equation(s):
// \cont|Selector5~0_combout  = (\SW~combout [11] & ((\cont|WideOr5~combout ) # ((\SW~combout [7] & \cont|Gin~combout )))) # (!\SW~combout [11] & (\SW~combout [7] & (\cont|Gin~combout )))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [7]),
	.datac(\cont|Gin~combout ),
	.datad(\cont|WideOr5~combout ),
	.cin(gnd),
	.combout(\cont|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|Selector5~0 .lut_mask = 16'hEAC0;
defparam \cont|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N28
cycloneii_lcell_comb \triD|Q[0]~18 (
// Equation(s):
// \triD|Q[0]~18_combout  = (\regR0|D [0] & (((\regR1|D [0])) # (!\cont|Selector6~0_combout ))) # (!\regR0|D [0] & (!\cont|Selector5~0_combout  & ((\regR1|D [0]) # (!\cont|Selector6~0_combout ))))

	.dataa(\regR0|D [0]),
	.datab(\cont|Selector6~0_combout ),
	.datac(\regR1|D [0]),
	.datad(\cont|Selector5~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[0]~18 .lut_mask = 16'hA2F3;
defparam \triD|Q[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y2_N22
cycloneii_lcell_comb \cont|Selector7~0 (
// Equation(s):
// \cont|Selector7~0_combout  = (\SW~combout [9] & ((\cont|WideOr5~combout ) # ((\SW~combout [5] & \cont|Gin~combout )))) # (!\SW~combout [9] & (\SW~combout [5] & (\cont|Gin~combout )))

	.dataa(\SW~combout [9]),
	.datab(\SW~combout [5]),
	.datac(\cont|Gin~combout ),
	.datad(\cont|WideOr5~combout ),
	.cin(gnd),
	.combout(\cont|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|Selector7~0 .lut_mask = 16'hEAC0;
defparam \cont|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y2_N6
cycloneii_lcell_comb \cont|temp[1] (
// Equation(s):
// \cont|temp [1] = (GLOBAL(\cont|temp[2]~0clkctrl_outclk ) & ((\SW~combout [5]))) # (!GLOBAL(\cont|temp[2]~0clkctrl_outclk ) & (\cont|temp [1]))

	.dataa(\cont|temp [1]),
	.datab(\SW~combout [5]),
	.datac(vcc),
	.datad(\cont|temp[2]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cont|temp [1]),
	.cout());
// synopsys translate_off
defparam \cont|temp[1] .lut_mask = 16'hCCAA;
defparam \cont|temp[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y2_N30
cycloneii_lcell_comb \cont|Selector3~0 (
// Equation(s):
// \cont|Selector3~0_combout  = (\cont|WideOr2~0_combout  & (\cont|Y_present.LOAD1~regout  & ((\cont|temp [1])))) # (!\cont|WideOr2~0_combout  & ((\SW~combout [5]) # ((\cont|Y_present.LOAD1~regout  & \cont|temp [1]))))

	.dataa(\cont|WideOr2~0_combout ),
	.datab(\cont|Y_present.LOAD1~regout ),
	.datac(\SW~combout [5]),
	.datad(\cont|temp [1]),
	.cin(gnd),
	.combout(\cont|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|Selector3~0 .lut_mask = 16'hDC50;
defparam \cont|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y2_N17
cycloneii_lcell_ff \regR2|D[0] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[0]~0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR2|D [0]));

// Location: LCCOMB_X33_Y2_N16
cycloneii_lcell_comb \triD|Q[0]~17 (
// Equation(s):
// \triD|Q[0]~17_combout  = (\SW~combout [0] & (((\regR2|D [0])) # (!\cont|Selector7~0_combout ))) # (!\SW~combout [0] & (!\cont|Y_present.LOAD1~regout  & ((\regR2|D [0]) # (!\cont|Selector7~0_combout ))))

	.dataa(\SW~combout [0]),
	.datab(\cont|Selector7~0_combout ),
	.datac(\regR2|D [0]),
	.datad(\cont|Y_present.LOAD1~regout ),
	.cin(gnd),
	.combout(\triD|Q[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[0]~17 .lut_mask = 16'hA2F3;
defparam \triD|Q[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y2_N20
cycloneii_lcell_comb \cont|Selector8~0 (
// Equation(s):
// \cont|Selector8~0_combout  = (\cont|Gin~combout  & ((\SW~combout [4]) # ((\cont|WideOr5~combout  & \SW~combout [8])))) # (!\cont|Gin~combout  & (\cont|WideOr5~combout  & (\SW~combout [8])))

	.dataa(\cont|Gin~combout ),
	.datab(\cont|WideOr5~combout ),
	.datac(\SW~combout [8]),
	.datad(\SW~combout [4]),
	.cin(gnd),
	.combout(\cont|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|Selector8~0 .lut_mask = 16'hEAC0;
defparam \cont|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
cycloneii_lcell_comb \cont|WideOr5~0 (
// Equation(s):
// \cont|WideOr5~0_combout  = (\cont|Y_present.ADD0~regout ) # (\cont|Y_present.XOR0~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cont|Y_present.ADD0~regout ),
	.datad(\cont|Y_present.XOR0~regout ),
	.cin(gnd),
	.combout(\cont|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|WideOr5~0 .lut_mask = 16'hFFF0;
defparam \cont|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y2_N29
cycloneii_lcell_ff \regA|D[0] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[0]~0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|D [0]));

// Location: LCCOMB_X37_Y2_N20
cycloneii_lcell_comb \ALU|sixteen_mux|CHOSEN[0]~6 (
// Equation(s):
// \ALU|sixteen_mux|CHOSEN[0]~6_combout  = \regA|D [0] $ (\BusWires[0]~0 )

	.dataa(vcc),
	.datab(\regA|D [0]),
	.datac(vcc),
	.datad(\BusWires[0]~0 ),
	.cin(gnd),
	.combout(\ALU|sixteen_mux|CHOSEN[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|sixteen_mux|CHOSEN[0]~6 .lut_mask = 16'h33CC;
defparam \ALU|sixteen_mux|CHOSEN[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y2_N21
cycloneii_lcell_ff \regG|D[0] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\ALU|sixteen_mux|CHOSEN[0]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|D [0]));

// Location: LCFF_X37_Y18_N15
cycloneii_lcell_ff \cont|Y_present.XOR2 (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cont|Y_present.XOR1~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cont|Y_present.XOR2~regout ));

// Location: LCCOMB_X37_Y18_N26
cycloneii_lcell_comb \cont|Gout~0 (
// Equation(s):
// \cont|Gout~0_combout  = (!\cont|Y_present.ADD2~regout  & !\cont|Y_present.XOR2~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cont|Y_present.ADD2~regout ),
	.datad(\cont|Y_present.XOR2~regout ),
	.cin(gnd),
	.combout(\cont|Gout~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|Gout~0 .lut_mask = 16'h000F;
defparam \cont|Gout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y2_N18
cycloneii_lcell_comb \triD|Q[0]~16 (
// Equation(s):
// \triD|Q[0]~16_combout  = (\regR3|D [0] & (((\regG|D [0]) # (\cont|Gout~0_combout )))) # (!\regR3|D [0] & (!\cont|Selector8~0_combout  & ((\regG|D [0]) # (\cont|Gout~0_combout ))))

	.dataa(\regR3|D [0]),
	.datab(\cont|Selector8~0_combout ),
	.datac(\regG|D [0]),
	.datad(\cont|Gout~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[0]~16 .lut_mask = 16'hBBB0;
defparam \triD|Q[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y1_N12
cycloneii_lcell_comb \triD|Q[0]~19 (
// Equation(s):
// \triD|Q[0]~19_combout  = (\triD|Q[0]~18_combout  & (\triD|Q[0]~17_combout  & \triD|Q[0]~16_combout ))

	.dataa(vcc),
	.datab(\triD|Q[0]~18_combout ),
	.datac(\triD|Q[0]~17_combout ),
	.datad(\triD|Q[0]~16_combout ),
	.cin(gnd),
	.combout(\triD|Q[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[0]~19 .lut_mask = 16'hC000;
defparam \triD|Q[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y2_N0
cycloneii_lcell_comb \triD|Q[0]~20 (
// Equation(s):
// \triD|Q[0]~20_combout  = ((\cont|Selector7~0_combout ) # ((\cont|Selector8~0_combout ) # (\cont|Y_present.LOAD1~regout ))) # (!\cont|Gout~0_combout )

	.dataa(\cont|Gout~0_combout ),
	.datab(\cont|Selector7~0_combout ),
	.datac(\cont|Selector8~0_combout ),
	.datad(\cont|Y_present.LOAD1~regout ),
	.cin(gnd),
	.combout(\triD|Q[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[0]~20 .lut_mask = 16'hFFFD;
defparam \triD|Q[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y2_N26
cycloneii_lcell_comb \triD|Q[0]~21 (
// Equation(s):
// \triD|Q[0]~21_combout  = (\cont|Selector5~0_combout ) # ((\cont|Selector6~0_combout ) # (\triD|Q[0]~20_combout ))

	.dataa(\cont|Selector5~0_combout ),
	.datab(\cont|Selector6~0_combout ),
	.datac(vcc),
	.datad(\triD|Q[0]~20_combout ),
	.cin(gnd),
	.combout(\triD|Q[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[0]~21 .lut_mask = 16'hFFEE;
defparam \triD|Q[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N30
cycloneii_lcell_comb \cont|temp[3] (
// Equation(s):
// \cont|temp [3] = (GLOBAL(\cont|temp[2]~0clkctrl_outclk ) & (\SW~combout [7])) # (!GLOBAL(\cont|temp[2]~0clkctrl_outclk ) & ((\cont|temp [3])))

	.dataa(\SW~combout [7]),
	.datab(\cont|temp [3]),
	.datac(vcc),
	.datad(\cont|temp[2]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cont|temp [3]),
	.cout());
// synopsys translate_off
defparam \cont|temp[3] .lut_mask = 16'hAACC;
defparam \cont|temp[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N12
cycloneii_lcell_comb \cont|Selector1~0 (
// Equation(s):
// \cont|Selector1~0_combout  = (\cont|WideOr2~0_combout  & (((\cont|Y_present.LOAD1~regout  & \cont|temp [3])))) # (!\cont|WideOr2~0_combout  & ((\SW~combout [7]) # ((\cont|Y_present.LOAD1~regout  & \cont|temp [3]))))

	.dataa(\cont|WideOr2~0_combout ),
	.datab(\SW~combout [7]),
	.datac(\cont|Y_present.LOAD1~regout ),
	.datad(\cont|temp [3]),
	.cin(gnd),
	.combout(\cont|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|Selector1~0 .lut_mask = 16'hF444;
defparam \cont|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y2_N9
cycloneii_lcell_ff \regR0|D[1] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[1]~1 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR0|D [1]));

// Location: LCCOMB_X31_Y2_N8
cycloneii_lcell_comb \triD|Q[1]~24 (
// Equation(s):
// \triD|Q[1]~24_combout  = (\regR1|D [1] & (((\regR0|D [1]) # (!\cont|Selector5~0_combout )))) # (!\regR1|D [1] & (!\cont|Selector6~0_combout  & ((\regR0|D [1]) # (!\cont|Selector5~0_combout ))))

	.dataa(\regR1|D [1]),
	.datab(\cont|Selector6~0_combout ),
	.datac(\regR0|D [1]),
	.datad(\cont|Selector5~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[1]~24 .lut_mask = 16'hB0BB;
defparam \triD|Q[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y2_N3
cycloneii_lcell_ff \regR2|D[1] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[1]~1 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR2|D [1]));

// Location: LCCOMB_X33_Y2_N2
cycloneii_lcell_comb \triD|Q[1]~23 (
// Equation(s):
// \triD|Q[1]~23_combout  = (\SW~combout [1] & (((\regR2|D [1]) # (!\cont|Selector7~0_combout )))) # (!\SW~combout [1] & (!\cont|Y_present.LOAD1~regout  & ((\regR2|D [1]) # (!\cont|Selector7~0_combout ))))

	.dataa(\SW~combout [1]),
	.datab(\cont|Y_present.LOAD1~regout ),
	.datac(\regR2|D [1]),
	.datad(\cont|Selector7~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[1]~23 .lut_mask = 16'hB0BB;
defparam \triD|Q[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y2_N3
cycloneii_lcell_ff \regA|D[1] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[1]~1 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|D [1]));

// Location: LCCOMB_X38_Y2_N16
cycloneii_lcell_comb \ALU|xorres|RESULT[1] (
// Equation(s):
// \ALU|xorres|RESULT [1] = \BusWires[1]~1  $ (\regA|D [1])

	.dataa(\BusWires[1]~1 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\regA|D [1]),
	.cin(gnd),
	.combout(\ALU|xorres|RESULT [1]),
	.cout());
// synopsys translate_off
defparam \ALU|xorres|RESULT[1] .lut_mask = 16'h55AA;
defparam \ALU|xorres|RESULT[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneii_lcell_comb \cont|WideOr6~0 (
// Equation(s):
// \cont|WideOr6~0_combout  = (\cont|Y_present.XOR2~regout ) # ((\cont|Y_present.XOR1~regout ) # (\cont|Y_present.XOR0~regout ))

	.dataa(\cont|Y_present.XOR2~regout ),
	.datab(vcc),
	.datac(\cont|Y_present.XOR1~regout ),
	.datad(\cont|Y_present.XOR0~regout ),
	.cin(gnd),
	.combout(\cont|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|WideOr6~0 .lut_mask = 16'hFFFA;
defparam \cont|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y2_N4
cycloneii_lcell_comb \ALU|sixteen_mux|CHOSEN[1]~7 (
// Equation(s):
// \ALU|sixteen_mux|CHOSEN[1]~7_combout  = \ALU|xorres|RESULT [1] $ (((\BusWires[0]~0  & (\regA|D [0] & !\cont|WideOr6~0_combout ))))

	.dataa(\BusWires[0]~0 ),
	.datab(\regA|D [0]),
	.datac(\ALU|xorres|RESULT [1]),
	.datad(\cont|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ALU|sixteen_mux|CHOSEN[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|sixteen_mux|CHOSEN[1]~7 .lut_mask = 16'hF078;
defparam \ALU|sixteen_mux|CHOSEN[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y2_N5
cycloneii_lcell_ff \regG|D[1] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\ALU|sixteen_mux|CHOSEN[1]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|D [1]));

// Location: LCCOMB_X37_Y2_N10
cycloneii_lcell_comb \triD|Q[1]~22 (
// Equation(s):
// \triD|Q[1]~22_combout  = (\regR3|D [1] & ((\regG|D [1]) # ((\cont|Gout~0_combout )))) # (!\regR3|D [1] & (!\cont|Selector8~0_combout  & ((\regG|D [1]) # (\cont|Gout~0_combout ))))

	.dataa(\regR3|D [1]),
	.datab(\regG|D [1]),
	.datac(\cont|Selector8~0_combout ),
	.datad(\cont|Gout~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[1]~22 .lut_mask = 16'hAF8C;
defparam \triD|Q[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y2_N24
cycloneii_lcell_comb \triD|Q[1]~25 (
// Equation(s):
// \triD|Q[1]~25_combout  = (\triD|Q[1]~24_combout  & (\triD|Q[1]~23_combout  & \triD|Q[1]~22_combout ))

	.dataa(\triD|Q[1]~24_combout ),
	.datab(vcc),
	.datac(\triD|Q[1]~23_combout ),
	.datad(\triD|Q[1]~22_combout ),
	.cin(gnd),
	.combout(\triD|Q[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[1]~25 .lut_mask = 16'hA000;
defparam \triD|Q[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y2_N1
cycloneii_lcell_ff \regR2|D[2] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[2]~2 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR2|D [2]));

// Location: LCCOMB_X33_Y2_N0
cycloneii_lcell_comb \triD|Q[2]~27 (
// Equation(s):
// \triD|Q[2]~27_combout  = (\cont|Selector7~0_combout  & (\regR2|D [2] & ((\SW~combout [2]) # (!\cont|Y_present.LOAD1~regout )))) # (!\cont|Selector7~0_combout  & (((\SW~combout [2])) # (!\cont|Y_present.LOAD1~regout )))

	.dataa(\cont|Selector7~0_combout ),
	.datab(\cont|Y_present.LOAD1~regout ),
	.datac(\regR2|D [2]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\triD|Q[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[2]~27 .lut_mask = 16'hF531;
defparam \triD|Q[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y2_N23
cycloneii_lcell_ff \regR0|D[2] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[2]~2 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR0|D [2]));

// Location: LCCOMB_X32_Y4_N6
cycloneii_lcell_comb \triD|Q[2]~28 (
// Equation(s):
// \triD|Q[2]~28_combout  = (\regR1|D [2] & (((\regR0|D [2]) # (!\cont|Selector5~0_combout )))) # (!\regR1|D [2] & (!\cont|Selector6~0_combout  & ((\regR0|D [2]) # (!\cont|Selector5~0_combout ))))

	.dataa(\regR1|D [2]),
	.datab(\cont|Selector6~0_combout ),
	.datac(\regR0|D [2]),
	.datad(\cont|Selector5~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[2]~28 .lut_mask = 16'hB0BB;
defparam \triD|Q[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N28
cycloneii_lcell_comb \ALU|adderres|fa1|mux|res~0 (
// Equation(s):
// \ALU|adderres|fa1|mux|res~0_combout  = (\BusWires[1]~1  & ((\regA|D [1]) # ((\BusWires[0]~0  & \regA|D [0])))) # (!\BusWires[1]~1  & (\BusWires[0]~0  & (\regA|D [0] & \regA|D [1])))

	.dataa(\BusWires[0]~0 ),
	.datab(\BusWires[1]~1 ),
	.datac(\regA|D [0]),
	.datad(\regA|D [1]),
	.cin(gnd),
	.combout(\ALU|adderres|fa1|mux|res~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|adderres|fa1|mux|res~0 .lut_mask = 16'hEC80;
defparam \ALU|adderres|fa1|mux|res~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y2_N14
cycloneii_lcell_comb \ALU|sixteen_mux|CHOSEN[2]~8 (
// Equation(s):
// \ALU|sixteen_mux|CHOSEN[2]~8_combout  = \regA|D [2] $ (\BusWires[2]~2  $ (((\ALU|adderres|fa1|mux|res~0_combout  & !\cont|WideOr6~0_combout ))))

	.dataa(\regA|D [2]),
	.datab(\ALU|adderres|fa1|mux|res~0_combout ),
	.datac(\BusWires[2]~2 ),
	.datad(\cont|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ALU|sixteen_mux|CHOSEN[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|sixteen_mux|CHOSEN[2]~8 .lut_mask = 16'h5A96;
defparam \ALU|sixteen_mux|CHOSEN[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y2_N15
cycloneii_lcell_ff \regG|D[2] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\ALU|sixteen_mux|CHOSEN[2]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|D [2]));

// Location: LCCOMB_X36_Y2_N28
cycloneii_lcell_comb \cont|temp[0] (
// Equation(s):
// \cont|temp [0] = (GLOBAL(\cont|temp[2]~0clkctrl_outclk ) & (\SW~combout [4])) # (!GLOBAL(\cont|temp[2]~0clkctrl_outclk ) & ((\cont|temp [0])))

	.dataa(\SW~combout [4]),
	.datab(\cont|temp [0]),
	.datac(vcc),
	.datad(\cont|temp[2]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cont|temp [0]),
	.cout());
// synopsys translate_off
defparam \cont|temp[0] .lut_mask = 16'hAACC;
defparam \cont|temp[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N30
cycloneii_lcell_comb \cont|Selector4~0 (
// Equation(s):
// \cont|Selector4~0_combout  = (\cont|Y_present.LOAD1~regout  & ((\cont|temp [0]) # ((\SW~combout [4] & !\cont|WideOr2~0_combout )))) # (!\cont|Y_present.LOAD1~regout  & (\SW~combout [4] & (!\cont|WideOr2~0_combout )))

	.dataa(\cont|Y_present.LOAD1~regout ),
	.datab(\SW~combout [4]),
	.datac(\cont|WideOr2~0_combout ),
	.datad(\cont|temp [0]),
	.cin(gnd),
	.combout(\cont|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont|Selector4~0 .lut_mask = 16'hAE0C;
defparam \cont|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y2_N29
cycloneii_lcell_ff \regR3|D[2] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[2]~2 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR3|D [2]));

// Location: LCCOMB_X37_Y2_N12
cycloneii_lcell_comb \triD|Q[2]~26 (
// Equation(s):
// \triD|Q[2]~26_combout  = (\cont|Gout~0_combout  & (((\regR3|D [2]) # (!\cont|Selector8~0_combout )))) # (!\cont|Gout~0_combout  & (\regG|D [2] & ((\regR3|D [2]) # (!\cont|Selector8~0_combout ))))

	.dataa(\cont|Gout~0_combout ),
	.datab(\regG|D [2]),
	.datac(\cont|Selector8~0_combout ),
	.datad(\regR3|D [2]),
	.cin(gnd),
	.combout(\triD|Q[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[2]~26 .lut_mask = 16'hEE0E;
defparam \triD|Q[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N16
cycloneii_lcell_comb \triD|Q[2]~29 (
// Equation(s):
// \triD|Q[2]~29_combout  = (\triD|Q[2]~27_combout  & (\triD|Q[2]~28_combout  & \triD|Q[2]~26_combout ))

	.dataa(\triD|Q[2]~27_combout ),
	.datab(vcc),
	.datac(\triD|Q[2]~28_combout ),
	.datad(\triD|Q[2]~26_combout ),
	.cin(gnd),
	.combout(\triD|Q[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[2]~29 .lut_mask = 16'hA000;
defparam \triD|Q[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y2_N15
cycloneii_lcell_ff \regR0|D[3] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[3]~3 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR0|D [3]));

// Location: LCCOMB_X31_Y2_N14
cycloneii_lcell_comb \triD|Q[3]~32 (
// Equation(s):
// \triD|Q[3]~32_combout  = (\regR1|D [3] & (((\regR0|D [3]) # (!\cont|Selector5~0_combout )))) # (!\regR1|D [3] & (!\cont|Selector6~0_combout  & ((\regR0|D [3]) # (!\cont|Selector5~0_combout ))))

	.dataa(\regR1|D [3]),
	.datab(\cont|Selector6~0_combout ),
	.datac(\regR0|D [3]),
	.datad(\cont|Selector5~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[3]~32 .lut_mask = 16'hB0BB;
defparam \triD|Q[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y2_N11
cycloneii_lcell_ff \regR2|D[3] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[3]~3 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR2|D [3]));

// Location: LCCOMB_X33_Y2_N10
cycloneii_lcell_comb \triD|Q[3]~31 (
// Equation(s):
// \triD|Q[3]~31_combout  = (\SW~combout [3] & (((\regR2|D [3]) # (!\cont|Selector7~0_combout )))) # (!\SW~combout [3] & (!\cont|Y_present.LOAD1~regout  & ((\regR2|D [3]) # (!\cont|Selector7~0_combout ))))

	.dataa(\SW~combout [3]),
	.datab(\cont|Y_present.LOAD1~regout ),
	.datac(\regR2|D [3]),
	.datad(\cont|Selector7~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[3]~31 .lut_mask = 16'hB0BB;
defparam \triD|Q[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y2_N31
cycloneii_lcell_ff \regR3|D[3] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[3]~3 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR3|D [3]));

// Location: LCCOMB_X37_Y2_N30
cycloneii_lcell_comb \triD|Q[3]~30 (
// Equation(s):
// \triD|Q[3]~30_combout  = (\regG|D [3] & (((\regR3|D [3])) # (!\cont|Selector8~0_combout ))) # (!\regG|D [3] & (\cont|Gout~0_combout  & ((\regR3|D [3]) # (!\cont|Selector8~0_combout ))))

	.dataa(\regG|D [3]),
	.datab(\cont|Selector8~0_combout ),
	.datac(\regR3|D [3]),
	.datad(\cont|Gout~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[3]~30 .lut_mask = 16'hF3A2;
defparam \triD|Q[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N22
cycloneii_lcell_comb \triD|Q[3]~33 (
// Equation(s):
// \triD|Q[3]~33_combout  = (\triD|Q[3]~32_combout  & (\triD|Q[3]~31_combout  & \triD|Q[3]~30_combout ))

	.dataa(\triD|Q[3]~32_combout ),
	.datab(\triD|Q[3]~31_combout ),
	.datac(vcc),
	.datad(\triD|Q[3]~30_combout ),
	.cin(gnd),
	.combout(\triD|Q[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[3]~33 .lut_mask = 16'h8800;
defparam \triD|Q[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y2_N17
cycloneii_lcell_ff \regR2|D[4] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[4]~4 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR2|D [4]));

// Location: LCCOMB_X34_Y2_N16
cycloneii_lcell_comb \triD|Q[4]~35 (
// Equation(s):
// \triD|Q[4]~35_combout  = (\cont|Y_present.LOAD1~regout  & (\SW~combout [4] & ((\regR2|D [4]) # (!\cont|Selector7~0_combout )))) # (!\cont|Y_present.LOAD1~regout  & (((\regR2|D [4])) # (!\cont|Selector7~0_combout )))

	.dataa(\cont|Y_present.LOAD1~regout ),
	.datab(\cont|Selector7~0_combout ),
	.datac(\regR2|D [4]),
	.datad(\SW~combout [4]),
	.cin(gnd),
	.combout(\triD|Q[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[4]~35 .lut_mask = 16'hF351;
defparam \triD|Q[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y2_N7
cycloneii_lcell_ff \regR3|D[4] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[4]~4 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR3|D [4]));

// Location: LCCOMB_X37_Y2_N6
cycloneii_lcell_comb \triD|Q[4]~34 (
// Equation(s):
// \triD|Q[4]~34_combout  = (\regG|D [4] & (((\regR3|D [4])) # (!\cont|Selector8~0_combout ))) # (!\regG|D [4] & (\cont|Gout~0_combout  & ((\regR3|D [4]) # (!\cont|Selector8~0_combout ))))

	.dataa(\regG|D [4]),
	.datab(\cont|Selector8~0_combout ),
	.datac(\regR3|D [4]),
	.datad(\cont|Gout~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[4]~34 .lut_mask = 16'hF3A2;
defparam \triD|Q[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N18
cycloneii_lcell_comb \regR1|D[4]~feeder (
// Equation(s):
// \regR1|D[4]~feeder_combout  = \BusWires[4]~4 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BusWires[4]~4 ),
	.cin(gnd),
	.combout(\regR1|D[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regR1|D[4]~feeder .lut_mask = 16'hFF00;
defparam \regR1|D[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y2_N19
cycloneii_lcell_ff \regR1|D[4] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\regR1|D[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Selector2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR1|D [4]));

// Location: LCFF_X31_Y2_N25
cycloneii_lcell_ff \regR0|D[4] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[4]~4 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR0|D [4]));

// Location: LCCOMB_X30_Y2_N6
cycloneii_lcell_comb \triD|Q[4]~36 (
// Equation(s):
// \triD|Q[4]~36_combout  = (\cont|Selector5~0_combout  & (\regR0|D [4] & ((\regR1|D [4]) # (!\cont|Selector6~0_combout )))) # (!\cont|Selector5~0_combout  & ((\regR1|D [4]) # ((!\cont|Selector6~0_combout ))))

	.dataa(\cont|Selector5~0_combout ),
	.datab(\regR1|D [4]),
	.datac(\cont|Selector6~0_combout ),
	.datad(\regR0|D [4]),
	.cin(gnd),
	.combout(\triD|Q[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[4]~36 .lut_mask = 16'hCF45;
defparam \triD|Q[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y2_N6
cycloneii_lcell_comb \triD|Q[4]~37 (
// Equation(s):
// \triD|Q[4]~37_combout  = (\triD|Q[4]~35_combout  & (\triD|Q[4]~34_combout  & \triD|Q[4]~36_combout ))

	.dataa(\triD|Q[4]~35_combout ),
	.datab(\triD|Q[4]~34_combout ),
	.datac(\triD|Q[4]~36_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\triD|Q[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[4]~37 .lut_mask = 16'h8080;
defparam \triD|Q[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y2_N9
cycloneii_lcell_ff \regR2|D[5] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[5]~5 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR2|D [5]));

// Location: LCCOMB_X33_Y2_N8
cycloneii_lcell_comb \triD|Q[5]~39 (
// Equation(s):
// \triD|Q[5]~39_combout  = (\SW~combout [5] & (((\regR2|D [5]) # (!\cont|Selector7~0_combout )))) # (!\SW~combout [5] & (!\cont|Y_present.LOAD1~regout  & ((\regR2|D [5]) # (!\cont|Selector7~0_combout ))))

	.dataa(\SW~combout [5]),
	.datab(\cont|Y_present.LOAD1~regout ),
	.datac(\regR2|D [5]),
	.datad(\cont|Selector7~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[5]~39 .lut_mask = 16'hB0BB;
defparam \triD|Q[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y2_N5
cycloneii_lcell_ff \regA|D[5] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[5]~5 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|D [5]));

// Location: LCFF_X38_Y2_N17
cycloneii_lcell_ff \regA|D[3] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[3]~3 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|D [3]));

// Location: LCCOMB_X38_Y2_N2
cycloneii_lcell_comb \ALU|adderres|fa3|mux|res~1 (
// Equation(s):
// \ALU|adderres|fa3|mux|res~1_combout  = (\BusWires[3]~3  & \regA|D [3])

	.dataa(vcc),
	.datab(\BusWires[3]~3 ),
	.datac(vcc),
	.datad(\regA|D [3]),
	.cin(gnd),
	.combout(\ALU|adderres|fa3|mux|res~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|adderres|fa3|mux|res~1 .lut_mask = 16'hCC00;
defparam \ALU|adderres|fa3|mux|res~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y2_N23
cycloneii_lcell_ff \regA|D[4] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[4]~4 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|D [4]));

// Location: LCFF_X38_Y2_N7
cycloneii_lcell_ff \regA|D[2] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[2]~2 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|D [2]));

// Location: LCCOMB_X38_Y2_N12
cycloneii_lcell_comb \ALU|xorres|RESULT[3] (
// Equation(s):
// \ALU|xorres|RESULT [3] = \BusWires[3]~3  $ (\regA|D [3])

	.dataa(vcc),
	.datab(\BusWires[3]~3 ),
	.datac(vcc),
	.datad(\regA|D [3]),
	.cin(gnd),
	.combout(\ALU|xorres|RESULT [3]),
	.cout());
// synopsys translate_off
defparam \ALU|xorres|RESULT[3] .lut_mask = 16'h33CC;
defparam \ALU|xorres|RESULT[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N6
cycloneii_lcell_comb \ALU|adderres|fa3|mux|res~0 (
// Equation(s):
// \ALU|adderres|fa3|mux|res~0_combout  = (\ALU|xorres|RESULT [3] & ((\BusWires[2]~2  & ((\ALU|adderres|fa1|mux|res~0_combout ) # (\regA|D [2]))) # (!\BusWires[2]~2  & (\ALU|adderres|fa1|mux|res~0_combout  & \regA|D [2]))))

	.dataa(\BusWires[2]~2 ),
	.datab(\ALU|adderres|fa1|mux|res~0_combout ),
	.datac(\regA|D [2]),
	.datad(\ALU|xorres|RESULT [3]),
	.cin(gnd),
	.combout(\ALU|adderres|fa3|mux|res~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|adderres|fa3|mux|res~0 .lut_mask = 16'hE800;
defparam \ALU|adderres|fa3|mux|res~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N22
cycloneii_lcell_comb \ALU|adderres|fa4|mux|res~0 (
// Equation(s):
// \ALU|adderres|fa4|mux|res~0_combout  = (\BusWires[4]~4  & ((\ALU|adderres|fa3|mux|res~1_combout ) # ((\regA|D [4]) # (\ALU|adderres|fa3|mux|res~0_combout )))) # (!\BusWires[4]~4  & (\regA|D [4] & ((\ALU|adderres|fa3|mux|res~1_combout ) # 
// (\ALU|adderres|fa3|mux|res~0_combout ))))

	.dataa(\BusWires[4]~4 ),
	.datab(\ALU|adderres|fa3|mux|res~1_combout ),
	.datac(\regA|D [4]),
	.datad(\ALU|adderres|fa3|mux|res~0_combout ),
	.cin(gnd),
	.combout(\ALU|adderres|fa4|mux|res~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|adderres|fa4|mux|res~0 .lut_mask = 16'hFAE8;
defparam \ALU|adderres|fa4|mux|res~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y2_N2
cycloneii_lcell_comb \ALU|sixteen_mux|CHOSEN[5]~10 (
// Equation(s):
// \ALU|sixteen_mux|CHOSEN[5]~10_combout  = \BusWires[5]~5  $ (\regA|D [5] $ (((\ALU|adderres|fa4|mux|res~0_combout  & !\cont|WideOr6~0_combout ))))

	.dataa(\BusWires[5]~5 ),
	.datab(\regA|D [5]),
	.datac(\ALU|adderres|fa4|mux|res~0_combout ),
	.datad(\cont|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ALU|sixteen_mux|CHOSEN[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|sixteen_mux|CHOSEN[5]~10 .lut_mask = 16'h6696;
defparam \ALU|sixteen_mux|CHOSEN[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y2_N3
cycloneii_lcell_ff \regG|D[5] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\ALU|sixteen_mux|CHOSEN[5]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|D [5]));

// Location: LCFF_X35_Y2_N25
cycloneii_lcell_ff \regR3|D[5] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[5]~5 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR3|D [5]));

// Location: LCCOMB_X35_Y2_N24
cycloneii_lcell_comb \triD|Q[5]~38 (
// Equation(s):
// \triD|Q[5]~38_combout  = (\cont|Selector8~0_combout  & (\regR3|D [5] & ((\regG|D [5]) # (\cont|Gout~0_combout )))) # (!\cont|Selector8~0_combout  & ((\regG|D [5]) # ((\cont|Gout~0_combout ))))

	.dataa(\cont|Selector8~0_combout ),
	.datab(\regG|D [5]),
	.datac(\regR3|D [5]),
	.datad(\cont|Gout~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[5]~38 .lut_mask = 16'hF5C4;
defparam \triD|Q[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y2_N1
cycloneii_lcell_ff \regR0|D[5] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[5]~5 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR0|D [5]));

// Location: LCFF_X29_Y2_N27
cycloneii_lcell_ff \regR1|D[5] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[5]~5 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR1|D [5]));

// Location: LCCOMB_X30_Y2_N8
cycloneii_lcell_comb \triD|Q[5]~40 (
// Equation(s):
// \triD|Q[5]~40_combout  = (\cont|Selector5~0_combout  & (\regR0|D [5] & ((\regR1|D [5]) # (!\cont|Selector6~0_combout )))) # (!\cont|Selector5~0_combout  & (((\regR1|D [5])) # (!\cont|Selector6~0_combout )))

	.dataa(\cont|Selector5~0_combout ),
	.datab(\cont|Selector6~0_combout ),
	.datac(\regR0|D [5]),
	.datad(\regR1|D [5]),
	.cin(gnd),
	.combout(\triD|Q[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[5]~40 .lut_mask = 16'hF531;
defparam \triD|Q[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y2_N12
cycloneii_lcell_comb \triD|Q[5]~41 (
// Equation(s):
// \triD|Q[5]~41_combout  = (\triD|Q[5]~39_combout  & (\triD|Q[5]~38_combout  & \triD|Q[5]~40_combout ))

	.dataa(\triD|Q[5]~39_combout ),
	.datab(\triD|Q[5]~38_combout ),
	.datac(vcc),
	.datad(\triD|Q[5]~40_combout ),
	.cin(gnd),
	.combout(\triD|Q[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[5]~41 .lut_mask = 16'h8800;
defparam \triD|Q[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y2_N7
cycloneii_lcell_ff \regR2|D[6] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[6]~6 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR2|D [6]));

// Location: LCCOMB_X34_Y2_N10
cycloneii_lcell_comb \triD|Q[6]~43 (
// Equation(s):
// \triD|Q[6]~43_combout  = (\cont|Y_present.LOAD1~regout  & (\SW~combout [6] & ((\regR2|D [6]) # (!\cont|Selector7~0_combout )))) # (!\cont|Y_present.LOAD1~regout  & (((\regR2|D [6]) # (!\cont|Selector7~0_combout ))))

	.dataa(\cont|Y_present.LOAD1~regout ),
	.datab(\SW~combout [6]),
	.datac(\regR2|D [6]),
	.datad(\cont|Selector7~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[6]~43 .lut_mask = 16'hD0DD;
defparam \triD|Q[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y2_N27
cycloneii_lcell_ff \regR0|D[6] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[6]~6 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR0|D [6]));

// Location: LCCOMB_X30_Y2_N26
cycloneii_lcell_comb \triD|Q[6]~44 (
// Equation(s):
// \triD|Q[6]~44_combout  = (\regR1|D [6] & (((\regR0|D [6]) # (!\cont|Selector5~0_combout )))) # (!\regR1|D [6] & (!\cont|Selector6~0_combout  & ((\regR0|D [6]) # (!\cont|Selector5~0_combout ))))

	.dataa(\regR1|D [6]),
	.datab(\cont|Selector6~0_combout ),
	.datac(\regR0|D [6]),
	.datad(\cont|Selector5~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[6]~44 .lut_mask = 16'hB0BB;
defparam \triD|Q[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y2_N31
cycloneii_lcell_ff \regA|D[6] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[6]~6 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|D [6]));

// Location: LCCOMB_X38_Y2_N4
cycloneii_lcell_comb \ALU|adderres|fa5|mux|res~0 (
// Equation(s):
// \ALU|adderres|fa5|mux|res~0_combout  = (\BusWires[5]~5  & ((\regA|D [5]) # (\ALU|adderres|fa4|mux|res~0_combout ))) # (!\BusWires[5]~5  & (\regA|D [5] & \ALU|adderres|fa4|mux|res~0_combout ))

	.dataa(\BusWires[5]~5 ),
	.datab(vcc),
	.datac(\regA|D [5]),
	.datad(\ALU|adderres|fa4|mux|res~0_combout ),
	.cin(gnd),
	.combout(\ALU|adderres|fa5|mux|res~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|adderres|fa5|mux|res~0 .lut_mask = 16'hFAA0;
defparam \ALU|adderres|fa5|mux|res~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y2_N22
cycloneii_lcell_comb \ALU|sixteen_mux|CHOSEN[6]~11 (
// Equation(s):
// \ALU|sixteen_mux|CHOSEN[6]~11_combout  = \BusWires[6]~6  $ (\regA|D [6] $ (((\ALU|adderres|fa5|mux|res~0_combout  & !\cont|WideOr6~0_combout ))))

	.dataa(\BusWires[6]~6 ),
	.datab(\regA|D [6]),
	.datac(\ALU|adderres|fa5|mux|res~0_combout ),
	.datad(\cont|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ALU|sixteen_mux|CHOSEN[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|sixteen_mux|CHOSEN[6]~11 .lut_mask = 16'h6696;
defparam \ALU|sixteen_mux|CHOSEN[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y2_N23
cycloneii_lcell_ff \regG|D[6] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\ALU|sixteen_mux|CHOSEN[6]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|D [6]));

// Location: LCFF_X35_Y2_N13
cycloneii_lcell_ff \regR3|D[6] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[6]~6 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR3|D [6]));

// Location: LCCOMB_X35_Y2_N12
cycloneii_lcell_comb \triD|Q[6]~42 (
// Equation(s):
// \triD|Q[6]~42_combout  = (\cont|Selector8~0_combout  & (\regR3|D [6] & ((\regG|D [6]) # (\cont|Gout~0_combout )))) # (!\cont|Selector8~0_combout  & ((\regG|D [6]) # ((\cont|Gout~0_combout ))))

	.dataa(\cont|Selector8~0_combout ),
	.datab(\regG|D [6]),
	.datac(\regR3|D [6]),
	.datad(\cont|Gout~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[6]~42 .lut_mask = 16'hF5C4;
defparam \triD|Q[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y2_N0
cycloneii_lcell_comb \triD|Q[6]~45 (
// Equation(s):
// \triD|Q[6]~45_combout  = (\triD|Q[6]~43_combout  & (\triD|Q[6]~44_combout  & \triD|Q[6]~42_combout ))

	.dataa(\triD|Q[6]~43_combout ),
	.datab(vcc),
	.datac(\triD|Q[6]~44_combout ),
	.datad(\triD|Q[6]~42_combout ),
	.cin(gnd),
	.combout(\triD|Q[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[6]~45 .lut_mask = 16'hA000;
defparam \triD|Q[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y2_N27
cycloneii_lcell_ff \regA|D[7] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[7]~7 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|D [7]));

// Location: LCCOMB_X34_Y2_N24
cycloneii_lcell_comb \ALU|xorres|RESULT[7] (
// Equation(s):
// \ALU|xorres|RESULT [7] = \BusWires[7]~7  $ (\regA|D [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\BusWires[7]~7 ),
	.datad(\regA|D [7]),
	.cin(gnd),
	.combout(\ALU|xorres|RESULT [7]),
	.cout());
// synopsys translate_off
defparam \ALU|xorres|RESULT[7] .lut_mask = 16'h0FF0;
defparam \ALU|xorres|RESULT[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y2_N10
cycloneii_lcell_comb \ALU|adderres|fa7|result (
// Equation(s):
// \ALU|adderres|fa7|result~combout  = \ALU|xorres|RESULT [7] $ (((\ALU|adderres|fa5|mux|res~0_combout  & ((\BusWires[6]~6 ) # (\regA|D [6]))) # (!\ALU|adderres|fa5|mux|res~0_combout  & (\BusWires[6]~6  & \regA|D [6]))))

	.dataa(\ALU|adderres|fa5|mux|res~0_combout ),
	.datab(\ALU|xorres|RESULT [7]),
	.datac(\BusWires[6]~6 ),
	.datad(\regA|D [6]),
	.cin(gnd),
	.combout(\ALU|adderres|fa7|result~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|adderres|fa7|result .lut_mask = 16'h366C;
defparam \ALU|adderres|fa7|result .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N8
cycloneii_lcell_comb \ALU|sixteen_mux|CHOSEN[7]~21 (
// Equation(s):
// \ALU|sixteen_mux|CHOSEN[7]~21_combout  = (\cont|WideOr6~0_combout  & (\BusWires[7]~7  $ ((\regA|D [7])))) # (!\cont|WideOr6~0_combout  & (((\ALU|adderres|fa7|result~combout ))))

	.dataa(\BusWires[7]~7 ),
	.datab(\regA|D [7]),
	.datac(\cont|WideOr6~0_combout ),
	.datad(\ALU|adderres|fa7|result~combout ),
	.cin(gnd),
	.combout(\ALU|sixteen_mux|CHOSEN[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|sixteen_mux|CHOSEN[7]~21 .lut_mask = 16'h6F60;
defparam \ALU|sixteen_mux|CHOSEN[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y2_N9
cycloneii_lcell_ff \regG|D[7] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\ALU|sixteen_mux|CHOSEN[7]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|D [7]));

// Location: LCFF_X36_Y2_N15
cycloneii_lcell_ff \regR3|D[7] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[7]~7 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR3|D [7]));

// Location: LCCOMB_X36_Y2_N14
cycloneii_lcell_comb \triD|Q[7]~46 (
// Equation(s):
// \triD|Q[7]~46_combout  = (\cont|Selector8~0_combout  & (\regR3|D [7] & ((\regG|D [7]) # (\cont|Gout~0_combout )))) # (!\cont|Selector8~0_combout  & ((\regG|D [7]) # ((\cont|Gout~0_combout ))))

	.dataa(\cont|Selector8~0_combout ),
	.datab(\regG|D [7]),
	.datac(\regR3|D [7]),
	.datad(\cont|Gout~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[7]~46 .lut_mask = 16'hF5C4;
defparam \triD|Q[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N12
cycloneii_lcell_comb \regR1|D[7]~feeder (
// Equation(s):
// \regR1|D[7]~feeder_combout  = \BusWires[7]~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BusWires[7]~7 ),
	.cin(gnd),
	.combout(\regR1|D[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regR1|D[7]~feeder .lut_mask = 16'hFF00;
defparam \regR1|D[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N13
cycloneii_lcell_ff \regR1|D[7] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\regR1|D[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Selector2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR1|D [7]));

// Location: LCCOMB_X31_Y2_N10
cycloneii_lcell_comb \triD|Q[7]~48 (
// Equation(s):
// \triD|Q[7]~48_combout  = (\regR0|D [7] & ((\regR1|D [7]) # ((!\cont|Selector6~0_combout )))) # (!\regR0|D [7] & (!\cont|Selector5~0_combout  & ((\regR1|D [7]) # (!\cont|Selector6~0_combout ))))

	.dataa(\regR0|D [7]),
	.datab(\regR1|D [7]),
	.datac(\cont|Selector6~0_combout ),
	.datad(\cont|Selector5~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[7]~48 .lut_mask = 16'h8ACF;
defparam \triD|Q[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y2_N21
cycloneii_lcell_ff \regR2|D[7] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[7]~7 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR2|D [7]));

// Location: LCCOMB_X33_Y2_N20
cycloneii_lcell_comb \triD|Q[7]~47 (
// Equation(s):
// \triD|Q[7]~47_combout  = (\cont|Selector7~0_combout  & (\regR2|D [7] & ((\SW~combout [7]) # (!\cont|Y_present.LOAD1~regout )))) # (!\cont|Selector7~0_combout  & (((\SW~combout [7])) # (!\cont|Y_present.LOAD1~regout )))

	.dataa(\cont|Selector7~0_combout ),
	.datab(\cont|Y_present.LOAD1~regout ),
	.datac(\regR2|D [7]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\triD|Q[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[7]~47 .lut_mask = 16'hF531;
defparam \triD|Q[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y2_N6
cycloneii_lcell_comb \triD|Q[7]~49 (
// Equation(s):
// \triD|Q[7]~49_combout  = (\triD|Q[7]~46_combout  & (\triD|Q[7]~48_combout  & \triD|Q[7]~47_combout ))

	.dataa(vcc),
	.datab(\triD|Q[7]~46_combout ),
	.datac(\triD|Q[7]~48_combout ),
	.datad(\triD|Q[7]~47_combout ),
	.cin(gnd),
	.combout(\triD|Q[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[7]~49 .lut_mask = 16'hC000;
defparam \triD|Q[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y2_N19
cycloneii_lcell_ff \regR2|D[8] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[8]~8 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR2|D [8]));

// Location: LCCOMB_X33_Y2_N18
cycloneii_lcell_comb \triD|Q[8]~51 (
// Equation(s):
// \triD|Q[8]~51_combout  = (\SW~combout [8] & (((\regR2|D [8]) # (!\cont|Selector7~0_combout )))) # (!\SW~combout [8] & (!\cont|Y_present.LOAD1~regout  & ((\regR2|D [8]) # (!\cont|Selector7~0_combout ))))

	.dataa(\SW~combout [8]),
	.datab(\cont|Y_present.LOAD1~regout ),
	.datac(\regR2|D [8]),
	.datad(\cont|Selector7~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[8]~51 .lut_mask = 16'hB0BB;
defparam \triD|Q[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y2_N21
cycloneii_lcell_ff \regR0|D[8] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[8]~8 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR0|D [8]));

// Location: LCCOMB_X29_Y2_N18
cycloneii_lcell_comb \regR1|D[8]~feeder (
// Equation(s):
// \regR1|D[8]~feeder_combout  = \BusWires[8]~8 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BusWires[8]~8 ),
	.cin(gnd),
	.combout(\regR1|D[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regR1|D[8]~feeder .lut_mask = 16'hFF00;
defparam \regR1|D[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N19
cycloneii_lcell_ff \regR1|D[8] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\regR1|D[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Selector2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR1|D [8]));

// Location: LCCOMB_X31_Y2_N20
cycloneii_lcell_comb \triD|Q[8]~52 (
// Equation(s):
// \triD|Q[8]~52_combout  = (\cont|Selector5~0_combout  & (\regR0|D [8] & ((\regR1|D [8]) # (!\cont|Selector6~0_combout )))) # (!\cont|Selector5~0_combout  & (((\regR1|D [8])) # (!\cont|Selector6~0_combout )))

	.dataa(\cont|Selector5~0_combout ),
	.datab(\cont|Selector6~0_combout ),
	.datac(\regR0|D [8]),
	.datad(\regR1|D [8]),
	.cin(gnd),
	.combout(\triD|Q[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[8]~52 .lut_mask = 16'hF531;
defparam \triD|Q[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y2_N18
cycloneii_lcell_comb \ALU|adderres|fa7|mux|res~1 (
// Equation(s):
// \ALU|adderres|fa7|mux|res~1_combout  = (\BusWires[7]~7  & \regA|D [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\BusWires[7]~7 ),
	.datad(\regA|D [7]),
	.cin(gnd),
	.combout(\ALU|adderres|fa7|mux|res~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|adderres|fa7|mux|res~1 .lut_mask = 16'hF000;
defparam \ALU|adderres|fa7|mux|res~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y2_N9
cycloneii_lcell_ff \regA|D[8] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[8]~8 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|D [8]));

// Location: LCCOMB_X35_Y2_N16
cycloneii_lcell_comb \ALU|xorres|RESULT[8] (
// Equation(s):
// \ALU|xorres|RESULT [8] = \BusWires[8]~8  $ (\regA|D [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\BusWires[8]~8 ),
	.datad(\regA|D [8]),
	.cin(gnd),
	.combout(\ALU|xorres|RESULT [8]),
	.cout());
// synopsys translate_off
defparam \ALU|xorres|RESULT[8] .lut_mask = 16'h0FF0;
defparam \ALU|xorres|RESULT[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N30
cycloneii_lcell_comb \ALU|adderres|fa7|mux|res~0 (
// Equation(s):
// \ALU|adderres|fa7|mux|res~0_combout  = (\ALU|xorres|RESULT [7] & ((\BusWires[6]~6  & ((\regA|D [6]) # (\ALU|adderres|fa5|mux|res~0_combout ))) # (!\BusWires[6]~6  & (\regA|D [6] & \ALU|adderres|fa5|mux|res~0_combout ))))

	.dataa(\BusWires[6]~6 ),
	.datab(\ALU|xorres|RESULT [7]),
	.datac(\regA|D [6]),
	.datad(\ALU|adderres|fa5|mux|res~0_combout ),
	.cin(gnd),
	.combout(\ALU|adderres|fa7|mux|res~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|adderres|fa7|mux|res~0 .lut_mask = 16'hC880;
defparam \ALU|adderres|fa7|mux|res~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y2_N28
cycloneii_lcell_comb \ALU|sixteen_mux|CHOSEN[8]~12 (
// Equation(s):
// \ALU|sixteen_mux|CHOSEN[8]~12_combout  = \ALU|xorres|RESULT [8] $ (((!\cont|WideOr6~0_combout  & ((\ALU|adderres|fa7|mux|res~1_combout ) # (\ALU|adderres|fa7|mux|res~0_combout )))))

	.dataa(\cont|WideOr6~0_combout ),
	.datab(\ALU|adderres|fa7|mux|res~1_combout ),
	.datac(\ALU|xorres|RESULT [8]),
	.datad(\ALU|adderres|fa7|mux|res~0_combout ),
	.cin(gnd),
	.combout(\ALU|sixteen_mux|CHOSEN[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|sixteen_mux|CHOSEN[8]~12 .lut_mask = 16'hA5B4;
defparam \ALU|sixteen_mux|CHOSEN[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y2_N29
cycloneii_lcell_ff \regG|D[8] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\ALU|sixteen_mux|CHOSEN[8]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|D [8]));

// Location: LCFF_X36_Y2_N27
cycloneii_lcell_ff \regR3|D[8] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[8]~8 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR3|D [8]));

// Location: LCCOMB_X36_Y2_N26
cycloneii_lcell_comb \triD|Q[8]~50 (
// Equation(s):
// \triD|Q[8]~50_combout  = (\cont|Selector8~0_combout  & (\regR3|D [8] & ((\regG|D [8]) # (\cont|Gout~0_combout )))) # (!\cont|Selector8~0_combout  & ((\regG|D [8]) # ((\cont|Gout~0_combout ))))

	.dataa(\cont|Selector8~0_combout ),
	.datab(\regG|D [8]),
	.datac(\regR3|D [8]),
	.datad(\cont|Gout~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[8]~50 .lut_mask = 16'hF5C4;
defparam \triD|Q[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N20
cycloneii_lcell_comb \triD|Q[8]~53 (
// Equation(s):
// \triD|Q[8]~53_combout  = (\triD|Q[8]~51_combout  & (\triD|Q[8]~52_combout  & \triD|Q[8]~50_combout ))

	.dataa(vcc),
	.datab(\triD|Q[8]~51_combout ),
	.datac(\triD|Q[8]~52_combout ),
	.datad(\triD|Q[8]~50_combout ),
	.cin(gnd),
	.combout(\triD|Q[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[8]~53 .lut_mask = 16'hC000;
defparam \triD|Q[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N3
cycloneii_lcell_ff \regR1|D[9] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[9]~9 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR1|D [9]));

// Location: LCCOMB_X32_Y2_N2
cycloneii_lcell_comb \triD|Q[9]~56 (
// Equation(s):
// \triD|Q[9]~56_combout  = (\regR0|D [9] & (((\regR1|D [9]) # (!\cont|Selector6~0_combout )))) # (!\regR0|D [9] & (!\cont|Selector5~0_combout  & ((\regR1|D [9]) # (!\cont|Selector6~0_combout ))))

	.dataa(\regR0|D [9]),
	.datab(\cont|Selector5~0_combout ),
	.datac(\regR1|D [9]),
	.datad(\cont|Selector6~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[9]~56 .lut_mask = 16'hB0BB;
defparam \triD|Q[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y2_N11
cycloneii_lcell_ff \regA|D[9] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[9]~9 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|D [9]));

// Location: LCCOMB_X35_Y2_N14
cycloneii_lcell_comb \ALU|adderres|fa8|mux|res~0 (
// Equation(s):
// \ALU|adderres|fa8|mux|res~0_combout  = (\regA|D [8] & ((\ALU|adderres|fa7|mux|res~1_combout ) # ((\BusWires[8]~8 ) # (\ALU|adderres|fa7|mux|res~0_combout )))) # (!\regA|D [8] & (\BusWires[8]~8  & ((\ALU|adderres|fa7|mux|res~1_combout ) # 
// (\ALU|adderres|fa7|mux|res~0_combout ))))

	.dataa(\regA|D [8]),
	.datab(\ALU|adderres|fa7|mux|res~1_combout ),
	.datac(\BusWires[8]~8 ),
	.datad(\ALU|adderres|fa7|mux|res~0_combout ),
	.cin(gnd),
	.combout(\ALU|adderres|fa8|mux|res~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|adderres|fa8|mux|res~0 .lut_mask = 16'hFAE8;
defparam \ALU|adderres|fa8|mux|res~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N10
cycloneii_lcell_comb \ALU|sixteen_mux|CHOSEN[9]~13 (
// Equation(s):
// \ALU|sixteen_mux|CHOSEN[9]~13_combout  = \BusWires[9]~9  $ (\regA|D [9] $ (((!\cont|WideOr6~0_combout  & \ALU|adderres|fa8|mux|res~0_combout ))))

	.dataa(\BusWires[9]~9 ),
	.datab(\cont|WideOr6~0_combout ),
	.datac(\regA|D [9]),
	.datad(\ALU|adderres|fa8|mux|res~0_combout ),
	.cin(gnd),
	.combout(\ALU|sixteen_mux|CHOSEN[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|sixteen_mux|CHOSEN[9]~13 .lut_mask = 16'h695A;
defparam \ALU|sixteen_mux|CHOSEN[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y2_N11
cycloneii_lcell_ff \regG|D[9] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\ALU|sixteen_mux|CHOSEN[9]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|D [9]));

// Location: LCFF_X36_Y2_N5
cycloneii_lcell_ff \regR3|D[9] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[9]~9 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR3|D [9]));

// Location: LCCOMB_X36_Y2_N4
cycloneii_lcell_comb \triD|Q[9]~54 (
// Equation(s):
// \triD|Q[9]~54_combout  = (\cont|Selector8~0_combout  & (\regR3|D [9] & ((\regG|D [9]) # (\cont|Gout~0_combout )))) # (!\cont|Selector8~0_combout  & ((\regG|D [9]) # ((\cont|Gout~0_combout ))))

	.dataa(\cont|Selector8~0_combout ),
	.datab(\regG|D [9]),
	.datac(\regR3|D [9]),
	.datad(\cont|Gout~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[9]~54 .lut_mask = 16'hF5C4;
defparam \triD|Q[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y2_N5
cycloneii_lcell_ff \regR2|D[9] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[9]~9 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR2|D [9]));

// Location: LCCOMB_X33_Y2_N4
cycloneii_lcell_comb \triD|Q[9]~55 (
// Equation(s):
// \triD|Q[9]~55_combout  = (\SW~combout [9] & (((\regR2|D [9]) # (!\cont|Selector7~0_combout )))) # (!\SW~combout [9] & (!\cont|Y_present.LOAD1~regout  & ((\regR2|D [9]) # (!\cont|Selector7~0_combout ))))

	.dataa(\SW~combout [9]),
	.datab(\cont|Y_present.LOAD1~regout ),
	.datac(\regR2|D [9]),
	.datad(\cont|Selector7~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[9]~55 .lut_mask = 16'hB0BB;
defparam \triD|Q[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N24
cycloneii_lcell_comb \triD|Q[9]~57 (
// Equation(s):
// \triD|Q[9]~57_combout  = (\triD|Q[9]~56_combout  & (\triD|Q[9]~54_combout  & \triD|Q[9]~55_combout ))

	.dataa(vcc),
	.datab(\triD|Q[9]~56_combout ),
	.datac(\triD|Q[9]~54_combout ),
	.datad(\triD|Q[9]~55_combout ),
	.cin(gnd),
	.combout(\triD|Q[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[9]~57 .lut_mask = 16'hC000;
defparam \triD|Q[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y2_N5
cycloneii_lcell_ff \regR2|D[10] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[10]~10 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR2|D [10]));

// Location: LCCOMB_X34_Y2_N4
cycloneii_lcell_comb \triD|Q[10]~59 (
// Equation(s):
// \triD|Q[10]~59_combout  = (\SW~combout [10] & (((\regR2|D [10])) # (!\cont|Selector7~0_combout ))) # (!\SW~combout [10] & (!\cont|Y_present.LOAD1~regout  & ((\regR2|D [10]) # (!\cont|Selector7~0_combout ))))

	.dataa(\SW~combout [10]),
	.datab(\cont|Selector7~0_combout ),
	.datac(\regR2|D [10]),
	.datad(\cont|Y_present.LOAD1~regout ),
	.cin(gnd),
	.combout(\triD|Q[10]~59_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[10]~59 .lut_mask = 16'hA2F3;
defparam \triD|Q[10]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N16
cycloneii_lcell_comb \regR1|D[10]~feeder (
// Equation(s):
// \regR1|D[10]~feeder_combout  = \BusWires[10]~10 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BusWires[10]~10 ),
	.cin(gnd),
	.combout(\regR1|D[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regR1|D[10]~feeder .lut_mask = 16'hFF00;
defparam \regR1|D[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N17
cycloneii_lcell_ff \regR1|D[10] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\regR1|D[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Selector2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR1|D [10]));

// Location: LCCOMB_X30_Y2_N20
cycloneii_lcell_comb \triD|Q[10]~60 (
// Equation(s):
// \triD|Q[10]~60_combout  = (\regR0|D [10] & (((\regR1|D [10])) # (!\cont|Selector6~0_combout ))) # (!\regR0|D [10] & (!\cont|Selector5~0_combout  & ((\regR1|D [10]) # (!\cont|Selector6~0_combout ))))

	.dataa(\regR0|D [10]),
	.datab(\cont|Selector6~0_combout ),
	.datac(\regR1|D [10]),
	.datad(\cont|Selector5~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[10]~60 .lut_mask = 16'hA2F3;
defparam \triD|Q[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y2_N25
cycloneii_lcell_ff \regA|D[10] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[10]~10 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|D [10]));

// Location: LCCOMB_X38_Y2_N8
cycloneii_lcell_comb \ALU|adderres|fa9|mux|res~0 (
// Equation(s):
// \ALU|adderres|fa9|mux|res~0_combout  = (\BusWires[8]~8  & ((\ALU|adderres|fa7|mux|res~1_combout ) # ((\regA|D [8]) # (\ALU|adderres|fa7|mux|res~0_combout )))) # (!\BusWires[8]~8  & (\regA|D [8] & ((\ALU|adderres|fa7|mux|res~1_combout ) # 
// (\ALU|adderres|fa7|mux|res~0_combout ))))

	.dataa(\BusWires[8]~8 ),
	.datab(\ALU|adderres|fa7|mux|res~1_combout ),
	.datac(\regA|D [8]),
	.datad(\ALU|adderres|fa7|mux|res~0_combout ),
	.cin(gnd),
	.combout(\ALU|adderres|fa9|mux|res~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|adderres|fa9|mux|res~0 .lut_mask = 16'hFAE8;
defparam \ALU|adderres|fa9|mux|res~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N10
cycloneii_lcell_comb \ALU|adderres|fa9|mux|res~1 (
// Equation(s):
// \ALU|adderres|fa9|mux|res~1_combout  = (\BusWires[9]~9  & ((\regA|D [9]) # (\ALU|adderres|fa9|mux|res~0_combout ))) # (!\BusWires[9]~9  & (\regA|D [9] & \ALU|adderres|fa9|mux|res~0_combout ))

	.dataa(\BusWires[9]~9 ),
	.datab(vcc),
	.datac(\regA|D [9]),
	.datad(\ALU|adderres|fa9|mux|res~0_combout ),
	.cin(gnd),
	.combout(\ALU|adderres|fa9|mux|res~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|adderres|fa9|mux|res~1 .lut_mask = 16'hFAA0;
defparam \ALU|adderres|fa9|mux|res~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y2_N8
cycloneii_lcell_comb \ALU|sixteen_mux|CHOSEN[10]~14 (
// Equation(s):
// \ALU|sixteen_mux|CHOSEN[10]~14_combout  = \regA|D [10] $ (\BusWires[10]~10  $ (((!\cont|WideOr6~0_combout  & \ALU|adderres|fa9|mux|res~1_combout ))))

	.dataa(\cont|WideOr6~0_combout ),
	.datab(\regA|D [10]),
	.datac(\BusWires[10]~10 ),
	.datad(\ALU|adderres|fa9|mux|res~1_combout ),
	.cin(gnd),
	.combout(\ALU|sixteen_mux|CHOSEN[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|sixteen_mux|CHOSEN[10]~14 .lut_mask = 16'h693C;
defparam \ALU|sixteen_mux|CHOSEN[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y2_N9
cycloneii_lcell_ff \regG|D[10] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\ALU|sixteen_mux|CHOSEN[10]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|D [10]));

// Location: LCFF_X35_Y2_N31
cycloneii_lcell_ff \regR3|D[10] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[10]~10 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR3|D [10]));

// Location: LCCOMB_X35_Y2_N30
cycloneii_lcell_comb \triD|Q[10]~58 (
// Equation(s):
// \triD|Q[10]~58_combout  = (\cont|Selector8~0_combout  & (\regR3|D [10] & ((\regG|D [10]) # (\cont|Gout~0_combout )))) # (!\cont|Selector8~0_combout  & ((\regG|D [10]) # ((\cont|Gout~0_combout ))))

	.dataa(\cont|Selector8~0_combout ),
	.datab(\regG|D [10]),
	.datac(\regR3|D [10]),
	.datad(\cont|Gout~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[10]~58 .lut_mask = 16'hF5C4;
defparam \triD|Q[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y2_N22
cycloneii_lcell_comb \triD|Q[10]~61 (
// Equation(s):
// \triD|Q[10]~61_combout  = (\triD|Q[10]~59_combout  & (\triD|Q[10]~60_combout  & \triD|Q[10]~58_combout ))

	.dataa(vcc),
	.datab(\triD|Q[10]~59_combout ),
	.datac(\triD|Q[10]~60_combout ),
	.datad(\triD|Q[10]~58_combout ),
	.cin(gnd),
	.combout(\triD|Q[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[10]~61 .lut_mask = 16'hC000;
defparam \triD|Q[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N25
cycloneii_lcell_ff \regR1|D[11] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[11]~11 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR1|D [11]));

// Location: LCCOMB_X32_Y2_N18
cycloneii_lcell_comb \triD|Q[11]~64 (
// Equation(s):
// \triD|Q[11]~64_combout  = (\regR0|D [11] & (((\regR1|D [11]) # (!\cont|Selector6~0_combout )))) # (!\regR0|D [11] & (!\cont|Selector5~0_combout  & ((\regR1|D [11]) # (!\cont|Selector6~0_combout ))))

	.dataa(\regR0|D [11]),
	.datab(\cont|Selector5~0_combout ),
	.datac(\regR1|D [11]),
	.datad(\cont|Selector6~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[11]~64_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[11]~64 .lut_mask = 16'hB0BB;
defparam \triD|Q[11]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y2_N15
cycloneii_lcell_ff \regR2|D[11] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[11]~11 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR2|D [11]));

// Location: LCCOMB_X33_Y2_N14
cycloneii_lcell_comb \triD|Q[11]~63 (
// Equation(s):
// \triD|Q[11]~63_combout  = (\SW~combout [11] & (((\regR2|D [11]) # (!\cont|Selector7~0_combout )))) # (!\SW~combout [11] & (!\cont|Y_present.LOAD1~regout  & ((\regR2|D [11]) # (!\cont|Selector7~0_combout ))))

	.dataa(\SW~combout [11]),
	.datab(\cont|Y_present.LOAD1~regout ),
	.datac(\regR2|D [11]),
	.datad(\cont|Selector7~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[11]~63 .lut_mask = 16'hB0BB;
defparam \triD|Q[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y2_N29
cycloneii_lcell_ff \regA|D[11] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[11]~11 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|D [11]));

// Location: LCCOMB_X35_Y2_N20
cycloneii_lcell_comb \ALU|xorres|RESULT[11] (
// Equation(s):
// \ALU|xorres|RESULT [11] = \BusWires[11]~11  $ (\regA|D [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\BusWires[11]~11 ),
	.datad(\regA|D [11]),
	.cin(gnd),
	.combout(\ALU|xorres|RESULT [11]),
	.cout());
// synopsys translate_off
defparam \ALU|xorres|RESULT[11] .lut_mask = 16'h0FF0;
defparam \ALU|xorres|RESULT[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y2_N18
cycloneii_lcell_comb \ALU|adderres|fa11|result (
// Equation(s):
// \ALU|adderres|fa11|result~combout  = \ALU|xorres|RESULT [11] $ (((\BusWires[10]~10  & ((\regA|D [10]) # (\ALU|adderres|fa9|mux|res~1_combout ))) # (!\BusWires[10]~10  & (\regA|D [10] & \ALU|adderres|fa9|mux|res~1_combout ))))

	.dataa(\BusWires[10]~10 ),
	.datab(\regA|D [10]),
	.datac(\ALU|xorres|RESULT [11]),
	.datad(\ALU|adderres|fa9|mux|res~1_combout ),
	.cin(gnd),
	.combout(\ALU|adderres|fa11|result~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|adderres|fa11|result .lut_mask = 16'h1E78;
defparam \ALU|adderres|fa11|result .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y2_N4
cycloneii_lcell_comb \ALU|sixteen_mux|CHOSEN[11]~22 (
// Equation(s):
// \ALU|sixteen_mux|CHOSEN[11]~22_combout  = (\cont|WideOr6~0_combout  & (\regA|D [11] $ ((\BusWires[11]~11 )))) # (!\cont|WideOr6~0_combout  & (((\ALU|adderres|fa11|result~combout ))))

	.dataa(\cont|WideOr6~0_combout ),
	.datab(\regA|D [11]),
	.datac(\BusWires[11]~11 ),
	.datad(\ALU|adderres|fa11|result~combout ),
	.cin(gnd),
	.combout(\ALU|sixteen_mux|CHOSEN[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|sixteen_mux|CHOSEN[11]~22 .lut_mask = 16'h7D28;
defparam \ALU|sixteen_mux|CHOSEN[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y2_N5
cycloneii_lcell_ff \regG|D[11] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\ALU|sixteen_mux|CHOSEN[11]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|D [11]));

// Location: LCFF_X35_Y2_N27
cycloneii_lcell_ff \regR3|D[11] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[11]~11 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR3|D [11]));

// Location: LCCOMB_X35_Y2_N26
cycloneii_lcell_comb \triD|Q[11]~62 (
// Equation(s):
// \triD|Q[11]~62_combout  = (\cont|Selector8~0_combout  & (\regR3|D [11] & ((\regG|D [11]) # (\cont|Gout~0_combout )))) # (!\cont|Selector8~0_combout  & ((\regG|D [11]) # ((\cont|Gout~0_combout ))))

	.dataa(\cont|Selector8~0_combout ),
	.datab(\regG|D [11]),
	.datac(\regR3|D [11]),
	.datad(\cont|Gout~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[11]~62 .lut_mask = 16'hF5C4;
defparam \triD|Q[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N12
cycloneii_lcell_comb \triD|Q[11]~65 (
// Equation(s):
// \triD|Q[11]~65_combout  = (\triD|Q[11]~64_combout  & (\triD|Q[11]~63_combout  & \triD|Q[11]~62_combout ))

	.dataa(vcc),
	.datab(\triD|Q[11]~64_combout ),
	.datac(\triD|Q[11]~63_combout ),
	.datad(\triD|Q[11]~62_combout ),
	.cin(gnd),
	.combout(\triD|Q[11]~65_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[11]~65 .lut_mask = 16'hC000;
defparam \triD|Q[11]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N24
cycloneii_lcell_comb \ALU|adderres|fa11|mux|res~0 (
// Equation(s):
// \ALU|adderres|fa11|mux|res~0_combout  = (\ALU|xorres|RESULT [11] & ((\BusWires[10]~10  & ((\regA|D [10]) # (\ALU|adderres|fa9|mux|res~1_combout ))) # (!\BusWires[10]~10  & (\regA|D [10] & \ALU|adderres|fa9|mux|res~1_combout ))))

	.dataa(\ALU|xorres|RESULT [11]),
	.datab(\BusWires[10]~10 ),
	.datac(\regA|D [10]),
	.datad(\ALU|adderres|fa9|mux|res~1_combout ),
	.cin(gnd),
	.combout(\ALU|adderres|fa11|mux|res~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|adderres|fa11|mux|res~0 .lut_mask = 16'hA880;
defparam \ALU|adderres|fa11|mux|res~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y2_N28
cycloneii_lcell_comb \ALU|adderres|fa11|mux|res~1 (
// Equation(s):
// \ALU|adderres|fa11|mux|res~1_combout  = (\BusWires[11]~11  & \regA|D [11])

	.dataa(\BusWires[11]~11 ),
	.datab(vcc),
	.datac(\regA|D [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|adderres|fa11|mux|res~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|adderres|fa11|mux|res~1 .lut_mask = 16'hA0A0;
defparam \ALU|adderres|fa11|mux|res~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N22
cycloneii_lcell_comb \ALU|sixteen_mux|CHOSEN[12]~15 (
// Equation(s):
// \ALU|sixteen_mux|CHOSEN[12]~15_combout  = \ALU|xorres|RESULT [12] $ (((!\cont|WideOr6~0_combout  & ((\ALU|adderres|fa11|mux|res~0_combout ) # (\ALU|adderres|fa11|mux|res~1_combout )))))

	.dataa(\ALU|xorres|RESULT [12]),
	.datab(\cont|WideOr6~0_combout ),
	.datac(\ALU|adderres|fa11|mux|res~0_combout ),
	.datad(\ALU|adderres|fa11|mux|res~1_combout ),
	.cin(gnd),
	.combout(\ALU|sixteen_mux|CHOSEN[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|sixteen_mux|CHOSEN[12]~15 .lut_mask = 16'h999A;
defparam \ALU|sixteen_mux|CHOSEN[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y2_N23
cycloneii_lcell_ff \regG|D[12] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\ALU|sixteen_mux|CHOSEN[12]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|D [12]));

// Location: LCFF_X36_Y2_N13
cycloneii_lcell_ff \regR3|D[12] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[12]~12 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR3|D [12]));

// Location: LCCOMB_X36_Y2_N12
cycloneii_lcell_comb \triD|Q[12]~66 (
// Equation(s):
// \triD|Q[12]~66_combout  = (\cont|Selector8~0_combout  & (\regR3|D [12] & ((\regG|D [12]) # (\cont|Gout~0_combout )))) # (!\cont|Selector8~0_combout  & ((\regG|D [12]) # ((\cont|Gout~0_combout ))))

	.dataa(\cont|Selector8~0_combout ),
	.datab(\regG|D [12]),
	.datac(\regR3|D [12]),
	.datad(\cont|Gout~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[12]~66_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[12]~66 .lut_mask = 16'hF5C4;
defparam \triD|Q[12]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y2_N9
cycloneii_lcell_ff \regR2|D[12] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[12]~12 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR2|D [12]));

// Location: LCCOMB_X34_Y2_N8
cycloneii_lcell_comb \triD|Q[12]~67 (
// Equation(s):
// \triD|Q[12]~67_combout  = (\SW~combout [12] & (((\regR2|D [12])) # (!\cont|Selector7~0_combout ))) # (!\SW~combout [12] & (!\cont|Y_present.LOAD1~regout  & ((\regR2|D [12]) # (!\cont|Selector7~0_combout ))))

	.dataa(\SW~combout [12]),
	.datab(\cont|Selector7~0_combout ),
	.datac(\regR2|D [12]),
	.datad(\cont|Y_present.LOAD1~regout ),
	.cin(gnd),
	.combout(\triD|Q[12]~67_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[12]~67 .lut_mask = 16'hA2F3;
defparam \triD|Q[12]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N8
cycloneii_lcell_comb \regR1|D[12]~feeder (
// Equation(s):
// \regR1|D[12]~feeder_combout  = \BusWires[12]~12 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BusWires[12]~12 ),
	.cin(gnd),
	.combout(\regR1|D[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regR1|D[12]~feeder .lut_mask = 16'hFF00;
defparam \regR1|D[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N9
cycloneii_lcell_ff \regR1|D[12] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\regR1|D[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Selector2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR1|D [12]));

// Location: LCFF_X31_Y2_N17
cycloneii_lcell_ff \regR0|D[12] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[12]~12 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR0|D [12]));

// Location: LCCOMB_X30_Y2_N14
cycloneii_lcell_comb \triD|Q[12]~68 (
// Equation(s):
// \triD|Q[12]~68_combout  = (\cont|Selector5~0_combout  & (\regR0|D [12] & ((\regR1|D [12]) # (!\cont|Selector6~0_combout )))) # (!\cont|Selector5~0_combout  & ((\regR1|D [12]) # ((!\cont|Selector6~0_combout ))))

	.dataa(\cont|Selector5~0_combout ),
	.datab(\regR1|D [12]),
	.datac(\cont|Selector6~0_combout ),
	.datad(\regR0|D [12]),
	.cin(gnd),
	.combout(\triD|Q[12]~68_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[12]~68 .lut_mask = 16'hCF45;
defparam \triD|Q[12]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N0
cycloneii_lcell_comb \triD|Q[12]~69 (
// Equation(s):
// \triD|Q[12]~69_combout  = (\triD|Q[12]~66_combout  & (\triD|Q[12]~67_combout  & \triD|Q[12]~68_combout ))

	.dataa(\triD|Q[12]~66_combout ),
	.datab(\triD|Q[12]~67_combout ),
	.datac(\triD|Q[12]~68_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\triD|Q[12]~69_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[12]~69 .lut_mask = 16'h8080;
defparam \triD|Q[12]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y2_N1
cycloneii_lcell_ff \regA|D[13] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[13]~13 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|D [13]));

// Location: LCFF_X38_Y2_N19
cycloneii_lcell_ff \regA|D[12] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[12]~12 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|D [12]));

// Location: LCCOMB_X38_Y2_N18
cycloneii_lcell_comb \ALU|adderres|fa12|mux|res~0 (
// Equation(s):
// \ALU|adderres|fa12|mux|res~0_combout  = (\BusWires[12]~12  & ((\ALU|adderres|fa11|mux|res~1_combout ) # ((\regA|D [12]) # (\ALU|adderres|fa11|mux|res~0_combout )))) # (!\BusWires[12]~12  & (\regA|D [12] & ((\ALU|adderres|fa11|mux|res~1_combout ) # 
// (\ALU|adderres|fa11|mux|res~0_combout ))))

	.dataa(\BusWires[12]~12 ),
	.datab(\ALU|adderres|fa11|mux|res~1_combout ),
	.datac(\regA|D [12]),
	.datad(\ALU|adderres|fa11|mux|res~0_combout ),
	.cin(gnd),
	.combout(\ALU|adderres|fa12|mux|res~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|adderres|fa12|mux|res~0 .lut_mask = 16'hFAE8;
defparam \ALU|adderres|fa12|mux|res~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y2_N22
cycloneii_lcell_comb \ALU|sixteen_mux|CHOSEN[13]~16 (
// Equation(s):
// \ALU|sixteen_mux|CHOSEN[13]~16_combout  = \BusWires[13]~13  $ (\regA|D [13] $ (((!\cont|WideOr6~0_combout  & \ALU|adderres|fa12|mux|res~0_combout ))))

	.dataa(\cont|WideOr6~0_combout ),
	.datab(\BusWires[13]~13 ),
	.datac(\regA|D [13]),
	.datad(\ALU|adderres|fa12|mux|res~0_combout ),
	.cin(gnd),
	.combout(\ALU|sixteen_mux|CHOSEN[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|sixteen_mux|CHOSEN[13]~16 .lut_mask = 16'h693C;
defparam \ALU|sixteen_mux|CHOSEN[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y2_N23
cycloneii_lcell_ff \regG|D[13] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\ALU|sixteen_mux|CHOSEN[13]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|D [13]));

// Location: LCFF_X36_Y2_N25
cycloneii_lcell_ff \regR3|D[13] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[13]~13 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR3|D [13]));

// Location: LCCOMB_X36_Y2_N24
cycloneii_lcell_comb \triD|Q[13]~70 (
// Equation(s):
// \triD|Q[13]~70_combout  = (\cont|Selector8~0_combout  & (\regR3|D [13] & ((\regG|D [13]) # (\cont|Gout~0_combout )))) # (!\cont|Selector8~0_combout  & ((\regG|D [13]) # ((\cont|Gout~0_combout ))))

	.dataa(\cont|Selector8~0_combout ),
	.datab(\regG|D [13]),
	.datac(\regR3|D [13]),
	.datad(\cont|Gout~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[13]~70_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[13]~70 .lut_mask = 16'hF5C4;
defparam \triD|Q[13]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y2_N25
cycloneii_lcell_ff \regR2|D[13] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[13]~13 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR2|D [13]));

// Location: LCCOMB_X33_Y2_N24
cycloneii_lcell_comb \triD|Q[13]~71 (
// Equation(s):
// \triD|Q[13]~71_combout  = (\SW~combout [13] & (((\regR2|D [13]) # (!\cont|Selector7~0_combout )))) # (!\SW~combout [13] & (!\cont|Y_present.LOAD1~regout  & ((\regR2|D [13]) # (!\cont|Selector7~0_combout ))))

	.dataa(\SW~combout [13]),
	.datab(\cont|Y_present.LOAD1~regout ),
	.datac(\regR2|D [13]),
	.datad(\cont|Selector7~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[13]~71_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[13]~71 .lut_mask = 16'hB0BB;
defparam \triD|Q[13]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N4
cycloneii_lcell_comb \regR0|D[13]~feeder (
// Equation(s):
// \regR0|D[13]~feeder_combout  = \BusWires[13]~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BusWires[13]~13 ),
	.cin(gnd),
	.combout(\regR0|D[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regR0|D[13]~feeder .lut_mask = 16'hFF00;
defparam \regR0|D[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y2_N5
cycloneii_lcell_ff \regR0|D[13] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\regR0|D[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR0|D [13]));

// Location: LCCOMB_X30_Y2_N2
cycloneii_lcell_comb \triD|Q[13]~72 (
// Equation(s):
// \triD|Q[13]~72_combout  = (\regR1|D [13] & ((\regR0|D [13]) # ((!\cont|Selector5~0_combout )))) # (!\regR1|D [13] & (!\cont|Selector6~0_combout  & ((\regR0|D [13]) # (!\cont|Selector5~0_combout ))))

	.dataa(\regR1|D [13]),
	.datab(\regR0|D [13]),
	.datac(\cont|Selector6~0_combout ),
	.datad(\cont|Selector5~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[13]~72_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[13]~72 .lut_mask = 16'h8CAF;
defparam \triD|Q[13]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N18
cycloneii_lcell_comb \triD|Q[13]~73 (
// Equation(s):
// \triD|Q[13]~73_combout  = (\triD|Q[13]~70_combout  & (\triD|Q[13]~71_combout  & \triD|Q[13]~72_combout ))

	.dataa(\triD|Q[13]~70_combout ),
	.datab(\triD|Q[13]~71_combout ),
	.datac(vcc),
	.datad(\triD|Q[13]~72_combout ),
	.cin(gnd),
	.combout(\triD|Q[13]~73_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[13]~73 .lut_mask = 16'h8800;
defparam \triD|Q[13]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y2_N29
cycloneii_lcell_ff \regR0|D[14] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[14]~14 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR0|D [14]));

// Location: LCFF_X30_Y2_N17
cycloneii_lcell_ff \regR1|D[14] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[14]~14 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR1|D [14]));

// Location: LCCOMB_X30_Y2_N4
cycloneii_lcell_comb \triD|Q[14]~76 (
// Equation(s):
// \triD|Q[14]~76_combout  = (\cont|Selector5~0_combout  & (\regR0|D [14] & ((\regR1|D [14]) # (!\cont|Selector6~0_combout )))) # (!\cont|Selector5~0_combout  & (((\regR1|D [14]) # (!\cont|Selector6~0_combout ))))

	.dataa(\cont|Selector5~0_combout ),
	.datab(\regR0|D [14]),
	.datac(\cont|Selector6~0_combout ),
	.datad(\regR1|D [14]),
	.cin(gnd),
	.combout(\triD|Q[14]~76_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[14]~76 .lut_mask = 16'hDD0D;
defparam \triD|Q[14]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y2_N27
cycloneii_lcell_ff \regR2|D[14] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[14]~14 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR2|D [14]));

// Location: LCCOMB_X33_Y2_N26
cycloneii_lcell_comb \triD|Q[14]~75 (
// Equation(s):
// \triD|Q[14]~75_combout  = (\SW~combout [14] & (((\regR2|D [14]) # (!\cont|Selector7~0_combout )))) # (!\SW~combout [14] & (!\cont|Y_present.LOAD1~regout  & ((\regR2|D [14]) # (!\cont|Selector7~0_combout ))))

	.dataa(\SW~combout [14]),
	.datab(\cont|Y_present.LOAD1~regout ),
	.datac(\regR2|D [14]),
	.datad(\cont|Selector7~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[14]~75_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[14]~75 .lut_mask = 16'hB0BB;
defparam \triD|Q[14]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y2_N27
cycloneii_lcell_ff \regA|D[14] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[14]~14 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|D [14]));

// Location: LCCOMB_X38_Y2_N0
cycloneii_lcell_comb \ALU|adderres|fa13|mux|res~0 (
// Equation(s):
// \ALU|adderres|fa13|mux|res~0_combout  = (\BusWires[13]~13  & ((\regA|D [13]) # (\ALU|adderres|fa12|mux|res~0_combout ))) # (!\BusWires[13]~13  & (\regA|D [13] & \ALU|adderres|fa12|mux|res~0_combout ))

	.dataa(vcc),
	.datab(\BusWires[13]~13 ),
	.datac(\regA|D [13]),
	.datad(\ALU|adderres|fa12|mux|res~0_combout ),
	.cin(gnd),
	.combout(\ALU|adderres|fa13|mux|res~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|adderres|fa13|mux|res~0 .lut_mask = 16'hFCC0;
defparam \ALU|adderres|fa13|mux|res~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N20
cycloneii_lcell_comb \ALU|sixteen_mux|CHOSEN[14]~17 (
// Equation(s):
// \ALU|sixteen_mux|CHOSEN[14]~17_combout  = \BusWires[14]~14  $ (\regA|D [14] $ (((!\cont|WideOr6~0_combout  & \ALU|adderres|fa13|mux|res~0_combout ))))

	.dataa(\cont|WideOr6~0_combout ),
	.datab(\BusWires[14]~14 ),
	.datac(\regA|D [14]),
	.datad(\ALU|adderres|fa13|mux|res~0_combout ),
	.cin(gnd),
	.combout(\ALU|sixteen_mux|CHOSEN[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|sixteen_mux|CHOSEN[14]~17 .lut_mask = 16'h693C;
defparam \ALU|sixteen_mux|CHOSEN[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y2_N21
cycloneii_lcell_ff \regG|D[14] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\ALU|sixteen_mux|CHOSEN[14]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|D [14]));

// Location: LCFF_X36_Y2_N21
cycloneii_lcell_ff \regR3|D[14] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[14]~14 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR3|D [14]));

// Location: LCCOMB_X36_Y2_N20
cycloneii_lcell_comb \triD|Q[14]~74 (
// Equation(s):
// \triD|Q[14]~74_combout  = (\cont|Selector8~0_combout  & (\regR3|D [14] & ((\regG|D [14]) # (\cont|Gout~0_combout )))) # (!\cont|Selector8~0_combout  & ((\regG|D [14]) # ((\cont|Gout~0_combout ))))

	.dataa(\cont|Selector8~0_combout ),
	.datab(\regG|D [14]),
	.datac(\regR3|D [14]),
	.datad(\cont|Gout~0_combout ),
	.cin(gnd),
	.combout(\triD|Q[14]~74_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[14]~74 .lut_mask = 16'hF5C4;
defparam \triD|Q[14]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y2_N30
cycloneii_lcell_comb \triD|Q[14]~77 (
// Equation(s):
// \triD|Q[14]~77_combout  = (\triD|Q[14]~76_combout  & (\triD|Q[14]~75_combout  & \triD|Q[14]~74_combout ))

	.dataa(\triD|Q[14]~76_combout ),
	.datab(\triD|Q[14]~75_combout ),
	.datac(vcc),
	.datad(\triD|Q[14]~74_combout ),
	.cin(gnd),
	.combout(\triD|Q[14]~77_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[14]~77 .lut_mask = 16'h8800;
defparam \triD|Q[14]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y2_N29
cycloneii_lcell_ff \regR2|D[15] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[15]~15 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR2|D [15]));

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y2_N28
cycloneii_lcell_comb \triD|Q[15]~79 (
// Equation(s):
// \triD|Q[15]~79_combout  = (\cont|Selector7~0_combout  & (\regR2|D [15] & ((\SW~combout [15]) # (!\cont|Y_present.LOAD1~regout )))) # (!\cont|Selector7~0_combout  & (((\SW~combout [15])) # (!\cont|Y_present.LOAD1~regout )))

	.dataa(\cont|Selector7~0_combout ),
	.datab(\cont|Y_present.LOAD1~regout ),
	.datac(\regR2|D [15]),
	.datad(\SW~combout [15]),
	.cin(gnd),
	.combout(\triD|Q[15]~79_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[15]~79 .lut_mask = 16'hF531;
defparam \triD|Q[15]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y2_N31
cycloneii_lcell_ff \regR0|D[15] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[15]~15 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR0|D [15]));

// Location: LCCOMB_X29_Y2_N30
cycloneii_lcell_comb \regR1|D[15]~feeder (
// Equation(s):
// \regR1|D[15]~feeder_combout  = \BusWires[15]~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BusWires[15]~15 ),
	.cin(gnd),
	.combout(\regR1|D[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regR1|D[15]~feeder .lut_mask = 16'hFF00;
defparam \regR1|D[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N31
cycloneii_lcell_ff \regR1|D[15] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\regR1|D[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Selector2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR1|D [15]));

// Location: LCCOMB_X30_Y2_N30
cycloneii_lcell_comb \triD|Q[15]~80 (
// Equation(s):
// \triD|Q[15]~80_combout  = (\cont|Selector5~0_combout  & (\regR0|D [15] & ((\regR1|D [15]) # (!\cont|Selector6~0_combout )))) # (!\cont|Selector5~0_combout  & (((\regR1|D [15]) # (!\cont|Selector6~0_combout ))))

	.dataa(\cont|Selector5~0_combout ),
	.datab(\regR0|D [15]),
	.datac(\cont|Selector6~0_combout ),
	.datad(\regR1|D [15]),
	.cin(gnd),
	.combout(\triD|Q[15]~80_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[15]~80 .lut_mask = 16'hDD0D;
defparam \triD|Q[15]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y2_N19
cycloneii_lcell_ff \regR3|D[15] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[15]~15 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR3|D [15]));

// Location: LCFF_X38_Y2_N13
cycloneii_lcell_ff \regA|D[15] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[15]~15 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|D [15]));

// Location: LCCOMB_X38_Y2_N26
cycloneii_lcell_comb \ALU|sixteen_mux|CHOSEN[15]~18 (
// Equation(s):
// \ALU|sixteen_mux|CHOSEN[15]~18_combout  = (\BusWires[14]~14  & ((\regA|D [14]) # (\ALU|adderres|fa13|mux|res~0_combout ))) # (!\BusWires[14]~14  & (\regA|D [14] & \ALU|adderres|fa13|mux|res~0_combout ))

	.dataa(vcc),
	.datab(\BusWires[14]~14 ),
	.datac(\regA|D [14]),
	.datad(\ALU|adderres|fa13|mux|res~0_combout ),
	.cin(gnd),
	.combout(\ALU|sixteen_mux|CHOSEN[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|sixteen_mux|CHOSEN[15]~18 .lut_mask = 16'hFCC0;
defparam \ALU|sixteen_mux|CHOSEN[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N14
cycloneii_lcell_comb \ALU|sixteen_mux|CHOSEN[15]~19 (
// Equation(s):
// \ALU|sixteen_mux|CHOSEN[15]~19_combout  = \BusWires[15]~15  $ (\regA|D [15] $ (((!\cont|WideOr6~0_combout  & \ALU|sixteen_mux|CHOSEN[15]~18_combout ))))

	.dataa(\cont|WideOr6~0_combout ),
	.datab(\BusWires[15]~15 ),
	.datac(\regA|D [15]),
	.datad(\ALU|sixteen_mux|CHOSEN[15]~18_combout ),
	.cin(gnd),
	.combout(\ALU|sixteen_mux|CHOSEN[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|sixteen_mux|CHOSEN[15]~19 .lut_mask = 16'h693C;
defparam \ALU|sixteen_mux|CHOSEN[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y2_N15
cycloneii_lcell_ff \regG|D[15] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\ALU|sixteen_mux|CHOSEN[15]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|D [15]));

// Location: LCCOMB_X37_Y2_N28
cycloneii_lcell_comb \triD|Q[15]~78 (
// Equation(s):
// \triD|Q[15]~78_combout  = (\cont|Gout~0_combout  & ((\regR3|D [15]) # ((!\cont|Selector8~0_combout )))) # (!\cont|Gout~0_combout  & (\regG|D [15] & ((\regR3|D [15]) # (!\cont|Selector8~0_combout ))))

	.dataa(\cont|Gout~0_combout ),
	.datab(\regR3|D [15]),
	.datac(\cont|Selector8~0_combout ),
	.datad(\regG|D [15]),
	.cin(gnd),
	.combout(\triD|Q[15]~78_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[15]~78 .lut_mask = 16'hCF8A;
defparam \triD|Q[15]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y2_N26
cycloneii_lcell_comb \triD|Q[15]~81 (
// Equation(s):
// \triD|Q[15]~81_combout  = (\triD|Q[15]~79_combout  & (\triD|Q[15]~80_combout  & \triD|Q[15]~78_combout ))

	.dataa(vcc),
	.datab(\triD|Q[15]~79_combout ),
	.datac(\triD|Q[15]~80_combout ),
	.datad(\triD|Q[15]~78_combout ),
	.cin(gnd),
	.combout(\triD|Q[15]~81_combout ),
	.cout());
// synopsys translate_off
defparam \triD|Q[15]~81 .lut_mask = 16'hC000;
defparam \triD|Q[15]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N16
cycloneii_lcell_comb \hexdec0|D~0 (
// Equation(s):
// \hexdec0|D~0_combout  = (\regR0|D [13] & (((\regR0|D [15]) # (!\regR0|D [14])) # (!\regR0|D [12]))) # (!\regR0|D [13] & ((\regR0|D [15] $ (\regR0|D [14]))))

	.dataa(\regR0|D [12]),
	.datab(\regR0|D [15]),
	.datac(\regR0|D [13]),
	.datad(\regR0|D [14]),
	.cin(gnd),
	.combout(\hexdec0|D~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec0|D~0 .lut_mask = 16'hD3FC;
defparam \hexdec0|D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N6
cycloneii_lcell_comb \hexdec0|D~1 (
// Equation(s):
// \hexdec0|D~1_combout  = (\regR0|D [15]) # ((\regR0|D [12] & (!\regR0|D [13] & \regR0|D [14])) # (!\regR0|D [12] & ((\regR0|D [14]) # (!\regR0|D [13]))))

	.dataa(\regR0|D [12]),
	.datab(\regR0|D [15]),
	.datac(\regR0|D [13]),
	.datad(\regR0|D [14]),
	.cin(gnd),
	.combout(\hexdec0|D~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec0|D~1 .lut_mask = 16'hDFCD;
defparam \hexdec0|D~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N0
cycloneii_lcell_comb \hexdec0|D~2 (
// Equation(s):
// \hexdec0|D~2_combout  = (\regR0|D [13] & (((\regR0|D [15])) # (!\regR0|D [12]))) # (!\regR0|D [13] & ((\regR0|D [14] & ((\regR0|D [15]))) # (!\regR0|D [14] & (!\regR0|D [12]))))

	.dataa(\regR0|D [12]),
	.datab(\regR0|D [15]),
	.datac(\regR0|D [13]),
	.datad(\regR0|D [14]),
	.cin(gnd),
	.combout(\hexdec0|D~2_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec0|D~2 .lut_mask = 16'hDCD5;
defparam \hexdec0|D~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N22
cycloneii_lcell_comb \hexdec0|D~3 (
// Equation(s):
// \hexdec0|D~3_combout  = (\regR0|D [12] & ((\regR0|D [13] $ (\regR0|D [14])))) # (!\regR0|D [12] & ((\regR0|D [15] & ((\regR0|D [14]) # (!\regR0|D [13]))) # (!\regR0|D [15] & ((\regR0|D [13]) # (!\regR0|D [14])))))

	.dataa(\regR0|D [12]),
	.datab(\regR0|D [15]),
	.datac(\regR0|D [13]),
	.datad(\regR0|D [14]),
	.cin(gnd),
	.combout(\hexdec0|D~3_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec0|D~3 .lut_mask = 16'h5EB5;
defparam \hexdec0|D~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N20
cycloneii_lcell_comb \hexdec0|D~4 (
// Equation(s):
// \hexdec0|D~4_combout  = (\regR0|D [15] & (((\regR0|D [12] & !\regR0|D [13])) # (!\regR0|D [14]))) # (!\regR0|D [15] & ((\regR0|D [12]) # ((\regR0|D [14]) # (!\regR0|D [13]))))

	.dataa(\regR0|D [12]),
	.datab(\regR0|D [15]),
	.datac(\regR0|D [13]),
	.datad(\regR0|D [14]),
	.cin(gnd),
	.combout(\hexdec0|D~4_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec0|D~4 .lut_mask = 16'h3BEF;
defparam \hexdec0|D~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N18
cycloneii_lcell_comb \hexdec0|D~5 (
// Equation(s):
// \hexdec0|D~5_combout  = ((\regR0|D [12] & (\regR0|D [15] $ (\regR0|D [13]))) # (!\regR0|D [12] & (!\regR0|D [15] & !\regR0|D [13]))) # (!\regR0|D [14])

	.dataa(\regR0|D [12]),
	.datab(\regR0|D [15]),
	.datac(\regR0|D [13]),
	.datad(\regR0|D [14]),
	.cin(gnd),
	.combout(\hexdec0|D~5_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec0|D~5 .lut_mask = 16'h29FF;
defparam \hexdec0|D~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N12
cycloneii_lcell_comb \hexdec0|D~6 (
// Equation(s):
// \hexdec0|D~6_combout  = (\regR0|D [15]) # ((\regR0|D [13]) # (\regR0|D [12] $ (!\regR0|D [14])))

	.dataa(\regR0|D [12]),
	.datab(\regR0|D [15]),
	.datac(\regR0|D [13]),
	.datad(\regR0|D [14]),
	.cin(gnd),
	.combout(\hexdec0|D~6_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec0|D~6 .lut_mask = 16'hFEFD;
defparam \hexdec0|D~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y2_N19
cycloneii_lcell_ff \regR0|D[9] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[9]~9 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR0|D [9]));

// Location: LCCOMB_X31_Y2_N2
cycloneii_lcell_comb \regR0|D[10]~feeder (
// Equation(s):
// \regR0|D[10]~feeder_combout  = \BusWires[10]~10 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BusWires[10]~10 ),
	.cin(gnd),
	.combout(\regR0|D[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regR0|D[10]~feeder .lut_mask = 16'hFF00;
defparam \regR0|D[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y2_N3
cycloneii_lcell_ff \regR0|D[10] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\regR0|D[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR0|D [10]));

// Location: LCCOMB_X32_Y2_N16
cycloneii_lcell_comb \regR0|D[11]~feeder (
// Equation(s):
// \regR0|D[11]~feeder_combout  = \BusWires[11]~11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BusWires[11]~11 ),
	.cin(gnd),
	.combout(\regR0|D[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regR0|D[11]~feeder .lut_mask = 16'hFF00;
defparam \regR0|D[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y2_N17
cycloneii_lcell_ff \regR0|D[11] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\regR0|D[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR0|D [11]));

// Location: LCCOMB_X64_Y4_N24
cycloneii_lcell_comb \hexdec1|D~0 (
// Equation(s):
// \hexdec1|D~0_combout  = (\regR0|D [9] & (((\regR0|D [11]) # (!\regR0|D [8])) # (!\regR0|D [10]))) # (!\regR0|D [9] & (\regR0|D [10] $ (((\regR0|D [11])))))

	.dataa(\regR0|D [9]),
	.datab(\regR0|D [10]),
	.datac(\regR0|D [8]),
	.datad(\regR0|D [11]),
	.cin(gnd),
	.combout(\hexdec1|D~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec1|D~0 .lut_mask = 16'hBB6E;
defparam \hexdec1|D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N22
cycloneii_lcell_comb \hexdec1|D~1 (
// Equation(s):
// \hexdec1|D~1_combout  = (\regR0|D [11]) # ((\regR0|D [9] & (\regR0|D [10] & !\regR0|D [8])) # (!\regR0|D [9] & ((\regR0|D [10]) # (!\regR0|D [8]))))

	.dataa(\regR0|D [9]),
	.datab(\regR0|D [10]),
	.datac(\regR0|D [8]),
	.datad(\regR0|D [11]),
	.cin(gnd),
	.combout(\hexdec1|D~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec1|D~1 .lut_mask = 16'hFF4D;
defparam \hexdec1|D~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N0
cycloneii_lcell_comb \hexdec1|D~2 (
// Equation(s):
// \hexdec1|D~2_combout  = (\regR0|D [9] & (((\regR0|D [11]) # (!\regR0|D [8])))) # (!\regR0|D [9] & ((\regR0|D [10] & ((\regR0|D [11]))) # (!\regR0|D [10] & (!\regR0|D [8]))))

	.dataa(\regR0|D [9]),
	.datab(\regR0|D [10]),
	.datac(\regR0|D [8]),
	.datad(\regR0|D [11]),
	.cin(gnd),
	.combout(\hexdec1|D~2_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec1|D~2 .lut_mask = 16'hEF0B;
defparam \hexdec1|D~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N14
cycloneii_lcell_comb \hexdec1|D~3 (
// Equation(s):
// \hexdec1|D~3_combout  = (\regR0|D [8] & (\regR0|D [9] $ ((\regR0|D [10])))) # (!\regR0|D [8] & ((\regR0|D [9] & ((\regR0|D [10]) # (!\regR0|D [11]))) # (!\regR0|D [9] & ((\regR0|D [11]) # (!\regR0|D [10])))))

	.dataa(\regR0|D [9]),
	.datab(\regR0|D [10]),
	.datac(\regR0|D [8]),
	.datad(\regR0|D [11]),
	.cin(gnd),
	.combout(\hexdec1|D~3_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec1|D~3 .lut_mask = 16'h6D6B;
defparam \hexdec1|D~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N16
cycloneii_lcell_comb \hexdec1|D~4 (
// Equation(s):
// \hexdec1|D~4_combout  = (\regR0|D [10] & (((!\regR0|D [9] & \regR0|D [8])) # (!\regR0|D [11]))) # (!\regR0|D [10] & (((\regR0|D [8]) # (\regR0|D [11])) # (!\regR0|D [9])))

	.dataa(\regR0|D [9]),
	.datab(\regR0|D [10]),
	.datac(\regR0|D [8]),
	.datad(\regR0|D [11]),
	.cin(gnd),
	.combout(\hexdec1|D~4_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec1|D~4 .lut_mask = 16'h73FD;
defparam \hexdec1|D~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N2
cycloneii_lcell_comb \hexdec1|D~5 (
// Equation(s):
// \hexdec1|D~5_combout  = ((\regR0|D [9] & (\regR0|D [8] & !\regR0|D [11])) # (!\regR0|D [9] & (\regR0|D [8] $ (!\regR0|D [11])))) # (!\regR0|D [10])

	.dataa(\regR0|D [9]),
	.datab(\regR0|D [10]),
	.datac(\regR0|D [8]),
	.datad(\regR0|D [11]),
	.cin(gnd),
	.combout(\hexdec1|D~5_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec1|D~5 .lut_mask = 16'h73B7;
defparam \hexdec1|D~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N12
cycloneii_lcell_comb \hexdec1|D~6 (
// Equation(s):
// \hexdec1|D~6_combout  = (\regR0|D [9]) # ((\regR0|D [11]) # (\regR0|D [10] $ (!\regR0|D [8])))

	.dataa(\regR0|D [9]),
	.datab(\regR0|D [10]),
	.datac(\regR0|D [8]),
	.datad(\regR0|D [11]),
	.cin(gnd),
	.combout(\hexdec1|D~6_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec1|D~6 .lut_mask = 16'hFFEB;
defparam \hexdec1|D~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y2_N7
cycloneii_lcell_ff \regR0|D[7] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[7]~7 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR0|D [7]));

// Location: LCCOMB_X30_Y2_N22
cycloneii_lcell_comb \hexdec2|D~0 (
// Equation(s):
// \hexdec2|D~0_combout  = (\regR0|D [5] & ((\regR0|D [7]) # ((!\regR0|D [4]) # (!\regR0|D [6])))) # (!\regR0|D [5] & (\regR0|D [7] $ ((\regR0|D [6]))))

	.dataa(\regR0|D [7]),
	.datab(\regR0|D [5]),
	.datac(\regR0|D [6]),
	.datad(\regR0|D [4]),
	.cin(gnd),
	.combout(\hexdec2|D~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec2|D~0 .lut_mask = 16'h9EDE;
defparam \hexdec2|D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N24
cycloneii_lcell_comb \hexdec2|D~1 (
// Equation(s):
// \hexdec2|D~1_combout  = (\regR0|D [7]) # ((\regR0|D [5] & (\regR0|D [6] & !\regR0|D [4])) # (!\regR0|D [5] & ((\regR0|D [6]) # (!\regR0|D [4]))))

	.dataa(\regR0|D [7]),
	.datab(\regR0|D [5]),
	.datac(\regR0|D [6]),
	.datad(\regR0|D [4]),
	.cin(gnd),
	.combout(\hexdec2|D~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec2|D~1 .lut_mask = 16'hBAFB;
defparam \hexdec2|D~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N10
cycloneii_lcell_comb \hexdec2|D~2 (
// Equation(s):
// \hexdec2|D~2_combout  = (\regR0|D [5] & ((\regR0|D [7]) # ((!\regR0|D [4])))) # (!\regR0|D [5] & ((\regR0|D [6] & (\regR0|D [7])) # (!\regR0|D [6] & ((!\regR0|D [4])))))

	.dataa(\regR0|D [7]),
	.datab(\regR0|D [5]),
	.datac(\regR0|D [6]),
	.datad(\regR0|D [4]),
	.cin(gnd),
	.combout(\hexdec2|D~2_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec2|D~2 .lut_mask = 16'hA8EF;
defparam \hexdec2|D~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N6
cycloneii_lcell_comb \hexdec2|D~3 (
// Equation(s):
// \hexdec2|D~3_combout  = (\regR0|D [4] & (\regR0|D [5] $ (((\regR0|D [6]))))) # (!\regR0|D [4] & ((\regR0|D [5] & ((\regR0|D [6]) # (!\regR0|D [7]))) # (!\regR0|D [5] & ((\regR0|D [7]) # (!\regR0|D [6])))))

	.dataa(\regR0|D [5]),
	.datab(\regR0|D [4]),
	.datac(\regR0|D [7]),
	.datad(\regR0|D [6]),
	.cin(gnd),
	.combout(\hexdec2|D~3_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec2|D~3 .lut_mask = 16'h769B;
defparam \hexdec2|D~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N0
cycloneii_lcell_comb \hexdec2|D~4 (
// Equation(s):
// \hexdec2|D~4_combout  = (\regR0|D [7] & (((\regR0|D [4] & !\regR0|D [5])) # (!\regR0|D [6]))) # (!\regR0|D [7] & ((\regR0|D [4]) # ((\regR0|D [6]) # (!\regR0|D [5]))))

	.dataa(\regR0|D [7]),
	.datab(\regR0|D [4]),
	.datac(\regR0|D [5]),
	.datad(\regR0|D [6]),
	.cin(gnd),
	.combout(\hexdec2|D~4_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec2|D~4 .lut_mask = 16'h5DEF;
defparam \hexdec2|D~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N26
cycloneii_lcell_comb \hexdec2|D~5 (
// Equation(s):
// \hexdec2|D~5_combout  = ((\regR0|D [5] & (\regR0|D [4] & !\regR0|D [7])) # (!\regR0|D [5] & (\regR0|D [4] $ (!\regR0|D [7])))) # (!\regR0|D [6])

	.dataa(\regR0|D [5]),
	.datab(\regR0|D [4]),
	.datac(\regR0|D [6]),
	.datad(\regR0|D [7]),
	.cin(gnd),
	.combout(\hexdec2|D~5_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec2|D~5 .lut_mask = 16'h4F9F;
defparam \hexdec2|D~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N24
cycloneii_lcell_comb \hexdec2|D~6 (
// Equation(s):
// \hexdec2|D~6_combout  = (\regR0|D [5]) # ((\regR0|D [7]) # (\regR0|D [6] $ (!\regR0|D [4])))

	.dataa(\regR0|D [5]),
	.datab(\regR0|D [6]),
	.datac(\regR0|D [4]),
	.datad(\regR0|D [7]),
	.cin(gnd),
	.combout(\hexdec2|D~6_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec2|D~6 .lut_mask = 16'hFFEB;
defparam \hexdec2|D~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N28
cycloneii_lcell_comb \regR0|D[0]~feeder (
// Equation(s):
// \regR0|D[0]~feeder_combout  = \BusWires[0]~0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BusWires[0]~0 ),
	.cin(gnd),
	.combout(\regR0|D[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regR0|D[0]~feeder .lut_mask = 16'hFF00;
defparam \regR0|D[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y2_N29
cycloneii_lcell_ff \regR0|D[0] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\regR0|D[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR0|D [0]));

// Location: LCCOMB_X32_Y4_N4
cycloneii_lcell_comb \hexdec3|D~0 (
// Equation(s):
// \hexdec3|D~0_combout  = (\regR0|D [1] & ((\regR0|D [3]) # ((!\regR0|D [0]) # (!\regR0|D [2])))) # (!\regR0|D [1] & (\regR0|D [3] $ ((\regR0|D [2]))))

	.dataa(\regR0|D [1]),
	.datab(\regR0|D [3]),
	.datac(\regR0|D [2]),
	.datad(\regR0|D [0]),
	.cin(gnd),
	.combout(\hexdec3|D~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec3|D~0 .lut_mask = 16'h9EBE;
defparam \hexdec3|D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N22
cycloneii_lcell_comb \hexdec3|D~1 (
// Equation(s):
// \hexdec3|D~1_combout  = (\regR0|D [3]) # ((\regR0|D [1] & (\regR0|D [2] & !\regR0|D [0])) # (!\regR0|D [1] & ((\regR0|D [2]) # (!\regR0|D [0]))))

	.dataa(\regR0|D [1]),
	.datab(\regR0|D [3]),
	.datac(\regR0|D [2]),
	.datad(\regR0|D [0]),
	.cin(gnd),
	.combout(\hexdec3|D~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec3|D~1 .lut_mask = 16'hDCFD;
defparam \hexdec3|D~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N24
cycloneii_lcell_comb \hexdec3|D~2 (
// Equation(s):
// \hexdec3|D~2_combout  = (\regR0|D [1] & ((\regR0|D [3]) # ((!\regR0|D [0])))) # (!\regR0|D [1] & ((\regR0|D [2] & (\regR0|D [3])) # (!\regR0|D [2] & ((!\regR0|D [0])))))

	.dataa(\regR0|D [1]),
	.datab(\regR0|D [3]),
	.datac(\regR0|D [2]),
	.datad(\regR0|D [0]),
	.cin(gnd),
	.combout(\hexdec3|D~2_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec3|D~2 .lut_mask = 16'hC8EF;
defparam \hexdec3|D~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N30
cycloneii_lcell_comb \hexdec3|D~3 (
// Equation(s):
// \hexdec3|D~3_combout  = (\regR0|D [0] & (\regR0|D [1] $ (((\regR0|D [2]))))) # (!\regR0|D [0] & ((\regR0|D [1] & ((\regR0|D [2]) # (!\regR0|D [3]))) # (!\regR0|D [1] & ((\regR0|D [3]) # (!\regR0|D [2])))))

	.dataa(\regR0|D [1]),
	.datab(\regR0|D [3]),
	.datac(\regR0|D [2]),
	.datad(\regR0|D [0]),
	.cin(gnd),
	.combout(\hexdec3|D~3_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec3|D~3 .lut_mask = 16'h5AE7;
defparam \hexdec3|D~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N12
cycloneii_lcell_comb \hexdec3|D~4 (
// Equation(s):
// \hexdec3|D~4_combout  = (\regR0|D [3] & (((!\regR0|D [1] & \regR0|D [0])) # (!\regR0|D [2]))) # (!\regR0|D [3] & (((\regR0|D [2]) # (\regR0|D [0])) # (!\regR0|D [1])))

	.dataa(\regR0|D [1]),
	.datab(\regR0|D [3]),
	.datac(\regR0|D [2]),
	.datad(\regR0|D [0]),
	.cin(gnd),
	.combout(\hexdec3|D~4_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec3|D~4 .lut_mask = 16'h7F3D;
defparam \hexdec3|D~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N18
cycloneii_lcell_comb \hexdec3|D~5 (
// Equation(s):
// \hexdec3|D~5_combout  = ((\regR0|D [1] & (!\regR0|D [3] & \regR0|D [0])) # (!\regR0|D [1] & (\regR0|D [3] $ (!\regR0|D [0])))) # (!\regR0|D [2])

	.dataa(\regR0|D [1]),
	.datab(\regR0|D [3]),
	.datac(\regR0|D [2]),
	.datad(\regR0|D [0]),
	.cin(gnd),
	.combout(\hexdec3|D~5_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec3|D~5 .lut_mask = 16'h6F1F;
defparam \hexdec3|D~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N0
cycloneii_lcell_comb \hexdec3|D~6 (
// Equation(s):
// \hexdec3|D~6_combout  = (\regR0|D [1]) # ((\regR0|D [3]) # (\regR0|D [2] $ (!\regR0|D [0])))

	.dataa(\regR0|D [1]),
	.datab(\regR0|D [3]),
	.datac(\regR0|D [2]),
	.datad(\regR0|D [0]),
	.cin(gnd),
	.combout(\hexdec3|D~6_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec3|D~6 .lut_mask = 16'hFEEF;
defparam \hexdec3|D~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N0
cycloneii_lcell_comb \regR1|D[13]~feeder (
// Equation(s):
// \regR1|D[13]~feeder_combout  = \BusWires[13]~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BusWires[13]~13 ),
	.cin(gnd),
	.combout(\regR1|D[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regR1|D[13]~feeder .lut_mask = 16'hFF00;
defparam \regR1|D[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N1
cycloneii_lcell_ff \regR1|D[13] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\regR1|D[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Selector2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR1|D [13]));

// Location: LCCOMB_X4_Y14_N16
cycloneii_lcell_comb \hexdec4|D~0 (
// Equation(s):
// \hexdec4|D~0_combout  = (\regR1|D [13] & (((\regR1|D [15]) # (!\regR1|D [14])) # (!\regR1|D [12]))) # (!\regR1|D [13] & ((\regR1|D [15] $ (\regR1|D [14]))))

	.dataa(\regR1|D [12]),
	.datab(\regR1|D [13]),
	.datac(\regR1|D [15]),
	.datad(\regR1|D [14]),
	.cin(gnd),
	.combout(\hexdec4|D~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec4|D~0 .lut_mask = 16'hC7FC;
defparam \hexdec4|D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N22
cycloneii_lcell_comb \hexdec4|D~1 (
// Equation(s):
// \hexdec4|D~1_combout  = (\regR1|D [15]) # ((\regR1|D [12] & (!\regR1|D [13] & \regR1|D [14])) # (!\regR1|D [12] & ((\regR1|D [14]) # (!\regR1|D [13]))))

	.dataa(\regR1|D [12]),
	.datab(\regR1|D [13]),
	.datac(\regR1|D [15]),
	.datad(\regR1|D [14]),
	.cin(gnd),
	.combout(\hexdec4|D~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec4|D~1 .lut_mask = 16'hF7F1;
defparam \hexdec4|D~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N28
cycloneii_lcell_comb \hexdec4|D~2 (
// Equation(s):
// \hexdec4|D~2_combout  = (\regR1|D [13] & (((\regR1|D [15])) # (!\regR1|D [12]))) # (!\regR1|D [13] & ((\regR1|D [14] & ((\regR1|D [15]))) # (!\regR1|D [14] & (!\regR1|D [12]))))

	.dataa(\regR1|D [12]),
	.datab(\regR1|D [13]),
	.datac(\regR1|D [15]),
	.datad(\regR1|D [14]),
	.cin(gnd),
	.combout(\hexdec4|D~2_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec4|D~2 .lut_mask = 16'hF4D5;
defparam \hexdec4|D~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N26
cycloneii_lcell_comb \hexdec4|D~3 (
// Equation(s):
// \hexdec4|D~3_combout  = (\regR1|D [12] & (\regR1|D [13] $ (((\regR1|D [14]))))) # (!\regR1|D [12] & ((\regR1|D [13] & ((\regR1|D [14]) # (!\regR1|D [15]))) # (!\regR1|D [13] & ((\regR1|D [15]) # (!\regR1|D [14])))))

	.dataa(\regR1|D [12]),
	.datab(\regR1|D [13]),
	.datac(\regR1|D [15]),
	.datad(\regR1|D [14]),
	.cin(gnd),
	.combout(\hexdec4|D~3_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec4|D~3 .lut_mask = 16'h769D;
defparam \hexdec4|D~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N24
cycloneii_lcell_comb \hexdec4|D~4 (
// Equation(s):
// \hexdec4|D~4_combout  = (\regR1|D [15] & (((\regR1|D [12] & !\regR1|D [13])) # (!\regR1|D [14]))) # (!\regR1|D [15] & ((\regR1|D [12]) # ((\regR1|D [14]) # (!\regR1|D [13]))))

	.dataa(\regR1|D [12]),
	.datab(\regR1|D [13]),
	.datac(\regR1|D [15]),
	.datad(\regR1|D [14]),
	.cin(gnd),
	.combout(\hexdec4|D~4_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec4|D~4 .lut_mask = 16'h2FFB;
defparam \hexdec4|D~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N10
cycloneii_lcell_comb \hexdec4|D~5 (
// Equation(s):
// \hexdec4|D~5_combout  = ((\regR1|D [12] & (\regR1|D [13] $ (\regR1|D [15]))) # (!\regR1|D [12] & (!\regR1|D [13] & !\regR1|D [15]))) # (!\regR1|D [14])

	.dataa(\regR1|D [12]),
	.datab(\regR1|D [13]),
	.datac(\regR1|D [15]),
	.datad(\regR1|D [14]),
	.cin(gnd),
	.combout(\hexdec4|D~5_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec4|D~5 .lut_mask = 16'h29FF;
defparam \hexdec4|D~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N12
cycloneii_lcell_comb \hexdec4|D~6 (
// Equation(s):
// \hexdec4|D~6_combout  = (\regR1|D [13]) # ((\regR1|D [15]) # (\regR1|D [12] $ (!\regR1|D [14])))

	.dataa(\regR1|D [12]),
	.datab(\regR1|D [13]),
	.datac(\regR1|D [15]),
	.datad(\regR1|D [14]),
	.cin(gnd),
	.combout(\hexdec4|D~6_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec4|D~6 .lut_mask = 16'hFEFD;
defparam \hexdec4|D~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N18
cycloneii_lcell_comb \hexdec5|D~0 (
// Equation(s):
// \hexdec5|D~0_combout  = (\regR1|D [9] & ((\regR1|D [11]) # ((!\regR1|D [10]) # (!\regR1|D [8])))) # (!\regR1|D [9] & (\regR1|D [11] $ (((\regR1|D [10])))))

	.dataa(\regR1|D [11]),
	.datab(\regR1|D [9]),
	.datac(\regR1|D [8]),
	.datad(\regR1|D [10]),
	.cin(gnd),
	.combout(\hexdec5|D~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec5|D~0 .lut_mask = 16'h9DEE;
defparam \hexdec5|D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N0
cycloneii_lcell_comb \hexdec5|D~1 (
// Equation(s):
// \hexdec5|D~1_combout  = (\regR1|D [11]) # ((\regR1|D [9] & (!\regR1|D [8] & \regR1|D [10])) # (!\regR1|D [9] & ((\regR1|D [10]) # (!\regR1|D [8]))))

	.dataa(\regR1|D [11]),
	.datab(\regR1|D [9]),
	.datac(\regR1|D [8]),
	.datad(\regR1|D [10]),
	.cin(gnd),
	.combout(\hexdec5|D~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec5|D~1 .lut_mask = 16'hBFAB;
defparam \hexdec5|D~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N30
cycloneii_lcell_comb \hexdec5|D~2 (
// Equation(s):
// \hexdec5|D~2_combout  = (\regR1|D [9] & ((\regR1|D [11]) # ((!\regR1|D [8])))) # (!\regR1|D [9] & ((\regR1|D [10] & (\regR1|D [11])) # (!\regR1|D [10] & ((!\regR1|D [8])))))

	.dataa(\regR1|D [11]),
	.datab(\regR1|D [9]),
	.datac(\regR1|D [8]),
	.datad(\regR1|D [10]),
	.cin(gnd),
	.combout(\hexdec5|D~2_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec5|D~2 .lut_mask = 16'hAE8F;
defparam \hexdec5|D~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N20
cycloneii_lcell_comb \hexdec5|D~3 (
// Equation(s):
// \hexdec5|D~3_combout  = (\regR1|D [8] & ((\regR1|D [9] $ (\regR1|D [10])))) # (!\regR1|D [8] & ((\regR1|D [11] & ((\regR1|D [10]) # (!\regR1|D [9]))) # (!\regR1|D [11] & ((\regR1|D [9]) # (!\regR1|D [10])))))

	.dataa(\regR1|D [11]),
	.datab(\regR1|D [9]),
	.datac(\regR1|D [8]),
	.datad(\regR1|D [10]),
	.cin(gnd),
	.combout(\hexdec5|D~3_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec5|D~3 .lut_mask = 16'h3EC7;
defparam \hexdec5|D~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N14
cycloneii_lcell_comb \hexdec5|D~4 (
// Equation(s):
// \hexdec5|D~4_combout  = (\regR1|D [11] & (((!\regR1|D [9] & \regR1|D [8])) # (!\regR1|D [10]))) # (!\regR1|D [11] & (((\regR1|D [8]) # (\regR1|D [10])) # (!\regR1|D [9])))

	.dataa(\regR1|D [11]),
	.datab(\regR1|D [9]),
	.datac(\regR1|D [8]),
	.datad(\regR1|D [10]),
	.cin(gnd),
	.combout(\hexdec5|D~4_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec5|D~4 .lut_mask = 16'h75FB;
defparam \hexdec5|D~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N4
cycloneii_lcell_comb \hexdec5|D~5 (
// Equation(s):
// \hexdec5|D~5_combout  = ((\regR1|D [11] & (!\regR1|D [9] & \regR1|D [8])) # (!\regR1|D [11] & (\regR1|D [9] $ (!\regR1|D [8])))) # (!\regR1|D [10])

	.dataa(\regR1|D [11]),
	.datab(\regR1|D [9]),
	.datac(\regR1|D [8]),
	.datad(\regR1|D [10]),
	.cin(gnd),
	.combout(\hexdec5|D~5_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec5|D~5 .lut_mask = 16'h61FF;
defparam \hexdec5|D~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N2
cycloneii_lcell_comb \hexdec5|D~6 (
// Equation(s):
// \hexdec5|D~6_combout  = (\regR1|D [11]) # ((\regR1|D [9]) # (\regR1|D [8] $ (!\regR1|D [10])))

	.dataa(\regR1|D [11]),
	.datab(\regR1|D [9]),
	.datac(\regR1|D [8]),
	.datad(\regR1|D [10]),
	.cin(gnd),
	.combout(\hexdec5|D~6_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec5|D~6 .lut_mask = 16'hFEEF;
defparam \hexdec5|D~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N12
cycloneii_lcell_comb \regR1|D[6]~feeder (
// Equation(s):
// \regR1|D[6]~feeder_combout  = \BusWires[6]~6 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BusWires[6]~6 ),
	.cin(gnd),
	.combout(\regR1|D[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regR1|D[6]~feeder .lut_mask = 16'hFF00;
defparam \regR1|D[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y2_N13
cycloneii_lcell_ff \regR1|D[6] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\regR1|D[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Selector2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR1|D [6]));

// Location: LCCOMB_X3_Y14_N12
cycloneii_lcell_comb \hexdec6|D~0 (
// Equation(s):
// \hexdec6|D~0_combout  = (\regR1|D [5] & ((\regR1|D [7]) # ((!\regR1|D [6]) # (!\regR1|D [4])))) # (!\regR1|D [5] & (\regR1|D [7] $ (((\regR1|D [6])))))

	.dataa(\regR1|D [7]),
	.datab(\regR1|D [4]),
	.datac(\regR1|D [5]),
	.datad(\regR1|D [6]),
	.cin(gnd),
	.combout(\hexdec6|D~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec6|D~0 .lut_mask = 16'hB5FA;
defparam \hexdec6|D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N26
cycloneii_lcell_comb \hexdec6|D~1 (
// Equation(s):
// \hexdec6|D~1_combout  = (\regR1|D [7]) # ((\regR1|D [4] & (!\regR1|D [5] & \regR1|D [6])) # (!\regR1|D [4] & ((\regR1|D [6]) # (!\regR1|D [5]))))

	.dataa(\regR1|D [7]),
	.datab(\regR1|D [4]),
	.datac(\regR1|D [5]),
	.datad(\regR1|D [6]),
	.cin(gnd),
	.combout(\hexdec6|D~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec6|D~1 .lut_mask = 16'hBFAB;
defparam \hexdec6|D~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N24
cycloneii_lcell_comb \hexdec6|D~2 (
// Equation(s):
// \hexdec6|D~2_combout  = (\regR1|D [5] & ((\regR1|D [7]) # ((!\regR1|D [4])))) # (!\regR1|D [5] & ((\regR1|D [6] & (\regR1|D [7])) # (!\regR1|D [6] & ((!\regR1|D [4])))))

	.dataa(\regR1|D [7]),
	.datab(\regR1|D [4]),
	.datac(\regR1|D [5]),
	.datad(\regR1|D [6]),
	.cin(gnd),
	.combout(\hexdec6|D~2_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec6|D~2 .lut_mask = 16'hBAB3;
defparam \hexdec6|D~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N10
cycloneii_lcell_comb \hexdec6|D~3 (
// Equation(s):
// \hexdec6|D~3_combout  = (\regR1|D [4] & ((\regR1|D [5] $ (\regR1|D [6])))) # (!\regR1|D [4] & ((\regR1|D [7] & ((\regR1|D [6]) # (!\regR1|D [5]))) # (!\regR1|D [7] & ((\regR1|D [5]) # (!\regR1|D [6])))))

	.dataa(\regR1|D [7]),
	.datab(\regR1|D [4]),
	.datac(\regR1|D [5]),
	.datad(\regR1|D [6]),
	.cin(gnd),
	.combout(\hexdec6|D~3_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec6|D~3 .lut_mask = 16'h3ED3;
defparam \hexdec6|D~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N4
cycloneii_lcell_comb \hexdec6|D~4 (
// Equation(s):
// \hexdec6|D~4_combout  = (\regR1|D [7] & (((\regR1|D [4] & !\regR1|D [5])) # (!\regR1|D [6]))) # (!\regR1|D [7] & ((\regR1|D [4]) # ((\regR1|D [6]) # (!\regR1|D [5]))))

	.dataa(\regR1|D [7]),
	.datab(\regR1|D [4]),
	.datac(\regR1|D [5]),
	.datad(\regR1|D [6]),
	.cin(gnd),
	.combout(\hexdec6|D~4_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec6|D~4 .lut_mask = 16'h5DEF;
defparam \hexdec6|D~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N22
cycloneii_lcell_comb \hexdec6|D~5 (
// Equation(s):
// \hexdec6|D~5_combout  = ((\regR1|D [7] & (\regR1|D [4] & !\regR1|D [5])) # (!\regR1|D [7] & (\regR1|D [4] $ (!\regR1|D [5])))) # (!\regR1|D [6])

	.dataa(\regR1|D [7]),
	.datab(\regR1|D [4]),
	.datac(\regR1|D [5]),
	.datad(\regR1|D [6]),
	.cin(gnd),
	.combout(\hexdec6|D~5_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec6|D~5 .lut_mask = 16'h49FF;
defparam \hexdec6|D~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N0
cycloneii_lcell_comb \hexdec6|D~6 (
// Equation(s):
// \hexdec6|D~6_combout  = (\regR1|D [7]) # ((\regR1|D [5]) # (\regR1|D [4] $ (!\regR1|D [6])))

	.dataa(\regR1|D [7]),
	.datab(\regR1|D [4]),
	.datac(\regR1|D [5]),
	.datad(\regR1|D [6]),
	.cin(gnd),
	.combout(\hexdec6|D~6_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec6|D~6 .lut_mask = 16'hFEFB;
defparam \hexdec6|D~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N10
cycloneii_lcell_comb \regR1|D[1]~feeder (
// Equation(s):
// \regR1|D[1]~feeder_combout  = \BusWires[1]~1 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BusWires[1]~1 ),
	.cin(gnd),
	.combout(\regR1|D[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regR1|D[1]~feeder .lut_mask = 16'hFF00;
defparam \regR1|D[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N11
cycloneii_lcell_ff \regR1|D[1] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\regR1|D[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Selector2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR1|D [1]));

// Location: LCCOMB_X29_Y2_N4
cycloneii_lcell_comb \regR1|D[2]~feeder (
// Equation(s):
// \regR1|D[2]~feeder_combout  = \BusWires[2]~2 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BusWires[2]~2 ),
	.cin(gnd),
	.combout(\regR1|D[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regR1|D[2]~feeder .lut_mask = 16'hFF00;
defparam \regR1|D[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N5
cycloneii_lcell_ff \regR1|D[2] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(\regR1|D[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cont|Selector2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR1|D [2]));

// Location: LCFF_X29_Y2_N29
cycloneii_lcell_ff \regR1|D[3] (
	.clk(\KEY0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BusWires[3]~3 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cont|Selector2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regR1|D [3]));

// Location: LCCOMB_X32_Y4_N10
cycloneii_lcell_comb \hexdec7|D~0 (
// Equation(s):
// \hexdec7|D~0_combout  = (\regR1|D [1] & (((\regR1|D [3]) # (!\regR1|D [2])) # (!\regR1|D [0]))) # (!\regR1|D [1] & ((\regR1|D [2] $ (\regR1|D [3]))))

	.dataa(\regR1|D [0]),
	.datab(\regR1|D [1]),
	.datac(\regR1|D [2]),
	.datad(\regR1|D [3]),
	.cin(gnd),
	.combout(\hexdec7|D~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec7|D~0 .lut_mask = 16'hCF7C;
defparam \hexdec7|D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N16
cycloneii_lcell_comb \hexdec7|D~1 (
// Equation(s):
// \hexdec7|D~1_combout  = (\regR1|D [3]) # ((\regR1|D [0] & (!\regR1|D [1] & \regR1|D [2])) # (!\regR1|D [0] & ((\regR1|D [2]) # (!\regR1|D [1]))))

	.dataa(\regR1|D [0]),
	.datab(\regR1|D [1]),
	.datac(\regR1|D [2]),
	.datad(\regR1|D [3]),
	.cin(gnd),
	.combout(\hexdec7|D~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec7|D~1 .lut_mask = 16'hFF71;
defparam \hexdec7|D~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N14
cycloneii_lcell_comb \hexdec7|D~2 (
// Equation(s):
// \hexdec7|D~2_combout  = (\regR1|D [1] & (((\regR1|D [3])) # (!\regR1|D [0]))) # (!\regR1|D [1] & ((\regR1|D [2] & ((\regR1|D [3]))) # (!\regR1|D [2] & (!\regR1|D [0]))))

	.dataa(\regR1|D [0]),
	.datab(\regR1|D [1]),
	.datac(\regR1|D [2]),
	.datad(\regR1|D [3]),
	.cin(gnd),
	.combout(\hexdec7|D~2_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec7|D~2 .lut_mask = 16'hFD45;
defparam \hexdec7|D~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N20
cycloneii_lcell_comb \hexdec7|D~3 (
// Equation(s):
// \hexdec7|D~3_combout  = (\regR1|D [0] & (\regR1|D [1] $ ((\regR1|D [2])))) # (!\regR1|D [0] & ((\regR1|D [1] & ((\regR1|D [2]) # (!\regR1|D [3]))) # (!\regR1|D [1] & ((\regR1|D [3]) # (!\regR1|D [2])))))

	.dataa(\regR1|D [0]),
	.datab(\regR1|D [1]),
	.datac(\regR1|D [2]),
	.datad(\regR1|D [3]),
	.cin(gnd),
	.combout(\hexdec7|D~3_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec7|D~3 .lut_mask = 16'h796D;
defparam \hexdec7|D~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N26
cycloneii_lcell_comb \hexdec7|D~4 (
// Equation(s):
// \hexdec7|D~4_combout  = (\regR1|D [2] & (((\regR1|D [0] & !\regR1|D [1])) # (!\regR1|D [3]))) # (!\regR1|D [2] & ((\regR1|D [0]) # ((\regR1|D [3]) # (!\regR1|D [1]))))

	.dataa(\regR1|D [0]),
	.datab(\regR1|D [1]),
	.datac(\regR1|D [2]),
	.datad(\regR1|D [3]),
	.cin(gnd),
	.combout(\hexdec7|D~4_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec7|D~4 .lut_mask = 16'h2FFB;
defparam \hexdec7|D~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N6
cycloneii_lcell_comb \hexdec7|D~5 (
// Equation(s):
// \hexdec7|D~5_combout  = ((\regR1|D [1] & (\regR1|D [0] & !\regR1|D [3])) # (!\regR1|D [1] & (\regR1|D [0] $ (!\regR1|D [3])))) # (!\regR1|D [2])

	.dataa(\regR1|D [1]),
	.datab(\regR1|D [0]),
	.datac(\regR1|D [2]),
	.datad(\regR1|D [3]),
	.cin(gnd),
	.combout(\hexdec7|D~5_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec7|D~5 .lut_mask = 16'h4F9F;
defparam \hexdec7|D~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N20
cycloneii_lcell_comb \hexdec7|D~6 (
// Equation(s):
// \hexdec7|D~6_combout  = (\regR1|D [1]) # ((\regR1|D [3]) # (\regR1|D [0] $ (!\regR1|D [2])))

	.dataa(\regR1|D [1]),
	.datab(\regR1|D [0]),
	.datac(\regR1|D [2]),
	.datad(\regR1|D [3]),
	.cin(gnd),
	.combout(\hexdec7|D~6_combout ),
	.cout());
// synopsys translate_off
defparam \hexdec7|D~6 .lut_mask = 16'hFFEB;
defparam \hexdec7|D~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\BusWires[0]~0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\BusWires[1]~1 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\BusWires[2]~2 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(\BusWires[3]~3 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\BusWires[4]~4 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\BusWires[5]~5 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\BusWires[6]~6 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\BusWires[7]~7 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(\BusWires[8]~8 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(\BusWires[9]~9 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(\BusWires[10]~10 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(\BusWires[11]~11 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(\BusWires[12]~12 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(\BusWires[13]~13 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(\BusWires[14]~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(\BusWires[15]~15 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(!\hexdec0|D~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(!\hexdec0|D~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(!\hexdec0|D~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(!\hexdec0|D~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(!\hexdec0|D~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(!\hexdec0|D~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\hexdec0|D~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(!\hexdec1|D~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(!\hexdec1|D~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(!\hexdec1|D~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(!\hexdec1|D~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(!\hexdec1|D~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(!\hexdec1|D~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(!\hexdec1|D~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(!\hexdec2|D~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(!\hexdec2|D~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(!\hexdec2|D~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(!\hexdec2|D~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(!\hexdec2|D~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(!\hexdec2|D~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(!\hexdec2|D~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(!\hexdec3|D~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(!\hexdec3|D~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(!\hexdec3|D~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(!\hexdec3|D~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(!\hexdec3|D~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(!\hexdec3|D~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(!\hexdec3|D~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(!\hexdec4|D~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(!\hexdec4|D~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(!\hexdec4|D~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(!\hexdec4|D~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(!\hexdec4|D~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(!\hexdec4|D~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(!\hexdec4|D~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(!\hexdec5|D~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(!\hexdec5|D~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(!\hexdec5|D~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(!\hexdec5|D~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(!\hexdec5|D~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(!\hexdec5|D~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(!\hexdec5|D~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(!\hexdec6|D~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(!\hexdec6|D~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(!\hexdec6|D~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(!\hexdec6|D~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(!\hexdec6|D~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(!\hexdec6|D~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(!\hexdec6|D~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(!\hexdec7|D~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(!\hexdec7|D~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(!\hexdec7|D~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(!\hexdec7|D~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(!\hexdec7|D~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(!\hexdec7|D~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(!\hexdec7|D~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY1));
// synopsys translate_off
defparam \KEY1~I .input_async_reset = "none";
defparam \KEY1~I .input_power_up = "low";
defparam \KEY1~I .input_register_mode = "none";
defparam \KEY1~I .input_sync_reset = "none";
defparam \KEY1~I .oe_async_reset = "none";
defparam \KEY1~I .oe_power_up = "low";
defparam \KEY1~I .oe_register_mode = "none";
defparam \KEY1~I .oe_sync_reset = "none";
defparam \KEY1~I .operation_mode = "input";
defparam \KEY1~I .output_async_reset = "none";
defparam \KEY1~I .output_power_up = "low";
defparam \KEY1~I .output_register_mode = "none";
defparam \KEY1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY2~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY2));
// synopsys translate_off
defparam \KEY2~I .input_async_reset = "none";
defparam \KEY2~I .input_power_up = "low";
defparam \KEY2~I .input_register_mode = "none";
defparam \KEY2~I .input_sync_reset = "none";
defparam \KEY2~I .oe_async_reset = "none";
defparam \KEY2~I .oe_power_up = "low";
defparam \KEY2~I .oe_register_mode = "none";
defparam \KEY2~I .oe_sync_reset = "none";
defparam \KEY2~I .operation_mode = "input";
defparam \KEY2~I .output_async_reset = "none";
defparam \KEY2~I .output_power_up = "low";
defparam \KEY2~I .output_register_mode = "none";
defparam \KEY2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY3~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY3));
// synopsys translate_off
defparam \KEY3~I .input_async_reset = "none";
defparam \KEY3~I .input_power_up = "low";
defparam \KEY3~I .input_register_mode = "none";
defparam \KEY3~I .input_sync_reset = "none";
defparam \KEY3~I .oe_async_reset = "none";
defparam \KEY3~I .oe_power_up = "low";
defparam \KEY3~I .oe_register_mode = "none";
defparam \KEY3~I .oe_sync_reset = "none";
defparam \KEY3~I .operation_mode = "input";
defparam \KEY3~I .output_async_reset = "none";
defparam \KEY3~I .output_power_up = "low";
defparam \KEY3~I .output_register_mode = "none";
defparam \KEY3~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
