\hypertarget{group___r_c_c___p_l_l___clock___output}{}\doxysection{RCC PLL Clock Output}
\label{group___r_c_c___p_l_l___clock___output}\index{RCC PLL Clock Output@{RCC PLL Clock Output}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_gaf14f5e060d1cd0eefbdea80b8701819c}{RCC\+\_\+\+PLL1\+\_\+\+DIVP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4af7742faca9249ad6c135ff3b45e71}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP1\+EN}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{RCC\+\_\+\+PLL1\+\_\+\+DIVQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga490543e2a3bba50a803ab7a8757a6020}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ1\+EN}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga2832fd9d69e723c0f667fe8f08863e0d}{RCC\+\_\+\+PLL1\+\_\+\+DIVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e60d2df79515381a4b35c038daacfb6}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR1\+EN}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___p_l_l___clock___output_gaf14f5e060d1cd0eefbdea80b8701819c}\label{group___r_c_c___p_l_l___clock___output_gaf14f5e060d1cd0eefbdea80b8701819c}} 
\index{RCC PLL Clock Output@{RCC PLL Clock Output}!RCC\_PLL1\_DIVP@{RCC\_PLL1\_DIVP}}
\index{RCC\_PLL1\_DIVP@{RCC\_PLL1\_DIVP}!RCC PLL Clock Output@{RCC PLL Clock Output}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL1\_DIVP}{RCC\_PLL1\_DIVP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL1\+\_\+\+DIVP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4af7742faca9249ad6c135ff3b45e71}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP1\+EN}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00276}{276}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}\label{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}} 
\index{RCC PLL Clock Output@{RCC PLL Clock Output}!RCC\_PLL1\_DIVQ@{RCC\_PLL1\_DIVQ}}
\index{RCC\_PLL1\_DIVQ@{RCC\_PLL1\_DIVQ}!RCC PLL Clock Output@{RCC PLL Clock Output}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL1\_DIVQ}{RCC\_PLL1\_DIVQ}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL1\+\_\+\+DIVQ~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga490543e2a3bba50a803ab7a8757a6020}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ1\+EN}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00277}{277}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l___clock___output_ga2832fd9d69e723c0f667fe8f08863e0d}\label{group___r_c_c___p_l_l___clock___output_ga2832fd9d69e723c0f667fe8f08863e0d}} 
\index{RCC PLL Clock Output@{RCC PLL Clock Output}!RCC\_PLL1\_DIVR@{RCC\_PLL1\_DIVR}}
\index{RCC\_PLL1\_DIVR@{RCC\_PLL1\_DIVR}!RCC PLL Clock Output@{RCC PLL Clock Output}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL1\_DIVR}{RCC\_PLL1\_DIVR}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL1\+\_\+\+DIVR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e60d2df79515381a4b35c038daacfb6}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR1\+EN}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00278}{278}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

