synthesis:  version Radiant Software (64-bit) 1.1.0.165.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Wed Nov 20 18:23:22 2019


Command Line:  C:\lscc\radiant\1.1\ispfpga\bin\nt64\synthesis.exe -f TPF_Prueba_impl_1_lattice.synproj -gui -msgset C:/Users/Abril/Documents/GitHub/tpf-grupo-4/TPF_Prueba/promote.xml 

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = main.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = TPF_Prueba_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is C:/Users/Abril/Documents/GitHub/tpf-grupo-4/TPF_Prueba/Clock.ldc.
-path C:/Users/Abril/Documents/GitHub/tpf-grupo-4/TPF_Prueba (searchpath added)
-path C:/Users/Abril/Documents/GitHub/tpf-grupo-4/TPF_Prueba/My_Pll (searchpath added)
-path C:/Users/Abril/Documents/GitHub/tpf-grupo-4/TPF_Prueba/impl_1 (searchpath added)
-path C:/lscc/radiant/1.1/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/1.1/ip/pmi/pmi_iCE40UP.v
Verilog design file = C:/Users/Abril/Documents/GitHub/tpf-grupo-4/TPF_Prueba/Top.v
Verilog design file = C:/Users/Abril/Documents/GitHub/tpf-grupo-4/TPF_Prueba/VGA.v
Verilog design file = C:/Users/Abril/Documents/GitHub/tpf-grupo-4/TPF_Prueba/BallandBar.v
Verilog design file = C:/Users/Abril/Documents/GitHub/tpf-grupo-4/TPF_Prueba/BallandBarMovement.v
Verilog design file = C:/Users/Abril/Documents/GitHub/tpf-grupo-4/TPF_Prueba/ResetGame.v
Verilog design file = C:/Users/Abril/Documents/GitHub/tpf-grupo-4/TPF_Prueba/My_Pll/rtl/My_Pll.v
Verilog design file = C:/Users/Abril/Documents/GitHub/tpf-grupo-4/TPF_Prueba/Points.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/1.1/ip/pmi/pmi_iCE40UP.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_add.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_counter.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_mac.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_rom.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/top.v. VERI-1482
Analyzing Verilog file c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/vga.v. VERI-1482
Analyzing Verilog file c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbar.v. VERI-1482
Analyzing Verilog file c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v. VERI-1482
Analyzing Verilog file c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/resetgame.v. VERI-1482
Analyzing Verilog file c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/my_pll/rtl/my_pll.v. VERI-1482
Analyzing Verilog file c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/points.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
unit main is not yet analyzed. VHDL-1485
INFO - synthesis: The default VHDL library search path is now "C:/Users/Abril/Documents/GitHub/tpf-grupo-4/TPF_Prueba/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): main
INFO - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/top.v(1): compiling module main. VERI-1018
INFO - synthesis: C:/lscc/radiant/1.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC(CLKHF_DIV="0b10"). VERI-1018
INFO - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/my_pll/rtl/my_pll.v(10): compiling module My_Pll. VERI-1018
INFO - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/my_pll/rtl/my_pll.v(73): compiling module My_Pll_ipgen_lscc_pll(DIVR="0",DIVF="83",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000"). VERI-1018
INFO - synthesis: C:/lscc/radiant/1.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): compiling module PLL_B(PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",DIVF="83",DIVQ="5",FILTER_RANGE="1",FREQUENCY_PIN_REFERENCECLK="12.000000"). VERI-1018
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/my_pll/rtl/my_pll.v(16): input port sclk_i is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/my_pll/rtl/my_pll.v(16): input port sdi_i is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/top.v(51): expression size 32 truncated to fit in target size 6. VERI-1209
INFO - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/vga.v(2): compiling module VGA. VERI-1018
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/vga.v(33): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/vga.v(36): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(3): compiling module BallMov. VERI-1018
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(32): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(37): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(38): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(46): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(47): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(52): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(53): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(68): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(70): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(79): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(84): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(86): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(91): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(93): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(95): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(97): expression size 32 truncated to fit in target size 7. VERI-1209
INFO - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(104): compiling module BarrMov1. VERI-1018
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(122): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(125): expression size 32 truncated to fit in target size 7. VERI-1209
INFO - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(130): compiling module BarrMov2. VERI-1018
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(147): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(150): expression size 32 truncated to fit in target size 7. VERI-1209
INFO - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbar.v(14): compiling module Ball. VERI-1018
INFO - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbar.v(2): compiling module Bar. VERI-1018
INFO - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/points.v(2): compiling module Puntos1. VERI-1018
INFO - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/points.v(21): compiling module Puntos2. VERI-1018
INFO - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbar.v(24): compiling module Wall. VERI-1018
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/top.v(73): actual bit length 32 differs from formal bit length 7 for port x_place. VERI-1330
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/top.v(73): actual bit length 32 differs from formal bit length 7 for port y_place. VERI-1330
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/top.v(74): actual bit length 32 differs from formal bit length 7 for port x_place. VERI-1330
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/top.v(74): actual bit length 32 differs from formal bit length 7 for port y_place. VERI-1330
INFO - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/resetgame.v(2): compiling module ResetGame. VERI-1018
INFO - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/resetgame.v(10): compiling module PausaGame. VERI-1018
Loading device for application lse from file 'itpa08.nph' in environment: C:/lscc/radiant/1.1/ispfpga.
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING - synthesis: No port matched 'Clk'.
WARNING - synthesis: Can't resolve object 'Clk' in constraint 'create_clock -name {Clk} -period 83.3333333333333 [get_ports Clk]'.
WARNING - synthesis: Ignoring Constraint: create_clock -name {Clk} -period 83.3333333333333 [get_ports Clk].
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/my_pll/rtl/my_pll.v(16): input port sclk_i is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/my_pll/rtl/my_pll.v(16): input port sdi_i is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/my_pll/rtl/my_pll.v(92): net \pll/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/my_pll/rtl/my_pll.v(93): net \pll/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \pll/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \pll/lscc_pll_inst/sdi_i. Patching with GND.
WARNING - synthesis: Bit 0 of Register \barrap1/y_place is stuck at Zero
WARNING - synthesis: Bit 1 of Register \barrap1/y_place is stuck at Zero
WARNING - synthesis: Bit 2 of Register \barrap1/y_place is stuck at Zero
WARNING - synthesis: Bit 3 of Register \barrap1/y_place is stuck at Zero
WARNING - synthesis: Bit 4 of Register \barrap1/y_place is stuck at Zero
WARNING - synthesis: Bit 5 of Register \barrap1/y_place is stuck at Zero
WARNING - synthesis: Bit 6 of Register \barrap1/y_place is stuck at Zero



######## Missing driver on net \ParedI/red_N_728[10]. Patching with GND.
WARNING - synthesis: c:/users/abril/documents/github/tpf-grupo-4/tpf_prueba/ballandbarmovement.v(152): Register \barrap2/y_place_i4 is stuck at Zero. VDB-5013
Starting design annotation....
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
Starting design annotation....
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
Starting design annotation....
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
Starting design annotation....
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...

################### Begin Area Report (main)######################
Number of register bits => 73 of 5280 (1 % )
CCU2 => 89
FD1P3XZ => 73
HSOSC_CORE => 1
IB => 5
LUT4 => 504
MAC16 => 8
OB => 5
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 13
Number of even-length carry chains : 7

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : controller/Speed, loads : 3
  Net : controller/v_sync_N_70, loads : 2
  Net : Clk, loads : 1
  Net : pll/lscc_pll_inst/ClockK, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Res_Gen/n1061, loads : 23
  Net : controller/x_count[6], loads : 22
  Net : x_ball_6__I_0/x_ball[3], loads : 22
  Net : controller/x_count[8], loads : 21
  Net : controller/x_count[7], loads : 21
  Net : controller/x_count[5], loads : 21
  Net : controller/x_count[4], loads : 21
  Net : controller/y_count[6], loads : 21
  Net : controller/y_count[4], loads : 21
  Net : controller/y_count[5], loads : 20
################### End Clock Report ##################

Peak Memory Usage: 127.469  MB

--------------------------------------------------------------
Total CPU time for LSE flow : 6.156  secs
Total REAL time for LSE flow : 7.000  secs
--------------------------------------------------------------
