
SupplyModule103RB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e14  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08004f24  08004f24  00014f24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    000000ec  08005124  08005124  00015124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000168  08005210  08005210  00015210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  08005378  08005378  00015378  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  0800537c  0800537c  0001537c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         0000007c  20000000  08005380  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          0000113c  2000007c  080053fc  0002007c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200011b8  080053fc  000211b8  2**0
                  ALLOC
 10 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001a71b  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004303  00000000  00000000  0003a7c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000010c0  00000000  00000000  0003eac8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001408  00000000  00000000  0003fb88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00009aec  00000000  00000000  00040f90  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000063cf  00000000  00000000  0004aa7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00050e4b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003d2c  00000000  00000000  00050ec8  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_loc    0000a9f8  00000000  00000000  00054bf4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000007c 	.word	0x2000007c
 800012c:	00000000 	.word	0x00000000
 8000130:	08004f0c 	.word	0x08004f0c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000080 	.word	0x20000080
 800014c:	08004f0c 	.word	0x08004f0c

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <selfrel_offset31>:
 8000164:	6803      	ldr	r3, [r0, #0]
 8000166:	005a      	lsls	r2, r3, #1
 8000168:	bf4c      	ite	mi
 800016a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800016e:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8000172:	4418      	add	r0, r3
 8000174:	4770      	bx	lr
 8000176:	bf00      	nop

08000178 <search_EIT_table>:
 8000178:	b361      	cbz	r1, 80001d4 <search_EIT_table+0x5c>
 800017a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800017e:	f101 3aff 	add.w	sl, r1, #4294967295
 8000182:	4690      	mov	r8, r2
 8000184:	4606      	mov	r6, r0
 8000186:	46d1      	mov	r9, sl
 8000188:	2700      	movs	r7, #0
 800018a:	eb07 0409 	add.w	r4, r7, r9
 800018e:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8000192:	1064      	asrs	r4, r4, #1
 8000194:	00e5      	lsls	r5, r4, #3
 8000196:	1971      	adds	r1, r6, r5
 8000198:	4608      	mov	r0, r1
 800019a:	f7ff ffe3 	bl	8000164 <selfrel_offset31>
 800019e:	45a2      	cmp	sl, r4
 80001a0:	4683      	mov	fp, r0
 80001a2:	f105 0008 	add.w	r0, r5, #8
 80001a6:	4430      	add	r0, r6
 80001a8:	d009      	beq.n	80001be <search_EIT_table+0x46>
 80001aa:	f7ff ffdb 	bl	8000164 <selfrel_offset31>
 80001ae:	45c3      	cmp	fp, r8
 80001b0:	f100 30ff 	add.w	r0, r0, #4294967295
 80001b4:	d805      	bhi.n	80001c2 <search_EIT_table+0x4a>
 80001b6:	4540      	cmp	r0, r8
 80001b8:	d209      	bcs.n	80001ce <search_EIT_table+0x56>
 80001ba:	1c67      	adds	r7, r4, #1
 80001bc:	e7e5      	b.n	800018a <search_EIT_table+0x12>
 80001be:	45c3      	cmp	fp, r8
 80001c0:	d905      	bls.n	80001ce <search_EIT_table+0x56>
 80001c2:	42a7      	cmp	r7, r4
 80001c4:	d002      	beq.n	80001cc <search_EIT_table+0x54>
 80001c6:	f104 39ff 	add.w	r9, r4, #4294967295
 80001ca:	e7de      	b.n	800018a <search_EIT_table+0x12>
 80001cc:	2100      	movs	r1, #0
 80001ce:	4608      	mov	r0, r1
 80001d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80001d4:	4608      	mov	r0, r1
 80001d6:	4770      	bx	lr

080001d8 <__gnu_unwind_get_pr_addr>:
 80001d8:	2801      	cmp	r0, #1
 80001da:	d007      	beq.n	80001ec <__gnu_unwind_get_pr_addr+0x14>
 80001dc:	2802      	cmp	r0, #2
 80001de:	d007      	beq.n	80001f0 <__gnu_unwind_get_pr_addr+0x18>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__gnu_unwind_get_pr_addr+0x1c>)
 80001e2:	2800      	cmp	r0, #0
 80001e4:	bf0c      	ite	eq
 80001e6:	4618      	moveq	r0, r3
 80001e8:	2000      	movne	r0, #0
 80001ea:	4770      	bx	lr
 80001ec:	4802      	ldr	r0, [pc, #8]	; (80001f8 <__gnu_unwind_get_pr_addr+0x20>)
 80001ee:	4770      	bx	lr
 80001f0:	4802      	ldr	r0, [pc, #8]	; (80001fc <__gnu_unwind_get_pr_addr+0x24>)
 80001f2:	4770      	bx	lr
 80001f4:	080008e9 	.word	0x080008e9
 80001f8:	080008ed 	.word	0x080008ed
 80001fc:	080008f1 	.word	0x080008f1

08000200 <get_eit_entry>:
 8000200:	b530      	push	{r4, r5, lr}
 8000202:	4b25      	ldr	r3, [pc, #148]	; (8000298 <get_eit_entry+0x98>)
 8000204:	b083      	sub	sp, #12
 8000206:	4604      	mov	r4, r0
 8000208:	1e8d      	subs	r5, r1, #2
 800020a:	b373      	cbz	r3, 800026a <get_eit_entry+0x6a>
 800020c:	a901      	add	r1, sp, #4
 800020e:	4628      	mov	r0, r5
 8000210:	f3af 8000 	nop.w
 8000214:	b318      	cbz	r0, 800025e <get_eit_entry+0x5e>
 8000216:	9901      	ldr	r1, [sp, #4]
 8000218:	462a      	mov	r2, r5
 800021a:	f7ff ffad 	bl	8000178 <search_EIT_table>
 800021e:	4601      	mov	r1, r0
 8000220:	b1e8      	cbz	r0, 800025e <get_eit_entry+0x5e>
 8000222:	f7ff ff9f 	bl	8000164 <selfrel_offset31>
 8000226:	684b      	ldr	r3, [r1, #4]
 8000228:	64a0      	str	r0, [r4, #72]	; 0x48
 800022a:	2b01      	cmp	r3, #1
 800022c:	d011      	beq.n	8000252 <get_eit_entry+0x52>
 800022e:	2b00      	cmp	r3, #0
 8000230:	db22      	blt.n	8000278 <get_eit_entry+0x78>
 8000232:	1d08      	adds	r0, r1, #4
 8000234:	f7ff ff96 	bl	8000164 <selfrel_offset31>
 8000238:	2300      	movs	r3, #0
 800023a:	64e0      	str	r0, [r4, #76]	; 0x4c
 800023c:	6523      	str	r3, [r4, #80]	; 0x50
 800023e:	6803      	ldr	r3, [r0, #0]
 8000240:	2b00      	cmp	r3, #0
 8000242:	db1e      	blt.n	8000282 <get_eit_entry+0x82>
 8000244:	f7ff ff8e 	bl	8000164 <selfrel_offset31>
 8000248:	2300      	movs	r3, #0
 800024a:	6120      	str	r0, [r4, #16]
 800024c:	4618      	mov	r0, r3
 800024e:	b003      	add	sp, #12
 8000250:	bd30      	pop	{r4, r5, pc}
 8000252:	2305      	movs	r3, #5
 8000254:	2200      	movs	r2, #0
 8000256:	4618      	mov	r0, r3
 8000258:	6122      	str	r2, [r4, #16]
 800025a:	b003      	add	sp, #12
 800025c:	bd30      	pop	{r4, r5, pc}
 800025e:	2309      	movs	r3, #9
 8000260:	2200      	movs	r2, #0
 8000262:	4618      	mov	r0, r3
 8000264:	6122      	str	r2, [r4, #16]
 8000266:	b003      	add	sp, #12
 8000268:	bd30      	pop	{r4, r5, pc}
 800026a:	4b0c      	ldr	r3, [pc, #48]	; (800029c <get_eit_entry+0x9c>)
 800026c:	490c      	ldr	r1, [pc, #48]	; (80002a0 <get_eit_entry+0xa0>)
 800026e:	4618      	mov	r0, r3
 8000270:	1ac9      	subs	r1, r1, r3
 8000272:	10c9      	asrs	r1, r1, #3
 8000274:	9101      	str	r1, [sp, #4]
 8000276:	e7cf      	b.n	8000218 <get_eit_entry+0x18>
 8000278:	2301      	movs	r3, #1
 800027a:	1d08      	adds	r0, r1, #4
 800027c:	64e0      	str	r0, [r4, #76]	; 0x4c
 800027e:	6523      	str	r3, [r4, #80]	; 0x50
 8000280:	e7dd      	b.n	800023e <get_eit_entry+0x3e>
 8000282:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8000286:	f7ff ffa7 	bl	80001d8 <__gnu_unwind_get_pr_addr>
 800028a:	2800      	cmp	r0, #0
 800028c:	6120      	str	r0, [r4, #16]
 800028e:	bf14      	ite	ne
 8000290:	2300      	movne	r3, #0
 8000292:	2309      	moveq	r3, #9
 8000294:	e7da      	b.n	800024c <get_eit_entry+0x4c>
 8000296:	bf00      	nop
 8000298:	00000000 	.word	0x00000000
 800029c:	08005210 	.word	0x08005210
 80002a0:	08005378 	.word	0x08005378

080002a4 <restore_non_core_regs>:
 80002a4:	6803      	ldr	r3, [r0, #0]
 80002a6:	b510      	push	{r4, lr}
 80002a8:	07da      	lsls	r2, r3, #31
 80002aa:	4604      	mov	r4, r0
 80002ac:	d406      	bmi.n	80002bc <restore_non_core_regs+0x18>
 80002ae:	079b      	lsls	r3, r3, #30
 80002b0:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80002b4:	d509      	bpl.n	80002ca <restore_non_core_regs+0x26>
 80002b6:	f000 fc57 	bl	8000b68 <__gnu_Unwind_Restore_VFP_D>
 80002ba:	6823      	ldr	r3, [r4, #0]
 80002bc:	0759      	lsls	r1, r3, #29
 80002be:	d509      	bpl.n	80002d4 <restore_non_core_regs+0x30>
 80002c0:	071a      	lsls	r2, r3, #28
 80002c2:	d50e      	bpl.n	80002e2 <restore_non_core_regs+0x3e>
 80002c4:	06db      	lsls	r3, r3, #27
 80002c6:	d513      	bpl.n	80002f0 <restore_non_core_regs+0x4c>
 80002c8:	bd10      	pop	{r4, pc}
 80002ca:	f000 fc45 	bl	8000b58 <__gnu_Unwind_Restore_VFP>
 80002ce:	6823      	ldr	r3, [r4, #0]
 80002d0:	0759      	lsls	r1, r3, #29
 80002d2:	d4f5      	bmi.n	80002c0 <restore_non_core_regs+0x1c>
 80002d4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80002d8:	f000 fc4e 	bl	8000b78 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80002dc:	6823      	ldr	r3, [r4, #0]
 80002de:	071a      	lsls	r2, r3, #28
 80002e0:	d4f0      	bmi.n	80002c4 <restore_non_core_regs+0x20>
 80002e2:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 80002e6:	f000 fc4f 	bl	8000b88 <__gnu_Unwind_Restore_WMMXD>
 80002ea:	6823      	ldr	r3, [r4, #0]
 80002ec:	06db      	lsls	r3, r3, #27
 80002ee:	d4eb      	bmi.n	80002c8 <restore_non_core_regs+0x24>
 80002f0:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 80002f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80002f8:	f000 bc8a 	b.w	8000c10 <__gnu_Unwind_Restore_WMMXC>

080002fc <_Unwind_decode_typeinfo_ptr.isra.0>:
 80002fc:	6803      	ldr	r3, [r0, #0]
 80002fe:	b103      	cbz	r3, 8000302 <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8000300:	4403      	add	r3, r0
 8000302:	4618      	mov	r0, r3
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop

08000308 <__gnu_unwind_24bit.isra.1>:
 8000308:	2009      	movs	r0, #9
 800030a:	4770      	bx	lr

0800030c <_Unwind_DebugHook>:
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <unwind_phase2>:
 8000310:	b570      	push	{r4, r5, r6, lr}
 8000312:	4604      	mov	r4, r0
 8000314:	460d      	mov	r5, r1
 8000316:	e008      	b.n	800032a <unwind_phase2+0x1a>
 8000318:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800031a:	6923      	ldr	r3, [r4, #16]
 800031c:	6162      	str	r2, [r4, #20]
 800031e:	4621      	mov	r1, r4
 8000320:	462a      	mov	r2, r5
 8000322:	2001      	movs	r0, #1
 8000324:	4798      	blx	r3
 8000326:	2808      	cmp	r0, #8
 8000328:	d108      	bne.n	800033c <unwind_phase2+0x2c>
 800032a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800032c:	4620      	mov	r0, r4
 800032e:	f7ff ff67 	bl	8000200 <get_eit_entry>
 8000332:	4606      	mov	r6, r0
 8000334:	2800      	cmp	r0, #0
 8000336:	d0ef      	beq.n	8000318 <unwind_phase2+0x8>
 8000338:	f004 fd08 	bl	8004d4c <abort>
 800033c:	2807      	cmp	r0, #7
 800033e:	d1fb      	bne.n	8000338 <unwind_phase2+0x28>
 8000340:	4630      	mov	r0, r6
 8000342:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8000344:	f7ff ffe2 	bl	800030c <_Unwind_DebugHook>
 8000348:	1d28      	adds	r0, r5, #4
 800034a:	f000 fbf9 	bl	8000b40 <__restore_core_regs>
 800034e:	bf00      	nop

08000350 <unwind_phase2_forced>:
 8000350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000354:	4605      	mov	r5, r0
 8000356:	2700      	movs	r7, #0
 8000358:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 800035c:	ac03      	add	r4, sp, #12
 800035e:	1d0e      	adds	r6, r1, #4
 8000360:	4692      	mov	sl, r2
 8000362:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000364:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000366:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000368:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800036a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800036c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800036e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000372:	f8d5 800c 	ldr.w	r8, [r5, #12]
 8000376:	f8d5 9018 	ldr.w	r9, [r5, #24]
 800037a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800037e:	ac02      	add	r4, sp, #8
 8000380:	4628      	mov	r0, r5
 8000382:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000384:	6027      	str	r7, [r4, #0]
 8000386:	f7ff ff3b 	bl	8000200 <get_eit_entry>
 800038a:	f1ba 0f00 	cmp.w	sl, #0
 800038e:	4607      	mov	r7, r0
 8000390:	bf14      	ite	ne
 8000392:	260a      	movne	r6, #10
 8000394:	2609      	moveq	r6, #9
 8000396:	b17f      	cbz	r7, 80003b8 <unwind_phase2_forced+0x68>
 8000398:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800039a:	f046 0110 	orr.w	r1, r6, #16
 800039e:	e88d 0210 	stmia.w	sp, {r4, r9}
 80003a2:	462a      	mov	r2, r5
 80003a4:	6463      	str	r3, [r4, #68]	; 0x44
 80003a6:	2001      	movs	r0, #1
 80003a8:	462b      	mov	r3, r5
 80003aa:	47c0      	blx	r8
 80003ac:	bb78      	cbnz	r0, 800040e <unwind_phase2_forced+0xbe>
 80003ae:	4638      	mov	r0, r7
 80003b0:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80003b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80003ba:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80003be:	616b      	str	r3, [r5, #20]
 80003c0:	4621      	mov	r1, r4
 80003c2:	a87a      	add	r0, sp, #488	; 0x1e8
 80003c4:	f004 fcfc 	bl	8004dc0 <memcpy>
 80003c8:	692b      	ldr	r3, [r5, #16]
 80003ca:	aa7a      	add	r2, sp, #488	; 0x1e8
 80003cc:	4629      	mov	r1, r5
 80003ce:	4630      	mov	r0, r6
 80003d0:	4798      	blx	r3
 80003d2:	9b88      	ldr	r3, [sp, #544]	; 0x220
 80003d4:	4682      	mov	sl, r0
 80003d6:	e88d 0210 	stmia.w	sp, {r4, r9}
 80003da:	4631      	mov	r1, r6
 80003dc:	6463      	str	r3, [r4, #68]	; 0x44
 80003de:	462a      	mov	r2, r5
 80003e0:	462b      	mov	r3, r5
 80003e2:	2001      	movs	r0, #1
 80003e4:	47c0      	blx	r8
 80003e6:	b990      	cbnz	r0, 800040e <unwind_phase2_forced+0xbe>
 80003e8:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80003ec:	a97a      	add	r1, sp, #488	; 0x1e8
 80003ee:	4620      	mov	r0, r4
 80003f0:	f004 fce6 	bl	8004dc0 <memcpy>
 80003f4:	f1ba 0f08 	cmp.w	sl, #8
 80003f8:	d106      	bne.n	8000408 <unwind_phase2_forced+0xb8>
 80003fa:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80003fc:	4628      	mov	r0, r5
 80003fe:	f7ff feff 	bl	8000200 <get_eit_entry>
 8000402:	2609      	movs	r6, #9
 8000404:	4607      	mov	r7, r0
 8000406:	e7c6      	b.n	8000396 <unwind_phase2_forced+0x46>
 8000408:	f1ba 0f07 	cmp.w	sl, #7
 800040c:	d005      	beq.n	800041a <unwind_phase2_forced+0xca>
 800040e:	2709      	movs	r7, #9
 8000410:	4638      	mov	r0, r7
 8000412:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8000416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041a:	4638      	mov	r0, r7
 800041c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800041e:	f7ff ff75 	bl	800030c <_Unwind_DebugHook>
 8000422:	a803      	add	r0, sp, #12
 8000424:	f000 fb8c 	bl	8000b40 <__restore_core_regs>

08000428 <_Unwind_GetCFA>:
 8000428:	6c40      	ldr	r0, [r0, #68]	; 0x44
 800042a:	4770      	bx	lr

0800042c <__gnu_Unwind_RaiseException>:
 800042c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800042e:	f04f 3eff 	mov.w	lr, #4294967295
 8000432:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8000434:	b0f9      	sub	sp, #484	; 0x1e4
 8000436:	640b      	str	r3, [r1, #64]	; 0x40
 8000438:	1d0e      	adds	r6, r1, #4
 800043a:	ad01      	add	r5, sp, #4
 800043c:	460f      	mov	r7, r1
 800043e:	4604      	mov	r4, r0
 8000440:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000442:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000444:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000446:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000448:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800044a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800044c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000450:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8000454:	f8cd e000 	str.w	lr, [sp]
 8000458:	e006      	b.n	8000468 <__gnu_Unwind_RaiseException+0x3c>
 800045a:	6923      	ldr	r3, [r4, #16]
 800045c:	466a      	mov	r2, sp
 800045e:	4621      	mov	r1, r4
 8000460:	4798      	blx	r3
 8000462:	2808      	cmp	r0, #8
 8000464:	4605      	mov	r5, r0
 8000466:	d108      	bne.n	800047a <__gnu_Unwind_RaiseException+0x4e>
 8000468:	9910      	ldr	r1, [sp, #64]	; 0x40
 800046a:	4620      	mov	r0, r4
 800046c:	f7ff fec8 	bl	8000200 <get_eit_entry>
 8000470:	2800      	cmp	r0, #0
 8000472:	d0f2      	beq.n	800045a <__gnu_Unwind_RaiseException+0x2e>
 8000474:	2009      	movs	r0, #9
 8000476:	b079      	add	sp, #484	; 0x1e4
 8000478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800047a:	4668      	mov	r0, sp
 800047c:	f7ff ff12 	bl	80002a4 <restore_non_core_regs>
 8000480:	2d06      	cmp	r5, #6
 8000482:	d1f7      	bne.n	8000474 <__gnu_Unwind_RaiseException+0x48>
 8000484:	4639      	mov	r1, r7
 8000486:	4620      	mov	r0, r4
 8000488:	f7ff ff42 	bl	8000310 <unwind_phase2>

0800048c <__gnu_Unwind_ForcedUnwind>:
 800048c:	b430      	push	{r4, r5}
 800048e:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8000490:	60c1      	str	r1, [r0, #12]
 8000492:	6182      	str	r2, [r0, #24]
 8000494:	4619      	mov	r1, r3
 8000496:	641d      	str	r5, [r3, #64]	; 0x40
 8000498:	2200      	movs	r2, #0
 800049a:	bc30      	pop	{r4, r5}
 800049c:	e758      	b.n	8000350 <unwind_phase2_forced>
 800049e:	bf00      	nop

080004a0 <__gnu_Unwind_Resume>:
 80004a0:	b570      	push	{r4, r5, r6, lr}
 80004a2:	6943      	ldr	r3, [r0, #20]
 80004a4:	68c6      	ldr	r6, [r0, #12]
 80004a6:	640b      	str	r3, [r1, #64]	; 0x40
 80004a8:	b126      	cbz	r6, 80004b4 <__gnu_Unwind_Resume+0x14>
 80004aa:	2201      	movs	r2, #1
 80004ac:	f7ff ff50 	bl	8000350 <unwind_phase2_forced>
 80004b0:	f004 fc4c 	bl	8004d4c <abort>
 80004b4:	6903      	ldr	r3, [r0, #16]
 80004b6:	460a      	mov	r2, r1
 80004b8:	4604      	mov	r4, r0
 80004ba:	460d      	mov	r5, r1
 80004bc:	4601      	mov	r1, r0
 80004be:	2002      	movs	r0, #2
 80004c0:	4798      	blx	r3
 80004c2:	2807      	cmp	r0, #7
 80004c4:	d007      	beq.n	80004d6 <__gnu_Unwind_Resume+0x36>
 80004c6:	2808      	cmp	r0, #8
 80004c8:	d103      	bne.n	80004d2 <__gnu_Unwind_Resume+0x32>
 80004ca:	4629      	mov	r1, r5
 80004cc:	4620      	mov	r0, r4
 80004ce:	f7ff ff1f 	bl	8000310 <unwind_phase2>
 80004d2:	f004 fc3b 	bl	8004d4c <abort>
 80004d6:	4630      	mov	r0, r6
 80004d8:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80004da:	f7ff ff17 	bl	800030c <_Unwind_DebugHook>
 80004de:	1d28      	adds	r0, r5, #4
 80004e0:	f000 fb2e 	bl	8000b40 <__restore_core_regs>

080004e4 <__gnu_Unwind_Resume_or_Rethrow>:
 80004e4:	68c2      	ldr	r2, [r0, #12]
 80004e6:	b12a      	cbz	r2, 80004f4 <__gnu_Unwind_Resume_or_Rethrow+0x10>
 80004e8:	b410      	push	{r4}
 80004ea:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
 80004ec:	2200      	movs	r2, #0
 80004ee:	640c      	str	r4, [r1, #64]	; 0x40
 80004f0:	bc10      	pop	{r4}
 80004f2:	e72d      	b.n	8000350 <unwind_phase2_forced>
 80004f4:	e79a      	b.n	800042c <__gnu_Unwind_RaiseException>
 80004f6:	bf00      	nop

080004f8 <_Unwind_Complete>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <_Unwind_DeleteException>:
 80004fc:	6883      	ldr	r3, [r0, #8]
 80004fe:	b113      	cbz	r3, 8000506 <_Unwind_DeleteException+0xa>
 8000500:	4601      	mov	r1, r0
 8000502:	2001      	movs	r0, #1
 8000504:	4718      	bx	r3
 8000506:	4770      	bx	lr

08000508 <_Unwind_VRS_Get>:
 8000508:	b500      	push	{lr}
 800050a:	2904      	cmp	r1, #4
 800050c:	d807      	bhi.n	800051e <_Unwind_VRS_Get+0x16>
 800050e:	e8df f001 	tbb	[pc, r1]
 8000512:	0903      	.short	0x0903
 8000514:	0906      	.short	0x0906
 8000516:	09          	.byte	0x09
 8000517:	00          	.byte	0x00
 8000518:	b90b      	cbnz	r3, 800051e <_Unwind_VRS_Get+0x16>
 800051a:	2a0f      	cmp	r2, #15
 800051c:	d905      	bls.n	800052a <_Unwind_VRS_Get+0x22>
 800051e:	2002      	movs	r0, #2
 8000520:	f85d fb04 	ldr.w	pc, [sp], #4
 8000524:	2001      	movs	r0, #1
 8000526:	f85d fb04 	ldr.w	pc, [sp], #4
 800052a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800052e:	6852      	ldr	r2, [r2, #4]
 8000530:	4618      	mov	r0, r3
 8000532:	9b01      	ldr	r3, [sp, #4]
 8000534:	601a      	str	r2, [r3, #0]
 8000536:	f85d fb04 	ldr.w	pc, [sp], #4
 800053a:	bf00      	nop

0800053c <_Unwind_GetGR>:
 800053c:	2300      	movs	r3, #0
 800053e:	b510      	push	{r4, lr}
 8000540:	b084      	sub	sp, #16
 8000542:	ac03      	add	r4, sp, #12
 8000544:	460a      	mov	r2, r1
 8000546:	9400      	str	r4, [sp, #0]
 8000548:	4619      	mov	r1, r3
 800054a:	f7ff ffdd 	bl	8000508 <_Unwind_VRS_Get>
 800054e:	9803      	ldr	r0, [sp, #12]
 8000550:	b004      	add	sp, #16
 8000552:	bd10      	pop	{r4, pc}

08000554 <_Unwind_VRS_Set>:
 8000554:	b500      	push	{lr}
 8000556:	2904      	cmp	r1, #4
 8000558:	d807      	bhi.n	800056a <_Unwind_VRS_Set+0x16>
 800055a:	e8df f001 	tbb	[pc, r1]
 800055e:	0903      	.short	0x0903
 8000560:	0906      	.short	0x0906
 8000562:	09          	.byte	0x09
 8000563:	00          	.byte	0x00
 8000564:	b90b      	cbnz	r3, 800056a <_Unwind_VRS_Set+0x16>
 8000566:	2a0f      	cmp	r2, #15
 8000568:	d905      	bls.n	8000576 <_Unwind_VRS_Set+0x22>
 800056a:	2002      	movs	r0, #2
 800056c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000570:	2001      	movs	r0, #1
 8000572:	f85d fb04 	ldr.w	pc, [sp], #4
 8000576:	9901      	ldr	r1, [sp, #4]
 8000578:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800057c:	6809      	ldr	r1, [r1, #0]
 800057e:	4618      	mov	r0, r3
 8000580:	6051      	str	r1, [r2, #4]
 8000582:	f85d fb04 	ldr.w	pc, [sp], #4
 8000586:	bf00      	nop

08000588 <_Unwind_SetGR>:
 8000588:	2300      	movs	r3, #0
 800058a:	b510      	push	{r4, lr}
 800058c:	b084      	sub	sp, #16
 800058e:	ac04      	add	r4, sp, #16
 8000590:	f844 2d04 	str.w	r2, [r4, #-4]!
 8000594:	9400      	str	r4, [sp, #0]
 8000596:	460a      	mov	r2, r1
 8000598:	4619      	mov	r1, r3
 800059a:	f7ff ffdb 	bl	8000554 <_Unwind_VRS_Set>
 800059e:	b004      	add	sp, #16
 80005a0:	bd10      	pop	{r4, pc}
 80005a2:	bf00      	nop

080005a4 <__gnu_Unwind_Backtrace>:
 80005a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005a6:	f04f 3eff 	mov.w	lr, #4294967295
 80005aa:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80005ac:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 80005b0:	6413      	str	r3, [r2, #64]	; 0x40
 80005b2:	1d15      	adds	r5, r2, #4
 80005b4:	ac17      	add	r4, sp, #92	; 0x5c
 80005b6:	4607      	mov	r7, r0
 80005b8:	460e      	mov	r6, r1
 80005ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005c6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80005ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80005ce:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 80005d2:	e012      	b.n	80005fa <__gnu_Unwind_Backtrace+0x56>
 80005d4:	210c      	movs	r1, #12
 80005d6:	a816      	add	r0, sp, #88	; 0x58
 80005d8:	466a      	mov	r2, sp
 80005da:	f7ff ffd5 	bl	8000588 <_Unwind_SetGR>
 80005de:	4631      	mov	r1, r6
 80005e0:	a816      	add	r0, sp, #88	; 0x58
 80005e2:	47b8      	blx	r7
 80005e4:	b978      	cbnz	r0, 8000606 <__gnu_Unwind_Backtrace+0x62>
 80005e6:	9b04      	ldr	r3, [sp, #16]
 80005e8:	aa16      	add	r2, sp, #88	; 0x58
 80005ea:	4669      	mov	r1, sp
 80005ec:	2008      	movs	r0, #8
 80005ee:	4798      	blx	r3
 80005f0:	2805      	cmp	r0, #5
 80005f2:	4604      	mov	r4, r0
 80005f4:	d008      	beq.n	8000608 <__gnu_Unwind_Backtrace+0x64>
 80005f6:	2809      	cmp	r0, #9
 80005f8:	d005      	beq.n	8000606 <__gnu_Unwind_Backtrace+0x62>
 80005fa:	9926      	ldr	r1, [sp, #152]	; 0x98
 80005fc:	4668      	mov	r0, sp
 80005fe:	f7ff fdff 	bl	8000200 <get_eit_entry>
 8000602:	2800      	cmp	r0, #0
 8000604:	d0e6      	beq.n	80005d4 <__gnu_Unwind_Backtrace+0x30>
 8000606:	2409      	movs	r4, #9
 8000608:	a816      	add	r0, sp, #88	; 0x58
 800060a:	f7ff fe4b 	bl	80002a4 <restore_non_core_regs>
 800060e:	4620      	mov	r0, r4
 8000610:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8000614:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000616:	bf00      	nop

08000618 <__gnu_unwind_pr_common>:
 8000618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800061c:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 800061e:	4691      	mov	r9, r2
 8000620:	6822      	ldr	r2, [r4, #0]
 8000622:	b08b      	sub	sp, #44	; 0x2c
 8000624:	3404      	adds	r4, #4
 8000626:	460d      	mov	r5, r1
 8000628:	9207      	str	r2, [sp, #28]
 800062a:	9408      	str	r4, [sp, #32]
 800062c:	f000 0b03 	and.w	fp, r0, #3
 8000630:	461e      	mov	r6, r3
 8000632:	2b00      	cmp	r3, #0
 8000634:	d160      	bne.n	80006f8 <__gnu_unwind_pr_common+0xe0>
 8000636:	2303      	movs	r3, #3
 8000638:	0212      	lsls	r2, r2, #8
 800063a:	9207      	str	r2, [sp, #28]
 800063c:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8000640:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8000644:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000646:	f1bb 0f02 	cmp.w	fp, #2
 800064a:	bf08      	it	eq
 800064c:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 800064e:	f013 0301 	ands.w	r3, r3, #1
 8000652:	d140      	bne.n	80006d6 <__gnu_unwind_pr_common+0xbe>
 8000654:	9301      	str	r3, [sp, #4]
 8000656:	f000 0308 	and.w	r3, r0, #8
 800065a:	9303      	str	r3, [sp, #12]
 800065c:	f8d4 8000 	ldr.w	r8, [r4]
 8000660:	f1b8 0f00 	cmp.w	r8, #0
 8000664:	d039      	beq.n	80006da <__gnu_unwind_pr_common+0xc2>
 8000666:	2e02      	cmp	r6, #2
 8000668:	d043      	beq.n	80006f2 <__gnu_unwind_pr_common+0xda>
 800066a:	f8b4 8000 	ldrh.w	r8, [r4]
 800066e:	8867      	ldrh	r7, [r4, #2]
 8000670:	3404      	adds	r4, #4
 8000672:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8000674:	f027 0a01 	bic.w	sl, r7, #1
 8000678:	210f      	movs	r1, #15
 800067a:	4648      	mov	r0, r9
 800067c:	449a      	add	sl, r3
 800067e:	f7ff ff5d 	bl	800053c <_Unwind_GetGR>
 8000682:	4582      	cmp	sl, r0
 8000684:	d833      	bhi.n	80006ee <__gnu_unwind_pr_common+0xd6>
 8000686:	f028 0301 	bic.w	r3, r8, #1
 800068a:	449a      	add	sl, r3
 800068c:	4550      	cmp	r0, sl
 800068e:	bf2c      	ite	cs
 8000690:	2000      	movcs	r0, #0
 8000692:	2001      	movcc	r0, #1
 8000694:	007f      	lsls	r7, r7, #1
 8000696:	f007 0702 	and.w	r7, r7, #2
 800069a:	f008 0801 	and.w	r8, r8, #1
 800069e:	ea47 0708 	orr.w	r7, r7, r8
 80006a2:	2f01      	cmp	r7, #1
 80006a4:	d03e      	beq.n	8000724 <__gnu_unwind_pr_common+0x10c>
 80006a6:	d335      	bcc.n	8000714 <__gnu_unwind_pr_common+0xfc>
 80006a8:	2f02      	cmp	r7, #2
 80006aa:	d11c      	bne.n	80006e6 <__gnu_unwind_pr_common+0xce>
 80006ac:	6823      	ldr	r3, [r4, #0]
 80006ae:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80006b2:	9202      	str	r2, [sp, #8]
 80006b4:	f1bb 0f00 	cmp.w	fp, #0
 80006b8:	d176      	bne.n	80007a8 <__gnu_unwind_pr_common+0x190>
 80006ba:	b128      	cbz	r0, 80006c8 <__gnu_unwind_pr_common+0xb0>
 80006bc:	9903      	ldr	r1, [sp, #12]
 80006be:	2900      	cmp	r1, #0
 80006c0:	d07e      	beq.n	80007c0 <__gnu_unwind_pr_common+0x1a8>
 80006c2:	2a00      	cmp	r2, #0
 80006c4:	f000 80a6 	beq.w	8000814 <__gnu_unwind_pr_common+0x1fc>
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	db77      	blt.n	80007bc <__gnu_unwind_pr_common+0x1a4>
 80006cc:	9b02      	ldr	r3, [sp, #8]
 80006ce:	3301      	adds	r3, #1
 80006d0:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80006d4:	e7c2      	b.n	800065c <__gnu_unwind_pr_common+0x44>
 80006d6:	2300      	movs	r3, #0
 80006d8:	9301      	str	r3, [sp, #4]
 80006da:	2e02      	cmp	r6, #2
 80006dc:	dd3e      	ble.n	800075c <__gnu_unwind_pr_common+0x144>
 80006de:	f7ff fe13 	bl	8000308 <__gnu_unwind_24bit.isra.1>
 80006e2:	2800      	cmp	r0, #0
 80006e4:	d040      	beq.n	8000768 <__gnu_unwind_pr_common+0x150>
 80006e6:	2009      	movs	r0, #9
 80006e8:	b00b      	add	sp, #44	; 0x2c
 80006ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80006ee:	2000      	movs	r0, #0
 80006f0:	e7d0      	b.n	8000694 <__gnu_unwind_pr_common+0x7c>
 80006f2:	6867      	ldr	r7, [r4, #4]
 80006f4:	3408      	adds	r4, #8
 80006f6:	e7bc      	b.n	8000672 <__gnu_unwind_pr_common+0x5a>
 80006f8:	2b02      	cmp	r3, #2
 80006fa:	dca3      	bgt.n	8000644 <__gnu_unwind_pr_common+0x2c>
 80006fc:	2102      	movs	r1, #2
 80006fe:	0c13      	lsrs	r3, r2, #16
 8000700:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8000704:	0412      	lsls	r2, r2, #16
 8000706:	b2db      	uxtb	r3, r3
 8000708:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800070c:	9207      	str	r2, [sp, #28]
 800070e:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 8000712:	e797      	b.n	8000644 <__gnu_unwind_pr_common+0x2c>
 8000714:	f1bb 0f00 	cmp.w	fp, #0
 8000718:	d002      	beq.n	8000720 <__gnu_unwind_pr_common+0x108>
 800071a:	2800      	cmp	r0, #0
 800071c:	f040 80bd 	bne.w	800089a <__gnu_unwind_pr_common+0x282>
 8000720:	3404      	adds	r4, #4
 8000722:	e79b      	b.n	800065c <__gnu_unwind_pr_common+0x44>
 8000724:	f1bb 0f00 	cmp.w	fp, #0
 8000728:	d125      	bne.n	8000776 <__gnu_unwind_pr_common+0x15e>
 800072a:	b1a8      	cbz	r0, 8000758 <__gnu_unwind_pr_common+0x140>
 800072c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8000730:	1c99      	adds	r1, r3, #2
 8000732:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8000736:	d0d6      	beq.n	80006e6 <__gnu_unwind_pr_common+0xce>
 8000738:	f105 0158 	add.w	r1, r5, #88	; 0x58
 800073c:	3301      	adds	r3, #1
 800073e:	9106      	str	r1, [sp, #24]
 8000740:	f000 80a3 	beq.w	800088a <__gnu_unwind_pr_common+0x272>
 8000744:	1d20      	adds	r0, r4, #4
 8000746:	f7ff fdd9 	bl	80002fc <_Unwind_decode_typeinfo_ptr.isra.0>
 800074a:	ab06      	add	r3, sp, #24
 800074c:	4601      	mov	r1, r0
 800074e:	4628      	mov	r0, r5
 8000750:	f003 fe9a 	bl	8004488 <__cxa_type_match>
 8000754:	2800      	cmp	r0, #0
 8000756:	d177      	bne.n	8000848 <__gnu_unwind_pr_common+0x230>
 8000758:	3408      	adds	r4, #8
 800075a:	e77f      	b.n	800065c <__gnu_unwind_pr_common+0x44>
 800075c:	a907      	add	r1, sp, #28
 800075e:	4648      	mov	r0, r9
 8000760:	f000 faf0 	bl	8000d44 <__gnu_unwind_execute>
 8000764:	2800      	cmp	r0, #0
 8000766:	d1be      	bne.n	80006e6 <__gnu_unwind_pr_common+0xce>
 8000768:	9b01      	ldr	r3, [sp, #4]
 800076a:	2b00      	cmp	r3, #0
 800076c:	d15c      	bne.n	8000828 <__gnu_unwind_pr_common+0x210>
 800076e:	2008      	movs	r0, #8
 8000770:	b00b      	add	sp, #44	; 0x2c
 8000772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000776:	210d      	movs	r1, #13
 8000778:	4648      	mov	r0, r9
 800077a:	6a2f      	ldr	r7, [r5, #32]
 800077c:	f7ff fede 	bl	800053c <_Unwind_GetGR>
 8000780:	4287      	cmp	r7, r0
 8000782:	d1e9      	bne.n	8000758 <__gnu_unwind_pr_common+0x140>
 8000784:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000786:	429c      	cmp	r4, r3
 8000788:	d1e6      	bne.n	8000758 <__gnu_unwind_pr_common+0x140>
 800078a:	4620      	mov	r0, r4
 800078c:	f7ff fcea 	bl	8000164 <selfrel_offset31>
 8000790:	210f      	movs	r1, #15
 8000792:	4602      	mov	r2, r0
 8000794:	4648      	mov	r0, r9
 8000796:	f7ff fef7 	bl	8000588 <_Unwind_SetGR>
 800079a:	4648      	mov	r0, r9
 800079c:	462a      	mov	r2, r5
 800079e:	2100      	movs	r1, #0
 80007a0:	f7ff fef2 	bl	8000588 <_Unwind_SetGR>
 80007a4:	2007      	movs	r0, #7
 80007a6:	e79f      	b.n	80006e8 <__gnu_unwind_pr_common+0xd0>
 80007a8:	210d      	movs	r1, #13
 80007aa:	4648      	mov	r0, r9
 80007ac:	6a2f      	ldr	r7, [r5, #32]
 80007ae:	f7ff fec5 	bl	800053c <_Unwind_GetGR>
 80007b2:	4287      	cmp	r7, r0
 80007b4:	d058      	beq.n	8000868 <__gnu_unwind_pr_common+0x250>
 80007b6:	6823      	ldr	r3, [r4, #0]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	da87      	bge.n	80006cc <__gnu_unwind_pr_common+0xb4>
 80007bc:	3404      	adds	r4, #4
 80007be:	e785      	b.n	80006cc <__gnu_unwind_pr_common+0xb4>
 80007c0:	9b02      	ldr	r3, [sp, #8]
 80007c2:	b33b      	cbz	r3, 8000814 <__gnu_unwind_pr_common+0x1fc>
 80007c4:	f105 0358 	add.w	r3, r5, #88	; 0x58
 80007c8:	1d27      	adds	r7, r4, #4
 80007ca:	f8cd b010 	str.w	fp, [sp, #16]
 80007ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80007d2:	46a3      	mov	fp, r4
 80007d4:	f8dd a008 	ldr.w	sl, [sp, #8]
 80007d8:	461c      	mov	r4, r3
 80007da:	9605      	str	r6, [sp, #20]
 80007dc:	e002      	b.n	80007e4 <__gnu_unwind_pr_common+0x1cc>
 80007de:	45b2      	cmp	sl, r6
 80007e0:	46b0      	mov	r8, r6
 80007e2:	d016      	beq.n	8000812 <__gnu_unwind_pr_common+0x1fa>
 80007e4:	4638      	mov	r0, r7
 80007e6:	9406      	str	r4, [sp, #24]
 80007e8:	f7ff fd88 	bl	80002fc <_Unwind_decode_typeinfo_ptr.isra.0>
 80007ec:	ab06      	add	r3, sp, #24
 80007ee:	4601      	mov	r1, r0
 80007f0:	2200      	movs	r2, #0
 80007f2:	4628      	mov	r0, r5
 80007f4:	f003 fe48 	bl	8004488 <__cxa_type_match>
 80007f8:	f108 0601 	add.w	r6, r8, #1
 80007fc:	3704      	adds	r7, #4
 80007fe:	2800      	cmp	r0, #0
 8000800:	d0ed      	beq.n	80007de <__gnu_unwind_pr_common+0x1c6>
 8000802:	9b02      	ldr	r3, [sp, #8]
 8000804:	465c      	mov	r4, fp
 8000806:	4543      	cmp	r3, r8
 8000808:	f8dd b010 	ldr.w	fp, [sp, #16]
 800080c:	9e05      	ldr	r6, [sp, #20]
 800080e:	d1d2      	bne.n	80007b6 <__gnu_unwind_pr_common+0x19e>
 8000810:	e000      	b.n	8000814 <__gnu_unwind_pr_common+0x1fc>
 8000812:	465c      	mov	r4, fp
 8000814:	4648      	mov	r0, r9
 8000816:	210d      	movs	r1, #13
 8000818:	f7ff fe90 	bl	800053c <_Unwind_GetGR>
 800081c:	9b06      	ldr	r3, [sp, #24]
 800081e:	6228      	str	r0, [r5, #32]
 8000820:	62ac      	str	r4, [r5, #40]	; 0x28
 8000822:	626b      	str	r3, [r5, #36]	; 0x24
 8000824:	2006      	movs	r0, #6
 8000826:	e75f      	b.n	80006e8 <__gnu_unwind_pr_common+0xd0>
 8000828:	210f      	movs	r1, #15
 800082a:	4648      	mov	r0, r9
 800082c:	f7ff fe86 	bl	800053c <_Unwind_GetGR>
 8000830:	210e      	movs	r1, #14
 8000832:	4602      	mov	r2, r0
 8000834:	4648      	mov	r0, r9
 8000836:	f7ff fea7 	bl	8000588 <_Unwind_SetGR>
 800083a:	4648      	mov	r0, r9
 800083c:	4a29      	ldr	r2, [pc, #164]	; (80008e4 <__gnu_unwind_pr_common+0x2cc>)
 800083e:	210f      	movs	r1, #15
 8000840:	f7ff fea2 	bl	8000588 <_Unwind_SetGR>
 8000844:	2007      	movs	r0, #7
 8000846:	e74f      	b.n	80006e8 <__gnu_unwind_pr_common+0xd0>
 8000848:	4607      	mov	r7, r0
 800084a:	210d      	movs	r1, #13
 800084c:	4648      	mov	r0, r9
 800084e:	f7ff fe75 	bl	800053c <_Unwind_GetGR>
 8000852:	2f02      	cmp	r7, #2
 8000854:	6228      	str	r0, [r5, #32]
 8000856:	d11d      	bne.n	8000894 <__gnu_unwind_pr_common+0x27c>
 8000858:	462b      	mov	r3, r5
 800085a:	9a06      	ldr	r2, [sp, #24]
 800085c:	f843 2f2c 	str.w	r2, [r3, #44]!
 8000860:	626b      	str	r3, [r5, #36]	; 0x24
 8000862:	62ac      	str	r4, [r5, #40]	; 0x28
 8000864:	2006      	movs	r0, #6
 8000866:	e73f      	b.n	80006e8 <__gnu_unwind_pr_common+0xd0>
 8000868:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800086a:	429c      	cmp	r4, r3
 800086c:	d1a3      	bne.n	80007b6 <__gnu_unwind_pr_common+0x19e>
 800086e:	2204      	movs	r2, #4
 8000870:	2700      	movs	r7, #0
 8000872:	9902      	ldr	r1, [sp, #8]
 8000874:	18a3      	adds	r3, r4, r2
 8000876:	62a9      	str	r1, [r5, #40]	; 0x28
 8000878:	62ef      	str	r7, [r5, #44]	; 0x2c
 800087a:	632a      	str	r2, [r5, #48]	; 0x30
 800087c:	636b      	str	r3, [r5, #52]	; 0x34
 800087e:	6823      	ldr	r3, [r4, #0]
 8000880:	42bb      	cmp	r3, r7
 8000882:	db1d      	blt.n	80008c0 <__gnu_unwind_pr_common+0x2a8>
 8000884:	2301      	movs	r3, #1
 8000886:	9301      	str	r3, [sp, #4]
 8000888:	e720      	b.n	80006cc <__gnu_unwind_pr_common+0xb4>
 800088a:	4648      	mov	r0, r9
 800088c:	210d      	movs	r1, #13
 800088e:	f7ff fe55 	bl	800053c <_Unwind_GetGR>
 8000892:	6228      	str	r0, [r5, #32]
 8000894:	9b06      	ldr	r3, [sp, #24]
 8000896:	626b      	str	r3, [r5, #36]	; 0x24
 8000898:	e7e3      	b.n	8000862 <__gnu_unwind_pr_common+0x24a>
 800089a:	4620      	mov	r0, r4
 800089c:	f7ff fc62 	bl	8000164 <selfrel_offset31>
 80008a0:	3404      	adds	r4, #4
 80008a2:	4606      	mov	r6, r0
 80008a4:	63ac      	str	r4, [r5, #56]	; 0x38
 80008a6:	4628      	mov	r0, r5
 80008a8:	f003 fe4c 	bl	8004544 <__cxa_begin_cleanup>
 80008ac:	2800      	cmp	r0, #0
 80008ae:	f43f af1a 	beq.w	80006e6 <__gnu_unwind_pr_common+0xce>
 80008b2:	4648      	mov	r0, r9
 80008b4:	4632      	mov	r2, r6
 80008b6:	210f      	movs	r1, #15
 80008b8:	f7ff fe66 	bl	8000588 <_Unwind_SetGR>
 80008bc:	2007      	movs	r0, #7
 80008be:	e713      	b.n	80006e8 <__gnu_unwind_pr_common+0xd0>
 80008c0:	4608      	mov	r0, r1
 80008c2:	3001      	adds	r0, #1
 80008c4:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 80008c8:	f7ff fc4c 	bl	8000164 <selfrel_offset31>
 80008cc:	210f      	movs	r1, #15
 80008ce:	4602      	mov	r2, r0
 80008d0:	4648      	mov	r0, r9
 80008d2:	f7ff fe59 	bl	8000588 <_Unwind_SetGR>
 80008d6:	4648      	mov	r0, r9
 80008d8:	462a      	mov	r2, r5
 80008da:	4639      	mov	r1, r7
 80008dc:	f7ff fe54 	bl	8000588 <_Unwind_SetGR>
 80008e0:	2007      	movs	r0, #7
 80008e2:	e701      	b.n	80006e8 <__gnu_unwind_pr_common+0xd0>
 80008e4:	08004c45 	.word	0x08004c45

080008e8 <__aeabi_unwind_cpp_pr0>:
 80008e8:	2300      	movs	r3, #0
 80008ea:	e695      	b.n	8000618 <__gnu_unwind_pr_common>

080008ec <__aeabi_unwind_cpp_pr1>:
 80008ec:	2301      	movs	r3, #1
 80008ee:	e693      	b.n	8000618 <__gnu_unwind_pr_common>

080008f0 <__aeabi_unwind_cpp_pr2>:
 80008f0:	2302      	movs	r3, #2
 80008f2:	e691      	b.n	8000618 <__gnu_unwind_pr_common>

080008f4 <_Unwind_VRS_Pop>:
 80008f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008f6:	4604      	mov	r4, r0
 80008f8:	b0c5      	sub	sp, #276	; 0x114
 80008fa:	2904      	cmp	r1, #4
 80008fc:	d80d      	bhi.n	800091a <_Unwind_VRS_Pop+0x26>
 80008fe:	e8df f001 	tbb	[pc, r1]
 8000902:	0355      	.short	0x0355
 8000904:	310c      	.short	0x310c
 8000906:	0f          	.byte	0x0f
 8000907:	00          	.byte	0x00
 8000908:	2b01      	cmp	r3, #1
 800090a:	ea4f 4612 	mov.w	r6, r2, lsr #16
 800090e:	b295      	uxth	r5, r2
 8000910:	d164      	bne.n	80009dc <_Unwind_VRS_Pop+0xe8>
 8000912:	1972      	adds	r2, r6, r5
 8000914:	2a10      	cmp	r2, #16
 8000916:	f240 809d 	bls.w	8000a54 <_Unwind_VRS_Pop+0x160>
 800091a:	2002      	movs	r0, #2
 800091c:	b045      	add	sp, #276	; 0x114
 800091e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000920:	2b00      	cmp	r3, #0
 8000922:	d1fa      	bne.n	800091a <_Unwind_VRS_Pop+0x26>
 8000924:	2a10      	cmp	r2, #16
 8000926:	d8f8      	bhi.n	800091a <_Unwind_VRS_Pop+0x26>
 8000928:	6823      	ldr	r3, [r4, #0]
 800092a:	06d8      	lsls	r0, r3, #27
 800092c:	f100 80c8 	bmi.w	8000ac0 <_Unwind_VRS_Pop+0x1cc>
 8000930:	ae22      	add	r6, sp, #136	; 0x88
 8000932:	4630      	mov	r0, r6
 8000934:	9201      	str	r2, [sp, #4]
 8000936:	2501      	movs	r5, #1
 8000938:	f000 f974 	bl	8000c24 <__gnu_Unwind_Save_WMMXC>
 800093c:	2300      	movs	r3, #0
 800093e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000940:	9a01      	ldr	r2, [sp, #4]
 8000942:	fa05 f103 	lsl.w	r1, r5, r3
 8000946:	4211      	tst	r1, r2
 8000948:	d003      	beq.n	8000952 <_Unwind_VRS_Pop+0x5e>
 800094a:	6801      	ldr	r1, [r0, #0]
 800094c:	3004      	adds	r0, #4
 800094e:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 8000952:	3301      	adds	r3, #1
 8000954:	2b04      	cmp	r3, #4
 8000956:	d1f4      	bne.n	8000942 <_Unwind_VRS_Pop+0x4e>
 8000958:	63a0      	str	r0, [r4, #56]	; 0x38
 800095a:	4630      	mov	r0, r6
 800095c:	f000 f958 	bl	8000c10 <__gnu_Unwind_Restore_WMMXC>
 8000960:	2000      	movs	r0, #0
 8000962:	e7db      	b.n	800091c <_Unwind_VRS_Pop+0x28>
 8000964:	2b03      	cmp	r3, #3
 8000966:	d1d8      	bne.n	800091a <_Unwind_VRS_Pop+0x26>
 8000968:	0c15      	lsrs	r5, r2, #16
 800096a:	b297      	uxth	r7, r2
 800096c:	19eb      	adds	r3, r5, r7
 800096e:	2b10      	cmp	r3, #16
 8000970:	d8d3      	bhi.n	800091a <_Unwind_VRS_Pop+0x26>
 8000972:	6823      	ldr	r3, [r4, #0]
 8000974:	071e      	lsls	r6, r3, #28
 8000976:	f100 80b7 	bmi.w	8000ae8 <_Unwind_VRS_Pop+0x1f4>
 800097a:	ae22      	add	r6, sp, #136	; 0x88
 800097c:	4630      	mov	r0, r6
 800097e:	f000 f925 	bl	8000bcc <__gnu_Unwind_Save_WMMXD>
 8000982:	00ed      	lsls	r5, r5, #3
 8000984:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000986:	b15f      	cbz	r7, 80009a0 <_Unwind_VRS_Pop+0xac>
 8000988:	3d04      	subs	r5, #4
 800098a:	4603      	mov	r3, r0
 800098c:	1971      	adds	r1, r6, r5
 800098e:	eb00 00c7 	add.w	r0, r0, r7, lsl #3
 8000992:	f853 2b04 	ldr.w	r2, [r3], #4
 8000996:	4283      	cmp	r3, r0
 8000998:	f841 2f04 	str.w	r2, [r1, #4]!
 800099c:	d1f9      	bne.n	8000992 <_Unwind_VRS_Pop+0x9e>
 800099e:	4618      	mov	r0, r3
 80009a0:	63a0      	str	r0, [r4, #56]	; 0x38
 80009a2:	4630      	mov	r0, r6
 80009a4:	f000 f8f0 	bl	8000b88 <__gnu_Unwind_Restore_WMMXD>
 80009a8:	2000      	movs	r0, #0
 80009aa:	e7b7      	b.n	800091c <_Unwind_VRS_Pop+0x28>
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d1b4      	bne.n	800091a <_Unwind_VRS_Pop+0x26>
 80009b0:	2701      	movs	r7, #1
 80009b2:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80009b4:	b296      	uxth	r6, r2
 80009b6:	1d20      	adds	r0, r4, #4
 80009b8:	fa07 f103 	lsl.w	r1, r7, r3
 80009bc:	4231      	tst	r1, r6
 80009be:	f103 0301 	add.w	r3, r3, #1
 80009c2:	d002      	beq.n	80009ca <_Unwind_VRS_Pop+0xd6>
 80009c4:	6829      	ldr	r1, [r5, #0]
 80009c6:	3504      	adds	r5, #4
 80009c8:	6001      	str	r1, [r0, #0]
 80009ca:	2b10      	cmp	r3, #16
 80009cc:	f100 0004 	add.w	r0, r0, #4
 80009d0:	d1f2      	bne.n	80009b8 <_Unwind_VRS_Pop+0xc4>
 80009d2:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 80009d6:	d13b      	bne.n	8000a50 <_Unwind_VRS_Pop+0x15c>
 80009d8:	63a5      	str	r5, [r4, #56]	; 0x38
 80009da:	e79f      	b.n	800091c <_Unwind_VRS_Pop+0x28>
 80009dc:	2b05      	cmp	r3, #5
 80009de:	d19c      	bne.n	800091a <_Unwind_VRS_Pop+0x26>
 80009e0:	1977      	adds	r7, r6, r5
 80009e2:	2f20      	cmp	r7, #32
 80009e4:	d899      	bhi.n	800091a <_Unwind_VRS_Pop+0x26>
 80009e6:	2e0f      	cmp	r6, #15
 80009e8:	d966      	bls.n	8000ab8 <_Unwind_VRS_Pop+0x1c4>
 80009ea:	462f      	mov	r7, r5
 80009ec:	2d00      	cmp	r5, #0
 80009ee:	d13a      	bne.n	8000a66 <_Unwind_VRS_Pop+0x172>
 80009f0:	462a      	mov	r2, r5
 80009f2:	2700      	movs	r7, #0
 80009f4:	2a00      	cmp	r2, #0
 80009f6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80009f8:	dd72      	ble.n	8000ae0 <_Unwind_VRS_Pop+0x1ec>
 80009fa:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80009fe:	4601      	mov	r1, r0
 8000a00:	a844      	add	r0, sp, #272	; 0x110
 8000a02:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 8000a06:	388c      	subs	r0, #140	; 0x8c
 8000a08:	f851 5b04 	ldr.w	r5, [r1], #4
 8000a0c:	4291      	cmp	r1, r2
 8000a0e:	f840 5f04 	str.w	r5, [r0, #4]!
 8000a12:	d1f9      	bne.n	8000a08 <_Unwind_VRS_Pop+0x114>
 8000a14:	4608      	mov	r0, r1
 8000a16:	b197      	cbz	r7, 8000a3e <_Unwind_VRS_Pop+0x14a>
 8000a18:	2e10      	cmp	r6, #16
 8000a1a:	4632      	mov	r2, r6
 8000a1c:	bf38      	it	cc
 8000a1e:	2210      	movcc	r2, #16
 8000a20:	a944      	add	r1, sp, #272	; 0x110
 8000a22:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8000a26:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8000a2a:	0079      	lsls	r1, r7, #1
 8000a2c:	3a04      	subs	r2, #4
 8000a2e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8000a32:	f850 5b04 	ldr.w	r5, [r0], #4
 8000a36:	4288      	cmp	r0, r1
 8000a38:	f842 5f04 	str.w	r5, [r2, #4]!
 8000a3c:	d1f9      	bne.n	8000a32 <_Unwind_VRS_Pop+0x13e>
 8000a3e:	2b01      	cmp	r3, #1
 8000a40:	d048      	beq.n	8000ad4 <_Unwind_VRS_Pop+0x1e0>
 8000a42:	2e0f      	cmp	r6, #15
 8000a44:	63a1      	str	r1, [r4, #56]	; 0x38
 8000a46:	d933      	bls.n	8000ab0 <_Unwind_VRS_Pop+0x1bc>
 8000a48:	b117      	cbz	r7, 8000a50 <_Unwind_VRS_Pop+0x15c>
 8000a4a:	a802      	add	r0, sp, #8
 8000a4c:	f000 f894 	bl	8000b78 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000a50:	2000      	movs	r0, #0
 8000a52:	e763      	b.n	800091c <_Unwind_VRS_Pop+0x28>
 8000a54:	2e0f      	cmp	r6, #15
 8000a56:	f63f af60 	bhi.w	800091a <_Unwind_VRS_Pop+0x26>
 8000a5a:	2700      	movs	r7, #0
 8000a5c:	6822      	ldr	r2, [r4, #0]
 8000a5e:	07d1      	lsls	r1, r2, #31
 8000a60:	d417      	bmi.n	8000a92 <_Unwind_VRS_Pop+0x19e>
 8000a62:	2f00      	cmp	r7, #0
 8000a64:	d060      	beq.n	8000b28 <_Unwind_VRS_Pop+0x234>
 8000a66:	6822      	ldr	r2, [r4, #0]
 8000a68:	0751      	lsls	r1, r2, #29
 8000a6a:	d445      	bmi.n	8000af8 <_Unwind_VRS_Pop+0x204>
 8000a6c:	2b01      	cmp	r3, #1
 8000a6e:	d04d      	beq.n	8000b0c <_Unwind_VRS_Pop+0x218>
 8000a70:	2e0f      	cmp	r6, #15
 8000a72:	d806      	bhi.n	8000a82 <_Unwind_VRS_Pop+0x18e>
 8000a74:	a822      	add	r0, sp, #136	; 0x88
 8000a76:	9301      	str	r3, [sp, #4]
 8000a78:	f000 f87a 	bl	8000b70 <__gnu_Unwind_Save_VFP_D>
 8000a7c:	9b01      	ldr	r3, [sp, #4]
 8000a7e:	2f00      	cmp	r7, #0
 8000a80:	d0b6      	beq.n	80009f0 <_Unwind_VRS_Pop+0xfc>
 8000a82:	a802      	add	r0, sp, #8
 8000a84:	9301      	str	r3, [sp, #4]
 8000a86:	f000 f87b 	bl	8000b80 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000a8a:	9b01      	ldr	r3, [sp, #4]
 8000a8c:	f1c6 0210 	rsb	r2, r6, #16
 8000a90:	e7b0      	b.n	80009f4 <_Unwind_VRS_Pop+0x100>
 8000a92:	f022 0101 	bic.w	r1, r2, #1
 8000a96:	2b05      	cmp	r3, #5
 8000a98:	6021      	str	r1, [r4, #0]
 8000a9a:	9301      	str	r3, [sp, #4]
 8000a9c:	4620      	mov	r0, r4
 8000a9e:	d03b      	beq.n	8000b18 <_Unwind_VRS_Pop+0x224>
 8000aa0:	f022 0203 	bic.w	r2, r2, #3
 8000aa4:	f840 2b48 	str.w	r2, [r0], #72
 8000aa8:	f000 f85a 	bl	8000b60 <__gnu_Unwind_Save_VFP>
 8000aac:	9b01      	ldr	r3, [sp, #4]
 8000aae:	e7d8      	b.n	8000a62 <_Unwind_VRS_Pop+0x16e>
 8000ab0:	a822      	add	r0, sp, #136	; 0x88
 8000ab2:	f000 f859 	bl	8000b68 <__gnu_Unwind_Restore_VFP_D>
 8000ab6:	e7c7      	b.n	8000a48 <_Unwind_VRS_Pop+0x154>
 8000ab8:	2f10      	cmp	r7, #16
 8000aba:	d9ce      	bls.n	8000a5a <_Unwind_VRS_Pop+0x166>
 8000abc:	3f10      	subs	r7, #16
 8000abe:	e7cd      	b.n	8000a5c <_Unwind_VRS_Pop+0x168>
 8000ac0:	f023 0310 	bic.w	r3, r3, #16
 8000ac4:	6023      	str	r3, [r4, #0]
 8000ac6:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8000aca:	9201      	str	r2, [sp, #4]
 8000acc:	f000 f8aa 	bl	8000c24 <__gnu_Unwind_Save_WMMXC>
 8000ad0:	9a01      	ldr	r2, [sp, #4]
 8000ad2:	e72d      	b.n	8000930 <_Unwind_VRS_Pop+0x3c>
 8000ad4:	3104      	adds	r1, #4
 8000ad6:	63a1      	str	r1, [r4, #56]	; 0x38
 8000ad8:	a822      	add	r0, sp, #136	; 0x88
 8000ada:	f000 f83d 	bl	8000b58 <__gnu_Unwind_Restore_VFP>
 8000ade:	e7b7      	b.n	8000a50 <_Unwind_VRS_Pop+0x15c>
 8000ae0:	2f00      	cmp	r7, #0
 8000ae2:	d199      	bne.n	8000a18 <_Unwind_VRS_Pop+0x124>
 8000ae4:	4601      	mov	r1, r0
 8000ae6:	e7aa      	b.n	8000a3e <_Unwind_VRS_Pop+0x14a>
 8000ae8:	f023 0308 	bic.w	r3, r3, #8
 8000aec:	6023      	str	r3, [r4, #0]
 8000aee:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8000af2:	f000 f86b 	bl	8000bcc <__gnu_Unwind_Save_WMMXD>
 8000af6:	e740      	b.n	800097a <_Unwind_VRS_Pop+0x86>
 8000af8:	4620      	mov	r0, r4
 8000afa:	f022 0204 	bic.w	r2, r2, #4
 8000afe:	f840 2bd0 	str.w	r2, [r0], #208
 8000b02:	9301      	str	r3, [sp, #4]
 8000b04:	f000 f83c 	bl	8000b80 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000b08:	9b01      	ldr	r3, [sp, #4]
 8000b0a:	e7af      	b.n	8000a6c <_Unwind_VRS_Pop+0x178>
 8000b0c:	a822      	add	r0, sp, #136	; 0x88
 8000b0e:	9301      	str	r3, [sp, #4]
 8000b10:	f000 f826 	bl	8000b60 <__gnu_Unwind_Save_VFP>
 8000b14:	9b01      	ldr	r3, [sp, #4]
 8000b16:	e7b9      	b.n	8000a8c <_Unwind_VRS_Pop+0x198>
 8000b18:	f041 0102 	orr.w	r1, r1, #2
 8000b1c:	f840 1b48 	str.w	r1, [r0], #72
 8000b20:	f000 f826 	bl	8000b70 <__gnu_Unwind_Save_VFP_D>
 8000b24:	9b01      	ldr	r3, [sp, #4]
 8000b26:	e79c      	b.n	8000a62 <_Unwind_VRS_Pop+0x16e>
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d003      	beq.n	8000b34 <_Unwind_VRS_Pop+0x240>
 8000b2c:	2e0f      	cmp	r6, #15
 8000b2e:	f63f af5f 	bhi.w	80009f0 <_Unwind_VRS_Pop+0xfc>
 8000b32:	e79f      	b.n	8000a74 <_Unwind_VRS_Pop+0x180>
 8000b34:	a822      	add	r0, sp, #136	; 0x88
 8000b36:	9301      	str	r3, [sp, #4]
 8000b38:	f000 f812 	bl	8000b60 <__gnu_Unwind_Save_VFP>
 8000b3c:	9b01      	ldr	r3, [sp, #4]
 8000b3e:	e757      	b.n	80009f0 <_Unwind_VRS_Pop+0xfc>

08000b40 <__restore_core_regs>:
 8000b40:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8000b44:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8000b48:	469c      	mov	ip, r3
 8000b4a:	46a6      	mov	lr, r4
 8000b4c:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8000b50:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8000b54:	46e5      	mov	sp, ip
 8000b56:	bd00      	pop	{pc}

08000b58 <__gnu_Unwind_Restore_VFP>:
 8000b58:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__gnu_Unwind_Save_VFP>:
 8000b60:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__gnu_Unwind_Restore_VFP_D>:
 8000b68:	ec90 0b20 	vldmia	r0, {d0-d15}
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop

08000b70 <__gnu_Unwind_Save_VFP_D>:
 8000b70:	ec80 0b20 	vstmia	r0, {d0-d15}
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8000b78:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop

08000b80 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8000b80:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <__gnu_Unwind_Restore_WMMXD>:
 8000b88:	ecf0 0102 	ldfe	f0, [r0], #8
 8000b8c:	ecf0 1102 	ldfe	f1, [r0], #8
 8000b90:	ecf0 2102 	ldfe	f2, [r0], #8
 8000b94:	ecf0 3102 	ldfe	f3, [r0], #8
 8000b98:	ecf0 4102 	ldfe	f4, [r0], #8
 8000b9c:	ecf0 5102 	ldfe	f5, [r0], #8
 8000ba0:	ecf0 6102 	ldfe	f6, [r0], #8
 8000ba4:	ecf0 7102 	ldfe	f7, [r0], #8
 8000ba8:	ecf0 8102 	ldfp	f0, [r0], #8
 8000bac:	ecf0 9102 	ldfp	f1, [r0], #8
 8000bb0:	ecf0 a102 	ldfp	f2, [r0], #8
 8000bb4:	ecf0 b102 	ldfp	f3, [r0], #8
 8000bb8:	ecf0 c102 	ldfp	f4, [r0], #8
 8000bbc:	ecf0 d102 	ldfp	f5, [r0], #8
 8000bc0:	ecf0 e102 	ldfp	f6, [r0], #8
 8000bc4:	ecf0 f102 	ldfp	f7, [r0], #8
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop

08000bcc <__gnu_Unwind_Save_WMMXD>:
 8000bcc:	ece0 0102 	stfe	f0, [r0], #8
 8000bd0:	ece0 1102 	stfe	f1, [r0], #8
 8000bd4:	ece0 2102 	stfe	f2, [r0], #8
 8000bd8:	ece0 3102 	stfe	f3, [r0], #8
 8000bdc:	ece0 4102 	stfe	f4, [r0], #8
 8000be0:	ece0 5102 	stfe	f5, [r0], #8
 8000be4:	ece0 6102 	stfe	f6, [r0], #8
 8000be8:	ece0 7102 	stfe	f7, [r0], #8
 8000bec:	ece0 8102 	stfp	f0, [r0], #8
 8000bf0:	ece0 9102 	stfp	f1, [r0], #8
 8000bf4:	ece0 a102 	stfp	f2, [r0], #8
 8000bf8:	ece0 b102 	stfp	f3, [r0], #8
 8000bfc:	ece0 c102 	stfp	f4, [r0], #8
 8000c00:	ece0 d102 	stfp	f5, [r0], #8
 8000c04:	ece0 e102 	stfp	f6, [r0], #8
 8000c08:	ece0 f102 	stfp	f7, [r0], #8
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop

08000c10 <__gnu_Unwind_Restore_WMMXC>:
 8000c10:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8000c14:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8000c18:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8000c1c:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop

08000c24 <__gnu_Unwind_Save_WMMXC>:
 8000c24:	fca0 8101 	stc2	1, cr8, [r0], #4
 8000c28:	fca0 9101 	stc2	1, cr9, [r0], #4
 8000c2c:	fca0 a101 	stc2	1, cr10, [r0], #4
 8000c30:	fca0 b101 	stc2	1, cr11, [r0], #4
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <_Unwind_RaiseException>:
 8000c38:	46ec      	mov	ip, sp
 8000c3a:	b500      	push	{lr}
 8000c3c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000c40:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000c44:	f04f 0300 	mov.w	r3, #0
 8000c48:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000c4c:	a901      	add	r1, sp, #4
 8000c4e:	f7ff fbed 	bl	800042c <__gnu_Unwind_RaiseException>
 8000c52:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000c56:	b012      	add	sp, #72	; 0x48
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <_Unwind_Resume>:
 8000c5c:	46ec      	mov	ip, sp
 8000c5e:	b500      	push	{lr}
 8000c60:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000c64:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000c68:	f04f 0300 	mov.w	r3, #0
 8000c6c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000c70:	a901      	add	r1, sp, #4
 8000c72:	f7ff fc15 	bl	80004a0 <__gnu_Unwind_Resume>
 8000c76:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000c7a:	b012      	add	sp, #72	; 0x48
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop

08000c80 <_Unwind_Resume_or_Rethrow>:
 8000c80:	46ec      	mov	ip, sp
 8000c82:	b500      	push	{lr}
 8000c84:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000c88:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000c8c:	f04f 0300 	mov.w	r3, #0
 8000c90:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000c94:	a901      	add	r1, sp, #4
 8000c96:	f7ff fc25 	bl	80004e4 <__gnu_Unwind_Resume_or_Rethrow>
 8000c9a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000c9e:	b012      	add	sp, #72	; 0x48
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop

08000ca4 <_Unwind_ForcedUnwind>:
 8000ca4:	46ec      	mov	ip, sp
 8000ca6:	b500      	push	{lr}
 8000ca8:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000cac:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000cb0:	f04f 0300 	mov.w	r3, #0
 8000cb4:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000cb8:	ab01      	add	r3, sp, #4
 8000cba:	f7ff fbe7 	bl	800048c <__gnu_Unwind_ForcedUnwind>
 8000cbe:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000cc2:	b012      	add	sp, #72	; 0x48
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <_Unwind_Backtrace>:
 8000cc8:	46ec      	mov	ip, sp
 8000cca:	b500      	push	{lr}
 8000ccc:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000cd0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000cdc:	aa01      	add	r2, sp, #4
 8000cde:	f7ff fc61 	bl	80005a4 <__gnu_Unwind_Backtrace>
 8000ce2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000ce6:	b012      	add	sp, #72	; 0x48
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop

08000cec <next_unwind_byte>:
 8000cec:	7a02      	ldrb	r2, [r0, #8]
 8000cee:	b91a      	cbnz	r2, 8000cf8 <next_unwind_byte+0xc>
 8000cf0:	7a43      	ldrb	r3, [r0, #9]
 8000cf2:	b943      	cbnz	r3, 8000d06 <next_unwind_byte+0x1a>
 8000cf4:	20b0      	movs	r0, #176	; 0xb0
 8000cf6:	4770      	bx	lr
 8000cf8:	6803      	ldr	r3, [r0, #0]
 8000cfa:	3a01      	subs	r2, #1
 8000cfc:	7202      	strb	r2, [r0, #8]
 8000cfe:	021a      	lsls	r2, r3, #8
 8000d00:	6002      	str	r2, [r0, #0]
 8000d02:	0e18      	lsrs	r0, r3, #24
 8000d04:	4770      	bx	lr
 8000d06:	2103      	movs	r1, #3
 8000d08:	6842      	ldr	r2, [r0, #4]
 8000d0a:	3b01      	subs	r3, #1
 8000d0c:	b410      	push	{r4}
 8000d0e:	7243      	strb	r3, [r0, #9]
 8000d10:	6813      	ldr	r3, [r2, #0]
 8000d12:	1d14      	adds	r4, r2, #4
 8000d14:	7201      	strb	r1, [r0, #8]
 8000d16:	021a      	lsls	r2, r3, #8
 8000d18:	6044      	str	r4, [r0, #4]
 8000d1a:	6002      	str	r2, [r0, #0]
 8000d1c:	bc10      	pop	{r4}
 8000d1e:	0e18      	lsrs	r0, r3, #24
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop

08000d24 <_Unwind_GetGR.constprop.0>:
 8000d24:	2300      	movs	r3, #0
 8000d26:	b500      	push	{lr}
 8000d28:	b085      	sub	sp, #20
 8000d2a:	aa03      	add	r2, sp, #12
 8000d2c:	9200      	str	r2, [sp, #0]
 8000d2e:	4619      	mov	r1, r3
 8000d30:	220c      	movs	r2, #12
 8000d32:	f7ff fbe9 	bl	8000508 <_Unwind_VRS_Get>
 8000d36:	9803      	ldr	r0, [sp, #12]
 8000d38:	b005      	add	sp, #20
 8000d3a:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d3e:	bf00      	nop

08000d40 <unwind_UCB_from_context>:
 8000d40:	e7f0      	b.n	8000d24 <_Unwind_GetGR.constprop.0>
 8000d42:	bf00      	nop

08000d44 <__gnu_unwind_execute>:
 8000d44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000d48:	4606      	mov	r6, r0
 8000d4a:	460f      	mov	r7, r1
 8000d4c:	f04f 0800 	mov.w	r8, #0
 8000d50:	b085      	sub	sp, #20
 8000d52:	4638      	mov	r0, r7
 8000d54:	f7ff ffca 	bl	8000cec <next_unwind_byte>
 8000d58:	28b0      	cmp	r0, #176	; 0xb0
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	d023      	beq.n	8000da6 <__gnu_unwind_execute+0x62>
 8000d5e:	0605      	lsls	r5, r0, #24
 8000d60:	d427      	bmi.n	8000db2 <__gnu_unwind_execute+0x6e>
 8000d62:	2300      	movs	r3, #0
 8000d64:	f10d 090c 	add.w	r9, sp, #12
 8000d68:	4619      	mov	r1, r3
 8000d6a:	0085      	lsls	r5, r0, #2
 8000d6c:	220d      	movs	r2, #13
 8000d6e:	f8cd 9000 	str.w	r9, [sp]
 8000d72:	4630      	mov	r0, r6
 8000d74:	f7ff fbc8 	bl	8000508 <_Unwind_VRS_Get>
 8000d78:	b2ed      	uxtb	r5, r5
 8000d7a:	9b03      	ldr	r3, [sp, #12]
 8000d7c:	0660      	lsls	r0, r4, #25
 8000d7e:	f105 0504 	add.w	r5, r5, #4
 8000d82:	bf4c      	ite	mi
 8000d84:	1b5d      	submi	r5, r3, r5
 8000d86:	18ed      	addpl	r5, r5, r3
 8000d88:	2300      	movs	r3, #0
 8000d8a:	220d      	movs	r2, #13
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	f8cd 9000 	str.w	r9, [sp]
 8000d92:	4630      	mov	r0, r6
 8000d94:	9503      	str	r5, [sp, #12]
 8000d96:	f7ff fbdd 	bl	8000554 <_Unwind_VRS_Set>
 8000d9a:	4638      	mov	r0, r7
 8000d9c:	f7ff ffa6 	bl	8000cec <next_unwind_byte>
 8000da0:	28b0      	cmp	r0, #176	; 0xb0
 8000da2:	4604      	mov	r4, r0
 8000da4:	d1db      	bne.n	8000d5e <__gnu_unwind_execute+0x1a>
 8000da6:	f1b8 0f00 	cmp.w	r8, #0
 8000daa:	f000 8094 	beq.w	8000ed6 <__gnu_unwind_execute+0x192>
 8000dae:	2000      	movs	r0, #0
 8000db0:	e01c      	b.n	8000dec <__gnu_unwind_execute+0xa8>
 8000db2:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8000db6:	2b80      	cmp	r3, #128	; 0x80
 8000db8:	d05c      	beq.n	8000e74 <__gnu_unwind_execute+0x130>
 8000dba:	2b90      	cmp	r3, #144	; 0x90
 8000dbc:	d019      	beq.n	8000df2 <__gnu_unwind_execute+0xae>
 8000dbe:	2ba0      	cmp	r3, #160	; 0xa0
 8000dc0:	d02c      	beq.n	8000e1c <__gnu_unwind_execute+0xd8>
 8000dc2:	2bb0      	cmp	r3, #176	; 0xb0
 8000dc4:	d03e      	beq.n	8000e44 <__gnu_unwind_execute+0x100>
 8000dc6:	2bc0      	cmp	r3, #192	; 0xc0
 8000dc8:	d06b      	beq.n	8000ea2 <__gnu_unwind_execute+0x15e>
 8000dca:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8000dce:	2bd0      	cmp	r3, #208	; 0xd0
 8000dd0:	d10b      	bne.n	8000dea <__gnu_unwind_execute+0xa6>
 8000dd2:	f000 0207 	and.w	r2, r0, #7
 8000dd6:	3201      	adds	r2, #1
 8000dd8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000ddc:	2305      	movs	r3, #5
 8000dde:	2101      	movs	r1, #1
 8000de0:	4630      	mov	r0, r6
 8000de2:	f7ff fd87 	bl	80008f4 <_Unwind_VRS_Pop>
 8000de6:	2800      	cmp	r0, #0
 8000de8:	d0b3      	beq.n	8000d52 <__gnu_unwind_execute+0xe>
 8000dea:	2009      	movs	r0, #9
 8000dec:	b005      	add	sp, #20
 8000dee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000df2:	f000 030d 	and.w	r3, r0, #13
 8000df6:	2b0d      	cmp	r3, #13
 8000df8:	d0f7      	beq.n	8000dea <__gnu_unwind_execute+0xa6>
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	ad03      	add	r5, sp, #12
 8000dfe:	f000 020f 	and.w	r2, r0, #15
 8000e02:	4619      	mov	r1, r3
 8000e04:	9500      	str	r5, [sp, #0]
 8000e06:	4630      	mov	r0, r6
 8000e08:	f7ff fb7e 	bl	8000508 <_Unwind_VRS_Get>
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	9500      	str	r5, [sp, #0]
 8000e10:	4619      	mov	r1, r3
 8000e12:	220d      	movs	r2, #13
 8000e14:	4630      	mov	r0, r6
 8000e16:	f7ff fb9d 	bl	8000554 <_Unwind_VRS_Set>
 8000e1a:	e79a      	b.n	8000d52 <__gnu_unwind_execute+0xe>
 8000e1c:	43c3      	mvns	r3, r0
 8000e1e:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8000e22:	f003 0307 	and.w	r3, r3, #7
 8000e26:	411a      	asrs	r2, r3
 8000e28:	2300      	movs	r3, #0
 8000e2a:	0701      	lsls	r1, r0, #28
 8000e2c:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8000e30:	bf48      	it	mi
 8000e32:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8000e36:	4619      	mov	r1, r3
 8000e38:	4630      	mov	r0, r6
 8000e3a:	f7ff fd5b 	bl	80008f4 <_Unwind_VRS_Pop>
 8000e3e:	2800      	cmp	r0, #0
 8000e40:	d1d3      	bne.n	8000dea <__gnu_unwind_execute+0xa6>
 8000e42:	e786      	b.n	8000d52 <__gnu_unwind_execute+0xe>
 8000e44:	28b1      	cmp	r0, #177	; 0xb1
 8000e46:	d057      	beq.n	8000ef8 <__gnu_unwind_execute+0x1b4>
 8000e48:	28b2      	cmp	r0, #178	; 0xb2
 8000e4a:	d068      	beq.n	8000f1e <__gnu_unwind_execute+0x1da>
 8000e4c:	28b3      	cmp	r0, #179	; 0xb3
 8000e4e:	f000 8095 	beq.w	8000f7c <__gnu_unwind_execute+0x238>
 8000e52:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8000e56:	2bb4      	cmp	r3, #180	; 0xb4
 8000e58:	d0c7      	beq.n	8000dea <__gnu_unwind_execute+0xa6>
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	f000 0207 	and.w	r2, r0, #7
 8000e60:	441a      	add	r2, r3
 8000e62:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000e66:	4619      	mov	r1, r3
 8000e68:	4630      	mov	r0, r6
 8000e6a:	f7ff fd43 	bl	80008f4 <_Unwind_VRS_Pop>
 8000e6e:	2800      	cmp	r0, #0
 8000e70:	d1bb      	bne.n	8000dea <__gnu_unwind_execute+0xa6>
 8000e72:	e76e      	b.n	8000d52 <__gnu_unwind_execute+0xe>
 8000e74:	4638      	mov	r0, r7
 8000e76:	f7ff ff39 	bl	8000cec <next_unwind_byte>
 8000e7a:	0224      	lsls	r4, r4, #8
 8000e7c:	4304      	orrs	r4, r0
 8000e7e:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8000e82:	d0b2      	beq.n	8000dea <__gnu_unwind_execute+0xa6>
 8000e84:	2300      	movs	r3, #0
 8000e86:	0124      	lsls	r4, r4, #4
 8000e88:	b2a2      	uxth	r2, r4
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	4630      	mov	r0, r6
 8000e8e:	f7ff fd31 	bl	80008f4 <_Unwind_VRS_Pop>
 8000e92:	2800      	cmp	r0, #0
 8000e94:	d1a9      	bne.n	8000dea <__gnu_unwind_execute+0xa6>
 8000e96:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8000e9a:	bf18      	it	ne
 8000e9c:	f04f 0801 	movne.w	r8, #1
 8000ea0:	e757      	b.n	8000d52 <__gnu_unwind_execute+0xe>
 8000ea2:	28c6      	cmp	r0, #198	; 0xc6
 8000ea4:	d07d      	beq.n	8000fa2 <__gnu_unwind_execute+0x25e>
 8000ea6:	28c7      	cmp	r0, #199	; 0xc7
 8000ea8:	f000 8086 	beq.w	8000fb8 <__gnu_unwind_execute+0x274>
 8000eac:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8000eb0:	2bc0      	cmp	r3, #192	; 0xc0
 8000eb2:	f000 8094 	beq.w	8000fde <__gnu_unwind_execute+0x29a>
 8000eb6:	28c8      	cmp	r0, #200	; 0xc8
 8000eb8:	f000 809f 	beq.w	8000ffa <__gnu_unwind_execute+0x2b6>
 8000ebc:	28c9      	cmp	r0, #201	; 0xc9
 8000ebe:	d194      	bne.n	8000dea <__gnu_unwind_execute+0xa6>
 8000ec0:	4638      	mov	r0, r7
 8000ec2:	f7ff ff13 	bl	8000cec <next_unwind_byte>
 8000ec6:	0302      	lsls	r2, r0, #12
 8000ec8:	f000 000f 	and.w	r0, r0, #15
 8000ecc:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8000ed0:	3001      	adds	r0, #1
 8000ed2:	4302      	orrs	r2, r0
 8000ed4:	e782      	b.n	8000ddc <__gnu_unwind_execute+0x98>
 8000ed6:	ac03      	add	r4, sp, #12
 8000ed8:	4643      	mov	r3, r8
 8000eda:	220e      	movs	r2, #14
 8000edc:	4641      	mov	r1, r8
 8000ede:	9400      	str	r4, [sp, #0]
 8000ee0:	4630      	mov	r0, r6
 8000ee2:	f7ff fb11 	bl	8000508 <_Unwind_VRS_Get>
 8000ee6:	9400      	str	r4, [sp, #0]
 8000ee8:	4630      	mov	r0, r6
 8000eea:	4643      	mov	r3, r8
 8000eec:	220f      	movs	r2, #15
 8000eee:	4641      	mov	r1, r8
 8000ef0:	f7ff fb30 	bl	8000554 <_Unwind_VRS_Set>
 8000ef4:	4640      	mov	r0, r8
 8000ef6:	e779      	b.n	8000dec <__gnu_unwind_execute+0xa8>
 8000ef8:	4638      	mov	r0, r7
 8000efa:	f7ff fef7 	bl	8000cec <next_unwind_byte>
 8000efe:	2800      	cmp	r0, #0
 8000f00:	f43f af73 	beq.w	8000dea <__gnu_unwind_execute+0xa6>
 8000f04:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8000f08:	f47f af6f 	bne.w	8000dea <__gnu_unwind_execute+0xa6>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4630      	mov	r0, r6
 8000f12:	f7ff fcef 	bl	80008f4 <_Unwind_VRS_Pop>
 8000f16:	2800      	cmp	r0, #0
 8000f18:	f47f af67 	bne.w	8000dea <__gnu_unwind_execute+0xa6>
 8000f1c:	e719      	b.n	8000d52 <__gnu_unwind_execute+0xe>
 8000f1e:	2300      	movs	r3, #0
 8000f20:	f10d 090c 	add.w	r9, sp, #12
 8000f24:	220d      	movs	r2, #13
 8000f26:	4619      	mov	r1, r3
 8000f28:	f8cd 9000 	str.w	r9, [sp]
 8000f2c:	4630      	mov	r0, r6
 8000f2e:	f7ff faeb 	bl	8000508 <_Unwind_VRS_Get>
 8000f32:	4638      	mov	r0, r7
 8000f34:	f7ff feda 	bl	8000cec <next_unwind_byte>
 8000f38:	0602      	lsls	r2, r0, #24
 8000f3a:	f04f 0402 	mov.w	r4, #2
 8000f3e:	d50c      	bpl.n	8000f5a <__gnu_unwind_execute+0x216>
 8000f40:	9b03      	ldr	r3, [sp, #12]
 8000f42:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8000f46:	40a0      	lsls	r0, r4
 8000f48:	4403      	add	r3, r0
 8000f4a:	4638      	mov	r0, r7
 8000f4c:	9303      	str	r3, [sp, #12]
 8000f4e:	f7ff fecd 	bl	8000cec <next_unwind_byte>
 8000f52:	0603      	lsls	r3, r0, #24
 8000f54:	f104 0407 	add.w	r4, r4, #7
 8000f58:	d4f2      	bmi.n	8000f40 <__gnu_unwind_execute+0x1fc>
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	9903      	ldr	r1, [sp, #12]
 8000f5e:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8000f62:	40a2      	lsls	r2, r4
 8000f64:	f501 7101 	add.w	r1, r1, #516	; 0x204
 8000f68:	188c      	adds	r4, r1, r2
 8000f6a:	f8cd 9000 	str.w	r9, [sp]
 8000f6e:	4619      	mov	r1, r3
 8000f70:	220d      	movs	r2, #13
 8000f72:	4630      	mov	r0, r6
 8000f74:	9403      	str	r4, [sp, #12]
 8000f76:	f7ff faed 	bl	8000554 <_Unwind_VRS_Set>
 8000f7a:	e6ea      	b.n	8000d52 <__gnu_unwind_execute+0xe>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	f7ff feb5 	bl	8000cec <next_unwind_byte>
 8000f82:	2301      	movs	r3, #1
 8000f84:	0301      	lsls	r1, r0, #12
 8000f86:	f000 000f 	and.w	r0, r0, #15
 8000f8a:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8000f8e:	18c2      	adds	r2, r0, r3
 8000f90:	430a      	orrs	r2, r1
 8000f92:	4630      	mov	r0, r6
 8000f94:	4619      	mov	r1, r3
 8000f96:	f7ff fcad 	bl	80008f4 <_Unwind_VRS_Pop>
 8000f9a:	2800      	cmp	r0, #0
 8000f9c:	f47f af25 	bne.w	8000dea <__gnu_unwind_execute+0xa6>
 8000fa0:	e6d7      	b.n	8000d52 <__gnu_unwind_execute+0xe>
 8000fa2:	4638      	mov	r0, r7
 8000fa4:	f7ff fea2 	bl	8000cec <next_unwind_byte>
 8000fa8:	0301      	lsls	r1, r0, #12
 8000faa:	f000 000f 	and.w	r0, r0, #15
 8000fae:	2303      	movs	r3, #3
 8000fb0:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8000fb4:	1c42      	adds	r2, r0, #1
 8000fb6:	e7eb      	b.n	8000f90 <__gnu_unwind_execute+0x24c>
 8000fb8:	4638      	mov	r0, r7
 8000fba:	f7ff fe97 	bl	8000cec <next_unwind_byte>
 8000fbe:	2800      	cmp	r0, #0
 8000fc0:	f43f af13 	beq.w	8000dea <__gnu_unwind_execute+0xa6>
 8000fc4:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8000fc8:	f47f af0f 	bne.w	8000dea <__gnu_unwind_execute+0xa6>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	2104      	movs	r1, #4
 8000fd0:	4630      	mov	r0, r6
 8000fd2:	f7ff fc8f 	bl	80008f4 <_Unwind_VRS_Pop>
 8000fd6:	2800      	cmp	r0, #0
 8000fd8:	f47f af07 	bne.w	8000dea <__gnu_unwind_execute+0xa6>
 8000fdc:	e6b9      	b.n	8000d52 <__gnu_unwind_execute+0xe>
 8000fde:	2303      	movs	r3, #3
 8000fe0:	f000 020f 	and.w	r2, r0, #15
 8000fe4:	3201      	adds	r2, #1
 8000fe6:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8000fea:	4619      	mov	r1, r3
 8000fec:	4630      	mov	r0, r6
 8000fee:	f7ff fc81 	bl	80008f4 <_Unwind_VRS_Pop>
 8000ff2:	2800      	cmp	r0, #0
 8000ff4:	f47f aef9 	bne.w	8000dea <__gnu_unwind_execute+0xa6>
 8000ff8:	e6ab      	b.n	8000d52 <__gnu_unwind_execute+0xe>
 8000ffa:	4638      	mov	r0, r7
 8000ffc:	f7ff fe76 	bl	8000cec <next_unwind_byte>
 8001000:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001004:	f000 030f 	and.w	r3, r0, #15
 8001008:	3210      	adds	r2, #16
 800100a:	3301      	adds	r3, #1
 800100c:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001010:	e6e4      	b.n	8000ddc <__gnu_unwind_execute+0x98>
 8001012:	bf00      	nop

08001014 <__gnu_unwind_frame>:
 8001014:	b530      	push	{r4, r5, lr}
 8001016:	2403      	movs	r4, #3
 8001018:	460d      	mov	r5, r1
 800101a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800101c:	b085      	sub	sp, #20
 800101e:	685a      	ldr	r2, [r3, #4]
 8001020:	f88d 400c 	strb.w	r4, [sp, #12]
 8001024:	79dc      	ldrb	r4, [r3, #7]
 8001026:	0212      	lsls	r2, r2, #8
 8001028:	3308      	adds	r3, #8
 800102a:	a901      	add	r1, sp, #4
 800102c:	4628      	mov	r0, r5
 800102e:	9201      	str	r2, [sp, #4]
 8001030:	f88d 400d 	strb.w	r4, [sp, #13]
 8001034:	9302      	str	r3, [sp, #8]
 8001036:	f7ff fe85 	bl	8000d44 <__gnu_unwind_execute>
 800103a:	b005      	add	sp, #20
 800103c:	bd30      	pop	{r4, r5, pc}
 800103e:	bf00      	nop

08001040 <_Unwind_GetRegionStart>:
 8001040:	b508      	push	{r3, lr}
 8001042:	f7ff fe7d 	bl	8000d40 <unwind_UCB_from_context>
 8001046:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001048:	bd08      	pop	{r3, pc}
 800104a:	bf00      	nop

0800104c <_Unwind_GetLanguageSpecificData>:
 800104c:	b508      	push	{r3, lr}
 800104e:	f7ff fe77 	bl	8000d40 <unwind_UCB_from_context>
 8001052:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001054:	79c3      	ldrb	r3, [r0, #7]
 8001056:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800105a:	3008      	adds	r0, #8
 800105c:	bd08      	pop	{r3, pc}
 800105e:	bf00      	nop

08001060 <_Unwind_GetTextRelBase>:
 8001060:	b508      	push	{r3, lr}
 8001062:	f003 fe73 	bl	8004d4c <abort>
 8001066:	bf00      	nop

08001068 <_Unwind_GetDataRelBase>:
 8001068:	b508      	push	{r3, lr}
 800106a:	f7ff fff9 	bl	8001060 <_Unwind_GetTextRelBase>
 800106e:	bf00      	nop

08001070 <_Z13AllTasks_initv>:
float per, volt, perAvrg, voltAvrg ;
uint8_t RXdata;



void AllTasks_init(){
 8001070:	b5b0      	push	{r4, r5, r7, lr}
 8001072:	b08e      	sub	sp, #56	; 0x38
 8001074:	af00      	add	r7, sp, #0

	  osThreadDef(BatteryManagerTask, StartBatteryManagerTask, osPriorityNormal, 0, 256);
 8001076:	4b16      	ldr	r3, [pc, #88]	; (80010d0 <_Z13AllTasks_initv+0x60>)
 8001078:	f107 041c 	add.w	r4, r7, #28
 800107c:	461d      	mov	r5, r3
 800107e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001080:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001082:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001086:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  BatteryManagerHandle = osThreadCreate(osThread(BatteryManagerTask), NULL);
 800108a:	f107 031c 	add.w	r3, r7, #28
 800108e:	2100      	movs	r1, #0
 8001090:	4618      	mov	r0, r3
 8001092:	f002 f980 	bl	8003396 <osThreadCreate>
 8001096:	4602      	mov	r2, r0
 8001098:	4b0e      	ldr	r3, [pc, #56]	; (80010d4 <_Z13AllTasks_initv+0x64>)
 800109a:	601a      	str	r2, [r3, #0]

	  osThreadDef(LedUpTask, StartLedUpTask, osPriorityBelowNormal, 0, 256);
 800109c:	4b0e      	ldr	r3, [pc, #56]	; (80010d8 <_Z13AllTasks_initv+0x68>)
 800109e:	463c      	mov	r4, r7
 80010a0:	461d      	mov	r5, r3
 80010a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010a6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  LedUpHandle = osThreadCreate(osThread(LedUpTask), NULL);
 80010ae:	463b      	mov	r3, r7
 80010b0:	2100      	movs	r1, #0
 80010b2:	4618      	mov	r0, r3
 80010b4:	f002 f96f 	bl	8003396 <osThreadCreate>
 80010b8:	4602      	mov	r2, r0
 80010ba:	4b08      	ldr	r3, [pc, #32]	; (80010dc <_Z13AllTasks_initv+0x6c>)
 80010bc:	601a      	str	r2, [r3, #0]


	  HAL_UART_Receive_IT(&huart3, &RXdata, 1);
 80010be:	2201      	movs	r2, #1
 80010c0:	4907      	ldr	r1, [pc, #28]	; (80010e0 <_Z13AllTasks_initv+0x70>)
 80010c2:	4808      	ldr	r0, [pc, #32]	; (80010e4 <_Z13AllTasks_initv+0x74>)
 80010c4:	f002 f856 	bl	8003174 <HAL_UART_Receive_IT>

}
 80010c8:	bf00      	nop
 80010ca:	3738      	adds	r7, #56	; 0x38
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bdb0      	pop	{r4, r5, r7, pc}
 80010d0:	08004f38 	.word	0x08004f38
 80010d4:	20000098 	.word	0x20000098
 80010d8:	08004f60 	.word	0x08004f60
 80010dc:	2000009c 	.word	0x2000009c
 80010e0:	200000b8 	.word	0x200000b8
 80010e4:	20001170 	.word	0x20001170

080010e8 <_Z23StartBatteryManagerTaskPKv>:


void StartBatteryManagerTask(void const * argument){
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]


	uint32_t counter = 0;
 80010f0:	2300      	movs	r3, #0
 80010f2:	60fb      	str	r3, [r7, #12]
//	LipoCell lipo;
	HAL_ADC_Start(&hadc1);
 80010f4:	4805      	ldr	r0, [pc, #20]	; (800110c <_Z23StartBatteryManagerTaskPKv+0x24>)
 80010f6:	f000 fe1d 	bl	8001d34 <HAL_ADC_Start>
	HAL_ADC_Start_DMA(&hadc1, receiveADC, 2);
 80010fa:	2202      	movs	r2, #2
 80010fc:	4904      	ldr	r1, [pc, #16]	; (8001110 <_Z23StartBatteryManagerTaskPKv+0x28>)
 80010fe:	4803      	ldr	r0, [pc, #12]	; (800110c <_Z23StartBatteryManagerTaskPKv+0x24>)
 8001100:	f000 fe7a 	bl	8001df8 <HAL_ADC_Start_DMA>
//		volt= lipo.getVoltage();
//		perAvrg = lipo.getPercentageAvrg();
//		voltAvrg= lipo.getVoltageAvrg();


		osDelay(100);
 8001104:	2064      	movs	r0, #100	; 0x64
 8001106:	f002 f96e 	bl	80033e6 <osDelay>
 800110a:	e7fb      	b.n	8001104 <_Z23StartBatteryManagerTaskPKv+0x1c>
 800110c:	2000106c 	.word	0x2000106c
 8001110:	200000a0 	.word	0x200000a0

08001114 <_Z14StartLedUpTaskPKv>:


	}
}

void StartLedUpTask(void const * argument){
 8001114:	b580      	push	{r7, lr}
 8001116:	b090      	sub	sp, #64	; 0x40
 8001118:	af02      	add	r7, sp, #8
 800111a:	6078      	str	r0, [r7, #4]
	LedNotifier led(LD2_GPIO_Port, LD2_Pin, &htim4);
 800111c:	f107 0018 	add.w	r0, r7, #24
 8001120:	2300      	movs	r3, #0
 8001122:	9300      	str	r3, [sp, #0]
 8001124:	4b1d      	ldr	r3, [pc, #116]	; (800119c <_Z14StartLedUpTaskPKv+0x88>)
 8001126:	2220      	movs	r2, #32
 8001128:	491d      	ldr	r1, [pc, #116]	; (80011a0 <_Z14StartLedUpTaskPKv+0x8c>)
 800112a:	f000 f989 	bl	8001440 <_ZN11LedNotifierC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefh>

	for(;;){
		osEvent evt = osSignalWait(0x01 | 0x02 | 0x04| 0x08,osWaitForever);
 800112e:	f107 030c 	add.w	r3, r7, #12
 8001132:	f04f 32ff 	mov.w	r2, #4294967295
 8001136:	210f      	movs	r1, #15
 8001138:	4618      	mov	r0, r3
 800113a:	f002 f987 	bl	800344c <osSignalWait>
			if      (evt.value.signals == 0x01){
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	2b01      	cmp	r3, #1
 8001142:	d105      	bne.n	8001150 <_Z14StartLedUpTaskPKv+0x3c>
				led.on();
 8001144:	f107 0318 	add.w	r3, r7, #24
 8001148:	4618      	mov	r0, r3
 800114a:	f000 f895 	bl	8001278 <_ZN11LedNotifier2onEv>
 800114e:	e01a      	b.n	8001186 <_Z14StartLedUpTaskPKv+0x72>

			}
			else if (evt.value.signals == 0x02){
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	2b02      	cmp	r3, #2
 8001154:	d105      	bne.n	8001162 <_Z14StartLedUpTaskPKv+0x4e>
				led.off();
 8001156:	f107 0318 	add.w	r3, r7, #24
 800115a:	4618      	mov	r0, r3
 800115c:	f000 f8ab 	bl	80012b6 <_ZN11LedNotifier3offEv>
 8001160:	e011      	b.n	8001186 <_Z14StartLedUpTaskPKv+0x72>

			}
			else if (evt.value.signals == 0x04){
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	2b04      	cmp	r3, #4
 8001166:	d106      	bne.n	8001176 <_Z14StartLedUpTaskPKv+0x62>
				led.blink_config(100);
 8001168:	f107 0318 	add.w	r3, r7, #24
 800116c:	2164      	movs	r1, #100	; 0x64
 800116e:	4618      	mov	r0, r3
 8001170:	f000 f8c0 	bl	80012f4 <_ZN11LedNotifier12blink_configEm>
 8001174:	e007      	b.n	8001186 <_Z14StartLedUpTaskPKv+0x72>

			}
			else if (evt.value.signals== 0x08){
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	2b08      	cmp	r3, #8
 800117a:	d104      	bne.n	8001186 <_Z14StartLedUpTaskPKv+0x72>
				led.blink_process();
 800117c:	f107 0318 	add.w	r3, r7, #24
 8001180:	4618      	mov	r0, r3
 8001182:	f000 f8e1 	bl	8001348 <_ZN11LedNotifier13blink_processEv>

			}


		osDelay(50);
 8001186:	2032      	movs	r0, #50	; 0x32
 8001188:	f002 f92d 	bl	80033e6 <osDelay>

	}
 800118c:	e7cf      	b.n	800112e <_Z14StartLedUpTaskPKv+0x1a>
	LedNotifier led(LD2_GPIO_Port, LD2_Pin, &htim4);
 800118e:	f107 0318 	add.w	r3, r7, #24
 8001192:	4618      	mov	r0, r3
 8001194:	f000 f984 	bl	80014a0 <_ZN11LedNotifierD1Ev>
 8001198:	f003 f953 	bl	8004442 <__cxa_end_cleanup>
 800119c:	20001128 	.word	0x20001128
 80011a0:	40010800 	.word	0x40010800

080011a4 <HAL_UART_RxCpltCallback>:
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	//static uint16_t per =500;
	if	   (RXdata == 'n') osSignalSet(LedUpHandle, 1 << 0);
 80011ac:	4b14      	ldr	r3, [pc, #80]	; (8001200 <HAL_UART_RxCpltCallback+0x5c>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	2b6e      	cmp	r3, #110	; 0x6e
 80011b2:	d106      	bne.n	80011c2 <HAL_UART_RxCpltCallback+0x1e>
 80011b4:	4b13      	ldr	r3, [pc, #76]	; (8001204 <HAL_UART_RxCpltCallback+0x60>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	2101      	movs	r1, #1
 80011ba:	4618      	mov	r0, r3
 80011bc:	f002 f91c 	bl	80033f8 <osSignalSet>
 80011c0:	e014      	b.n	80011ec <HAL_UART_RxCpltCallback+0x48>
	else if(RXdata == 'f') osSignalSet(LedUpHandle, 1 << 1);
 80011c2:	4b0f      	ldr	r3, [pc, #60]	; (8001200 <HAL_UART_RxCpltCallback+0x5c>)
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	2b66      	cmp	r3, #102	; 0x66
 80011c8:	d106      	bne.n	80011d8 <HAL_UART_RxCpltCallback+0x34>
 80011ca:	4b0e      	ldr	r3, [pc, #56]	; (8001204 <HAL_UART_RxCpltCallback+0x60>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	2102      	movs	r1, #2
 80011d0:	4618      	mov	r0, r3
 80011d2:	f002 f911 	bl	80033f8 <osSignalSet>
 80011d6:	e009      	b.n	80011ec <HAL_UART_RxCpltCallback+0x48>
	else if(RXdata == 'b') osSignalSet(LedUpHandle, 1 << 2);
 80011d8:	4b09      	ldr	r3, [pc, #36]	; (8001200 <HAL_UART_RxCpltCallback+0x5c>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	2b62      	cmp	r3, #98	; 0x62
 80011de:	d105      	bne.n	80011ec <HAL_UART_RxCpltCallback+0x48>
 80011e0:	4b08      	ldr	r3, [pc, #32]	; (8001204 <HAL_UART_RxCpltCallback+0x60>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2104      	movs	r1, #4
 80011e6:	4618      	mov	r0, r3
 80011e8:	f002 f906 	bl	80033f8 <osSignalSet>


	HAL_UART_Receive_IT(&huart3, &RXdata, 1);
 80011ec:	2201      	movs	r2, #1
 80011ee:	4904      	ldr	r1, [pc, #16]	; (8001200 <HAL_UART_RxCpltCallback+0x5c>)
 80011f0:	4805      	ldr	r0, [pc, #20]	; (8001208 <HAL_UART_RxCpltCallback+0x64>)
 80011f2:	f001 ffbf 	bl	8003174 <HAL_UART_Receive_IT>
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	200000b8 	.word	0x200000b8
 8001204:	2000009c 	.word	0x2000009c
 8001208:	20001170 	.word	0x20001170

0800120c <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]

  if (htim->Instance == TIM1) {
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a09      	ldr	r2, [pc, #36]	; (8001240 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d101      	bne.n	8001222 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800121e:	f000 fc7f 	bl	8001b20 <HAL_IncTick>
  }
  if(htim->Instance == TIM4){
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a07      	ldr	r2, [pc, #28]	; (8001244 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d105      	bne.n	8001238 <HAL_TIM_PeriodElapsedCallback+0x2c>
	  osSignalSet(LedUpHandle, 0x08);
 800122c:	4b06      	ldr	r3, [pc, #24]	; (8001248 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2108      	movs	r1, #8
 8001232:	4618      	mov	r0, r3
 8001234:	f002 f8e0 	bl	80033f8 <osSignalSet>
  }

}
 8001238:	bf00      	nop
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40012c00 	.word	0x40012c00
 8001244:	40000800 	.word	0x40000800
 8001248:	2000009c 	.word	0x2000009c

0800124c <_ZN11LedNotifier13getONPinStateEv>:
	LedState curState;

	uint8_t isReversed;   								/** flag of reversed led logic */
	GPIO_PinState onState; 								/** state consider as ON */
	GPIO_PinState offState; 							/** state consider as OFF */
	GPIO_PinState getONPinState(){ return onState;};  	/** return real ON state */
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	7edb      	ldrb	r3, [r3, #27]
 8001258:	4618      	mov	r0, r3
 800125a:	370c      	adds	r7, #12
 800125c:	46bd      	mov	sp, r7
 800125e:	bc80      	pop	{r7}
 8001260:	4770      	bx	lr

08001262 <_ZN11LedNotifier14getOFFPinStateEv>:
	GPIO_PinState getOFFPinState(){return offState; }; 	/** return real OFF state */
 8001262:	b480      	push	{r7}
 8001264:	b083      	sub	sp, #12
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	7f1b      	ldrb	r3, [r3, #28]
 800126e:	4618      	mov	r0, r3
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	bc80      	pop	{r7}
 8001276:	4770      	bx	lr

08001278 <_ZN11LedNotifier2onEv>:
 *      Author: Igor
 */

#include <LedNotifier.h>

void LedNotifier::on(){
 8001278:	b5b0      	push	{r4, r5, r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
	if(curState == BLINK) timerSTOP();
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	7e5b      	ldrb	r3, [r3, #25]
 8001284:	2b02      	cmp	r3, #2
 8001286:	d102      	bne.n	800128e <_ZN11LedNotifier2onEv+0x16>
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f000 f8ab 	bl	80013e4 <_ZN11LedNotifier9timerSTOPEv>
	curState = ON;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2201      	movs	r2, #1
 8001292:	765a      	strb	r2, [r3, #25]
	HAL_GPIO_WritePin(Port,Pin, getONPinState());
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	685c      	ldr	r4, [r3, #4]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	891d      	ldrh	r5, [r3, #8]
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7ff ffd5 	bl	800124c <_ZN11LedNotifier13getONPinStateEv>
 80012a2:	4603      	mov	r3, r0
 80012a4:	461a      	mov	r2, r3
 80012a6:	4629      	mov	r1, r5
 80012a8:	4620      	mov	r0, r4
 80012aa:	f001 f955 	bl	8002558 <HAL_GPIO_WritePin>

}
 80012ae:	bf00      	nop
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bdb0      	pop	{r4, r5, r7, pc}

080012b6 <_ZN11LedNotifier3offEv>:

void LedNotifier::off(){
 80012b6:	b5b0      	push	{r4, r5, r7, lr}
 80012b8:	b082      	sub	sp, #8
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	6078      	str	r0, [r7, #4]
	if(curState == BLINK) timerSTOP();
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	7e5b      	ldrb	r3, [r3, #25]
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d102      	bne.n	80012cc <_ZN11LedNotifier3offEv+0x16>
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f000 f88c 	bl	80013e4 <_ZN11LedNotifier9timerSTOPEv>
	curState = OFF;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2200      	movs	r2, #0
 80012d0:	765a      	strb	r2, [r3, #25]
	HAL_GPIO_WritePin(Port,Pin, getOFFPinState());
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	685c      	ldr	r4, [r3, #4]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	891d      	ldrh	r5, [r3, #8]
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f7ff ffc1 	bl	8001262 <_ZN11LedNotifier14getOFFPinStateEv>
 80012e0:	4603      	mov	r3, r0
 80012e2:	461a      	mov	r2, r3
 80012e4:	4629      	mov	r1, r5
 80012e6:	4620      	mov	r0, r4
 80012e8:	f001 f936 	bl	8002558 <HAL_GPIO_WritePin>

}
 80012ec:	bf00      	nop
 80012ee:	3708      	adds	r7, #8
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bdb0      	pop	{r4, r5, r7, pc}

080012f4 <_ZN11LedNotifier12blink_configEm>:

void LedNotifier::blink_config( uint32_t perON){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
	blink_config(perON,perON);
 80012fe:	683a      	ldr	r2, [r7, #0]
 8001300:	6839      	ldr	r1, [r7, #0]
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f000 f804 	bl	8001310 <_ZN11LedNotifier12blink_configEmm>
}
 8001308:	bf00      	nop
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <_ZN11LedNotifier12blink_configEmm>:

void LedNotifier::blink_config( uint32_t perON, uint32_t perOFF){
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	60f8      	str	r0, [r7, #12]
 8001318:	60b9      	str	r1, [r7, #8]
 800131a:	607a      	str	r2, [r7, #4]
	// initial state of led in blinking mode
	on();
 800131c:	68f8      	ldr	r0, [r7, #12]
 800131e:	f7ff ffab 	bl	8001278 <_ZN11LedNotifier2onEv>
	// update led state
	curState = BLINK;
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	2202      	movs	r2, #2
 8001326:	765a      	strb	r2, [r3, #25]
	blink_state = blinkOn;
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	2201      	movs	r2, #1
 800132c:	761a      	strb	r2, [r3, #24]

	// saving required periods
	blinkPeriodON = perON;
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	68ba      	ldr	r2, [r7, #8]
 8001332:	611a      	str	r2, [r3, #16]
	blinkPeriodOFF = perOFF;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	615a      	str	r2, [r3, #20]

	timerSTART();
 800133a:	68f8      	ldr	r0, [r7, #12]
 800133c:	f000 f864 	bl	8001408 <_ZN11LedNotifier10timerSTARTEv>
}
 8001340:	bf00      	nop
 8001342:	3710      	adds	r7, #16
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <_ZN11LedNotifier13blink_processEv>:

void LedNotifier::blink_process(){
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
	// process called by timer interrupt (not directly)
	if(curState == BLINK){
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	7e5b      	ldrb	r3, [r3, #25]
 8001354:	2b02      	cmp	r3, #2
 8001356:	d10b      	bne.n	8001370 <_ZN11LedNotifier13blink_processEv+0x28>
		timerSTOP();
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f000 f843 	bl	80013e4 <_ZN11LedNotifier9timerSTOPEv>
		toggle();
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f000 f80a 	bl	8001378 <_ZN11LedNotifier6toggleEv>
		toggle_blinkstate();
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f000 f817 	bl	8001398 <_ZN11LedNotifier17toggle_blinkstateEv>
		timerSTART();
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f000 f84c 	bl	8001408 <_ZN11LedNotifier10timerSTARTEv>
	}
}
 8001370:	bf00      	nop
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <_ZN11LedNotifier6toggleEv>:

void LedNotifier::toggle(){
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(Port,Pin);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	685a      	ldr	r2, [r3, #4]
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	891b      	ldrh	r3, [r3, #8]
 8001388:	4619      	mov	r1, r3
 800138a:	4610      	mov	r0, r2
 800138c:	f001 f8e9 	bl	8002562 <HAL_GPIO_TogglePin>
}
 8001390:	bf00      	nop
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}

08001398 <_ZN11LedNotifier17toggle_blinkstateEv>:

void LedNotifier::toggle_blinkstate(){
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
	if (blink_state == blinkOff) blink_state = blinkOn;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	7e1b      	ldrb	r3, [r3, #24]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d103      	bne.n	80013b0 <_ZN11LedNotifier17toggle_blinkstateEv+0x18>
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2201      	movs	r2, #1
 80013ac:	761a      	strb	r2, [r3, #24]
	else 						 blink_state = blinkOff;
}
 80013ae:	e002      	b.n	80013b6 <_ZN11LedNotifier17toggle_blinkstateEv+0x1e>
	else 						 blink_state = blinkOff;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2200      	movs	r2, #0
 80013b4:	761a      	strb	r2, [r3, #24]
}
 80013b6:	bf00      	nop
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bc80      	pop	{r7}
 80013be:	4770      	bx	lr

080013c0 <_ZN11LedNotifier9getPeriodEv>:

uint32_t LedNotifier::getPeriod(){
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
	if(blink_state == blinkOff) return blinkPeriodOFF;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	7e1b      	ldrb	r3, [r3, #24]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d102      	bne.n	80013d6 <_ZN11LedNotifier9getPeriodEv+0x16>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	695b      	ldr	r3, [r3, #20]
 80013d4:	e001      	b.n	80013da <_ZN11LedNotifier9getPeriodEv+0x1a>
	else 						return blinkPeriodON;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	691b      	ldr	r3, [r3, #16]
}
 80013da:	4618      	mov	r0, r3
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr

080013e4 <_ZN11LedNotifier9timerSTOPEv>:


void LedNotifier::timerSTOP(){
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Stop_IT(timer);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	4618      	mov	r0, r3
 80013f2:	f001 fc25 	bl	8002c40 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_SetCounter(timer, 0 );
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	68db      	ldr	r3, [r3, #12]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2200      	movs	r2, #0
 80013fe:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001400:	bf00      	nop
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}

08001408 <_ZN11LedNotifier10timerSTARTEv>:

void LedNotifier::timerSTART(){
 8001408:	b590      	push	{r4, r7, lr}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(timer, getPeriod());
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	681c      	ldr	r4, [r3, #0]
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f7ff ffd2 	bl	80013c0 <_ZN11LedNotifier9getPeriodEv>
 800141c:	4603      	mov	r3, r0
 800141e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	68dc      	ldr	r4, [r3, #12]
 8001424:	6878      	ldr	r0, [r7, #4]
 8001426:	f7ff ffcb 	bl	80013c0 <_ZN11LedNotifier9getPeriodEv>
 800142a:	4603      	mov	r3, r0
 800142c:	60e3      	str	r3, [r4, #12]
	HAL_TIM_Base_Start_IT(timer);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	68db      	ldr	r3, [r3, #12]
 8001432:	4618      	mov	r0, r3
 8001434:	f001 fbda 	bl	8002bec <HAL_TIM_Base_Start_IT>
}
 8001438:	bf00      	nop
 800143a:	370c      	adds	r7, #12
 800143c:	46bd      	mov	sp, r7
 800143e:	bd90      	pop	{r4, r7, pc}

08001440 <_ZN11LedNotifierC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefh>:
LedNotifier::LedState LedNotifier::getState(){
	return curState;
}


LedNotifier::LedNotifier(GPIO_TypeDef *port, uint16_t pin,TIM_HandleTypeDef* tim,uint8_t rev):
 8001440:	b480      	push	{r7}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
 8001446:	60f8      	str	r0, [r7, #12]
 8001448:	60b9      	str	r1, [r7, #8]
 800144a:	603b      	str	r3, [r7, #0]
 800144c:	4613      	mov	r3, r2
 800144e:	80fb      	strh	r3, [r7, #6]
	Port(port), Pin(pin), timer(tim){
 8001450:	4a12      	ldr	r2, [pc, #72]	; (800149c <_ZN11LedNotifierC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefh+0x5c>)
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	68ba      	ldr	r2, [r7, #8]
 800145a:	605a      	str	r2, [r3, #4]
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	88fa      	ldrh	r2, [r7, #6]
 8001460:	811a      	strh	r2, [r3, #8]
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	683a      	ldr	r2, [r7, #0]
 8001466:	60da      	str	r2, [r3, #12]
	isReversed = rev;
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	7e3a      	ldrb	r2, [r7, #24]
 800146c:	769a      	strb	r2, [r3, #26]
	if(isReversed){ onState = GPIO_PIN_RESET; offState= GPIO_PIN_SET;}
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	7e9b      	ldrb	r3, [r3, #26]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d006      	beq.n	8001484 <_ZN11LedNotifierC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefh+0x44>
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	2200      	movs	r2, #0
 800147a:	76da      	strb	r2, [r3, #27]
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	2201      	movs	r2, #1
 8001480:	771a      	strb	r2, [r3, #28]
 8001482:	e005      	b.n	8001490 <_ZN11LedNotifierC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefh+0x50>
	else          { onState = GPIO_PIN_SET;   offState= GPIO_PIN_RESET;}
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	2201      	movs	r2, #1
 8001488:	76da      	strb	r2, [r3, #27]
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	2200      	movs	r2, #0
 800148e:	771a      	strb	r2, [r3, #28]

}
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	4618      	mov	r0, r3
 8001494:	3714      	adds	r7, #20
 8001496:	46bd      	mov	sp, r7
 8001498:	bc80      	pop	{r7}
 800149a:	4770      	bx	lr
 800149c:	08004f84 	.word	0x08004f84

080014a0 <_ZN11LedNotifierD1Ev>:

LedNotifier::~LedNotifier() {
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	4a04      	ldr	r2, [pc, #16]	; (80014bc <_ZN11LedNotifierD1Ev+0x1c>)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4618      	mov	r0, r3
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bc80      	pop	{r7}
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop
 80014bc:	08004f84 	.word	0x08004f84

080014c0 <_ZN11LedNotifierD0Ev>:
LedNotifier::~LedNotifier() {
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
}
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f7ff ffe9 	bl	80014a0 <_ZN11LedNotifierD1Ev>
 80014ce:	6878      	ldr	r0, [r7, #4]
 80014d0:	f002 ffb5 	bl	800443e <_ZdlPv>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	4618      	mov	r0, r3
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
	...

080014e0 <MX_ADC1_Init>:
{
  ADC_ChannelConfTypeDef sConfig = {0};

  /** Common config 
  */
  hadc1.Instance = ADC1;
 80014e0:	4819      	ldr	r0, [pc, #100]	; (8001548 <MX_ADC1_Init+0x68>)
 80014e2:	4b1a      	ldr	r3, [pc, #104]	; (800154c <MX_ADC1_Init+0x6c>)
{
 80014e4:	b530      	push	{r4, r5, lr}
  hadc1.Instance = ADC1;
 80014e6:	6003      	str	r3, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80014e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014ec:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014ee:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  ADC_ChannelConfTypeDef sConfig = {0};
 80014f2:	2400      	movs	r4, #0
  hadc1.Init.ContinuousConvMode = ENABLE;
 80014f4:	2501      	movs	r5, #1
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014f6:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 2;
 80014f8:	2302      	movs	r3, #2
{
 80014fa:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 80014fc:	9401      	str	r4, [sp, #4]
 80014fe:	9402      	str	r4, [sp, #8]
 8001500:	9403      	str	r4, [sp, #12]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001502:	7305      	strb	r5, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001504:	7504      	strb	r4, [r0, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001506:	6044      	str	r4, [r0, #4]
  hadc1.Init.NbrOfConversion = 2;
 8001508:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800150a:	f000 fd25 	bl	8001f58 <HAL_ADC_Init>
 800150e:	b108      	cbz	r0, 8001514 <MX_ADC1_Init+0x34>
  {
    Error_Handler();
 8001510:	f000 f99b 	bl	800184a <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001514:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001516:	a901      	add	r1, sp, #4
 8001518:	480b      	ldr	r0, [pc, #44]	; (8001548 <MX_ADC1_Init+0x68>)
  sConfig.Channel = ADC_CHANNEL_0;
 800151a:	9401      	str	r4, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800151c:	9502      	str	r5, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800151e:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001520:	f000 fb4c 	bl	8001bbc <HAL_ADC_ConfigChannel>
 8001524:	b108      	cbz	r0, 800152a <MX_ADC1_Init+0x4a>
  {
    Error_Handler();
 8001526:	f000 f990 	bl	800184a <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800152a:	2301      	movs	r3, #1
 800152c:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800152e:	2302      	movs	r3, #2
 8001530:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8001532:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001534:	a901      	add	r1, sp, #4
 8001536:	4804      	ldr	r0, [pc, #16]	; (8001548 <MX_ADC1_Init+0x68>)
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8001538:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800153a:	f000 fb3f 	bl	8001bbc <HAL_ADC_ConfigChannel>
 800153e:	b108      	cbz	r0, 8001544 <MX_ADC1_Init+0x64>
  {
    Error_Handler();
 8001540:	f000 f983 	bl	800184a <Error_Handler>
  }

}
 8001544:	b005      	add	sp, #20
 8001546:	bd30      	pop	{r4, r5, pc}
 8001548:	2000106c 	.word	0x2000106c
 800154c:	40012400 	.word	0x40012400

08001550 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001550:	b530      	push	{r4, r5, lr}
 8001552:	4605      	mov	r5, r0
 8001554:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001556:	2210      	movs	r2, #16
 8001558:	2100      	movs	r1, #0
 800155a:	a802      	add	r0, sp, #8
 800155c:	f003 fc3b 	bl	8004dd6 <memset>
  if(adcHandle->Instance==ADC1)
 8001560:	682a      	ldr	r2, [r5, #0]
 8001562:	4b1c      	ldr	r3, [pc, #112]	; (80015d4 <HAL_ADC_MspInit+0x84>)
 8001564:	429a      	cmp	r2, r3
 8001566:	d133      	bne.n	80015d0 <HAL_ADC_MspInit+0x80>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001568:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 800156c:	699a      	ldr	r2, [r3, #24]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800156e:	481a      	ldr	r0, [pc, #104]	; (80015d8 <HAL_ADC_MspInit+0x88>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001570:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001574:	619a      	str	r2, [r3, #24]
 8001576:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001578:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 800157a:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800157e:	9200      	str	r2, [sp, #0]
 8001580:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001582:	699a      	ldr	r2, [r3, #24]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001584:	4c15      	ldr	r4, [pc, #84]	; (80015dc <HAL_ADC_MspInit+0x8c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001586:	f042 0204 	orr.w	r2, r2, #4
 800158a:	619a      	str	r2, [r3, #24]
 800158c:	699b      	ldr	r3, [r3, #24]
 800158e:	f003 0304 	and.w	r3, r3, #4
 8001592:	9301      	str	r3, [sp, #4]
 8001594:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001596:	2303      	movs	r3, #3
 8001598:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800159a:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800159c:	f000 fefa 	bl	8002394 <HAL_GPIO_Init>
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80015a0:	2280      	movs	r2, #128	; 0x80
 80015a2:	60e2      	str	r2, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80015a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015a8:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80015aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_adc1.Instance = DMA1_Channel1;
 80015ae:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <HAL_ADC_MspInit+0x90>)
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80015b0:	6162      	str	r2, [r4, #20]
    hdma_adc1.Instance = DMA1_Channel1;
 80015b2:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80015b4:	2220      	movs	r2, #32
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015b6:	2300      	movs	r3, #0
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80015b8:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015ba:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80015bc:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80015be:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80015c0:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80015c2:	f000 fd9d 	bl	8002100 <HAL_DMA_Init>
 80015c6:	b108      	cbz	r0, 80015cc <HAL_ADC_MspInit+0x7c>
    {
      Error_Handler();
 80015c8:	f000 f93f 	bl	800184a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80015cc:	622c      	str	r4, [r5, #32]
 80015ce:	6265      	str	r5, [r4, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80015d0:	b007      	add	sp, #28
 80015d2:	bd30      	pop	{r4, r5, pc}
 80015d4:	40012400 	.word	0x40012400
 80015d8:	40010800 	.word	0x40010800
 80015dc:	2000109c 	.word	0x2000109c
 80015e0:	40020008 	.word	0x40020008

080015e4 <MX_DMA_Init>:
  */
void MX_DMA_Init(void) 
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015e4:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <MX_DMA_Init+0x2c>)
{
 80015e6:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015e8:	695a      	ldr	r2, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80015ea:	2105      	movs	r1, #5
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015ec:	f042 0201 	orr.w	r2, r2, #1
 80015f0:	615a      	str	r2, [r3, #20]
 80015f2:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80015f4:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015f6:	f003 0301 	and.w	r3, r3, #1
 80015fa:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80015fc:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015fe:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001600:	f000 fd3c 	bl	800207c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001604:	200b      	movs	r0, #11
 8001606:	f000 fd6d 	bl	80020e4 <HAL_NVIC_EnableIRQ>

}
 800160a:	b003      	add	sp, #12
 800160c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001610:	40021000 	.word	0x40021000

08001614 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	60f8      	str	r0, [r7, #12]
 800161c:	60b9      	str	r1, [r7, #8]
 800161e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	4a06      	ldr	r2, [pc, #24]	; (800163c <vApplicationGetIdleTaskMemory+0x28>)
 8001624:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	4a05      	ldr	r2, [pc, #20]	; (8001640 <vApplicationGetIdleTaskMemory+0x2c>)
 800162a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2280      	movs	r2, #128	; 0x80
 8001630:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001632:	bf00      	nop
 8001634:	3714      	adds	r7, #20
 8001636:	46bd      	mov	sp, r7
 8001638:	bc80      	pop	{r7}
 800163a:	4770      	bx	lr
 800163c:	200000c0 	.word	0x200000c0
 8001640:	20000114 	.word	0x20000114

08001644 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001644:	b5b0      	push	{r4, r5, r7, lr}
 8001646:	b088      	sub	sp, #32
 8001648:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800164a:	4b0b      	ldr	r3, [pc, #44]	; (8001678 <MX_FREERTOS_Init+0x34>)
 800164c:	1d3c      	adds	r4, r7, #4
 800164e:	461d      	mov	r5, r3
 8001650:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001652:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001654:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001658:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800165c:	1d3b      	adds	r3, r7, #4
 800165e:	2100      	movs	r1, #0
 8001660:	4618      	mov	r0, r3
 8001662:	f001 fe98 	bl	8003396 <osThreadCreate>
 8001666:	4602      	mov	r2, r0
 8001668:	4b04      	ldr	r3, [pc, #16]	; (800167c <MX_FREERTOS_Init+0x38>)
 800166a:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  AllTasks_init();
 800166c:	f7ff fd00 	bl	8001070 <_Z13AllTasks_initv>
  /* USER CODE END RTOS_THREADS */

}
 8001670:	bf00      	nop
 8001672:	3720      	adds	r7, #32
 8001674:	46bd      	mov	sp, r7
 8001676:	bdb0      	pop	{r4, r5, r7, pc}
 8001678:	08004fb0 	.word	0x08004fb0
 800167c:	200000bc 	.word	0x200000bc

08001680 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001688:	2001      	movs	r0, #1
 800168a:	f001 feac 	bl	80033e6 <osDelay>
 800168e:	e7fb      	b.n	8001688 <StartDefaultTask+0x8>

08001690 <MX_GPIO_Init>:
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001690:	2210      	movs	r2, #16
{
 8001692:	b570      	push	{r4, r5, r6, lr}
 8001694:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001696:	eb0d 0002 	add.w	r0, sp, r2
 800169a:	2100      	movs	r1, #0
 800169c:	f003 fb9b 	bl	8004dd6 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016a0:	4b29      	ldr	r3, [pc, #164]	; (8001748 <MX_GPIO_Init+0xb8>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80016a2:	4d2a      	ldr	r5, [pc, #168]	; (800174c <MX_GPIO_Init+0xbc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016a4:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80016a6:	4628      	mov	r0, r5
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016a8:	f042 0210 	orr.w	r2, r2, #16
 80016ac:	619a      	str	r2, [r3, #24]
 80016ae:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80016b0:	2120      	movs	r1, #32
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016b2:	f002 0210 	and.w	r2, r2, #16
 80016b6:	9200      	str	r2, [sp, #0]
 80016b8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016ba:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016bc:	2400      	movs	r4, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016be:	f042 0220 	orr.w	r2, r2, #32
 80016c2:	619a      	str	r2, [r3, #24]
 80016c4:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c6:	2602      	movs	r6, #2
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016c8:	f002 0220 	and.w	r2, r2, #32
 80016cc:	9201      	str	r2, [sp, #4]
 80016ce:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d0:	699a      	ldr	r2, [r3, #24]
 80016d2:	f042 0204 	orr.w	r2, r2, #4
 80016d6:	619a      	str	r2, [r3, #24]
 80016d8:	699a      	ldr	r2, [r3, #24]
 80016da:	f002 0204 	and.w	r2, r2, #4
 80016de:	9202      	str	r2, [sp, #8]
 80016e0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e2:	699a      	ldr	r2, [r3, #24]
 80016e4:	f042 0208 	orr.w	r2, r2, #8
 80016e8:	619a      	str	r2, [r3, #24]
 80016ea:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80016ec:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ee:	f003 0308 	and.w	r3, r3, #8
 80016f2:	9303      	str	r3, [sp, #12]
 80016f4:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80016f6:	f000 ff2f 	bl	8002558 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 80016fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016fe:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001700:	4b13      	ldr	r3, [pc, #76]	; (8001750 <MX_GPIO_Init+0xc0>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001702:	a904      	add	r1, sp, #16
 8001704:	4813      	ldr	r0, [pc, #76]	; (8001754 <MX_GPIO_Init+0xc4>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001706:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001708:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800170a:	f000 fe43 	bl	8002394 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800170e:	230c      	movs	r3, #12
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001710:	a904      	add	r1, sp, #16
 8001712:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001714:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001716:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001718:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800171a:	f000 fe3b 	bl	8002394 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800171e:	2320      	movs	r3, #32
 8001720:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001722:	2301      	movs	r3, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001724:	a904      	add	r1, sp, #16
 8001726:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001728:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800172c:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800172e:	f000 fe31 	bl	8002394 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001732:	4622      	mov	r2, r4
 8001734:	2105      	movs	r1, #5
 8001736:	2028      	movs	r0, #40	; 0x28
 8001738:	f000 fca0 	bl	800207c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800173c:	2028      	movs	r0, #40	; 0x28
 800173e:	f000 fcd1 	bl	80020e4 <HAL_NVIC_EnableIRQ>

}
 8001742:	b008      	add	sp, #32
 8001744:	bd70      	pop	{r4, r5, r6, pc}
 8001746:	bf00      	nop
 8001748:	40021000 	.word	0x40021000
 800174c:	40010800 	.word	0x40010800
 8001750:	10110000 	.word	0x10110000
 8001754:	40011000 	.word	0x40011000

08001758 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800175c:	f000 f9ce 	bl	8001afc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001760:	f000 f80f 	bl	8001782 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001764:	f7ff ff94 	bl	8001690 <MX_GPIO_Init>
  MX_DMA_Init();
 8001768:	f7ff ff3c 	bl	80015e4 <MX_DMA_Init>
  MX_ADC1_Init();
 800176c:	f7ff feb8 	bl	80014e0 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8001770:	f000 f964 	bl	8001a3c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_TIM4_Init();
 8001774:	f000 f908 	bl	8001988 <MX_TIM4_Init>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001778:	f7ff ff64 	bl	8001644 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 800177c:	f001 fe06 	bl	800338c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001780:	e7fe      	b.n	8001780 <main+0x28>

08001782 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	b094      	sub	sp, #80	; 0x50
 8001786:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001788:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800178c:	2228      	movs	r2, #40	; 0x28
 800178e:	2100      	movs	r1, #0
 8001790:	4618      	mov	r0, r3
 8001792:	f003 fb20 	bl	8004dd6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001796:	f107 0314 	add.w	r3, r7, #20
 800179a:	2200      	movs	r2, #0
 800179c:	601a      	str	r2, [r3, #0]
 800179e:	605a      	str	r2, [r3, #4]
 80017a0:	609a      	str	r2, [r3, #8]
 80017a2:	60da      	str	r2, [r3, #12]
 80017a4:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017a6:	1d3b      	adds	r3, r7, #4
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	605a      	str	r2, [r3, #4]
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017b2:	2302      	movs	r3, #2
 80017b4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017b6:	2301      	movs	r3, #1
 80017b8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017ba:	2310      	movs	r3, #16
 80017bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017be:	2302      	movs	r3, #2
 80017c0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80017c2:	2300      	movs	r3, #0
 80017c4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 80017c6:	2300      	movs	r3, #0
 80017c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017ce:	4618      	mov	r0, r3
 80017d0:	f000 fede 	bl	8002590 <HAL_RCC_OscConfig>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	bf14      	ite	ne
 80017da:	2301      	movne	r3, #1
 80017dc:	2300      	moveq	r3, #0
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80017e4:	f000 f831 	bl	800184a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017e8:	230f      	movs	r3, #15
 80017ea:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017ec:	2302      	movs	r3, #2
 80017ee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017f0:	2300      	movs	r3, #0
 80017f2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017f8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017fa:	2300      	movs	r3, #0
 80017fc:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80017fe:	f107 0314 	add.w	r3, r7, #20
 8001802:	2100      	movs	r1, #0
 8001804:	4618      	mov	r0, r3
 8001806:	f001 f89d 	bl	8002944 <HAL_RCC_ClockConfig>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	bf14      	ite	ne
 8001810:	2301      	movne	r3, #1
 8001812:	2300      	moveq	r3, #0
 8001814:	b2db      	uxtb	r3, r3
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800181a:	f000 f816 	bl	800184a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800181e:	2302      	movs	r3, #2
 8001820:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001822:	2300      	movs	r3, #0
 8001824:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001826:	1d3b      	adds	r3, r7, #4
 8001828:	4618      	mov	r0, r3
 800182a:	f001 f967 	bl	8002afc <HAL_RCCEx_PeriphCLKConfig>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	bf14      	ite	ne
 8001834:	2301      	movne	r3, #1
 8001836:	2300      	moveq	r3, #0
 8001838:	b2db      	uxtb	r3, r3
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800183e:	f000 f804 	bl	800184a <Error_Handler>
  }
}
 8001842:	bf00      	nop
 8001844:	3750      	adds	r7, #80	; 0x50
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}

0800184a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800184a:	b480      	push	{r7}
 800184c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800184e:	bf00      	nop
 8001850:	46bd      	mov	sp, r7
 8001852:	bc80      	pop	{r7}
 8001854:	4770      	bx	lr
	...

08001858 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001858:	4b11      	ldr	r3, [pc, #68]	; (80018a0 <HAL_MspInit+0x48>)
{
 800185a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 800185c:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800185e:	210f      	movs	r1, #15
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001860:	f042 0201 	orr.w	r2, r2, #1
 8001864:	619a      	str	r2, [r3, #24]
 8001866:	699a      	ldr	r2, [r3, #24]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001868:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_AFIO_CLK_ENABLE();
 800186c:	f002 0201 	and.w	r2, r2, #1
 8001870:	9200      	str	r2, [sp, #0]
 8001872:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001874:	69da      	ldr	r2, [r3, #28]
 8001876:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800187a:	61da      	str	r2, [r3, #28]
 800187c:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800187e:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8001880:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001884:	9301      	str	r3, [sp, #4]
 8001886:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001888:	f000 fbf8 	bl	800207c <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800188c:	4a05      	ldr	r2, [pc, #20]	; (80018a4 <HAL_MspInit+0x4c>)
 800188e:	6853      	ldr	r3, [r2, #4]
 8001890:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001894:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001898:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800189a:	b003      	add	sp, #12
 800189c:	f85d fb04 	ldr.w	pc, [sp], #4
 80018a0:	40021000 	.word	0x40021000
 80018a4:	40010000 	.word	0x40010000

080018a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018a8:	b510      	push	{r4, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 80018aa:	4601      	mov	r1, r0
{
 80018ac:	b088      	sub	sp, #32
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 80018ae:	2200      	movs	r2, #0
 80018b0:	2019      	movs	r0, #25
 80018b2:	f000 fbe3 	bl	800207c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 80018b6:	2019      	movs	r0, #25
 80018b8:	f000 fc14 	bl	80020e4 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80018bc:	4b14      	ldr	r3, [pc, #80]	; (8001910 <HAL_InitTick+0x68>)
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018be:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM1_CLK_ENABLE();
 80018c0:	699a      	ldr	r2, [r3, #24]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018c2:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM1_CLK_ENABLE();
 80018c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80018c8:	619a      	str	r2, [r3, #24]
 80018ca:	699b      	ldr	r3, [r3, #24]
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80018cc:	4c11      	ldr	r4, [pc, #68]	; (8001914 <HAL_InitTick+0x6c>)
  __HAL_RCC_TIM1_CLK_ENABLE();
 80018ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018d2:	9302      	str	r3, [sp, #8]
 80018d4:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018d6:	f001 f8f3 	bl	8002ac0 <HAL_RCC_GetClockConfig>
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80018da:	f001 f8e1 	bl	8002aa0 <HAL_RCC_GetPCLK2Freq>
  htim1.Instance = TIM1;
 80018de:	4b0e      	ldr	r3, [pc, #56]	; (8001918 <HAL_InitTick+0x70>)
 80018e0:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 80018e2:	f240 33e7 	movw	r3, #999	; 0x3e7
 80018e6:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80018e8:	4b0c      	ldr	r3, [pc, #48]	; (800191c <HAL_InitTick+0x74>)
 80018ea:	fbb0 f0f3 	udiv	r0, r0, r3
  htim1.Init.Prescaler = uwPrescalerValue;
  htim1.Init.ClockDivision = 0;
 80018ee:	2300      	movs	r3, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80018f0:	3801      	subs	r0, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 80018f2:	6060      	str	r0, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80018f4:	4620      	mov	r0, r4
  htim1.Init.ClockDivision = 0;
 80018f6:	6123      	str	r3, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018f8:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80018fa:	f001 fa99 	bl	8002e30 <HAL_TIM_Base_Init>
 80018fe:	b920      	cbnz	r0, 800190a <HAL_InitTick+0x62>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001900:	4620      	mov	r0, r4
 8001902:	f001 f973 	bl	8002bec <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 8001906:	b008      	add	sp, #32
 8001908:	bd10      	pop	{r4, pc}
  return HAL_ERROR;
 800190a:	2001      	movs	r0, #1
 800190c:	e7fb      	b.n	8001906 <HAL_InitTick+0x5e>
 800190e:	bf00      	nop
 8001910:	40021000 	.word	0x40021000
 8001914:	200010e0 	.word	0x200010e0
 8001918:	40012c00 	.word	0x40012c00
 800191c:	000f4240 	.word	0x000f4240

08001920 <NMI_Handler>:
 8001920:	4770      	bx	lr

08001922 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001922:	e7fe      	b.n	8001922 <HardFault_Handler>

08001924 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001924:	e7fe      	b.n	8001924 <MemManage_Handler>

08001926 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001926:	e7fe      	b.n	8001926 <BusFault_Handler>

08001928 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001928:	e7fe      	b.n	8001928 <UsageFault_Handler>

0800192a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800192a:	4770      	bx	lr

0800192c <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800192c:	4801      	ldr	r0, [pc, #4]	; (8001934 <DMA1_Channel1_IRQHandler+0x8>)
 800192e:	f000 bc9d 	b.w	800226c <HAL_DMA_IRQHandler>
 8001932:	bf00      	nop
 8001934:	2000109c 	.word	0x2000109c

08001938 <TIM1_UP_IRQHandler>:
void TIM1_UP_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001938:	4801      	ldr	r0, [pc, #4]	; (8001940 <TIM1_UP_IRQHandler+0x8>)
 800193a:	f001 b99e 	b.w	8002c7a <HAL_TIM_IRQHandler>
 800193e:	bf00      	nop
 8001940:	200010e0 	.word	0x200010e0

08001944 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001944:	4801      	ldr	r0, [pc, #4]	; (800194c <TIM4_IRQHandler+0x8>)
 8001946:	f001 b998 	b.w	8002c7a <HAL_TIM_IRQHandler>
 800194a:	bf00      	nop
 800194c:	20001128 	.word	0x20001128

08001950 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001950:	4801      	ldr	r0, [pc, #4]	; (8001958 <USART3_IRQHandler+0x8>)
 8001952:	f001 bc73 	b.w	800323c <HAL_UART_IRQHandler>
 8001956:	bf00      	nop
 8001958:	20001170 	.word	0x20001170

0800195c <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800195c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001960:	f000 be0a 	b.w	8002578 <HAL_GPIO_EXTI_IRQHandler>

08001964 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8001964:	2001      	movs	r0, #1
 8001966:	4770      	bx	lr

08001968 <_kill>:

int _kill(int pid, int sig)
{
 8001968:	b508      	push	{r3, lr}
	errno = EINVAL;
 800196a:	f003 f9f7 	bl	8004d5c <__errno>
 800196e:	2316      	movs	r3, #22
 8001970:	6003      	str	r3, [r0, #0]
	return -1;
}
 8001972:	f04f 30ff 	mov.w	r0, #4294967295
 8001976:	bd08      	pop	{r3, pc}

08001978 <_exit>:

void _exit (int status)
{
 8001978:	b508      	push	{r3, lr}
	errno = EINVAL;
 800197a:	f003 f9ef 	bl	8004d5c <__errno>
 800197e:	2316      	movs	r3, #22
 8001980:	6003      	str	r3, [r0, #0]
 8001982:	e7fe      	b.n	8001982 <_exit+0xa>

08001984 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001984:	4770      	bx	lr
	...

08001988 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001988:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800198a:	2210      	movs	r2, #16
 800198c:	2100      	movs	r1, #0
 800198e:	a802      	add	r0, sp, #8
 8001990:	f003 fa21 	bl	8004dd6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim4.Instance = TIM4;
  htim4.Init.Prescaler = 8000-1;
 8001994:	f641 723f 	movw	r2, #7999	; 0x1f3f
  htim4.Instance = TIM4;
 8001998:	4817      	ldr	r0, [pc, #92]	; (80019f8 <MX_TIM4_Init+0x70>)
  htim4.Init.Prescaler = 8000-1;
 800199a:	4918      	ldr	r1, [pc, #96]	; (80019fc <MX_TIM4_Init+0x74>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800199c:	2300      	movs	r3, #0
  htim4.Init.Prescaler = 8000-1;
 800199e:	e880 0006 	stmia.w	r0, {r1, r2}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 1000-1;
 80019a2:	f240 32e7 	movw	r2, #999	; 0x3e7
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019a6:	9300      	str	r3, [sp, #0]
 80019a8:	9301      	str	r3, [sp, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019aa:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 1000-1;
 80019ac:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019ae:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019b0:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80019b2:	f001 fa3d 	bl	8002e30 <HAL_TIM_Base_Init>
 80019b6:	b108      	cbz	r0, 80019bc <MX_TIM4_Init+0x34>
  {
    Error_Handler();
 80019b8:	f7ff ff47 	bl	800184a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80019c0:	a902      	add	r1, sp, #8
 80019c2:	480d      	ldr	r0, [pc, #52]	; (80019f8 <MX_TIM4_Init+0x70>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019c4:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80019c6:	f001 fa96 	bl	8002ef6 <HAL_TIM_ConfigClockSource>
 80019ca:	b108      	cbz	r0, 80019d0 <MX_TIM4_Init+0x48>
  {
    Error_Handler();
 80019cc:	f7ff ff3d 	bl	800184a <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim4, TIM_OPMODE_SINGLE) != HAL_OK)
 80019d0:	2108      	movs	r1, #8
 80019d2:	4809      	ldr	r0, [pc, #36]	; (80019f8 <MX_TIM4_Init+0x70>)
 80019d4:	f001 fa58 	bl	8002e88 <HAL_TIM_OnePulse_Init>
 80019d8:	b108      	cbz	r0, 80019de <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 80019da:	f7ff ff36 	bl	800184a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019de:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80019e0:	4669      	mov	r1, sp
 80019e2:	4805      	ldr	r0, [pc, #20]	; (80019f8 <MX_TIM4_Init+0x70>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019e4:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019e6:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80019e8:	f001 fb1a 	bl	8003020 <HAL_TIMEx_MasterConfigSynchronization>
 80019ec:	b108      	cbz	r0, 80019f2 <MX_TIM4_Init+0x6a>
  {
    Error_Handler();
 80019ee:	f7ff ff2c 	bl	800184a <Error_Handler>
  }

}
 80019f2:	b007      	add	sp, #28
 80019f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80019f8:	20001128 	.word	0x20001128
 80019fc:	40000800 	.word	0x40000800

08001a00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001a00:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM4)
 8001a02:	4b0d      	ldr	r3, [pc, #52]	; (8001a38 <HAL_TIM_Base_MspInit+0x38>)
 8001a04:	6802      	ldr	r2, [r0, #0]
 8001a06:	429a      	cmp	r2, r3
 8001a08:	d112      	bne.n	8001a30 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a0a:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8001a0e:	69da      	ldr	r2, [r3, #28]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8001a10:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a12:	f042 0204 	orr.w	r2, r2, #4
 8001a16:	61da      	str	r2, [r3, #28]
 8001a18:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8001a1a:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a1c:	f003 0304 	and.w	r3, r3, #4
 8001a20:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8001a22:	2105      	movs	r1, #5
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a24:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8001a26:	f000 fb29 	bl	800207c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001a2a:	201e      	movs	r0, #30
 8001a2c:	f000 fb5a 	bl	80020e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001a30:	b003      	add	sp, #12
 8001a32:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a36:	bf00      	nop
 8001a38:	40000800 	.word	0x40000800

08001a3c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001a3c:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
  huart3.Init.BaudRate = 115200;
 8001a3e:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart3.Instance = USART3;
 8001a42:	480a      	ldr	r0, [pc, #40]	; (8001a6c <MX_USART3_UART_Init+0x30>)
  huart3.Init.BaudRate = 115200;
 8001a44:	4b0a      	ldr	r3, [pc, #40]	; (8001a70 <MX_USART3_UART_Init+0x34>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a46:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 115200;
 8001a48:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a4c:	2300      	movs	r3, #0
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a4e:	6142      	str	r2, [r0, #20]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a50:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a52:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a54:	6103      	str	r3, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a56:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a58:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a5a:	f001 fb5d 	bl	8003118 <HAL_UART_Init>
 8001a5e:	b118      	cbz	r0, 8001a68 <MX_USART3_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8001a60:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001a64:	f7ff bef1 	b.w	800184a <Error_Handler>
 8001a68:	bd08      	pop	{r3, pc}
 8001a6a:	bf00      	nop
 8001a6c:	20001170 	.word	0x20001170
 8001a70:	40004800 	.word	0x40004800

08001a74 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a74:	b510      	push	{r4, lr}
 8001a76:	4604      	mov	r4, r0
 8001a78:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a7a:	2210      	movs	r2, #16
 8001a7c:	2100      	movs	r1, #0
 8001a7e:	a802      	add	r0, sp, #8
 8001a80:	f003 f9a9 	bl	8004dd6 <memset>
  if(uartHandle->Instance==USART3)
 8001a84:	6822      	ldr	r2, [r4, #0]
 8001a86:	4b1b      	ldr	r3, [pc, #108]	; (8001af4 <HAL_UART_MspInit+0x80>)
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d130      	bne.n	8001aee <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a8c:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8001a90:	69da      	ldr	r2, [r3, #28]
    PB11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a92:	a902      	add	r1, sp, #8
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a94:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001a98:	61da      	str	r2, [r3, #28]
 8001a9a:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a9c:	4816      	ldr	r0, [pc, #88]	; (8001af8 <HAL_UART_MspInit+0x84>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a9e:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8001aa2:	9200      	str	r2, [sp, #0]
 8001aa4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aa6:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa8:	2400      	movs	r4, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aaa:	f042 0208 	orr.w	r2, r2, #8
 8001aae:	619a      	str	r2, [r3, #24]
 8001ab0:	699b      	ldr	r3, [r3, #24]
 8001ab2:	f003 0308 	and.w	r3, r3, #8
 8001ab6:	9301      	str	r3, [sp, #4]
 8001ab8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001aba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001abe:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac0:	2302      	movs	r3, #2
 8001ac2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac8:	f000 fc64 	bl	8002394 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001acc:	f44f 6300 	mov.w	r3, #2048	; 0x800
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad0:	a902      	add	r1, sp, #8
 8001ad2:	4809      	ldr	r0, [pc, #36]	; (8001af8 <HAL_UART_MspInit+0x84>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001ad4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ad6:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad8:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ada:	f000 fc5b 	bl	8002394 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001ade:	2027      	movs	r0, #39	; 0x27
 8001ae0:	4622      	mov	r2, r4
 8001ae2:	2105      	movs	r1, #5
 8001ae4:	f000 faca 	bl	800207c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001ae8:	2027      	movs	r0, #39	; 0x27
 8001aea:	f000 fafb 	bl	80020e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001aee:	b006      	add	sp, #24
 8001af0:	bd10      	pop	{r4, pc}
 8001af2:	bf00      	nop
 8001af4:	40004800 	.word	0x40004800
 8001af8:	40010c00 	.word	0x40010c00

08001afc <HAL_Init>:
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001afc:	4a07      	ldr	r2, [pc, #28]	; (8001b1c <HAL_Init+0x20>)
{
 8001afe:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b00:	6813      	ldr	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b02:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b04:	f043 0310 	orr.w	r3, r3, #16
 8001b08:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b0a:	f000 faa5 	bl	8002058 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b0e:	2000      	movs	r0, #0
 8001b10:	f7ff feca 	bl	80018a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b14:	f7ff fea0 	bl	8001858 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001b18:	2000      	movs	r0, #0
 8001b1a:	bd08      	pop	{r3, pc}
 8001b1c:	40022000 	.word	0x40022000

08001b20 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001b20:	4a03      	ldr	r2, [pc, #12]	; (8001b30 <HAL_IncTick+0x10>)
 8001b22:	4b04      	ldr	r3, [pc, #16]	; (8001b34 <HAL_IncTick+0x14>)
 8001b24:	6811      	ldr	r1, [r2, #0]
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	440b      	add	r3, r1
 8001b2a:	6013      	str	r3, [r2, #0]
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	200011b0 	.word	0x200011b0
 8001b34:	20000004 	.word	0x20000004

08001b38 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001b38:	4b01      	ldr	r3, [pc, #4]	; (8001b40 <HAL_GetTick+0x8>)
 8001b3a:	6818      	ldr	r0, [r3, #0]
}
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	200011b0 	.word	0x200011b0

08001b44 <HAL_ADC_ConvCpltCallback>:
 8001b44:	4770      	bx	lr

08001b46 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b46:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8001b48:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001b4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b4c:	f012 0f50 	tst.w	r2, #80	; 0x50
 8001b50:	d11b      	bne.n	8001b8a <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001b52:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b58:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	6892      	ldr	r2, [r2, #8]
 8001b5e:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001b62:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001b66:	d10c      	bne.n	8001b82 <ADC_DMAConvCplt+0x3c>
 8001b68:	7b1a      	ldrb	r2, [r3, #12]
 8001b6a:	b952      	cbnz	r2, 8001b82 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001b6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b6e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001b72:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b76:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b78:	bf5e      	ittt	pl
 8001b7a:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 8001b7c:	f042 0201 	orrpl.w	r2, r2, #1
 8001b80:	629a      	strpl	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7ff ffde 	bl	8001b44 <HAL_ADC_ConvCpltCallback>
 8001b88:	bd10      	pop	{r4, pc}
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001b8a:	6a1b      	ldr	r3, [r3, #32]
  }
}
 8001b8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b92:	4718      	bx	r3

08001b94 <HAL_ADC_ConvHalfCpltCallback>:
 8001b94:	4770      	bx	lr

08001b96 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001b96:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001b98:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001b9a:	f7ff fffb 	bl	8001b94 <HAL_ADC_ConvHalfCpltCallback>
 8001b9e:	bd08      	pop	{r3, pc}

08001ba0 <HAL_ADC_ErrorCallback>:
{
 8001ba0:	4770      	bx	lr

08001ba2 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ba2:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8001ba4:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001ba6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001ba8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bac:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001bae:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001bb0:	f043 0304 	orr.w	r3, r3, #4
 8001bb4:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001bb6:	f7ff fff3 	bl	8001ba0 <HAL_ADC_ErrorCallback>
 8001bba:	bd08      	pop	{r3, pc}

08001bbc <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8001bbc:	2300      	movs	r3, #0
{ 
 8001bbe:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8001bc0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001bc2:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d074      	beq.n	8001cb4 <HAL_ADC_ConfigChannel+0xf8>
 8001bca:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 8001bcc:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8001bce:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8001bd2:	2d06      	cmp	r5, #6
 8001bd4:	6802      	ldr	r2, [r0, #0]
 8001bd6:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8001bda:	680c      	ldr	r4, [r1, #0]
 8001bdc:	d825      	bhi.n	8001c2a <HAL_ADC_ConfigChannel+0x6e>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001bde:	442b      	add	r3, r5
 8001be0:	251f      	movs	r5, #31
 8001be2:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8001be4:	3b05      	subs	r3, #5
 8001be6:	409d      	lsls	r5, r3
 8001be8:	ea26 0505 	bic.w	r5, r6, r5
 8001bec:	fa04 f303 	lsl.w	r3, r4, r3
 8001bf0:	432b      	orrs	r3, r5
 8001bf2:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001bf4:	2c09      	cmp	r4, #9
 8001bf6:	ea4f 0344 	mov.w	r3, r4, lsl #1
 8001bfa:	688d      	ldr	r5, [r1, #8]
 8001bfc:	d92f      	bls.n	8001c5e <HAL_ADC_ConfigChannel+0xa2>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001bfe:	2607      	movs	r6, #7
 8001c00:	4423      	add	r3, r4
 8001c02:	68d1      	ldr	r1, [r2, #12]
 8001c04:	3b1e      	subs	r3, #30
 8001c06:	409e      	lsls	r6, r3
 8001c08:	ea21 0106 	bic.w	r1, r1, r6
 8001c0c:	fa05 f303 	lsl.w	r3, r5, r3
 8001c10:	430b      	orrs	r3, r1
 8001c12:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c14:	f1a4 0310 	sub.w	r3, r4, #16
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d92b      	bls.n	8001c74 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c1c:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 8001c1e:	2200      	movs	r2, #0
 8001c20:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	b002      	add	sp, #8
 8001c28:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8001c2a:	2d0c      	cmp	r5, #12
 8001c2c:	d80b      	bhi.n	8001c46 <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001c2e:	442b      	add	r3, r5
 8001c30:	251f      	movs	r5, #31
 8001c32:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8001c34:	3b23      	subs	r3, #35	; 0x23
 8001c36:	409d      	lsls	r5, r3
 8001c38:	ea26 0505 	bic.w	r5, r6, r5
 8001c3c:	fa04 f303 	lsl.w	r3, r4, r3
 8001c40:	432b      	orrs	r3, r5
 8001c42:	6313      	str	r3, [r2, #48]	; 0x30
 8001c44:	e7d6      	b.n	8001bf4 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001c46:	442b      	add	r3, r5
 8001c48:	251f      	movs	r5, #31
 8001c4a:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8001c4c:	3b41      	subs	r3, #65	; 0x41
 8001c4e:	409d      	lsls	r5, r3
 8001c50:	ea26 0505 	bic.w	r5, r6, r5
 8001c54:	fa04 f303 	lsl.w	r3, r4, r3
 8001c58:	432b      	orrs	r3, r5
 8001c5a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001c5c:	e7ca      	b.n	8001bf4 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001c5e:	2607      	movs	r6, #7
 8001c60:	6911      	ldr	r1, [r2, #16]
 8001c62:	4423      	add	r3, r4
 8001c64:	409e      	lsls	r6, r3
 8001c66:	ea21 0106 	bic.w	r1, r1, r6
 8001c6a:	fa05 f303 	lsl.w	r3, r5, r3
 8001c6e:	430b      	orrs	r3, r1
 8001c70:	6113      	str	r3, [r2, #16]
 8001c72:	e7cf      	b.n	8001c14 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 8001c74:	4b10      	ldr	r3, [pc, #64]	; (8001cb8 <HAL_ADC_ConfigChannel+0xfc>)
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d116      	bne.n	8001ca8 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001c7a:	6893      	ldr	r3, [r2, #8]
 8001c7c:	021b      	lsls	r3, r3, #8
 8001c7e:	d4cd      	bmi.n	8001c1c <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001c80:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001c82:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001c84:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001c88:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001c8a:	d1c7      	bne.n	8001c1c <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c8c:	4b0b      	ldr	r3, [pc, #44]	; (8001cbc <HAL_ADC_ConfigChannel+0x100>)
 8001c8e:	4a0c      	ldr	r2, [pc, #48]	; (8001cc0 <HAL_ADC_ConfigChannel+0x104>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	fbb3 f2f2 	udiv	r2, r3, r2
 8001c96:	230a      	movs	r3, #10
 8001c98:	4353      	muls	r3, r2
            wait_loop_index--;
 8001c9a:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8001c9c:	9b01      	ldr	r3, [sp, #4]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d0bc      	beq.n	8001c1c <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 8001ca2:	9b01      	ldr	r3, [sp, #4]
 8001ca4:	3b01      	subs	r3, #1
 8001ca6:	e7f8      	b.n	8001c9a <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ca8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001caa:	f043 0320 	orr.w	r3, r3, #32
 8001cae:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e7b4      	b.n	8001c1e <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	e7b5      	b.n	8001c24 <HAL_ADC_ConfigChannel+0x68>
 8001cb8:	40012400 	.word	0x40012400
 8001cbc:	20000000 	.word	0x20000000
 8001cc0:	000f4240 	.word	0x000f4240

08001cc4 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 8001cc4:	2300      	movs	r3, #0
{
 8001cc6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8001cc8:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001cca:	6803      	ldr	r3, [r0, #0]
{
 8001ccc:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001cce:	689a      	ldr	r2, [r3, #8]
 8001cd0:	07d2      	lsls	r2, r2, #31
 8001cd2:	d502      	bpl.n	8001cda <ADC_Enable+0x16>
  return HAL_OK;
 8001cd4:	2000      	movs	r0, #0
}
 8001cd6:	b002      	add	sp, #8
 8001cd8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8001cda:	689a      	ldr	r2, [r3, #8]
 8001cdc:	f042 0201 	orr.w	r2, r2, #1
 8001ce0:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001ce2:	4b12      	ldr	r3, [pc, #72]	; (8001d2c <ADC_Enable+0x68>)
 8001ce4:	4a12      	ldr	r2, [pc, #72]	; (8001d30 <ADC_Enable+0x6c>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8001cec:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8001cee:	9b01      	ldr	r3, [sp, #4]
 8001cf0:	b9c3      	cbnz	r3, 8001d24 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 8001cf2:	f7ff ff21 	bl	8001b38 <HAL_GetTick>
 8001cf6:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001cf8:	6823      	ldr	r3, [r4, #0]
 8001cfa:	689d      	ldr	r5, [r3, #8]
 8001cfc:	f015 0501 	ands.w	r5, r5, #1
 8001d00:	d1e8      	bne.n	8001cd4 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d02:	f7ff ff19 	bl	8001b38 <HAL_GetTick>
 8001d06:	1b80      	subs	r0, r0, r6
 8001d08:	2802      	cmp	r0, #2
 8001d0a:	d9f5      	bls.n	8001cf8 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d0c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8001d0e:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d12:	f043 0310 	orr.w	r3, r3, #16
 8001d16:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d18:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8001d1a:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d1c:	f043 0301 	orr.w	r3, r3, #1
 8001d20:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001d22:	e7d8      	b.n	8001cd6 <ADC_Enable+0x12>
      wait_loop_index--;
 8001d24:	9b01      	ldr	r3, [sp, #4]
 8001d26:	3b01      	subs	r3, #1
 8001d28:	e7e0      	b.n	8001cec <ADC_Enable+0x28>
 8001d2a:	bf00      	nop
 8001d2c:	20000000 	.word	0x20000000
 8001d30:	000f4240 	.word	0x000f4240

08001d34 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 8001d34:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8001d38:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8001d3a:	2b01      	cmp	r3, #1
{
 8001d3c:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8001d3e:	d054      	beq.n	8001dea <HAL_ADC_Start+0xb6>
 8001d40:	2301      	movs	r3, #1
 8001d42:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8001d46:	f7ff ffbd 	bl	8001cc4 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8001d4a:	2800      	cmp	r0, #0
 8001d4c:	d149      	bne.n	8001de2 <HAL_ADC_Start+0xae>
    ADC_STATE_CLR_SET(hadc->State,
 8001d4e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001d50:	4a27      	ldr	r2, [pc, #156]	; (8001df0 <HAL_ADC_Start+0xbc>)
    ADC_STATE_CLR_SET(hadc->State,
 8001d52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d56:	f023 0301 	bic.w	r3, r3, #1
 8001d5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d5e:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001d60:	6823      	ldr	r3, [r4, #0]
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d104      	bne.n	8001d70 <HAL_ADC_Start+0x3c>
 8001d66:	4923      	ldr	r1, [pc, #140]	; (8001df4 <HAL_ADC_Start+0xc0>)
 8001d68:	684a      	ldr	r2, [r1, #4]
 8001d6a:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8001d6e:	d12e      	bne.n	8001dce <HAL_ADC_Start+0x9a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001d70:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001d72:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001d76:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d78:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001d7a:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d7c:	bf41      	itttt	mi
 8001d7e:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 8001d80:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8001d84:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8001d88:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d8a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001d8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001d90:	bf1c      	itt	ne
 8001d92:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 8001d94:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8001d98:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001da0:	f06f 0202 	mvn.w	r2, #2
 8001da4:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001da6:	689a      	ldr	r2, [r3, #8]
 8001da8:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001dac:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001db0:	d113      	bne.n	8001dda <HAL_ADC_Start+0xa6>
 8001db2:	4a0f      	ldr	r2, [pc, #60]	; (8001df0 <HAL_ADC_Start+0xbc>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d105      	bne.n	8001dc4 <HAL_ADC_Start+0x90>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001db8:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8001dbc:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001dbe:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8001dc2:	d10a      	bne.n	8001dda <HAL_ADC_Start+0xa6>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001dc4:	689a      	ldr	r2, [r3, #8]
 8001dc6:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001dca:	609a      	str	r2, [r3, #8]
 8001dcc:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001dce:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001dd0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001dd4:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001dd6:	684a      	ldr	r2, [r1, #4]
 8001dd8:	e7cf      	b.n	8001d7a <HAL_ADC_Start+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001dda:	689a      	ldr	r2, [r3, #8]
 8001ddc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001de0:	e7f3      	b.n	8001dca <HAL_ADC_Start+0x96>
    __HAL_UNLOCK(hadc);
 8001de2:	2300      	movs	r3, #0
 8001de4:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8001de8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8001dea:	2002      	movs	r0, #2
}
 8001dec:	bd10      	pop	{r4, pc}
 8001dee:	bf00      	nop
 8001df0:	40012800 	.word	0x40012800
 8001df4:	40012400 	.word	0x40012400

08001df8 <HAL_ADC_Start_DMA>:
{
 8001df8:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 8001dfc:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001dfe:	4b40      	ldr	r3, [pc, #256]	; (8001f00 <HAL_ADC_Start_DMA+0x108>)
 8001e00:	6802      	ldr	r2, [r0, #0]
{
 8001e02:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001e04:	429a      	cmp	r2, r3
{
 8001e06:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001e08:	d002      	beq.n	8001e10 <HAL_ADC_Start_DMA+0x18>
 8001e0a:	493e      	ldr	r1, [pc, #248]	; (8001f04 <HAL_ADC_Start_DMA+0x10c>)
 8001e0c:	428a      	cmp	r2, r1
 8001e0e:	d103      	bne.n	8001e18 <HAL_ADC_Start_DMA+0x20>
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8001e16:	d16e      	bne.n	8001ef6 <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 8001e18:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d06c      	beq.n	8001efa <HAL_ADC_Start_DMA+0x102>
 8001e20:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8001e22:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8001e24:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8001e28:	f7ff ff4c 	bl	8001cc4 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8001e2c:	4606      	mov	r6, r0
 8001e2e:	2800      	cmp	r0, #0
 8001e30:	d15d      	bne.n	8001eee <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 8001e32:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001e34:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8001e36:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001e3a:	4b32      	ldr	r3, [pc, #200]	; (8001f04 <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 8001e3c:	f020 0001 	bic.w	r0, r0, #1
 8001e40:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001e44:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 8001e46:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001e48:	d104      	bne.n	8001e54 <HAL_ADC_Start_DMA+0x5c>
 8001e4a:	4a2d      	ldr	r2, [pc, #180]	; (8001f00 <HAL_ADC_Start_DMA+0x108>)
 8001e4c:	6853      	ldr	r3, [r2, #4]
 8001e4e:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8001e52:	d13e      	bne.n	8001ed2 <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e54:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001e56:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001e5a:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e5c:	684b      	ldr	r3, [r1, #4]
 8001e5e:	055a      	lsls	r2, r3, #21
 8001e60:	d505      	bpl.n	8001e6e <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e62:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001e64:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e6c:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e6e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001e70:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e72:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e76:	bf18      	it	ne
 8001e78:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001e7a:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e7c:	bf18      	it	ne
 8001e7e:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8001e82:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8001e84:	2300      	movs	r3, #0
 8001e86:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001e8a:	4b1f      	ldr	r3, [pc, #124]	; (8001f08 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001e8c:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001e8e:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001e90:	4b1e      	ldr	r3, [pc, #120]	; (8001f0c <HAL_ADC_Start_DMA+0x114>)
 8001e92:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001e94:	4b1e      	ldr	r3, [pc, #120]	; (8001f10 <HAL_ADC_Start_DMA+0x118>)
 8001e96:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001e98:	f06f 0302 	mvn.w	r3, #2
 8001e9c:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001ea0:	f851 3c44 	ldr.w	r3, [r1, #-68]
 8001ea4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ea8:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001eac:	4643      	mov	r3, r8
 8001eae:	f000 f957 	bl	8002160 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001eb2:	6823      	ldr	r3, [r4, #0]
 8001eb4:	689a      	ldr	r2, [r3, #8]
 8001eb6:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001eba:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001ebe:	689a      	ldr	r2, [r3, #8]
 8001ec0:	bf0c      	ite	eq
 8001ec2:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001ec6:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8001eca:	609a      	str	r2, [r3, #8]
}
 8001ecc:	4630      	mov	r0, r6
 8001ece:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ed2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001ed4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001ed8:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001eda:	6853      	ldr	r3, [r2, #4]
 8001edc:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001ede:	bf41      	itttt	mi
 8001ee0:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 8001ee2:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 8001ee6:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8001eea:	62a0      	strmi	r0, [r4, #40]	; 0x28
 8001eec:	e7bf      	b.n	8001e6e <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 8001eee:	2300      	movs	r3, #0
 8001ef0:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8001ef4:	e7ea      	b.n	8001ecc <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 8001ef6:	2601      	movs	r6, #1
 8001ef8:	e7e8      	b.n	8001ecc <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 8001efa:	2602      	movs	r6, #2
 8001efc:	e7e6      	b.n	8001ecc <HAL_ADC_Start_DMA+0xd4>
 8001efe:	bf00      	nop
 8001f00:	40012400 	.word	0x40012400
 8001f04:	40012800 	.word	0x40012800
 8001f08:	08001b47 	.word	0x08001b47
 8001f0c:	08001b97 	.word	0x08001b97
 8001f10:	08001ba3 	.word	0x08001ba3

08001f14 <ADC_ConversionStop_Disable>:
{
 8001f14:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001f16:	6803      	ldr	r3, [r0, #0]
{
 8001f18:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001f1a:	689a      	ldr	r2, [r3, #8]
 8001f1c:	07d2      	lsls	r2, r2, #31
 8001f1e:	d401      	bmi.n	8001f24 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8001f20:	2000      	movs	r0, #0
 8001f22:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8001f24:	689a      	ldr	r2, [r3, #8]
 8001f26:	f022 0201 	bic.w	r2, r2, #1
 8001f2a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001f2c:	f7ff fe04 	bl	8001b38 <HAL_GetTick>
 8001f30:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001f32:	6823      	ldr	r3, [r4, #0]
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	07db      	lsls	r3, r3, #31
 8001f38:	d5f2      	bpl.n	8001f20 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001f3a:	f7ff fdfd 	bl	8001b38 <HAL_GetTick>
 8001f3e:	1b40      	subs	r0, r0, r5
 8001f40:	2802      	cmp	r0, #2
 8001f42:	d9f6      	bls.n	8001f32 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f44:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f46:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f48:	f043 0310 	orr.w	r3, r3, #16
 8001f4c:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f4e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001f50:	f043 0301 	orr.w	r3, r3, #1
 8001f54:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001f56:	bd38      	pop	{r3, r4, r5, pc}

08001f58 <HAL_ADC_Init>:
{
 8001f58:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 8001f5a:	4604      	mov	r4, r0
 8001f5c:	2800      	cmp	r0, #0
 8001f5e:	d071      	beq.n	8002044 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f60:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001f62:	b923      	cbnz	r3, 8001f6e <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8001f64:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8001f66:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8001f6a:	f7ff faf1 	bl	8001550 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001f6e:	4620      	mov	r0, r4
 8001f70:	f7ff ffd0 	bl	8001f14 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f74:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001f76:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 8001f7a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f7c:	d164      	bne.n	8002048 <HAL_ADC_Init+0xf0>
 8001f7e:	2800      	cmp	r0, #0
 8001f80:	d162      	bne.n	8002048 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f82:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8001f84:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f88:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8001f8a:	f023 0302 	bic.w	r3, r3, #2
 8001f8e:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f92:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001f94:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8001f96:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001f98:	7b23      	ldrb	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001f9a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001f9e:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001fa2:	d038      	beq.n	8002016 <HAL_ADC_Init+0xbe>
 8001fa4:	2901      	cmp	r1, #1
 8001fa6:	bf14      	ite	ne
 8001fa8:	4606      	movne	r6, r0
 8001faa:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001fae:	7d25      	ldrb	r5, [r4, #20]
 8001fb0:	2d01      	cmp	r5, #1
 8001fb2:	d107      	bne.n	8001fc4 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d130      	bne.n	800201a <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001fb8:	69a3      	ldr	r3, [r4, #24]
 8001fba:	3b01      	subs	r3, #1
 8001fbc:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8001fc0:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8001fc4:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001fc6:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8001fca:	685d      	ldr	r5, [r3, #4]
 8001fcc:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8001fd0:	ea45 0506 	orr.w	r5, r5, r6
 8001fd4:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8001fd6:	689e      	ldr	r6, [r3, #8]
 8001fd8:	4d1d      	ldr	r5, [pc, #116]	; (8002050 <HAL_ADC_Init+0xf8>)
 8001fda:	ea05 0506 	and.w	r5, r5, r6
 8001fde:	ea45 0502 	orr.w	r5, r5, r2
 8001fe2:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001fe4:	d001      	beq.n	8001fea <HAL_ADC_Init+0x92>
 8001fe6:	2901      	cmp	r1, #1
 8001fe8:	d120      	bne.n	800202c <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001fea:	6921      	ldr	r1, [r4, #16]
 8001fec:	3901      	subs	r1, #1
 8001fee:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8001ff0:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8001ff2:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8001ff6:	4329      	orrs	r1, r5
 8001ff8:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ffa:	6899      	ldr	r1, [r3, #8]
 8001ffc:	4b15      	ldr	r3, [pc, #84]	; (8002054 <HAL_ADC_Init+0xfc>)
 8001ffe:	400b      	ands	r3, r1
 8002000:	429a      	cmp	r2, r3
 8002002:	d115      	bne.n	8002030 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 8002004:	2300      	movs	r3, #0
 8002006:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8002008:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800200a:	f023 0303 	bic.w	r3, r3, #3
 800200e:	f043 0301 	orr.w	r3, r3, #1
 8002012:	62a3      	str	r3, [r4, #40]	; 0x28
 8002014:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002016:	460e      	mov	r6, r1
 8002018:	e7c9      	b.n	8001fae <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800201a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800201c:	f043 0320 	orr.w	r3, r3, #32
 8002020:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002022:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002024:	f043 0301 	orr.w	r3, r3, #1
 8002028:	62e3      	str	r3, [r4, #44]	; 0x2c
 800202a:	e7cb      	b.n	8001fc4 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 800202c:	2100      	movs	r1, #0
 800202e:	e7df      	b.n	8001ff0 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 8002030:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002032:	f023 0312 	bic.w	r3, r3, #18
 8002036:	f043 0310 	orr.w	r3, r3, #16
 800203a:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800203c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800203e:	f043 0301 	orr.w	r3, r3, #1
 8002042:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8002044:	2001      	movs	r0, #1
}
 8002046:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002048:	f043 0310 	orr.w	r3, r3, #16
 800204c:	62a3      	str	r3, [r4, #40]	; 0x28
 800204e:	e7f9      	b.n	8002044 <HAL_ADC_Init+0xec>
 8002050:	ffe1f7fd 	.word	0xffe1f7fd
 8002054:	ff1f0efe 	.word	0xff1f0efe

08002058 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002058:	4a07      	ldr	r2, [pc, #28]	; (8002078 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800205a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800205c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800205e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002062:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002066:	041b      	lsls	r3, r3, #16
 8002068:	0c1b      	lsrs	r3, r3, #16
 800206a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800206e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8002072:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8002074:	60d3      	str	r3, [r2, #12]
 8002076:	4770      	bx	lr
 8002078:	e000ed00 	.word	0xe000ed00

0800207c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800207c:	4b17      	ldr	r3, [pc, #92]	; (80020dc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800207e:	b530      	push	{r4, r5, lr}
 8002080:	68dc      	ldr	r4, [r3, #12]
 8002082:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002086:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800208a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800208c:	2b04      	cmp	r3, #4
 800208e:	bf28      	it	cs
 8002090:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002092:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002094:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002098:	bf98      	it	ls
 800209a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800209c:	fa05 f303 	lsl.w	r3, r5, r3
 80020a0:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020a4:	bf88      	it	hi
 80020a6:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020a8:	4019      	ands	r1, r3
 80020aa:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020ac:	fa05 f404 	lsl.w	r4, r5, r4
 80020b0:	3c01      	subs	r4, #1
 80020b2:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 80020b4:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b6:	ea42 0201 	orr.w	r2, r2, r1
 80020ba:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020be:	bfa9      	itett	ge
 80020c0:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020c4:	4b06      	ldrlt	r3, [pc, #24]	; (80020e0 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020c6:	b2d2      	uxtbge	r2, r2
 80020c8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020cc:	bfbb      	ittet	lt
 80020ce:	f000 000f 	andlt.w	r0, r0, #15
 80020d2:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d8:	541a      	strblt	r2, [r3, r0]
 80020da:	bd30      	pop	{r4, r5, pc}
 80020dc:	e000ed00 	.word	0xe000ed00
 80020e0:	e000ed14 	.word	0xe000ed14

080020e4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80020e4:	2800      	cmp	r0, #0
 80020e6:	db08      	blt.n	80020fa <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020e8:	2301      	movs	r3, #1
 80020ea:	0942      	lsrs	r2, r0, #5
 80020ec:	f000 001f 	and.w	r0, r0, #31
 80020f0:	fa03 f000 	lsl.w	r0, r3, r0
 80020f4:	4b01      	ldr	r3, [pc, #4]	; (80020fc <HAL_NVIC_EnableIRQ+0x18>)
 80020f6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80020fa:	4770      	bx	lr
 80020fc:	e000e100 	.word	0xe000e100

08002100 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002100:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002102:	b330      	cbz	r0, 8002152 <HAL_DMA_Init+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002104:	2214      	movs	r2, #20
 8002106:	6801      	ldr	r1, [r0, #0]
 8002108:	4b13      	ldr	r3, [pc, #76]	; (8002158 <HAL_DMA_Init+0x58>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800210a:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800210c:	440b      	add	r3, r1
 800210e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002116:	4b11      	ldr	r3, [pc, #68]	; (800215c <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 8002118:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 800211a:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 800211c:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800211e:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 8002122:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002124:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002126:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800212a:	4323      	orrs	r3, r4
 800212c:	6904      	ldr	r4, [r0, #16]
 800212e:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002130:	6944      	ldr	r4, [r0, #20]
 8002132:	4323      	orrs	r3, r4
 8002134:	6984      	ldr	r4, [r0, #24]
 8002136:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8002138:	69c4      	ldr	r4, [r0, #28]
 800213a:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 800213c:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800213e:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002140:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002142:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8002144:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002148:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800214a:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 800214e:	4618      	mov	r0, r3
 8002150:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002152:	2001      	movs	r0, #1
}
 8002154:	bd10      	pop	{r4, pc}
 8002156:	bf00      	nop
 8002158:	bffdfff8 	.word	0xbffdfff8
 800215c:	40020000 	.word	0x40020000

08002160 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002160:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002162:	f890 4020 	ldrb.w	r4, [r0, #32]
 8002166:	2c01      	cmp	r4, #1
 8002168:	d035      	beq.n	80021d6 <HAL_DMA_Start_IT+0x76>
 800216a:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800216c:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8002170:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8002174:	42a5      	cmp	r5, r4
 8002176:	f04f 0600 	mov.w	r6, #0
 800217a:	f04f 0402 	mov.w	r4, #2
 800217e:	d128      	bne.n	80021d2 <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002180:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002184:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002186:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8002188:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800218a:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 800218c:	f026 0601 	bic.w	r6, r6, #1
 8002190:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002192:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8002194:	40bd      	lsls	r5, r7
 8002196:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002198:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800219a:	6843      	ldr	r3, [r0, #4]
 800219c:	6805      	ldr	r5, [r0, #0]
 800219e:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 80021a0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80021a2:	bf0b      	itete	eq
 80021a4:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80021a6:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80021a8:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80021aa:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 80021ac:	b14b      	cbz	r3, 80021c2 <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021ae:	6823      	ldr	r3, [r4, #0]
 80021b0:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80021b4:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80021b6:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021b8:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80021ba:	f043 0301 	orr.w	r3, r3, #1
 80021be:	602b      	str	r3, [r5, #0]
 80021c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80021c2:	6823      	ldr	r3, [r4, #0]
 80021c4:	f023 0304 	bic.w	r3, r3, #4
 80021c8:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80021ca:	6823      	ldr	r3, [r4, #0]
 80021cc:	f043 030a 	orr.w	r3, r3, #10
 80021d0:	e7f0      	b.n	80021b4 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 80021d2:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 80021d6:	2002      	movs	r0, #2
}
 80021d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080021dc <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80021dc:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 80021e0:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80021e2:	2b02      	cmp	r3, #2
 80021e4:	d003      	beq.n	80021ee <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021e6:	2304      	movs	r3, #4
 80021e8:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 80021ea:	2001      	movs	r0, #1
 80021ec:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021ee:	6803      	ldr	r3, [r0, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	f022 020e 	bic.w	r2, r2, #14
 80021f6:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	f022 0201 	bic.w	r2, r2, #1
 80021fe:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002200:	4a18      	ldr	r2, [pc, #96]	; (8002264 <HAL_DMA_Abort_IT+0x88>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d01f      	beq.n	8002246 <HAL_DMA_Abort_IT+0x6a>
 8002206:	3214      	adds	r2, #20
 8002208:	4293      	cmp	r3, r2
 800220a:	d01e      	beq.n	800224a <HAL_DMA_Abort_IT+0x6e>
 800220c:	3214      	adds	r2, #20
 800220e:	4293      	cmp	r3, r2
 8002210:	d01d      	beq.n	800224e <HAL_DMA_Abort_IT+0x72>
 8002212:	3214      	adds	r2, #20
 8002214:	4293      	cmp	r3, r2
 8002216:	d01d      	beq.n	8002254 <HAL_DMA_Abort_IT+0x78>
 8002218:	3214      	adds	r2, #20
 800221a:	4293      	cmp	r3, r2
 800221c:	d01d      	beq.n	800225a <HAL_DMA_Abort_IT+0x7e>
 800221e:	3214      	adds	r2, #20
 8002220:	4293      	cmp	r3, r2
 8002222:	bf0c      	ite	eq
 8002224:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8002228:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 800222c:	4a0e      	ldr	r2, [pc, #56]	; (8002268 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 800222e:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002230:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8002232:	2301      	movs	r3, #1
 8002234:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8002238:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 800223a:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800223e:	b17b      	cbz	r3, 8002260 <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 8002240:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8002242:	4620      	mov	r0, r4
 8002244:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002246:	2301      	movs	r3, #1
 8002248:	e7f0      	b.n	800222c <HAL_DMA_Abort_IT+0x50>
 800224a:	2310      	movs	r3, #16
 800224c:	e7ee      	b.n	800222c <HAL_DMA_Abort_IT+0x50>
 800224e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002252:	e7eb      	b.n	800222c <HAL_DMA_Abort_IT+0x50>
 8002254:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002258:	e7e8      	b.n	800222c <HAL_DMA_Abort_IT+0x50>
 800225a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800225e:	e7e5      	b.n	800222c <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8002260:	4618      	mov	r0, r3
}
 8002262:	bd10      	pop	{r4, pc}
 8002264:	40020008 	.word	0x40020008
 8002268:	40020000 	.word	0x40020000

0800226c <HAL_DMA_IRQHandler>:
{
 800226c:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800226e:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002270:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002272:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002274:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002276:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002278:	4095      	lsls	r5, r2
 800227a:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 800227c:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800227e:	d032      	beq.n	80022e6 <HAL_DMA_IRQHandler+0x7a>
 8002280:	074d      	lsls	r5, r1, #29
 8002282:	d530      	bpl.n	80022e6 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002288:	bf5e      	ittt	pl
 800228a:	681a      	ldrpl	r2, [r3, #0]
 800228c:	f022 0204 	bicpl.w	r2, r2, #4
 8002290:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002292:	4a3e      	ldr	r2, [pc, #248]	; (800238c <HAL_DMA_IRQHandler+0x120>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d019      	beq.n	80022cc <HAL_DMA_IRQHandler+0x60>
 8002298:	3214      	adds	r2, #20
 800229a:	4293      	cmp	r3, r2
 800229c:	d018      	beq.n	80022d0 <HAL_DMA_IRQHandler+0x64>
 800229e:	3214      	adds	r2, #20
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d017      	beq.n	80022d4 <HAL_DMA_IRQHandler+0x68>
 80022a4:	3214      	adds	r2, #20
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d017      	beq.n	80022da <HAL_DMA_IRQHandler+0x6e>
 80022aa:	3214      	adds	r2, #20
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d017      	beq.n	80022e0 <HAL_DMA_IRQHandler+0x74>
 80022b0:	3214      	adds	r2, #20
 80022b2:	4293      	cmp	r3, r2
 80022b4:	bf0c      	ite	eq
 80022b6:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 80022ba:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 80022be:	4a34      	ldr	r2, [pc, #208]	; (8002390 <HAL_DMA_IRQHandler+0x124>)
 80022c0:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80022c2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d05e      	beq.n	8002386 <HAL_DMA_IRQHandler+0x11a>
}
 80022c8:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80022ca:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80022cc:	2304      	movs	r3, #4
 80022ce:	e7f6      	b.n	80022be <HAL_DMA_IRQHandler+0x52>
 80022d0:	2340      	movs	r3, #64	; 0x40
 80022d2:	e7f4      	b.n	80022be <HAL_DMA_IRQHandler+0x52>
 80022d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022d8:	e7f1      	b.n	80022be <HAL_DMA_IRQHandler+0x52>
 80022da:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80022de:	e7ee      	b.n	80022be <HAL_DMA_IRQHandler+0x52>
 80022e0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80022e4:	e7eb      	b.n	80022be <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80022e6:	2502      	movs	r5, #2
 80022e8:	4095      	lsls	r5, r2
 80022ea:	4225      	tst	r5, r4
 80022ec:	d035      	beq.n	800235a <HAL_DMA_IRQHandler+0xee>
 80022ee:	078d      	lsls	r5, r1, #30
 80022f0:	d533      	bpl.n	800235a <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	0694      	lsls	r4, r2, #26
 80022f6:	d406      	bmi.n	8002306 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	f022 020a 	bic.w	r2, r2, #10
 80022fe:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002300:	2201      	movs	r2, #1
 8002302:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002306:	4a21      	ldr	r2, [pc, #132]	; (800238c <HAL_DMA_IRQHandler+0x120>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d019      	beq.n	8002340 <HAL_DMA_IRQHandler+0xd4>
 800230c:	3214      	adds	r2, #20
 800230e:	4293      	cmp	r3, r2
 8002310:	d018      	beq.n	8002344 <HAL_DMA_IRQHandler+0xd8>
 8002312:	3214      	adds	r2, #20
 8002314:	4293      	cmp	r3, r2
 8002316:	d017      	beq.n	8002348 <HAL_DMA_IRQHandler+0xdc>
 8002318:	3214      	adds	r2, #20
 800231a:	4293      	cmp	r3, r2
 800231c:	d017      	beq.n	800234e <HAL_DMA_IRQHandler+0xe2>
 800231e:	3214      	adds	r2, #20
 8002320:	4293      	cmp	r3, r2
 8002322:	d017      	beq.n	8002354 <HAL_DMA_IRQHandler+0xe8>
 8002324:	3214      	adds	r2, #20
 8002326:	4293      	cmp	r3, r2
 8002328:	bf0c      	ite	eq
 800232a:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 800232e:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8002332:	4a17      	ldr	r2, [pc, #92]	; (8002390 <HAL_DMA_IRQHandler+0x124>)
 8002334:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8002336:	2300      	movs	r3, #0
 8002338:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 800233c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800233e:	e7c1      	b.n	80022c4 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002340:	2302      	movs	r3, #2
 8002342:	e7f6      	b.n	8002332 <HAL_DMA_IRQHandler+0xc6>
 8002344:	2320      	movs	r3, #32
 8002346:	e7f4      	b.n	8002332 <HAL_DMA_IRQHandler+0xc6>
 8002348:	f44f 7300 	mov.w	r3, #512	; 0x200
 800234c:	e7f1      	b.n	8002332 <HAL_DMA_IRQHandler+0xc6>
 800234e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002352:	e7ee      	b.n	8002332 <HAL_DMA_IRQHandler+0xc6>
 8002354:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002358:	e7eb      	b.n	8002332 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800235a:	2508      	movs	r5, #8
 800235c:	4095      	lsls	r5, r2
 800235e:	4225      	tst	r5, r4
 8002360:	d011      	beq.n	8002386 <HAL_DMA_IRQHandler+0x11a>
 8002362:	0709      	lsls	r1, r1, #28
 8002364:	d50f      	bpl.n	8002386 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002366:	6819      	ldr	r1, [r3, #0]
 8002368:	f021 010e 	bic.w	r1, r1, #14
 800236c:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800236e:	2301      	movs	r3, #1
 8002370:	fa03 f202 	lsl.w	r2, r3, r2
 8002374:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002376:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8002378:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 800237c:	2300      	movs	r3, #0
 800237e:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8002382:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002384:	e79e      	b.n	80022c4 <HAL_DMA_IRQHandler+0x58>
}
 8002386:	bc70      	pop	{r4, r5, r6}
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	40020008 	.word	0x40020008
 8002390:	40020000 	.word	0x40020000

08002394 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002394:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002398:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 800239a:	4626      	mov	r6, r4
 800239c:	4b66      	ldr	r3, [pc, #408]	; (8002538 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800239e:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8002548 <HAL_GPIO_Init+0x1b4>
 80023a2:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 800254c <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023a6:	680a      	ldr	r2, [r1, #0]
 80023a8:	fa32 f506 	lsrs.w	r5, r2, r6
 80023ac:	d102      	bne.n	80023b4 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 80023ae:	b003      	add	sp, #12
 80023b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80023b4:	f04f 0801 	mov.w	r8, #1
 80023b8:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023bc:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80023c0:	4590      	cmp	r8, r2
 80023c2:	d17f      	bne.n	80024c4 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 80023c4:	684d      	ldr	r5, [r1, #4]
 80023c6:	2d12      	cmp	r5, #18
 80023c8:	f000 80aa 	beq.w	8002520 <HAL_GPIO_Init+0x18c>
 80023cc:	f200 8083 	bhi.w	80024d6 <HAL_GPIO_Init+0x142>
 80023d0:	2d02      	cmp	r5, #2
 80023d2:	f000 80a2 	beq.w	800251a <HAL_GPIO_Init+0x186>
 80023d6:	d877      	bhi.n	80024c8 <HAL_GPIO_Init+0x134>
 80023d8:	2d00      	cmp	r5, #0
 80023da:	f000 8089 	beq.w	80024f0 <HAL_GPIO_Init+0x15c>
 80023de:	2d01      	cmp	r5, #1
 80023e0:	f000 8099 	beq.w	8002516 <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80023e4:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023e8:	2aff      	cmp	r2, #255	; 0xff
 80023ea:	bf93      	iteet	ls
 80023ec:	4682      	movls	sl, r0
 80023ee:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80023f2:	3d08      	subhi	r5, #8
 80023f4:	f8d0 b000 	ldrls.w	fp, [r0]
 80023f8:	bf92      	itee	ls
 80023fa:	00b5      	lslls	r5, r6, #2
 80023fc:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8002400:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002402:	fa09 f805 	lsl.w	r8, r9, r5
 8002406:	ea2b 0808 	bic.w	r8, fp, r8
 800240a:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800240e:	bf88      	it	hi
 8002410:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002414:	ea48 0505 	orr.w	r5, r8, r5
 8002418:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800241c:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8002420:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8002424:	d04e      	beq.n	80024c4 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002426:	4d45      	ldr	r5, [pc, #276]	; (800253c <HAL_GPIO_Init+0x1a8>)
 8002428:	4f44      	ldr	r7, [pc, #272]	; (800253c <HAL_GPIO_Init+0x1a8>)
 800242a:	69ad      	ldr	r5, [r5, #24]
 800242c:	f026 0803 	bic.w	r8, r6, #3
 8002430:	f045 0501 	orr.w	r5, r5, #1
 8002434:	61bd      	str	r5, [r7, #24]
 8002436:	69bd      	ldr	r5, [r7, #24]
 8002438:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800243c:	f005 0501 	and.w	r5, r5, #1
 8002440:	9501      	str	r5, [sp, #4]
 8002442:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002446:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800244a:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800244c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8002450:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002454:	fa09 f90b 	lsl.w	r9, r9, fp
 8002458:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800245c:	4d38      	ldr	r5, [pc, #224]	; (8002540 <HAL_GPIO_Init+0x1ac>)
 800245e:	42a8      	cmp	r0, r5
 8002460:	d063      	beq.n	800252a <HAL_GPIO_Init+0x196>
 8002462:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002466:	42a8      	cmp	r0, r5
 8002468:	d061      	beq.n	800252e <HAL_GPIO_Init+0x19a>
 800246a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800246e:	42a8      	cmp	r0, r5
 8002470:	d05f      	beq.n	8002532 <HAL_GPIO_Init+0x19e>
 8002472:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002476:	42a8      	cmp	r0, r5
 8002478:	bf0c      	ite	eq
 800247a:	2503      	moveq	r5, #3
 800247c:	2504      	movne	r5, #4
 800247e:	fa05 f50b 	lsl.w	r5, r5, fp
 8002482:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8002486:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 800248a:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800248c:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8002490:	bf14      	ite	ne
 8002492:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002494:	4395      	biceq	r5, r2
 8002496:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8002498:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800249a:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800249e:	bf14      	ite	ne
 80024a0:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80024a2:	4395      	biceq	r5, r2
 80024a4:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 80024a6:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024a8:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80024ac:	bf14      	ite	ne
 80024ae:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024b0:	4395      	biceq	r5, r2
 80024b2:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80024b4:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024b6:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80024ba:	bf14      	ite	ne
 80024bc:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024be:	ea25 0202 	biceq.w	r2, r5, r2
 80024c2:	60da      	str	r2, [r3, #12]
	position++;
 80024c4:	3601      	adds	r6, #1
 80024c6:	e76e      	b.n	80023a6 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 80024c8:	2d03      	cmp	r5, #3
 80024ca:	d022      	beq.n	8002512 <HAL_GPIO_Init+0x17e>
 80024cc:	2d11      	cmp	r5, #17
 80024ce:	d189      	bne.n	80023e4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80024d0:	68cc      	ldr	r4, [r1, #12]
 80024d2:	3404      	adds	r4, #4
          break;
 80024d4:	e786      	b.n	80023e4 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80024d6:	4f1b      	ldr	r7, [pc, #108]	; (8002544 <HAL_GPIO_Init+0x1b0>)
 80024d8:	42bd      	cmp	r5, r7
 80024da:	d009      	beq.n	80024f0 <HAL_GPIO_Init+0x15c>
 80024dc:	d812      	bhi.n	8002504 <HAL_GPIO_Init+0x170>
 80024de:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8002550 <HAL_GPIO_Init+0x1bc>
 80024e2:	454d      	cmp	r5, r9
 80024e4:	d004      	beq.n	80024f0 <HAL_GPIO_Init+0x15c>
 80024e6:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80024ea:	454d      	cmp	r5, r9
 80024ec:	f47f af7a 	bne.w	80023e4 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80024f0:	688c      	ldr	r4, [r1, #8]
 80024f2:	b1c4      	cbz	r4, 8002526 <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80024f4:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 80024f6:	bf0c      	ite	eq
 80024f8:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80024fc:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002500:	2408      	movs	r4, #8
 8002502:	e76f      	b.n	80023e4 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8002504:	4575      	cmp	r5, lr
 8002506:	d0f3      	beq.n	80024f0 <HAL_GPIO_Init+0x15c>
 8002508:	4565      	cmp	r5, ip
 800250a:	d0f1      	beq.n	80024f0 <HAL_GPIO_Init+0x15c>
 800250c:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8002554 <HAL_GPIO_Init+0x1c0>
 8002510:	e7eb      	b.n	80024ea <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002512:	2400      	movs	r4, #0
 8002514:	e766      	b.n	80023e4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002516:	68cc      	ldr	r4, [r1, #12]
          break;
 8002518:	e764      	b.n	80023e4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800251a:	68cc      	ldr	r4, [r1, #12]
 800251c:	3408      	adds	r4, #8
          break;
 800251e:	e761      	b.n	80023e4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002520:	68cc      	ldr	r4, [r1, #12]
 8002522:	340c      	adds	r4, #12
          break;
 8002524:	e75e      	b.n	80023e4 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002526:	2404      	movs	r4, #4
 8002528:	e75c      	b.n	80023e4 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800252a:	2500      	movs	r5, #0
 800252c:	e7a7      	b.n	800247e <HAL_GPIO_Init+0xea>
 800252e:	2501      	movs	r5, #1
 8002530:	e7a5      	b.n	800247e <HAL_GPIO_Init+0xea>
 8002532:	2502      	movs	r5, #2
 8002534:	e7a3      	b.n	800247e <HAL_GPIO_Init+0xea>
 8002536:	bf00      	nop
 8002538:	40010400 	.word	0x40010400
 800253c:	40021000 	.word	0x40021000
 8002540:	40010800 	.word	0x40010800
 8002544:	10210000 	.word	0x10210000
 8002548:	10310000 	.word	0x10310000
 800254c:	10320000 	.word	0x10320000
 8002550:	10110000 	.word	0x10110000
 8002554:	10220000 	.word	0x10220000

08002558 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002558:	b10a      	cbz	r2, 800255e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800255a:	6101      	str	r1, [r0, #16]
 800255c:	4770      	bx	lr
 800255e:	0409      	lsls	r1, r1, #16
 8002560:	e7fb      	b.n	800255a <HAL_GPIO_WritePin+0x2>

08002562 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002562:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002564:	ea03 0201 	and.w	r2, r3, r1
 8002568:	ea21 0103 	bic.w	r1, r1, r3
 800256c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002570:	6101      	str	r1, [r0, #16]
 8002572:	4770      	bx	lr

08002574 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002574:	4770      	bx	lr
	...

08002578 <HAL_GPIO_EXTI_IRQHandler>:
{
 8002578:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800257a:	4b04      	ldr	r3, [pc, #16]	; (800258c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800257c:	6959      	ldr	r1, [r3, #20]
 800257e:	4201      	tst	r1, r0
 8002580:	d002      	beq.n	8002588 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002582:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002584:	f7ff fff6 	bl	8002574 <HAL_GPIO_EXTI_Callback>
 8002588:	bd08      	pop	{r3, pc}
 800258a:	bf00      	nop
 800258c:	40010400 	.word	0x40010400

08002590 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002590:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002594:	4605      	mov	r5, r0
 8002596:	b908      	cbnz	r0, 800259c <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8002598:	2001      	movs	r0, #1
 800259a:	e03c      	b.n	8002616 <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800259c:	6803      	ldr	r3, [r0, #0]
 800259e:	07db      	lsls	r3, r3, #31
 80025a0:	d410      	bmi.n	80025c4 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025a2:	682b      	ldr	r3, [r5, #0]
 80025a4:	079f      	lsls	r7, r3, #30
 80025a6:	d45d      	bmi.n	8002664 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025a8:	682b      	ldr	r3, [r5, #0]
 80025aa:	0719      	lsls	r1, r3, #28
 80025ac:	f100 8094 	bmi.w	80026d8 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025b0:	682b      	ldr	r3, [r5, #0]
 80025b2:	075a      	lsls	r2, r3, #29
 80025b4:	f100 80be 	bmi.w	8002734 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025b8:	69e8      	ldr	r0, [r5, #28]
 80025ba:	2800      	cmp	r0, #0
 80025bc:	f040 812c 	bne.w	8002818 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 80025c0:	2000      	movs	r0, #0
 80025c2:	e028      	b.n	8002616 <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025c4:	4c8f      	ldr	r4, [pc, #572]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 80025c6:	6863      	ldr	r3, [r4, #4]
 80025c8:	f003 030c 	and.w	r3, r3, #12
 80025cc:	2b04      	cmp	r3, #4
 80025ce:	d007      	beq.n	80025e0 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025d0:	6863      	ldr	r3, [r4, #4]
 80025d2:	f003 030c 	and.w	r3, r3, #12
 80025d6:	2b08      	cmp	r3, #8
 80025d8:	d109      	bne.n	80025ee <HAL_RCC_OscConfig+0x5e>
 80025da:	6863      	ldr	r3, [r4, #4]
 80025dc:	03de      	lsls	r6, r3, #15
 80025de:	d506      	bpl.n	80025ee <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025e0:	6823      	ldr	r3, [r4, #0]
 80025e2:	039c      	lsls	r4, r3, #14
 80025e4:	d5dd      	bpl.n	80025a2 <HAL_RCC_OscConfig+0x12>
 80025e6:	686b      	ldr	r3, [r5, #4]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d1da      	bne.n	80025a2 <HAL_RCC_OscConfig+0x12>
 80025ec:	e7d4      	b.n	8002598 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025ee:	686b      	ldr	r3, [r5, #4]
 80025f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025f4:	d112      	bne.n	800261c <HAL_RCC_OscConfig+0x8c>
 80025f6:	6823      	ldr	r3, [r4, #0]
 80025f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025fc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80025fe:	f7ff fa9b 	bl	8001b38 <HAL_GetTick>
 8002602:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002604:	6823      	ldr	r3, [r4, #0]
 8002606:	0398      	lsls	r0, r3, #14
 8002608:	d4cb      	bmi.n	80025a2 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800260a:	f7ff fa95 	bl	8001b38 <HAL_GetTick>
 800260e:	1b80      	subs	r0, r0, r6
 8002610:	2864      	cmp	r0, #100	; 0x64
 8002612:	d9f7      	bls.n	8002604 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8002614:	2003      	movs	r0, #3
}
 8002616:	b002      	add	sp, #8
 8002618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800261c:	b99b      	cbnz	r3, 8002646 <HAL_RCC_OscConfig+0xb6>
 800261e:	6823      	ldr	r3, [r4, #0]
 8002620:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002624:	6023      	str	r3, [r4, #0]
 8002626:	6823      	ldr	r3, [r4, #0]
 8002628:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800262c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800262e:	f7ff fa83 	bl	8001b38 <HAL_GetTick>
 8002632:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002634:	6823      	ldr	r3, [r4, #0]
 8002636:	0399      	lsls	r1, r3, #14
 8002638:	d5b3      	bpl.n	80025a2 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800263a:	f7ff fa7d 	bl	8001b38 <HAL_GetTick>
 800263e:	1b80      	subs	r0, r0, r6
 8002640:	2864      	cmp	r0, #100	; 0x64
 8002642:	d9f7      	bls.n	8002634 <HAL_RCC_OscConfig+0xa4>
 8002644:	e7e6      	b.n	8002614 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002646:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800264a:	6823      	ldr	r3, [r4, #0]
 800264c:	d103      	bne.n	8002656 <HAL_RCC_OscConfig+0xc6>
 800264e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002652:	6023      	str	r3, [r4, #0]
 8002654:	e7cf      	b.n	80025f6 <HAL_RCC_OscConfig+0x66>
 8002656:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800265a:	6023      	str	r3, [r4, #0]
 800265c:	6823      	ldr	r3, [r4, #0]
 800265e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002662:	e7cb      	b.n	80025fc <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002664:	4c67      	ldr	r4, [pc, #412]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 8002666:	6863      	ldr	r3, [r4, #4]
 8002668:	f013 0f0c 	tst.w	r3, #12
 800266c:	d007      	beq.n	800267e <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800266e:	6863      	ldr	r3, [r4, #4]
 8002670:	f003 030c 	and.w	r3, r3, #12
 8002674:	2b08      	cmp	r3, #8
 8002676:	d110      	bne.n	800269a <HAL_RCC_OscConfig+0x10a>
 8002678:	6863      	ldr	r3, [r4, #4]
 800267a:	03da      	lsls	r2, r3, #15
 800267c:	d40d      	bmi.n	800269a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800267e:	6823      	ldr	r3, [r4, #0]
 8002680:	079b      	lsls	r3, r3, #30
 8002682:	d502      	bpl.n	800268a <HAL_RCC_OscConfig+0xfa>
 8002684:	692b      	ldr	r3, [r5, #16]
 8002686:	2b01      	cmp	r3, #1
 8002688:	d186      	bne.n	8002598 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800268a:	6823      	ldr	r3, [r4, #0]
 800268c:	696a      	ldr	r2, [r5, #20]
 800268e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002692:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002696:	6023      	str	r3, [r4, #0]
 8002698:	e786      	b.n	80025a8 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800269a:	692a      	ldr	r2, [r5, #16]
 800269c:	4b5a      	ldr	r3, [pc, #360]	; (8002808 <HAL_RCC_OscConfig+0x278>)
 800269e:	b16a      	cbz	r2, 80026bc <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 80026a0:	2201      	movs	r2, #1
 80026a2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80026a4:	f7ff fa48 	bl	8001b38 <HAL_GetTick>
 80026a8:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026aa:	6823      	ldr	r3, [r4, #0]
 80026ac:	079f      	lsls	r7, r3, #30
 80026ae:	d4ec      	bmi.n	800268a <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026b0:	f7ff fa42 	bl	8001b38 <HAL_GetTick>
 80026b4:	1b80      	subs	r0, r0, r6
 80026b6:	2802      	cmp	r0, #2
 80026b8:	d9f7      	bls.n	80026aa <HAL_RCC_OscConfig+0x11a>
 80026ba:	e7ab      	b.n	8002614 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80026bc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80026be:	f7ff fa3b 	bl	8001b38 <HAL_GetTick>
 80026c2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026c4:	6823      	ldr	r3, [r4, #0]
 80026c6:	0798      	lsls	r0, r3, #30
 80026c8:	f57f af6e 	bpl.w	80025a8 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026cc:	f7ff fa34 	bl	8001b38 <HAL_GetTick>
 80026d0:	1b80      	subs	r0, r0, r6
 80026d2:	2802      	cmp	r0, #2
 80026d4:	d9f6      	bls.n	80026c4 <HAL_RCC_OscConfig+0x134>
 80026d6:	e79d      	b.n	8002614 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026d8:	69aa      	ldr	r2, [r5, #24]
 80026da:	4c4a      	ldr	r4, [pc, #296]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 80026dc:	4b4b      	ldr	r3, [pc, #300]	; (800280c <HAL_RCC_OscConfig+0x27c>)
 80026de:	b1da      	cbz	r2, 8002718 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80026e0:	2201      	movs	r2, #1
 80026e2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80026e4:	f7ff fa28 	bl	8001b38 <HAL_GetTick>
 80026e8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80026ec:	079b      	lsls	r3, r3, #30
 80026ee:	d50d      	bpl.n	800270c <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80026f0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80026f4:	4b46      	ldr	r3, [pc, #280]	; (8002810 <HAL_RCC_OscConfig+0x280>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80026fc:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80026fe:	bf00      	nop
  }
  while (Delay --);
 8002700:	9b01      	ldr	r3, [sp, #4]
 8002702:	1e5a      	subs	r2, r3, #1
 8002704:	9201      	str	r2, [sp, #4]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d1f9      	bne.n	80026fe <HAL_RCC_OscConfig+0x16e>
 800270a:	e751      	b.n	80025b0 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800270c:	f7ff fa14 	bl	8001b38 <HAL_GetTick>
 8002710:	1b80      	subs	r0, r0, r6
 8002712:	2802      	cmp	r0, #2
 8002714:	d9e9      	bls.n	80026ea <HAL_RCC_OscConfig+0x15a>
 8002716:	e77d      	b.n	8002614 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8002718:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800271a:	f7ff fa0d 	bl	8001b38 <HAL_GetTick>
 800271e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002720:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002722:	079f      	lsls	r7, r3, #30
 8002724:	f57f af44 	bpl.w	80025b0 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002728:	f7ff fa06 	bl	8001b38 <HAL_GetTick>
 800272c:	1b80      	subs	r0, r0, r6
 800272e:	2802      	cmp	r0, #2
 8002730:	d9f6      	bls.n	8002720 <HAL_RCC_OscConfig+0x190>
 8002732:	e76f      	b.n	8002614 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002734:	4c33      	ldr	r4, [pc, #204]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 8002736:	69e3      	ldr	r3, [r4, #28]
 8002738:	00d8      	lsls	r0, r3, #3
 800273a:	d424      	bmi.n	8002786 <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 800273c:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800273e:	69e3      	ldr	r3, [r4, #28]
 8002740:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002744:	61e3      	str	r3, [r4, #28]
 8002746:	69e3      	ldr	r3, [r4, #28]
 8002748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800274c:	9300      	str	r3, [sp, #0]
 800274e:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002750:	4e30      	ldr	r6, [pc, #192]	; (8002814 <HAL_RCC_OscConfig+0x284>)
 8002752:	6833      	ldr	r3, [r6, #0]
 8002754:	05d9      	lsls	r1, r3, #23
 8002756:	d518      	bpl.n	800278a <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002758:	68eb      	ldr	r3, [r5, #12]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d126      	bne.n	80027ac <HAL_RCC_OscConfig+0x21c>
 800275e:	6a23      	ldr	r3, [r4, #32]
 8002760:	f043 0301 	orr.w	r3, r3, #1
 8002764:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002766:	f7ff f9e7 	bl	8001b38 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800276a:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800276e:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002770:	6a23      	ldr	r3, [r4, #32]
 8002772:	079b      	lsls	r3, r3, #30
 8002774:	d53f      	bpl.n	80027f6 <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 8002776:	2f00      	cmp	r7, #0
 8002778:	f43f af1e 	beq.w	80025b8 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 800277c:	69e3      	ldr	r3, [r4, #28]
 800277e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002782:	61e3      	str	r3, [r4, #28]
 8002784:	e718      	b.n	80025b8 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8002786:	2700      	movs	r7, #0
 8002788:	e7e2      	b.n	8002750 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800278a:	6833      	ldr	r3, [r6, #0]
 800278c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002790:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002792:	f7ff f9d1 	bl	8001b38 <HAL_GetTick>
 8002796:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002798:	6833      	ldr	r3, [r6, #0]
 800279a:	05da      	lsls	r2, r3, #23
 800279c:	d4dc      	bmi.n	8002758 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800279e:	f7ff f9cb 	bl	8001b38 <HAL_GetTick>
 80027a2:	eba0 0008 	sub.w	r0, r0, r8
 80027a6:	2864      	cmp	r0, #100	; 0x64
 80027a8:	d9f6      	bls.n	8002798 <HAL_RCC_OscConfig+0x208>
 80027aa:	e733      	b.n	8002614 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027ac:	b9ab      	cbnz	r3, 80027da <HAL_RCC_OscConfig+0x24a>
 80027ae:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027b0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027b4:	f023 0301 	bic.w	r3, r3, #1
 80027b8:	6223      	str	r3, [r4, #32]
 80027ba:	6a23      	ldr	r3, [r4, #32]
 80027bc:	f023 0304 	bic.w	r3, r3, #4
 80027c0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80027c2:	f7ff f9b9 	bl	8001b38 <HAL_GetTick>
 80027c6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027c8:	6a23      	ldr	r3, [r4, #32]
 80027ca:	0798      	lsls	r0, r3, #30
 80027cc:	d5d3      	bpl.n	8002776 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ce:	f7ff f9b3 	bl	8001b38 <HAL_GetTick>
 80027d2:	1b80      	subs	r0, r0, r6
 80027d4:	4540      	cmp	r0, r8
 80027d6:	d9f7      	bls.n	80027c8 <HAL_RCC_OscConfig+0x238>
 80027d8:	e71c      	b.n	8002614 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027da:	2b05      	cmp	r3, #5
 80027dc:	6a23      	ldr	r3, [r4, #32]
 80027de:	d103      	bne.n	80027e8 <HAL_RCC_OscConfig+0x258>
 80027e0:	f043 0304 	orr.w	r3, r3, #4
 80027e4:	6223      	str	r3, [r4, #32]
 80027e6:	e7ba      	b.n	800275e <HAL_RCC_OscConfig+0x1ce>
 80027e8:	f023 0301 	bic.w	r3, r3, #1
 80027ec:	6223      	str	r3, [r4, #32]
 80027ee:	6a23      	ldr	r3, [r4, #32]
 80027f0:	f023 0304 	bic.w	r3, r3, #4
 80027f4:	e7b6      	b.n	8002764 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027f6:	f7ff f99f 	bl	8001b38 <HAL_GetTick>
 80027fa:	eba0 0008 	sub.w	r0, r0, r8
 80027fe:	42b0      	cmp	r0, r6
 8002800:	d9b6      	bls.n	8002770 <HAL_RCC_OscConfig+0x1e0>
 8002802:	e707      	b.n	8002614 <HAL_RCC_OscConfig+0x84>
 8002804:	40021000 	.word	0x40021000
 8002808:	42420000 	.word	0x42420000
 800280c:	42420480 	.word	0x42420480
 8002810:	20000000 	.word	0x20000000
 8002814:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002818:	4b2a      	ldr	r3, [pc, #168]	; (80028c4 <HAL_RCC_OscConfig+0x334>)
 800281a:	685a      	ldr	r2, [r3, #4]
 800281c:	461c      	mov	r4, r3
 800281e:	f002 020c 	and.w	r2, r2, #12
 8002822:	2a08      	cmp	r2, #8
 8002824:	d03d      	beq.n	80028a2 <HAL_RCC_OscConfig+0x312>
 8002826:	2300      	movs	r3, #0
 8002828:	4e27      	ldr	r6, [pc, #156]	; (80028c8 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800282a:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800282c:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800282e:	d12b      	bne.n	8002888 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8002830:	f7ff f982 	bl	8001b38 <HAL_GetTick>
 8002834:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002836:	6823      	ldr	r3, [r4, #0]
 8002838:	0199      	lsls	r1, r3, #6
 800283a:	d41f      	bmi.n	800287c <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800283c:	6a2b      	ldr	r3, [r5, #32]
 800283e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002842:	d105      	bne.n	8002850 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002844:	6862      	ldr	r2, [r4, #4]
 8002846:	68a9      	ldr	r1, [r5, #8]
 8002848:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800284c:	430a      	orrs	r2, r1
 800284e:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002850:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8002852:	6862      	ldr	r2, [r4, #4]
 8002854:	430b      	orrs	r3, r1
 8002856:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800285a:	4313      	orrs	r3, r2
 800285c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800285e:	2301      	movs	r3, #1
 8002860:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002862:	f7ff f969 	bl	8001b38 <HAL_GetTick>
 8002866:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002868:	6823      	ldr	r3, [r4, #0]
 800286a:	019a      	lsls	r2, r3, #6
 800286c:	f53f aea8 	bmi.w	80025c0 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002870:	f7ff f962 	bl	8001b38 <HAL_GetTick>
 8002874:	1b40      	subs	r0, r0, r5
 8002876:	2802      	cmp	r0, #2
 8002878:	d9f6      	bls.n	8002868 <HAL_RCC_OscConfig+0x2d8>
 800287a:	e6cb      	b.n	8002614 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800287c:	f7ff f95c 	bl	8001b38 <HAL_GetTick>
 8002880:	1bc0      	subs	r0, r0, r7
 8002882:	2802      	cmp	r0, #2
 8002884:	d9d7      	bls.n	8002836 <HAL_RCC_OscConfig+0x2a6>
 8002886:	e6c5      	b.n	8002614 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8002888:	f7ff f956 	bl	8001b38 <HAL_GetTick>
 800288c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800288e:	6823      	ldr	r3, [r4, #0]
 8002890:	019b      	lsls	r3, r3, #6
 8002892:	f57f ae95 	bpl.w	80025c0 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002896:	f7ff f94f 	bl	8001b38 <HAL_GetTick>
 800289a:	1b40      	subs	r0, r0, r5
 800289c:	2802      	cmp	r0, #2
 800289e:	d9f6      	bls.n	800288e <HAL_RCC_OscConfig+0x2fe>
 80028a0:	e6b8      	b.n	8002614 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028a2:	2801      	cmp	r0, #1
 80028a4:	f43f aeb7 	beq.w	8002616 <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 80028a8:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028aa:	6a2b      	ldr	r3, [r5, #32]
 80028ac:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 80028b0:	429a      	cmp	r2, r3
 80028b2:	f47f ae71 	bne.w	8002598 <HAL_RCC_OscConfig+0x8>
 80028b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80028b8:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 80028bc:	1ac0      	subs	r0, r0, r3
 80028be:	bf18      	it	ne
 80028c0:	2001      	movne	r0, #1
 80028c2:	e6a8      	b.n	8002616 <HAL_RCC_OscConfig+0x86>
 80028c4:	40021000 	.word	0x40021000
 80028c8:	42420060 	.word	0x42420060

080028cc <HAL_RCC_GetSysClockFreq>:
{
 80028cc:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80028ce:	4b19      	ldr	r3, [pc, #100]	; (8002934 <HAL_RCC_GetSysClockFreq+0x68>)
{
 80028d0:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80028d2:	ac02      	add	r4, sp, #8
 80028d4:	f103 0510 	add.w	r5, r3, #16
 80028d8:	4622      	mov	r2, r4
 80028da:	6818      	ldr	r0, [r3, #0]
 80028dc:	6859      	ldr	r1, [r3, #4]
 80028de:	3308      	adds	r3, #8
 80028e0:	c203      	stmia	r2!, {r0, r1}
 80028e2:	42ab      	cmp	r3, r5
 80028e4:	4614      	mov	r4, r2
 80028e6:	d1f7      	bne.n	80028d8 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80028e8:	2301      	movs	r3, #1
 80028ea:	f88d 3004 	strb.w	r3, [sp, #4]
 80028ee:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80028f0:	4911      	ldr	r1, [pc, #68]	; (8002938 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80028f2:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80028f6:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80028f8:	f003 020c 	and.w	r2, r3, #12
 80028fc:	2a08      	cmp	r2, #8
 80028fe:	d117      	bne.n	8002930 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002900:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8002904:	a806      	add	r0, sp, #24
 8002906:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002908:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800290a:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800290e:	d50c      	bpl.n	800292a <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002910:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002912:	480a      	ldr	r0, [pc, #40]	; (800293c <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002914:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002918:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800291a:	aa06      	add	r2, sp, #24
 800291c:	4413      	add	r3, r2
 800291e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002922:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8002926:	b007      	add	sp, #28
 8002928:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800292a:	4805      	ldr	r0, [pc, #20]	; (8002940 <HAL_RCC_GetSysClockFreq+0x74>)
 800292c:	4350      	muls	r0, r2
 800292e:	e7fa      	b.n	8002926 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8002930:	4802      	ldr	r0, [pc, #8]	; (800293c <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8002932:	e7f8      	b.n	8002926 <HAL_RCC_GetSysClockFreq+0x5a>
 8002934:	08004fcc 	.word	0x08004fcc
 8002938:	40021000 	.word	0x40021000
 800293c:	007a1200 	.word	0x007a1200
 8002940:	003d0900 	.word	0x003d0900

08002944 <HAL_RCC_ClockConfig>:
{
 8002944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002948:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800294a:	4604      	mov	r4, r0
 800294c:	b910      	cbnz	r0, 8002954 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800294e:	2001      	movs	r0, #1
 8002950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002954:	4a45      	ldr	r2, [pc, #276]	; (8002a6c <HAL_RCC_ClockConfig+0x128>)
 8002956:	6813      	ldr	r3, [r2, #0]
 8002958:	f003 0307 	and.w	r3, r3, #7
 800295c:	428b      	cmp	r3, r1
 800295e:	d329      	bcc.n	80029b4 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002960:	6821      	ldr	r1, [r4, #0]
 8002962:	078e      	lsls	r6, r1, #30
 8002964:	d431      	bmi.n	80029ca <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002966:	07ca      	lsls	r2, r1, #31
 8002968:	d444      	bmi.n	80029f4 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800296a:	4a40      	ldr	r2, [pc, #256]	; (8002a6c <HAL_RCC_ClockConfig+0x128>)
 800296c:	6813      	ldr	r3, [r2, #0]
 800296e:	f003 0307 	and.w	r3, r3, #7
 8002972:	429d      	cmp	r5, r3
 8002974:	d367      	bcc.n	8002a46 <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002976:	6822      	ldr	r2, [r4, #0]
 8002978:	4d3d      	ldr	r5, [pc, #244]	; (8002a70 <HAL_RCC_ClockConfig+0x12c>)
 800297a:	f012 0f04 	tst.w	r2, #4
 800297e:	d16e      	bne.n	8002a5e <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002980:	0713      	lsls	r3, r2, #28
 8002982:	d506      	bpl.n	8002992 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002984:	686b      	ldr	r3, [r5, #4]
 8002986:	6922      	ldr	r2, [r4, #16]
 8002988:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800298c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002990:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002992:	f7ff ff9b 	bl	80028cc <HAL_RCC_GetSysClockFreq>
 8002996:	686b      	ldr	r3, [r5, #4]
 8002998:	4a36      	ldr	r2, [pc, #216]	; (8002a74 <HAL_RCC_ClockConfig+0x130>)
 800299a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800299e:	5cd3      	ldrb	r3, [r2, r3]
 80029a0:	40d8      	lsrs	r0, r3
 80029a2:	4b35      	ldr	r3, [pc, #212]	; (8002a78 <HAL_RCC_ClockConfig+0x134>)
 80029a4:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80029a6:	4b35      	ldr	r3, [pc, #212]	; (8002a7c <HAL_RCC_ClockConfig+0x138>)
 80029a8:	6818      	ldr	r0, [r3, #0]
 80029aa:	f7fe ff7d 	bl	80018a8 <HAL_InitTick>
  return HAL_OK;
 80029ae:	2000      	movs	r0, #0
 80029b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029b4:	6813      	ldr	r3, [r2, #0]
 80029b6:	f023 0307 	bic.w	r3, r3, #7
 80029ba:	430b      	orrs	r3, r1
 80029bc:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029be:	6813      	ldr	r3, [r2, #0]
 80029c0:	f003 0307 	and.w	r3, r3, #7
 80029c4:	4299      	cmp	r1, r3
 80029c6:	d1c2      	bne.n	800294e <HAL_RCC_ClockConfig+0xa>
 80029c8:	e7ca      	b.n	8002960 <HAL_RCC_ClockConfig+0x1c>
 80029ca:	4b29      	ldr	r3, [pc, #164]	; (8002a70 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029cc:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029d0:	bf1e      	ittt	ne
 80029d2:	685a      	ldrne	r2, [r3, #4]
 80029d4:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80029d8:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029da:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029dc:	bf42      	ittt	mi
 80029de:	685a      	ldrmi	r2, [r3, #4]
 80029e0:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80029e4:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029e6:	685a      	ldr	r2, [r3, #4]
 80029e8:	68a0      	ldr	r0, [r4, #8]
 80029ea:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80029ee:	4302      	orrs	r2, r0
 80029f0:	605a      	str	r2, [r3, #4]
 80029f2:	e7b8      	b.n	8002966 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029f4:	6862      	ldr	r2, [r4, #4]
 80029f6:	4e1e      	ldr	r6, [pc, #120]	; (8002a70 <HAL_RCC_ClockConfig+0x12c>)
 80029f8:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029fa:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029fc:	d11b      	bne.n	8002a36 <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029fe:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a02:	d0a4      	beq.n	800294e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a04:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a06:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a0a:	f023 0303 	bic.w	r3, r3, #3
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8002a12:	f7ff f891 	bl	8001b38 <HAL_GetTick>
 8002a16:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a18:	6873      	ldr	r3, [r6, #4]
 8002a1a:	6862      	ldr	r2, [r4, #4]
 8002a1c:	f003 030c 	and.w	r3, r3, #12
 8002a20:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002a24:	d0a1      	beq.n	800296a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a26:	f7ff f887 	bl	8001b38 <HAL_GetTick>
 8002a2a:	1bc0      	subs	r0, r0, r7
 8002a2c:	4540      	cmp	r0, r8
 8002a2e:	d9f3      	bls.n	8002a18 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8002a30:	2003      	movs	r0, #3
}
 8002a32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a36:	2a02      	cmp	r2, #2
 8002a38:	d102      	bne.n	8002a40 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a3a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002a3e:	e7e0      	b.n	8002a02 <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a40:	f013 0f02 	tst.w	r3, #2
 8002a44:	e7dd      	b.n	8002a02 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a46:	6813      	ldr	r3, [r2, #0]
 8002a48:	f023 0307 	bic.w	r3, r3, #7
 8002a4c:	432b      	orrs	r3, r5
 8002a4e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a50:	6813      	ldr	r3, [r2, #0]
 8002a52:	f003 0307 	and.w	r3, r3, #7
 8002a56:	429d      	cmp	r5, r3
 8002a58:	f47f af79 	bne.w	800294e <HAL_RCC_ClockConfig+0xa>
 8002a5c:	e78b      	b.n	8002976 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a5e:	686b      	ldr	r3, [r5, #4]
 8002a60:	68e1      	ldr	r1, [r4, #12]
 8002a62:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002a66:	430b      	orrs	r3, r1
 8002a68:	606b      	str	r3, [r5, #4]
 8002a6a:	e789      	b.n	8002980 <HAL_RCC_ClockConfig+0x3c>
 8002a6c:	40022000 	.word	0x40022000
 8002a70:	40021000 	.word	0x40021000
 8002a74:	08004fdc 	.word	0x08004fdc
 8002a78:	20000000 	.word	0x20000000
 8002a7c:	20000008 	.word	0x20000008

08002a80 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a80:	4b04      	ldr	r3, [pc, #16]	; (8002a94 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002a82:	4a05      	ldr	r2, [pc, #20]	; (8002a98 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002a8a:	5cd3      	ldrb	r3, [r2, r3]
 8002a8c:	4a03      	ldr	r2, [pc, #12]	; (8002a9c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002a8e:	6810      	ldr	r0, [r2, #0]
}
 8002a90:	40d8      	lsrs	r0, r3
 8002a92:	4770      	bx	lr
 8002a94:	40021000 	.word	0x40021000
 8002a98:	08004fec 	.word	0x08004fec
 8002a9c:	20000000 	.word	0x20000000

08002aa0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002aa0:	4b04      	ldr	r3, [pc, #16]	; (8002ab4 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002aa2:	4a05      	ldr	r2, [pc, #20]	; (8002ab8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002aaa:	5cd3      	ldrb	r3, [r2, r3]
 8002aac:	4a03      	ldr	r2, [pc, #12]	; (8002abc <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002aae:	6810      	ldr	r0, [r2, #0]
}
 8002ab0:	40d8      	lsrs	r0, r3
 8002ab2:	4770      	bx	lr
 8002ab4:	40021000 	.word	0x40021000
 8002ab8:	08004fec 	.word	0x08004fec
 8002abc:	20000000 	.word	0x20000000

08002ac0 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002ac0:	230f      	movs	r3, #15
 8002ac2:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002ac4:	4b0b      	ldr	r3, [pc, #44]	; (8002af4 <HAL_RCC_GetClockConfig+0x34>)
 8002ac6:	685a      	ldr	r2, [r3, #4]
 8002ac8:	f002 0203 	and.w	r2, r2, #3
 8002acc:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002ace:	685a      	ldr	r2, [r3, #4]
 8002ad0:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002ad4:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002ad6:	685a      	ldr	r2, [r3, #4]
 8002ad8:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8002adc:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	08db      	lsrs	r3, r3, #3
 8002ae2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002ae6:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002ae8:	4b03      	ldr	r3, [pc, #12]	; (8002af8 <HAL_RCC_GetClockConfig+0x38>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0307 	and.w	r3, r3, #7
 8002af0:	600b      	str	r3, [r1, #0]
 8002af2:	4770      	bx	lr
 8002af4:	40021000 	.word	0x40021000
 8002af8:	40022000 	.word	0x40022000

08002afc <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002afc:	6803      	ldr	r3, [r0, #0]
{
 8002afe:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002b02:	07d9      	lsls	r1, r3, #31
{
 8002b04:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002b06:	d520      	bpl.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b08:	4c35      	ldr	r4, [pc, #212]	; (8002be0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002b0a:	69e3      	ldr	r3, [r4, #28]
 8002b0c:	00da      	lsls	r2, r3, #3
 8002b0e:	d432      	bmi.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8002b10:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b12:	69e3      	ldr	r3, [r4, #28]
 8002b14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b18:	61e3      	str	r3, [r4, #28]
 8002b1a:	69e3      	ldr	r3, [r4, #28]
 8002b1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b20:	9301      	str	r3, [sp, #4]
 8002b22:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b24:	4e2f      	ldr	r6, [pc, #188]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002b26:	6833      	ldr	r3, [r6, #0]
 8002b28:	05db      	lsls	r3, r3, #23
 8002b2a:	d526      	bpl.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b2c:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b2e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002b32:	d136      	bne.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b34:	6a23      	ldr	r3, [r4, #32]
 8002b36:	686a      	ldr	r2, [r5, #4]
 8002b38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b40:	b11f      	cbz	r7, 8002b4a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b42:	69e3      	ldr	r3, [r4, #28]
 8002b44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b48:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b4a:	6828      	ldr	r0, [r5, #0]
 8002b4c:	0783      	lsls	r3, r0, #30
 8002b4e:	d506      	bpl.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b50:	4a23      	ldr	r2, [pc, #140]	; (8002be0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002b52:	68a9      	ldr	r1, [r5, #8]
 8002b54:	6853      	ldr	r3, [r2, #4]
 8002b56:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002b5a:	430b      	orrs	r3, r1
 8002b5c:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002b5e:	f010 0010 	ands.w	r0, r0, #16
 8002b62:	d01b      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b64:	4a1e      	ldr	r2, [pc, #120]	; (8002be0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002b66:	68e9      	ldr	r1, [r5, #12]
 8002b68:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002b6a:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b6c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002b70:	430b      	orrs	r3, r1
 8002b72:	6053      	str	r3, [r2, #4]
 8002b74:	e012      	b.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8002b76:	2700      	movs	r7, #0
 8002b78:	e7d4      	b.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b7a:	6833      	ldr	r3, [r6, #0]
 8002b7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b80:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002b82:	f7fe ffd9 	bl	8001b38 <HAL_GetTick>
 8002b86:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b88:	6833      	ldr	r3, [r6, #0]
 8002b8a:	05d8      	lsls	r0, r3, #23
 8002b8c:	d4ce      	bmi.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b8e:	f7fe ffd3 	bl	8001b38 <HAL_GetTick>
 8002b92:	eba0 0008 	sub.w	r0, r0, r8
 8002b96:	2864      	cmp	r0, #100	; 0x64
 8002b98:	d9f6      	bls.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8002b9a:	2003      	movs	r0, #3
}
 8002b9c:	b002      	add	sp, #8
 8002b9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ba2:	686a      	ldr	r2, [r5, #4]
 8002ba4:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d0c3      	beq.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8002bac:	2001      	movs	r0, #1
 8002bae:	4a0e      	ldr	r2, [pc, #56]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002bb0:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8002bb2:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002bb4:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002bb6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002bba:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8002bbc:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002bbe:	07d9      	lsls	r1, r3, #31
 8002bc0:	d5b8      	bpl.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8002bc2:	f7fe ffb9 	bl	8001b38 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bc6:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002bca:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bcc:	6a23      	ldr	r3, [r4, #32]
 8002bce:	079a      	lsls	r2, r3, #30
 8002bd0:	d4b0      	bmi.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bd2:	f7fe ffb1 	bl	8001b38 <HAL_GetTick>
 8002bd6:	1b80      	subs	r0, r0, r6
 8002bd8:	4540      	cmp	r0, r8
 8002bda:	d9f7      	bls.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8002bdc:	e7dd      	b.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8002bde:	bf00      	nop
 8002be0:	40021000 	.word	0x40021000
 8002be4:	40007000 	.word	0x40007000
 8002be8:	42420440 	.word	0x42420440

08002bec <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002bec:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d120      	bne.n	8002c36 <HAL_TIM_Base_Start_IT+0x4a>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002bfa:	6803      	ldr	r3, [r0, #0]
 8002bfc:	68da      	ldr	r2, [r3, #12]
 8002bfe:	f042 0201 	orr.w	r2, r2, #1
 8002c02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c04:	4a0d      	ldr	r2, [pc, #52]	; (8002c3c <HAL_TIM_Base_Start_IT+0x50>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d00a      	beq.n	8002c20 <HAL_TIM_Base_Start_IT+0x34>
 8002c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c0e:	d007      	beq.n	8002c20 <HAL_TIM_Base_Start_IT+0x34>
 8002c10:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d003      	beq.n	8002c20 <HAL_TIM_Base_Start_IT+0x34>
 8002c18:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d104      	bne.n	8002c2a <HAL_TIM_Base_Start_IT+0x3e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c20:	689a      	ldr	r2, [r3, #8]
 8002c22:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c26:	2a06      	cmp	r2, #6
 8002c28:	d003      	beq.n	8002c32 <HAL_TIM_Base_Start_IT+0x46>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	f042 0201 	orr.w	r2, r2, #1
 8002c30:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c32:	2000      	movs	r0, #0
}
 8002c34:	4770      	bx	lr
    return HAL_ERROR;
 8002c36:	2001      	movs	r0, #1
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	40012c00 	.word	0x40012c00

08002c40 <HAL_TIM_Base_Stop_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002c40:	6803      	ldr	r3, [r0, #0]
 8002c42:	68da      	ldr	r2, [r3, #12]
 8002c44:	f022 0201 	bic.w	r2, r2, #1
 8002c48:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002c4a:	f241 1211 	movw	r2, #4369	; 0x1111
 8002c4e:	6a19      	ldr	r1, [r3, #32]
 8002c50:	4211      	tst	r1, r2
 8002c52:	d108      	bne.n	8002c66 <HAL_TIM_Base_Stop_IT+0x26>
 8002c54:	f240 4244 	movw	r2, #1092	; 0x444
 8002c58:	6a19      	ldr	r1, [r3, #32]
 8002c5a:	4211      	tst	r1, r2
 8002c5c:	bf02      	ittt	eq
 8002c5e:	681a      	ldreq	r2, [r3, #0]
 8002c60:	f022 0201 	biceq.w	r2, r2, #1
 8002c64:	601a      	streq	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002c66:	2301      	movs	r3, #1
 8002c68:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 8002c6c:	2000      	movs	r0, #0
 8002c6e:	4770      	bx	lr

08002c70 <HAL_TIM_OnePulse_MspInit>:
 8002c70:	4770      	bx	lr

08002c72 <HAL_TIM_OC_DelayElapsedCallback>:
 8002c72:	4770      	bx	lr

08002c74 <HAL_TIM_IC_CaptureCallback>:
 8002c74:	4770      	bx	lr

08002c76 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002c76:	4770      	bx	lr

08002c78 <HAL_TIM_TriggerCallback>:
 8002c78:	4770      	bx	lr

08002c7a <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c7a:	6803      	ldr	r3, [r0, #0]
{
 8002c7c:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c7e:	691a      	ldr	r2, [r3, #16]
{
 8002c80:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c82:	0791      	lsls	r1, r2, #30
 8002c84:	d50e      	bpl.n	8002ca4 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002c86:	68da      	ldr	r2, [r3, #12]
 8002c88:	0792      	lsls	r2, r2, #30
 8002c8a:	d50b      	bpl.n	8002ca4 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002c8c:	f06f 0202 	mvn.w	r2, #2
 8002c90:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c92:	2201      	movs	r2, #1

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c94:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c96:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c98:	079b      	lsls	r3, r3, #30
 8002c9a:	d077      	beq.n	8002d8c <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c9c:	f7ff ffea 	bl	8002c74 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002ca4:	6823      	ldr	r3, [r4, #0]
 8002ca6:	691a      	ldr	r2, [r3, #16]
 8002ca8:	0750      	lsls	r0, r2, #29
 8002caa:	d510      	bpl.n	8002cce <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002cac:	68da      	ldr	r2, [r3, #12]
 8002cae:	0751      	lsls	r1, r2, #29
 8002cb0:	d50d      	bpl.n	8002cce <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002cb2:	f06f 0204 	mvn.w	r2, #4
 8002cb6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cb8:	2202      	movs	r2, #2
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cba:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cbc:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cbe:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cc2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cc4:	d068      	beq.n	8002d98 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002cc6:	f7ff ffd5 	bl	8002c74 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002cce:	6823      	ldr	r3, [r4, #0]
 8002cd0:	691a      	ldr	r2, [r3, #16]
 8002cd2:	0712      	lsls	r2, r2, #28
 8002cd4:	d50f      	bpl.n	8002cf6 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002cd6:	68da      	ldr	r2, [r3, #12]
 8002cd8:	0710      	lsls	r0, r2, #28
 8002cda:	d50c      	bpl.n	8002cf6 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002cdc:	f06f 0208 	mvn.w	r2, #8
 8002ce0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ce2:	2204      	movs	r2, #4
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ce4:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ce6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ce8:	0799      	lsls	r1, r3, #30
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cea:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002cec:	d05a      	beq.n	8002da4 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002cee:	f7ff ffc1 	bl	8002c74 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002cf6:	6823      	ldr	r3, [r4, #0]
 8002cf8:	691a      	ldr	r2, [r3, #16]
 8002cfa:	06d2      	lsls	r2, r2, #27
 8002cfc:	d510      	bpl.n	8002d20 <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002cfe:	68da      	ldr	r2, [r3, #12]
 8002d00:	06d0      	lsls	r0, r2, #27
 8002d02:	d50d      	bpl.n	8002d20 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002d04:	f06f 0210 	mvn.w	r2, #16
 8002d08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d0a:	2208      	movs	r2, #8
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d0c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d0e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d10:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d14:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d16:	d04b      	beq.n	8002db0 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002d18:	f7ff ffac 	bl	8002c74 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002d20:	6823      	ldr	r3, [r4, #0]
 8002d22:	691a      	ldr	r2, [r3, #16]
 8002d24:	07d1      	lsls	r1, r2, #31
 8002d26:	d508      	bpl.n	8002d3a <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002d28:	68da      	ldr	r2, [r3, #12]
 8002d2a:	07d2      	lsls	r2, r2, #31
 8002d2c:	d505      	bpl.n	8002d3a <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002d2e:	f06f 0201 	mvn.w	r2, #1
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d32:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002d34:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d36:	f7fe fa69 	bl	800120c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d3a:	6823      	ldr	r3, [r4, #0]
 8002d3c:	691a      	ldr	r2, [r3, #16]
 8002d3e:	0610      	lsls	r0, r2, #24
 8002d40:	d508      	bpl.n	8002d54 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d42:	68da      	ldr	r2, [r3, #12]
 8002d44:	0611      	lsls	r1, r2, #24
 8002d46:	d505      	bpl.n	8002d54 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d48:	f06f 0280 	mvn.w	r2, #128	; 0x80
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d4c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d4e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002d50:	f000 f999 	bl	8003086 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002d54:	6823      	ldr	r3, [r4, #0]
 8002d56:	691a      	ldr	r2, [r3, #16]
 8002d58:	0652      	lsls	r2, r2, #25
 8002d5a:	d508      	bpl.n	8002d6e <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002d5c:	68da      	ldr	r2, [r3, #12]
 8002d5e:	0650      	lsls	r0, r2, #25
 8002d60:	d505      	bpl.n	8002d6e <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d62:	f06f 0240 	mvn.w	r2, #64	; 0x40
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d66:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d68:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002d6a:	f7ff ff85 	bl	8002c78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d6e:	6823      	ldr	r3, [r4, #0]
 8002d70:	691a      	ldr	r2, [r3, #16]
 8002d72:	0691      	lsls	r1, r2, #26
 8002d74:	d522      	bpl.n	8002dbc <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d76:	68da      	ldr	r2, [r3, #12]
 8002d78:	0692      	lsls	r2, r2, #26
 8002d7a:	d51f      	bpl.n	8002dbc <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d7c:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d80:	4620      	mov	r0, r4
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d86:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002d88:	f000 b97c 	b.w	8003084 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d8c:	f7ff ff71 	bl	8002c72 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d90:	4620      	mov	r0, r4
 8002d92:	f7ff ff70 	bl	8002c76 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d96:	e783      	b.n	8002ca0 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d98:	f7ff ff6b 	bl	8002c72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d9c:	4620      	mov	r0, r4
 8002d9e:	f7ff ff6a 	bl	8002c76 <HAL_TIM_PWM_PulseFinishedCallback>
 8002da2:	e792      	b.n	8002cca <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002da4:	f7ff ff65 	bl	8002c72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002da8:	4620      	mov	r0, r4
 8002daa:	f7ff ff64 	bl	8002c76 <HAL_TIM_PWM_PulseFinishedCallback>
 8002dae:	e7a0      	b.n	8002cf2 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002db0:	f7ff ff5f 	bl	8002c72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002db4:	4620      	mov	r0, r4
 8002db6:	f7ff ff5e 	bl	8002c76 <HAL_TIM_PWM_PulseFinishedCallback>
 8002dba:	e7af      	b.n	8002d1c <HAL_TIM_IRQHandler+0xa2>
 8002dbc:	bd10      	pop	{r4, pc}
	...

08002dc0 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002dc0:	4a1a      	ldr	r2, [pc, #104]	; (8002e2c <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8002dc2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002dc4:	4290      	cmp	r0, r2
 8002dc6:	d00a      	beq.n	8002dde <TIM_Base_SetConfig+0x1e>
 8002dc8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002dcc:	d007      	beq.n	8002dde <TIM_Base_SetConfig+0x1e>
 8002dce:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002dd2:	4290      	cmp	r0, r2
 8002dd4:	d003      	beq.n	8002dde <TIM_Base_SetConfig+0x1e>
 8002dd6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002dda:	4290      	cmp	r0, r2
 8002ddc:	d115      	bne.n	8002e0a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002dde:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002de0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002de4:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002de6:	4a11      	ldr	r2, [pc, #68]	; (8002e2c <TIM_Base_SetConfig+0x6c>)
 8002de8:	4290      	cmp	r0, r2
 8002dea:	d00a      	beq.n	8002e02 <TIM_Base_SetConfig+0x42>
 8002dec:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002df0:	d007      	beq.n	8002e02 <TIM_Base_SetConfig+0x42>
 8002df2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002df6:	4290      	cmp	r0, r2
 8002df8:	d003      	beq.n	8002e02 <TIM_Base_SetConfig+0x42>
 8002dfa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002dfe:	4290      	cmp	r0, r2
 8002e00:	d103      	bne.n	8002e0a <TIM_Base_SetConfig+0x4a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e02:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e08:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e0a:	694a      	ldr	r2, [r1, #20]
 8002e0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e10:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002e12:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e14:	688b      	ldr	r3, [r1, #8]
 8002e16:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e18:	680b      	ldr	r3, [r1, #0]
 8002e1a:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e1c:	4b03      	ldr	r3, [pc, #12]	; (8002e2c <TIM_Base_SetConfig+0x6c>)
 8002e1e:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e20:	bf04      	itt	eq
 8002e22:	690b      	ldreq	r3, [r1, #16]
 8002e24:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e26:	2301      	movs	r3, #1
 8002e28:	6143      	str	r3, [r0, #20]
 8002e2a:	4770      	bx	lr
 8002e2c:	40012c00 	.word	0x40012c00

08002e30 <HAL_TIM_Base_Init>:
{
 8002e30:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002e32:	4604      	mov	r4, r0
 8002e34:	b330      	cbz	r0, 8002e84 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002e36:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002e3a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002e3e:	b91b      	cbnz	r3, 8002e48 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002e40:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002e44:	f7fe fddc 	bl	8001a00 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002e48:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e4a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002e4c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e50:	1d21      	adds	r1, r4, #4
 8002e52:	f7ff ffb5 	bl	8002dc0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e56:	2301      	movs	r3, #1
  return HAL_OK;
 8002e58:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e5a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e5e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8002e62:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8002e66:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8002e6a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e6e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e76:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8002e7a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002e7e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002e82:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002e84:	2001      	movs	r0, #1
}
 8002e86:	bd10      	pop	{r4, pc}

08002e88 <HAL_TIM_OnePulse_Init>:
{
 8002e88:	b538      	push	{r3, r4, r5, lr}
 8002e8a:	460d      	mov	r5, r1
  if (htim == NULL)
 8002e8c:	4604      	mov	r4, r0
 8002e8e:	b330      	cbz	r0, 8002ede <HAL_TIM_OnePulse_Init+0x56>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002e90:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002e94:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002e98:	b91b      	cbnz	r3, 8002ea2 <HAL_TIM_OnePulse_Init+0x1a>
    htim->Lock = HAL_UNLOCKED;
 8002e9a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 8002e9e:	f7ff fee7 	bl	8002c70 <HAL_TIM_OnePulse_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002ea2:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ea4:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 8002ea6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002eaa:	6820      	ldr	r0, [r4, #0]
 8002eac:	f7ff ff88 	bl	8002dc0 <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8002eb0:	6823      	ldr	r3, [r4, #0]
  return HAL_OK;
 8002eb2:	2000      	movs	r0, #0
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	f022 0208 	bic.w	r2, r2, #8
 8002eba:	601a      	str	r2, [r3, #0]
  htim->Instance->CR1 |= OnePulseMode;
 8002ebc:	6819      	ldr	r1, [r3, #0]
 8002ebe:	4329      	orrs	r1, r5
 8002ec0:	6019      	str	r1, [r3, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002ec8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002ecc:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002ed0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002ed4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  htim->State = HAL_TIM_STATE_READY;
 8002ed8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002edc:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8002ede:	2001      	movs	r0, #1
}
 8002ee0:	bd38      	pop	{r3, r4, r5, pc}

08002ee2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ee2:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ee4:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ee6:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ee8:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002eec:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002ef0:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ef2:	6083      	str	r3, [r0, #8]
 8002ef4:	bd10      	pop	{r4, pc}

08002ef6 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002ef6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002efa:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8002efc:	2b01      	cmp	r3, #1
{
 8002efe:	4604      	mov	r4, r0
 8002f00:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002f04:	d019      	beq.n	8002f3a <HAL_TIM_ConfigClockSource+0x44>
 8002f06:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002f08:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002f0c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8002f0e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002f12:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f14:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f18:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002f1c:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8002f1e:	680b      	ldr	r3, [r1, #0]
 8002f20:	2b40      	cmp	r3, #64	; 0x40
 8002f22:	d065      	beq.n	8002ff0 <HAL_TIM_ConfigClockSource+0xfa>
 8002f24:	d815      	bhi.n	8002f52 <HAL_TIM_ConfigClockSource+0x5c>
 8002f26:	2b10      	cmp	r3, #16
 8002f28:	d00c      	beq.n	8002f44 <HAL_TIM_ConfigClockSource+0x4e>
 8002f2a:	d807      	bhi.n	8002f3c <HAL_TIM_ConfigClockSource+0x46>
 8002f2c:	b153      	cbz	r3, 8002f44 <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8002f2e:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002f30:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002f32:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002f36:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002f3a:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002f3c:	2b20      	cmp	r3, #32
 8002f3e:	d001      	beq.n	8002f44 <HAL_TIM_ConfigClockSource+0x4e>
 8002f40:	2b30      	cmp	r3, #48	; 0x30
 8002f42:	d1f4      	bne.n	8002f2e <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 8002f44:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f46:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f4a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	e01a      	b.n	8002f88 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8002f52:	2b60      	cmp	r3, #96	; 0x60
 8002f54:	d034      	beq.n	8002fc0 <HAL_TIM_ConfigClockSource+0xca>
 8002f56:	d819      	bhi.n	8002f8c <HAL_TIM_ConfigClockSource+0x96>
 8002f58:	2b50      	cmp	r3, #80	; 0x50
 8002f5a:	d1e8      	bne.n	8002f2e <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f5c:	684a      	ldr	r2, [r1, #4]
 8002f5e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002f60:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f62:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f64:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f68:	f025 0501 	bic.w	r5, r5, #1
 8002f6c:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f6e:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8002f70:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f76:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8002f7a:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002f7c:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002f7e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f84:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8002f88:	6083      	str	r3, [r0, #8]
 8002f8a:	e7d0      	b.n	8002f2e <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8002f8c:	2b70      	cmp	r3, #112	; 0x70
 8002f8e:	d00c      	beq.n	8002faa <HAL_TIM_ConfigClockSource+0xb4>
 8002f90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f94:	d1cb      	bne.n	8002f2e <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8002f96:	68cb      	ldr	r3, [r1, #12]
 8002f98:	684a      	ldr	r2, [r1, #4]
 8002f9a:	6889      	ldr	r1, [r1, #8]
 8002f9c:	f7ff ffa1 	bl	8002ee2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002fa0:	6822      	ldr	r2, [r4, #0]
 8002fa2:	6893      	ldr	r3, [r2, #8]
 8002fa4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fa8:	e008      	b.n	8002fbc <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8002faa:	68cb      	ldr	r3, [r1, #12]
 8002fac:	684a      	ldr	r2, [r1, #4]
 8002fae:	6889      	ldr	r1, [r1, #8]
 8002fb0:	f7ff ff97 	bl	8002ee2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002fb4:	6822      	ldr	r2, [r4, #0]
 8002fb6:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002fb8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002fbc:	6093      	str	r3, [r2, #8]
      break;
 8002fbe:	e7b6      	b.n	8002f2e <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fc0:	684d      	ldr	r5, [r1, #4]
 8002fc2:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fc4:	6a01      	ldr	r1, [r0, #32]
 8002fc6:	f021 0110 	bic.w	r1, r1, #16
 8002fca:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fcc:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8002fce:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002fd0:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002fd4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002fd8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002fdc:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002fe0:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002fe2:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002fe4:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002fe6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002fea:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8002fee:	e7cb      	b.n	8002f88 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ff0:	684a      	ldr	r2, [r1, #4]
 8002ff2:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002ff4:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ff6:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ff8:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ffc:	f025 0501 	bic.w	r5, r5, #1
 8003000:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003002:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8003004:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003006:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800300a:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800300e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003010:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003012:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003014:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003018:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 800301c:	e7b4      	b.n	8002f88 <HAL_TIM_ConfigClockSource+0x92>
	...

08003020 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003020:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003024:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8003026:	2b01      	cmp	r3, #1
 8003028:	f04f 0302 	mov.w	r3, #2
 800302c:	d025      	beq.n	800307a <HAL_TIMEx_MasterConfigSynchronization+0x5a>
 800302e:	2201      	movs	r2, #1

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003030:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003034:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003036:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 8003038:	685c      	ldr	r4, [r3, #4]
  __HAL_LOCK(htim);
 800303a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpcr2 &= ~TIM_CR2_MMS;
 800303e:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003042:	432c      	orrs	r4, r5
  tmpsmcr = htim->Instance->SMCR;
 8003044:	689a      	ldr	r2, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003046:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003048:	4c0d      	ldr	r4, [pc, #52]	; (8003080 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 800304a:	42a3      	cmp	r3, r4
 800304c:	d00a      	beq.n	8003064 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 800304e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003052:	d007      	beq.n	8003064 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8003054:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 8003058:	42a3      	cmp	r3, r4
 800305a:	d003      	beq.n	8003064 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 800305c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003060:	42a3      	cmp	r3, r4
 8003062:	d104      	bne.n	800306e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003064:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003066:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800306a:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800306c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800306e:	2301      	movs	r3, #1
 8003070:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003074:	2300      	movs	r3, #0
 8003076:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 800307a:	4618      	mov	r0, r3

  return HAL_OK;
}
 800307c:	bd30      	pop	{r4, r5, pc}
 800307e:	bf00      	nop
 8003080:	40012c00 	.word	0x40012c00

08003084 <HAL_TIMEx_CommutCallback>:
 8003084:	4770      	bx	lr

08003086 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003086:	4770      	bx	lr

08003088 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003088:	6803      	ldr	r3, [r0, #0]
 800308a:	68da      	ldr	r2, [r3, #12]
 800308c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003090:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003092:	695a      	ldr	r2, [r3, #20]
 8003094:	f022 0201 	bic.w	r2, r2, #1
 8003098:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800309a:	2320      	movs	r3, #32
 800309c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 80030a0:	4770      	bx	lr
	...

080030a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030a4:	b538      	push	{r3, r4, r5, lr}
 80030a6:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030a8:	6803      	ldr	r3, [r0, #0]
 80030aa:	68c1      	ldr	r1, [r0, #12]
 80030ac:	691a      	ldr	r2, [r3, #16]
 80030ae:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80030b2:	430a      	orrs	r2, r1
 80030b4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80030b6:	6882      	ldr	r2, [r0, #8]
 80030b8:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 80030ba:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80030bc:	4302      	orrs	r2, r0
 80030be:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 80030c0:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 80030c4:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80030c8:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 80030ca:	430a      	orrs	r2, r1
 80030cc:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030ce:	695a      	ldr	r2, [r3, #20]
 80030d0:	69a1      	ldr	r1, [r4, #24]
 80030d2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80030d6:	430a      	orrs	r2, r1
 80030d8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80030da:	4a0e      	ldr	r2, [pc, #56]	; (8003114 <UART_SetConfig+0x70>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d115      	bne.n	800310c <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80030e0:	f7ff fcde 	bl	8002aa0 <HAL_RCC_GetPCLK2Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80030e4:	2319      	movs	r3, #25
 80030e6:	4358      	muls	r0, r3
 80030e8:	6863      	ldr	r3, [r4, #4]
 80030ea:	2264      	movs	r2, #100	; 0x64
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	fbb0 f0f3 	udiv	r0, r0, r3
 80030f2:	fbb0 f1f2 	udiv	r1, r0, r2
 80030f6:	fb02 0311 	mls	r3, r2, r1, r0
 80030fa:	011b      	lsls	r3, r3, #4
 80030fc:	3332      	adds	r3, #50	; 0x32
 80030fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8003102:	6825      	ldr	r5, [r4, #0]
 8003104:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8003108:	60ab      	str	r3, [r5, #8]
 800310a:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 800310c:	f7ff fcb8 	bl	8002a80 <HAL_RCC_GetPCLK1Freq>
 8003110:	e7e8      	b.n	80030e4 <UART_SetConfig+0x40>
 8003112:	bf00      	nop
 8003114:	40013800 	.word	0x40013800

08003118 <HAL_UART_Init>:
{
 8003118:	b510      	push	{r4, lr}
  if (huart == NULL)
 800311a:	4604      	mov	r4, r0
 800311c:	b340      	cbz	r0, 8003170 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800311e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003122:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003126:	b91b      	cbnz	r3, 8003130 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003128:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800312c:	f7fe fca2 	bl	8001a74 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8003130:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8003132:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003134:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8003138:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800313a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800313c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003140:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003142:	f7ff ffaf 	bl	80030a4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003146:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003148:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800314a:	691a      	ldr	r2, [r3, #16]
 800314c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003150:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003152:	695a      	ldr	r2, [r3, #20]
 8003154:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003158:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800315a:	68da      	ldr	r2, [r3, #12]
 800315c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003160:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003162:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003164:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003166:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800316a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800316e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003170:	2001      	movs	r0, #1
}
 8003172:	bd10      	pop	{r4, pc}

08003174 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8003174:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8003178:	2b20      	cmp	r3, #32
 800317a:	d120      	bne.n	80031be <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 800317c:	b1e9      	cbz	r1, 80031ba <HAL_UART_Receive_IT+0x46>
 800317e:	b1e2      	cbz	r2, 80031ba <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8003180:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003184:	2b01      	cmp	r3, #1
 8003186:	d01a      	beq.n	80031be <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8003188:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 800318a:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800318c:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800318e:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003190:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003192:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003196:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8003198:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800319a:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 800319c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80031a0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80031a4:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80031a6:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 80031a8:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80031aa:	f041 0101 	orr.w	r1, r1, #1
 80031ae:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80031b0:	68d1      	ldr	r1, [r2, #12]
 80031b2:	f041 0120 	orr.w	r1, r1, #32
 80031b6:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 80031b8:	4770      	bx	lr
      return HAL_ERROR;
 80031ba:	2001      	movs	r0, #1
 80031bc:	4770      	bx	lr
    return HAL_BUSY;
 80031be:	2002      	movs	r0, #2
}
 80031c0:	4770      	bx	lr

080031c2 <HAL_UART_TxCpltCallback>:
 80031c2:	4770      	bx	lr

080031c4 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80031c4:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 80031c8:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80031ca:	2b22      	cmp	r3, #34	; 0x22
 80031cc:	d132      	bne.n	8003234 <UART_Receive_IT+0x70>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031ce:	6881      	ldr	r1, [r0, #8]
 80031d0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80031d2:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80031d6:	6802      	ldr	r2, [r0, #0]
 80031d8:	d120      	bne.n	800321c <UART_Receive_IT+0x58>
 80031da:	6901      	ldr	r1, [r0, #16]
 80031dc:	bb09      	cbnz	r1, 8003222 <UART_Receive_IT+0x5e>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80031de:	6852      	ldr	r2, [r2, #4]
 80031e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031e4:	f823 2b02 	strh.w	r2, [r3], #2
    if (--huart->RxXferCount == 0U)
 80031e8:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
      huart->pRxBuffPtr += 1U;
 80031ea:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 80031ec:	3c01      	subs	r4, #1
 80031ee:	b2a4      	uxth	r4, r4
 80031f0:	85c4      	strh	r4, [r0, #46]	; 0x2e
 80031f2:	b98c      	cbnz	r4, 8003218 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80031f4:	6803      	ldr	r3, [r0, #0]
 80031f6:	68da      	ldr	r2, [r3, #12]
 80031f8:	f022 0220 	bic.w	r2, r2, #32
 80031fc:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80031fe:	68da      	ldr	r2, [r3, #12]
 8003200:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003204:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003206:	695a      	ldr	r2, [r3, #20]
 8003208:	f022 0201 	bic.w	r2, r2, #1
 800320c:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800320e:	2320      	movs	r3, #32
 8003210:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8003214:	f7fd ffc6 	bl	80011a4 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8003218:	2000      	movs	r0, #0
}
 800321a:	bd10      	pop	{r4, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800321c:	b931      	cbnz	r1, 800322c <UART_Receive_IT+0x68>
 800321e:	6901      	ldr	r1, [r0, #16]
 8003220:	b921      	cbnz	r1, 800322c <UART_Receive_IT+0x68>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003222:	6852      	ldr	r2, [r2, #4]
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003224:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr += 1U;
 8003226:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003228:	3301      	adds	r3, #1
 800322a:	e7dd      	b.n	80031e8 <UART_Receive_IT+0x24>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800322c:	6852      	ldr	r2, [r2, #4]
 800322e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003232:	e7f7      	b.n	8003224 <UART_Receive_IT+0x60>
    return HAL_BUSY;
 8003234:	2002      	movs	r0, #2
 8003236:	bd10      	pop	{r4, pc}

08003238 <HAL_UART_ErrorCallback>:
 8003238:	4770      	bx	lr
	...

0800323c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800323c:	6803      	ldr	r3, [r0, #0]
{
 800323e:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003240:	681a      	ldr	r2, [r3, #0]
{
 8003242:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8003244:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003246:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003248:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 800324a:	d107      	bne.n	800325c <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800324c:	0696      	lsls	r6, r2, #26
 800324e:	d55c      	bpl.n	800330a <HAL_UART_IRQHandler+0xce>
 8003250:	068d      	lsls	r5, r1, #26
 8003252:	d55a      	bpl.n	800330a <HAL_UART_IRQHandler+0xce>
}
 8003254:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8003258:	f7ff bfb4 	b.w	80031c4 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800325c:	f015 0501 	ands.w	r5, r5, #1
 8003260:	d102      	bne.n	8003268 <HAL_UART_IRQHandler+0x2c>
 8003262:	f411 7f90 	tst.w	r1, #288	; 0x120
 8003266:	d050      	beq.n	800330a <HAL_UART_IRQHandler+0xce>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003268:	07d0      	lsls	r0, r2, #31
 800326a:	d505      	bpl.n	8003278 <HAL_UART_IRQHandler+0x3c>
 800326c:	05cb      	lsls	r3, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800326e:	bf42      	ittt	mi
 8003270:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8003272:	f043 0301 	orrmi.w	r3, r3, #1
 8003276:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003278:	0756      	lsls	r6, r2, #29
 800327a:	d504      	bpl.n	8003286 <HAL_UART_IRQHandler+0x4a>
 800327c:	b11d      	cbz	r5, 8003286 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800327e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003280:	f043 0302 	orr.w	r3, r3, #2
 8003284:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003286:	0790      	lsls	r0, r2, #30
 8003288:	d504      	bpl.n	8003294 <HAL_UART_IRQHandler+0x58>
 800328a:	b11d      	cbz	r5, 8003294 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800328c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800328e:	f043 0304 	orr.w	r3, r3, #4
 8003292:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003294:	0713      	lsls	r3, r2, #28
 8003296:	d506      	bpl.n	80032a6 <HAL_UART_IRQHandler+0x6a>
 8003298:	068e      	lsls	r6, r1, #26
 800329a:	d400      	bmi.n	800329e <HAL_UART_IRQHandler+0x62>
 800329c:	b11d      	cbz	r5, 80032a6 <HAL_UART_IRQHandler+0x6a>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800329e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80032a0:	f043 0308 	orr.w	r3, r3, #8
 80032a4:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80032a6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d064      	beq.n	8003376 <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80032ac:	0695      	lsls	r5, r2, #26
 80032ae:	d504      	bpl.n	80032ba <HAL_UART_IRQHandler+0x7e>
 80032b0:	0688      	lsls	r0, r1, #26
 80032b2:	d502      	bpl.n	80032ba <HAL_UART_IRQHandler+0x7e>
        UART_Receive_IT(huart);
 80032b4:	4620      	mov	r0, r4
 80032b6:	f7ff ff85 	bl	80031c4 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80032ba:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 80032bc:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80032be:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80032c0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80032c2:	0711      	lsls	r1, r2, #28
 80032c4:	d402      	bmi.n	80032cc <HAL_UART_IRQHandler+0x90>
 80032c6:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 80032ca:	d01a      	beq.n	8003302 <HAL_UART_IRQHandler+0xc6>
        UART_EndRxTransfer(huart);
 80032cc:	f7ff fedc 	bl	8003088 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032d0:	6823      	ldr	r3, [r4, #0]
 80032d2:	695a      	ldr	r2, [r3, #20]
 80032d4:	0652      	lsls	r2, r2, #25
 80032d6:	d510      	bpl.n	80032fa <HAL_UART_IRQHandler+0xbe>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032d8:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 80032da:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032e0:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 80032e2:	b150      	cbz	r0, 80032fa <HAL_UART_IRQHandler+0xbe>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80032e4:	4b24      	ldr	r3, [pc, #144]	; (8003378 <HAL_UART_IRQHandler+0x13c>)
 80032e6:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80032e8:	f7fe ff78 	bl	80021dc <HAL_DMA_Abort_IT>
 80032ec:	2800      	cmp	r0, #0
 80032ee:	d042      	beq.n	8003376 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80032f0:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 80032f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80032f6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80032f8:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80032fa:	4620      	mov	r0, r4
 80032fc:	f7ff ff9c 	bl	8003238 <HAL_UART_ErrorCallback>
 8003300:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8003302:	f7ff ff99 	bl	8003238 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003306:	63e5      	str	r5, [r4, #60]	; 0x3c
 8003308:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800330a:	0616      	lsls	r6, r2, #24
 800330c:	d525      	bpl.n	800335a <HAL_UART_IRQHandler+0x11e>
 800330e:	060d      	lsls	r5, r1, #24
 8003310:	d523      	bpl.n	800335a <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003312:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8003316:	2a21      	cmp	r2, #33	; 0x21
 8003318:	d12d      	bne.n	8003376 <HAL_UART_IRQHandler+0x13a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800331a:	68a2      	ldr	r2, [r4, #8]
 800331c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8003320:	6a22      	ldr	r2, [r4, #32]
 8003322:	d115      	bne.n	8003350 <HAL_UART_IRQHandler+0x114>
 8003324:	6921      	ldr	r1, [r4, #16]
 8003326:	b999      	cbnz	r1, 8003350 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003328:	f832 1b02 	ldrh.w	r1, [r2], #2
 800332c:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003330:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003332:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8003334:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8003336:	3a01      	subs	r2, #1
 8003338:	b292      	uxth	r2, r2
 800333a:	84e2      	strh	r2, [r4, #38]	; 0x26
 800333c:	b9da      	cbnz	r2, 8003376 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800333e:	68da      	ldr	r2, [r3, #12]
 8003340:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003344:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003346:	68da      	ldr	r2, [r3, #12]
 8003348:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800334c:	60da      	str	r2, [r3, #12]
 800334e:	bd70      	pop	{r4, r5, r6, pc}
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003350:	1c51      	adds	r1, r2, #1
 8003352:	6221      	str	r1, [r4, #32]
 8003354:	7812      	ldrb	r2, [r2, #0]
 8003356:	605a      	str	r2, [r3, #4]
 8003358:	e7ec      	b.n	8003334 <HAL_UART_IRQHandler+0xf8>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800335a:	0650      	lsls	r0, r2, #25
 800335c:	d50b      	bpl.n	8003376 <HAL_UART_IRQHandler+0x13a>
 800335e:	064a      	lsls	r2, r1, #25
 8003360:	d509      	bpl.n	8003376 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003362:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8003364:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003366:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800336a:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800336c:	2320      	movs	r3, #32
 800336e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8003372:	f7ff ff26 	bl	80031c2 <HAL_UART_TxCpltCallback>
 8003376:	bd70      	pop	{r4, r5, r6, pc}
 8003378:	0800337d 	.word	0x0800337d

0800337c <UART_DMAAbortOnError>:
{
 800337c:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800337e:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003380:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8003382:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003384:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8003386:	f7ff ff57 	bl	8003238 <HAL_UART_ErrorCallback>
 800338a:	bd08      	pop	{r3, pc}

0800338c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800338c:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 800338e:	f000 fcd9 	bl	8003d44 <vTaskStartScheduler>
  
  return osOK;
}
 8003392:	2000      	movs	r0, #0
 8003394:	bd08      	pop	{r3, pc}

08003396 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003396:	b570      	push	{r4, r5, r6, lr}
 8003398:	4605      	mov	r5, r0
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800339a:	6946      	ldr	r6, [r0, #20]
{
 800339c:	460b      	mov	r3, r1
 800339e:	b086      	sub	sp, #24
 80033a0:	6840      	ldr	r0, [r0, #4]
 80033a2:	6829      	ldr	r1, [r5, #0]
 80033a4:	692a      	ldr	r2, [r5, #16]
 80033a6:	f9b5 4008 	ldrsh.w	r4, [r5, #8]
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80033aa:	b176      	cbz	r6, 80033ca <osThreadCreate+0x34>
 80033ac:	69ad      	ldr	r5, [r5, #24]
 80033ae:	b165      	cbz	r5, 80033ca <osThreadCreate+0x34>
  if (priority != osPriorityError) {
 80033b0:	2c84      	cmp	r4, #132	; 0x84
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80033b2:	bf0c      	ite	eq
 80033b4:	2400      	moveq	r4, #0
    fpriority += (priority - osPriorityIdle);
 80033b6:	3403      	addne	r4, #3
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80033b8:	9502      	str	r5, [sp, #8]
 80033ba:	e88d 0050 	stmia.w	sp, {r4, r6}
 80033be:	f000 fc5d 	bl	8003c7c <xTaskCreateStatic>
 80033c2:	9005      	str	r0, [sp, #20]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80033c4:	9805      	ldr	r0, [sp, #20]
}
 80033c6:	b006      	add	sp, #24
 80033c8:	bd70      	pop	{r4, r5, r6, pc}
  if (priority != osPriorityError) {
 80033ca:	2c84      	cmp	r4, #132	; 0x84
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80033cc:	bf0c      	ite	eq
 80033ce:	2400      	moveq	r4, #0
    fpriority += (priority - osPriorityIdle);
 80033d0:	3403      	addne	r4, #3
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80033d2:	ad05      	add	r5, sp, #20
 80033d4:	b292      	uxth	r2, r2
 80033d6:	e88d 0030 	stmia.w	sp, {r4, r5}
 80033da:	f000 fc86 	bl	8003cea <xTaskCreate>
 80033de:	2801      	cmp	r0, #1
 80033e0:	d0f0      	beq.n	80033c4 <osThreadCreate+0x2e>
      return NULL;
 80033e2:	2000      	movs	r0, #0
 80033e4:	e7ef      	b.n	80033c6 <osThreadCreate+0x30>

080033e6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80033e6:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80033e8:	2800      	cmp	r0, #0
 80033ea:	bf08      	it	eq
 80033ec:	2001      	moveq	r0, #1
 80033ee:	f000 fdf1 	bl	8003fd4 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80033f2:	2000      	movs	r0, #0
 80033f4:	bd08      	pop	{r3, pc}
	...

080033f8 <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 80033f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80033fa:	2200      	movs	r2, #0
  uint32_t ulPreviousNotificationValue = 0;
 80033fc:	ab04      	add	r3, sp, #16
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80033fe:	9202      	str	r2, [sp, #8]
  uint32_t ulPreviousNotificationValue = 0;
 8003400:	f843 2d04 	str.w	r2, [r3, #-4]!
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003404:	f3ef 8205 	mrs	r2, IPSR
  
  if (inHandlerMode())
 8003408:	b1ba      	cbz	r2, 800343a <osSignalSet+0x42>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 800340a:	aa02      	add	r2, sp, #8
 800340c:	9200      	str	r2, [sp, #0]
 800340e:	2201      	movs	r2, #1
 8003410:	f000 feea 	bl	80041e8 <xTaskGenericNotifyFromISR>
 8003414:	2801      	cmp	r0, #1
 8003416:	d004      	beq.n	8003422 <osSignalSet+0x2a>
      return 0x80000000;
 8003418:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 800341c:	b005      	add	sp, #20
 800341e:	f85d fb04 	ldr.w	pc, [sp], #4
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8003422:	9b02      	ldr	r3, [sp, #8]
 8003424:	b13b      	cbz	r3, 8003436 <osSignalSet+0x3e>
 8003426:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800342a:	4b07      	ldr	r3, [pc, #28]	; (8003448 <osSignalSet+0x50>)
 800342c:	601a      	str	r2, [r3, #0]
 800342e:	f3bf 8f4f 	dsb	sy
 8003432:	f3bf 8f6f 	isb	sy
  return ulPreviousNotificationValue;
 8003436:	9803      	ldr	r0, [sp, #12]
 8003438:	e7f0      	b.n	800341c <osSignalSet+0x24>
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 800343a:	2201      	movs	r2, #1
 800343c:	f000 fe6c 	bl	8004118 <xTaskGenericNotify>
 8003440:	2801      	cmp	r0, #1
 8003442:	d0f8      	beq.n	8003436 <osSignalSet+0x3e>
 8003444:	e7e8      	b.n	8003418 <osSignalSet+0x20>
 8003446:	bf00      	nop
 8003448:	e000ed04 	.word	0xe000ed04

0800344c <osSignalWait>:

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 800344c:	2300      	movs	r3, #0
{
 800344e:	b530      	push	{r4, r5, lr}
 8003450:	b085      	sub	sp, #20
 8003452:	4604      	mov	r4, r0
 8003454:	4615      	mov	r5, r2
  ret.value.signals = 0;  
 8003456:	9302      	str	r3, [sp, #8]
 8003458:	f3ef 8005 	mrs	r0, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }  
  
  if (inHandlerMode())
 800345c:	b110      	cbz	r0, 8003464 <osSignalWait+0x18>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 800345e:	2382      	movs	r3, #130	; 0x82
    }
    else if(ret.value.signals < 0)
    {
      ret.status =  osErrorValue;     
    }
    else  ret.status =  osEventSignal;
 8003460:	9301      	str	r3, [sp, #4]
 8003462:	e007      	b.n	8003474 <osSignalWait+0x28>
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 8003464:	4613      	mov	r3, r2
 8003466:	aa02      	add	r2, sp, #8
 8003468:	f000 fe12 	bl	8004090 <xTaskNotifyWait>
 800346c:	2801      	cmp	r0, #1
 800346e:	d00b      	beq.n	8003488 <osSignalWait+0x3c>
      if(ticks == 0)  ret.status = osOK;
 8003470:	b945      	cbnz	r5, 8003484 <osSignalWait+0x38>
 8003472:	9501      	str	r5, [sp, #4]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 8003474:	ab04      	add	r3, sp, #16
 8003476:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 800347a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800347e:	4620      	mov	r0, r4
 8003480:	b005      	add	sp, #20
 8003482:	bd30      	pop	{r4, r5, pc}
      else  ret.status = osEventTimeout;
 8003484:	2340      	movs	r3, #64	; 0x40
 8003486:	e7eb      	b.n	8003460 <osSignalWait+0x14>
    else if(ret.value.signals < 0)
 8003488:	9b02      	ldr	r3, [sp, #8]
 800348a:	2b00      	cmp	r3, #0
      ret.status =  osErrorValue;     
 800348c:	bfb4      	ite	lt
 800348e:	2386      	movlt	r3, #134	; 0x86
    else  ret.status =  osEventSignal;
 8003490:	2308      	movge	r3, #8
 8003492:	e7e5      	b.n	8003460 <osSignalWait+0x14>

08003494 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003494:	f100 0308 	add.w	r3, r0, #8
 8003498:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800349a:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800349e:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034a0:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80034a2:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80034a4:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80034a6:	6003      	str	r3, [r0, #0]
 80034a8:	4770      	bx	lr

080034aa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80034aa:	2300      	movs	r3, #0
 80034ac:	6103      	str	r3, [r0, #16]
 80034ae:	4770      	bx	lr

080034b0 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80034b0:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80034b2:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 80034b4:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80034b6:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80034b8:	689a      	ldr	r2, [r3, #8]
 80034ba:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80034bc:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80034be:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80034c0:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80034c2:	3301      	adds	r3, #1
 80034c4:	6003      	str	r3, [r0, #0]
 80034c6:	4770      	bx	lr

080034c8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80034c8:	680a      	ldr	r2, [r1, #0]
{
 80034ca:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80034cc:	1c53      	adds	r3, r2, #1
 80034ce:	d10a      	bne.n	80034e6 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80034d0:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80034d6:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80034d8:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80034da:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80034dc:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80034de:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80034e0:	3301      	adds	r3, #1
 80034e2:	6003      	str	r3, [r0, #0]
 80034e4:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034e6:	f100 0308 	add.w	r3, r0, #8
 80034ea:	685c      	ldr	r4, [r3, #4]
 80034ec:	6825      	ldr	r5, [r4, #0]
 80034ee:	42aa      	cmp	r2, r5
 80034f0:	d3ef      	bcc.n	80034d2 <vListInsert+0xa>
 80034f2:	4623      	mov	r3, r4
 80034f4:	e7f9      	b.n	80034ea <vListInsert+0x22>

080034f6 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80034f6:	6841      	ldr	r1, [r0, #4]
 80034f8:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80034fa:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80034fc:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80034fe:	6882      	ldr	r2, [r0, #8]
 8003500:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003502:	6859      	ldr	r1, [r3, #4]
 8003504:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003506:	bf08      	it	eq
 8003508:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800350a:	2200      	movs	r2, #0
 800350c:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	3a01      	subs	r2, #1
 8003512:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003514:	6818      	ldr	r0, [r3, #0]
}
 8003516:	4770      	bx	lr

08003518 <prvTaskExitError>:
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
volatile uint32_t ulDummy = 0UL;
 8003518:	2300      	movs	r3, #0
{
 800351a:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
 800351c:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800351e:	4b0d      	ldr	r3, [pc, #52]	; (8003554 <prvTaskExitError+0x3c>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	3301      	adds	r3, #1
 8003524:	d008      	beq.n	8003538 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800352a:	f383 8811 	msr	BASEPRI, r3
 800352e:	f3bf 8f6f 	isb	sy
 8003532:	f3bf 8f4f 	dsb	sy
 8003536:	e7fe      	b.n	8003536 <prvTaskExitError+0x1e>
 8003538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800353c:	f383 8811 	msr	BASEPRI, r3
 8003540:	f3bf 8f6f 	isb	sy
 8003544:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003548:	9b01      	ldr	r3, [sp, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d0fc      	beq.n	8003548 <prvTaskExitError+0x30>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800354e:	b002      	add	sp, #8
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	2000000c 	.word	0x2000000c

08003558 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003558:	4806      	ldr	r0, [pc, #24]	; (8003574 <prvPortStartFirstTask+0x1c>)
 800355a:	6800      	ldr	r0, [r0, #0]
 800355c:	6800      	ldr	r0, [r0, #0]
 800355e:	f380 8808 	msr	MSP, r0
 8003562:	b662      	cpsie	i
 8003564:	b661      	cpsie	f
 8003566:	f3bf 8f4f 	dsb	sy
 800356a:	f3bf 8f6f 	isb	sy
 800356e:	df00      	svc	0
 8003570:	bf00      	nop
 8003572:	0000      	.short	0x0000
 8003574:	e000ed08 	.word	0xe000ed08

08003578 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003578:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800357c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003580:	4b05      	ldr	r3, [pc, #20]	; (8003598 <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003582:	f021 0101 	bic.w	r1, r1, #1
 8003586:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800358a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800358e:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8003592:	3840      	subs	r0, #64	; 0x40
 8003594:	4770      	bx	lr
 8003596:	bf00      	nop
 8003598:	08003519 	.word	0x08003519
 800359c:	00000000 	.word	0x00000000

080035a0 <SVC_Handler>:
	__asm volatile (
 80035a0:	4b07      	ldr	r3, [pc, #28]	; (80035c0 <pxCurrentTCBConst2>)
 80035a2:	6819      	ldr	r1, [r3, #0]
 80035a4:	6808      	ldr	r0, [r1, #0]
 80035a6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80035aa:	f380 8809 	msr	PSP, r0
 80035ae:	f3bf 8f6f 	isb	sy
 80035b2:	f04f 0000 	mov.w	r0, #0
 80035b6:	f380 8811 	msr	BASEPRI, r0
 80035ba:	f04e 0e0d 	orr.w	lr, lr, #13
 80035be:	4770      	bx	lr

080035c0 <pxCurrentTCBConst2>:
 80035c0:	20000f34 	.word	0x20000f34

080035c4 <vPortEnterCritical>:
 80035c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035c8:	f383 8811 	msr	BASEPRI, r3
 80035cc:	f3bf 8f6f 	isb	sy
 80035d0:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80035d4:	4a0a      	ldr	r2, [pc, #40]	; (8003600 <vPortEnterCritical+0x3c>)
 80035d6:	6813      	ldr	r3, [r2, #0]
 80035d8:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80035da:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80035dc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80035de:	d10d      	bne.n	80035fc <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80035e0:	4b08      	ldr	r3, [pc, #32]	; (8003604 <vPortEnterCritical+0x40>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80035e8:	d008      	beq.n	80035fc <vPortEnterCritical+0x38>
 80035ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035ee:	f383 8811 	msr	BASEPRI, r3
 80035f2:	f3bf 8f6f 	isb	sy
 80035f6:	f3bf 8f4f 	dsb	sy
 80035fa:	e7fe      	b.n	80035fa <vPortEnterCritical+0x36>
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	2000000c 	.word	0x2000000c
 8003604:	e000ed04 	.word	0xe000ed04

08003608 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8003608:	4a08      	ldr	r2, [pc, #32]	; (800362c <vPortExitCritical+0x24>)
 800360a:	6813      	ldr	r3, [r2, #0]
 800360c:	b943      	cbnz	r3, 8003620 <vPortExitCritical+0x18>
 800360e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003612:	f383 8811 	msr	BASEPRI, r3
 8003616:	f3bf 8f6f 	isb	sy
 800361a:	f3bf 8f4f 	dsb	sy
 800361e:	e7fe      	b.n	800361e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8003620:	3b01      	subs	r3, #1
 8003622:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003624:	b90b      	cbnz	r3, 800362a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003626:	f383 8811 	msr	BASEPRI, r3
 800362a:	4770      	bx	lr
 800362c:	2000000c 	.word	0x2000000c

08003630 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003630:	f3ef 8009 	mrs	r0, PSP
 8003634:	f3bf 8f6f 	isb	sy
 8003638:	4b0d      	ldr	r3, [pc, #52]	; (8003670 <pxCurrentTCBConst>)
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003640:	6010      	str	r0, [r2, #0]
 8003642:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003646:	f04f 0050 	mov.w	r0, #80	; 0x50
 800364a:	f380 8811 	msr	BASEPRI, r0
 800364e:	f000 fce5 	bl	800401c <vTaskSwitchContext>
 8003652:	f04f 0000 	mov.w	r0, #0
 8003656:	f380 8811 	msr	BASEPRI, r0
 800365a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800365e:	6819      	ldr	r1, [r3, #0]
 8003660:	6808      	ldr	r0, [r1, #0]
 8003662:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003666:	f380 8809 	msr	PSP, r0
 800366a:	f3bf 8f6f 	isb	sy
 800366e:	4770      	bx	lr

08003670 <pxCurrentTCBConst>:
 8003670:	20000f34 	.word	0x20000f34

08003674 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003674:	b508      	push	{r3, lr}
	__asm volatile
 8003676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800367a:	f383 8811 	msr	BASEPRI, r3
 800367e:	f3bf 8f6f 	isb	sy
 8003682:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003686:	f000 fb9b 	bl	8003dc0 <xTaskIncrementTick>
 800368a:	b118      	cbz	r0, 8003694 <SysTick_Handler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800368c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003690:	4b02      	ldr	r3, [pc, #8]	; (800369c <SysTick_Handler+0x28>)
 8003692:	601a      	str	r2, [r3, #0]
	__asm volatile
 8003694:	2300      	movs	r3, #0
 8003696:	f383 8811 	msr	BASEPRI, r3
 800369a:	bd08      	pop	{r3, pc}
 800369c:	e000ed04 	.word	0xe000ed04

080036a0 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80036a0:	2300      	movs	r3, #0
 80036a2:	4a08      	ldr	r2, [pc, #32]	; (80036c4 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80036a4:	4908      	ldr	r1, [pc, #32]	; (80036c8 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80036a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80036a8:	600b      	str	r3, [r1, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80036aa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80036ae:	4b07      	ldr	r3, [pc, #28]	; (80036cc <vPortSetupTimerInterrupt+0x2c>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80036b6:	4906      	ldr	r1, [pc, #24]	; (80036d0 <vPortSetupTimerInterrupt+0x30>)
 80036b8:	3b01      	subs	r3, #1
 80036ba:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80036bc:	2307      	movs	r3, #7
 80036be:	6013      	str	r3, [r2, #0]
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop
 80036c4:	e000e010 	.word	0xe000e010
 80036c8:	e000e018 	.word	0xe000e018
 80036cc:	20000000 	.word	0x20000000
 80036d0:	e000e014 	.word	0xe000e014

080036d4 <xPortStartScheduler>:
{
 80036d4:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80036d6:	4b27      	ldr	r3, [pc, #156]	; (8003774 <xPortStartScheduler+0xa0>)
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80036d8:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80036da:	781a      	ldrb	r2, [r3, #0]
 80036dc:	b2d2      	uxtb	r2, r2
 80036de:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80036e0:	22ff      	movs	r2, #255	; 0xff
 80036e2:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80036e4:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80036e6:	4a24      	ldr	r2, [pc, #144]	; (8003778 <xPortStartScheduler+0xa4>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80036ee:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80036f2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80036f6:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80036f8:	2207      	movs	r2, #7
 80036fa:	4b20      	ldr	r3, [pc, #128]	; (800377c <xPortStartScheduler+0xa8>)
 80036fc:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80036fe:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8003702:	1e54      	subs	r4, r2, #1
 8003704:	0600      	lsls	r0, r0, #24
 8003706:	d40d      	bmi.n	8003724 <xPortStartScheduler+0x50>
 8003708:	b101      	cbz	r1, 800370c <xPortStartScheduler+0x38>
 800370a:	601a      	str	r2, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	2a03      	cmp	r2, #3
 8003710:	d011      	beq.n	8003736 <xPortStartScheduler+0x62>
	__asm volatile
 8003712:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003716:	f383 8811 	msr	BASEPRI, r3
 800371a:	f3bf 8f6f 	isb	sy
 800371e:	f3bf 8f4f 	dsb	sy
 8003722:	e7fe      	b.n	8003722 <xPortStartScheduler+0x4e>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003724:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8003728:	2101      	movs	r1, #1
 800372a:	0052      	lsls	r2, r2, #1
 800372c:	b2d2      	uxtb	r2, r2
 800372e:	f88d 2003 	strb.w	r2, [sp, #3]
 8003732:	4622      	mov	r2, r4
 8003734:	e7e3      	b.n	80036fe <xPortStartScheduler+0x2a>
	uxCriticalNesting = 0;
 8003736:	2400      	movs	r4, #0
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003738:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800373a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800373e:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003740:	9b01      	ldr	r3, [sp, #4]
 8003742:	4a0c      	ldr	r2, [pc, #48]	; (8003774 <xPortStartScheduler+0xa0>)
 8003744:	b2db      	uxtb	r3, r3
 8003746:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003748:	4b0d      	ldr	r3, [pc, #52]	; (8003780 <xPortStartScheduler+0xac>)
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8003750:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8003758:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 800375a:	f7ff ffa1 	bl	80036a0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800375e:	4b09      	ldr	r3, [pc, #36]	; (8003784 <xPortStartScheduler+0xb0>)
 8003760:	601c      	str	r4, [r3, #0]
	prvPortStartFirstTask();
 8003762:	f7ff fef9 	bl	8003558 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8003766:	f000 fc59 	bl	800401c <vTaskSwitchContext>
	prvTaskExitError();
 800376a:	f7ff fed5 	bl	8003518 <prvTaskExitError>
}
 800376e:	4620      	mov	r0, r4
 8003770:	b002      	add	sp, #8
 8003772:	bd10      	pop	{r4, pc}
 8003774:	e000e400 	.word	0xe000e400
 8003778:	20000314 	.word	0x20000314
 800377c:	20000318 	.word	0x20000318
 8003780:	e000ed20 	.word	0xe000ed20
 8003784:	2000000c 	.word	0x2000000c

08003788 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003788:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800378c:	2b0f      	cmp	r3, #15
 800378e:	d90e      	bls.n	80037ae <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003790:	4a10      	ldr	r2, [pc, #64]	; (80037d4 <vPortValidateInterruptPriority+0x4c>)
 8003792:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003794:	4a10      	ldr	r2, [pc, #64]	; (80037d8 <vPortValidateInterruptPriority+0x50>)
 8003796:	7812      	ldrb	r2, [r2, #0]
 8003798:	429a      	cmp	r2, r3
 800379a:	d908      	bls.n	80037ae <vPortValidateInterruptPriority+0x26>
 800379c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037a0:	f383 8811 	msr	BASEPRI, r3
 80037a4:	f3bf 8f6f 	isb	sy
 80037a8:	f3bf 8f4f 	dsb	sy
 80037ac:	e7fe      	b.n	80037ac <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80037ae:	4b0b      	ldr	r3, [pc, #44]	; (80037dc <vPortValidateInterruptPriority+0x54>)
 80037b0:	4a0b      	ldr	r2, [pc, #44]	; (80037e0 <vPortValidateInterruptPriority+0x58>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6812      	ldr	r2, [r2, #0]
 80037b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d908      	bls.n	80037d0 <vPortValidateInterruptPriority+0x48>
 80037be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037c2:	f383 8811 	msr	BASEPRI, r3
 80037c6:	f3bf 8f6f 	isb	sy
 80037ca:	f3bf 8f4f 	dsb	sy
 80037ce:	e7fe      	b.n	80037ce <vPortValidateInterruptPriority+0x46>
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	e000e3f0 	.word	0xe000e3f0
 80037d8:	20000314 	.word	0x20000314
 80037dc:	e000ed0c 	.word	0xe000ed0c
 80037e0:	20000318 	.word	0x20000318

080037e4 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80037e4:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80037e6:	4b0f      	ldr	r3, [pc, #60]	; (8003824 <prvInsertBlockIntoFreeList+0x40>)
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	4282      	cmp	r2, r0
 80037ec:	d318      	bcc.n	8003820 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80037ee:	685c      	ldr	r4, [r3, #4]
 80037f0:	1919      	adds	r1, r3, r4
 80037f2:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80037f4:	bf01      	itttt	eq
 80037f6:	6841      	ldreq	r1, [r0, #4]
 80037f8:	4618      	moveq	r0, r3
 80037fa:	1909      	addeq	r1, r1, r4
 80037fc:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80037fe:	6844      	ldr	r4, [r0, #4]
 8003800:	1901      	adds	r1, r0, r4
 8003802:	428a      	cmp	r2, r1
 8003804:	d107      	bne.n	8003816 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003806:	4908      	ldr	r1, [pc, #32]	; (8003828 <prvInsertBlockIntoFreeList+0x44>)
 8003808:	6809      	ldr	r1, [r1, #0]
 800380a:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800380c:	bf1f      	itttt	ne
 800380e:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003810:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003812:	1909      	addne	r1, r1, r4
 8003814:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003816:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003818:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800381a:	bf18      	it	ne
 800381c:	6018      	strne	r0, [r3, #0]
 800381e:	bd10      	pop	{r4, pc}
 8003820:	4613      	mov	r3, r2
 8003822:	e7e1      	b.n	80037e8 <prvInsertBlockIntoFreeList+0x4>
 8003824:	20000f2c 	.word	0x20000f2c
 8003828:	2000031c 	.word	0x2000031c

0800382c <pvPortMalloc>:
{
 800382c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003830:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8003832:	f000 fabd 	bl	8003db0 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8003836:	493e      	ldr	r1, [pc, #248]	; (8003930 <pvPortMalloc+0x104>)
 8003838:	4d3e      	ldr	r5, [pc, #248]	; (8003934 <pvPortMalloc+0x108>)
 800383a:	680b      	ldr	r3, [r1, #0]
 800383c:	bb0b      	cbnz	r3, 8003882 <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 800383e:	4a3e      	ldr	r2, [pc, #248]	; (8003938 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003840:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003842:	bf1d      	ittte	ne
 8003844:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003846:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800384a:	f502 6340 	addne.w	r3, r2, #3072	; 0xc00
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800384e:	f44f 6340 	moveq.w	r3, #3072	; 0xc00
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003852:	bf1c      	itt	ne
 8003854:	4602      	movne	r2, r0
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003856:	1a1b      	subne	r3, r3, r0
	xStart.xBlockSize = ( size_t ) 0;
 8003858:	2000      	movs	r0, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800385a:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800385c:	4e37      	ldr	r6, [pc, #220]	; (800393c <pvPortMalloc+0x110>)
	uxAddress -= xHeapStructSize;
 800385e:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003860:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8003864:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003866:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 8003868:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800386a:	6018      	str	r0, [r3, #0]
	pxEnd = ( void * ) uxAddress;
 800386c:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800386e:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003870:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003872:	4b33      	ldr	r3, [pc, #204]	; (8003940 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003874:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003876:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003878:	4b32      	ldr	r3, [pc, #200]	; (8003944 <pvPortMalloc+0x118>)
 800387a:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800387c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003880:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003882:	682f      	ldr	r7, [r5, #0]
 8003884:	4227      	tst	r7, r4
 8003886:	d116      	bne.n	80038b6 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8003888:	2c00      	cmp	r4, #0
 800388a:	d040      	beq.n	800390e <pvPortMalloc+0xe2>
				xWantedSize += xHeapStructSize;
 800388c:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003890:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003892:	bf1c      	itt	ne
 8003894:	f023 0307 	bicne.w	r3, r3, #7
 8003898:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800389a:	b163      	cbz	r3, 80038b6 <pvPortMalloc+0x8a>
 800389c:	4a29      	ldr	r2, [pc, #164]	; (8003944 <pvPortMalloc+0x118>)
 800389e:	6816      	ldr	r6, [r2, #0]
 80038a0:	4690      	mov	r8, r2
 80038a2:	42b3      	cmp	r3, r6
 80038a4:	d807      	bhi.n	80038b6 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 80038a6:	4a25      	ldr	r2, [pc, #148]	; (800393c <pvPortMalloc+0x110>)
 80038a8:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80038aa:	6868      	ldr	r0, [r5, #4]
 80038ac:	4283      	cmp	r3, r0
 80038ae:	d804      	bhi.n	80038ba <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 80038b0:	6809      	ldr	r1, [r1, #0]
 80038b2:	428d      	cmp	r5, r1
 80038b4:	d107      	bne.n	80038c6 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 80038b6:	2400      	movs	r4, #0
 80038b8:	e029      	b.n	800390e <pvPortMalloc+0xe2>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80038ba:	682c      	ldr	r4, [r5, #0]
 80038bc:	2c00      	cmp	r4, #0
 80038be:	d0f7      	beq.n	80038b0 <pvPortMalloc+0x84>
 80038c0:	462a      	mov	r2, r5
 80038c2:	4625      	mov	r5, r4
 80038c4:	e7f1      	b.n	80038aa <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80038c6:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80038c8:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80038ca:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80038cc:	1ac2      	subs	r2, r0, r3
 80038ce:	2a10      	cmp	r2, #16
 80038d0:	d90f      	bls.n	80038f2 <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80038d2:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80038d4:	0741      	lsls	r1, r0, #29
 80038d6:	d008      	beq.n	80038ea <pvPortMalloc+0xbe>
 80038d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038dc:	f383 8811 	msr	BASEPRI, r3
 80038e0:	f3bf 8f6f 	isb	sy
 80038e4:	f3bf 8f4f 	dsb	sy
 80038e8:	e7fe      	b.n	80038e8 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80038ea:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80038ec:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80038ee:	f7ff ff79 	bl	80037e4 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80038f2:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80038f4:	4912      	ldr	r1, [pc, #72]	; (8003940 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80038f6:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80038f8:	431f      	orrs	r7, r3
					pxBlock->pxNextFreeBlock = NULL;
 80038fa:	2300      	movs	r3, #0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80038fc:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80038fe:	f8c8 6000 	str.w	r6, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003902:	4286      	cmp	r6, r0
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003904:	bf38      	it	cc
 8003906:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003908:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800390a:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800390c:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 800390e:	f000 fae9 	bl	8003ee4 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003912:	0763      	lsls	r3, r4, #29
 8003914:	d008      	beq.n	8003928 <pvPortMalloc+0xfc>
 8003916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800391a:	f383 8811 	msr	BASEPRI, r3
 800391e:	f3bf 8f6f 	isb	sy
 8003922:	f3bf 8f4f 	dsb	sy
 8003926:	e7fe      	b.n	8003926 <pvPortMalloc+0xfa>
}
 8003928:	4620      	mov	r0, r4
 800392a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800392e:	bf00      	nop
 8003930:	2000031c 	.word	0x2000031c
 8003934:	20000f20 	.word	0x20000f20
 8003938:	20000320 	.word	0x20000320
 800393c:	20000f2c 	.word	0x20000f2c
 8003940:	20000f28 	.word	0x20000f28
 8003944:	20000f24 	.word	0x20000f24

08003948 <vPortFree>:
{
 8003948:	b510      	push	{r4, lr}
	if( pv != NULL )
 800394a:	4604      	mov	r4, r0
 800394c:	b370      	cbz	r0, 80039ac <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800394e:	4a18      	ldr	r2, [pc, #96]	; (80039b0 <vPortFree+0x68>)
 8003950:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8003954:	6812      	ldr	r2, [r2, #0]
 8003956:	4213      	tst	r3, r2
 8003958:	d108      	bne.n	800396c <vPortFree+0x24>
 800395a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800395e:	f383 8811 	msr	BASEPRI, r3
 8003962:	f3bf 8f6f 	isb	sy
 8003966:	f3bf 8f4f 	dsb	sy
 800396a:	e7fe      	b.n	800396a <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800396c:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8003970:	b141      	cbz	r1, 8003984 <vPortFree+0x3c>
 8003972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003976:	f383 8811 	msr	BASEPRI, r3
 800397a:	f3bf 8f6f 	isb	sy
 800397e:	f3bf 8f4f 	dsb	sy
 8003982:	e7fe      	b.n	8003982 <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003984:	ea23 0302 	bic.w	r3, r3, r2
 8003988:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 800398c:	f000 fa10 	bl	8003db0 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003990:	4a08      	ldr	r2, [pc, #32]	; (80039b4 <vPortFree+0x6c>)
 8003992:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8003996:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003998:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 800399c:	440b      	add	r3, r1
 800399e:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80039a0:	f7ff ff20 	bl	80037e4 <prvInsertBlockIntoFreeList>
}
 80039a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 80039a8:	f000 ba9c 	b.w	8003ee4 <xTaskResumeAll>
 80039ac:	bd10      	pop	{r4, pc}
 80039ae:	bf00      	nop
 80039b0:	20000f20 	.word	0x20000f20
 80039b4:	20000f24 	.word	0x20000f24

080039b8 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80039b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039bc:	4606      	mov	r6, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80039be:	f7ff fe01 	bl	80035c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80039c2:	4b2d      	ldr	r3, [pc, #180]	; (8003a78 <prvAddNewTaskToReadyList+0xc0>)
		if( pxCurrentTCB == NULL )
 80039c4:	4c2d      	ldr	r4, [pc, #180]	; (8003a7c <prvAddNewTaskToReadyList+0xc4>)
		uxCurrentNumberOfTasks++;
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	4f2d      	ldr	r7, [pc, #180]	; (8003a80 <prvAddNewTaskToReadyList+0xc8>)
 80039ca:	3201      	adds	r2, #1
 80039cc:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80039ce:	6825      	ldr	r5, [r4, #0]
 80039d0:	2d00      	cmp	r5, #0
 80039d2:	d145      	bne.n	8003a60 <prvAddNewTaskToReadyList+0xa8>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80039d4:	6026      	str	r6, [r4, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d11c      	bne.n	8003a16 <prvAddNewTaskToReadyList+0x5e>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80039dc:	1978      	adds	r0, r7, r5
 80039de:	3514      	adds	r5, #20
 80039e0:	f7ff fd58 	bl	8003494 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80039e4:	2d8c      	cmp	r5, #140	; 0x8c
 80039e6:	d1f9      	bne.n	80039dc <prvAddNewTaskToReadyList+0x24>
	}

	vListInitialise( &xDelayedTaskList1 );
 80039e8:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8003aac <prvAddNewTaskToReadyList+0xf4>
	vListInitialise( &xDelayedTaskList2 );
 80039ec:	4d25      	ldr	r5, [pc, #148]	; (8003a84 <prvAddNewTaskToReadyList+0xcc>)
	vListInitialise( &xDelayedTaskList1 );
 80039ee:	4640      	mov	r0, r8
 80039f0:	f7ff fd50 	bl	8003494 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80039f4:	4628      	mov	r0, r5
 80039f6:	f7ff fd4d 	bl	8003494 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80039fa:	4823      	ldr	r0, [pc, #140]	; (8003a88 <prvAddNewTaskToReadyList+0xd0>)
 80039fc:	f7ff fd4a 	bl	8003494 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003a00:	4822      	ldr	r0, [pc, #136]	; (8003a8c <prvAddNewTaskToReadyList+0xd4>)
 8003a02:	f7ff fd47 	bl	8003494 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003a06:	4822      	ldr	r0, [pc, #136]	; (8003a90 <prvAddNewTaskToReadyList+0xd8>)
 8003a08:	f7ff fd44 	bl	8003494 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003a0c:	4b21      	ldr	r3, [pc, #132]	; (8003a94 <prvAddNewTaskToReadyList+0xdc>)
 8003a0e:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003a12:	4b21      	ldr	r3, [pc, #132]	; (8003a98 <prvAddNewTaskToReadyList+0xe0>)
 8003a14:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8003a16:	4a21      	ldr	r2, [pc, #132]	; (8003a9c <prvAddNewTaskToReadyList+0xe4>)
		prvAddTaskToReadyList( pxNewTCB );
 8003a18:	4921      	ldr	r1, [pc, #132]	; (8003aa0 <prvAddNewTaskToReadyList+0xe8>)
		uxTaskNumber++;
 8003a1a:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8003a1c:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8003a1e:	3301      	adds	r3, #1
 8003a20:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8003a22:	2301      	movs	r3, #1
 8003a24:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8003a26:	4093      	lsls	r3, r2
 8003a28:	4303      	orrs	r3, r0
 8003a2a:	2014      	movs	r0, #20
 8003a2c:	600b      	str	r3, [r1, #0]
 8003a2e:	fb00 7002 	mla	r0, r0, r2, r7
 8003a32:	1d31      	adds	r1, r6, #4
 8003a34:	f7ff fd3c 	bl	80034b0 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8003a38:	f7ff fde6 	bl	8003608 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8003a3c:	4b19      	ldr	r3, [pc, #100]	; (8003aa4 <prvAddNewTaskToReadyList+0xec>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	b163      	cbz	r3, 8003a5c <prvAddNewTaskToReadyList+0xa4>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003a42:	6823      	ldr	r3, [r4, #0]
 8003a44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a46:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d207      	bcs.n	8003a5c <prvAddNewTaskToReadyList+0xa4>
			taskYIELD_IF_USING_PREEMPTION();
 8003a4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a50:	4b15      	ldr	r3, [pc, #84]	; (8003aa8 <prvAddNewTaskToReadyList+0xf0>)
 8003a52:	601a      	str	r2, [r3, #0]
 8003a54:	f3bf 8f4f 	dsb	sy
 8003a58:	f3bf 8f6f 	isb	sy
 8003a5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 8003a60:	4b10      	ldr	r3, [pc, #64]	; (8003aa4 <prvAddNewTaskToReadyList+0xec>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d1d6      	bne.n	8003a16 <prvAddNewTaskToReadyList+0x5e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003a68:	6823      	ldr	r3, [r4, #0]
 8003a6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a6c:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8003a6e:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8003a70:	bf98      	it	ls
 8003a72:	6026      	strls	r6, [r4, #0]
 8003a74:	e7cf      	b.n	8003a16 <prvAddNewTaskToReadyList+0x5e>
 8003a76:	bf00      	nop
 8003a78:	20000fcc 	.word	0x20000fcc
 8003a7c:	20000f34 	.word	0x20000f34
 8003a80:	20000f40 	.word	0x20000f40
 8003a84:	20000ff8 	.word	0x20000ff8
 8003a88:	20001014 	.word	0x20001014
 8003a8c:	20001040 	.word	0x20001040
 8003a90:	2000102c 	.word	0x2000102c
 8003a94:	20000f38 	.word	0x20000f38
 8003a98:	20000f3c 	.word	0x20000f3c
 8003a9c:	20000fdc 	.word	0x20000fdc
 8003aa0:	20000fe0 	.word	0x20000fe0
 8003aa4:	20001028 	.word	0x20001028
 8003aa8:	e000ed04 	.word	0xe000ed04
 8003aac:	20000fe4 	.word	0x20000fe4

08003ab0 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ab0:	4a06      	ldr	r2, [pc, #24]	; (8003acc <prvResetNextTaskUnblockTime+0x1c>)
 8003ab2:	6813      	ldr	r3, [r2, #0]
 8003ab4:	6819      	ldr	r1, [r3, #0]
 8003ab6:	4b06      	ldr	r3, [pc, #24]	; (8003ad0 <prvResetNextTaskUnblockTime+0x20>)
 8003ab8:	b919      	cbnz	r1, 8003ac2 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003aba:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003abe:	601a      	str	r2, [r3, #0]
 8003ac0:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003ac2:	6812      	ldr	r2, [r2, #0]
 8003ac4:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003ac6:	68d2      	ldr	r2, [r2, #12]
 8003ac8:	6852      	ldr	r2, [r2, #4]
 8003aca:	e7f8      	b.n	8003abe <prvResetNextTaskUnblockTime+0xe>
 8003acc:	20000f38 	.word	0x20000f38
 8003ad0:	2000100c 	.word	0x2000100c

08003ad4 <prvInitialiseNewTask.isra.2>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8003ad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ad8:	4681      	mov	r9, r0
 8003ada:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003adc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8003ae0:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8003ae2:	3a01      	subs	r2, #1
 8003ae4:	eb06 0682 	add.w	r6, r6, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8003ae8:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 8003aec:	469a      	mov	sl, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003aee:	f026 0607 	bic.w	r6, r6, #7
 8003af2:	1e4b      	subs	r3, r1, #1
 8003af4:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8003af8:	310f      	adds	r1, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003afa:	7858      	ldrb	r0, [r3, #1]
 8003afc:	f802 0b01 	strb.w	r0, [r2], #1
		if( pcName[ x ] == 0x00 )
 8003b00:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 8003b04:	b108      	cbz	r0, 8003b0a <prvInitialiseNewTask.isra.2+0x36>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003b06:	428b      	cmp	r3, r1
 8003b08:	d1f7      	bne.n	8003afa <prvInitialiseNewTask.isra.2+0x26>
 8003b0a:	9d08      	ldr	r5, [sp, #32]
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003b0c:	2700      	movs	r7, #0
 8003b0e:	2d06      	cmp	r5, #6
 8003b10:	bf28      	it	cs
 8003b12:	2506      	movcs	r5, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003b14:	1d20      	adds	r0, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8003b16:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8003b18:	6465      	str	r5, [r4, #68]	; 0x44
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003b1a:	f884 7043 	strb.w	r7, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 8003b1e:	64a7      	str	r7, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003b20:	f7ff fcc3 	bl	80034aa <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b24:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003b28:	f104 0018 	add.w	r0, r4, #24
 8003b2c:	f7ff fcbd 	bl	80034aa <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8003b30:	64e7      	str	r7, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003b32:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b34:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003b36:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003b38:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003b3c:	4652      	mov	r2, sl
 8003b3e:	4649      	mov	r1, r9
 8003b40:	4630      	mov	r0, r6
 8003b42:	f7ff fd19 	bl	8003578 <pxPortInitialiseStack>
 8003b46:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8003b48:	f1b8 0f00 	cmp.w	r8, #0
 8003b4c:	d001      	beq.n	8003b52 <prvInitialiseNewTask.isra.2+0x7e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003b4e:	f8c8 4000 	str.w	r4, [r8]
 8003b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003b56 <prvDeleteTCB>:
	{
 8003b56:	b510      	push	{r4, lr}
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003b58:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
	{
 8003b5c:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003b5e:	b93b      	cbnz	r3, 8003b70 <prvDeleteTCB+0x1a>
				vPortFree( pxTCB->pxStack );
 8003b60:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8003b62:	f7ff fef1 	bl	8003948 <vPortFree>
				vPortFree( pxTCB );
 8003b66:	4620      	mov	r0, r4
	}
 8003b68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8003b6c:	f7ff beec 	b.w	8003948 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d0f9      	beq.n	8003b68 <prvDeleteTCB+0x12>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003b74:	2b02      	cmp	r3, #2
 8003b76:	d008      	beq.n	8003b8a <prvDeleteTCB+0x34>
 8003b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b7c:	f383 8811 	msr	BASEPRI, r3
 8003b80:	f3bf 8f6f 	isb	sy
 8003b84:	f3bf 8f4f 	dsb	sy
 8003b88:	e7fe      	b.n	8003b88 <prvDeleteTCB+0x32>
 8003b8a:	bd10      	pop	{r4, pc}

08003b8c <prvIdleTask>:
{
 8003b8c:	b580      	push	{r7, lr}
				taskYIELD();
 8003b8e:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8003bec <prvIdleTask+0x60>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003b92:	4f12      	ldr	r7, [pc, #72]	; (8003bdc <prvIdleTask+0x50>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003b94:	4c12      	ldr	r4, [pc, #72]	; (8003be0 <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 8003b96:	4d13      	ldr	r5, [pc, #76]	; (8003be4 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003b98:	6823      	ldr	r3, [r4, #0]
 8003b9a:	b963      	cbnz	r3, 8003bb6 <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003b9c:	4b12      	ldr	r3, [pc, #72]	; (8003be8 <prvIdleTask+0x5c>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d9f8      	bls.n	8003b96 <prvIdleTask+0xa>
				taskYIELD();
 8003ba4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003ba8:	f8c8 3000 	str.w	r3, [r8]
 8003bac:	f3bf 8f4f 	dsb	sy
 8003bb0:	f3bf 8f6f 	isb	sy
 8003bb4:	e7ee      	b.n	8003b94 <prvIdleTask+0x8>
			taskENTER_CRITICAL();
 8003bb6:	f7ff fd05 	bl	80035c4 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003bbe:	1d30      	adds	r0, r6, #4
 8003bc0:	f7ff fc99 	bl	80034f6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003bc4:	682b      	ldr	r3, [r5, #0]
 8003bc6:	3b01      	subs	r3, #1
 8003bc8:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003bca:	6823      	ldr	r3, [r4, #0]
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8003bd0:	f7ff fd1a 	bl	8003608 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8003bd4:	4630      	mov	r0, r6
 8003bd6:	f7ff ffbe 	bl	8003b56 <prvDeleteTCB>
 8003bda:	e7dd      	b.n	8003b98 <prvIdleTask+0xc>
 8003bdc:	20001040 	.word	0x20001040
 8003be0:	20000fd0 	.word	0x20000fd0
 8003be4:	20000fcc 	.word	0x20000fcc
 8003be8:	20000f40 	.word	0x20000f40
 8003bec:	e000ed04 	.word	0xe000ed04

08003bf0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003bf2:	4b1b      	ldr	r3, [pc, #108]	; (8003c60 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003bf4:	4e1b      	ldr	r6, [pc, #108]	; (8003c64 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8003bf6:	681d      	ldr	r5, [r3, #0]
{
 8003bf8:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003bfa:	6830      	ldr	r0, [r6, #0]
{
 8003bfc:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003bfe:	3004      	adds	r0, #4
 8003c00:	f7ff fc79 	bl	80034f6 <uxListRemove>
 8003c04:	4633      	mov	r3, r6
 8003c06:	b940      	cbnz	r0, 8003c1a <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003c08:	2001      	movs	r0, #1
 8003c0a:	6831      	ldr	r1, [r6, #0]
 8003c0c:	4e16      	ldr	r6, [pc, #88]	; (8003c68 <prvAddCurrentTaskToDelayedList+0x78>)
 8003c0e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8003c10:	6832      	ldr	r2, [r6, #0]
 8003c12:	4088      	lsls	r0, r1
 8003c14:	ea22 0200 	bic.w	r2, r2, r0
 8003c18:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003c1a:	1c62      	adds	r2, r4, #1
 8003c1c:	d107      	bne.n	8003c2e <prvAddCurrentTaskToDelayedList+0x3e>
 8003c1e:	b137      	cbz	r7, 8003c2e <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c20:	6819      	ldr	r1, [r3, #0]
 8003c22:	4812      	ldr	r0, [pc, #72]	; (8003c6c <prvAddCurrentTaskToDelayedList+0x7c>)
 8003c24:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003c26:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c2a:	f7ff bc41 	b.w	80034b0 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003c2e:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003c30:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 8003c32:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003c34:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8003c36:	d907      	bls.n	8003c48 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c38:	4a0d      	ldr	r2, [pc, #52]	; (8003c70 <prvAddCurrentTaskToDelayedList+0x80>)
 8003c3a:	6810      	ldr	r0, [r2, #0]
 8003c3c:	6819      	ldr	r1, [r3, #0]
}
 8003c3e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c42:	3104      	adds	r1, #4
 8003c44:	f7ff bc40 	b.w	80034c8 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c48:	4a0a      	ldr	r2, [pc, #40]	; (8003c74 <prvAddCurrentTaskToDelayedList+0x84>)
 8003c4a:	6810      	ldr	r0, [r2, #0]
 8003c4c:	6819      	ldr	r1, [r3, #0]
 8003c4e:	3104      	adds	r1, #4
 8003c50:	f7ff fc3a 	bl	80034c8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003c54:	4b08      	ldr	r3, [pc, #32]	; (8003c78 <prvAddCurrentTaskToDelayedList+0x88>)
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8003c5a:	bf38      	it	cc
 8003c5c:	601c      	strcc	r4, [r3, #0]
 8003c5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c60:	20001054 	.word	0x20001054
 8003c64:	20000f34 	.word	0x20000f34
 8003c68:	20000fe0 	.word	0x20000fe0
 8003c6c:	2000102c 	.word	0x2000102c
 8003c70:	20000f3c 	.word	0x20000f3c
 8003c74:	20000f38 	.word	0x20000f38
 8003c78:	2000100c 	.word	0x2000100c

08003c7c <xTaskCreateStatic>:
	{
 8003c7c:	b570      	push	{r4, r5, r6, lr}
 8003c7e:	b086      	sub	sp, #24
 8003c80:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8003c82:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 8003c84:	b945      	cbnz	r5, 8003c98 <xTaskCreateStatic+0x1c>
 8003c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c8a:	f383 8811 	msr	BASEPRI, r3
 8003c8e:	f3bf 8f6f 	isb	sy
 8003c92:	f3bf 8f4f 	dsb	sy
 8003c96:	e7fe      	b.n	8003c96 <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 8003c98:	b944      	cbnz	r4, 8003cac <xTaskCreateStatic+0x30>
 8003c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c9e:	f383 8811 	msr	BASEPRI, r3
 8003ca2:	f3bf 8f6f 	isb	sy
 8003ca6:	f3bf 8f4f 	dsb	sy
 8003caa:	e7fe      	b.n	8003caa <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8003cac:	2654      	movs	r6, #84	; 0x54
 8003cae:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003cb0:	9e04      	ldr	r6, [sp, #16]
 8003cb2:	2e54      	cmp	r6, #84	; 0x54
 8003cb4:	d008      	beq.n	8003cc8 <xTaskCreateStatic+0x4c>
 8003cb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cba:	f383 8811 	msr	BASEPRI, r3
 8003cbe:	f3bf 8f6f 	isb	sy
 8003cc2:	f3bf 8f4f 	dsb	sy
 8003cc6:	e7fe      	b.n	8003cc6 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003cc8:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003cca:	2502      	movs	r5, #2
 8003ccc:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003cd0:	ad05      	add	r5, sp, #20
 8003cd2:	9501      	str	r5, [sp, #4]
 8003cd4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8003cd6:	9402      	str	r4, [sp, #8]
 8003cd8:	9500      	str	r5, [sp, #0]
 8003cda:	f7ff fefb 	bl	8003ad4 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003cde:	4620      	mov	r0, r4
 8003ce0:	f7ff fe6a 	bl	80039b8 <prvAddNewTaskToReadyList>
	}
 8003ce4:	9805      	ldr	r0, [sp, #20]
 8003ce6:	b006      	add	sp, #24
 8003ce8:	bd70      	pop	{r4, r5, r6, pc}

08003cea <xTaskCreate>:
	{
 8003cea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003cee:	4607      	mov	r7, r0
 8003cf0:	b085      	sub	sp, #20
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cf2:	0090      	lsls	r0, r2, #2
	{
 8003cf4:	4688      	mov	r8, r1
 8003cf6:	4616      	mov	r6, r2
 8003cf8:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cfa:	f7ff fd97 	bl	800382c <pvPortMalloc>
			if( pxStack != NULL )
 8003cfe:	4605      	mov	r5, r0
 8003d00:	b1e8      	cbz	r0, 8003d3e <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003d02:	2054      	movs	r0, #84	; 0x54
 8003d04:	f7ff fd92 	bl	800382c <pvPortMalloc>
				if( pxNewTCB != NULL )
 8003d08:	4604      	mov	r4, r0
 8003d0a:	b1a8      	cbz	r0, 8003d38 <xTaskCreate+0x4e>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003d12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
					pxNewTCB->pxStack = pxStack;
 8003d14:	6305      	str	r5, [r0, #48]	; 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003d16:	9301      	str	r3, [sp, #4]
 8003d18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003d1a:	9002      	str	r0, [sp, #8]
 8003d1c:	9300      	str	r3, [sp, #0]
 8003d1e:	4632      	mov	r2, r6
 8003d20:	464b      	mov	r3, r9
 8003d22:	4641      	mov	r1, r8
 8003d24:	4638      	mov	r0, r7
 8003d26:	f7ff fed5 	bl	8003ad4 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003d2a:	4620      	mov	r0, r4
 8003d2c:	f7ff fe44 	bl	80039b8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003d30:	2001      	movs	r0, #1
	}
 8003d32:	b005      	add	sp, #20
 8003d34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8003d38:	4628      	mov	r0, r5
 8003d3a:	f7ff fe05 	bl	8003948 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003d3e:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 8003d42:	e7f6      	b.n	8003d32 <xTaskCreate+0x48>

08003d44 <vTaskStartScheduler>:
{
 8003d44:	b510      	push	{r4, lr}
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003d46:	2400      	movs	r4, #0
{
 8003d48:	b088      	sub	sp, #32
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003d4a:	aa07      	add	r2, sp, #28
 8003d4c:	a906      	add	r1, sp, #24
 8003d4e:	a805      	add	r0, sp, #20
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003d50:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003d52:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003d54:	f7fd fc5e 	bl	8001614 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003d58:	9b05      	ldr	r3, [sp, #20]
 8003d5a:	9400      	str	r4, [sp, #0]
 8003d5c:	9302      	str	r3, [sp, #8]
 8003d5e:	9b06      	ldr	r3, [sp, #24]
 8003d60:	9a07      	ldr	r2, [sp, #28]
 8003d62:	9301      	str	r3, [sp, #4]
 8003d64:	490d      	ldr	r1, [pc, #52]	; (8003d9c <vTaskStartScheduler+0x58>)
 8003d66:	4623      	mov	r3, r4
 8003d68:	480d      	ldr	r0, [pc, #52]	; (8003da0 <vTaskStartScheduler+0x5c>)
 8003d6a:	f7ff ff87 	bl	8003c7c <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8003d6e:	b190      	cbz	r0, 8003d96 <vTaskStartScheduler+0x52>
 8003d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d74:	f383 8811 	msr	BASEPRI, r3
 8003d78:	f3bf 8f6f 	isb	sy
 8003d7c:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8003d80:	f04f 32ff 	mov.w	r2, #4294967295
 8003d84:	4b07      	ldr	r3, [pc, #28]	; (8003da4 <vTaskStartScheduler+0x60>)
 8003d86:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003d88:	2201      	movs	r2, #1
 8003d8a:	4b07      	ldr	r3, [pc, #28]	; (8003da8 <vTaskStartScheduler+0x64>)
 8003d8c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003d8e:	4b07      	ldr	r3, [pc, #28]	; (8003dac <vTaskStartScheduler+0x68>)
 8003d90:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8003d92:	f7ff fc9f 	bl	80036d4 <xPortStartScheduler>
}
 8003d96:	b008      	add	sp, #32
 8003d98:	bd10      	pop	{r4, pc}
 8003d9a:	bf00      	nop
 8003d9c:	08004ff4 	.word	0x08004ff4
 8003da0:	08003b8d 	.word	0x08003b8d
 8003da4:	2000100c 	.word	0x2000100c
 8003da8:	20001028 	.word	0x20001028
 8003dac:	20001054 	.word	0x20001054

08003db0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8003db0:	4a02      	ldr	r2, [pc, #8]	; (8003dbc <vTaskSuspendAll+0xc>)
 8003db2:	6813      	ldr	r3, [r2, #0]
 8003db4:	3301      	adds	r3, #1
 8003db6:	6013      	str	r3, [r2, #0]
 8003db8:	4770      	bx	lr
 8003dba:	bf00      	nop
 8003dbc:	20000fd8 	.word	0x20000fd8

08003dc0 <xTaskIncrementTick>:
{
 8003dc0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003dc4:	4b3c      	ldr	r3, [pc, #240]	; (8003eb8 <xTaskIncrementTick+0xf8>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d153      	bne.n	8003e74 <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003dcc:	4b3b      	ldr	r3, [pc, #236]	; (8003ebc <xTaskIncrementTick+0xfc>)
 8003dce:	681c      	ldr	r4, [r3, #0]
 8003dd0:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8003dd2:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003dd4:	b9bc      	cbnz	r4, 8003e06 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8003dd6:	4b3a      	ldr	r3, [pc, #232]	; (8003ec0 <xTaskIncrementTick+0x100>)
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	6812      	ldr	r2, [r2, #0]
 8003ddc:	b142      	cbz	r2, 8003df0 <xTaskIncrementTick+0x30>
 8003dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003de2:	f383 8811 	msr	BASEPRI, r3
 8003de6:	f3bf 8f6f 	isb	sy
 8003dea:	f3bf 8f4f 	dsb	sy
 8003dee:	e7fe      	b.n	8003dee <xTaskIncrementTick+0x2e>
 8003df0:	4a34      	ldr	r2, [pc, #208]	; (8003ec4 <xTaskIncrementTick+0x104>)
 8003df2:	6819      	ldr	r1, [r3, #0]
 8003df4:	6810      	ldr	r0, [r2, #0]
 8003df6:	6018      	str	r0, [r3, #0]
 8003df8:	6011      	str	r1, [r2, #0]
 8003dfa:	4a33      	ldr	r2, [pc, #204]	; (8003ec8 <xTaskIncrementTick+0x108>)
 8003dfc:	6813      	ldr	r3, [r2, #0]
 8003dfe:	3301      	adds	r3, #1
 8003e00:	6013      	str	r3, [r2, #0]
 8003e02:	f7ff fe55 	bl	8003ab0 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003e06:	4d31      	ldr	r5, [pc, #196]	; (8003ecc <xTaskIncrementTick+0x10c>)
 8003e08:	f04f 0b00 	mov.w	fp, #0
 8003e0c:	682b      	ldr	r3, [r5, #0]
 8003e0e:	4f30      	ldr	r7, [pc, #192]	; (8003ed0 <xTaskIncrementTick+0x110>)
 8003e10:	429c      	cmp	r4, r3
 8003e12:	d33e      	bcc.n	8003e92 <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e14:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8003ec0 <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 8003e18:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8003ee0 <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e1c:	f8d8 2000 	ldr.w	r2, [r8]
 8003e20:	6812      	ldr	r2, [r2, #0]
 8003e22:	bb72      	cbnz	r2, 8003e82 <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e24:	f04f 32ff 	mov.w	r2, #4294967295
 8003e28:	602a      	str	r2, [r5, #0]
					break;
 8003e2a:	e032      	b.n	8003e92 <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e2c:	f106 0a04 	add.w	sl, r6, #4
 8003e30:	4650      	mov	r0, sl
 8003e32:	f7ff fb60 	bl	80034f6 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003e36:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8003e38:	b119      	cbz	r1, 8003e42 <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003e3a:	f106 0018 	add.w	r0, r6, #24
 8003e3e:	f7ff fb5a 	bl	80034f6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003e42:	2201      	movs	r2, #1
 8003e44:	f04f 0e14 	mov.w	lr, #20
 8003e48:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8003e4a:	f8d9 3000 	ldr.w	r3, [r9]
 8003e4e:	fa02 f100 	lsl.w	r1, r2, r0
 8003e52:	4319      	orrs	r1, r3
 8003e54:	4b1f      	ldr	r3, [pc, #124]	; (8003ed4 <xTaskIncrementTick+0x114>)
 8003e56:	f8c9 1000 	str.w	r1, [r9]
 8003e5a:	fb0e 3000 	mla	r0, lr, r0, r3
 8003e5e:	4651      	mov	r1, sl
 8003e60:	f7ff fb26 	bl	80034b0 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003e64:	6838      	ldr	r0, [r7, #0]
 8003e66:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8003e68:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8003e6a:	4291      	cmp	r1, r2
 8003e6c:	bf28      	it	cs
 8003e6e:	f04f 0b01 	movcs.w	fp, #1
 8003e72:	e7d3      	b.n	8003e1c <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8003e74:	4a18      	ldr	r2, [pc, #96]	; (8003ed8 <xTaskIncrementTick+0x118>)
BaseType_t xSwitchRequired = pdFALSE;
 8003e76:	f04f 0b00 	mov.w	fp, #0
		++uxPendedTicks;
 8003e7a:	6813      	ldr	r3, [r2, #0]
 8003e7c:	3301      	adds	r3, #1
 8003e7e:	6013      	str	r3, [r2, #0]
 8003e80:	e011      	b.n	8003ea6 <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003e82:	f8d8 2000 	ldr.w	r2, [r8]
 8003e86:	68d2      	ldr	r2, [r2, #12]
 8003e88:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003e8a:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8003e8c:	428c      	cmp	r4, r1
 8003e8e:	d2cd      	bcs.n	8003e2c <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 8003e90:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003e92:	683a      	ldr	r2, [r7, #0]
 8003e94:	4b0f      	ldr	r3, [pc, #60]	; (8003ed4 <xTaskIncrementTick+0x114>)
 8003e96:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003e98:	2214      	movs	r2, #20
 8003e9a:	434a      	muls	r2, r1
 8003e9c:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8003e9e:	2a02      	cmp	r2, #2
 8003ea0:	bf28      	it	cs
 8003ea2:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8003ea6:	4a0d      	ldr	r2, [pc, #52]	; (8003edc <xTaskIncrementTick+0x11c>)
 8003ea8:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8003eaa:	2a00      	cmp	r2, #0
 8003eac:	bf18      	it	ne
 8003eae:	f04f 0b01 	movne.w	fp, #1
}
 8003eb2:	4658      	mov	r0, fp
 8003eb4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003eb8:	20000fd8 	.word	0x20000fd8
 8003ebc:	20001054 	.word	0x20001054
 8003ec0:	20000f38 	.word	0x20000f38
 8003ec4:	20000f3c 	.word	0x20000f3c
 8003ec8:	20001010 	.word	0x20001010
 8003ecc:	2000100c 	.word	0x2000100c
 8003ed0:	20000f34 	.word	0x20000f34
 8003ed4:	20000f40 	.word	0x20000f40
 8003ed8:	20000fd4 	.word	0x20000fd4
 8003edc:	20001058 	.word	0x20001058
 8003ee0:	20000fe0 	.word	0x20000fe0

08003ee4 <xTaskResumeAll>:
{
 8003ee4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8003ee8:	4c31      	ldr	r4, [pc, #196]	; (8003fb0 <xTaskResumeAll+0xcc>)
 8003eea:	6823      	ldr	r3, [r4, #0]
 8003eec:	b943      	cbnz	r3, 8003f00 <xTaskResumeAll+0x1c>
 8003eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ef2:	f383 8811 	msr	BASEPRI, r3
 8003ef6:	f3bf 8f6f 	isb	sy
 8003efa:	f3bf 8f4f 	dsb	sy
 8003efe:	e7fe      	b.n	8003efe <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8003f00:	f7ff fb60 	bl	80035c4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8003f04:	6823      	ldr	r3, [r4, #0]
 8003f06:	3b01      	subs	r3, #1
 8003f08:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f0a:	6824      	ldr	r4, [r4, #0]
 8003f0c:	b12c      	cbz	r4, 8003f1a <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8003f0e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8003f10:	f7ff fb7a 	bl	8003608 <vPortExitCritical>
}
 8003f14:	4620      	mov	r0, r4
 8003f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003f1a:	4b26      	ldr	r3, [pc, #152]	; (8003fb4 <xTaskResumeAll+0xd0>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d0f5      	beq.n	8003f0e <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f22:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8003fcc <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 8003f26:	4f24      	ldr	r7, [pc, #144]	; (8003fb8 <xTaskResumeAll+0xd4>)
 8003f28:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8003fd0 <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f2c:	f8d9 3000 	ldr.w	r3, [r9]
 8003f30:	b9e3      	cbnz	r3, 8003f6c <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 8003f32:	b10c      	cbz	r4, 8003f38 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 8003f34:	f7ff fdbc 	bl	8003ab0 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003f38:	4d20      	ldr	r5, [pc, #128]	; (8003fbc <xTaskResumeAll+0xd8>)
 8003f3a:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003f3c:	b144      	cbz	r4, 8003f50 <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 8003f3e:	2701      	movs	r7, #1
 8003f40:	4e1f      	ldr	r6, [pc, #124]	; (8003fc0 <xTaskResumeAll+0xdc>)
							if( xTaskIncrementTick() != pdFALSE )
 8003f42:	f7ff ff3d 	bl	8003dc0 <xTaskIncrementTick>
 8003f46:	b100      	cbz	r0, 8003f4a <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 8003f48:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003f4a:	3c01      	subs	r4, #1
 8003f4c:	d1f9      	bne.n	8003f42 <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 8003f4e:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8003f50:	4b1b      	ldr	r3, [pc, #108]	; (8003fc0 <xTaskResumeAll+0xdc>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d0da      	beq.n	8003f0e <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8003f58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f5c:	4b19      	ldr	r3, [pc, #100]	; (8003fc4 <xTaskResumeAll+0xe0>)
 8003f5e:	601a      	str	r2, [r3, #0]
 8003f60:	f3bf 8f4f 	dsb	sy
 8003f64:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8003f68:	2401      	movs	r4, #1
 8003f6a:	e7d1      	b.n	8003f10 <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003f6c:	f8d9 300c 	ldr.w	r3, [r9, #12]
					prvAddTaskToReadyList( pxTCB );
 8003f70:	2501      	movs	r5, #1
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003f72:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f74:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f76:	f104 0018 	add.w	r0, r4, #24
 8003f7a:	f7ff fabc 	bl	80034f6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f7e:	4630      	mov	r0, r6
 8003f80:	f7ff fab9 	bl	80034f6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003f84:	2014      	movs	r0, #20
 8003f86:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003f88:	6839      	ldr	r1, [r7, #0]
 8003f8a:	fa05 f302 	lsl.w	r3, r5, r2
 8003f8e:	430b      	orrs	r3, r1
 8003f90:	fb00 8002 	mla	r0, r0, r2, r8
 8003f94:	4631      	mov	r1, r6
 8003f96:	603b      	str	r3, [r7, #0]
 8003f98:	f7ff fa8a 	bl	80034b0 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f9c:	4b0a      	ldr	r3, [pc, #40]	; (8003fc8 <xTaskResumeAll+0xe4>)
 8003f9e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa4:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 8003fa6:	bf24      	itt	cs
 8003fa8:	4b05      	ldrcs	r3, [pc, #20]	; (8003fc0 <xTaskResumeAll+0xdc>)
 8003faa:	601d      	strcs	r5, [r3, #0]
 8003fac:	e7be      	b.n	8003f2c <xTaskResumeAll+0x48>
 8003fae:	bf00      	nop
 8003fb0:	20000fd8 	.word	0x20000fd8
 8003fb4:	20000fcc 	.word	0x20000fcc
 8003fb8:	20000fe0 	.word	0x20000fe0
 8003fbc:	20000fd4 	.word	0x20000fd4
 8003fc0:	20001058 	.word	0x20001058
 8003fc4:	e000ed04 	.word	0xe000ed04
 8003fc8:	20000f34 	.word	0x20000f34
 8003fcc:	20001014 	.word	0x20001014
 8003fd0:	20000f40 	.word	0x20000f40

08003fd4 <vTaskDelay>:
	{
 8003fd4:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003fd6:	b940      	cbnz	r0, 8003fea <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8003fd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fdc:	4b0d      	ldr	r3, [pc, #52]	; (8004014 <vTaskDelay+0x40>)
 8003fde:	601a      	str	r2, [r3, #0]
 8003fe0:	f3bf 8f4f 	dsb	sy
 8003fe4:	f3bf 8f6f 	isb	sy
 8003fe8:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8003fea:	4b0b      	ldr	r3, [pc, #44]	; (8004018 <vTaskDelay+0x44>)
 8003fec:	6819      	ldr	r1, [r3, #0]
 8003fee:	b141      	cbz	r1, 8004002 <vTaskDelay+0x2e>
 8003ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ff4:	f383 8811 	msr	BASEPRI, r3
 8003ff8:	f3bf 8f6f 	isb	sy
 8003ffc:	f3bf 8f4f 	dsb	sy
 8004000:	e7fe      	b.n	8004000 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8004002:	f7ff fed5 	bl	8003db0 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004006:	f7ff fdf3 	bl	8003bf0 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800400a:	f7ff ff6b 	bl	8003ee4 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800400e:	2800      	cmp	r0, #0
 8004010:	d0e2      	beq.n	8003fd8 <vTaskDelay+0x4>
 8004012:	bd08      	pop	{r3, pc}
 8004014:	e000ed04 	.word	0xe000ed04
 8004018:	20000fd8 	.word	0x20000fd8

0800401c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800401c:	4b17      	ldr	r3, [pc, #92]	; (800407c <vTaskSwitchContext+0x60>)
{
 800401e:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	4b17      	ldr	r3, [pc, #92]	; (8004080 <vTaskSwitchContext+0x64>)
 8004024:	b112      	cbz	r2, 800402c <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8004026:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004028:	601a      	str	r2, [r3, #0]
 800402a:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 800402c:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800402e:	4b15      	ldr	r3, [pc, #84]	; (8004084 <vTaskSwitchContext+0x68>)
 8004030:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004032:	fab3 f383 	clz	r3, r3
 8004036:	2214      	movs	r2, #20
 8004038:	b2db      	uxtb	r3, r3
 800403a:	f1c3 031f 	rsb	r3, r3, #31
 800403e:	435a      	muls	r2, r3
 8004040:	4911      	ldr	r1, [pc, #68]	; (8004088 <vTaskSwitchContext+0x6c>)
 8004042:	588c      	ldr	r4, [r1, r2]
 8004044:	1888      	adds	r0, r1, r2
 8004046:	b944      	cbnz	r4, 800405a <vTaskSwitchContext+0x3e>
	__asm volatile
 8004048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800404c:	f383 8811 	msr	BASEPRI, r3
 8004050:	f3bf 8f6f 	isb	sy
 8004054:	f3bf 8f4f 	dsb	sy
 8004058:	e7fe      	b.n	8004058 <vTaskSwitchContext+0x3c>
 800405a:	6844      	ldr	r4, [r0, #4]
 800405c:	3208      	adds	r2, #8
 800405e:	6864      	ldr	r4, [r4, #4]
 8004060:	440a      	add	r2, r1
 8004062:	4294      	cmp	r4, r2
 8004064:	bf08      	it	eq
 8004066:	6862      	ldreq	r2, [r4, #4]
 8004068:	6044      	str	r4, [r0, #4]
 800406a:	bf08      	it	eq
 800406c:	6042      	streq	r2, [r0, #4]
 800406e:	2214      	movs	r2, #20
 8004070:	fb02 1303 	mla	r3, r2, r3, r1
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	68da      	ldr	r2, [r3, #12]
 8004078:	4b04      	ldr	r3, [pc, #16]	; (800408c <vTaskSwitchContext+0x70>)
 800407a:	e7d5      	b.n	8004028 <vTaskSwitchContext+0xc>
 800407c:	20000fd8 	.word	0x20000fd8
 8004080:	20001058 	.word	0x20001058
 8004084:	20000fe0 	.word	0x20000fe0
 8004088:	20000f40 	.word	0x20000f40
 800408c:	20000f34 	.word	0x20000f34

08004090 <xTaskNotifyWait>:
	{
 8004090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8004094:	4c1e      	ldr	r4, [pc, #120]	; (8004110 <xTaskNotifyWait+0x80>)
	{
 8004096:	461e      	mov	r6, r3
 8004098:	4680      	mov	r8, r0
 800409a:	460f      	mov	r7, r1
 800409c:	4615      	mov	r5, r2
		taskENTER_CRITICAL();
 800409e:	f7ff fa91 	bl	80035c4 <vPortEnterCritical>
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80040a2:	6823      	ldr	r3, [r4, #0]
 80040a4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d014      	beq.n	80040d6 <xTaskNotifyWait+0x46>
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80040ac:	2101      	movs	r1, #1
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80040ae:	6823      	ldr	r3, [r4, #0]
 80040b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80040b2:	ea22 0208 	bic.w	r2, r2, r8
 80040b6:	64da      	str	r2, [r3, #76]	; 0x4c
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80040b8:	6823      	ldr	r3, [r4, #0]
 80040ba:	f883 1050 	strb.w	r1, [r3, #80]	; 0x50
				if( xTicksToWait > ( TickType_t ) 0 )
 80040be:	b156      	cbz	r6, 80040d6 <xTaskNotifyWait+0x46>
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80040c0:	4630      	mov	r0, r6
 80040c2:	f7ff fd95 	bl	8003bf0 <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 80040c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040ca:	4b12      	ldr	r3, [pc, #72]	; (8004114 <xTaskNotifyWait+0x84>)
 80040cc:	601a      	str	r2, [r3, #0]
 80040ce:	f3bf 8f4f 	dsb	sy
 80040d2:	f3bf 8f6f 	isb	sy
		taskEXIT_CRITICAL();
 80040d6:	f7ff fa97 	bl	8003608 <vPortExitCritical>
		taskENTER_CRITICAL();
 80040da:	f7ff fa73 	bl	80035c4 <vPortEnterCritical>
			if( pulNotificationValue != NULL )
 80040de:	b115      	cbz	r5, 80040e6 <xTaskNotifyWait+0x56>
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80040e0:	6823      	ldr	r3, [r4, #0]
 80040e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040e4:	602b      	str	r3, [r5, #0]
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80040e6:	6823      	ldr	r3, [r4, #0]
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80040e8:	2200      	movs	r2, #0
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80040ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80040ee:	2b02      	cmp	r3, #2
				xReturn = pdTRUE;
 80040f0:	bf09      	itett	eq
 80040f2:	2501      	moveq	r5, #1
				xReturn = pdFALSE;
 80040f4:	2500      	movne	r5, #0
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80040f6:	6823      	ldreq	r3, [r4, #0]
 80040f8:	6cd9      	ldreq	r1, [r3, #76]	; 0x4c
 80040fa:	bf04      	itt	eq
 80040fc:	43b9      	biceq	r1, r7
 80040fe:	64d9      	streq	r1, [r3, #76]	; 0x4c
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004100:	6823      	ldr	r3, [r4, #0]
 8004102:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		taskEXIT_CRITICAL();
 8004106:	f7ff fa7f 	bl	8003608 <vPortExitCritical>
	}
 800410a:	4628      	mov	r0, r5
 800410c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004110:	20000f34 	.word	0x20000f34
 8004114:	e000ed04 	.word	0xe000ed04

08004118 <xTaskGenericNotify>:
	{
 8004118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800411a:	460f      	mov	r7, r1
 800411c:	4616      	mov	r6, r2
 800411e:	461d      	mov	r5, r3
		configASSERT( xTaskToNotify );
 8004120:	4604      	mov	r4, r0
 8004122:	b940      	cbnz	r0, 8004136 <xTaskGenericNotify+0x1e>
 8004124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004128:	f383 8811 	msr	BASEPRI, r3
 800412c:	f3bf 8f6f 	isb	sy
 8004130:	f3bf 8f4f 	dsb	sy
 8004134:	e7fe      	b.n	8004134 <xTaskGenericNotify+0x1c>
		taskENTER_CRITICAL();
 8004136:	f7ff fa45 	bl	80035c4 <vPortEnterCritical>
			if( pulPreviousNotificationValue != NULL )
 800413a:	b10d      	cbz	r5, 8004140 <xTaskGenericNotify+0x28>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800413c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800413e:	602b      	str	r3, [r5, #0]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8004140:	2302      	movs	r3, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8004142:	f894 5050 	ldrb.w	r5, [r4, #80]	; 0x50
			switch( eAction )
 8004146:	1e72      	subs	r2, r6, #1
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8004148:	b2ed      	uxtb	r5, r5
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800414a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
			switch( eAction )
 800414e:	2a03      	cmp	r2, #3
 8004150:	d80a      	bhi.n	8004168 <xTaskGenericNotify+0x50>
 8004152:	e8df f002 	tbb	[pc, r2]
 8004156:	0602      	.short	0x0602
 8004158:	1004      	.short	0x1004
					pxTCB->ulNotifiedValue |= ulValue;
 800415a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800415c:	430f      	orrs	r7, r1
						pxTCB->ulNotifiedValue = ulValue;
 800415e:	64e7      	str	r7, [r4, #76]	; 0x4c
 8004160:	e002      	b.n	8004168 <xTaskGenericNotify+0x50>
					( pxTCB->ulNotifiedValue )++;
 8004162:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004164:	3301      	adds	r3, #1
 8004166:	64e3      	str	r3, [r4, #76]	; 0x4c
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8004168:	2d01      	cmp	r5, #1
 800416a:	d008      	beq.n	800417e <xTaskGenericNotify+0x66>
	{
 800416c:	2501      	movs	r5, #1
		taskEXIT_CRITICAL();
 800416e:	f7ff fa4b 	bl	8003608 <vPortExitCritical>
	}
 8004172:	4628      	mov	r0, r5
 8004174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8004176:	2d02      	cmp	r5, #2
 8004178:	d1f1      	bne.n	800415e <xTaskGenericNotify+0x46>
						xReturn = pdFAIL;
 800417a:	2500      	movs	r5, #0
 800417c:	e7f7      	b.n	800416e <xTaskGenericNotify+0x56>
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800417e:	1d26      	adds	r6, r4, #4
 8004180:	4630      	mov	r0, r6
 8004182:	f7ff f9b8 	bl	80034f6 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8004186:	4914      	ldr	r1, [pc, #80]	; (80041d8 <xTaskGenericNotify+0xc0>)
 8004188:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800418a:	6808      	ldr	r0, [r1, #0]
 800418c:	fa05 f302 	lsl.w	r3, r5, r2
 8004190:	4303      	orrs	r3, r0
 8004192:	2014      	movs	r0, #20
 8004194:	600b      	str	r3, [r1, #0]
 8004196:	4b11      	ldr	r3, [pc, #68]	; (80041dc <xTaskGenericNotify+0xc4>)
 8004198:	4631      	mov	r1, r6
 800419a:	fb00 3002 	mla	r0, r0, r2, r3
 800419e:	f7ff f987 	bl	80034b0 <vListInsertEnd>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80041a2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80041a4:	b143      	cbz	r3, 80041b8 <xTaskGenericNotify+0xa0>
 80041a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041aa:	f383 8811 	msr	BASEPRI, r3
 80041ae:	f3bf 8f6f 	isb	sy
 80041b2:	f3bf 8f4f 	dsb	sy
 80041b6:	e7fe      	b.n	80041b6 <xTaskGenericNotify+0x9e>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80041b8:	4b09      	ldr	r3, [pc, #36]	; (80041e0 <xTaskGenericNotify+0xc8>)
 80041ba:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d9d3      	bls.n	800416c <xTaskGenericNotify+0x54>
					taskYIELD_IF_USING_PREEMPTION();
 80041c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041c8:	4b06      	ldr	r3, [pc, #24]	; (80041e4 <xTaskGenericNotify+0xcc>)
 80041ca:	601a      	str	r2, [r3, #0]
 80041cc:	f3bf 8f4f 	dsb	sy
 80041d0:	f3bf 8f6f 	isb	sy
 80041d4:	e7cb      	b.n	800416e <xTaskGenericNotify+0x56>
 80041d6:	bf00      	nop
 80041d8:	20000fe0 	.word	0x20000fe0
 80041dc:	20000f40 	.word	0x20000f40
 80041e0:	20000f34 	.word	0x20000f34
 80041e4:	e000ed04 	.word	0xe000ed04

080041e8 <xTaskGenericNotifyFromISR>:
	{
 80041e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041ec:	9f08      	ldr	r7, [sp, #32]
 80041ee:	4689      	mov	r9, r1
 80041f0:	4690      	mov	r8, r2
 80041f2:	461d      	mov	r5, r3
		configASSERT( xTaskToNotify );
 80041f4:	4604      	mov	r4, r0
 80041f6:	b940      	cbnz	r0, 800420a <xTaskGenericNotifyFromISR+0x22>
 80041f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041fc:	f383 8811 	msr	BASEPRI, r3
 8004200:	f3bf 8f6f 	isb	sy
 8004204:	f3bf 8f4f 	dsb	sy
 8004208:	e7fe      	b.n	8004208 <xTaskGenericNotifyFromISR+0x20>
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800420a:	f7ff fabd 	bl	8003788 <vPortValidateInterruptPriority>
	__asm volatile
 800420e:	f3ef 8611 	mrs	r6, BASEPRI
 8004212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004216:	f383 8811 	msr	BASEPRI, r3
 800421a:	f3bf 8f6f 	isb	sy
 800421e:	f3bf 8f4f 	dsb	sy
			if( pulPreviousNotificationValue != NULL )
 8004222:	b10d      	cbz	r5, 8004228 <xTaskGenericNotifyFromISR+0x40>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8004224:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004226:	602b      	str	r3, [r5, #0]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8004228:	2302      	movs	r3, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800422a:	f894 5050 	ldrb.w	r5, [r4, #80]	; 0x50
			switch( eAction )
 800422e:	f108 32ff 	add.w	r2, r8, #4294967295
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8004232:	b2ed      	uxtb	r5, r5
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8004234:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
			switch( eAction )
 8004238:	2a03      	cmp	r2, #3
 800423a:	d807      	bhi.n	800424c <xTaskGenericNotifyFromISR+0x64>
 800423c:	e8df f002 	tbb	[pc, r2]
 8004240:	11130d02 	.word	0x11130d02
					pxTCB->ulNotifiedValue |= ulValue;
 8004244:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8004246:	ea41 0109 	orr.w	r1, r1, r9
 800424a:	64e1      	str	r1, [r4, #76]	; 0x4c
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800424c:	2d01      	cmp	r5, #1
 800424e:	d00d      	beq.n	800426c <xTaskGenericNotifyFromISR+0x84>
	{
 8004250:	2001      	movs	r0, #1
	__asm volatile
 8004252:	f386 8811 	msr	BASEPRI, r6
	}
 8004256:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					( pxTCB->ulNotifiedValue )++;
 800425a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800425c:	3301      	adds	r3, #1
 800425e:	64e3      	str	r3, [r4, #76]	; 0x4c
					break;
 8004260:	e7f4      	b.n	800424c <xTaskGenericNotifyFromISR+0x64>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8004262:	2d02      	cmp	r5, #2
 8004264:	d033      	beq.n	80042ce <xTaskGenericNotifyFromISR+0xe6>
						pxTCB->ulNotifiedValue = ulValue;
 8004266:	f8c4 904c 	str.w	r9, [r4, #76]	; 0x4c
 800426a:	e7ef      	b.n	800424c <xTaskGenericNotifyFromISR+0x64>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800426c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800426e:	b143      	cbz	r3, 8004282 <xTaskGenericNotifyFromISR+0x9a>
	__asm volatile
 8004270:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004274:	f383 8811 	msr	BASEPRI, r3
 8004278:	f3bf 8f6f 	isb	sy
 800427c:	f3bf 8f4f 	dsb	sy
 8004280:	e7fe      	b.n	8004280 <xTaskGenericNotifyFromISR+0x98>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004282:	4b14      	ldr	r3, [pc, #80]	; (80042d4 <xTaskGenericNotifyFromISR+0xec>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	b9db      	cbnz	r3, 80042c0 <xTaskGenericNotifyFromISR+0xd8>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004288:	f104 0804 	add.w	r8, r4, #4
 800428c:	4640      	mov	r0, r8
 800428e:	f7ff f932 	bl	80034f6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004292:	4a11      	ldr	r2, [pc, #68]	; (80042d8 <xTaskGenericNotifyFromISR+0xf0>)
 8004294:	2014      	movs	r0, #20
 8004296:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004298:	6811      	ldr	r1, [r2, #0]
 800429a:	409d      	lsls	r5, r3
 800429c:	430d      	orrs	r5, r1
 800429e:	4641      	mov	r1, r8
 80042a0:	6015      	str	r5, [r2, #0]
 80042a2:	4a0e      	ldr	r2, [pc, #56]	; (80042dc <xTaskGenericNotifyFromISR+0xf4>)
 80042a4:	fb00 2003 	mla	r0, r0, r3, r2
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80042a8:	f7ff f902 	bl	80034b0 <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80042ac:	4b0c      	ldr	r3, [pc, #48]	; (80042e0 <xTaskGenericNotifyFromISR+0xf8>)
 80042ae:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d9cb      	bls.n	8004250 <xTaskGenericNotifyFromISR+0x68>
 80042b8:	2001      	movs	r0, #1
					if( pxHigherPriorityTaskWoken != NULL )
 80042ba:	b12f      	cbz	r7, 80042c8 <xTaskGenericNotifyFromISR+0xe0>
						*pxHigherPriorityTaskWoken = pdTRUE;
 80042bc:	6038      	str	r0, [r7, #0]
 80042be:	e7c8      	b.n	8004252 <xTaskGenericNotifyFromISR+0x6a>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80042c0:	f104 0118 	add.w	r1, r4, #24
 80042c4:	4807      	ldr	r0, [pc, #28]	; (80042e4 <xTaskGenericNotifyFromISR+0xfc>)
 80042c6:	e7ef      	b.n	80042a8 <xTaskGenericNotifyFromISR+0xc0>
						xYieldPending = pdTRUE;
 80042c8:	4b07      	ldr	r3, [pc, #28]	; (80042e8 <xTaskGenericNotifyFromISR+0x100>)
 80042ca:	6018      	str	r0, [r3, #0]
 80042cc:	e7c1      	b.n	8004252 <xTaskGenericNotifyFromISR+0x6a>
						xReturn = pdFAIL;
 80042ce:	2000      	movs	r0, #0
 80042d0:	e7bf      	b.n	8004252 <xTaskGenericNotifyFromISR+0x6a>
 80042d2:	bf00      	nop
 80042d4:	20000fd8 	.word	0x20000fd8
 80042d8:	20000fe0 	.word	0x20000fe0
 80042dc:	20000f40 	.word	0x20000f40
 80042e0:	20000f34 	.word	0x20000f34
 80042e4:	20001014 	.word	0x20001014
 80042e8:	20001058 	.word	0x20001058

080042ec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80042ec:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80042ee:	e003      	b.n	80042f8 <LoopCopyDataInit>

080042f0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80042f0:	4b0b      	ldr	r3, [pc, #44]	; (8004320 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80042f2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80042f4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80042f6:	3104      	adds	r1, #4

080042f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80042f8:	480a      	ldr	r0, [pc, #40]	; (8004324 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80042fa:	4b0b      	ldr	r3, [pc, #44]	; (8004328 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80042fc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80042fe:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004300:	d3f6      	bcc.n	80042f0 <CopyDataInit>
  ldr r2, =_sbss
 8004302:	4a0a      	ldr	r2, [pc, #40]	; (800432c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004304:	e002      	b.n	800430c <LoopFillZerobss>

08004306 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004306:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004308:	f842 3b04 	str.w	r3, [r2], #4

0800430c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800430c:	4b08      	ldr	r3, [pc, #32]	; (8004330 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800430e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004310:	d3f9      	bcc.n	8004306 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004312:	f7fd fb37 	bl	8001984 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004316:	f000 fd27 	bl	8004d68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800431a:	f7fd fa1d 	bl	8001758 <main>
  bx lr
 800431e:	4770      	bx	lr
  ldr r3, =_sidata
 8004320:	08005380 	.word	0x08005380
  ldr r0, =_sdata
 8004324:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004328:	2000007c 	.word	0x2000007c
  ldr r2, =_sbss
 800432c:	2000007c 	.word	0x2000007c
  ldr r3, = _ebss
 8004330:	200011b8 	.word	0x200011b8

08004334 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004334:	e7fe      	b.n	8004334 <ADC1_2_IRQHandler>
	...

08004338 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 8004338:	b510      	push	{r4, lr}
 800433a:	4604      	mov	r4, r0
 800433c:	4b02      	ldr	r3, [pc, #8]	; (8004348 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 800433e:	6003      	str	r3, [r0, #0]
 8004340:	f000 fbea 	bl	8004b18 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8004344:	4620      	mov	r0, r4
 8004346:	bd10      	pop	{r4, pc}
 8004348:	08005038 	.word	0x08005038

0800434c <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 800434c:	b510      	push	{r4, lr}
 800434e:	4604      	mov	r4, r0
 8004350:	f7ff fff2 	bl	8004338 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>
 8004354:	4620      	mov	r0, r4
 8004356:	210c      	movs	r1, #12
 8004358:	f000 fbbc 	bl	8004ad4 <_ZdlPvj>
 800435c:	4620      	mov	r0, r4
 800435e:	bd10      	pop	{r4, pc}

08004360 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 8004360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004364:	9e06      	ldr	r6, [sp, #24]
 8004366:	4680      	mov	r8, r0
 8004368:	4296      	cmp	r6, r2
 800436a:	460f      	mov	r7, r1
 800436c:	4614      	mov	r4, r2
 800436e:	461d      	mov	r5, r3
 8004370:	d103      	bne.n	800437a <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x1a>
 8004372:	4619      	mov	r1, r3
 8004374:	f000 fc24 	bl	8004bc0 <_ZNKSt9type_infoeqERKS_>
 8004378:	b958      	cbnz	r0, 8004392 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x32>
 800437a:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800437e:	4622      	mov	r2, r4
 8004380:	6803      	ldr	r3, [r0, #0]
 8004382:	9606      	str	r6, [sp, #24]
 8004384:	6a1e      	ldr	r6, [r3, #32]
 8004386:	4639      	mov	r1, r7
 8004388:	462b      	mov	r3, r5
 800438a:	46b4      	mov	ip, r6
 800438c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004390:	4760      	bx	ip
 8004392:	2006      	movs	r0, #6
 8004394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004398 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 8004398:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800439c:	460e      	mov	r6, r1
 800439e:	4619      	mov	r1, r3
 80043a0:	4683      	mov	fp, r0
 80043a2:	4617      	mov	r7, r2
 80043a4:	4699      	mov	r9, r3
 80043a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80043a8:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 80043ac:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80043b0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80043b2:	f000 fc05 	bl	8004bc0 <_ZNKSt9type_infoeqERKS_>
 80043b6:	b190      	cbz	r0, 80043de <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x46>
 80043b8:	2e00      	cmp	r6, #0
 80043ba:	602c      	str	r4, [r5, #0]
 80043bc:	712f      	strb	r7, [r5, #4]
 80043be:	db09      	blt.n	80043d4 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x3c>
 80043c0:	4434      	add	r4, r6
 80043c2:	45a0      	cmp	r8, r4
 80043c4:	bf0c      	ite	eq
 80043c6:	2406      	moveq	r4, #6
 80043c8:	2401      	movne	r4, #1
 80043ca:	71ac      	strb	r4, [r5, #6]
 80043cc:	2000      	movs	r0, #0
 80043ce:	b001      	add	sp, #4
 80043d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043d4:	3602      	adds	r6, #2
 80043d6:	d1f9      	bne.n	80043cc <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>
 80043d8:	2301      	movs	r3, #1
 80043da:	71ab      	strb	r3, [r5, #6]
 80043dc:	e7f6      	b.n	80043cc <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>
 80043de:	4544      	cmp	r4, r8
 80043e0:	d104      	bne.n	80043ec <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 80043e2:	4651      	mov	r1, sl
 80043e4:	4658      	mov	r0, fp
 80043e6:	f000 fbeb 	bl	8004bc0 <_ZNKSt9type_infoeqERKS_>
 80043ea:	b988      	cbnz	r0, 8004410 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x78>
 80043ec:	f8db 0008 	ldr.w	r0, [fp, #8]
 80043f0:	463a      	mov	r2, r7
 80043f2:	6803      	ldr	r3, [r0, #0]
 80043f4:	950d      	str	r5, [sp, #52]	; 0x34
 80043f6:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 80043fa:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 80043fe:	940a      	str	r4, [sp, #40]	; 0x28
 8004400:	69dc      	ldr	r4, [r3, #28]
 8004402:	4631      	mov	r1, r6
 8004404:	464b      	mov	r3, r9
 8004406:	46a4      	mov	ip, r4
 8004408:	b001      	add	sp, #4
 800440a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800440e:	4760      	bx	ip
 8004410:	716f      	strb	r7, [r5, #5]
 8004412:	e7db      	b.n	80043cc <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>

08004414 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 8004414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004418:	4604      	mov	r4, r0
 800441a:	460d      	mov	r5, r1
 800441c:	4616      	mov	r6, r2
 800441e:	461f      	mov	r7, r3
 8004420:	f000 fb8e 	bl	8004b40 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 8004424:	b948      	cbnz	r0, 800443a <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x26>
 8004426:	68a0      	ldr	r0, [r4, #8]
 8004428:	4632      	mov	r2, r6
 800442a:	6803      	ldr	r3, [r0, #0]
 800442c:	4629      	mov	r1, r5
 800442e:	699c      	ldr	r4, [r3, #24]
 8004430:	463b      	mov	r3, r7
 8004432:	46a4      	mov	ip, r4
 8004434:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004438:	4760      	bx	ip
 800443a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800443e <_ZdlPv>:
 800443e:	f000 bcb7 	b.w	8004db0 <free>

08004442 <__cxa_end_cleanup>:
 8004442:	b41e      	push	{r1, r2, r3, r4}
 8004444:	f000 f89b 	bl	800457e <__gnu_end_cleanup>
 8004448:	bc1e      	pop	{r1, r2, r3, r4}
 800444a:	f7fc fc07 	bl	8000c5c <_Unwind_Resume>

0800444e <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 800444e:	7803      	ldrb	r3, [r0, #0]
 8004450:	2b47      	cmp	r3, #71	; 0x47
 8004452:	d117      	bne.n	8004484 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004454:	7843      	ldrb	r3, [r0, #1]
 8004456:	2b4e      	cmp	r3, #78	; 0x4e
 8004458:	d114      	bne.n	8004484 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800445a:	7883      	ldrb	r3, [r0, #2]
 800445c:	2b55      	cmp	r3, #85	; 0x55
 800445e:	d111      	bne.n	8004484 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004460:	78c3      	ldrb	r3, [r0, #3]
 8004462:	2b43      	cmp	r3, #67	; 0x43
 8004464:	d10e      	bne.n	8004484 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004466:	7903      	ldrb	r3, [r0, #4]
 8004468:	2b43      	cmp	r3, #67	; 0x43
 800446a:	d10b      	bne.n	8004484 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800446c:	7943      	ldrb	r3, [r0, #5]
 800446e:	2b2b      	cmp	r3, #43	; 0x2b
 8004470:	d108      	bne.n	8004484 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004472:	7983      	ldrb	r3, [r0, #6]
 8004474:	2b2b      	cmp	r3, #43	; 0x2b
 8004476:	d105      	bne.n	8004484 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004478:	79c0      	ldrb	r0, [r0, #7]
 800447a:	2801      	cmp	r0, #1
 800447c:	bf8c      	ite	hi
 800447e:	2000      	movhi	r0, #0
 8004480:	2001      	movls	r0, #1
 8004482:	4770      	bx	lr
 8004484:	2000      	movs	r0, #0
 8004486:	4770      	bx	lr

08004488 <__cxa_type_match>:
 8004488:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800448c:	461e      	mov	r6, r3
 800448e:	7803      	ldrb	r3, [r0, #0]
 8004490:	460d      	mov	r5, r1
 8004492:	2b47      	cmp	r3, #71	; 0x47
 8004494:	4602      	mov	r2, r0
 8004496:	79c1      	ldrb	r1, [r0, #7]
 8004498:	d147      	bne.n	800452a <__cxa_type_match+0xa2>
 800449a:	7843      	ldrb	r3, [r0, #1]
 800449c:	2b4e      	cmp	r3, #78	; 0x4e
 800449e:	d144      	bne.n	800452a <__cxa_type_match+0xa2>
 80044a0:	7883      	ldrb	r3, [r0, #2]
 80044a2:	2b55      	cmp	r3, #85	; 0x55
 80044a4:	d141      	bne.n	800452a <__cxa_type_match+0xa2>
 80044a6:	78c3      	ldrb	r3, [r0, #3]
 80044a8:	2b43      	cmp	r3, #67	; 0x43
 80044aa:	d13e      	bne.n	800452a <__cxa_type_match+0xa2>
 80044ac:	7903      	ldrb	r3, [r0, #4]
 80044ae:	2b46      	cmp	r3, #70	; 0x46
 80044b0:	d13b      	bne.n	800452a <__cxa_type_match+0xa2>
 80044b2:	7943      	ldrb	r3, [r0, #5]
 80044b4:	2b4f      	cmp	r3, #79	; 0x4f
 80044b6:	d138      	bne.n	800452a <__cxa_type_match+0xa2>
 80044b8:	7983      	ldrb	r3, [r0, #6]
 80044ba:	2b52      	cmp	r3, #82	; 0x52
 80044bc:	d135      	bne.n	800452a <__cxa_type_match+0xa2>
 80044be:	2900      	cmp	r1, #0
 80044c0:	d133      	bne.n	800452a <__cxa_type_match+0xa2>
 80044c2:	2301      	movs	r3, #1
 80044c4:	4608      	mov	r0, r1
 80044c6:	2400      	movs	r4, #0
 80044c8:	9401      	str	r4, [sp, #4]
 80044ca:	bb33      	cbnz	r3, 800451a <__cxa_type_match+0x92>
 80044cc:	bb38      	cbnz	r0, 800451e <__cxa_type_match+0x96>
 80044ce:	2901      	cmp	r1, #1
 80044d0:	bf0a      	itet	eq
 80044d2:	f852 3c20 	ldreq.w	r3, [r2, #-32]
 80044d6:	f1a2 0320 	subne.w	r3, r2, #32
 80044da:	3b78      	subeq	r3, #120	; 0x78
 80044dc:	2901      	cmp	r1, #1
 80044de:	bf0c      	ite	eq
 80044e0:	f852 2c20 	ldreq.w	r2, [r2, #-32]
 80044e4:	3258      	addne	r2, #88	; 0x58
 80044e6:	681c      	ldr	r4, [r3, #0]
 80044e8:	9201      	str	r2, [sp, #4]
 80044ea:	6823      	ldr	r3, [r4, #0]
 80044ec:	4620      	mov	r0, r4
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	4798      	blx	r3
 80044f2:	b1b0      	cbz	r0, 8004522 <__cxa_type_match+0x9a>
 80044f4:	2702      	movs	r7, #2
 80044f6:	9b01      	ldr	r3, [sp, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	9301      	str	r3, [sp, #4]
 80044fc:	682b      	ldr	r3, [r5, #0]
 80044fe:	aa01      	add	r2, sp, #4
 8004500:	f8d3 8010 	ldr.w	r8, [r3, #16]
 8004504:	4621      	mov	r1, r4
 8004506:	2301      	movs	r3, #1
 8004508:	4628      	mov	r0, r5
 800450a:	47c0      	blx	r8
 800450c:	b158      	cbz	r0, 8004526 <__cxa_type_match+0x9e>
 800450e:	9b01      	ldr	r3, [sp, #4]
 8004510:	6033      	str	r3, [r6, #0]
 8004512:	4638      	mov	r0, r7
 8004514:	b002      	add	sp, #8
 8004516:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800451a:	4c08      	ldr	r4, [pc, #32]	; (800453c <__cxa_type_match+0xb4>)
 800451c:	e7e5      	b.n	80044ea <__cxa_type_match+0x62>
 800451e:	4c08      	ldr	r4, [pc, #32]	; (8004540 <__cxa_type_match+0xb8>)
 8004520:	e7e3      	b.n	80044ea <__cxa_type_match+0x62>
 8004522:	2701      	movs	r7, #1
 8004524:	e7ea      	b.n	80044fc <__cxa_type_match+0x74>
 8004526:	4607      	mov	r7, r0
 8004528:	e7f3      	b.n	8004512 <__cxa_type_match+0x8a>
 800452a:	4610      	mov	r0, r2
 800452c:	f7ff ff8f 	bl	800444e <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8004530:	f080 0001 	eor.w	r0, r0, #1
 8004534:	b2c0      	uxtb	r0, r0
 8004536:	2300      	movs	r3, #0
 8004538:	e7c5      	b.n	80044c6 <__cxa_type_match+0x3e>
 800453a:	bf00      	nop
 800453c:	080050d0 	.word	0x080050d0
 8004540:	080050d8 	.word	0x080050d8

08004544 <__cxa_begin_cleanup>:
 8004544:	b510      	push	{r4, lr}
 8004546:	4604      	mov	r4, r0
 8004548:	f000 fbfc 	bl	8004d44 <__cxa_get_globals>
 800454c:	4602      	mov	r2, r0
 800454e:	4620      	mov	r0, r4
 8004550:	f1a4 0120 	sub.w	r1, r4, #32
 8004554:	f7ff ff7b 	bl	800444e <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8004558:	b160      	cbz	r0, 8004574 <__cxa_begin_cleanup+0x30>
 800455a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800455e:	3301      	adds	r3, #1
 8004560:	2b01      	cmp	r3, #1
 8004562:	f844 3c04 	str.w	r3, [r4, #-4]
 8004566:	d103      	bne.n	8004570 <__cxa_begin_cleanup+0x2c>
 8004568:	6893      	ldr	r3, [r2, #8]
 800456a:	f844 3c08 	str.w	r3, [r4, #-8]
 800456e:	6091      	str	r1, [r2, #8]
 8004570:	2001      	movs	r0, #1
 8004572:	bd10      	pop	{r4, pc}
 8004574:	6893      	ldr	r3, [r2, #8]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d0f9      	beq.n	800456e <__cxa_begin_cleanup+0x2a>
 800457a:	f000 fbcb 	bl	8004d14 <_ZSt9terminatev>

0800457e <__gnu_end_cleanup>:
 800457e:	b510      	push	{r4, lr}
 8004580:	f000 fbe0 	bl	8004d44 <__cxa_get_globals>
 8004584:	6882      	ldr	r2, [r0, #8]
 8004586:	4601      	mov	r1, r0
 8004588:	b90a      	cbnz	r2, 800458e <__gnu_end_cleanup+0x10>
 800458a:	f000 fbc3 	bl	8004d14 <_ZSt9terminatev>
 800458e:	f102 0420 	add.w	r4, r2, #32
 8004592:	4620      	mov	r0, r4
 8004594:	f7ff ff5b 	bl	800444e <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8004598:	b140      	cbz	r0, 80045ac <__gnu_end_cleanup+0x2e>
 800459a:	69d3      	ldr	r3, [r2, #28]
 800459c:	3b01      	subs	r3, #1
 800459e:	61d3      	str	r3, [r2, #28]
 80045a0:	b913      	cbnz	r3, 80045a8 <__gnu_end_cleanup+0x2a>
 80045a2:	6990      	ldr	r0, [r2, #24]
 80045a4:	6088      	str	r0, [r1, #8]
 80045a6:	6193      	str	r3, [r2, #24]
 80045a8:	4620      	mov	r0, r4
 80045aa:	bd10      	pop	{r4, pc}
 80045ac:	6088      	str	r0, [r1, #8]
 80045ae:	e7fb      	b.n	80045a8 <__gnu_end_cleanup+0x2a>

080045b0 <_ZL12read_uleb128PKhPm>:
 80045b0:	2300      	movs	r3, #0
 80045b2:	b570      	push	{r4, r5, r6, lr}
 80045b4:	eba0 06c0 	sub.w	r6, r0, r0, lsl #3
 80045b8:	ebc0 02c0 	rsb	r2, r0, r0, lsl #3
 80045bc:	f810 5b01 	ldrb.w	r5, [r0], #1
 80045c0:	1994      	adds	r4, r2, r6
 80045c2:	f005 027f 	and.w	r2, r5, #127	; 0x7f
 80045c6:	40a2      	lsls	r2, r4
 80045c8:	4313      	orrs	r3, r2
 80045ca:	062a      	lsls	r2, r5, #24
 80045cc:	d4f4      	bmi.n	80045b8 <_ZL12read_uleb128PKhPm+0x8>
 80045ce:	600b      	str	r3, [r1, #0]
 80045d0:	bd70      	pop	{r4, r5, r6, pc}

080045d2 <_ZL12read_sleb128PKhPl>:
 80045d2:	2300      	movs	r3, #0
 80045d4:	461a      	mov	r2, r3
 80045d6:	b530      	push	{r4, r5, lr}
 80045d8:	f810 4b01 	ldrb.w	r4, [r0], #1
 80045dc:	f004 057f 	and.w	r5, r4, #127	; 0x7f
 80045e0:	4095      	lsls	r5, r2
 80045e2:	432b      	orrs	r3, r5
 80045e4:	0625      	lsls	r5, r4, #24
 80045e6:	f102 0207 	add.w	r2, r2, #7
 80045ea:	d4f5      	bmi.n	80045d8 <_ZL12read_sleb128PKhPl+0x6>
 80045ec:	2a1f      	cmp	r2, #31
 80045ee:	d806      	bhi.n	80045fe <_ZL12read_sleb128PKhPl+0x2c>
 80045f0:	0664      	lsls	r4, r4, #25
 80045f2:	bf42      	ittt	mi
 80045f4:	f04f 34ff 	movmi.w	r4, #4294967295
 80045f8:	fa04 f202 	lslmi.w	r2, r4, r2
 80045fc:	4313      	orrmi	r3, r2
 80045fe:	600b      	str	r3, [r1, #0]
 8004600:	bd30      	pop	{r4, r5, pc}

08004602 <_ZL28read_encoded_value_with_basehjPKhPj>:
 8004602:	2850      	cmp	r0, #80	; 0x50
 8004604:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004606:	4605      	mov	r5, r0
 8004608:	460e      	mov	r6, r1
 800460a:	4614      	mov	r4, r2
 800460c:	461f      	mov	r7, r3
 800460e:	d107      	bne.n	8004620 <_ZL28read_encoded_value_with_basehjPKhPj+0x1e>
 8004610:	1cd0      	adds	r0, r2, #3
 8004612:	f020 0003 	bic.w	r0, r0, #3
 8004616:	f850 3b04 	ldr.w	r3, [r0], #4
 800461a:	603b      	str	r3, [r7, #0]
 800461c:	b003      	add	sp, #12
 800461e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004620:	f000 030f 	and.w	r3, r0, #15
 8004624:	2b0c      	cmp	r3, #12
 8004626:	d82e      	bhi.n	8004686 <_ZL28read_encoded_value_with_basehjPKhPj+0x84>
 8004628:	e8df f003 	tbb	[pc, r3]
 800462c:	251d0725 	.word	0x251d0725
 8004630:	2d2d2d29 	.word	0x2d2d2d29
 8004634:	2521182d 	.word	0x2521182d
 8004638:	29          	.byte	0x29
 8004639:	00          	.byte	0x00
 800463a:	a901      	add	r1, sp, #4
 800463c:	4620      	mov	r0, r4
 800463e:	f7ff ffb7 	bl	80045b0 <_ZL12read_uleb128PKhPm>
 8004642:	9b01      	ldr	r3, [sp, #4]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d0e8      	beq.n	800461a <_ZL28read_encoded_value_with_basehjPKhPj+0x18>
 8004648:	f005 0270 	and.w	r2, r5, #112	; 0x70
 800464c:	2a10      	cmp	r2, #16
 800464e:	bf08      	it	eq
 8004650:	4626      	moveq	r6, r4
 8004652:	062a      	lsls	r2, r5, #24
 8004654:	4433      	add	r3, r6
 8004656:	bf48      	it	mi
 8004658:	681b      	ldrmi	r3, [r3, #0]
 800465a:	e7de      	b.n	800461a <_ZL28read_encoded_value_with_basehjPKhPj+0x18>
 800465c:	a901      	add	r1, sp, #4
 800465e:	4620      	mov	r0, r4
 8004660:	f7ff ffb7 	bl	80045d2 <_ZL12read_sleb128PKhPl>
 8004664:	e7ed      	b.n	8004642 <_ZL28read_encoded_value_with_basehjPKhPj+0x40>
 8004666:	4620      	mov	r0, r4
 8004668:	f830 3b02 	ldrh.w	r3, [r0], #2
 800466c:	e7ea      	b.n	8004644 <_ZL28read_encoded_value_with_basehjPKhPj+0x42>
 800466e:	4620      	mov	r0, r4
 8004670:	f930 3b02 	ldrsh.w	r3, [r0], #2
 8004674:	e7e6      	b.n	8004644 <_ZL28read_encoded_value_with_basehjPKhPj+0x42>
 8004676:	4620      	mov	r0, r4
 8004678:	f850 3b04 	ldr.w	r3, [r0], #4
 800467c:	e7e2      	b.n	8004644 <_ZL28read_encoded_value_with_basehjPKhPj+0x42>
 800467e:	4620      	mov	r0, r4
 8004680:	f850 3b08 	ldr.w	r3, [r0], #8
 8004684:	e7de      	b.n	8004644 <_ZL28read_encoded_value_with_basehjPKhPj+0x42>
 8004686:	f000 fb61 	bl	8004d4c <abort>

0800468a <_ZL21base_of_encoded_valuehP15_Unwind_Context>:
 800468a:	b508      	push	{r3, lr}
 800468c:	4603      	mov	r3, r0
 800468e:	2bff      	cmp	r3, #255	; 0xff
 8004690:	4608      	mov	r0, r1
 8004692:	d007      	beq.n	80046a4 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x1a>
 8004694:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004698:	2b20      	cmp	r3, #32
 800469a:	d00d      	beq.n	80046b8 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2e>
 800469c:	d804      	bhi.n	80046a8 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x1e>
 800469e:	b10b      	cbz	r3, 80046a4 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x1a>
 80046a0:	2b10      	cmp	r3, #16
 80046a2:	d107      	bne.n	80046b4 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2a>
 80046a4:	2000      	movs	r0, #0
 80046a6:	bd08      	pop	{r3, pc}
 80046a8:	2b40      	cmp	r3, #64	; 0x40
 80046aa:	d00d      	beq.n	80046c8 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x3e>
 80046ac:	2b50      	cmp	r3, #80	; 0x50
 80046ae:	d0f9      	beq.n	80046a4 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x1a>
 80046b0:	2b30      	cmp	r3, #48	; 0x30
 80046b2:	d005      	beq.n	80046c0 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x36>
 80046b4:	f000 fb4a 	bl	8004d4c <abort>
 80046b8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80046bc:	f7fc bcd0 	b.w	8001060 <_Unwind_GetTextRelBase>
 80046c0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80046c4:	f7fc bcd0 	b.w	8001068 <_Unwind_GetDataRelBase>
 80046c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80046cc:	f7fc bcb8 	b.w	8001040 <_Unwind_GetRegionStart>

080046d0 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>:
 80046d0:	b570      	push	{r4, r5, r6, lr}
 80046d2:	460c      	mov	r4, r1
 80046d4:	4601      	mov	r1, r0
 80046d6:	4620      	mov	r0, r4
 80046d8:	4615      	mov	r5, r2
 80046da:	461e      	mov	r6, r3
 80046dc:	f7ff ffd5 	bl	800468a <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 80046e0:	4633      	mov	r3, r6
 80046e2:	462a      	mov	r2, r5
 80046e4:	4601      	mov	r1, r0
 80046e6:	4620      	mov	r0, r4
 80046e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80046ec:	f7ff bf89 	b.w	8004602 <_ZL28read_encoded_value_with_basehjPKhPj>

080046f0 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>:
 80046f0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80046f2:	460e      	mov	r6, r1
 80046f4:	4614      	mov	r4, r2
 80046f6:	4605      	mov	r5, r0
 80046f8:	b318      	cbz	r0, 8004742 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x52>
 80046fa:	f7fc fca1 	bl	8001040 <_Unwind_GetRegionStart>
 80046fe:	6020      	str	r0, [r4, #0]
 8004700:	7831      	ldrb	r1, [r6, #0]
 8004702:	1c72      	adds	r2, r6, #1
 8004704:	29ff      	cmp	r1, #255	; 0xff
 8004706:	d01d      	beq.n	8004744 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x54>
 8004708:	1d23      	adds	r3, r4, #4
 800470a:	4628      	mov	r0, r5
 800470c:	f7ff ffe0 	bl	80046d0 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 8004710:	4602      	mov	r2, r0
 8004712:	7813      	ldrb	r3, [r2, #0]
 8004714:	1c50      	adds	r0, r2, #1
 8004716:	2bff      	cmp	r3, #255	; 0xff
 8004718:	7523      	strb	r3, [r4, #20]
 800471a:	d015      	beq.n	8004748 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x58>
 800471c:	2310      	movs	r3, #16
 800471e:	a901      	add	r1, sp, #4
 8004720:	7523      	strb	r3, [r4, #20]
 8004722:	f7ff ff45 	bl	80045b0 <_ZL12read_uleb128PKhPm>
 8004726:	9b01      	ldr	r3, [sp, #4]
 8004728:	4403      	add	r3, r0
 800472a:	60e3      	str	r3, [r4, #12]
 800472c:	7803      	ldrb	r3, [r0, #0]
 800472e:	a901      	add	r1, sp, #4
 8004730:	7563      	strb	r3, [r4, #21]
 8004732:	3001      	adds	r0, #1
 8004734:	f7ff ff3c 	bl	80045b0 <_ZL12read_uleb128PKhPm>
 8004738:	9b01      	ldr	r3, [sp, #4]
 800473a:	4403      	add	r3, r0
 800473c:	6123      	str	r3, [r4, #16]
 800473e:	b002      	add	sp, #8
 8004740:	bd70      	pop	{r4, r5, r6, pc}
 8004742:	e7dc      	b.n	80046fe <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0xe>
 8004744:	6060      	str	r0, [r4, #4]
 8004746:	e7e4      	b.n	8004712 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x22>
 8004748:	2300      	movs	r3, #0
 800474a:	e7ee      	b.n	800472a <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x3a>

0800474c <_Unwind_GetGR>:
 800474c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800474e:	ab03      	add	r3, sp, #12
 8004750:	9300      	str	r3, [sp, #0]
 8004752:	2300      	movs	r3, #0
 8004754:	460a      	mov	r2, r1
 8004756:	4619      	mov	r1, r3
 8004758:	f7fb fed6 	bl	8000508 <_Unwind_VRS_Get>
 800475c:	9803      	ldr	r0, [sp, #12]
 800475e:	b005      	add	sp, #20
 8004760:	f85d fb04 	ldr.w	pc, [sp], #4

08004764 <__gxx_personality_v0>:
 8004764:	2300      	movs	r3, #0
 8004766:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800476a:	b091      	sub	sp, #68	; 0x44
 800476c:	9304      	str	r3, [sp, #16]
 800476e:	f000 0303 	and.w	r3, r0, #3
 8004772:	2b01      	cmp	r3, #1
 8004774:	4607      	mov	r7, r0
 8004776:	460c      	mov	r4, r1
 8004778:	4616      	mov	r6, r2
 800477a:	d011      	beq.n	80047a0 <__gxx_personality_v0+0x3c>
 800477c:	d303      	bcc.n	8004786 <__gxx_personality_v0+0x22>
 800477e:	2b02      	cmp	r3, #2
 8004780:	d003      	beq.n	800478a <__gxx_personality_v0+0x26>
 8004782:	f000 fae3 	bl	8004d4c <abort>
 8004786:	0702      	lsls	r2, r0, #28
 8004788:	d51a      	bpl.n	80047c0 <__gxx_personality_v0+0x5c>
 800478a:	4631      	mov	r1, r6
 800478c:	4620      	mov	r0, r4
 800478e:	f7fc fc41 	bl	8001014 <__gnu_unwind_frame>
 8004792:	b118      	cbz	r0, 800479c <__gxx_personality_v0+0x38>
 8004794:	2009      	movs	r0, #9
 8004796:	b011      	add	sp, #68	; 0x44
 8004798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800479c:	2008      	movs	r0, #8
 800479e:	e7fa      	b.n	8004796 <__gxx_personality_v0+0x32>
 80047a0:	f000 0508 	and.w	r5, r0, #8
 80047a4:	f005 08ff 	and.w	r8, r5, #255	; 0xff
 80047a8:	bb85      	cbnz	r5, 800480c <__gxx_personality_v0+0xa8>
 80047aa:	f8d1 9020 	ldr.w	r9, [r1, #32]
 80047ae:	4610      	mov	r0, r2
 80047b0:	210d      	movs	r1, #13
 80047b2:	f7ff ffcb 	bl	800474c <_Unwind_GetGR>
 80047b6:	4581      	cmp	r9, r0
 80047b8:	f040 8140 	bne.w	8004a3c <__gxx_personality_v0+0x2d8>
 80047bc:	2506      	movs	r5, #6
 80047be:	e000      	b.n	80047c2 <__gxx_personality_v0+0x5e>
 80047c0:	2501      	movs	r5, #1
 80047c2:	ab10      	add	r3, sp, #64	; 0x40
 80047c4:	f843 4d2c 	str.w	r4, [r3, #-44]!
 80047c8:	9300      	str	r3, [sp, #0]
 80047ca:	2300      	movs	r3, #0
 80047cc:	f007 0708 	and.w	r7, r7, #8
 80047d0:	433d      	orrs	r5, r7
 80047d2:	220c      	movs	r2, #12
 80047d4:	4619      	mov	r1, r3
 80047d6:	4630      	mov	r0, r6
 80047d8:	f7fb febc 	bl	8000554 <_Unwind_VRS_Set>
 80047dc:	2d06      	cmp	r5, #6
 80047de:	f040 8139 	bne.w	8004a54 <__gxx_personality_v0+0x2f0>
 80047e2:	f8d4 8030 	ldr.w	r8, [r4, #48]	; 0x30
 80047e6:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 80047e8:	f1b8 0f00 	cmp.w	r8, #0
 80047ec:	bf0c      	ite	eq
 80047ee:	f04f 0a01 	moveq.w	sl, #1
 80047f2:	f04f 0a03 	movne.w	sl, #3
 80047f6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80047f8:	f015 0508 	ands.w	r5, r5, #8
 80047fc:	f000 80ce 	beq.w	800499c <__gxx_personality_v0+0x238>
 8004800:	f1ba 0f01 	cmp.w	sl, #1
 8004804:	f040 80c6 	bne.w	8004994 <__gxx_personality_v0+0x230>
 8004808:	f000 fa84 	bl	8004d14 <_ZSt9terminatev>
 800480c:	2502      	movs	r5, #2
 800480e:	e7d8      	b.n	80047c2 <__gxx_personality_v0+0x5e>
 8004810:	9a07      	ldr	r2, [sp, #28]
 8004812:	4413      	add	r3, r2
 8004814:	429f      	cmp	r7, r3
 8004816:	f080 8137 	bcs.w	8004a88 <__gxx_personality_v0+0x324>
 800481a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800481e:	f1b8 0f00 	cmp.w	r8, #0
 8004822:	d001      	beq.n	8004828 <__gxx_personality_v0+0xc4>
 8004824:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004826:	4498      	add	r8, r3
 8004828:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800482a:	b117      	cbz	r7, 8004832 <__gxx_personality_v0+0xce>
 800482c:	1e78      	subs	r0, r7, #1
 800482e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8004830:	4407      	add	r7, r0
 8004832:	f1b8 0f00 	cmp.w	r8, #0
 8004836:	d0a8      	beq.n	800478a <__gxx_personality_v0+0x26>
 8004838:	2f00      	cmp	r7, #0
 800483a:	f000 80a1 	beq.w	8004980 <__gxx_personality_v0+0x21c>
 800483e:	f015 0308 	ands.w	r3, r5, #8
 8004842:	9302      	str	r3, [sp, #8]
 8004844:	d036      	beq.n	80048b4 <__gxx_personality_v0+0x150>
 8004846:	2347      	movs	r3, #71	; 0x47
 8004848:	7023      	strb	r3, [r4, #0]
 800484a:	234e      	movs	r3, #78	; 0x4e
 800484c:	7063      	strb	r3, [r4, #1]
 800484e:	2355      	movs	r3, #85	; 0x55
 8004850:	70a3      	strb	r3, [r4, #2]
 8004852:	2343      	movs	r3, #67	; 0x43
 8004854:	70e3      	strb	r3, [r4, #3]
 8004856:	2346      	movs	r3, #70	; 0x46
 8004858:	7123      	strb	r3, [r4, #4]
 800485a:	234f      	movs	r3, #79	; 0x4f
 800485c:	7163      	strb	r3, [r4, #5]
 800485e:	2352      	movs	r3, #82	; 0x52
 8004860:	71a3      	strb	r3, [r4, #6]
 8004862:	2300      	movs	r3, #0
 8004864:	71e3      	strb	r3, [r4, #7]
 8004866:	f04f 0a00 	mov.w	sl, #0
 800486a:	f06f 0b03 	mvn.w	fp, #3
 800486e:	a907      	add	r1, sp, #28
 8004870:	4638      	mov	r0, r7
 8004872:	f7ff feae 	bl	80045d2 <_ZL12read_sleb128PKhPl>
 8004876:	a908      	add	r1, sp, #32
 8004878:	9003      	str	r0, [sp, #12]
 800487a:	f7ff feaa 	bl	80045d2 <_ZL12read_sleb128PKhPl>
 800487e:	9a07      	ldr	r2, [sp, #28]
 8004880:	2a00      	cmp	r2, #0
 8004882:	d076      	beq.n	8004972 <__gxx_personality_v0+0x20e>
 8004884:	dd3d      	ble.n	8004902 <__gxx_personality_v0+0x19e>
 8004886:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 800488a:	28ff      	cmp	r0, #255	; 0xff
 800488c:	d035      	beq.n	80048fa <__gxx_personality_v0+0x196>
 800488e:	f000 0307 	and.w	r3, r0, #7
 8004892:	2b04      	cmp	r3, #4
 8004894:	f63f af75 	bhi.w	8004782 <__gxx_personality_v0+0x1e>
 8004898:	a101      	add	r1, pc, #4	; (adr r1, 80048a0 <__gxx_personality_v0+0x13c>)
 800489a:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800489e:	bf00      	nop
 80048a0:	080048ff 	.word	0x080048ff
 80048a4:	08004783 	.word	0x08004783
 80048a8:	080048c7 	.word	0x080048c7
 80048ac:	080048ff 	.word	0x080048ff
 80048b0:	080048f7 	.word	0x080048f7
 80048b4:	79e3      	ldrb	r3, [r4, #7]
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	bf0c      	ite	eq
 80048ba:	f854 3c20 	ldreq.w	r3, [r4, #-32]
 80048be:	f104 0358 	addne.w	r3, r4, #88	; 0x58
 80048c2:	9304      	str	r3, [sp, #16]
 80048c4:	e7cf      	b.n	8004866 <__gxx_personality_v0+0x102>
 80048c6:	2702      	movs	r7, #2
 80048c8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80048ca:	ab09      	add	r3, sp, #36	; 0x24
 80048cc:	fb07 1212 	mls	r2, r7, r2, r1
 80048d0:	990c      	ldr	r1, [sp, #48]	; 0x30
 80048d2:	f7ff fe96 	bl	8004602 <_ZL28read_encoded_value_with_basehjPKhPj>
 80048d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80048d8:	b369      	cbz	r1, 8004936 <__gxx_personality_v0+0x1d2>
 80048da:	b12c      	cbz	r4, 80048e8 <__gxx_personality_v0+0x184>
 80048dc:	ab04      	add	r3, sp, #16
 80048de:	2200      	movs	r2, #0
 80048e0:	4620      	mov	r0, r4
 80048e2:	f7ff fdd1 	bl	8004488 <__cxa_type_match>
 80048e6:	bb30      	cbnz	r0, 8004936 <__gxx_personality_v0+0x1d2>
 80048e8:	9f08      	ldr	r7, [sp, #32]
 80048ea:	2f00      	cmp	r7, #0
 80048ec:	d044      	beq.n	8004978 <__gxx_personality_v0+0x214>
 80048ee:	9b03      	ldr	r3, [sp, #12]
 80048f0:	443b      	add	r3, r7
 80048f2:	461f      	mov	r7, r3
 80048f4:	e7bb      	b.n	800486e <__gxx_personality_v0+0x10a>
 80048f6:	2708      	movs	r7, #8
 80048f8:	e7e6      	b.n	80048c8 <__gxx_personality_v0+0x164>
 80048fa:	2700      	movs	r7, #0
 80048fc:	e7e4      	b.n	80048c8 <__gxx_personality_v0+0x164>
 80048fe:	2704      	movs	r7, #4
 8004900:	e7e2      	b.n	80048c8 <__gxx_personality_v0+0x164>
 8004902:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004904:	3201      	adds	r2, #1
 8004906:	b36c      	cbz	r4, 8004964 <__gxx_personality_v0+0x200>
 8004908:	9b02      	ldr	r3, [sp, #8]
 800490a:	bb5b      	cbnz	r3, 8004964 <__gxx_personality_v0+0x200>
 800490c:	fb0b 7202 	mla	r2, fp, r2, r7
 8004910:	9b04      	ldr	r3, [sp, #16]
 8004912:	1f17      	subs	r7, r2, #4
 8004914:	9306      	str	r3, [sp, #24]
 8004916:	f857 1f04 	ldr.w	r1, [r7, #4]!
 800491a:	b141      	cbz	r1, 800492e <__gxx_personality_v0+0x1ca>
 800491c:	ab06      	add	r3, sp, #24
 800491e:	2200      	movs	r2, #0
 8004920:	4439      	add	r1, r7
 8004922:	4620      	mov	r0, r4
 8004924:	f7ff fdb0 	bl	8004488 <__cxa_type_match>
 8004928:	2800      	cmp	r0, #0
 800492a:	d0f4      	beq.n	8004916 <__gxx_personality_v0+0x1b2>
 800492c:	2101      	movs	r1, #1
 800492e:	f081 0101 	eor.w	r1, r1, #1
 8004932:	2900      	cmp	r1, #0
 8004934:	d0d8      	beq.n	80048e8 <__gxx_personality_v0+0x184>
 8004936:	f04f 0a03 	mov.w	sl, #3
 800493a:	9f07      	ldr	r7, [sp, #28]
 800493c:	07eb      	lsls	r3, r5, #31
 800493e:	d527      	bpl.n	8004990 <__gxx_personality_v0+0x22c>
 8004940:	f1ba 0f02 	cmp.w	sl, #2
 8004944:	f43f af21 	beq.w	800478a <__gxx_personality_v0+0x26>
 8004948:	210d      	movs	r1, #13
 800494a:	4630      	mov	r0, r6
 800494c:	9d04      	ldr	r5, [sp, #16]
 800494e:	f7ff fefd 	bl	800474c <_Unwind_GetGR>
 8004952:	6265      	str	r5, [r4, #36]	; 0x24
 8004954:	6220      	str	r0, [r4, #32]
 8004956:	62a7      	str	r7, [r4, #40]	; 0x28
 8004958:	f8c4 902c 	str.w	r9, [r4, #44]	; 0x2c
 800495c:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
 8004960:	2006      	movs	r0, #6
 8004962:	e718      	b.n	8004796 <__gxx_personality_v0+0x32>
 8004964:	fb0b f202 	mul.w	r2, fp, r2
 8004968:	58b9      	ldr	r1, [r7, r2]
 800496a:	fab1 f181 	clz	r1, r1
 800496e:	0949      	lsrs	r1, r1, #5
 8004970:	e7df      	b.n	8004932 <__gxx_personality_v0+0x1ce>
 8004972:	f04f 0a01 	mov.w	sl, #1
 8004976:	e7b7      	b.n	80048e8 <__gxx_personality_v0+0x184>
 8004978:	f1ba 0f00 	cmp.w	sl, #0
 800497c:	f43f af05 	beq.w	800478a <__gxx_personality_v0+0x26>
 8004980:	f04f 0a02 	mov.w	sl, #2
 8004984:	e7da      	b.n	800493c <__gxx_personality_v0+0x1d8>
 8004986:	2700      	movs	r7, #0
 8004988:	f04f 0a01 	mov.w	sl, #1
 800498c:	46b8      	mov	r8, r7
 800498e:	e7d5      	b.n	800493c <__gxx_personality_v0+0x1d8>
 8004990:	4649      	mov	r1, r9
 8004992:	e731      	b.n	80047f8 <__gxx_personality_v0+0x94>
 8004994:	2f00      	cmp	r7, #0
 8004996:	da23      	bge.n	80049e0 <__gxx_personality_v0+0x27c>
 8004998:	f000 f9ce 	bl	8004d38 <_ZSt10unexpectedv>
 800499c:	f1ba 0f01 	cmp.w	sl, #1
 80049a0:	d102      	bne.n	80049a8 <__gxx_personality_v0+0x244>
 80049a2:	4620      	mov	r0, r4
 80049a4:	f000 f93f 	bl	8004c26 <__cxa_call_terminate>
 80049a8:	2f00      	cmp	r7, #0
 80049aa:	da19      	bge.n	80049e0 <__gxx_personality_v0+0x27c>
 80049ac:	aa0a      	add	r2, sp, #40	; 0x28
 80049ae:	4630      	mov	r0, r6
 80049b0:	f7ff fe9e 	bl	80046f0 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 80049b4:	4631      	mov	r1, r6
 80049b6:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 80049ba:	f7ff fe66 	bl	800468a <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 80049be:	f06f 0303 	mvn.w	r3, #3
 80049c2:	fb07 3203 	mla	r2, r7, r3, r3
 80049c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80049c8:	900c      	str	r0, [sp, #48]	; 0x30
 80049ca:	4413      	add	r3, r2
 80049cc:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
 80049d0:	b10a      	cbz	r2, 80049d6 <__gxx_personality_v0+0x272>
 80049d2:	3501      	adds	r5, #1
 80049d4:	e7fa      	b.n	80049cc <__gxx_personality_v0+0x268>
 80049d6:	2204      	movs	r2, #4
 80049d8:	62a5      	str	r5, [r4, #40]	; 0x28
 80049da:	62e0      	str	r0, [r4, #44]	; 0x2c
 80049dc:	6322      	str	r2, [r4, #48]	; 0x30
 80049de:	6363      	str	r3, [r4, #52]	; 0x34
 80049e0:	ab10      	add	r3, sp, #64	; 0x40
 80049e2:	f843 4d1c 	str.w	r4, [r3, #-28]!
 80049e6:	9300      	str	r3, [sp, #0]
 80049e8:	2300      	movs	r3, #0
 80049ea:	4630      	mov	r0, r6
 80049ec:	461a      	mov	r2, r3
 80049ee:	4619      	mov	r1, r3
 80049f0:	f7fb fdb0 	bl	8000554 <_Unwind_VRS_Set>
 80049f4:	ab10      	add	r3, sp, #64	; 0x40
 80049f6:	f843 7d20 	str.w	r7, [r3, #-32]!
 80049fa:	9300      	str	r3, [sp, #0]
 80049fc:	2300      	movs	r3, #0
 80049fe:	2201      	movs	r2, #1
 8004a00:	4619      	mov	r1, r3
 8004a02:	4630      	mov	r0, r6
 8004a04:	f7fb fda6 	bl	8000554 <_Unwind_VRS_Set>
 8004a08:	210f      	movs	r1, #15
 8004a0a:	4630      	mov	r0, r6
 8004a0c:	f7ff fe9e 	bl	800474c <_Unwind_GetGR>
 8004a10:	f000 0001 	and.w	r0, r0, #1
 8004a14:	ab10      	add	r3, sp, #64	; 0x40
 8004a16:	ea40 0008 	orr.w	r0, r0, r8
 8004a1a:	f843 0d24 	str.w	r0, [r3, #-36]!
 8004a1e:	9300      	str	r3, [sp, #0]
 8004a20:	2300      	movs	r3, #0
 8004a22:	220f      	movs	r2, #15
 8004a24:	4619      	mov	r1, r3
 8004a26:	4630      	mov	r0, r6
 8004a28:	f7fb fd94 	bl	8000554 <_Unwind_VRS_Set>
 8004a2c:	f1ba 0f02 	cmp.w	sl, #2
 8004a30:	d102      	bne.n	8004a38 <__gxx_personality_v0+0x2d4>
 8004a32:	4620      	mov	r0, r4
 8004a34:	f7ff fd86 	bl	8004544 <__cxa_begin_cleanup>
 8004a38:	2007      	movs	r0, #7
 8004a3a:	e6ac      	b.n	8004796 <__gxx_personality_v0+0x32>
 8004a3c:	aa10      	add	r2, sp, #64	; 0x40
 8004a3e:	f842 4d2c 	str.w	r4, [r2, #-44]!
 8004a42:	9200      	str	r2, [sp, #0]
 8004a44:	4643      	mov	r3, r8
 8004a46:	220c      	movs	r2, #12
 8004a48:	4641      	mov	r1, r8
 8004a4a:	4630      	mov	r0, r6
 8004a4c:	f045 0502 	orr.w	r5, r5, #2
 8004a50:	f7fb fd80 	bl	8000554 <_Unwind_VRS_Set>
 8004a54:	4630      	mov	r0, r6
 8004a56:	f7fc faf9 	bl	800104c <_Unwind_GetLanguageSpecificData>
 8004a5a:	4681      	mov	r9, r0
 8004a5c:	2800      	cmp	r0, #0
 8004a5e:	f43f ae94 	beq.w	800478a <__gxx_personality_v0+0x26>
 8004a62:	aa0a      	add	r2, sp, #40	; 0x28
 8004a64:	4601      	mov	r1, r0
 8004a66:	4630      	mov	r0, r6
 8004a68:	f7ff fe42 	bl	80046f0 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 8004a6c:	4631      	mov	r1, r6
 8004a6e:	4680      	mov	r8, r0
 8004a70:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 8004a74:	f7ff fe09 	bl	800468a <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 8004a78:	210f      	movs	r1, #15
 8004a7a:	900c      	str	r0, [sp, #48]	; 0x30
 8004a7c:	4630      	mov	r0, r6
 8004a7e:	f7ff fe65 	bl	800474c <_Unwind_GetGR>
 8004a82:	f020 0001 	bic.w	r0, r0, #1
 8004a86:	1e47      	subs	r7, r0, #1
 8004a88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a8a:	4598      	cmp	r8, r3
 8004a8c:	f4bf af7b 	bcs.w	8004986 <__gxx_personality_v0+0x222>
 8004a90:	4642      	mov	r2, r8
 8004a92:	ab06      	add	r3, sp, #24
 8004a94:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 8004a98:	2000      	movs	r0, #0
 8004a9a:	f7ff fe19 	bl	80046d0 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 8004a9e:	ab07      	add	r3, sp, #28
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 8004aa6:	2000      	movs	r0, #0
 8004aa8:	f7ff fe12 	bl	80046d0 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 8004aac:	ab08      	add	r3, sp, #32
 8004aae:	4602      	mov	r2, r0
 8004ab0:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 8004ab4:	2000      	movs	r0, #0
 8004ab6:	f7ff fe0b 	bl	80046d0 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 8004aba:	a909      	add	r1, sp, #36	; 0x24
 8004abc:	f7ff fd78 	bl	80045b0 <_ZL12read_uleb128PKhPm>
 8004ac0:	9a06      	ldr	r2, [sp, #24]
 8004ac2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ac4:	4680      	mov	r8, r0
 8004ac6:	4413      	add	r3, r2
 8004ac8:	429f      	cmp	r7, r3
 8004aca:	f4bf aea1 	bcs.w	8004810 <__gxx_personality_v0+0xac>
 8004ace:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 8004ad2:	e7d9      	b.n	8004a88 <__gxx_personality_v0+0x324>

08004ad4 <_ZdlPvj>:
 8004ad4:	f7ff bcb3 	b.w	800443e <_ZdlPv>

08004ad8 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 8004ad8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8004ada:	2310      	movs	r3, #16
 8004adc:	2400      	movs	r4, #0
 8004ade:	9302      	str	r3, [sp, #8]
 8004ae0:	6803      	ldr	r3, [r0, #0]
 8004ae2:	4615      	mov	r5, r2
 8004ae4:	699e      	ldr	r6, [r3, #24]
 8004ae6:	9400      	str	r4, [sp, #0]
 8004ae8:	466b      	mov	r3, sp
 8004aea:	f88d 4004 	strb.w	r4, [sp, #4]
 8004aee:	9403      	str	r4, [sp, #12]
 8004af0:	6812      	ldr	r2, [r2, #0]
 8004af2:	47b0      	blx	r6
 8004af4:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8004af8:	f003 0306 	and.w	r3, r3, #6
 8004afc:	2b06      	cmp	r3, #6
 8004afe:	bf09      	itett	eq
 8004b00:	2001      	moveq	r0, #1
 8004b02:	4620      	movne	r0, r4
 8004b04:	9b00      	ldreq	r3, [sp, #0]
 8004b06:	602b      	streq	r3, [r5, #0]
 8004b08:	b004      	add	sp, #16
 8004b0a:	bd70      	pop	{r4, r5, r6, pc}

08004b0c <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 8004b0c:	9800      	ldr	r0, [sp, #0]
 8004b0e:	4290      	cmp	r0, r2
 8004b10:	bf0c      	ite	eq
 8004b12:	2006      	moveq	r0, #6
 8004b14:	2001      	movne	r0, #1
 8004b16:	4770      	bx	lr

08004b18 <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 8004b18:	b510      	push	{r4, lr}
 8004b1a:	4604      	mov	r4, r0
 8004b1c:	4b02      	ldr	r3, [pc, #8]	; (8004b28 <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 8004b1e:	6003      	str	r3, [r0, #0]
 8004b20:	f000 f84b 	bl	8004bba <_ZNSt9type_infoD1Ev>
 8004b24:	4620      	mov	r0, r4
 8004b26:	bd10      	pop	{r4, pc}
 8004b28:	08005094 	.word	0x08005094

08004b2c <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 8004b2c:	b510      	push	{r4, lr}
 8004b2e:	4604      	mov	r4, r0
 8004b30:	f7ff fff2 	bl	8004b18 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8004b34:	4620      	mov	r0, r4
 8004b36:	2108      	movs	r1, #8
 8004b38:	f7ff ffcc 	bl	8004ad4 <_ZdlPvj>
 8004b3c:	4620      	mov	r0, r4
 8004b3e:	bd10      	pop	{r4, pc}

08004b40 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 8004b40:	b538      	push	{r3, r4, r5, lr}
 8004b42:	4615      	mov	r5, r2
 8004b44:	461c      	mov	r4, r3
 8004b46:	f000 f83b 	bl	8004bc0 <_ZNKSt9type_infoeqERKS_>
 8004b4a:	b120      	cbz	r0, 8004b56 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 8004b4c:	2308      	movs	r3, #8
 8004b4e:	60e3      	str	r3, [r4, #12]
 8004b50:	2306      	movs	r3, #6
 8004b52:	6025      	str	r5, [r4, #0]
 8004b54:	7123      	strb	r3, [r4, #4]
 8004b56:	bd38      	pop	{r3, r4, r5, pc}

08004b58 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 8004b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b5c:	4605      	mov	r5, r0
 8004b5e:	460c      	mov	r4, r1
 8004b60:	4616      	mov	r6, r2
 8004b62:	461f      	mov	r7, r3
 8004b64:	f000 f82c 	bl	8004bc0 <_ZNKSt9type_infoeqERKS_>
 8004b68:	b948      	cbnz	r0, 8004b7e <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8004b6a:	2f03      	cmp	r7, #3
 8004b6c:	d807      	bhi.n	8004b7e <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8004b6e:	6823      	ldr	r3, [r4, #0]
 8004b70:	4632      	mov	r2, r6
 8004b72:	4629      	mov	r1, r5
 8004b74:	4620      	mov	r0, r4
 8004b76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b7a:	695b      	ldr	r3, [r3, #20]
 8004b7c:	4718      	bx	r3
 8004b7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004b82 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 8004b82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b86:	9e06      	ldr	r6, [sp, #24]
 8004b88:	4698      	mov	r8, r3
 8004b8a:	9b08      	ldr	r3, [sp, #32]
 8004b8c:	4607      	mov	r7, r0
 8004b8e:	429e      	cmp	r6, r3
 8004b90:	4615      	mov	r5, r2
 8004b92:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8004b94:	d103      	bne.n	8004b9e <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x1c>
 8004b96:	9907      	ldr	r1, [sp, #28]
 8004b98:	f000 f812 	bl	8004bc0 <_ZNKSt9type_infoeqERKS_>
 8004b9c:	b958      	cbnz	r0, 8004bb6 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x34>
 8004b9e:	4641      	mov	r1, r8
 8004ba0:	4638      	mov	r0, r7
 8004ba2:	f000 f80d 	bl	8004bc0 <_ZNKSt9type_infoeqERKS_>
 8004ba6:	b118      	cbz	r0, 8004bb0 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2e>
 8004ba8:	2301      	movs	r3, #1
 8004baa:	6026      	str	r6, [r4, #0]
 8004bac:	7125      	strb	r5, [r4, #4]
 8004bae:	71a3      	strb	r3, [r4, #6]
 8004bb0:	2000      	movs	r0, #0
 8004bb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bb6:	7165      	strb	r5, [r4, #5]
 8004bb8:	e7fa      	b.n	8004bb0 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2e>

08004bba <_ZNSt9type_infoD1Ev>:
 8004bba:	4770      	bx	lr

08004bbc <_ZNKSt9type_info14__is_pointer_pEv>:
 8004bbc:	2000      	movs	r0, #0
 8004bbe:	4770      	bx	lr

08004bc0 <_ZNKSt9type_infoeqERKS_>:
 8004bc0:	4281      	cmp	r1, r0
 8004bc2:	b508      	push	{r3, lr}
 8004bc4:	d00e      	beq.n	8004be4 <_ZNKSt9type_infoeqERKS_+0x24>
 8004bc6:	6840      	ldr	r0, [r0, #4]
 8004bc8:	7803      	ldrb	r3, [r0, #0]
 8004bca:	2b2a      	cmp	r3, #42	; 0x2a
 8004bcc:	d00c      	beq.n	8004be8 <_ZNKSt9type_infoeqERKS_+0x28>
 8004bce:	6849      	ldr	r1, [r1, #4]
 8004bd0:	780b      	ldrb	r3, [r1, #0]
 8004bd2:	2b2a      	cmp	r3, #42	; 0x2a
 8004bd4:	bf08      	it	eq
 8004bd6:	3101      	addeq	r1, #1
 8004bd8:	f7fb faba 	bl	8000150 <strcmp>
 8004bdc:	fab0 f080 	clz	r0, r0
 8004be0:	0940      	lsrs	r0, r0, #5
 8004be2:	bd08      	pop	{r3, pc}
 8004be4:	2001      	movs	r0, #1
 8004be6:	bd08      	pop	{r3, pc}
 8004be8:	2000      	movs	r0, #0
 8004bea:	bd08      	pop	{r3, pc}

08004bec <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 8004bec:	7803      	ldrb	r3, [r0, #0]
 8004bee:	2b47      	cmp	r3, #71	; 0x47
 8004bf0:	d117      	bne.n	8004c22 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004bf2:	7843      	ldrb	r3, [r0, #1]
 8004bf4:	2b4e      	cmp	r3, #78	; 0x4e
 8004bf6:	d114      	bne.n	8004c22 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004bf8:	7883      	ldrb	r3, [r0, #2]
 8004bfa:	2b55      	cmp	r3, #85	; 0x55
 8004bfc:	d111      	bne.n	8004c22 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004bfe:	78c3      	ldrb	r3, [r0, #3]
 8004c00:	2b43      	cmp	r3, #67	; 0x43
 8004c02:	d10e      	bne.n	8004c22 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004c04:	7903      	ldrb	r3, [r0, #4]
 8004c06:	2b43      	cmp	r3, #67	; 0x43
 8004c08:	d10b      	bne.n	8004c22 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004c0a:	7943      	ldrb	r3, [r0, #5]
 8004c0c:	2b2b      	cmp	r3, #43	; 0x2b
 8004c0e:	d108      	bne.n	8004c22 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004c10:	7983      	ldrb	r3, [r0, #6]
 8004c12:	2b2b      	cmp	r3, #43	; 0x2b
 8004c14:	d105      	bne.n	8004c22 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004c16:	79c0      	ldrb	r0, [r0, #7]
 8004c18:	2801      	cmp	r0, #1
 8004c1a:	bf8c      	ite	hi
 8004c1c:	2000      	movhi	r0, #0
 8004c1e:	2001      	movls	r0, #1
 8004c20:	4770      	bx	lr
 8004c22:	2000      	movs	r0, #0
 8004c24:	4770      	bx	lr

08004c26 <__cxa_call_terminate>:
 8004c26:	b510      	push	{r4, lr}
 8004c28:	4604      	mov	r4, r0
 8004c2a:	b148      	cbz	r0, 8004c40 <__cxa_call_terminate+0x1a>
 8004c2c:	f000 f83b 	bl	8004ca6 <__cxa_begin_catch>
 8004c30:	4620      	mov	r0, r4
 8004c32:	f7ff ffdb 	bl	8004bec <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8004c36:	b118      	cbz	r0, 8004c40 <__cxa_call_terminate+0x1a>
 8004c38:	f854 0c14 	ldr.w	r0, [r4, #-20]
 8004c3c:	f000 f85d 	bl	8004cfa <_ZN10__cxxabiv111__terminateEPFvvE>
 8004c40:	f000 f868 	bl	8004d14 <_ZSt9terminatev>

08004c44 <__cxa_call_unexpected>:
 8004c44:	b538      	push	{r3, r4, r5, lr}
 8004c46:	4602      	mov	r2, r0
 8004c48:	f7ff ffd0 	bl	8004bec <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8004c4c:	b140      	cbz	r0, 8004c60 <__cxa_call_unexpected+0x1c>
 8004c4e:	2500      	movs	r5, #0
 8004c50:	f852 4c18 	ldr.w	r4, [r2, #-24]
 8004c54:	4610      	mov	r0, r2
 8004c56:	f000 f826 	bl	8004ca6 <__cxa_begin_catch>
 8004c5a:	b125      	cbz	r5, 8004c66 <__cxa_call_unexpected+0x22>
 8004c5c:	f000 f86c 	bl	8004d38 <_ZSt10unexpectedv>
 8004c60:	4604      	mov	r4, r0
 8004c62:	2501      	movs	r5, #1
 8004c64:	e7f6      	b.n	8004c54 <__cxa_call_unexpected+0x10>
 8004c66:	4620      	mov	r0, r4
 8004c68:	f000 f859 	bl	8004d1e <_ZN10__cxxabiv112__unexpectedEPFvvE>

08004c6c <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 8004c6c:	7803      	ldrb	r3, [r0, #0]
 8004c6e:	2b47      	cmp	r3, #71	; 0x47
 8004c70:	d117      	bne.n	8004ca2 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004c72:	7843      	ldrb	r3, [r0, #1]
 8004c74:	2b4e      	cmp	r3, #78	; 0x4e
 8004c76:	d114      	bne.n	8004ca2 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004c78:	7883      	ldrb	r3, [r0, #2]
 8004c7a:	2b55      	cmp	r3, #85	; 0x55
 8004c7c:	d111      	bne.n	8004ca2 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004c7e:	78c3      	ldrb	r3, [r0, #3]
 8004c80:	2b43      	cmp	r3, #67	; 0x43
 8004c82:	d10e      	bne.n	8004ca2 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004c84:	7903      	ldrb	r3, [r0, #4]
 8004c86:	2b43      	cmp	r3, #67	; 0x43
 8004c88:	d10b      	bne.n	8004ca2 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004c8a:	7943      	ldrb	r3, [r0, #5]
 8004c8c:	2b2b      	cmp	r3, #43	; 0x2b
 8004c8e:	d108      	bne.n	8004ca2 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004c90:	7983      	ldrb	r3, [r0, #6]
 8004c92:	2b2b      	cmp	r3, #43	; 0x2b
 8004c94:	d105      	bne.n	8004ca2 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004c96:	79c0      	ldrb	r0, [r0, #7]
 8004c98:	2801      	cmp	r0, #1
 8004c9a:	bf8c      	ite	hi
 8004c9c:	2000      	movhi	r0, #0
 8004c9e:	2001      	movls	r0, #1
 8004ca0:	4770      	bx	lr
 8004ca2:	2000      	movs	r0, #0
 8004ca4:	4770      	bx	lr

08004ca6 <__cxa_begin_catch>:
 8004ca6:	b538      	push	{r3, r4, r5, lr}
 8004ca8:	4605      	mov	r5, r0
 8004caa:	f000 f84b 	bl	8004d44 <__cxa_get_globals>
 8004cae:	4601      	mov	r1, r0
 8004cb0:	6802      	ldr	r2, [r0, #0]
 8004cb2:	4628      	mov	r0, r5
 8004cb4:	f1a5 0420 	sub.w	r4, r5, #32
 8004cb8:	f7ff ffd8 	bl	8004c6c <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8004cbc:	b930      	cbnz	r0, 8004ccc <__cxa_begin_catch+0x26>
 8004cbe:	b10a      	cbz	r2, 8004cc4 <__cxa_begin_catch+0x1e>
 8004cc0:	f000 f828 	bl	8004d14 <_ZSt9terminatev>
 8004cc4:	600c      	str	r4, [r1, #0]
 8004cc6:	4614      	mov	r4, r2
 8004cc8:	4620      	mov	r0, r4
 8004cca:	bd38      	pop	{r3, r4, r5, pc}
 8004ccc:	f855 3c0c 	ldr.w	r3, [r5, #-12]
 8004cd0:	4628      	mov	r0, r5
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	bfb4      	ite	lt
 8004cd6:	f1c3 0301 	rsblt	r3, r3, #1
 8004cda:	3301      	addge	r3, #1
 8004cdc:	f845 3c0c 	str.w	r3, [r5, #-12]
 8004ce0:	684b      	ldr	r3, [r1, #4]
 8004ce2:	42a2      	cmp	r2, r4
 8004ce4:	f103 33ff 	add.w	r3, r3, #4294967295
 8004ce8:	604b      	str	r3, [r1, #4]
 8004cea:	bf1c      	itt	ne
 8004cec:	f845 2c10 	strne.w	r2, [r5, #-16]
 8004cf0:	600c      	strne	r4, [r1, #0]
 8004cf2:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 8004cf4:	f7fb fc00 	bl	80004f8 <_Unwind_Complete>
 8004cf8:	e7e6      	b.n	8004cc8 <__cxa_begin_catch+0x22>

08004cfa <_ZN10__cxxabiv111__terminateEPFvvE>:
 8004cfa:	b508      	push	{r3, lr}
 8004cfc:	4780      	blx	r0
 8004cfe:	f000 f825 	bl	8004d4c <abort>
	...

08004d04 <_ZSt13get_terminatev>:
 8004d04:	4b02      	ldr	r3, [pc, #8]	; (8004d10 <_ZSt13get_terminatev+0xc>)
 8004d06:	6818      	ldr	r0, [r3, #0]
 8004d08:	f3bf 8f5b 	dmb	ish
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	20000010 	.word	0x20000010

08004d14 <_ZSt9terminatev>:
 8004d14:	b508      	push	{r3, lr}
 8004d16:	f7ff fff5 	bl	8004d04 <_ZSt13get_terminatev>
 8004d1a:	f7ff ffee 	bl	8004cfa <_ZN10__cxxabiv111__terminateEPFvvE>

08004d1e <_ZN10__cxxabiv112__unexpectedEPFvvE>:
 8004d1e:	b508      	push	{r3, lr}
 8004d20:	4780      	blx	r0
 8004d22:	f7ff fff7 	bl	8004d14 <_ZSt9terminatev>
	...

08004d28 <_ZSt14get_unexpectedv>:
 8004d28:	4b02      	ldr	r3, [pc, #8]	; (8004d34 <_ZSt14get_unexpectedv+0xc>)
 8004d2a:	6818      	ldr	r0, [r3, #0]
 8004d2c:	f3bf 8f5b 	dmb	ish
 8004d30:	4770      	bx	lr
 8004d32:	bf00      	nop
 8004d34:	20000014 	.word	0x20000014

08004d38 <_ZSt10unexpectedv>:
 8004d38:	b508      	push	{r3, lr}
 8004d3a:	f7ff fff5 	bl	8004d28 <_ZSt14get_unexpectedv>
 8004d3e:	f7ff ffee 	bl	8004d1e <_ZN10__cxxabiv112__unexpectedEPFvvE>
	...

08004d44 <__cxa_get_globals>:
 8004d44:	4800      	ldr	r0, [pc, #0]	; (8004d48 <__cxa_get_globals+0x4>)
 8004d46:	4770      	bx	lr
 8004d48:	2000105c 	.word	0x2000105c

08004d4c <abort>:
 8004d4c:	b508      	push	{r3, lr}
 8004d4e:	2006      	movs	r0, #6
 8004d50:	f000 f8be 	bl	8004ed0 <raise>
 8004d54:	2001      	movs	r0, #1
 8004d56:	f7fc fe0f 	bl	8001978 <_exit>
	...

08004d5c <__errno>:
 8004d5c:	4b01      	ldr	r3, [pc, #4]	; (8004d64 <__errno+0x8>)
 8004d5e:	6818      	ldr	r0, [r3, #0]
 8004d60:	4770      	bx	lr
 8004d62:	bf00      	nop
 8004d64:	20000018 	.word	0x20000018

08004d68 <__libc_init_array>:
 8004d68:	b570      	push	{r4, r5, r6, lr}
 8004d6a:	2500      	movs	r5, #0
 8004d6c:	4e0c      	ldr	r6, [pc, #48]	; (8004da0 <__libc_init_array+0x38>)
 8004d6e:	4c0d      	ldr	r4, [pc, #52]	; (8004da4 <__libc_init_array+0x3c>)
 8004d70:	1ba4      	subs	r4, r4, r6
 8004d72:	10a4      	asrs	r4, r4, #2
 8004d74:	42a5      	cmp	r5, r4
 8004d76:	d109      	bne.n	8004d8c <__libc_init_array+0x24>
 8004d78:	f000 f8c8 	bl	8004f0c <_init>
 8004d7c:	2500      	movs	r5, #0
 8004d7e:	4e0a      	ldr	r6, [pc, #40]	; (8004da8 <__libc_init_array+0x40>)
 8004d80:	4c0a      	ldr	r4, [pc, #40]	; (8004dac <__libc_init_array+0x44>)
 8004d82:	1ba4      	subs	r4, r4, r6
 8004d84:	10a4      	asrs	r4, r4, #2
 8004d86:	42a5      	cmp	r5, r4
 8004d88:	d105      	bne.n	8004d96 <__libc_init_array+0x2e>
 8004d8a:	bd70      	pop	{r4, r5, r6, pc}
 8004d8c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d90:	4798      	blx	r3
 8004d92:	3501      	adds	r5, #1
 8004d94:	e7ee      	b.n	8004d74 <__libc_init_array+0xc>
 8004d96:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d9a:	4798      	blx	r3
 8004d9c:	3501      	adds	r5, #1
 8004d9e:	e7f2      	b.n	8004d86 <__libc_init_array+0x1e>
 8004da0:	08005378 	.word	0x08005378
 8004da4:	08005378 	.word	0x08005378
 8004da8:	08005378 	.word	0x08005378
 8004dac:	0800537c 	.word	0x0800537c

08004db0 <free>:
 8004db0:	4b02      	ldr	r3, [pc, #8]	; (8004dbc <free+0xc>)
 8004db2:	4601      	mov	r1, r0
 8004db4:	6818      	ldr	r0, [r3, #0]
 8004db6:	f000 b817 	b.w	8004de8 <_free_r>
 8004dba:	bf00      	nop
 8004dbc:	20000018 	.word	0x20000018

08004dc0 <memcpy>:
 8004dc0:	b510      	push	{r4, lr}
 8004dc2:	1e43      	subs	r3, r0, #1
 8004dc4:	440a      	add	r2, r1
 8004dc6:	4291      	cmp	r1, r2
 8004dc8:	d100      	bne.n	8004dcc <memcpy+0xc>
 8004dca:	bd10      	pop	{r4, pc}
 8004dcc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004dd0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004dd4:	e7f7      	b.n	8004dc6 <memcpy+0x6>

08004dd6 <memset>:
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	4402      	add	r2, r0
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d100      	bne.n	8004de0 <memset+0xa>
 8004dde:	4770      	bx	lr
 8004de0:	f803 1b01 	strb.w	r1, [r3], #1
 8004de4:	e7f9      	b.n	8004dda <memset+0x4>
	...

08004de8 <_free_r>:
 8004de8:	b538      	push	{r3, r4, r5, lr}
 8004dea:	4605      	mov	r5, r0
 8004dec:	2900      	cmp	r1, #0
 8004dee:	d043      	beq.n	8004e78 <_free_r+0x90>
 8004df0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004df4:	1f0c      	subs	r4, r1, #4
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	bfb8      	it	lt
 8004dfa:	18e4      	addlt	r4, r4, r3
 8004dfc:	f000 f884 	bl	8004f08 <__malloc_lock>
 8004e00:	4a1e      	ldr	r2, [pc, #120]	; (8004e7c <_free_r+0x94>)
 8004e02:	6813      	ldr	r3, [r2, #0]
 8004e04:	4610      	mov	r0, r2
 8004e06:	b933      	cbnz	r3, 8004e16 <_free_r+0x2e>
 8004e08:	6063      	str	r3, [r4, #4]
 8004e0a:	6014      	str	r4, [r2, #0]
 8004e0c:	4628      	mov	r0, r5
 8004e0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e12:	f000 b87a 	b.w	8004f0a <__malloc_unlock>
 8004e16:	42a3      	cmp	r3, r4
 8004e18:	d90b      	bls.n	8004e32 <_free_r+0x4a>
 8004e1a:	6821      	ldr	r1, [r4, #0]
 8004e1c:	1862      	adds	r2, r4, r1
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	bf01      	itttt	eq
 8004e22:	681a      	ldreq	r2, [r3, #0]
 8004e24:	685b      	ldreq	r3, [r3, #4]
 8004e26:	1852      	addeq	r2, r2, r1
 8004e28:	6022      	streq	r2, [r4, #0]
 8004e2a:	6063      	str	r3, [r4, #4]
 8004e2c:	6004      	str	r4, [r0, #0]
 8004e2e:	e7ed      	b.n	8004e0c <_free_r+0x24>
 8004e30:	4613      	mov	r3, r2
 8004e32:	685a      	ldr	r2, [r3, #4]
 8004e34:	b10a      	cbz	r2, 8004e3a <_free_r+0x52>
 8004e36:	42a2      	cmp	r2, r4
 8004e38:	d9fa      	bls.n	8004e30 <_free_r+0x48>
 8004e3a:	6819      	ldr	r1, [r3, #0]
 8004e3c:	1858      	adds	r0, r3, r1
 8004e3e:	42a0      	cmp	r0, r4
 8004e40:	d10b      	bne.n	8004e5a <_free_r+0x72>
 8004e42:	6820      	ldr	r0, [r4, #0]
 8004e44:	4401      	add	r1, r0
 8004e46:	1858      	adds	r0, r3, r1
 8004e48:	4282      	cmp	r2, r0
 8004e4a:	6019      	str	r1, [r3, #0]
 8004e4c:	d1de      	bne.n	8004e0c <_free_r+0x24>
 8004e4e:	6810      	ldr	r0, [r2, #0]
 8004e50:	6852      	ldr	r2, [r2, #4]
 8004e52:	4401      	add	r1, r0
 8004e54:	6019      	str	r1, [r3, #0]
 8004e56:	605a      	str	r2, [r3, #4]
 8004e58:	e7d8      	b.n	8004e0c <_free_r+0x24>
 8004e5a:	d902      	bls.n	8004e62 <_free_r+0x7a>
 8004e5c:	230c      	movs	r3, #12
 8004e5e:	602b      	str	r3, [r5, #0]
 8004e60:	e7d4      	b.n	8004e0c <_free_r+0x24>
 8004e62:	6820      	ldr	r0, [r4, #0]
 8004e64:	1821      	adds	r1, r4, r0
 8004e66:	428a      	cmp	r2, r1
 8004e68:	bf01      	itttt	eq
 8004e6a:	6811      	ldreq	r1, [r2, #0]
 8004e6c:	6852      	ldreq	r2, [r2, #4]
 8004e6e:	1809      	addeq	r1, r1, r0
 8004e70:	6021      	streq	r1, [r4, #0]
 8004e72:	6062      	str	r2, [r4, #4]
 8004e74:	605c      	str	r4, [r3, #4]
 8004e76:	e7c9      	b.n	8004e0c <_free_r+0x24>
 8004e78:	bd38      	pop	{r3, r4, r5, pc}
 8004e7a:	bf00      	nop
 8004e7c:	20001068 	.word	0x20001068

08004e80 <_raise_r>:
 8004e80:	291f      	cmp	r1, #31
 8004e82:	b538      	push	{r3, r4, r5, lr}
 8004e84:	4604      	mov	r4, r0
 8004e86:	460d      	mov	r5, r1
 8004e88:	d904      	bls.n	8004e94 <_raise_r+0x14>
 8004e8a:	2316      	movs	r3, #22
 8004e8c:	6003      	str	r3, [r0, #0]
 8004e8e:	f04f 30ff 	mov.w	r0, #4294967295
 8004e92:	bd38      	pop	{r3, r4, r5, pc}
 8004e94:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004e96:	b112      	cbz	r2, 8004e9e <_raise_r+0x1e>
 8004e98:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004e9c:	b94b      	cbnz	r3, 8004eb2 <_raise_r+0x32>
 8004e9e:	4620      	mov	r0, r4
 8004ea0:	f000 f830 	bl	8004f04 <_getpid_r>
 8004ea4:	462a      	mov	r2, r5
 8004ea6:	4601      	mov	r1, r0
 8004ea8:	4620      	mov	r0, r4
 8004eaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004eae:	f000 b817 	b.w	8004ee0 <_kill_r>
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d00a      	beq.n	8004ecc <_raise_r+0x4c>
 8004eb6:	1c59      	adds	r1, r3, #1
 8004eb8:	d103      	bne.n	8004ec2 <_raise_r+0x42>
 8004eba:	2316      	movs	r3, #22
 8004ebc:	6003      	str	r3, [r0, #0]
 8004ebe:	2001      	movs	r0, #1
 8004ec0:	bd38      	pop	{r3, r4, r5, pc}
 8004ec2:	2400      	movs	r4, #0
 8004ec4:	4628      	mov	r0, r5
 8004ec6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004eca:	4798      	blx	r3
 8004ecc:	2000      	movs	r0, #0
 8004ece:	bd38      	pop	{r3, r4, r5, pc}

08004ed0 <raise>:
 8004ed0:	4b02      	ldr	r3, [pc, #8]	; (8004edc <raise+0xc>)
 8004ed2:	4601      	mov	r1, r0
 8004ed4:	6818      	ldr	r0, [r3, #0]
 8004ed6:	f7ff bfd3 	b.w	8004e80 <_raise_r>
 8004eda:	bf00      	nop
 8004edc:	20000018 	.word	0x20000018

08004ee0 <_kill_r>:
 8004ee0:	b538      	push	{r3, r4, r5, lr}
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	4c06      	ldr	r4, [pc, #24]	; (8004f00 <_kill_r+0x20>)
 8004ee6:	4605      	mov	r5, r0
 8004ee8:	4608      	mov	r0, r1
 8004eea:	4611      	mov	r1, r2
 8004eec:	6023      	str	r3, [r4, #0]
 8004eee:	f7fc fd3b 	bl	8001968 <_kill>
 8004ef2:	1c43      	adds	r3, r0, #1
 8004ef4:	d102      	bne.n	8004efc <_kill_r+0x1c>
 8004ef6:	6823      	ldr	r3, [r4, #0]
 8004ef8:	b103      	cbz	r3, 8004efc <_kill_r+0x1c>
 8004efa:	602b      	str	r3, [r5, #0]
 8004efc:	bd38      	pop	{r3, r4, r5, pc}
 8004efe:	bf00      	nop
 8004f00:	200011b4 	.word	0x200011b4

08004f04 <_getpid_r>:
 8004f04:	f7fc bd2e 	b.w	8001964 <_getpid>

08004f08 <__malloc_lock>:
 8004f08:	4770      	bx	lr

08004f0a <__malloc_unlock>:
 8004f0a:	4770      	bx	lr

08004f0c <_init>:
 8004f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f0e:	bf00      	nop
 8004f10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f12:	bc08      	pop	{r3}
 8004f14:	469e      	mov	lr, r3
 8004f16:	4770      	bx	lr

08004f18 <_fini>:
 8004f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f1a:	bf00      	nop
 8004f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f1e:	bc08      	pop	{r3}
 8004f20:	469e      	mov	lr, r3
 8004f22:	4770      	bx	lr
