Search.setIndex({"alltitles":{"Abstraktion und Wiederverwendbarkeit":[[1,"abstraktion-und-wiederverwendbarkeit"]],"Architektur":[[1,"architektur"]],"Beispiel (bei 8 Bit Aufl\u00f6sung)":[[1,"beispiel-bei-8-bit-auflosung"]],"Beispiel-Kommando":[[1,"beispiel-kommando"]],"Besonderheiten":[[1,"besonderheiten"]],"Bundles (Schnittstellen)":[[1,"bundles-schnittstellen"]],"Code generieren (Verilog/VHDL)":[[1,"code-generieren-verilog-vhdl"]],"Comparator":[[1,"comparator"]],"Contents:":[[0,null]],"Das Plugin\u2011System in der Praxis":[[1,"das-pluginsystem-in-der-praxis"]],"Einleitung":[[1,null]],"Entwicklungsumgebung":[[1,"entwicklungsumgebung"]],"Entwicklungsworkflow":[[1,"entwicklungsworkflow"]],"Erkl\u00e4rung :":[[1,"erklarung"],[1,"id1"]],"Fazit":[[1,"fazit"]],"Fehlerdiagnose":[[1,"fehlerdiagnose"]],"Grundlagen von SpinalHDL":[[1,"grundlagen-von-spinalhdl"]],"Komplexere Designs: Der VexRiscv-Prozessor":[[1,"komplexere-designs-der-vexriscv-prozessor"]],"Komponentenbeschreibung":[[1,"komponentenbeschreibung"]],"Komponentenstruktur":[[1,"komponentenstruktur"]],"Minimaler Core (einfachste Konfiguration)":[[1,"minimaler-core-einfachste-konfiguration"]],"Motivation":[[1,"motivation"]],"Ordnerstruktur":[[1,"ordnerstruktur"]],"PWM":[[1,"pwm"]],"Praxisbeispiele":[[1,"praxisbeispiele"]],"Signale vs. Register":[[1,"signale-vs-register"]],"Simulation & Debugging":[[1,"simulation-debugging"]],"Simulationsm\u00f6glichkeiten":[[1,"simulationsmoglichkeiten"]],"Steuerstrukturen":[[1,"steuerstrukturen"]],"Struktur und Aufbau eines SpinalHDL-Projekts":[[1,"struktur-und-aufbau-eines-spinalhdl-projekts"]],"Syntax und Typsicherheit":[[1,"syntax-und-typsicherheit"]],"TL;DR f\u00fcr Anf\u00e4nger":[[1,"tl-dr-fur-anfanger"]],"Taktteiler (Clock Divider)":[[1,"taktteiler-clock-divider"]],"Top-Level mit Verilog-Ausgabe":[[1,"top-level-mit-verilog-ausgabe"]],"Top-Level: Bus aus dem Core herausf\u00fchren":[[1,"top-level-bus-aus-dem-core-herausfuhren"]],"Typisches Verhalten vs. VHDL":[[1,"typisches-verhalten-vs-vhdl"]],"Variablendeklaration in SpinalHDL":[[1,"variablendeklaration-in-spinalhdl"]],"Variante mit zus\u00e4tzlichen Recheneinheiten":[[1,"variante-mit-zusatzlichen-recheneinheiten"]],"Vektoren und Arrays":[[1,"vektoren-und-arrays"]],"Verilog generieren":[[1,"verilog-generieren"]],"Vorteile von SpinalHDL gegen\u00fcber traditionellen HDLs":[[1,"vorteile-von-spinalhdl-gegenuber-traditionellen-hdls"]],"Warum die Abkehr sinnvoll ist":[[1,"warum-die-abkehr-sinnvoll-ist"]],"Welcome to SpinalHDL Documention":[[0,null]],"Ziele dieser Dokumentation":[[1,"ziele-dieser-dokumentation"]],"Zusammenfassung und Ausblick":[[1,"zusammenfassung-und-ausblick"]],"Zusammengefasst:":[[1,"zusammengefasst"]],"Z\u00e4hler":[[1,"zahler"]],"\u00dcberblick \u00fcber traditionelle HDLs (VHDL/Verilog)":[[1,"uberblick-uber-traditionelle-hdls-vhdl-verilog"]],"\u201cMCU\u201d-Profil (etwas umfangreicher)":[[1,"mcu-profil-etwas-umfangreicher"]]},"docnames":["index","spinalHDL"],"envversion":{"sphinx":65,"sphinx.domains.c":3,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":9,"sphinx.domains.index":1,"sphinx.domains.javascript":3,"sphinx.domains.math":2,"sphinx.domains.python":4,"sphinx.domains.rst":2,"sphinx.domains.std":2},"filenames":["index.rst","spinalHDL.md"],"indexentries":{},"objects":{},"objnames":{},"objtypes":{},"terms":{"0":1,"0000":1,"00000000":1,"00000001":1,"000000011111111":1,"0001":1,"0x00000000l":1,"1":1,"10":1,"100":1,"11":1,"1100100":1,"128":1,"13":1,"14":1,"15":1,"150":1,"16":1,"17":1,"192":1,"1980er":1,"1ns":1,"1ps":1,"2":1,"20":1,"2014":1,"21":1,"22":1,"25":1,"255":1,"256":1,"3":1,"300":1,"32":1,"4":1,"5":1,"50":1,"6":1,"64":1,"7":1,"75":1,"9":1,"9cba1927b2fff87b0d54e8bbecec94e7256520e4":1,"Als":1,"Am":1,"Auf":1,"Bei":1,"Da":1,"Damit":1,"Das":0,"Dazu":1,"Der":0,"Die":1,"Dies":1,"Diese":1,"Dieser":1,"Du":1,"Durch":1,"Ein":1,"Eine":1,"Er":1,"Es":1,"Hier":1,"Im":1,"In":1,"Keine":1,"Man":1,"Mit":1,"Sie":1,"So":1,"Um":1,"Was":1,"Wenn":1,"Wie":1,"Wir":1,"Wird":1,"Zur":1,"_":1,"_zz_clkout":1,"_zz_dutypct":1,"_zz_dutypct_1":1,"_zz_dutypct_2":1,"_zz_dutypct_3":1,"_zz_dutypct_4":1,"_zz_dutypct_5":1,"_zz_dutypct_6":1,"_zz_pwmout":1,"_zz_valu":1,"a":1,"ab":1,"abarbeit":1,"abbild":1,"abdeck":1,"abhang":1,"abkehr":0,"ablauf":1,"abstraktion":0,"abwickel":1,"accurat":1,"add":1,"addition":1,"adressier":1,"ahnlich":1,"aktion":1,"aktiv":1,"aktiviert":1,"aktull":1,"all":1,"alt":1,"alternativ":1,"alu":1,"always":1,"and":1,"anfang":0,"angepasst":1,"angewies":1,"angibt":1,"anschliess":1,"anstatt":1,"anwend":1,"arbeit":1,"arbeitsschritt":1,"arbeitsverzeichnis":1,"arch":1,"architectur":1,"architektur":0,"arg":1,"arithmet":1,"arr":1,"array":1,"arrays":0,"artig":1,"as":1,"asic":1,"assert":1,"assign":1,"aufbau":0,"aufgebaut":1,"aufgeteilt":1,"aufruf":1,"ausblick":0,"ausfuhr":1,"ausgab":0,"ausgang":1,"ausgangstakt":1,"ausgefuhrt":1,"ausgegeb":1,"auss":1,"ausschliess":1,"automat":1,"automatisiert":1,"b":1,"b0000":1,"b0001":1,"bash":1,"basiert":1,"basis":1,"bau":1,"baustein":1,"bearbeit":1,"bedeut":1,"beding":1,"befehl":1,"befind":1,"begin":1,"beginnt":1,"behalt":1,"beid":1,"beim":1,"beispiel":0,"beispielsweis":1,"bekannt":1,"benotigt":1,"bereit":1,"beschreib":1,"beschreibt":1,"beschrieb":1,"besond":0,"bess":1,"besteh":1,"besteht":1,"bestimmt":1,"betriebssystem":1,"bewahrt":1,"beweist":1,"biet":1,"bild":1,"bitwert":1,"bleibt":1,"blick":1,"block":1,"bool":1,"branchplugin":1,"bring":1,"build":1,"bundl":0,"buss":1,"cach":1,"cas":1,"cd":1,"chip":1,"class":1,"clk":1,"clkout":1,"clock":0,"clockdivid":1,"clockdividersim":1,"clockdividerverilog":1,"clockdividervhdl":1,"clockdomain":1,"cod":0,"codegenerier":1,"collectfirst":1,"community":1,"comparator":0,"comparatorsim":1,"comparatorverilog":1,"comparatorvhdl":1,"compil":1,"component":1,"cond":1,"control":1,"count":1,"countero":1,"countersim":1,"counterverilog":1,"countervhdl":1,"cpu":1,"csr":1,"csrplugin":1,"csrpluginconf":1,"cycl":1,"d":1,"d0":1,"d1":1,"dabei":1,"dadurch":1,"dafur":1,"danach":1,"dank":1,"dass":1,"datei":1,"datenbus":1,"dbus":1,"dbusp":1,"dbussimplebus":1,"dbussimpleplugin":1,"debugging":0,"decod":1,"decodersimpleplugin":1,"def":1,"definiert":1,"dekodiert":1,"demonstration":1,"design":0,"designprozess":1,"desto":1,"deutlich":1,"dev":1,"dieselb":1,"digital":1,"direkt":1,"dirnam":1,"divid":0,"division":1,"divisorwidth":1,"divplugin":1,"dock":1,"dokumentation":0,"domain":1,"don":1,"dosim":1,"downto":1,"dr":0,"drei":1,"dsl":1,"durchlasst":1,"durchsatz":1,"durft":1,"dut":1,"duty":1,"dutypct":1,"dynam":1,"e":1,"echo":1,"echtzeit":1,"effizient":1,"eigent":1,"eign":1,"einfug":1,"einfuhr":1,"eingabewert":1,"eingang":1,"eingangstakt":1,"eingefuhrt":1,"eingeschrankt":1,"eingesetzt":1,"eingespart":1,"einleit":0,"einordn":1,"einsatz":1,"einsatzbereit":1,"einschrank":1,"einsetz":1,"einstieg":1,"einzeln":1,"einzubau":1,"els":1,"elsewh":1,"elsif":1,"empfiehlt":1,"enabl":1,"end":1,"endmodul":1,"eng":1,"enthalt":1,"entity":1,"entsprech":1,"entsteht":1,"entwerf":1,"entwickelt":1,"entwickl":1,"entwicklungsprozess":1,"entwicklungsumgeb":0,"entwicklungsworkflow":0,"entwicklungszeit":1,"entworf":1,"entwurf":1,"env":1,"eq":1,"equal":1,"erbt":1,"erforsch":1,"ergebnis":1,"ergibt":1,"erhalt":1,"erheb":1,"erhoht":1,"erkannt":1,"erkennt":1,"erlaub":1,"erlaubt":1,"erleichtert":1,"ermog":1,"ermoglicht":1,"ernstzunehm":1,"erreicht":1,"erst":1,"erstell":1,"erzeug":1,"erzeugt":1,"etabli":1,"etabliert":1,"etc":1,"etwa":1,"euo":1,"exakt":1,"execut":1,"export":1,"extend":1,"fabrik":1,"fabrikstrass":1,"fahig":1,"fall":1,"fallback":1,"fals":1,"fazit":0,"fehl":1,"fehleranfall":1,"fehlerdiagnos":0,"fehlerhaft":1,"fehlermeld":1,"fehlersuch":1,"fest":1,"fetch":1,"fill":1,"find":1,"flexibel":1,"flexibilitat":1,"flip":1,"flop":1,"folgend":1,"folgendermass":1,"folgt":1,"for":1,"forkstimulus":1,"form":1,"fpga":1,"fpgas":1,"framework":1,"fruh":1,"fuhr":1,"fuhrt":1,"funktion":1,"funktional":1,"funktionsprinzips":1,"funktionsreich":1,"fur":0,"g":1,"gangig":1,"ganzzahl":1,"geb":1,"geeign":1,"gegensatz":1,"gegenub":0,"gegliedert":1,"geholt":1,"gehor":1,"gelangt":1,"geles":1,"gen":1,"genau":1,"gener":1,"generated":1,"generateverilog":1,"generatevhdl":1,"generator":1,"generi":0,"generier":1,"generierst":1,"generiert":1,"gerad":1,"gering":1,"gesamt":1,"geschrieb":1,"geseh":1,"gesetzt":1,"gespeichert":1,"get":1,"getakt":1,"geteilt":1,"getrieb":1,"gewunscht":1,"gezeigt":1,"gezielt":1,"ghdl":1,"gibt":1,"git":1,"gleichheit":1,"gleichzeit":1,"great":1,"gross":1,"grundlag":0,"gt":1,"gtkwav":1,"h":1,"h00":1,"h00ff":1,"h01":1,"h64":1,"halb":1,"handhabbar":1,"handling":1,"handshak":1,"hangt":1,"hardwarebeschreib":1,"hardwarebeschreibungssprach":1,"hardwareein":1,"hardwareentwickl":1,"hardwareentwicklungsprojekt":1,"hardwarelog":1,"haufig":1,"hauptziel":1,"hazard":1,"hazardsimpleplugin":1,"hdl":1,"hdls":0,"head":1,"hilfsmittel":1,"hilfsskript":1,"hinweis":1,"hinzufug":1,"hinzuzufug":1,"hoch":1,"hochkomplex":1,"hochstwert":1,"hoh":1,"hom":1,"i":1,"ibus":1,"ibusp":1,"ibussimplebus":1,"ibussimpleplugin":1,"id":1,"ide":1,"idea":1,"ie":1,"ieee":1,"if":1,"imm":1,"implementiert":1,"import":1,"ind":1,"industriestandard":1,"init":1,"initialwert":1,"innerhalb":1,"inout":1,"input":1,"installiert":1,"instruction":1,"instruktion":1,"instruktionsbus":1,"instruktionsdecod":1,"int":1,"intaluplugin":1,"integ":1,"integration":1,"integrierbar":1,"integriert":1,"intellij":1,"interfac":1,"internal":1,"interpretation":1,"io":1,"is":1,"it":1,"jahr":1,"java":1,"jdk":1,"je":1,"jed":1,"jedoch":1,"kannst":1,"klar":1,"klass":1,"klassisch":1,"klein":1,"kombination":1,"kombinator":1,"komm":1,"kommando":0,"kompatibel":1,"kompilier":1,"kompiliert":1,"kompilierungsfehl":1,"komplett":1,"komplex":0,"komplexitat":1,"komponent":1,"komponentenbau":1,"komponentenbeschreib":0,"komponentenstruktur":0,"konfiguri":1,"konflikt":1,"konn":1,"konstant":1,"kontinui":1,"kontroll":1,"kryptisch":1,"kryptographi":1,"lang":1,"langsam":1,"languag":1,"lass":1,"lasst":1,"lauft":1,"legt":1,"leicht":1,"leistungsfah":1,"less":1,"level":0,"library":1,"lief":1,"list":1,"litex":1,"logik":1,"logikein":1,"lohnt":1,"lt":1,"mach":1,"macht":1,"machtig":1,"main":1,"mangelnd":1,"map":1,"mast":1,"mathemat":1,"maximalwert":1,"md":1,"mehr":1,"mehrfach":1,"microcontroll":1,"mind":1,"mocht":1,"modellier":1,"modern":1,"modul":1,"modular":1,"moglich":1,"most":1,"motivation":0,"msb":1,"mtvecinit":1,"mulplugin":1,"multiplex":1,"multiplikation":1,"multiplikationsein":1,"mux":1,"my":1,"mybit":1,"mymodul":1,"mymoduleverilog":1,"nachteil":1,"nahtlos":1,"neb":1,"neu":1,"new":1,"nimmt":1,"noioprefix":1,"normal":1,"num":1,"numeric_std":1,"numwidth":1,"nutz":1,"nutzlich":1,"n\u00e4chste":1,"o":1,"oben":1,"object":1,"objektorientiert":1,"of":1,"oft":1,"ohn":1,"on":1,"onefilepercomponent":1,"open":1,"operand":1,"operation":1,"or":1,"ordnerstruktur":0,"orientiert":1,"os":1,"othercond":1,"otherwis":1,"out":1,"output":1,"p":1,"parallel":1,"parametrierbar":1,"parametrisier":1,"parametrisierbar":1,"parametrisiert":1,"passi":1,"pctwid":1,"percentag":1,"period":1,"periodendau":1,"peripheri":1,"phas":1,"pipefail":1,"pipelin":1,"pkg_enum":1,"pkg_extract":1,"pkg_resiz":1,"pkg_scala2hdl":1,"pkg_shiftright":1,"pkg_tostdlogic":1,"pkg_unsigned":1,"plugin":0,"port":1,"posedg":1,"praxis":0,"praxisbeispiel":0,"praxistaug":1,"prazis":1,"printl":1,"prinzipi":1,"privat":1,"problem":1,"problemlos":1,"process":1,"produktiv":1,"produktivitat":1,"profiti":1,"profitiert":1,"programm":1,"programmier":1,"project":1,"projekt":0,"projektbeispiel":1,"projektstruktur":1,"properti":1,"prototyping":1,"prozent":1,"prozess":1,"prozessor":0,"prozessorarchitektur":1,"prozessorvariant":1,"pruft":1,"prufung":1,"pulsweitenmodulation":1,"pwd":1,"pwm":0,"pwmout":1,"pwmsim":1,"pwmverilog":1,"pwmvhdl":1,"quartus":1,"quell":1,"quellcod":1,"ram":1,"raw":1,"readm":1,"real":1,"realist":1,"rech":1,"record":1,"refactoring":1,"referenz":1,"reg":1,"regel":1,"regfileplugin":1,"regist":0,"registerfil":1,"registergrupp":1,"reich":1,"rein":1,"reproduzierbar":1,"res":1,"reset_1":1,"resetvector":1,"resiz":1,"resized":1,"ressourcenverbrauch":1,"result":1,"risc":1,"rising_edg":1,"rm":1,"rtl":1,"run":1,"runmain":1,"s":1,"sbt":1,"scala":1,"scalat":1,"schalt":1,"schaltung":1,"schlank":1,"schlecht":1,"schleif":1,"schleifenzahl":1,"schliesslich":1,"schlussel":1,"schnell":1,"schnittstell":0,"schritt":1,"schwer":1,"schwerfall":1,"schwierig":1,"script":1,"sel":1,"selb":1,"set":1,"setdefinitionnam":1,"setnam":1,"setzt":1,"sh":1,"sichtbar":1,"sieh":1,"signal":0,"signalbeschreib":1,"signalobjekt":1,"signalverarbeit":1,"signed":1,"significant":1,"sim":1,"simconf":1,"simsuccess":1,"simulation":0,"simulationsfah":1,"simulationslauf":1,"simulationsmog":0,"simuli":1,"simuliert":1,"simworkspac":1,"sinnvoll":0,"sint":1,"skalierbar":1,"skizz":1,"sleep":1,"small":1,"soc":1,"softwar":1,"softwareentwickl":1,"softwaremust":1,"softwareprakt":1,"sogar":1,"solang":1,"somit":1,"sond":1,"sourc":1,"sowi":1,"sowohl":1,"specific":1,"speich":1,"speicher":1,"spezialisiert":1,"spinal":1,"spinalconf":1,"spinalverilog":1,"spinalvhdl":1,"sprach":1,"sprunglog":1,"src":1,"stacktrac":1,"stark":1,"start":1,"station":1,"statisch":1,"status":1,"std_logic":1,"std_logic_1164":1,"steh":1,"steht":1,"steigend":1,"steigert":1,"stell":1,"steuerlog":1,"steuerstruktur":0,"stor":1,"string":1,"struct":1,"struktur":0,"strukturell":1,"strukturiert":1,"stuf":1,"summ":1,"summand":1,"syntax":0,"syntaxhervorheb":1,"synthes":1,"syntheseprozess":1,"synthesis":1,"synthetisierbar":1,"system":0,"takt":1,"taktflank":1,"taktrat":1,"taktsignal":1,"taktteil":0,"targetdirectory":1,"tatsach":1,"teil":1,"test":1,"testbar":1,"testbench":1,"testfall":1,"then":1,"tim":1,"timescal":1,"tl":0,"tmp":1,"tobigint":1,"toboolean":1,"toint":1,"tool":1,"toolchain":1,"top":0,"traditionell":0,"trennung":1,"trotz":1,"tru":1,"typ":1,"typensich":1,"typfehl":1,"typisch":0,"typisier":1,"typisiert":1,"typsich":0,"u":1,"uart":1,"uber":0,"uberblick":0,"uberlapp":1,"ublich":1,"uint":1,"under":1,"ungult":1,"unit":1,"unserem":1,"unsigned":1,"unt":1,"unterordn":1,"unterstutz":1,"until":1,"unubersicht":1,"use":1,"usr":1,"v":1,"v1":1,"val":1,"valu":1,"variablendeklaration":0,"vcd":1,"vec":1,"vektor":0,"verarbeit":1,"verbind":1,"verbreit":1,"verdeut":1,"verdeutlicht":1,"vereinfach":1,"vereinfacht":1,"vereint":1,"vererb":1,"verfug":1,"vergleichsfunktion":1,"vergleicht":1,"verhalt":0,"verifikation":1,"verilator":1,"verilog":0,"verstand":1,"versteh":1,"vervollstand":1,"verwalt":1,"verwend":1,"verwendbar":1,"verzahn":1,"verzweig":1,"vexriscv":0,"vexriscvconf":1,"vexriscvmcu":1,"vexriscvminimal":1,"vexriscvtop":1,"vexriscvtopverilog":1,"vexriscvwithmuldiv":1,"vhd":1,"vhdl":0,"viele":1,"vielen":1,"vivado":1,"voll":1,"vollstand":1,"vollwert":1,"vorbereit":1,"vorgestellt":1,"vorliegt":1,"vorn":1,"vorteil":0,"vs":0,"w":1,"wahrend":1,"waitsampling":1,"wart":1,"wartbar":1,"warum":0,"wechselt":1,"wed":1,"weglass":1,"weis":1,"weit":1,"weiterverw":1,"wellenform":1,"wenig":1,"werd":1,"werkzeug":1,"wert":1,"when":1,"wichtig":1,"width":1,"wied":1,"wiederholbar":1,"wiederholt":1,"wiederverw":1,"wiederverwend":1,"wiederverwendbar":0,"willst":1,"wire":1,"withvcdwav":1,"withwav":1,"work":1,"workflow":1,"workspac":1,"wurd":1,"x":1,"yosys":1,"z":1,"zahl":0,"zahlerwert":1,"zahlt":1,"zeig":1,"zeigt":1,"zeil":1,"zeit":1,"zeitgeb":1,"ziel":0,"zielwert":1,"zukunft":1,"zunehm":1,"zuruckgeschrieb":1,"zusammenfass":0,"zusammengefasst":0,"zuverlass":1,"zuweis":1,"zwei":1,"zweig":1,"zwisch":1,"zyklus":1,"zz_clkout":1,"zz_dutypct":1,"zz_pwmout":1,"zz_valu":1},"titles":["Welcome to SpinalHDL Documention","<span class=\"section-number\">1. </span>Einleitung"],"titleterms":{"8":1,"Das":1,"Der":1,"abkehr":1,"abstraktion":1,"anfang":1,"architektur":1,"arrays":1,"aufbau":1,"auflos":1,"ausblick":1,"ausgab":1,"beispiel":1,"besond":1,"bit":1,"bundl":1,"bus":1,"clock":1,"cod":1,"comparator":1,"content":0,"cor":1,"debugging":1,"design":1,"divid":1,"documention":0,"dokumentation":1,"dr":1,"einfach":1,"einleit":1,"entwicklungsumgeb":1,"entwicklungsworkflow":1,"erklar":1,"fazit":1,"fehlerdiagnos":1,"fur":1,"gegenub":1,"generi":1,"grundlag":1,"hdls":1,"herausfuhr":1,"kommando":1,"komplex":1,"komponentenbeschreib":1,"komponentenstruktur":1,"konfiguration":1,"level":1,"mcu":1,"minimal":1,"motivation":1,"ordnerstruktur":1,"plugin":1,"praxis":1,"praxisbeispiel":1,"profil":1,"projekt":1,"prozessor":1,"pwm":1,"rechenein":1,"regist":1,"schnittstell":1,"signal":1,"simulation":1,"simulationsmog":1,"sinnvoll":1,"spinalhdl":[0,1],"steuerstruktur":1,"struktur":1,"syntax":1,"system":1,"taktteil":1,"tl":1,"to":0,"top":1,"traditionell":1,"typisch":1,"typsich":1,"uber":1,"uberblick":1,"umfangreich":1,"variablendeklaration":1,"variant":1,"vektor":1,"verhalt":1,"verilog":1,"vexriscv":1,"vhdl":1,"vorteil":1,"vs":1,"warum":1,"welcom":0,"wiederverwendbar":1,"zahl":1,"ziel":1,"zusammenfass":1,"zusammengefasst":1,"zusatz":1}})