Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Top_Serial_FIR
Version: J-2014.09
Date   : Mon Nov 11 18:38:33 2019
****************************************

Operating Conditions: NCCOM   Library: tcbn90gtc
Wire Load Model Mode: top

  Startpoint: F1/count_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: A1/tmp_result1_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top_Serial_FIR     TSMC8K_Lowk_Conservative
                                           tcbn90gtc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1/count_reg[0]/CP (DFCNQD4)                            0.00       0.00 r
  F1/count_reg[0]/Q (DFCNQD4)                             0.14       0.14 r
  F1/U11/ZN (INVD2)                                       0.02       0.16 f
  F1/U9/ZN (ND2D1)                                        0.06       0.22 r
  F1/U31/Z (AN2D0)                                        0.12       0.33 r
  F1/U12/ZN (NR2D2)                                       0.03       0.36 f
  F1/coeffAdr[1] (FSM)                                    0.00       0.36 f
  C1/coeff_addr[1] (Coef_ROM)                             0.00       0.36 f
  C1/U5/ZN (INVD1)                                        0.05       0.41 r
  C1/U4/ZN (NR2D1)                                        0.04       0.45 f
  C1/U3/Z (AN2D4)                                         0.05       0.49 f
  C1/U10/ZN (AOI21D1)                                     0.08       0.57 r
  C1/U8/Z (OA31D2)                                        0.09       0.66 r
  C1/U11/ZN (OAI211D4)                                    0.04       0.70 f
  C1/U9/Z (OR2D4)                                         0.07       0.77 f
  C1/coeff[2] (Coef_ROM)                                  0.00       0.77 f
  A1/coeff[2] (Arith_Unit)                                0.00       0.77 f
  A1/MAC1/coeff[2] (MAC)                                  0.00       0.77 f
  A1/MAC1/mult_16/b[2] (MAC_DW_mult_tc_0)                 0.00       0.77 f
  A1/MAC1/mult_16/U244/ZN (INVD4)                         0.03       0.79 r
  A1/MAC1/mult_16/U263/ZN (XNR2D2)                        0.08       0.88 f
  A1/MAC1/mult_16/U275/Z (OR2D1)                          0.06       0.93 f
  A1/MAC1/mult_16/U242/ZN (ND2D2)                         0.03       0.96 r
  A1/MAC1/mult_16/U227/S (HA1D2)                          0.07       1.03 f
  A1/MAC1/mult_16/U17/CO (CMPE32D1)                       0.10       1.14 f
  A1/MAC1/mult_16/U231/CO (FA1D1)                         0.06       1.20 f
  A1/MAC1/mult_16/U230/CO (FA1D1)                         0.06       1.26 f
  A1/MAC1/mult_16/U229/CO (FA1D1)                         0.06       1.32 f
  A1/MAC1/mult_16/U248/CO (CMPE32D2)                      0.06       1.38 f
  A1/MAC1/mult_16/U247/CO (CMPE32D2)                      0.06       1.44 f
  A1/MAC1/mult_16/U250/CO (CMPE32D2)                      0.06       1.50 f
  A1/MAC1/mult_16/U249/CO (CMPE32D2)                      0.06       1.55 f
  A1/MAC1/mult_16/U252/CO (CMPE32D2)                      0.06       1.61 f
  A1/MAC1/mult_16/U251/CO (CMPE32D2)                      0.06       1.67 f
  A1/MAC1/mult_16/U254/CO (CMPE32D2)                      0.06       1.73 f
  A1/MAC1/mult_16/U253/CO (CMPE32D2)                      0.06       1.79 f
  A1/MAC1/mult_16/U256/CO (CMPE32D2)                      0.06       1.84 f
  A1/MAC1/mult_16/U255/CO (CMPE32D2)                      0.06       1.90 f
  A1/MAC1/mult_16/U257/CO (CMPE32D2)                      0.06       1.96 f
  A1/MAC1/mult_16/U228/S (FA1D1)                          0.08       2.04 f
  A1/MAC1/mult_16/product[18] (MAC_DW_mult_tc_0)          0.00       2.04 f
  A1/MAC1/add_16/A[18] (MAC_DW01_add_0)                   0.00       2.04 f
  A1/MAC1/add_16/U1_18/CO (CMPE32D2)                      0.12       2.15 f
  A1/MAC1/add_16/U1_19/CO (CMPE32D2)                      0.06       2.21 f
  A1/MAC1/add_16/U1_20/CO (CMPE32D2)                      0.06       2.27 f
  A1/MAC1/add_16/U1_21/CO (CMPE32D2)                      0.06       2.33 f
  A1/MAC1/add_16/U1_22/CO (FA1D1)                         0.06       2.38 f
  A1/MAC1/add_16/U1_23/Z (XOR3D1)                         0.10       2.48 f
  A1/MAC1/add_16/SUM[23] (MAC_DW01_add_0)                 0.00       2.48 f
  A1/MAC1/result[23] (MAC)                                0.00       2.48 f
  A1/tmp_result1_reg[23]/D (DFCNQD1)                      0.00       2.48 f
  data arrival time                                                  2.48

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  A1/tmp_result1_reg[23]/CP (DFCNQD1)                     0.00       2.50 r
  library setup time                                     -0.02       2.48
  data required time                                                 2.48
  --------------------------------------------------------------------------
  data required time                                                 2.48
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
