INFO-FLOW: Workspace D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9 opened at Thu May 09 17:13:58 +0800 2024
Execute     ap_set_clock -name default -period 4.8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.8ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: E:/Learning_Software/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Learning_Software/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 4.485 sec.
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.115 sec.
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.732 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -description=complete 
INFO: [HLS 200-1464] Running solution command: config_export -description=complete
Execute     config_export -description=complete 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=10.119 
INFO: [HLS 200-1464] Running solution command: config_export -version=10.119
Execute     config_export -version=10.119 
Command   open_solution done; 4.792 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.134 sec.
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.175 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.329 sec.
Execute   create_clock -period 4.8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.8 -name default 
Execute   config_export -description complete -format ip_catalog -rtl verilog -version 10.119 
INFO: [HLS 200-1510] Running: config_export -description complete -format ip_catalog -rtl verilog -version 10.119 
Execute   source ./Conv_Tile129/solution9/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Conv_Tile129/solution9/directives.tcl
Execute     set_directive_top -name My_Conv My_Conv 
INFO: [HLS 200-1510] Running: set_directive_top -name My_Conv My_Conv 
Execute     set_directive_inline My_Conv/My_Conv_label1 
INFO: [HLS 200-1510] Running: set_directive_inline My_Conv/My_Conv_label1 
Execute     set_directive_inline -off My_Conv/Tn_Tile 
INFO: [HLS 200-1510] Running: set_directive_inline -off My_Conv/Tn_Tile 
Execute     set_directive_pipeline -off Load_And_Compute/Tn_Tile 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Load_And_Compute/Tn_Tile 
Execute     set_directive_pipeline -off Load_Input_F/Load_F 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Load_Input_F/Load_F 
Execute     set_directive_pipeline -off Load_Weight/Load_W 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Load_Weight/Load_W 
Execute     set_directive_pipeline -off Load_And_Compute/Load_And_Compute_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Load_And_Compute/Load_And_Compute_label0 
Execute     set_directive_unroll Compute/CHin 
INFO: [HLS 200-1510] Running: set_directive_unroll Compute/CHin 
Execute     set_directive_unroll Compute/CHout 
INFO: [HLS 200-1510] Running: set_directive_unroll Compute/CHout 
Execute     set_directive_pipeline -rewind Load_Weight/Load_Tn 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind Load_Weight/Load_Tn 
Execute     set_directive_pipeline Compute/B_tm 
INFO: [HLS 200-1510] Running: set_directive_pipeline Compute/B_tm 
Execute     set_directive_pipeline -rewind Pool/Wout 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind Pool/Wout 
Execute     set_directive_pipeline -rewind Load_Input_F_Pool/Load_F_Tn 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind Load_Input_F_Pool/Load_F_Tn 
Execute     set_directive_pipeline -rewind Load_Input_F/zero_Tc 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind Load_Input_F/zero_Tc 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] Analyzing design file 'Conv_Tile129/Pool_core.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Conv_Tile129/Pool_core.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang Conv_Tile129/Pool_core.cpp -foptimization-record-file=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp -hls-platform-db-name=E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.cpp.clang.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.cpp.clang.err.log 
Command       ap_eval done; 0.283 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top My_Conv -name=My_Conv 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp -hls-platform-db-name=E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/clang.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.854 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/.systemc_flag -fix-errors D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.521 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/all.directive.json -fix-errors D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.156 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.775 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.855 sec.
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.894 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 2.172 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.bc -hls-platform-db-name=E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp.clang.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.937 sec.
WARNING: [HLS 207-5292] unused parameter 'R_Loops' (Conv_Tile129/Pool_core.cpp:140:82)
WARNING: [HLS 207-5292] unused parameter 'C_Loops' (Conv_Tile129/Pool_core.cpp:140:95)
INFO: [HLS 200-10] Analyzing design file 'Conv_Tile129/Conv_core.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Conv_Tile129/Conv_core.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang Conv_Tile129/Conv_core.cpp -foptimization-record-file=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp -hls-platform-db-name=E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.cpp.clang.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.cpp.clang.err.log 
Command       ap_eval done; 0.321 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top My_Conv -name=My_Conv 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp -hls-platform-db-name=E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/clang.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.867 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/.systemc_flag -fix-errors D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.868 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/all.directive.json -fix-errors D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.214 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.804 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.64 sec.
Command       clang_tidy done; 1.667 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.778 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.bc -hls-platform-db-name=E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp.clang.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.946 sec.
INFO: [HLS 200-10] Analyzing design file 'Conv_Tile129/Compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Conv_Tile129/Compute.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang Conv_Tile129/Compute.cpp -foptimization-record-file=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp -hls-platform-db-name=E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.cpp.clang.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.cpp.clang.err.log 
Command       ap_eval done; 0.27 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top My_Conv -name=My_Conv 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp -hls-platform-db-name=E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/clang.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.943 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/.systemc_flag -fix-errors D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.743 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/all.directive.json -fix-errors D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.128 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.112 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.335 sec.
Command       clang_tidy done; 1.367 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.718 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.bc -hls-platform-db-name=E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp.clang.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.907 sec.
WARNING: [HLS 207-5292] unused parameter 'R_Loops' (Conv_Tile129/Compute.cpp:24:45)
WARNING: [HLS 207-5292] unused parameter 'C_Loops' (Conv_Tile129/Compute.cpp:24:58)
WARNING: [HLS 207-5292] unused parameter 'Sx' (Conv_Tile129/Compute.cpp:25:43)
WARNING: [HLS 207-5292] unused parameter 'Sy' (Conv_Tile129/Compute.cpp:25:51)
WARNING: [HLS 207-5292] unused parameter 'mode' (Conv_Tile129/Compute.cpp:25:59)
WARNING: [HLS 207-5292] unused parameter 'relu_en' (Conv_Tile129/Compute.cpp:25:69)
WARNING: [HLS 207-5558] Only for/while/do support the pipeline  pragma (D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/directives.tcl:9:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 24.916 seconds; current allocated memory: 1.434 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.0.bc -args  "D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.g.bc" "D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.g.bc" "D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.g.bc"  
Execute         ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool_core.g.bc D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Conv_core.g.bc D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute.g.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.0.bc > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.1.lower.bc -args D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.1.lower.bc > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
Command       run_link_or_opt done; 0.101 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.2.m1.bc -args D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.2.m1.bc > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.797 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.801 sec.
Execute       run_link_or_opt -opt -out D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.3.fpc.bc -args D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=My_Conv -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=My_Conv -reflow-float-conversion -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.3.fpc.bc > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.495 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.5 sec.
Execute       run_link_or_opt -out D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.4.m2.bc -args D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.4.m2.bc > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.261 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.264 sec.
Execute       run_link_or_opt -opt -out D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.5.gdce.bc -args D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=My_Conv 
Execute         ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=My_Conv -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.5.gdce.bc > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.202 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.207 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=My_Conv -mllvm -hls-db-dir -mllvm D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.5.gdce.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.lto.bc -hls-platform-db-name=E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 78.933 sec.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb0EEC2EDq10_j' into 'ap_int_base<10, false>::ap_int_base(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::ap_int_base(int)' into 'ap_uint<10>::ap_uint(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<10, false>(ap_int_base<10, false> const&, int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<10, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<10, false>(ap_int_base<10, false> const&, int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<10, false>(ap_int_base<10, false> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<10, false>::RType<32, true>::minus operator-<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<10, false>::RType<32, true>::minus operator-<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<10, false>::RType<32, true>::minus operator-<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, false>::RType<32, true>::minus operator-<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, false>::RType<($_0)32, true>::minus operator-<10, false>(ap_int_base<10, false> const&, int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<32, true>::minus operator-<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, false>::RType<($_0)32, true>::minus operator-<10, false>(ap_int_base<10, false> const&, int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1529)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<32, true>::div operator/<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559:337)
INFO: [HLS 214-131] Inlining function 'ap_int<34>::ap_int<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::div operator/<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559:374)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::div operator/<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:2050)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<10, false>::RType<32, true>::plus operator+<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<10, false>::RType<32, true>::plus operator+<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<10, false>::RType<32, true>::plus operator+<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, false>::RType<32, true>::plus operator+<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, false>::RType<($_0)32, true>::plus operator+<10, false>(ap_int_base<10, false> const&, int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<32, true>::plus operator+<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, false>::RType<($_0)32, true>::plus operator+<10, false>(ap_int_base<10, false> const&, int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<10, false>(ap_int_base<10, false> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<10, false>::minus operator-<33, true, 10, false>(ap_int_base<33, true> const&, ap_int_base<10, false> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<34>::ap_int<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<33, true>::RType<10, false>::minus operator-<33, true, 10, false>(ap_int_base<33, true> const&, ap_int_base<10, false> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<10, false>::minus operator-<33, true, 10, false>(ap_int_base<33, true> const&, ap_int_base<10, false> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<33, true>::RType<10, false>::minus operator-<33, true, 10, false>(ap_int_base<33, true> const&, ap_int_base<10, false> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<34, true>::RType<10, false>::div operator/<34, true, 10, false>(ap_int_base<34, true> const&, ap_int_base<10, false> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559:337)
INFO: [HLS 214-131] Inlining function 'ap_int<34>::ap_int<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<34, true>::RType<10, false>::div operator/<34, true, 10, false>(ap_int_base<34, true> const&, ap_int_base<10, false> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559:374)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_int_base<35, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_int_base<35, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_int_base<35, true>::ap_int_base(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<34, true>::RType<32, true>::plus operator+<34, true, 32, true>(ap_int_base<34, true> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<35>::ap_int<35, true>(ap_int_base<35, true> const&)' into 'ap_int_base<34, true>::RType<32, true>::plus operator+<34, true, 32, true>(ap_int_base<34, true> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::ap_int_base(int)' into 'ap_int_base<34, true>::RType<32, true>::plus operator+<34, true, 32, true>(ap_int_base<34, true> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<34, true>::RType<32, true>::plus operator+<34, true, 32, true>(ap_int_base<34, true> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<34, true>::RType<($_0)32, true>::plus operator+<34, true>(ap_int_base<34, true> const&, int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::RType<32, true>::plus operator+<34, true, 32, true>(ap_int_base<34, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<34, true>::RType<($_0)32, true>::plus operator+<34, true>(ap_int_base<34, true> const&, int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::minus operator-<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<34>::ap_int<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::minus operator-<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<32, true>::minus operator-<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::minus operator-<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<($_0)32, true>::minus operator-<33, true>(ap_int_base<33, true> const&, int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::minus operator-<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<($_0)32, true>::minus operator-<33, true>(ap_int_base<33, true> const&, int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1529)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:215:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_uint<32>::ap_uint(unsigned int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int.h:288:67)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:845:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:845:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi23ELb0EEC2EDq23_j' into 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:325:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:325:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:325:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:324:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:324:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:324:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:323:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:323:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:323:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><8, false>(int, ap_int_base<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:144)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><8, false>(ap_int_base<8, false> const&) const' into 'bool operator><8, false>(int, ap_int_base<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:182)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<float>::__signbit() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:379:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<23, false>(ap_int_base<23, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<23, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<23, false>(ap_int_base<23, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:1850)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1145:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1146:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1055:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int) const' into 'ap_int_base<8, false>::operator()(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1089:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1055:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1089:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base<23, false>(ap_int_base<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<23, false>(ap_int_base<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_int_base<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_int_base<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:340:17)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:342:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:342:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:342:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int) const' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:20)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator=(bool)' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:340:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:340:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'fp_struct<float>::to_float() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:355:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:335)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::get() const' into 'ap_int_base<5, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' into 'ap_uint<5>::ap_uint<8, false>(ap_range_ref<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int.h:220:92)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_int_base<33, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_int_base<33, false>::ap_int_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::plus operator+<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<33>::ap_uint<33, false>(ap_int_base<33, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::plus operator+<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::plus operator+<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::plus operator+<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_int_base<32, false>::RType<($_0)32, false>::plus operator+<32, false>(ap_int_base<32, false> const&, unsigned int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1634:1049)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::plus operator+<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, false>::plus operator+<32, false>(ap_int_base<32, false> const&, unsigned int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1634:1047)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base<33, false>(ap_int_base<33, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<33, false>(ap_int_base<33, false> const&)' into 'ap_uint<32>::ap_uint<33>(ap_uint<33> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int.h:186:90)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(ap_uint<32>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:328:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(ap_uint<32>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:330:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(ap_uint<32>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:330:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(ap_uint<32>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:330:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(ap_uint<32>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:329:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(ap_uint<32>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:329:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(ap_uint<32>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:329:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(ap_uint<32>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:328:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(ap_uint<32>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:328:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<23, false>(ap_int_base<23, false> const&)' into 'ap_int_base<23, false>::RType<32, false>::logic operator&<23, false, 32, false>(ap_int_base<23, false> const&, ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1497:341)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<23, false>::RType<32, false>::logic operator&<23, false, 32, false>(ap_int_base<23, false> const&, ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1497:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<23, false>::RType<32, false>::logic operator&<23, false, 32, false>(ap_int_base<23, false> const&, ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1497:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_int_base<23, false>::RType<($_0)32, false>::logic operator&<23, false>(ap_int_base<23, false> const&, unsigned int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1634:3229)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::RType<32, false>::logic operator&<23, false, 32, false>(ap_int_base<23, false> const&, ap_int_base<32, false> const&)' into 'ap_int_base<23, false>::RType<($_0)32, false>::logic operator&<23, false>(ap_int_base<23, false> const&, unsigned int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1634:3227)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_uint<23>::ap_uint<32>(ap_uint<32> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int.h:186:90)
INFO: [HLS 214-131] Inlining function 'bool operator><8, false>(int, ap_int_base<8, false> const&)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:20:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<23, false>(ap_int_base<23, false> const&, int)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<23>::ap_uint<32>(ap_uint<32> const&)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::RType<($_0)32, false>::logic operator&<23, false>(ap_int_base<23, false> const&, unsigned int)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41:18)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21:48)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<33>(ap_uint<33> const&)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:38:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, false>::plus operator+<32, false>(ap_int_base<32, false> const&, unsigned int)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:38:52)
INFO: [HLS 214-131] Inlining function 'bool operator><8, false>(ap_int_base<8, false> const&, int)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:26:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:33:65)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator unsigned long long() const' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:34:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint<8, false>(ap_range_ref<8, false> const&)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:33:65)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed.h:300:80)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:370:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:372:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:372:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:372:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:371:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:371:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:371:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:371:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi79ELb0EEC2EDq79_j' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'fp_struct<float>::expv() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<float>::expv() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1487:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1510:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1516:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1514:14)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi79ELb0EEC2EDq79_j' into 'ap_int_base<79, false>::ap_int_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1669:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<79>::ap_uint<79, false>(ap_int_base<79, false> const&)' into 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1669:656)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:357:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:903:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:877:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:877:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:875:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:869:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:869:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:867:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:864:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1654:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2376:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2376:13031)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int.h:133:57)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1653:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2376:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2376:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<23, false>(ap_int_base<23, false> const&) const' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:2075)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1407:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1409:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:983:57)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1022:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1022:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1197:91)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi11ELb1EEC2EDq11_i' into 'ap_int_base<11, true>::ap_int_base(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base(int)' into 'ap_int_base<10, false>::RType<32, true>::div operator/<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559:337)
INFO: [HLS 214-131] Inlining function 'ap_int<11>::ap_int<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<10, false>::RType<32, true>::div operator/<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559:374)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, false>::RType<($_0)32, true>::div operator/<10, false>(ap_int_base<10, false> const&, int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<32, true>::div operator/<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, false>::RType<($_0)32, true>::div operator/<10, false>(ap_int_base<10, false> const&, int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:2050)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Input_F(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], int, int, int, int, int, int)' (Conv_Tile129/Conv_core.cpp:59:63)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Input_F(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], int, int, int, int, int, int)' (Conv_Tile129/Conv_core.cpp:79:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Input_F(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], int, int, int, int, int, int)' (Conv_Tile129/Conv_core.cpp:75:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Input_F(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], int, int, int, int, int, int)' (Conv_Tile129/Conv_core.cpp:71:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Input_F(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], int, int, int, int, int, int)' (Conv_Tile129/Conv_core.cpp:67:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Input_F(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], int, int, int, int, int, int)' (Conv_Tile129/Conv_core.cpp:62:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Input_F(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], int, int, int, int, int, int)' (Conv_Tile129/Conv_core.cpp:61:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Input_F(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], int, int, int, int, int, int)' (Conv_Tile129/Conv_core.cpp:60:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Weight(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [4][3][3], int, int, int, int)' (Conv_Tile129/Conv_core.cpp:162:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Weight(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [4][3][3], int, int, int, int)' (Conv_Tile129/Conv_core.cpp:171:77)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Weight(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [4][3][3], int, int, int, int)' (Conv_Tile129/Conv_core.cpp:168:77)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Weight(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [4][3][3], int, int, int, int)' (Conv_Tile129/Conv_core.cpp:165:77)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<17, 7, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb0EEC2EDq17_j' into 'ap_int_base<17, false>::ap_int_base(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, false>::ap_int_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+=<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+=<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [28][28])' (Conv_Tile129/Conv_core.cpp:210:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [28][28])' (Conv_Tile129/Conv_core.cpp:218:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [28][28])' (Conv_Tile129/Conv_core.cpp:218:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+=<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [28][28])' (Conv_Tile129/Conv_core.cpp:216:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [28][28])' (Conv_Tile129/Conv_core.cpp:215:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [28][28])' (Conv_Tile129/Conv_core.cpp:215:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Input_F_Pool(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], int, int, int, int, int, int)' (Conv_Tile129/Pool_core.cpp:58:63)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Input_F_Pool(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], int, int, int, int, int, int)' (Conv_Tile129/Pool_core.cpp:78:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Input_F_Pool(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], int, int, int, int, int, int)' (Conv_Tile129/Pool_core.cpp:74:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Input_F_Pool(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], int, int, int, int, int, int)' (Conv_Tile129/Pool_core.cpp:70:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Input_F_Pool(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], int, int, int, int, int, int)' (Conv_Tile129/Pool_core.cpp:66:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Input_F_Pool(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], int, int, int, int, int, int)' (Conv_Tile129/Pool_core.cpp:61:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Input_F_Pool(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], int, int, int, int, int, int)' (Conv_Tile129/Pool_core.cpp:60:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Input_F_Pool(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], int, int, int, int, int, int)' (Conv_Tile129/Pool_core.cpp:59:67)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'Pool(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [28][28], int, int)' (Conv_Tile129/Pool_core.cpp:117:31)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'Pool(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [28][28], int, int)' (Conv_Tile129/Pool_core.cpp:119:30)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'Pool(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [30][30], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [28][28], int, int)' (Conv_Tile129/Pool_core.cpp:118:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_And_Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [28][28], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int, int, int, int, int, int, int, int, int, int, int, int, int, int, int)' (Conv_Tile129/Compute.cpp:28:68)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_And_Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [28][28], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int, int, int, int, int, int, int, int, int, int, int, int, int, int, int)' (Conv_Tile129/Compute.cpp:33:68)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_And_Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [28][28], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int, int, int, int, int, int, int, int, int, int, int, int, int, int, int)' (Conv_Tile129/Compute.cpp:39:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_And_Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [28][28], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int, int, int, int, int, int, int, int, int, int, int, int, int, int, int)' (Conv_Tile129/Compute.cpp:48:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Write_Output_F(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [28][28], int, int, int, int, int, int, int, int)' (Conv_Tile129/Conv_core.cpp:269:78)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Write_Output_F(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [28][28], int, int, int, int, int, int, int, int)' (Conv_Tile129/Conv_core.cpp:269:101)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'Write_Output_F(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [28][28], int, int, int, int, int, int, int, int)' (Conv_Tile129/Conv_core.cpp:269:76)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:156:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:157:46)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:262:94)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:262:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:262:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:170:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:258:94)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:258:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:258:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:177:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:251:98)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:251:86)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:251:36)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:178:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:249:66)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:248:108)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:248:101)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:248:91)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:248:83)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:248:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:248:66)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:179:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:243:98)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:243:86)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:243:36)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:180:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:241:66)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:240:108)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:240:101)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:240:91)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:240:83)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:240:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:240:66)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:181:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:234:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:233:100)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:233:93)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:233:83)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:233:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:233:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:233:58)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:182:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:223:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:183:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:184:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:217:37)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:185:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:186:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:187:28)
INFO: [HLS 214-131] Inlining function 'bool operator==<10, false>(ap_int_base<10, false> const&, int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:213:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<($_0)32, true>::div operator/<10, false>(ap_int_base<10, false> const&, int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:213:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:212:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<($_0)32, true>::div operator/<10, false>(ap_int_base<10, false> const&, int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:212:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<10, false>(ap_int_base<10, false> const&, int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:211:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<($_0)32, true>::minus operator-<10, false>(ap_int_base<10, false> const&, int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:199:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:199:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:210:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::operator long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<($_0)32, true>::minus operator-<10, false>(ap_int_base<10, false> const&, int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:200:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator unsigned long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:209:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:200:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::operator long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<10, false>(ap_int_base<10, false> const&, int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:203:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<($_0)32, true>::plus operator+<10, false>(ap_int_base<10, false> const&, int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:204:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::operator long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:205:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::RType<($_0)32, true>::plus operator+<34, true>(ap_int_base<34, true> const&, int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:205:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::RType<10, false>::div operator/<34, true, 10, false>(ap_int_base<34, true> const&, ap_int_base<10, false> const&)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:205:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::minus operator-<33, true>(ap_int_base<33, true> const&, int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:205:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<($_0)32, true>::plus operator+<10, false>(ap_int_base<10, false> const&, int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:205:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::operator long long() const' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:204:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::RType<($_0)32, true>::plus operator+<34, true>(ap_int_base<34, true> const&, int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:204:53)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::RType<10, false>::div operator/<34, true, 10, false>(ap_int_base<34, true> const&, ap_int_base<10, false> const&)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:204:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<10, false>::minus operator-<33, true, 10, false>(ap_int_base<33, true> const&, ap_int_base<10, false> const&)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:204:36)
INFO: [HLS 214-291] Loop 'relu_Out_Tm' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:266:17)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Pool_core.cpp:48:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Pool_core.cpp:49:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Pool_core.cpp:50:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Pool_core.cpp:51:9)
INFO: [HLS 214-291] Loop 'Load_F_Tc' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Pool_core.cpp:53:9)
INFO: [HLS 214-291] Loop 'CHout' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:209:21)
INFO: [HLS 214-291] Loop 'CHin' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:212:25)
INFO: [HLS 214-291] Loop 'zero_Load_Tm' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:158:13)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:129:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:130:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:131:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:132:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:134:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:135:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:136:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:138:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:139:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:140:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:142:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:143:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:144:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:146:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:147:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:148:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:48:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:49:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:50:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:51:9)
INFO: [HLS 214-291] Loop 'Load_F_Tc' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Conv_core.cpp:54:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_3' is marked as complete unroll implied by the pipeline pragma (Conv_Tile129/Compute.cpp:13:19)
INFO: [HLS 214-186] Unrolling loop 'relu_Out_Tm' (Conv_Tile129/Conv_core.cpp:266:17) in function 'Write_Output_F' completely with a factor of 32 (Conv_Tile129/Conv_core.cpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Pool_core.cpp:48:9) in function 'Load_Input_F_Pool' completely with a factor of 28 (Conv_Tile129/Pool_core.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Pool_core.cpp:49:9) in function 'Load_Input_F_Pool' completely with a factor of 28 (Conv_Tile129/Pool_core.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Pool_core.cpp:50:9) in function 'Load_Input_F_Pool' completely with a factor of 28 (Conv_Tile129/Pool_core.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Pool_core.cpp:51:9) in function 'Load_Input_F_Pool' completely with a factor of 28 (Conv_Tile129/Pool_core.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'Load_F_Tc' (Conv_Tile129/Pool_core.cpp:53:9) in function 'Load_Input_F_Pool' completely with a factor of 28 (Conv_Tile129/Pool_core.cpp:12:0)
INFO: [HLS 214-188] Unrolling loop 'Wout' (Conv_Tile129/Conv_core.cpp:202:17) in function 'Compute' partially with a factor of 2 (Conv_Tile129/Conv_core.cpp:194:0)
INFO: [HLS 214-186] Unrolling loop 'CHout' (Conv_Tile129/Conv_core.cpp:209:21) in function 'Compute' completely with a factor of 32 (Conv_Tile129/Conv_core.cpp:194:0)
INFO: [HLS 214-186] Unrolling loop 'CHin' (Conv_Tile129/Conv_core.cpp:212:25) in function 'Compute' completely with a factor of 4 (Conv_Tile129/Conv_core.cpp:194:0)
INFO: [HLS 214-186] Unrolling loop 'zero_Load_Tm' (Conv_Tile129/Conv_core.cpp:158:13) in function 'Load_Weight' completely with a factor of 32 (Conv_Tile129/Conv_core.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:129:9) in function 'Load_Weight' completely with a factor of 9 (Conv_Tile129/Conv_core.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:130:9) in function 'Load_Weight' completely with a factor of 9 (Conv_Tile129/Conv_core.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:131:9) in function 'Load_Weight' completely with a factor of 9 (Conv_Tile129/Conv_core.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:132:9) in function 'Load_Weight' completely with a factor of 9 (Conv_Tile129/Conv_core.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:134:9) in function 'Load_Weight' completely with a factor of 3 (Conv_Tile129/Conv_core.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:135:9) in function 'Load_Weight' completely with a factor of 3 (Conv_Tile129/Conv_core.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:136:9) in function 'Load_Weight' completely with a factor of 3 (Conv_Tile129/Conv_core.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:138:9) in function 'Load_Weight' completely with a factor of 3 (Conv_Tile129/Conv_core.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:139:9) in function 'Load_Weight' completely with a factor of 3 (Conv_Tile129/Conv_core.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:140:9) in function 'Load_Weight' completely with a factor of 3 (Conv_Tile129/Conv_core.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:142:9) in function 'Load_Weight' completely with a factor of 3 (Conv_Tile129/Conv_core.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:143:9) in function 'Load_Weight' completely with a factor of 3 (Conv_Tile129/Conv_core.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:144:9) in function 'Load_Weight' completely with a factor of 3 (Conv_Tile129/Conv_core.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:146:9) in function 'Load_Weight' completely with a factor of 3 (Conv_Tile129/Conv_core.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:147:9) in function 'Load_Weight' completely with a factor of 3 (Conv_Tile129/Conv_core.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:148:9) in function 'Load_Weight' completely with a factor of 3 (Conv_Tile129/Conv_core.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:48:9) in function 'Load_Input_F' completely with a factor of 30 (Conv_Tile129/Conv_core.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:49:9) in function 'Load_Input_F' completely with a factor of 30 (Conv_Tile129/Conv_core.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:50:9) in function 'Load_Input_F' completely with a factor of 30 (Conv_Tile129/Conv_core.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Conv_Tile129/Conv_core.cpp:51:9) in function 'Load_Input_F' completely with a factor of 30 (Conv_Tile129/Conv_core.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'Load_F_Tc' (Conv_Tile129/Conv_core.cpp:54:9) in function 'Load_Input_F' completely with a factor of 30 (Conv_Tile129/Conv_core.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_3' (Conv_Tile129/Compute.cpp:13:19) in function 'Bias2Output' completely with a factor of 32 (Conv_Tile129/Compute.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'fp_struct<float>::to_float() const (.45.55.64.75.84.95.104.115.124.135)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.45.55.64.75.84.95.104.115.124.135)' into 'fp_struct<float>::to_ieee() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'ceilf' into 'std::ceil(float)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:166:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::ceil(float)' into 'Write_Output_F(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [28][28], int, int, int, int, int, int, int, int) (.318.319.320.321)' (Conv_Tile129/Conv_core.cpp:241:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'Write_Output_F(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [28][28], int, int, int, int, int, int, int, int) (.318.319.320.321)' (Conv_Tile129/Conv_core.cpp:241:0)
INFO: [HLS 214-178] Inlining function 'std::ceil(float)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'Load_Bias(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int)' into 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (Conv_Tile129/Compute.cpp:128:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_PA28_A28_S2_S3_iiiiiiiiiiiiiiiiiE14weight_buffer1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Conv_Tile129/Compute.cpp:48:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_PA28_A28_S2_S3_iiiiiiiiiiiiiiiiiE14weight_buffer0': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Conv_Tile129/Compute.cpp:39:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_PA28_A28_S2_S3_iiiiiiiiiiiiiiiiiE13input_buffer1': Complete partitioning on dimension 1. Cyclic partitioning with factor 2 on dimension 3. (Conv_Tile129/Compute.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_PA28_A28_S2_S3_iiiiiiiiiiiiiiiiiE13input_buffer0': Complete partitioning on dimension 1. Cyclic partitioning with factor 2 on dimension 3. (Conv_Tile129/Compute.cpp:28:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E11bias_buffer': Cyclic partitioning with factor 32 on dimension 1. (Conv_Tile129/Compute.cpp:170:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1': Complete partitioning on dimension 1. (Conv_Tile129/Compute.cpp:157:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0': Complete partitioning on dimension 1. (Conv_Tile129/Compute.cpp:156:0)
INFO: [HLS 214-241] Aggregating maxi variable 'feature_out4' with compact=none mode in 16-bits (Conv_Tile129/Compute.cpp:128:0)
INFO: [HLS 214-241] Aggregating maxi variable 'feature_out3' with compact=none mode in 16-bits (Conv_Tile129/Compute.cpp:128:0)
INFO: [HLS 214-241] Aggregating maxi variable 'feature_out2' with compact=none mode in 16-bits (Conv_Tile129/Compute.cpp:128:0)
INFO: [HLS 214-241] Aggregating maxi variable 'feature_out1' with compact=none mode in 16-bits (Conv_Tile129/Compute.cpp:128:0)
INFO: [HLS 214-241] Aggregating maxi variable 'bias' with compact=none mode in 16-bits (Conv_Tile129/Compute.cpp:128:0)
INFO: [HLS 214-241] Aggregating maxi variable 'Weight4' with compact=none mode in 16-bits (Conv_Tile129/Compute.cpp:128:0)
INFO: [HLS 214-241] Aggregating maxi variable 'Weight3' with compact=none mode in 16-bits (Conv_Tile129/Compute.cpp:128:0)
INFO: [HLS 214-241] Aggregating maxi variable 'Weight2' with compact=none mode in 16-bits (Conv_Tile129/Compute.cpp:128:0)
INFO: [HLS 214-241] Aggregating maxi variable 'Weight1' with compact=none mode in 16-bits (Conv_Tile129/Compute.cpp:128:0)
INFO: [HLS 214-241] Aggregating maxi variable 'feature_in4' with compact=none mode in 16-bits (Conv_Tile129/Compute.cpp:128:0)
INFO: [HLS 214-241] Aggregating maxi variable 'feature_in3' with compact=none mode in 16-bits (Conv_Tile129/Compute.cpp:128:0)
INFO: [HLS 214-241] Aggregating maxi variable 'feature_in2' with compact=none mode in 16-bits (Conv_Tile129/Compute.cpp:128:0)
INFO: [HLS 214-241] Aggregating maxi variable 'feature_in1' with compact=none mode in 16-bits (Conv_Tile129/Compute.cpp:128:0)
INFO: [HLS 214-241] Aggregating bram variable 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)::output_buffer0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_10' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_11' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_12' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_13' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_14' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_15' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_16' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_17' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_18' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_19' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_20' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_21' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_22' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_23' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_24' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_25' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_26' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_27' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_28' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_29' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_30' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_31' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'My_Conv(int, int, int, int, int, int, int, int, int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)::output_buffer1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_10' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_11' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_12' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_13' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_14' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_15' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_16' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_17' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_18' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_19' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_20' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_21' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_22' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_23' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_24' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_25' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_26' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_27' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_28' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_29' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_30' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_31' with compact=bit mode in 16-bits
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_31': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_30': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_29': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_28': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_27': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_26': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_25': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_24': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_23': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_22': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_21': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_20': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_19': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_18': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_17': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_16': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_15': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_14': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_13': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_12': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_11': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_10': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_9': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_8': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_7': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_6': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_5': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_4': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_3': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_2': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_1': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer1_0': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_31': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_30': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_29': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_28': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_27': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_26': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_25': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_24': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_23': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_22': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_21': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_20': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_19': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_18': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_17': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_16': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_15': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_14': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_13': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_12': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_11': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_10': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_9': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_8': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_7': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_6': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_5': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_4': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_3': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_2': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_1': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-248] Applying array_reshape to '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E14output_buffer0_0': Cyclic reshaping with factor 2 on dimension 2.
INFO: [HLS 214-115] Multiple burst reads of length 30 and bit width 16 has been inferred on bundle 'IN1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 30 and bit width 16 has been inferred on bundle 'IN2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 30 and bit width 16 has been inferred on bundle 'IN3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 30 and bit width 16 has been inferred on bundle 'IN4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'W1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'W2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'W3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'W4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 16 has been inferred on bundle 'IN1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 16 has been inferred on bundle 'IN2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 16 has been inferred on bundle 'IN3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 16 has been inferred on bundle 'IN4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'anonymous'() has been inferred on bundle 'OUT1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'anonymous'() has been inferred on bundle 'OUT4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'anonymous'() has been inferred on bundle 'OUT3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'anonymous'() has been inferred on bundle 'OUT2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'anonymous'() has been inferred on bundle 'B1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 94.003 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.434 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top My_Conv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.0.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 3.763 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.792 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.1.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 4.189 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.2.prechk.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] Conv_Tile129/Conv_core.cpp:268: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.673 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 4.878 seconds; current allocated memory: 1.434 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.g.1.bc to D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.o.1.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.1.1' in function 'Write_Output_F' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.1.2' in function 'Write_Output_F' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.1.3' in function 'Write_Output_F' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.1.4' in function 'Write_Output_F' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.1.5' in function 'Write_Output_F' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.1.6' in function 'Write_Output_F' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.1.7' in function 'Write_Output_F' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.1.8' in function 'Write_Output_F' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'My_Conv' automatically.
Command         transform done; 17.655 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.o.1.tmp.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:14:18) to (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:44:1) in function 'generic_ceil<float>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv_Tile129/Compute.cpp:123:16) to (Conv_Tile129/Compute.cpp:203:9) in function 'My_Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv_Tile129/Conv_core.cpp:203:9) to (Conv_Tile129/Conv_core.cpp:202:17) in function 'Compute'... converting 513 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_ceil<float>' into 'Write_Output_F' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Load_Input_F' (Conv_Tile129/Conv_core.cpp:13:5)...6 expression(s) balanced.
Command         transform done; 4.899 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 22 seconds. CPU system time: 0 seconds. Elapsed time: 22.564 seconds; current allocated memory: 1.434 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.o.2.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'relu_Out_Tr' (Conv_Tile129/Conv_core.cpp:261:18) in function 'Write_Output_F'.
WARNING: [HLS 200-960] Cannot flatten loop 'Out_Tm' (Conv_Tile129/Conv_core.cpp:281:18) in function 'Write_Output_F' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Tr' (Conv_Tile129/Conv_core.cpp:278:14) in function 'Write_Output_F'.
INFO: [XFORM 203-541] Flattening a loop nest 'Hout' (Conv_Tile129/Pool_core.cpp:109:18) in function 'Pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHout' (Conv_Tile129/Pool_core.cpp:107:14) in function 'Pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'zero_Load_Ky' (Conv_Tile129/Conv_core.cpp:153:14) in function 'Load_Weight'.
INFO: [XFORM 203-541] Flattening a loop nest 'Hout' (Conv_Tile129/Conv_core.cpp:200:22) in function 'Compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Kx' (Conv_Tile129/Conv_core.cpp:198:18) in function 'Compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Ky' (Conv_Tile129/Conv_core.cpp:196:14) in function 'Compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (Conv_Tile129/Compute.cpp:10:31) in function 'Bias2Output'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_0' (Conv_Tile129/Conv_core.cpp:269:64)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_16' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_20' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_24' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_28' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_17' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_21' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_25' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_29' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_18' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_22' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_26' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_30' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_19' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_23' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_27' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_31' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_0' (Conv_Tile129/Pool_core.cpp:121:43)
INFO: [HLS 200-472] Inferring partial write operation for 'My_Conv(int,int,int,int,int,int,int,int,int,int,int,ap_fixed*,ap_fixed*,ap_fixed.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'My_Conv(int,int,int,int,int,int,int,int,int,int,int,ap_fixed*,ap_fixed*,ap_fixed.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'My_Conv(int,int,int,int,int,int,int,int,int,int,int,ap_fixed*,ap_fixed*,ap_fixed.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'My_Conv(int,int,int,int,int,int,int,int,int,int,int,ap_fixed*,ap_fixed*,ap_fixed.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'My_Conv(int,int,int,int,int,int,int,int,int,int,int,ap_fixed*,ap_fixed*,ap_fixed.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'My_Conv(int,int,int,int,int,int,int,int,int,int,int,ap_fixed*,ap_fixed*,ap_fixed.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'My_Conv(int,int,int,int,int,int,int,int,int,int,int,ap_fixed*,ap_fixed*,ap_fixed.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'My_Conv(int,int,int,int,int,int,int,int,int,int,int,ap_fixed*,ap_fixed*,ap_fixed.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'My_Conv(int,int,int,int,int,int,int,int,int,int,int,ap_fixed*,ap_fixed*,ap_fixed.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'My_Conv(int,int,int,int,int,int,int,int,int,int,int,ap_fixed*,ap_fixed*,ap_fixed.24' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.61' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.60' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.59' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.58' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.57' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.56' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.55' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.54' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.53' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.52' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.51' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.50' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.49' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.48' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.47' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.46' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.45' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.44' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.43' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.42' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.41' 
INFO: [HLS 200-472] Inferring partial write operation for '_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_1_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_2_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_3_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_4_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_5_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_6_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_7_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_8_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_9_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_10_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_11_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_12_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_13_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_14_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_15_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_16_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_17_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_18_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_19_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_20_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_21_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_22_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_23_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_24_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_25_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_26_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_27_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_28_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_29_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_30_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_31_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_0' (Conv_Tile129/Conv_core.cpp:162:71)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_1' (Conv_Tile129/Conv_core.cpp:165:75)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_2' (Conv_Tile129/Conv_core.cpp:168:75)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer_0_3' (Conv_Tile129/Conv_core.cpp:171:75)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buffer_0_0' (Conv_Tile129/Pool_core.cpp:58:61)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buffer_1_0' (Conv_Tile129/Pool_core.cpp:59:65)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buffer_2_0' (Conv_Tile129/Pool_core.cpp:60:65)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buffer_0_0' (Conv_Tile129/Pool_core.cpp:64:65)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buffer_1_0' (Conv_Tile129/Pool_core.cpp:68:69)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buffer_2_0' (Conv_Tile129/Pool_core.cpp:72:69)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buffer_3_0' (Conv_Tile129/Pool_core.cpp:61:65)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buffer_0_0' (Conv_Tile129/Conv_core.cpp:59:61)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buffer_1_0' (Conv_Tile129/Conv_core.cpp:60:65)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buffer_2_0' (Conv_Tile129/Conv_core.cpp:61:65)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buffer_0_0' (Conv_Tile129/Conv_core.cpp:65:65)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buffer_1_0' (Conv_Tile129/Conv_core.cpp:69:69)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buffer_2_0' (Conv_Tile129/Conv_core.cpp:73:69)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buffer_3_0' (Conv_Tile129/Conv_core.cpp:62:65)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_0' (Conv_Tile129/Conv_core.cpp:218:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer_0' (Conv_Tile129/Compute.cpp:15:25)
WARNING: [HLS 200-954] Cannot Rewind function Write_Output_F because there are multiple loops inside the region (Conv_Tile129/Conv_core.cpp:15:13)
INFO: [XFORM 203-531] Rewinding loop 'CHout_Hout_Wout' in function 'Pool5'.
WARNING: [HLS 200-954] Cannot Rewind function Load_Weight because there are multiple loops inside the region (Conv_Tile129/Conv_core.cpp:107:1)
INFO: [XFORM 203-531] Rewinding loop 'Load_F_Tr' (Conv_Tile129/Pool_core.cpp:14) in function 'Load_Input_F_Pool'.
INFO: [XFORM 203-531] Rewinding loop 'Load_F_Tr' (Conv_Tile129/Conv_core.cpp:33) in function 'Load_Input_F'.
INFO: [XFORM 203-531] Rewinding loop 'Ky_Hout_Wout' in function 'Compute3'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2' in function 'Bias2Output'.
Command         transform done; 65.02 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 61 seconds. CPU system time: 3 seconds. Elapsed time: 65.023 seconds; current allocated memory: 1.559 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 96.328 sec.
Command     elaborate done; 215.3 sec.
Execute     ap_eval exec zip -j D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.249 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'My_Conv' ...
Execute       ap_set_top_model My_Conv 
WARNING: [SYN 201-103] Legalizing function name 'generic_ceil<float>' to 'generic_ceil_float_s'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
Execute       get_model_list My_Conv -filter all-wo-channel -topdown 
Execute       preproc_iomode -model My_Conv 
Execute       preproc_iomode -model Write_Output_F 
Execute       preproc_iomode -model Write_Output_F_Pipeline_8 
Execute       preproc_iomode -model Write_Output_F_Pipeline_7 
Execute       preproc_iomode -model Write_Output_F_Pipeline_6 
Execute       preproc_iomode -model Write_Output_F_Pipeline_5 
Execute       preproc_iomode -model Write_Output_F_Pipeline_4 
Execute       preproc_iomode -model Write_Output_F_Pipeline_3 
Execute       preproc_iomode -model Write_Output_F_Pipeline_2 
Execute       preproc_iomode -model Write_Output_F_Pipeline_1 
Execute       preproc_iomode -model Load_And_Compute 
Execute       preproc_iomode -model Pool5 
Execute       preproc_iomode -model Load_Input_F_Pool 
Execute       preproc_iomode -model Compute3 
Execute       preproc_iomode -model Load_Weight 
Execute       preproc_iomode -model Load_Input_F 
Execute       preproc_iomode -model Bias2Output 
Execute       preproc_iomode -model My_Conv_Pipeline_1 
Execute       preproc_iomode -model __hls_fptosi_float_i32 
Execute       preproc_iomode -model generic_ceil<float> 
Execute       get_model_list My_Conv -filter all-wo-channel 
INFO-FLOW: Model list for configure: generic_ceil<float> __hls_fptosi_float_i32 My_Conv_Pipeline_1 Bias2Output Load_Input_F Load_Weight Compute3 Load_Input_F_Pool Pool5 Load_And_Compute Write_Output_F_Pipeline_1 Write_Output_F_Pipeline_2 Write_Output_F_Pipeline_3 Write_Output_F_Pipeline_4 Write_Output_F_Pipeline_5 Write_Output_F_Pipeline_6 Write_Output_F_Pipeline_7 Write_Output_F_Pipeline_8 Write_Output_F My_Conv
INFO-FLOW: Configuring Module : generic_ceil<float> ...
Execute       set_default_model generic_ceil<float> 
Execute       apply_spec_resource_limit generic_ceil<float> 
INFO-FLOW: Configuring Module : __hls_fptosi_float_i32 ...
Execute       set_default_model __hls_fptosi_float_i32 
Execute       apply_spec_resource_limit __hls_fptosi_float_i32 
INFO-FLOW: Configuring Module : My_Conv_Pipeline_1 ...
Execute       set_default_model My_Conv_Pipeline_1 
Execute       apply_spec_resource_limit My_Conv_Pipeline_1 
INFO-FLOW: Configuring Module : Bias2Output ...
Execute       set_default_model Bias2Output 
Execute       apply_spec_resource_limit Bias2Output 
INFO-FLOW: Configuring Module : Load_Input_F ...
Execute       set_default_model Load_Input_F 
Execute       apply_spec_resource_limit Load_Input_F 
INFO-FLOW: Configuring Module : Load_Weight ...
Execute       set_default_model Load_Weight 
Execute       apply_spec_resource_limit Load_Weight 
INFO-FLOW: Configuring Module : Compute3 ...
Execute       set_default_model Compute3 
Execute       apply_spec_resource_limit Compute3 
INFO-FLOW: Configuring Module : Load_Input_F_Pool ...
Execute       set_default_model Load_Input_F_Pool 
Execute       apply_spec_resource_limit Load_Input_F_Pool 
INFO-FLOW: Configuring Module : Pool5 ...
Execute       set_default_model Pool5 
Execute       apply_spec_resource_limit Pool5 
INFO-FLOW: Configuring Module : Load_And_Compute ...
Execute       set_default_model Load_And_Compute 
Execute       apply_spec_resource_limit Load_And_Compute 
INFO-FLOW: Configuring Module : Write_Output_F_Pipeline_1 ...
Execute       set_default_model Write_Output_F_Pipeline_1 
Execute       apply_spec_resource_limit Write_Output_F_Pipeline_1 
INFO-FLOW: Configuring Module : Write_Output_F_Pipeline_2 ...
Execute       set_default_model Write_Output_F_Pipeline_2 
Execute       apply_spec_resource_limit Write_Output_F_Pipeline_2 
INFO-FLOW: Configuring Module : Write_Output_F_Pipeline_3 ...
Execute       set_default_model Write_Output_F_Pipeline_3 
Execute       apply_spec_resource_limit Write_Output_F_Pipeline_3 
INFO-FLOW: Configuring Module : Write_Output_F_Pipeline_4 ...
Execute       set_default_model Write_Output_F_Pipeline_4 
Execute       apply_spec_resource_limit Write_Output_F_Pipeline_4 
INFO-FLOW: Configuring Module : Write_Output_F_Pipeline_5 ...
Execute       set_default_model Write_Output_F_Pipeline_5 
Execute       apply_spec_resource_limit Write_Output_F_Pipeline_5 
INFO-FLOW: Configuring Module : Write_Output_F_Pipeline_6 ...
Execute       set_default_model Write_Output_F_Pipeline_6 
Execute       apply_spec_resource_limit Write_Output_F_Pipeline_6 
INFO-FLOW: Configuring Module : Write_Output_F_Pipeline_7 ...
Execute       set_default_model Write_Output_F_Pipeline_7 
Execute       apply_spec_resource_limit Write_Output_F_Pipeline_7 
INFO-FLOW: Configuring Module : Write_Output_F_Pipeline_8 ...
Execute       set_default_model Write_Output_F_Pipeline_8 
Execute       apply_spec_resource_limit Write_Output_F_Pipeline_8 
INFO-FLOW: Configuring Module : Write_Output_F ...
Execute       set_default_model Write_Output_F 
Execute       apply_spec_resource_limit Write_Output_F 
INFO-FLOW: Configuring Module : My_Conv ...
Execute       set_default_model My_Conv 
Execute       apply_spec_resource_limit My_Conv 
INFO-FLOW: Model list for preprocess: generic_ceil<float> __hls_fptosi_float_i32 My_Conv_Pipeline_1 Bias2Output Load_Input_F Load_Weight Compute3 Load_Input_F_Pool Pool5 Load_And_Compute Write_Output_F_Pipeline_1 Write_Output_F_Pipeline_2 Write_Output_F_Pipeline_3 Write_Output_F_Pipeline_4 Write_Output_F_Pipeline_5 Write_Output_F_Pipeline_6 Write_Output_F_Pipeline_7 Write_Output_F_Pipeline_8 Write_Output_F My_Conv
INFO-FLOW: Preprocessing Module: generic_ceil<float> ...
Execute       set_default_model generic_ceil<float> 
Execute       cdfg_preprocess -model generic_ceil<float> 
Execute       rtl_gen_preprocess generic_ceil<float> 
INFO-FLOW: Preprocessing Module: __hls_fptosi_float_i32 ...
Execute       set_default_model __hls_fptosi_float_i32 
Execute       cdfg_preprocess -model __hls_fptosi_float_i32 
Execute       rtl_gen_preprocess __hls_fptosi_float_i32 
INFO-FLOW: Preprocessing Module: My_Conv_Pipeline_1 ...
Execute       set_default_model My_Conv_Pipeline_1 
Execute       cdfg_preprocess -model My_Conv_Pipeline_1 
Execute       rtl_gen_preprocess My_Conv_Pipeline_1 
INFO-FLOW: Preprocessing Module: Bias2Output ...
Execute       set_default_model Bias2Output 
Execute       cdfg_preprocess -model Bias2Output 
Execute       rtl_gen_preprocess Bias2Output 
INFO-FLOW: Preprocessing Module: Load_Input_F ...
Execute       set_default_model Load_Input_F 
Execute       cdfg_preprocess -model Load_Input_F 
Command       cdfg_preprocess done; 0.136 sec.
Execute       rtl_gen_preprocess Load_Input_F 
INFO-FLOW: Preprocessing Module: Load_Weight ...
Execute       set_default_model Load_Weight 
Execute       cdfg_preprocess -model Load_Weight 
Command       cdfg_preprocess done; 1.404 sec.
Execute       rtl_gen_preprocess Load_Weight 
INFO-FLOW: Preprocessing Module: Compute3 ...
Execute       set_default_model Compute3 
Execute       cdfg_preprocess -model Compute3 
Execute       rtl_gen_preprocess Compute3 
INFO-FLOW: Preprocessing Module: Load_Input_F_Pool ...
Execute       set_default_model Load_Input_F_Pool 
Execute       cdfg_preprocess -model Load_Input_F_Pool 
Command       cdfg_preprocess done; 0.119 sec.
Execute       rtl_gen_preprocess Load_Input_F_Pool 
INFO-FLOW: Preprocessing Module: Pool5 ...
Execute       set_default_model Pool5 
Execute       cdfg_preprocess -model Pool5 
Execute       rtl_gen_preprocess Pool5 
INFO-FLOW: Preprocessing Module: Load_And_Compute ...
Execute       set_default_model Load_And_Compute 
Execute       cdfg_preprocess -model Load_And_Compute 
Execute       rtl_gen_preprocess Load_And_Compute 
INFO-FLOW: Preprocessing Module: Write_Output_F_Pipeline_1 ...
Execute       set_default_model Write_Output_F_Pipeline_1 
Execute       cdfg_preprocess -model Write_Output_F_Pipeline_1 
Execute       rtl_gen_preprocess Write_Output_F_Pipeline_1 
INFO-FLOW: Preprocessing Module: Write_Output_F_Pipeline_2 ...
Execute       set_default_model Write_Output_F_Pipeline_2 
Execute       cdfg_preprocess -model Write_Output_F_Pipeline_2 
Execute       rtl_gen_preprocess Write_Output_F_Pipeline_2 
INFO-FLOW: Preprocessing Module: Write_Output_F_Pipeline_3 ...
Execute       set_default_model Write_Output_F_Pipeline_3 
Execute       cdfg_preprocess -model Write_Output_F_Pipeline_3 
Execute       rtl_gen_preprocess Write_Output_F_Pipeline_3 
INFO-FLOW: Preprocessing Module: Write_Output_F_Pipeline_4 ...
Execute       set_default_model Write_Output_F_Pipeline_4 
Execute       cdfg_preprocess -model Write_Output_F_Pipeline_4 
Execute       rtl_gen_preprocess Write_Output_F_Pipeline_4 
INFO-FLOW: Preprocessing Module: Write_Output_F_Pipeline_5 ...
Execute       set_default_model Write_Output_F_Pipeline_5 
Execute       cdfg_preprocess -model Write_Output_F_Pipeline_5 
Execute       rtl_gen_preprocess Write_Output_F_Pipeline_5 
INFO-FLOW: Preprocessing Module: Write_Output_F_Pipeline_6 ...
Execute       set_default_model Write_Output_F_Pipeline_6 
Execute       cdfg_preprocess -model Write_Output_F_Pipeline_6 
Execute       rtl_gen_preprocess Write_Output_F_Pipeline_6 
INFO-FLOW: Preprocessing Module: Write_Output_F_Pipeline_7 ...
Execute       set_default_model Write_Output_F_Pipeline_7 
Execute       cdfg_preprocess -model Write_Output_F_Pipeline_7 
Execute       rtl_gen_preprocess Write_Output_F_Pipeline_7 
INFO-FLOW: Preprocessing Module: Write_Output_F_Pipeline_8 ...
Execute       set_default_model Write_Output_F_Pipeline_8 
Execute       cdfg_preprocess -model Write_Output_F_Pipeline_8 
Execute       rtl_gen_preprocess Write_Output_F_Pipeline_8 
INFO-FLOW: Preprocessing Module: Write_Output_F ...
Execute       set_default_model Write_Output_F 
Execute       cdfg_preprocess -model Write_Output_F 
Execute       rtl_gen_preprocess Write_Output_F 
INFO-FLOW: Preprocessing Module: My_Conv ...
Execute       set_default_model My_Conv 
Execute       cdfg_preprocess -model My_Conv 
Execute       rtl_gen_preprocess My_Conv 
INFO-FLOW: Model list for synthesis: generic_ceil<float> __hls_fptosi_float_i32 My_Conv_Pipeline_1 Bias2Output Load_Input_F Load_Weight Compute3 Load_Input_F_Pool Pool5 Load_And_Compute Write_Output_F_Pipeline_1 Write_Output_F_Pipeline_2 Write_Output_F_Pipeline_3 Write_Output_F_Pipeline_4 Write_Output_F_Pipeline_5 Write_Output_F_Pipeline_6 Write_Output_F_Pipeline_7 Write_Output_F_Pipeline_8 Write_Output_F My_Conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_ceil_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_ceil<float> 
Execute       schedule -model generic_ceil<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.447 seconds; current allocated memory: 1.581 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/generic_ceil_float_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/generic_ceil_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_ceil<float>.
Execute       set_default_model generic_ceil<float> 
Execute       bind -model generic_ceil<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.162 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.582 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/generic_ceil_float_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.151 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/generic_ceil_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_ceil<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model __hls_fptosi_float_i32 
Execute       schedule -model __hls_fptosi_float_i32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.582 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/p_hls_fptosi_float_i32.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/p_hls_fptosi_float_i32.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptosi_float_i32.
Execute       set_default_model __hls_fptosi_float_i32 
Execute       bind -model __hls_fptosi_float_i32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.582 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/p_hls_fptosi_float_i32.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/p_hls_fptosi_float_i32.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptosi_float_i32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'My_Conv_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model My_Conv_Pipeline_1 
Execute       schedule -model My_Conv_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.203 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.583 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling My_Conv_Pipeline_1.
Execute       set_default_model My_Conv_Pipeline_1 
Execute       bind -model My_Conv_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.583 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding My_Conv_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bias2Output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Bias2Output 
Execute       schedule -model Bias2Output 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.458 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 1.587 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Bias2Output.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Bias2Output.sched.adb -f 
INFO-FLOW: Finish scheduling Bias2Output.
Execute       set_default_model Bias2Output 
Execute       bind -model Bias2Output 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.203 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.587 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Bias2Output.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.176 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Bias2Output.bind.adb -f 
INFO-FLOW: Finish binding Bias2Output.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Load_Input_F' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Load_Input_F 
Execute       schedule -model Load_Input_F 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Load_F_Tr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 30, Depth = 66, loop 'Load_F_Tr'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.831 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.175 seconds; current allocated memory: 1.663 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.428 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F.sched.adb -f 
Command       db_write done; 0.184 sec.
INFO-FLOW: Finish scheduling Load_Input_F.
Execute       set_default_model Load_Input_F 
Execute       bind -model Load_Input_F 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.631 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.247 seconds; current allocated memory: 1.663 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.167 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F.bind.adb -f 
Command       db_write done; 0.241 sec.
INFO-FLOW: Finish binding Load_Input_F.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Load_Weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Load_Weight 
Execute       schedule -model Load_Weight 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln123_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Load_Tm'.
INFO: [SCHED 204-61] Pipelining loop 'zero_Load_Ky_zero_Load_Kx'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 9, Depth = 21, loop 'Load_Tm'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'zero_Load_Ky_zero_Load_Kx'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.277 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.776 seconds; current allocated memory: 1.663 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Weight.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.503 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Weight.sched.adb -f 
Command       db_write done; 0.466 sec.
INFO-FLOW: Finish scheduling Load_Weight.
Execute       set_default_model Load_Weight 
Execute       bind -model Load_Weight 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.924 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.895 seconds; current allocated memory: 1.669 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Weight.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.09 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Weight.bind.adb -f 
Command       db_write done; 0.585 sec.
INFO-FLOW: Finish binding Load_Weight.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Compute3 
Execute       schedule -model Compute3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_519) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_518) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_517) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_516) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_514) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_513) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_512) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_511) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_510) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_509) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_508) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_507) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_506) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_505) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_504) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_503) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_502) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_501) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_500) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_499) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_498) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_497) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_496) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_495) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_494) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_493) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_492) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_490) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_489) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_488) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_487) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_485) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_484) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_483) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_482) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_481) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_480) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_479) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_478) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_477) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_476) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_475) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_474) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_473) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_472) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_471) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_470) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_469) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_468) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_467) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_466) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_465) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_464) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_463) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_462) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_461) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_460) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_459) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_458) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_457) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_456) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_455) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_454) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_453) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_452) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_451) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_450) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_449) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_448) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_447) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_446) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_445) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_444) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_443) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_442) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_441) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_440) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_439) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_438) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_437) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_436) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_435) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_434) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_433) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_432) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_431) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_430) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_429) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_428) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_426) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_425) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_424) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_423) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_422) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_421) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_420) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_419) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_418) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_417) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_416) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_415) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_414) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_413) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_412) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_411) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_410) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_409) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_408) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_407) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_405) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_404) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_403) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_402) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_400) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_399) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_398) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_397) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_395) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_394) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_392) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_391) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_390) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_389) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_388) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_386) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_385) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_384) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_383) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_382) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_379) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_375) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_373) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_369) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_367) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_363) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_361) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_355) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_265) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Ky_Hout_Wout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'Ky_Hout_Wout'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 18.218 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19 seconds. CPU system time: 1 seconds. Elapsed time: 19.981 seconds; current allocated memory: 1.748 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.262 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute3.sched.adb -f 
Command       db_write done; 3.387 sec.
INFO-FLOW: Finish scheduling Compute3.
Execute       set_default_model Compute3 
Execute       bind -model Compute3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 10.982 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19 seconds. CPU system time: 0 seconds. Elapsed time: 18.633 seconds; current allocated memory: 1.748 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 25.539 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute3.bind.adb -f 
Command       db_write done; 3.806 sec.
INFO-FLOW: Finish binding Compute3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Load_Input_F_Pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Load_Input_F_Pool 
Execute       schedule -model Load_Input_F_Pool 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Load_F_Tr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 28, Final II = 28, Depth = 62, loop 'Load_F_Tr'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.557 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31 seconds. CPU system time: 1 seconds. Elapsed time: 32.001 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F_Pool.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.492 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F_Pool.sched.adb -f 
Command       db_write done; 0.284 sec.
INFO-FLOW: Finish scheduling Load_Input_F_Pool.
Execute       set_default_model Load_Input_F_Pool 
Execute       bind -model Load_Input_F_Pool 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.661 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.438 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F_Pool.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.084 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F_Pool.bind.adb -f 
Command       db_write done; 0.224 sec.
INFO-FLOW: Finish binding Load_Input_F_Pool.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Pool5 
Execute       schedule -model Pool5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHout_Hout_Wout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'CHout_Hout_Wout'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.393 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.8 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool5.sched.adb -f 
INFO-FLOW: Finish scheduling Pool5.
Execute       set_default_model Pool5 
Execute       bind -model Pool5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.227 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.195 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool5.bind.adb -f 
INFO-FLOW: Finish binding Pool5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Load_And_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Load_And_Compute 
Execute       schedule -model Load_And_Compute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.201 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_And_Compute.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_And_Compute.sched.adb -f 
INFO-FLOW: Finish scheduling Load_And_Compute.
Execute       set_default_model Load_And_Compute 
Execute       bind -model Load_And_Compute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 7.958 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.087 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_And_Compute.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 22.822 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_And_Compute.bind.adb -f 
INFO-FLOW: Finish binding Load_And_Compute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_Output_F_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Write_Output_F_Pipeline_1 
Execute       schedule -model Write_Output_F_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.189 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23 seconds. CPU system time: 0 seconds. Elapsed time: 23.185 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling Write_Output_F_Pipeline_1.
Execute       set_default_model Write_Output_F_Pipeline_1 
Execute       bind -model Write_Output_F_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.192 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding Write_Output_F_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_Output_F_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Write_Output_F_Pipeline_2 
Execute       schedule -model Write_Output_F_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.187 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling Write_Output_F_Pipeline_2.
Execute       set_default_model Write_Output_F_Pipeline_2 
Execute       bind -model Write_Output_F_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.195 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding Write_Output_F_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_Output_F_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Write_Output_F_Pipeline_3 
Execute       schedule -model Write_Output_F_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.192 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.135 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling Write_Output_F_Pipeline_3.
Execute       set_default_model Write_Output_F_Pipeline_3 
Execute       bind -model Write_Output_F_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.188 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding Write_Output_F_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_Output_F_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Write_Output_F_Pipeline_4 
Execute       schedule -model Write_Output_F_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.191 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling Write_Output_F_Pipeline_4.
Execute       set_default_model Write_Output_F_Pipeline_4 
Execute       bind -model Write_Output_F_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.194 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding Write_Output_F_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_Output_F_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Write_Output_F_Pipeline_5 
Execute       schedule -model Write_Output_F_Pipeline_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.178 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_5.sched.adb -f 
INFO-FLOW: Finish scheduling Write_Output_F_Pipeline_5.
Execute       set_default_model Write_Output_F_Pipeline_5 
Execute       bind -model Write_Output_F_Pipeline_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.184 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.129 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_5.bind.adb -f 
INFO-FLOW: Finish binding Write_Output_F_Pipeline_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_Output_F_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Write_Output_F_Pipeline_6 
Execute       schedule -model Write_Output_F_Pipeline_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.178 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_6.sched.adb -f 
INFO-FLOW: Finish scheduling Write_Output_F_Pipeline_6.
Execute       set_default_model Write_Output_F_Pipeline_6 
Execute       bind -model Write_Output_F_Pipeline_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.184 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_6.bind.adb -f 
INFO-FLOW: Finish binding Write_Output_F_Pipeline_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_Output_F_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Write_Output_F_Pipeline_7 
Execute       schedule -model Write_Output_F_Pipeline_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.184 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_7.sched.adb -f 
INFO-FLOW: Finish scheduling Write_Output_F_Pipeline_7.
Execute       set_default_model Write_Output_F_Pipeline_7 
Execute       bind -model Write_Output_F_Pipeline_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.188 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_7.bind.adb -f 
INFO-FLOW: Finish binding Write_Output_F_Pipeline_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_Output_F_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Write_Output_F_Pipeline_8 
Execute       schedule -model Write_Output_F_Pipeline_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_8.sched.adb -f 
INFO-FLOW: Finish scheduling Write_Output_F_Pipeline_8.
Execute       set_default_model Write_Output_F_Pipeline_8 
Execute       bind -model Write_Output_F_Pipeline_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.188 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_8.bind.adb -f 
INFO-FLOW: Finish binding Write_Output_F_Pipeline_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_Output_F' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Write_Output_F 
Execute       schedule -model Write_Output_F 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln278_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'relu_Out_Tr_relu_Out_Tc'.
WARNING: [HLS 200-880] The II Violation in module 'Write_Output_F' (loop 'relu_Out_Tr_relu_Out_Tc'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buffer_0_addr_write_ln269', Conv_Tile129/Conv_core.cpp:269) of constant <constant:_ssdm_op_Write.bram.i32> on array 'output_buffer_0' and 'load' operation ('output_buffer_0_load', Conv_Tile129/Conv_core.cpp:268) on array 'output_buffer_0'.
WARNING: [HLS 200-880] The II Violation in module 'Write_Output_F' (loop 'relu_Out_Tr_relu_Out_Tc'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buffer_0_addr_write_ln269', Conv_Tile129/Conv_core.cpp:269) of constant <constant:_ssdm_op_Write.bram.i32> on array 'output_buffer_0' and 'load' operation ('output_buffer_0_load', Conv_Tile129/Conv_core.cpp:268) on array 'output_buffer_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'relu_Out_Tr_relu_Out_Tc'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.974 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.141 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.284 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F.sched.adb -f 
INFO-FLOW: Finish scheduling Write_Output_F.
Execute       set_default_model Write_Output_F 
Execute       bind -model Write_Output_F 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.547 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.926 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.061 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F.bind.adb -f 
Command       db_write done; 0.129 sec.
INFO-FLOW: Finish binding Write_Output_F.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'My_Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model My_Conv 
Execute       schedule -model My_Conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.469 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.763 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.565 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.sched.adb -f 
INFO-FLOW: Finish scheduling My_Conv.
Execute       set_default_model My_Conv 
Execute       bind -model My_Conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 8.599 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.228 seconds; current allocated memory: 1.801 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 24.238 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.bind.adb -f 
Command       db_write done; 0.102 sec.
INFO-FLOW: Finish binding My_Conv.
Execute       get_model_list My_Conv -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess generic_ceil<float> 
Execute       rtl_gen_preprocess __hls_fptosi_float_i32 
Execute       rtl_gen_preprocess My_Conv_Pipeline_1 
Execute       rtl_gen_preprocess Bias2Output 
Execute       rtl_gen_preprocess Load_Input_F 
Execute       rtl_gen_preprocess Load_Weight 
Execute       rtl_gen_preprocess Compute3 
Execute       rtl_gen_preprocess Load_Input_F_Pool 
Execute       rtl_gen_preprocess Pool5 
Execute       rtl_gen_preprocess Load_And_Compute 
Execute       rtl_gen_preprocess Write_Output_F_Pipeline_1 
Execute       rtl_gen_preprocess Write_Output_F_Pipeline_2 
Execute       rtl_gen_preprocess Write_Output_F_Pipeline_3 
Execute       rtl_gen_preprocess Write_Output_F_Pipeline_4 
Execute       rtl_gen_preprocess Write_Output_F_Pipeline_5 
Execute       rtl_gen_preprocess Write_Output_F_Pipeline_6 
Execute       rtl_gen_preprocess Write_Output_F_Pipeline_7 
Execute       rtl_gen_preprocess Write_Output_F_Pipeline_8 
Execute       rtl_gen_preprocess Write_Output_F 
Execute       rtl_gen_preprocess My_Conv 
INFO-FLOW: Model list for RTL generation: generic_ceil<float> __hls_fptosi_float_i32 My_Conv_Pipeline_1 Bias2Output Load_Input_F Load_Weight Compute3 Load_Input_F_Pool Pool5 Load_And_Compute Write_Output_F_Pipeline_1 Write_Output_F_Pipeline_2 Write_Output_F_Pipeline_3 Write_Output_F_Pipeline_4 Write_Output_F_Pipeline_5 Write_Output_F_Pipeline_6 Write_Output_F_Pipeline_7 Write_Output_F_Pipeline_8 Write_Output_F My_Conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_ceil_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model generic_ceil<float> -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/generic_ceil_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_ceil_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 25 seconds. CPU system time: 0 seconds. Elapsed time: 24.564 seconds; current allocated memory: 1.801 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_ceil<float> -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_generic_ceil_float_s 
Execute       gen_rtl generic_ceil<float> -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_generic_ceil_float_s 
Execute       syn_report -csynth -model generic_ceil<float> -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/generic_ceil_float_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model generic_ceil<float> -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/generic_ceil_float_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model generic_ceil<float> -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/generic_ceil_float_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model generic_ceil<float> -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/generic_ceil_float_s.adb 
Execute       db_write -model generic_ceil<float> -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generic_ceil<float> -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/generic_ceil_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model __hls_fptosi_float_i32 -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.801 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_p_hls_fptosi_float_i32 
Execute       gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_p_hls_fptosi_float_i32 
Execute       syn_report -csynth -model __hls_fptosi_float_i32 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/p_hls_fptosi_float_i32_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model __hls_fptosi_float_i32 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/p_hls_fptosi_float_i32_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model __hls_fptosi_float_i32 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/p_hls_fptosi_float_i32.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model __hls_fptosi_float_i32 -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/p_hls_fptosi_float_i32.adb 
Execute       db_write -model __hls_fptosi_float_i32 -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info __hls_fptosi_float_i32 -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/p_hls_fptosi_float_i32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'My_Conv_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model My_Conv_Pipeline_1 -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'My_Conv_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'My_Conv_Pipeline_1/m_axi_B1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'My_Conv_Pipeline_1/m_axi_B1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'My_Conv_Pipeline_1/m_axi_B1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'My_Conv_Pipeline_1/m_axi_B1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'My_Conv_Pipeline_1/m_axi_B1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'My_Conv_Pipeline_1/m_axi_B1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'My_Conv_Pipeline_1/m_axi_B1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'My_Conv_Pipeline_1/m_axi_B1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'My_Conv_Pipeline_1/m_axi_B1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'My_Conv_Pipeline_1/m_axi_B1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'My_Conv_Pipeline_1/m_axi_B1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'My_Conv_Pipeline_1/m_axi_B1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'My_Conv_Pipeline_1'.
Command       create_rtl_model done; 0.515 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.742 seconds; current allocated memory: 1.801 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl My_Conv_Pipeline_1 -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_My_Conv_Pipeline_1 
Execute       gen_rtl My_Conv_Pipeline_1 -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_My_Conv_Pipeline_1 
Execute       syn_report -csynth -model My_Conv_Pipeline_1 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/My_Conv_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model My_Conv_Pipeline_1 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/My_Conv_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model My_Conv_Pipeline_1 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model My_Conv_Pipeline_1 -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv_Pipeline_1.adb 
Execute       db_write -model My_Conv_Pipeline_1 -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info My_Conv_Pipeline_1 -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bias2Output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Bias2Output -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Bias2Output.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bias2Output'.
Command       create_rtl_model done; 0.107 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.801 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Bias2Output -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_Bias2Output 
Execute       gen_rtl Bias2Output -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_Bias2Output 
Execute       syn_report -csynth -model Bias2Output -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Bias2Output_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.105 sec.
Execute       syn_report -rtlxml -model Bias2Output -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Bias2Output_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Bias2Output -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Bias2Output.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.242 sec.
Execute       db_write -model Bias2Output -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Bias2Output.adb 
Command       db_write done; 0.124 sec.
Execute       db_write -model Bias2Output -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Bias2Output -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Bias2Output 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Load_Input_F' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Load_Input_F -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_30s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10ns_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Load_Input_F'.
Command       create_rtl_model done; 0.488 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.801 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Load_Input_F -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_Load_Input_F 
Execute       gen_rtl Load_Input_F -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_Load_Input_F 
Execute       syn_report -csynth -model Load_Input_F -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Load_Input_F_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.639 sec.
Execute       syn_report -rtlxml -model Load_Input_F -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Load_Input_F_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.331 sec.
Execute       syn_report -verbosereport -model Load_Input_F -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.505 sec.
Execute       db_write -model Load_Input_F -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F.adb 
Command       db_write done; 0.575 sec.
Execute       db_write -model Load_Input_F -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Load_Input_F -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Load_Weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Load_Weight -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Weight.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_19ns_31ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_5ns_14ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Load_Weight'.
Command       create_rtl_model done; 0.978 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 6.101 seconds; current allocated memory: 1.801 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Load_Weight -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_Load_Weight 
Execute       gen_rtl Load_Weight -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_Load_Weight 
Execute       syn_report -csynth -model Load_Weight -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Load_Weight_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.445 sec.
Execute       syn_report -rtlxml -model Load_Weight -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Load_Weight_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.222 sec.
Execute       syn_report -verbosereport -model Load_Weight -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Weight.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.389 sec.
Execute       db_write -model Load_Weight -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Weight.adb 
Command       db_write done; 0.819 sec.
Execute       db_write -model Load_Weight -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Load_Weight -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Weight 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Compute3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Compute3 -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute3.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'Compute3' is 11813 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_32_4_1': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Compute3'.
Command       create_rtl_model done; 3.549 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 3 seconds. Elapsed time: 9.752 seconds; current allocated memory: 1.843 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Compute3 -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_Compute3 
Command       gen_rtl done; 0.144 sec.
Execute       gen_rtl Compute3 -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_Compute3 
Command       gen_rtl done; 0.136 sec.
Execute       syn_report -csynth -model Compute3 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Compute3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 14.486 sec.
Execute       syn_report -rtlxml -model Compute3 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Compute3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 7.109 sec.
Execute       syn_report -verbosereport -model Compute3 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 32.022 sec.
Execute       db_write -model Compute3 -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute3.adb 
Command       db_write done; 11.265 sec.
Execute       db_write -model Compute3 -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 2.725 sec.
Execute       gen_tb_info Compute3 -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Load_Input_F_Pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Load_Input_F_Pool -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F_Pool.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_30s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_10ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10ns_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10ns_42_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Load_Input_F_Pool'.
Command       create_rtl_model done; 0.511 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 70 seconds. CPU system time: 16 seconds. Elapsed time: 87.34 seconds; current allocated memory: 2.074 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Load_Input_F_Pool -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_Load_Input_F_Pool 
Execute       gen_rtl Load_Input_F_Pool -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_Load_Input_F_Pool 
Execute       syn_report -csynth -model Load_Input_F_Pool -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Load_Input_F_Pool_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.593 sec.
Execute       syn_report -rtlxml -model Load_Input_F_Pool -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Load_Input_F_Pool_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.325 sec.
Execute       syn_report -verbosereport -model Load_Input_F_Pool -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F_Pool.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.402 sec.
Execute       db_write -model Load_Input_F_Pool -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F_Pool.adb 
Command       db_write done; 0.539 sec.
Execute       db_write -model Load_Input_F_Pool -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.272 sec.
Execute       gen_tb_info Load_Input_F_Pool -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F_Pool 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Pool5 -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool5.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_14s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_5s_5_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_16_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_43_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool5'.
Command       create_rtl_model done; 0.234 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 5.202 seconds; current allocated memory: 2.074 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Pool5 -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_Pool5 
Execute       gen_rtl Pool5 -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_Pool5 
Execute       syn_report -csynth -model Pool5 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Pool5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.128 sec.
Execute       syn_report -rtlxml -model Pool5 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Pool5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Pool5 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.261 sec.
Execute       db_write -model Pool5 -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool5.adb 
Command       db_write done; 0.109 sec.
Execute       db_write -model Pool5 -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.257 sec.
Execute       gen_tb_info Pool5 -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Load_And_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Load_And_Compute -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_And_Compute.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_263_RAM_2P_BRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_264_RAM_2P_BRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_265_RAM_2P_BRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_266_RAM_2P_BRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_267_RAM_2P_BRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_268_RAM_2P_BRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_269_RAM_2P_BRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_270_RAM_2P_BRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_391_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_392_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_393_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_394_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_79_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_78_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_77_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_76_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_39_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_38_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_37_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_36_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_27_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_26_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_25_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_24_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_23_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_22_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_21_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_20_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_19_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_18_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_17_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_16_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_15_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_14_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_13_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_12_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_11_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_10_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_9_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_8_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_7_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_6_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_5_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_4_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_3_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_2_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_1_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_WhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_395_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_396_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_397_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_398_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_399_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_400_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_401_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_402_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_7_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixe5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixe6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_Load_mulmulmulmulmulmulAnd_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_Load_mulmulmulmulmulmulAnd_Compute_ap_fixed_ap_fixed_ap_fixe7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_6_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixe8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_403_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_404_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_405_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_406_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_407_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_408_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_409_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_410_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_99_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_98_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_97_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_96_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_95_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_94_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_93_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_92_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_91_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_90_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_89_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_88_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_87_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_86_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_85_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_84_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_83_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_82_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_81_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_80_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_75_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_74_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_73_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_72_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_71_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_70_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_69_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_68_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_5_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_4_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_67_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_66_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_65_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_64_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_63_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_62_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_61_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_60_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_59_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_58_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_57_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_56_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_55_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_54_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_b0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_53_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_b1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_52_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_b2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_51_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_b3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_50_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_b4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_49_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_b5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_48_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_b6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_47_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_b7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_46_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_b8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_45_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_b9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_44_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_43_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_42_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_ccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_41_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_40_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_ceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_35_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_34_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_33_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_chv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_32_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_civ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_31_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_30_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_ckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_29_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_clv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_28_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_255_RAM_2P_BRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_256_RAM_2P_BRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_257_RAM_2P_BRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_258_RAM_2P_BRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_259_RAM_2P_BRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_crw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_260_RAM_2P_BRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_csw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_261_RAM_2P_BRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_ctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_262_RAM_2P_BRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_271_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_272_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_273_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_274_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_311_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_czy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_312_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_313_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_314_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_351_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_352_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_353_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_354_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_363_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_364_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_365_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_366_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_367_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_368_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_369_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_370_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_371_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_372_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_373_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_374_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_375_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_376_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_377_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_378_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_379_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_380_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_381_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_cZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_382_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_c0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_383_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_c1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_384_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_c2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_385_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_c3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_386_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_c4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_387_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_c5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_388_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_c6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_389_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_c7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_390_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_c8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_275_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_c9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_276_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_daE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_277_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_278_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_279_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_ddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_280_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_deE' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_deE' is changed to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_deE_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_281_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_282_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_15_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixedhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_14_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixediF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_13_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixedjF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_12_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixedkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_283_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_284_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_285_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dnG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_286_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_doG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_287_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_288_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_289_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_drG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_290_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_291_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_292_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_duH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_293_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_294_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_295_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dxH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_296_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_297_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_298_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_299_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_300_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_301_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_302_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dEI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_303_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_304_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_305_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_306_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_307_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_308_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_309_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_310_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_315_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_316_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dOK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_317_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_318_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_319_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_320_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_321_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_322_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_11_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixedVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_10_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixedWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_9_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixedXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_8_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixedYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_323_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_dZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_324_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_d0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_325_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_d1M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_326_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_d2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_327_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_d3M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_328_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_d4N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_329_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_d5N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_330_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_d6N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_331_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_d7N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_332_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_d8N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_333_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_d9N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_334_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_eaO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_335_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_ebO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_336_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_ecO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_337_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_edO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_338_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_eeO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_339_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_efO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_340_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_egO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_341_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_ehP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_342_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_eiP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_343_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_ejP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_344_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_ekP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_345_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_elP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_346_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_emP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_347_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_enQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_348_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_eoQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_349_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_epQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_350_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_eqQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_355_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_erQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_356_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_esQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_357_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_etR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_358_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_euR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_359_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_evR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_360_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_ewR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_361_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_exR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_362_RAM_2P_LUTRAM_1R1W' to 'Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_eyR' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'Load_And_Compute'.
Command       create_rtl_model done; 11.025 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 12.304 seconds; current allocated memory: 2.077 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Load_And_Compute -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_Load_And_Compute 
Execute       gen_rtl Load_And_Compute -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_Load_And_Compute 
Execute       syn_report -csynth -model Load_And_Compute -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Load_And_Compute_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.309 sec.
Execute       syn_report -rtlxml -model Load_And_Compute -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Load_And_Compute_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.136 sec.
Execute       syn_report -verbosereport -model Load_And_Compute -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_And_Compute.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 22.885 sec.
Execute       db_write -model Load_And_Compute -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_And_Compute.adb 
Command       db_write done; 0.31 sec.
Execute       db_write -model Load_And_Compute -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.276 sec.
Execute       gen_tb_info Load_And_Compute -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_And_Compute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_Output_F_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Write_Output_F_Pipeline_1 -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Write_Output_F_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_1/m_axi_OUT1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_1/m_axi_OUT1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_1/m_axi_OUT1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_1/m_axi_OUT1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_1/m_axi_OUT1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_1/m_axi_OUT1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_1/m_axi_OUT1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_1/m_axi_OUT1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_1/m_axi_OUT1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_1/m_axi_OUT1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_1/m_axi_OUT1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_1/m_axi_OUT1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_1/m_axi_OUT1_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2934_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_Output_F_Pipeline_1'.
Command       create_rtl_model done; 0.681 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 25 seconds. CPU system time: 1 seconds. Elapsed time: 25.496 seconds; current allocated memory: 2.105 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Write_Output_F_Pipeline_1 -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_Write_Output_F_Pipeline_1 
Execute       gen_rtl Write_Output_F_Pipeline_1 -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_Write_Output_F_Pipeline_1 
Execute       syn_report -csynth -model Write_Output_F_Pipeline_1 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Write_Output_F_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Write_Output_F_Pipeline_1 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Write_Output_F_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Write_Output_F_Pipeline_1 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Write_Output_F_Pipeline_1 -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_1.adb 
Execute       db_write -model Write_Output_F_Pipeline_1 -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.249 sec.
Execute       gen_tb_info Write_Output_F_Pipeline_1 -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_Output_F_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Write_Output_F_Pipeline_2 -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Write_Output_F_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_2/m_axi_OUT2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_2/m_axi_OUT2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_2/m_axi_OUT2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_2/m_axi_OUT2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_2/m_axi_OUT2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_2/m_axi_OUT2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_2/m_axi_OUT2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_2/m_axi_OUT2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_2/m_axi_OUT2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_2/m_axi_OUT2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_2/m_axi_OUT2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_2/m_axi_OUT2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_2/m_axi_OUT2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2934_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_Output_F_Pipeline_2'.
Command       create_rtl_model done; 0.694 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.377 seconds; current allocated memory: 2.114 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Write_Output_F_Pipeline_2 -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_Write_Output_F_Pipeline_2 
Execute       gen_rtl Write_Output_F_Pipeline_2 -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_Write_Output_F_Pipeline_2 
Execute       syn_report -csynth -model Write_Output_F_Pipeline_2 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Write_Output_F_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Write_Output_F_Pipeline_2 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Write_Output_F_Pipeline_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Write_Output_F_Pipeline_2 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Write_Output_F_Pipeline_2 -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_2.adb 
Execute       db_write -model Write_Output_F_Pipeline_2 -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.25 sec.
Execute       gen_tb_info Write_Output_F_Pipeline_2 -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_Output_F_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Write_Output_F_Pipeline_3 -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Write_Output_F_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_3/m_axi_OUT3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_3/m_axi_OUT3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_3/m_axi_OUT3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_3/m_axi_OUT3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_3/m_axi_OUT3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_3/m_axi_OUT3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_3/m_axi_OUT3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_3/m_axi_OUT3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_3/m_axi_OUT3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_3/m_axi_OUT3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_3/m_axi_OUT3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_3/m_axi_OUT3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_3/m_axi_OUT3_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2934_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_Output_F_Pipeline_3'.
Command       create_rtl_model done; 0.73 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.3 seconds; current allocated memory: 2.117 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Write_Output_F_Pipeline_3 -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_Write_Output_F_Pipeline_3 
Execute       gen_rtl Write_Output_F_Pipeline_3 -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_Write_Output_F_Pipeline_3 
Execute       syn_report -csynth -model Write_Output_F_Pipeline_3 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Write_Output_F_Pipeline_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Write_Output_F_Pipeline_3 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Write_Output_F_Pipeline_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Write_Output_F_Pipeline_3 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Write_Output_F_Pipeline_3 -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_3.adb 
Execute       db_write -model Write_Output_F_Pipeline_3 -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.256 sec.
Execute       gen_tb_info Write_Output_F_Pipeline_3 -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_Output_F_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Write_Output_F_Pipeline_4 -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Write_Output_F_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_4/m_axi_OUT4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_4/m_axi_OUT4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_4/m_axi_OUT4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_4/m_axi_OUT4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_4/m_axi_OUT4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_4/m_axi_OUT4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_4/m_axi_OUT4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_4/m_axi_OUT4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_4/m_axi_OUT4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_4/m_axi_OUT4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_4/m_axi_OUT4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_4/m_axi_OUT4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Output_F_Pipeline_4/m_axi_OUT4_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2934_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_Output_F_Pipeline_4'.
Command       create_rtl_model done; 0.756 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.334 seconds; current allocated memory: 2.119 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Write_Output_F_Pipeline_4 -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_Write_Output_F_Pipeline_4 
Execute       gen_rtl Write_Output_F_Pipeline_4 -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_Write_Output_F_Pipeline_4 
Execute       syn_report -csynth -model Write_Output_F_Pipeline_4 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Write_Output_F_Pipeline_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Write_Output_F_Pipeline_4 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Write_Output_F_Pipeline_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Write_Output_F_Pipeline_4 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Write_Output_F_Pipeline_4 -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_4.adb 
Execute       db_write -model Write_Output_F_Pipeline_4 -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.247 sec.
Execute       gen_tb_info Write_Output_F_Pipeline_4 -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_Output_F_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Write_Output_F_Pipeline_5 -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Write_Output_F_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_Output_F_Pipeline_5'.
Command       create_rtl_model done; 0.101 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 2.121 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Write_Output_F_Pipeline_5 -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_Write_Output_F_Pipeline_5 
Execute       gen_rtl Write_Output_F_Pipeline_5 -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_Write_Output_F_Pipeline_5 
Execute       syn_report -csynth -model Write_Output_F_Pipeline_5 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Write_Output_F_Pipeline_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Write_Output_F_Pipeline_5 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Write_Output_F_Pipeline_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Write_Output_F_Pipeline_5 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Write_Output_F_Pipeline_5 -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_5.adb 
Execute       db_write -model Write_Output_F_Pipeline_5 -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.247 sec.
Execute       gen_tb_info Write_Output_F_Pipeline_5 -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_Output_F_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Write_Output_F_Pipeline_6 -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Write_Output_F_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_Output_F_Pipeline_6'.
Command       create_rtl_model done; 0.103 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 2.122 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Write_Output_F_Pipeline_6 -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_Write_Output_F_Pipeline_6 
Execute       gen_rtl Write_Output_F_Pipeline_6 -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_Write_Output_F_Pipeline_6 
Execute       syn_report -csynth -model Write_Output_F_Pipeline_6 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Write_Output_F_Pipeline_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Write_Output_F_Pipeline_6 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Write_Output_F_Pipeline_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Write_Output_F_Pipeline_6 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Write_Output_F_Pipeline_6 -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_6.adb 
Execute       db_write -model Write_Output_F_Pipeline_6 -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.25 sec.
Execute       gen_tb_info Write_Output_F_Pipeline_6 -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_Output_F_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Write_Output_F_Pipeline_7 -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Write_Output_F_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_Output_F_Pipeline_7'.
Command       create_rtl_model done; 0.103 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 2.124 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Write_Output_F_Pipeline_7 -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_Write_Output_F_Pipeline_7 
Command       gen_rtl done; 0.104 sec.
Execute       gen_rtl Write_Output_F_Pipeline_7 -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_Write_Output_F_Pipeline_7 
Execute       syn_report -csynth -model Write_Output_F_Pipeline_7 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Write_Output_F_Pipeline_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Write_Output_F_Pipeline_7 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Write_Output_F_Pipeline_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Write_Output_F_Pipeline_7 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Write_Output_F_Pipeline_7 -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_7.adb 
Execute       db_write -model Write_Output_F_Pipeline_7 -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.258 sec.
Execute       gen_tb_info Write_Output_F_Pipeline_7 -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_Output_F_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Write_Output_F_Pipeline_8 -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Write_Output_F_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_Output_F_Pipeline_8'.
Command       create_rtl_model done; 0.126 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.836 seconds; current allocated memory: 2.125 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Write_Output_F_Pipeline_8 -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_Write_Output_F_Pipeline_8 
Execute       gen_rtl Write_Output_F_Pipeline_8 -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_Write_Output_F_Pipeline_8 
Execute       syn_report -csynth -model Write_Output_F_Pipeline_8 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Write_Output_F_Pipeline_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Write_Output_F_Pipeline_8 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Write_Output_F_Pipeline_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Write_Output_F_Pipeline_8 -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Write_Output_F_Pipeline_8 -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_8.adb 
Execute       db_write -model Write_Output_F_Pipeline_8 -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.248 sec.
Execute       gen_tb_info Write_Output_F_Pipeline_8 -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_Output_F' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Write_Output_F -top_prefix My_Conv_ -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_14s_32s_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_14s_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_46s_32ns_61_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63s_14s_63_3_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_Output_F'.
Command       create_rtl_model done; 0.593 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.135 seconds; current allocated memory: 2.127 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Write_Output_F -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv_Write_Output_F 
Execute       gen_rtl Write_Output_F -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv_Write_Output_F 
Execute       syn_report -csynth -model Write_Output_F -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Write_Output_F_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.47 sec.
Execute       syn_report -rtlxml -model Write_Output_F -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/Write_Output_F_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.236 sec.
Execute       syn_report -verbosereport -model Write_Output_F -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.305 sec.
Execute       db_write -model Write_Output_F -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F.adb 
Command       db_write done; 0.37 sec.
Execute       db_write -model Write_Output_F -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.315 sec.
Execute       gen_tb_info Write_Output_F -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'My_Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model My_Conv -top_prefix  -sub_prefix My_Conv_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/IN1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/IN2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/IN3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/IN4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/W1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/W2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/W3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/W4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/B1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/OUT1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/OUT2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/OUT3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/OUT4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/CHin' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/Hin' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/Win' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/CHout' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/Kx' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/Ky' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/Sx' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/Sy' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/mode' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/relu_en' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/layer' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/feature_in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/feature_in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/feature_in3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/feature_in4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/Weight1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/Weight2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/Weight3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/Weight4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/feature_out1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/feature_out2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/feature_out3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'My_Conv/feature_out4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'My_Conv' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_33_RAM_2P_LUTRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeezS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_32_RAM_2P_LUTRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeeAS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_31_RAM_2P_LUTRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeeBS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_30_RAM_2P_LUTRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeeCS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_29_RAM_2P_LUTRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeeDS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_28_RAM_2P_LUTRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeeES' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_27_RAM_2P_LUTRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeeFT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_26_RAM_2P_LUTRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeeGT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_25_RAM_2P_LUTRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeeHT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_24_RAM_2P_LUTRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeeIT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_61_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_eJT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_60_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_eKT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_59_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_eLT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_58_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_eMU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_57_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_eNU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_56_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_eOU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_55_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_ePU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_54_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_eQU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_53_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_eRU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_52_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_eSV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_51_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_eTV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_50_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_eUV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_49_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_eVV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_48_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_eWV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_47_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_eXV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_46_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_eYW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_45_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_eZW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_44_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_e0W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_43_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_e1W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_42_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_e2W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_41_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_e3W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_40_RAM_2P_LUTRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_e4X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_11_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee5X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_10_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee6X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_9_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee7X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_8_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee8X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_7_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee9X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_6_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixefaY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_5_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixefbY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_4_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixefcY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_3_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixefdY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_2_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixefeY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_19_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_ffY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_18_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fgY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_17_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fhZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_16_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fiZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_15_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fjZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_1_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixefkZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_14_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_flZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_13_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fmZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_12_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fn0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_11_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fo0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_10_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fp0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_9_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fq0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_8_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fr0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_7_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fs0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_6_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_ft1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixefu1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_5_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fv1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_4_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fw1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_3_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fx1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_2_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fy1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_1_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fz2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fA2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_23_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixefB2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_22_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixefC2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_21_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixefD2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_20_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixefE2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_19_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixefF3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_18_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixefG3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_17_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixefH3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_16_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixefI3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_15_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixefJ3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_14_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixefK3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_39_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fL3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_38_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fM4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_37_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fN4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_36_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fO4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_35_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fP4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_13_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixefQ4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_34_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fR4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_33_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fS5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_32_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fT5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_31_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fU5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_30_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fV5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_29_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fW5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_28_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fX5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_27_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fY6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_26_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_fZ6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_12_RAM_2P_BRAM_1R1W' to 'My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixef06' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_25_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_f16' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_24_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_f26' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_23_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_f36' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_22_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_f47' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_21_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_f57' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_20_RAM_2P_BRAM_1R1W' to 'p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_f67' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'CHin', 'Hin', 'Win', 'CHout', 'Kx', 'Ky', 'Sx', 'Sy', 'mode', 'relu_en', 'layer', 'feature_in1', 'feature_in2', 'feature_in3', 'feature_in4', 'Weight1', 'Weight2', 'Weight3', 'Weight4', 'bias', 'feature_out1', 'feature_out2', 'feature_out3', 'feature_out4' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_13ns_11ns_13_17_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_34ns_11ns_32_38_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'My_Conv'.
Command       create_rtl_model done; 7.116 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10 seconds. CPU system time: 2 seconds. Elapsed time: 10.905 seconds; current allocated memory: 2.142 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl My_Conv -istop -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/vhdl/My_Conv 
Command       gen_rtl done; 0.256 sec.
Execute       gen_rtl My_Conv -istop -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/verilog/My_Conv 
Command       gen_rtl done; 0.139 sec.
Execute       syn_report -csynth -model My_Conv -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/My_Conv_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.126 sec.
Execute       syn_report -rtlxml -model My_Conv -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/My_Conv_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.107 sec.
Execute       syn_report -verbosereport -model My_Conv -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 24.372 sec.
Execute       db_write -model My_Conv -f -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.adb 
Command       db_write done; 0.25 sec.
Execute       db_write -model My_Conv -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.294 sec.
Execute       gen_tb_info My_Conv -p D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv 
Execute       export_constraint_db -f -tool general -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.constraint.tcl 
Execute       syn_report -designview -model My_Conv -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.design.xml 
Command       syn_report done; 17.408 sec.
Execute       syn_report -csynthDesign -model My_Conv -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model My_Conv -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model My_Conv -o D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks My_Conv 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain My_Conv 
INFO-FLOW: Model list for RTL component generation: generic_ceil<float> __hls_fptosi_float_i32 My_Conv_Pipeline_1 Bias2Output Load_Input_F Load_Weight Compute3 Load_Input_F_Pool Pool5 Load_And_Compute Write_Output_F_Pipeline_1 Write_Output_F_Pipeline_2 Write_Output_F_Pipeline_3 Write_Output_F_Pipeline_4 Write_Output_F_Pipeline_5 Write_Output_F_Pipeline_6 Write_Output_F_Pipeline_7 Write_Output_F_Pipeline_8 Write_Output_F My_Conv
INFO-FLOW: Handling components in module [generic_ceil_float_s] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/generic_ceil_float_s.compgen.tcl 
INFO-FLOW: Found component My_Conv_generic_ceil_float_s_mask_table_ROM_AUTO_1R.
INFO-FLOW: Append model My_Conv_generic_ceil_float_s_mask_table_ROM_AUTO_1R
INFO-FLOW: Handling components in module [p_hls_fptosi_float_i32] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO-FLOW: Handling components in module [My_Conv_Pipeline_1] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component My_Conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model My_Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bias2Output] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Bias2Output.compgen.tcl 
INFO-FLOW: Handling components in module [Load_Input_F] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F.compgen.tcl 
INFO-FLOW: Found component My_Conv_mul_10ns_30s_30_1_1.
INFO-FLOW: Append model My_Conv_mul_10ns_30s_30_1_1
INFO-FLOW: Found component My_Conv_mul_32s_10ns_32_1_1.
INFO-FLOW: Append model My_Conv_mul_32s_10ns_32_1_1
INFO-FLOW: Handling components in module [Load_Weight] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Weight.compgen.tcl 
INFO-FLOW: Found component My_Conv_mul_19ns_31ns_32_1_1.
INFO-FLOW: Append model My_Conv_mul_19ns_31ns_32_1_1
INFO-FLOW: Found component My_Conv_mul_mul_5ns_14ns_19_4_1.
INFO-FLOW: Append model My_Conv_mul_mul_5ns_14ns_19_4_1
INFO-FLOW: Handling components in module [Compute3] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute3.compgen.tcl 
INFO-FLOW: Found component My_Conv_mux_21_16_1_1.
INFO-FLOW: Append model My_Conv_mux_21_16_1_1
INFO-FLOW: Found component My_Conv_mul_mul_16s_16s_32_4_1.
INFO-FLOW: Append model My_Conv_mul_mul_16s_16s_32_4_1
INFO-FLOW: Handling components in module [Load_Input_F_Pool] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F_Pool.compgen.tcl 
INFO-FLOW: Found component My_Conv_mul_30s_10ns_30_1_1.
INFO-FLOW: Append model My_Conv_mul_30s_10ns_30_1_1
INFO-FLOW: Found component My_Conv_mul_32s_10ns_42_1_1.
INFO-FLOW: Append model My_Conv_mul_32s_10ns_42_1_1
INFO-FLOW: Handling components in module [Pool5] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool5.compgen.tcl 
INFO-FLOW: Found component My_Conv_mul_4ns_5s_5_1_1.
INFO-FLOW: Append model My_Conv_mul_4ns_5s_5_1_1
INFO-FLOW: Found component My_Conv_mul_4ns_14s_14_1_1.
INFO-FLOW: Append model My_Conv_mul_4ns_14s_14_1_1
INFO-FLOW: Found component My_Conv_mux_43_16_1_1.
INFO-FLOW: Append model My_Conv_mux_43_16_1_1
INFO-FLOW: Handling components in module [Load_And_Compute] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_And_Compute.compgen.tcl 
INFO-FLOW: Found component My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bkb.
INFO-FLOW: Append model My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bkb
INFO-FLOW: Found component My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_jbC.
INFO-FLOW: Append model My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_jbC
INFO-FLOW: Handling components in module [Write_Output_F_Pipeline_1] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component My_Conv_mux_2934_16_1_1.
INFO-FLOW: Append model My_Conv_mux_2934_16_1_1
INFO-FLOW: Found component My_Conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model My_Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Write_Output_F_Pipeline_2] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component My_Conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model My_Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Write_Output_F_Pipeline_3] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component My_Conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model My_Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Write_Output_F_Pipeline_4] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component My_Conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model My_Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Write_Output_F_Pipeline_5] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_5.compgen.tcl 
INFO-FLOW: Found component My_Conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model My_Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Write_Output_F_Pipeline_6] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_6.compgen.tcl 
INFO-FLOW: Found component My_Conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model My_Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Write_Output_F_Pipeline_7] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_7.compgen.tcl 
INFO-FLOW: Found component My_Conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model My_Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Write_Output_F_Pipeline_8] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_8.compgen.tcl 
INFO-FLOW: Found component My_Conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model My_Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Write_Output_F] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F.compgen.tcl 
INFO-FLOW: Found component My_Conv_fmul_32ns_32ns_32_5_max_dsp_1.
INFO-FLOW: Append model My_Conv_fmul_32ns_32ns_32_5_max_dsp_1
INFO-FLOW: Found component My_Conv_sitofp_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model My_Conv_sitofp_32ns_32_6_no_dsp_1
INFO-FLOW: Found component My_Conv_mul_32s_32s_63_1_1.
INFO-FLOW: Append model My_Conv_mul_32s_32s_63_1_1
INFO-FLOW: Found component My_Conv_mul_63s_14s_63_3_1.
INFO-FLOW: Append model My_Conv_mul_63s_14s_63_3_1
INFO-FLOW: Found component My_Conv_mul_32s_14s_46_1_1.
INFO-FLOW: Append model My_Conv_mul_32s_14s_46_1_1
INFO-FLOW: Found component My_Conv_mul_32ns_32ns_64_1_1.
INFO-FLOW: Append model My_Conv_mul_32ns_32ns_64_1_1
INFO-FLOW: Found component My_Conv_mul_46s_32ns_61_2_1.
INFO-FLOW: Append model My_Conv_mul_46s_32ns_61_2_1
INFO-FLOW: Found component My_Conv_mac_muladd_5ns_14s_32s_33_4_1.
INFO-FLOW: Append model My_Conv_mac_muladd_5ns_14s_32s_33_4_1
INFO-FLOW: Handling components in module [My_Conv] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.compgen.tcl 
INFO-FLOW: Found component My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component My_Conv_uitofp_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model My_Conv_uitofp_32ns_32_6_no_dsp_1
INFO-FLOW: Found component My_Conv_sdiv_13ns_11ns_13_17_seq_1.
INFO-FLOW: Append model My_Conv_sdiv_13ns_11ns_13_17_seq_1
INFO-FLOW: Found component My_Conv_sdiv_34ns_11ns_32_38_seq_1.
INFO-FLOW: Append model My_Conv_sdiv_34ns_11ns_32_38_seq_1
INFO-FLOW: Found component My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeezS.
INFO-FLOW: Append model My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeezS
INFO-FLOW: Found component My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee5X.
INFO-FLOW: Append model My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee5X
INFO-FLOW: Found component My_Conv_IN1_m_axi.
INFO-FLOW: Append model My_Conv_IN1_m_axi
INFO-FLOW: Found component My_Conv_IN2_m_axi.
INFO-FLOW: Append model My_Conv_IN2_m_axi
INFO-FLOW: Found component My_Conv_IN3_m_axi.
INFO-FLOW: Append model My_Conv_IN3_m_axi
INFO-FLOW: Found component My_Conv_IN4_m_axi.
INFO-FLOW: Append model My_Conv_IN4_m_axi
INFO-FLOW: Found component My_Conv_W1_m_axi.
INFO-FLOW: Append model My_Conv_W1_m_axi
INFO-FLOW: Found component My_Conv_W2_m_axi.
INFO-FLOW: Append model My_Conv_W2_m_axi
INFO-FLOW: Found component My_Conv_W3_m_axi.
INFO-FLOW: Append model My_Conv_W3_m_axi
INFO-FLOW: Found component My_Conv_W4_m_axi.
INFO-FLOW: Append model My_Conv_W4_m_axi
INFO-FLOW: Found component My_Conv_B1_m_axi.
INFO-FLOW: Append model My_Conv_B1_m_axi
INFO-FLOW: Found component My_Conv_OUT1_m_axi.
INFO-FLOW: Append model My_Conv_OUT1_m_axi
INFO-FLOW: Found component My_Conv_OUT2_m_axi.
INFO-FLOW: Append model My_Conv_OUT2_m_axi
INFO-FLOW: Found component My_Conv_OUT3_m_axi.
INFO-FLOW: Append model My_Conv_OUT3_m_axi
INFO-FLOW: Found component My_Conv_OUT4_m_axi.
INFO-FLOW: Append model My_Conv_OUT4_m_axi
INFO-FLOW: Found component My_Conv_control_s_axi.
INFO-FLOW: Append model My_Conv_control_s_axi
INFO-FLOW: Append model generic_ceil_float_s
INFO-FLOW: Append model p_hls_fptosi_float_i32
INFO-FLOW: Append model My_Conv_Pipeline_1
INFO-FLOW: Append model Bias2Output
INFO-FLOW: Append model Load_Input_F
INFO-FLOW: Append model Load_Weight
INFO-FLOW: Append model Compute3
INFO-FLOW: Append model Load_Input_F_Pool
INFO-FLOW: Append model Pool5
INFO-FLOW: Append model Load_And_Compute
INFO-FLOW: Append model Write_Output_F_Pipeline_1
INFO-FLOW: Append model Write_Output_F_Pipeline_2
INFO-FLOW: Append model Write_Output_F_Pipeline_3
INFO-FLOW: Append model Write_Output_F_Pipeline_4
INFO-FLOW: Append model Write_Output_F_Pipeline_5
INFO-FLOW: Append model Write_Output_F_Pipeline_6
INFO-FLOW: Append model Write_Output_F_Pipeline_7
INFO-FLOW: Append model Write_Output_F_Pipeline_8
INFO-FLOW: Append model Write_Output_F
INFO-FLOW: Append model My_Conv
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: My_Conv_generic_ceil_float_s_mask_table_ROM_AUTO_1R My_Conv_flow_control_loop_pipe_sequential_init My_Conv_mul_10ns_30s_30_1_1 My_Conv_mul_32s_10ns_32_1_1 My_Conv_mul_19ns_31ns_32_1_1 My_Conv_mul_mul_5ns_14ns_19_4_1 My_Conv_mux_21_16_1_1 My_Conv_mul_mul_16s_16s_32_4_1 My_Conv_mul_30s_10ns_30_1_1 My_Conv_mul_32s_10ns_42_1_1 My_Conv_mul_4ns_5s_5_1_1 My_Conv_mul_4ns_14s_14_1_1 My_Conv_mux_43_16_1_1 My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bkb My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_jbC My_Conv_mux_2934_16_1_1 My_Conv_flow_control_loop_pipe_sequential_init My_Conv_flow_control_loop_pipe_sequential_init My_Conv_flow_control_loop_pipe_sequential_init My_Conv_flow_control_loop_pipe_sequential_init My_Conv_flow_control_loop_pipe_sequential_init My_Conv_flow_control_loop_pipe_sequential_init My_Conv_flow_control_loop_pipe_sequential_init My_Conv_flow_control_loop_pipe_sequential_init My_Conv_fmul_32ns_32ns_32_5_max_dsp_1 My_Conv_sitofp_32ns_32_6_no_dsp_1 My_Conv_mul_32s_32s_63_1_1 My_Conv_mul_63s_14s_63_3_1 My_Conv_mul_32s_14s_46_1_1 My_Conv_mul_32ns_32ns_64_1_1 My_Conv_mul_46s_32ns_61_2_1 My_Conv_mac_muladd_5ns_14s_32s_33_4_1 My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1 My_Conv_uitofp_32ns_32_6_no_dsp_1 My_Conv_sdiv_13ns_11ns_13_17_seq_1 My_Conv_sdiv_34ns_11ns_32_38_seq_1 My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeezS My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee5X My_Conv_IN1_m_axi My_Conv_IN2_m_axi My_Conv_IN3_m_axi My_Conv_IN4_m_axi My_Conv_W1_m_axi My_Conv_W2_m_axi My_Conv_W3_m_axi My_Conv_W4_m_axi My_Conv_B1_m_axi My_Conv_OUT1_m_axi My_Conv_OUT2_m_axi My_Conv_OUT3_m_axi My_Conv_OUT4_m_axi My_Conv_control_s_axi generic_ceil_float_s p_hls_fptosi_float_i32 My_Conv_Pipeline_1 Bias2Output Load_Input_F Load_Weight Compute3 Load_Input_F_Pool Pool5 Load_And_Compute Write_Output_F_Pipeline_1 Write_Output_F_Pipeline_2 Write_Output_F_Pipeline_3 Write_Output_F_Pipeline_4 Write_Output_F_Pipeline_5 Write_Output_F_Pipeline_6 Write_Output_F_Pipeline_7 Write_Output_F_Pipeline_8 Write_Output_F My_Conv
INFO-FLOW: Generating D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model My_Conv_generic_ceil_float_s_mask_table_ROM_AUTO_1R
INFO-FLOW: To file: write model My_Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model My_Conv_mul_10ns_30s_30_1_1
INFO-FLOW: To file: write model My_Conv_mul_32s_10ns_32_1_1
INFO-FLOW: To file: write model My_Conv_mul_19ns_31ns_32_1_1
INFO-FLOW: To file: write model My_Conv_mul_mul_5ns_14ns_19_4_1
INFO-FLOW: To file: write model My_Conv_mux_21_16_1_1
INFO-FLOW: To file: write model My_Conv_mul_mul_16s_16s_32_4_1
INFO-FLOW: To file: write model My_Conv_mul_30s_10ns_30_1_1
INFO-FLOW: To file: write model My_Conv_mul_32s_10ns_42_1_1
INFO-FLOW: To file: write model My_Conv_mul_4ns_5s_5_1_1
INFO-FLOW: To file: write model My_Conv_mul_4ns_14s_14_1_1
INFO-FLOW: To file: write model My_Conv_mux_43_16_1_1
INFO-FLOW: To file: write model My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bkb
INFO-FLOW: To file: write model My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_jbC
INFO-FLOW: To file: write model My_Conv_mux_2934_16_1_1
INFO-FLOW: To file: write model My_Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model My_Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model My_Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model My_Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model My_Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model My_Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model My_Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model My_Conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model My_Conv_fmul_32ns_32ns_32_5_max_dsp_1
INFO-FLOW: To file: write model My_Conv_sitofp_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model My_Conv_mul_32s_32s_63_1_1
INFO-FLOW: To file: write model My_Conv_mul_63s_14s_63_3_1
INFO-FLOW: To file: write model My_Conv_mul_32s_14s_46_1_1
INFO-FLOW: To file: write model My_Conv_mul_32ns_32ns_64_1_1
INFO-FLOW: To file: write model My_Conv_mul_46s_32ns_61_2_1
INFO-FLOW: To file: write model My_Conv_mac_muladd_5ns_14s_32s_33_4_1
INFO-FLOW: To file: write model My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model My_Conv_uitofp_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model My_Conv_sdiv_13ns_11ns_13_17_seq_1
INFO-FLOW: To file: write model My_Conv_sdiv_34ns_11ns_32_38_seq_1
INFO-FLOW: To file: write model My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeezS
INFO-FLOW: To file: write model My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee5X
INFO-FLOW: To file: write model My_Conv_IN1_m_axi
INFO-FLOW: To file: write model My_Conv_IN2_m_axi
INFO-FLOW: To file: write model My_Conv_IN3_m_axi
INFO-FLOW: To file: write model My_Conv_IN4_m_axi
INFO-FLOW: To file: write model My_Conv_W1_m_axi
INFO-FLOW: To file: write model My_Conv_W2_m_axi
INFO-FLOW: To file: write model My_Conv_W3_m_axi
INFO-FLOW: To file: write model My_Conv_W4_m_axi
INFO-FLOW: To file: write model My_Conv_B1_m_axi
INFO-FLOW: To file: write model My_Conv_OUT1_m_axi
INFO-FLOW: To file: write model My_Conv_OUT2_m_axi
INFO-FLOW: To file: write model My_Conv_OUT3_m_axi
INFO-FLOW: To file: write model My_Conv_OUT4_m_axi
INFO-FLOW: To file: write model My_Conv_control_s_axi
INFO-FLOW: To file: write model generic_ceil_float_s
INFO-FLOW: To file: write model p_hls_fptosi_float_i32
INFO-FLOW: To file: write model My_Conv_Pipeline_1
INFO-FLOW: To file: write model Bias2Output
INFO-FLOW: To file: write model Load_Input_F
INFO-FLOW: To file: write model Load_Weight
INFO-FLOW: To file: write model Compute3
INFO-FLOW: To file: write model Load_Input_F_Pool
INFO-FLOW: To file: write model Pool5
INFO-FLOW: To file: write model Load_And_Compute
INFO-FLOW: To file: write model Write_Output_F_Pipeline_1
INFO-FLOW: To file: write model Write_Output_F_Pipeline_2
INFO-FLOW: To file: write model Write_Output_F_Pipeline_3
INFO-FLOW: To file: write model Write_Output_F_Pipeline_4
INFO-FLOW: To file: write model Write_Output_F_Pipeline_5
INFO-FLOW: To file: write model Write_Output_F_Pipeline_6
INFO-FLOW: To file: write model Write_Output_F_Pipeline_7
INFO-FLOW: To file: write model Write_Output_F_Pipeline_8
INFO-FLOW: To file: write model Write_Output_F
INFO-FLOW: To file: write model My_Conv
INFO-FLOW: Generating D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.119 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.800 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/vhdl' dstVlogDir='D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/vlog' tclDir='D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db' modelList='My_Conv_generic_ceil_float_s_mask_table_ROM_AUTO_1R
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_mul_10ns_30s_30_1_1
My_Conv_mul_32s_10ns_32_1_1
My_Conv_mul_19ns_31ns_32_1_1
My_Conv_mul_mul_5ns_14ns_19_4_1
My_Conv_mux_21_16_1_1
My_Conv_mul_mul_16s_16s_32_4_1
My_Conv_mul_30s_10ns_30_1_1
My_Conv_mul_32s_10ns_42_1_1
My_Conv_mul_4ns_5s_5_1_1
My_Conv_mul_4ns_14s_14_1_1
My_Conv_mux_43_16_1_1
My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bkb
My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_jbC
My_Conv_mux_2934_16_1_1
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_fmul_32ns_32ns_32_5_max_dsp_1
My_Conv_sitofp_32ns_32_6_no_dsp_1
My_Conv_mul_32s_32s_63_1_1
My_Conv_mul_63s_14s_63_3_1
My_Conv_mul_32s_14s_46_1_1
My_Conv_mul_32ns_32ns_64_1_1
My_Conv_mul_46s_32ns_61_2_1
My_Conv_mac_muladd_5ns_14s_32s_33_4_1
My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1
My_Conv_uitofp_32ns_32_6_no_dsp_1
My_Conv_sdiv_13ns_11ns_13_17_seq_1
My_Conv_sdiv_34ns_11ns_32_38_seq_1
My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeezS
My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee5X
My_Conv_IN1_m_axi
My_Conv_IN2_m_axi
My_Conv_IN3_m_axi
My_Conv_IN4_m_axi
My_Conv_W1_m_axi
My_Conv_W2_m_axi
My_Conv_W3_m_axi
My_Conv_W4_m_axi
My_Conv_B1_m_axi
My_Conv_OUT1_m_axi
My_Conv_OUT2_m_axi
My_Conv_OUT3_m_axi
My_Conv_OUT4_m_axi
My_Conv_control_s_axi
generic_ceil_float_s
p_hls_fptosi_float_i32
My_Conv_Pipeline_1
Bias2Output
Load_Input_F
Load_Weight
Compute3
Load_Input_F_Pool
Pool5
Load_And_Compute
Write_Output_F_Pipeline_1
Write_Output_F_Pipeline_2
Write_Output_F_Pipeline_3
Write_Output_F_Pipeline_4
Write_Output_F_Pipeline_5
Write_Output_F_Pipeline_6
Write_Output_F_Pipeline_7
Write_Output_F_Pipeline_8
Write_Output_F
My_Conv
' expOnly='0'
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/generic_ceil_float_s.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'My_Conv_generic_ceil_float_s_mask_table_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Command       ap_source done; 0.221 sec.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv_Pipeline_1.compgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Bias2Output.compgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F.compgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Weight.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute3.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Command       ap_source done; 0.129 sec.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F_Pool.compgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool5.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_And_Compute.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bkb_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_jbC_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Command       ap_source done; 0.228 sec.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_1.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_2.compgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_3.compgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_4.compgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_5.compgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_6.compgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_7.compgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_8.compgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Command       ap_source done; 0.121 sec.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeezS_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee5X_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.283 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 44 seconds. CPU system time: 1 seconds. Elapsed time: 45.624 seconds; current allocated memory: 2.171 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='My_Conv_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.7 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='My_Conv_generic_ceil_float_s_mask_table_ROM_AUTO_1R
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_mul_10ns_30s_30_1_1
My_Conv_mul_32s_10ns_32_1_1
My_Conv_mul_19ns_31ns_32_1_1
My_Conv_mul_mul_5ns_14ns_19_4_1
My_Conv_mux_21_16_1_1
My_Conv_mul_mul_16s_16s_32_4_1
My_Conv_mul_30s_10ns_30_1_1
My_Conv_mul_32s_10ns_42_1_1
My_Conv_mul_4ns_5s_5_1_1
My_Conv_mul_4ns_14s_14_1_1
My_Conv_mux_43_16_1_1
My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bkb
My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_jbC
My_Conv_mux_2934_16_1_1
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_fmul_32ns_32ns_32_5_max_dsp_1
My_Conv_sitofp_32ns_32_6_no_dsp_1
My_Conv_mul_32s_32s_63_1_1
My_Conv_mul_63s_14s_63_3_1
My_Conv_mul_32s_14s_46_1_1
My_Conv_mul_32ns_32ns_64_1_1
My_Conv_mul_46s_32ns_61_2_1
My_Conv_mac_muladd_5ns_14s_32s_33_4_1
My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1
My_Conv_uitofp_32ns_32_6_no_dsp_1
My_Conv_sdiv_13ns_11ns_13_17_seq_1
My_Conv_sdiv_34ns_11ns_32_38_seq_1
My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeezS
My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee5X
My_Conv_IN1_m_axi
My_Conv_IN2_m_axi
My_Conv_IN3_m_axi
My_Conv_IN4_m_axi
My_Conv_W1_m_axi
My_Conv_W2_m_axi
My_Conv_W3_m_axi
My_Conv_W4_m_axi
My_Conv_B1_m_axi
My_Conv_OUT1_m_axi
My_Conv_OUT2_m_axi
My_Conv_OUT3_m_axi
My_Conv_OUT4_m_axi
My_Conv_control_s_axi
generic_ceil_float_s
p_hls_fptosi_float_i32
My_Conv_Pipeline_1
Bias2Output
Load_Input_F
Load_Weight
Compute3
Load_Input_F_Pool
Pool5
Load_And_Compute
Write_Output_F_Pipeline_1
Write_Output_F_Pipeline_2
Write_Output_F_Pipeline_3
Write_Output_F_Pipeline_4
Write_Output_F_Pipeline_5
Write_Output_F_Pipeline_6
Write_Output_F_Pipeline_7
Write_Output_F_Pipeline_8
Write_Output_F
My_Conv
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/top-io-be.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.compgen.dataonly.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/generic_ceil_float_s.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/p_hls_fptosi_float_i32.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv_Pipeline_1.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Bias2Output.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Weight.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute3.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F_Pool.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool5.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_And_Compute.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_1.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_2.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_3.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_4.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_5.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_6.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_7.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_8.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.constraint.tcl 
Execute       sc_get_clocks My_Conv 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/impl/misc/My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/impl/misc/My_Conv_fmul_32ns_32ns_32_5_max_dsp_1_ip.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/impl/misc/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/impl/misc/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE My_Conv LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME B1_m_axi_U SOURCE {} VARIABLE {} MODULE My_Conv LOOP {} BUNDLEDNAME B1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME IN1_m_axi_U SOURCE {} VARIABLE {} MODULE My_Conv LOOP {} BUNDLEDNAME IN1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME IN2_m_axi_U SOURCE {} VARIABLE {} MODULE My_Conv LOOP {} BUNDLEDNAME IN2 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME IN3_m_axi_U SOURCE {} VARIABLE {} MODULE My_Conv LOOP {} BUNDLEDNAME IN3 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME IN4_m_axi_U SOURCE {} VARIABLE {} MODULE My_Conv LOOP {} BUNDLEDNAME IN4 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME OUT1_m_axi_U SOURCE {} VARIABLE {} MODULE My_Conv LOOP {} BUNDLEDNAME OUT1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME OUT2_m_axi_U SOURCE {} VARIABLE {} MODULE My_Conv LOOP {} BUNDLEDNAME OUT2 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME OUT3_m_axi_U SOURCE {} VARIABLE {} MODULE My_Conv LOOP {} BUNDLEDNAME OUT3 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME OUT4_m_axi_U SOURCE {} VARIABLE {} MODULE My_Conv LOOP {} BUNDLEDNAME OUT4 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME W1_m_axi_U SOURCE {} VARIABLE {} MODULE My_Conv LOOP {} BUNDLEDNAME W1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME W2_m_axi_U SOURCE {} VARIABLE {} MODULE My_Conv LOOP {} BUNDLEDNAME W2 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME W3_m_axi_U SOURCE {} VARIABLE {} MODULE My_Conv LOOP {} BUNDLEDNAME W3 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME W4_m_axi_U SOURCE {} VARIABLE {} MODULE My_Conv LOOP {} BUNDLEDNAME W4 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST My_Conv MODULE2INSTS {My_Conv My_Conv generic_ceil_float_s {grp_generic_ceil_float_s_fu_1298 grp_generic_ceil_float_s_fu_1305 grp_generic_ceil_float_s_fu_1312} p_hls_fptosi_float_i32 {grp_p_hls_fptosi_float_i32_fu_1319 grp_p_hls_fptosi_float_i32_fu_1324 grp_p_hls_fptosi_float_i32_fu_1329} My_Conv_Pipeline_1 grp_My_Conv_Pipeline_1_fu_1334 Load_And_Compute grp_Load_And_Compute_fu_1406 Bias2Output grp_Bias2Output_fu_1009 Load_Input_F grp_Load_Input_F_fu_1142 Load_Weight grp_Load_Weight_fu_1198 Compute3 grp_Compute3_fu_1610 Load_Input_F_Pool grp_Load_Input_F_Pool_fu_2086 Pool5 grp_Pool5_fu_2132 Write_Output_F grp_Write_Output_F_fu_2151 Write_Output_F_Pipeline_1 grp_Write_Output_F_Pipeline_1_fu_1029 Write_Output_F_Pipeline_2 grp_Write_Output_F_Pipeline_2_fu_1055 Write_Output_F_Pipeline_3 grp_Write_Output_F_Pipeline_3_fu_1081 Write_Output_F_Pipeline_4 grp_Write_Output_F_Pipeline_4_fu_1107 Write_Output_F_Pipeline_5 grp_Write_Output_F_Pipeline_5_fu_1133 Write_Output_F_Pipeline_6 grp_Write_Output_F_Pipeline_6_fu_1156 Write_Output_F_Pipeline_7 grp_Write_Output_F_Pipeline_7_fu_1179 Write_Output_F_Pipeline_8 grp_Write_Output_F_Pipeline_8_fu_1202} INST2MODULE {My_Conv My_Conv grp_generic_ceil_float_s_fu_1298 generic_ceil_float_s grp_generic_ceil_float_s_fu_1305 generic_ceil_float_s grp_p_hls_fptosi_float_i32_fu_1319 p_hls_fptosi_float_i32 grp_p_hls_fptosi_float_i32_fu_1324 p_hls_fptosi_float_i32 grp_generic_ceil_float_s_fu_1312 generic_ceil_float_s grp_p_hls_fptosi_float_i32_fu_1329 p_hls_fptosi_float_i32 grp_My_Conv_Pipeline_1_fu_1334 My_Conv_Pipeline_1 grp_Load_And_Compute_fu_1406 Load_And_Compute grp_Bias2Output_fu_1009 Bias2Output grp_Load_Input_F_fu_1142 Load_Input_F grp_Load_Weight_fu_1198 Load_Weight grp_Compute3_fu_1610 Compute3 grp_Load_Input_F_Pool_fu_2086 Load_Input_F_Pool grp_Pool5_fu_2132 Pool5 grp_Write_Output_F_fu_2151 Write_Output_F grp_Write_Output_F_Pipeline_1_fu_1029 Write_Output_F_Pipeline_1 grp_Write_Output_F_Pipeline_2_fu_1055 Write_Output_F_Pipeline_2 grp_Write_Output_F_Pipeline_3_fu_1081 Write_Output_F_Pipeline_3 grp_Write_Output_F_Pipeline_4_fu_1107 Write_Output_F_Pipeline_4 grp_Write_Output_F_Pipeline_5_fu_1133 Write_Output_F_Pipeline_5 grp_Write_Output_F_Pipeline_6_fu_1156 Write_Output_F_Pipeline_6 grp_Write_Output_F_Pipeline_7_fu_1179 Write_Output_F_Pipeline_7 grp_Write_Output_F_Pipeline_8_fu_1202 Write_Output_F_Pipeline_8} INSTDATA {My_Conv {DEPTH 1 CHILDREN {grp_generic_ceil_float_s_fu_1298 grp_generic_ceil_float_s_fu_1305 grp_p_hls_fptosi_float_i32_fu_1319 grp_p_hls_fptosi_float_i32_fu_1324 grp_generic_ceil_float_s_fu_1312 grp_p_hls_fptosi_float_i32_fu_1329 grp_My_Conv_Pipeline_1_fu_1334 grp_Load_And_Compute_fu_1406 grp_Write_Output_F_fu_2151}} grp_generic_ceil_float_s_fu_1298 {DEPTH 2 CHILDREN {}} grp_generic_ceil_float_s_fu_1305 {DEPTH 2 CHILDREN {}} grp_p_hls_fptosi_float_i32_fu_1319 {DEPTH 2 CHILDREN {}} grp_p_hls_fptosi_float_i32_fu_1324 {DEPTH 2 CHILDREN {}} grp_generic_ceil_float_s_fu_1312 {DEPTH 2 CHILDREN {}} grp_p_hls_fptosi_float_i32_fu_1329 {DEPTH 2 CHILDREN {}} grp_My_Conv_Pipeline_1_fu_1334 {DEPTH 2 CHILDREN {}} grp_Load_And_Compute_fu_1406 {DEPTH 2 CHILDREN {grp_Bias2Output_fu_1009 grp_Load_Input_F_fu_1142 grp_Load_Weight_fu_1198 grp_Compute3_fu_1610 grp_Load_Input_F_Pool_fu_2086 grp_Pool5_fu_2132}} grp_Bias2Output_fu_1009 {DEPTH 3 CHILDREN {}} grp_Load_Input_F_fu_1142 {DEPTH 3 CHILDREN {}} grp_Load_Weight_fu_1198 {DEPTH 3 CHILDREN {}} grp_Compute3_fu_1610 {DEPTH 3 CHILDREN {}} grp_Load_Input_F_Pool_fu_2086 {DEPTH 3 CHILDREN {}} grp_Pool5_fu_2132 {DEPTH 3 CHILDREN {}} grp_Write_Output_F_fu_2151 {DEPTH 2 CHILDREN {grp_Write_Output_F_Pipeline_1_fu_1029 grp_Write_Output_F_Pipeline_2_fu_1055 grp_Write_Output_F_Pipeline_3_fu_1081 grp_Write_Output_F_Pipeline_4_fu_1107 grp_Write_Output_F_Pipeline_5_fu_1133 grp_Write_Output_F_Pipeline_6_fu_1156 grp_Write_Output_F_Pipeline_7_fu_1179 grp_Write_Output_F_Pipeline_8_fu_1202}} grp_Write_Output_F_Pipeline_1_fu_1029 {DEPTH 3 CHILDREN {}} grp_Write_Output_F_Pipeline_2_fu_1055 {DEPTH 3 CHILDREN {}} grp_Write_Output_F_Pipeline_3_fu_1081 {DEPTH 3 CHILDREN {}} grp_Write_Output_F_Pipeline_4_fu_1107 {DEPTH 3 CHILDREN {}} grp_Write_Output_F_Pipeline_5_fu_1133 {DEPTH 3 CHILDREN {}} grp_Write_Output_F_Pipeline_6_fu_1156 {DEPTH 3 CHILDREN {}} grp_Write_Output_F_Pipeline_7_fu_1179 {DEPTH 3 CHILDREN {}} grp_Write_Output_F_Pipeline_8_fu_1202 {DEPTH 3 CHILDREN {}}} MODULEDATA {generic_ceil_float_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME data_V_1_fu_176_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:186} VARIABLE data_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME mask_table_U SOURCE {} VARIABLE mask_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} p_hls_fptosi_float_i32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_88_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346} VARIABLE add_ln346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_102_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1512} VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_170_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:813} VARIABLE result_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} My_Conv_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_390_fu_788_p2 SOURCE {} VARIABLE empty_390 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bias2Output {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_fu_2120_p2 SOURCE Conv_Tile129/Compute.cpp:10 VARIABLE add_ln10 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_fu_2764_p2 SOURCE Conv_Tile129/Compute.cpp:11 VARIABLE c LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_1_fu_2108_p2 SOURCE Conv_Tile129/Compute.cpp:10 VARIABLE add_ln10_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Load_Input_F {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F_Out_y_fu_4040_p2 SOURCE Conv_Tile129/Conv_core.cpp:16 VARIABLE F_Out_y LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME In_Tile_Tr_fu_4155_p2 SOURCE Conv_Tile129/Conv_core.cpp:13 VARIABLE In_Tile_Tr LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln16_fu_4165_p2 SOURCE Conv_Tile129/Conv_core.cpp:16 VARIABLE sub_ln16 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME zero_x_25_fu_4230_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_25 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME In_Tile_Tc_fu_4236_p2 SOURCE Conv_Tile129/Conv_core.cpp:14 VARIABLE In_Tile_Tc LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_fu_4246_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE sub_ln17 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_fu_4053_p2 SOURCE Conv_Tile129/Conv_core.cpp:21 VARIABLE sub_ln21 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_26_fu_4271_p2 SOURCE Conv_Tile129/Conv_core.cpp:26 VARIABLE zero_x_26 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_y_1_fu_4073_p2 SOURCE Conv_Tile129/Conv_core.cpp:31 VARIABLE zero_y_1 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub7_op_op_fu_4276_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE sub7_op_op LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub5_op_op_fu_4289_p2 SOURCE Conv_Tile129/Conv_core.cpp:16 VARIABLE sub5_op_op LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_fu_4704_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_1_fu_4709_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_1 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_2_fu_4714_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_2 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_3_fu_4719_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_3 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_4_fu_4724_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_4 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_5_fu_4729_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_5 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_6_fu_4734_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_6 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_7_fu_4739_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_7 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_8_fu_4744_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_8 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_9_fu_4749_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_9 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_10_fu_4754_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_10 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_11_fu_4759_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_11 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_12_fu_4764_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_12 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_13_fu_4769_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_13 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_14_fu_4774_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_14 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_15_fu_4779_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_15 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_16_fu_4784_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_16 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_17_fu_4789_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_17 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_18_fu_4794_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_18 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_19_fu_4799_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_19 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_20_fu_4804_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_20 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_21_fu_4809_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_21 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_22_fu_4814_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_22 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_23_fu_4819_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_23 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_x_24_fu_4824_p2 SOURCE Conv_Tile129/Conv_core.cpp:17 VARIABLE zero_x_24 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_30s_30_1_1_U104 SOURCE Conv_Tile129/Conv_core.cpp:41 VARIABLE mul_ln41 LOOP Load_F_Tr BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_4136_p2 SOURCE Conv_Tile129/Conv_core.cpp:41 VARIABLE add_ln41 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_32_1_1_U106 SOURCE Conv_Tile129/Conv_core.cpp:41 VARIABLE mul_ln41_1 LOOP Load_F_Tr BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_32_1_1_U105 SOURCE Conv_Tile129/Conv_core.cpp:41 VARIABLE mul_ln41_2 LOOP Load_F_Tr BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_2_fu_4175_p2 SOURCE Conv_Tile129/Conv_core.cpp:41 VARIABLE add_ln41_2 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_32_1_1_U107 SOURCE Conv_Tile129/Conv_core.cpp:41 VARIABLE mul_ln41_3 LOOP Load_F_Tr BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_3_fu_4179_p2 SOURCE Conv_Tile129/Conv_core.cpp:41 VARIABLE add_ln41_3 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_4_fu_4203_p2 SOURCE Conv_Tile129/Conv_core.cpp:41 VARIABLE add_ln41_4 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_32_1_1_U108 SOURCE Conv_Tile129/Conv_core.cpp:41 VARIABLE mul_ln41_4 LOOP Load_F_Tr BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_6_fu_4187_p2 SOURCE Conv_Tile129/Conv_core.cpp:41 VARIABLE add_ln41_6 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_32_1_1_U109 SOURCE Conv_Tile129/Conv_core.cpp:41 VARIABLE mul_ln41_5 LOOP Load_F_Tr BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln59_fu_4848_p2 SOURCE Conv_Tile129/Conv_core.cpp:59 VARIABLE sub_ln59 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_5036_p2 SOURCE Conv_Tile129/Conv_core.cpp:65 VARIABLE add_ln65 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_6161_p2 SOURCE Conv_Tile129/Conv_core.cpp:65 VARIABLE add_ln65_1 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_2_fu_6178_p2 SOURCE Conv_Tile129/Conv_core.cpp:65 VARIABLE add_ln65_2 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_3_fu_6195_p2 SOURCE Conv_Tile129/Conv_core.cpp:65 VARIABLE add_ln65_3 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_4_fu_6212_p2 SOURCE Conv_Tile129/Conv_core.cpp:65 VARIABLE add_ln65_4 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_5_fu_6229_p2 SOURCE Conv_Tile129/Conv_core.cpp:65 VARIABLE add_ln65_5 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_6_fu_6246_p2 SOURCE Conv_Tile129/Conv_core.cpp:65 VARIABLE add_ln65_6 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_7_fu_6263_p2 SOURCE Conv_Tile129/Conv_core.cpp:65 VARIABLE add_ln65_7 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_8_fu_6280_p2 SOURCE Conv_Tile129/Conv_core.cpp:65 VARIABLE add_ln65_8 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_9_fu_6297_p2 SOURCE Conv_Tile129/Conv_core.cpp:65 VARIABLE add_ln65_9 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_10_fu_6314_p2 SOURCE Conv_Tile129/Conv_core.cpp:65 VARIABLE add_ln65_10 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_11_fu_6331_p2 SOURCE Conv_Tile129/Conv_core.cpp:65 VARIABLE add_ln65_11 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_12_fu_6348_p2 SOURCE Conv_Tile129/Conv_core.cpp:65 VARIABLE add_ln65_12 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_13_fu_6365_p2 SOURCE Conv_Tile129/Conv_core.cpp:65 VARIABLE add_ln65_13 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_11_fu_5053_p2 SOURCE Conv_Tile129/Conv_core.cpp:33 VARIABLE add_ln33_11 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_6_fu_4874_p2 SOURCE Conv_Tile129/Conv_core.cpp:33 VARIABLE add_ln33_6 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_5059_p2 SOURCE Conv_Tile129/Conv_core.cpp:33 VARIABLE add_ln33 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_1_fu_5076_p2 SOURCE Conv_Tile129/Conv_core.cpp:33 VARIABLE add_ln33_1 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_2_fu_5082_p2 SOURCE Conv_Tile129/Conv_core.cpp:33 VARIABLE add_ln33_2 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_3_fu_5099_p2 SOURCE Conv_Tile129/Conv_core.cpp:33 VARIABLE add_ln33_3 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_4_fu_5105_p2 SOURCE Conv_Tile129/Conv_core.cpp:33 VARIABLE add_ln33_4 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_5_fu_5122_p2 SOURCE Conv_Tile129/Conv_core.cpp:33 VARIABLE add_ln33_5 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_9_fu_4886_p2 SOURCE Conv_Tile129/Conv_core.cpp:33 VARIABLE add_ln33_9 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_7_fu_4910_p2 SOURCE Conv_Tile129/Conv_core.cpp:33 VARIABLE add_ln33_7 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME In_Tr_tp_fu_6388_p2 SOURCE Conv_Tile129/Conv_core.cpp:41 VARIABLE In_Tr_tp LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zero_y_fu_6382_p2 SOURCE Conv_Tile129/Conv_core.cpp:84 VARIABLE zero_y LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} Load_Weight {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_4_fu_12397_p2 SOURCE Conv_Tile129/Conv_core.cpp:123 VARIABLE add_ln123_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19ns_31ns_32_1_1_U134 SOURCE Conv_Tile129/Conv_core.cpp:123 VARIABLE mul_ln123 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_8_fu_12463_p2 SOURCE Conv_Tile129/Conv_core.cpp:123 VARIABLE add_ln123_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_1_fu_12478_p2 SOURCE Conv_Tile129/Conv_core.cpp:123 VARIABLE add_ln123_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_2_fu_12484_p2 SOURCE Conv_Tile129/Conv_core.cpp:123 VARIABLE add_ln123_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_3_fu_12490_p2 SOURCE Conv_Tile129/Conv_core.cpp:123 VARIABLE add_ln123_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_5ns_14ns_19_4_1_U135 SOURCE Conv_Tile129/Conv_core.cpp:123 VARIABLE mul_ln123_1 LOOP Load_Tm BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_10_fu_12563_p2 SOURCE Conv_Tile129/Conv_core.cpp:123 VARIABLE add_ln123_10 LOOP Load_Tm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_5_fu_12581_p2 SOURCE Conv_Tile129/Conv_core.cpp:123 VARIABLE add_ln123_5 LOOP Load_Tm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_11_fu_12589_p2 SOURCE Conv_Tile129/Conv_core.cpp:123 VARIABLE add_ln123_11 LOOP Load_Tm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_7_fu_12607_p2 SOURCE Conv_Tile129/Conv_core.cpp:123 VARIABLE add_ln123_7 LOOP Load_Tm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_14_fu_12615_p2 SOURCE Conv_Tile129/Conv_core.cpp:123 VARIABLE add_ln123_14 LOOP Load_Tm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_9_fu_12633_p2 SOURCE Conv_Tile129/Conv_core.cpp:123 VARIABLE add_ln123_9 LOOP Load_Tm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_16_fu_12500_p2 SOURCE Conv_Tile129/Conv_core.cpp:123 VARIABLE add_ln123_16 LOOP Load_Tm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_15_fu_12509_p2 SOURCE Conv_Tile129/Conv_core.cpp:123 VARIABLE add_ln123_15 LOOP Load_Tm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_12_fu_12526_p2 SOURCE Conv_Tile129/Conv_core.cpp:123 VARIABLE add_ln123_12 LOOP Load_Tm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Tm_cnt_fu_12698_p2 SOURCE Conv_Tile129/Conv_core.cpp:123 VARIABLE Tm_cnt LOOP Load_Tm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_fu_12715_p2 SOURCE Conv_Tile129/Conv_core.cpp:107 VARIABLE sub_ln107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln108_fu_12719_p2 SOURCE Conv_Tile129/Conv_core.cpp:108 VARIABLE sub_ln108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_13676_p2 SOURCE Conv_Tile129/Conv_core.cpp:153 VARIABLE add_ln153 LOOP zero_Load_Ky_zero_Load_Kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1_fu_13858_p2 SOURCE Conv_Tile129/Conv_core.cpp:153 VARIABLE add_ln153_1 LOOP zero_Load_Ky_zero_Load_Kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Kx_cnt_fu_13864_p2 SOURCE Conv_Tile129/Conv_core.cpp:155 VARIABLE Kx_cnt LOOP zero_Load_Ky_zero_Load_Kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} Compute3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_3091_p2 SOURCE Conv_Tile129/Conv_core.cpp:196 VARIABLE add_ln196 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_3133_p2 SOURCE Conv_Tile129/Conv_core.cpp:196 VARIABLE empty LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_403_fu_3159_p2 SOURCE Conv_Tile129/Conv_core.cpp:196 VARIABLE empty_403 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_3209_p2 SOURCE Conv_Tile129/Conv_core.cpp:198 VARIABLE add_ln198 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_404_fu_3253_p2 SOURCE Conv_Tile129/Conv_core.cpp:196 VARIABLE empty_404 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_3449_p2 SOURCE Conv_Tile129/Conv_core.cpp:200 VARIABLE add_ln200 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_3471_p2 SOURCE Conv_Tile129/Conv_core.cpp:200 VARIABLE p_mid1 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln213_fu_3630_p2 SOURCE Conv_Tile129/Conv_core.cpp:213 VARIABLE sub_ln213 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_3495_p2 SOURCE Conv_Tile129/Conv_core.cpp:213 VARIABLE add_ln213 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_1_fu_3684_p2 SOURCE Conv_Tile129/Conv_core.cpp:213 VARIABLE add_ln213_1 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U286 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_265 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_1_fu_4728_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_1 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U287 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_266 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_4_fu_4935_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_4 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_57692_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_fu_57706_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U288 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_7_fu_5142_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_7 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_4_fu_57759_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_4 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_3_fu_57773_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_3 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U289 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_267 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_10_fu_5349_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_10 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_5_fu_57827_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_5 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_5_fu_57841_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_5 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_6_fu_68474_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_6 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_31_fu_68488_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_31 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U290 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_268 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_13_fu_5556_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_13 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U291 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_269 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_16_fu_5763_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_16 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_7_fu_57860_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_7 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_7_fu_57874_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_7 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U292 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_270 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_19_fu_5970_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_19 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_8_fu_57927_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_8 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_9_fu_57941_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_9 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U293 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_271 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_22_fu_6177_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_22 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_9_fu_57995_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_9 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_11_fu_58009_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_11 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_10_fu_68571_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_10 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_52_fu_68585_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_52 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U294 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_272 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_25_fu_6384_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_25 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U295 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_273 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_28_fu_6591_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_28 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_11_fu_58028_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_11 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_13_fu_58042_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_13 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U296 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_274 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_31_fu_6798_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_31 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_12_fu_58095_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_12 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_15_fu_58109_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_15 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U297 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_275 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_34_fu_7005_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_34 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_13_fu_58163_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_13 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_17_fu_58177_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_17 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_14_fu_68668_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_14 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_73_fu_68682_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_73 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U298 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_276 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_37_fu_7212_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_37 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U299 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_277 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_40_fu_7419_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_40 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_15_fu_58196_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_15 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_19_fu_58210_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_19 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U300 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_278 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_43_fu_7626_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_43 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_16_fu_58263_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_16 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_21_fu_58277_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_21 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U301 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_279 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_46_fu_7833_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_46 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_17_fu_58331_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_17 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_23_fu_58345_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_23 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_18_fu_68765_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_18 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_94_fu_68779_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_94 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U302 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_280 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_49_fu_8040_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_49 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U303 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_281 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_52_fu_8247_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_52 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_19_fu_58364_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_19 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_25_fu_58378_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_25 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U304 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_282 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_55_fu_8454_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_55 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_20_fu_58431_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_20 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_27_fu_58445_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_27 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U305 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_283 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_58_fu_8661_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_58 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_21_fu_58499_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_21 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_29_fu_58513_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_29 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_22_fu_68862_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_22 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_115_fu_68876_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_115 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U306 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_284 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_61_fu_8868_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_61 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U307 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_285 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_64_fu_9075_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_64 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_23_fu_58532_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_23 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_31_fu_58546_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_31 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U308 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_286 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_67_fu_9282_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_67 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_24_fu_58599_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_24 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_33_fu_58613_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_33 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U309 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_287 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_70_fu_9489_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_70 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_25_fu_58667_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_25 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_35_fu_58681_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_35 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_26_fu_68959_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_26 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_136_fu_68973_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_136 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U310 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_288 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_73_fu_9696_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_73 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U311 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_289 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_76_fu_9903_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_76 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_27_fu_58700_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_27 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_37_fu_58714_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_37 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U312 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_290 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_79_fu_10110_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_79 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_28_fu_58767_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_28 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_39_fu_58781_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_39 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U313 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_291 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_82_fu_10317_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_82 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_29_fu_58835_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_29 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_41_fu_58849_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_41 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_30_fu_69056_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_30 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_157_fu_69070_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_157 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U314 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_292 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_85_fu_10524_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_85 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U315 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_293 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_88_fu_10731_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_88 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_31_fu_58868_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_31 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_43_fu_58882_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_43 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U316 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_294 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_91_fu_10938_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_91 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_32_fu_58935_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_32 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_45_fu_58949_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_45 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U317 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_295 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_94_fu_11145_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_94 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_33_fu_59003_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_33 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_47_fu_59017_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_47 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_34_fu_69153_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_34 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_178_fu_69167_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_178 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U318 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_296 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_97_fu_11352_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_97 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U319 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_297 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_100_fu_11559_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_100 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_35_fu_59036_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_35 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_49_fu_59050_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_49 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U320 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_298 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_103_fu_11766_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_103 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_36_fu_59103_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_36 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_51_fu_59117_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_51 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U321 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_299 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_106_fu_11973_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_106 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_37_fu_59171_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_37 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_53_fu_59185_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_53 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_38_fu_69250_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_38 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_199_fu_69264_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_199 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U322 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_300 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_109_fu_12180_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_109 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U323 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_301 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_112_fu_12387_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_112 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_39_fu_59204_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_39 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_55_fu_59218_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_55 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U324 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_302 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_115_fu_12594_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_115 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_40_fu_59271_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_40 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_57_fu_59285_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_57 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U325 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_303 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_118_fu_12801_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_118 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_41_fu_59339_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_41 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_59_fu_59353_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_59 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_42_fu_69347_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_42 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_220_fu_69361_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_220 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U326 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_304 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_121_fu_13008_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_121 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U327 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_305 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_124_fu_13215_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_124 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_43_fu_59372_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_43 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_61_fu_59386_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_61 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U328 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_306 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_127_fu_13422_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_127 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_44_fu_59439_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_44 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_63_fu_59453_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_63 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U329 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_307 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_130_fu_13629_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_130 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_45_fu_59507_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_45 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_65_fu_59521_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_65 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_46_fu_69444_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_46 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_241_fu_69458_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_241 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U330 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_308 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_133_fu_13836_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_133 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U331 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_309 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_136_fu_14043_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_136 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_47_fu_59540_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_47 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_67_fu_59554_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_67 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U332 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_310 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_139_fu_14250_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_139 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_48_fu_59607_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_48 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_69_fu_59621_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_69 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U333 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_311 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_142_fu_14457_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_142 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_49_fu_59675_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_49 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_71_fu_59689_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_71 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_50_fu_69541_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_50 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_262_fu_69555_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_262 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U334 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_312 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_145_fu_14664_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_145 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U335 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_313 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_148_fu_14871_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_148 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_51_fu_59708_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_51 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_73_fu_59722_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_73 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U336 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_314 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_151_fu_15078_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_151 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_52_fu_59775_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_52 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_75_fu_59789_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_75 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U337 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_315 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_154_fu_15285_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_154 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_53_fu_59843_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_53 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_77_fu_59857_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_77 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_54_fu_69638_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_54 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_283_fu_69652_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_283 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U338 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_316 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_157_fu_15492_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_157 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U339 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_317 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_160_fu_15699_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_160 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_55_fu_59876_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_55 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_79_fu_59890_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_79 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U340 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_318 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_163_fu_15906_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_163 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_56_fu_59943_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_56 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_81_fu_59957_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_81 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U341 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_319 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_166_fu_16113_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_166 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_57_fu_60011_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_57 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_83_fu_60025_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_83 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_58_fu_69735_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_58 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_304_fu_69749_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_304 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U342 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_320 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_169_fu_16320_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_169 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U343 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_321 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_172_fu_16527_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_172 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_59_fu_60044_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_59 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_85_fu_60058_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_85 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U344 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_322 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_175_fu_16734_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_175 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_60_fu_60111_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_60 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_87_fu_60125_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_87 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U345 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_323 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_178_fu_16941_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_178 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_61_fu_60179_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_61 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_89_fu_60193_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_89 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_62_fu_69832_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_62 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_325_fu_69846_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_325 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U346 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_324 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_181_fu_17148_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_181 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U347 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_325 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_184_fu_17355_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_184 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_63_fu_60212_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_63 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_91_fu_60226_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_91 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U348 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_326 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_187_fu_17562_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_187 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_64_fu_60279_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_64 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_93_fu_60293_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_93 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U349 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_327 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_190_fu_17769_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_190 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_65_fu_60347_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_65 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_95_fu_60361_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_95 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_66_fu_69929_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_66 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_346_fu_69943_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_346 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U350 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_328 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_193_fu_17976_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_193 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U351 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_329 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_196_fu_18183_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_196 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_67_fu_60380_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_67 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_97_fu_60394_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_97 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U352 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_330 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_199_fu_18390_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_199 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_68_fu_60447_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_68 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_99_fu_60461_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_99 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U353 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_331 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_202_fu_18597_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_202 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_69_fu_60515_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_69 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_101_fu_60529_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_101 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_70_fu_70026_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_70 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_367_fu_70040_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_367 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U354 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_332 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_205_fu_18804_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_205 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U355 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_333 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_208_fu_19011_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_208 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_71_fu_60548_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_71 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_103_fu_60562_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_103 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U356 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_334 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_211_fu_19218_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_211 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_72_fu_60615_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_72 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_105_fu_60629_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_105 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U357 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_335 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_214_fu_19425_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_214 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_73_fu_60683_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_73 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_107_fu_60697_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_107 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_74_fu_70123_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_74 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_388_fu_70137_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_388 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U358 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_336 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_217_fu_19632_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_217 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U359 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_337 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_220_fu_19839_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_220 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_75_fu_60716_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_75 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_109_fu_60730_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_109 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U360 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_338 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_223_fu_20046_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_223 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_76_fu_60783_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_76 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_111_fu_60797_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_111 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U361 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_339 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_226_fu_20253_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_226 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_77_fu_60851_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_77 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_113_fu_60865_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_113 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_78_fu_70220_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_78 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_409_fu_70234_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_409 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U362 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_340 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_229_fu_20460_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_229 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U363 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_341 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_232_fu_20667_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_232 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_79_fu_60884_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_79 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_115_fu_60898_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_115 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U364 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_342 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_235_fu_20874_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_235 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_80_fu_60951_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_80 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_117_fu_60965_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_117 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U365 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_343 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_238_fu_21081_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_238 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_81_fu_61019_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_81 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_119_fu_61033_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_119 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_82_fu_70317_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_82 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_430_fu_70331_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_430 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U366 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_344 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_241_fu_21288_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_241 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U367 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_345 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_244_fu_21495_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_244 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_83_fu_61052_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_83 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_121_fu_61066_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_121 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U368 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_346 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_247_fu_21702_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_247 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_84_fu_61119_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_84 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_123_fu_61133_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_123 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U369 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_347 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_250_fu_21909_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_250 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_85_fu_61187_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_85 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_125_fu_61201_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_125 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_86_fu_70414_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_86 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_451_fu_70428_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_451 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U370 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_348 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_253_fu_22116_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_253 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U371 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_349 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_256_fu_22323_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_256 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_87_fu_61220_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_87 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_127_fu_61234_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_127 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U372 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_350 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_259_fu_22530_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_259 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_88_fu_61287_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_88 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_129_fu_61301_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_129 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U373 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_351 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_262_fu_22737_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_262 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_89_fu_61355_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_89 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_131_fu_61369_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_131 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_90_fu_70511_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_90 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_472_fu_70525_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_472 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U374 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_352 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_265_fu_22944_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_265 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U375 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_353 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_268_fu_23151_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_268 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_91_fu_61388_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_91 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_133_fu_61402_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_133 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U376 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_354 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_271_fu_23358_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_271 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_92_fu_61455_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_92 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_135_fu_61469_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_135 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U377 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_355 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_274_fu_23565_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_274 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_93_fu_61523_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_93 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_137_fu_61537_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_137 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_94_fu_70608_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_94 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_493_fu_70622_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_493 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U378 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_356 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_277_fu_23772_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_277 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U379 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_357 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_280_fu_23979_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_280 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_95_fu_61556_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_95 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_139_fu_61570_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_139 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U380 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_358 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_283_fu_24186_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_283 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_96_fu_61623_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_96 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_141_fu_61637_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_141 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U381 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_359 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_286_fu_24393_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_286 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_97_fu_61691_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_97 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_143_fu_61705_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_143 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_98_fu_70705_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_98 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_514_fu_70719_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_514 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U382 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_360 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_289_fu_24600_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_289 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U383 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_361 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_292_fu_24807_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_292 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_99_fu_61724_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_99 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_145_fu_61738_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_145 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U384 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_362 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_295_fu_25014_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_295 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_100_fu_61791_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_100 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_147_fu_61805_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_147 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U385 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_363 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_298_fu_25221_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_298 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_101_fu_61859_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_101 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_149_fu_61873_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_149 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_102_fu_70802_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_102 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_535_fu_70816_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_535 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U386 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_364 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_301_fu_25428_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_301 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U387 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_365 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_304_fu_25635_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_304 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_103_fu_61892_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_103 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_151_fu_61906_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_151 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U388 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_366 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_307_fu_25842_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_307 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_104_fu_61959_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_104 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_153_fu_61973_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_153 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U389 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_367 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_310_fu_26049_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_310 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_105_fu_62027_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_105 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_155_fu_62041_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_155 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_106_fu_70899_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_106 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_556_fu_70913_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_556 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U390 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_368 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_313_fu_26256_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_313 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U391 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_369 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_316_fu_26463_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_316 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_107_fu_62060_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_107 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_157_fu_62074_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_157 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U392 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_370 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_319_fu_26670_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_319 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_108_fu_62127_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_108 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_159_fu_62141_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_159 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U393 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_371 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_322_fu_26877_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_322 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_109_fu_62195_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_109 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_161_fu_62209_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_161 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_110_fu_70996_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_110 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_577_fu_71010_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_577 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U394 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_372 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_325_fu_27084_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_325 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U395 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_373 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_328_fu_27291_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_328 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_111_fu_62228_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_111 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_163_fu_62242_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_163 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U396 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_374 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_331_fu_27498_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_331 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_112_fu_62295_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_112 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_165_fu_62309_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_165 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U397 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_375 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_334_fu_27705_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_334 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_113_fu_62363_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_113 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_167_fu_62377_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_167 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_114_fu_71093_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_114 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_598_fu_71107_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_598 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U398 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_376 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_337_fu_27912_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_337 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U399 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_377 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_340_fu_28119_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_340 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_115_fu_62396_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_115 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_169_fu_62410_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_169 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U400 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_378 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_343_fu_28326_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_343 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_116_fu_62463_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_116 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_171_fu_62477_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_171 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U401 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_379 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_346_fu_28533_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_346 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_117_fu_62531_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_117 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_173_fu_62545_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_173 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_118_fu_71190_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_118 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_619_fu_71204_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_619 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U402 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_380 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_349_fu_28740_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_349 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U403 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_381 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_352_fu_28947_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_352 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_119_fu_62564_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_119 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_175_fu_62578_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_175 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U404 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_382 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_355_fu_29154_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_355 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_120_fu_62631_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_120 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_177_fu_62645_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_177 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U405 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_383 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_358_fu_29361_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_358 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_121_fu_62699_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_121 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_179_fu_62713_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_179 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_122_fu_71287_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_122 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_640_fu_71301_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_640 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U406 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_384 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_361_fu_29568_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_361 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U407 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_385 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_364_fu_29775_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_364 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_123_fu_62732_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_123 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_181_fu_62746_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_181 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U408 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_386 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_367_fu_29982_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_367 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_124_fu_62799_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_124 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_183_fu_62813_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_183 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U409 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_387 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_370_fu_30189_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_370 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_125_fu_62867_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_125 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_185_fu_62881_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_185 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_126_fu_71384_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_126 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_661_fu_71398_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_661 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U410 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_388 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_373_fu_30396_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_373 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U411 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_389 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_376_fu_30603_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_376 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_127_fu_62900_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_127 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_187_fu_62914_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_187 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U412 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_390 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_379_fu_30810_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_379 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_128_fu_62967_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_128 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_189_fu_62981_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_189 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U413 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_391 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_382_fu_31017_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_382 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_129_fu_63035_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_129 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_191_fu_63049_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_191 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_130_fu_71481_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_130 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_682_fu_71495_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_682 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_3711_p2 SOURCE Conv_Tile129/Conv_core.cpp:207 VARIABLE add_ln207 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_2_fu_3731_p2 SOURCE Conv_Tile129/Conv_core.cpp:213 VARIABLE add_ln213_2 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U414 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_392 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_385_fu_31224_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_385 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U415 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_393 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_388_fu_31431_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_388 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_131_fu_63068_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_131 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_193_fu_63082_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_193 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U416 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_394 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_391_fu_31638_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_391 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_132_fu_63135_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_132 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_195_fu_63149_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_195 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U417 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_395 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_394_fu_31845_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_394 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_133_fu_63203_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_133 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_197_fu_63217_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_197 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_134_fu_71578_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_134 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_703_fu_71592_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_703 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U418 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_396 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_397_fu_32052_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_397 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U419 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_397 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_400_fu_32259_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_400 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_135_fu_63236_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_135 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_199_fu_63250_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_199 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U420 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_398 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_403_fu_32466_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_403 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_136_fu_63303_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_136 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_201_fu_63317_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_201 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U421 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_399 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_406_fu_32673_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_406 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_137_fu_63371_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_137 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_203_fu_63385_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_203 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_138_fu_71684_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_138 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_724_fu_71698_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_724 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U422 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_400 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_409_fu_32880_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_409 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U423 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_401 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_412_fu_33087_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_412 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_139_fu_63404_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_139 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_205_fu_63418_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_205 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U424 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_402 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_415_fu_33294_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_415 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_140_fu_63471_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_140 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_207_fu_63485_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_207 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U425 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_403 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_418_fu_33501_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_418 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_141_fu_63539_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_141 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_209_fu_63553_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_209 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_142_fu_71790_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_142 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_745_fu_71804_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_745 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U426 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_404 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_421_fu_33708_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_421 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U427 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_405 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_424_fu_33915_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_424 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_143_fu_63572_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_143 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_211_fu_63586_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_211 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U428 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_406 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_427_fu_34122_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_427 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_144_fu_63639_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_144 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_213_fu_63653_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_213 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U429 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_407 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_430_fu_34329_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_430 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_145_fu_63707_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_145 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_215_fu_63721_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_215 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_146_fu_71896_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_146 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_766_fu_71910_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_766 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U430 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_408 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_433_fu_34536_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_433 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U431 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_409 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_436_fu_34743_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_436 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_147_fu_63740_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_147 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_217_fu_63754_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_217 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U432 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_410 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_439_fu_34950_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_439 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_148_fu_63807_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_148 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_219_fu_63821_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_219 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U433 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_411 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_442_fu_35157_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_442 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_149_fu_63875_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_149 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_221_fu_63889_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_221 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_150_fu_72002_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_150 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_787_fu_72016_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_787 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U434 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_412 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_445_fu_35364_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_445 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U435 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_413 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_448_fu_35571_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_448 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_151_fu_63908_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_151 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_223_fu_63922_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_223 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U436 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_414 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_451_fu_35778_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_451 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_152_fu_63975_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_152 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_225_fu_63989_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_225 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U437 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_415 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_454_fu_35985_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_454 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_153_fu_64043_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_153 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_227_fu_64057_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_227 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_154_fu_72108_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_154 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_808_fu_72122_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_808 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U438 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_416 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_457_fu_36192_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_457 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U439 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_417 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_460_fu_36399_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_460 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_155_fu_64076_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_155 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_229_fu_64090_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_229 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U440 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_418 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_463_fu_36606_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_463 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_156_fu_64143_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_156 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_231_fu_64157_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_231 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U441 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_419 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_466_fu_36813_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_466 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_157_fu_64211_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_157 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_233_fu_64225_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_233 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_158_fu_72214_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_158 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_829_fu_72228_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_829 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U442 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_420 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_469_fu_37020_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_469 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U443 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_421 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_472_fu_37227_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_472 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_159_fu_64244_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_159 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_235_fu_64258_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_235 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U444 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_422 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_475_fu_37434_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_475 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_160_fu_64311_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_160 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_237_fu_64325_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_237 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U445 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_423 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_478_fu_37641_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_478 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_161_fu_64379_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_161 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_239_fu_64393_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_239 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_162_fu_72320_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_162 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_850_fu_72334_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_850 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U446 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_424 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_481_fu_37848_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_481 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U447 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_425 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_484_fu_38055_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_484 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_163_fu_64412_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_163 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_241_fu_64426_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_241 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U448 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_426 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_487_fu_38262_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_487 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_164_fu_64479_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_164 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_243_fu_64493_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_243 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U449 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_427 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_490_fu_38469_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_490 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_165_fu_64547_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_165 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_245_fu_64561_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_245 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_166_fu_72426_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_166 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_871_fu_72440_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_871 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U450 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_428 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_493_fu_38676_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_493 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U451 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_429 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_496_fu_38883_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_496 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_167_fu_64580_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_167 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_247_fu_64594_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_247 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U452 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_430 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_499_fu_39090_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_499 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_168_fu_64647_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_168 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_249_fu_64661_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_249 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U453 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_431 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_502_fu_39297_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_502 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_169_fu_64715_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_169 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_251_fu_64729_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_251 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_170_fu_72532_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_170 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_892_fu_72546_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_892 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U454 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_432 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_505_fu_39504_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_505 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U455 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_433 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_508_fu_39711_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_508 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_171_fu_64748_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_171 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_253_fu_64762_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_253 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U456 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_434 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_511_fu_39918_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_511 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_172_fu_64815_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_172 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_255_fu_64829_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_255 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U457 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_435 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_514_fu_40125_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_514 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_173_fu_64883_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_173 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_257_fu_64897_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_257 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_174_fu_72638_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_174 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_913_fu_72652_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_913 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U458 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_436 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_517_fu_40332_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_517 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U459 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_437 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_520_fu_40539_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_520 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_175_fu_64916_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_175 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_259_fu_64930_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_259 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U460 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_438 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_523_fu_40746_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_523 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_176_fu_64983_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_176 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_261_fu_64997_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_261 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U461 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_439 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_526_fu_40953_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_526 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_177_fu_65051_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_177 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_263_fu_65065_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_263 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_178_fu_72744_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_178 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_934_fu_72758_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_934 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U462 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_440 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_529_fu_41160_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_529 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U463 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_441 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_532_fu_41367_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_532 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_179_fu_65084_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_179 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_265_fu_65098_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_265 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U464 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_442 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_535_fu_41574_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_535 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_180_fu_65151_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_180 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_267_fu_65165_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_267 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U465 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_443 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_538_fu_41781_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_538 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_181_fu_65219_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_181 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_269_fu_65233_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_269 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_182_fu_72850_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_182 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_955_fu_72864_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_955 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U466 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_444 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_541_fu_41988_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_541 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U467 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_445 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_544_fu_42195_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_544 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_183_fu_65252_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_183 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_271_fu_65266_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_271 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U468 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_446 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_547_fu_42402_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_547 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_184_fu_65319_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_184 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_273_fu_65333_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_273 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U469 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_447 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_550_fu_42609_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_550 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_185_fu_65387_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_185 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_275_fu_65401_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_275 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_186_fu_72956_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_186 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_976_fu_72970_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_976 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U470 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_448 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_553_fu_42816_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_553 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U471 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_449 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_556_fu_43023_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_556 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_187_fu_65420_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_187 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_277_fu_65434_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_277 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U472 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_450 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_559_fu_43230_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_559 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_188_fu_65487_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_188 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_279_fu_65501_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_279 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U473 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_451 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_562_fu_43437_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_562 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_189_fu_65555_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_189 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_281_fu_65569_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_281 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_190_fu_73062_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_190 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_997_fu_73076_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_997 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U474 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_452 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_565_fu_43644_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_565 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U475 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_453 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_568_fu_43851_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_568 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_191_fu_65588_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_191 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_283_fu_65602_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_283 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U476 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_454 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_571_fu_44058_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_571 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_192_fu_65655_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_192 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_285_fu_65669_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_285 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U477 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_455 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_574_fu_44265_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_574 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_193_fu_65723_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_193 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_287_fu_65737_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_287 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_194_fu_73168_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_194 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1018_fu_73182_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_1018 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U478 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_456 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_577_fu_44472_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_577 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U479 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_457 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_580_fu_44679_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_580 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_195_fu_65756_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_195 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_289_fu_65770_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_289 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U480 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_458 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_583_fu_44886_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_583 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_196_fu_65823_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_196 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_291_fu_65837_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_291 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U481 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_459 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_586_fu_45093_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_586 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_197_fu_65891_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_197 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_293_fu_65905_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_293 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_198_fu_73274_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_198 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1039_fu_73288_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_1039 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U482 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_460 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_589_fu_45300_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_589 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U483 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_461 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_592_fu_45507_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_592 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_199_fu_65924_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_199 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_295_fu_65938_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_295 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U484 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_462 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_595_fu_45714_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_595 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_200_fu_65991_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_200 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_297_fu_66005_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_297 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U485 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_463 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_598_fu_45921_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_598 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_201_fu_66059_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_201 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_299_fu_66073_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_299 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_202_fu_73380_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_202 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1060_fu_73394_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_1060 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U486 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_464 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_601_fu_46128_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_601 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U487 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_465 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_604_fu_46335_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_604 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_203_fu_66092_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_203 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_301_fu_66106_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_301 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U488 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_466 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_607_fu_46542_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_607 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_204_fu_66159_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_204 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_303_fu_66173_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_303 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U489 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_467 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_610_fu_46749_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_610 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_205_fu_66227_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_205 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_305_fu_66241_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_305 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_206_fu_73486_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_206 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1081_fu_73500_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_1081 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U490 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_468 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_613_fu_46956_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_613 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U491 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_469 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_616_fu_47163_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_616 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_207_fu_66260_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_207 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_307_fu_66274_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_307 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U492 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_470 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_619_fu_47370_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_619 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_208_fu_66327_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_208 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_309_fu_66341_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_309 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U493 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_471 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_622_fu_47577_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_622 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_209_fu_66395_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_209 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_311_fu_66409_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_311 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_210_fu_73592_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_210 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1102_fu_73606_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_1102 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U494 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_472 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_625_fu_47784_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_625 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U495 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_473 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_628_fu_47991_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_628 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_211_fu_66428_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_211 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_313_fu_66442_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_313 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U496 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_474 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_631_fu_48198_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_631 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_212_fu_66495_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_212 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_315_fu_66509_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_315 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U497 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_475 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_634_fu_48405_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_634 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_213_fu_66563_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_213 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_317_fu_66577_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_317 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_214_fu_73698_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_214 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1123_fu_73712_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_1123 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U498 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_476 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_637_fu_48612_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_637 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U499 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_477 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_640_fu_48819_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_640 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_215_fu_66596_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_215 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_319_fu_66610_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_319 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U500 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_478 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_643_fu_49026_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_643 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_216_fu_66663_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_216 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_321_fu_66677_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_321 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U501 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_479 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_646_fu_49233_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_646 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_217_fu_66731_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_217 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_323_fu_66745_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_323 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_218_fu_73804_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_218 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1144_fu_73818_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_1144 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U502 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_480 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_649_fu_49440_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_649 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U503 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_481 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_652_fu_49647_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_652 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_219_fu_66764_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_219 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_325_fu_66778_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_325 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U504 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_482 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_655_fu_49854_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_655 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_220_fu_66831_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_220 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_327_fu_66845_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_327 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U505 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_483 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_658_fu_50061_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_658 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_221_fu_66899_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_221 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_329_fu_66913_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_329 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_222_fu_73910_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_222 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1165_fu_73924_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_1165 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U506 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_484 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_661_fu_50268_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_661 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U507 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_485 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_664_fu_50475_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_664 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_223_fu_66932_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_223 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_331_fu_66946_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_331 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U508 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_486 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_667_fu_50682_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_667 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_224_fu_66999_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_224 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_333_fu_67013_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_333 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U509 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_487 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_670_fu_50889_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_670 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_225_fu_67067_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_225 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_335_fu_67081_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_335 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_226_fu_74016_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_226 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1186_fu_74030_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_1186 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U510 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_488 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_673_fu_51096_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_673 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U511 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_489 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_676_fu_51303_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_676 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_227_fu_67100_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_227 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_337_fu_67114_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_337 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U512 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_490 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_679_fu_51510_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_679 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_228_fu_67167_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_228 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_339_fu_67181_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_339 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U513 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_491 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_682_fu_51717_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_682 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_229_fu_67235_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_229 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_341_fu_67249_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_341 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_230_fu_74122_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_230 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1207_fu_74136_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_1207 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U514 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_492 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_685_fu_51924_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_685 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U515 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_493 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_688_fu_52131_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_688 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_231_fu_67268_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_231 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_343_fu_67282_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_343 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U516 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_494 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_691_fu_52338_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_691 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_232_fu_67335_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_232 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_345_fu_67349_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_345 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U517 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_495 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_694_fu_52545_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_694 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_233_fu_67403_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_233 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_347_fu_67417_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_347 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_234_fu_74228_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_234 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1228_fu_74242_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_1228 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U518 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_496 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_697_fu_52752_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_697 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U519 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_497 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_700_fu_52959_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_700 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_235_fu_67436_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_235 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_349_fu_67450_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_349 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U520 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_498 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_703_fu_53166_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_703 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_236_fu_67503_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_236 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_351_fu_67517_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_351 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U521 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_499 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_706_fu_53373_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_706 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_237_fu_67571_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_237 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_353_fu_67585_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_353 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_238_fu_74334_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_238 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1249_fu_74348_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_1249 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U522 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_500 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_709_fu_53580_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_709 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U523 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_501 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_712_fu_53787_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_712 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_239_fu_67604_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_239 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_355_fu_67618_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_355 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U524 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_502 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_715_fu_53994_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_715 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_240_fu_67671_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_240 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_357_fu_67685_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_357 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U525 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_503 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_718_fu_54201_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_718 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_241_fu_67739_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_241 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_359_fu_67753_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_359 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_242_fu_74440_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_242 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1270_fu_74454_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_1270 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U526 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_504 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_721_fu_54408_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_721 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U527 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_505 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_724_fu_54615_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_724 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_243_fu_67772_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_243 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_361_fu_67786_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_361 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U528 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_506 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_727_fu_54822_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_727 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_244_fu_67839_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_244 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_363_fu_67853_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_363 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U529 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_507 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_730_fu_55029_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_730 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_245_fu_67907_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_245 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_365_fu_67921_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_365 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_246_fu_74546_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_246 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1291_fu_74560_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_1291 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U530 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_508 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_733_fu_55236_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_733 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U531 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_509 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_736_fu_55443_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_736 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_247_fu_67940_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_247 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_367_fu_67954_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_367 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U532 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_510 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_739_fu_55650_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_739 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_248_fu_68007_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_248 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_369_fu_68021_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_369 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U533 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_511 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_742_fu_55857_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_742 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_249_fu_68075_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_249 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_371_fu_68089_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_371 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_250_fu_74652_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_250 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1312_fu_74666_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_1312 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U534 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_512 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_745_fu_56064_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_745 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U535 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_513 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_748_fu_56271_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_748 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_251_fu_68108_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_251 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_373_fu_68122_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_373 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U536 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_514 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_751_fu_56478_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_751 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_252_fu_68175_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_252 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_375_fu_68189_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_375 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U537 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_515 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_754_fu_56685_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_754 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_253_fu_68243_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_253 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_377_fu_68257_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_377 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_254_fu_74758_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_254 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1333_fu_74772_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_1333 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U538 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_516 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_757_fu_56892_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_757 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U539 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_517 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_760_fu_57099_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_760 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_255_fu_68276_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_255 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_379_fu_68290_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_379 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U540 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_518 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_763_fu_57306_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_763 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_256_fu_68343_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_256 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_381_fu_68357_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_381 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_1_U541 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_519 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_766_fu_57513_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_766 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_257_fu_68411_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_257 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_383_fu_68425_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_383 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_258_fu_74864_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_258 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1354_fu_74878_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_1354 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_3505_p2 SOURCE Conv_Tile129/Conv_core.cpp:202 VARIABLE j LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_1_fu_3511_p2 SOURCE Conv_Tile129/Conv_core.cpp:200 VARIABLE add_ln200_1 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_1_fu_3525_p2 SOURCE Conv_Tile129/Conv_core.cpp:198 VARIABLE add_ln198_1 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_1_fu_3539_p2 SOURCE Conv_Tile129/Conv_core.cpp:196 VARIABLE add_ln196_1 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_405_fu_3549_p2 SOURCE Conv_Tile129/Conv_core.cpp:196 VARIABLE empty_405 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_406_fu_3563_p2 SOURCE Conv_Tile129/Conv_core.cpp:200 VARIABLE empty_406 LOOP Ky_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 256 BRAM 0 URAM 0}} Load_Input_F_Pool {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F_In_y_1_fu_3964_p2 SOURCE Conv_Tile129/Pool_core.cpp:19 VARIABLE F_In_y_1 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln19_fu_4058_p2 SOURCE Conv_Tile129/Pool_core.cpp:19 VARIABLE sub_ln19 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F_In_x_24_fu_4039_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_24 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln20_fu_4045_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE sub_ln20 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln24_fu_3870_p2 SOURCE Conv_Tile129/Pool_core.cpp:24 VARIABLE sub_ln24 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_30s_30_1_1_U712 SOURCE {} VARIABLE mul591_cast LOOP Load_F_Tr BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_30s_10ns_30_1_1_U713 SOURCE {} VARIABLE mul6056 LOOP Load_F_Tr BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul69_fu_3989_p2 SOURCE {} VARIABLE mul69 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_32_1_1_U715 SOURCE {} VARIABLE mul70 LOOP Load_F_Tr BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul79_fu_4015_p2 SOURCE {} VARIABLE mul79 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_32_1_1_U716 SOURCE {} VARIABLE mul80 LOOP Load_F_Tr BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul89_fu_4054_p2 SOURCE {} VARIABLE mul89 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_32_1_1_U717 SOURCE {} VARIABLE mul90 LOOP Load_F_Tr BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub2_op_fu_4082_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE sub2_op LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_op_fu_4095_p2 SOURCE Conv_Tile129/Pool_core.cpp:19 VARIABLE sub_op LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_fu_4487_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_1_fu_4492_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_1 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_2_fu_4497_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_2 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_3_fu_4502_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_3 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_4_fu_4507_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_4 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_5_fu_4512_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_5 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_6_fu_4517_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_6 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_7_fu_4522_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_7 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_8_fu_4527_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_8 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_9_fu_4532_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_9 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_10_fu_4537_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_10 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_11_fu_4542_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_11 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_12_fu_4547_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_12 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_13_fu_4552_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_13 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_14_fu_4557_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_14 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_15_fu_4562_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_15 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_16_fu_4567_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_16 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_17_fu_4572_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_17 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_18_fu_4577_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_18 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_19_fu_4582_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_19 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_20_fu_4587_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_20 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_21_fu_4592_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_21 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_22_fu_4597_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_22 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_x_23_fu_4602_p2 SOURCE Conv_Tile129/Pool_core.cpp:20 VARIABLE F_In_x_23 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U714 SOURCE Conv_Tile129/Pool_core.cpp:41 VARIABLE mul_ln41 LOOP Load_F_Tr BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_4650_p2 SOURCE Conv_Tile129/Pool_core.cpp:58 VARIABLE sub_ln58 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_4966_p2 SOURCE Conv_Tile129/Pool_core.cpp:64 VARIABLE add_ln64 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_5909_p2 SOURCE Conv_Tile129/Pool_core.cpp:64 VARIABLE add_ln64_1 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_2_fu_5926_p2 SOURCE Conv_Tile129/Pool_core.cpp:64 VARIABLE add_ln64_2 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_3_fu_5943_p2 SOURCE Conv_Tile129/Pool_core.cpp:64 VARIABLE add_ln64_3 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_4_fu_5960_p2 SOURCE Conv_Tile129/Pool_core.cpp:64 VARIABLE add_ln64_4 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_5_fu_5977_p2 SOURCE Conv_Tile129/Pool_core.cpp:64 VARIABLE add_ln64_5 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_6_fu_5994_p2 SOURCE Conv_Tile129/Pool_core.cpp:64 VARIABLE add_ln64_6 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_7_fu_6011_p2 SOURCE Conv_Tile129/Pool_core.cpp:64 VARIABLE add_ln64_7 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_8_fu_6028_p2 SOURCE Conv_Tile129/Pool_core.cpp:64 VARIABLE add_ln64_8 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_9_fu_6045_p2 SOURCE Conv_Tile129/Pool_core.cpp:64 VARIABLE add_ln64_9 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_10_fu_6062_p2 SOURCE Conv_Tile129/Pool_core.cpp:64 VARIABLE add_ln64_10 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_11_fu_6079_p2 SOURCE Conv_Tile129/Pool_core.cpp:64 VARIABLE add_ln64_11 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_12_fu_6096_p2 SOURCE Conv_Tile129/Pool_core.cpp:64 VARIABLE add_ln64_12 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_12_fu_4983_p2 SOURCE Conv_Tile129/Pool_core.cpp:14 VARIABLE add_ln14_12 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_4676_p2 SOURCE Conv_Tile129/Pool_core.cpp:41 VARIABLE add_ln41 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_1_fu_4710_p2 SOURCE Conv_Tile129/Pool_core.cpp:14 VARIABLE add_ln14_1 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_3_fu_4740_p2 SOURCE Conv_Tile129/Pool_core.cpp:14 VARIABLE add_ln14_3 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_5_fu_4770_p2 SOURCE Conv_Tile129/Pool_core.cpp:14 VARIABLE add_ln14_5 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_7_fu_4800_p2 SOURCE Conv_Tile129/Pool_core.cpp:14 VARIABLE add_ln14_7 LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME In_Tr_tp_fu_6119_p2 SOURCE Conv_Tile129/Pool_core.cpp:41 VARIABLE In_Tr_tp LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME F_In_y_fu_6113_p2 SOURCE Conv_Tile129/Pool_core.cpp:83 VARIABLE F_In_y LOOP Load_F_Tr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} Pool5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_739_p2 SOURCE Conv_Tile129/Pool_core.cpp:107 VARIABLE add_ln107 LOOP CHout_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_785_p2 SOURCE Conv_Tile129/Pool_core.cpp:109 VARIABLE add_ln109 LOOP CHout_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_5s_5_1_1_U742 SOURCE Conv_Tile129/Pool_core.cpp:109 VARIABLE p_mid1 LOOP CHout_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln112_fu_951_p2 SOURCE Conv_Tile129/Pool_core.cpp:112 VARIABLE sub_ln112 LOOP CHout_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid13_fu_831_p2 SOURCE Conv_Tile129/Pool_core.cpp:109 VARIABLE p_mid13 LOOP CHout_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln114_fu_975_p2 SOURCE Conv_Tile129/Pool_core.cpp:114 VARIABLE sub_ln114 LOOP CHout_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_14s_14_1_1_U743 SOURCE Conv_Tile129/Pool_core.cpp:112 VARIABLE mul_ln112 LOOP CHout_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_981_p2 SOURCE Conv_Tile129/Pool_core.cpp:112 VARIABLE add_ln112 LOOP CHout_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_998_p2 SOURCE Conv_Tile129/Pool_core.cpp:114 VARIABLE add_ln114 LOOP CHout_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_1015_p2 SOURCE Conv_Tile129/Pool_core.cpp:113 VARIABLE add_ln113 LOOP CHout_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_1_fu_1030_p2 SOURCE Conv_Tile129/Pool_core.cpp:113 VARIABLE add_ln113_1 LOOP CHout_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_1048_p2 SOURCE Conv_Tile129/Pool_core.cpp:115 VARIABLE add_ln115 LOOP CHout_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_1_fu_879_p2 SOURCE Conv_Tile129/Pool_core.cpp:107 VARIABLE add_ln107_1 LOOP CHout_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_885_p2 SOURCE Conv_Tile129/Pool_core.cpp:111 VARIABLE j LOOP CHout_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_1_fu_891_p2 SOURCE Conv_Tile129/Pool_core.cpp:109 VARIABLE add_ln109_1 LOOP CHout_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_5s_5_1_1_U744 SOURCE Conv_Tile129/Pool_core.cpp:109 VARIABLE empty LOOP CHout_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_389_fu_1066_p2 SOURCE Conv_Tile129/Pool_core.cpp:109 VARIABLE empty_389 LOOP CHout_Hout_Wout BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Load_And_Compute {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_2170_p2 SOURCE Conv_Tile129/Compute.cpp:65 VARIABLE add_ln65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Tn_LP_tp_4_fu_2212_p2 SOURCE Conv_Tile129/Compute.cpp:75 VARIABLE Tn_LP_tp_4 LOOP L_A_C_PP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_2222_p2 SOURCE Conv_Tile129/Compute.cpp:66 VARIABLE add_ln66 LOOP L_A_C_PP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add223_fu_2242_p2 SOURCE {} VARIABLE add223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_2170_p2 SOURCE Conv_Tile129/Compute.cpp:96 VARIABLE add_ln96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Tn_LP_tp_6_fu_2260_p2 SOURCE Conv_Tile129/Compute.cpp:96 VARIABLE Tn_LP_tp_6 LOOP L_A_C_PP_Pool BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_263_U SOURCE Conv_Tile129/Compute.cpp:35 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_264_U SOURCE Conv_Tile129/Compute.cpp:35 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_265_U SOURCE Conv_Tile129/Compute.cpp:35 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_266_U SOURCE Conv_Tile129/Compute.cpp:35 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_267_U SOURCE Conv_Tile129/Compute.cpp:35 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_268_U SOURCE Conv_Tile129/Compute.cpp:35 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_269_U SOURCE Conv_Tile129/Compute.cpp:35 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_270_U SOURCE Conv_Tile129/Compute.cpp:35 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_391_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_392_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_393_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_394_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_79_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_78_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_77_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_76_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_39_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_38_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_37_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_36_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_27_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_26_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_25_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_24_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_23_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_22_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_21_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_20_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_19_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_18_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_17_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_16_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_15_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_14_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_13_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_12_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_11_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_10_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_9_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_8_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_7_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_6_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_5_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_4_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_3_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_2_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_1_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_395_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_396_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_397_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_398_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_399_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_400_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_401_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_402_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_7_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_mulmulmulmulmulmulAnd_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE Load_mulmulmulmulmulmulAnd_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_6_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_403_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_404_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_405_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_406_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_407_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_408_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_409_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_410_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_99_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_98_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_97_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_96_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_95_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_94_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_93_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_92_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_91_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_90_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_89_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_88_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_87_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_86_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_85_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_84_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_83_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_82_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_81_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_80_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_75_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_74_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_73_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_72_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_71_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_70_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_69_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_68_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_5_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_4_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_67_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_66_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_65_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_64_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_63_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_62_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_61_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_60_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_59_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_58_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_57_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_56_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_55_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_54_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_53_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_52_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_51_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_50_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_49_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_48_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_47_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_46_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_45_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_44_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_43_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_42_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_41_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_40_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_35_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_34_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_33_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_32_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_31_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_30_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_29_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_28_U SOURCE Conv_Tile129/Compute.cpp:49 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_255_U SOURCE Conv_Tile129/Compute.cpp:30 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_256_U SOURCE Conv_Tile129/Compute.cpp:30 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_257_U SOURCE Conv_Tile129/Compute.cpp:30 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_258_U SOURCE Conv_Tile129/Compute.cpp:30 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_259_U SOURCE Conv_Tile129/Compute.cpp:30 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_260_U SOURCE Conv_Tile129/Compute.cpp:30 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_261_U SOURCE Conv_Tile129/Compute.cpp:30 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_262_U SOURCE Conv_Tile129/Compute.cpp:30 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_271_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_272_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_273_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_274_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_311_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_312_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_313_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_314_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_351_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_352_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_353_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_354_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_363_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_364_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_365_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_366_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_367_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_368_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_369_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_370_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_371_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_372_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_373_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_374_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_375_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_376_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_377_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_378_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_379_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_380_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_381_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_382_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_383_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_384_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_385_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_386_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_387_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_388_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_389_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_390_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_275_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_276_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_277_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_278_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_279_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_280_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_281_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_282_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_15_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_14_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_13_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_12_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_283_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_284_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_285_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_286_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_287_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_288_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_289_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_290_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_291_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_292_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_293_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_294_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_295_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_296_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_297_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_298_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_299_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_300_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_301_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_302_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_303_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_304_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_305_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_306_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_307_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_308_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_309_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_310_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_315_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_316_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_317_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_318_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_319_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_320_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_321_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_322_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_11_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_10_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_9_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_8_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE Load_And_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_323_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_324_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_325_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_326_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_327_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_328_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_329_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_330_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_331_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_332_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_333_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_334_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_335_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_336_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_337_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_338_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_339_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_340_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_341_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_342_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_343_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_344_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_345_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_346_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_347_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_348_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_349_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_350_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_355_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_356_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_357_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_358_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_359_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_360_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_361_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_362_U SOURCE Conv_Tile129/Compute.cpp:40 VARIABLE p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}}} AREA {DSP 271 BRAM 16 URAM 0}} Write_Output_F_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_352_fu_266_p2 SOURCE {} VARIABLE empty_352 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_377_fu_283_p2 SOURCE {} VARIABLE empty_377 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Write_Output_F_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_325_fu_266_p2 SOURCE {} VARIABLE empty_325 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_350_fu_283_p2 SOURCE {} VARIABLE empty_350 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Write_Output_F_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_298_fu_266_p2 SOURCE {} VARIABLE empty_298 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_323_fu_283_p2 SOURCE {} VARIABLE empty_323 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Write_Output_F_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_271_fu_266_p2 SOURCE {} VARIABLE empty_271 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_296_fu_283_p2 SOURCE {} VARIABLE empty_296 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Write_Output_F_Pipeline_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_259_fu_258_p2 SOURCE {} VARIABLE empty_259 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_260_fu_275_p2 SOURCE {} VARIABLE empty_260 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Write_Output_F_Pipeline_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_246_fu_258_p2 SOURCE {} VARIABLE empty_246 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_247_fu_275_p2 SOURCE {} VARIABLE empty_247 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Write_Output_F_Pipeline_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_233_fu_258_p2 SOURCE {} VARIABLE empty_233 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_234_fu_275_p2 SOURCE {} VARIABLE empty_234 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Write_Output_F_Pipeline_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_220_fu_258_p2 SOURCE {} VARIABLE empty_220 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_221_fu_275_p2 SOURCE {} VARIABLE empty_221 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Write_Output_F {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln252_1_fu_1549_p2 SOURCE Conv_Tile129/Conv_core.cpp:252 VARIABLE sub_ln252_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln252_2_fu_1579_p2 SOURCE Conv_Tile129/Conv_core.cpp:252 VARIABLE sub_ln252_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln252_fu_1798_p2 SOURCE Conv_Tile129/Conv_core.cpp:252 VARIABLE sub_ln252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln253_1_fu_1612_p2 SOURCE Conv_Tile129/Conv_core.cpp:253 VARIABLE sub_ln253_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln253_2_fu_1642_p2 SOURCE Conv_Tile129/Conv_core.cpp:253 VARIABLE sub_ln253_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln253_fu_1817_p2 SOURCE Conv_Tile129/Conv_core.cpp:253 VARIABLE sub_ln253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln254_fu_1277_p2 SOURCE Conv_Tile129/Conv_core.cpp:254 VARIABLE sub_ln254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U976 SOURCE Conv_Tile129/Conv_core.cpp:255 VARIABLE dc LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME data_V_2_fu_1403_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:186} VARIABLE data_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_1698_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346} VARIABLE add_ln346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_1712_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1512} VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_4_fu_1840_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:813} VARIABLE result_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln261_fu_1857_p2 SOURCE Conv_Tile129/Conv_core.cpp:261 VARIABLE add_ln261 LOOP relu_Out_Tr_relu_Out_Tc BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Out_Tc_tp_fu_3396_p2 SOURCE Conv_Tile129/Conv_core.cpp:263 VARIABLE Out_Tc_tp LOOP relu_Out_Tr_relu_Out_Tc BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln261_1_fu_3401_p2 SOURCE Conv_Tile129/Conv_core.cpp:261 VARIABLE add_ln261_1 LOOP relu_Out_Tr_relu_Out_Tc BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_63_1_1_U978 SOURCE Conv_Tile129/Conv_core.cpp:278 VARIABLE mul_ln278 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_fu_3455_p2 SOURCE Conv_Tile129/Conv_core.cpp:278 VARIABLE add_ln278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_63s_14s_63_3_1_U979 SOURCE Conv_Tile129/Conv_core.cpp:278 VARIABLE mul_ln278_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_1_fu_3460_p2 SOURCE Conv_Tile129/Conv_core.cpp:278 VARIABLE add_ln278_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_2_fu_3464_p2 SOURCE Conv_Tile129/Conv_core.cpp:278 VARIABLE add_ln278_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_63s_14s_63_3_1_U980 SOURCE Conv_Tile129/Conv_core.cpp:278 VARIABLE mul_ln278_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_3_fu_3470_p2 SOURCE Conv_Tile129/Conv_core.cpp:278 VARIABLE add_ln278_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_4_fu_3475_p2 SOURCE Conv_Tile129/Conv_core.cpp:278 VARIABLE add_ln278_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_63s_14s_63_3_1_U981 SOURCE Conv_Tile129/Conv_core.cpp:278 VARIABLE mul_ln278_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_5_fu_3481_p2 SOURCE Conv_Tile129/Conv_core.cpp:278 VARIABLE add_ln278_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_6_fu_3491_p2 SOURCE Conv_Tile129/Conv_core.cpp:278 VARIABLE add_ln278_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_63s_14s_63_3_1_U982 SOURCE Conv_Tile129/Conv_core.cpp:278 VARIABLE mul_ln278_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U983 SOURCE Conv_Tile129/Conv_core.cpp:283 VARIABLE mul_ln283 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U984 SOURCE Conv_Tile129/Conv_core.cpp:252 VARIABLE bound4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_13_fu_3570_p2 SOURCE Conv_Tile129/Conv_core.cpp:278 VARIABLE add_ln278_13 LOOP Out_Tr_Out_Tm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_7_fu_3582_p2 SOURCE Conv_Tile129/Conv_core.cpp:278 VARIABLE add_ln278_7 LOOP Out_Tr_Out_Tm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_388_fu_3745_p2 SOURCE Conv_Tile129/Conv_core.cpp:278 VARIABLE empty_388 LOOP Out_Tr_Out_Tm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_14s_32s_33_4_1_U986 SOURCE Conv_Tile129/Conv_core.cpp:278 VARIABLE mul_ln278_5 LOOP Out_Tr_Out_Tm BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_14s_32s_33_4_1_U986 SOURCE Conv_Tile129/Conv_core.cpp:278 VARIABLE add_ln278_8 LOOP Out_Tr_Out_Tm BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_46s_32ns_61_2_1_U985 SOURCE Conv_Tile129/Conv_core.cpp:283 VARIABLE mul_ln283_1 LOOP Out_Tr_Out_Tm BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln283_1_fu_3665_p2 SOURCE Conv_Tile129/Conv_core.cpp:283 VARIABLE add_ln283_1 LOOP Out_Tr_Out_Tm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln283_3_fu_3684_p2 SOURCE Conv_Tile129/Conv_core.cpp:283 VARIABLE add_ln283_3 LOOP Out_Tr_Out_Tm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln283_5_fu_3703_p2 SOURCE Conv_Tile129/Conv_core.cpp:283 VARIABLE add_ln283_5 LOOP Out_Tr_Out_Tm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln283_7_fu_3722_p2 SOURCE Conv_Tile129/Conv_core.cpp:283 VARIABLE add_ln283_7 LOOP Out_Tr_Out_Tm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln281_fu_3851_p2 SOURCE Conv_Tile129/Conv_core.cpp:281 VARIABLE add_ln281 LOOP Out_Tr_Out_Tm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME mask_table_U SOURCE {} VARIABLE mask_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 33 BRAM 0 URAM 0}} My_Conv {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1559_fu_2397_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559} VARIABLE add_ln1559 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1559_fu_2411_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559} VARIABLE sub_ln1559 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1559_1_fu_2435_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559} VARIABLE sub_ln1559_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1559_1_fu_2463_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559} VARIABLE add_ln1559_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1559_2_fu_2477_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559} VARIABLE sub_ln1559_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1559_3_fu_2501_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559} VARIABLE sub_ln1559_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U1045 SOURCE Conv_Tile129/Compute.cpp:215 VARIABLE p_x_assign_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U1045 SOURCE Conv_Tile129/Compute.cpp:216 VARIABLE p_x_assign_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U1043 SOURCE Conv_Tile129/Compute.cpp:217 VARIABLE p_x_assign_6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Wout_fu_2679_p2 SOURCE Conv_Tile129/Compute.cpp:204 VARIABLE Wout LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_3_fu_2649_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_fu_2662_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542} VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Hout_fu_2693_p2 SOURCE Conv_Tile129/Compute.cpp:205 VARIABLE Hout LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U1045 SOURCE Conv_Tile129/Compute.cpp:207 VARIABLE p_x_assign LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U1045 SOURCE Conv_Tile129/Compute.cpp:208 VARIABLE p_x_assign_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U1043 SOURCE Conv_Tile129/Compute.cpp:209 VARIABLE p_x_assign_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U1044 SOURCE Conv_Tile129/Compute.cpp:210 VARIABLE p_x_assign_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_2738_p2 SOURCE Conv_Tile129/Compute.cpp:209 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_cast_fu_2744_p2 SOURCE Conv_Tile129/Compute.cpp:209 VARIABLE sub_cast LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME R_Loops_now_2_fu_2772_p2 SOURCE Conv_Tile129/Compute.cpp:226 VARIABLE R_Loops_now_2 LOOP Tr_Tile BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME C_Loops_now_1_fu_2792_p2 SOURCE Conv_Tile129/Compute.cpp:228 VARIABLE C_Loops_now_1 LOOP Tc_Tile BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Tm_Loops_now_1_fu_2815_p2 SOURCE Conv_Tile129/Compute.cpp:247 VARIABLE Tm_Loops_now_1 LOOP Tm_Tile BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_33_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_32_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_31_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_30_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_29_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_28_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_27_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_26_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_25_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_24_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_61_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_60_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_59_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_58_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_57_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_56_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_55_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_54_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_53_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_52_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_51_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_50_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_49_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_48_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_47_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_46_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_45_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_44_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_43_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_42_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_41_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_40_U SOURCE Conv_Tile129/Compute.cpp:171 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_11_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_10_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_9_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_8_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_7_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_6_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_5_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_4_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_3_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_2_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_19_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_18_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_17_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_16_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_15_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_1_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_14_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_13_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_12_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_11_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_10_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_9_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_8_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_7_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_6_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_5_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_4_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_3_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_2_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_1_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_U SOURCE Conv_Tile129/Compute.cpp:159 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_23_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_22_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_21_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_20_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_19_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_18_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_17_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_16_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_15_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_14_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_39_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_38_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_37_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_36_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_35_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_13_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_34_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_33_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_32_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_31_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_30_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_29_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_28_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_27_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_26_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_12_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_25_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_24_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_23_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_22_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_21_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_20_U SOURCE Conv_Tile129/Compute.cpp:158 VARIABLE p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}}} AREA {DSP 310 BRAM 80 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 36 seconds. CPU system time: 1 seconds. Elapsed time: 37.498 seconds; current allocated memory: 2.206 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for My_Conv.
INFO: [VLOG 209-307] Generating Verilog RTL for My_Conv.
Execute       syn_report -model My_Conv -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.39 MHz
Command     autosyn done; 417.113 sec.
Command   csynth_design done; 632.682 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 485 seconds. CPU system time: 38 seconds. Elapsed time: 632.682 seconds; current allocated memory: 791.695 MB.
Command ap_source done; 638.013 sec.
Execute cleanup_all 
Command cleanup_all done; 0.349 sec.
INFO-FLOW: Workspace D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9 opened at Thu May 09 17:33:52 +0800 2024
Execute     ap_set_clock -name default -period 4.8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.8ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: E:/Learning_Software/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Learning_Software/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 3.706 sec.
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.129 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.892 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -description=complete 
INFO: [HLS 200-1464] Running solution command: config_export -description=complete
Execute     config_export -description=complete 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=10.120 
INFO: [HLS 200-1464] Running solution command: config_export -version=10.120
Execute     config_export -version=10.120 
Command   open_solution done; 3.926 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.226 sec.
Execute   create_clock -period 4.8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.8 -name default 
Execute   config_export -description complete -format ip_catalog -rtl verilog -version 10.120 
INFO: [HLS 200-1510] Running: config_export -description complete -format ip_catalog -rtl verilog -version 10.120 
Execute   source ./Conv_Tile129/solution9/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Conv_Tile129/solution9/directives.tcl
Execute     set_directive_top -name My_Conv My_Conv 
INFO: [HLS 200-1510] Running: set_directive_top -name My_Conv My_Conv 
Execute     set_directive_inline My_Conv/My_Conv_label1 
INFO: [HLS 200-1510] Running: set_directive_inline My_Conv/My_Conv_label1 
Execute     set_directive_inline -off My_Conv/Tn_Tile 
INFO: [HLS 200-1510] Running: set_directive_inline -off My_Conv/Tn_Tile 
Execute     set_directive_pipeline -off Load_And_Compute/Tn_Tile 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Load_And_Compute/Tn_Tile 
Execute     set_directive_pipeline -off Load_Input_F/Load_F 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Load_Input_F/Load_F 
Execute     set_directive_pipeline -off Load_Weight/Load_W 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Load_Weight/Load_W 
Execute     set_directive_pipeline -off Load_And_Compute/Load_And_Compute_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Load_And_Compute/Load_And_Compute_label0 
Execute     set_directive_unroll Compute/CHin 
INFO: [HLS 200-1510] Running: set_directive_unroll Compute/CHin 
Execute     set_directive_unroll Compute/CHout 
INFO: [HLS 200-1510] Running: set_directive_unroll Compute/CHout 
Execute     set_directive_pipeline -rewind Load_Weight/Load_Tn 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind Load_Weight/Load_Tn 
Execute     set_directive_pipeline Compute/B_tm 
INFO: [HLS 200-1510] Running: set_directive_pipeline Compute/B_tm 
Execute     set_directive_pipeline -rewind Pool/Wout 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind Pool/Wout 
Execute     set_directive_pipeline -rewind Load_Input_F_Pool/Load_F_Tn 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind Load_Input_F_Pool/Load_F_Tn 
Execute     set_directive_pipeline -rewind Load_Input_F/zero_Tc 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind Load_Input_F/zero_Tc 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -version 10.120 -description complete
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.800 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=My_Conv xml_exists=0
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to My_Conv
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=37
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=72 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='My_Conv_generic_ceil_float_s_mask_table_ROM_AUTO_1R
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_mul_10ns_30s_30_1_1
My_Conv_mul_32s_10ns_32_1_1
My_Conv_mul_19ns_31ns_32_1_1
My_Conv_mul_mul_5ns_14ns_19_4_1
My_Conv_mux_21_16_1_1
My_Conv_mul_mul_16s_16s_32_4_1
My_Conv_mul_30s_10ns_30_1_1
My_Conv_mul_32s_10ns_42_1_1
My_Conv_mul_4ns_5s_5_1_1
My_Conv_mul_4ns_14s_14_1_1
My_Conv_mux_43_16_1_1
My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bkb
My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_jbC
My_Conv_mux_2934_16_1_1
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_flow_control_loop_pipe_sequential_init
My_Conv_fmul_32ns_32ns_32_5_max_dsp_1
My_Conv_sitofp_32ns_32_6_no_dsp_1
My_Conv_mul_32s_32s_63_1_1
My_Conv_mul_63s_14s_63_3_1
My_Conv_mul_32s_14s_46_1_1
My_Conv_mul_32ns_32ns_64_1_1
My_Conv_mul_46s_32ns_61_2_1
My_Conv_mac_muladd_5ns_14s_32s_33_4_1
My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1
My_Conv_uitofp_32ns_32_6_no_dsp_1
My_Conv_sdiv_13ns_11ns_13_17_seq_1
My_Conv_sdiv_34ns_11ns_32_38_seq_1
My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeezS
My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee5X
My_Conv_IN1_m_axi
My_Conv_IN2_m_axi
My_Conv_IN3_m_axi
My_Conv_IN4_m_axi
My_Conv_W1_m_axi
My_Conv_W2_m_axi
My_Conv_W3_m_axi
My_Conv_W4_m_axi
My_Conv_B1_m_axi
My_Conv_OUT1_m_axi
My_Conv_OUT2_m_axi
My_Conv_OUT3_m_axi
My_Conv_OUT4_m_axi
My_Conv_control_s_axi
generic_ceil_float_s
p_hls_fptosi_float_i32
My_Conv_Pipeline_1
Bias2Output
Load_Input_F
Load_Weight
Compute3
Load_Input_F_Pool
Pool5
Load_And_Compute
Write_Output_F_Pipeline_1
Write_Output_F_Pipeline_2
Write_Output_F_Pipeline_3
Write_Output_F_Pipeline_4
Write_Output_F_Pipeline_5
Write_Output_F_Pipeline_6
Write_Output_F_Pipeline_7
Write_Output_F_Pipeline_8
Write_Output_F
My_Conv
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/top-io-be.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.compgen.dataonly.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/generic_ceil_float_s.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/p_hls_fptosi_float_i32.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv_Pipeline_1.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Bias2Output.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Weight.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Compute3.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_Input_F_Pool.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Pool5.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Load_And_Compute.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_1.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_2.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_3.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_4.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_5.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_6.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_7.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F_Pipeline_8.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/Write_Output_F.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.constraint.tcl 
Execute     sc_get_clocks My_Conv 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/impl/misc/My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/impl/misc/My_Conv_fmul_32ns_32ns_32_5_max_dsp_1_ip.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/impl/misc/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/impl/misc/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to My_Conv
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 10_120 D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.compgen.dataonly.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=My_Conv
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.rtl_wrap.cfg.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.constraint.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/My_Conv.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/.autopilot/db/global.setting.tcl 
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s Conv_Tile129/solution9/impl/export.zip 
INFO: [HLS 200-802] Generated output file Conv_Tile129/solution9/impl/export.zip
Command   export_design done; 49.467 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 26 seconds. CPU system time: 0 seconds. Elapsed time: 49.467 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 53.724 sec.
Execute cleanup_all 
