420
Add_Sub
n1
Scal
Add_Sub
xrout
All
Register_0
n1
Scal
Register_0
n11
Scal
Register_0
n12
Scal
Register_0
n13
Scal
Register_0
n14
Scal
Register_0
n15
Scal
Register_0
n16
Scal
Register_0
n17
Scal
Register_0
n18
Scal
Register_0
n19
Scal
Register_0
n20
Scal
Register_1
n1
Scal
Register_1
n11
Scal
Register_1
n12
Scal
Register_1
n13
Scal
Register_1
n14
Scal
Register_1
n15
Scal
Register_1
n16
Scal
Register_1
n17
Scal
Register_1
n18
Scal
Register_1
n19
Scal
Register_2
n1
Scal
Register_2
n11
Scal
Register_2
n12
Scal
Register_2
n13
Scal
Register_2
n14
Scal
Register_2
n15
Scal
Register_2
n16
Scal
Register_2
n17
Scal
Register_2
n18
Scal
Register_2
n19
Scal
Register_3
n1
Scal
Register_3
n11
Scal
Register_3
n12
Scal
Register_3
n13
Scal
Register_3
n14
Scal
Register_3
n15
Scal
Register_3
n16
Scal
Register_3
n17
Scal
Register_3
n18
Scal
Register_3
n19
Scal
Register_4
n1
Scal
Register_4
n11
Scal
Register_4
n12
Scal
Register_4
n13
Scal
Register_4
n14
Scal
Register_4
n15
Scal
Register_4
n16
Scal
Register_4
n17
Scal
Register_4
n18
Scal
Register_4
n19
Scal
Register_5
n1
Scal
Register_5
n11
Scal
Register_5
n12
Scal
Register_5
n13
Scal
Register_5
n14
Scal
Register_5
n15
Scal
Register_5
n16
Scal
Register_5
n17
Scal
Register_5
n18
Scal
Register_5
n19
Scal
Register_6
n1
Scal
Register_6
n11
Scal
Register_6
n12
Scal
Register_6
n13
Scal
Register_6
n14
Scal
Register_6
n15
Scal
Register_6
n16
Scal
Register_6
n17
Scal
Register_6
n18
Scal
Register_6
n19
Scal
Register_7
n1
Scal
Register_7
n11
Scal
Register_7
n12
Scal
Register_7
n13
Scal
Register_7
n14
Scal
Register_7
n15
Scal
Register_7
n16
Scal
Register_7
n17
Scal
Register_7
n18
Scal
Register_7
n19
Scal
Register_8
n1
Scal
Register_8
n10
Scal
Register_8
n2
Scal
Register_8
n3
Scal
Register_8
n4
Scal
Register_8
n5
Scal
Register_8
n6
Scal
Register_8
n7
Scal
Register_8
n8
Scal
Register_8
n9
Scal
carry_select_adder_4bit_slice_0
n_Logic0_
Scal
carry_select_adder_4bit_slice_0
n_Logic1_
Scal
carry_select_adder_4bit_slice_1
n_Logic0_
Scal
carry_select_adder_4bit_slice_1
n_Logic1_
Scal
controller_new
IR
All
controller_new
IRin
Scal
controller_new
N132
Scal
controller_new
N133
Scal
controller_new
N134
Scal
controller_new
N135
Scal
controller_new
N136
Scal
controller_new
N137
Scal
controller_new
N138
Scal
controller_new
N139
Scal
controller_new
N140
Scal
controller_new
N141
Scal
controller_new
N142
Scal
controller_new
N143
Scal
controller_new
N144
Scal
controller_new
N145
Scal
controller_new
N146
Scal
controller_new
N147
Scal
controller_new
N148
Scal
controller_new
N149
Scal
controller_new
N150
Scal
controller_new
N151
Scal
controller_new
N152
Scal
controller_new
N153
Scal
controller_new
N154
Scal
controller_new
N155
Scal
controller_new
N156
Scal
controller_new
N157
Scal
controller_new
N158
Scal
controller_new
N159
Scal
controller_new
N31
Scal
controller_new
N32
Scal
controller_new
N33
Scal
controller_new
N34
Scal
controller_new
PS
All
controller_new
Xreg
All
controller_new
Yreg
All
controller_new
n1
Scal
controller_new
n10
Scal
controller_new
n11
Scal
controller_new
n12
Scal
controller_new
n13
Scal
controller_new
n14
Scal
controller_new
n15
Scal
controller_new
n16
Scal
controller_new
n17
Scal
controller_new
n18
Scal
controller_new
n19
Scal
controller_new
n2
Scal
controller_new
n20
Scal
controller_new
n21
Scal
controller_new
n22
Scal
controller_new
n23
Scal
controller_new
n24
Scal
controller_new
n25
Scal
controller_new
n26
Scal
controller_new
n27
Scal
controller_new
n28
Scal
controller_new
n29
Scal
controller_new
n3
Scal
controller_new
n30
Scal
controller_new
n31
Scal
controller_new
n4
Scal
controller_new
n5
Scal
controller_new
n6
Scal
controller_new
n7
Scal
controller_new
n8
Scal
controller_new
n9
Scal
controller_new
opcode
All
controller_new
opcode_decoded
All
datapath_register_array
n1
Scal
datapath_register_array
n2
Scal
datapath_register_array
n3
Scal
datapath_register_array
n4
Scal
dec3to8_0
n1
Scal
dec3to8_0
n2
Scal
dec3to8_0
n3
Scal
dec3to8_0
n4
Scal
dec3to8_0
n5
Scal
dec3to8_0
n6
Scal
dec3to8_0
n7
Scal
dec3to8_1
n1
Scal
dec3to8_1
n2
Scal
dec3to8_1
n3
Scal
dec3to8_1
n4
Scal
dec3to8_1
n5
Scal
dec3to8_1
n6
Scal
dec3to8_1
n7
Scal
full_adder_1
y
Scal
full_adder_1
z
Scal
full_adder_10
y
Scal
full_adder_10
z
Scal
full_adder_11
n1
Scal
full_adder_11
y
Scal
full_adder_11
z
Scal
full_adder_12
y
Scal
full_adder_12
z
Scal
full_adder_13
y
Scal
full_adder_13
z
Scal
full_adder_14
y
Scal
full_adder_14
z
Scal
full_adder_15
n1
Scal
full_adder_16
y
Scal
full_adder_16
z
Scal
full_adder_2
y
Scal
full_adder_2
z
Scal
full_adder_3
n1
Scal
full_adder_3
y
Scal
full_adder_3
z
Scal
full_adder_5
y
Scal
full_adder_5
z
Scal
full_adder_6
y
Scal
full_adder_6
z
Scal
full_adder_7
n1
Scal
full_adder_8
y
Scal
full_adder_8
z
Scal
full_adder_9
y
Scal
full_adder_9
z
Scal
mux_10to1
N20
Scal
mux_10to1
N21
Scal
mux_10to1
N22
Scal
mux_10to1
N23
Scal
mux_10to1
N24
Scal
mux_10to1
N25
Scal
mux_10to1
N26
Scal
mux_10to1
N27
Scal
mux_10to1
N28
Scal
mux_10to1
N29
Scal
mux_10to1
n1
Scal
mux_10to1
n10
Scal
mux_10to1
n11
Scal
mux_10to1
n12
Scal
mux_10to1
n13
Scal
mux_10to1
n14
Scal
mux_10to1
n15
Scal
mux_10to1
n16
Scal
mux_10to1
n17
Scal
mux_10to1
n18
Scal
mux_10to1
n19
Scal
mux_10to1
n2
Scal
mux_10to1
n20
Scal
mux_10to1
n21
Scal
mux_10to1
n22
Scal
mux_10to1
n23
Scal
mux_10to1
n24
Scal
mux_10to1
n25
Scal
mux_10to1
n26
Scal
mux_10to1
n27
Scal
mux_10to1
n28
Scal
mux_10to1
n29
Scal
mux_10to1
n3
Scal
mux_10to1
n30
Scal
mux_10to1
n31
Scal
mux_10to1
n32
Scal
mux_10to1
n33
Scal
mux_10to1
n34
Scal
mux_10to1
n35
Scal
mux_10to1
n36
Scal
mux_10to1
n37
Scal
mux_10to1
n38
Scal
mux_10to1
n39
Scal
mux_10to1
n4
Scal
mux_10to1
n40
Scal
mux_10to1
n41
Scal
mux_10to1
n42
Scal
mux_10to1
n43
Scal
mux_10to1
n44
Scal
mux_10to1
n45
Scal
mux_10to1
n46
Scal
mux_10to1
n47
Scal
mux_10to1
n48
Scal
mux_10to1
n49
Scal
mux_10to1
n5
Scal
mux_10to1
n50
Scal
mux_10to1
n51
Scal
mux_10to1
n52
Scal
mux_10to1
n53
Scal
mux_10to1
n54
Scal
mux_10to1
n55
Scal
mux_10to1
n56
Scal
mux_10to1
n57
Scal
mux_10to1
n58
Scal
mux_10to1
n59
Scal
mux_10to1
n6
Scal
mux_10to1
n60
Scal
mux_10to1
n61
Scal
mux_10to1
n62
Scal
mux_10to1
n63
Scal
mux_10to1
n64
Scal
mux_10to1
n65
Scal
mux_10to1
n66
Scal
mux_10to1
n67
Scal
mux_10to1
n68
Scal
mux_10to1
n69
Scal
mux_10to1
n7
Scal
mux_10to1
n70
Scal
mux_10to1
n71
Scal
mux_10to1
n72
Scal
mux_10to1
n73
Scal
mux_10to1
n74
Scal
mux_10to1
n75
Scal
mux_10to1
n76
Scal
mux_10to1
n77
Scal
mux_10to1
n78
Scal
mux_10to1
n79
Scal
mux_10to1
n8
Scal
mux_10to1
n80
Scal
mux_10to1
n81
Scal
mux_10to1
n82
Scal
mux_10to1
n83
Scal
mux_10to1
n84
Scal
mux_10to1
n85
Scal
mux_10to1
n86
Scal
mux_10to1
n87
Scal
mux_10to1
n9
Scal
reg_G
n1
Scal
reg_G
n10
Scal
reg_G
n2
Scal
reg_G
n3
Scal
reg_G
n4
Scal
reg_G
n5
Scal
reg_G
n6
Scal
reg_G
n7
Scal
reg_G
n8
Scal
reg_G
n9
Scal
ripple_carry_4_bit_0
n1
Scal
ripple_carry_4_bit_1
n1
Scal
ripple_carry_4_bit_2
n1
Scal
ripple_carry_4_bit_3
n1
Scal
simple_processor_testbench_mv_op.T3.G1_Controller.PS_reg_0_
QN
Scal
simple_processor_testbench_mv_op.T3.G1_Controller.opcode_reg_0_
QN
Scal
simple_processor_testbench_mv_op.T3.G1_Controller.opcode_reg_1_
QN
Scal
simple_processor_testbench_mv_op.T3.G1_Controller.opcode_reg_2_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.A5.dout_reg_0_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.A5.dout_reg_1_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.A5.dout_reg_2_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.A5.dout_reg_3_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.A5.dout_reg_4_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.A5.dout_reg_5_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.A5.dout_reg_6_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.A5.dout_reg_7_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.A5.dout_reg_8_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg0.dout_reg_0_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg0.dout_reg_1_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg0.dout_reg_2_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg0.dout_reg_3_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg0.dout_reg_4_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg0.dout_reg_5_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg0.dout_reg_6_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg0.dout_reg_7_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg0.dout_reg_8_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg1.dout_reg_0_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg1.dout_reg_1_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg1.dout_reg_2_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg1.dout_reg_3_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg1.dout_reg_4_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg1.dout_reg_5_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg1.dout_reg_6_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg1.dout_reg_7_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg1.dout_reg_8_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg2.dout_reg_0_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg2.dout_reg_1_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg2.dout_reg_2_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg2.dout_reg_3_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg2.dout_reg_4_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg2.dout_reg_5_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg2.dout_reg_6_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg2.dout_reg_7_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg2.dout_reg_8_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg3.dout_reg_0_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg3.dout_reg_1_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg3.dout_reg_2_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg3.dout_reg_3_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg3.dout_reg_4_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg3.dout_reg_5_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg3.dout_reg_6_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg3.dout_reg_7_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg3.dout_reg_8_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg4.dout_reg_0_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg4.dout_reg_1_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg4.dout_reg_2_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg4.dout_reg_3_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg4.dout_reg_4_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg4.dout_reg_5_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg4.dout_reg_6_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg4.dout_reg_7_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg4.dout_reg_8_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg5.dout_reg_0_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg5.dout_reg_1_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg5.dout_reg_2_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg5.dout_reg_3_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg5.dout_reg_4_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg5.dout_reg_5_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg5.dout_reg_6_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg5.dout_reg_7_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg5.dout_reg_8_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg6.dout_reg_0_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg6.dout_reg_1_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg6.dout_reg_2_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg6.dout_reg_3_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg6.dout_reg_4_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg6.dout_reg_5_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg6.dout_reg_6_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg6.dout_reg_7_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg6.dout_reg_8_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg7.dout_reg_0_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg7.dout_reg_1_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg7.dout_reg_2_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg7.dout_reg_3_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg7.dout_reg_4_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg7.dout_reg_5_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg7.dout_reg_6_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg7.dout_reg_7_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.Reg7.dout_reg_8_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.g2.Z_reg_0_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.g2.Z_reg_1_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.g2.Z_reg_2_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.g2.Z_reg_3_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.g2.Z_reg_4_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.g2.Z_reg_5_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.g2.Z_reg_6_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.g2.Z_reg_7_
QN
Scal
simple_processor_testbench_mv_op.T3.G2_Datapath.g2.Z_reg_8_
QN
Scal
