library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Divisor_reloj is

port (
	clk : in std_logic;
	clk_salida : out std_logic
	);

end Divisor_reloj;

architecture divisor of Divisor_reloj is
	signal contador: integer range 0 to 100000000;--50000000;
	signal clk_state: std_logic := '0';

begin
	clock_divisor: process(clk, clk_state, contador)
	begin 
		if clk'event and clk = '1' then
			if contador < 100000000 then--50000000 then
				contador <= contador+1;
			else
				clk_state <= not clk_state;
				contador <= 0;
			end if;
		end if;
	end process;
	
	persecond: process (clk_state)
	begin
		clk_salida <= clk_state;
	end process;


end divisor;