{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713273948928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713273948934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 20:25:48 2024 " "Processing started: Tue Apr 16 20:25:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713273948934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713273948934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713273948934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713273949361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713273949361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.v" "" { Text "D:/quartus/DSP_FPGA/i2c.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713273957410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713273957410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_500.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "CLOCK_500.v" "" { Text "D:/quartus/DSP_FPGA/CLOCK_500.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713273957415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713273957415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytr.v 1 1 " "Found 1 design units, including 1 entities, in source file keytr.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Found entity 1: keytr" {  } { { "keytr.v" "" { Text "D:/quartus/DSP_FPGA/keytr.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713273957421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713273957421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.v 1 1 " "Found 1 design units, including 1 entities, in source file filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "filter.v" "" { Text "D:/quartus/DSP_FPGA/filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713273957428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713273957428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noise_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file noise_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 noise_generator " "Found entity 1: noise_generator" {  } { { "noise_generator.v" "" { Text "D:/quartus/DSP_FPGA/noise_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713273957434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713273957434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file read_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_SW " "Found entity 1: read_SW" {  } { { "read_SW.v" "" { Text "D:/quartus/DSP_FPGA/read_SW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713273957440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713273957440 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wrapper.v 1 1 " "Using design file wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.v" "" { Text "D:/quartus/DSP_FPGA/wrapper.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713273957506 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713273957506 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713273957509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 CLOCK_500:clk_500 " "Elaborating entity \"CLOCK_500\" for hierarchy \"CLOCK_500:clk_500\"" {  } { { "wrapper.v" "clk_500" { Text "D:/quartus/DSP_FPGA/wrapper.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713273957528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CLOCK_500.v(72) " "Verilog HDL assignment warning at CLOCK_500.v(72): truncated value with size 32 to match size of target (1)" {  } { { "CLOCK_500.v" "" { Text "D:/quartus/DSP_FPGA/CLOCK_500.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713273957540 "|wrapper|CLOCK_500:clk_500"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CLOCK_500.v(76) " "Verilog HDL assignment warning at CLOCK_500.v(76): truncated value with size 32 to match size of target (6)" {  } { { "CLOCK_500.v" "" { Text "D:/quartus/DSP_FPGA/CLOCK_500.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713273957540 "|wrapper|CLOCK_500:clk_500"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CLOCK_500.v(82) " "Verilog HDL assignment warning at CLOCK_500.v(82): truncated value with size 32 to match size of target (8)" {  } { { "CLOCK_500.v" "" { Text "D:/quartus/DSP_FPGA/CLOCK_500.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713273957540 "|wrapper|CLOCK_500:clk_500"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CLOCK_500.v(104) " "Verilog HDL assignment warning at CLOCK_500.v(104): truncated value with size 32 to match size of target (11)" {  } { { "CLOCK_500.v" "" { Text "D:/quartus/DSP_FPGA/CLOCK_500.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713273957540 "|wrapper|CLOCK_500:clk_500"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:i2c1 " "Elaborating entity \"i2c\" for hierarchy \"i2c:i2c1\"" {  } { { "wrapper.v" "i2c1" { Text "D:/quartus/DSP_FPGA/wrapper.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713273957542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(78) " "Verilog HDL assignment warning at i2c.v(78): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "D:/quartus/DSP_FPGA/i2c.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713273957553 "|wrapper|i2c:i2c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(77) " "Verilog HDL assignment warning at i2c.v(77): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "D:/quartus/DSP_FPGA/i2c.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713273957553 "|wrapper|i2c:i2c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.v(90) " "Verilog HDL assignment warning at i2c.v(90): truncated value with size 32 to match size of target (6)" {  } { { "i2c.v" "" { Text "D:/quartus/DSP_FPGA/i2c.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713273957553 "|wrapper|i2c:i2c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keytr keytr:keytr1 " "Elaborating entity \"keytr\" for hierarchy \"keytr:keytr1\"" {  } { { "wrapper.v" "keytr1" { Text "D:/quartus/DSP_FPGA/wrapper.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713273957555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keytr.v(65) " "Verilog HDL assignment warning at keytr.v(65): truncated value with size 32 to match size of target (1)" {  } { { "keytr.v" "" { Text "D:/quartus/DSP_FPGA/keytr.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713273957596 "|wrapper|keytr:keytr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 keytr.v(71) " "Verilog HDL assignment warning at keytr.v(71): truncated value with size 32 to match size of target (10)" {  } { { "keytr.v" "" { Text "D:/quartus/DSP_FPGA/keytr.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713273957596 "|wrapper|keytr:keytr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter filter:filt1 " "Elaborating entity \"filter\" for hierarchy \"filter:filt1\"" {  } { { "wrapper.v" "filt1" { Text "D:/quartus/DSP_FPGA/wrapper.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713273957598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_SW read_SW:SW1 " "Elaborating entity \"read_SW\" for hierarchy \"read_SW:SW1\"" {  } { { "wrapper.v" "SW1" { Text "D:/quartus/DSP_FPGA/wrapper.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713273957632 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 0 " "Ignored assignment(s) for \"SW\[0\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958205 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 1 " "Ignored assignment(s) for \"SW\[1\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958205 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 2 " "Ignored assignment(s) for \"SW\[2\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958205 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 3 " "Ignored assignment(s) for \"SW\[3\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958205 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 4 " "Ignored assignment(s) for \"SW\[4\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958205 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 5 " "Ignored assignment(s) for \"SW\[5\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958205 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 6 " "Ignored assignment(s) for \"SW\[6\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958205 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 7 " "Ignored assignment(s) for \"SW\[7\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958205 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 8 " "Ignored assignment(s) for \"SW\[8\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958205 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 9 " "Ignored assignment(s) for \"SW\[9\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958206 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 0 " "Ignored assignment(s) for \"SW\[0\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958206 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 1 " "Ignored assignment(s) for \"SW\[1\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958206 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 2 " "Ignored assignment(s) for \"SW\[2\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958206 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 3 " "Ignored assignment(s) for \"SW\[3\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958206 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 4 " "Ignored assignment(s) for \"SW\[4\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958206 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 5 " "Ignored assignment(s) for \"SW\[5\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958206 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 6 " "Ignored assignment(s) for \"SW\[6\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958206 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 7 " "Ignored assignment(s) for \"SW\[7\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958206 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 8 " "Ignored assignment(s) for \"SW\[8\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958206 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 9 " "Ignored assignment(s) for \"SW\[9\]\" because \"SW\" is not a bus or array" {  } { { "wrapper.v" "SW" { Text "D:/quartus/DSP_FPGA/wrapper.v" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1713273958206 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713273958223 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "wrapper.v" "" { Text "D:/quartus/DSP_FPGA/wrapper.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713273958232 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "wrapper.v" "" { Text "D:/quartus/DSP_FPGA/wrapper.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713273958232 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "wrapper.v" "" { Text "D:/quartus/DSP_FPGA/wrapper.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713273958232 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1713273958232 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713273958395 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713273958665 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713273959052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713273959052 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "wrapper.v" "" { Text "D:/quartus/DSP_FPGA/wrapper.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713273959254 "|wrapper|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "wrapper.v" "" { Text "D:/quartus/DSP_FPGA/wrapper.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713273959254 "|wrapper|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "wrapper.v" "" { Text "D:/quartus/DSP_FPGA/wrapper.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713273959254 "|wrapper|CLOCK4_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713273959254 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713273959256 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713273959256 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1713273959256 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713273959256 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1713273959256 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713273959256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713273959268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 20:25:59 2024 " "Processing ended: Tue Apr 16 20:25:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713273959268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713273959268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713273959268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713273959268 ""}
