TimeQuest Timing Analyzer report for top_level
Sun Jan 15 21:19:15 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'START'
 12. Slow Model Hold: 'START'
 13. Slow Model Recovery: 'clk_in'
 14. Slow Model Removal: 'clk_in'
 15. Slow Model Minimum Pulse Width: 'clk_in'
 16. Slow Model Minimum Pulse Width: 'START'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'START'
 29. Fast Model Hold: 'START'
 30. Fast Model Recovery: 'clk_in'
 31. Fast Model Removal: 'clk_in'
 32. Fast Model Minimum Pulse Width: 'clk_in'
 33. Fast Model Minimum Pulse Width: 'START'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Recovery Transfers
 50. Removal Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top_level                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; clk_in     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_in } ;
; START      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { START }  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 257.73 MHz ; 257.73 MHz      ; START      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; START ; -1.755 ; -1.755        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; START ; 0.662 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+--------+---------+---------------+
; Clock  ; Slack   ; End Point TNS ;
+--------+---------+---------------+
; clk_in ; -27.608 ; -343.948      ;
+--------+---------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+--------+---------+---------------+
; Clock  ; Slack   ; End Point TNS ;
+--------+---------+---------------+
; clk_in ; -16.288 ; -193.005      ;
+--------+---------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------+---------+---------------------+
; Clock  ; Slack   ; End Point TNS       ;
+--------+---------+---------------------+
; clk_in ; -14.202 ; -7007.729           ;
; START  ; -1.469  ; -1.469              ;
+--------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'START'                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.755 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; START        ; START       ; 1.000        ; 0.000      ; 1.477      ;
; -1.440 ; START                                                                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; START        ; START       ; 0.500        ; 2.484      ; 3.146      ;
; -0.940 ; START                                                                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; START        ; START       ; 1.000        ; 2.484      ; 3.146      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'START'                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.662 ; START                                                                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; START        ; START       ; 0.000        ; 2.484      ; 3.146      ;
; 1.162 ; START                                                                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; START        ; START       ; -0.500       ; 2.484      ; 3.146      ;
; 1.477 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; START        ; START       ; 0.000        ; 0.000      ; 1.477      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_in'                                                                                                                                                                                                                                                                                       ;
+---------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -27.608 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -16.150    ; 9.899      ;
; -26.987 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -15.354    ; 10.074     ;
; -26.962 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -15.086    ; 10.317     ;
; -26.933 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.852    ; 10.522     ;
; -26.870 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -15.845    ; 10.108     ;
; -26.807 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.968    ; 10.280     ;
; -26.711 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -16.162    ; 9.430      ;
; -26.673 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.811    ; 10.303     ;
; -26.662 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.500        ; -16.150    ; 9.105      ;
; -26.537 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -16.117    ; 9.871      ;
; -26.490 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -15.968    ; 9.838      ;
; -26.463 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -15.797    ; 10.318     ;
; -26.388 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.916    ; 9.913      ;
; -26.315 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -15.675    ; 9.527      ;
; -26.309 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -16.012    ; 9.721      ;
; -26.268 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -16.200    ; 9.479      ;
; -26.249 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -15.049    ; 10.283     ;
; -26.229 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 1.000        ; -15.271    ; 9.899      ;
; -26.224 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -14.781    ; 10.526     ;
; -26.195 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -14.547    ; 10.731     ;
; -26.097 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -16.046    ; 9.521      ;
; -26.090 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -15.366    ; 9.605      ;
; -26.069 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -14.663    ; 10.489     ;
; -26.065 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -15.098    ; 9.848      ;
; -26.055 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -15.744    ; 9.771      ;
; -26.041 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.500        ; -15.354    ; 9.280      ;
; -26.036 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -14.864    ; 10.053     ;
; -26.016 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.500        ; -15.086    ; 9.523      ;
; -25.987 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.500        ; -14.852    ; 9.728      ;
; -25.935 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -14.506    ; 10.512     ;
; -25.916 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -15.321    ; 10.046     ;
; -25.910 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -14.980    ; 9.811      ;
; -25.891 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -15.053    ; 10.289     ;
; -25.869 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -15.172    ; 10.013     ;
; -25.862 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.819    ; 10.494     ;
; -25.861 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.500        ; -14.968    ; 9.486      ;
; -25.844 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.904    ; 10.256     ;
; -25.842 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -15.001    ; 10.493     ;
; -25.817 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.733    ; 10.736     ;
; -25.815 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.670    ; 10.461     ;
; -25.788 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.499    ; 10.941     ;
; -25.776 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -14.823    ; 9.834      ;
; -25.756 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 1.000        ; -15.231    ; 10.108     ;
; -25.736 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.935    ; 10.252     ;
; -25.727 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.500        ; -14.811    ; 9.509      ;
; -25.694 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.879    ; 9.702      ;
; -25.689 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.786    ; 10.219     ;
; -25.688 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -15.216    ; 9.896      ;
; -25.676 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 1.000        ; -14.718    ; 9.899      ;
; -25.669 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.611    ; 9.945      ;
; -25.663 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.948    ; 10.139     ;
; -25.662 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.615    ; 10.699     ;
; -25.650 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -14.611    ; 10.122     ;
; -25.647 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -15.404    ; 9.654      ;
; -25.640 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.377    ; 10.150     ;
; -25.634 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.714    ; 10.344     ;
; -25.622 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -15.136    ; 9.897      ;
; -25.608 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 1.000        ; -14.475    ; 10.074     ;
; -25.602 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.778    ; 10.275     ;
; -25.593 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -14.902    ; 10.102     ;
; -25.591 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 1.000        ; -15.542    ; 9.430      ;
; -25.583 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 1.000        ; -14.207    ; 10.317     ;
; -25.563 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -15.688    ; 9.550      ;
; -25.555 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.629    ; 10.242     ;
; -25.554 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 1.000        ; -13.973    ; 10.522     ;
; -25.528 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.458    ; 10.722     ;
; -25.514 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.493    ; 9.908      ;
; -25.510 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 1.000        ; -15.498    ; 9.105      ;
; -25.508 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.830    ; 10.102     ;
; -25.491 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -14.928    ; 9.444      ;
; -25.476 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -15.250    ; 9.696      ;
; -25.467 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -15.018    ; 9.860      ;
; -25.451 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.982    ; 9.939      ;
; -25.442 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.500        ; -14.916    ; 9.119      ;
; -25.434 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -14.948    ; 9.946      ;
; -25.428 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 1.000        ; -14.089    ; 10.280     ;
; -25.422 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.748    ; 10.144     ;
; -25.409 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -14.680    ; 10.189     ;
; -25.401 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 1.000        ; -15.590    ; 9.771      ;
; -25.380 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.336    ; 9.931      ;
; -25.380 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -14.446    ; 10.394     ;
; -25.374 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.673    ; 10.125     ;
; -25.333 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -14.861    ; 9.883      ;
; -25.317 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.883    ; 9.885      ;
; -25.297 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -13.839    ; 9.899      ;
; -25.296 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.864    ; 9.902      ;
; -25.294 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 1.000        ; -13.932    ; 10.303     ;
; -25.270 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.734    ; 9.852      ;
; -25.254 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -14.562    ; 10.152     ;
; -25.243 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.563    ; 10.332     ;
; -25.162 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.707    ; 9.925      ;
; -25.135 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 1.000        ; -14.435    ; 10.283     ;
; -25.123 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 1.000        ; -15.101    ; 9.838      ;
; -25.120 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -14.405    ; 10.175     ;
; -25.116 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 1.000        ; -15.196    ; 9.871      ;
; -25.110 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 1.000        ; -14.167    ; 10.526     ;
; -25.095 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.441    ; 9.541      ;
; -25.089 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -14.778    ; 9.735      ;
; -25.081 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 1.000        ; -13.933    ; 10.731     ;
; -25.055 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 1.000        ; -13.922    ; 10.074     ;
+---------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_in'                                                                                                                                                                                                                                                                                             ;
+---------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.288 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 20.287     ; 3.999      ;
; -15.788 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 20.287     ; 3.999      ;
; -15.350 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 19.450     ; 4.100      ;
; -15.266 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; 0.000        ; 17.803     ; 2.537      ;
; -15.141 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.000        ; 19.491     ; 4.350      ;
; -15.133 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 19.197     ; 4.064      ;
; -15.093 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 19.601     ; 4.508      ;
; -14.856 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 18.855     ; 3.999      ;
; -14.850 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 19.192     ; 4.342      ;
; -14.850 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 19.450     ; 4.100      ;
; -14.811 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 19.053     ; 4.242      ;
; -14.682 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 19.181     ; 4.499      ;
; -14.641 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; -0.500       ; 19.491     ; 4.350      ;
; -14.633 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 19.197     ; 4.064      ;
; -14.593 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 19.601     ; 4.508      ;
; -14.590 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 19.034     ; 4.444      ;
; -14.391 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 19.105     ; 4.714      ;
; -14.356 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 18.855     ; 3.999      ;
; -14.350 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 19.192     ; 4.342      ;
; -14.324 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 19.223     ; 4.899      ;
; -14.311 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 19.053     ; 4.242      ;
; -14.302 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; 0.000        ; 16.966     ; 2.664      ;
; -14.277 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; START        ; clk_in      ; 0.000        ; 17.007     ; 2.730      ;
; -14.194 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 18.258     ; 4.064      ;
; -14.183 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 18.948     ; 4.765      ;
; -14.182 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 19.181     ; 4.499      ;
; -14.169 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 18.989     ; 4.820      ;
; -14.090 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 19.034     ; 4.444      ;
; -14.063 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; START        ; clk_in      ; 0.000        ; 17.117     ; 3.054      ;
; -13.970 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; 0.000        ; 16.697     ; 2.727      ;
; -13.891 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 19.105     ; 4.714      ;
; -13.853 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; 0.000        ; 16.713     ; 2.860      ;
; -13.836 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 17.936     ; 4.100      ;
; -13.827 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 18.326     ; 4.499      ;
; -13.824 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 19.223     ; 4.899      ;
; -13.804 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; 0.000        ; 16.708     ; 2.904      ;
; -13.709 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.000        ; 18.059     ; 4.350      ;
; -13.694 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 18.258     ; 4.064      ;
; -13.683 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 18.948     ; 4.765      ;
; -13.678 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; 0.000        ; 16.569     ; 2.891      ;
; -13.669 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 18.989     ; 4.820      ;
; -13.654 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 18.098     ; 4.444      ;
; -13.622 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; 0.000        ; 16.621     ; 2.999      ;
; -13.612 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 16.012     ; 1.900      ;
; -13.582 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 17.924     ; 4.342      ;
; -13.575 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 18.083     ; 4.508      ;
; -13.554 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; 0.000        ; 16.739     ; 3.185      ;
; -13.379 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 17.621     ; 4.242      ;
; -13.336 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 17.936     ; 4.100      ;
; -13.334 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; -0.500       ; 16.371     ; 2.537      ;
; -13.327 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 18.326     ; 4.499      ;
; -13.309 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; START        ; clk_in      ; 0.000        ; 16.550     ; 3.241      ;
; -13.209 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; -0.500       ; 18.059     ; 4.350      ;
; -13.177 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; START        ; clk_in      ; 0.000        ; 16.505     ; 3.328      ;
; -13.154 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 18.098     ; 4.444      ;
; -13.082 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 17.924     ; 4.342      ;
; -13.075 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 18.083     ; 4.508      ;
; -13.061 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 17.775     ; 4.714      ;
; -12.996 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; START        ; clk_in      ; 0.000        ; 16.464     ; 3.468      ;
; -12.892 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 17.791     ; 4.899      ;
; -12.879 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 17.621     ; 4.242      ;
; -12.751 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 17.516     ; 4.765      ;
; -12.722 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 14.622     ; 1.900      ;
; -12.696 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 17.516     ; 4.820      ;
; -12.680 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 14.580     ; 1.900      ;
; -12.644 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; -0.500       ; 15.354     ; 2.210      ;
; -12.615 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; -0.500       ; 15.842     ; 2.727      ;
; -12.603 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 15.313     ; 2.210      ;
; -12.561 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 17.775     ; 4.714      ;
; -12.495 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 14.812     ; 1.817      ;
; -12.492 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.000        ; 14.702     ; 2.210      ;
; -12.414 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; -0.500       ; 15.774     ; 2.860      ;
; -12.392 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 17.791     ; 4.899      ;
; -12.345 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; START        ; clk_in      ; -0.500       ; 15.575     ; 2.730      ;
; -12.288 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; -0.500       ; 15.452     ; 2.664      ;
; -12.268 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 14.878     ; 2.110      ;
; -12.251 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 17.516     ; 4.765      ;
; -12.224 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 14.434     ; 2.210      ;
; -12.196 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 17.516     ; 4.820      ;
; -12.115 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 13.932     ; 1.817      ;
; -12.107 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 15.022     ; 2.415      ;
; -12.045 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; START        ; clk_in      ; -0.500       ; 15.599     ; 3.054      ;
; -12.036 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; -0.500       ; 15.440     ; 2.904      ;
; -11.901 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 14.011     ; 2.110      ;
; -11.873 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; START        ; clk_in      ; -0.500       ; 15.614     ; 3.241      ;
; -11.837 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 15.159     ; 2.822      ;
; -11.836 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 14.337     ; 2.501      ;
; -11.829 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 13.939     ; 2.110      ;
; -11.792 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; -0.500       ; 15.291     ; 2.999      ;
; -11.746 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 14.861     ; 2.615      ;
; -11.746 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; -0.500       ; 15.137     ; 2.891      ;
; -11.723 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 14.545     ; 2.822      ;
; -11.723 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 14.691     ; 2.468      ;
; -11.712 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.000        ; 13.922     ; 2.210      ;
; -11.686 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 14.101     ; 2.415      ;
; -11.622 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; -0.500       ; 15.307     ; 3.185      ;
; -11.589 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 13.799     ; 2.210      ;
; -11.563 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 13.380     ; 1.817      ;
; -11.490 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 14.491     ; 2.501      ;
; -11.490 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 14.864     ; 2.874      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_in'                                                                                                                                                            ;
+---------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                           ;
+---------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------+
; -14.202 ; -14.202      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ;
; -14.202 ; -14.202      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ;
; -14.202 ; -14.202      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                  ;
; -14.202 ; -14.202      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                  ;
; -14.202 ; -14.202      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                    ;
; -14.202 ; -14.202      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                    ;
; -14.122 ; -14.122      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -14.122 ; -14.122      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -14.122 ; -14.122      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                    ;
; -14.122 ; -14.122      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                    ;
; -14.122 ; -14.122      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -14.122 ; -14.122      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -14.080 ; -14.080      ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -14.080 ; -14.080      ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -14.080 ; -14.080      ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                    ;
; -14.080 ; -14.080      ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                    ;
; -14.080 ; -14.080      ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -14.080 ; -14.080      ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -14.045 ; -14.045      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ;
; -14.045 ; -14.045      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ;
; -14.045 ; -14.045      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datac                                                   ;
; -14.045 ; -14.045      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datac                                                   ;
; -14.045 ; -14.045      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|combout                                               ;
; -14.045 ; -14.045      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|combout                                               ;
; -13.934 ; -13.934      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -13.934 ; -13.934      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -13.934 ; -13.934      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                    ;
; -13.934 ; -13.934      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                    ;
; -13.934 ; -13.934      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -13.934 ; -13.934      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -13.837 ; -13.837      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ;
; -13.837 ; -13.837      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ;
; -13.837 ; -13.837      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                   ;
; -13.837 ; -13.837      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                   ;
; -13.837 ; -13.837      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                               ;
; -13.837 ; -13.837      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                               ;
; -13.744 ; -13.744      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ;
; -13.744 ; -13.744      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ;
; -13.744 ; -13.744      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                   ;
; -13.744 ; -13.744      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                   ;
; -13.744 ; -13.744      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                               ;
; -13.744 ; -13.744      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                               ;
; -13.678 ; -13.678      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ;
; -13.678 ; -13.678      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ;
; -13.678 ; -13.678      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac                                                    ;
; -13.678 ; -13.678      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac                                                    ;
; -13.678 ; -13.678      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                ;
; -13.678 ; -13.678      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                ;
; -13.601 ; -13.601      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ;
; -13.601 ; -13.601      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ;
; -13.601 ; -13.601      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datad                                                    ;
; -13.601 ; -13.601      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datad                                                    ;
; -13.601 ; -13.601      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                ;
; -13.601 ; -13.601      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                ;
; -13.511 ; -13.511      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ;
; -13.511 ; -13.511      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ;
; -13.511 ; -13.511      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datac                                                    ;
; -13.511 ; -13.511      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datac                                                    ;
; -13.511 ; -13.511      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                ;
; -13.511 ; -13.511      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                ;
; -13.498 ; -13.498      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ;
; -13.498 ; -13.498      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ;
; -13.498 ; -13.498      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                   ;
; -13.498 ; -13.498      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                   ;
; -13.498 ; -13.498      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                               ;
; -13.498 ; -13.498      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                               ;
; -13.439 ; -13.439      ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ;
; -13.439 ; -13.439      ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ;
; -13.439 ; -13.439      ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datac                                                    ;
; -13.439 ; -13.439      ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datac                                                    ;
; -13.439 ; -13.439      ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                ;
; -13.439 ; -13.439      ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                ;
; -13.432 ; -13.432      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ;
; -13.432 ; -13.432      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ;
; -13.432 ; -13.432      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                    ;
; -13.432 ; -13.432      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                    ;
; -13.432 ; -13.432      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                ;
; -13.432 ; -13.432      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                ;
; -13.422 ; -13.422      ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ;
; -13.422 ; -13.422      ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ;
; -13.422 ; -13.422      ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                  ;
; -13.422 ; -13.422      ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                  ;
; -13.422 ; -13.422      ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                    ;
; -13.422 ; -13.422      ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                    ;
; -13.336 ; -13.336      ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ;
; -13.336 ; -13.336      ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ;
; -13.336 ; -13.336      ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                    ;
; -13.336 ; -13.336      ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                    ;
; -13.336 ; -13.336      ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                ;
; -13.336 ; -13.336      ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                ;
; -13.299 ; -13.299      ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -13.299 ; -13.299      ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -13.299 ; -13.299      ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                    ;
; -13.299 ; -13.299      ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                    ;
; -13.299 ; -13.299      ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -13.299 ; -13.299      ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -13.254 ; -13.254      ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ;
; -13.254 ; -13.254      ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ;
; -13.254 ; -13.254      ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datad                                                    ;
; -13.254 ; -13.254      ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datad                                                    ;
+---------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'START'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; START ; Rise       ; START                                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; START ; Rise       ; START|combout                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; START ; Rise       ; START|combout                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; START ; Rise       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; START ; Rise       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; START ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_5|output~1|datac                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; START ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_5|output~1|datac                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; START     ; START      ; 1.940 ; 1.940 ; Rise       ; START           ;
; not_reset ; START      ; 7.264 ; 7.264 ; Rise       ; START           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; START     ; START      ; -0.662 ; -0.662 ; Rise       ; START           ;
; not_reset ; START      ; -5.986 ; -5.986 ; Rise       ; START           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; mem_addr_bus_out[*]   ; START      ; 26.897 ; 26.897 ; Rise       ; START           ;
;  mem_addr_bus_out[0]  ; START      ; 23.664 ; 23.664 ; Rise       ; START           ;
;  mem_addr_bus_out[1]  ; START      ; 23.518 ; 23.518 ; Rise       ; START           ;
;  mem_addr_bus_out[2]  ; START      ; 25.614 ; 25.614 ; Rise       ; START           ;
;  mem_addr_bus_out[3]  ; START      ; 24.562 ; 24.562 ; Rise       ; START           ;
;  mem_addr_bus_out[4]  ; START      ; 23.714 ; 23.714 ; Rise       ; START           ;
;  mem_addr_bus_out[5]  ; START      ; 26.897 ; 26.897 ; Rise       ; START           ;
;  mem_addr_bus_out[6]  ; START      ; 8.686  ; 8.686  ; Rise       ; START           ;
;  mem_addr_bus_out[7]  ; START      ; 8.173  ; 8.173  ; Rise       ; START           ;
;  mem_addr_bus_out[8]  ; START      ; 8.413  ; 8.413  ; Rise       ; START           ;
;  mem_addr_bus_out[9]  ; START      ; 8.382  ; 8.382  ; Rise       ; START           ;
;  mem_addr_bus_out[10] ; START      ; 8.701  ; 8.701  ; Rise       ; START           ;
;  mem_addr_bus_out[11] ; START      ; 8.100  ; 8.100  ; Rise       ; START           ;
; mem_data_bus_out[*]   ; START      ; 24.730 ; 24.730 ; Rise       ; START           ;
;  mem_data_bus_out[0]  ; START      ; 24.730 ; 24.730 ; Rise       ; START           ;
;  mem_data_bus_out[1]  ; START      ; 18.627 ; 18.627 ; Rise       ; START           ;
;  mem_data_bus_out[2]  ; START      ; 18.348 ; 18.348 ; Rise       ; START           ;
;  mem_data_bus_out[3]  ; START      ; 18.675 ; 18.675 ; Rise       ; START           ;
;  mem_data_bus_out[4]  ; START      ; 19.940 ; 19.940 ; Rise       ; START           ;
;  mem_data_bus_out[5]  ; START      ; 19.059 ; 19.059 ; Rise       ; START           ;
;  mem_data_bus_out[6]  ; START      ; 18.373 ; 18.373 ; Rise       ; START           ;
;  mem_data_bus_out[7]  ; START      ; 18.663 ; 18.663 ; Rise       ; START           ;
;  mem_data_bus_out[8]  ; START      ; 21.166 ; 21.166 ; Rise       ; START           ;
;  mem_data_bus_out[9]  ; START      ; 18.840 ; 18.840 ; Rise       ; START           ;
;  mem_data_bus_out[10] ; START      ; 19.112 ; 19.112 ; Rise       ; START           ;
;  mem_data_bus_out[11] ; START      ; 18.178 ; 18.178 ; Rise       ; START           ;
; mem_addr_bus_out[*]   ; clk_in     ; 35.468 ; 35.468 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in     ; 32.235 ; 32.235 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in     ; 32.089 ; 32.089 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in     ; 34.185 ; 34.185 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in     ; 33.133 ; 33.133 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in     ; 32.285 ; 32.285 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in     ; 35.468 ; 35.468 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in     ; 24.649 ; 24.649 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in     ; 24.685 ; 24.685 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in     ; 24.632 ; 24.632 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in     ; 24.820 ; 24.820 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in     ; 24.511 ; 24.511 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in     ; 24.985 ; 24.985 ; Rise       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in     ; 33.301 ; 33.301 ; Rise       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in     ; 33.301 ; 33.301 ; Rise       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in     ; 27.198 ; 27.198 ; Rise       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in     ; 26.919 ; 26.919 ; Rise       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in     ; 27.246 ; 27.246 ; Rise       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in     ; 28.511 ; 28.511 ; Rise       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in     ; 27.630 ; 27.630 ; Rise       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in     ; 26.944 ; 26.944 ; Rise       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in     ; 27.234 ; 27.234 ; Rise       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in     ; 29.737 ; 29.737 ; Rise       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in     ; 27.411 ; 27.411 ; Rise       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in     ; 27.683 ; 27.683 ; Rise       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in     ; 26.749 ; 26.749 ; Rise       ; clk_in          ;
; mem_addr_bus_out[*]   ; clk_in     ; 34.036 ; 34.036 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in     ; 30.803 ; 30.803 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in     ; 30.657 ; 30.657 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in     ; 32.753 ; 32.753 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in     ; 31.701 ; 31.701 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in     ; 30.853 ; 30.853 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in     ; 34.036 ; 34.036 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in     ; 23.710 ; 23.710 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in     ; 23.171 ; 23.171 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in     ; 23.364 ; 23.364 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in     ; 23.965 ; 23.965 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in     ; 23.575 ; 23.575 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in     ; 23.467 ; 23.467 ; Fall       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in     ; 31.869 ; 31.869 ; Fall       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in     ; 31.869 ; 31.869 ; Fall       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in     ; 25.766 ; 25.766 ; Fall       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in     ; 25.487 ; 25.487 ; Fall       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in     ; 25.814 ; 25.814 ; Fall       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in     ; 27.079 ; 27.079 ; Fall       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in     ; 26.198 ; 26.198 ; Fall       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in     ; 25.512 ; 25.512 ; Fall       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in     ; 25.802 ; 25.802 ; Fall       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in     ; 28.305 ; 28.305 ; Fall       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in     ; 25.979 ; 25.979 ; Fall       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in     ; 26.251 ; 26.251 ; Fall       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in     ; 25.317 ; 25.317 ; Fall       ; clk_in          ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                       ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; mem_addr_bus_out[*]   ; START      ; 7.839  ; 7.839  ; Rise       ; START           ;
;  mem_addr_bus_out[0]  ; START      ; 8.027  ; 8.027  ; Rise       ; START           ;
;  mem_addr_bus_out[1]  ; START      ; 7.839  ; 7.839  ; Rise       ; START           ;
;  mem_addr_bus_out[2]  ; START      ; 8.983  ; 8.983  ; Rise       ; START           ;
;  mem_addr_bus_out[3]  ; START      ; 8.128  ; 8.128  ; Rise       ; START           ;
;  mem_addr_bus_out[4]  ; START      ; 8.001  ; 8.001  ; Rise       ; START           ;
;  mem_addr_bus_out[5]  ; START      ; 8.698  ; 8.698  ; Rise       ; START           ;
;  mem_addr_bus_out[6]  ; START      ; 8.686  ; 8.686  ; Rise       ; START           ;
;  mem_addr_bus_out[7]  ; START      ; 8.173  ; 8.173  ; Rise       ; START           ;
;  mem_addr_bus_out[8]  ; START      ; 8.413  ; 8.413  ; Rise       ; START           ;
;  mem_addr_bus_out[9]  ; START      ; 8.382  ; 8.382  ; Rise       ; START           ;
;  mem_addr_bus_out[10] ; START      ; 8.701  ; 8.701  ; Rise       ; START           ;
;  mem_addr_bus_out[11] ; START      ; 8.100  ; 8.100  ; Rise       ; START           ;
; mem_data_bus_out[*]   ; START      ; 7.557  ; 7.557  ; Rise       ; START           ;
;  mem_data_bus_out[0]  ; START      ; 8.420  ; 8.420  ; Rise       ; START           ;
;  mem_data_bus_out[1]  ; START      ; 8.232  ; 8.232  ; Rise       ; START           ;
;  mem_data_bus_out[2]  ; START      ; 7.801  ; 7.801  ; Rise       ; START           ;
;  mem_data_bus_out[3]  ; START      ; 8.140  ; 8.140  ; Rise       ; START           ;
;  mem_data_bus_out[4]  ; START      ; 8.487  ; 8.487  ; Rise       ; START           ;
;  mem_data_bus_out[5]  ; START      ; 8.228  ; 8.228  ; Rise       ; START           ;
;  mem_data_bus_out[6]  ; START      ; 7.943  ; 7.943  ; Rise       ; START           ;
;  mem_data_bus_out[7]  ; START      ; 8.073  ; 8.073  ; Rise       ; START           ;
;  mem_data_bus_out[8]  ; START      ; 8.561  ; 8.561  ; Rise       ; START           ;
;  mem_data_bus_out[9]  ; START      ; 8.544  ; 8.544  ; Rise       ; START           ;
;  mem_data_bus_out[10] ; START      ; 8.520  ; 8.520  ; Rise       ; START           ;
;  mem_data_bus_out[11] ; START      ; 7.557  ; 7.557  ; Rise       ; START           ;
; mem_addr_bus_out[*]   ; clk_in     ; 7.070  ; 7.070  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in     ; 10.165 ; 10.165 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in     ; 10.019 ; 10.019 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in     ; 12.115 ; 12.115 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in     ; 10.049 ; 10.049 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in     ; 10.215 ; 10.215 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in     ; 10.267 ; 10.267 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in     ; 7.406  ; 7.406  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in     ; 7.125  ; 7.125  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in     ; 7.367  ; 7.367  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in     ; 7.670  ; 7.670  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in     ; 7.420  ; 7.420  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in     ; 7.070  ; 7.070  ; Rise       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in     ; 6.436  ; 6.436  ; Rise       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in     ; 7.308  ; 7.308  ; Rise       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in     ; 7.200  ; 7.200  ; Rise       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in     ; 6.694  ; 6.694  ; Rise       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in     ; 7.018  ; 7.018  ; Rise       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in     ; 7.370  ; 7.370  ; Rise       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in     ; 6.826  ; 6.826  ; Rise       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in     ; 6.540  ; 6.540  ; Rise       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in     ; 6.669  ; 6.669  ; Rise       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in     ; 7.157  ; 7.157  ; Rise       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in     ; 7.139  ; 7.139  ; Rise       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in     ; 7.113  ; 7.113  ; Rise       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in     ; 6.436  ; 6.436  ; Rise       ; clk_in          ;
; mem_addr_bus_out[*]   ; clk_in     ; 7.070  ; 7.070  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in     ; 10.165 ; 10.165 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in     ; 10.019 ; 10.019 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in     ; 12.115 ; 12.115 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in     ; 10.049 ; 10.049 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in     ; 10.215 ; 10.215 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in     ; 10.267 ; 10.267 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in     ; 7.406  ; 7.406  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in     ; 7.125  ; 7.125  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in     ; 7.367  ; 7.367  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in     ; 7.670  ; 7.670  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in     ; 7.420  ; 7.420  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in     ; 7.070  ; 7.070  ; Fall       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in     ; 6.436  ; 6.436  ; Fall       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in     ; 7.308  ; 7.308  ; Fall       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in     ; 7.200  ; 7.200  ; Fall       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in     ; 6.694  ; 6.694  ; Fall       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in     ; 7.018  ; 7.018  ; Fall       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in     ; 7.370  ; 7.370  ; Fall       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in     ; 6.826  ; 6.826  ; Fall       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in     ; 6.540  ; 6.540  ; Fall       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in     ; 6.669  ; 6.669  ; Fall       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in     ; 7.157  ; 7.157  ; Fall       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in     ; 7.139  ; 7.139  ; Fall       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in     ; 7.113  ; 7.113  ; Fall       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in     ; 6.436  ; 6.436  ; Fall       ; clk_in          ;
+-----------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Propagation Delay                                                              ;
+---------------------+----------------------+--------+--------+--------+--------+
; Input Port          ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+---------------------+----------------------+--------+--------+--------+--------+
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 17.452 ; 17.452 ; 17.452 ; 17.452 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 17.306 ; 17.306 ; 17.306 ; 17.306 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 19.402 ; 19.402 ; 19.402 ; 19.402 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 18.350 ; 18.350 ; 18.350 ; 18.350 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 17.502 ; 17.502 ; 17.502 ; 17.502 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 20.685 ; 20.685 ; 20.685 ; 20.685 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 18.518 ; 18.518 ; 18.518 ; 18.518 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 12.415 ;        ;        ; 12.415 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 12.136 ;        ;        ; 12.136 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 12.463 ;        ;        ; 12.463 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 13.728 ; 13.728 ; 13.728 ; 13.728 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 12.847 ;        ;        ; 12.847 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 12.161 ;        ;        ; 12.161 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 12.451 ;        ;        ; 12.451 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 14.954 ; 14.954 ; 14.954 ; 14.954 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 12.628 ;        ;        ; 12.628 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 12.900 ;        ;        ; 12.900 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 11.966 ;        ;        ; 11.966 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 18.306 ; 18.306 ; 18.306 ; 18.306 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 18.160 ; 18.160 ; 18.160 ; 18.160 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 20.256 ; 20.256 ; 20.256 ; 20.256 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 19.204 ; 19.204 ; 19.204 ; 19.204 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 18.356 ; 18.356 ; 18.356 ; 18.356 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 21.539 ; 21.539 ; 21.539 ; 21.539 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 19.372 ; 19.372 ; 19.372 ; 19.372 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 13.269 ;        ;        ; 13.269 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 12.990 ;        ;        ; 12.990 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 13.317 ;        ;        ; 13.317 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 14.582 ; 14.582 ; 14.582 ; 14.582 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 13.701 ;        ;        ; 13.701 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 13.015 ;        ;        ; 13.015 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 13.305 ;        ;        ; 13.305 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 15.808 ; 15.808 ; 15.808 ; 15.808 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 13.482 ;        ;        ; 13.482 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 13.754 ;        ;        ; 13.754 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 12.820 ;        ;        ; 12.820 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 18.053 ; 18.053 ; 18.053 ; 18.053 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 17.907 ; 17.907 ; 17.907 ; 17.907 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 20.003 ; 20.003 ; 20.003 ; 20.003 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 18.951 ; 18.951 ; 18.951 ; 18.951 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 18.103 ; 18.103 ; 18.103 ; 18.103 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 21.286 ; 21.286 ; 21.286 ; 21.286 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 19.119 ; 19.119 ; 19.119 ; 19.119 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 13.016 ;        ;        ; 13.016 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 12.737 ;        ;        ; 12.737 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 13.064 ;        ;        ; 13.064 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 14.329 ; 14.329 ; 14.329 ; 14.329 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 13.448 ;        ;        ; 13.448 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 12.762 ;        ;        ; 12.762 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 13.052 ;        ;        ; 13.052 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 15.555 ; 15.555 ; 15.555 ; 15.555 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 13.229 ;        ;        ; 13.229 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 13.501 ;        ;        ; 13.501 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 12.567 ;        ;        ; 12.567 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 13.913 ; 13.913 ; 13.913 ; 13.913 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 13.767 ; 13.767 ; 13.767 ; 13.767 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 15.863 ; 15.863 ; 15.863 ; 15.863 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 14.811 ; 14.811 ; 14.811 ; 14.811 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 13.963 ; 13.963 ; 13.963 ; 13.963 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 17.146 ; 17.146 ; 17.146 ; 17.146 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 14.979 ; 14.979 ; 14.979 ; 14.979 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 8.876  ;        ;        ; 8.876  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 8.597  ;        ;        ; 8.597  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 8.924  ;        ;        ; 8.924  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 10.189 ; 10.189 ; 10.189 ; 10.189 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 9.308  ;        ;        ; 9.308  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 8.622  ;        ;        ; 8.622  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 8.912  ;        ;        ; 8.912  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 11.415 ; 11.415 ; 11.415 ; 11.415 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 9.089  ;        ;        ; 9.089  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 9.361  ;        ;        ; 9.361  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 8.427  ;        ;        ; 8.427  ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 13.780 ; 13.780 ; 13.780 ; 13.780 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 13.634 ; 13.634 ; 13.634 ; 13.634 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 15.730 ; 15.730 ; 15.730 ; 15.730 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 14.678 ; 14.678 ; 14.678 ; 14.678 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 13.830 ; 13.830 ; 13.830 ; 13.830 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 17.013 ; 17.013 ; 17.013 ; 17.013 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 14.846 ; 14.846 ; 14.846 ; 14.846 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 8.743  ;        ;        ; 8.743  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 8.464  ;        ;        ; 8.464  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 8.791  ;        ;        ; 8.791  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 10.056 ; 10.056 ; 10.056 ; 10.056 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 9.175  ;        ;        ; 9.175  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 8.489  ;        ;        ; 8.489  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 8.779  ;        ;        ; 8.779  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 11.282 ; 11.282 ; 11.282 ; 11.282 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 8.956  ;        ;        ; 8.956  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 9.228  ;        ;        ; 9.228  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 8.294  ;        ;        ; 8.294  ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 13.554 ; 13.554 ; 13.554 ; 13.554 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 13.408 ; 13.408 ; 13.408 ; 13.408 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 15.504 ; 15.504 ; 15.504 ; 15.504 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 14.452 ; 14.452 ; 14.452 ; 14.452 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 13.604 ; 13.604 ; 13.604 ; 13.604 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 16.787 ; 16.787 ; 16.787 ; 16.787 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 14.620 ; 14.620 ; 14.620 ; 14.620 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 8.517  ;        ;        ; 8.517  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 8.238  ;        ;        ; 8.238  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 8.565  ;        ;        ; 8.565  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 9.830  ; 9.830  ; 9.830  ; 9.830  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 8.949  ;        ;        ; 8.949  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 8.263  ;        ;        ; 8.263  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 8.553  ;        ;        ; 8.553  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 11.056 ; 11.056 ; 11.056 ; 11.056 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 8.730  ;        ;        ; 8.730  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 9.002  ;        ;        ; 9.002  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 8.068  ;        ;        ; 8.068  ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 13.823 ; 13.823 ; 13.823 ; 13.823 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 13.677 ; 13.677 ; 13.677 ; 13.677 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 15.773 ; 15.773 ; 15.773 ; 15.773 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 14.721 ; 14.721 ; 14.721 ; 14.721 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 13.873 ; 13.873 ; 13.873 ; 13.873 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 17.056 ; 17.056 ; 17.056 ; 17.056 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 14.889 ; 14.889 ; 14.889 ; 14.889 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 8.786  ;        ;        ; 8.786  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 8.507  ;        ;        ; 8.507  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 8.834  ;        ;        ; 8.834  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 10.099 ; 10.099 ; 10.099 ; 10.099 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 9.218  ;        ;        ; 9.218  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 8.532  ;        ;        ; 8.532  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 8.822  ;        ;        ; 8.822  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 11.325 ; 11.325 ; 11.325 ; 11.325 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 8.999  ;        ;        ; 8.999  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 9.271  ;        ;        ; 9.271  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 8.337  ;        ;        ; 8.337  ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 17.745 ; 17.745 ; 17.745 ; 17.745 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 17.599 ; 17.599 ; 17.599 ; 17.599 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 19.695 ; 19.695 ; 19.695 ; 19.695 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 18.643 ; 18.643 ; 18.643 ; 18.643 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 17.795 ; 17.795 ; 17.795 ; 17.795 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 20.978 ; 20.978 ; 20.978 ; 20.978 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 18.811 ; 18.811 ; 18.811 ; 18.811 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 12.708 ;        ;        ; 12.708 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 12.429 ;        ;        ; 12.429 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 12.756 ;        ;        ; 12.756 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 14.021 ; 14.021 ; 14.021 ; 14.021 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 13.140 ;        ;        ; 13.140 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 12.454 ;        ;        ; 12.454 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 12.744 ;        ;        ; 12.744 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 15.247 ; 15.247 ; 15.247 ; 15.247 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 12.921 ;        ;        ; 12.921 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 13.193 ;        ;        ; 13.193 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 12.259 ;        ;        ; 12.259 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 18.347 ; 18.347 ; 18.347 ; 18.347 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 18.201 ; 18.201 ; 18.201 ; 18.201 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 20.297 ; 20.297 ; 20.297 ; 20.297 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 19.245 ; 19.245 ; 19.245 ; 19.245 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 18.397 ; 18.397 ; 18.397 ; 18.397 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 21.580 ; 21.580 ; 21.580 ; 21.580 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 19.413 ; 19.413 ; 19.413 ; 19.413 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 13.310 ;        ;        ; 13.310 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 13.031 ;        ;        ; 13.031 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 13.358 ;        ;        ; 13.358 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 14.623 ; 14.623 ; 14.623 ; 14.623 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 13.742 ;        ;        ; 13.742 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 13.056 ;        ;        ; 13.056 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 13.346 ;        ;        ; 13.346 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 15.849 ; 15.849 ; 15.849 ; 15.849 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 13.523 ;        ;        ; 13.523 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 13.795 ;        ;        ; 13.795 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 12.861 ;        ;        ; 12.861 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 17.787 ; 17.787 ; 17.787 ; 17.787 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 17.641 ; 17.641 ; 17.641 ; 17.641 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 19.737 ; 19.737 ; 19.737 ; 19.737 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 18.685 ; 18.685 ; 18.685 ; 18.685 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 17.837 ; 17.837 ; 17.837 ; 17.837 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 21.020 ; 21.020 ; 21.020 ; 21.020 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 18.853 ; 18.853 ; 18.853 ; 18.853 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 12.750 ;        ;        ; 12.750 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 12.471 ;        ;        ; 12.471 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 12.798 ;        ;        ; 12.798 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 14.063 ; 14.063 ; 14.063 ; 14.063 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 13.182 ;        ;        ; 13.182 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 12.496 ;        ;        ; 12.496 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 12.786 ;        ;        ; 12.786 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 15.289 ; 15.289 ; 15.289 ; 15.289 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 12.963 ;        ;        ; 12.963 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 13.235 ;        ;        ; 13.235 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 12.301 ;        ;        ; 12.301 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 18.325 ; 18.325 ; 18.325 ; 18.325 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 18.179 ; 18.179 ; 18.179 ; 18.179 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 20.275 ; 20.275 ; 20.275 ; 20.275 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 19.223 ; 19.223 ; 19.223 ; 19.223 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 18.375 ; 18.375 ; 18.375 ; 18.375 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 21.558 ; 21.558 ; 21.558 ; 21.558 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 19.391 ; 19.391 ; 19.391 ; 19.391 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 13.288 ;        ;        ; 13.288 ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 13.009 ;        ;        ; 13.009 ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 13.336 ;        ;        ; 13.336 ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 14.601 ; 14.601 ; 14.601 ; 14.601 ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 13.720 ;        ;        ; 13.720 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 13.034 ;        ;        ; 13.034 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 13.324 ;        ;        ; 13.324 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 15.827 ; 15.827 ; 15.827 ; 15.827 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 13.501 ;        ;        ; 13.501 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 13.773 ;        ;        ; 13.773 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 12.839 ;        ;        ; 12.839 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 18.087 ; 18.087 ; 18.087 ; 18.087 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 17.941 ; 17.941 ; 17.941 ; 17.941 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 20.037 ; 20.037 ; 20.037 ; 20.037 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 18.985 ; 18.985 ; 18.985 ; 18.985 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 18.137 ; 18.137 ; 18.137 ; 18.137 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 21.320 ; 21.320 ; 21.320 ; 21.320 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 19.153 ; 19.153 ; 19.153 ; 19.153 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 13.050 ;        ;        ; 13.050 ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 12.771 ;        ;        ; 12.771 ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 13.098 ;        ;        ; 13.098 ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 14.363 ; 14.363 ; 14.363 ; 14.363 ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 13.482 ;        ;        ; 13.482 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 12.796 ;        ;        ; 12.796 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 13.086 ;        ;        ; 13.086 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 15.589 ; 15.589 ; 15.589 ; 15.589 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 13.263 ;        ;        ; 13.263 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 13.535 ;        ;        ; 13.535 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 12.601 ;        ;        ; 12.601 ;
; not_reset           ; mem_addr_bus_out[0]  ; 27.104 ; 27.104 ; 27.104 ; 27.104 ;
; not_reset           ; mem_addr_bus_out[1]  ; 26.958 ; 26.958 ; 26.958 ; 26.958 ;
; not_reset           ; mem_addr_bus_out[2]  ; 29.054 ; 29.054 ; 29.054 ; 29.054 ;
; not_reset           ; mem_addr_bus_out[3]  ; 28.002 ; 28.002 ; 28.002 ; 28.002 ;
; not_reset           ; mem_addr_bus_out[4]  ; 27.154 ; 27.154 ; 27.154 ; 27.154 ;
; not_reset           ; mem_addr_bus_out[5]  ; 30.337 ; 30.337 ; 30.337 ; 30.337 ;
; not_reset           ; mem_data_bus_out[0]  ; 28.170 ; 28.170 ; 28.170 ; 28.170 ;
; not_reset           ; mem_data_bus_out[1]  ; 22.067 ; 22.067 ; 22.067 ; 22.067 ;
; not_reset           ; mem_data_bus_out[2]  ; 21.788 ; 21.788 ; 21.788 ; 21.788 ;
; not_reset           ; mem_data_bus_out[3]  ; 22.115 ; 22.115 ; 22.115 ; 22.115 ;
; not_reset           ; mem_data_bus_out[4]  ; 23.380 ; 23.380 ; 23.380 ; 23.380 ;
; not_reset           ; mem_data_bus_out[5]  ; 22.499 ; 22.499 ; 22.499 ; 22.499 ;
; not_reset           ; mem_data_bus_out[6]  ; 21.813 ; 21.813 ; 21.813 ; 21.813 ;
; not_reset           ; mem_data_bus_out[7]  ; 22.103 ; 22.103 ; 22.103 ; 22.103 ;
; not_reset           ; mem_data_bus_out[8]  ; 24.606 ; 24.606 ; 24.606 ; 24.606 ;
; not_reset           ; mem_data_bus_out[9]  ; 22.280 ; 22.280 ; 22.280 ; 22.280 ;
; not_reset           ; mem_data_bus_out[10] ; 22.552 ; 22.552 ; 22.552 ; 22.552 ;
; not_reset           ; mem_data_bus_out[11] ; 21.618 ; 21.618 ; 21.618 ; 21.618 ;
+---------------------+----------------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                      ;
+---------------------+----------------------+--------+--------+--------+--------+
; Input Port          ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+---------------------+----------------------+--------+--------+--------+--------+
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 15.882 ; 15.882 ; 15.882 ; 15.882 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 15.736 ; 15.736 ; 15.736 ; 15.736 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 17.832 ; 17.832 ; 17.832 ; 17.832 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 14.144 ; 16.780 ; 16.780 ; 14.144 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 14.462 ; 15.932 ; 15.932 ; 14.462 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 16.882 ; 16.882 ; 16.882 ; 16.882 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 18.518 ; 18.518 ; 18.518 ; 18.518 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 12.415 ;        ;        ; 12.415 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 12.136 ;        ;        ; 12.136 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 12.463 ;        ;        ; 12.463 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 13.728 ; 13.728 ; 13.728 ; 13.728 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 12.847 ;        ;        ; 12.847 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 12.161 ;        ;        ; 12.161 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 12.451 ;        ;        ; 12.451 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 14.954 ; 14.954 ; 14.954 ; 14.954 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 12.628 ;        ;        ; 12.628 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 12.900 ;        ;        ; 12.900 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 11.966 ;        ;        ; 11.966 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 16.736 ; 16.736 ; 16.736 ; 16.736 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 16.590 ; 16.590 ; 16.590 ; 16.590 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 18.686 ; 18.686 ; 18.686 ; 18.686 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 14.998 ; 17.634 ; 17.634 ; 14.998 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 15.316 ; 16.786 ; 16.786 ; 15.316 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 17.736 ; 17.736 ; 17.736 ; 17.736 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 19.372 ; 19.372 ; 19.372 ; 19.372 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 13.269 ;        ;        ; 13.269 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 12.990 ;        ;        ; 12.990 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 13.317 ;        ;        ; 13.317 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 14.582 ; 14.582 ; 14.582 ; 14.582 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 13.701 ;        ;        ; 13.701 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 13.015 ;        ;        ; 13.015 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 13.305 ;        ;        ; 13.305 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 15.808 ; 15.808 ; 15.808 ; 15.808 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 13.482 ;        ;        ; 13.482 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 13.754 ;        ;        ; 13.754 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 12.820 ;        ;        ; 12.820 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 16.483 ; 16.483 ; 16.483 ; 16.483 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 16.337 ; 16.337 ; 16.337 ; 16.337 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 18.433 ; 18.433 ; 18.433 ; 18.433 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 14.745 ; 17.381 ; 17.381 ; 14.745 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 15.063 ; 16.533 ; 16.533 ; 15.063 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 17.483 ; 17.483 ; 17.483 ; 17.483 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 19.119 ; 19.119 ; 19.119 ; 19.119 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 13.016 ;        ;        ; 13.016 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 12.737 ;        ;        ; 12.737 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 13.064 ;        ;        ; 13.064 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 14.329 ; 14.329 ; 14.329 ; 14.329 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 13.448 ;        ;        ; 13.448 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 12.762 ;        ;        ; 12.762 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 13.052 ;        ;        ; 13.052 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 15.555 ; 15.555 ; 15.555 ; 15.555 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 13.229 ;        ;        ; 13.229 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 13.501 ;        ;        ; 13.501 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 12.567 ;        ;        ; 12.567 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 12.343 ; 12.343 ; 12.343 ; 12.343 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 12.197 ; 12.197 ; 12.197 ; 12.197 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 14.293 ; 14.293 ; 14.293 ; 14.293 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 10.605 ; 13.241 ; 13.241 ; 10.605 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 10.923 ; 12.393 ; 12.393 ; 10.923 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 13.343 ; 13.343 ; 13.343 ; 13.343 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 14.979 ; 14.979 ; 14.979 ; 14.979 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 8.876  ;        ;        ; 8.876  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 8.597  ;        ;        ; 8.597  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 8.924  ;        ;        ; 8.924  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 10.189 ; 10.189 ; 10.189 ; 10.189 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 9.308  ;        ;        ; 9.308  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 8.622  ;        ;        ; 8.622  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 8.912  ;        ;        ; 8.912  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 11.415 ; 11.415 ; 11.415 ; 11.415 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 9.089  ;        ;        ; 9.089  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 9.361  ;        ;        ; 9.361  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 8.427  ;        ;        ; 8.427  ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 12.210 ; 12.210 ; 12.210 ; 12.210 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 12.064 ; 12.064 ; 12.064 ; 12.064 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 14.160 ; 14.160 ; 14.160 ; 14.160 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 10.472 ; 13.108 ; 13.108 ; 10.472 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 10.790 ; 12.260 ; 12.260 ; 10.790 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 13.210 ; 13.210 ; 13.210 ; 13.210 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 14.846 ; 14.846 ; 14.846 ; 14.846 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 8.743  ;        ;        ; 8.743  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 8.464  ;        ;        ; 8.464  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 8.791  ;        ;        ; 8.791  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 10.056 ; 10.056 ; 10.056 ; 10.056 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 9.175  ;        ;        ; 9.175  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 8.489  ;        ;        ; 8.489  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 8.779  ;        ;        ; 8.779  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 11.282 ; 11.282 ; 11.282 ; 11.282 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 8.956  ;        ;        ; 8.956  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 9.228  ;        ;        ; 9.228  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 8.294  ;        ;        ; 8.294  ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 11.984 ; 11.984 ; 11.984 ; 11.984 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 11.838 ; 11.838 ; 11.838 ; 11.838 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 13.934 ; 13.934 ; 13.934 ; 13.934 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 10.246 ; 12.882 ; 12.882 ; 10.246 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 10.564 ; 12.034 ; 12.034 ; 10.564 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 12.984 ; 12.984 ; 12.984 ; 12.984 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 14.620 ; 14.620 ; 14.620 ; 14.620 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 8.517  ;        ;        ; 8.517  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 8.238  ;        ;        ; 8.238  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 8.565  ;        ;        ; 8.565  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 9.830  ; 9.830  ; 9.830  ; 9.830  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 8.949  ;        ;        ; 8.949  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 8.263  ;        ;        ; 8.263  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 8.553  ;        ;        ; 8.553  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 11.056 ; 11.056 ; 11.056 ; 11.056 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 8.730  ;        ;        ; 8.730  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 9.002  ;        ;        ; 9.002  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 8.068  ;        ;        ; 8.068  ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 12.253 ; 12.253 ; 12.253 ; 12.253 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 12.107 ; 12.107 ; 12.107 ; 12.107 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 14.203 ; 14.203 ; 14.203 ; 14.203 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 10.515 ; 13.151 ; 13.151 ; 10.515 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 10.833 ; 12.303 ; 12.303 ; 10.833 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 13.253 ; 13.253 ; 13.253 ; 13.253 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 14.889 ; 14.889 ; 14.889 ; 14.889 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 8.786  ;        ;        ; 8.786  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 8.507  ;        ;        ; 8.507  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 8.834  ;        ;        ; 8.834  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 10.099 ; 10.099 ; 10.099 ; 10.099 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 9.218  ;        ;        ; 9.218  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 8.532  ;        ;        ; 8.532  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 8.822  ;        ;        ; 8.822  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 11.325 ; 11.325 ; 11.325 ; 11.325 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 8.999  ;        ;        ; 8.999  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 9.271  ;        ;        ; 9.271  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 8.337  ;        ;        ; 8.337  ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 16.175 ; 16.175 ; 16.175 ; 16.175 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 16.029 ; 16.029 ; 16.029 ; 16.029 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 18.125 ; 18.125 ; 18.125 ; 18.125 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 14.437 ; 17.073 ; 17.073 ; 14.437 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 14.755 ; 16.225 ; 16.225 ; 14.755 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 17.175 ; 17.175 ; 17.175 ; 17.175 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 18.811 ; 18.811 ; 18.811 ; 18.811 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 12.708 ;        ;        ; 12.708 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 12.429 ;        ;        ; 12.429 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 12.756 ;        ;        ; 12.756 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 14.021 ; 14.021 ; 14.021 ; 14.021 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 13.140 ;        ;        ; 13.140 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 12.454 ;        ;        ; 12.454 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 12.744 ;        ;        ; 12.744 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 15.247 ; 15.247 ; 15.247 ; 15.247 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 12.921 ;        ;        ; 12.921 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 13.193 ;        ;        ; 13.193 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 12.259 ;        ;        ; 12.259 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 16.777 ; 16.777 ; 16.777 ; 16.777 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 16.631 ; 16.631 ; 16.631 ; 16.631 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 18.727 ; 18.727 ; 18.727 ; 18.727 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 15.039 ; 17.675 ; 17.675 ; 15.039 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 15.357 ; 16.827 ; 16.827 ; 15.357 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 17.777 ; 17.777 ; 17.777 ; 17.777 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 19.413 ; 19.413 ; 19.413 ; 19.413 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 13.310 ;        ;        ; 13.310 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 13.031 ;        ;        ; 13.031 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 13.358 ;        ;        ; 13.358 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 14.623 ; 14.623 ; 14.623 ; 14.623 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 13.742 ;        ;        ; 13.742 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 13.056 ;        ;        ; 13.056 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 13.346 ;        ;        ; 13.346 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 15.849 ; 15.849 ; 15.849 ; 15.849 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 13.523 ;        ;        ; 13.523 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 13.795 ;        ;        ; 13.795 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 12.861 ;        ;        ; 12.861 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 16.217 ; 16.217 ; 16.217 ; 16.217 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 16.071 ; 16.071 ; 16.071 ; 16.071 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 18.167 ; 18.167 ; 18.167 ; 18.167 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 14.479 ; 17.115 ; 17.115 ; 14.479 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 14.797 ; 16.267 ; 16.267 ; 14.797 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 17.217 ; 17.217 ; 17.217 ; 17.217 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 18.853 ; 18.853 ; 18.853 ; 18.853 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 12.750 ;        ;        ; 12.750 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 12.471 ;        ;        ; 12.471 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 12.798 ;        ;        ; 12.798 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 14.063 ; 14.063 ; 14.063 ; 14.063 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 13.182 ;        ;        ; 13.182 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 12.496 ;        ;        ; 12.496 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 12.786 ;        ;        ; 12.786 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 15.289 ; 15.289 ; 15.289 ; 15.289 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 12.963 ;        ;        ; 12.963 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 13.235 ;        ;        ; 13.235 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 12.301 ;        ;        ; 12.301 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 16.755 ; 16.755 ; 16.755 ; 16.755 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 16.609 ; 16.609 ; 16.609 ; 16.609 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 18.705 ; 18.705 ; 18.705 ; 18.705 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 15.017 ; 17.653 ; 17.653 ; 15.017 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 15.335 ; 16.805 ; 16.805 ; 15.335 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 17.755 ; 17.755 ; 17.755 ; 17.755 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 19.391 ; 19.391 ; 19.391 ; 19.391 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 13.288 ;        ;        ; 13.288 ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 13.009 ;        ;        ; 13.009 ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 13.336 ;        ;        ; 13.336 ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 14.601 ; 14.601 ; 14.601 ; 14.601 ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 13.720 ;        ;        ; 13.720 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 13.034 ;        ;        ; 13.034 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 13.324 ;        ;        ; 13.324 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 15.827 ; 15.827 ; 15.827 ; 15.827 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 13.501 ;        ;        ; 13.501 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 13.773 ;        ;        ; 13.773 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 12.839 ;        ;        ; 12.839 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 16.517 ; 16.517 ; 16.517 ; 16.517 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 16.371 ; 16.371 ; 16.371 ; 16.371 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 18.467 ; 18.467 ; 18.467 ; 18.467 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 14.779 ; 17.415 ; 17.415 ; 14.779 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 15.097 ; 16.567 ; 16.567 ; 15.097 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 17.517 ; 17.517 ; 17.517 ; 17.517 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 19.153 ; 19.153 ; 19.153 ; 19.153 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 13.050 ;        ;        ; 13.050 ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 12.771 ;        ;        ; 12.771 ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 13.098 ;        ;        ; 13.098 ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 14.363 ; 14.363 ; 14.363 ; 14.363 ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 13.482 ;        ;        ; 13.482 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 12.796 ;        ;        ; 12.796 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 13.086 ;        ;        ; 13.086 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 15.589 ; 15.589 ; 15.589 ; 15.589 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 13.263 ;        ;        ; 13.263 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 13.535 ;        ;        ; 13.535 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 12.601 ;        ;        ; 12.601 ;
; not_reset           ; mem_addr_bus_out[0]  ; 12.178 ; 16.027 ; 16.027 ; 12.178 ;
; not_reset           ; mem_addr_bus_out[1]  ; 12.075 ; 15.881 ; 15.881 ; 12.075 ;
; not_reset           ; mem_addr_bus_out[2]  ; 13.339 ; 17.977 ; 17.977 ; 13.339 ;
; not_reset           ; mem_addr_bus_out[3]  ; 12.819 ; 16.635 ; 16.635 ; 12.819 ;
; not_reset           ; mem_addr_bus_out[4]  ; 12.210 ; 16.077 ; 16.077 ; 12.210 ;
; not_reset           ; mem_addr_bus_out[5]  ; 12.995 ; 17.027 ; 17.027 ; 12.995 ;
; not_reset           ; mem_data_bus_out[0]  ; 18.663 ; 18.663 ; 18.663 ; 18.663 ;
; not_reset           ; mem_data_bus_out[1]  ; 12.560 ; 14.906 ; 14.906 ; 12.560 ;
; not_reset           ; mem_data_bus_out[2]  ; 12.281 ; 14.627 ; 14.627 ; 12.281 ;
; not_reset           ; mem_data_bus_out[3]  ; 12.608 ; 14.954 ; 14.954 ; 12.608 ;
; not_reset           ; mem_data_bus_out[4]  ; 13.873 ; 13.873 ; 13.873 ; 13.873 ;
; not_reset           ; mem_data_bus_out[5]  ; 12.992 ; 15.338 ; 15.338 ; 12.992 ;
; not_reset           ; mem_data_bus_out[6]  ; 12.306 ; 14.652 ; 14.652 ; 12.306 ;
; not_reset           ; mem_data_bus_out[7]  ; 12.596 ; 14.942 ; 14.942 ; 12.596 ;
; not_reset           ; mem_data_bus_out[8]  ; 15.099 ; 15.099 ; 15.099 ; 15.099 ;
; not_reset           ; mem_data_bus_out[9]  ; 12.773 ; 15.119 ; 15.119 ; 12.773 ;
; not_reset           ; mem_data_bus_out[10] ; 13.045 ; 15.391 ; 15.391 ; 13.045 ;
; not_reset           ; mem_data_bus_out[11] ; 12.111 ; 14.457 ; 14.457 ; 12.111 ;
+---------------------+----------------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; START ; -0.124 ; -0.124        ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; START ; 0.220 ; 0.000         ;
+-------+-------+---------------+


+---------------------------------+
; Fast Model Recovery Summary     ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clk_in ; -8.867 ; -110.219      ;
+--------+--------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clk_in ; -5.439 ; -64.029       ;
+--------+--------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; clk_in ; -4.408 ; -2012.622            ;
; START  ; -1.222 ; -1.222               ;
+--------+--------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'START'                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.124 ; START                                                                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; START        ; START       ; 0.500        ; 1.068      ; 1.288      ;
; 0.101  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; START        ; START       ; 1.000        ; 0.000      ; 0.495      ;
; 0.376  ; START                                                                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; START        ; START       ; 1.000        ; 1.068      ; 1.288      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'START'                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.220 ; START                                                                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; START        ; START       ; 0.000        ; 1.068      ; 1.288      ;
; 0.495 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; START        ; START       ; 0.000        ; 0.000      ; 0.495      ;
; 0.720 ; START                                                                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; START        ; START       ; -0.500       ; 1.068      ; 1.288      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_in'                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.867 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -5.367     ; 3.319      ;
; -8.664 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -5.103     ; 3.380      ;
; -8.641 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -5.005     ; 3.455      ;
; -8.624 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.924     ; 3.519      ;
; -8.592 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -5.268     ; 3.370      ;
; -8.581 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.955     ; 3.445      ;
; -8.573 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.500        ; -5.410     ; 3.046      ;
; -8.553 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -5.373     ; 3.161      ;
; -8.537 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.909     ; 3.447      ;
; -8.481 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -5.327     ; 3.316      ;
; -8.471 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -5.365     ; 3.272      ;
; -8.468 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -5.253     ; 3.445      ;
; -8.459 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.953     ; 3.325      ;
; -8.457 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -5.304     ; 3.273      ;
; -8.426 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -5.215     ; 3.198      ;
; -8.389 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -5.004     ; 3.431      ;
; -8.379 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -5.356     ; 3.180      ;
; -8.373 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -5.349     ; 3.199      ;
; -8.370 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.500        ; -5.146     ; 3.107      ;
; -8.366 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.906     ; 3.506      ;
; -8.360 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -5.267     ; 3.261      ;
; -8.350 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -5.109     ; 3.222      ;
; -8.349 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.825     ; 3.570      ;
; -8.347 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.500        ; -5.048     ; 3.182      ;
; -8.330 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.500        ; -4.967     ; 3.246      ;
; -8.327 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -5.011     ; 3.297      ;
; -8.310 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.930     ; 3.361      ;
; -8.306 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.856     ; 3.496      ;
; -8.287 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.500        ; -4.998     ; 3.172      ;
; -8.278 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -5.063     ; 3.377      ;
; -8.268 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -5.101     ; 3.333      ;
; -8.267 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.961     ; 3.287      ;
; -8.265 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.989     ; 3.506      ;
; -8.262 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.810     ; 3.498      ;
; -8.255 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.965     ; 3.452      ;
; -8.254 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -5.040     ; 3.334      ;
; -8.245 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -5.003     ; 3.408      ;
; -8.243 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.500        ; -4.952     ; 3.174      ;
; -8.242 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.891     ; 3.581      ;
; -8.238 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.884     ; 3.516      ;
; -8.231 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.942     ; 3.409      ;
; -8.228 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.922     ; 3.472      ;
; -8.225 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.810     ; 3.645      ;
; -8.223 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.915     ; 3.289      ;
; -8.223 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.951     ; 3.259      ;
; -8.219 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -5.247     ; 3.211      ;
; -8.214 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.861     ; 3.473      ;
; -8.200 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.853     ; 3.334      ;
; -8.195 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.915     ; 3.442      ;
; -8.185 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.953     ; 3.398      ;
; -8.184 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.854     ; 3.376      ;
; -8.183 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.772     ; 3.398      ;
; -8.182 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.841     ; 3.571      ;
; -8.176 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -5.092     ; 3.241      ;
; -8.171 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.892     ; 3.399      ;
; -8.170 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -5.085     ; 3.260      ;
; -8.165 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.500        ; -4.996     ; 3.052      ;
; -8.157 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -5.003     ; 3.322      ;
; -8.153 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.994     ; 3.316      ;
; -8.151 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.869     ; 3.444      ;
; -8.147 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.987     ; 3.335      ;
; -8.145 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.959     ; 3.167      ;
; -8.141 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.907     ; 3.400      ;
; -8.140 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.803     ; 3.324      ;
; -8.138 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.795     ; 3.573      ;
; -8.136 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.913     ; 3.380      ;
; -8.134 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.905     ; 3.397      ;
; -8.130 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.906     ; 3.399      ;
; -8.127 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.846     ; 3.401      ;
; -8.117 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.824     ; 3.461      ;
; -8.105 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 1.000        ; -5.105     ; 3.319      ;
; -8.096 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.757     ; 3.326      ;
; -8.093 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.944     ; 3.306      ;
; -8.087 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.937     ; 3.325      ;
; -8.079 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.579     ; 3.319      ;
; -8.074 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.855     ; 3.387      ;
; -8.073 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.913     ; 3.322      ;
; -8.063 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.951     ; 3.278      ;
; -8.060 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.839     ; 3.451      ;
; -8.049 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.890     ; 3.279      ;
; -8.049 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.898     ; 3.308      ;
; -8.043 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.891     ; 3.327      ;
; -8.030 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.809     ; 3.389      ;
; -8.018 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.801     ; 3.204      ;
; -8.016 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.983     ; 3.272      ;
; -7.993 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.885     ; 3.347      ;
; -7.976 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.804     ; 3.411      ;
; -7.971 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.942     ; 3.186      ;
; -7.965 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.935     ; 3.205      ;
; -7.952 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.853     ; 3.267      ;
; -7.933 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.835     ; 3.337      ;
; -7.902 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 1.000        ; -4.841     ; 3.380      ;
; -7.900 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 1.000        ; -5.076     ; 3.370      ;
; -7.889 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.789     ; 3.339      ;
; -7.879 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 1.000        ; -4.743     ; 3.455      ;
; -7.876 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.315     ; 3.380      ;
; -7.874 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -4.550     ; 3.370      ;
; -7.874 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.500        ; -4.248     ; 3.445      ;
; -7.862 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 1.000        ; -4.662     ; 3.519      ;
; -7.861 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 1.000        ; -5.181     ; 3.161      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_in'                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.439 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 7.024      ; 1.585      ;
; -5.117 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; 0.000        ; 5.956      ; 0.839      ;
; -5.094 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 6.734      ; 1.640      ;
; -5.039 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.000        ; 6.760      ; 1.721      ;
; -5.035 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 6.656      ; 1.621      ;
; -5.030 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 6.780      ; 1.750      ;
; -4.939 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 7.024      ; 1.585      ;
; -4.931 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 6.653      ; 1.722      ;
; -4.913 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 6.498      ; 1.585      ;
; -4.905 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 6.610      ; 1.705      ;
; -4.854 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 6.632      ; 1.778      ;
; -4.830 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 6.603      ; 1.773      ;
; -4.764 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 6.612      ; 1.848      ;
; -4.761 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; START        ; clk_in      ; 0.000        ; 5.692      ; 0.931      ;
; -4.755 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; 0.000        ; 5.666      ; 0.911      ;
; -4.754 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 6.375      ; 1.621      ;
; -4.725 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 6.662      ; 1.937      ;
; -4.705 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; START        ; clk_in      ; 0.000        ; 5.712      ; 1.007      ;
; -4.701 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 6.581      ; 1.880      ;
; -4.682 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 6.566      ; 1.884      ;
; -4.631 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 6.271      ; 1.640      ;
; -4.613 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; 0.000        ; 5.588      ; 0.975      ;
; -4.610 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; 0.000        ; 5.564      ; 0.954      ;
; -4.608 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 6.386      ; 1.778      ;
; -4.596 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; 0.000        ; 5.585      ; 0.989      ;
; -4.594 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 6.734      ; 1.640      ;
; -4.565 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 6.315      ; 1.750      ;
; -4.555 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; 0.000        ; 5.542      ; 0.987      ;
; -4.552 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 6.325      ; 1.773      ;
; -4.542 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 6.264      ; 1.722      ;
; -4.539 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; -0.500       ; 6.760      ; 1.721      ;
; -4.535 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 6.656      ; 1.621      ;
; -4.530 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 6.780      ; 1.750      ;
; -4.530 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; 0.000        ; 5.544      ; 1.014      ;
; -4.513 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.000        ; 6.234      ; 1.721      ;
; -4.492 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; 0.000        ; 5.594      ; 1.102      ;
; -4.431 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 6.653      ; 1.722      ;
; -4.413 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 6.498      ; 1.585      ;
; -4.408 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; START        ; clk_in      ; 0.000        ; 5.535      ; 1.127      ;
; -4.405 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 6.610      ; 1.705      ;
; -4.399 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; START        ; clk_in      ; 0.000        ; 5.513      ; 1.114      ;
; -4.379 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 6.084      ; 1.705      ;
; -4.354 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 6.632      ; 1.778      ;
; -4.330 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 6.603      ; 1.773      ;
; -4.321 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; START        ; clk_in      ; 0.000        ; 5.498      ; 1.177      ;
; -4.319 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 6.167      ; 1.848      ;
; -4.264 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 6.612      ; 1.848      ;
; -4.263 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 4.880      ; 0.617      ;
; -4.254 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 6.375      ; 1.621      ;
; -4.225 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 6.662      ; 1.937      ;
; -4.210 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 5.327      ; 0.617      ;
; -4.201 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 6.581      ; 1.880      ;
; -4.199 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 6.136      ; 1.937      ;
; -4.184 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 4.801      ; 0.617      ;
; -4.182 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 6.566      ; 1.884      ;
; -4.166 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.000        ; 4.908      ; 0.742      ;
; -4.159 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 6.039      ; 1.880      ;
; -4.156 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 6.040      ; 1.884      ;
; -4.131 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 6.271      ; 1.640      ;
; -4.108 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 6.386      ; 1.778      ;
; -4.092 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 4.815      ; 0.723      ;
; -4.091 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; -0.500       ; 5.430      ; 0.839      ;
; -4.065 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 6.315      ; 1.750      ;
; -4.052 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 6.325      ; 1.773      ;
; -4.042 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 6.264      ; 1.722      ;
; -4.036 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 4.649      ; 0.613      ;
; -4.013 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; -0.500       ; 6.234      ; 1.721      ;
; -3.991 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 4.677      ; 0.686      ;
; -3.969 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 4.655      ; 0.686      ;
; -3.948 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 4.790      ; 0.842      ;
; -3.924 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 4.832      ; 0.908      ;
; -3.915 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 4.717      ; 0.802      ;
; -3.904 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; -0.500       ; 5.146      ; 0.742      ;
; -3.891 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 4.614      ; 0.723      ;
; -3.879 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 6.084      ; 1.705      ;
; -3.878 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; clk_in       ; clk_in      ; 0.000        ; 4.620      ; 0.742      ;
; -3.864 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; -0.500       ; 5.318      ; 0.954      ;
; -3.854 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 5.077      ; 0.723      ;
; -3.832 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; -0.500       ; 5.307      ; 0.975      ;
; -3.822 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 4.935      ; 0.613      ;
; -3.819 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 6.167      ; 1.848      ;
; -3.803 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 4.605      ; 0.802      ;
; -3.796 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 4.409      ; 0.613      ;
; -3.792 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; -0.500       ; 5.203      ; 0.911      ;
; -3.789 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 4.738      ; 0.949      ;
; -3.787 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 4.615      ; 0.828      ;
; -3.757 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 4.641      ; 0.884      ;
; -3.750 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 4.936      ; 0.686      ;
; -3.740 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 4.716      ; 0.976      ;
; -3.740 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; START        ; clk_in      ; -0.500       ; 5.247      ; 1.007      ;
; -3.735 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; START        ; clk_in      ; -0.500       ; 5.166      ; 0.931      ;
; -3.731 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; 0.000        ; 4.559      ; 0.828      ;
; -3.726 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 4.568      ; 0.842      ;
; -3.707 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; START        ; clk_in      ; -0.500       ; 5.196      ; 0.989      ;
; -3.699 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 6.136      ; 1.937      ;
; -3.692 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; clk_in       ; clk_in      ; -0.500       ; 4.994      ; 0.802      ;
; -3.659 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 6.039      ; 1.880      ;
; -3.656 ; clk_in                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 6.040      ; 1.884      ;
; -3.651 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 4.559      ; 0.908      ;
; -3.630 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; START        ; clk_in      ; -0.500       ; 5.257      ; 1.127      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_in'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------+
; -4.408 ; -4.408       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ;
; -4.408 ; -4.408       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ;
; -4.408 ; -4.408       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                  ;
; -4.408 ; -4.408       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                  ;
; -4.408 ; -4.408       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                    ;
; -4.408 ; -4.408       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                    ;
; -4.380 ; -4.380       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -4.380 ; -4.380       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -4.380 ; -4.380       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                    ;
; -4.380 ; -4.380       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                    ;
; -4.380 ; -4.380       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -4.380 ; -4.380       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -4.332 ; -4.332       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ;
; -4.332 ; -4.332       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ;
; -4.332 ; -4.332       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datac                                                   ;
; -4.332 ; -4.332       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datac                                                   ;
; -4.332 ; -4.332       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|combout                                               ;
; -4.332 ; -4.332       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|combout                                               ;
; -4.315 ; -4.315       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -4.315 ; -4.315       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -4.315 ; -4.315       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                    ;
; -4.315 ; -4.315       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                    ;
; -4.315 ; -4.315       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -4.315 ; -4.315       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -4.301 ; -4.301       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -4.301 ; -4.301       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -4.301 ; -4.301       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                    ;
; -4.301 ; -4.301       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                    ;
; -4.301 ; -4.301       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -4.301 ; -4.301       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -4.290 ; -4.290       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ;
; -4.290 ; -4.290       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ;
; -4.290 ; -4.290       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                   ;
; -4.290 ; -4.290       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                   ;
; -4.290 ; -4.290       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                               ;
; -4.290 ; -4.290       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                               ;
; -4.238 ; -4.238       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ;
; -4.238 ; -4.238       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ;
; -4.238 ; -4.238       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                   ;
; -4.238 ; -4.238       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                   ;
; -4.238 ; -4.238       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                               ;
; -4.238 ; -4.238       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                               ;
; -4.217 ; -4.217       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ;
; -4.217 ; -4.217       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ;
; -4.217 ; -4.217       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datad                                                    ;
; -4.217 ; -4.217       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datad                                                    ;
; -4.217 ; -4.217       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                ;
; -4.217 ; -4.217       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                ;
; -4.216 ; -4.216       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ;
; -4.216 ; -4.216       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ;
; -4.216 ; -4.216       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac                                                    ;
; -4.216 ; -4.216       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac                                                    ;
; -4.216 ; -4.216       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                ;
; -4.216 ; -4.216       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                ;
; -4.177 ; -4.177       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ;
; -4.177 ; -4.177       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ;
; -4.177 ; -4.177       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datac                                                    ;
; -4.177 ; -4.177       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datac                                                    ;
; -4.177 ; -4.177       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                ;
; -4.177 ; -4.177       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                ;
; -4.155 ; -4.155       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ;
; -4.155 ; -4.155       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ;
; -4.155 ; -4.155       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datac                                                    ;
; -4.155 ; -4.155       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datac                                                    ;
; -4.155 ; -4.155       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                ;
; -4.155 ; -4.155       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                ;
; -4.149 ; -4.149       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ;
; -4.149 ; -4.149       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ;
; -4.149 ; -4.149       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                    ;
; -4.149 ; -4.149       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                    ;
; -4.149 ; -4.149       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                ;
; -4.149 ; -4.149       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                ;
; -4.141 ; -4.141       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ;
; -4.141 ; -4.141       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ;
; -4.141 ; -4.141       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                   ;
; -4.141 ; -4.141       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                   ;
; -4.141 ; -4.141       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                               ;
; -4.141 ; -4.141       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                               ;
; -4.120 ; -4.120       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ;
; -4.120 ; -4.120       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ;
; -4.120 ; -4.120       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                  ;
; -4.120 ; -4.120       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                  ;
; -4.120 ; -4.120       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                    ;
; -4.120 ; -4.120       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                    ;
; -4.115 ; -4.115       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ;
; -4.115 ; -4.115       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ;
; -4.115 ; -4.115       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                    ;
; -4.115 ; -4.115       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                    ;
; -4.115 ; -4.115       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                ;
; -4.115 ; -4.115       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                ;
; -4.114 ; -4.114       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -4.114 ; -4.114       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -4.114 ; -4.114       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                    ;
; -4.114 ; -4.114       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                    ;
; -4.114 ; -4.114       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -4.114 ; -4.114       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -4.105 ; -4.105       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ;
; -4.105 ; -4.105       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ;
; -4.105 ; -4.105       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datad                                                    ;
; -4.105 ; -4.105       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datad                                                    ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'START'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; START ; Rise       ; START                                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; START ; Rise       ; START|combout                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; START ; Rise       ; START|combout                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; START ; Rise       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; START ; Rise       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; START ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_5|output~1|datac                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; START ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_5|output~1|datac                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; START     ; START      ; 0.624 ; 0.624 ; Rise       ; START           ;
; not_reset ; START      ; 3.250 ; 3.250 ; Rise       ; START           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; START     ; START      ; -0.220 ; -0.220 ; Rise       ; START           ;
; not_reset ; START      ; -2.846 ; -2.846 ; Rise       ; START           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; mem_addr_bus_out[*]   ; START      ; 9.673  ; 9.673  ; Rise       ; START           ;
;  mem_addr_bus_out[0]  ; START      ; 8.528  ; 8.528  ; Rise       ; START           ;
;  mem_addr_bus_out[1]  ; START      ; 8.479  ; 8.479  ; Rise       ; START           ;
;  mem_addr_bus_out[2]  ; START      ; 9.251  ; 9.251  ; Rise       ; START           ;
;  mem_addr_bus_out[3]  ; START      ; 8.885  ; 8.885  ; Rise       ; START           ;
;  mem_addr_bus_out[4]  ; START      ; 8.562  ; 8.562  ; Rise       ; START           ;
;  mem_addr_bus_out[5]  ; START      ; 9.673  ; 9.673  ; Rise       ; START           ;
;  mem_addr_bus_out[6]  ; START      ; 3.655  ; 3.655  ; Rise       ; START           ;
;  mem_addr_bus_out[7]  ; START      ; 3.386  ; 3.386  ; Rise       ; START           ;
;  mem_addr_bus_out[8]  ; START      ; 3.547  ; 3.547  ; Rise       ; START           ;
;  mem_addr_bus_out[9]  ; START      ; 3.487  ; 3.487  ; Rise       ; START           ;
;  mem_addr_bus_out[10] ; START      ; 3.568  ; 3.568  ; Rise       ; START           ;
;  mem_addr_bus_out[11] ; START      ; 3.434  ; 3.434  ; Rise       ; START           ;
; mem_data_bus_out[*]   ; START      ; 8.969  ; 8.969  ; Rise       ; START           ;
;  mem_data_bus_out[0]  ; START      ; 8.969  ; 8.969  ; Rise       ; START           ;
;  mem_data_bus_out[1]  ; START      ; 6.856  ; 6.856  ; Rise       ; START           ;
;  mem_data_bus_out[2]  ; START      ; 6.770  ; 6.770  ; Rise       ; START           ;
;  mem_data_bus_out[3]  ; START      ; 6.898  ; 6.898  ; Rise       ; START           ;
;  mem_data_bus_out[4]  ; START      ; 7.298  ; 7.298  ; Rise       ; START           ;
;  mem_data_bus_out[5]  ; START      ; 7.024  ; 7.024  ; Rise       ; START           ;
;  mem_data_bus_out[6]  ; START      ; 6.793  ; 6.793  ; Rise       ; START           ;
;  mem_data_bus_out[7]  ; START      ; 6.898  ; 6.898  ; Rise       ; START           ;
;  mem_data_bus_out[8]  ; START      ; 7.717  ; 7.717  ; Rise       ; START           ;
;  mem_data_bus_out[9]  ; START      ; 6.903  ; 6.903  ; Rise       ; START           ;
;  mem_data_bus_out[10] ; START      ; 6.990  ; 6.990  ; Rise       ; START           ;
;  mem_data_bus_out[11] ; START      ; 6.723  ; 6.723  ; Rise       ; START           ;
; mem_addr_bus_out[*]   ; clk_in     ; 12.558 ; 12.558 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in     ; 11.413 ; 11.413 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in     ; 11.364 ; 11.364 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in     ; 12.136 ; 12.136 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in     ; 11.770 ; 11.770 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in     ; 11.447 ; 11.447 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in     ; 12.558 ; 12.558 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in     ; 8.954  ; 8.954  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in     ; 8.864  ; 8.864  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in     ; 8.945  ; 8.945  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in     ; 8.925  ; 8.925  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in     ; 8.818  ; 8.818  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in     ; 9.047  ; 9.047  ; Rise       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in     ; 11.854 ; 11.854 ; Rise       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in     ; 11.854 ; 11.854 ; Rise       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in     ; 9.741  ; 9.741  ; Rise       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in     ; 9.655  ; 9.655  ; Rise       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in     ; 9.783  ; 9.783  ; Rise       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in     ; 10.183 ; 10.183 ; Rise       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in     ; 9.909  ; 9.909  ; Rise       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in     ; 9.678  ; 9.678  ; Rise       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in     ; 9.783  ; 9.783  ; Rise       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in     ; 10.602 ; 10.602 ; Rise       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in     ; 9.788  ; 9.788  ; Rise       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in     ; 9.875  ; 9.875  ; Rise       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in     ; 9.608  ; 9.608  ; Rise       ; clk_in          ;
; mem_addr_bus_out[*]   ; clk_in     ; 12.032 ; 12.032 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in     ; 10.887 ; 10.887 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in     ; 10.838 ; 10.838 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in     ; 11.610 ; 11.610 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in     ; 11.244 ; 11.244 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in     ; 10.921 ; 10.921 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in     ; 12.032 ; 12.032 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in     ; 8.673  ; 8.673  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in     ; 8.401  ; 8.401  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in     ; 8.556  ; 8.556  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in     ; 8.679  ; 8.679  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in     ; 8.540  ; 8.540  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in     ; 8.582  ; 8.582  ; Fall       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in     ; 11.328 ; 11.328 ; Fall       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in     ; 11.328 ; 11.328 ; Fall       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in     ; 9.215  ; 9.215  ; Fall       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in     ; 9.129  ; 9.129  ; Fall       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in     ; 9.257  ; 9.257  ; Fall       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in     ; 9.657  ; 9.657  ; Fall       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in     ; 9.383  ; 9.383  ; Fall       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in     ; 9.152  ; 9.152  ; Fall       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in     ; 9.257  ; 9.257  ; Fall       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in     ; 10.076 ; 10.076 ; Fall       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in     ; 9.262  ; 9.262  ; Fall       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in     ; 9.349  ; 9.349  ; Fall       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in     ; 9.082  ; 9.082  ; Fall       ; clk_in          ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; mem_addr_bus_out[*]   ; START      ; 3.249 ; 3.249 ; Rise       ; START           ;
;  mem_addr_bus_out[0]  ; START      ; 3.312 ; 3.312 ; Rise       ; START           ;
;  mem_addr_bus_out[1]  ; START      ; 3.249 ; 3.249 ; Rise       ; START           ;
;  mem_addr_bus_out[2]  ; START      ; 3.717 ; 3.717 ; Rise       ; START           ;
;  mem_addr_bus_out[3]  ; START      ; 3.424 ; 3.424 ; Rise       ; START           ;
;  mem_addr_bus_out[4]  ; START      ; 3.320 ; 3.320 ; Rise       ; START           ;
;  mem_addr_bus_out[5]  ; START      ; 3.665 ; 3.665 ; Rise       ; START           ;
;  mem_addr_bus_out[6]  ; START      ; 3.655 ; 3.655 ; Rise       ; START           ;
;  mem_addr_bus_out[7]  ; START      ; 3.386 ; 3.386 ; Rise       ; START           ;
;  mem_addr_bus_out[8]  ; START      ; 3.547 ; 3.547 ; Rise       ; START           ;
;  mem_addr_bus_out[9]  ; START      ; 3.487 ; 3.487 ; Rise       ; START           ;
;  mem_addr_bus_out[10] ; START      ; 3.568 ; 3.568 ; Rise       ; START           ;
;  mem_addr_bus_out[11] ; START      ; 3.434 ; 3.434 ; Rise       ; START           ;
; mem_data_bus_out[*]   ; START      ; 3.231 ; 3.231 ; Rise       ; START           ;
;  mem_data_bus_out[0]  ; START      ; 3.530 ; 3.530 ; Rise       ; START           ;
;  mem_data_bus_out[1]  ; START      ; 3.405 ; 3.405 ; Rise       ; START           ;
;  mem_data_bus_out[2]  ; START      ; 3.305 ; 3.305 ; Rise       ; START           ;
;  mem_data_bus_out[3]  ; START      ; 3.436 ; 3.436 ; Rise       ; START           ;
;  mem_data_bus_out[4]  ; START      ; 3.523 ; 3.523 ; Rise       ; START           ;
;  mem_data_bus_out[5]  ; START      ; 3.453 ; 3.453 ; Rise       ; START           ;
;  mem_data_bus_out[6]  ; START      ; 3.349 ; 3.349 ; Rise       ; START           ;
;  mem_data_bus_out[7]  ; START      ; 3.415 ; 3.415 ; Rise       ; START           ;
;  mem_data_bus_out[8]  ; START      ; 3.535 ; 3.535 ; Rise       ; START           ;
;  mem_data_bus_out[9]  ; START      ; 3.520 ; 3.520 ; Rise       ; START           ;
;  mem_data_bus_out[10] ; START      ; 3.505 ; 3.505 ; Rise       ; START           ;
;  mem_data_bus_out[11] ; START      ; 3.231 ; 3.231 ; Rise       ; START           ;
; mem_addr_bus_out[*]   ; clk_in     ; 3.047 ; 3.047 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in     ; 4.097 ; 4.097 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in     ; 4.048 ; 4.048 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in     ; 4.820 ; 4.820 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in     ; 4.051 ; 4.051 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in     ; 4.114 ; 4.114 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in     ; 4.182 ; 4.182 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in     ; 3.233 ; 3.233 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in     ; 3.047 ; 3.047 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in     ; 3.212 ; 3.212 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in     ; 3.243 ; 3.243 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in     ; 3.146 ; 3.146 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in     ; 3.109 ; 3.109 ; Rise       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in     ; 2.852 ; 2.852 ; Rise       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in     ; 3.147 ; 3.147 ; Rise       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in     ; 3.078 ; 3.078 ; Rise       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in     ; 2.927 ; 2.927 ; Rise       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in     ; 3.056 ; 3.056 ; Rise       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in     ; 3.145 ; 3.145 ; Rise       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in     ; 2.980 ; 2.980 ; Rise       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in     ; 2.876 ; 2.876 ; Rise       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in     ; 2.940 ; 2.940 ; Rise       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in     ; 3.069 ; 3.069 ; Rise       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in     ; 3.052 ; 3.052 ; Rise       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in     ; 3.035 ; 3.035 ; Rise       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in     ; 2.852 ; 2.852 ; Rise       ; clk_in          ;
; mem_addr_bus_out[*]   ; clk_in     ; 3.047 ; 3.047 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in     ; 4.097 ; 4.097 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in     ; 4.048 ; 4.048 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in     ; 4.820 ; 4.820 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in     ; 4.051 ; 4.051 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in     ; 4.114 ; 4.114 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in     ; 4.182 ; 4.182 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in     ; 3.233 ; 3.233 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in     ; 3.047 ; 3.047 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in     ; 3.212 ; 3.212 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in     ; 3.243 ; 3.243 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in     ; 3.146 ; 3.146 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in     ; 3.109 ; 3.109 ; Fall       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in     ; 2.852 ; 2.852 ; Fall       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in     ; 3.147 ; 3.147 ; Fall       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in     ; 3.078 ; 3.078 ; Fall       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in     ; 2.927 ; 2.927 ; Fall       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in     ; 3.056 ; 3.056 ; Fall       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in     ; 3.145 ; 3.145 ; Fall       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in     ; 2.980 ; 2.980 ; Fall       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in     ; 2.876 ; 2.876 ; Fall       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in     ; 2.940 ; 2.940 ; Fall       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in     ; 3.069 ; 3.069 ; Fall       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in     ; 3.052 ; 3.052 ; Fall       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in     ; 3.035 ; 3.035 ; Fall       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in     ; 2.852 ; 2.852 ; Fall       ; clk_in          ;
+-----------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Propagation Delay                                                              ;
+---------------------+----------------------+--------+--------+--------+--------+
; Input Port          ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+---------------------+----------------------+--------+--------+--------+--------+
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 7.268  ; 7.268  ; 7.268  ; 7.268  ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 7.219  ; 7.219  ; 7.219  ; 7.219  ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 7.991  ; 7.991  ; 7.991  ; 7.991  ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 7.625  ; 7.625  ; 7.625  ; 7.625  ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 7.302  ; 7.302  ; 7.302  ; 7.302  ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 8.413  ; 8.413  ; 8.413  ; 8.413  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 7.709  ; 7.709  ; 7.709  ; 7.709  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 5.596  ;        ;        ; 5.596  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 5.510  ;        ;        ; 5.510  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 5.638  ;        ;        ; 5.638  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 6.038  ; 6.038  ; 6.038  ; 6.038  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 5.764  ;        ;        ; 5.764  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 5.533  ;        ;        ; 5.533  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 5.638  ;        ;        ; 5.638  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 6.457  ; 6.457  ; 6.457  ; 6.457  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 5.643  ;        ;        ; 5.643  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 5.730  ;        ;        ; 5.730  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 5.463  ;        ;        ; 5.463  ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 7.641  ; 7.641  ; 7.641  ; 7.641  ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 7.592  ; 7.592  ; 7.592  ; 7.592  ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 8.364  ; 8.364  ; 8.364  ; 8.364  ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 7.998  ; 7.998  ; 7.998  ; 7.998  ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 7.675  ; 7.675  ; 7.675  ; 7.675  ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 8.786  ; 8.786  ; 8.786  ; 8.786  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 8.082  ; 8.082  ; 8.082  ; 8.082  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 5.969  ;        ;        ; 5.969  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 5.883  ;        ;        ; 5.883  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 6.011  ;        ;        ; 6.011  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 6.411  ; 6.411  ; 6.411  ; 6.411  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 6.137  ;        ;        ; 6.137  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 5.906  ;        ;        ; 5.906  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 6.011  ;        ;        ; 6.011  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 6.830  ; 6.830  ; 6.830  ; 6.830  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 6.016  ;        ;        ; 6.016  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 6.103  ;        ;        ; 6.103  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 5.836  ;        ;        ; 5.836  ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 7.488  ; 7.488  ; 7.488  ; 7.488  ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 7.439  ; 7.439  ; 7.439  ; 7.439  ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 8.211  ; 8.211  ; 8.211  ; 8.211  ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 7.845  ; 7.845  ; 7.845  ; 7.845  ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 7.522  ; 7.522  ; 7.522  ; 7.522  ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 8.633  ; 8.633  ; 8.633  ; 8.633  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 7.929  ; 7.929  ; 7.929  ; 7.929  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 5.816  ;        ;        ; 5.816  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 5.730  ;        ;        ; 5.730  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 5.858  ;        ;        ; 5.858  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 6.258  ; 6.258  ; 6.258  ; 6.258  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 5.984  ;        ;        ; 5.984  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 5.753  ;        ;        ; 5.753  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 5.858  ;        ;        ; 5.858  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 6.677  ; 6.677  ; 6.677  ; 6.677  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 5.863  ;        ;        ; 5.863  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 5.950  ;        ;        ; 5.950  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 5.683  ;        ;        ; 5.683  ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 5.310  ; 5.310  ; 5.310  ; 5.310  ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 5.261  ; 5.261  ; 5.261  ; 5.261  ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 6.033  ; 6.033  ; 6.033  ; 6.033  ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 5.667  ; 5.667  ; 5.667  ; 5.667  ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 5.344  ; 5.344  ; 5.344  ; 5.344  ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 6.455  ; 6.455  ; 6.455  ; 6.455  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 5.751  ; 5.751  ; 5.751  ; 5.751  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 3.638  ;        ;        ; 3.638  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 3.552  ;        ;        ; 3.552  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 3.680  ;        ;        ; 3.680  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 4.080  ; 4.080  ; 4.080  ; 4.080  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 3.806  ;        ;        ; 3.806  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 3.575  ;        ;        ; 3.575  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 3.680  ;        ;        ; 3.680  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 4.499  ; 4.499  ; 4.499  ; 4.499  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 3.685  ;        ;        ; 3.685  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 3.772  ;        ;        ; 3.772  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 3.505  ;        ;        ; 3.505  ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 5.233  ; 5.233  ; 5.233  ; 5.233  ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 5.184  ; 5.184  ; 5.184  ; 5.184  ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 5.956  ; 5.956  ; 5.956  ; 5.956  ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 5.590  ; 5.590  ; 5.590  ; 5.590  ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 5.267  ; 5.267  ; 5.267  ; 5.267  ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 6.378  ; 6.378  ; 6.378  ; 6.378  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 5.674  ; 5.674  ; 5.674  ; 5.674  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 3.561  ;        ;        ; 3.561  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 3.475  ;        ;        ; 3.475  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 3.603  ;        ;        ; 3.603  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 4.003  ; 4.003  ; 4.003  ; 4.003  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 3.729  ;        ;        ; 3.729  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 3.498  ;        ;        ; 3.498  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 3.603  ;        ;        ; 3.603  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 4.422  ; 4.422  ; 4.422  ; 4.422  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 3.608  ;        ;        ; 3.608  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 3.695  ;        ;        ; 3.695  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 3.428  ;        ;        ; 3.428  ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 5.185  ; 5.185  ; 5.185  ; 5.185  ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 5.136  ; 5.136  ; 5.136  ; 5.136  ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 5.908  ; 5.908  ; 5.908  ; 5.908  ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 5.542  ; 5.542  ; 5.542  ; 5.542  ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 5.219  ; 5.219  ; 5.219  ; 5.219  ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 6.330  ; 6.330  ; 6.330  ; 6.330  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 5.626  ; 5.626  ; 5.626  ; 5.626  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 3.513  ;        ;        ; 3.513  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 3.427  ;        ;        ; 3.427  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 3.555  ;        ;        ; 3.555  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 3.955  ; 3.955  ; 3.955  ; 3.955  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 3.681  ;        ;        ; 3.681  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 3.450  ;        ;        ; 3.450  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 3.555  ;        ;        ; 3.555  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 4.374  ; 4.374  ; 4.374  ; 4.374  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 3.560  ;        ;        ; 3.560  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 3.647  ;        ;        ; 3.647  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 3.380  ;        ;        ; 3.380  ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 5.263  ; 5.263  ; 5.263  ; 5.263  ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 5.214  ; 5.214  ; 5.214  ; 5.214  ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 5.986  ; 5.986  ; 5.986  ; 5.986  ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 5.620  ; 5.620  ; 5.620  ; 5.620  ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 5.297  ; 5.297  ; 5.297  ; 5.297  ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 6.408  ; 6.408  ; 6.408  ; 6.408  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 5.704  ; 5.704  ; 5.704  ; 5.704  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 3.591  ;        ;        ; 3.591  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 3.505  ;        ;        ; 3.505  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 3.633  ;        ;        ; 3.633  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 4.033  ; 4.033  ; 4.033  ; 4.033  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 3.759  ;        ;        ; 3.759  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 3.528  ;        ;        ; 3.528  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 3.633  ;        ;        ; 3.633  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 4.452  ; 4.452  ; 4.452  ; 4.452  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 3.638  ;        ;        ; 3.638  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 3.725  ;        ;        ; 3.725  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 3.458  ;        ;        ; 3.458  ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 7.379  ; 7.379  ; 7.379  ; 7.379  ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 7.330  ; 7.330  ; 7.330  ; 7.330  ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 8.102  ; 8.102  ; 8.102  ; 8.102  ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 7.736  ; 7.736  ; 7.736  ; 7.736  ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 7.413  ; 7.413  ; 7.413  ; 7.413  ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 8.524  ; 8.524  ; 8.524  ; 8.524  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 7.820  ; 7.820  ; 7.820  ; 7.820  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 5.707  ;        ;        ; 5.707  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 5.621  ;        ;        ; 5.621  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 5.749  ;        ;        ; 5.749  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 6.149  ; 6.149  ; 6.149  ; 6.149  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 5.875  ;        ;        ; 5.875  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 5.644  ;        ;        ; 5.644  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 5.749  ;        ;        ; 5.749  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 6.568  ; 6.568  ; 6.568  ; 6.568  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 5.754  ;        ;        ; 5.754  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 5.841  ;        ;        ; 5.841  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 5.574  ;        ;        ; 5.574  ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 7.635  ; 7.635  ; 7.635  ; 7.635  ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 7.586  ; 7.586  ; 7.586  ; 7.586  ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 8.358  ; 8.358  ; 8.358  ; 8.358  ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 7.992  ; 7.992  ; 7.992  ; 7.992  ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 7.669  ; 7.669  ; 7.669  ; 7.669  ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 8.780  ; 8.780  ; 8.780  ; 8.780  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 8.076  ; 8.076  ; 8.076  ; 8.076  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 5.963  ;        ;        ; 5.963  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 5.877  ;        ;        ; 5.877  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 6.005  ;        ;        ; 6.005  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 6.405  ; 6.405  ; 6.405  ; 6.405  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 6.131  ;        ;        ; 6.131  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 5.900  ;        ;        ; 5.900  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 6.005  ;        ;        ; 6.005  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 6.824  ; 6.824  ; 6.824  ; 6.824  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 6.010  ;        ;        ; 6.010  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 6.097  ;        ;        ; 6.097  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 5.830  ;        ;        ; 5.830  ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 7.427  ; 7.427  ; 7.427  ; 7.427  ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 7.378  ; 7.378  ; 7.378  ; 7.378  ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 8.150  ; 8.150  ; 8.150  ; 8.150  ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 7.784  ; 7.784  ; 7.784  ; 7.784  ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 7.461  ; 7.461  ; 7.461  ; 7.461  ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 8.572  ; 8.572  ; 8.572  ; 8.572  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 7.868  ; 7.868  ; 7.868  ; 7.868  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 5.755  ;        ;        ; 5.755  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 5.669  ;        ;        ; 5.669  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 5.797  ;        ;        ; 5.797  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 6.197  ; 6.197  ; 6.197  ; 6.197  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 5.923  ;        ;        ; 5.923  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 5.692  ;        ;        ; 5.692  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 5.797  ;        ;        ; 5.797  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 6.616  ; 6.616  ; 6.616  ; 6.616  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 5.802  ;        ;        ; 5.802  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 5.889  ;        ;        ; 5.889  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 5.622  ;        ;        ; 5.622  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 7.656  ; 7.656  ; 7.656  ; 7.656  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 7.607  ; 7.607  ; 7.607  ; 7.607  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 8.379  ; 8.379  ; 8.379  ; 8.379  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 8.013  ; 8.013  ; 8.013  ; 8.013  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 7.690  ; 7.690  ; 7.690  ; 7.690  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 8.801  ; 8.801  ; 8.801  ; 8.801  ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 8.097  ; 8.097  ; 8.097  ; 8.097  ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 5.984  ;        ;        ; 5.984  ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 5.898  ;        ;        ; 5.898  ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 6.026  ;        ;        ; 6.026  ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 6.426  ; 6.426  ; 6.426  ; 6.426  ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 6.152  ;        ;        ; 6.152  ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 5.921  ;        ;        ; 5.921  ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 6.026  ;        ;        ; 6.026  ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 6.845  ; 6.845  ; 6.845  ; 6.845  ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 6.031  ;        ;        ; 6.031  ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 6.118  ;        ;        ; 6.118  ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 5.851  ;        ;        ; 5.851  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 7.529  ; 7.529  ; 7.529  ; 7.529  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 7.480  ; 7.480  ; 7.480  ; 7.480  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 8.252  ; 8.252  ; 8.252  ; 8.252  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 7.886  ; 7.886  ; 7.886  ; 7.886  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 7.563  ; 7.563  ; 7.563  ; 7.563  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 8.674  ; 8.674  ; 8.674  ; 8.674  ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 7.970  ; 7.970  ; 7.970  ; 7.970  ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 5.857  ;        ;        ; 5.857  ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 5.771  ;        ;        ; 5.771  ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 5.899  ;        ;        ; 5.899  ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 6.299  ; 6.299  ; 6.299  ; 6.299  ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 6.025  ;        ;        ; 6.025  ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 5.794  ;        ;        ; 5.794  ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 5.899  ;        ;        ; 5.899  ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 6.718  ; 6.718  ; 6.718  ; 6.718  ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 5.904  ;        ;        ; 5.904  ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 5.991  ;        ;        ; 5.991  ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 5.724  ;        ;        ; 5.724  ;
; not_reset           ; mem_addr_bus_out[0]  ; 10.537 ; 10.537 ; 10.537 ; 10.537 ;
; not_reset           ; mem_addr_bus_out[1]  ; 10.488 ; 10.488 ; 10.488 ; 10.488 ;
; not_reset           ; mem_addr_bus_out[2]  ; 11.260 ; 11.260 ; 11.260 ; 11.260 ;
; not_reset           ; mem_addr_bus_out[3]  ; 10.894 ; 10.894 ; 10.894 ; 10.894 ;
; not_reset           ; mem_addr_bus_out[4]  ; 10.571 ; 10.571 ; 10.571 ; 10.571 ;
; not_reset           ; mem_addr_bus_out[5]  ; 11.682 ; 11.682 ; 11.682 ; 11.682 ;
; not_reset           ; mem_data_bus_out[0]  ; 10.978 ; 10.978 ; 10.978 ; 10.978 ;
; not_reset           ; mem_data_bus_out[1]  ; 8.865  ; 8.865  ; 8.865  ; 8.865  ;
; not_reset           ; mem_data_bus_out[2]  ; 8.779  ; 8.779  ; 8.779  ; 8.779  ;
; not_reset           ; mem_data_bus_out[3]  ; 8.907  ; 8.907  ; 8.907  ; 8.907  ;
; not_reset           ; mem_data_bus_out[4]  ; 9.307  ; 9.307  ; 9.307  ; 9.307  ;
; not_reset           ; mem_data_bus_out[5]  ; 9.033  ; 9.033  ; 9.033  ; 9.033  ;
; not_reset           ; mem_data_bus_out[6]  ; 8.802  ; 8.802  ; 8.802  ; 8.802  ;
; not_reset           ; mem_data_bus_out[7]  ; 8.907  ; 8.907  ; 8.907  ; 8.907  ;
; not_reset           ; mem_data_bus_out[8]  ; 9.726  ; 9.726  ; 9.726  ; 9.726  ;
; not_reset           ; mem_data_bus_out[9]  ; 8.912  ; 8.912  ; 8.912  ; 8.912  ;
; not_reset           ; mem_data_bus_out[10] ; 8.999  ; 8.999  ; 8.999  ; 8.999  ;
; not_reset           ; mem_data_bus_out[11] ; 8.732  ; 8.732  ; 8.732  ; 8.732  ;
+---------------------+----------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------------+
; Minimum Propagation Delay                                                  ;
+---------------------+----------------------+-------+-------+-------+-------+
; Input Port          ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+---------------------+----------------------+-------+-------+-------+-------+
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 6.727 ; 6.727 ; 6.727 ; 6.727 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 6.678 ; 6.678 ; 6.678 ; 6.678 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 7.450 ; 7.450 ; 7.450 ; 7.450 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 6.203 ; 7.084 ; 7.084 ; 6.203 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 6.266 ; 6.761 ; 6.761 ; 6.266 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 7.175 ; 7.175 ; 7.175 ; 7.175 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 7.709 ; 7.709 ; 7.709 ; 7.709 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 5.596 ;       ;       ; 5.596 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 5.510 ;       ;       ; 5.510 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 5.638 ;       ;       ; 5.638 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 6.038 ; 6.038 ; 6.038 ; 6.038 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 5.764 ;       ;       ; 5.764 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 5.533 ;       ;       ; 5.533 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 5.638 ;       ;       ; 5.638 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 6.457 ; 6.457 ; 6.457 ; 6.457 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 5.643 ;       ;       ; 5.643 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 5.730 ;       ;       ; 5.730 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 5.463 ;       ;       ; 5.463 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 7.100 ; 7.100 ; 7.100 ; 7.100 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 7.051 ; 7.051 ; 7.051 ; 7.051 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 7.823 ; 7.823 ; 7.823 ; 7.823 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 6.576 ; 7.457 ; 7.457 ; 6.576 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 6.639 ; 7.134 ; 7.134 ; 6.639 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 7.548 ; 7.548 ; 7.548 ; 7.548 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 8.082 ; 8.082 ; 8.082 ; 8.082 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 5.969 ;       ;       ; 5.969 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 5.883 ;       ;       ; 5.883 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 6.011 ;       ;       ; 6.011 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 6.411 ; 6.411 ; 6.411 ; 6.411 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 6.137 ;       ;       ; 6.137 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 5.906 ;       ;       ; 5.906 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 6.011 ;       ;       ; 6.011 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 6.830 ; 6.830 ; 6.830 ; 6.830 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 6.016 ;       ;       ; 6.016 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 6.103 ;       ;       ; 6.103 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 5.836 ;       ;       ; 5.836 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 6.947 ; 6.947 ; 6.947 ; 6.947 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 6.898 ; 6.898 ; 6.898 ; 6.898 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 7.670 ; 7.670 ; 7.670 ; 7.670 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 6.423 ; 7.304 ; 7.304 ; 6.423 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 6.486 ; 6.981 ; 6.981 ; 6.486 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 7.395 ; 7.395 ; 7.395 ; 7.395 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 7.929 ; 7.929 ; 7.929 ; 7.929 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 5.816 ;       ;       ; 5.816 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 5.730 ;       ;       ; 5.730 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 5.858 ;       ;       ; 5.858 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 6.258 ; 6.258 ; 6.258 ; 6.258 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 5.984 ;       ;       ; 5.984 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 5.753 ;       ;       ; 5.753 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 5.858 ;       ;       ; 5.858 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 6.677 ; 6.677 ; 6.677 ; 6.677 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 5.863 ;       ;       ; 5.863 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 5.950 ;       ;       ; 5.950 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 5.683 ;       ;       ; 5.683 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 4.769 ; 4.769 ; 4.769 ; 4.769 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 4.720 ; 4.720 ; 4.720 ; 4.720 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 5.492 ; 5.492 ; 5.492 ; 5.492 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 4.245 ; 5.126 ; 5.126 ; 4.245 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 4.308 ; 4.803 ; 4.803 ; 4.308 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 5.217 ; 5.217 ; 5.217 ; 5.217 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 5.751 ; 5.751 ; 5.751 ; 5.751 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 3.638 ;       ;       ; 3.638 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 3.552 ;       ;       ; 3.552 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 3.680 ;       ;       ; 3.680 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 4.080 ; 4.080 ; 4.080 ; 4.080 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 3.806 ;       ;       ; 3.806 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 3.575 ;       ;       ; 3.575 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 3.680 ;       ;       ; 3.680 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 4.499 ; 4.499 ; 4.499 ; 4.499 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 3.685 ;       ;       ; 3.685 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 3.772 ;       ;       ; 3.772 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 3.505 ;       ;       ; 3.505 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 4.692 ; 4.692 ; 4.692 ; 4.692 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 4.643 ; 4.643 ; 4.643 ; 4.643 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 4.168 ; 5.049 ; 5.049 ; 4.168 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 4.231 ; 4.726 ; 4.726 ; 4.231 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 5.140 ; 5.140 ; 5.140 ; 5.140 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 5.674 ; 5.674 ; 5.674 ; 5.674 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 3.561 ;       ;       ; 3.561 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 3.475 ;       ;       ; 3.475 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 3.603 ;       ;       ; 3.603 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 4.003 ; 4.003 ; 4.003 ; 4.003 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 3.729 ;       ;       ; 3.729 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 3.498 ;       ;       ; 3.498 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 3.603 ;       ;       ; 3.603 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 4.422 ; 4.422 ; 4.422 ; 4.422 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 3.608 ;       ;       ; 3.608 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 3.695 ;       ;       ; 3.695 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 3.428 ;       ;       ; 3.428 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 4.644 ; 4.644 ; 4.644 ; 4.644 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 4.595 ; 4.595 ; 4.595 ; 4.595 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 5.367 ; 5.367 ; 5.367 ; 5.367 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 4.120 ; 5.001 ; 5.001 ; 4.120 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 4.183 ; 4.678 ; 4.678 ; 4.183 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 5.092 ; 5.092 ; 5.092 ; 5.092 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 5.626 ; 5.626 ; 5.626 ; 5.626 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 3.513 ;       ;       ; 3.513 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 3.427 ;       ;       ; 3.427 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 3.555 ;       ;       ; 3.555 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 3.955 ; 3.955 ; 3.955 ; 3.955 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 3.681 ;       ;       ; 3.681 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 3.450 ;       ;       ; 3.450 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 3.555 ;       ;       ; 3.555 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 4.374 ; 4.374 ; 4.374 ; 4.374 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 3.560 ;       ;       ; 3.560 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 3.647 ;       ;       ; 3.647 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 3.380 ;       ;       ; 3.380 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 4.722 ; 4.722 ; 4.722 ; 4.722 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 4.673 ; 4.673 ; 4.673 ; 4.673 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 5.445 ; 5.445 ; 5.445 ; 5.445 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 4.198 ; 5.079 ; 5.079 ; 4.198 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 4.261 ; 4.756 ; 4.756 ; 4.261 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 5.170 ; 5.170 ; 5.170 ; 5.170 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 5.704 ; 5.704 ; 5.704 ; 5.704 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 3.591 ;       ;       ; 3.591 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 3.505 ;       ;       ; 3.505 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 3.633 ;       ;       ; 3.633 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 4.033 ; 4.033 ; 4.033 ; 4.033 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 3.759 ;       ;       ; 3.759 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 3.528 ;       ;       ; 3.528 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 3.633 ;       ;       ; 3.633 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 4.452 ; 4.452 ; 4.452 ; 4.452 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 3.638 ;       ;       ; 3.638 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 3.725 ;       ;       ; 3.725 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 3.458 ;       ;       ; 3.458 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 6.838 ; 6.838 ; 6.838 ; 6.838 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 6.789 ; 6.789 ; 6.789 ; 6.789 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 7.561 ; 7.561 ; 7.561 ; 7.561 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 6.314 ; 7.195 ; 7.195 ; 6.314 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 6.377 ; 6.872 ; 6.872 ; 6.377 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 7.286 ; 7.286 ; 7.286 ; 7.286 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 7.820 ; 7.820 ; 7.820 ; 7.820 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 5.707 ;       ;       ; 5.707 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 5.621 ;       ;       ; 5.621 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 5.749 ;       ;       ; 5.749 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 6.149 ; 6.149 ; 6.149 ; 6.149 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 5.875 ;       ;       ; 5.875 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 5.644 ;       ;       ; 5.644 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 5.749 ;       ;       ; 5.749 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 6.568 ; 6.568 ; 6.568 ; 6.568 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 5.754 ;       ;       ; 5.754 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 5.841 ;       ;       ; 5.841 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 5.574 ;       ;       ; 5.574 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 7.094 ; 7.094 ; 7.094 ; 7.094 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 7.045 ; 7.045 ; 7.045 ; 7.045 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 7.817 ; 7.817 ; 7.817 ; 7.817 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 6.570 ; 7.451 ; 7.451 ; 6.570 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 6.633 ; 7.128 ; 7.128 ; 6.633 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 7.542 ; 7.542 ; 7.542 ; 7.542 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 8.076 ; 8.076 ; 8.076 ; 8.076 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 5.963 ;       ;       ; 5.963 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 5.877 ;       ;       ; 5.877 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 6.005 ;       ;       ; 6.005 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 6.405 ; 6.405 ; 6.405 ; 6.405 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 6.131 ;       ;       ; 6.131 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 5.900 ;       ;       ; 5.900 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 6.005 ;       ;       ; 6.005 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 6.824 ; 6.824 ; 6.824 ; 6.824 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 6.010 ;       ;       ; 6.010 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 6.097 ;       ;       ; 6.097 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 5.830 ;       ;       ; 5.830 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 6.886 ; 6.886 ; 6.886 ; 6.886 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 6.837 ; 6.837 ; 6.837 ; 6.837 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 7.609 ; 7.609 ; 7.609 ; 7.609 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 6.362 ; 7.243 ; 7.243 ; 6.362 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 6.425 ; 6.920 ; 6.920 ; 6.425 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 7.334 ; 7.334 ; 7.334 ; 7.334 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 7.868 ; 7.868 ; 7.868 ; 7.868 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 5.755 ;       ;       ; 5.755 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 5.669 ;       ;       ; 5.669 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 5.797 ;       ;       ; 5.797 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 6.197 ; 6.197 ; 6.197 ; 6.197 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 5.923 ;       ;       ; 5.923 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 5.692 ;       ;       ; 5.692 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 5.797 ;       ;       ; 5.797 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 6.616 ; 6.616 ; 6.616 ; 6.616 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 5.802 ;       ;       ; 5.802 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 5.889 ;       ;       ; 5.889 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 5.622 ;       ;       ; 5.622 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 7.115 ; 7.115 ; 7.115 ; 7.115 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 7.066 ; 7.066 ; 7.066 ; 7.066 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 7.838 ; 7.838 ; 7.838 ; 7.838 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 6.591 ; 7.472 ; 7.472 ; 6.591 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 6.654 ; 7.149 ; 7.149 ; 6.654 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 7.563 ; 7.563 ; 7.563 ; 7.563 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 8.097 ; 8.097 ; 8.097 ; 8.097 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 5.984 ;       ;       ; 5.984 ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 5.898 ;       ;       ; 5.898 ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 6.026 ;       ;       ; 6.026 ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 6.426 ; 6.426 ; 6.426 ; 6.426 ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 6.152 ;       ;       ; 6.152 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 5.921 ;       ;       ; 5.921 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 6.026 ;       ;       ; 6.026 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 6.845 ; 6.845 ; 6.845 ; 6.845 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 6.031 ;       ;       ; 6.031 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 6.118 ;       ;       ; 6.118 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 5.851 ;       ;       ; 5.851 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 6.988 ; 6.988 ; 6.988 ; 6.988 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 6.939 ; 6.939 ; 6.939 ; 6.939 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 7.711 ; 7.711 ; 7.711 ; 7.711 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 6.464 ; 7.345 ; 7.345 ; 6.464 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 6.527 ; 7.022 ; 7.022 ; 6.527 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 7.436 ; 7.436 ; 7.436 ; 7.436 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 7.970 ; 7.970 ; 7.970 ; 7.970 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 5.857 ;       ;       ; 5.857 ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 5.771 ;       ;       ; 5.771 ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 5.899 ;       ;       ; 5.899 ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 6.299 ; 6.299 ; 6.299 ; 6.299 ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 6.025 ;       ;       ; 6.025 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 5.794 ;       ;       ; 5.794 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 5.899 ;       ;       ; 5.899 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 6.718 ; 6.718 ; 6.718 ; 6.718 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 5.904 ;       ;       ; 5.904 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 5.991 ;       ;       ; 5.991 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 5.724 ;       ;       ; 5.724 ;
; not_reset           ; mem_addr_bus_out[0]  ; 5.541 ; 6.816 ; 6.816 ; 5.541 ;
; not_reset           ; mem_addr_bus_out[1]  ; 5.498 ; 6.767 ; 6.767 ; 5.498 ;
; not_reset           ; mem_addr_bus_out[2]  ; 5.988 ; 7.539 ; 7.539 ; 5.988 ;
; not_reset           ; mem_addr_bus_out[3]  ; 5.803 ; 7.087 ; 7.087 ; 5.803 ;
; not_reset           ; mem_addr_bus_out[4]  ; 5.561 ; 6.850 ; 6.850 ; 5.561 ;
; not_reset           ; mem_addr_bus_out[5]  ; 5.926 ; 7.264 ; 7.264 ; 5.926 ;
; not_reset           ; mem_data_bus_out[0]  ; 7.798 ; 7.798 ; 7.798 ; 7.798 ;
; not_reset           ; mem_data_bus_out[1]  ; 5.685 ; 6.480 ; 6.480 ; 5.685 ;
; not_reset           ; mem_data_bus_out[2]  ; 5.599 ; 6.394 ; 6.394 ; 5.599 ;
; not_reset           ; mem_data_bus_out[3]  ; 5.727 ; 6.522 ; 6.522 ; 5.727 ;
; not_reset           ; mem_data_bus_out[4]  ; 6.127 ; 6.127 ; 6.127 ; 6.127 ;
; not_reset           ; mem_data_bus_out[5]  ; 5.853 ; 6.648 ; 6.648 ; 5.853 ;
; not_reset           ; mem_data_bus_out[6]  ; 5.622 ; 6.417 ; 6.417 ; 5.622 ;
; not_reset           ; mem_data_bus_out[7]  ; 5.727 ; 6.522 ; 6.522 ; 5.727 ;
; not_reset           ; mem_data_bus_out[8]  ; 6.546 ; 6.546 ; 6.546 ; 6.546 ;
; not_reset           ; mem_data_bus_out[9]  ; 5.732 ; 6.527 ; 6.527 ; 5.732 ;
; not_reset           ; mem_data_bus_out[10] ; 5.819 ; 6.614 ; 6.614 ; 5.819 ;
; not_reset           ; mem_data_bus_out[11] ; 5.552 ; 6.347 ; 6.347 ; 5.552 ;
+---------------------+----------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+--------+-------+----------+----------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal  ; Minimum Pulse Width ;
+------------------+--------+-------+----------+----------+---------------------+
; Worst-case Slack ; -1.755 ; 0.220 ; -27.608  ; -16.288  ; -14.202             ;
;  START           ; -1.755 ; 0.220 ; N/A      ; N/A      ; -1.469              ;
;  clk_in          ; N/A    ; N/A   ; -27.608  ; -16.288  ; -14.202             ;
; Design-wide TNS  ; -1.755 ; 0.0   ; -343.948 ; -193.005 ; -7009.198           ;
;  START           ; -1.755 ; 0.000 ; N/A      ; N/A      ; -1.469              ;
;  clk_in          ; N/A    ; N/A   ; -343.948 ; -193.005 ; -7007.729           ;
+------------------+--------+-------+----------+----------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; START     ; START      ; 1.940 ; 1.940 ; Rise       ; START           ;
; not_reset ; START      ; 7.264 ; 7.264 ; Rise       ; START           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; START     ; START      ; -0.220 ; -0.220 ; Rise       ; START           ;
; not_reset ; START      ; -2.846 ; -2.846 ; Rise       ; START           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; mem_addr_bus_out[*]   ; START      ; 26.897 ; 26.897 ; Rise       ; START           ;
;  mem_addr_bus_out[0]  ; START      ; 23.664 ; 23.664 ; Rise       ; START           ;
;  mem_addr_bus_out[1]  ; START      ; 23.518 ; 23.518 ; Rise       ; START           ;
;  mem_addr_bus_out[2]  ; START      ; 25.614 ; 25.614 ; Rise       ; START           ;
;  mem_addr_bus_out[3]  ; START      ; 24.562 ; 24.562 ; Rise       ; START           ;
;  mem_addr_bus_out[4]  ; START      ; 23.714 ; 23.714 ; Rise       ; START           ;
;  mem_addr_bus_out[5]  ; START      ; 26.897 ; 26.897 ; Rise       ; START           ;
;  mem_addr_bus_out[6]  ; START      ; 8.686  ; 8.686  ; Rise       ; START           ;
;  mem_addr_bus_out[7]  ; START      ; 8.173  ; 8.173  ; Rise       ; START           ;
;  mem_addr_bus_out[8]  ; START      ; 8.413  ; 8.413  ; Rise       ; START           ;
;  mem_addr_bus_out[9]  ; START      ; 8.382  ; 8.382  ; Rise       ; START           ;
;  mem_addr_bus_out[10] ; START      ; 8.701  ; 8.701  ; Rise       ; START           ;
;  mem_addr_bus_out[11] ; START      ; 8.100  ; 8.100  ; Rise       ; START           ;
; mem_data_bus_out[*]   ; START      ; 24.730 ; 24.730 ; Rise       ; START           ;
;  mem_data_bus_out[0]  ; START      ; 24.730 ; 24.730 ; Rise       ; START           ;
;  mem_data_bus_out[1]  ; START      ; 18.627 ; 18.627 ; Rise       ; START           ;
;  mem_data_bus_out[2]  ; START      ; 18.348 ; 18.348 ; Rise       ; START           ;
;  mem_data_bus_out[3]  ; START      ; 18.675 ; 18.675 ; Rise       ; START           ;
;  mem_data_bus_out[4]  ; START      ; 19.940 ; 19.940 ; Rise       ; START           ;
;  mem_data_bus_out[5]  ; START      ; 19.059 ; 19.059 ; Rise       ; START           ;
;  mem_data_bus_out[6]  ; START      ; 18.373 ; 18.373 ; Rise       ; START           ;
;  mem_data_bus_out[7]  ; START      ; 18.663 ; 18.663 ; Rise       ; START           ;
;  mem_data_bus_out[8]  ; START      ; 21.166 ; 21.166 ; Rise       ; START           ;
;  mem_data_bus_out[9]  ; START      ; 18.840 ; 18.840 ; Rise       ; START           ;
;  mem_data_bus_out[10] ; START      ; 19.112 ; 19.112 ; Rise       ; START           ;
;  mem_data_bus_out[11] ; START      ; 18.178 ; 18.178 ; Rise       ; START           ;
; mem_addr_bus_out[*]   ; clk_in     ; 35.468 ; 35.468 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in     ; 32.235 ; 32.235 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in     ; 32.089 ; 32.089 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in     ; 34.185 ; 34.185 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in     ; 33.133 ; 33.133 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in     ; 32.285 ; 32.285 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in     ; 35.468 ; 35.468 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in     ; 24.649 ; 24.649 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in     ; 24.685 ; 24.685 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in     ; 24.632 ; 24.632 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in     ; 24.820 ; 24.820 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in     ; 24.511 ; 24.511 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in     ; 24.985 ; 24.985 ; Rise       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in     ; 33.301 ; 33.301 ; Rise       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in     ; 33.301 ; 33.301 ; Rise       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in     ; 27.198 ; 27.198 ; Rise       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in     ; 26.919 ; 26.919 ; Rise       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in     ; 27.246 ; 27.246 ; Rise       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in     ; 28.511 ; 28.511 ; Rise       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in     ; 27.630 ; 27.630 ; Rise       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in     ; 26.944 ; 26.944 ; Rise       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in     ; 27.234 ; 27.234 ; Rise       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in     ; 29.737 ; 29.737 ; Rise       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in     ; 27.411 ; 27.411 ; Rise       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in     ; 27.683 ; 27.683 ; Rise       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in     ; 26.749 ; 26.749 ; Rise       ; clk_in          ;
; mem_addr_bus_out[*]   ; clk_in     ; 34.036 ; 34.036 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in     ; 30.803 ; 30.803 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in     ; 30.657 ; 30.657 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in     ; 32.753 ; 32.753 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in     ; 31.701 ; 31.701 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in     ; 30.853 ; 30.853 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in     ; 34.036 ; 34.036 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in     ; 23.710 ; 23.710 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in     ; 23.171 ; 23.171 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in     ; 23.364 ; 23.364 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in     ; 23.965 ; 23.965 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in     ; 23.575 ; 23.575 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in     ; 23.467 ; 23.467 ; Fall       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in     ; 31.869 ; 31.869 ; Fall       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in     ; 31.869 ; 31.869 ; Fall       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in     ; 25.766 ; 25.766 ; Fall       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in     ; 25.487 ; 25.487 ; Fall       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in     ; 25.814 ; 25.814 ; Fall       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in     ; 27.079 ; 27.079 ; Fall       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in     ; 26.198 ; 26.198 ; Fall       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in     ; 25.512 ; 25.512 ; Fall       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in     ; 25.802 ; 25.802 ; Fall       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in     ; 28.305 ; 28.305 ; Fall       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in     ; 25.979 ; 25.979 ; Fall       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in     ; 26.251 ; 26.251 ; Fall       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in     ; 25.317 ; 25.317 ; Fall       ; clk_in          ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; mem_addr_bus_out[*]   ; START      ; 3.249 ; 3.249 ; Rise       ; START           ;
;  mem_addr_bus_out[0]  ; START      ; 3.312 ; 3.312 ; Rise       ; START           ;
;  mem_addr_bus_out[1]  ; START      ; 3.249 ; 3.249 ; Rise       ; START           ;
;  mem_addr_bus_out[2]  ; START      ; 3.717 ; 3.717 ; Rise       ; START           ;
;  mem_addr_bus_out[3]  ; START      ; 3.424 ; 3.424 ; Rise       ; START           ;
;  mem_addr_bus_out[4]  ; START      ; 3.320 ; 3.320 ; Rise       ; START           ;
;  mem_addr_bus_out[5]  ; START      ; 3.665 ; 3.665 ; Rise       ; START           ;
;  mem_addr_bus_out[6]  ; START      ; 3.655 ; 3.655 ; Rise       ; START           ;
;  mem_addr_bus_out[7]  ; START      ; 3.386 ; 3.386 ; Rise       ; START           ;
;  mem_addr_bus_out[8]  ; START      ; 3.547 ; 3.547 ; Rise       ; START           ;
;  mem_addr_bus_out[9]  ; START      ; 3.487 ; 3.487 ; Rise       ; START           ;
;  mem_addr_bus_out[10] ; START      ; 3.568 ; 3.568 ; Rise       ; START           ;
;  mem_addr_bus_out[11] ; START      ; 3.434 ; 3.434 ; Rise       ; START           ;
; mem_data_bus_out[*]   ; START      ; 3.231 ; 3.231 ; Rise       ; START           ;
;  mem_data_bus_out[0]  ; START      ; 3.530 ; 3.530 ; Rise       ; START           ;
;  mem_data_bus_out[1]  ; START      ; 3.405 ; 3.405 ; Rise       ; START           ;
;  mem_data_bus_out[2]  ; START      ; 3.305 ; 3.305 ; Rise       ; START           ;
;  mem_data_bus_out[3]  ; START      ; 3.436 ; 3.436 ; Rise       ; START           ;
;  mem_data_bus_out[4]  ; START      ; 3.523 ; 3.523 ; Rise       ; START           ;
;  mem_data_bus_out[5]  ; START      ; 3.453 ; 3.453 ; Rise       ; START           ;
;  mem_data_bus_out[6]  ; START      ; 3.349 ; 3.349 ; Rise       ; START           ;
;  mem_data_bus_out[7]  ; START      ; 3.415 ; 3.415 ; Rise       ; START           ;
;  mem_data_bus_out[8]  ; START      ; 3.535 ; 3.535 ; Rise       ; START           ;
;  mem_data_bus_out[9]  ; START      ; 3.520 ; 3.520 ; Rise       ; START           ;
;  mem_data_bus_out[10] ; START      ; 3.505 ; 3.505 ; Rise       ; START           ;
;  mem_data_bus_out[11] ; START      ; 3.231 ; 3.231 ; Rise       ; START           ;
; mem_addr_bus_out[*]   ; clk_in     ; 3.047 ; 3.047 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in     ; 4.097 ; 4.097 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in     ; 4.048 ; 4.048 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in     ; 4.820 ; 4.820 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in     ; 4.051 ; 4.051 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in     ; 4.114 ; 4.114 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in     ; 4.182 ; 4.182 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in     ; 3.233 ; 3.233 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in     ; 3.047 ; 3.047 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in     ; 3.212 ; 3.212 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in     ; 3.243 ; 3.243 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in     ; 3.146 ; 3.146 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in     ; 3.109 ; 3.109 ; Rise       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in     ; 2.852 ; 2.852 ; Rise       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in     ; 3.147 ; 3.147 ; Rise       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in     ; 3.078 ; 3.078 ; Rise       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in     ; 2.927 ; 2.927 ; Rise       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in     ; 3.056 ; 3.056 ; Rise       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in     ; 3.145 ; 3.145 ; Rise       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in     ; 2.980 ; 2.980 ; Rise       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in     ; 2.876 ; 2.876 ; Rise       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in     ; 2.940 ; 2.940 ; Rise       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in     ; 3.069 ; 3.069 ; Rise       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in     ; 3.052 ; 3.052 ; Rise       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in     ; 3.035 ; 3.035 ; Rise       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in     ; 2.852 ; 2.852 ; Rise       ; clk_in          ;
; mem_addr_bus_out[*]   ; clk_in     ; 3.047 ; 3.047 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in     ; 4.097 ; 4.097 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in     ; 4.048 ; 4.048 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in     ; 4.820 ; 4.820 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in     ; 4.051 ; 4.051 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in     ; 4.114 ; 4.114 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in     ; 4.182 ; 4.182 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in     ; 3.233 ; 3.233 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in     ; 3.047 ; 3.047 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in     ; 3.212 ; 3.212 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in     ; 3.243 ; 3.243 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in     ; 3.146 ; 3.146 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in     ; 3.109 ; 3.109 ; Fall       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in     ; 2.852 ; 2.852 ; Fall       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in     ; 3.147 ; 3.147 ; Fall       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in     ; 3.078 ; 3.078 ; Fall       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in     ; 2.927 ; 2.927 ; Fall       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in     ; 3.056 ; 3.056 ; Fall       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in     ; 3.145 ; 3.145 ; Fall       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in     ; 2.980 ; 2.980 ; Fall       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in     ; 2.876 ; 2.876 ; Fall       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in     ; 2.940 ; 2.940 ; Fall       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in     ; 3.069 ; 3.069 ; Fall       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in     ; 3.052 ; 3.052 ; Fall       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in     ; 3.035 ; 3.035 ; Fall       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in     ; 2.852 ; 2.852 ; Fall       ; clk_in          ;
+-----------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Progagation Delay                                                              ;
+---------------------+----------------------+--------+--------+--------+--------+
; Input Port          ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+---------------------+----------------------+--------+--------+--------+--------+
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 17.452 ; 17.452 ; 17.452 ; 17.452 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 17.306 ; 17.306 ; 17.306 ; 17.306 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 19.402 ; 19.402 ; 19.402 ; 19.402 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 18.350 ; 18.350 ; 18.350 ; 18.350 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 17.502 ; 17.502 ; 17.502 ; 17.502 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 20.685 ; 20.685 ; 20.685 ; 20.685 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 18.518 ; 18.518 ; 18.518 ; 18.518 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 12.415 ;        ;        ; 12.415 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 12.136 ;        ;        ; 12.136 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 12.463 ;        ;        ; 12.463 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 13.728 ; 13.728 ; 13.728 ; 13.728 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 12.847 ;        ;        ; 12.847 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 12.161 ;        ;        ; 12.161 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 12.451 ;        ;        ; 12.451 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 14.954 ; 14.954 ; 14.954 ; 14.954 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 12.628 ;        ;        ; 12.628 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 12.900 ;        ;        ; 12.900 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 11.966 ;        ;        ; 11.966 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 18.306 ; 18.306 ; 18.306 ; 18.306 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 18.160 ; 18.160 ; 18.160 ; 18.160 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 20.256 ; 20.256 ; 20.256 ; 20.256 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 19.204 ; 19.204 ; 19.204 ; 19.204 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 18.356 ; 18.356 ; 18.356 ; 18.356 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 21.539 ; 21.539 ; 21.539 ; 21.539 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 19.372 ; 19.372 ; 19.372 ; 19.372 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 13.269 ;        ;        ; 13.269 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 12.990 ;        ;        ; 12.990 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 13.317 ;        ;        ; 13.317 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 14.582 ; 14.582 ; 14.582 ; 14.582 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 13.701 ;        ;        ; 13.701 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 13.015 ;        ;        ; 13.015 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 13.305 ;        ;        ; 13.305 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 15.808 ; 15.808 ; 15.808 ; 15.808 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 13.482 ;        ;        ; 13.482 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 13.754 ;        ;        ; 13.754 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 12.820 ;        ;        ; 12.820 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 18.053 ; 18.053 ; 18.053 ; 18.053 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 17.907 ; 17.907 ; 17.907 ; 17.907 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 20.003 ; 20.003 ; 20.003 ; 20.003 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 18.951 ; 18.951 ; 18.951 ; 18.951 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 18.103 ; 18.103 ; 18.103 ; 18.103 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 21.286 ; 21.286 ; 21.286 ; 21.286 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 19.119 ; 19.119 ; 19.119 ; 19.119 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 13.016 ;        ;        ; 13.016 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 12.737 ;        ;        ; 12.737 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 13.064 ;        ;        ; 13.064 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 14.329 ; 14.329 ; 14.329 ; 14.329 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 13.448 ;        ;        ; 13.448 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 12.762 ;        ;        ; 12.762 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 13.052 ;        ;        ; 13.052 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 15.555 ; 15.555 ; 15.555 ; 15.555 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 13.229 ;        ;        ; 13.229 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 13.501 ;        ;        ; 13.501 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 12.567 ;        ;        ; 12.567 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 13.913 ; 13.913 ; 13.913 ; 13.913 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 13.767 ; 13.767 ; 13.767 ; 13.767 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 15.863 ; 15.863 ; 15.863 ; 15.863 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 14.811 ; 14.811 ; 14.811 ; 14.811 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 13.963 ; 13.963 ; 13.963 ; 13.963 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 17.146 ; 17.146 ; 17.146 ; 17.146 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 14.979 ; 14.979 ; 14.979 ; 14.979 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 8.876  ;        ;        ; 8.876  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 8.597  ;        ;        ; 8.597  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 8.924  ;        ;        ; 8.924  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 10.189 ; 10.189 ; 10.189 ; 10.189 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 9.308  ;        ;        ; 9.308  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 8.622  ;        ;        ; 8.622  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 8.912  ;        ;        ; 8.912  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 11.415 ; 11.415 ; 11.415 ; 11.415 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 9.089  ;        ;        ; 9.089  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 9.361  ;        ;        ; 9.361  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 8.427  ;        ;        ; 8.427  ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 13.780 ; 13.780 ; 13.780 ; 13.780 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 13.634 ; 13.634 ; 13.634 ; 13.634 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 15.730 ; 15.730 ; 15.730 ; 15.730 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 14.678 ; 14.678 ; 14.678 ; 14.678 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 13.830 ; 13.830 ; 13.830 ; 13.830 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 17.013 ; 17.013 ; 17.013 ; 17.013 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 14.846 ; 14.846 ; 14.846 ; 14.846 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 8.743  ;        ;        ; 8.743  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 8.464  ;        ;        ; 8.464  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 8.791  ;        ;        ; 8.791  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 10.056 ; 10.056 ; 10.056 ; 10.056 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 9.175  ;        ;        ; 9.175  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 8.489  ;        ;        ; 8.489  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 8.779  ;        ;        ; 8.779  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 11.282 ; 11.282 ; 11.282 ; 11.282 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 8.956  ;        ;        ; 8.956  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 9.228  ;        ;        ; 9.228  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 8.294  ;        ;        ; 8.294  ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 13.554 ; 13.554 ; 13.554 ; 13.554 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 13.408 ; 13.408 ; 13.408 ; 13.408 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 15.504 ; 15.504 ; 15.504 ; 15.504 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 14.452 ; 14.452 ; 14.452 ; 14.452 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 13.604 ; 13.604 ; 13.604 ; 13.604 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 16.787 ; 16.787 ; 16.787 ; 16.787 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 14.620 ; 14.620 ; 14.620 ; 14.620 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 8.517  ;        ;        ; 8.517  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 8.238  ;        ;        ; 8.238  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 8.565  ;        ;        ; 8.565  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 9.830  ; 9.830  ; 9.830  ; 9.830  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 8.949  ;        ;        ; 8.949  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 8.263  ;        ;        ; 8.263  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 8.553  ;        ;        ; 8.553  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 11.056 ; 11.056 ; 11.056 ; 11.056 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 8.730  ;        ;        ; 8.730  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 9.002  ;        ;        ; 9.002  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 8.068  ;        ;        ; 8.068  ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 13.823 ; 13.823 ; 13.823 ; 13.823 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 13.677 ; 13.677 ; 13.677 ; 13.677 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 15.773 ; 15.773 ; 15.773 ; 15.773 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 14.721 ; 14.721 ; 14.721 ; 14.721 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 13.873 ; 13.873 ; 13.873 ; 13.873 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 17.056 ; 17.056 ; 17.056 ; 17.056 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 14.889 ; 14.889 ; 14.889 ; 14.889 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 8.786  ;        ;        ; 8.786  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 8.507  ;        ;        ; 8.507  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 8.834  ;        ;        ; 8.834  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 10.099 ; 10.099 ; 10.099 ; 10.099 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 9.218  ;        ;        ; 9.218  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 8.532  ;        ;        ; 8.532  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 8.822  ;        ;        ; 8.822  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 11.325 ; 11.325 ; 11.325 ; 11.325 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 8.999  ;        ;        ; 8.999  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 9.271  ;        ;        ; 9.271  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 8.337  ;        ;        ; 8.337  ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 17.745 ; 17.745 ; 17.745 ; 17.745 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 17.599 ; 17.599 ; 17.599 ; 17.599 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 19.695 ; 19.695 ; 19.695 ; 19.695 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 18.643 ; 18.643 ; 18.643 ; 18.643 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 17.795 ; 17.795 ; 17.795 ; 17.795 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 20.978 ; 20.978 ; 20.978 ; 20.978 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 18.811 ; 18.811 ; 18.811 ; 18.811 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 12.708 ;        ;        ; 12.708 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 12.429 ;        ;        ; 12.429 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 12.756 ;        ;        ; 12.756 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 14.021 ; 14.021 ; 14.021 ; 14.021 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 13.140 ;        ;        ; 13.140 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 12.454 ;        ;        ; 12.454 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 12.744 ;        ;        ; 12.744 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 15.247 ; 15.247 ; 15.247 ; 15.247 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 12.921 ;        ;        ; 12.921 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 13.193 ;        ;        ; 13.193 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 12.259 ;        ;        ; 12.259 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 18.347 ; 18.347 ; 18.347 ; 18.347 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 18.201 ; 18.201 ; 18.201 ; 18.201 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 20.297 ; 20.297 ; 20.297 ; 20.297 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 19.245 ; 19.245 ; 19.245 ; 19.245 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 18.397 ; 18.397 ; 18.397 ; 18.397 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 21.580 ; 21.580 ; 21.580 ; 21.580 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 19.413 ; 19.413 ; 19.413 ; 19.413 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 13.310 ;        ;        ; 13.310 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 13.031 ;        ;        ; 13.031 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 13.358 ;        ;        ; 13.358 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 14.623 ; 14.623 ; 14.623 ; 14.623 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 13.742 ;        ;        ; 13.742 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 13.056 ;        ;        ; 13.056 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 13.346 ;        ;        ; 13.346 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 15.849 ; 15.849 ; 15.849 ; 15.849 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 13.523 ;        ;        ; 13.523 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 13.795 ;        ;        ; 13.795 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 12.861 ;        ;        ; 12.861 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 17.787 ; 17.787 ; 17.787 ; 17.787 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 17.641 ; 17.641 ; 17.641 ; 17.641 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 19.737 ; 19.737 ; 19.737 ; 19.737 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 18.685 ; 18.685 ; 18.685 ; 18.685 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 17.837 ; 17.837 ; 17.837 ; 17.837 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 21.020 ; 21.020 ; 21.020 ; 21.020 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 18.853 ; 18.853 ; 18.853 ; 18.853 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 12.750 ;        ;        ; 12.750 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 12.471 ;        ;        ; 12.471 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 12.798 ;        ;        ; 12.798 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 14.063 ; 14.063 ; 14.063 ; 14.063 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 13.182 ;        ;        ; 13.182 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 12.496 ;        ;        ; 12.496 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 12.786 ;        ;        ; 12.786 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 15.289 ; 15.289 ; 15.289 ; 15.289 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 12.963 ;        ;        ; 12.963 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 13.235 ;        ;        ; 13.235 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 12.301 ;        ;        ; 12.301 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 18.325 ; 18.325 ; 18.325 ; 18.325 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 18.179 ; 18.179 ; 18.179 ; 18.179 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 20.275 ; 20.275 ; 20.275 ; 20.275 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 19.223 ; 19.223 ; 19.223 ; 19.223 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 18.375 ; 18.375 ; 18.375 ; 18.375 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 21.558 ; 21.558 ; 21.558 ; 21.558 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 19.391 ; 19.391 ; 19.391 ; 19.391 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 13.288 ;        ;        ; 13.288 ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 13.009 ;        ;        ; 13.009 ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 13.336 ;        ;        ; 13.336 ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 14.601 ; 14.601 ; 14.601 ; 14.601 ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 13.720 ;        ;        ; 13.720 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 13.034 ;        ;        ; 13.034 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 13.324 ;        ;        ; 13.324 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 15.827 ; 15.827 ; 15.827 ; 15.827 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 13.501 ;        ;        ; 13.501 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 13.773 ;        ;        ; 13.773 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 12.839 ;        ;        ; 12.839 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 18.087 ; 18.087 ; 18.087 ; 18.087 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 17.941 ; 17.941 ; 17.941 ; 17.941 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 20.037 ; 20.037 ; 20.037 ; 20.037 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 18.985 ; 18.985 ; 18.985 ; 18.985 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 18.137 ; 18.137 ; 18.137 ; 18.137 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 21.320 ; 21.320 ; 21.320 ; 21.320 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 19.153 ; 19.153 ; 19.153 ; 19.153 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 13.050 ;        ;        ; 13.050 ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 12.771 ;        ;        ; 12.771 ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 13.098 ;        ;        ; 13.098 ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 14.363 ; 14.363 ; 14.363 ; 14.363 ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 13.482 ;        ;        ; 13.482 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 12.796 ;        ;        ; 12.796 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 13.086 ;        ;        ; 13.086 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 15.589 ; 15.589 ; 15.589 ; 15.589 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 13.263 ;        ;        ; 13.263 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 13.535 ;        ;        ; 13.535 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 12.601 ;        ;        ; 12.601 ;
; not_reset           ; mem_addr_bus_out[0]  ; 27.104 ; 27.104 ; 27.104 ; 27.104 ;
; not_reset           ; mem_addr_bus_out[1]  ; 26.958 ; 26.958 ; 26.958 ; 26.958 ;
; not_reset           ; mem_addr_bus_out[2]  ; 29.054 ; 29.054 ; 29.054 ; 29.054 ;
; not_reset           ; mem_addr_bus_out[3]  ; 28.002 ; 28.002 ; 28.002 ; 28.002 ;
; not_reset           ; mem_addr_bus_out[4]  ; 27.154 ; 27.154 ; 27.154 ; 27.154 ;
; not_reset           ; mem_addr_bus_out[5]  ; 30.337 ; 30.337 ; 30.337 ; 30.337 ;
; not_reset           ; mem_data_bus_out[0]  ; 28.170 ; 28.170 ; 28.170 ; 28.170 ;
; not_reset           ; mem_data_bus_out[1]  ; 22.067 ; 22.067 ; 22.067 ; 22.067 ;
; not_reset           ; mem_data_bus_out[2]  ; 21.788 ; 21.788 ; 21.788 ; 21.788 ;
; not_reset           ; mem_data_bus_out[3]  ; 22.115 ; 22.115 ; 22.115 ; 22.115 ;
; not_reset           ; mem_data_bus_out[4]  ; 23.380 ; 23.380 ; 23.380 ; 23.380 ;
; not_reset           ; mem_data_bus_out[5]  ; 22.499 ; 22.499 ; 22.499 ; 22.499 ;
; not_reset           ; mem_data_bus_out[6]  ; 21.813 ; 21.813 ; 21.813 ; 21.813 ;
; not_reset           ; mem_data_bus_out[7]  ; 22.103 ; 22.103 ; 22.103 ; 22.103 ;
; not_reset           ; mem_data_bus_out[8]  ; 24.606 ; 24.606 ; 24.606 ; 24.606 ;
; not_reset           ; mem_data_bus_out[9]  ; 22.280 ; 22.280 ; 22.280 ; 22.280 ;
; not_reset           ; mem_data_bus_out[10] ; 22.552 ; 22.552 ; 22.552 ; 22.552 ;
; not_reset           ; mem_data_bus_out[11] ; 21.618 ; 21.618 ; 21.618 ; 21.618 ;
+---------------------+----------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------------+
; Minimum Progagation Delay                                                  ;
+---------------------+----------------------+-------+-------+-------+-------+
; Input Port          ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+---------------------+----------------------+-------+-------+-------+-------+
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 6.727 ; 6.727 ; 6.727 ; 6.727 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 6.678 ; 6.678 ; 6.678 ; 6.678 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 7.450 ; 7.450 ; 7.450 ; 7.450 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 6.203 ; 7.084 ; 7.084 ; 6.203 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 6.266 ; 6.761 ; 6.761 ; 6.266 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 7.175 ; 7.175 ; 7.175 ; 7.175 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 7.709 ; 7.709 ; 7.709 ; 7.709 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 5.596 ;       ;       ; 5.596 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 5.510 ;       ;       ; 5.510 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 5.638 ;       ;       ; 5.638 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 6.038 ; 6.038 ; 6.038 ; 6.038 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 5.764 ;       ;       ; 5.764 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 5.533 ;       ;       ; 5.533 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 5.638 ;       ;       ; 5.638 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 6.457 ; 6.457 ; 6.457 ; 6.457 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 5.643 ;       ;       ; 5.643 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 5.730 ;       ;       ; 5.730 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 5.463 ;       ;       ; 5.463 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 7.100 ; 7.100 ; 7.100 ; 7.100 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 7.051 ; 7.051 ; 7.051 ; 7.051 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 7.823 ; 7.823 ; 7.823 ; 7.823 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 6.576 ; 7.457 ; 7.457 ; 6.576 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 6.639 ; 7.134 ; 7.134 ; 6.639 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 7.548 ; 7.548 ; 7.548 ; 7.548 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 8.082 ; 8.082 ; 8.082 ; 8.082 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 5.969 ;       ;       ; 5.969 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 5.883 ;       ;       ; 5.883 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 6.011 ;       ;       ; 6.011 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 6.411 ; 6.411 ; 6.411 ; 6.411 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 6.137 ;       ;       ; 6.137 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 5.906 ;       ;       ; 5.906 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 6.011 ;       ;       ; 6.011 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 6.830 ; 6.830 ; 6.830 ; 6.830 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 6.016 ;       ;       ; 6.016 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 6.103 ;       ;       ; 6.103 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 5.836 ;       ;       ; 5.836 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 6.947 ; 6.947 ; 6.947 ; 6.947 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 6.898 ; 6.898 ; 6.898 ; 6.898 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 7.670 ; 7.670 ; 7.670 ; 7.670 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 6.423 ; 7.304 ; 7.304 ; 6.423 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 6.486 ; 6.981 ; 6.981 ; 6.486 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 7.395 ; 7.395 ; 7.395 ; 7.395 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 7.929 ; 7.929 ; 7.929 ; 7.929 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 5.816 ;       ;       ; 5.816 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 5.730 ;       ;       ; 5.730 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 5.858 ;       ;       ; 5.858 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 6.258 ; 6.258 ; 6.258 ; 6.258 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 5.984 ;       ;       ; 5.984 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 5.753 ;       ;       ; 5.753 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 5.858 ;       ;       ; 5.858 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 6.677 ; 6.677 ; 6.677 ; 6.677 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 5.863 ;       ;       ; 5.863 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 5.950 ;       ;       ; 5.950 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 5.683 ;       ;       ; 5.683 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 4.769 ; 4.769 ; 4.769 ; 4.769 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 4.720 ; 4.720 ; 4.720 ; 4.720 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 5.492 ; 5.492 ; 5.492 ; 5.492 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 4.245 ; 5.126 ; 5.126 ; 4.245 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 4.308 ; 4.803 ; 4.803 ; 4.308 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 5.217 ; 5.217 ; 5.217 ; 5.217 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 5.751 ; 5.751 ; 5.751 ; 5.751 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 3.638 ;       ;       ; 3.638 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 3.552 ;       ;       ; 3.552 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 3.680 ;       ;       ; 3.680 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 4.080 ; 4.080 ; 4.080 ; 4.080 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 3.806 ;       ;       ; 3.806 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 3.575 ;       ;       ; 3.575 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 3.680 ;       ;       ; 3.680 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 4.499 ; 4.499 ; 4.499 ; 4.499 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 3.685 ;       ;       ; 3.685 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 3.772 ;       ;       ; 3.772 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 3.505 ;       ;       ; 3.505 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 4.692 ; 4.692 ; 4.692 ; 4.692 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 4.643 ; 4.643 ; 4.643 ; 4.643 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 4.168 ; 5.049 ; 5.049 ; 4.168 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 4.231 ; 4.726 ; 4.726 ; 4.231 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 5.140 ; 5.140 ; 5.140 ; 5.140 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 5.674 ; 5.674 ; 5.674 ; 5.674 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 3.561 ;       ;       ; 3.561 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 3.475 ;       ;       ; 3.475 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 3.603 ;       ;       ; 3.603 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 4.003 ; 4.003 ; 4.003 ; 4.003 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 3.729 ;       ;       ; 3.729 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 3.498 ;       ;       ; 3.498 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 3.603 ;       ;       ; 3.603 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 4.422 ; 4.422 ; 4.422 ; 4.422 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 3.608 ;       ;       ; 3.608 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 3.695 ;       ;       ; 3.695 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 3.428 ;       ;       ; 3.428 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 4.644 ; 4.644 ; 4.644 ; 4.644 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 4.595 ; 4.595 ; 4.595 ; 4.595 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 5.367 ; 5.367 ; 5.367 ; 5.367 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 4.120 ; 5.001 ; 5.001 ; 4.120 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 4.183 ; 4.678 ; 4.678 ; 4.183 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 5.092 ; 5.092 ; 5.092 ; 5.092 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 5.626 ; 5.626 ; 5.626 ; 5.626 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 3.513 ;       ;       ; 3.513 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 3.427 ;       ;       ; 3.427 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 3.555 ;       ;       ; 3.555 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 3.955 ; 3.955 ; 3.955 ; 3.955 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 3.681 ;       ;       ; 3.681 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 3.450 ;       ;       ; 3.450 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 3.555 ;       ;       ; 3.555 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 4.374 ; 4.374 ; 4.374 ; 4.374 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 3.560 ;       ;       ; 3.560 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 3.647 ;       ;       ; 3.647 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 3.380 ;       ;       ; 3.380 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 4.722 ; 4.722 ; 4.722 ; 4.722 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 4.673 ; 4.673 ; 4.673 ; 4.673 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 5.445 ; 5.445 ; 5.445 ; 5.445 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 4.198 ; 5.079 ; 5.079 ; 4.198 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 4.261 ; 4.756 ; 4.756 ; 4.261 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 5.170 ; 5.170 ; 5.170 ; 5.170 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 5.704 ; 5.704 ; 5.704 ; 5.704 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 3.591 ;       ;       ; 3.591 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 3.505 ;       ;       ; 3.505 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 3.633 ;       ;       ; 3.633 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 4.033 ; 4.033 ; 4.033 ; 4.033 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 3.759 ;       ;       ; 3.759 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 3.528 ;       ;       ; 3.528 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 3.633 ;       ;       ; 3.633 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 4.452 ; 4.452 ; 4.452 ; 4.452 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 3.638 ;       ;       ; 3.638 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 3.725 ;       ;       ; 3.725 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 3.458 ;       ;       ; 3.458 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 6.838 ; 6.838 ; 6.838 ; 6.838 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 6.789 ; 6.789 ; 6.789 ; 6.789 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 7.561 ; 7.561 ; 7.561 ; 7.561 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 6.314 ; 7.195 ; 7.195 ; 6.314 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 6.377 ; 6.872 ; 6.872 ; 6.377 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 7.286 ; 7.286 ; 7.286 ; 7.286 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 7.820 ; 7.820 ; 7.820 ; 7.820 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 5.707 ;       ;       ; 5.707 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 5.621 ;       ;       ; 5.621 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 5.749 ;       ;       ; 5.749 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 6.149 ; 6.149 ; 6.149 ; 6.149 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 5.875 ;       ;       ; 5.875 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 5.644 ;       ;       ; 5.644 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 5.749 ;       ;       ; 5.749 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 6.568 ; 6.568 ; 6.568 ; 6.568 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 5.754 ;       ;       ; 5.754 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 5.841 ;       ;       ; 5.841 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 5.574 ;       ;       ; 5.574 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 7.094 ; 7.094 ; 7.094 ; 7.094 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 7.045 ; 7.045 ; 7.045 ; 7.045 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 7.817 ; 7.817 ; 7.817 ; 7.817 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 6.570 ; 7.451 ; 7.451 ; 6.570 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 6.633 ; 7.128 ; 7.128 ; 6.633 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 7.542 ; 7.542 ; 7.542 ; 7.542 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 8.076 ; 8.076 ; 8.076 ; 8.076 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 5.963 ;       ;       ; 5.963 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 5.877 ;       ;       ; 5.877 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 6.005 ;       ;       ; 6.005 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 6.405 ; 6.405 ; 6.405 ; 6.405 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 6.131 ;       ;       ; 6.131 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 5.900 ;       ;       ; 5.900 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 6.005 ;       ;       ; 6.005 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 6.824 ; 6.824 ; 6.824 ; 6.824 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 6.010 ;       ;       ; 6.010 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 6.097 ;       ;       ; 6.097 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 5.830 ;       ;       ; 5.830 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 6.886 ; 6.886 ; 6.886 ; 6.886 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 6.837 ; 6.837 ; 6.837 ; 6.837 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 7.609 ; 7.609 ; 7.609 ; 7.609 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 6.362 ; 7.243 ; 7.243 ; 6.362 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 6.425 ; 6.920 ; 6.920 ; 6.425 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 7.334 ; 7.334 ; 7.334 ; 7.334 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 7.868 ; 7.868 ; 7.868 ; 7.868 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 5.755 ;       ;       ; 5.755 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 5.669 ;       ;       ; 5.669 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 5.797 ;       ;       ; 5.797 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 6.197 ; 6.197 ; 6.197 ; 6.197 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 5.923 ;       ;       ; 5.923 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 5.692 ;       ;       ; 5.692 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 5.797 ;       ;       ; 5.797 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 6.616 ; 6.616 ; 6.616 ; 6.616 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 5.802 ;       ;       ; 5.802 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 5.889 ;       ;       ; 5.889 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 5.622 ;       ;       ; 5.622 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 7.115 ; 7.115 ; 7.115 ; 7.115 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 7.066 ; 7.066 ; 7.066 ; 7.066 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 7.838 ; 7.838 ; 7.838 ; 7.838 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 6.591 ; 7.472 ; 7.472 ; 6.591 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 6.654 ; 7.149 ; 7.149 ; 6.654 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 7.563 ; 7.563 ; 7.563 ; 7.563 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 8.097 ; 8.097 ; 8.097 ; 8.097 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 5.984 ;       ;       ; 5.984 ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 5.898 ;       ;       ; 5.898 ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 6.026 ;       ;       ; 6.026 ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 6.426 ; 6.426 ; 6.426 ; 6.426 ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 6.152 ;       ;       ; 6.152 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 5.921 ;       ;       ; 5.921 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 6.026 ;       ;       ; 6.026 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 6.845 ; 6.845 ; 6.845 ; 6.845 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 6.031 ;       ;       ; 6.031 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 6.118 ;       ;       ; 6.118 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 5.851 ;       ;       ; 5.851 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 6.988 ; 6.988 ; 6.988 ; 6.988 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 6.939 ; 6.939 ; 6.939 ; 6.939 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 7.711 ; 7.711 ; 7.711 ; 7.711 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 6.464 ; 7.345 ; 7.345 ; 6.464 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 6.527 ; 7.022 ; 7.022 ; 6.527 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 7.436 ; 7.436 ; 7.436 ; 7.436 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 7.970 ; 7.970 ; 7.970 ; 7.970 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 5.857 ;       ;       ; 5.857 ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 5.771 ;       ;       ; 5.771 ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 5.899 ;       ;       ; 5.899 ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 6.299 ; 6.299 ; 6.299 ; 6.299 ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 6.025 ;       ;       ; 6.025 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 5.794 ;       ;       ; 5.794 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 5.899 ;       ;       ; 5.899 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 6.718 ; 6.718 ; 6.718 ; 6.718 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 5.904 ;       ;       ; 5.904 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 5.991 ;       ;       ; 5.991 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 5.724 ;       ;       ; 5.724 ;
; not_reset           ; mem_addr_bus_out[0]  ; 5.541 ; 6.816 ; 6.816 ; 5.541 ;
; not_reset           ; mem_addr_bus_out[1]  ; 5.498 ; 6.767 ; 6.767 ; 5.498 ;
; not_reset           ; mem_addr_bus_out[2]  ; 5.988 ; 7.539 ; 7.539 ; 5.988 ;
; not_reset           ; mem_addr_bus_out[3]  ; 5.803 ; 7.087 ; 7.087 ; 5.803 ;
; not_reset           ; mem_addr_bus_out[4]  ; 5.561 ; 6.850 ; 6.850 ; 5.561 ;
; not_reset           ; mem_addr_bus_out[5]  ; 5.926 ; 7.264 ; 7.264 ; 5.926 ;
; not_reset           ; mem_data_bus_out[0]  ; 7.798 ; 7.798 ; 7.798 ; 7.798 ;
; not_reset           ; mem_data_bus_out[1]  ; 5.685 ; 6.480 ; 6.480 ; 5.685 ;
; not_reset           ; mem_data_bus_out[2]  ; 5.599 ; 6.394 ; 6.394 ; 5.599 ;
; not_reset           ; mem_data_bus_out[3]  ; 5.727 ; 6.522 ; 6.522 ; 5.727 ;
; not_reset           ; mem_data_bus_out[4]  ; 6.127 ; 6.127 ; 6.127 ; 6.127 ;
; not_reset           ; mem_data_bus_out[5]  ; 5.853 ; 6.648 ; 6.648 ; 5.853 ;
; not_reset           ; mem_data_bus_out[6]  ; 5.622 ; 6.417 ; 6.417 ; 5.622 ;
; not_reset           ; mem_data_bus_out[7]  ; 5.727 ; 6.522 ; 6.522 ; 5.727 ;
; not_reset           ; mem_data_bus_out[8]  ; 6.546 ; 6.546 ; 6.546 ; 6.546 ;
; not_reset           ; mem_data_bus_out[9]  ; 5.732 ; 6.527 ; 6.527 ; 5.732 ;
; not_reset           ; mem_data_bus_out[10] ; 5.819 ; 6.614 ; 6.614 ; 5.819 ;
; not_reset           ; mem_data_bus_out[11] ; 5.552 ; 6.347 ; 6.347 ; 5.552 ;
+---------------------+----------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; START      ; START    ; 2        ; 1        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; START      ; START    ; 2        ; 1        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_in     ; clk_in   ; 158282   ; 158282   ; 158282   ; 158282   ;
; START      ; clk_in   ; 156828   ; 0        ; 156828   ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_in     ; clk_in   ; 158282   ; 158282   ; 158282   ; 158282   ;
; START      ; clk_in   ; 156828   ; 0        ; 156828   ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 428   ; 428  ;
; Unconstrained Output Ports      ; 24    ; 24   ;
; Unconstrained Output Port Paths ; 414   ; 414  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jan 15 21:19:13 2017
Info: Command: quartus_sta top_level -c top_level
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_in clk_in
    Info (332105): create_clock -period 1.000 -name START START
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1|datac"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 784 nodes
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~8|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~8|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~8|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~8|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~5|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~10|datab"
    Warning (332126): Node "register_array_0|output_mux|output~10|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~5|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~8|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~5|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~6|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~6|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~5|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[10]~4|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[10]~4|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[9]~3|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[9]~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[7]~1|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[7]~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|datab"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_link_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_link_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~1|datad"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[11]~5|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[11]~5|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_11|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_11|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_11|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_11|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_8|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_8|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[6]~0|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[6]~0|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[6]~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[6]~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_5|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_5|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~4|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_0|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_2|output|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~8|datab"
    Warning (332126): Node "register_array_0|output_mux|output~8|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_3|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_3|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_3|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_3|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~7|datad"
    Warning (332126): Node "register_array_0|output_mux|output~7|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_3|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~7|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~7|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_8|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|datad"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_11|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_5|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[8]~2|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[8]~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_link_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~3|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_0|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~1|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_3|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_11|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_5|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_3|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_11|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~8|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~8|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~7|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~0|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~0|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|output_mux|output~9|datab"
    Warning (332126): Node "register_array_0|output_mux|output~9|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~4|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_3|output~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_3|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~6|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~9|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~9|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~7|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~4|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~4|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~5|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~5|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~6|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~6|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~0|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~7|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~7|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~6|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[9]~3|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[11]~5|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[7]~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[8]~2|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[6]~0|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[10]~4|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~2|datac"
    Warning (332126): Node "register_array_0|output_mux|output~4|datab"
    Warning (332126): Node "register_array_0|output_mux|output~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~6|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~6|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_11|output~0|datac"
    Warning (332126): Node "register_array_0|output_mux|output~9|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~6|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~6|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|datad"
    Warning (332126): Node "register_array_0|output_mux|output~5|datab"
    Warning (332126): Node "register_array_0|output_mux|output~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[6]~0|datad"
    Warning (332126): Node "register_array_0|output_mux|output~8|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|datab"
    Warning (332126): Node "register_array_0|output_mux|output~7|datab"
    Warning (332126): Node "register_array_0|output_mux|output~10|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_3|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_9|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_9|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~6|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_8|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_9|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~0|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_9|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_8|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_11|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~6|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~4|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[6]~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~5|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~6|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~0|combout"
    Warning (332126): Node "register_array_0|output_mux|output~10|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~4|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~9|datac"
    Warning (332126): Node "register_array_0|output_mux|output~6|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|datad"
    Warning (332126): Node "register_array_0|output_mux|output~5|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~8|datac"
    Warning (332126): Node "register_array_0|output_mux|output~7|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_3|output~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_5|output~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_5|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_11|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~6|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~4|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[6]~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_2|output|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~5|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_3|output~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_5|output~0|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~5|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~4|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~0|datad"
Critical Warning (332081): Design contains combinational loop of 784 nodes. Estimating the delays through the loop.
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_3_3|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_3_3|output~0|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_3_3|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_3_3|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_3_3|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datab"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: alu_subsystem_0|alu_clr_0|and_7|output~0|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_rot_0|alu_rot_0~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|datab  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_CLEAR~7|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_CLEAR~8|dataa  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_CLEAR~8|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_CLEAR~8|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_CLEAR~9|dataa  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_CLEAR~9|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_CLEAR~9|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_COMP~0|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_COMP~0|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_INC~0|datab  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_INC~0|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_INC~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_INC~2|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_INC~2|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|datab  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|dataa  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_ROT_1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_ROT_1~0|datab  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_ROT_1~0|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_ROT_1~0|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_ROT_2|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|LINK_LOAD~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~0|datab  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~0|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~2|datab  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~2|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: control_subsystem_0|control_matrix|MD_BUS_SEL~3  from: datac  to: combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~4|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~4|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~5|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~6|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_IN_SEL~1|dataa  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_IN_SEL~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_IN_SEL~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|PC_BUS_SEL~0|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|PC_BUS_SEL~0|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|PC_BUS_SEL~2|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|PC_CLR_HI~4|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|PC_LOAD_HI~4|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|PC_LOAD_HI~4|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|PC_LOAD_HI~5|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|PC_LOAD_LO~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datac  to: control_subsystem_0|control_matrix|PC_CLR_HI~4|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|datac  to: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|combout
    Info (332098): Cell: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1  from: datad  to: combout
    Info (332098): From: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~1|datad  to: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|combout
    Info (332098): Cell: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1  from: datad  to: combout
    Info (332098): From: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~2|dataa  to: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~2|datac  to: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|combout
    Info (332098): Cell: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1  from: datad  to: combout
    Info (332098): From: register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1  from: datac  to: combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~4|datab  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~4|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~5|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~6|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~6|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~7|datab  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~7|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~7|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1  from: datad  to: combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~0|datab  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~0|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~0|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1  from: datab  to: combout
    Info (332098): Cell: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1  from: datac  to: combout
    Info (332098): Cell: register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1  from: datac  to: combout
    Info (332098): Cell: register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1  from: datac  to: combout
    Info (332098): Cell: register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1  from: datac  to: combout
    Info (332098): From: register_array_0|output_mux|output~10|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|output_mux|output~4|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|output_mux|output~4|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|output_mux|output~5|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|output_mux|output~5|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|output_mux|output~6|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|output_mux|output~6|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|output_mux|output~7|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|output_mux|output~8|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|output_mux|output~9|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.755
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.755        -1.755 START 
Info (332146): Worst-case hold slack is 0.662
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.662         0.000 START 
Info (332146): Worst-case recovery slack is -27.608
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -27.608      -343.948 clk_in 
Info (332146): Worst-case removal slack is -16.288
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.288      -193.005 clk_in 
Info (332146): Worst-case minimum pulse width slack is -14.202
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.202     -7007.729 clk_in 
    Info (332119):    -1.469        -1.469 START 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: alu_subsystem_0|alu_clr_0|and_7|output~0|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_rot_0|alu_rot_0~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|datab  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_CLEAR~7|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_CLEAR~8|dataa  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_CLEAR~8|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_CLEAR~8|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_CLEAR~9|dataa  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_CLEAR~9|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_CLEAR~9|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_COMP~0|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_COMP~0|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_INC~0|datab  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_INC~0|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_INC~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_INC~2|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_INC~2|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|datab  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|dataa  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_ROT_1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_ROT_1~0|datab  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_ROT_1~0|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_ROT_1~0|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|ALU_ROT_2|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|LINK_LOAD~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~0|datab  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~0|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~2|datab  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~2|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: control_subsystem_0|control_matrix|MD_BUS_SEL~3  from: datac  to: combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~4|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~4|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~5|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_BUS_SEL~6|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_IN_SEL~1|dataa  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_IN_SEL~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|MD_IN_SEL~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|PC_BUS_SEL~0|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|PC_BUS_SEL~0|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|PC_BUS_SEL~2|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|PC_CLR_HI~4|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|PC_LOAD_HI~4|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|PC_LOAD_HI~4|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|PC_LOAD_HI~5|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|PC_LOAD_LO~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datac  to: control_subsystem_0|control_matrix|PC_CLR_HI~4|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|datac  to: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|combout
    Info (332098): Cell: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1  from: datad  to: combout
    Info (332098): From: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~1|datad  to: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|combout
    Info (332098): Cell: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1  from: datad  to: combout
    Info (332098): From: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~2|dataa  to: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~2|datac  to: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|combout
    Info (332098): Cell: control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1  from: datad  to: combout
    Info (332098): From: register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1  from: datac  to: combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~4|datab  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~4|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~5|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~6|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~6|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~7|datab  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~7|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~7|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1  from: datad  to: combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~0|datab  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~0|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~0|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1  from: datab  to: combout
    Info (332098): Cell: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1  from: datac  to: combout
    Info (332098): Cell: register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1  from: datac  to: combout
    Info (332098): Cell: register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1  from: datac  to: combout
    Info (332098): Cell: register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1  from: datac  to: combout
    Info (332098): From: register_array_0|output_mux|output~10|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|output_mux|output~4|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|output_mux|output~4|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|output_mux|output~5|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|output_mux|output~5|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|output_mux|output~6|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|output_mux|output~6|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|output_mux|output~7|datac  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|output_mux|output~8|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_array_0|output_mux|output~9|datad  to: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.124
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.124        -0.124 START 
Info (332146): Worst-case hold slack is 0.220
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.220         0.000 START 
Info (332146): Worst-case recovery slack is -8.867
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.867      -110.219 clk_in 
Info (332146): Worst-case removal slack is -5.439
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.439       -64.029 clk_in 
Info (332146): Worst-case minimum pulse width slack is -4.408
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.408     -2012.622 clk_in 
    Info (332119):    -1.222        -1.222 START 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 935 warnings
    Info: Peak virtual memory: 596 megabytes
    Info: Processing ended: Sun Jan 15 21:19:15 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


