

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling849372315c13957bc671de4b81b61bb9  /home/pars/Documents/sim_1/cc_base
Extracting PTX file and ptxas options    1: cc_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_1/cc_base
self exe links to: /home/pars/Documents/sim_1/cc_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_1/cc_base
Running md5sum using "md5sum /home/pars/Documents/sim_1/cc_base "
self exe links to: /home/pars/Documents/sim_1/cc_base
Extracting specific PTX file named cc_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x563a8875cdd1, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=18, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x563a8875cc56, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/great-britain_osm.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 7733822 |E| 16313034
This graph is symmetrized
Launching CUDA CC solver (30211 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddf21031c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210300..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf2102f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8875cc56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (cc_base.1.sm_75.ptx:42) @%p1 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (cc_base.1.sm_75.ptx:53) @%p2 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (cc_base.1.sm_75.ptx:59) @%p3 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base.1.sm_75.ptx:97) not.b32 %r33, %r3;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x130 (cc_base.1.sm_75.ptx:75) @%p4 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x170 (cc_base.1.sm_75.ptx:84) @%p5 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a8 (cc_base.1.sm_75.ptx:94) @%p6 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base.1.sm_75.ptx:97) not.b32 %r33, %r3;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (cc_base.1.sm_75.ptx:100) @%p7 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x210 (cc_base.1.sm_75.ptx:114) @%p8 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x250 (cc_base.1.sm_75.ptx:123) @%p9 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x290 (cc_base.1.sm_75.ptx:136) @%p10 bra $L__BB0_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d0 (cc_base.1.sm_75.ptx:145) @%p11 bra $L__BB0_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x310 (cc_base.1.sm_75.ptx:158) @%p12 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (cc_base.1.sm_75.ptx:167) @%p13 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x390 (cc_base.1.sm_75.ptx:180) @%p14 bra $L__BB0_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3d0 (cc_base.1.sm_75.ptx:189) @%p15 bra $L__BB0_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x400 (cc_base.1.sm_75.ptx:198) @%p16 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1318765
gpu_sim_insn = 519995958
gpu_ipc =     394.3053
gpu_tot_sim_cycle = 1318765
gpu_tot_sim_insn = 519995958
gpu_tot_ipc =     394.3053
gpu_tot_issued_cta = 30211
gpu_occupancy = 72.4253% 
gpu_tot_occupancy = 72.4253% 
max_total_param_size = 0
gpu_stall_dramfull = 17205
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.2712
partiton_level_parallism_total  =       7.2712
partiton_level_parallism_util =       7.3099
partiton_level_parallism_util_total  =       7.3099
L2_BW  =     317.6072 GB/Sec
L2_BW_total  =     317.6072 GB/Sec
gpu_total_sim_rate=38342

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 742805, Miss = 227956, Miss_rate = 0.307, Pending_hits = 79406, Reservation_fails = 121801
	L1D_cache_core[1]: Access = 740537, Miss = 227847, Miss_rate = 0.308, Pending_hits = 79453, Reservation_fails = 125789
	L1D_cache_core[2]: Access = 741907, Miss = 228319, Miss_rate = 0.308, Pending_hits = 79409, Reservation_fails = 125344
	L1D_cache_core[3]: Access = 740837, Miss = 228114, Miss_rate = 0.308, Pending_hits = 79419, Reservation_fails = 128416
	L1D_cache_core[4]: Access = 739944, Miss = 227533, Miss_rate = 0.308, Pending_hits = 78879, Reservation_fails = 125369
	L1D_cache_core[5]: Access = 742370, Miss = 228380, Miss_rate = 0.308, Pending_hits = 79512, Reservation_fails = 127062
	L1D_cache_core[6]: Access = 743318, Miss = 228538, Miss_rate = 0.307, Pending_hits = 79480, Reservation_fails = 120307
	L1D_cache_core[7]: Access = 743544, Miss = 228579, Miss_rate = 0.307, Pending_hits = 79569, Reservation_fails = 120429
	L1D_cache_core[8]: Access = 741959, Miss = 228599, Miss_rate = 0.308, Pending_hits = 79490, Reservation_fails = 123919
	L1D_cache_core[9]: Access = 736203, Miss = 226653, Miss_rate = 0.308, Pending_hits = 79268, Reservation_fails = 126065
	L1D_cache_core[10]: Access = 738113, Miss = 227480, Miss_rate = 0.308, Pending_hits = 78977, Reservation_fails = 121603
	L1D_cache_core[11]: Access = 739855, Miss = 228255, Miss_rate = 0.309, Pending_hits = 79523, Reservation_fails = 126295
	L1D_cache_core[12]: Access = 738048, Miss = 226949, Miss_rate = 0.307, Pending_hits = 79074, Reservation_fails = 124048
	L1D_cache_core[13]: Access = 737083, Miss = 226600, Miss_rate = 0.307, Pending_hits = 79234, Reservation_fails = 122615
	L1D_cache_core[14]: Access = 741302, Miss = 228428, Miss_rate = 0.308, Pending_hits = 79818, Reservation_fails = 126591
	L1D_cache_core[15]: Access = 742494, Miss = 228825, Miss_rate = 0.308, Pending_hits = 79377, Reservation_fails = 121584
	L1D_cache_core[16]: Access = 740845, Miss = 228036, Miss_rate = 0.308, Pending_hits = 79305, Reservation_fails = 126566
	L1D_cache_core[17]: Access = 743174, Miss = 228978, Miss_rate = 0.308, Pending_hits = 79217, Reservation_fails = 122919
	L1D_cache_core[18]: Access = 741219, Miss = 227479, Miss_rate = 0.307, Pending_hits = 79424, Reservation_fails = 124899
	L1D_cache_core[19]: Access = 738635, Miss = 227291, Miss_rate = 0.308, Pending_hits = 78588, Reservation_fails = 121099
	L1D_cache_core[20]: Access = 739997, Miss = 227449, Miss_rate = 0.307, Pending_hits = 79701, Reservation_fails = 125449
	L1D_cache_core[21]: Access = 739559, Miss = 228281, Miss_rate = 0.309, Pending_hits = 79205, Reservation_fails = 128426
	L1D_cache_core[22]: Access = 739966, Miss = 227574, Miss_rate = 0.308, Pending_hits = 78935, Reservation_fails = 122327
	L1D_cache_core[23]: Access = 741493, Miss = 228433, Miss_rate = 0.308, Pending_hits = 79299, Reservation_fails = 125162
	L1D_cache_core[24]: Access = 741444, Miss = 227456, Miss_rate = 0.307, Pending_hits = 79223, Reservation_fails = 123025
	L1D_cache_core[25]: Access = 740765, Miss = 227680, Miss_rate = 0.307, Pending_hits = 79137, Reservation_fails = 127161
	L1D_cache_core[26]: Access = 736112, Miss = 226561, Miss_rate = 0.308, Pending_hits = 78386, Reservation_fails = 129943
	L1D_cache_core[27]: Access = 733850, Miss = 225981, Miss_rate = 0.308, Pending_hits = 78755, Reservation_fails = 128283
	L1D_cache_core[28]: Access = 735651, Miss = 226353, Miss_rate = 0.308, Pending_hits = 78816, Reservation_fails = 127565
	L1D_cache_core[29]: Access = 744157, Miss = 228795, Miss_rate = 0.307, Pending_hits = 79944, Reservation_fails = 125370
	L1D_total_cache_accesses = 22207186
	L1D_total_cache_misses = 6833402
	L1D_total_cache_miss_rate = 0.3077
	L1D_total_cache_pending_hits = 2377823
	L1D_total_cache_reservation_fails = 3745431
	L1D_cache_data_port_util = 0.330
	L1D_cache_fill_port_util = 0.173
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10240322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2377823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2837215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3740084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3996157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2377823
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2755639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 19451517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2755669

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3272126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 467958
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5347
ctas_completed 30211, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
28032, 28116, 28184, 28253, 28468, 28683, 28819, 28308, 28010, 27946, 28141, 27561, 27695, 28479, 29030, 28591, 27569, 27990, 27440, 27226, 27866, 27438, 27566, 27727, 27970, 27720, 28429, 28749, 27986, 28410, 27752, 28246, 
gpgpu_n_tot_thrd_icount = 857611136
gpgpu_n_tot_w_icount = 26800348
gpgpu_n_stall_shd_mem = 4827705
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6833372
gpgpu_n_mem_write_global = 2755669
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 66022973
gpgpu_n_store_insn = 15693232
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38670080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2451444
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2376261
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4546398	W0_Idle:398826	W0_Scoreboard:125817316	W1:3243634	W2:1463593	W3:945632	W4:725545	W5:611123	W6:540986	W7:466478	W8:406539	W9:342437	W10:283290	W11:224783	W12:179222	W13:137102	W14:103317	W15:75419	W16:57192	W17:45716	W18:40999	W19:39363	W20:46756	W21:58992	W22:77262	W23:101602	W24:133750	W25:170416	W26:211703	W27:264255	W28:343021	W29:484645	W30:769309	W31:1488186	W32:12718081
single_issue_nums: WS0:6695395	WS1:6698647	WS2:6708707	WS3:6697599	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 54666976 {8:6833372,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 110226760 {40:2755669,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 273334880 {40:6833372,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22045352 {8:2755669,}
maxmflatency = 2290 
max_icnt2mem_latency = 923 
maxmrqlatency = 1836 
max_icnt2sh_latency = 177 
averagemflatency = 442 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:1152338 	105684 	175370 	339080 	721317 	1062530 	1304122 	1312159 	733868 	96861 	760 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2664183 	3993081 	2835143 	96633 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7518144 	1804400 	213326 	44713 	8458 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7203087 	1520086 	558115 	231738 	67985 	7820 	210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1163 	148 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      9728     10954      7721     11613      5596      5657      5780      5833      5817      5822      7161      7268      7387      7481      7693      7844 
dram[1]:     10954      8611      8881      8971      5769      5769      5832      5833      5838      5839      7361      7370      7528      7567      7762      7813 
dram[2]:     11166     11098     11706     11711      5791      5627      5792      5750      5801      5812      7311      7216      7468      7446      7748      7719 
dram[3]:     11147      8054     11790      8263      5688      5718      5771      5771      5788      5788      7235      7257      7463      7511      7729      7760 
dram[4]:      9807      8400      8746      8443      5596      5657      5781      5834      5818      5822      7216      7208      7455      7445      7713      7676 
dram[5]:     11105     11096      8969     11526      5769      5769      5832      5833      5840      5840      7322      7393      7536      7551      7850      7854 
dram[6]:     10083      8014      8399      9144      5791      5627      5792      5750      5801      5812      7266      7220      7494      7436      7789      7769 
dram[7]:      8443     11132      8760      8458      5688      5718      5771      5771      5788      5788      7227      7254      7480      7469      7774      7769 
dram[8]:      8127      9794     11625     11631      5596      5657      5781      5834      5818      5822      7191      7225      7428      7422      7700      7838 
dram[9]:      8601      8490      8603     11661      5769      5769      5832      5833      5840      5840      7308      7410      7524      7558      7945      7933 
dram[10]:     11126     11119      8577     11608      5790      5626      5791      5749      5800      5811      7307      7201      7468      7434      7852      7804 
dram[11]:      8880     11131      9129      8292      5687      5717      5770      5771      5786      5787      7204      7240      7449      7508      7765      7780 
average row accesses per activate:
dram[0]:  3.146087  3.143370  3.121039  3.125798  3.095594  3.200618  3.131950  3.170582  3.153083  3.222892  3.192101  3.154565  3.146006  3.192271  3.204625  3.200851 
dram[1]:  3.175331  3.155661  3.170830  3.206693  3.120975  3.138837  3.179962  3.146272  3.132468  3.216860  3.152110  3.150543  3.123828  3.145165  3.163201  3.163680 
dram[2]:  3.207274  3.149940  3.138784  3.160239  3.172540  3.194435  3.140213  3.176744  3.234221  3.190372  3.106504  3.169167  3.117712  3.161556  3.120880  3.154863 
dram[3]:  3.119362  3.130193  3.108716  3.186097  3.187099  3.206738  3.090178  3.132194  3.147158  3.220737  3.099164  3.147104  3.115093  3.132438  3.120240  3.157439 
dram[4]:  3.137818  3.160519  3.164043  3.159278  3.128084  3.147028  3.153587  3.172579  3.159507  3.211683  3.135324  3.172626  3.127603  3.219136  3.148421  3.166274 
dram[5]:  3.150086  3.120921  3.139232  3.153428  3.114247  3.148378  3.120962  3.158304  3.184025  3.166696  3.178990  3.220192  3.093255  3.160443  3.185765  3.178346 
dram[6]:  3.118997  3.119565  3.180173  3.220148  3.122734  3.182120  3.153520  3.139796  3.216396  3.187489  3.161259  3.131940  3.153148  3.154799  3.127771  3.189256 
dram[7]:  3.106296  3.116459  3.162007  3.167958  3.115676  3.160208  3.119090  3.198170  3.149039  3.180730  3.121352  3.113725  3.162348  3.182849  3.146919  3.112950 
dram[8]:  3.137762  3.165684  3.125694  3.153394  3.114746  3.187698  3.141919  3.152544  3.191351  3.221351  3.147770  3.101347  3.187908  3.172062  3.113598  3.215719 
dram[9]:  3.149393  3.172174  3.122975  3.160423  3.138462  3.125884  3.128262  3.123131  3.146848  3.119611  3.139145  3.162628  3.117317  3.152725  3.117119  3.131581 
dram[10]:  3.158292  3.132957  3.096522  3.130965  3.138634  3.138259  3.141535  3.194655  3.134906  3.195599  3.134617  3.175619  3.151112  3.139786  3.114105  3.155314 
dram[11]:  3.147295  3.165322  3.131053  3.127018  3.129730  3.165755  3.164790  3.145174  3.161616  3.170047  3.124615  3.122701  3.214153  3.216248  3.113567  3.135647 
average row locality = 7004089/2221406 = 3.152998
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     32618     32781     32557     32712     32543     32410     32642     32570     32660     32462     32459     32525     32398     32514     32112     32262 
dram[1]:     32495     32627     32424     32593     32686     32681     32568     32600     32507     32428     32494     32519     32625     32705     32455     32560 
dram[2]:     32284     32538     32584     32580     32355     32342     32514     32327     32214     32502     32526     32527     32623     32554     32521     32602 
dram[3]:     32635     32687     32646     32465     32421     32370     32800     32752     32474     32348     32679     32642     32623     32647     32458     32525 
dram[4]:     32554     32604     32484     32513     32473     32566     32506     32540     32526     32381     32526     32567     32576     32419     32436     32386 
dram[5]:     32531     32745     32466     32592     32642     32539     32607     32502     32262     32478     32443     32128     32693     32612     32244     32447 
dram[6]:     32726     32813     32474     32388     32573     32543     32466     32629     32412     32493     32341     32592     32593     32665     32508     32414 
dram[7]:     32607     32759     32444     32450     32556     32484     32614     32395     32466     32502     32589     32759     32466     32305     32458     32713 
dram[8]:     32578     32559     32620     32574     32584     32372     32422     32636     32446     32349     32460     32798     32287     32445     32565     32245 
dram[9]:     32613     32569     32488     32547     32553     32654     32704     32731     32771     32785     32562     32695     32606     32751     32495     32612 
dram[10]:     32504     32656     32791     32735     32625     32653     32613     32526     32565     32459     32606     32456     32474     32658     32550     32511 
dram[11]:     32587     32625     32627     32607     32544     32552     32551     32679     32446     32637     32556     32626     32264     32289     32548     32593 
total dram reads = 6247331
bank skew: 32813/32112 = 1.02
chip skew: 522136/519593 = 1.00
number of total write accesses:
dram[0]:      8348      8410      8441      8490      8440      8337      8601      8545      8404      8411      8302      8443      8493      8525      8262      8291 
dram[1]:      8368      8342      8299      8293      8454      8547      8611      8721      8407      8389      8478      8528      8572      8619      8391      8506 
dram[2]:      8191      8341      8431      8389      8454      8343      8507      8439      8241      8369      8446      8539      8586      8422      8413      8393 
dram[3]:      8414      8391      8468      8320      8318      8393      8701      8645      8419      8266      8479      8494      8469      8472      8355      8392 
dram[4]:      8389      8308      8354      8334      8425      8489      8533      8503      8387      8333      8440      8528      8390      8301      8374      8435 
dram[5]:      8286      8414      8356      8383      8537      8485      8673      8593      8316      8376      8439      8278      8429      8448      8163      8367 
dram[6]:      8446      8376      8330      8250      8438      8455      8538      8556      8356      8453      8403      8661      8408      8518      8359      8310 
dram[7]:      8367      8406      8392      8457      8494      8461      8518      8494      8439      8397      8465      8531      8440      8327      8289      8480 
dram[8]:      8369      8399      8355      8433      8513      8439      8494      8620      8391      8308      8371      8557      8318      8396      8368      8217 
dram[9]:      8370      8342      8417      8343      8480      8558      8520      8599      8628      8607      8451      8487      8526      8547      8397      8447 
dram[10]:      8329      8523      8484      8476      8572      8572      8644      8662      8518      8390      8466      8408      8448      8525      8435      8342 
dram[11]:      8324      8306      8400      8451      8461      8475      8548      8532      8393      8458      8485      8513      8412      8341      8388      8490 
total dram writes = 1619686
bank skew: 8721/8163 = 1.07
chip skew: 135794/134504 = 1.01
average mf latency per bank:
dram[0]:        518       513       519       511       520       509       529       522       534       526       527       521       524       518       512       509
dram[1]:        505       517       511       523       508       521       519       529       519       532       511       521       515       528       507       521
dram[2]:        502       501       513       507       509       500       515       509       516       514       512       510       513       511       508       502
dram[3]:        526       520       528       518       519       515       538       527       538       526       535       527       533       521      4765       515
dram[4]:        527       514       528       515       522       515       531       523       540       530       528       525       530       515       523       511
dram[5]:        499       509       502       513       507       511       514       519       513       524       514       512       510       522       496       511
dram[6]:        507       505       510       507       509       506       524       515       526       519       518       514       512       510       504       502
dram[7]:        501       506       511       510       507       512       513       518       514       519       512       517       508       511       499       510
dram[8]:        512       503       519       509       517       501       520       518       526       514       516       514       515       507       509       500
dram[9]:        515       526       516       532       514       528       523       538       537       546       516       541       522       538       512       524
dram[10]:        516       507       525       519       522       513       532       528       534       522       525       515       521       517       514       504
dram[11]:        501       506       503       509       502       506       511       511       511       519       511       516       509       515       505       504
maximum mf latency per bank:
dram[0]:       1529      1648      1681      1952      1546      1667      1807      1728      1705      1978      1600      1627      1524      1588      1698      1808
dram[1]:       1646      1685      1581      1659      1848      1746      1764      1788      1805      2023      1863      1711      1692      2007      1592      2020
dram[2]:       1505      1487      1750      1615      1568      1570      1422      1458      1508      1747      1417      1478      1584      1591      1564      1456
dram[3]:       1648      1976      2290      1503      1736      1607      1638      1717      1572      1732      1470      1754      1571      1771      1661      1777
dram[4]:       1522      1541      1616      1672      1778      1622      1641      1642      1713      1939      1560      1621      1495      1540      1571      1644
dram[5]:       1416      1516      1679      1682      1722      1737      1670      1797      1639      1808      1576      1754      1465      1450      1393      1957
dram[6]:       1538      1690      1549      1657      1814      1557      1620      1442      1640      1870      1705      1443      1468      1557      1546      1702
dram[7]:       1629      1836      1669      1641      1722      1652      1883      1985      1510      1585      1673      1735      1578      1642      1742      1604
dram[8]:       1513      1869      1523      1824      1746      1639      1570      1579      1689      1946      1513      1881      1575      1576      1544      1685
dram[9]:       1711      1517      1744      1604      1698      1837      1629      1700      1734      1932      1653      1541      1588      1773      1465      1762
dram[10]:       1621      1643      1744      1644      1627      1892      1573      1549      1662      1750      1630      1475      1629      1508      1726      1666
dram[11]:       1640      1489      1738      1960      1653      1776      1585      1681      1780      1495      1484      1692      1490      1688      1662      1709

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3381930 n_nop=2394252 n_act=184385 n_pre=184369 n_ref_event=0 n_req=583022 n_rd=520225 n_rd_L2_A=0 n_write=0 n_wr_bk=134743 bw_util=0.7747
n_activity=3359340 dram_eff=0.7799
bk0: 32618a 1349646i bk1: 32781a 1310770i bk2: 32557a 1329246i bk3: 32712a 1304075i bk4: 32543a 1301310i bk5: 32410a 1364620i bk6: 32642a 1303650i bk7: 32570a 1304418i bk8: 32660a 1354738i bk9: 32462a 1365041i bk10: 32459a 1387186i bk11: 32525a 1357284i bk12: 32398a 1331781i bk13: 32514a 1316231i bk14: 32112a 1402234i bk15: 32262a 1379209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683751
Row_Buffer_Locality_read = 0.751542
Row_Buffer_Locality_write = 0.122156
Bank_Level_Parallism = 9.897468
Bank_Level_Parallism_Col = 6.755445
Bank_Level_Parallism_Ready = 2.269484
write_to_read_ratio_blp_rw_average = 0.458859
GrpLevelPara = 3.456729 

BW Util details:
bwutil = 0.774668 
total_CMD = 3381930 
util_bw = 2619872 
Wasted_Col = 724328 
Wasted_Row = 10490 
Idle = 27240 

BW Util Bottlenecks: 
RCDc_limit = 774130 
RCDWRc_limit = 189296 
WTRc_limit = 1037080 
RTWc_limit = 2096365 
CCDLc_limit = 549457 
rwq = 0 
CCDLc_limit_alone = 311595 
WTRc_limit_alone = 981886 
RTWc_limit_alone = 1913697 

Commands details: 
total_CMD = 3381930 
n_nop = 2394252 
Read = 520225 
Write = 0 
L2_Alloc = 0 
L2_WB = 134743 
n_act = 184385 
n_pre = 184369 
n_ref = 0 
n_req = 583022 
total_req = 654968 

Dual Bus Interface Util: 
issued_total_row = 368754 
issued_total_col = 654968 
Row_Bus_Util =  0.109037 
CoL_Bus_Util = 0.193667 
Either_Row_CoL_Bus_Util = 0.292046 
Issued_on_Two_Bus_Simul_Util = 0.010658 
issued_two_Eff = 0.036494 
queue_avg = 46.885120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.8851
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3381930 n_nop=2391839 n_act=185016 n_pre=185000 n_ref_event=0 n_req=584384 n_rd=520967 n_rd_L2_A=0 n_write=0 n_wr_bk=135525 bw_util=0.7765
n_activity=3360223 dram_eff=0.7815
bk0: 32495a 1357108i bk1: 32627a 1333288i bk2: 32424a 1359743i bk3: 32593a 1347005i bk4: 32686a 1324617i bk5: 32681a 1302433i bk6: 32568a 1312957i bk7: 32600a 1285563i bk8: 32507a 1364648i bk9: 32428a 1378651i bk10: 32494a 1342148i bk11: 32519a 1339790i bk12: 32625a 1297230i bk13: 32705a 1284786i bk14: 32455a 1350314i bk15: 32560a 1322300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683407
Row_Buffer_Locality_read = 0.751696
Row_Buffer_Locality_write = 0.122412
Bank_Level_Parallism = 9.944969
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.263280
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.776470 
total_CMD = 3381930 
util_bw = 2625968 
Wasted_Col = 718899 
Wasted_Row = 10135 
Idle = 26928 

BW Util Bottlenecks: 
RCDc_limit = 765428 
RCDWRc_limit = 188769 
WTRc_limit = 1021147 
RTWc_limit = 2122601 
CCDLc_limit = 552798 
rwq = 0 
CCDLc_limit_alone = 314213 
WTRc_limit_alone = 966388 
RTWc_limit_alone = 1938775 

Commands details: 
total_CMD = 3381930 
n_nop = 2391839 
Read = 520967 
Write = 0 
L2_Alloc = 0 
L2_WB = 135525 
n_act = 185016 
n_pre = 185000 
n_ref = 0 
n_req = 584384 
total_req = 656492 

Dual Bus Interface Util: 
issued_total_row = 370016 
issued_total_col = 656492 
Row_Bus_Util =  0.109410 
CoL_Bus_Util = 0.194118 
Either_Row_CoL_Bus_Util = 0.292759 
Issued_on_Two_Bus_Simul_Util = 0.010768 
issued_two_Eff = 0.036781 
queue_avg = 47.644596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.6446
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3381930 n_nop=2395403 n_act=184175 n_pre=184159 n_ref_event=0 n_req=582299 n_rd=519593 n_rd_L2_A=0 n_write=0 n_wr_bk=134504 bw_util=0.7736
n_activity=3360178 dram_eff=0.7786
bk0: 32284a 1402124i bk1: 32538a 1342524i bk2: 32584a 1320706i bk3: 32580a 1318966i bk4: 32355a 1363442i bk5: 32342a 1379396i bk6: 32514a 1347359i bk7: 32327a 1340762i bk8: 32214a 1434594i bk9: 32502a 1373401i bk10: 32526a 1356661i bk11: 32527a 1337400i bk12: 32623a 1308602i bk13: 32554a 1325384i bk14: 32521a 1359470i bk15: 32602a 1327878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683717
Row_Buffer_Locality_read = 0.751554
Row_Buffer_Locality_write = 0.121615
Bank_Level_Parallism = 9.841210
Bank_Level_Parallism_Col = 6.720316
Bank_Level_Parallism_Ready = 2.245659
write_to_read_ratio_blp_rw_average = 0.460557
GrpLevelPara = 3.455444 

BW Util details:
bwutil = 0.773638 
total_CMD = 3381930 
util_bw = 2616388 
Wasted_Col = 728584 
Wasted_Row = 10684 
Idle = 26274 

BW Util Bottlenecks: 
RCDc_limit = 775060 
RCDWRc_limit = 190378 
WTRc_limit = 1034897 
RTWc_limit = 2113660 
CCDLc_limit = 553032 
rwq = 0 
CCDLc_limit_alone = 313826 
WTRc_limit_alone = 980128 
RTWc_limit_alone = 1929223 

Commands details: 
total_CMD = 3381930 
n_nop = 2395403 
Read = 519593 
Write = 0 
L2_Alloc = 0 
L2_WB = 134504 
n_act = 184175 
n_pre = 184159 
n_ref = 0 
n_req = 582299 
total_req = 654097 

Dual Bus Interface Util: 
issued_total_row = 368334 
issued_total_col = 654097 
Row_Bus_Util =  0.108912 
CoL_Bus_Util = 0.193409 
Either_Row_CoL_Bus_Util = 0.291705 
Issued_on_Two_Bus_Simul_Util = 0.010616 
issued_two_Eff = 0.036394 
queue_avg = 45.859974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.86
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3381930 n_nop=2390607 n_act=185906 n_pre=185890 n_ref_event=0 n_req=584314 n_rd=521172 n_rd_L2_A=0 n_write=0 n_wr_bk=134996 bw_util=0.7761
n_activity=3360714 dram_eff=0.781
bk0: 32635a 1313860i bk1: 32687a 1299936i bk2: 32646a 1310589i bk3: 32465a 1344186i bk4: 32421a 1381865i bk5: 32370a 1346661i bk6: 32800a 1290722i bk7: 32752a 1275751i bk8: 32474a 1358716i bk9: 32348a 1383975i bk10: 32679a 1300517i bk11: 32642a 1311464i bk12: 32623a 1299463i bk13: 32647a 1296146i bk14: 32458a 1350996i bk15: 32525a 1324156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681846
Row_Buffer_Locality_read = 0.749752
Row_Buffer_Locality_write = 0.121346
Bank_Level_Parallism = 9.972464
Bank_Level_Parallism_Col = 6.786965
Bank_Level_Parallism_Ready = 2.270110
write_to_read_ratio_blp_rw_average = 0.462657
GrpLevelPara = 3.470765 

BW Util details:
bwutil = 0.776087 
total_CMD = 3381930 
util_bw = 2624672 
Wasted_Col = 723811 
Wasted_Row = 8510 
Idle = 24937 

BW Util Bottlenecks: 
RCDc_limit = 772976 
RCDWRc_limit = 191939 
WTRc_limit = 1036277 
RTWc_limit = 2143477 
CCDLc_limit = 553623 
rwq = 0 
CCDLc_limit_alone = 312195 
WTRc_limit_alone = 982240 
RTWc_limit_alone = 1956086 

Commands details: 
total_CMD = 3381930 
n_nop = 2390607 
Read = 521172 
Write = 0 
L2_Alloc = 0 
L2_WB = 134996 
n_act = 185906 
n_pre = 185890 
n_ref = 0 
n_req = 584314 
total_req = 656168 

Dual Bus Interface Util: 
issued_total_row = 371796 
issued_total_col = 656168 
Row_Bus_Util =  0.109936 
CoL_Bus_Util = 0.194022 
Either_Row_CoL_Bus_Util = 0.293123 
Issued_on_Two_Bus_Simul_Util = 0.010834 
issued_two_Eff = 0.036962 
queue_avg = 47.303291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.3033
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3381930 n_nop=2394621 n_act=184400 n_pre=184384 n_ref_event=0 n_req=582689 n_rd=520057 n_rd_L2_A=0 n_write=0 n_wr_bk=134523 bw_util=0.7742
n_activity=3359504 dram_eff=0.7794
bk0: 32554a 1326015i bk1: 32604a 1360984i bk2: 32484a 1353756i bk3: 32513a 1324338i bk4: 32473a 1341014i bk5: 32566a 1317423i bk6: 32506a 1342738i bk7: 32540a 1334399i bk8: 32526a 1384360i bk9: 32381a 1385396i bk10: 32526a 1340407i bk11: 32567a 1329209i bk12: 32576a 1332883i bk13: 32419a 1376174i bk14: 32436a 1346981i bk15: 32386a 1326474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683543
Row_Buffer_Locality_read = 0.751145
Row_Buffer_Locality_write = 0.122222
Bank_Level_Parallism = 9.878500
Bank_Level_Parallism_Col = 6.726808
Bank_Level_Parallism_Ready = 2.250771
write_to_read_ratio_blp_rw_average = 0.459946
GrpLevelPara = 3.453868 

BW Util details:
bwutil = 0.774209 
total_CMD = 3381930 
util_bw = 2618320 
Wasted_Col = 725853 
Wasted_Row = 10909 
Idle = 26848 

BW Util Bottlenecks: 
RCDc_limit = 774221 
RCDWRc_limit = 189381 
WTRc_limit = 1026344 
RTWc_limit = 2110866 
CCDLc_limit = 556737 
rwq = 0 
CCDLc_limit_alone = 318648 
WTRc_limit_alone = 972538 
RTWc_limit_alone = 1926583 

Commands details: 
total_CMD = 3381930 
n_nop = 2394621 
Read = 520057 
Write = 0 
L2_Alloc = 0 
L2_WB = 134523 
n_act = 184400 
n_pre = 184384 
n_ref = 0 
n_req = 582689 
total_req = 654580 

Dual Bus Interface Util: 
issued_total_row = 368784 
issued_total_col = 654580 
Row_Bus_Util =  0.109045 
CoL_Bus_Util = 0.193552 
Either_Row_CoL_Bus_Util = 0.291937 
Issued_on_Two_Bus_Simul_Util = 0.010661 
issued_two_Eff = 0.036518 
queue_avg = 46.778381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.7784
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3381930 n_nop=2393877 n_act=184750 n_pre=184734 n_ref_event=0 n_req=582707 n_rd=519931 n_rd_L2_A=0 n_write=0 n_wr_bk=134543 bw_util=0.7741
n_activity=3359526 dram_eff=0.7792
bk0: 32531a 1362633i bk1: 32745a 1318201i bk2: 32466a 1337007i bk3: 32592a 1324877i bk4: 32642a 1312216i bk5: 32539a 1347656i bk6: 32607a 1311997i bk7: 32502a 1304751i bk8: 32262a 1400493i bk9: 32478a 1375658i bk10: 32443a 1377670i bk11: 32128a 1424511i bk12: 32693a 1331790i bk13: 32612a 1323689i bk14: 32244a 1409483i bk15: 32447a 1371451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682952
Row_Buffer_Locality_read = 0.750890
Row_Buffer_Locality_write = 0.120269
Bank_Level_Parallism = 9.846656
Bank_Level_Parallism_Col = 6.697791
Bank_Level_Parallism_Ready = 2.266016
write_to_read_ratio_blp_rw_average = 0.455818
GrpLevelPara = 3.452290 

BW Util details:
bwutil = 0.774083 
total_CMD = 3381930 
util_bw = 2617896 
Wasted_Col = 726045 
Wasted_Row = 10683 
Idle = 27306 

BW Util Bottlenecks: 
RCDc_limit = 774389 
RCDWRc_limit = 190790 
WTRc_limit = 1037545 
RTWc_limit = 2067838 
CCDLc_limit = 540823 
rwq = 0 
CCDLc_limit_alone = 308276 
WTRc_limit_alone = 982721 
RTWc_limit_alone = 1890115 

Commands details: 
total_CMD = 3381930 
n_nop = 2393877 
Read = 519931 
Write = 0 
L2_Alloc = 0 
L2_WB = 134543 
n_act = 184750 
n_pre = 184734 
n_ref = 0 
n_req = 582707 
total_req = 654474 

Dual Bus Interface Util: 
issued_total_row = 369484 
issued_total_col = 654474 
Row_Bus_Util =  0.109252 
CoL_Bus_Util = 0.193521 
Either_Row_CoL_Bus_Util = 0.292157 
Issued_on_Two_Bus_Simul_Util = 0.010617 
issued_two_Eff = 0.036339 
queue_avg = 45.906345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.9063
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3381930 n_nop=2392909 n_act=184696 n_pre=184680 n_ref_event=0 n_req=583535 n_rd=520630 n_rd_L2_A=0 n_write=0 n_wr_bk=134857 bw_util=0.7753
n_activity=3359766 dram_eff=0.7804
bk0: 32726a 1334253i bk1: 32813a 1299282i bk2: 32474a 1340092i bk3: 32388a 1370783i bk4: 32573a 1345715i bk5: 32543a 1331964i bk6: 32466a 1340628i bk7: 32629a 1315387i bk8: 32412a 1420827i bk9: 32493a 1351467i bk10: 32341a 1384130i bk11: 32592a 1299458i bk12: 32593a 1357919i bk13: 32665a 1305927i bk14: 32508a 1355497i bk15: 32414a 1370058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683495
Row_Buffer_Locality_read = 0.751228
Row_Buffer_Locality_write = 0.122900
Bank_Level_Parallism = 9.876412
Bank_Level_Parallism_Col = 6.742370
Bank_Level_Parallism_Ready = 2.258853
write_to_read_ratio_blp_rw_average = 0.459542
GrpLevelPara = 3.459080 

BW Util details:
bwutil = 0.775282 
total_CMD = 3381930 
util_bw = 2621948 
Wasted_Col = 723484 
Wasted_Row = 10136 
Idle = 26362 

BW Util Bottlenecks: 
RCDc_limit = 769836 
RCDWRc_limit = 190516 
WTRc_limit = 1027630 
RTWc_limit = 2113527 
CCDLc_limit = 550750 
rwq = 0 
CCDLc_limit_alone = 311957 
WTRc_limit_alone = 972681 
RTWc_limit_alone = 1929683 

Commands details: 
total_CMD = 3381930 
n_nop = 2392909 
Read = 520630 
Write = 0 
L2_Alloc = 0 
L2_WB = 134857 
n_act = 184696 
n_pre = 184680 
n_ref = 0 
n_req = 583535 
total_req = 655487 

Dual Bus Interface Util: 
issued_total_row = 369376 
issued_total_col = 655487 
Row_Bus_Util =  0.109220 
CoL_Bus_Util = 0.193820 
Either_Row_CoL_Bus_Util = 0.292443 
Issued_on_Two_Bus_Simul_Util = 0.010598 
issued_two_Eff = 0.036240 
queue_avg = 46.660610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.6606
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3381930 n_nop=2392021 n_act=185677 n_pre=185661 n_ref_event=0 n_req=583825 n_rd=520567 n_rd_L2_A=0 n_write=0 n_wr_bk=134957 bw_util=0.7753
n_activity=3359481 dram_eff=0.7805
bk0: 32607a 1322313i bk1: 32759a 1299225i bk2: 32444a 1323483i bk3: 32450a 1322743i bk4: 32556a 1301191i bk5: 32484a 1321618i bk6: 32614a 1308201i bk7: 32395a 1339688i bk8: 32466a 1366903i bk9: 32502a 1366318i bk10: 32589a 1339981i bk11: 32759a 1304375i bk12: 32466a 1344964i bk13: 32305a 1319908i bk14: 32458a 1377562i bk15: 32713a 1280585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681971
Row_Buffer_Locality_read = 0.750034
Row_Buffer_Locality_write = 0.121866
Bank_Level_Parallism = 9.961593
Bank_Level_Parallism_Col = 6.772914
Bank_Level_Parallism_Ready = 2.266656
write_to_read_ratio_blp_rw_average = 0.460104
GrpLevelPara = 3.465995 

BW Util details:
bwutil = 0.775325 
total_CMD = 3381930 
util_bw = 2622096 
Wasted_Col = 723159 
Wasted_Row = 10195 
Idle = 26480 

BW Util Bottlenecks: 
RCDc_limit = 775681 
RCDWRc_limit = 191429 
WTRc_limit = 1037629 
RTWc_limit = 2109020 
CCDLc_limit = 548816 
rwq = 0 
CCDLc_limit_alone = 311721 
WTRc_limit_alone = 982109 
RTWc_limit_alone = 1927445 

Commands details: 
total_CMD = 3381930 
n_nop = 2392021 
Read = 520567 
Write = 0 
L2_Alloc = 0 
L2_WB = 134957 
n_act = 185677 
n_pre = 185661 
n_ref = 0 
n_req = 583825 
total_req = 655524 

Dual Bus Interface Util: 
issued_total_row = 371338 
issued_total_col = 655524 
Row_Bus_Util =  0.109801 
CoL_Bus_Util = 0.193831 
Either_Row_CoL_Bus_Util = 0.292705 
Issued_on_Two_Bus_Simul_Util = 0.010927 
issued_two_Eff = 0.037330 
queue_avg = 46.613567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.6136
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3381930 n_nop=2394924 n_act=184513 n_pre=184497 n_ref_event=0 n_req=582608 n_rd=519940 n_rd_L2_A=0 n_write=0 n_wr_bk=134548 bw_util=0.7741
n_activity=3360356 dram_eff=0.7791
bk0: 32578a 1323642i bk1: 32559a 1331736i bk2: 32620a 1326102i bk3: 32574a 1324922i bk4: 32584a 1316344i bk5: 32372a 1355077i bk6: 32422a 1348899i bk7: 32636a 1290451i bk8: 32446a 1399531i bk9: 32349a 1407298i bk10: 32460a 1374284i bk11: 32798a 1297150i bk12: 32287a 1389943i bk13: 32445a 1364357i bk14: 32565a 1353126i bk15: 32245a 1394260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683305
Row_Buffer_Locality_read = 0.751175
Row_Buffer_Locality_write = 0.120205
Bank_Level_Parallism = 9.852633
Bank_Level_Parallism_Col = 6.711767
Bank_Level_Parallism_Ready = 2.262754
write_to_read_ratio_blp_rw_average = 0.458999
GrpLevelPara = 3.450016 

BW Util details:
bwutil = 0.774100 
total_CMD = 3381930 
util_bw = 2617952 
Wasted_Col = 727604 
Wasted_Row = 10311 
Idle = 26063 

BW Util Bottlenecks: 
RCDc_limit = 773541 
RCDWRc_limit = 191903 
WTRc_limit = 1031441 
RTWc_limit = 2092151 
CCDLc_limit = 546149 
rwq = 0 
CCDLc_limit_alone = 313320 
WTRc_limit_alone = 977626 
RTWc_limit_alone = 1913137 

Commands details: 
total_CMD = 3381930 
n_nop = 2394924 
Read = 519940 
Write = 0 
L2_Alloc = 0 
L2_WB = 134548 
n_act = 184513 
n_pre = 184497 
n_ref = 0 
n_req = 582608 
total_req = 654488 

Dual Bus Interface Util: 
issued_total_row = 369010 
issued_total_col = 654488 
Row_Bus_Util =  0.109112 
CoL_Bus_Util = 0.193525 
Either_Row_CoL_Bus_Util = 0.291847 
Issued_on_Two_Bus_Simul_Util = 0.010790 
issued_two_Eff = 0.036972 
queue_avg = 45.908070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.9081
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3381930 n_nop=2387471 n_act=186737 n_pre=186721 n_ref_event=0 n_req=585945 n_rd=522136 n_rd_L2_A=0 n_write=0 n_wr_bk=135719 bw_util=0.7781
n_activity=3359733 dram_eff=0.7832
bk0: 32613a 1317612i bk1: 32569a 1302539i bk2: 32488a 1320184i bk3: 32547a 1323114i bk4: 32553a 1317898i bk5: 32654a 1265464i bk6: 32704a 1317640i bk7: 32731a 1274323i bk8: 32771a 1302667i bk9: 32785a 1278709i bk10: 32562a 1351673i bk11: 32695a 1290762i bk12: 32606a 1300714i bk13: 32751a 1284774i bk14: 32495a 1310070i bk15: 32612a 1278841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681313
Row_Buffer_Locality_read = 0.749810
Row_Buffer_Locality_write = 0.120814
Bank_Level_Parallism = 10.081017
Bank_Level_Parallism_Col = 6.837593
Bank_Level_Parallism_Ready = 2.276442
write_to_read_ratio_blp_rw_average = 0.462547
GrpLevelPara = 3.479818 

BW Util details:
bwutil = 0.778082 
total_CMD = 3381930 
util_bw = 2631420 
Wasted_Col = 715393 
Wasted_Row = 9123 
Idle = 25994 

BW Util Bottlenecks: 
RCDc_limit = 767497 
RCDWRc_limit = 190668 
WTRc_limit = 1033681 
RTWc_limit = 2141675 
CCDLc_limit = 554615 
rwq = 0 
CCDLc_limit_alone = 311398 
WTRc_limit_alone = 978802 
RTWc_limit_alone = 1953337 

Commands details: 
total_CMD = 3381930 
n_nop = 2387471 
Read = 522136 
Write = 0 
L2_Alloc = 0 
L2_WB = 135719 
n_act = 186737 
n_pre = 186721 
n_ref = 0 
n_req = 585945 
total_req = 657855 

Dual Bus Interface Util: 
issued_total_row = 373458 
issued_total_col = 657855 
Row_Bus_Util =  0.110427 
CoL_Bus_Util = 0.194521 
Either_Row_CoL_Bus_Util = 0.294051 
Issued_on_Two_Bus_Simul_Util = 0.010897 
issued_two_Eff = 0.037059 
queue_avg = 48.337009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.337
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3381930 n_nop=2389533 n_act=185967 n_pre=185951 n_ref_event=0 n_req=584954 n_rd=521382 n_rd_L2_A=0 n_write=0 n_wr_bk=135794 bw_util=0.7773
n_activity=3360201 dram_eff=0.7823
bk0: 32504a 1347061i bk1: 32656a 1286049i bk2: 32791a 1301493i bk3: 32735a 1285280i bk4: 32625a 1323716i bk5: 32653a 1273128i bk6: 32613a 1311499i bk7: 32526a 1285534i bk8: 32565a 1336057i bk9: 32459a 1366602i bk10: 32606a 1322202i bk11: 32456a 1326778i bk12: 32474a 1321462i bk13: 32658a 1287361i bk14: 32550a 1314661i bk15: 32511a 1331033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682090
Row_Buffer_Locality_read = 0.750360
Row_Buffer_Locality_write = 0.122176
Bank_Level_Parallism = 10.024711
Bank_Level_Parallism_Col = 6.797777
Bank_Level_Parallism_Ready = 2.265879
write_to_read_ratio_blp_rw_average = 0.462632
GrpLevelPara = 3.472992 

BW Util details:
bwutil = 0.777279 
total_CMD = 3381930 
util_bw = 2628704 
Wasted_Col = 718164 
Wasted_Row = 9379 
Idle = 25683 

BW Util Bottlenecks: 
RCDc_limit = 768284 
RCDWRc_limit = 190626 
WTRc_limit = 1027114 
RTWc_limit = 2139154 
CCDLc_limit = 554487 
rwq = 0 
CCDLc_limit_alone = 313603 
WTRc_limit_alone = 972659 
RTWc_limit_alone = 1952725 

Commands details: 
total_CMD = 3381930 
n_nop = 2389533 
Read = 521382 
Write = 0 
L2_Alloc = 0 
L2_WB = 135794 
n_act = 185967 
n_pre = 185951 
n_ref = 0 
n_req = 584954 
total_req = 657176 

Dual Bus Interface Util: 
issued_total_row = 371918 
issued_total_col = 657176 
Row_Bus_Util =  0.109972 
CoL_Bus_Util = 0.194320 
Either_Row_CoL_Bus_Util = 0.293441 
Issued_on_Two_Bus_Simul_Util = 0.010851 
issued_two_Eff = 0.036978 
queue_avg = 47.941341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.9413
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3381930 n_nop=2392024 n_act=185233 n_pre=185217 n_ref_event=0 n_req=583807 n_rd=520731 n_rd_L2_A=0 n_write=0 n_wr_bk=134977 bw_util=0.7755
n_activity=3360359 dram_eff=0.7805
bk0: 32587a 1348307i bk1: 32625a 1322204i bk2: 32627a 1336333i bk3: 32607a 1302639i bk4: 32544a 1329087i bk5: 32552a 1299609i bk6: 32551a 1321835i bk7: 32679a 1324865i bk8: 32446a 1387284i bk9: 32637a 1346153i bk10: 32556a 1331720i bk11: 32626a 1306261i bk12: 32264a 1363469i bk13: 32289a 1343445i bk14: 32548a 1319414i bk15: 32593a 1283640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682722
Row_Buffer_Locality_read = 0.750812
Row_Buffer_Locality_write = 0.120601
Bank_Level_Parallism = 9.953559
Bank_Level_Parallism_Col = 6.772385
Bank_Level_Parallism_Ready = 2.258959
write_to_read_ratio_blp_rw_average = 0.462083
GrpLevelPara = 3.468209 

BW Util details:
bwutil = 0.775543 
total_CMD = 3381930 
util_bw = 2622832 
Wasted_Col = 722973 
Wasted_Row = 9766 
Idle = 26359 

BW Util Bottlenecks: 
RCDc_limit = 771022 
RCDWRc_limit = 191275 
WTRc_limit = 1029998 
RTWc_limit = 2148160 
CCDLc_limit = 554439 
rwq = 0 
CCDLc_limit_alone = 314668 
WTRc_limit_alone = 975881 
RTWc_limit_alone = 1962506 

Commands details: 
total_CMD = 3381930 
n_nop = 2392024 
Read = 520731 
Write = 0 
L2_Alloc = 0 
L2_WB = 134977 
n_act = 185233 
n_pre = 185217 
n_ref = 0 
n_req = 583807 
total_req = 655708 

Dual Bus Interface Util: 
issued_total_row = 370450 
issued_total_col = 655708 
Row_Bus_Util =  0.109538 
CoL_Bus_Util = 0.193886 
Either_Row_CoL_Bus_Util = 0.292704 
Issued_on_Two_Bus_Simul_Util = 0.010719 
issued_two_Eff = 0.036622 
queue_avg = 47.096333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.0963

========= L2 cache stats =========
L2_cache_bank[0]: Access = 375930, Miss = 259989, Miss_rate = 0.692, Pending_hits = 11113, Reservation_fails = 0
L2_cache_bank[1]: Access = 367243, Miss = 260236, Miss_rate = 0.709, Pending_hits = 1919, Reservation_fails = 0
L2_cache_bank[2]: Access = 367721, Miss = 260257, Miss_rate = 0.708, Pending_hits = 1867, Reservation_fails = 0
L2_cache_bank[3]: Access = 378447, Miss = 260714, Miss_rate = 0.689, Pending_hits = 1827, Reservation_fails = 0
L2_cache_bank[4]: Access = 376971, Miss = 259621, Miss_rate = 0.689, Pending_hits = 1806, Reservation_fails = 0
L2_cache_bank[5]: Access = 366805, Miss = 259972, Miss_rate = 0.709, Pending_hits = 1764, Reservation_fails = 0
L2_cache_bank[6]: Access = 1045636, Miss = 260736, Miss_rate = 0.249, Pending_hits = 1886, Reservation_fails = 0
L2_cache_bank[7]: Access = 367354, Miss = 260437, Miss_rate = 0.709, Pending_hits = 1938, Reservation_fails = 298
L2_cache_bank[8]: Access = 376965, Miss = 260081, Miss_rate = 0.690, Pending_hits = 11260, Reservation_fails = 0
L2_cache_bank[9]: Access = 366626, Miss = 259976, Miss_rate = 0.709, Pending_hits = 1858, Reservation_fails = 0
L2_cache_bank[10]: Access = 367352, Miss = 259888, Miss_rate = 0.707, Pending_hits = 1830, Reservation_fails = 0
L2_cache_bank[11]: Access = 377297, Miss = 260044, Miss_rate = 0.689, Pending_hits = 1859, Reservation_fails = 0
L2_cache_bank[12]: Access = 377745, Miss = 260093, Miss_rate = 0.689, Pending_hits = 1796, Reservation_fails = 0
L2_cache_bank[13]: Access = 367990, Miss = 260537, Miss_rate = 0.708, Pending_hits = 1841, Reservation_fails = 0
L2_cache_bank[14]: Access = 367464, Miss = 260202, Miss_rate = 0.708, Pending_hits = 1862, Reservation_fails = 0
L2_cache_bank[15]: Access = 366951, Miss = 260368, Miss_rate = 0.710, Pending_hits = 1978, Reservation_fails = 0
L2_cache_bank[16]: Access = 375990, Miss = 259962, Miss_rate = 0.691, Pending_hits = 11324, Reservation_fails = 0
L2_cache_bank[17]: Access = 366730, Miss = 259979, Miss_rate = 0.709, Pending_hits = 1899, Reservation_fails = 553
L2_cache_bank[18]: Access = 369028, Miss = 260794, Miss_rate = 0.707, Pending_hits = 1902, Reservation_fails = 0
L2_cache_bank[19]: Access = 380401, Miss = 261344, Miss_rate = 0.687, Pending_hits = 1936, Reservation_fails = 0
L2_cache_bank[20]: Access = 379021, Miss = 260728, Miss_rate = 0.688, Pending_hits = 1903, Reservation_fails = 0
L2_cache_bank[21]: Access = 368280, Miss = 260655, Miss_rate = 0.708, Pending_hits = 1955, Reservation_fails = 0
L2_cache_bank[22]: Access = 367754, Miss = 260124, Miss_rate = 0.707, Pending_hits = 1869, Reservation_fails = 0
L2_cache_bank[23]: Access = 367340, Miss = 260608, Miss_rate = 0.709, Pending_hits = 1823, Reservation_fails = 0
L2_total_cache_accesses = 9589041
L2_total_cache_misses = 6247345
L2_total_cache_miss_rate = 0.6515
L2_total_cache_pending_hits = 73015
L2_total_cache_reservation_fails = 851
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 513026
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 73015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2234760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4012571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 73015
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2755655
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6833372
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2755669
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 553
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 298
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.197

icnt_total_pkts_mem_to_simt=9589041
icnt_total_pkts_simt_to_mem=9589041
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9589041
Req_Network_cycles = 1318765
Req_Network_injected_packets_per_cycle =       7.2712 
Req_Network_conflicts_per_cycle =       3.8113
Req_Network_conflicts_per_cycle_util =       3.8315
Req_Bank_Level_Parallism =       7.3098
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.4042
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3562

Reply_Network_injected_packets_num = 9589041
Reply_Network_cycles = 1318765
Reply_Network_injected_packets_per_cycle =        7.2712
Reply_Network_conflicts_per_cycle =        3.4326
Reply_Network_conflicts_per_cycle_util =       3.4505
Reply_Bank_Level_Parallism =       7.3091
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.5854
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2424
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 46 min, 2 sec (13562 sec)
gpgpu_simulation_rate = 38342 (inst/sec)
gpgpu_simulation_rate = 97 (cycle/sec)
gpgpu_silicon_slowdown = 14072164x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddf21034c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210340..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8875cdd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x450 (cc_base.1.sm_75.ptx:223) @%p1 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (cc_base.1.sm_75.ptx:232) @%p2 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4c8 (cc_base.1.sm_75.ptx:241) @%p3 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 554441
gpu_sim_insn = 288159448
gpu_ipc =     519.7297
gpu_tot_sim_cycle = 1873206
gpu_tot_sim_insn = 808155406
gpu_tot_ipc =     431.4290
gpu_tot_issued_cta = 60422
gpu_occupancy = 85.1669% 
gpu_tot_occupancy = 76.1823% 
max_total_param_size = 0
gpu_stall_dramfull = 20347
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.6074
partiton_level_parallism_total  =       8.5547
partiton_level_parallism_util =      11.7295
partiton_level_parallism_util_total  =       8.6133
L2_BW  =     507.0125 GB/Sec
L2_BW_total  =     373.6684 GB/Sec
gpu_total_sim_rate=40861

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1181959, Miss = 304493, Miss_rate = 0.258, Pending_hits = 87580, Reservation_fails = 151463
	L1D_cache_core[1]: Access = 1181695, Miss = 304687, Miss_rate = 0.258, Pending_hits = 87607, Reservation_fails = 154588
	L1D_cache_core[2]: Access = 1184748, Miss = 304104, Miss_rate = 0.257, Pending_hits = 87267, Reservation_fails = 153745
	L1D_cache_core[3]: Access = 1179617, Miss = 304332, Miss_rate = 0.258, Pending_hits = 87350, Reservation_fails = 155043
	L1D_cache_core[4]: Access = 1180280, Miss = 304026, Miss_rate = 0.258, Pending_hits = 87028, Reservation_fails = 152586
	L1D_cache_core[5]: Access = 1184394, Miss = 305627, Miss_rate = 0.258, Pending_hits = 87563, Reservation_fails = 155301
	L1D_cache_core[6]: Access = 1180395, Miss = 304083, Miss_rate = 0.258, Pending_hits = 87633, Reservation_fails = 149992
	L1D_cache_core[7]: Access = 1181641, Miss = 305431, Miss_rate = 0.258, Pending_hits = 87584, Reservation_fails = 148126
	L1D_cache_core[8]: Access = 1180192, Miss = 305075, Miss_rate = 0.258, Pending_hits = 87545, Reservation_fails = 152939
	L1D_cache_core[9]: Access = 1176954, Miss = 302671, Miss_rate = 0.257, Pending_hits = 87541, Reservation_fails = 154374
	L1D_cache_core[10]: Access = 1178384, Miss = 304209, Miss_rate = 0.258, Pending_hits = 86942, Reservation_fails = 149880
	L1D_cache_core[11]: Access = 1178891, Miss = 304660, Miss_rate = 0.258, Pending_hits = 87919, Reservation_fails = 155444
	L1D_cache_core[12]: Access = 1176495, Miss = 303486, Miss_rate = 0.258, Pending_hits = 87375, Reservation_fails = 152963
	L1D_cache_core[13]: Access = 1179807, Miss = 302572, Miss_rate = 0.256, Pending_hits = 87431, Reservation_fails = 152294
	L1D_cache_core[14]: Access = 1183636, Miss = 304480, Miss_rate = 0.257, Pending_hits = 87879, Reservation_fails = 155355
	L1D_cache_core[15]: Access = 1176148, Miss = 305575, Miss_rate = 0.260, Pending_hits = 87353, Reservation_fails = 150147
	L1D_cache_core[16]: Access = 1179251, Miss = 303270, Miss_rate = 0.257, Pending_hits = 87317, Reservation_fails = 154806
	L1D_cache_core[17]: Access = 1181755, Miss = 304946, Miss_rate = 0.258, Pending_hits = 87157, Reservation_fails = 150989
	L1D_cache_core[18]: Access = 1180760, Miss = 303676, Miss_rate = 0.257, Pending_hits = 87402, Reservation_fails = 154899
	L1D_cache_core[19]: Access = 1177843, Miss = 303299, Miss_rate = 0.258, Pending_hits = 86623, Reservation_fails = 149010
	L1D_cache_core[20]: Access = 1180951, Miss = 304468, Miss_rate = 0.258, Pending_hits = 87549, Reservation_fails = 154414
	L1D_cache_core[21]: Access = 1173245, Miss = 304551, Miss_rate = 0.260, Pending_hits = 87302, Reservation_fails = 155936
	L1D_cache_core[22]: Access = 1178488, Miss = 304280, Miss_rate = 0.258, Pending_hits = 87041, Reservation_fails = 150903
	L1D_cache_core[23]: Access = 1178134, Miss = 303842, Miss_rate = 0.258, Pending_hits = 87317, Reservation_fails = 152287
	L1D_cache_core[24]: Access = 1183392, Miss = 304735, Miss_rate = 0.258, Pending_hits = 87505, Reservation_fails = 152720
	L1D_cache_core[25]: Access = 1176864, Miss = 304115, Miss_rate = 0.258, Pending_hits = 87302, Reservation_fails = 155511
	L1D_cache_core[26]: Access = 1170434, Miss = 303224, Miss_rate = 0.259, Pending_hits = 86524, Reservation_fails = 158810
	L1D_cache_core[27]: Access = 1177668, Miss = 301857, Miss_rate = 0.256, Pending_hits = 86774, Reservation_fails = 156458
	L1D_cache_core[28]: Access = 1175531, Miss = 303058, Miss_rate = 0.258, Pending_hits = 86897, Reservation_fails = 154927
	L1D_cache_core[29]: Access = 1181619, Miss = 304258, Miss_rate = 0.257, Pending_hits = 88289, Reservation_fails = 152131
	L1D_total_cache_accesses = 35381171
	L1D_total_cache_misses = 9123090
	L1D_total_cache_miss_rate = 0.2579
	L1D_total_cache_pending_hits = 2620596
	L1D_total_cache_reservation_fails = 4598041
	L1D_cache_data_port_util = 0.423
	L1D_cache_fill_port_util = 0.163
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16735899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2620596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4156769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4508207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4966283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2620596
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6901586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28479547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6901624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4040249
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 467958
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 89834
ctas_completed 60422, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
40954, 41850, 41778, 41476, 41838, 42704, 42770, 42161, 40716, 41793, 42639, 41219, 41255, 41822, 42345, 42088, 40550, 41559, 41268, 41075, 41330, 41210, 41359, 41198, 41110, 41392, 42129, 42554, 42022, 42586, 41522, 42226, 
gpgpu_n_tot_thrd_icount = 1277680928
gpgpu_n_tot_w_icount = 39927529
gpgpu_n_stall_shd_mem = 6858249
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9123052
gpgpu_n_mem_write_global = 6901624
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 105869421
gpgpu_n_store_insn = 40072036
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 54138112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3794663
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3063586
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4984491	W0_Idle:574678	W0_Scoreboard:177961678	W1:3547868	W2:1700697	W3:1163514	W4:937400	W5:812842	W6:757384	W7:660945	W8:601797	W9:538157	W10:480956	W11:419712	W12:378911	W13:337813	W14:311238	W15:292664	W16:287450	W17:253952	W18:249340	W19:249944	W20:263938	W21:276209	W22:319364	W23:361393	W24:381795	W25:408549	W26:518107	W27:573795	W28:683053	W29:799316	W30:1164124	W31:1745450	W32:18449852
single_issue_nums: WS0:9905278	WS1:10025843	WS2:10016183	WS3:9980225	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 72984416 {8:9123052,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 276064960 {40:6901624,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 364922080 {40:9123052,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55212992 {8:6901624,}
maxmflatency = 2290 
max_icnt2mem_latency = 923 
maxmrqlatency = 1836 
max_icnt2sh_latency = 177 
averagemflatency = 391 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 96 
avg_icnt2sh_latency = 5 
mrq_lat_table:1753978 	145603 	232257 	440094 	928647 	1335307 	1582021 	1498758 	812811 	105021 	778 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5462709 	7298262 	3162072 	101632 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	12131963 	3184033 	576354 	122585 	9741 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10819505 	2841648 	1339986 	709305 	268878 	44093 	1261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	1711 	149 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      9728     10954      7721     11613      6211      5657      6349      6225      6503      6424      7161      7268      7387      7481      7693      7844 
dram[1]:     10954      8611      8881      8971      5881      5879      6222      6243      6762      6774      7361      7370      7528      7567      7762      7813 
dram[2]:     11166     11098     11706     11711      6198      6299      6391      6285      6537      6526      7311      7216      7468      7446      7748      7719 
dram[3]:     11147      8054     11790      8263      6279      5718      6321      6296      6790      6433      7235      7257      7463      7511      7729      7760 
dram[4]:      9807      8400      8746      8443      6203      6270      6270      5995      6568      6770      7216      7208      7455      7445      7713      7676 
dram[5]:     11105     11096      8969     11526      6245      6282      6365      6231      6769      6788      7322      7393      7536      7551      7850      7854 
dram[6]:     10083      8014      8399      9144      6237      6112      6404      6330      6791      6561      7266      7220      7494      7436      7789      7769 
dram[7]:      8443     11132      8760      8458      6278      5929      6260      6304      6528      6505      7227      7254      7480      7469      7774      7769 
dram[8]:      8127      9794     11625     11631      6289      6292      6380      6232      6808      6477      7191      7225      7428      7422      7700      7838 
dram[9]:      8601      8490      8603     11661      6260      5852      5834      6360      6825      6828      7308      7410      7524      7558      7945      7933 
dram[10]:     11126     11119      8577     11608      6310      6373      6271      6315      6478      6495      7307      7201      7468      7434      7852      7804 
dram[11]:      8880     11131      9129      8292      6351      6273      6296      6299      6769      6500      7204      7240      7449      7508      7765      7780 
average row accesses per activate:
dram[0]:  2.924873  2.942289  2.938576  2.936408  2.901679  2.993984  2.944636  2.969408  2.936190  3.024392  2.961543  2.962397  2.984381  3.011811  3.022141  2.993431 
dram[1]:  2.968036  2.933210  2.956808  2.985228  2.920146  2.928458  2.987232  2.955043  2.948123  3.001637  2.943670  2.971225  2.953368  2.961818  2.970375  2.967017 
dram[2]:  2.983420  2.947612  2.939519  2.963294  2.960640  2.988475  2.944221  2.984152  3.016703  2.991534  2.918305  2.971264  2.941521  2.969808  2.950055  2.949371 
dram[3]:  2.913653  2.906701  2.914722  2.976708  2.975411  3.005602  2.919137  2.946325  2.953719  3.006832  2.912863  2.943008  2.926988  2.950265  2.935222  2.961112 
dram[4]:  2.931258  2.941766  2.968147  2.964530  2.924522  2.944469  2.973321  2.981127  2.944093  2.986204  2.933558  2.984296  2.942873  3.011107  2.941169  2.955381 
dram[5]:  2.948161  2.911853  2.940369  2.946117  2.918052  2.963207  2.951082  2.978638  2.964594  2.973302  2.962015  2.995774  2.908983  2.956296  2.986947  2.978575 
dram[6]:  2.913853  2.892711  2.976802  3.006981  2.926500  2.971192  2.950616  2.944402  2.990360  2.975960  2.964859  2.925949  2.965118  2.968096  2.930176  2.976129 
dram[7]:  2.895274  2.891322  2.960807  2.979646  2.920842  2.956477  2.932614  3.013115  2.948971  2.967933  2.917566  2.928716  2.980289  2.983491  2.952185  2.913855 
dram[8]:  2.929933  2.960670  2.938089  2.957386  2.909658  2.985683  2.953114  2.954092  2.973010  3.016582  2.934049  2.904473  2.998093  2.974867  2.908215  2.994547 
dram[9]:  2.938395  2.964102  2.940958  2.950109  2.945420  2.941083  2.931035  2.931322  2.943783  2.916145  2.937086  2.943763  2.933232  2.941351  2.931672  2.945135 
dram[10]:  2.953192  2.922139  2.904099  2.939667  2.948964  2.950870  2.977242  3.001045  2.931238  2.982704  2.920096  2.976609  2.975692  2.951188  2.925956  2.957476 
dram[11]:  2.935825  2.946122  2.939975  2.927987  2.927980  2.948803  2.979261  2.956711  2.962963  2.966585  2.929385  2.927434  3.043601  3.010158  2.937979  2.955549 
average row locality = 8835275/2990944 = 2.954009
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     41132     41132     40706     40966     40809     40698     40935     40841     41230     40708     40887     40753     40422     40652     40143     40462 
dram[1]:     40721     41033     40740     41013     41023     41032     40804     40770     40844     40697     40830     40678     40890     41054     40665     40813 
dram[2]:     40496     40803     40918     40889     40557     40565     40802     40384     40503     40802     40794     40736     40863     40836     40704     41016 
dram[3]:     40967     41156     40981     40628     40697     40455     41029     41038     40788     40708     40998     40977     41001     40967     40722     40824 
dram[4]:     40894     40930     40710     40741     40745     40800     40676     40758     40944     40783     40879     40744     40933     40711     40736     40656 
dram[5]:     40886     41153     40713     40918     40902     40695     40723     40611     40567     40750     40745     40295     41192     41000     40498     40654 
dram[6]:     41125     41508     40660     40584     40917     40844     40754     40976     40815     40853     40485     40846     40908     40963     40888     40703 
dram[7]:     41004     41276     40710     40480     40806     40701     40920     40495     40827     40926     40985     41135     40656     40549     40774     41157 
dram[8]:     40948     40742     40976     40764     40920     40517     40644     40899     40931     40607     40777     41196     40512     40645     41029     40534 
dram[9]:     40984     40921     40632     40865     40761     40923     41178     41079     41181     41224     40903     41093     40899     41207     40804     40997 
dram[10]:     40801     40987     41113     41034     40855     40870     40627     40638     40925     40775     40988     40721     40579     40941     40819     40864 
dram[11]:     40895     41037     40894     40904     40753     40800     40723     41008     40728     40974     40816     40855     40256     40486     40757     40827 
total dram reads = 7838401
bank skew: 41508/40143 = 1.03
chip skew: 655651/651668 = 1.01
number of total write accesses:
dram[0]:     13304     13395     13401     13458     13440     13345     13616     13569     13415     13414     13326     13442     13493     13533     13282     13304 
dram[1]:     13336     13302     13275     13270     13455     13555     13647     13745     13427     13417     13486     13531     13572     13619     13391     13519 
dram[2]:     13156     13298     13397     13358     13463     13355     13529     13465     13252     13386     13458     13555     13597     13443     13434     13413 
dram[3]:     13382     13352     13445     13288     13317     13397     13713     13656     13452     13293     13499     13518     13474     13484     13370     13404 
dram[4]:     13345     13272     13323     13294     13441     13504     13572     13530     13395     13353     13449     13551     13402     13309     13366     13438 
dram[5]:     13236     13388     13325     13354     13546     13498     13705     13610     13332     13382     13444     13291     13445     13460     13175     13353 
dram[6]:     13423     13333     13314     13223     13446     13459     13566     13566     13368     13481     13414     13677     13420     13538     13372     13318 
dram[7]:     13335     13384     13371     13422     13494     13461     13530     13524     13457     13414     13468     13539     13463     13342     13297     13468 
dram[8]:     13334     13371     13311     13402     13524     13442     13519     13640     13391     13323     13386     13544     13346     13400     13355     13201 
dram[9]:     13350     13307     13377     13302     13491     13572     13535     13606     13640     13628     13467     13491     13539     13543     13397     13459 
dram[10]:     13293     13484     13458     13452     13567     13583     13673     13694     13531     13401     13487     13428     13443     13531     13442     13351 
dram[11]:     13283     13287     13372     13420     13477     13494     13552     13546     13393     13470     13498     13508     13410     13357     13384     13486 
total dram writes = 2579810
bank skew: 13745/13156 = 1.04
chip skew: 215818/214489 = 1.01
average mf latency per bank:
dram[0]:        587       582       589       582       587       582       594       587       601       598       595       589       593       589       586       583
dram[1]:        575       593       585       601       581       598       587       599       591       609       581       594       584       600       581       595
dram[2]:        560       572       569       581       568       575       570       581       577       588       565       576       567       578       565       573
dram[3]:        590       586       594       589       592       585       601       591       605       599       597       592       596       587      3792       586
dram[4]:        594       583       597       591       591       585       599       588       610       600       595       588       595       583       593       583
dram[5]:        571       583       576       590       580       590       581       590       590       603       579       587       579       592       574       589
dram[6]:        563       578       567       581       569       581       578       584       584       596       571       581       567       580       565       576
dram[7]:        570       575       580       579       579       581       582       588       587       592       579       582       579       583       576       587
dram[8]:        582       571       587       578       587       575       589       586       598       591       580       578       585       579       583       578
dram[9]:        583       596       586       605       587       600       595       609       606       621       584       609       589       605       586       597
dram[10]:        570       574       578       589       575       584       580       591       587       591       576       582       575       587       572       577
dram[11]:        567       577       574       579       571       574       580       582       583       587       578       580       578       582       576       573
maximum mf latency per bank:
dram[0]:       1529      1648      1681      1952      1546      1667      1807      1728      1705      1978      1600      1627      1524      1588      1698      1808
dram[1]:       1646      1685      1581      1659      1848      1746      1764      1788      1805      2023      1863      1711      1692      2007      1592      2020
dram[2]:       1505      1487      1750      1615      1568      1570      1422      1458      1508      1747      1417      1478      1584      1591      1564      1456
dram[3]:       1648      1976      2290      1503      1736      1607      1638      1717      1572      1732      1470      1754      1571      1771      1661      1777
dram[4]:       1522      1541      1616      1672      1778      1622      1641      1642      1713      1939      1560      1621      1575      1540      1571      1644
dram[5]:       1416      1516      1679      1682      1722      1737      1670      1797      1639      1808      1576      1754      1465      1450      1393      1957
dram[6]:       1538      1690      1549      1657      1814      1557      1620      1442      1640      1870      1705      1443      1468      1557      1546      1702
dram[7]:       1629      1836      1669      1641      1722      1652      1883      1985      1510      1585      1673      1735      1578      1642      1742      1604
dram[8]:       1513      1869      1523      1824      1746      1639      1570      1579      1689      1946      1513      1881      1575      1576      1544      1685
dram[9]:       1711      1517      1744      1604      1698      1837      1629      1700      1734      1932      1653      1541      1588      1773      1465      1762
dram[10]:       1621      1643      1744      1644      1627      1892      1573      1549      1662      1750      1630      1475      1629      1508      1726      1666
dram[11]:       1640      1765      1738      1960      1653      1776      1585      1681      1780      1495      1484      1692      1490      1688      1662      1709

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4803775 n_nop=3489073 n_act=247996 n_pre=247980 n_ref_event=0 n_req=735276 n_rd=652476 n_rd_L2_A=0 n_write=0 n_wr_bk=214737 bw_util=0.7221
n_activity=4703110 dram_eff=0.7376
bk0: 41132a 2182389i bk1: 41132a 2152584i bk2: 40706a 2188902i bk3: 40966a 2156309i bk4: 40809a 2152228i bk5: 40698a 2209615i bk6: 40935a 2163641i bk7: 40841a 2157040i bk8: 41230a 2189999i bk9: 40708a 2229590i bk10: 40887a 2226906i bk11: 40753a 2219327i bk12: 40422a 2208228i bk13: 40652a 2176646i bk14: 40143a 2279025i bk15: 40462a 2236347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.662724
Row_Buffer_Locality_read = 0.728957
Row_Buffer_Locality_write = 0.140797
Bank_Level_Parallism = 9.118370
Bank_Level_Parallism_Col = 6.126659
Bank_Level_Parallism_Ready = 2.149874
write_to_read_ratio_blp_rw_average = 0.440096
GrpLevelPara = 3.267831 

BW Util details:
bwutil = 0.722110 
total_CMD = 4803775 
util_bw = 3468852 
Wasted_Col = 1152723 
Wasted_Row = 40832 
Idle = 141368 

BW Util Bottlenecks: 
RCDc_limit = 1185758 
RCDWRc_limit = 269791 
WTRc_limit = 1577280 
RTWc_limit = 2600707 
CCDLc_limit = 756467 
rwq = 0 
CCDLc_limit_alone = 448099 
WTRc_limit_alone = 1486560 
RTWc_limit_alone = 2383059 

Commands details: 
total_CMD = 4803775 
n_nop = 3489073 
Read = 652476 
Write = 0 
L2_Alloc = 0 
L2_WB = 214737 
n_act = 247996 
n_pre = 247980 
n_ref = 0 
n_req = 735276 
total_req = 867213 

Dual Bus Interface Util: 
issued_total_row = 495976 
issued_total_col = 867213 
Row_Bus_Util =  0.103247 
CoL_Bus_Util = 0.180527 
Either_Row_CoL_Bus_Util = 0.273681 
Issued_on_Two_Bus_Simul_Util = 0.010094 
issued_two_Eff = 0.036881 
queue_avg = 37.783508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.7835
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4803775 n_nop=3485448 n_act=249064 n_pre=249048 n_ref_event=0 n_req=737036 n_rd=653607 n_rd_L2_A=0 n_write=0 n_wr_bk=215547 bw_util=0.7237
n_activity=4706930 dram_eff=0.7386
bk0: 40721a 2209821i bk1: 41033a 2169792i bk2: 40740a 2202658i bk3: 41013a 2192880i bk4: 41023a 2165531i bk5: 41032a 2147324i bk6: 40804a 2170588i bk7: 40770a 2147415i bk8: 40844a 2215489i bk9: 40697a 2226260i bk10: 40830a 2183421i bk11: 40678a 2204714i bk12: 40890a 2152706i bk13: 41054a 2150101i bk14: 40665a 2208708i bk15: 40813a 2179112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.662079
Row_Buffer_Locality_read = 0.728796
Row_Buffer_Locality_write = 0.139400
Bank_Level_Parallism = 9.154901
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.148024
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.723726 
total_CMD = 4803775 
util_bw = 3476616 
Wasted_Col = 1148449 
Wasted_Row = 41475 
Idle = 137235 

BW Util Bottlenecks: 
RCDc_limit = 1178601 
RCDWRc_limit = 271813 
WTRc_limit = 1570366 
RTWc_limit = 2626142 
CCDLc_limit = 757941 
rwq = 0 
CCDLc_limit_alone = 449390 
WTRc_limit_alone = 1479918 
RTWc_limit_alone = 2408039 

Commands details: 
total_CMD = 4803775 
n_nop = 3485448 
Read = 653607 
Write = 0 
L2_Alloc = 0 
L2_WB = 215547 
n_act = 249064 
n_pre = 249048 
n_ref = 0 
n_req = 737036 
total_req = 869154 

Dual Bus Interface Util: 
issued_total_row = 498112 
issued_total_col = 869154 
Row_Bus_Util =  0.103692 
CoL_Bus_Util = 0.180931 
Either_Row_CoL_Bus_Util = 0.274436 
Issued_on_Two_Bus_Simul_Util = 0.010188 
issued_two_Eff = 0.037122 
queue_avg = 38.522839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.5228
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4803775 n_nop=3490303 n_act=247821 n_pre=247805 n_ref_event=0 n_req=734397 n_rd=651668 n_rd_L2_A=0 n_write=0 n_wr_bk=214559 bw_util=0.7213
n_activity=4705834 dram_eff=0.7363
bk0: 40496a 2255415i bk1: 40803a 2192732i bk2: 40918a 2176633i bk3: 40889a 2172535i bk4: 40557a 2218150i bk5: 40565a 2239532i bk6: 40802a 2209136i bk7: 40384a 2203811i bk8: 40503a 2295032i bk9: 40802a 2229521i bk10: 40794a 2220204i bk11: 40736a 2202132i bk12: 40863a 2170378i bk13: 40836a 2179773i bk14: 40704a 2222935i bk15: 41016a 2173081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.662557
Row_Buffer_Locality_read = 0.728985
Row_Buffer_Locality_write = 0.139298
Bank_Level_Parallism = 9.058773
Bank_Level_Parallism_Col = 6.091112
Bank_Level_Parallism_Ready = 2.130642
write_to_read_ratio_blp_rw_average = 0.441912
GrpLevelPara = 3.262373 

BW Util details:
bwutil = 0.721289 
total_CMD = 4803775 
util_bw = 3464908 
Wasted_Col = 1161822 
Wasted_Row = 40084 
Idle = 136961 

BW Util Bottlenecks: 
RCDc_limit = 1186641 
RCDWRc_limit = 273790 
WTRc_limit = 1574350 
RTWc_limit = 2625181 
CCDLc_limit = 765582 
rwq = 0 
CCDLc_limit_alone = 454126 
WTRc_limit_alone = 1483597 
RTWc_limit_alone = 2404478 

Commands details: 
total_CMD = 4803775 
n_nop = 3490303 
Read = 651668 
Write = 0 
L2_Alloc = 0 
L2_WB = 214559 
n_act = 247821 
n_pre = 247805 
n_ref = 0 
n_req = 734397 
total_req = 866227 

Dual Bus Interface Util: 
issued_total_row = 495626 
issued_total_col = 866227 
Row_Bus_Util =  0.103174 
CoL_Bus_Util = 0.180322 
Either_Row_CoL_Bus_Util = 0.273425 
Issued_on_Two_Bus_Simul_Util = 0.010071 
issued_two_Eff = 0.036834 
queue_avg = 37.073002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.073
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4803775 n_nop=3483934 n_act=250180 n_pre=250164 n_ref_event=0 n_req=737096 n_rd=653936 n_rd_L2_A=0 n_write=0 n_wr_bk=215044 bw_util=0.7236
n_activity=4708270 dram_eff=0.7383
bk0: 40967a 2152982i bk1: 41156a 2128037i bk2: 40981a 2153340i bk3: 40628a 2202091i bk4: 40697a 2235190i bk5: 40455a 2224327i bk6: 41029a 2146348i bk7: 41038a 2127192i bk8: 40788a 2198309i bk9: 40708a 2221136i bk10: 40998a 2150381i bk11: 40977a 2149423i bk12: 41001a 2140605i bk13: 40967a 2154778i bk14: 40722a 2202827i bk15: 40824a 2170036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660592
Row_Buffer_Locality_read = 0.726921
Row_Buffer_Locality_write = 0.139009
Bank_Level_Parallism = 9.186265
Bank_Level_Parallism_Col = 6.161865
Bank_Level_Parallism_Ready = 2.153489
write_to_read_ratio_blp_rw_average = 0.443801
GrpLevelPara = 3.282886 

BW Util details:
bwutil = 0.723581 
total_CMD = 4803775 
util_bw = 3475920 
Wasted_Col = 1154205 
Wasted_Row = 38800 
Idle = 134850 

BW Util Bottlenecks: 
RCDc_limit = 1187751 
RCDWRc_limit = 273661 
WTRc_limit = 1578503 
RTWc_limit = 2669672 
CCDLc_limit = 760946 
rwq = 0 
CCDLc_limit_alone = 448436 
WTRc_limit_alone = 1489326 
RTWc_limit_alone = 2446339 

Commands details: 
total_CMD = 4803775 
n_nop = 3483934 
Read = 653936 
Write = 0 
L2_Alloc = 0 
L2_WB = 215044 
n_act = 250180 
n_pre = 250164 
n_ref = 0 
n_req = 737096 
total_req = 868980 

Dual Bus Interface Util: 
issued_total_row = 500344 
issued_total_col = 868980 
Row_Bus_Util =  0.104156 
CoL_Bus_Util = 0.180895 
Either_Row_CoL_Bus_Util = 0.274751 
Issued_on_Two_Bus_Simul_Util = 0.010301 
issued_two_Eff = 0.037492 
queue_avg = 38.187286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.1873
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4803775 n_nop=3488039 n_act=248597 n_pre=248581 n_ref_event=0 n_req=735283 n_rd=652640 n_rd_L2_A=0 n_write=0 n_wr_bk=214544 bw_util=0.7221
n_activity=4705033 dram_eff=0.7372
bk0: 40894a 2169524i bk1: 40930a 2201786i bk2: 40710a 2216582i bk3: 40741a 2184326i bk4: 40745a 2186718i bk5: 40800a 2166948i bk6: 40676a 2219225i bk7: 40758a 2202730i bk8: 40944a 2222739i bk9: 40783a 2230983i bk10: 40879a 2180881i bk11: 40744a 2198642i bk12: 40933a 2185746i bk13: 40711a 2229589i bk14: 40736a 2202438i bk15: 40656a 2173139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661908
Row_Buffer_Locality_read = 0.728061
Row_Buffer_Locality_write = 0.139492
Bank_Level_Parallism = 9.102147
Bank_Level_Parallism_Col = 6.102205
Bank_Level_Parallism_Ready = 2.134243
write_to_read_ratio_blp_rw_average = 0.441107
GrpLevelPara = 3.265958 

BW Util details:
bwutil = 0.722085 
total_CMD = 4803775 
util_bw = 3468736 
Wasted_Col = 1155720 
Wasted_Row = 41471 
Idle = 137848 

BW Util Bottlenecks: 
RCDc_limit = 1190604 
RCDWRc_limit = 271357 
WTRc_limit = 1570551 
RTWc_limit = 2621004 
CCDLc_limit = 764099 
rwq = 0 
CCDLc_limit_alone = 455361 
WTRc_limit_alone = 1481296 
RTWc_limit_alone = 2401521 

Commands details: 
total_CMD = 4803775 
n_nop = 3488039 
Read = 652640 
Write = 0 
L2_Alloc = 0 
L2_WB = 214544 
n_act = 248597 
n_pre = 248581 
n_ref = 0 
n_req = 735283 
total_req = 867184 

Dual Bus Interface Util: 
issued_total_row = 497178 
issued_total_col = 867184 
Row_Bus_Util =  0.103497 
CoL_Bus_Util = 0.180521 
Either_Row_CoL_Bus_Util = 0.273896 
Issued_on_Two_Bus_Simul_Util = 0.010122 
issued_two_Eff = 0.036957 
queue_avg = 37.788490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.7885
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4803775 n_nop=3487935 n_act=248774 n_pre=248758 n_ref_event=0 n_req=735091 n_rd=652302 n_rd_L2_A=0 n_write=0 n_wr_bk=214544 bw_util=0.7218
n_activity=4704059 dram_eff=0.7371
bk0: 40886a 2205555i bk1: 41153a 2158558i bk2: 40713a 2187987i bk3: 40918a 2171503i bk4: 40902a 2154393i bk5: 40695a 2211421i bk6: 40723a 2190830i bk7: 40611a 2183851i bk8: 40567a 2248679i bk9: 40750a 2229359i bk10: 40745a 2234107i bk11: 40295a 2283014i bk12: 41192a 2176391i bk13: 41000a 2173311i bk14: 40498a 2265374i bk15: 40654a 2232199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661579
Row_Buffer_Locality_read = 0.727960
Row_Buffer_Locality_write = 0.138557
Bank_Level_Parallism = 9.079472
Bank_Level_Parallism_Col = 6.084603
Bank_Level_Parallism_Ready = 2.144527
write_to_read_ratio_blp_rw_average = 0.438743
GrpLevelPara = 3.265478 

BW Util details:
bwutil = 0.721804 
total_CMD = 4803775 
util_bw = 3467384 
Wasted_Col = 1155332 
Wasted_Row = 40648 
Idle = 140411 

BW Util Bottlenecks: 
RCDc_limit = 1188983 
RCDWRc_limit = 273236 
WTRc_limit = 1578024 
RTWc_limit = 2586382 
CCDLc_limit = 752241 
rwq = 0 
CCDLc_limit_alone = 447315 
WTRc_limit_alone = 1488211 
RTWc_limit_alone = 2371269 

Commands details: 
total_CMD = 4803775 
n_nop = 3487935 
Read = 652302 
Write = 0 
L2_Alloc = 0 
L2_WB = 214544 
n_act = 248774 
n_pre = 248758 
n_ref = 0 
n_req = 735091 
total_req = 866846 

Dual Bus Interface Util: 
issued_total_row = 497532 
issued_total_col = 866846 
Row_Bus_Util =  0.103571 
CoL_Bus_Util = 0.180451 
Either_Row_CoL_Bus_Util = 0.273918 
Issued_on_Two_Bus_Simul_Util = 0.010104 
issued_two_Eff = 0.036887 
queue_avg = 37.059441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.0594
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4803775 n_nop=3484785 n_act=249367 n_pre=249351 n_ref_event=0 n_req=736756 n_rd=653829 n_rd_L2_A=0 n_write=0 n_wr_bk=214918 bw_util=0.7234
n_activity=4706673 dram_eff=0.7383
bk0: 41125a 2170257i bk1: 41508a 2107025i bk2: 40660a 2196592i bk3: 40584a 2222286i bk4: 40917a 2184924i bk5: 40844a 2183517i bk6: 40754a 2186754i bk7: 40976a 2158468i bk8: 40815a 2266830i bk9: 40853a 2197459i bk10: 40485a 2241952i bk11: 40846a 2143130i bk12: 40908a 2209522i bk13: 40963a 2157638i bk14: 40888a 2198364i bk15: 40703a 2225943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661539
Row_Buffer_Locality_read = 0.727624
Row_Buffer_Locality_write = 0.140497
Bank_Level_Parallism = 9.122848
Bank_Level_Parallism_Col = 6.121600
Bank_Level_Parallism_Ready = 2.143253
write_to_read_ratio_blp_rw_average = 0.440213
GrpLevelPara = 3.272210 

BW Util details:
bwutil = 0.723387 
total_CMD = 4803775 
util_bw = 3474988 
Wasted_Col = 1153813 
Wasted_Row = 39556 
Idle = 135418 

BW Util Bottlenecks: 
RCDc_limit = 1185189 
RCDWRc_limit = 273606 
WTRc_limit = 1580901 
RTWc_limit = 2621107 
CCDLc_limit = 760221 
rwq = 0 
CCDLc_limit_alone = 451019 
WTRc_limit_alone = 1490208 
RTWc_limit_alone = 2402598 

Commands details: 
total_CMD = 4803775 
n_nop = 3484785 
Read = 653829 
Write = 0 
L2_Alloc = 0 
L2_WB = 214918 
n_act = 249367 
n_pre = 249351 
n_ref = 0 
n_req = 736756 
total_req = 868747 

Dual Bus Interface Util: 
issued_total_row = 498718 
issued_total_col = 868747 
Row_Bus_Util =  0.103818 
CoL_Bus_Util = 0.180847 
Either_Row_CoL_Bus_Util = 0.274574 
Issued_on_Two_Bus_Simul_Util = 0.010091 
issued_two_Eff = 0.036752 
queue_avg = 37.978634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.9786
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4803775 n_nop=3485017 n_act=250068 n_pre=250052 n_ref_event=0 n_req=736668 n_rd=653401 n_rd_L2_A=0 n_write=0 n_wr_bk=214969 bw_util=0.7231
n_activity=4706535 dram_eff=0.738
bk0: 41004a 2153165i bk1: 41276a 2125974i bk2: 40710a 2172484i bk3: 40480a 2190785i bk4: 40806a 2148010i bk5: 40701a 2173542i bk6: 40920a 2157606i bk7: 40495a 2207954i bk8: 40827a 2214418i bk9: 40926a 2198084i bk10: 40985a 2176983i bk11: 41135a 2145630i bk12: 40656a 2202875i bk13: 40549a 2168804i bk14: 40774a 2222474i bk15: 41157a 2111239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660547
Row_Buffer_Locality_read = 0.727128
Row_Buffer_Locality_write = 0.138086
Bank_Level_Parallism = 9.187491
Bank_Level_Parallism_Col = 6.151684
Bank_Level_Parallism_Ready = 2.150414
write_to_read_ratio_blp_rw_average = 0.441681
GrpLevelPara = 3.278642 

BW Util details:
bwutil = 0.723073 
total_CMD = 4803775 
util_bw = 3473480 
Wasted_Col = 1152389 
Wasted_Row = 40861 
Idle = 137045 

BW Util Bottlenecks: 
RCDc_limit = 1189826 
RCDWRc_limit = 274273 
WTRc_limit = 1584183 
RTWc_limit = 2628771 
CCDLc_limit = 758147 
rwq = 0 
CCDLc_limit_alone = 449223 
WTRc_limit_alone = 1492714 
RTWc_limit_alone = 2411316 

Commands details: 
total_CMD = 4803775 
n_nop = 3485017 
Read = 653401 
Write = 0 
L2_Alloc = 0 
L2_WB = 214969 
n_act = 250068 
n_pre = 250052 
n_ref = 0 
n_req = 736668 
total_req = 868370 

Dual Bus Interface Util: 
issued_total_row = 500120 
issued_total_col = 868370 
Row_Bus_Util =  0.104110 
CoL_Bus_Util = 0.180768 
Either_Row_CoL_Bus_Util = 0.274525 
Issued_on_Two_Bus_Simul_Util = 0.010353 
issued_two_Eff = 0.037711 
queue_avg = 37.840366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.8404
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4803775 n_nop=3488203 n_act=248814 n_pre=248798 n_ref_event=0 n_req=735300 n_rd=652641 n_rd_L2_A=0 n_write=0 n_wr_bk=214489 bw_util=0.722
n_activity=4706255 dram_eff=0.737
bk0: 40948a 2169299i bk1: 40742a 2194180i bk2: 40976a 2178855i bk3: 40764a 2187671i bk4: 40920a 2160847i bk5: 40517a 2212559i bk6: 40644a 2203531i bk7: 40899a 2145855i bk8: 40931a 2233697i bk9: 40607a 2254337i bk10: 40777a 2223140i bk11: 41196a 2145659i bk12: 40512a 2259545i bk13: 40645a 2223531i bk14: 41029a 2194759i bk15: 40534a 2248077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661621
Row_Buffer_Locality_read = 0.727932
Row_Buffer_Locality_write = 0.138061
Bank_Level_Parallism = 9.083775
Bank_Level_Parallism_Col = 6.094939
Bank_Level_Parallism_Ready = 2.144158
write_to_read_ratio_blp_rw_average = 0.441024
GrpLevelPara = 3.264627 

BW Util details:
bwutil = 0.722040 
total_CMD = 4803775 
util_bw = 3468520 
Wasted_Col = 1159915 
Wasted_Row = 39577 
Idle = 135763 

BW Util Bottlenecks: 
RCDc_limit = 1191545 
RCDWRc_limit = 273963 
WTRc_limit = 1575023 
RTWc_limit = 2613622 
CCDLc_limit = 755756 
rwq = 0 
CCDLc_limit_alone = 450379 
WTRc_limit_alone = 1485665 
RTWc_limit_alone = 2397603 

Commands details: 
total_CMD = 4803775 
n_nop = 3488203 
Read = 652641 
Write = 0 
L2_Alloc = 0 
L2_WB = 214489 
n_act = 248814 
n_pre = 248798 
n_ref = 0 
n_req = 735300 
total_req = 867130 

Dual Bus Interface Util: 
issued_total_row = 497612 
issued_total_col = 867130 
Row_Bus_Util =  0.103588 
CoL_Bus_Util = 0.180510 
Either_Row_CoL_Bus_Util = 0.273862 
Issued_on_Two_Bus_Simul_Util = 0.010236 
issued_two_Eff = 0.037375 
queue_avg = 37.037457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.0375
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4803775 n_nop=3479105 n_act=251556 n_pre=251540 n_ref_event=0 n_req=739464 n_rd=655651 n_rd_L2_A=0 n_write=0 n_wr_bk=215704 bw_util=0.7256
n_activity=4706850 dram_eff=0.7405
bk0: 40984a 2162863i bk1: 40921a 2152397i bk2: 40632a 2186119i bk3: 40865a 2172352i bk4: 40761a 2168991i bk5: 40923a 2116847i bk6: 41178a 2153177i bk7: 41079a 2122547i bk8: 41181a 2138880i bk9: 41224a 2117166i bk10: 40903a 2193216i bk11: 41093a 2131342i bk12: 40899a 2141306i bk13: 41207a 2123540i bk14: 40804a 2160270i bk15: 40997a 2119173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659818
Row_Buffer_Locality_read = 0.726451
Row_Buffer_Locality_write = 0.138570
Bank_Level_Parallism = 9.272669
Bank_Level_Parallism_Col = 6.192147
Bank_Level_Parallism_Ready = 2.158035
write_to_read_ratio_blp_rw_average = 0.443135
GrpLevelPara = 3.288881 

BW Util details:
bwutil = 0.725559 
total_CMD = 4803775 
util_bw = 3485420 
Wasted_Col = 1145683 
Wasted_Row = 37436 
Idle = 135236 

BW Util Bottlenecks: 
RCDc_limit = 1186657 
RCDWRc_limit = 271572 
WTRc_limit = 1582320 
RTWc_limit = 2659484 
CCDLc_limit = 764490 
rwq = 0 
CCDLc_limit_alone = 449649 
WTRc_limit_alone = 1492078 
RTWc_limit_alone = 2434885 

Commands details: 
total_CMD = 4803775 
n_nop = 3479105 
Read = 655651 
Write = 0 
L2_Alloc = 0 
L2_WB = 215704 
n_act = 251556 
n_pre = 251540 
n_ref = 0 
n_req = 739464 
total_req = 871355 

Dual Bus Interface Util: 
issued_total_row = 503096 
issued_total_col = 871355 
Row_Bus_Util =  0.104729 
CoL_Bus_Util = 0.181390 
Either_Row_CoL_Bus_Util = 0.275756 
Issued_on_Two_Bus_Simul_Util = 0.010363 
issued_two_Eff = 0.037580 
queue_avg = 39.015755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.0158
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4803775 n_nop=3484148 n_act=249805 n_pre=249789 n_ref_event=0 n_req=737122 n_rd=653537 n_rd_L2_A=0 n_write=0 n_wr_bk=215818 bw_util=0.7239
n_activity=4706783 dram_eff=0.7388
bk0: 40801a 2208455i bk1: 40987a 2131700i bk2: 41113a 2151102i bk3: 41034a 2147213i bk4: 40855a 2190693i bk5: 40870a 2137728i bk6: 40627a 2193524i bk7: 40638a 2164998i bk8: 40925a 2181031i bk9: 40775a 2213770i bk10: 40988a 2167742i bk11: 40721a 2188262i bk12: 40579a 2194425i bk13: 40941a 2151910i bk14: 40819a 2174689i bk15: 40864a 2189556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661113
Row_Buffer_Locality_read = 0.727778
Row_Buffer_Locality_write = 0.139870
Bank_Level_Parallism = 9.182572
Bank_Level_Parallism_Col = 6.141052
Bank_Level_Parallism_Ready = 2.143333
write_to_read_ratio_blp_rw_average = 0.442973
GrpLevelPara = 3.276598 

BW Util details:
bwutil = 0.723893 
total_CMD = 4803775 
util_bw = 3477420 
Wasted_Col = 1150133 
Wasted_Row = 39662 
Idle = 136560 

BW Util Bottlenecks: 
RCDc_limit = 1180919 
RCDWRc_limit = 273026 
WTRc_limit = 1567733 
RTWc_limit = 2636503 
CCDLc_limit = 764817 
rwq = 0 
CCDLc_limit_alone = 453450 
WTRc_limit_alone = 1477694 
RTWc_limit_alone = 2415175 

Commands details: 
total_CMD = 4803775 
n_nop = 3484148 
Read = 653537 
Write = 0 
L2_Alloc = 0 
L2_WB = 215818 
n_act = 249805 
n_pre = 249789 
n_ref = 0 
n_req = 737122 
total_req = 869355 

Dual Bus Interface Util: 
issued_total_row = 499594 
issued_total_col = 869355 
Row_Bus_Util =  0.104000 
CoL_Bus_Util = 0.180973 
Either_Row_CoL_Bus_Util = 0.274706 
Issued_on_Two_Bus_Simul_Util = 0.010267 
issued_two_Eff = 0.037376 
queue_avg = 38.487534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.4875
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4803775 n_nop=3486841 n_act=248951 n_pre=248935 n_ref_event=0 n_req=735786 n_rd=652713 n_rd_L2_A=0 n_write=0 n_wr_bk=214937 bw_util=0.7225
n_activity=4707549 dram_eff=0.7372
bk0: 40895a 2202667i bk1: 41037a 2166820i bk2: 40894a 2194438i bk3: 40904a 2161217i bk4: 40753a 2184236i bk5: 40800a 2151517i bk6: 40723a 2200707i bk7: 41008a 2183990i bk8: 40728a 2248067i bk9: 40974a 2196104i bk10: 40816a 2190392i bk11: 40855a 2161267i bk12: 40256a 2259961i bk13: 40486a 2215007i bk14: 40757a 2188549i bk15: 40827a 2152271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661658
Row_Buffer_Locality_read = 0.728239
Row_Buffer_Locality_write = 0.138529
Bank_Level_Parallism = 9.123713
Bank_Level_Parallism_Col = 6.125084
Bank_Level_Parallism_Ready = 2.139225
write_to_read_ratio_blp_rw_average = 0.442386
GrpLevelPara = 3.273561 

BW Util details:
bwutil = 0.722473 
total_CMD = 4803775 
util_bw = 3470600 
Wasted_Col = 1156433 
Wasted_Row = 40671 
Idle = 136071 

BW Util Bottlenecks: 
RCDc_limit = 1185960 
RCDWRc_limit = 273637 
WTRc_limit = 1572253 
RTWc_limit = 2652276 
CCDLc_limit = 763797 
rwq = 0 
CCDLc_limit_alone = 452246 
WTRc_limit_alone = 1482326 
RTWc_limit_alone = 2430652 

Commands details: 
total_CMD = 4803775 
n_nop = 3486841 
Read = 652713 
Write = 0 
L2_Alloc = 0 
L2_WB = 214937 
n_act = 248951 
n_pre = 248935 
n_ref = 0 
n_req = 735786 
total_req = 867650 

Dual Bus Interface Util: 
issued_total_row = 497886 
issued_total_col = 867650 
Row_Bus_Util =  0.103645 
CoL_Bus_Util = 0.180618 
Either_Row_CoL_Bus_Util = 0.274146 
Issued_on_Two_Bus_Simul_Util = 0.010117 
issued_two_Eff = 0.036905 
queue_avg = 37.763985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.764

========= L2 cache stats =========
L2_cache_bank[0]: Access = 645930, Miss = 326264, Miss_rate = 0.505, Pending_hits = 12639, Reservation_fails = 196
L2_cache_bank[1]: Access = 637367, Miss = 326212, Miss_rate = 0.512, Pending_hits = 3532, Reservation_fails = 437
L2_cache_bank[2]: Access = 638241, Miss = 326520, Miss_rate = 0.512, Pending_hits = 3477, Reservation_fails = 352
L2_cache_bank[3]: Access = 658520, Miss = 327091, Miss_rate = 0.497, Pending_hits = 3494, Reservation_fails = 6
L2_cache_bank[4]: Access = 627319, Miss = 325637, Miss_rate = 0.519, Pending_hits = 3461, Reservation_fails = 23
L2_cache_bank[5]: Access = 635788, Miss = 326031, Miss_rate = 0.513, Pending_hits = 3323, Reservation_fails = 403
L2_cache_bank[6]: Access = 1314540, Miss = 327183, Miss_rate = 0.249, Pending_hits = 3588, Reservation_fails = 595
L2_cache_bank[7]: Access = 634744, Miss = 326754, Miss_rate = 0.515, Pending_hits = 3578, Reservation_fails = 469
L2_cache_bank[8]: Access = 648206, Miss = 326517, Miss_rate = 0.504, Pending_hits = 12915, Reservation_fails = 159
L2_cache_bank[9]: Access = 635307, Miss = 326123, Miss_rate = 0.513, Pending_hits = 3428, Reservation_fails = 615
L2_cache_bank[10]: Access = 638222, Miss = 326226, Miss_rate = 0.511, Pending_hits = 3422, Reservation_fails = 610
L2_cache_bank[11]: Access = 656232, Miss = 326077, Miss_rate = 0.497, Pending_hits = 3577, Reservation_fails = 436
L2_cache_bank[12]: Access = 629019, Miss = 326552, Miss_rate = 0.519, Pending_hits = 3354, Reservation_fails = 47
L2_cache_bank[13]: Access = 639038, Miss = 327277, Miss_rate = 0.512, Pending_hits = 3499, Reservation_fails = 360
L2_cache_bank[14]: Access = 635215, Miss = 326684, Miss_rate = 0.514, Pending_hits = 3457, Reservation_fails = 291
L2_cache_bank[15]: Access = 633769, Miss = 326720, Miss_rate = 0.516, Pending_hits = 3637, Reservation_fails = 560
L2_cache_bank[16]: Access = 646230, Miss = 326737, Miss_rate = 0.506, Pending_hits = 13009, Reservation_fails = 470
L2_cache_bank[17]: Access = 635921, Miss = 325905, Miss_rate = 0.512, Pending_hits = 3495, Reservation_fails = 615
L2_cache_bank[18]: Access = 640820, Miss = 327344, Miss_rate = 0.511, Pending_hits = 3577, Reservation_fails = 169
L2_cache_bank[19]: Access = 660943, Miss = 328309, Miss_rate = 0.497, Pending_hits = 3701, Reservation_fails = 363
L2_cache_bank[20]: Access = 629621, Miss = 326707, Miss_rate = 0.519, Pending_hits = 3419, Reservation_fails = 112
L2_cache_bank[21]: Access = 637010, Miss = 326831, Miss_rate = 0.513, Pending_hits = 3491, Reservation_fails = 587
L2_cache_bank[22]: Access = 634420, Miss = 325823, Miss_rate = 0.514, Pending_hits = 3433, Reservation_fails = 341
L2_cache_bank[23]: Access = 632254, Miss = 326891, Miss_rate = 0.517, Pending_hits = 3320, Reservation_fails = 71
L2_total_cache_accesses = 16024676
L2_total_cache_misses = 7838415
L2_total_cache_miss_rate = 0.4891
L2_total_cache_pending_hits = 111826
L2_total_cache_reservation_fails = 8287
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1172825
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 111826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2915746
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8287
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4922655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 111826
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6901610
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9123052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6901624
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 553
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7734
L2_cache_data_port_util = 0.180
L2_cache_fill_port_util = 0.174

icnt_total_pkts_mem_to_simt=16024676
icnt_total_pkts_simt_to_mem=16024676
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16024676
Req_Network_cycles = 1873206
Req_Network_injected_packets_per_cycle =       8.5547 
Req_Network_conflicts_per_cycle =       4.8123
Req_Network_conflicts_per_cycle_util =       4.8452
Req_Bank_Level_Parallism =       8.6132
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.3266
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4009

Reply_Network_injected_packets_num = 16024676
Reply_Network_cycles = 1873206
Reply_Network_injected_packets_per_cycle =        8.5547
Reply_Network_conflicts_per_cycle =        4.0237
Reply_Network_conflicts_per_cycle_util =       4.0509
Reply_Bank_Level_Parallism =       8.6125
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.1338
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2852
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 29 min, 38 sec (19778 sec)
gpgpu_simulation_rate = 40861 (inst/sec)
gpgpu_simulation_rate = 94 (cycle/sec)
gpgpu_silicon_slowdown = 14521276x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddf21031c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210300..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf2102f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8875cc56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1068475
gpu_sim_insn = 447858529
gpu_ipc =     419.1568
gpu_tot_sim_cycle = 2941681
gpu_tot_sim_insn = 1256013935
gpu_tot_ipc =     426.9715
gpu_tot_issued_cta = 90633
gpu_occupancy = 72.6852% 
gpu_tot_occupancy = 74.9116% 
max_total_param_size = 0
gpu_stall_dramfull = 43166
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.8517
partiton_level_parallism_total  =       7.9361
partiton_level_parallism_util =       6.9001
partiton_level_parallism_util_total  =       7.9911
L2_BW  =     299.2819 GB/Sec
L2_BW_total  =     346.6498 GB/Sec
gpu_total_sim_rate=40649

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1741316, Miss = 534844, Miss_rate = 0.307, Pending_hits = 167330, Reservation_fails = 268996
	L1D_cache_core[1]: Access = 1747435, Miss = 536958, Miss_rate = 0.307, Pending_hits = 167957, Reservation_fails = 281943
	L1D_cache_core[2]: Access = 1746913, Miss = 535354, Miss_rate = 0.306, Pending_hits = 167074, Reservation_fails = 273785
	L1D_cache_core[3]: Access = 1741946, Miss = 534491, Miss_rate = 0.307, Pending_hits = 167016, Reservation_fails = 271975
	L1D_cache_core[4]: Access = 1740757, Miss = 533917, Miss_rate = 0.307, Pending_hits = 166363, Reservation_fails = 272816
	L1D_cache_core[5]: Access = 1744306, Miss = 536797, Miss_rate = 0.308, Pending_hits = 166811, Reservation_fails = 275479
	L1D_cache_core[6]: Access = 1743813, Miss = 536055, Miss_rate = 0.307, Pending_hits = 167427, Reservation_fails = 273010
	L1D_cache_core[7]: Access = 1740800, Miss = 536156, Miss_rate = 0.308, Pending_hits = 167045, Reservation_fails = 265578
	L1D_cache_core[8]: Access = 1740227, Miss = 536095, Miss_rate = 0.308, Pending_hits = 166800, Reservation_fails = 270607
	L1D_cache_core[9]: Access = 1736364, Miss = 532890, Miss_rate = 0.307, Pending_hits = 166780, Reservation_fails = 275301
	L1D_cache_core[10]: Access = 1735722, Miss = 534124, Miss_rate = 0.308, Pending_hits = 166078, Reservation_fails = 271738
	L1D_cache_core[11]: Access = 1737199, Miss = 534754, Miss_rate = 0.308, Pending_hits = 167194, Reservation_fails = 275225
	L1D_cache_core[12]: Access = 1737020, Miss = 533858, Miss_rate = 0.307, Pending_hits = 166976, Reservation_fails = 276836
	L1D_cache_core[13]: Access = 1740645, Miss = 533056, Miss_rate = 0.306, Pending_hits = 166906, Reservation_fails = 277330
	L1D_cache_core[14]: Access = 1747700, Miss = 536137, Miss_rate = 0.307, Pending_hits = 167881, Reservation_fails = 277479
	L1D_cache_core[15]: Access = 1734075, Miss = 534838, Miss_rate = 0.308, Pending_hits = 166541, Reservation_fails = 266227
	L1D_cache_core[16]: Access = 1739561, Miss = 534426, Miss_rate = 0.307, Pending_hits = 167076, Reservation_fails = 274764
	L1D_cache_core[17]: Access = 1741605, Miss = 536707, Miss_rate = 0.308, Pending_hits = 166788, Reservation_fails = 273394
	L1D_cache_core[18]: Access = 1737303, Miss = 532726, Miss_rate = 0.307, Pending_hits = 166741, Reservation_fails = 273250
	L1D_cache_core[19]: Access = 1739822, Miss = 535651, Miss_rate = 0.308, Pending_hits = 166420, Reservation_fails = 265172
	L1D_cache_core[20]: Access = 1740020, Miss = 534108, Miss_rate = 0.307, Pending_hits = 166591, Reservation_fails = 279986
	L1D_cache_core[21]: Access = 1736599, Miss = 536933, Miss_rate = 0.309, Pending_hits = 166977, Reservation_fails = 276876
	L1D_cache_core[22]: Access = 1741734, Miss = 536118, Miss_rate = 0.308, Pending_hits = 166799, Reservation_fails = 270913
	L1D_cache_core[23]: Access = 1740901, Miss = 534974, Miss_rate = 0.307, Pending_hits = 167084, Reservation_fails = 277557
	L1D_cache_core[24]: Access = 1744389, Miss = 535062, Miss_rate = 0.307, Pending_hits = 167196, Reservation_fails = 269556
	L1D_cache_core[25]: Access = 1735145, Miss = 532908, Miss_rate = 0.307, Pending_hits = 166348, Reservation_fails = 276176
	L1D_cache_core[26]: Access = 1723980, Miss = 533065, Miss_rate = 0.309, Pending_hits = 165300, Reservation_fails = 278777
	L1D_cache_core[27]: Access = 1739687, Miss = 533506, Miss_rate = 0.307, Pending_hits = 166779, Reservation_fails = 276049
	L1D_cache_core[28]: Access = 1733454, Miss = 533928, Miss_rate = 0.308, Pending_hits = 166211, Reservation_fails = 273666
	L1D_cache_core[29]: Access = 1744127, Miss = 536248, Miss_rate = 0.307, Pending_hits = 168461, Reservation_fails = 272347
	L1D_total_cache_accesses = 52194565
	L1D_total_cache_misses = 16046684
	L1D_total_cache_miss_rate = 0.3074
	L1D_total_cache_pending_hits = 5006950
	L1D_total_cache_reservation_fails = 8212808
	L1D_cache_data_port_util = 0.355
	L1D_cache_fill_port_util = 0.183
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23842077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5006950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7056912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8122927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8989704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5006950
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7298854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44895643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7298922

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7248909
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 874018
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 89881
ctas_completed 90633, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
63084, 64352, 64047, 63824, 64013, 64469, 64568, 64541, 63243, 64044, 65466, 63910, 64592, 64556, 65407, 64869, 62811, 64187, 63573, 63256, 63282, 63355, 63588, 63256, 63732, 64024, 64270, 65193, 64711, 64945, 63775, 64389, 
gpgpu_n_tot_thrd_icount = 1966789728
gpgpu_n_tot_w_icount = 61462179
gpgpu_n_stall_shd_mem = 10639260
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16046616
gpgpu_n_mem_write_global = 7298922
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 162637915
gpgpu_n_store_insn = 41053116
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 92808192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5464684
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5174576
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8988600	W0_Idle:773999	W0_Scoreboard:279747262	W1:5948646	W2:3082228	W3:1743128	W4:1594713	W5:1184239	W6:1169300	W7:926385	W8:855702	W9:716260	W10:629360	W11:525753	W12:461573	W13:397987	W14:355913	W15:326251	W16:313764	W17:276276	W18:271829	W19:274115	W20:295800	W21:319167	W22:378014	W23:439899	W24:484375	W25:536817	W26:670724	W27:752514	W28:892800	W29:1075957	W30:1596051	W31:2721688	W32:30244951
single_issue_nums: WS0:15287541	WS1:15408194	WS2:15402916	WS3:15363528	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 128372928 {8:16046616,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 291956880 {40:7298922,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 641864640 {40:16046616,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 58391376 {8:7298922,}
maxmflatency = 2521 
max_icnt2mem_latency = 930 
maxmrqlatency = 1836 
max_icnt2sh_latency = 177 
averagemflatency = 402 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 84 
avg_icnt2sh_latency = 5 
mrq_lat_table:3197928 	292160 	471268 	861166 	1823644 	2497164 	2642508 	2217658 	1127923 	143957 	1334 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6336151 	12506193 	4370196 	132938 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	18176407 	4428478 	602989 	127278 	10386 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16000283 	3960379 	1938320 	1033583 	360693 	51017 	1263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	2724 	196 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      9728     10954      7721     11613      6211      5657      6349      6225      6503      6424      7161      7268      7387      7481      7693      7844 
dram[1]:     10954      8611      8881      8971      5881      5879      6222      6243      6762      6774      7361      7370      7528      7567      7762      7813 
dram[2]:     11166     11098     11706     11711      6198      6299      6391      6285      6537      6526      7311      7216      7468      7446      7748      7719 
dram[3]:     11147      8054     11790      8263      6279      5718      6321      6296      6790      6433      7235      7257      7463      7511      7729      7760 
dram[4]:      9807      8400      8746      8443      6203      6270      6270      5995      6568      6770      7216      7208      7455      7445      7713      7676 
dram[5]:     11105     11096      8969     11526      6245      6282      6365      6231      6769      6788      7322      7393      7536      7551      7850      7854 
dram[6]:     10083      8014      8399      9144      6237      6112      6404      6330      6791      6561      7266      7220      7494      7436      7789      7769 
dram[7]:      8443     11132      8760      8458      6278      5929      6260      6304      6528      6505      7227      7254      7480      7469      7774      7769 
dram[8]:      8127      9794     11625     11631      6289      6292      6380      6232      6808      6477      7191      7225      7428      7422      7700      7838 
dram[9]:      8601      8490      8603     11661      6260      5852      5834      6360      6825      6828      7308      7410      7524      7558      7945      7933 
dram[10]:     11126     11119      8577     11608      6310      6373      6271      6315      6478      6495      7307      7201      7468      7434      7852      7804 
dram[11]:      8880     11131      9129      8292      6351      6273      6296      6299      6769      6500      7204      7240      7449      7508      7765      7780 
average row accesses per activate:
dram[0]:  3.199728  3.223966  3.212565  3.231737  3.183204  3.293601  3.216397  3.268365  3.209350  3.309167  3.235395  3.257926  3.265642  3.301514  3.329181  3.299013 
dram[1]:  3.272048  3.231863  3.264150  3.276772  3.198751  3.219749  3.279512  3.240606  3.227918  3.299134  3.220968  3.255201  3.225070  3.242646  3.258523  3.257311 
dram[2]:  3.289173  3.252538  3.225202  3.261886  3.251337  3.299014  3.223289  3.280632  3.305362  3.269209  3.197107  3.266325  3.223434  3.254652  3.242491  3.234302 
dram[3]:  3.214525  3.199065  3.188368  3.271931  3.274863  3.317599  3.188248  3.228147  3.231176  3.307946  3.176482  3.227252  3.204873  3.232977  3.222353  3.262558 
dram[4]:  3.214462  3.234191  3.247042  3.264752  3.224145  3.235739  3.259895  3.282175  3.219492  3.290296  3.216569  3.267483  3.216211  3.298091  3.223582  3.250954 
dram[5]:  3.239127  3.208525  3.232984  3.235187  3.199968  3.259764  3.226079  3.278324  3.252638  3.260010  3.242998  3.307702  3.176026  3.239166  3.281991  3.277764 
dram[6]:  3.198011  3.188712  3.277828  3.311754  3.208712  3.261190  3.234911  3.235027  3.280246  3.266749  3.256083  3.221339  3.242009  3.255754  3.203672  3.277463 
dram[7]:  3.177355  3.186488  3.246575  3.283709  3.198819  3.268216  3.201500  3.310720  3.226059  3.268416  3.184633  3.205363  3.268032  3.283057  3.242987  3.202726 
dram[8]:  3.210986  3.258336  3.226964  3.255530  3.193905  3.298885  3.238087  3.249613  3.256367  3.320662  3.211522  3.175352  3.286826  3.263069  3.196834  3.304572 
dram[9]:  3.231507  3.266155  3.215744  3.244468  3.238599  3.229367  3.215489  3.228524  3.216799  3.202141  3.230145  3.229522  3.207122  3.230785  3.209433  3.251578 
dram[10]:  3.241943  3.215998  3.176851  3.226422  3.234043  3.242950  3.257632  3.297518  3.202682  3.278883  3.202861  3.270661  3.256514  3.243805  3.213571  3.253387 
dram[11]:  3.225004  3.243771  3.225334  3.227229  3.208503  3.249234  3.273453  3.248018  3.249949  3.257966  3.198860  3.212242  3.330088  3.325328  3.222402  3.251583 
average row locality = 15276710/4710844 = 3.242882
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     74006     74149     73508     73877     73600     73320     73824     73645     74173     73421     73646     73500     73017     73390     72502     72980 
dram[1]:     73459     73898     73407     73852     73935     73949     73581     73632     73622     73349     73600     73432     73747     74017     73333     73642 
dram[2]:     73026     73574     73753     73687     73154     73108     73572     72969     73012     73506     73562     73483     73725     73612     73434     73861 
dram[3]:     73859     74110     73885     73341     73364     73061     74055     74084     73549     73288     73903     73846     73844     73817     73402     73600 
dram[4]:     73691     73782     73430     73450     73467     73642     73412     73497     73769     73429     73654     73536     73746     73383     73454     73310 
dram[5]:     73670     74095     73386     73716     73752     73487     73597     73328     73098     73426     73434     72690     74188     73835     72996     73321 
dram[6]:     74099     74595     73364     73215     73738     73651     73486     73832     73506     73611     73034     73676     73769     73865     73654     73390 
dram[7]:     73912     74271     73393     73152     73593     73408     73766     73077     73535     73670     73826     74146     73340     73127     73456     74134 
dram[8]:     73828     73535     73825     73549     73741     73135     73316     73766     73650     73222     73524     74251     73078     73359     73859     72993 
dram[9]:     73848     73698     73334     73701     73552     73822     74147     74029     74239     74291     73703     74061     73779     74199     73588     73850 
dram[10]:     73555     73945     74167     73972     73668     73760     73457     73382     73752     73503     73861     73429     73268     73823     73628     73614 
dram[11]:     73729     73914     73770     73801     73523     73579     73494     73882     73439     73828     73648     73720     72737     72987     73533     73628 
total dram reads = 14132489
bank skew: 74595/72502 = 1.03
chip skew: 1181841/1175038 = 1.01
number of total write accesses:
dram[0]:     14423     14521     14545     14534     14648     14477     14790     14755     14647     14608     14575     14691     14669     14711     14474     14489 
dram[1]:     14427     14461     14439     14420     14615     14721     14796     14926     14624     14590     14749     14746     14755     14884     14547     14678 
dram[2]:     14291     14441     14571     14523     14615     14522     14721     14691     14486     14531     14720     14849     14789     14655     14543     14562 
dram[3]:     14518     14480     14593     14408     14462     14528     14929     14870     14632     14435     14765     14713     14685     14741     14517     14529 
dram[4]:     14423     14430     14472     14427     14570     14688     14750     14783     14609     14532     14636     14723     14616     14561     14498     14604 
dram[5]:     14404     14541     14458     14504     14681     14669     14933     14792     14491     14546     14711     14513     14694     14679     14369     14538 
dram[6]:     14582     14541     14456     14363     14632     14623     14819     14799     14537     14676     14601     14887     14654     14755     14573     14507 
dram[7]:     14478     14564     14540     14484     14667     14684     14762     14709     14694     14593     14654     14723     14677     14557     14439     14659 
dram[8]:     14530     14497     14448     14531     14728     14554     14743     14858     14564     14517     14603     14776     14581     14697     14530     14349 
dram[9]:     14514     14449     14465     14487     14686     14774     14796     14825     14875     14877     14636     14635     14776     14791     14591     14641 
dram[10]:     14479     14675     14627     14592     14722     14729     14846     14880     14720     14630     14692     14598     14665     14736     14603     14517 
dram[11]:     14417     14428     14554     14558     14623     14694     14767     14747     14553     14624     14698     14779     14562     14572     14579     14600 
total dram writes = 2806774
bank skew: 14933/14291 = 1.04
chip skew: 234818/233322 = 1.01
average mf latency per bank:
dram[0]:        542       537       544       539       543       538       550       546       556       551       551       544       546       541       542       536
dram[1]:        532       550       539       556       536       554       542       556       547       563       538       551       536       552       533       552
dram[2]:        527       533       534       538       531       534       535       541       540       545       529       536       529       535       527       530
dram[3]:        543       542       543       545       543       542       550       548       555       553       546       546       545       541      2948       541
dram[4]:        549       539       551       544       547       539       555       546       565       555       552       544       549       539       547       537
dram[5]:        527       542       533       547       535       547       538       549       544       558       536       546       536       547       530       546
dram[6]:        528       538       532       540       532       537       539       543       544       552       536       538       528       537       527       535
dram[7]:        529       535       536       537       536       541       537       544       541       549       536       540       534       537       533       541
dram[8]:        542       530       545       537       545       533       548       544       555       548       542       537       541       535       541       534
dram[9]:        540       552       540       558       541       555       550       566       560       574       544       563       544       559       539       554
dram[10]:        532       534       539       543       536       541       541       547       547       548       539       540       535       540       534       534
dram[11]:        527       537       533       538       528       534       537       540       539       544       535       538       532       541       531       532
maximum mf latency per bank:
dram[0]:       1606      1854      1887      1952      1662      1899      2012      1926      1921      1978      1600      1627      1817      1823      1804      1808
dram[1]:       1646      1779      1864      1842      1936      1962      2064      2199      1878      2023      1863      1711      1692      2007      1592      2020
dram[2]:       1529      2145      2082      1893      1576      1639      1657      1725      1666      1785      1592      1681      1953      1977      1564      1456
dram[3]:       1788      1976      2290      1774      1778      1871      1867      2038      1789      1898      1470      1754      2130      1771      1726      1777
dram[4]:       1659      1569      1680      1750      2001      1914      1715      1948      1750      1939      1560      1973      1575      1540      1571      1644
dram[5]:       1673      1702      2078      2092      1772      1794      1823      1797      1859      1865      1588      1754      1465      1450      1608      1957
dram[6]:       2231      2521      1625      1680      1814      1746      1775      1694      1642      1900      1705      1643      1468      1557      1546      1702
dram[7]:       1749      1836      1815      1803      2300      1875      1883      1985      1943      2043      1673      1735      1649      1642      1742      1604
dram[8]:       1707      1869      2107      1824      1893      2100      1838      1909      1846      1946      1513      1881      1575      1576      1544      1685
dram[9]:       1777      1717      1760      1786      1777      1837      1945      1846      2116      1932      1653      1541      1701      1773      1465      1762
dram[10]:       1639      1643      2060      2008      2058      2060      1742      1748      1701      1750      1630      1547      1826      1830      1726      1666
dram[11]:       2035      1796      1837      1960      1726      1958      1639      1740      1895      1874      1754      1692      1490      1983      1662      1709

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543844 n_nop=5428223 n_act=391073 n_pre=391057 n_ref_event=0 n_req=1271574 n_rd=1176558 n_rd_L2_A=0 n_write=0 n_wr_bk=233557 bw_util=0.7477
n_activity=7424356 dram_eff=0.7597
bk0: 74006a 3686807i bk1: 74149a 3604313i bk2: 73508a 3686802i bk3: 73877a 3648024i bk4: 73600a 3638855i bk5: 73320a 3708743i bk6: 73824a 3657307i bk7: 73645a 3639673i bk8: 74173a 3665559i bk9: 73421a 3730051i bk10: 73646a 3745075i bk11: 73500a 3714154i bk12: 73017a 3727799i bk13: 73390a 3683866i bk14: 72502a 3793058i bk15: 72980a 3734249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692454
Row_Buffer_Locality_read = 0.736466
Row_Buffer_Locality_write = 0.147459
Bank_Level_Parallism = 8.522659
Bank_Level_Parallism_Col = 5.724500
Bank_Level_Parallism_Ready = 2.139404
write_to_read_ratio_blp_rw_average = 0.376330
GrpLevelPara = 3.199878 

BW Util details:
bwutil = 0.747690 
total_CMD = 7543844 
util_bw = 5640460 
Wasted_Col = 1684783 
Wasted_Row = 55958 
Idle = 162643 

BW Util Bottlenecks: 
RCDc_limit = 1931903 
RCDWRc_limit = 296954 
WTRc_limit = 1820426 
RTWc_limit = 3303928 
CCDLc_limit = 1061396 
rwq = 0 
CCDLc_limit_alone = 684270 
WTRc_limit_alone = 1721901 
RTWc_limit_alone = 3025327 

Commands details: 
total_CMD = 7543844 
n_nop = 5428223 
Read = 1176558 
Write = 0 
L2_Alloc = 0 
L2_WB = 233557 
n_act = 391073 
n_pre = 391057 
n_ref = 0 
n_req = 1271574 
total_req = 1410115 

Dual Bus Interface Util: 
issued_total_row = 782130 
issued_total_col = 1410115 
Row_Bus_Util =  0.103678 
CoL_Bus_Util = 0.186923 
Either_Row_CoL_Bus_Util = 0.280443 
Issued_on_Two_Bus_Simul_Util = 0.010157 
issued_two_Eff = 0.036218 
queue_avg = 36.129768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.1298
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543844 n_nop=5423544 n_act=392281 n_pre=392265 n_ref_event=0 n_req=1274068 n_rd=1178455 n_rd_L2_A=0 n_write=0 n_wr_bk=234378 bw_util=0.7491
n_activity=7428272 dram_eff=0.7608
bk0: 73459a 3723815i bk1: 73898a 3638647i bk2: 73407a 3707940i bk3: 73852a 3665656i bk4: 73935a 3653991i bk5: 73949a 3604241i bk6: 73581a 3674314i bk7: 73632a 3603269i bk8: 73622a 3697555i bk9: 73349a 3738814i bk10: 73600a 3670115i bk11: 73432a 3696184i bk12: 73747a 3655685i bk13: 74017a 3605306i bk14: 73333a 3710411i bk15: 73642a 3653574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692107
Row_Buffer_Locality_read = 0.736423
Row_Buffer_Locality_write = 0.145901
Bank_Level_Parallism = 8.567829
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.144735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.749132 
total_CMD = 7543844 
util_bw = 5651332 
Wasted_Col = 1678119 
Wasted_Row = 56162 
Idle = 158231 

BW Util Bottlenecks: 
RCDc_limit = 1922920 
RCDWRc_limit = 298642 
WTRc_limit = 1810845 
RTWc_limit = 3343095 
CCDLc_limit = 1065539 
rwq = 0 
CCDLc_limit_alone = 686333 
WTRc_limit_alone = 1712269 
RTWc_limit_alone = 3062465 

Commands details: 
total_CMD = 7543844 
n_nop = 5423544 
Read = 1178455 
Write = 0 
L2_Alloc = 0 
L2_WB = 234378 
n_act = 392281 
n_pre = 392265 
n_ref = 0 
n_req = 1274068 
total_req = 1412833 

Dual Bus Interface Util: 
issued_total_row = 784546 
issued_total_col = 1412833 
Row_Bus_Util =  0.103998 
CoL_Bus_Util = 0.187283 
Either_Row_CoL_Bus_Util = 0.281064 
Issued_on_Two_Bus_Simul_Util = 0.010217 
issued_two_Eff = 0.036353 
queue_avg = 36.958401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.9584
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543844 n_nop=5430788 n_act=390252 n_pre=390236 n_ref_event=0 n_req=1270019 n_rd=1175038 n_rd_L2_A=0 n_write=0 n_wr_bk=233510 bw_util=0.7469
n_activity=7427221 dram_eff=0.7586
bk0: 73026a 3774110i bk1: 73574a 3662739i bk2: 73753a 3663298i bk3: 73687a 3652703i bk4: 73154a 3736705i bk5: 73108a 3738128i bk6: 73572a 3687863i bk7: 72969a 3681235i bk8: 73012a 3841497i bk9: 73506a 3729392i bk10: 73562a 3724268i bk11: 73483a 3679782i bk12: 73725a 3685500i bk13: 73612a 3655304i bk14: 73434a 3751666i bk15: 73861a 3664237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692723
Row_Buffer_Locality_read = 0.736946
Row_Buffer_Locality_write = 0.145629
Bank_Level_Parallism = 8.481383
Bank_Level_Parallism_Col = 5.705070
Bank_Level_Parallism_Ready = 2.127410
write_to_read_ratio_blp_rw_average = 0.377884
GrpLevelPara = 3.198006 

BW Util details:
bwutil = 0.746860 
total_CMD = 7543844 
util_bw = 5634192 
Wasted_Col = 1696438 
Wasted_Row = 54994 
Idle = 158220 

BW Util Bottlenecks: 
RCDc_limit = 1935589 
RCDWRc_limit = 300784 
WTRc_limit = 1815758 
RTWc_limit = 3332470 
CCDLc_limit = 1070366 
rwq = 0 
CCDLc_limit_alone = 689883 
WTRc_limit_alone = 1717122 
RTWc_limit_alone = 3050623 

Commands details: 
total_CMD = 7543844 
n_nop = 5430788 
Read = 1175038 
Write = 0 
L2_Alloc = 0 
L2_WB = 233510 
n_act = 390252 
n_pre = 390236 
n_ref = 0 
n_req = 1270019 
total_req = 1408548 

Dual Bus Interface Util: 
issued_total_row = 780488 
issued_total_col = 1408548 
Row_Bus_Util =  0.103460 
CoL_Bus_Util = 0.186715 
Either_Row_CoL_Bus_Util = 0.280103 
Issued_on_Two_Bus_Simul_Util = 0.010072 
issued_two_Eff = 0.035957 
queue_avg = 35.835682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.8357
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543844 n_nop=5420439 n_act=394108 n_pre=394092 n_ref_event=0 n_req=1274372 n_rd=1179008 n_rd_L2_A=0 n_write=0 n_wr_bk=233805 bw_util=0.7491
n_activity=7429731 dram_eff=0.7606
bk0: 73859a 3633160i bk1: 74110a 3590671i bk2: 73885a 3628868i bk3: 73341a 3674222i bk4: 73364a 3733682i bk5: 73061a 3735418i bk6: 74055a 3626765i bk7: 74084a 3581220i bk8: 73549a 3695553i bk9: 73288a 3747484i bk10: 73903a 3602042i bk11: 73846a 3635625i bk12: 73844a 3616149i bk13: 73817a 3600306i bk14: 73402a 3701936i bk15: 73600a 3660965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690746
Row_Buffer_Locality_read = 0.734849
Row_Buffer_Locality_write = 0.145495
Bank_Level_Parallism = 8.597050
Bank_Level_Parallism_Col = 5.768559
Bank_Level_Parallism_Ready = 2.146187
write_to_read_ratio_blp_rw_average = 0.380501
GrpLevelPara = 3.220095 

BW Util details:
bwutil = 0.749121 
total_CMD = 7543844 
util_bw = 5651252 
Wasted_Col = 1683341 
Wasted_Row = 53454 
Idle = 155797 

BW Util Bottlenecks: 
RCDc_limit = 1935238 
RCDWRc_limit = 300696 
WTRc_limit = 1820645 
RTWc_limit = 3396867 
CCDLc_limit = 1063808 
rwq = 0 
CCDLc_limit_alone = 682100 
WTRc_limit_alone = 1723733 
RTWc_limit_alone = 3112071 

Commands details: 
total_CMD = 7543844 
n_nop = 5420439 
Read = 1179008 
Write = 0 
L2_Alloc = 0 
L2_WB = 233805 
n_act = 394108 
n_pre = 394092 
n_ref = 0 
n_req = 1274372 
total_req = 1412813 

Dual Bus Interface Util: 
issued_total_row = 788200 
issued_total_col = 1412813 
Row_Bus_Util =  0.104483 
CoL_Bus_Util = 0.187280 
Either_Row_CoL_Bus_Util = 0.281475 
Issued_on_Two_Bus_Simul_Util = 0.010288 
issued_two_Eff = 0.036549 
queue_avg = 36.699886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.6999
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543844 n_nop=5427033 n_act=391679 n_pre=391663 n_ref_event=0 n_req=1271500 n_rd=1176652 n_rd_L2_A=0 n_write=0 n_wr_bk=233322 bw_util=0.7476
n_activity=7426020 dram_eff=0.7595
bk0: 73691a 3670887i bk1: 73782a 3668076i bk2: 73430a 3685747i bk3: 73450a 3657242i bk4: 73467a 3676329i bk5: 73642a 3658458i bk6: 73412a 3724358i bk7: 73497a 3690763i bk8: 73769a 3706823i bk9: 73429a 3735910i bk10: 73654a 3664837i bk11: 73536a 3693226i bk12: 73746a 3656402i bk13: 73383a 3690426i bk14: 73454a 3686214i bk15: 73310a 3660370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691958
Row_Buffer_Locality_read = 0.735971
Row_Buffer_Locality_write = 0.145949
Bank_Level_Parallism = 8.538476
Bank_Level_Parallism_Col = 5.729031
Bank_Level_Parallism_Ready = 2.130248
write_to_read_ratio_blp_rw_average = 0.379636
GrpLevelPara = 3.207300 

BW Util details:
bwutil = 0.747616 
total_CMD = 7543844 
util_bw = 5639896 
Wasted_Col = 1688057 
Wasted_Row = 56157 
Idle = 159734 

BW Util Bottlenecks: 
RCDc_limit = 1935686 
RCDWRc_limit = 297988 
WTRc_limit = 1811656 
RTWc_limit = 3354833 
CCDLc_limit = 1075401 
rwq = 0 
CCDLc_limit_alone = 695900 
WTRc_limit_alone = 1714718 
RTWc_limit_alone = 3072270 

Commands details: 
total_CMD = 7543844 
n_nop = 5427033 
Read = 1176652 
Write = 0 
L2_Alloc = 0 
L2_WB = 233322 
n_act = 391679 
n_pre = 391663 
n_ref = 0 
n_req = 1271500 
total_req = 1409974 

Dual Bus Interface Util: 
issued_total_row = 783342 
issued_total_col = 1409974 
Row_Bus_Util =  0.103839 
CoL_Bus_Util = 0.186904 
Either_Row_CoL_Bus_Util = 0.280601 
Issued_on_Two_Bus_Simul_Util = 0.010141 
issued_two_Eff = 0.036142 
queue_avg = 36.426861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4269
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543844 n_nop=5427413 n_act=391793 n_pre=391777 n_ref_event=0 n_req=1271124 n_rd=1176019 n_rd_L2_A=0 n_write=0 n_wr_bk=233523 bw_util=0.7474
n_activity=7426231 dram_eff=0.7592
bk0: 73670a 3695314i bk1: 74095a 3615543i bk2: 73386a 3680990i bk3: 73716a 3640026i bk4: 73752a 3645126i bk5: 73487a 3694919i bk6: 73597a 3667968i bk7: 73328a 3674850i bk8: 73098a 3779803i bk9: 73426a 3731346i bk10: 73434a 3731045i bk11: 72690a 3802756i bk12: 74188a 3613033i bk13: 73835a 3626115i bk14: 72996a 3787848i bk15: 73321a 3710365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691778
Row_Buffer_Locality_read = 0.736043
Row_Buffer_Locality_write = 0.144409
Bank_Level_Parallism = 8.517561
Bank_Level_Parallism_Col = 5.715969
Bank_Level_Parallism_Ready = 2.143584
write_to_read_ratio_blp_rw_average = 0.376403
GrpLevelPara = 3.204246 

BW Util details:
bwutil = 0.747387 
total_CMD = 7543844 
util_bw = 5638168 
Wasted_Col = 1688349 
Wasted_Row = 56124 
Idle = 161203 

BW Util Bottlenecks: 
RCDc_limit = 1938525 
RCDWRc_limit = 300848 
WTRc_limit = 1818065 
RTWc_limit = 3304110 
CCDLc_limit = 1054864 
rwq = 0 
CCDLc_limit_alone = 680778 
WTRc_limit_alone = 1720742 
RTWc_limit_alone = 3027347 

Commands details: 
total_CMD = 7543844 
n_nop = 5427413 
Read = 1176019 
Write = 0 
L2_Alloc = 0 
L2_WB = 233523 
n_act = 391793 
n_pre = 391777 
n_ref = 0 
n_req = 1271124 
total_req = 1409542 

Dual Bus Interface Util: 
issued_total_row = 783570 
issued_total_col = 1409542 
Row_Bus_Util =  0.103869 
CoL_Bus_Util = 0.186847 
Either_Row_CoL_Bus_Util = 0.280551 
Issued_on_Two_Bus_Simul_Util = 0.010165 
issued_two_Eff = 0.036231 
queue_avg = 35.688213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.6882
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543844 n_nop=5422994 n_act=392604 n_pre=392588 n_ref_event=0 n_req=1273788 n_rd=1178485 n_rd_L2_A=0 n_write=0 n_wr_bk=234005 bw_util=0.7489
n_activity=7427717 dram_eff=0.7607
bk0: 74099a 3632734i bk1: 74595a 3529281i bk2: 73364a 3682048i bk3: 73215a 3701023i bk4: 73738a 3667469i bk5: 73651a 3676880i bk6: 73486a 3677743i bk7: 73832a 3612186i bk8: 73506a 3804996i bk9: 73611a 3682952i bk10: 73034a 3746314i bk11: 73676a 3634896i bk12: 73769a 3702354i bk13: 73865a 3640580i bk14: 73654a 3693216i bk15: 73390a 3696489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691785
Row_Buffer_Locality_read = 0.735848
Row_Buffer_Locality_write = 0.146921
Bank_Level_Parallism = 8.554763
Bank_Level_Parallism_Col = 5.747950
Bank_Level_Parallism_Ready = 2.146646
write_to_read_ratio_blp_rw_average = 0.377635
GrpLevelPara = 3.212323 

BW Util details:
bwutil = 0.748950 
total_CMD = 7543844 
util_bw = 5649960 
Wasted_Col = 1682056 
Wasted_Row = 54624 
Idle = 157204 

BW Util Bottlenecks: 
RCDc_limit = 1925736 
RCDWRc_limit = 300967 
WTRc_limit = 1822172 
RTWc_limit = 3341351 
CCDLc_limit = 1065274 
rwq = 0 
CCDLc_limit_alone = 686539 
WTRc_limit_alone = 1723315 
RTWc_limit_alone = 3061473 

Commands details: 
total_CMD = 7543844 
n_nop = 5422994 
Read = 1178485 
Write = 0 
L2_Alloc = 0 
L2_WB = 234005 
n_act = 392604 
n_pre = 392588 
n_ref = 0 
n_req = 1273788 
total_req = 1412490 

Dual Bus Interface Util: 
issued_total_row = 785192 
issued_total_col = 1412490 
Row_Bus_Util =  0.104084 
CoL_Bus_Util = 0.187237 
Either_Row_CoL_Bus_Util = 0.281137 
Issued_on_Two_Bus_Simul_Util = 0.010185 
issued_two_Eff = 0.036227 
queue_avg = 36.597496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.5975
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543844 n_nop=5422539 n_act=393767 n_pre=393751 n_ref_event=0 n_req=1273424 n_rd=1177806 n_rd_L2_A=0 n_write=0 n_wr_bk=233884 bw_util=0.7485
n_activity=7427768 dram_eff=0.7602
bk0: 73912a 3623097i bk1: 74271a 3550992i bk2: 73393a 3661582i bk3: 73152a 3696748i bk4: 73593a 3625643i bk5: 73408a 3643040i bk6: 73766a 3648570i bk7: 73077a 3697444i bk8: 73535a 3704519i bk9: 73670a 3698233i bk10: 73826a 3656305i bk11: 74146a 3627463i bk12: 73340a 3704933i bk13: 73127a 3657968i bk14: 73456a 3729123i bk15: 74134a 3568044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690784
Row_Buffer_Locality_read = 0.735122
Row_Buffer_Locality_write = 0.144638
Bank_Level_Parallism = 8.595503
Bank_Level_Parallism_Col = 5.760264
Bank_Level_Parallism_Ready = 2.143959
write_to_read_ratio_blp_rw_average = 0.378862
GrpLevelPara = 3.214537 

BW Util details:
bwutil = 0.748526 
total_CMD = 7543844 
util_bw = 5646760 
Wasted_Col = 1684294 
Wasted_Row = 54616 
Idle = 158174 

BW Util Bottlenecks: 
RCDc_limit = 1938860 
RCDWRc_limit = 301853 
WTRc_limit = 1826226 
RTWc_limit = 3364325 
CCDLc_limit = 1066467 
rwq = 0 
CCDLc_limit_alone = 686597 
WTRc_limit_alone = 1726980 
RTWc_limit_alone = 3083701 

Commands details: 
total_CMD = 7543844 
n_nop = 5422539 
Read = 1177806 
Write = 0 
L2_Alloc = 0 
L2_WB = 233884 
n_act = 393767 
n_pre = 393751 
n_ref = 0 
n_req = 1273424 
total_req = 1411690 

Dual Bus Interface Util: 
issued_total_row = 787518 
issued_total_col = 1411690 
Row_Bus_Util =  0.104392 
CoL_Bus_Util = 0.187131 
Either_Row_CoL_Bus_Util = 0.281197 
Issued_on_Two_Bus_Simul_Util = 0.010327 
issued_two_Eff = 0.036724 
queue_avg = 36.460629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4606
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543844 n_nop=5427642 n_act=391736 n_pre=391720 n_ref_event=0 n_req=1271572 n_rd=1176631 n_rd_L2_A=0 n_write=0 n_wr_bk=233506 bw_util=0.7477
n_activity=7427882 dram_eff=0.7594
bk0: 73828a 3629547i bk1: 73535a 3673375i bk2: 73825a 3661054i bk3: 73549a 3666684i bk4: 73741a 3637746i bk5: 73135a 3731209i bk6: 73316a 3690442i bk7: 73766a 3626741i bk8: 73650a 3761376i bk9: 73222a 3754026i bk10: 73524a 3700457i bk11: 74251a 3620103i bk12: 73078a 3757678i bk13: 73359a 3684934i bk14: 73859a 3677324i bk15: 72993a 3756774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691931
Row_Buffer_Locality_read = 0.736092
Row_Buffer_Locality_write = 0.144627
Bank_Level_Parallism = 8.519473
Bank_Level_Parallism_Col = 5.722378
Bank_Level_Parallism_Ready = 2.141554
write_to_read_ratio_blp_rw_average = 0.378533
GrpLevelPara = 3.205512 

BW Util details:
bwutil = 0.747702 
total_CMD = 7543844 
util_bw = 5640548 
Wasted_Col = 1693243 
Wasted_Row = 53700 
Idle = 156353 

BW Util Bottlenecks: 
RCDc_limit = 1937832 
RCDWRc_limit = 301223 
WTRc_limit = 1814800 
RTWc_limit = 3345744 
CCDLc_limit = 1067007 
rwq = 0 
CCDLc_limit_alone = 691639 
WTRc_limit_alone = 1717635 
RTWc_limit_alone = 3067541 

Commands details: 
total_CMD = 7543844 
n_nop = 5427642 
Read = 1176631 
Write = 0 
L2_Alloc = 0 
L2_WB = 233506 
n_act = 391736 
n_pre = 391720 
n_ref = 0 
n_req = 1271572 
total_req = 1410137 

Dual Bus Interface Util: 
issued_total_row = 783456 
issued_total_col = 1410137 
Row_Bus_Util =  0.103854 
CoL_Bus_Util = 0.186926 
Either_Row_CoL_Bus_Util = 0.280520 
Issued_on_Two_Bus_Simul_Util = 0.010259 
issued_two_Eff = 0.036571 
queue_avg = 35.809597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.8096
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543844 n_nop=5413756 n_act=395930 n_pre=395914 n_ref_event=0 n_req=1277992 n_rd=1181841 n_rd_L2_A=0 n_write=0 n_wr_bk=234818 bw_util=0.7512
n_activity=7428161 dram_eff=0.7629
bk0: 73848a 3620421i bk1: 73698a 3641036i bk2: 73334a 3663746i bk3: 73701a 3628040i bk4: 73552a 3658942i bk5: 73822a 3587502i bk6: 74147a 3625045i bk7: 74029a 3566872i bk8: 74239a 3595877i bk9: 74291a 3572555i bk10: 73703a 3695694i bk11: 74061a 3614155i bk12: 73779a 3610465i bk13: 74199a 3593926i bk14: 73588a 3635161i bk15: 73850a 3576735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690197
Row_Buffer_Locality_read = 0.734495
Row_Buffer_Locality_write = 0.145708
Bank_Level_Parallism = 8.676005
Bank_Level_Parallism_Col = 5.803031
Bank_Level_Parallism_Ready = 2.152304
write_to_read_ratio_blp_rw_average = 0.380195
GrpLevelPara = 3.226877 

BW Util details:
bwutil = 0.751160 
total_CMD = 7543844 
util_bw = 5666636 
Wasted_Col = 1670491 
Wasted_Row = 50617 
Idle = 156100 

BW Util Bottlenecks: 
RCDc_limit = 1929508 
RCDWRc_limit = 298225 
WTRc_limit = 1820808 
RTWc_limit = 3388711 
CCDLc_limit = 1071149 
rwq = 0 
CCDLc_limit_alone = 686247 
WTRc_limit_alone = 1722554 
RTWc_limit_alone = 3102063 

Commands details: 
total_CMD = 7543844 
n_nop = 5413756 
Read = 1181841 
Write = 0 
L2_Alloc = 0 
L2_WB = 234818 
n_act = 395930 
n_pre = 395914 
n_ref = 0 
n_req = 1277992 
total_req = 1416659 

Dual Bus Interface Util: 
issued_total_row = 791844 
issued_total_col = 1416659 
Row_Bus_Util =  0.104966 
CoL_Bus_Util = 0.187790 
Either_Row_CoL_Bus_Util = 0.282361 
Issued_on_Two_Bus_Simul_Util = 0.010395 
issued_two_Eff = 0.036813 
queue_avg = 37.749722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.7497
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543844 n_nop=5420612 n_act=393668 n_pre=393652 n_ref_event=0 n_req=1274732 n_rd=1178784 n_rd_L2_A=0 n_write=0 n_wr_bk=234711 bw_util=0.7495
n_activity=7428495 dram_eff=0.7611
bk0: 73555a 3686686i bk1: 73945a 3597517i bk2: 74167a 3597855i bk3: 73972a 3609302i bk4: 73668a 3683447i bk5: 73760a 3596053i bk6: 73457a 3688386i bk7: 73382a 3642267i bk8: 73752a 3660740i bk9: 73503a 3701784i bk10: 73861a 3648106i bk11: 73429a 3677388i bk12: 73268a 3692441i bk13: 73823a 3628227i bk14: 73628a 3650629i bk15: 73614a 3661035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691179
Row_Buffer_Locality_read = 0.735505
Row_Buffer_Locality_write = 0.146611
Bank_Level_Parallism = 8.603995
Bank_Level_Parallism_Col = 5.759054
Bank_Level_Parallism_Ready = 2.140237
write_to_read_ratio_blp_rw_average = 0.380080
GrpLevelPara = 3.216824 

BW Util details:
bwutil = 0.749483 
total_CMD = 7543844 
util_bw = 5653980 
Wasted_Col = 1679478 
Wasted_Row = 53231 
Idle = 157155 

BW Util Bottlenecks: 
RCDc_limit = 1927615 
RCDWRc_limit = 300094 
WTRc_limit = 1812389 
RTWc_limit = 3370225 
CCDLc_limit = 1075670 
rwq = 0 
CCDLc_limit_alone = 692367 
WTRc_limit_alone = 1714311 
RTWc_limit_alone = 3085000 

Commands details: 
total_CMD = 7543844 
n_nop = 5420612 
Read = 1178784 
Write = 0 
L2_Alloc = 0 
L2_WB = 234711 
n_act = 393668 
n_pre = 393652 
n_ref = 0 
n_req = 1274732 
total_req = 1413495 

Dual Bus Interface Util: 
issued_total_row = 787320 
issued_total_col = 1413495 
Row_Bus_Util =  0.104366 
CoL_Bus_Util = 0.187371 
Either_Row_CoL_Bus_Util = 0.281452 
Issued_on_Two_Bus_Simul_Util = 0.010284 
issued_two_Eff = 0.036540 
queue_avg = 37.088329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.0883
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543844 n_nop=5425613 n_act=392002 n_pre=391986 n_ref_event=0 n_req=1272545 n_rd=1177212 n_rd_L2_A=0 n_write=0 n_wr_bk=233755 bw_util=0.7481
n_activity=7428906 dram_eff=0.7597
bk0: 73729a 3682689i bk1: 73914a 3616923i bk2: 73770a 3653270i bk3: 73801a 3617758i bk4: 73523a 3675045i bk5: 73579a 3612637i bk6: 73494a 3713518i bk7: 73882a 3653631i bk8: 73439a 3770399i bk9: 73828a 3692610i bk10: 73648a 3652198i bk11: 73720a 3630214i bk12: 72737a 3775382i bk13: 72987a 3689977i bk14: 73533a 3683461i bk15: 73628a 3646794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691957
Row_Buffer_Locality_read = 0.736199
Row_Buffer_Locality_write = 0.145647
Bank_Level_Parallism = 8.557039
Bank_Level_Parallism_Col = 5.748690
Bank_Level_Parallism_Ready = 2.138541
write_to_read_ratio_blp_rw_average = 0.379445
GrpLevelPara = 3.211629 

BW Util details:
bwutil = 0.748142 
total_CMD = 7543844 
util_bw = 5643868 
Wasted_Col = 1686947 
Wasted_Row = 55904 
Idle = 157125 

BW Util Bottlenecks: 
RCDc_limit = 1932162 
RCDWRc_limit = 300396 
WTRc_limit = 1811166 
RTWc_limit = 3372370 
CCDLc_limit = 1069409 
rwq = 0 
CCDLc_limit_alone = 688561 
WTRc_limit_alone = 1713647 
RTWc_limit_alone = 3089041 

Commands details: 
total_CMD = 7543844 
n_nop = 5425613 
Read = 1177212 
Write = 0 
L2_Alloc = 0 
L2_WB = 233755 
n_act = 392002 
n_pre = 391986 
n_ref = 0 
n_req = 1272545 
total_req = 1410967 

Dual Bus Interface Util: 
issued_total_row = 783988 
issued_total_col = 1410967 
Row_Bus_Util =  0.103924 
CoL_Bus_Util = 0.187036 
Either_Row_CoL_Bus_Util = 0.280789 
Issued_on_Two_Bus_Simul_Util = 0.010170 
issued_two_Eff = 0.036221 
queue_avg = 36.373875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.3739

========= L2 cache stats =========
L2_cache_bank[0]: Access = 948826, Miss = 588277, Miss_rate = 0.620, Pending_hits = 23908, Reservation_fails = 275
L2_cache_bank[1]: Access = 930865, Miss = 588283, Miss_rate = 0.632, Pending_hits = 5390, Reservation_fails = 835
L2_cache_bank[2]: Access = 932901, Miss = 588690, Miss_rate = 0.631, Pending_hits = 5344, Reservation_fails = 352
L2_cache_bank[3]: Access = 964846, Miss = 589776, Miss_rate = 0.611, Pending_hits = 5300, Reservation_fails = 6
L2_cache_bank[4]: Access = 931511, Miss = 587241, Miss_rate = 0.630, Pending_hits = 5276, Reservation_fails = 23
L2_cache_bank[5]: Access = 929952, Miss = 587802, Miss_rate = 0.632, Pending_hits = 5101, Reservation_fails = 403
L2_cache_bank[6]: Access = 1769217, Miss = 589865, Miss_rate = 0.333, Pending_hits = 5405, Reservation_fails = 595
L2_cache_bank[7]: Access = 929447, Miss = 589150, Miss_rate = 0.634, Pending_hits = 5493, Reservation_fails = 759
L2_cache_bank[8]: Access = 951457, Miss = 588623, Miss_rate = 0.619, Pending_hits = 24292, Reservation_fails = 159
L2_cache_bank[9]: Access = 928985, Miss = 588033, Miss_rate = 0.633, Pending_hits = 5252, Reservation_fails = 688
L2_cache_bank[10]: Access = 932958, Miss = 588124, Miss_rate = 0.630, Pending_hits = 5298, Reservation_fails = 610
L2_cache_bank[11]: Access = 962029, Miss = 587902, Miss_rate = 0.611, Pending_hits = 5483, Reservation_fails = 436
L2_cache_bank[12]: Access = 934166, Miss = 588652, Miss_rate = 0.630, Pending_hits = 5139, Reservation_fails = 47
L2_cache_bank[13]: Access = 934222, Miss = 589839, Miss_rate = 0.631, Pending_hits = 5353, Reservation_fails = 367
L2_cache_bank[14]: Access = 929405, Miss = 588824, Miss_rate = 0.634, Pending_hits = 5295, Reservation_fails = 650
L2_cache_bank[15]: Access = 928435, Miss = 588987, Miss_rate = 0.634, Pending_hits = 5596, Reservation_fails = 793
L2_cache_bank[16]: Access = 949391, Miss = 588822, Miss_rate = 0.620, Pending_hits = 24370, Reservation_fails = 470
L2_cache_bank[17]: Access = 929325, Miss = 587813, Miss_rate = 0.633, Pending_hits = 5389, Reservation_fails = 615
L2_cache_bank[18]: Access = 936464, Miss = 590196, Miss_rate = 0.630, Pending_hits = 5529, Reservation_fails = 169
L2_cache_bank[19]: Access = 968962, Miss = 591655, Miss_rate = 0.611, Pending_hits = 5602, Reservation_fails = 363
L2_cache_bank[20]: Access = 935103, Miss = 589359, Miss_rate = 0.630, Pending_hits = 5308, Reservation_fails = 112
L2_cache_bank[21]: Access = 931835, Miss = 589434, Miss_rate = 0.633, Pending_hits = 5356, Reservation_fails = 655
L2_cache_bank[22]: Access = 928389, Miss = 587879, Miss_rate = 0.633, Pending_hits = 5290, Reservation_fails = 341
L2_cache_bank[23]: Access = 926847, Miss = 589345, Miss_rate = 0.636, Pending_hits = 5079, Reservation_fails = 72
L2_total_cache_accesses = 23345538
L2_total_cache_misses = 14132571
L2_total_cache_miss_rate = 0.6054
L2_total_cache_pending_hits = 184848
L2_total_cache_reservation_fails = 9795
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1729282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 184845
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5181601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9795
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8950888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 184845
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7298837
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 54
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16046616
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7298922
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7807
L2_cache_data_port_util = 0.128
L2_cache_fill_port_util = 0.200

icnt_total_pkts_mem_to_simt=23345538
icnt_total_pkts_simt_to_mem=23345538
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23345538
Req_Network_cycles = 2941681
Req_Network_injected_packets_per_cycle =       7.9361 
Req_Network_conflicts_per_cycle =       3.5854
Req_Network_conflicts_per_cycle_util =       3.6099
Req_Bank_Level_Parallism =       7.9904
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.0044
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3706

Reply_Network_injected_packets_num = 23345538
Reply_Network_cycles = 2941681
Reply_Network_injected_packets_per_cycle =        7.9361
Reply_Network_conflicts_per_cycle =        4.2834
Reply_Network_conflicts_per_cycle_util =       4.3119
Reply_Bank_Level_Parallism =       7.9890
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0059
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2645
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 8 hrs, 34 min, 59 sec (30899 sec)
gpgpu_simulation_rate = 40649 (inst/sec)
gpgpu_simulation_rate = 95 (cycle/sec)
gpgpu_silicon_slowdown = 14368421x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddf21034c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210340..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8875cdd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 408650
gpu_sim_insn = 180573717
gpu_ipc =     441.8787
gpu_tot_sim_cycle = 3350331
gpu_tot_sim_insn = 1436587652
gpu_tot_ipc =     428.7898
gpu_tot_issued_cta = 120844
gpu_occupancy = 83.3826% 
gpu_tot_occupancy = 75.9383% 
max_total_param_size = 0
gpu_stall_dramfull = 53554
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.8299
partiton_level_parallism_total  =       7.9232
partiton_level_parallism_util =       7.9442
partiton_level_parallism_util_total  =       7.9854
L2_BW  =     342.0119 GB/Sec
L2_BW_total  =     346.0841 GB/Sec
gpu_total_sim_rate=40922

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1892182, Miss = 597073, Miss_rate = 0.316, Pending_hits = 180401, Reservation_fails = 290688
	L1D_cache_core[1]: Access = 1899977, Miss = 599663, Miss_rate = 0.316, Pending_hits = 181143, Reservation_fails = 303614
	L1D_cache_core[2]: Access = 1897183, Miss = 596940, Miss_rate = 0.315, Pending_hits = 180130, Reservation_fails = 294536
	L1D_cache_core[3]: Access = 1895157, Miss = 596957, Miss_rate = 0.315, Pending_hits = 180319, Reservation_fails = 292693
	L1D_cache_core[4]: Access = 1892522, Miss = 595765, Miss_rate = 0.315, Pending_hits = 179540, Reservation_fails = 293981
	L1D_cache_core[5]: Access = 1897036, Miss = 598996, Miss_rate = 0.316, Pending_hits = 179958, Reservation_fails = 297149
	L1D_cache_core[6]: Access = 1895735, Miss = 597727, Miss_rate = 0.315, Pending_hits = 180479, Reservation_fails = 293817
	L1D_cache_core[7]: Access = 1893221, Miss = 598527, Miss_rate = 0.316, Pending_hits = 180215, Reservation_fails = 286103
	L1D_cache_core[8]: Access = 1891571, Miss = 598429, Miss_rate = 0.316, Pending_hits = 180304, Reservation_fails = 293021
	L1D_cache_core[9]: Access = 1886865, Miss = 594911, Miss_rate = 0.315, Pending_hits = 179839, Reservation_fails = 295513
	L1D_cache_core[10]: Access = 1887641, Miss = 596210, Miss_rate = 0.316, Pending_hits = 179269, Reservation_fails = 293257
	L1D_cache_core[11]: Access = 1888298, Miss = 596498, Miss_rate = 0.316, Pending_hits = 180272, Reservation_fails = 296011
	L1D_cache_core[12]: Access = 1889504, Miss = 596033, Miss_rate = 0.315, Pending_hits = 180423, Reservation_fails = 298367
	L1D_cache_core[13]: Access = 1892356, Miss = 595357, Miss_rate = 0.315, Pending_hits = 179963, Reservation_fails = 298416
	L1D_cache_core[14]: Access = 1901099, Miss = 598586, Miss_rate = 0.315, Pending_hits = 181323, Reservation_fails = 298775
	L1D_cache_core[15]: Access = 1885478, Miss = 597258, Miss_rate = 0.317, Pending_hits = 179597, Reservation_fails = 287944
	L1D_cache_core[16]: Access = 1890950, Miss = 596546, Miss_rate = 0.315, Pending_hits = 180142, Reservation_fails = 296760
	L1D_cache_core[17]: Access = 1893649, Miss = 599155, Miss_rate = 0.316, Pending_hits = 179726, Reservation_fails = 295342
	L1D_cache_core[18]: Access = 1889190, Miss = 595093, Miss_rate = 0.315, Pending_hits = 179908, Reservation_fails = 294523
	L1D_cache_core[19]: Access = 1892428, Miss = 598524, Miss_rate = 0.316, Pending_hits = 179576, Reservation_fails = 285153
	L1D_cache_core[20]: Access = 1891939, Miss = 596533, Miss_rate = 0.315, Pending_hits = 179383, Reservation_fails = 300886
	L1D_cache_core[21]: Access = 1888868, Miss = 599134, Miss_rate = 0.317, Pending_hits = 180209, Reservation_fails = 298964
	L1D_cache_core[22]: Access = 1893603, Miss = 598737, Miss_rate = 0.316, Pending_hits = 180148, Reservation_fails = 293068
	L1D_cache_core[23]: Access = 1892348, Miss = 597030, Miss_rate = 0.315, Pending_hits = 180106, Reservation_fails = 299961
	L1D_cache_core[24]: Access = 1896976, Miss = 597480, Miss_rate = 0.315, Pending_hits = 180238, Reservation_fails = 290807
	L1D_cache_core[25]: Access = 1886184, Miss = 594548, Miss_rate = 0.315, Pending_hits = 179549, Reservation_fails = 297227
	L1D_cache_core[26]: Access = 1875666, Miss = 594970, Miss_rate = 0.317, Pending_hits = 178603, Reservation_fails = 301141
	L1D_cache_core[27]: Access = 1890797, Miss = 595750, Miss_rate = 0.315, Pending_hits = 179463, Reservation_fails = 296124
	L1D_cache_core[28]: Access = 1885650, Miss = 596262, Miss_rate = 0.316, Pending_hits = 179582, Reservation_fails = 294275
	L1D_cache_core[29]: Access = 1897453, Miss = 598951, Miss_rate = 0.316, Pending_hits = 181603, Reservation_fails = 293414
	L1D_total_cache_accesses = 56751526
	L1D_total_cache_misses = 17913643
	L1D_total_cache_miss_rate = 0.3157
	L1D_total_cache_pending_hits = 5401411
	L1D_total_cache_reservation_fails = 8851530
	L1D_cache_data_port_util = 0.335
	L1D_cache_fill_port_util = 0.179
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24804871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5401411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8149509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8733279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9764066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5401411
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8631601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 118251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 48119857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8631669

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7859261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 874018
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 118251
ctas_completed 120844, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
70447, 71778, 71515, 71320, 71411, 71825, 71833, 71785, 70666, 71467, 72938, 71438, 72057, 72021, 72893, 72306, 70349, 71641, 71104, 70766, 70743, 70872, 70923, 70703, 71119, 71432, 71706, 72580, 72063, 72325, 71302, 71811, 
gpgpu_n_tot_thrd_icount = 2197099488
gpgpu_n_tot_w_icount = 68659359
gpgpu_n_stall_shd_mem = 11248124
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17913575
gpgpu_n_mem_write_global = 8631669
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 187089946
gpgpu_n_store_insn = 50037503
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 108276224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6038303
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5209821
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9245029	W0_Idle:920401	W0_Scoreboard:320550171	W1:6035026	W2:3162875	W3:1817405	W4:1663495	W5:1248191	W6:1229899	W7:984709	W8:910890	W9:768480	W10:680579	W11:575243	W12:507878	W13:443172	W14:398963	W15:369637	W16:354854	W17:318472	W18:313773	W19:315947	W20:336911	W21:360831	W22:421267	W23:485427	W24:528986	W25:585194	W26:722972	W27:808311	W28:952860	W29:1146139	W30:1685855	W31:2870025	W32:35655093
single_issue_nums: WS0:17086868	WS1:17207465	WS2:17202466	WS3:17162560	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 143308600 {8:17913575,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 345266760 {40:8631669,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 716543000 {40:17913575,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 69053352 {8:8631669,}
maxmflatency = 2521 
max_icnt2mem_latency = 930 
maxmrqlatency = 1836 
max_icnt2sh_latency = 177 
averagemflatency = 392 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 82 
avg_icnt2sh_latency = 5 
mrq_lat_table:3599071 	333178 	524513 	943193 	1981826 	2706918 	2881522 	2380434 	1183418 	146312 	1334 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8108181 	13751108 	4552502 	133393 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21197316 	4603134 	606816 	127592 	10386 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	18223697 	4502741 	2196230 	1161606 	403819 	55879 	1272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	3127 	197 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      9728     10954      7721     11613      6211      5657      6349      6225      6503      6424      7161      7268      7387      7481      7693      7844 
dram[1]:     10954      8611      8881      8971      5881      5879      6222      6243      6762      6774      7361      7370      7528      7567      7762      7813 
dram[2]:     11166     11098     11706     11711      6198      6299      6391      6285      6537      6526      7311      7216      7468      7446      7748      7719 
dram[3]:     11147      8054     11790      8263      6279      5718      6321      6296      6790      6433      7235      7257      7463      7511      7729      7760 
dram[4]:      9807      8400      8746      8443      6203      6270      6270      5995      6568      6770      7216      7208      7455      7445      7713      7676 
dram[5]:     11105     11096      8969     11526      6245      6282      6365      6231      6769      6788      7322      7393      7536      7551      7850      7854 
dram[6]:     10083      8014      8399      9144      6237      6112      6404      6330      6791      6561      7266      7220      7494      7436      7789      7769 
dram[7]:      8443     11132      8760      8458      6278      5929      6260      6304      6528      6505      7227      7254      7480      7469      7774      7769 
dram[8]:      8127      9794     11625     11631      6289      6292      6380      6232      6808      6477      7191      7225      7428      7422      7700      7838 
dram[9]:      8601      8490      8603     11661      6260      5852      5834      6360      6825      6828      7308      7410      7524      7558      7945      7933 
dram[10]:     11126     11119      8577     11608      6310      6373      6271      6315      6478      6495      7307      7201      7468      7434      7852      7804 
dram[11]:      8880     11131      9129      8292      6351      6273      6296      6299      6769      6500      7204      7240      7449      7508      7765      7780 
average row accesses per activate:
dram[0]:  3.220891  3.250642  3.240159  3.261704  3.210853  3.318611  3.247830  3.287279  3.225086  3.327808  3.256836  3.281542  3.296407  3.330284  3.353910  3.326113 
dram[1]:  3.291218  3.250578  3.277130  3.294136  3.227774  3.239994  3.301944  3.263730  3.255471  3.322788  3.236589  3.281464  3.252706  3.263560  3.290634  3.282764 
dram[2]:  3.303382  3.272748  3.240520  3.281755  3.276981  3.317556  3.246938  3.308755  3.320137  3.293483  3.224340  3.285466  3.252025  3.282357  3.274873  3.263469 
dram[3]:  3.230116  3.219114  3.209834  3.293039  3.297040  3.335837  3.210849  3.251439  3.251507  3.319409  3.197731  3.251361  3.231191  3.254316  3.242940  3.285098 
dram[4]:  3.237923  3.254903  3.263174  3.283710  3.246965  3.251832  3.291401  3.300931  3.227236  3.308317  3.238413  3.296557  3.240475  3.316348  3.253795  3.266921 
dram[5]:  3.260936  3.227491  3.251925  3.256878  3.227419  3.285698  3.254028  3.304673  3.269544  3.286143  3.263668  3.324661  3.198278  3.257675  3.309115  3.306800 
dram[6]:  3.220077  3.203617  3.297160  3.333102  3.228585  3.280967  3.258716  3.254960  3.296829  3.282136  3.285557  3.242805  3.269579  3.277884  3.230252  3.301522 
dram[7]:  3.199486  3.208324  3.268700  3.309266  3.226940  3.292639  3.227138  3.335136  3.249579  3.292456  3.204694  3.242537  3.298864  3.306568  3.272037  3.225908 
dram[8]:  3.228430  3.287048  3.248890  3.280380  3.210379  3.331749  3.259986  3.269176  3.274099  3.343190  3.238847  3.203518  3.303634  3.288479  3.216115  3.337889 
dram[9]:  3.245643  3.291078  3.245381  3.257387  3.265077  3.258175  3.233012  3.249758  3.233509  3.218512  3.253618  3.252616  3.229375  3.250306  3.232512  3.282754 
dram[10]:  3.265301  3.233473  3.198727  3.249106  3.267238  3.267247  3.288858  3.317074  3.221229  3.290672  3.226619  3.292857  3.296357  3.272475  3.244630  3.282461 
dram[11]:  3.249579  3.269225  3.246565  3.249608  3.243031  3.270376  3.309325  3.267376  3.267473  3.284900  3.221897  3.245258  3.368873  3.346176  3.257728  3.284941 
average row locality = 16681719/5107444 = 3.266158
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     80108     80166     79515     79839     79689     79426     79935     79797     80420     79563     79859     79587     79017     79439     78498     79055 
dram[1]:     79467     79999     79515     80033     80036     80097     79704     79752     79696     79447     79847     79524     79893     80206     79354     79731 
dram[2]:     79089     79609     79898     79751     79232     79215     79701     79063     79159     79566     79722     79603     79837     79690     79440     79963 
dram[3]:     79970     80215     79956     79299     79411     79074     80196     80234     79688     79432     80061     79966     80012     80027     79545     79680 
dram[4]:     79779     79863     79539     79472     79548     79750     79454     79646     80064     79624     79832     79533     79906     79493     79536     79438 
dram[5]:     79763     80194     79498     79744     79857     79540     79676     79328     79238     79508     79640     78805     80409     80011     79056     79330 
dram[6]:     80191     80848     79394     79244     79925     79753     79650     80007     79629     79833     79090     79837     79879     80033     79779     79492 
dram[7]:     80064     80429     79500     79107     79708     79504     79913     79148     79660     79789     80036     80258     79382     79271     79548     80329 
dram[8]:     79980     79504     79902     79573     79936     79161     79464     79909     79884     79335     79633     80320     79244     79467     80059     78975 
dram[9]:     79992     79757     79289     79850     79639     79894     80339     80179     80471     80523     79868     80146     79972     80393     79745     79929 
dram[10]:     79621     80069     80250     80037     79662     79840     79428     79533     79994     79729     80037     79586     79224     79930     79661     79699 
dram[11]:     79737     79969     79819     79859     79517     79714     79597     80027     79595     79870     79751     79772     78688     79090     79576     79627 
total dram reads = 15304662
bank skew: 80848/78498 = 1.03
chip skew: 1279986/1272538 = 1.01
number of total write accesses:
dram[0]:     19052     19126     19149     19158     19278     19097     19423     19394     19295     19282     19213     19332     19294     19379     19084     19109 
dram[1]:     19063     19085     19050     19002     19264     19350     19445     19647     19293     19233     19380     19383     19425     19506     19168     19323 
dram[2]:     18866     19048     19212     19082     19220     19165     19435     19371     19101     19163     19409     19509     19482     19333     19199     19205 
dram[3]:     19124     19083     19155     19016     19111     19186     19569     19527     19304     19112     19438     19340     19318     19401     19154     19146 
dram[4]:     19055     19063     19079     19038     19183     19311     19410     19468     19278     19177     19279     19390     19272     19211     19087     19217 
dram[5]:     19024     19154     19040     19096     19315     19316     19600     19462     19165     19210     19365     19168     19343     19345     18970     19136 
dram[6]:     19178     19160     19081     18976     19316     19289     19481     19449     19209     19332     19252     19529     19324     19434     19217     19122 
dram[7]:     19122     19204     19144     19110     19342     19321     19392     19328     19404     19239     19312     19397     19331     19169     19038     19288 
dram[8]:     19162     19115     19055     19159     19386     19208     19395     19516     19212     19142     19244     19439     19263     19337     19141     18928 
dram[9]:     19128     19065     19129     19171     19354     19422     19512     19470     19509     19532     19298     19295     19414     19427     19217     19305 
dram[10]:     19097     19296     19284     19205     19390     19312     19493     19564     19376     19310     19344     19264     19311     19380     19233     19181 
dram[11]:     19033     19055     19181     19160     19265     19332     19426     19445     19198     19296     19343     19395     19215     19197     19173     19197 
total dram writes = 3697684
bank skew: 19647/18866 = 1.04
chip skew: 309248/307518 = 1.01
average mf latency per bank:
dram[0]:        539       532       536       533       536       534       545       539       549       544       544       536       538       532       536       530
dram[1]:        529       544       534       548       533       550       538       550       543       555       533       544       528       545       527       545
dram[2]:        520       527       528       531       530       535       532       534       533       538       523       531       523       527       520       524
dram[3]:        539       538       537       538       543       536       543       542       549       547       539       540       538       535      2679       533
dram[4]:        542       532       544       537       543       535       551       540       559       548       545       535       540       531       544       532
dram[5]:        522       537       527       541       531       543       533       542       538       552       531       541       531       541       524       541
dram[6]:        525       534       525       533       532       532       535       538       538       546       527       533       521       531       523       529
dram[7]:        526       532       531       530       531       535       534       538       535       542       530       532       527       532       526       537
dram[8]:        538       523       538       529       544       530       541       539       550       542       537       529       533       527       536       529
dram[9]:        535       547       535       551       537       553       544       558       554       567       536       556       537       551       533       548
dram[10]:        526       531       534       536       531       537       534       537       541       541       532       533       528       533       532       529
dram[11]:        521       533       526       533       526       530       532       536       533       541       530       531       523       533       526       524
maximum mf latency per bank:
dram[0]:       1606      1854      1887      1952      1662      1899      2012      1926      1921      1978      1600      1627      1817      1823      1804      1808
dram[1]:       1646      1779      1864      1842      1936      1962      2064      2199      1878      2023      1863      1711      1692      2007      1592      2020
dram[2]:       1529      2145      2082      1893      1576      1639      1657      1725      1666      1785      1592      1681      1953      1977      1564      1456
dram[3]:       1788      1976      2290      1774      1778      1871      1867      2038      1789      1898      1470      1754      2130      1771      1726      1777
dram[4]:       1659      1569      1680      1750      2001      1914      1715      1948      1750      1939      1560      1973      1575      1540      1571      1644
dram[5]:       1673      1702      2078      2092      1772      1794      1823      1797      1859      1865      1588      1754      1465      1450      1608      1957
dram[6]:       2231      2521      1625      1680      1814      1746      1775      1694      1642      1900      1705      1643      1468      1557      1546      1702
dram[7]:       1749      1836      1815      1803      2300      1875      1883      1985      1943      2043      1673      1735      1649      1642      1742      1604
dram[8]:       1707      1869      2107      1824      1893      2100      1838      1909      1846      1946      1513      1881      1575      1576      1544      1685
dram[9]:       1777      1717      1760      1786      1777      1837      1945      1846      2116      1932      1653      1541      1701      1773      1465      1762
dram[10]:       1639      1643      2060      2008      2058      2060      1742      1748      1701      1750      1630      1547      1826      1830      1726      1666
dram[11]:       2035      1796      1837      1960      1726      1958      1639      1740      1895      1874      1754      1692      1490      1983      1662      1709

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8591812 n_nop=6245110 n_act=423725 n_pre=423709 n_ref_event=0 n_req=1388318 n_rd=1273913 n_rd_L2_A=0 n_write=0 n_wr_bk=307665 bw_util=0.7363
n_activity=8410229 dram_eff=0.7522
bk0: 80108a 4349267i bk1: 80166a 4277230i bk2: 79515a 4367305i bk3: 79839a 4333162i bk4: 79689a 4302605i bk5: 79426a 4381452i bk6: 79935a 4337276i bk7: 79797a 4308811i bk8: 80420a 4321332i bk9: 79563a 4392697i bk10: 79859a 4404900i bk11: 79587a 4385140i bk12: 79017a 4411871i bk13: 79439a 4356587i bk14: 78498a 4479508i bk15: 79055a 4412490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694796
Row_Buffer_Locality_read = 0.742139
Row_Buffer_Locality_write = 0.167633
Bank_Level_Parallism = 8.286708
Bank_Level_Parallism_Col = 5.647154
Bank_Level_Parallism_Ready = 2.114288
write_to_read_ratio_blp_rw_average = 0.389468
GrpLevelPara = 3.168431 

BW Util details:
bwutil = 0.736319 
total_CMD = 8591812 
util_bw = 6326312 
Wasted_Col = 1929846 
Wasted_Row = 80630 
Idle = 255024 

BW Util Bottlenecks: 
RCDc_limit = 2071474 
RCDWRc_limit = 355990 
WTRc_limit = 2125962 
RTWc_limit = 3664516 
CCDLc_limit = 1197134 
rwq = 0 
CCDLc_limit_alone = 771022 
WTRc_limit_alone = 2006740 
RTWc_limit_alone = 3357626 

Commands details: 
total_CMD = 8591812 
n_nop = 6245110 
Read = 1273913 
Write = 0 
L2_Alloc = 0 
L2_WB = 307665 
n_act = 423725 
n_pre = 423709 
n_ref = 0 
n_req = 1388318 
total_req = 1581578 

Dual Bus Interface Util: 
issued_total_row = 847434 
issued_total_col = 1581578 
Row_Bus_Util =  0.098633 
CoL_Bus_Util = 0.184080 
Either_Row_CoL_Bus_Util = 0.273132 
Issued_on_Two_Bus_Simul_Util = 0.009580 
issued_two_Eff = 0.035075 
queue_avg = 33.786968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.787
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8591812 n_nop=6239009 n_act=425420 n_pre=425404 n_ref_event=0 n_req=1391334 n_rd=1276301 n_rd_L2_A=0 n_write=0 n_wr_bk=308617 bw_util=0.7379
n_activity=8417652 dram_eff=0.7531
bk0: 79467a 4393282i bk1: 79999a 4299567i bk2: 79515a 4368175i bk3: 80033a 4325870i bk4: 80036a 4317940i bk5: 80097a 4271307i bk6: 79704a 4343355i bk7: 79752a 4268649i bk8: 79696a 4372506i bk9: 79447a 4404357i bk10: 79847a 4316074i bk11: 79524a 4368095i bk12: 79893a 4325318i bk13: 80206a 4261766i bk14: 79354a 4394171i bk15: 79731a 4328749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694239
Row_Buffer_Locality_read = 0.741893
Row_Buffer_Locality_write = 0.165509
Bank_Level_Parallism = 8.333903
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.119091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.737874 
total_CMD = 8591812 
util_bw = 6339672 
Wasted_Col = 1926070 
Wasted_Row = 80566 
Idle = 245504 

BW Util Bottlenecks: 
RCDc_limit = 2063302 
RCDWRc_limit = 358092 
WTRc_limit = 2120593 
RTWc_limit = 3715801 
CCDLc_limit = 1206208 
rwq = 0 
CCDLc_limit_alone = 775760 
WTRc_limit_alone = 2000599 
RTWc_limit_alone = 3405347 

Commands details: 
total_CMD = 8591812 
n_nop = 6239009 
Read = 1276301 
Write = 0 
L2_Alloc = 0 
L2_WB = 308617 
n_act = 425420 
n_pre = 425404 
n_ref = 0 
n_req = 1391334 
total_req = 1584918 

Dual Bus Interface Util: 
issued_total_row = 850824 
issued_total_col = 1584918 
Row_Bus_Util =  0.099027 
CoL_Bus_Util = 0.184468 
Either_Row_CoL_Bus_Util = 0.273842 
Issued_on_Two_Bus_Simul_Util = 0.009653 
issued_two_Eff = 0.035251 
queue_avg = 34.540707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.5407
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8591812 n_nop=6246770 n_act=423169 n_pre=423153 n_ref_event=0 n_req=1386921 n_rd=1272538 n_rd_L2_A=0 n_write=0 n_wr_bk=307800 bw_util=0.7357
n_activity=8416524 dram_eff=0.7511
bk0: 79089a 4434692i bk1: 79609a 4327669i bk2: 79898a 4327249i bk3: 79751a 4320830i bk4: 79232a 4416688i bk5: 79215a 4403731i bk6: 79701a 4350871i bk7: 79063a 4344090i bk8: 79159a 4506497i bk9: 79566a 4401115i bk10: 79722a 4389648i bk11: 79603a 4349430i bk12: 79837a 4355683i bk13: 79690a 4325053i bk14: 79440a 4434664i bk15: 79963a 4335018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694889
Row_Buffer_Locality_read = 0.742487
Row_Buffer_Locality_write = 0.165348
Bank_Level_Parallism = 8.253468
Bank_Level_Parallism_Col = 5.631876
Bank_Level_Parallism_Ready = 2.103807
write_to_read_ratio_blp_rw_average = 0.391011
GrpLevelPara = 3.167093 

BW Util details:
bwutil = 0.735741 
total_CMD = 8591812 
util_bw = 6321352 
Wasted_Col = 1943979 
Wasted_Row = 80205 
Idle = 246276 

BW Util Bottlenecks: 
RCDc_limit = 2074894 
RCDWRc_limit = 360770 
WTRc_limit = 2124234 
RTWc_limit = 3701544 
CCDLc_limit = 1212381 
rwq = 0 
CCDLc_limit_alone = 780382 
WTRc_limit_alone = 2003996 
RTWc_limit_alone = 3389783 

Commands details: 
total_CMD = 8591812 
n_nop = 6246770 
Read = 1272538 
Write = 0 
L2_Alloc = 0 
L2_WB = 307800 
n_act = 423169 
n_pre = 423153 
n_ref = 0 
n_req = 1386921 
total_req = 1580338 

Dual Bus Interface Util: 
issued_total_row = 846322 
issued_total_col = 1580338 
Row_Bus_Util =  0.098503 
CoL_Bus_Util = 0.183935 
Either_Row_CoL_Bus_Util = 0.272939 
Issued_on_Two_Bus_Simul_Util = 0.009500 
issued_two_Eff = 0.034804 
queue_avg = 33.542507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.5425
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8591812 n_nop=6235499 n_act=427582 n_pre=427566 n_ref_event=0 n_req=1391517 n_rd=1276766 n_rd_L2_A=0 n_write=0 n_wr_bk=307984 bw_util=0.7378
n_activity=8423188 dram_eff=0.7526
bk0: 79970a 4288935i bk1: 80215a 4248964i bk2: 79956a 4293188i bk3: 79299a 4347671i bk4: 79411a 4401679i bk5: 79074a 4409766i bk6: 80196a 4286306i bk7: 80234a 4242737i bk8: 79688a 4353289i bk9: 79432a 4395398i bk10: 80061a 4258611i bk11: 79966a 4294368i bk12: 80012a 4269774i bk13: 80027a 4257671i bk14: 79545a 4367727i bk15: 79680a 4329520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692725
Row_Buffer_Locality_read = 0.740385
Row_Buffer_Locality_write = 0.162439
Bank_Level_Parallism = 8.365939
Bank_Level_Parallism_Col = 5.695155
Bank_Level_Parallism_Ready = 2.121789
write_to_read_ratio_blp_rw_average = 0.393735
GrpLevelPara = 3.188646 

BW Util details:
bwutil = 0.737795 
total_CMD = 8591812 
util_bw = 6339000 
Wasted_Col = 1933931 
Wasted_Row = 78896 
Idle = 239985 

BW Util Bottlenecks: 
RCDc_limit = 2077836 
RCDWRc_limit = 361882 
WTRc_limit = 2126789 
RTWc_limit = 3780987 
CCDLc_limit = 1204090 
rwq = 0 
CCDLc_limit_alone = 771957 
WTRc_limit_alone = 2009363 
RTWc_limit_alone = 3466280 

Commands details: 
total_CMD = 8591812 
n_nop = 6235499 
Read = 1276766 
Write = 0 
L2_Alloc = 0 
L2_WB = 307984 
n_act = 427582 
n_pre = 427566 
n_ref = 0 
n_req = 1391517 
total_req = 1584750 

Dual Bus Interface Util: 
issued_total_row = 855148 
issued_total_col = 1584750 
Row_Bus_Util =  0.099531 
CoL_Bus_Util = 0.184449 
Either_Row_CoL_Bus_Util = 0.274251 
Issued_on_Two_Bus_Simul_Util = 0.009728 
issued_two_Eff = 0.035473 
queue_avg = 34.350025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.35
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8591812 n_nop=6242081 n_act=425058 n_pre=425042 n_ref_event=0 n_req=1388723 n_rd=1274477 n_rd_L2_A=0 n_write=0 n_wr_bk=307518 bw_util=0.7365
n_activity=8412224 dram_eff=0.7522
bk0: 79779a 4329163i bk1: 79863a 4331099i bk2: 79539a 4351949i bk3: 79472a 4325288i bk4: 79548a 4344339i bk5: 79750a 4326457i bk6: 79454a 4403127i bk7: 79646a 4352112i bk8: 80064a 4340836i bk9: 79624a 4390600i bk10: 79832a 4335860i bk11: 79533a 4371594i bk12: 79906a 4319772i bk13: 79493a 4355234i bk14: 79536a 4358992i bk15: 79438a 4318480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693925
Row_Buffer_Locality_read = 0.741385
Row_Buffer_Locality_write = 0.164478
Bank_Level_Parallism = 8.313276
Bank_Level_Parallism_Col = 5.657433
Bank_Level_Parallism_Ready = 2.106197
write_to_read_ratio_blp_rw_average = 0.392741
GrpLevelPara = 3.176552 

BW Util details:
bwutil = 0.736513 
total_CMD = 8591812 
util_bw = 6327980 
Wasted_Col = 1934522 
Wasted_Row = 79847 
Idle = 249463 

BW Util Bottlenecks: 
RCDc_limit = 2077621 
RCDWRc_limit = 358405 
WTRc_limit = 2124979 
RTWc_limit = 3722599 
CCDLc_limit = 1214993 
rwq = 0 
CCDLc_limit_alone = 783963 
WTRc_limit_alone = 2006158 
RTWc_limit_alone = 3410390 

Commands details: 
total_CMD = 8591812 
n_nop = 6242081 
Read = 1274477 
Write = 0 
L2_Alloc = 0 
L2_WB = 307518 
n_act = 425058 
n_pre = 425042 
n_ref = 0 
n_req = 1388723 
total_req = 1581995 

Dual Bus Interface Util: 
issued_total_row = 850100 
issued_total_col = 1581995 
Row_Bus_Util =  0.098943 
CoL_Bus_Util = 0.184128 
Either_Row_CoL_Bus_Util = 0.273485 
Issued_on_Two_Bus_Simul_Util = 0.009586 
issued_two_Eff = 0.035053 
queue_avg = 34.113918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.1139
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8591812 n_nop=6243361 n_act=424842 n_pre=424826 n_ref_event=0 n_req=1388082 n_rd=1273597 n_rd_L2_A=0 n_write=0 n_wr_bk=307709 bw_util=0.7362
n_activity=8416071 dram_eff=0.7516
bk0: 79763a 4365590i bk1: 80194a 4278558i bk2: 79498a 4351643i bk3: 79744a 4310174i bk4: 79857a 4310870i bk5: 79540a 4370931i bk6: 79676a 4340707i bk7: 79328a 4357285i bk8: 79238a 4435855i bk9: 79508a 4396247i bk10: 79640a 4390757i bk11: 78805a 4467934i bk12: 80409a 4264163i bk13: 80011a 4279324i bk14: 79056a 4464396i bk15: 79330a 4386851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693939
Row_Buffer_Locality_read = 0.741609
Row_Buffer_Locality_write = 0.163628
Bank_Level_Parallism = 8.288126
Bank_Level_Parallism_Col = 5.643865
Bank_Level_Parallism_Ready = 2.117113
write_to_read_ratio_blp_rw_average = 0.390098
GrpLevelPara = 3.174114 

BW Util details:
bwutil = 0.736192 
total_CMD = 8591812 
util_bw = 6325224 
Wasted_Col = 1935829 
Wasted_Row = 81700 
Idle = 249059 

BW Util Bottlenecks: 
RCDc_limit = 2079362 
RCDWRc_limit = 360966 
WTRc_limit = 2127957 
RTWc_limit = 3681176 
CCDLc_limit = 1196431 
rwq = 0 
CCDLc_limit_alone = 770172 
WTRc_limit_alone = 2008991 
RTWc_limit_alone = 3373883 

Commands details: 
total_CMD = 8591812 
n_nop = 6243361 
Read = 1273597 
Write = 0 
L2_Alloc = 0 
L2_WB = 307709 
n_act = 424842 
n_pre = 424826 
n_ref = 0 
n_req = 1388082 
total_req = 1581306 

Dual Bus Interface Util: 
issued_total_row = 849668 
issued_total_col = 1581306 
Row_Bus_Util =  0.098893 
CoL_Bus_Util = 0.184048 
Either_Row_CoL_Bus_Util = 0.273336 
Issued_on_Two_Bus_Simul_Util = 0.009605 
issued_two_Eff = 0.035139 
queue_avg = 33.438850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.4389
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8591812 n_nop=6237696 n_act=426002 n_pre=425986 n_ref_event=0 n_req=1391309 n_rd=1276584 n_rd_L2_A=0 n_write=0 n_wr_bk=308349 bw_util=0.7379
n_activity=8419211 dram_eff=0.753
bk0: 80191a 4293384i bk1: 80848a 4160480i bk2: 79394a 4357945i bk3: 79244a 4368716i bk4: 79925a 4324044i bk5: 79753a 4337728i bk6: 79650a 4345721i bk7: 80007a 4270062i bk8: 79629a 4462863i bk9: 79833a 4327131i bk10: 79090a 4422591i bk11: 79837a 4291416i bk12: 79879a 4364231i bk13: 80033a 4298801i bk14: 79779a 4360107i bk15: 79492a 4357423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693815
Row_Buffer_Locality_read = 0.741195
Row_Buffer_Locality_write = 0.166598
Bank_Level_Parallism = 8.331331
Bank_Level_Parallism_Col = 5.678305
Bank_Level_Parallism_Ready = 2.122962
write_to_read_ratio_blp_rw_average = 0.391013
GrpLevelPara = 3.180751 

BW Util details:
bwutil = 0.737881 
total_CMD = 8591812 
util_bw = 6339732 
Wasted_Col = 1931196 
Wasted_Row = 78491 
Idle = 242393 

BW Util Bottlenecks: 
RCDc_limit = 2068449 
RCDWRc_limit = 360612 
WTRc_limit = 2129738 
RTWc_limit = 3720162 
CCDLc_limit = 1210067 
rwq = 0 
CCDLc_limit_alone = 779618 
WTRc_limit_alone = 2008944 
RTWc_limit_alone = 3410507 

Commands details: 
total_CMD = 8591812 
n_nop = 6237696 
Read = 1276584 
Write = 0 
L2_Alloc = 0 
L2_WB = 308349 
n_act = 426002 
n_pre = 425986 
n_ref = 0 
n_req = 1391309 
total_req = 1584933 

Dual Bus Interface Util: 
issued_total_row = 851988 
issued_total_col = 1584933 
Row_Bus_Util =  0.099163 
CoL_Bus_Util = 0.184470 
Either_Row_CoL_Bus_Util = 0.273995 
Issued_on_Two_Bus_Simul_Util = 0.009638 
issued_two_Eff = 0.035175 
queue_avg = 34.350285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.3503
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8591812 n_nop=6238330 n_act=426681 n_pre=426665 n_ref_event=0 n_req=1390678 n_rd=1275646 n_rd_L2_A=0 n_write=0 n_wr_bk=308141 bw_util=0.7373
n_activity=8416714 dram_eff=0.7527
bk0: 80064a 4275610i bk1: 80429a 4195528i bk2: 79500a 4324808i bk3: 79107a 4377218i bk4: 79708a 4286005i bk5: 79504a 4306189i bk6: 79913a 4305471i bk7: 79148a 4362726i bk8: 79660a 4369711i bk9: 79789a 4362364i bk10: 80036a 4311462i bk11: 80258a 4295101i bk12: 79382a 4368014i bk13: 79271a 4316310i bk14: 79548a 4393750i bk15: 80329a 4226539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693188
Row_Buffer_Locality_read = 0.740775
Row_Buffer_Locality_write = 0.165467
Bank_Level_Parallism = 8.369415
Bank_Level_Parallism_Col = 5.693284
Bank_Level_Parallism_Ready = 2.119771
write_to_read_ratio_blp_rw_average = 0.392152
GrpLevelPara = 3.184749 

BW Util details:
bwutil = 0.737347 
total_CMD = 8591812 
util_bw = 6335148 
Wasted_Col = 1930052 
Wasted_Row = 79444 
Idle = 247168 

BW Util Bottlenecks: 
RCDc_limit = 2077855 
RCDWRc_limit = 360190 
WTRc_limit = 2130542 
RTWc_limit = 3741495 
CCDLc_limit = 1206461 
rwq = 0 
CCDLc_limit_alone = 776566 
WTRc_limit_alone = 2010528 
RTWc_limit_alone = 3431614 

Commands details: 
total_CMD = 8591812 
n_nop = 6238330 
Read = 1275646 
Write = 0 
L2_Alloc = 0 
L2_WB = 308141 
n_act = 426681 
n_pre = 426665 
n_ref = 0 
n_req = 1390678 
total_req = 1583787 

Dual Bus Interface Util: 
issued_total_row = 853346 
issued_total_col = 1583787 
Row_Bus_Util =  0.099321 
CoL_Bus_Util = 0.184337 
Either_Row_CoL_Bus_Util = 0.273921 
Issued_on_Two_Bus_Simul_Util = 0.009736 
issued_two_Eff = 0.035544 
queue_avg = 34.182308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.1823
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8591812 n_nop=6243438 n_act=424760 n_pre=424744 n_ref_event=0 n_req=1388681 n_rd=1274346 n_rd_L2_A=0 n_write=0 n_wr_bk=307702 bw_util=0.7365
n_activity=8415151 dram_eff=0.752
bk0: 79980a 4287413i bk1: 79504a 4348411i bk2: 79902a 4322052i bk3: 79573a 4333899i bk4: 79936a 4298257i bk5: 79161a 4405244i bk6: 79464a 4353106i bk7: 79909a 4290736i bk8: 79884a 4420382i bk9: 79335a 4421123i bk10: 79633a 4368200i bk11: 80320a 4284874i bk12: 79244a 4410538i bk13: 79467a 4349548i bk14: 80059a 4325294i bk15: 78975a 4439122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694130
Row_Buffer_Locality_read = 0.741589
Row_Buffer_Locality_write = 0.165164
Bank_Level_Parallism = 8.296901
Bank_Level_Parallism_Col = 5.653391
Bank_Level_Parallism_Ready = 2.117370
write_to_read_ratio_blp_rw_average = 0.391650
GrpLevelPara = 3.175783 

BW Util details:
bwutil = 0.736538 
total_CMD = 8591812 
util_bw = 6328192 
Wasted_Col = 1939355 
Wasted_Row = 78000 
Idle = 246265 

BW Util Bottlenecks: 
RCDc_limit = 2078867 
RCDWRc_limit = 360085 
WTRc_limit = 2125721 
RTWc_limit = 3718201 
CCDLc_limit = 1206054 
rwq = 0 
CCDLc_limit_alone = 779128 
WTRc_limit_alone = 2007221 
RTWc_limit_alone = 3409775 

Commands details: 
total_CMD = 8591812 
n_nop = 6243438 
Read = 1274346 
Write = 0 
L2_Alloc = 0 
L2_WB = 307702 
n_act = 424760 
n_pre = 424744 
n_ref = 0 
n_req = 1388681 
total_req = 1582048 

Dual Bus Interface Util: 
issued_total_row = 849504 
issued_total_col = 1582048 
Row_Bus_Util =  0.098874 
CoL_Bus_Util = 0.184134 
Either_Row_CoL_Bus_Util = 0.273327 
Issued_on_Two_Bus_Simul_Util = 0.009681 
issued_two_Eff = 0.035419 
queue_avg = 33.556721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.5567
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8591812 n_nop=6228192 n_act=429433 n_pre=429417 n_ref_event=0 n_req=1395548 n_rd=1279986 n_rd_L2_A=0 n_write=0 n_wr_bk=309248 bw_util=0.7399
n_activity=8417966 dram_eff=0.7552
bk0: 79992a 4266948i bk1: 79757a 4303258i bk2: 79289a 4341795i bk3: 79850a 4283036i bk4: 79639a 4322343i bk5: 79894a 4255605i bk6: 80339a 4281348i bk7: 80179a 4227906i bk8: 80471a 4242927i bk9: 80523a 4217673i bk10: 79868a 4356163i bk11: 80146a 4280183i bk12: 79972a 4264644i bk13: 80393a 4245528i bk14: 79745a 4295446i bk15: 79929a 4249747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692286
Row_Buffer_Locality_read = 0.739885
Row_Buffer_Locality_write = 0.165080
Bank_Level_Parallism = 8.444202
Bank_Level_Parallism_Col = 5.730836
Bank_Level_Parallism_Ready = 2.127469
write_to_read_ratio_blp_rw_average = 0.393301
GrpLevelPara = 3.195959 

BW Util details:
bwutil = 0.739883 
total_CMD = 8591812 
util_bw = 6356936 
Wasted_Col = 1914715 
Wasted_Row = 75911 
Idle = 244250 

BW Util Bottlenecks: 
RCDc_limit = 2070449 
RCDWRc_limit = 357159 
WTRc_limit = 2131999 
RTWc_limit = 3764973 
CCDLc_limit = 1211434 
rwq = 0 
CCDLc_limit_alone = 773964 
WTRc_limit_alone = 2011470 
RTWc_limit_alone = 3448032 

Commands details: 
total_CMD = 8591812 
n_nop = 6228192 
Read = 1279986 
Write = 0 
L2_Alloc = 0 
L2_WB = 309248 
n_act = 429433 
n_pre = 429417 
n_ref = 0 
n_req = 1395548 
total_req = 1589234 

Dual Bus Interface Util: 
issued_total_row = 858850 
issued_total_col = 1589234 
Row_Bus_Util =  0.099961 
CoL_Bus_Util = 0.184971 
Either_Row_CoL_Bus_Util = 0.275101 
Issued_on_Two_Bus_Simul_Util = 0.009831 
issued_two_Eff = 0.035735 
queue_avg = 35.322109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.3221
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8591812 n_nop=6236795 n_act=426506 n_pre=426490 n_ref_event=0 n_req=1391684 n_rd=1276300 n_rd_L2_A=0 n_write=0 n_wr_bk=309040 bw_util=0.7381
n_activity=8418834 dram_eff=0.7532
bk0: 79621a 4348357i bk1: 80069a 4255022i bk2: 80250a 4257628i bk3: 80037a 4276730i bk4: 79662a 4365608i bk5: 79840a 4265915i bk6: 79428a 4372712i bk7: 79533a 4302890i bk8: 79994a 4313768i bk9: 79729a 4353936i bk10: 80037a 4316374i bk11: 79586a 4341392i bk12: 79224a 4373710i bk13: 79930a 4294962i bk14: 79661a 4331262i bk15: 79699a 4326187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693535
Row_Buffer_Locality_read = 0.741145
Row_Buffer_Locality_write = 0.166912
Bank_Level_Parallism = 8.363491
Bank_Level_Parallism_Col = 5.680788
Bank_Level_Parallism_Ready = 2.115292
write_to_read_ratio_blp_rw_average = 0.393299
GrpLevelPara = 3.183472 

BW Util details:
bwutil = 0.738070 
total_CMD = 8591812 
util_bw = 6341360 
Wasted_Col = 1928099 
Wasted_Row = 78098 
Idle = 244255 

BW Util Bottlenecks: 
RCDc_limit = 2065935 
RCDWRc_limit = 359351 
WTRc_limit = 2115454 
RTWc_limit = 3743627 
CCDLc_limit = 1217201 
rwq = 0 
CCDLc_limit_alone = 783466 
WTRc_limit_alone = 1996023 
RTWc_limit_alone = 3429323 

Commands details: 
total_CMD = 8591812 
n_nop = 6236795 
Read = 1276300 
Write = 0 
L2_Alloc = 0 
L2_WB = 309040 
n_act = 426506 
n_pre = 426490 
n_ref = 0 
n_req = 1391684 
total_req = 1585340 

Dual Bus Interface Util: 
issued_total_row = 852996 
issued_total_col = 1585340 
Row_Bus_Util =  0.099280 
CoL_Bus_Util = 0.184518 
Either_Row_CoL_Bus_Util = 0.274100 
Issued_on_Two_Bus_Simul_Util = 0.009697 
issued_two_Eff = 0.035379 
queue_avg = 34.648003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.648
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8591812 n_nop=6243417 n_act=424315 n_pre=424299 n_ref_event=0 n_req=1388924 n_rd=1274208 n_rd_L2_A=0 n_write=0 n_wr_bk=307911 bw_util=0.7366
n_activity=8418268 dram_eff=0.7518
bk0: 79737a 4359754i bk1: 79969a 4286604i bk2: 79819a 4324824i bk3: 79859a 4288482i bk4: 79517a 4361834i bk5: 79714a 4274804i bk6: 79597a 4396474i bk7: 80027a 4312853i bk8: 79595a 4432357i bk9: 79870a 4366655i bk10: 79751a 4318038i bk11: 79772a 4311773i bk12: 78688a 4464145i bk13: 79090a 4349818i bk14: 79576a 4366937i bk15: 79627a 4334987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694504
Row_Buffer_Locality_read = 0.742091
Row_Buffer_Locality_write = 0.165932
Bank_Level_Parallism = 8.310481
Bank_Level_Parallism_Col = 5.664918
Bank_Level_Parallism_Ready = 2.110899
write_to_read_ratio_blp_rw_average = 0.393087
GrpLevelPara = 3.179184 

BW Util details:
bwutil = 0.736571 
total_CMD = 8591812 
util_bw = 6328476 
Wasted_Col = 1937884 
Wasted_Row = 79868 
Idle = 245584 

BW Util Bottlenecks: 
RCDc_limit = 2069908 
RCDWRc_limit = 360616 
WTRc_limit = 2124143 
RTWc_limit = 3750456 
CCDLc_limit = 1209107 
rwq = 0 
CCDLc_limit_alone = 777385 
WTRc_limit_alone = 2004537 
RTWc_limit_alone = 3438340 

Commands details: 
total_CMD = 8591812 
n_nop = 6243417 
Read = 1274208 
Write = 0 
L2_Alloc = 0 
L2_WB = 307911 
n_act = 424315 
n_pre = 424299 
n_ref = 0 
n_req = 1388924 
total_req = 1582119 

Dual Bus Interface Util: 
issued_total_row = 848614 
issued_total_col = 1582119 
Row_Bus_Util =  0.098770 
CoL_Bus_Util = 0.184143 
Either_Row_CoL_Bus_Util = 0.273329 
Issued_on_Two_Bus_Simul_Util = 0.009583 
issued_two_Eff = 0.035061 
queue_avg = 33.962082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.9621

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1081161, Miss = 637042, Miss_rate = 0.589, Pending_hits = 25192, Reservation_fails = 3515
L2_cache_bank[1]: Access = 1061769, Miss = 636873, Miss_rate = 0.600, Pending_hits = 6692, Reservation_fails = 2835
L2_cache_bank[2]: Access = 1067808, Miss = 637518, Miss_rate = 0.597, Pending_hits = 6703, Reservation_fails = 3060
L2_cache_bank[3]: Access = 1099818, Miss = 638794, Miss_rate = 0.581, Pending_hits = 6650, Reservation_fails = 1616
L2_cache_bank[4]: Access = 1064052, Miss = 636081, Miss_rate = 0.598, Pending_hits = 6677, Reservation_fails = 2257
L2_cache_bank[5]: Access = 1062611, Miss = 636462, Miss_rate = 0.599, Pending_hits = 6426, Reservation_fails = 2508
L2_cache_bank[6]: Access = 1904550, Miss = 638843, Miss_rate = 0.335, Pending_hits = 6860, Reservation_fails = 3818
L2_cache_bank[7]: Access = 1060918, Miss = 637930, Miss_rate = 0.601, Pending_hits = 6905, Reservation_fails = 3171
L2_cache_bank[8]: Access = 1087379, Miss = 637658, Miss_rate = 0.586, Pending_hits = 25650, Reservation_fails = 2896
L2_cache_bank[9]: Access = 1060117, Miss = 636823, Miss_rate = 0.601, Pending_hits = 6561, Reservation_fails = 3089
L2_cache_bank[10]: Access = 1064844, Miss = 637140, Miss_rate = 0.598, Pending_hits = 6682, Reservation_fails = 2915
L2_cache_bank[11]: Access = 1097635, Miss = 636464, Miss_rate = 0.580, Pending_hits = 6817, Reservation_fails = 1704
L2_cache_bank[12]: Access = 1067591, Miss = 637539, Miss_rate = 0.597, Pending_hits = 6474, Reservation_fails = 3048
L2_cache_bank[13]: Access = 1067806, Miss = 639051, Miss_rate = 0.598, Pending_hits = 6762, Reservation_fails = 3128
L2_cache_bank[14]: Access = 1061743, Miss = 637814, Miss_rate = 0.601, Pending_hits = 6672, Reservation_fails = 4274
L2_cache_bank[15]: Access = 1060631, Miss = 637837, Miss_rate = 0.601, Pending_hits = 6893, Reservation_fails = 2233
L2_cache_bank[16]: Access = 1085810, Miss = 638103, Miss_rate = 0.588, Pending_hits = 25837, Reservation_fails = 1724
L2_cache_bank[17]: Access = 1059833, Miss = 636247, Miss_rate = 0.600, Pending_hits = 6727, Reservation_fails = 2001
L2_cache_bank[18]: Access = 1071174, Miss = 639321, Miss_rate = 0.597, Pending_hits = 6988, Reservation_fails = 2075
L2_cache_bank[19]: Access = 1106608, Miss = 640675, Miss_rate = 0.579, Pending_hits = 6987, Reservation_fails = 2453
L2_cache_bank[20]: Access = 1068989, Miss = 637880, Miss_rate = 0.597, Pending_hits = 6543, Reservation_fails = 1577
L2_cache_bank[21]: Access = 1064136, Miss = 638429, Miss_rate = 0.600, Pending_hits = 6646, Reservation_fails = 3354
L2_cache_bank[22]: Access = 1058575, Miss = 636286, Miss_rate = 0.601, Pending_hits = 6534, Reservation_fails = 2619
L2_cache_bank[23]: Access = 1059686, Miss = 637934, Miss_rate = 0.602, Pending_hits = 6253, Reservation_fails = 1476
L2_total_cache_accesses = 26545244
L2_total_cache_misses = 15304744
L2_total_cache_miss_rate = 0.5766
L2_total_cache_pending_hits = 217131
L2_total_cache_reservation_fails = 63346
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2391785
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 217128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5602333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 63346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9702329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 217128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8631584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 54
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17913575
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8631669
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 61358
L2_cache_data_port_util = 0.137
L2_cache_fill_port_util = 0.190

icnt_total_pkts_mem_to_simt=26545244
icnt_total_pkts_simt_to_mem=26545244
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 26545244
Req_Network_cycles = 3350331
Req_Network_injected_packets_per_cycle =       7.9232 
Req_Network_conflicts_per_cycle =       3.4257
Req_Network_conflicts_per_cycle_util =       3.4523
Req_Bank_Level_Parallism =       7.9848
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.7341
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3697

Reply_Network_injected_packets_num = 26545244
Reply_Network_cycles = 3350331
Reply_Network_injected_packets_per_cycle =        7.9232
Reply_Network_conflicts_per_cycle =        4.2223
Reply_Network_conflicts_per_cycle_util =       4.2543
Reply_Bank_Level_Parallism =       7.9833
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.9943
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2641
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 9 hrs, 45 min, 5 sec (35105 sec)
gpgpu_simulation_rate = 40922 (inst/sec)
gpgpu_simulation_rate = 95 (cycle/sec)
gpgpu_silicon_slowdown = 14368421x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddf21031c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210300..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf2102f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8875cc56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 5: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 994655
gpu_sim_insn = 441926389
gpu_ipc =     444.3012
gpu_tot_sim_cycle = 4344986
gpu_tot_sim_insn = 1878514041
gpu_tot_ipc =     432.3406
gpu_tot_issued_cta = 151055
gpu_occupancy = 72.9642% 
gpu_tot_occupancy = 75.2571% 
max_total_param_size = 0
gpu_stall_dramfull = 84988
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.9360
partiton_level_parallism_total  =       7.6972
partiton_level_parallism_util =       6.9890
partiton_level_parallism_util_total  =       7.7573
L2_BW  =     302.9646 GB/Sec
L2_BW_total  =     336.2132 GB/Sec
gpu_total_sim_rate=41228

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2420347, Miss = 823370, Miss_rate = 0.340, Pending_hits = 259283, Reservation_fails = 416678
	L1D_cache_core[1]: Access = 2434056, Miss = 828685, Miss_rate = 0.340, Pending_hits = 260698, Reservation_fails = 426124
	L1D_cache_core[2]: Access = 2428920, Miss = 824601, Miss_rate = 0.339, Pending_hits = 259350, Reservation_fails = 415660
	L1D_cache_core[3]: Access = 2428559, Miss = 826443, Miss_rate = 0.340, Pending_hits = 260316, Reservation_fails = 425520
	L1D_cache_core[4]: Access = 2425073, Miss = 824125, Miss_rate = 0.340, Pending_hits = 258896, Reservation_fails = 415554
	L1D_cache_core[5]: Access = 2432373, Miss = 828370, Miss_rate = 0.341, Pending_hits = 259631, Reservation_fails = 416919
	L1D_cache_core[6]: Access = 2429997, Miss = 827155, Miss_rate = 0.340, Pending_hits = 260068, Reservation_fails = 415837
	L1D_cache_core[7]: Access = 2428638, Miss = 827961, Miss_rate = 0.341, Pending_hits = 259885, Reservation_fails = 410445
	L1D_cache_core[8]: Access = 2422035, Miss = 826189, Miss_rate = 0.341, Pending_hits = 259588, Reservation_fails = 414492
	L1D_cache_core[9]: Access = 2420227, Miss = 824469, Miss_rate = 0.341, Pending_hits = 259436, Reservation_fails = 417078
	L1D_cache_core[10]: Access = 2423441, Miss = 826451, Miss_rate = 0.341, Pending_hits = 259209, Reservation_fails = 416889
	L1D_cache_core[11]: Access = 2422868, Miss = 826303, Miss_rate = 0.341, Pending_hits = 260084, Reservation_fails = 420443
	L1D_cache_core[12]: Access = 2424014, Miss = 824901, Miss_rate = 0.340, Pending_hits = 260183, Reservation_fails = 421672
	L1D_cache_core[13]: Access = 2424554, Miss = 824006, Miss_rate = 0.340, Pending_hits = 259057, Reservation_fails = 419429
	L1D_cache_core[14]: Access = 2435282, Miss = 827888, Miss_rate = 0.340, Pending_hits = 261149, Reservation_fails = 429257
	L1D_cache_core[15]: Access = 2418403, Miss = 826278, Miss_rate = 0.342, Pending_hits = 259070, Reservation_fails = 411916
	L1D_cache_core[16]: Access = 2423576, Miss = 824297, Miss_rate = 0.340, Pending_hits = 259596, Reservation_fails = 418946
	L1D_cache_core[17]: Access = 2426844, Miss = 827403, Miss_rate = 0.341, Pending_hits = 259165, Reservation_fails = 419228
	L1D_cache_core[18]: Access = 2422562, Miss = 823274, Miss_rate = 0.340, Pending_hits = 259297, Reservation_fails = 416438
	L1D_cache_core[19]: Access = 2425237, Miss = 826560, Miss_rate = 0.341, Pending_hits = 258917, Reservation_fails = 409935
	L1D_cache_core[20]: Access = 2426715, Miss = 826239, Miss_rate = 0.340, Pending_hits = 259662, Reservation_fails = 430328
	L1D_cache_core[21]: Access = 2425325, Miss = 829701, Miss_rate = 0.342, Pending_hits = 260249, Reservation_fails = 423153
	L1D_cache_core[22]: Access = 2431154, Miss = 829011, Miss_rate = 0.341, Pending_hits = 260460, Reservation_fails = 424902
	L1D_cache_core[23]: Access = 2428334, Miss = 827472, Miss_rate = 0.341, Pending_hits = 260158, Reservation_fails = 424329
	L1D_cache_core[24]: Access = 2432744, Miss = 827587, Miss_rate = 0.340, Pending_hits = 260026, Reservation_fails = 414921
	L1D_cache_core[25]: Access = 2419452, Miss = 823210, Miss_rate = 0.340, Pending_hits = 258828, Reservation_fails = 422104
	L1D_cache_core[26]: Access = 2408050, Miss = 823842, Miss_rate = 0.342, Pending_hits = 258200, Reservation_fails = 427649
	L1D_cache_core[27]: Access = 2423052, Miss = 823974, Miss_rate = 0.340, Pending_hits = 258589, Reservation_fails = 422766
	L1D_cache_core[28]: Access = 2419928, Miss = 825510, Miss_rate = 0.341, Pending_hits = 259284, Reservation_fails = 423637
	L1D_cache_core[29]: Access = 2433482, Miss = 828966, Miss_rate = 0.341, Pending_hits = 261533, Reservation_fails = 418199
	L1D_total_cache_accesses = 72765242
	L1D_total_cache_misses = 24784241
	L1D_total_cache_miss_rate = 0.3406
	L1D_total_cache_pending_hits = 7789867
	L1D_total_cache_reservation_fails = 12590448
	L1D_cache_data_port_util = 0.310
	L1D_cache_fill_port_util = 0.191
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31531201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7789867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11025192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12472197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13758951
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7789867
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8659933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 118251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64105211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8660031

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 11108916
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1363281
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 118251
ctas_completed 151055, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
90302, 91503, 91019, 91140, 91121, 91434, 91610, 91814, 90945, 91376, 93030, 91870, 92380, 92065, 93214, 92344, 90422, 91573, 90950, 90877, 90846, 90807, 91155, 90658, 91101, 91164, 91768, 92295, 91714, 92522, 91334, 91902, 
gpgpu_n_tot_thrd_icount = 2815637920
gpgpu_n_tot_w_icount = 87988685
gpgpu_n_stall_shd_mem = 14974552
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24784143
gpgpu_n_mem_write_global = 8660031
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 243076644
gpgpu_n_store_insn = 50099447
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 146946304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7655063
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7319489
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13100771	W0_Idle:1098520	W0_Scoreboard:415845840	W1:7685508	W2:4082078	W3:2241505	W4:2024386	W5:1512352	W6:1466491	W7:1181979	W8:1080669	W9:911329	W10:795333	W11:666614	W12:579576	W13:498516	W14:440468	W15:401690	W16:380204	W17:340378	W18:336056	W19:339976	W20:368699	W21:403765	W22:479909	W23:563933	W24:631566	W25:713462	W26:875589	W27:987030	W28:1162607	W29:1422780	W30:2117782	W31:3846263	W32:47450192
single_issue_nums: WS0:21917861	WS1:22036562	WS2:22039385	WS3:21994877	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 198273144 {8:24784143,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 346401240 {40:8660031,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 991365720 {40:24784143,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 69280248 {8:8660031,}
maxmflatency = 3130 
max_icnt2mem_latency = 1098 
maxmrqlatency = 2753 
max_icnt2sh_latency = 177 
averagemflatency = 399 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 75 
avg_icnt2sh_latency = 5 
mrq_lat_table:5086438 	489381 	776468 	1377644 	2909808 	3906035 	3922727 	2957719 	1359692 	177759 	4843 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8600977 	19151869 	5516728 	174003 	597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	26772585 	5889274 	636534 	134531 	11229 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22680048 	5615867 	2899758 	1611940 	567224 	67999 	1338 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	4060 	251 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      9728     10954      7721     11613      6211      5657      6349      6225      6503      6424      7161      7268      7387      7481      7693      7844 
dram[1]:     10954      8611      8881      8971      5881      5879      6222      6243      6762      6774      7361      7370      7528      7567      7762      7813 
dram[2]:     11166     11098     11706     11711      6198      6299      6391      6285      6537      6526      7311      7216      7468      7446      7748      7719 
dram[3]:     11147      8054     11790      8263      6279      5718      6321      6296      6790      6433      7235      7257      7463      7511      7729      7760 
dram[4]:      9807      8400      8746      8443      6203      6270      6270      5995      6568      6770      7216      7208      7455      7445      7713      7676 
dram[5]:     11105     11096      8969     11526      6245      6282      6365      6231      6769      6788      7322      7393      7536      7551      7850      7854 
dram[6]:     10083      8014      8399      9144      6237      6112      6404      6330      6791      6561      7266      7220      7494      7436      7789      7769 
dram[7]:      8443     11132      8760      8458      6278      5929      6260      6304      6528      6505      7227      7254      7480      7469      7774      7769 
dram[8]:      8127      9794     11625     11631      6289      6292      6380      6232      6808      6477      7191      7225      7428      7422      7700      7838 
dram[9]:      8601      8490      8603     11661      6260      5852      5834      6360      6825      6828      7308      7410      7524      7558      7945      7933 
dram[10]:     11126     11119      8577     11608      6310      6373      6271      6315      6478      6495      7307      7201      7468      7434      7852      7804 
dram[11]:      8880     11131      9129      8292      6351      6273      6296      6299      6769      6500      7204      7240      7449      7508      7765      7780 
average row accesses per activate:
dram[0]:  3.386550  3.417549  3.399459  3.420942  3.370842  3.506242  3.406025  3.453597  3.392011  3.511280  3.429923  3.460730  3.464515  3.509530  3.532049  3.510972 
dram[1]:  3.455902  3.421727  3.452121  3.478340  3.390654  3.416740  3.463795  3.436094  3.411516  3.501881  3.405182  3.459290  3.416831  3.436318  3.459144  3.459821 
dram[2]:  3.500650  3.459915  3.412165  3.467385  3.443038  3.497809  3.410135  3.485109  3.493990  3.465288  3.390630  3.459800  3.419984  3.457505  3.438702  3.441491 
dram[3]:  3.399892  3.395865  3.382025  3.468578  3.463444  3.515562  3.364336  3.407274  3.420105  3.507720  3.366600  3.420090  3.394475  3.415537  3.411249  3.466887 
dram[4]:  3.405317  3.430011  3.423960  3.457299  3.421030  3.429824  3.443308  3.477386  3.384539  3.490014  3.406328  3.469169  3.399348  3.489890  3.412715  3.452390 
dram[5]:  3.439050  3.412105  3.421842  3.431172  3.390948  3.464317  3.410574  3.477510  3.441810  3.465959  3.431628  3.513325  3.355445  3.427151  3.488886  3.489221 
dram[6]:  3.382702  3.373558  3.465635  3.513410  3.399586  3.463984  3.420865  3.421998  3.465010  3.462528  3.455043  3.407743  3.436433  3.450248  3.395883  3.478634 
dram[7]:  3.372777  3.387853  3.441396  3.482596  3.396906  3.465502  3.382107  3.504492  3.414467  3.468126  3.366880  3.409526  3.466116  3.481554  3.445102  3.391757 
dram[8]:  3.403515  3.467668  3.405553  3.452856  3.371450  3.516762  3.425937  3.435904  3.446226  3.527882  3.402963  3.375525  3.482273  3.473922  3.378878  3.514068 
dram[9]:  3.412830  3.463723  3.405054  3.433861  3.439532  3.428902  3.398889  3.421074  3.390038  3.394352  3.413720  3.423643  3.396741  3.422447  3.402766  3.455203 
dram[10]:  3.436126  3.412871  3.355339  3.409009  3.437721  3.443975  3.447240  3.486177  3.386129  3.470240  3.390049  3.469230  3.451676  3.443403  3.415089  3.460098 
dram[11]:  3.422559  3.438531  3.401636  3.423676  3.407529  3.449795  3.463483  3.438334  3.433348  3.442828  3.385553  3.421050  3.536304  3.531755  3.420655  3.461138 
average row locality = 22968620/6683122 = 3.436810
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    112877    113080    112109    112622    112311    111932    112700    112460    113155    112101    112410    112200    111499    112003    110739    111374 
dram[1]:    112135    112711    112019    112664    112814    112861    112373    112460    112391    111938    112412    112125    112567    113008    111911    112341 
dram[2]:    111401    112209    112547    112391    111669    111719    112367    111499    111518    112149    112345    112291    112525    112312    112004    112632 
dram[3]:    112735    113014    112706    111866    112032    111526    113101    113187    112268    111911    112816    112733    112716    112825    112150    112253 
dram[4]:    112459    112590    112120    112062    112157    112398    112142    112313    112764    112137    112451    112188    112542    112007    112155    111976 
dram[5]:    112388    112951    112088    112435    112630    112140    112395    111956    111591    112026    112179    111071    113200    112653    111368    111825 
dram[6]:    113048    113742    111942    111703    112622    112419    112275    112723    112143    112465    111453    112572    112499    112818    112369    111976 
dram[7]:    112812    113284    111967    111662    112317    112097    112624    111679    112224    112383    112708    113075    111911    111714    112072    113244 
dram[8]:    112612    112153    112583    112246    112688    111650    111966    112625    112506    111785    112209    113183    111622    111995    112780    111316 
dram[9]:    112739    112426    111885    112499    112266    112685    113157    112955    113374    113426    112559    112981    112665    113177    112292    112608 
dram[10]:    112206    112828    113190    112867    112359    112585    112110    112138    112758    112342    112734    112225    111805    112703    112298    112348 
dram[11]:    112433    112703    112554    112585    112147    112370    112259    112817    112141    112726    112405    112455    110992    111468    112229    112275 
total dram reads = 21571286
bank skew: 113742/110739 = 1.03
chip skew: 1803694/1793578 = 1.01
number of total write accesses:
dram[0]:     19252     19329     19368     19376     19501     19325     19667     19629     19525     19505     19481     19555     19546     19624     19327     19349 
dram[1]:     19272     19293     19275     19220     19476     19579     19670     19857     19510     19452     19632     19640     19671     19762     19389     19538 
dram[2]:     19070     19247     19417     19309     19442     19415     19676     19577     19351     19377     19660     19768     19728     19555     19440     19437 
dram[3]:     19329     19281     19374     19230     19337     19417     19800     19768     19518     19345     19685     19595     19583     19671     19400     19380 
dram[4]:     19252     19275     19313     19242     19391     19556     19664     19702     19530     19439     19517     19624     19522     19475     19333     19463 
dram[5]:     19225     19349     19256     19296     19522     19523     19815     19708     19388     19435     19604     19407     19601     19581     19220     19384 
dram[6]:     19402     19359     19291     19171     19547     19514     19713     19655     19456     19572     19473     19774     19570     19688     19467     19335 
dram[7]:     19324     19413     19353     19316     19572     19563     19640     19562     19616     19467     19552     19661     19563     19435     19280     19511 
dram[8]:     19355     19338     19280     19393     19612     19436     19617     19756     19439     19400     19501     19689     19505     19589     19372     19171 
dram[9]:     19338     19281     19350     19372     19582     19680     19722     19691     19744     19784     19558     19541     19656     19676     19445     19558 
dram[10]:     19300     19507     19496     19415     19605     19524     19708     19775     19643     19546     19575     19520     19564     19632     19477     19408 
dram[11]:     19238     19277     19389     19395     19485     19553     19660     19682     19438     19530     19576     19662     19449     19446     19431     19439 
total dram writes = 3741980
bank skew: 19857/19070 = 1.04
chip skew: 312978/311298 = 1.01
average mf latency per bank:
dram[0]:        521       514       518       516       520       518       528       523       533       529       528       521       521       516       519       513
dram[1]:        511       527       515       531       514       533       519       534       524       539       515       529       510       528       508       527
dram[2]:        507       511       512       515       514       518       517       518       519       523       512       517       508       512       506       508
dram[3]:        518       520       519       520       522       519       523       525       530       531       520       524       518       519      2149       516
dram[4]:        524       515       526       519       524       520       533       524       541       532       528       520       523       516       525       517
dram[5]:        506       522       509       524       513       526       515       527       521       536       513       527       512       523       505       524
dram[6]:        511       517       510       516       517       516       519       522       523       529       513       519       506       515       507       511
dram[7]:        509       516       512       513       513       518       516       523       519       527       514       518       509       516       507       519
dram[8]:        522       508       521       514       528       515       525       522       534       526       521       516       516       512       518       512
dram[9]:        516       530       516       533       518       536       526       540       535       549       519       538       517       534       513       531
dram[10]:        510       515       519       519       517       520       519       521       527       526       517       520       511       516       515       513
dram[11]:        504       515       508       516       508       514       514       522       515       526       513       517       505       517       508       508
maximum mf latency per bank:
dram[0]:       1901      1854      2046      1952      2258      2064      2055      2176      2086      2184      2185      1999      1938      2537      2458      1808
dram[1]:       2258      1785      2371      2487      1936      1962      2064      2319      2070      2023      1864      1711      1692      2007      1867      2020
dram[2]:       1851      2145      2131      2133      1687      1842      2234      1803      1969      1929      1840      1681      1953      1977      1564      1517
dram[3]:       2332      2640      2290      2023      2639      1871      2026      2628      1988      1992      1849      1754      2634      1806      1912      2556
dram[4]:       1702      2144      1995      1965      2001      3130      2259      2175      2757      2149      1560      1973      2252      2374      2114      2380
dram[5]:       2007      2257      2078      2092      2487      2070      1993      2296      2253      2771      2014      2249      1690      1453      2205      2053
dram[6]:       2231      2521      2106      2000      2059      2585      1775      2309      2216      1900      1863      2158      1712      1731      1653      2062
dram[7]:       2221      2634      1822      2201      2300      1958      1963      2007      1976      2709      1673      2549      1808      1808      1742      2074
dram[8]:       2098      2545      2239      2279      2000      2100      1987      1972      3127      1946      1588      1881      2184      1576      1930      2495
dram[9]:       1809      2117      2389      2100      1777      2192      1945      1846      2116      1932      2136      1817      1882      2154      1465      2291
dram[10]:       1848      2171      2135      2008      2058      2578      2198      1912      1870      2274      1871      2030      1826      1830      1874      2048
dram[11]:       2035      2469      1911      1960      2158      1958      1970      2934      2098      2131      2168      1836      1982      2144      1662      1709

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11142572 n_nop=8035673 n_act=554531 n_pre=554515 n_ref_event=0 n_req=1911621 n_rd=1795572 n_rd_L2_A=0 n_write=0 n_wr_bk=311359 bw_util=0.7564
n_activity=10942969 dram_eff=0.7701
bk0: 112877a 5869267i bk1: 113080a 5780946i bk2: 112109a 5894800i bk3: 112622a 5829766i bk4: 112311a 5830328i bk5: 111932a 5906800i bk6: 112700a 5858241i bk7: 112460a 5814803i bk8: 113155a 5859624i bk9: 112101a 5930569i bk10: 112410a 5947311i bk11: 112200a 5921273i bk12: 111499a 5956819i bk13: 112003a 5878747i bk14: 110739a 6030194i bk15: 111374a 5945811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709918
Row_Buffer_Locality_read = 0.744949
Row_Buffer_Locality_write = 0.167903
Bank_Level_Parallism = 7.910644
Bank_Level_Parallism_Col = 5.342585
Bank_Level_Parallism_Ready = 2.173882
write_to_read_ratio_blp_rw_average = 0.315821
GrpLevelPara = 3.101057 

BW Util details:
bwutil = 0.756354 
total_CMD = 11142572 
util_bw = 8427724 
Wasted_Col = 2331389 
Wasted_Row = 105911 
Idle = 277548 

BW Util Bottlenecks: 
RCDc_limit = 2703054 
RCDWRc_limit = 358817 
WTRc_limit = 2170420 
RTWc_limit = 3783292 
CCDLc_limit = 1404513 
rwq = 0 
CCDLc_limit_alone = 965071 
WTRc_limit_alone = 2049683 
RTWc_limit_alone = 3464587 

Commands details: 
total_CMD = 11142572 
n_nop = 8035673 
Read = 1795572 
Write = 0 
L2_Alloc = 0 
L2_WB = 311359 
n_act = 554531 
n_pre = 554515 
n_ref = 0 
n_req = 1911621 
total_req = 2106931 

Dual Bus Interface Util: 
issued_total_row = 1109046 
issued_total_col = 2106931 
Row_Bus_Util =  0.099532 
CoL_Bus_Util = 0.189088 
Either_Row_CoL_Bus_Util = 0.278831 
Issued_on_Two_Bus_Simul_Util = 0.009789 
issued_two_Eff = 0.035108 
queue_avg = 32.886513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.8865
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11142572 n_nop=8028247 n_act=556612 n_pre=556596 n_ref_event=0 n_req=1915450 n_rd=1798730 n_rd_L2_A=0 n_write=0 n_wr_bk=312236 bw_util=0.7578
n_activity=10950066 dram_eff=0.7711
bk0: 112135a 5914768i bk1: 112711a 5798920i bk2: 112019a 5891816i bk3: 112664a 5843050i bk4: 112814a 5847086i bk5: 112861a 5771061i bk6: 112373a 5880352i bk7: 112460a 5766887i bk8: 112391a 5923206i bk9: 111938a 5938080i bk10: 112412a 5872449i bk11: 112125a 5888992i bk12: 112567a 5862028i bk13: 113008a 5750593i bk14: 111911a 5948257i bk15: 112341a 5846075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709411
Row_Buffer_Locality_read = 0.744705
Row_Buffer_Locality_write = 0.165507
Bank_Level_Parallism = 7.951729
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.174357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.757802 
total_CMD = 11142572 
util_bw = 8443864 
Wasted_Col = 2326767 
Wasted_Row = 103732 
Idle = 268209 

BW Util Bottlenecks: 
RCDc_limit = 2694514 
RCDWRc_limit = 361261 
WTRc_limit = 2166520 
RTWc_limit = 3845611 
CCDLc_limit = 1414962 
rwq = 0 
CCDLc_limit_alone = 970576 
WTRc_limit_alone = 2045062 
RTWc_limit_alone = 3522683 

Commands details: 
total_CMD = 11142572 
n_nop = 8028247 
Read = 1798730 
Write = 0 
L2_Alloc = 0 
L2_WB = 312236 
n_act = 556612 
n_pre = 556596 
n_ref = 0 
n_req = 1915450 
total_req = 2110966 

Dual Bus Interface Util: 
issued_total_row = 1113208 
issued_total_col = 2110966 
Row_Bus_Util =  0.099906 
CoL_Bus_Util = 0.189451 
Either_Row_CoL_Bus_Util = 0.279498 
Issued_on_Two_Bus_Simul_Util = 0.009858 
issued_two_Eff = 0.035272 
queue_avg = 33.531765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.5318
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11142572 n_nop=8039494 n_act=553148 n_pre=553132 n_ref_event=0 n_req=1909638 n_rd=1793578 n_rd_L2_A=0 n_write=0 n_wr_bk=311469 bw_util=0.7557
n_activity=10948985 dram_eff=0.769
bk0: 111401a 5997965i bk1: 112209a 5859588i bk2: 112547a 5857959i bk3: 112391a 5827688i bk4: 111669a 5954718i bk5: 111719a 5917559i bk6: 112367a 5874295i bk7: 111499a 5874451i bk8: 111518a 6071692i bk9: 112149a 5936863i bk10: 112345a 5920157i bk11: 112291a 5878161i bk12: 112525a 5890248i bk13: 112312a 5853647i bk14: 112004a 5968715i bk15: 112632a 5861387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710341
Row_Buffer_Locality_read = 0.745597
Row_Buffer_Locality_write = 0.165492
Bank_Level_Parallism = 7.877572
Bank_Level_Parallism_Col = 5.328405
Bank_Level_Parallism_Ready = 2.162754
write_to_read_ratio_blp_rw_average = 0.317432
GrpLevelPara = 3.099021 

BW Util details:
bwutil = 0.755677 
total_CMD = 11142572 
util_bw = 8420188 
Wasted_Col = 2347543 
Wasted_Row = 105535 
Idle = 269306 

BW Util Bottlenecks: 
RCDc_limit = 2708220 
RCDWRc_limit = 363731 
WTRc_limit = 2169718 
RTWc_limit = 3827043 
CCDLc_limit = 1417909 
rwq = 0 
CCDLc_limit_alone = 973265 
WTRc_limit_alone = 2047942 
RTWc_limit_alone = 3504175 

Commands details: 
total_CMD = 11142572 
n_nop = 8039494 
Read = 1793578 
Write = 0 
L2_Alloc = 0 
L2_WB = 311469 
n_act = 553148 
n_pre = 553132 
n_ref = 0 
n_req = 1909638 
total_req = 2105047 

Dual Bus Interface Util: 
issued_total_row = 1106280 
issued_total_col = 2105047 
Row_Bus_Util =  0.099284 
CoL_Bus_Util = 0.188919 
Either_Row_CoL_Bus_Util = 0.278488 
Issued_on_Two_Bus_Simul_Util = 0.009715 
issued_two_Eff = 0.034884 
queue_avg = 32.717434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7174
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11142572 n_nop=8022651 n_act=559639 n_pre=559623 n_ref_event=0 n_req=1916310 n_rd=1799839 n_rd_L2_A=0 n_write=0 n_wr_bk=311713 bw_util=0.758
n_activity=10955992 dram_eff=0.7709
bk0: 112735a 5803882i bk1: 113014a 5735213i bk2: 112706a 5793575i bk3: 111866a 5866414i bk4: 112032a 5943031i bk5: 111526a 5924021i bk6: 113101a 5799387i bk7: 113187a 5716432i bk8: 112268a 5895558i bk9: 111911a 5940947i bk10: 112816a 5788230i bk11: 112733a 5808993i bk12: 112716a 5782738i bk13: 112825a 5743017i bk14: 112150a 5886143i bk15: 112253a 5843272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.707962
Row_Buffer_Locality_read = 0.743255
Row_Buffer_Locality_write = 0.162573
Bank_Level_Parallism = 7.990309
Bank_Level_Parallism_Col = 5.390952
Bank_Level_Parallism_Ready = 2.179213
write_to_read_ratio_blp_rw_average = 0.320716
GrpLevelPara = 3.121799 

BW Util details:
bwutil = 0.758012 
total_CMD = 11142572 
util_bw = 8446208 
Wasted_Col = 2333697 
Wasted_Row = 101224 
Idle = 261443 

BW Util Bottlenecks: 
RCDc_limit = 2710916 
RCDWRc_limit = 365159 
WTRc_limit = 2174348 
RTWc_limit = 3921345 
CCDLc_limit = 1412962 
rwq = 0 
CCDLc_limit_alone = 966989 
WTRc_limit_alone = 2055158 
RTWc_limit_alone = 3594562 

Commands details: 
total_CMD = 11142572 
n_nop = 8022651 
Read = 1799839 
Write = 0 
L2_Alloc = 0 
L2_WB = 311713 
n_act = 559639 
n_pre = 559623 
n_ref = 0 
n_req = 1916310 
total_req = 2111552 

Dual Bus Interface Util: 
issued_total_row = 1119262 
issued_total_col = 2111552 
Row_Bus_Util =  0.100449 
CoL_Bus_Util = 0.189503 
Either_Row_CoL_Bus_Util = 0.280000 
Issued_on_Two_Bus_Simul_Util = 0.009952 
issued_two_Eff = 0.035544 
queue_avg = 33.667294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.6673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11142572 n_nop=8031262 n_act=556488 n_pre=556472 n_ref_event=0 n_req=1912470 n_rd=1796461 n_rd_L2_A=0 n_write=0 n_wr_bk=311298 bw_util=0.7567
n_activity=10944830 dram_eff=0.7703
bk0: 112459a 5859023i bk1: 112590a 5833547i bk2: 112120a 5876693i bk3: 112062a 5829157i bk4: 112157a 5888383i bk5: 112398a 5809231i bk6: 112142a 5908336i bk7: 112313a 5870736i bk8: 112764a 5862095i bk9: 112137a 5915263i bk10: 112451a 5884153i bk11: 112188a 5894838i bk12: 112542a 5839128i bk13: 112007a 5863390i bk14: 112155a 5898904i bk15: 111976a 5819012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709023
Row_Buffer_Locality_read = 0.744177
Row_Buffer_Locality_write = 0.164651
Bank_Level_Parallism = 7.943749
Bank_Level_Parallism_Col = 5.355649
Bank_Level_Parallism_Ready = 2.162351
write_to_read_ratio_blp_rw_average = 0.319870
GrpLevelPara = 3.108540 

BW Util details:
bwutil = 0.756651 
total_CMD = 11142572 
util_bw = 8431036 
Wasted_Col = 2336009 
Wasted_Row = 103656 
Idle = 271871 

BW Util Bottlenecks: 
RCDc_limit = 2709263 
RCDWRc_limit = 361585 
WTRc_limit = 2171856 
RTWc_limit = 3860789 
CCDLc_limit = 1424778 
rwq = 0 
CCDLc_limit_alone = 979587 
WTRc_limit_alone = 2051466 
RTWc_limit_alone = 3535988 

Commands details: 
total_CMD = 11142572 
n_nop = 8031262 
Read = 1796461 
Write = 0 
L2_Alloc = 0 
L2_WB = 311298 
n_act = 556488 
n_pre = 556472 
n_ref = 0 
n_req = 1912470 
total_req = 2107759 

Dual Bus Interface Util: 
issued_total_row = 1112960 
issued_total_col = 2107759 
Row_Bus_Util =  0.099884 
CoL_Bus_Util = 0.189163 
Either_Row_CoL_Bus_Util = 0.279227 
Issued_on_Two_Bus_Simul_Util = 0.009819 
issued_two_Eff = 0.035165 
queue_avg = 33.321400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.3214
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11142572 n_nop=8034830 n_act=555420 n_pre=555404 n_ref_event=0 n_req=1911012 n_rd=1794896 n_rd_L2_A=0 n_write=0 n_wr_bk=311314 bw_util=0.7561
n_activity=10948627 dram_eff=0.7695
bk0: 112388a 5904460i bk1: 112951a 5785625i bk2: 112088a 5869163i bk3: 112435a 5822262i bk4: 112630a 5836805i bk5: 112140a 5903190i bk6: 112395a 5873366i bk7: 111956a 5868934i bk8: 111591a 5988989i bk9: 112026a 5926079i bk10: 112179a 5935893i bk11: 111071a 6009844i bk12: 113200a 5780870i bk13: 112653a 5793344i bk14: 111368a 6034344i bk15: 111825a 5907019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709360
Row_Buffer_Locality_read = 0.744650
Row_Buffer_Locality_write = 0.163853
Bank_Level_Parallism = 7.908714
Bank_Level_Parallism_Col = 5.339670
Bank_Level_Parallism_Ready = 2.174449
write_to_read_ratio_blp_rw_average = 0.316618
GrpLevelPara = 3.105382 

BW Util details:
bwutil = 0.756095 
total_CMD = 11142572 
util_bw = 8424840 
Wasted_Col = 2338819 
Wasted_Row = 107137 
Idle = 271776 

BW Util Bottlenecks: 
RCDc_limit = 2712492 
RCDWRc_limit = 363929 
WTRc_limit = 2173587 
RTWc_limit = 3803032 
CCDLc_limit = 1403454 
rwq = 0 
CCDLc_limit_alone = 964708 
WTRc_limit_alone = 2053034 
RTWc_limit_alone = 3484839 

Commands details: 
total_CMD = 11142572 
n_nop = 8034830 
Read = 1794896 
Write = 0 
L2_Alloc = 0 
L2_WB = 311314 
n_act = 555420 
n_pre = 555404 
n_ref = 0 
n_req = 1911012 
total_req = 2106210 

Dual Bus Interface Util: 
issued_total_row = 1110824 
issued_total_col = 2106210 
Row_Bus_Util =  0.099692 
CoL_Bus_Util = 0.189024 
Either_Row_CoL_Bus_Util = 0.278907 
Issued_on_Two_Bus_Simul_Util = 0.009809 
issued_two_Eff = 0.035168 
queue_avg = 32.630032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.63
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11142572 n_nop=8026730 n_act=557306 n_pre=557290 n_ref_event=0 n_req=1915185 n_rd=1798769 n_rd_L2_A=0 n_write=0 n_wr_bk=311987 bw_util=0.7577
n_activity=10951778 dram_eff=0.7709
bk0: 113048a 5796040i bk1: 113742a 5652916i bk2: 111942a 5876690i bk3: 111703a 5892204i bk4: 112622a 5828605i bk5: 112419a 5846679i bk6: 112275a 5874066i bk7: 112723a 5762065i bk8: 112143a 6005203i bk9: 112465a 5856766i bk10: 111453a 5993223i bk11: 112572a 5786686i bk12: 112499a 5909343i bk13: 112818a 5791971i bk14: 112369a 5887453i bk15: 111976a 5878116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709009
Row_Buffer_Locality_read = 0.744106
Row_Buffer_Locality_write = 0.166721
Bank_Level_Parallism = 7.958615
Bank_Level_Parallism_Col = 5.376827
Bank_Level_Parallism_Ready = 2.180985
write_to_read_ratio_blp_rw_average = 0.318503
GrpLevelPara = 3.113312 

BW Util details:
bwutil = 0.757727 
total_CMD = 11142572 
util_bw = 8443024 
Wasted_Col = 2330902 
Wasted_Row = 103098 
Idle = 265548 

BW Util Bottlenecks: 
RCDc_limit = 2697706 
RCDWRc_limit = 363660 
WTRc_limit = 2175859 
RTWc_limit = 3852213 
CCDLc_limit = 1419226 
rwq = 0 
CCDLc_limit_alone = 975018 
WTRc_limit_alone = 2053453 
RTWc_limit_alone = 3530411 

Commands details: 
total_CMD = 11142572 
n_nop = 8026730 
Read = 1798769 
Write = 0 
L2_Alloc = 0 
L2_WB = 311987 
n_act = 557306 
n_pre = 557290 
n_ref = 0 
n_req = 1915185 
total_req = 2110756 

Dual Bus Interface Util: 
issued_total_row = 1114596 
issued_total_col = 2110756 
Row_Bus_Util =  0.100030 
CoL_Bus_Util = 0.189432 
Either_Row_CoL_Bus_Util = 0.279634 
Issued_on_Two_Bus_Simul_Util = 0.009828 
issued_two_Eff = 0.035146 
queue_avg = 33.372608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.3726
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11142572 n_nop=8026883 n_act=558313 n_pre=558297 n_ref_event=0 n_req=1914505 n_rd=1797773 n_rd_L2_A=0 n_write=0 n_wr_bk=311828 bw_util=0.7573
n_activity=10949455 dram_eff=0.7707
bk0: 112812a 5778773i bk1: 113284a 5670547i bk2: 111967a 5859143i bk3: 111662a 5891282i bk4: 112317a 5793425i bk5: 112097a 5807864i bk6: 112624a 5816655i bk7: 111679a 5872136i bk8: 112224a 5893851i bk9: 112383a 5881741i bk10: 112708a 5850970i bk11: 113075a 5789902i bk12: 111911a 5925170i bk13: 111714a 5829089i bk14: 112072a 5936891i bk15: 113244a 5704941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.708379
Row_Buffer_Locality_read = 0.743634
Row_Buffer_Locality_write = 0.165430
Bank_Level_Parallism = 7.993113
Bank_Level_Parallism_Col = 5.390951
Bank_Level_Parallism_Ready = 2.181947
write_to_read_ratio_blp_rw_average = 0.319061
GrpLevelPara = 3.116924 

BW Util details:
bwutil = 0.757312 
total_CMD = 11142572 
util_bw = 8438404 
Wasted_Col = 2331717 
Wasted_Row = 103236 
Idle = 269215 

BW Util Bottlenecks: 
RCDc_limit = 2714074 
RCDWRc_limit = 363418 
WTRc_limit = 2175098 
RTWc_limit = 3877085 
CCDLc_limit = 1411693 
rwq = 0 
CCDLc_limit_alone = 968045 
WTRc_limit_alone = 2053712 
RTWc_limit_alone = 3554823 

Commands details: 
total_CMD = 11142572 
n_nop = 8026883 
Read = 1797773 
Write = 0 
L2_Alloc = 0 
L2_WB = 311828 
n_act = 558313 
n_pre = 558297 
n_ref = 0 
n_req = 1914505 
total_req = 2109601 

Dual Bus Interface Util: 
issued_total_row = 1116610 
issued_total_col = 2109601 
Row_Bus_Util =  0.100211 
CoL_Bus_Util = 0.189328 
Either_Row_CoL_Bus_Util = 0.279620 
Issued_on_Two_Bus_Simul_Util = 0.009919 
issued_two_Eff = 0.035473 
queue_avg = 33.337410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.3374
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11142572 n_nop=8034171 n_act=555536 n_pre=555520 n_ref_event=0 n_req=1911960 n_rd=1795919 n_rd_L2_A=0 n_write=0 n_wr_bk=311453 bw_util=0.7565
n_activity=10948043 dram_eff=0.77
bk0: 112612a 5821918i bk1: 112153a 5871207i bk2: 112583a 5840132i bk3: 112246a 5820322i bk4: 112688a 5804440i bk5: 111650a 5905779i bk6: 111966a 5893203i bk7: 112625a 5787900i bk8: 112506a 5954810i bk9: 111785a 5962705i bk10: 112209a 5905373i bk11: 113183a 5785628i bk12: 111622a 5970196i bk13: 111995a 5890349i bk14: 112780a 5834664i bk15: 111316a 5974658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709444
Row_Buffer_Locality_read = 0.744600
Row_Buffer_Locality_write = 0.165338
Bank_Level_Parallism = 7.924589
Bank_Level_Parallism_Col = 5.353648
Bank_Level_Parallism_Ready = 2.174448
write_to_read_ratio_blp_rw_average = 0.318935
GrpLevelPara = 3.107502 

BW Util details:
bwutil = 0.756512 
total_CMD = 11142572 
util_bw = 8429488 
Wasted_Col = 2342634 
Wasted_Row = 102021 
Idle = 268429 

BW Util Bottlenecks: 
RCDc_limit = 2711840 
RCDWRc_limit = 363238 
WTRc_limit = 2172201 
RTWc_limit = 3851486 
CCDLc_limit = 1414365 
rwq = 0 
CCDLc_limit_alone = 973437 
WTRc_limit_alone = 2052191 
RTWc_limit_alone = 3530568 

Commands details: 
total_CMD = 11142572 
n_nop = 8034171 
Read = 1795919 
Write = 0 
L2_Alloc = 0 
L2_WB = 311453 
n_act = 555536 
n_pre = 555520 
n_ref = 0 
n_req = 1911960 
total_req = 2107372 

Dual Bus Interface Util: 
issued_total_row = 1111056 
issued_total_col = 2107372 
Row_Bus_Util =  0.099713 
CoL_Bus_Util = 0.189128 
Either_Row_CoL_Bus_Util = 0.278966 
Issued_on_Two_Bus_Simul_Util = 0.009874 
issued_two_Eff = 0.035397 
queue_avg = 32.751423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7514
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11142572 n_nop=8014202 n_act=561885 n_pre=561869 n_ref_event=0 n_req=1920938 n_rd=1803694 n_rd_L2_A=0 n_write=0 n_wr_bk=312978 bw_util=0.7599
n_activity=10951107 dram_eff=0.7731
bk0: 112739a 5771933i bk1: 112426a 5801081i bk2: 111885a 5847046i bk3: 112499a 5777336i bk4: 112266a 5849550i bk5: 112685a 5734510i bk6: 113157a 5783957i bk7: 112955a 5736477i bk8: 113374a 5756006i bk9: 113426a 5723762i bk10: 112559a 5887953i bk11: 112981a 5793097i bk12: 112665a 5789107i bk13: 113177a 5727594i bk14: 112292a 5837246i bk15: 112608a 5734558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.707497
Row_Buffer_Locality_read = 0.742746
Row_Buffer_Locality_write = 0.165220
Bank_Level_Parallism = 8.059936
Bank_Level_Parallism_Col = 5.423656
Bank_Level_Parallism_Ready = 2.192647
write_to_read_ratio_blp_rw_average = 0.319108
GrpLevelPara = 3.127753 

BW Util details:
bwutil = 0.759850 
total_CMD = 11142572 
util_bw = 8466688 
Wasted_Col = 2311687 
Wasted_Row = 98904 
Idle = 265293 

BW Util Bottlenecks: 
RCDc_limit = 2701278 
RCDWRc_limit = 360172 
WTRc_limit = 2177544 
RTWc_limit = 3892278 
CCDLc_limit = 1414937 
rwq = 0 
CCDLc_limit_alone = 965058 
WTRc_limit_alone = 2055637 
RTWc_limit_alone = 3564306 

Commands details: 
total_CMD = 11142572 
n_nop = 8014202 
Read = 1803694 
Write = 0 
L2_Alloc = 0 
L2_WB = 312978 
n_act = 561885 
n_pre = 561869 
n_ref = 0 
n_req = 1920938 
total_req = 2116672 

Dual Bus Interface Util: 
issued_total_row = 1123754 
issued_total_col = 2116672 
Row_Bus_Util =  0.100852 
CoL_Bus_Util = 0.189963 
Either_Row_CoL_Bus_Util = 0.280758 
Issued_on_Two_Bus_Simul_Util = 0.010057 
issued_two_Eff = 0.035819 
queue_avg = 34.352665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.3527
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11142572 n_nop=8023969 n_act=558489 n_pre=558473 n_ref_event=0 n_req=1916571 n_rd=1799496 n_rd_L2_A=0 n_write=0 n_wr_bk=312695 bw_util=0.7582
n_activity=10951441 dram_eff=0.7715
bk0: 112206a 5882990i bk1: 112828a 5749108i bk2: 113190a 5744848i bk3: 112867a 5754470i bk4: 112359a 5895074i bk5: 112585a 5764247i bk6: 112110a 5912009i bk7: 112138a 5807917i bk8: 112758a 5826786i bk9: 112342a 5872552i bk10: 112734a 5854529i bk11: 112225a 5840837i bk12: 111805a 5916187i bk13: 112703a 5789830i bk14: 112298a 5851524i bk15: 112348a 5825749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.708602
Row_Buffer_Locality_read = 0.743823
Row_Buffer_Locality_write = 0.167235
Bank_Level_Parallism = 7.991678
Bank_Level_Parallism_Col = 5.377116
Bank_Level_Parallism_Ready = 2.170535
write_to_read_ratio_blp_rw_average = 0.319974
GrpLevelPara = 3.114754 

BW Util details:
bwutil = 0.758242 
total_CMD = 11142572 
util_bw = 8448764 
Wasted_Col = 2326341 
Wasted_Row = 101344 
Idle = 266123 

BW Util Bottlenecks: 
RCDc_limit = 2695605 
RCDWRc_limit = 362359 
WTRc_limit = 2160387 
RTWc_limit = 3876122 
CCDLc_limit = 1426113 
rwq = 0 
CCDLc_limit_alone = 978407 
WTRc_limit_alone = 2039415 
RTWc_limit_alone = 3549388 

Commands details: 
total_CMD = 11142572 
n_nop = 8023969 
Read = 1799496 
Write = 0 
L2_Alloc = 0 
L2_WB = 312695 
n_act = 558489 
n_pre = 558473 
n_ref = 0 
n_req = 1916571 
total_req = 2112191 

Dual Bus Interface Util: 
issued_total_row = 1116962 
issued_total_col = 2112191 
Row_Bus_Util =  0.100243 
CoL_Bus_Util = 0.189560 
Either_Row_CoL_Bus_Util = 0.279882 
Issued_on_Two_Bus_Simul_Util = 0.009921 
issued_two_Eff = 0.035449 
queue_avg = 33.743942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.7439
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11142572 n_nop=8032087 n_act=555804 n_pre=555788 n_ref_event=0 n_req=1912960 n_rd=1796559 n_rd_L2_A=0 n_write=0 n_wr_bk=311650 bw_util=0.7568
n_activity=10951335 dram_eff=0.77
bk0: 112433a 5888414i bk1: 112703a 5786923i bk2: 112554a 5844181i bk3: 112585a 5784819i bk4: 112147a 5897572i bk5: 112370a 5786899i bk6: 112259a 5928290i bk7: 112817a 5793207i bk8: 112141a 5981410i bk9: 112726a 5860166i bk10: 112405a 5842390i bk11: 112455a 5820842i bk12: 110992a 6030896i bk13: 111468a 5877585i bk14: 112229a 5892440i bk15: 112275a 5856301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709455
Row_Buffer_Locality_read = 0.744659
Row_Buffer_Locality_write = 0.166124
Bank_Level_Parallism = 7.939092
Bank_Level_Parallism_Col = 5.362068
Bank_Level_Parallism_Ready = 2.173205
write_to_read_ratio_blp_rw_average = 0.318804
GrpLevelPara = 3.111215 

BW Util details:
bwutil = 0.756812 
total_CMD = 11142572 
util_bw = 8432836 
Wasted_Col = 2338129 
Wasted_Row = 103935 
Idle = 267672 

BW Util Bottlenecks: 
RCDc_limit = 2702425 
RCDWRc_limit = 363571 
WTRc_limit = 2168729 
RTWc_limit = 3878961 
CCDLc_limit = 1415987 
rwq = 0 
CCDLc_limit_alone = 971169 
WTRc_limit_alone = 2047745 
RTWc_limit_alone = 3555127 

Commands details: 
total_CMD = 11142572 
n_nop = 8032087 
Read = 1796559 
Write = 0 
L2_Alloc = 0 
L2_WB = 311650 
n_act = 555804 
n_pre = 555788 
n_ref = 0 
n_req = 1912960 
total_req = 2108209 

Dual Bus Interface Util: 
issued_total_row = 1111592 
issued_total_col = 2108209 
Row_Bus_Util =  0.099761 
CoL_Bus_Util = 0.189203 
Either_Row_CoL_Bus_Util = 0.279153 
Issued_on_Two_Bus_Simul_Util = 0.009811 
issued_two_Eff = 0.035144 
queue_avg = 33.079353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.0794

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1372818, Miss = 897801, Miss_rate = 0.654, Pending_hits = 36538, Reservation_fails = 3515
L2_cache_bank[1]: Access = 1344007, Miss = 897773, Miss_rate = 0.668, Pending_hits = 8621, Reservation_fails = 2835
L2_cache_bank[2]: Access = 1351339, Miss = 898628, Miss_rate = 0.665, Pending_hits = 8537, Reservation_fails = 3273
L2_cache_bank[3]: Access = 1393295, Miss = 900113, Miss_rate = 0.646, Pending_hits = 8554, Reservation_fails = 1711
L2_cache_bank[4]: Access = 1357192, Miss = 896379, Miss_rate = 0.660, Pending_hits = 8551, Reservation_fails = 2257
L2_cache_bank[5]: Access = 1345662, Miss = 897205, Miss_rate = 0.667, Pending_hits = 8280, Reservation_fails = 2519
L2_cache_bank[6]: Access = 2201678, Miss = 900529, Miss_rate = 0.409, Pending_hits = 8755, Reservation_fails = 3818
L2_cache_bank[7]: Access = 1343696, Miss = 899319, Miss_rate = 0.669, Pending_hits = 8848, Reservation_fails = 3171
L2_cache_bank[8]: Access = 1379964, Miss = 898792, Miss_rate = 0.651, Pending_hits = 37063, Reservation_fails = 2896
L2_cache_bank[9]: Access = 1342576, Miss = 897675, Miss_rate = 0.669, Pending_hits = 8497, Reservation_fails = 3089
L2_cache_bank[10]: Access = 1347840, Miss = 897842, Miss_rate = 0.666, Pending_hits = 8566, Reservation_fails = 2915
L2_cache_bank[11]: Access = 1390561, Miss = 897061, Miss_rate = 0.645, Pending_hits = 8755, Reservation_fails = 1704
L2_cache_bank[12]: Access = 1361737, Miss = 898353, Miss_rate = 0.660, Pending_hits = 8292, Reservation_fails = 3048
L2_cache_bank[13]: Access = 1351635, Miss = 900422, Miss_rate = 0.666, Pending_hits = 8626, Reservation_fails = 3128
L2_cache_bank[14]: Access = 1344211, Miss = 898639, Miss_rate = 0.669, Pending_hits = 8537, Reservation_fails = 4274
L2_cache_bank[15]: Access = 1343505, Miss = 899141, Miss_rate = 0.669, Pending_hits = 8893, Reservation_fails = 2233
L2_cache_bank[16]: Access = 1377994, Miss = 898967, Miss_rate = 0.652, Pending_hits = 37263, Reservation_fails = 1724
L2_cache_bank[17]: Access = 1341761, Miss = 896956, Miss_rate = 0.668, Pending_hits = 8673, Reservation_fails = 2028
L2_cache_bank[18]: Access = 1355204, Miss = 900943, Miss_rate = 0.665, Pending_hits = 8925, Reservation_fails = 2075
L2_cache_bank[19]: Access = 1401701, Miss = 902761, Miss_rate = 0.644, Pending_hits = 8928, Reservation_fails = 2453
L2_cache_bank[20]: Access = 1364099, Miss = 899464, Miss_rate = 0.659, Pending_hits = 8448, Reservation_fails = 1577
L2_cache_bank[21]: Access = 1347928, Miss = 900043, Miss_rate = 0.668, Pending_hits = 8550, Reservation_fails = 3354
L2_cache_bank[22]: Access = 1341299, Miss = 897166, Miss_rate = 0.669, Pending_hits = 8370, Reservation_fails = 2619
L2_cache_bank[23]: Access = 1342472, Miss = 899405, Miss_rate = 0.670, Pending_hits = 8055, Reservation_fails = 1476
L2_total_cache_accesses = 33444174
L2_total_cache_misses = 21571377
L2_total_cache_miss_rate = 0.6450
L2_total_cache_pending_hits = 291125
L2_total_cache_reservation_fails = 63692
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2921735
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 291122
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7855886
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 63692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13715400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 291122
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8659937
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24784143
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8660031
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 61369
L2_cache_data_port_util = 0.111
L2_cache_fill_port_util = 0.207

icnt_total_pkts_mem_to_simt=33444174
icnt_total_pkts_simt_to_mem=33444174
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 33444174
Req_Network_cycles = 4344986
Req_Network_injected_packets_per_cycle =       7.6972 
Req_Network_conflicts_per_cycle =       2.9677
Req_Network_conflicts_per_cycle_util =       2.9906
Req_Bank_Level_Parallism =       7.7567
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.2886
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3611

Reply_Network_injected_packets_num = 33444174
Reply_Network_cycles = 4344986
Reply_Network_injected_packets_per_cycle =        7.6972
Reply_Network_conflicts_per_cycle =        4.6243
Reply_Network_conflicts_per_cycle_util =       4.6587
Reply_Bank_Level_Parallism =       7.7544
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0236
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2566
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 12 hrs, 39 min, 23 sec (45563 sec)
gpgpu_simulation_rate = 41228 (inst/sec)
gpgpu_simulation_rate = 95 (cycle/sec)
gpgpu_silicon_slowdown = 14368421x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddf21034c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210340..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8875cdd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8shortcutiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 304472
gpu_sim_insn = 169969358
gpu_ipc =     558.2430
gpu_tot_sim_cycle = 4649458
gpu_tot_sim_insn = 2048483399
gpu_tot_ipc =     440.5854
gpu_tot_issued_cta = 181266
gpu_occupancy = 87.6556% 
gpu_tot_occupancy = 76.0606% 
max_total_param_size = 0
gpu_stall_dramfull = 87010
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.5652
partiton_level_parallism_total  =       7.6885
partiton_level_parallism_util =       7.7111
partiton_level_parallism_util_total  =       7.7543
L2_BW  =     330.4473 GB/Sec
L2_BW_total  =     335.8356 GB/Sec
gpu_total_sim_rate=41872

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2527713, Miss = 867359, Miss_rate = 0.343, Pending_hits = 267213, Reservation_fails = 437431
	L1D_cache_core[1]: Access = 2540952, Miss = 872687, Miss_rate = 0.343, Pending_hits = 268643, Reservation_fails = 447568
	L1D_cache_core[2]: Access = 2536341, Miss = 868696, Miss_rate = 0.342, Pending_hits = 267278, Reservation_fails = 437507
	L1D_cache_core[3]: Access = 2535530, Miss = 870332, Miss_rate = 0.343, Pending_hits = 268309, Reservation_fails = 445695
	L1D_cache_core[4]: Access = 2531940, Miss = 868143, Miss_rate = 0.343, Pending_hits = 266955, Reservation_fails = 437343
	L1D_cache_core[5]: Access = 2538431, Miss = 872221, Miss_rate = 0.344, Pending_hits = 267583, Reservation_fails = 437038
	L1D_cache_core[6]: Access = 2536711, Miss = 871073, Miss_rate = 0.343, Pending_hits = 267896, Reservation_fails = 437286
	L1D_cache_core[7]: Access = 2535489, Miss = 871992, Miss_rate = 0.344, Pending_hits = 268089, Reservation_fails = 431689
	L1D_cache_core[8]: Access = 2528204, Miss = 869868, Miss_rate = 0.344, Pending_hits = 267608, Reservation_fails = 436193
	L1D_cache_core[9]: Access = 2527012, Miss = 868564, Miss_rate = 0.344, Pending_hits = 267429, Reservation_fails = 438152
	L1D_cache_core[10]: Access = 2529708, Miss = 870067, Miss_rate = 0.344, Pending_hits = 267152, Reservation_fails = 437530
	L1D_cache_core[11]: Access = 2530413, Miss = 870369, Miss_rate = 0.344, Pending_hits = 268107, Reservation_fails = 442079
	L1D_cache_core[12]: Access = 2531191, Miss = 868983, Miss_rate = 0.343, Pending_hits = 268326, Reservation_fails = 442510
	L1D_cache_core[13]: Access = 2531652, Miss = 867976, Miss_rate = 0.343, Pending_hits = 267008, Reservation_fails = 439937
	L1D_cache_core[14]: Access = 2542291, Miss = 871548, Miss_rate = 0.343, Pending_hits = 269251, Reservation_fails = 450973
	L1D_cache_core[15]: Access = 2525577, Miss = 870224, Miss_rate = 0.345, Pending_hits = 266965, Reservation_fails = 432912
	L1D_cache_core[16]: Access = 2530251, Miss = 867954, Miss_rate = 0.343, Pending_hits = 267373, Reservation_fails = 439838
	L1D_cache_core[17]: Access = 2533995, Miss = 871347, Miss_rate = 0.344, Pending_hits = 267140, Reservation_fails = 440375
	L1D_cache_core[18]: Access = 2528820, Miss = 867135, Miss_rate = 0.343, Pending_hits = 267281, Reservation_fails = 436336
	L1D_cache_core[19]: Access = 2532470, Miss = 870459, Miss_rate = 0.344, Pending_hits = 266888, Reservation_fails = 431652
	L1D_cache_core[20]: Access = 2533470, Miss = 870318, Miss_rate = 0.344, Pending_hits = 267654, Reservation_fails = 451607
	L1D_cache_core[21]: Access = 2531639, Miss = 873501, Miss_rate = 0.345, Pending_hits = 268157, Reservation_fails = 444173
	L1D_cache_core[22]: Access = 2537859, Miss = 873027, Miss_rate = 0.344, Pending_hits = 268616, Reservation_fails = 445822
	L1D_cache_core[23]: Access = 2534000, Miss = 870884, Miss_rate = 0.344, Pending_hits = 268182, Reservation_fails = 445460
	L1D_cache_core[24]: Access = 2539919, Miss = 871643, Miss_rate = 0.343, Pending_hits = 268034, Reservation_fails = 436367
	L1D_cache_core[25]: Access = 2525912, Miss = 867004, Miss_rate = 0.343, Pending_hits = 266837, Reservation_fails = 442779
	L1D_cache_core[26]: Access = 2514593, Miss = 867673, Miss_rate = 0.345, Pending_hits = 266035, Reservation_fails = 448832
	L1D_cache_core[27]: Access = 2529376, Miss = 867961, Miss_rate = 0.343, Pending_hits = 266483, Reservation_fails = 444491
	L1D_cache_core[28]: Access = 2527382, Miss = 869622, Miss_rate = 0.344, Pending_hits = 267546, Reservation_fails = 444770
	L1D_cache_core[29]: Access = 2540658, Miss = 872839, Miss_rate = 0.344, Pending_hits = 269496, Reservation_fails = 439656
	L1D_total_cache_accesses = 75969499
	L1D_total_cache_misses = 26101469
	L1D_total_cache_miss_rate = 0.3436
	L1D_total_cache_pending_hits = 8029534
	L1D_total_cache_reservation_fails = 13224001
	L1D_cache_data_port_util = 0.302
	L1D_cache_fill_port_util = 0.188
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32192404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8029534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11600255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13057996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14501116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8029534
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9646092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 166005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66323309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9646190

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 11694715
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1363281
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 166005
ctas_completed 181266, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
96774, 97996, 97498, 97612, 97586, 97899, 98124, 98328, 97335, 97829, 99490, 98281, 98805, 98504, 99618, 98741, 96882, 98012, 97347, 97323, 97271, 97232, 97566, 97041, 97661, 97773, 98314, 98855, 98253, 99040, 97831, 98434, 
gpgpu_n_tot_thrd_icount = 3014086144
gpgpu_n_tot_w_icount = 94190192
gpgpu_n_stall_shd_mem = 15245501
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26101371
gpgpu_n_mem_write_global = 9646190
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 266097244
gpgpu_n_store_insn = 57652403
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 162414336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7919586
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7325915
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13374722	W0_Idle:1171770	W0_Scoreboard:445199556	W1:7703659	W2:4098283	W3:2255946	W4:2038015	W5:1525862	W6:1478657	W7:1194026	W8:1092499	W9:922571	W10:806008	W11:677485	W12:590839	W13:508771	W14:450758	W15:411672	W16:390704	W17:351102	W18:346794	W19:351372	W20:380018	W21:416008	W22:492075	W23:577114	W24:645279	W25:727847	W26:891843	W27:1003970	W28:1181241	W29:1443584	W30:2142521	W31:3883741	W32:53209928
single_issue_nums: WS0:23468051	WS1:23587501	WS2:23590085	WS3:23544555	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 208810968 {8:26101371,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 385847600 {40:9646190,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1044054840 {40:26101371,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 77169520 {8:9646190,}
maxmflatency = 3130 
max_icnt2mem_latency = 1098 
maxmrqlatency = 2753 
max_icnt2sh_latency = 177 
averagemflatency = 394 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 74 
avg_icnt2sh_latency = 5 
mrq_lat_table:5350736 	526849 	825179 	1448477 	3038043 	4095807 	4195990 	3127172 	1375288 	177916 	4843 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9733830 	20205319 	5633797 	174018 	597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28904194 	6058130 	638967 	135020 	11229 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	24151895 	6038828 	3149670 	1741331 	595644 	68855 	1338 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4358 	252 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      9728     10954      7721     11613      6211      5657      6349      6225      6503      6424      7161      7268      7387      7481      7693      7844 
dram[1]:     10954      8611      8881      8971      5881      5879      6222      6243      6762      6774      7361      7370      7528      7567      7762      7813 
dram[2]:     11166     11098     11706     11711      6198      6299      6391      6285      6537      6526      7311      7216      7468      7446      7748      7719 
dram[3]:     11147      8054     11790      8263      6279      5718      6321      6296      6790      6433      7235      7257      7463      7511      7729      7760 
dram[4]:      9807      8400      8746      8443      6203      6270      6270      5995      6568      6770      7216      7208      7455      7445      7713      7676 
dram[5]:     11105     11096      8969     11526      6245      6282      6365      6231      6769      6788      7322      7393      7536      7551      7850      7854 
dram[6]:     10083      8014      8399      9144      6237      6112      6404      6330      6791      6561      7266      7220      7494      7436      7789      7769 
dram[7]:      8443     11132      8760      8458      6278      5929      6260      6304      6528      6505      7227      7254      7480      7469      7774      7769 
dram[8]:      8127      9794     11625     11631      6289      6292      6380      6232      6808      6477      7191      7225      7428      7422      7700      7838 
dram[9]:      8601      8490      8603     11661      6260      5852      5834      6360      6825      6828      7308      7410      7524      7558      7945      7933 
dram[10]:     11126     11119      8577     11608      6310      6373      6271      6315      6478      6495      7307      7201      7468      7434      7852      7804 
dram[11]:      8880     11131      9129      8292      6351      6273      6296      6299      6769      6500      7204      7240      7449      7508      7765      7780 
average row accesses per activate:
dram[0]:  3.485607  3.519418  3.504690  3.526927  3.470828  3.614406  3.508344  3.564269  3.495681  3.615418  3.535120  3.568237  3.565117  3.613981  3.637800  3.624365 
dram[1]:  3.557064  3.514968  3.554932  3.578997  3.495668  3.513238  3.569401  3.537491  3.518146  3.600126  3.508382  3.561398  3.520193  3.533319  3.565883  3.562693 
dram[2]:  3.605229  3.563020  3.515791  3.569711  3.546526  3.601657  3.514506  3.593839  3.601506  3.572550  3.496377  3.565945  3.521979  3.561677  3.544173  3.543666 
dram[3]:  3.494626  3.491494  3.479677  3.569258  3.559714  3.615229  3.458952  3.503642  3.515819  3.604152  3.464925  3.520415  3.493141  3.509712  3.505076  3.565521 
dram[4]:  3.507094  3.532154  3.523422  3.564768  3.528716  3.536345  3.547044  3.581653  3.483125  3.591680  3.510310  3.578233  3.500125  3.592126  3.518171  3.553640 
dram[5]:  3.543369  3.511079  3.521540  3.532136  3.494516  3.570401  3.514422  3.580002  3.545937  3.568479  3.535873  3.619164  3.457155  3.528925  3.594099  3.596610 
dram[6]:  3.479706  3.466649  3.567903  3.617125  3.500014  3.566038  3.520868  3.523045  3.566078  3.561783  3.562183  3.511090  3.541055  3.547542  3.496749  3.586575 
dram[7]:  3.469386  3.487182  3.545945  3.587559  3.498000  3.566835  3.482979  3.606386  3.517591  3.568157  3.466411  3.512889  3.570721  3.581501  3.548061  3.490628 
dram[8]:  3.507904  3.570657  3.506106  3.555807  3.470895  3.621450  3.530044  3.537193  3.548878  3.633577  3.507730  3.481085  3.586707  3.582068  3.478798  3.620678 
dram[9]:  3.507531  3.562889  3.505652  3.535220  3.540943  3.528534  3.498358  3.523465  3.488414  3.493134  3.516537  3.525748  3.497522  3.523342  3.507865  3.561018 
dram[10]:  3.539079  3.508829  3.461106  3.503062  3.545045  3.545286  3.553373  3.586197  3.486498  3.566628  3.498145  3.566388  3.559006  3.541072  3.518947  3.561159 
dram[11]:  3.522933  3.542466  3.504270  3.530415  3.513033  3.555895  3.564045  3.543350  3.534870  3.549360  3.492280  3.531642  3.643185  3.639903  3.521393  3.566127 
average row locality = 24166406/6828259 = 3.539175
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    117932    118128    117146    117660    117421    117020    117833    117577    118263    117226    117543    117316    116627    117134    115849    116467 
dram[1]:    117209    117783    117094    117726    117903    117971    117509    117589    117505    117064    117545    117270    117708    118137    117020    117459 
dram[2]:    116458    117254    117609    117469    116767    116848    117489    116637    116651    117269    117483    117408    117652    117431    117117    117744 
dram[3]:    117796    118078    117772    116925    117133    116638    118252    118349    117401    117066    117950    117865    117844    117974    117278    117356 
dram[4]:    117506    117660    117199    117127    117243    117508    117293    117447    117933    117277    117586    117307    117671    117165    117256    117111 
dram[5]:    117439    118026    117158    117494    117728    117226    117504    117084    116735    117148    117319    116189    118329    117779    116479    116908 
dram[6]:    118129    118820    117013    116751    117749    117516    117428    117841    117274    117605    116562    117699    117610    117983    117481    117049 
dram[7]:    117901    118339    117032    116706    117445    117211    117751    116816    117354    117527    117860    118201    117029    116851    117175    118378 
dram[8]:    117660    117223    117654    117334    117826    116777    117086    117754    117666    116900    117322    118292    116747    117106    117903    116398 
dram[9]:    117825    117498    116930    117569    117366    117790    118302    118071    118506    118576    117698    118103    117776    118295    117371    117710 
dram[10]:    117263    117902    118236    117951    117467    117678    117230    117289    117919    117496    117850    117366    116928    117850    117404    117457 
dram[11]:    117501    117755    117617    117629    117226    117472    117370    117964    117282    117842    117526    117570    116096    116598    117357    117377 
total dram reads = 22552019
bank skew: 118820/115849 = 1.03
chip skew: 1885386/1875286 = 1.01
number of total write accesses:
dram[0]:     23603     23674     23813     23794     23902     23652     24097     24074     23953     23950     23843     23896     23926     24007     23674     23710 
dram[1]:     23620     23642     23663     23615     23810     23965     24110     24292     23949     23896     24007     24012     24064     24119     23836     23962 
dram[2]:     23465     23639     23836     23711     23806     23802     24128     24039     23802     23741     24018     24176     24105     23960     23833     23818 
dram[3]:     23742     23671     23732     23592     23704     23817     24272     24263     23986     23767     24070     23992     23958     24007     23836     23815 
dram[4]:     23638     23660     23735     23670     23792     23920     24142     24168     23976     23850     23907     24021     23948     23869     23727     23848 
dram[5]:     23583     23740     23644     23650     23944     23876     24284     24165     23773     23826     23975     23748     23974     23939     23646     23793 
dram[6]:     23769     23752     23631     23550     23928     23891     24169     24107     23821     23947     23859     24141     23959     24099     23880     23728 
dram[7]:     23723     23774     23734     23686     23920     23934     24063     24008     24013     23883     23913     24041     23916     23792     23674     23907 
dram[8]:     23734     23674     23644     23779     23992     23793     24123     24221     23863     23783     23902     24066     23869     23962     23752     23509 
dram[9]:     23677     23597     23696     23749     23971     24036     24155     24117     24141     24179     23935     23908     24092     24088     23853     23964 
dram[10]:     23689     23934     23861     23826     23984     23921     24146     24276     24059     23990     23967     23919     23973     24060     23869     23781 
dram[11]:     23641     23657     23746     23798     23867     23958     24113     24146     23837     23923     23959     24068     23846     23849     23795     23807 
total dram writes = 4585965
bank skew: 24292/23465 = 1.04
chip skew: 383255/381560 = 1.00
average mf latency per bank:
dram[0]:        515       507       509       509       512       513       521       515       524       520       520       512       513       507       512       506
dram[1]:        506       519       507       522       510       527       512       526       517       529       507       521       501       520       501       519
dram[2]:        498       504       504       507       509       514       510       510       511       514       504       509       500       503       499       501
dram[3]:        512       513       512       512       520       512       515       518       521       523       511       516       509       511      2031       508
dram[4]:        516       507       517       511       518       514       527       517       532       524       520       511       514       507       521       511
dram[5]:        499       514       502       517       507       518       507       519       512       528       506       519       503       514       497       517
dram[6]:        505       510       502       507       513       509       512       515       515       521       505       512       497       507       500       504
dram[7]:        503       510       504       505       506       511       509       515       511       518       506       510       501       509       499       514
dram[8]:        514       500       513       506       524       510       516       515       527       518       514       507       508       503       512       505
dram[9]:        509       523       509       524       511       530       518       530       527       540       510       529       508       524       505       523
dram[10]:        504       508       511       511       510       513       511       512       519       519       509       512       504       507       509       508
dram[11]:        497       509       500       509       501       508       507       516       507       520       506       509       496       508       502       500
maximum mf latency per bank:
dram[0]:       1901      1854      2046      1952      2258      2064      2055      2176      2086      2184      2185      1999      1938      2537      2458      1808
dram[1]:       2258      1785      2371      2487      1936      1962      2064      2319      2070      2023      1864      1711      1692      2007      1867      2020
dram[2]:       1851      2145      2131      2133      1687      1842      2234      1803      1969      1929      1840      1681      1953      1977      1564      1517
dram[3]:       2332      2640      2290      2023      2639      1871      2026      2628      1988      1992      1849      1754      2634      1806      1912      2556
dram[4]:       1702      2144      1995      1965      2001      3130      2259      2175      2757      2149      1560      1973      2252      2374      2114      2380
dram[5]:       2007      2257      2078      2092      2487      2070      1993      2296      2253      2771      2014      2249      1690      1453      2205      2053
dram[6]:       2231      2521      2106      2000      2059      2585      1775      2309      2216      1900      1863      2158      1712      1731      1653      2062
dram[7]:       2221      2634      1822      2201      2300      1958      1963      2007      1976      2709      1673      2549      1808      1808      1742      2074
dram[8]:       2098      2545      2239      2279      2000      2100      1987      1972      3127      1946      1588      1881      2184      1576      1930      2495
dram[9]:       1809      2117      2389      2100      1777      2192      1945      1846      2116      1932      2136      1817      1882      2154      1465      2291
dram[10]:       1848      2171      2135      2008      2058      2578      2198      1912      1870      2274      1871      2030      1826      1830      1874      2048
dram[11]:       2035      2469      1911      1960      2158      1958      1970      2934      2098      2131      2168      1836      1982      2144      1662      1709

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11923379 n_nop=8643216 n_act=566198 n_pre=566182 n_ref_event=0 n_req=2011201 n_rd=1877142 n_rd_L2_A=0 n_write=0 n_wr_bk=381568 bw_util=0.7577
n_activity=11684655 dram_eff=0.7732
bk0: 117932a 6411492i bk1: 118128a 6322834i bk2: 117146a 6443957i bk3: 117660a 6380860i bk4: 117421a 6374689i bk5: 117020a 6463877i bk6: 117833a 6399463i bk7: 117577a 6361699i bk8: 118263a 6412271i bk9: 117226a 6475761i bk10: 117543a 6486981i bk11: 117316a 6467984i bk12: 116627a 6507893i bk13: 117134a 6424431i bk14: 115849a 6576288i bk15: 116467a 6497979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718480
Row_Buffer_Locality_read = 0.754549
Row_Buffer_Locality_write = 0.213436
Bank_Level_Parallism = 7.748954
Bank_Level_Parallism_Col = 5.299909
Bank_Level_Parallism_Ready = 2.138536
write_to_read_ratio_blp_rw_average = 0.331779
GrpLevelPara = 3.106378 

BW Util details:
bwutil = 0.757742 
total_CMD = 11923379 
util_bw = 9034840 
Wasted_Col = 2446806 
Wasted_Row = 109985 
Idle = 331748 

BW Util Bottlenecks: 
RCDc_limit = 2719363 
RCDWRc_limit = 384436 
WTRc_limit = 2293173 
RTWc_limit = 3987045 
CCDLc_limit = 1472219 
rwq = 0 
CCDLc_limit_alone = 1015948 
WTRc_limit_alone = 2166045 
RTWc_limit_alone = 3657902 

Commands details: 
total_CMD = 11923379 
n_nop = 8643216 
Read = 1877142 
Write = 0 
L2_Alloc = 0 
L2_WB = 381568 
n_act = 566198 
n_pre = 566182 
n_ref = 0 
n_req = 2011201 
total_req = 2258710 

Dual Bus Interface Util: 
issued_total_row = 1132380 
issued_total_col = 2258710 
Row_Bus_Util =  0.094971 
CoL_Bus_Util = 0.189435 
Either_Row_CoL_Bus_Util = 0.275103 
Issued_on_Two_Bus_Simul_Util = 0.009303 
issued_two_Eff = 0.033818 
queue_avg = 31.963957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.964
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11923379 n_nop=8634513 n_act=568823 n_pre=568807 n_ref_event=0 n_req=2015301 n_rd=1880492 n_rd_L2_A=0 n_write=0 n_wr_bk=382562 bw_util=0.7592
n_activity=11694078 dram_eff=0.7741
bk0: 117209a 6456779i bk1: 117783a 6332038i bk2: 117094a 6438852i bk3: 117726a 6386474i bk4: 117903a 6400129i bk5: 117971a 6303379i bk6: 117509a 6423522i bk7: 117589a 6309704i bk8: 117505a 6472910i bk9: 117064a 6473076i bk10: 117545a 6419363i bk11: 117270a 6423173i bk12: 117708a 6399950i bk13: 118137a 6288275i bk14: 117020a 6498363i bk15: 117459a 6384424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717750
Row_Buffer_Locality_read = 0.754218
Row_Buffer_Locality_write = 0.209044
Bank_Level_Parallism = 7.793578
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.140159
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.759199 
total_CMD = 11923379 
util_bw = 9052216 
Wasted_Col = 2443256 
Wasted_Row = 107975 
Idle = 319932 

BW Util Bottlenecks: 
RCDc_limit = 2711106 
RCDWRc_limit = 387205 
WTRc_limit = 2290239 
RTWc_limit = 4059390 
CCDLc_limit = 1487592 
rwq = 0 
CCDLc_limit_alone = 1024789 
WTRc_limit_alone = 2161757 
RTWc_limit_alone = 3725069 

Commands details: 
total_CMD = 11923379 
n_nop = 8634513 
Read = 1880492 
Write = 0 
L2_Alloc = 0 
L2_WB = 382562 
n_act = 568823 
n_pre = 568807 
n_ref = 0 
n_req = 2015301 
total_req = 2263054 

Dual Bus Interface Util: 
issued_total_row = 1137630 
issued_total_col = 2263054 
Row_Bus_Util =  0.095412 
CoL_Bus_Util = 0.189800 
Either_Row_CoL_Bus_Util = 0.275833 
Issued_on_Two_Bus_Simul_Util = 0.009378 
issued_two_Eff = 0.033999 
queue_avg = 32.641502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6415
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11923379 n_nop=8646551 n_act=564940 n_pre=564924 n_ref_event=0 n_req=2009473 n_rd=1875286 n_rd_L2_A=0 n_write=0 n_wr_bk=381879 bw_util=0.7572
n_activity=11692773 dram_eff=0.7722
bk0: 116458a 6549403i bk1: 117254a 6403459i bk2: 117609a 6403714i bk3: 117469a 6363542i bk4: 116767a 6505752i bk5: 116848a 6455621i bk6: 117489a 6416921i bk7: 116637a 6412400i bk8: 116651a 6615217i bk9: 117269a 6479337i bk10: 117483a 6467077i bk11: 117408a 6424676i bk12: 117652a 6436515i bk13: 117431a 6394880i bk14: 117117a 6520273i bk15: 117744a 6403316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718864
Row_Buffer_Locality_read = 0.755129
Row_Buffer_Locality_write = 0.212047
Bank_Level_Parallism = 7.720806
Bank_Level_Parallism_Col = 5.289639
Bank_Level_Parallism_Ready = 2.128913
write_to_read_ratio_blp_rw_average = 0.333488
GrpLevelPara = 3.104825 

BW Util details:
bwutil = 0.757223 
total_CMD = 11923379 
util_bw = 9028660 
Wasted_Col = 2463546 
Wasted_Row = 109617 
Idle = 321556 

BW Util Bottlenecks: 
RCDc_limit = 2724610 
RCDWRc_limit = 388325 
WTRc_limit = 2290993 
RTWc_limit = 4039119 
CCDLc_limit = 1490691 
rwq = 0 
CCDLc_limit_alone = 1026871 
WTRc_limit_alone = 2162142 
RTWc_limit_alone = 3704150 

Commands details: 
total_CMD = 11923379 
n_nop = 8646551 
Read = 1875286 
Write = 0 
L2_Alloc = 0 
L2_WB = 381879 
n_act = 564940 
n_pre = 564924 
n_ref = 0 
n_req = 2009473 
total_req = 2257165 

Dual Bus Interface Util: 
issued_total_row = 1129864 
issued_total_col = 2257165 
Row_Bus_Util =  0.094760 
CoL_Bus_Util = 0.189306 
Either_Row_CoL_Bus_Util = 0.274824 
Issued_on_Two_Bus_Simul_Util = 0.009242 
issued_two_Eff = 0.033630 
queue_avg = 31.846622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8466
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11923379 n_nop=8627332 n_act=572619 n_pre=572603 n_ref_event=0 n_req=2016290 n_rd=1881677 n_rd_L2_A=0 n_write=0 n_wr_bk=382224 bw_util=0.7595
n_activity=11701201 dram_eff=0.7739
bk0: 117796a 6333134i bk1: 118078a 6267855i bk2: 117772a 6334322i bk3: 116925a 6403240i bk4: 117133a 6474294i bk5: 116638a 6456140i bk6: 118252a 6330195i bk7: 118349a 6241110i bk8: 117401a 6430409i bk9: 117066a 6466125i bk10: 117950a 6320173i bk11: 117865a 6345649i bk12: 117844a 6322645i bk13: 117974a 6276739i bk14: 117278a 6414042i bk15: 117356a 6374727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716006
Row_Buffer_Locality_read = 0.752771
Row_Buffer_Locality_write = 0.202083
Bank_Level_Parallism = 7.842135
Bank_Level_Parallism_Col = 5.359032
Bank_Level_Parallism_Ready = 2.147032
write_to_read_ratio_blp_rw_average = 0.337066
GrpLevelPara = 3.128339 

BW Util details:
bwutil = 0.759483 
total_CMD = 11923379 
util_bw = 9055604 
Wasted_Col = 2449421 
Wasted_Row = 105782 
Idle = 312572 

BW Util Bottlenecks: 
RCDc_limit = 2728639 
RCDWRc_limit = 392912 
WTRc_limit = 2300113 
RTWc_limit = 4147716 
CCDLc_limit = 1487373 
rwq = 0 
CCDLc_limit_alone = 1020725 
WTRc_limit_alone = 2173364 
RTWc_limit_alone = 3807817 

Commands details: 
total_CMD = 11923379 
n_nop = 8627332 
Read = 1881677 
Write = 0 
L2_Alloc = 0 
L2_WB = 382224 
n_act = 572619 
n_pre = 572603 
n_ref = 0 
n_req = 2016290 
total_req = 2263901 

Dual Bus Interface Util: 
issued_total_row = 1145222 
issued_total_col = 2263901 
Row_Bus_Util =  0.096048 
CoL_Bus_Util = 0.189871 
Either_Row_CoL_Bus_Util = 0.276436 
Issued_on_Two_Bus_Simul_Util = 0.009484 
issued_two_Eff = 0.034307 
queue_avg = 32.793259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7933
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11923379 n_nop=8637696 n_act=568456 n_pre=568440 n_ref_event=0 n_req=2012434 n_rd=1878289 n_rd_L2_A=0 n_write=0 n_wr_bk=381871 bw_util=0.7582
n_activity=11687364 dram_eff=0.7735
bk0: 117506a 6407751i bk1: 117660a 6376980i bk2: 117199a 6416071i bk3: 117127a 6370297i bk4: 117243a 6439672i bk5: 117508a 6351790i bk6: 117293a 6444277i bk7: 117447a 6403968i bk8: 117933a 6397783i bk9: 117277a 6452904i bk10: 117586a 6427925i bk11: 117307a 6435541i bk12: 117671a 6379272i bk13: 117165a 6398632i bk14: 117256a 6445548i bk15: 117111a 6356811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717530
Row_Buffer_Locality_read = 0.753694
Row_Buffer_Locality_write = 0.211160
Bank_Level_Parallism = 7.788070
Bank_Level_Parallism_Col = 5.319078
Bank_Level_Parallism_Ready = 2.129624
write_to_read_ratio_blp_rw_average = 0.335594
GrpLevelPara = 3.113982 

BW Util details:
bwutil = 0.758228 
total_CMD = 11923379 
util_bw = 9040640 
Wasted_Col = 2450232 
Wasted_Row = 107474 
Idle = 325033 

BW Util Bottlenecks: 
RCDc_limit = 2726963 
RCDWRc_limit = 386513 
WTRc_limit = 2298736 
RTWc_limit = 4066759 
CCDLc_limit = 1494563 
rwq = 0 
CCDLc_limit_alone = 1030684 
WTRc_limit_alone = 2170266 
RTWc_limit_alone = 3731350 

Commands details: 
total_CMD = 11923379 
n_nop = 8637696 
Read = 1878289 
Write = 0 
L2_Alloc = 0 
L2_WB = 381871 
n_act = 568456 
n_pre = 568440 
n_ref = 0 
n_req = 2012434 
total_req = 2260160 

Dual Bus Interface Util: 
issued_total_row = 1136896 
issued_total_col = 2260160 
Row_Bus_Util =  0.095350 
CoL_Bus_Util = 0.189557 
Either_Row_CoL_Bus_Util = 0.275566 
Issued_on_Two_Bus_Simul_Util = 0.009341 
issued_two_Eff = 0.033896 
queue_avg = 32.419098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4191
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11923379 n_nop=8641744 n_act=567369 n_pre=567353 n_ref_event=0 n_req=2010724 n_rd=1876545 n_rd_L2_A=0 n_write=0 n_wr_bk=381560 bw_util=0.7575
n_activity=11691810 dram_eff=0.7725
bk0: 117439a 6453593i bk1: 118026a 6328329i bk2: 117158a 6413085i bk3: 117494a 6364752i bk4: 117728a 6387383i bk5: 117226a 6456741i bk6: 117504a 6411956i bk7: 117084a 6406641i bk8: 116735a 6535051i bk9: 117148a 6473036i bk10: 117319a 6481756i bk11: 116189a 6552186i bk12: 118329a 6328119i bk13: 117779a 6341704i bk14: 116479a 6582216i bk15: 116908a 6451896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717830
Row_Buffer_Locality_read = 0.754212
Row_Buffer_Locality_write = 0.209027
Bank_Level_Parallism = 7.748269
Bank_Level_Parallism_Col = 5.297354
Bank_Level_Parallism_Ready = 2.139551
write_to_read_ratio_blp_rw_average = 0.332794
GrpLevelPara = 3.110617 

BW Util details:
bwutil = 0.757539 
total_CMD = 11923379 
util_bw = 9032420 
Wasted_Col = 2456037 
Wasted_Row = 110799 
Idle = 324123 

BW Util Bottlenecks: 
RCDc_limit = 2729128 
RCDWRc_limit = 389683 
WTRc_limit = 2294702 
RTWc_limit = 4014842 
CCDLc_limit = 1474098 
rwq = 0 
CCDLc_limit_alone = 1017674 
WTRc_limit_alone = 2167529 
RTWc_limit_alone = 3685591 

Commands details: 
total_CMD = 11923379 
n_nop = 8641744 
Read = 1876545 
Write = 0 
L2_Alloc = 0 
L2_WB = 381560 
n_act = 567369 
n_pre = 567353 
n_ref = 0 
n_req = 2010724 
total_req = 2258105 

Dual Bus Interface Util: 
issued_total_row = 1134722 
issued_total_col = 2258105 
Row_Bus_Util =  0.095168 
CoL_Bus_Util = 0.189385 
Either_Row_CoL_Bus_Util = 0.275227 
Issued_on_Two_Bus_Simul_Util = 0.009326 
issued_two_Eff = 0.033883 
queue_avg = 31.751719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.7517
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11923379 n_nop=8633091 n_act=569567 n_pre=569551 n_ref_event=0 n_req=2015003 n_rd=1880510 n_rd_L2_A=0 n_write=0 n_wr_bk=382231 bw_util=0.7591
n_activity=11695912 dram_eff=0.7739
bk0: 118129a 6340163i bk1: 118820a 6185967i bk2: 117013a 6417066i bk3: 116751a 6434585i bk4: 117749a 6365064i bk5: 117516a 6390284i bk6: 117428a 6412061i bk7: 117841a 6300036i bk8: 117274a 6552646i bk9: 117605a 6395731i bk10: 116562a 6535329i bk11: 117699a 6328852i bk12: 117610a 6454241i bk13: 117983a 6325307i bk14: 117481a 6430003i bk15: 117049a 6428192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717339
Row_Buffer_Locality_read = 0.753651
Row_Buffer_Locality_write = 0.209609
Bank_Level_Parallism = 7.800266
Bank_Level_Parallism_Col = 5.336784
Bank_Level_Parallism_Ready = 2.147429
write_to_read_ratio_blp_rw_average = 0.334954
GrpLevelPara = 3.117793 

BW Util details:
bwutil = 0.759094 
total_CMD = 11923379 
util_bw = 9050964 
Wasted_Col = 2447971 
Wasted_Row = 107510 
Idle = 316934 

BW Util Bottlenecks: 
RCDc_limit = 2715059 
RCDWRc_limit = 389907 
WTRc_limit = 2295466 
RTWc_limit = 4074492 
CCDLc_limit = 1493209 
rwq = 0 
CCDLc_limit_alone = 1029503 
WTRc_limit_alone = 2166306 
RTWc_limit_alone = 3739946 

Commands details: 
total_CMD = 11923379 
n_nop = 8633091 
Read = 1880510 
Write = 0 
L2_Alloc = 0 
L2_WB = 382231 
n_act = 569567 
n_pre = 569551 
n_ref = 0 
n_req = 2015003 
total_req = 2262741 

Dual Bus Interface Util: 
issued_total_row = 1139118 
issued_total_col = 2262741 
Row_Bus_Util =  0.095537 
CoL_Bus_Util = 0.189773 
Either_Row_CoL_Bus_Util = 0.275953 
Issued_on_Two_Bus_Simul_Util = 0.009357 
issued_two_Eff = 0.033909 
queue_avg = 32.449364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4494
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11923379 n_nop=8633321 n_act=570558 n_pre=570542 n_ref_event=0 n_req=2014365 n_rd=1879576 n_rd_L2_A=0 n_write=0 n_wr_bk=381981 bw_util=0.7587
n_activity=11694432 dram_eff=0.7736
bk0: 117901a 6311928i bk1: 118339a 6213155i bk2: 117032a 6406311i bk3: 116706a 6436256i bk4: 117445a 6337292i bk5: 117211a 6351647i bk6: 117751a 6354959i bk7: 116816a 6412332i bk8: 117354a 6435168i bk9: 117527a 6421136i bk10: 117860a 6387388i bk11: 118201a 6329948i bk12: 117029a 6470811i bk13: 116851a 6366367i bk14: 117175a 6481012i bk15: 118378a 6241023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716757
Row_Buffer_Locality_read = 0.753157
Row_Buffer_Locality_write = 0.209179
Bank_Level_Parallism = 7.833466
Bank_Level_Parallism_Col = 5.350371
Bank_Level_Parallism_Ready = 2.148543
write_to_read_ratio_blp_rw_average = 0.335153
GrpLevelPara = 3.121648 

BW Util details:
bwutil = 0.758697 
total_CMD = 11923379 
util_bw = 9046228 
Wasted_Col = 2449505 
Wasted_Row = 106774 
Idle = 320872 

BW Util Bottlenecks: 
RCDc_limit = 2732014 
RCDWRc_limit = 389066 
WTRc_limit = 2297190 
RTWc_limit = 4095658 
CCDLc_limit = 1484550 
rwq = 0 
CCDLc_limit_alone = 1022158 
WTRc_limit_alone = 2169011 
RTWc_limit_alone = 3761445 

Commands details: 
total_CMD = 11923379 
n_nop = 8633321 
Read = 1879576 
Write = 0 
L2_Alloc = 0 
L2_WB = 381981 
n_act = 570558 
n_pre = 570542 
n_ref = 0 
n_req = 2014365 
total_req = 2261557 

Dual Bus Interface Util: 
issued_total_row = 1141100 
issued_total_col = 2261557 
Row_Bus_Util =  0.095703 
CoL_Bus_Util = 0.189674 
Either_Row_CoL_Bus_Util = 0.275933 
Issued_on_Two_Bus_Simul_Util = 0.009444 
issued_two_Eff = 0.034224 
queue_avg = 32.437489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4375
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11923379 n_nop=8641130 n_act=567444 n_pre=567428 n_ref_event=0 n_req=2011743 n_rd=1877648 n_rd_L2_A=0 n_write=0 n_wr_bk=381666 bw_util=0.7579
n_activity=11691328 dram_eff=0.773
bk0: 117660a 6373511i bk1: 117223a 6413887i bk2: 117654a 6381835i bk3: 117334a 6360712i bk4: 117826a 6345088i bk5: 116777a 6446155i bk6: 117086a 6441273i bk7: 117754a 6334846i bk8: 117666a 6502292i bk9: 116900a 6505125i bk10: 117322a 6454731i bk11: 118292a 6334053i bk12: 116747a 6521741i bk13: 117106a 6443771i bk14: 117903a 6384125i bk15: 116398a 6527961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717936
Row_Buffer_Locality_read = 0.754128
Row_Buffer_Locality_write = 0.211164
Bank_Level_Parallism = 7.761987
Bank_Level_Parallism_Col = 5.309583
Bank_Level_Parallism_Ready = 2.138719
write_to_read_ratio_blp_rw_average = 0.334609
GrpLevelPara = 3.111679 

BW Util details:
bwutil = 0.757944 
total_CMD = 11923379 
util_bw = 9037256 
Wasted_Col = 2457992 
Wasted_Row = 106556 
Idle = 321575 

BW Util Bottlenecks: 
RCDc_limit = 2729174 
RCDWRc_limit = 388066 
WTRc_limit = 2293538 
RTWc_limit = 4053329 
CCDLc_limit = 1483720 
rwq = 0 
CCDLc_limit_alone = 1025481 
WTRc_limit_alone = 2167019 
RTWc_limit_alone = 3721609 

Commands details: 
total_CMD = 11923379 
n_nop = 8641130 
Read = 1877648 
Write = 0 
L2_Alloc = 0 
L2_WB = 381666 
n_act = 567444 
n_pre = 567428 
n_ref = 0 
n_req = 2011743 
total_req = 2259314 

Dual Bus Interface Util: 
issued_total_row = 1134872 
issued_total_col = 2259314 
Row_Bus_Util =  0.095180 
CoL_Bus_Util = 0.189486 
Either_Row_CoL_Bus_Util = 0.275278 
Issued_on_Two_Bus_Simul_Util = 0.009388 
issued_two_Eff = 0.034104 
queue_avg = 31.879747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8797
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11923379 n_nop=8620588 n_act=574133 n_pre=574117 n_ref_event=0 n_req=2020699 n_rd=1885386 n_rd_L2_A=0 n_write=0 n_wr_bk=383158 bw_util=0.761
n_activity=11695119 dram_eff=0.7759
bk0: 117825a 6307514i bk1: 117498a 6333778i bk2: 116930a 6387351i bk3: 117569a 6312289i bk4: 117366a 6394564i bk5: 117790a 6275973i bk6: 118302a 6326069i bk7: 118071a 6279366i bk8: 118506a 6296331i bk9: 118576a 6251434i bk10: 117698a 6425651i bk11: 118103a 6335448i bk12: 117776a 6334624i bk13: 118295a 6269757i bk14: 117371a 6384989i bk15: 117710a 6280937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715876
Row_Buffer_Locality_read = 0.752335
Row_Buffer_Locality_write = 0.207881
Bank_Level_Parallism = 7.897870
Bank_Level_Parallism_Col = 5.382693
Bank_Level_Parallism_Ready = 2.158196
write_to_read_ratio_blp_rw_average = 0.335505
GrpLevelPara = 3.131817 

BW Util details:
bwutil = 0.761041 
total_CMD = 11923379 
util_bw = 9074176 
Wasted_Col = 2427999 
Wasted_Row = 103320 
Idle = 317884 

BW Util Bottlenecks: 
RCDc_limit = 2718423 
RCDWRc_limit = 386480 
WTRc_limit = 2298166 
RTWc_limit = 4113507 
CCDLc_limit = 1486065 
rwq = 0 
CCDLc_limit_alone = 1017051 
WTRc_limit_alone = 2169205 
RTWc_limit_alone = 3773454 

Commands details: 
total_CMD = 11923379 
n_nop = 8620588 
Read = 1885386 
Write = 0 
L2_Alloc = 0 
L2_WB = 383158 
n_act = 574133 
n_pre = 574117 
n_ref = 0 
n_req = 2020699 
total_req = 2268544 

Dual Bus Interface Util: 
issued_total_row = 1148250 
issued_total_col = 2268544 
Row_Bus_Util =  0.096302 
CoL_Bus_Util = 0.190260 
Either_Row_CoL_Bus_Util = 0.277001 
Issued_on_Two_Bus_Simul_Util = 0.009561 
issued_two_Eff = 0.034517 
queue_avg = 33.374027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.374
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11923379 n_nop=8629914 n_act=570709 n_pre=570693 n_ref_event=0 n_req=2016503 n_rd=1881286 n_rd_L2_A=0 n_write=0 n_wr_bk=383255 bw_util=0.7597
n_activity=11695902 dram_eff=0.7745
bk0: 117263a 6424275i bk1: 117902a 6278891i bk2: 118236a 6298947i bk3: 117951a 6292488i bk4: 117467a 6442614i bk5: 117678a 6305497i bk6: 117230a 6458363i bk7: 117289a 6337941i bk8: 117919a 6365766i bk9: 117496a 6405495i bk10: 117850a 6402499i bk11: 117366a 6377187i bk12: 116928a 6463441i bk13: 117850a 6325992i bk14: 117404a 6397605i bk15: 117457a 6366485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716983
Row_Buffer_Locality_read = 0.753330
Row_Buffer_Locality_write = 0.211275
Bank_Level_Parallism = 7.831425
Bank_Level_Parallism_Col = 5.337355
Bank_Level_Parallism_Ready = 2.137407
write_to_read_ratio_blp_rw_average = 0.336282
GrpLevelPara = 3.119769 

BW Util details:
bwutil = 0.759698 
total_CMD = 11923379 
util_bw = 9058164 
Wasted_Col = 2442431 
Wasted_Row = 105638 
Idle = 317146 

BW Util Bottlenecks: 
RCDc_limit = 2713044 
RCDWRc_limit = 388412 
WTRc_limit = 2279903 
RTWc_limit = 4094230 
CCDLc_limit = 1500922 
rwq = 0 
CCDLc_limit_alone = 1033757 
WTRc_limit_alone = 2152132 
RTWc_limit_alone = 3754836 

Commands details: 
total_CMD = 11923379 
n_nop = 8629914 
Read = 1881286 
Write = 0 
L2_Alloc = 0 
L2_WB = 383255 
n_act = 570709 
n_pre = 570693 
n_ref = 0 
n_req = 2016503 
total_req = 2264541 

Dual Bus Interface Util: 
issued_total_row = 1141402 
issued_total_col = 2264541 
Row_Bus_Util =  0.095728 
CoL_Bus_Util = 0.189924 
Either_Row_CoL_Bus_Util = 0.276219 
Issued_on_Two_Bus_Simul_Util = 0.009433 
issued_two_Eff = 0.034152 
queue_avg = 32.876949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.8769
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11923379 n_nop=8639416 n_act=567492 n_pre=567476 n_ref_event=0 n_req=2012670 n_rd=1878182 n_rd_L2_A=0 n_write=0 n_wr_bk=382010 bw_util=0.7582
n_activity=11695953 dram_eff=0.773
bk0: 117501a 6428808i bk1: 117755a 6327149i bk2: 117617a 6389725i bk3: 117629a 6327045i bk4: 117226a 6443848i bk5: 117472a 6327525i bk6: 117370a 6469001i bk7: 117964a 6337787i bk8: 117282a 6519019i bk9: 117842a 6403476i bk10: 117526a 6385378i bk11: 117570a 6364664i bk12: 116096a 6576352i bk13: 116598a 6423613i bk14: 117357a 6435536i bk15: 117377a 6405816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718042
Row_Buffer_Locality_read = 0.754218
Row_Buffer_Locality_write = 0.212837
Bank_Level_Parallism = 7.779928
Bank_Level_Parallism_Col = 5.322851
Bank_Level_Parallism_Ready = 2.139203
write_to_read_ratio_blp_rw_average = 0.334666
GrpLevelPara = 3.116470 

BW Util details:
bwutil = 0.758239 
total_CMD = 11923379 
util_bw = 9040768 
Wasted_Col = 2454577 
Wasted_Row = 108224 
Idle = 319810 

BW Util Bottlenecks: 
RCDc_limit = 2719427 
RCDWRc_limit = 389442 
WTRc_limit = 2292294 
RTWc_limit = 4091480 
CCDLc_limit = 1488908 
rwq = 0 
CCDLc_limit_alone = 1025455 
WTRc_limit_alone = 2164315 
RTWc_limit_alone = 3756006 

Commands details: 
total_CMD = 11923379 
n_nop = 8639416 
Read = 1878182 
Write = 0 
L2_Alloc = 0 
L2_WB = 382010 
n_act = 567492 
n_pre = 567476 
n_ref = 0 
n_req = 2012670 
total_req = 2260192 

Dual Bus Interface Util: 
issued_total_row = 1134968 
issued_total_col = 2260192 
Row_Bus_Util =  0.095188 
CoL_Bus_Util = 0.189560 
Either_Row_CoL_Bus_Util = 0.275422 
Issued_on_Two_Bus_Simul_Util = 0.009326 
issued_two_Eff = 0.033861 
queue_avg = 32.220535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2205

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1469282, Miss = 938615, Miss_rate = 0.639, Pending_hits = 36656, Reservation_fails = 3788
L2_cache_bank[1]: Access = 1439073, Miss = 938529, Miss_rate = 0.652, Pending_hits = 8709, Reservation_fails = 3229
L2_cache_bank[2]: Access = 1448486, Miss = 939499, Miss_rate = 0.649, Pending_hits = 8678, Reservation_fails = 3605
L2_cache_bank[3]: Access = 1488052, Miss = 941004, Miss_rate = 0.632, Pending_hits = 8693, Reservation_fails = 2252
L2_cache_bank[4]: Access = 1452098, Miss = 937229, Miss_rate = 0.645, Pending_hits = 8690, Reservation_fails = 2650
L2_cache_bank[5]: Access = 1441062, Miss = 938063, Miss_rate = 0.651, Pending_hits = 8440, Reservation_fails = 2690
L2_cache_bank[6]: Access = 2299941, Miss = 941431, Miss_rate = 0.409, Pending_hits = 8934, Reservation_fails = 4088
L2_cache_bank[7]: Access = 1439122, Miss = 940255, Miss_rate = 0.653, Pending_hits = 9021, Reservation_fails = 3448
L2_cache_bank[8]: Access = 1479160, Miss = 939689, Miss_rate = 0.635, Pending_hits = 37247, Reservation_fails = 3770
L2_cache_bank[9]: Access = 1438102, Miss = 938606, Miss_rate = 0.653, Pending_hits = 8661, Reservation_fails = 3620
L2_cache_bank[10]: Access = 1442098, Miss = 938694, Miss_rate = 0.651, Pending_hits = 8709, Reservation_fails = 3094
L2_cache_bank[11]: Access = 1485189, Miss = 937858, Miss_rate = 0.631, Pending_hits = 8904, Reservation_fails = 2172
L2_cache_bank[12]: Access = 1458409, Miss = 939248, Miss_rate = 0.644, Pending_hits = 8474, Reservation_fails = 3791
L2_cache_bank[13]: Access = 1448330, Miss = 941268, Miss_rate = 0.650, Pending_hits = 8772, Reservation_fails = 3564
L2_cache_bank[14]: Access = 1438947, Miss = 939551, Miss_rate = 0.653, Pending_hits = 8707, Reservation_fails = 4467
L2_cache_bank[15]: Access = 1439231, Miss = 940032, Miss_rate = 0.653, Pending_hits = 9055, Reservation_fails = 3014
L2_cache_bank[16]: Access = 1476653, Miss = 939865, Miss_rate = 0.636, Pending_hits = 37416, Reservation_fails = 2252
L2_cache_bank[17]: Access = 1434893, Miss = 937787, Miss_rate = 0.654, Pending_hits = 8809, Reservation_fails = 2853
L2_cache_bank[18]: Access = 1451366, Miss = 941780, Miss_rate = 0.649, Pending_hits = 9062, Reservation_fails = 2676
L2_cache_bank[19]: Access = 1497894, Miss = 943616, Miss_rate = 0.630, Pending_hits = 9081, Reservation_fails = 2892
L2_cache_bank[20]: Access = 1461602, Miss = 940301, Miss_rate = 0.643, Pending_hits = 8575, Reservation_fails = 1752
L2_cache_bank[21]: Access = 1443974, Miss = 940996, Miss_rate = 0.652, Pending_hits = 8718, Reservation_fails = 4291
L2_cache_bank[22]: Access = 1435148, Miss = 937981, Miss_rate = 0.654, Pending_hits = 8499, Reservation_fails = 3147
L2_cache_bank[23]: Access = 1439449, Miss = 940213, Miss_rate = 0.653, Pending_hits = 8170, Reservation_fails = 1956
L2_total_cache_accesses = 35747561
L2_total_cache_misses = 22552110
L2_total_cache_miss_rate = 0.6309
L2_total_cache_pending_hits = 294680
L2_total_cache_reservation_fails = 75061
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3254675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 294677
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8111056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 75061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14440963
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 294677
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9646096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26101371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9646190
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 72738
L2_cache_data_port_util = 0.116
L2_cache_fill_port_util = 0.202

icnt_total_pkts_mem_to_simt=35747561
icnt_total_pkts_simt_to_mem=35747561
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 35747561
Req_Network_cycles = 4649458
Req_Network_injected_packets_per_cycle =       7.6885 
Req_Network_conflicts_per_cycle =       2.9188
Req_Network_conflicts_per_cycle_util =       2.9435
Req_Bank_Level_Parallism =       7.7537
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.1978
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3586

Reply_Network_injected_packets_num = 35747561
Reply_Network_cycles = 4649458
Reply_Network_injected_packets_per_cycle =        7.6885
Reply_Network_conflicts_per_cycle =        4.6011
Reply_Network_conflicts_per_cycle_util =       4.6387
Reply_Bank_Level_Parallism =       7.7515
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0233
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2563
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 13 hrs, 35 min, 22 sec (48922 sec)
gpgpu_simulation_rate = 41872 (inst/sec)
gpgpu_simulation_rate = 95 (cycle/sec)
gpgpu_silicon_slowdown = 14368421x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddf21031c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210300..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf2102f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8875cc56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 7: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 7 
gpu_sim_cycle = 960665
gpu_sim_insn = 441041980
gpu_ipc =     459.1007
gpu_tot_sim_cycle = 5610123
gpu_tot_sim_insn = 2489525379
gpu_tot_ipc =     443.7560
gpu_tot_issued_cta = 211477
gpu_occupancy = 73.9487% 
gpu_tot_occupancy = 75.6987% 
max_total_param_size = 0
gpu_stall_dramfull = 182794
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.1122
partiton_level_parallism_total  =       7.5899
partiton_level_parallism_util =       7.1798
partiton_level_parallism_util_total  =       7.6560
L2_BW  =     310.6624 GB/Sec
L2_BW_total  =     331.5250 GB/Sec
gpu_total_sim_rate=42099

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3058431, Miss = 1095226, Miss_rate = 0.358, Pending_hits = 346809, Reservation_fails = 563390
	L1D_cache_core[1]: Access = 3067768, Miss = 1099072, Miss_rate = 0.358, Pending_hits = 347541, Reservation_fails = 576099
	L1D_cache_core[2]: Access = 3064237, Miss = 1095695, Miss_rate = 0.358, Pending_hits = 346548, Reservation_fails = 564422
	L1D_cache_core[3]: Access = 3066642, Miss = 1098388, Miss_rate = 0.358, Pending_hits = 348078, Reservation_fails = 573343
	L1D_cache_core[4]: Access = 3060889, Miss = 1095366, Miss_rate = 0.358, Pending_hits = 346591, Reservation_fails = 564809
	L1D_cache_core[5]: Access = 3070657, Miss = 1100931, Miss_rate = 0.359, Pending_hits = 347656, Reservation_fails = 563267
	L1D_cache_core[6]: Access = 3063309, Miss = 1097698, Miss_rate = 0.358, Pending_hits = 347143, Reservation_fails = 563286
	L1D_cache_core[7]: Access = 3065454, Miss = 1099323, Miss_rate = 0.359, Pending_hits = 347504, Reservation_fails = 560514
	L1D_cache_core[8]: Access = 3056408, Miss = 1097207, Miss_rate = 0.359, Pending_hits = 346822, Reservation_fails = 561056
	L1D_cache_core[9]: Access = 3055371, Miss = 1095876, Miss_rate = 0.359, Pending_hits = 346199, Reservation_fails = 571298
	L1D_cache_core[10]: Access = 3059554, Miss = 1096277, Miss_rate = 0.358, Pending_hits = 346834, Reservation_fails = 567662
	L1D_cache_core[11]: Access = 3067161, Miss = 1100277, Miss_rate = 0.359, Pending_hits = 348810, Reservation_fails = 572673
	L1D_cache_core[12]: Access = 3064989, Miss = 1096844, Miss_rate = 0.358, Pending_hits = 348068, Reservation_fails = 570708
	L1D_cache_core[13]: Access = 3063662, Miss = 1096921, Miss_rate = 0.358, Pending_hits = 346719, Reservation_fails = 574728
	L1D_cache_core[14]: Access = 3073025, Miss = 1098911, Miss_rate = 0.358, Pending_hits = 348792, Reservation_fails = 578329
	L1D_cache_core[15]: Access = 3059551, Miss = 1099427, Miss_rate = 0.359, Pending_hits = 346954, Reservation_fails = 564854
	L1D_cache_core[16]: Access = 3061888, Miss = 1096001, Miss_rate = 0.358, Pending_hits = 347079, Reservation_fails = 571224
	L1D_cache_core[17]: Access = 3065331, Miss = 1098636, Miss_rate = 0.358, Pending_hits = 346731, Reservation_fails = 569585
	L1D_cache_core[18]: Access = 3061058, Miss = 1095187, Miss_rate = 0.358, Pending_hits = 347115, Reservation_fails = 557973
	L1D_cache_core[19]: Access = 3065877, Miss = 1098683, Miss_rate = 0.358, Pending_hits = 347072, Reservation_fails = 563604
	L1D_cache_core[20]: Access = 3065623, Miss = 1098279, Miss_rate = 0.358, Pending_hits = 347418, Reservation_fails = 579349
	L1D_cache_core[21]: Access = 3063609, Miss = 1101634, Miss_rate = 0.360, Pending_hits = 348338, Reservation_fails = 569415
	L1D_cache_core[22]: Access = 3072605, Miss = 1102954, Miss_rate = 0.359, Pending_hits = 348948, Reservation_fails = 572526
	L1D_cache_core[23]: Access = 3059848, Miss = 1096410, Miss_rate = 0.358, Pending_hits = 346933, Reservation_fails = 572488
	L1D_cache_core[24]: Access = 3070885, Miss = 1099444, Miss_rate = 0.358, Pending_hits = 347727, Reservation_fails = 561462
	L1D_cache_core[25]: Access = 3059345, Miss = 1096094, Miss_rate = 0.358, Pending_hits = 347011, Reservation_fails = 570180
	L1D_cache_core[26]: Access = 3045914, Miss = 1094912, Miss_rate = 0.359, Pending_hits = 345443, Reservation_fails = 578569
	L1D_cache_core[27]: Access = 3057135, Miss = 1095489, Miss_rate = 0.358, Pending_hits = 345791, Reservation_fails = 571005
	L1D_cache_core[28]: Access = 3056694, Miss = 1096377, Miss_rate = 0.359, Pending_hits = 346779, Reservation_fails = 572648
	L1D_cache_core[29]: Access = 3068119, Miss = 1099053, Miss_rate = 0.358, Pending_hits = 348881, Reservation_fails = 570078
	L1D_total_cache_accesses = 91891039
	L1D_total_cache_misses = 32932592
	L1D_total_cache_miss_rate = 0.3584
	L1D_total_cache_pending_hits = 10418334
	L1D_total_cache_reservation_fails = 17070544
	L1D_cache_data_port_util = 0.290
	L1D_cache_fill_port_util = 0.197
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38892670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10418334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14441233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16904539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18491231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10418334
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9647443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 166005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 82243468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9647571

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 14946453
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1958086
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 166005
ctas_completed 211477, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
116199, 117283, 117019, 116908, 116777, 117399, 117459, 117527, 116903, 117854, 119311, 117829, 118972, 118237, 119318, 118876, 116605, 117660, 116977, 117135, 116719, 117235, 117109, 116575, 117132, 117393, 117756, 118305, 118052, 118550, 117485, 118211, 
gpgpu_n_tot_thrd_icount = 3617674432
gpgpu_n_tot_w_icount = 113052326
gpgpu_n_stall_shd_mem = 18988697
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32932464
gpgpu_n_mem_write_global = 9647571
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 321961810
gpgpu_n_store_insn = 57655377
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 201084416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9553857
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9434840
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17306289	W0_Idle:1314029	W0_Scoreboard:536829480	W1:9205711	W2:4809298	W3:2653012	W4:2342254	W5:1780879	W6:1703345	W7:1388834	W8:1260010	W9:1064966	W10:920302	W11:768758	W12:662463	W13:564107	W14:492255	W15:443717	W16:416054	W17:373008	W18:369077	W19:375401	W20:411806	W21:458942	W22:550717	W23:655620	W24:747859	W25:856115	W26:1044460	W27:1182689	W28:1390988	W29:1720225	W30:2574448	W31:4859979	W32:65005027
single_issue_nums: WS0:28182338	WS1:28300336	WS2:28309740	WS3:28259912	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263459712 {8:32932464,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 385902840 {40:9647571,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1317298560 {40:32932464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 77180568 {8:9647571,}
maxmflatency = 3817 
max_icnt2mem_latency = 1418 
maxmrqlatency = 3430 
max_icnt2sh_latency = 177 
averagemflatency = 401 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 71 
avg_icnt2sh_latency = 5 
mrq_lat_table:6712830 	667648 	1057865 	1858310 	3926026 	5307724 	5348305 	3807447 	1544887 	193301 	5591 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10177015 	25516788 	6663070 	218778 	4384 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	34366352 	7380897 	673751 	144513 	13827 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28488733 	7144544 	3861674 	2213146 	783027 	87501 	1410 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	5248 	310 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      9728     10954      7721     11613      6211      5657      6349      6225      6503      6424      7161      7268      7387      7481      7693      7844 
dram[1]:     10954      8611      8881      8971      5881      5879      6222      6243      6762      6774      7361      7370      7528      7567      7762      7813 
dram[2]:     11166     11098     11706     11711      6198      6299      6391      6285      6537      6526      7311      7216      7468      7446      7748      7719 
dram[3]:     11147      8054     11790      8263      6279      5718      6321      6296      6790      6433      7235      7257      7463      7511      7729      7760 
dram[4]:      9807      8400      8746      8443      6203      6270      6270      5995      6568      6770      7216      7208      7455      7445      7713      7676 
dram[5]:     11105     11096      8969     11526      6245      6282      6365      6231      6769      6788      7322      7393      7536      7551      7850      7854 
dram[6]:     10083      8014      8399      9144      6237      6112      6404      6330      6791      6561      7266      7220      7494      7436      7789      7769 
dram[7]:      8443     11132      8760      8458      6278      5929      6260      6304      6528      6505      7227      7254      7480      7469      7774      7769 
dram[8]:      8127      9794     11625     11631      6289      6292      6380      6232      6808      6477      7191      7225      7428      7422      7700      7838 
dram[9]:      8601      8490      8603     11661      6260      5852      5834      6360      6825      6828      7308      7410      7524      7558      7945      7933 
dram[10]:     11126     11119      8577     11608      6310      6373      6271      6315      6478      6495      7307      7201      7468      7434      7852      7804 
dram[11]:      8880     11131      9129      8292      6351      6273      6296      6299      6769      6500      7204      7240      7449      7508      7765      7780 
average row accesses per activate:
dram[0]:  3.590558  3.627259  3.602725  3.630147  3.573974  3.725489  3.607820  3.672930  3.596124  3.720525  3.635389  3.677489  3.667117  3.723365  3.747225  3.733818 
dram[1]:  3.664418  3.622374  3.663511  3.694446  3.591950  3.628635  3.666251  3.647602  3.612378  3.714961  3.614326  3.674742  3.621892  3.642611  3.661049  3.671352 
dram[2]:  3.714941  3.672884  3.617505  3.679990  3.648146  3.712409  3.615658  3.702189  3.703749  3.678355  3.595492  3.677512  3.620075  3.668789  3.640434  3.646352 
dram[3]:  3.603012  3.599313  3.582546  3.671622  3.669424  3.735409  3.553181  3.606078  3.617529  3.720484  3.563728  3.625550  3.593203  3.620494  3.605363  3.679526 
dram[4]:  3.608033  3.640402  3.627966  3.674687  3.633920  3.643906  3.649215  3.691202  3.585446  3.704631  3.612717  3.680849  3.597634  3.702860  3.611357  3.667951 
dram[5]:  3.650391  3.622128  3.620086  3.640077  3.589124  3.674459  3.610112  3.682489  3.651145  3.678353  3.640395  3.750108  3.551508  3.637977  3.702761  3.698989 
dram[6]:  3.579191  3.577557  3.669945  3.725932  3.604316  3.683720  3.620794  3.624587  3.673056  3.668070  3.663974  3.620096  3.643840  3.649725  3.606211  3.691022 
dram[7]:  3.570626  3.597971  3.652699  3.697093  3.603082  3.677008  3.577531  3.714683  3.609723  3.676099  3.562185  3.613772  3.671005  3.695822  3.645727  3.594105 
dram[8]:  3.605270  3.676302  3.603819  3.662488  3.574541  3.732473  3.630007  3.644481  3.652882  3.745010  3.606812  3.584916  3.696851  3.690763  3.577400  3.727473 
dram[9]:  3.611015  3.673705  3.608267  3.647649  3.635694  3.633326  3.594338  3.631666  3.584796  3.597128  3.618581  3.634777  3.593028  3.628934  3.606254  3.666851 
dram[10]:  3.647639  3.622760  3.560831  3.603730  3.642696  3.652280  3.648632  3.693895  3.584770  3.676049  3.601358  3.672363  3.656032  3.652553  3.616184  3.669161 
dram[11]:  3.628174  3.648532  3.604416  3.642365  3.615778  3.667330  3.657767  3.650826  3.638725  3.650810  3.592112  3.640043  3.742597  3.749125  3.622193  3.671888 
average row locality = 30430099/8350946 = 3.643910
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    150530    150902    149672    150360    149939    149419    150457    150103    150907    149665    149976    149864    148994    149623    147938    148712 
dram[1]:    149664    150364    149465    150291    150629    150648    150048    150153    149996    149455    149995    149739    150309    150800    149458    149991 
dram[2]:    148742    149742    150155    150046    149111    149231    149984    148954    148848    149739    149966    149912    150217    149959    149587    150316 
dram[3]:    150381    150730    150391    149399    149580    149010    151038    151120    149835    149400    150616    150454    150438    150588    149711    149881 
dram[4]:    150043    150220    149649    149630    149717    150045    149786    149944    150458    149639    150076    149855    150219    149570    149748    149517 
dram[5]:    149939    150716    149602    150070    150368    149773    150091    149599    148979    149572    149777    148289    150995    150336    148694    149358 
dram[6]:    150823    151602    149442    149096    150282    150020    149868    150448    149670    150069    148888    150257    150164    150634    149923    149505 
dram[7]:    150499    151068    149429    149137    149951    149657    150350    149170    149832    150007    150427    150951    149456    149120    149578    151068 
dram[8]:    150243    149780    150256    149886    150396    149199    149479    150374    150104    149210    149745    151086    149013    149533    150466    148634 
dram[9]:    150429    150055    149363    150102    149937    150431    150989    150731    151275    151329    150251    150775    150360    150980    149841    150280 
dram[10]:    149770    150502    150967    150661    150140    150335    149806    149797    150475    149936    150454    149813    149367    150470    149890    149985 
dram[11]:    150061    150372    150221    150198    149775    149995    149913    150591    149715    150436    150083    150164    148336    148865    149909    149938 
total dram reads = 28795284
bank skew: 151602/147938 = 1.02
chip skew: 2407128/2394509 = 1.01
number of total write accesses:
dram[0]:     23999     24077     24180     24193     24306     24066     24509     24489     24396     24380     24275     24326     24341     24426     24113     24151 
dram[1]:     24025     24051     24050     23996     24243     24354     24491     24670     24362     24313     24399     24434     24490     24533     24240     24376 
dram[2]:     23833     24044     24239     24092     24222     24220     24541     24431     24198     24195     24459     24583     24528     24349     24251     24237 
dram[3]:     24125     24057     24137     23987     24122     24206     24652     24641     24380     24189     24470     24407     24373     24440     24256     24183 
dram[4]:     24012     24031     24109     24034     24211     24320     24556     24571     24381     24233     24311     24410     24364     24273     24135     24268 
dram[5]:     23969     24108     24040     24034     24350     24315     24681     24560     24190     24226     24383     24169     24388     24381     24031     24187 
dram[6]:     24169     24140     23999     23938     24359     24294     24541     24503     24248     24371     24279     24555     24366     24505     24271     24144 
dram[7]:     24104     24172     24121     24068     24329     24327     24461     24418     24429     24293     24312     24437     24340     24232     24079     24327 
dram[8]:     24113     24078     24034     24166     24398     24220     24495     24598     24274     24211     24316     24490     24268     24390     24157     23931 
dram[9]:     24064     24003     24097     24122     24378     24449     24537     24504     24583     24611     24345     24320     24517     24517     24252     24366 
dram[10]:     24080     24305     24265     24204     24360     24301     24549     24637     24472     24389     24392     24307     24390     24469     24294     24167 
dram[11]:     24044     24048     24142     24194     24276     24347     24531     24529     24247     24346     24378     24485     24284     24256     24187     24191 
total dram writes = 4663533
bank skew: 24681/23833 = 1.04
chip skew: 389665/388012 = 1.00
average mf latency per bank:
dram[0]:        507       500       503       503       506       506       513       509       518       513       512       506       505       500       502       498
dram[1]:        496       511       498       515       501       519       503       519       508       522       498       514       493       512       491       510
dram[2]:        492       497       498       500       501       506       504       505       504       508       498       503       493       497       492       494
dram[3]:        501       504       502       504       508       505       506       511       511       515       501       508       499       503      1734       501
dram[4]:        508       499       509       503       508       506       518       510       523       516       511       505       505       500       511       503
dram[5]:        491       507       494       510       498       511       500       513       504       521       498       513       494       508       489       509
dram[6]:        498       503       496       500       505       502       505       508       509       514       498       505       491       500       493       497
dram[7]:        495       504       496       500       497       504       502       508       503       512       499       505       492       502       490       505
dram[8]:        506       494       506       499       514       502       510       509       519       510       506       501       500       496       504       496
dram[9]:        500       515       500       517       501       522       509       523       518       531       501       521       498       516       495       514
dram[10]:        498       501       504       504       503       506       505       507       512       513       503       506       497       501       501       501
dram[11]:        490       502       493       502       493       500       499       509       499       513       498       502       488       501       493       493
maximum mf latency per bank:
dram[0]:       2558      2577      2831      2793      2794      2803      2915      2833      2603      2617      2185      1999      2027      2537      2458      2165
dram[1]:       2944      2861      2872      2772      2897      2877      2943      2893      2917      2896      1874      2207      2038      2060      2209      2204
dram[2]:       2537      2532      2681      2618      2665      2700      2697      3461      2691      2759      1972      1921      1953      2173      1967      3141
dram[3]:       2459      2739      2768      2798      2639      2853      2819      2740      3313      2871      1875      2197      2634      2032      2365      3190
dram[4]:       2361      2465      2745      2736      2776      3130      2751      2803      2757      2470      2037      2723      2252      2374      2114      2522
dram[5]:       2924      2605      2890      2911      2701      2746      2709      2904      2643      2771      2014      2306      2002      2065      2205      2053
dram[6]:       2671      2674      2811      2807      2828      2852      2827      2776      2451      2462      1863      2158      1738      1856      1854      2062
dram[7]:       2663      2983      2758      2721      2642      2770      2602      2778      2862      2709      1865      3817      2243      2009      2281      2184
dram[8]:       2479      2733      2822      3331      2808      2548      2773      2521      3127      2561      1770      1881      2184      2054      2057      2495
dram[9]:       2503      2817      2815      2826      2845      2845      2906      2808      2781      2743      2136      1886      1882      2154      1819      2291
dram[10]:       2803      2410      2645      2663      2523      2578      2578      2594      2654      3022      1996      2069      2095      1946      1925      2048
dram[11]:       2558      2839      2863      2902      2892      2670      2921      2934      2857      2915      2168      1871      2201      2144      2018      2232

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14386972 n_nop=10354695 n_act=692581 n_pre=692565 n_ref_event=0 n_req=2532879 n_rd=2397061 n_rd_L2_A=0 n_write=0 n_wr_bk=388227 bw_util=0.7744
n_activity=14129631 dram_eff=0.7885
bk0: 150530a 7846890i bk1: 150902a 7732910i bk2: 149672a 7868513i bk3: 150360a 7764168i bk4: 149939a 7795397i bk5: 149419a 7883358i bk6: 150457a 7835946i bk7: 150103a 7790011i bk8: 150907a 7863061i bk9: 149665a 7933156i bk10: 149976a 7958682i bk11: 149864a 7904458i bk12: 148994a 7977160i bk13: 149623a 7867393i bk14: 147938a 8069264i bk15: 148712a 7938654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726566
Row_Buffer_Locality_read = 0.755521
Row_Buffer_Locality_write = 0.215538
Bank_Level_Parallism = 7.604446
Bank_Level_Parallism_Col = 5.167799
Bank_Level_Parallism_Ready = 2.226076
write_to_read_ratio_blp_rw_average = 0.277995
GrpLevelPara = 3.080621 

BW Util details:
bwutil = 0.774392 
total_CMD = 14386972 
util_bw = 11141152 
Wasted_Col = 2762421 
Wasted_Row = 129479 
Idle = 353920 

BW Util Bottlenecks: 
RCDc_limit = 3230908 
RCDWRc_limit = 386267 
WTRc_limit = 2316829 
RTWc_limit = 4028600 
CCDLc_limit = 1640205 
rwq = 0 
CCDLc_limit_alone = 1177991 
WTRc_limit_alone = 2187982 
RTWc_limit_alone = 3695233 

Commands details: 
total_CMD = 14386972 
n_nop = 10354695 
Read = 2397061 
Write = 0 
L2_Alloc = 0 
L2_WB = 388227 
n_act = 692581 
n_pre = 692565 
n_ref = 0 
n_req = 2532879 
total_req = 2785288 

Dual Bus Interface Util: 
issued_total_row = 1385146 
issued_total_col = 2785288 
Row_Bus_Util =  0.096278 
CoL_Bus_Util = 0.193598 
Either_Row_CoL_Bus_Util = 0.280273 
Issued_on_Two_Bus_Simul_Util = 0.009603 
issued_two_Eff = 0.034263 
queue_avg = 32.094940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0949
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14386972 n_nop=10345223 n_act=695363 n_pre=695347 n_ref_event=0 n_req=2537505 n_rd=2401005 n_rd_L2_A=0 n_write=0 n_wr_bk=389027 bw_util=0.7757
n_activity=14139227 dram_eff=0.7893
bk0: 149664a 7909274i bk1: 150364a 7743620i bk2: 149465a 7881661i bk3: 150291a 7807839i bk4: 150629a 7825951i bk5: 150648a 7714163i bk6: 150048a 7874720i bk7: 150153a 7736142i bk8: 149996a 7939885i bk9: 149455a 7930836i bk10: 149995a 7893952i bk11: 149739a 7873324i bk12: 150309a 7852250i bk13: 150800a 7713693i bk14: 149458a 7958080i bk15: 149991a 7807079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725967
Row_Buffer_Locality_read = 0.755242
Row_Buffer_Locality_write = 0.211040
Bank_Level_Parallism = 7.638949
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 2.226239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.775711 
total_CMD = 14386972 
util_bw = 11160128 
Wasted_Col = 2757885 
Wasted_Row = 127183 
Idle = 341776 

BW Util Bottlenecks: 
RCDc_limit = 3221091 
RCDWRc_limit = 388955 
WTRc_limit = 2312807 
RTWc_limit = 4097864 
CCDLc_limit = 1656967 
rwq = 0 
CCDLc_limit_alone = 1188951 
WTRc_limit_alone = 2182730 
RTWc_limit_alone = 3759925 

Commands details: 
total_CMD = 14386972 
n_nop = 10345223 
Read = 2401005 
Write = 0 
L2_Alloc = 0 
L2_WB = 389027 
n_act = 695363 
n_pre = 695347 
n_ref = 0 
n_req = 2537505 
total_req = 2790032 

Dual Bus Interface Util: 
issued_total_row = 1390710 
issued_total_col = 2790032 
Row_Bus_Util =  0.096665 
CoL_Bus_Util = 0.193928 
Either_Row_CoL_Bus_Util = 0.280931 
Issued_on_Two_Bus_Simul_Util = 0.009661 
issued_two_Eff = 0.034389 
queue_avg = 32.582325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5823
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14386972 n_nop=10359245 n_act=691051 n_pre=691035 n_ref_event=0 n_req=2530410 n_rd=2394509 n_rd_L2_A=0 n_write=0 n_wr_bk=388422 bw_util=0.7737
n_activity=14138330 dram_eff=0.7873
bk0: 148742a 8023441i bk1: 149742a 7832897i bk2: 150155a 7842841i bk3: 150046a 7789992i bk4: 149111a 7958148i bk5: 149231a 7885751i bk6: 149984a 7860539i bk7: 148954a 7850427i bk8: 148848a 8107031i bk9: 149739a 7930577i bk10: 149966a 7935948i bk11: 149912a 7872017i bk12: 150217a 7891890i bk13: 149959a 7830599i bk14: 149587a 7975958i bk15: 150316a 7813326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726903
Row_Buffer_Locality_read = 0.756007
Row_Buffer_Locality_write = 0.214104
Bank_Level_Parallism = 7.571601
Bank_Level_Parallism_Col = 5.150771
Bank_Level_Parallism_Ready = 2.212255
write_to_read_ratio_blp_rw_average = 0.279139
GrpLevelPara = 3.075986 

BW Util details:
bwutil = 0.773736 
total_CMD = 14386972 
util_bw = 11131724 
Wasted_Col = 2782723 
Wasted_Row = 129394 
Idle = 343131 

BW Util Bottlenecks: 
RCDc_limit = 3242538 
RCDWRc_limit = 390074 
WTRc_limit = 2315350 
RTWc_limit = 4078806 
CCDLc_limit = 1662964 
rwq = 0 
CCDLc_limit_alone = 1193371 
WTRc_limit_alone = 2184548 
RTWc_limit_alone = 3740015 

Commands details: 
total_CMD = 14386972 
n_nop = 10359245 
Read = 2394509 
Write = 0 
L2_Alloc = 0 
L2_WB = 388422 
n_act = 691051 
n_pre = 691035 
n_ref = 0 
n_req = 2530410 
total_req = 2782931 

Dual Bus Interface Util: 
issued_total_row = 1382086 
issued_total_col = 2782931 
Row_Bus_Util =  0.096065 
CoL_Bus_Util = 0.193434 
Either_Row_CoL_Bus_Util = 0.279957 
Issued_on_Two_Bus_Simul_Util = 0.009543 
issued_two_Eff = 0.034086 
queue_avg = 31.867998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.868
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14386972 n_nop=10336315 n_act=699997 n_pre=699981 n_ref_event=0 n_req=2538875 n_rd=2402572 n_rd_L2_A=0 n_write=0 n_wr_bk=388625 bw_util=0.776
n_activity=14146257 dram_eff=0.7892
bk0: 150381a 7782686i bk1: 150730a 7686494i bk2: 150391a 7766102i bk3: 149399a 7809185i bk4: 149580a 7928661i bk5: 149010a 7892072i bk6: 151038a 7750612i bk7: 151120a 7641917i bk8: 149835a 7897183i bk9: 149400a 7928923i bk10: 150616a 7772421i bk11: 150454a 7784967i bk12: 150438a 7769418i bk13: 150588a 7694142i bk14: 149711a 7851204i bk15: 149881a 7804657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724290
Row_Buffer_Locality_read = 0.753789
Row_Buffer_Locality_write = 0.204317
Bank_Level_Parallism = 7.685179
Bank_Level_Parallism_Col = 5.212769
Bank_Level_Parallism_Ready = 2.228673
write_to_read_ratio_blp_rw_average = 0.282372
GrpLevelPara = 3.098935 

BW Util details:
bwutil = 0.776035 
total_CMD = 14386972 
util_bw = 11164788 
Wasted_Col = 2762705 
Wasted_Row = 124994 
Idle = 334485 

BW Util Bottlenecks: 
RCDc_limit = 3238593 
RCDWRc_limit = 394670 
WTRc_limit = 2322445 
RTWc_limit = 4188825 
CCDLc_limit = 1656085 
rwq = 0 
CCDLc_limit_alone = 1184219 
WTRc_limit_alone = 2194176 
RTWc_limit_alone = 3845228 

Commands details: 
total_CMD = 14386972 
n_nop = 10336315 
Read = 2402572 
Write = 0 
L2_Alloc = 0 
L2_WB = 388625 
n_act = 699997 
n_pre = 699981 
n_ref = 0 
n_req = 2538875 
total_req = 2791197 

Dual Bus Interface Util: 
issued_total_row = 1399978 
issued_total_col = 2791197 
Row_Bus_Util =  0.097309 
CoL_Bus_Util = 0.194009 
Either_Row_CoL_Bus_Util = 0.281550 
Issued_on_Two_Bus_Simul_Util = 0.009767 
issued_two_Eff = 0.034690 
queue_avg = 32.746063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7461
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14386972 n_nop=10348889 n_act=695112 n_pre=695096 n_ref_event=0 n_req=2533942 n_rd=2398116 n_rd_L2_A=0 n_write=0 n_wr_bk=388219 bw_util=0.7747
n_activity=14132811 dram_eff=0.7886
bk0: 150043a 7844858i bk1: 150220a 7801143i bk2: 149649a 7859581i bk3: 149630a 7792098i bk4: 149717a 7892848i bk5: 150045a 7770730i bk6: 149786a 7898744i bk7: 149944a 7836056i bk8: 150458a 7860843i bk9: 149639a 7913639i bk10: 150076a 7906450i bk11: 149855a 7880304i bk12: 150219a 7838276i bk13: 149570a 7841728i bk14: 149748a 7886184i bk15: 149517a 7781724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725681
Row_Buffer_Locality_read = 0.754715
Row_Buffer_Locality_write = 0.213074
Bank_Level_Parallism = 7.630612
Bank_Level_Parallism_Col = 5.175484
Bank_Level_Parallism_Ready = 2.212140
write_to_read_ratio_blp_rw_average = 0.281222
GrpLevelPara = 3.084574 

BW Util details:
bwutil = 0.774683 
total_CMD = 14386972 
util_bw = 11145340 
Wasted_Col = 2768307 
Wasted_Row = 126819 
Idle = 346506 

BW Util Bottlenecks: 
RCDc_limit = 3242509 
RCDWRc_limit = 388433 
WTRc_limit = 2321579 
RTWc_limit = 4108468 
CCDLc_limit = 1665419 
rwq = 0 
CCDLc_limit_alone = 1195893 
WTRc_limit_alone = 2191484 
RTWc_limit_alone = 3769037 

Commands details: 
total_CMD = 14386972 
n_nop = 10348889 
Read = 2398116 
Write = 0 
L2_Alloc = 0 
L2_WB = 388219 
n_act = 695112 
n_pre = 695096 
n_ref = 0 
n_req = 2533942 
total_req = 2786335 

Dual Bus Interface Util: 
issued_total_row = 1390208 
issued_total_col = 2786335 
Row_Bus_Util =  0.096630 
CoL_Bus_Util = 0.193671 
Either_Row_CoL_Bus_Util = 0.280676 
Issued_on_Two_Bus_Simul_Util = 0.009624 
issued_two_Eff = 0.034289 
queue_avg = 32.340641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3406
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14386972 n_nop=10353477 n_act=693863 n_pre=693847 n_ref_event=0 n_req=2532046 n_rd=2396158 n_rd_L2_A=0 n_write=0 n_wr_bk=388012 bw_util=0.7741
n_activity=14137041 dram_eff=0.7878
bk0: 149939a 7893495i bk1: 150716a 7744738i bk2: 149602a 7851928i bk3: 150070a 7773757i bk4: 150368a 7814752i bk5: 149773a 7872271i bk6: 150091a 7853413i bk7: 149599a 7827259i bk8: 148979a 8014240i bk9: 149572a 7931617i bk10: 149777a 7962313i bk11: 148289a 8038588i bk12: 150995a 7765764i bk13: 150336a 7769775i bk14: 148694a 8060136i bk15: 149358a 7878888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725969
Row_Buffer_Locality_read = 0.755153
Row_Buffer_Locality_write = 0.211365
Bank_Level_Parallism = 7.599247
Bank_Level_Parallism_Col = 5.158659
Bank_Level_Parallism_Ready = 2.223142
write_to_read_ratio_blp_rw_average = 0.278508
GrpLevelPara = 3.082547 

BW Util details:
bwutil = 0.774081 
total_CMD = 14386972 
util_bw = 11136680 
Wasted_Col = 2773751 
Wasted_Row = 130484 
Idle = 346057 

BW Util Bottlenecks: 
RCDc_limit = 3242796 
RCDWRc_limit = 391422 
WTRc_limit = 2317710 
RTWc_limit = 4050389 
CCDLc_limit = 1642438 
rwq = 0 
CCDLc_limit_alone = 1181543 
WTRc_limit_alone = 2188941 
RTWc_limit_alone = 3718263 

Commands details: 
total_CMD = 14386972 
n_nop = 10353477 
Read = 2396158 
Write = 0 
L2_Alloc = 0 
L2_WB = 388012 
n_act = 693863 
n_pre = 693847 
n_ref = 0 
n_req = 2532046 
total_req = 2784170 

Dual Bus Interface Util: 
issued_total_row = 1387710 
issued_total_col = 2784170 
Row_Bus_Util =  0.096456 
CoL_Bus_Util = 0.193520 
Either_Row_CoL_Bus_Util = 0.280357 
Issued_on_Two_Bus_Simul_Util = 0.009619 
issued_two_Eff = 0.034309 
queue_avg = 31.780964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.781
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14386972 n_nop=10343618 n_act=696320 n_pre=696304 n_ref_event=0 n_req=2536881 n_rd=2400691 n_rd_L2_A=0 n_write=0 n_wr_bk=388682 bw_util=0.7755
n_activity=14141199 dram_eff=0.789
bk0: 150823a 7778553i bk1: 151602a 7601223i bk2: 149442a 7873779i bk3: 149096a 7868514i bk4: 150282a 7802933i bk5: 150020a 7813271i bk6: 149868a 7866868i bk7: 150448a 7723263i bk8: 149670a 8034499i bk9: 150069a 7840587i bk10: 148888a 8014099i bk11: 150257a 7770042i bk12: 150164a 7918951i bk13: 150634a 7744577i bk14: 149923a 7895047i bk15: 149505a 7852629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725523
Row_Buffer_Locality_read = 0.754654
Row_Buffer_Locality_write = 0.212005
Bank_Level_Parallism = 7.641058
Bank_Level_Parallism_Col = 5.192125
Bank_Level_Parallism_Ready = 2.228687
write_to_read_ratio_blp_rw_average = 0.280230
GrpLevelPara = 3.088127 

BW Util details:
bwutil = 0.775527 
total_CMD = 14386972 
util_bw = 11157492 
Wasted_Col = 2762931 
Wasted_Row = 127551 
Idle = 338998 

BW Util Bottlenecks: 
RCDc_limit = 3225131 
RCDWRc_limit = 391621 
WTRc_limit = 2319799 
RTWc_limit = 4113349 
CCDLc_limit = 1662807 
rwq = 0 
CCDLc_limit_alone = 1193666 
WTRc_limit_alone = 2188888 
RTWc_limit_alone = 3775119 

Commands details: 
total_CMD = 14386972 
n_nop = 10343618 
Read = 2400691 
Write = 0 
L2_Alloc = 0 
L2_WB = 388682 
n_act = 696320 
n_pre = 696304 
n_ref = 0 
n_req = 2536881 
total_req = 2789373 

Dual Bus Interface Util: 
issued_total_row = 1392624 
issued_total_col = 2789373 
Row_Bus_Util =  0.096798 
CoL_Bus_Util = 0.193882 
Either_Row_CoL_Bus_Util = 0.281043 
Issued_on_Two_Bus_Simul_Util = 0.009637 
issued_two_Eff = 0.034289 
queue_avg = 32.376926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3769
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14386972 n_nop=10343098 n_act=697884 n_pre=697868 n_ref_event=0 n_req=2536197 n_rd=2399700 n_rd_L2_A=0 n_write=0 n_wr_bk=388449 bw_util=0.7752
n_activity=14139531 dram_eff=0.7888
bk0: 150499a 7743999i bk1: 151068a 7611881i bk2: 149429a 7851869i bk3: 149137a 7861563i bk4: 149951a 7780912i bk5: 149657a 7772516i bk6: 150350a 7791822i bk7: 149170a 7849615i bk8: 149832a 7893835i bk9: 150007a 7866795i bk10: 150427a 7842884i bk11: 150951a 7753917i bk12: 149456a 7944563i bk13: 149120a 7810027i bk14: 149578a 7942339i bk15: 151068a 7647016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724832
Row_Buffer_Locality_read = 0.754058
Row_Buffer_Locality_write = 0.211030
Bank_Level_Parallism = 7.675097
Bank_Level_Parallism_Col = 5.204759
Bank_Level_Parallism_Ready = 2.229324
write_to_read_ratio_blp_rw_average = 0.280695
GrpLevelPara = 3.091426 

BW Util details:
bwutil = 0.775187 
total_CMD = 14386972 
util_bw = 11152596 
Wasted_Col = 2765778 
Wasted_Row = 125637 
Idle = 342961 

BW Util Bottlenecks: 
RCDc_limit = 3245389 
RCDWRc_limit = 390788 
WTRc_limit = 2320205 
RTWc_limit = 4138376 
CCDLc_limit = 1657496 
rwq = 0 
CCDLc_limit_alone = 1189308 
WTRc_limit_alone = 2190562 
RTWc_limit_alone = 3799831 

Commands details: 
total_CMD = 14386972 
n_nop = 10343098 
Read = 2399700 
Write = 0 
L2_Alloc = 0 
L2_WB = 388449 
n_act = 697884 
n_pre = 697868 
n_ref = 0 
n_req = 2536197 
total_req = 2788149 

Dual Bus Interface Util: 
issued_total_row = 1395752 
issued_total_col = 2788149 
Row_Bus_Util =  0.097015 
CoL_Bus_Util = 0.193797 
Either_Row_CoL_Bus_Util = 0.281079 
Issued_on_Two_Bus_Simul_Util = 0.009733 
issued_two_Eff = 0.034627 
queue_avg = 32.413433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4134
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14386972 n_nop=10352570 n_act=694088 n_pre=694072 n_ref_event=0 n_req=2533199 n_rd=2397404 n_rd_L2_A=0 n_write=0 n_wr_bk=388139 bw_util=0.7745
n_activity=14136625 dram_eff=0.7882
bk0: 150243a 7804212i bk1: 149780a 7834500i bk2: 150256a 7810320i bk3: 149886a 7771728i bk4: 150396a 7776334i bk5: 149199a 7874176i bk6: 149479a 7897283i bk7: 150374a 7753095i bk8: 150104a 7974554i bk9: 149210a 7984293i bk10: 149745a 7932079i bk11: 151086a 7760369i bk12: 149013a 8006922i bk13: 149533a 7888246i bk14: 150466a 7833516i bk15: 148634a 7977113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726005
Row_Buffer_Locality_read = 0.755063
Row_Buffer_Locality_write = 0.212990
Bank_Level_Parallism = 7.608549
Bank_Level_Parallism_Col = 5.166604
Bank_Level_Parallism_Ready = 2.220064
write_to_read_ratio_blp_rw_average = 0.279882
GrpLevelPara = 3.082021 

BW Util details:
bwutil = 0.774463 
total_CMD = 14386972 
util_bw = 11142172 
Wasted_Col = 2775666 
Wasted_Row = 125979 
Idle = 343155 

BW Util Bottlenecks: 
RCDc_limit = 3245007 
RCDWRc_limit = 389954 
WTRc_limit = 2317580 
RTWc_limit = 4093662 
CCDLc_limit = 1654671 
rwq = 0 
CCDLc_limit_alone = 1191356 
WTRc_limit_alone = 2189401 
RTWc_limit_alone = 3758526 

Commands details: 
total_CMD = 14386972 
n_nop = 10352570 
Read = 2397404 
Write = 0 
L2_Alloc = 0 
L2_WB = 388139 
n_act = 694088 
n_pre = 694072 
n_ref = 0 
n_req = 2533199 
total_req = 2785543 

Dual Bus Interface Util: 
issued_total_row = 1388160 
issued_total_col = 2785543 
Row_Bus_Util =  0.096487 
CoL_Bus_Util = 0.193616 
Either_Row_CoL_Bus_Util = 0.280421 
Issued_on_Two_Bus_Simul_Util = 0.009682 
issued_two_Eff = 0.034528 
queue_avg = 31.833063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8331
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14386972 n_nop=10327464 n_act=702291 n_pre=702275 n_ref_event=0 n_req=2544151 n_rd=2407128 n_rd_L2_A=0 n_write=0 n_wr_bk=389665 bw_util=0.7776
n_activity=14140475 dram_eff=0.7911
bk0: 150429a 7743022i bk1: 150055a 7748391i bk2: 149363a 7818944i bk3: 150102a 7713923i bk4: 149937a 7827087i bk5: 150431a 7668927i bk6: 150989a 7753067i bk7: 150731a 7681961i bk8: 151275a 7723923i bk9: 151329a 7671909i bk10: 150251a 7886951i bk11: 150775a 7770631i bk12: 150360a 7777952i bk13: 150980a 7689152i bk14: 149841a 7826606i bk15: 150280a 7704068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.723960
Row_Buffer_Locality_read = 0.753219
Row_Buffer_Locality_write = 0.209957
Bank_Level_Parallism = 7.741664
Bank_Level_Parallism_Col = 5.239798
Bank_Level_Parallism_Ready = 2.242990
write_to_read_ratio_blp_rw_average = 0.280727
GrpLevelPara = 3.103154 

BW Util details:
bwutil = 0.777590 
total_CMD = 14386972 
util_bw = 11187172 
Wasted_Col = 2739925 
Wasted_Row = 121437 
Idle = 338438 

BW Util Bottlenecks: 
RCDc_limit = 3228975 
RCDWRc_limit = 388329 
WTRc_limit = 2320578 
RTWc_limit = 4154506 
CCDLc_limit = 1653359 
rwq = 0 
CCDLc_limit_alone = 1178857 
WTRc_limit_alone = 2190209 
RTWc_limit_alone = 3810373 

Commands details: 
total_CMD = 14386972 
n_nop = 10327464 
Read = 2407128 
Write = 0 
L2_Alloc = 0 
L2_WB = 389665 
n_act = 702291 
n_pre = 702275 
n_ref = 0 
n_req = 2544151 
total_req = 2796793 

Dual Bus Interface Util: 
issued_total_row = 1404566 
issued_total_col = 2796793 
Row_Bus_Util =  0.097628 
CoL_Bus_Util = 0.194398 
Either_Row_CoL_Bus_Util = 0.282166 
Issued_on_Two_Bus_Simul_Util = 0.009860 
issued_two_Eff = 0.034943 
queue_avg = 33.306774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.3068
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14386972 n_nop=10338949 n_act=698149 n_pre=698133 n_ref_event=0 n_req=2539258 n_rd=2402368 n_rd_L2_A=0 n_write=0 n_wr_bk=389581 bw_util=0.7762
n_activity=14140732 dram_eff=0.7898
bk0: 149770a 7866845i bk1: 150502a 7696881i bk2: 150967a 7709980i bk3: 150661a 7679271i bk4: 150140a 7878909i bk5: 150335a 7712330i bk6: 149806a 7903139i bk7: 149797a 7768972i bk8: 150475a 7822566i bk9: 149936a 7850774i bk10: 150454a 7859523i bk11: 149813a 7826268i bk12: 149367a 7921386i bk13: 150470a 7749469i bk14: 149890a 7838585i bk15: 149985a 7783152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725059
Row_Buffer_Locality_read = 0.754226
Row_Buffer_Locality_write = 0.213200
Bank_Level_Parallism = 7.679052
Bank_Level_Parallism_Col = 5.194660
Bank_Level_Parallism_Ready = 2.223678
write_to_read_ratio_blp_rw_average = 0.281247
GrpLevelPara = 3.090936 

BW Util details:
bwutil = 0.776244 
total_CMD = 14386972 
util_bw = 11167796 
Wasted_Col = 2755891 
Wasted_Row = 124527 
Idle = 338758 

BW Util Bottlenecks: 
RCDc_limit = 3222552 
RCDWRc_limit = 390595 
WTRc_limit = 2305647 
RTWc_limit = 4130802 
CCDLc_limit = 1674384 
rwq = 0 
CCDLc_limit_alone = 1202018 
WTRc_limit_alone = 2175886 
RTWc_limit_alone = 3788197 

Commands details: 
total_CMD = 14386972 
n_nop = 10338949 
Read = 2402368 
Write = 0 
L2_Alloc = 0 
L2_WB = 389581 
n_act = 698149 
n_pre = 698133 
n_ref = 0 
n_req = 2539258 
total_req = 2791949 

Dual Bus Interface Util: 
issued_total_row = 1396282 
issued_total_col = 2791949 
Row_Bus_Util =  0.097052 
CoL_Bus_Util = 0.194061 
Either_Row_CoL_Bus_Util = 0.281367 
Issued_on_Two_Bus_Simul_Util = 0.009745 
issued_two_Eff = 0.034636 
queue_avg = 32.831047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.831
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14386972 n_nop=10349753 n_act=694296 n_pre=694280 n_ref_event=0 n_req=2534756 n_rd=2398572 n_rd_L2_A=0 n_write=0 n_wr_bk=388485 bw_util=0.7749
n_activity=14141146 dram_eff=0.7884
bk0: 150061a 7875443i bk1: 150372a 7741010i bk2: 150221a 7815823i bk3: 150198a 7743665i bk4: 149775a 7891063i bk5: 149995a 7750695i bk6: 149913a 7917505i bk7: 150591a 7756759i bk8: 149715a 8001548i bk9: 150436a 7852789i bk10: 150083a 7845510i bk11: 150164a 7803837i bk12: 148336a 8061316i bk13: 148865a 7876730i bk14: 149909a 7883282i bk15: 149938a 7826063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726091
Row_Buffer_Locality_read = 0.755114
Row_Buffer_Locality_write = 0.214922
Bank_Level_Parallism = 7.625919
Bank_Level_Parallism_Col = 5.180712
Bank_Level_Parallism_Ready = 2.224627
write_to_read_ratio_blp_rw_average = 0.279660
GrpLevelPara = 3.087522 

BW Util details:
bwutil = 0.774884 
total_CMD = 14386972 
util_bw = 11148228 
Wasted_Col = 2769952 
Wasted_Row = 126877 
Idle = 341915 

BW Util Bottlenecks: 
RCDc_limit = 3231199 
RCDWRc_limit = 391306 
WTRc_limit = 2315585 
RTWc_limit = 4128681 
CCDLc_limit = 1660718 
rwq = 0 
CCDLc_limit_alone = 1192152 
WTRc_limit_alone = 2185840 
RTWc_limit_alone = 3789860 

Commands details: 
total_CMD = 14386972 
n_nop = 10349753 
Read = 2398572 
Write = 0 
L2_Alloc = 0 
L2_WB = 388485 
n_act = 694296 
n_pre = 694280 
n_ref = 0 
n_req = 2534756 
total_req = 2787057 

Dual Bus Interface Util: 
issued_total_row = 1388576 
issued_total_col = 2787057 
Row_Bus_Util =  0.096516 
CoL_Bus_Util = 0.193721 
Either_Row_CoL_Bus_Util = 0.280616 
Issued_on_Two_Bus_Simul_Util = 0.009621 
issued_two_Eff = 0.034284 
queue_avg = 32.191711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.1917

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1758824, Miss = 1198414, Miss_rate = 0.681, Pending_hits = 48166, Reservation_fails = 3788
L2_cache_bank[1]: Access = 1719413, Miss = 1198649, Miss_rate = 0.697, Pending_hits = 10723, Reservation_fails = 3229
L2_cache_bank[2]: Access = 1729474, Miss = 1199570, Miss_rate = 0.694, Pending_hits = 10579, Reservation_fails = 3605
L2_cache_bank[3]: Access = 1779444, Miss = 1201446, Miss_rate = 0.675, Pending_hits = 10582, Reservation_fails = 2252
L2_cache_bank[4]: Access = 1743091, Miss = 1196613, Miss_rate = 0.686, Pending_hits = 10624, Reservation_fails = 2650
L2_cache_bank[5]: Access = 1722047, Miss = 1197902, Miss_rate = 0.696, Pending_hits = 10310, Reservation_fails = 2690
L2_cache_bank[6]: Access = 2581697, Miss = 1202015, Miss_rate = 0.466, Pending_hits = 10882, Reservation_fails = 4088
L2_cache_bank[7]: Access = 1719517, Miss = 1200586, Miss_rate = 0.698, Pending_hits = 11009, Reservation_fails = 3487
L2_cache_bank[8]: Access = 1769342, Miss = 1199698, Miss_rate = 0.678, Pending_hits = 48704, Reservation_fails = 3770
L2_cache_bank[9]: Access = 1718317, Miss = 1198424, Miss_rate = 0.697, Pending_hits = 10639, Reservation_fails = 3620
L2_cache_bank[10]: Access = 1722955, Miss = 1198448, Miss_rate = 0.696, Pending_hits = 10711, Reservation_fails = 3094
L2_cache_bank[11]: Access = 1776283, Miss = 1197717, Miss_rate = 0.674, Pending_hits = 10846, Reservation_fails = 2172
L2_cache_bank[12]: Access = 1750254, Miss = 1199062, Miss_rate = 0.685, Pending_hits = 10358, Reservation_fails = 3791
L2_cache_bank[13]: Access = 1730113, Miss = 1201635, Miss_rate = 0.695, Pending_hits = 10732, Reservation_fails = 3564
L2_cache_bank[14]: Access = 1719219, Miss = 1199526, Miss_rate = 0.698, Pending_hits = 10594, Reservation_fails = 4467
L2_cache_bank[15]: Access = 1719349, Miss = 1200181, Miss_rate = 0.698, Pending_hits = 11113, Reservation_fails = 3014
L2_cache_bank[16]: Access = 1766234, Miss = 1199703, Miss_rate = 0.679, Pending_hits = 48939, Reservation_fails = 2252
L2_cache_bank[17]: Access = 1715154, Miss = 1197705, Miss_rate = 0.698, Pending_hits = 10803, Reservation_fails = 2853
L2_cache_bank[18]: Access = 1733075, Miss = 1202451, Miss_rate = 0.694, Pending_hits = 11109, Reservation_fails = 2676
L2_cache_bank[19]: Access = 1790366, Miss = 1204687, Miss_rate = 0.673, Pending_hits = 11055, Reservation_fails = 2892
L2_cache_bank[20]: Access = 1754317, Miss = 1200873, Miss_rate = 0.685, Pending_hits = 10510, Reservation_fails = 1752
L2_cache_bank[21]: Access = 1725710, Miss = 1201506, Miss_rate = 0.696, Pending_hits = 10675, Reservation_fails = 4291
L2_cache_bank[22]: Access = 1716134, Miss = 1198019, Miss_rate = 0.698, Pending_hits = 10395, Reservation_fails = 3421
L2_cache_bank[23]: Access = 1719706, Miss = 1200565, Miss_rate = 0.698, Pending_hits = 10083, Reservation_fails = 1956
L2_total_cache_accesses = 42580035
L2_total_cache_misses = 28795395
L2_total_cache_miss_rate = 0.6763
L2_total_cache_pending_hits = 370141
L2_total_cache_reservation_fails = 75374
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3767042
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 370138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10345892
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 75374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18449392
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 370138
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9647457
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 81
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32932464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9647571
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 73051
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.214

icnt_total_pkts_mem_to_simt=42580035
icnt_total_pkts_simt_to_mem=42580035
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 42580035
Req_Network_cycles = 5610123
Req_Network_injected_packets_per_cycle =       7.5899 
Req_Network_conflicts_per_cycle =       2.6773
Req_Network_conflicts_per_cycle_util =       2.7001
Req_Bank_Level_Parallism =       7.6545
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.9699
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3741

Reply_Network_injected_packets_num = 42580035
Reply_Network_cycles = 5610123
Reply_Network_injected_packets_per_cycle =        7.5899
Reply_Network_conflicts_per_cycle =        4.8820
Reply_Network_conflicts_per_cycle_util =       4.9216
Reply_Bank_Level_Parallism =       7.6513
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0621
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2530
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 16 hrs, 25 min, 35 sec (59135 sec)
gpgpu_simulation_rate = 42099 (inst/sec)
gpgpu_simulation_rate = 94 (cycle/sec)
gpgpu_silicon_slowdown = 14521276x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddf21034c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210340..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8875cdd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z8shortcutiPi'
Destroy streams for kernel 8: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 8 
gpu_sim_cycle = 269184
gpu_sim_insn = 168799943
gpu_ipc =     627.0801
gpu_tot_sim_cycle = 5879307
gpu_tot_sim_insn = 2658325322
gpu_tot_ipc =     452.1494
gpu_tot_issued_cta = 241688
gpu_occupancy = 87.2245% 
gpu_tot_occupancy = 76.2197% 
max_total_param_size = 0
gpu_stall_dramfull = 182942
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.2111
partiton_level_parallism_total  =       7.5725
partiton_level_parallism_util =       7.3764
partiton_level_parallism_util_total  =       7.6434
L2_BW  =     314.9812 GB/Sec
L2_BW_total  =     330.7675 GB/Sec
gpu_total_sim_rate=42761

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3151666, Miss = 1128555, Miss_rate = 0.358, Pending_hits = 347786, Reservation_fails = 583201
	L1D_cache_core[1]: Access = 3161493, Miss = 1132343, Miss_rate = 0.358, Pending_hits = 348485, Reservation_fails = 596748
	L1D_cache_core[2]: Access = 3157145, Miss = 1128851, Miss_rate = 0.358, Pending_hits = 347487, Reservation_fails = 584812
	L1D_cache_core[3]: Access = 3159766, Miss = 1131491, Miss_rate = 0.358, Pending_hits = 349015, Reservation_fails = 594083
	L1D_cache_core[4]: Access = 3153695, Miss = 1128536, Miss_rate = 0.358, Pending_hits = 347514, Reservation_fails = 585221
	L1D_cache_core[5]: Access = 3164150, Miss = 1134167, Miss_rate = 0.358, Pending_hits = 348633, Reservation_fails = 583767
	L1D_cache_core[6]: Access = 3156553, Miss = 1131018, Miss_rate = 0.358, Pending_hits = 348066, Reservation_fails = 582946
	L1D_cache_core[7]: Access = 3158746, Miss = 1132575, Miss_rate = 0.359, Pending_hits = 348457, Reservation_fails = 580837
	L1D_cache_core[8]: Access = 3149836, Miss = 1130483, Miss_rate = 0.359, Pending_hits = 347746, Reservation_fails = 581272
	L1D_cache_core[9]: Access = 3148289, Miss = 1129048, Miss_rate = 0.359, Pending_hits = 347209, Reservation_fails = 591973
	L1D_cache_core[10]: Access = 3152554, Miss = 1129577, Miss_rate = 0.358, Pending_hits = 347755, Reservation_fails = 588641
	L1D_cache_core[11]: Access = 3160486, Miss = 1133455, Miss_rate = 0.359, Pending_hits = 349731, Reservation_fails = 592629
	L1D_cache_core[12]: Access = 3157995, Miss = 1129895, Miss_rate = 0.358, Pending_hits = 348990, Reservation_fails = 590527
	L1D_cache_core[13]: Access = 3156466, Miss = 1130045, Miss_rate = 0.358, Pending_hits = 347598, Reservation_fails = 594532
	L1D_cache_core[14]: Access = 3165559, Miss = 1132040, Miss_rate = 0.358, Pending_hits = 349749, Reservation_fails = 598050
	L1D_cache_core[15]: Access = 3152763, Miss = 1132527, Miss_rate = 0.359, Pending_hits = 347849, Reservation_fails = 585127
	L1D_cache_core[16]: Access = 3155197, Miss = 1129215, Miss_rate = 0.358, Pending_hits = 347974, Reservation_fails = 591612
	L1D_cache_core[17]: Access = 3158480, Miss = 1131776, Miss_rate = 0.358, Pending_hits = 347685, Reservation_fails = 590508
	L1D_cache_core[18]: Access = 3154361, Miss = 1128446, Miss_rate = 0.358, Pending_hits = 348033, Reservation_fails = 578335
	L1D_cache_core[19]: Access = 3159726, Miss = 1132095, Miss_rate = 0.358, Pending_hits = 348019, Reservation_fails = 583928
	L1D_cache_core[20]: Access = 3158786, Miss = 1131536, Miss_rate = 0.358, Pending_hits = 348361, Reservation_fails = 599661
	L1D_cache_core[21]: Access = 3156823, Miss = 1134917, Miss_rate = 0.360, Pending_hits = 349245, Reservation_fails = 589201
	L1D_cache_core[22]: Access = 3165854, Miss = 1136216, Miss_rate = 0.359, Pending_hits = 350028, Reservation_fails = 593912
	L1D_cache_core[23]: Access = 3153333, Miss = 1129690, Miss_rate = 0.358, Pending_hits = 347911, Reservation_fails = 593093
	L1D_cache_core[24]: Access = 3164145, Miss = 1132745, Miss_rate = 0.358, Pending_hits = 348693, Reservation_fails = 581841
	L1D_cache_core[25]: Access = 3153497, Miss = 1129418, Miss_rate = 0.358, Pending_hits = 347984, Reservation_fails = 589764
	L1D_cache_core[26]: Access = 3138992, Miss = 1128255, Miss_rate = 0.359, Pending_hits = 346332, Reservation_fails = 599564
	L1D_cache_core[27]: Access = 3150108, Miss = 1128691, Miss_rate = 0.358, Pending_hits = 346696, Reservation_fails = 591029
	L1D_cache_core[28]: Access = 3149595, Miss = 1129700, Miss_rate = 0.359, Pending_hits = 347781, Reservation_fails = 593692
	L1D_cache_core[29]: Access = 3161177, Miss = 1132318, Miss_rate = 0.358, Pending_hits = 349834, Reservation_fails = 589641
	L1D_total_cache_accesses = 94687236
	L1D_total_cache_misses = 33929624
	L1D_total_cache_miss_rate = 0.3583
	L1D_total_cache_pending_hits = 10446646
	L1D_total_cache_reservation_fails = 17680147
	L1D_cache_data_port_util = 0.287
	L1D_cache_fill_port_util = 0.194
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39719440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10446646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14712505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17481544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19216991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10446646
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10591526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 198603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84095582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10591654

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 15523458
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1958086
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 198603
ctas_completed 241688, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
122517, 123601, 123309, 123226, 123109, 123745, 123777, 123838, 123157, 124115, 125572, 124083, 125219, 124519, 125579, 125151, 122902, 123971, 123281, 123439, 123037, 123532, 123434, 122865, 123446, 123672, 124056, 124591, 124345, 124850, 123771, 124518, 
gpgpu_n_tot_thrd_icount = 3810864032
gpgpu_n_tot_w_icount = 119089501
gpgpu_n_stall_shd_mem = 19100498
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33929496
gpgpu_n_mem_write_global = 10591654
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 344872137
gpgpu_n_store_insn = 65098060
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 216552448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9663923
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9436575
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17616450	W0_Idle:1520395	W0_Scoreboard:561925270	W1:9208490	W2:4812119	W3:2655693	W4:2345033	W5:1783546	W6:1706222	W7:1391613	W8:1262838	W9:1068193	W10:923487	W11:771803	W12:665669	W13:567411	W14:496035	W15:447413	W16:420072	W17:377054	W18:373893	W19:380287	W20:417056	W21:464353	W22:556170	W23:662277	W24:754621	W25:863500	W26:1052531	W27:1191712	W28:1400543	W29:1731089	W30:2586979	W31:4875470	W32:70876329
single_issue_nums: WS0:29691781	WS1:29809485	WS2:29819000	WS3:29769235	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 271435968 {8:33929496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 423666160 {40:10591654,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1357179840 {40:33929496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 84733232 {8:10591654,}
maxmflatency = 3817 
max_icnt2mem_latency = 1418 
maxmrqlatency = 3430 
max_icnt2sh_latency = 177 
averagemflatency = 399 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 72 
avg_icnt2sh_latency = 5 
mrq_lat_table:6864677 	692228 	1089753 	1902301 	4012743 	5475084 	5603123 	4143754 	1626861 	194226 	5591 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11038154 	26248968 	7010808 	218836 	4384 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	36155327 	7529965 	676313 	145023 	13827 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29847264 	7440213 	4034468 	2300467 	808134 	89193 	1411 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	5511 	311 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      9728     10954      7721     11613      6211      5657      6349      6225      6503      6424      7161      7268      7387      7481      7693      7844 
dram[1]:     10954      8611      8881      8971      5881      5879      6222      6243      6762      6774      7361      7370      7528      7567      7762      7813 
dram[2]:     11166     11098     11706     11711      6198      6299      6391      6285      6537      6526      7311      7216      7468      7446      7748      7719 
dram[3]:     11147      8054     11790      8263      6279      5718      6321      6296      6790      6433      7235      7257      7463      7511      7729      7760 
dram[4]:      9807      8400      8746      8443      6203      6270      6270      5995      6568      6770      7216      7208      7455      7445      7713      7676 
dram[5]:     11105     11096      8969     11526      6245      6282      6365      6231      6769      6788      7322      7393      7536      7551      7850      7854 
dram[6]:     10083      8014      8399      9144      6237      6112      6404      6330      6791      6561      7266      7220      7494      7436      7789      7769 
dram[7]:      8443     11132      8760      8458      6278      5929      6260      6304      6528      6505      7227      7254      7480      7469      7774      7769 
dram[8]:      8127      9794     11625     11631      6289      6292      6380      6232      6808      6477      7191      7225      7428      7422      7700      7838 
dram[9]:      8601      8490      8603     11661      6260      5852      5834      6360      6825      6828      7308      7410      7524      7558      7945      7933 
dram[10]:     11126     11119      8577     11608      6310      6373      6271      6315      6478      6495      7307      7201      7468      7434      7852      7804 
dram[11]:      8880     11131      9129      8292      6351      6273      6296      6299      6769      6500      7204      7240      7449      7508      7765      7780 
average row accesses per activate:
dram[0]:  3.707002  3.744439  3.722487  3.750864  3.693595  3.849857  3.731236  3.798618  3.714356  3.844322  3.757630  3.800661  3.790739  3.848645  3.877321  3.862767 
dram[1]:  3.784940  3.741157  3.786598  3.817834  3.712575  3.751333  3.793284  3.773487  3.733125  3.838949  3.737142  3.798352  3.744415  3.765884  3.788110  3.797759 
dram[2]:  3.837317  3.794058  3.738389  3.803303  3.772865  3.838641  3.740929  3.831823  3.828033  3.800661  3.717442  3.802437  3.743021  3.793696  3.766686  3.772378 
dram[3]:  3.720198  3.717386  3.702675  3.794245  3.792972  3.862010  3.674336  3.730625  3.736547  3.844083  3.683991  3.747895  3.714575  3.743774  3.728669  3.807171 
dram[4]:  3.728367  3.761558  3.750223  3.798121  3.758498  3.767196  3.776666  3.819272  3.705988  3.829521  3.736245  3.805781  3.720706  3.829304  3.736691  3.794666 
dram[5]:  3.770736  3.740086  3.741434  3.761350  3.710311  3.797594  3.735694  3.809944  3.773545  3.800231  3.764341  3.877512  3.672507  3.760252  3.831264  3.827036 
dram[6]:  3.695640  3.695624  3.791462  3.850453  3.724523  3.808254  3.744883  3.749041  3.794216  3.790627  3.788113  3.742732  3.766733  3.772713  3.729595  3.817031 
dram[7]:  3.688726  3.717446  3.776747  3.821921  3.726487  3.802734  3.701360  3.843542  3.730536  3.799931  3.684027  3.736352  3.796734  3.822239  3.772463  3.717162 
dram[8]:  3.722099  3.797809  3.722836  3.785517  3.693825  3.859718  3.753909  3.770945  3.773382  3.870471  3.727829  3.705497  3.820876  3.817446  3.697758  3.857052 
dram[9]:  3.728491  3.794389  3.727945  3.769211  3.757653  3.756389  3.715887  3.757480  3.701515  3.714911  3.739333  3.757078  3.714074  3.752247  3.729680  3.793677 
dram[10]:  3.767039  3.742862  3.679249  3.723231  3.765961  3.775841  3.775249  3.822186  3.702931  3.799104  3.722604  3.796581  3.780976  3.777110  3.741419  3.796249 
dram[11]:  3.748872  3.769391  3.725552  3.764704  3.738676  3.792564  3.784601  3.777219  3.761463  3.773316  3.714566  3.764515  3.870249  3.878380  3.747097  3.798740 
average row locality = 31610506/8391421 = 3.767003
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    155522    155894    154660    155346    154975    154454    155511    155158    155962    154718    155029    154919    154048    154676    152978    153750 
dram[1]:    154655    155356    154458    155280    155665    155681    155099    155206    155052    154504    155047    154797    155364    155850    154495    155033 
dram[2]:    153733    154730    155142    155037    154147    154265    155039    154014    153902    154800    155023    154967    155273    155014    154626    155354 
dram[3]:    155370    155721    155381    154386    154612    154044    156098    156180    154886    154461    155669    155507    155493    155643    154745    154915 
dram[4]:    155033    155215    154640    154619    154749    155077    154838    155001    155514    154691    155131    154909    155270    154625    154787    154556 
dram[5]:    154932    155713    154592    155059    155412    154813    155144    154654    154040    154620    154832    153341    156052    155390    153729    154393 
dram[6]:    155820    156597    154430    154090    155322    155053    154924    155498    154730    155127    153944    155311    155217    155690    154958    154537 
dram[7]:    155492    156058    154420    154124    154986    154691    155408    154231    154886    155062    155483    156006    154515    154175    154609    156103 
dram[8]:    155235    154773    155250    154874    155431    154235    154529    155426    155159    154265    154801    156142    154068    154583    155504    153670 
dram[9]:    155417    155047    154348    155097    154977    155466    156046    155781    156332    156386    155310    155825    155415    156037    154874    155316 
dram[10]:    154761    155492    155954    155649    155176    155370    154861    154849    155535    154992    155512    154864    154418    155523    154927    155015 
dram[11]:    155048    155356    155206    155183    154809    155027    154965    155647    154769    155490    155140    155221    153391    153915    154947    154975 
total dram reads = 29761793
bank skew: 156597/152978 = 1.02
chip skew: 2487674/2475066 = 1.01
number of total write accesses:
dram[0]:     28320     28396     28537     28508     28672     28416     28904     28887     28804     28788     28704     28750     28718     28803     28515     28545 
dram[1]:     28373     28375     28401     28333     28580     28726     28894     29063     28774     28719     28835     28843     28876     28918     28637     28790 
dram[2]:     28163     28367     28569     28448     28621     28618     28919     28826     28594     28563     28859     28994     28918     28715     28649     28635 
dram[3]:     28453     28411     28482     28338     28507     28583     29057     29047     28744     28546     28875     28808     28735     28787     28674     28592 
dram[4]:     28342     28392     28440     28359     28589     28699     28955     28958     28755     28624     28719     28804     28719     28658     28510     28636 
dram[5]:     28330     28438     28382     28378     28750     28687     29084     28970     28590     28611     28786     28576     28748     28741     28413     28563 
dram[6]:     28510     28481     28334     28313     28761     28683     28955     28909     28628     28739     28660     28959     28731     28868     28658     28536 
dram[7]:     28446     28494     28442     28389     28718     28709     28895     28847     28809     28689     28726     28839     28730     28645     28476     28741 
dram[8]:     28468     28444     28368     28508     28752     28602     28928     29026     28642     28598     28734     28926     28651     28782     28538     28324 
dram[9]:     28417     28351     28455     28476     28741     28829     28943     28926     28980     29008     28770     28729     28913     28908     28647     28783 
dram[10]:     28445     28679     28617     28530     28764     28720     28952     29037     28861     28774     28806     28706     28771     28842     28713     28584 
dram[11]:     28410     28383     28457     28529     28675     28744     28918     28923     28653     28736     28808     28931     28668     28633     28569     28579 
total dram writes = 5504611
bank skew: 29084/28163 = 1.03
chip skew: 459876/458047 = 1.00
average mf latency per bank:
dram[0]:        501       495       497       497       500       500       507       503       511       507       506       501       499       495       497       493
dram[1]:        490       505       492       508       496       512       497       513       501       515       492       507       487       505       486       505
dram[2]:        486       491       492       494       496       501       498       498       497       502       492       496       487       491       486       489
dram[3]:        494       498       496       498       503       499       499       505       504       508       495       502       493       497      1664       495
dram[4]:        501       493       502       497       502       500       511       503       516       509       504       498       498       494       506       497
dram[5]:        486       501       488       504       493       505       493       506       498       514       492       506       488       501       483       503
dram[6]:        493       497       491       495       499       496       500       502       503       507       492       499       486       494       488       492
dram[7]:        489       498       490       494       491       498       496       502       498       506       493       499       486       496       485       499
dram[8]:        500       488       500       493       508       497       503       503       513       504       500       495       494       490       498       491
dram[9]:        494       509       494       510       495       515       503       516       512       524       495       514       492       510       490       508
dram[10]:        492       495       498       498       498       500       498       500       505       506       497       499       491       495       495       496
dram[11]:        484       496       487       496       487       494       493       503       493       506       492       496       483       495       488       488
maximum mf latency per bank:
dram[0]:       2558      2577      2831      2793      2794      2803      2915      2833      2603      2617      2185      1999      2027      2537      2458      2165
dram[1]:       2944      2861      2872      2772      2897      2877      2943      2893      2917      2896      1874      2207      2038      2060      2209      2204
dram[2]:       2537      2532      2681      2618      2665      2700      2697      3461      2691      2759      1972      1921      1953      2173      1967      3141
dram[3]:       2459      2739      2768      2798      2639      2853      2819      2740      3313      2871      1875      2197      2634      2032      2365      3190
dram[4]:       2361      2465      2745      2736      2776      3130      2751      2803      2757      2470      2037      2723      2252      2374      2114      2522
dram[5]:       2924      2605      2890      2911      2701      2746      2709      2904      2643      2771      2014      2306      2002      2065      2205      2053
dram[6]:       2671      2674      2811      2807      2828      2852      2827      2776      2451      2462      1863      2158      1738      1856      1854      2062
dram[7]:       2663      2983      2758      2721      2642      2770      2602      2778      2862      2709      1865      3817      2243      2009      2281      2184
dram[8]:       2479      2733      2822      3331      2808      2548      2773      2521      3127      2561      1770      1881      2184      2054      2057      2495
dram[9]:       2503      2817      2815      2826      2845      2845      2906      2808      2781      2743      2136      1886      1882      2154      1819      2291
dram[10]:       2803      2410      2645      2663      2523      2578      2578      2594      2654      3022      1996      2069      2095      1946      1925      2048
dram[11]:       2558      2839      2863      2902      2892      2670      2921      2934      2857      2915      2168      1871      2201      2144      2018      2232

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15077284 n_nop=10887614 n_act=696138 n_pre=696122 n_ref_event=0 n_req=2631226 n_rd=2477600 n_rd_L2_A=0 n_write=0 n_wr_bk=458267 bw_util=0.7789
n_activity=14789739 dram_eff=0.794
bk0: 155522a 8330145i bk1: 155894a 8204265i bk2: 154660a 8361264i bk3: 155346a 8249036i bk4: 154975a 8295207i bk5: 154454a 8377006i bk6: 155511a 8324765i bk7: 155158a 8269935i bk8: 155962a 8349716i bk9: 154718a 8411400i bk10: 155029a 8450042i bk11: 154919a 8384257i bk12: 154048a 8470901i bk13: 154676a 8355573i bk14: 152978a 8547726i bk15: 153750a 8417475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735434
Row_Buffer_Locality_read = 0.762878
Row_Buffer_Locality_write = 0.292835
Bank_Level_Parallism = 7.499288
Bank_Level_Parallism_Col = 5.162178
Bank_Level_Parallism_Ready = 2.207048
write_to_read_ratio_blp_rw_average = 0.291601
GrpLevelPara = 3.099690 

BW Util details:
bwutil = 0.778885 
total_CMD = 15077284 
util_bw = 11743468 
Wasted_Col = 2808239 
Wasted_Row = 131502 
Idle = 394075 

BW Util Bottlenecks: 
RCDc_limit = 3237359 
RCDWRc_limit = 388795 
WTRc_limit = 2354423 
RTWc_limit = 4128538 
CCDLc_limit = 1671474 
rwq = 0 
CCDLc_limit_alone = 1198945 
WTRc_limit_alone = 2222909 
RTWc_limit_alone = 3787523 

Commands details: 
total_CMD = 15077284 
n_nop = 10887614 
Read = 2477600 
Write = 0 
L2_Alloc = 0 
L2_WB = 458267 
n_act = 696138 
n_pre = 696122 
n_ref = 0 
n_req = 2631226 
total_req = 2935867 

Dual Bus Interface Util: 
issued_total_row = 1392260 
issued_total_col = 2935867 
Row_Bus_Util =  0.092342 
CoL_Bus_Util = 0.194721 
Either_Row_CoL_Bus_Util = 0.277880 
Issued_on_Two_Bus_Simul_Util = 0.009183 
issued_two_Eff = 0.033047 
queue_avg = 32.422649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4226
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15077284 n_nop=10878423 n_act=698720 n_pre=698704 n_ref_event=0 n_req=2635883 n_rd=2481542 n_rd_L2_A=0 n_write=0 n_wr_bk=459137 bw_util=0.7802
n_activity=14800410 dram_eff=0.7948
bk0: 154655a 8399845i bk1: 155356a 8232717i bk2: 154458a 8385032i bk3: 155280a 8307738i bk4: 155665a 8331168i bk5: 155681a 8220629i bk6: 155099a 8369785i bk7: 155206a 8229571i bk8: 155052a 8434360i bk9: 154504a 8420317i bk10: 155047a 8394372i bk11: 154797a 8367151i bk12: 155364a 8362796i bk13: 155850a 8218250i bk14: 154495a 8449925i bk15: 155033a 8294340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734921
Row_Buffer_Locality_read = 0.762603
Row_Buffer_Locality_write = 0.289852
Bank_Level_Parallism = 7.519301
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 2.202066
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.780161 
total_CMD = 15077284 
util_bw = 11762716 
Wasted_Col = 2804197 
Wasted_Row = 129491 
Idle = 380880 

BW Util Bottlenecks: 
RCDc_limit = 3227684 
RCDWRc_limit = 391332 
WTRc_limit = 2349370 
RTWc_limit = 4189889 
CCDLc_limit = 1687174 
rwq = 0 
CCDLc_limit_alone = 1209653 
WTRc_limit_alone = 2216479 
RTWc_limit_alone = 3845259 

Commands details: 
total_CMD = 15077284 
n_nop = 10878423 
Read = 2481542 
Write = 0 
L2_Alloc = 0 
L2_WB = 459137 
n_act = 698720 
n_pre = 698704 
n_ref = 0 
n_req = 2635883 
total_req = 2940679 

Dual Bus Interface Util: 
issued_total_row = 1397424 
issued_total_col = 2940679 
Row_Bus_Util =  0.092684 
CoL_Bus_Util = 0.195040 
Either_Row_CoL_Bus_Util = 0.278489 
Issued_on_Two_Bus_Simul_Util = 0.009235 
issued_two_Eff = 0.033162 
queue_avg = 32.837063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.8371
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15077284 n_nop=10892612 n_act=694362 n_pre=694346 n_ref_event=0 n_req=2628772 n_rd=2475066 n_rd_L2_A=0 n_write=0 n_wr_bk=458458 bw_util=0.7783
n_activity=14799422 dram_eff=0.7929
bk0: 153733a 8514654i bk1: 154730a 8315560i bk2: 155142a 8350484i bk3: 155037a 8281470i bk4: 154147a 8472010i bk5: 154265a 8385660i bk6: 155039a 8364299i bk7: 154014a 8342800i bk8: 153902a 8609795i bk9: 154800a 8415735i bk10: 155023a 8441489i bk11: 154967a 8364916i bk12: 155273a 8399656i bk13: 155014a 8330644i bk14: 154626a 8474077i bk15: 155354a 8301090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735862
Row_Buffer_Locality_read = 0.763356
Row_Buffer_Locality_write = 0.293144
Bank_Level_Parallism = 7.454219
Bank_Level_Parallism_Col = 5.133259
Bank_Level_Parallism_Ready = 2.189326
write_to_read_ratio_blp_rw_average = 0.292045
GrpLevelPara = 3.093176 

BW Util details:
bwutil = 0.778263 
total_CMD = 15077284 
util_bw = 11734096 
Wasted_Col = 2829191 
Wasted_Row = 131678 
Idle = 382319 

BW Util Bottlenecks: 
RCDc_limit = 3249511 
RCDWRc_limit = 392117 
WTRc_limit = 2353205 
RTWc_limit = 4167119 
CCDLc_limit = 1691869 
rwq = 0 
CCDLc_limit_alone = 1213591 
WTRc_limit_alone = 2219836 
RTWc_limit_alone = 3822210 

Commands details: 
total_CMD = 15077284 
n_nop = 10892612 
Read = 2475066 
Write = 0 
L2_Alloc = 0 
L2_WB = 458458 
n_act = 694362 
n_pre = 694346 
n_ref = 0 
n_req = 2628772 
total_req = 2933524 

Dual Bus Interface Util: 
issued_total_row = 1388708 
issued_total_col = 2933524 
Row_Bus_Util =  0.092106 
CoL_Bus_Util = 0.194566 
Either_Row_CoL_Bus_Util = 0.277548 
Issued_on_Two_Bus_Simul_Util = 0.009124 
issued_two_Eff = 0.032872 
queue_avg = 32.093796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0938
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15077284 n_nop=10869511 n_act=703423 n_pre=703407 n_ref_event=0 n_req=2637219 n_rd=2483111 n_rd_L2_A=0 n_write=0 n_wr_bk=458639 bw_util=0.7804
n_activity=14808037 dram_eff=0.7946
bk0: 155370a 8272525i bk1: 155721a 8164250i bk2: 155381a 8260303i bk3: 154386a 8295095i bk4: 154612a 8435709i bk5: 154044a 8394882i bk6: 156098a 8233026i bk7: 156180a 8123486i bk8: 154886a 8387476i bk9: 154461a 8410684i bk10: 155669a 8267084i bk11: 155507a 8270710i bk12: 155493a 8274737i bk13: 155643a 8192905i bk14: 154745a 8340965i bk15: 154915a 8287057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733272
Row_Buffer_Locality_read = 0.761192
Row_Buffer_Locality_write = 0.283412
Bank_Level_Parallism = 7.570921
Bank_Level_Parallism_Col = 5.200287
Bank_Level_Parallism_Ready = 2.207484
write_to_read_ratio_blp_rw_average = 0.295452
GrpLevelPara = 3.116092 

BW Util details:
bwutil = 0.780446 
total_CMD = 15077284 
util_bw = 11767000 
Wasted_Col = 2808777 
Wasted_Row = 127559 
Idle = 373948 

BW Util Bottlenecks: 
RCDc_limit = 3245173 
RCDWRc_limit = 397160 
WTRc_limit = 2359127 
RTWc_limit = 4283652 
CCDLc_limit = 1686789 
rwq = 0 
CCDLc_limit_alone = 1204980 
WTRc_limit_alone = 2228253 
RTWc_limit_alone = 3932717 

Commands details: 
total_CMD = 15077284 
n_nop = 10869511 
Read = 2483111 
Write = 0 
L2_Alloc = 0 
L2_WB = 458639 
n_act = 703423 
n_pre = 703407 
n_ref = 0 
n_req = 2637219 
total_req = 2941750 

Dual Bus Interface Util: 
issued_total_row = 1406830 
issued_total_col = 2941750 
Row_Bus_Util =  0.093308 
CoL_Bus_Util = 0.195111 
Either_Row_CoL_Bus_Util = 0.279080 
Issued_on_Two_Bus_Simul_Util = 0.009339 
issued_two_Eff = 0.033464 
queue_avg = 32.983593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.9836
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15077284 n_nop=10882580 n_act=698315 n_pre=698299 n_ref_event=0 n_req=2632285 n_rd=2478655 n_rd_L2_A=0 n_write=0 n_wr_bk=458159 bw_util=0.7791
n_activity=14792376 dram_eff=0.7941
bk0: 155033a 8345016i bk1: 155215a 8293260i bk2: 154640a 8364766i bk3: 154619a 8294493i bk4: 154749a 8404027i bk5: 155077a 8276935i bk6: 154838a 8398896i bk7: 155001a 8331638i bk8: 155514a 8359073i bk9: 154691a 8406517i bk10: 155131a 8411998i bk11: 154909a 8377368i bk12: 155270a 8349694i bk13: 154625a 8345593i bk14: 154787a 8385841i bk15: 154556a 8278873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734713
Row_Buffer_Locality_read = 0.762096
Row_Buffer_Locality_write = 0.292912
Bank_Level_Parallism = 7.507565
Bank_Level_Parallism_Col = 5.153627
Bank_Level_Parallism_Ready = 2.187725
write_to_read_ratio_blp_rw_average = 0.293423
GrpLevelPara = 3.101665 

BW Util details:
bwutil = 0.779136 
total_CMD = 15077284 
util_bw = 11747256 
Wasted_Col = 2814054 
Wasted_Row = 129005 
Idle = 386969 

BW Util Bottlenecks: 
RCDc_limit = 3249209 
RCDWRc_limit = 390510 
WTRc_limit = 2360361 
RTWc_limit = 4192295 
CCDLc_limit = 1691535 
rwq = 0 
CCDLc_limit_alone = 1214204 
WTRc_limit_alone = 2227708 
RTWc_limit_alone = 3847617 

Commands details: 
total_CMD = 15077284 
n_nop = 10882580 
Read = 2478655 
Write = 0 
L2_Alloc = 0 
L2_WB = 458159 
n_act = 698315 
n_pre = 698299 
n_ref = 0 
n_req = 2632285 
total_req = 2936814 

Dual Bus Interface Util: 
issued_total_row = 1396614 
issued_total_col = 2936814 
Row_Bus_Util =  0.092630 
CoL_Bus_Util = 0.194784 
Either_Row_CoL_Bus_Util = 0.278214 
Issued_on_Two_Bus_Simul_Util = 0.009201 
issued_two_Eff = 0.033071 
queue_avg = 32.469749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4697
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15077284 n_nop=10886688 n_act=697255 n_pre=697239 n_ref_event=0 n_req=2630413 n_rd=2476716 n_rd_L2_A=0 n_write=0 n_wr_bk=458047 bw_util=0.7786
n_activity=14798191 dram_eff=0.7933
bk0: 154932a 8384598i bk1: 155713a 8232186i bk2: 154592a 8352346i bk3: 155059a 8273006i bk4: 155412a 8315573i bk5: 154813a 8376635i bk6: 155144a 8347674i bk7: 154654a 8319180i bk8: 154040a 8511983i bk9: 154620a 8421701i bk10: 154832a 8462460i bk11: 153341a 8530355i bk12: 156052a 8268406i bk13: 155390a 8274829i bk14: 153729a 8557995i bk15: 154393a 8372234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734927
Row_Buffer_Locality_read = 0.762527
Row_Buffer_Locality_write = 0.290181
Bank_Level_Parallism = 7.481883
Bank_Level_Parallism_Col = 5.141660
Bank_Level_Parallism_Ready = 2.198817
write_to_read_ratio_blp_rw_average = 0.291329
GrpLevelPara = 3.100313 

BW Util details:
bwutil = 0.778592 
total_CMD = 15077284 
util_bw = 11739052 
Wasted_Col = 2820381 
Wasted_Row = 132360 
Idle = 385491 

BW Util Bottlenecks: 
RCDc_limit = 3249194 
RCDWRc_limit = 393487 
WTRc_limit = 2355338 
RTWc_limit = 4140218 
CCDLc_limit = 1671613 
rwq = 0 
CCDLc_limit_alone = 1202237 
WTRc_limit_alone = 2223994 
RTWc_limit_alone = 3802186 

Commands details: 
total_CMD = 15077284 
n_nop = 10886688 
Read = 2476716 
Write = 0 
L2_Alloc = 0 
L2_WB = 458047 
n_act = 697255 
n_pre = 697239 
n_ref = 0 
n_req = 2630413 
total_req = 2934763 

Dual Bus Interface Util: 
issued_total_row = 1394494 
issued_total_col = 2934763 
Row_Bus_Util =  0.092490 
CoL_Bus_Util = 0.194648 
Either_Row_CoL_Bus_Util = 0.277941 
Issued_on_Two_Bus_Simul_Util = 0.009197 
issued_two_Eff = 0.033089 
queue_avg = 32.012611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0126
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15077284 n_nop=10876656 n_act=699798 n_pre=699782 n_ref_event=0 n_req=2635244 n_rd=2481248 n_rd_L2_A=0 n_write=0 n_wr_bk=458725 bw_util=0.78
n_activity=14802523 dram_eff=0.7945
bk0: 155820a 8250673i bk1: 156597a 8089188i bk2: 154430a 8365666i bk3: 154090a 8367927i bk4: 155322a 8301501i bk5: 155053a 8324010i bk6: 154924a 8344178i bk7: 155498a 8205341i bk8: 154730a 8510552i bk9: 155127a 8332499i bk10: 153944a 8503928i bk11: 155311a 8262119i bk12: 155217a 8416621i bk13: 155690a 8252949i bk14: 154958a 8369160i bk15: 154537a 8332018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734448
Row_Buffer_Locality_read = 0.762033
Row_Buffer_Locality_write = 0.289982
Bank_Level_Parallism = 7.529408
Bank_Level_Parallism_Col = 5.180757
Bank_Level_Parallism_Ready = 2.206727
write_to_read_ratio_blp_rw_average = 0.293046
GrpLevelPara = 3.106813 

BW Util details:
bwutil = 0.779974 
total_CMD = 15077284 
util_bw = 11759892 
Wasted_Col = 2810230 
Wasted_Row = 129540 
Idle = 377622 

BW Util Bottlenecks: 
RCDc_limit = 3231009 
RCDWRc_limit = 394361 
WTRc_limit = 2360199 
RTWc_limit = 4207729 
CCDLc_limit = 1698744 
rwq = 0 
CCDLc_limit_alone = 1218182 
WTRc_limit_alone = 2225620 
RTWc_limit_alone = 3861746 

Commands details: 
total_CMD = 15077284 
n_nop = 10876656 
Read = 2481248 
Write = 0 
L2_Alloc = 0 
L2_WB = 458725 
n_act = 699798 
n_pre = 699782 
n_ref = 0 
n_req = 2635244 
total_req = 2939973 

Dual Bus Interface Util: 
issued_total_row = 1399580 
issued_total_col = 2939973 
Row_Bus_Util =  0.092827 
CoL_Bus_Util = 0.194994 
Either_Row_CoL_Bus_Util = 0.278606 
Issued_on_Two_Bus_Simul_Util = 0.009214 
issued_two_Eff = 0.033072 
queue_avg = 32.826714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.8267
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15077284 n_nop=10876563 n_act=701097 n_pre=701081 n_ref_event=0 n_req=2634577 n_rd=2480249 n_rd_L2_A=0 n_write=0 n_wr_bk=458595 bw_util=0.7797
n_activity=14800217 dram_eff=0.7943
bk0: 155492a 8226130i bk1: 156058a 8098257i bk2: 154420a 8351940i bk3: 154124a 8360278i bk4: 154986a 8285620i bk5: 154691a 8284243i bk6: 155408a 8277773i bk7: 154231a 8337589i bk8: 154886a 8382236i bk9: 155062a 8357407i bk10: 155483a 8347613i bk11: 156006a 8252114i bk12: 154515a 8449653i bk13: 154175a 8316246i bk14: 154609a 8434504i bk15: 156103a 8136899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733888
Row_Buffer_Locality_read = 0.761453
Row_Buffer_Locality_write = 0.290874
Bank_Level_Parallism = 7.555407
Bank_Level_Parallism_Col = 5.186985
Bank_Level_Parallism_Ready = 2.205706
write_to_read_ratio_blp_rw_average = 0.293578
GrpLevelPara = 3.108280 

BW Util details:
bwutil = 0.779675 
total_CMD = 15077284 
util_bw = 11755376 
Wasted_Col = 2812051 
Wasted_Row = 127410 
Idle = 382447 

BW Util Bottlenecks: 
RCDc_limit = 3251793 
RCDWRc_limit = 392906 
WTRc_limit = 2357609 
RTWc_limit = 4229102 
CCDLc_limit = 1688994 
rwq = 0 
CCDLc_limit_alone = 1210509 
WTRc_limit_alone = 2224927 
RTWc_limit_alone = 3883299 

Commands details: 
total_CMD = 15077284 
n_nop = 10876563 
Read = 2480249 
Write = 0 
L2_Alloc = 0 
L2_WB = 458595 
n_act = 701097 
n_pre = 701081 
n_ref = 0 
n_req = 2634577 
total_req = 2938844 

Dual Bus Interface Util: 
issued_total_row = 1402178 
issued_total_col = 2938844 
Row_Bus_Util =  0.092999 
CoL_Bus_Util = 0.194919 
Either_Row_CoL_Bus_Util = 0.278613 
Issued_on_Two_Bus_Simul_Util = 0.009305 
issued_two_Eff = 0.033399 
queue_avg = 32.674088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6741
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15077284 n_nop=10885531 n_act=697576 n_pre=697560 n_ref_event=0 n_req=2631582 n_rd=2477945 n_rd_L2_A=0 n_write=0 n_wr_bk=458291 bw_util=0.779
n_activity=14796078 dram_eff=0.7938
bk0: 155235a 8281247i bk1: 154773a 8318025i bk2: 155250a 8298627i bk3: 154874a 8269197i bk4: 155431a 8273032i bk5: 154235a 8371391i bk6: 154529a 8382592i bk7: 155426a 8241855i bk8: 155159a 8459119i bk9: 154265a 8473937i bk10: 154801a 8420650i bk11: 156142a 8256038i bk12: 154068a 8503834i bk13: 154583a 8390952i bk14: 155504a 8314333i bk15: 153670a 8461237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734923
Row_Buffer_Locality_read = 0.762437
Row_Buffer_Locality_write = 0.291154
Bank_Level_Parallism = 7.498627
Bank_Level_Parallism_Col = 5.156479
Bank_Level_Parallism_Ready = 2.199396
write_to_read_ratio_blp_rw_average = 0.292848
GrpLevelPara = 3.100664 

BW Util details:
bwutil = 0.778983 
total_CMD = 15077284 
util_bw = 11744944 
Wasted_Col = 2821204 
Wasted_Row = 127782 
Idle = 383354 

BW Util Bottlenecks: 
RCDc_limit = 3250919 
RCDWRc_limit = 392312 
WTRc_limit = 2357854 
RTWc_limit = 4182970 
CCDLc_limit = 1685172 
rwq = 0 
CCDLc_limit_alone = 1211931 
WTRc_limit_alone = 2226460 
RTWc_limit_alone = 3841123 

Commands details: 
total_CMD = 15077284 
n_nop = 10885531 
Read = 2477945 
Write = 0 
L2_Alloc = 0 
L2_WB = 458291 
n_act = 697576 
n_pre = 697560 
n_ref = 0 
n_req = 2631582 
total_req = 2936236 

Dual Bus Interface Util: 
issued_total_row = 1395136 
issued_total_col = 2936236 
Row_Bus_Util =  0.092532 
CoL_Bus_Util = 0.194746 
Either_Row_CoL_Bus_Util = 0.278018 
Issued_on_Two_Bus_Simul_Util = 0.009260 
issued_two_Eff = 0.033308 
queue_avg = 32.120960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.121
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15077284 n_nop=10860293 n_act=705791 n_pre=705775 n_ref_event=0 n_req=2642568 n_rd=2487674 n_rd_L2_A=0 n_write=0 n_wr_bk=459876 bw_util=0.782
n_activity=14800746 dram_eff=0.7966
bk0: 155417a 8216427i bk1: 155047a 8228027i bk2: 154348a 8308599i bk3: 155097a 8210118i bk4: 154977a 8323228i bk5: 155466a 8170497i bk6: 156046a 8233733i bk7: 155781a 8165978i bk8: 156332a 8201896i bk9: 156386a 8153380i bk10: 155310a 8374154i bk11: 155825a 8260915i bk12: 155415a 8272894i bk13: 156037a 8188602i bk14: 154874a 8308180i bk15: 155316a 8187447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732916
Row_Buffer_Locality_read = 0.760618
Row_Buffer_Locality_write = 0.288016
Bank_Level_Parallism = 7.628567
Bank_Level_Parallism_Col = 5.229395
Bank_Level_Parallism_Ready = 2.222024
write_to_read_ratio_blp_rw_average = 0.294101
GrpLevelPara = 3.120111 

BW Util details:
bwutil = 0.781984 
total_CMD = 15077284 
util_bw = 11790200 
Wasted_Col = 2785496 
Wasted_Row = 123449 
Idle = 378139 

BW Util Bottlenecks: 
RCDc_limit = 3235422 
RCDWRc_limit = 390805 
WTRc_limit = 2356558 
RTWc_limit = 4254386 
CCDLc_limit = 1683995 
rwq = 0 
CCDLc_limit_alone = 1199384 
WTRc_limit_alone = 2223592 
RTWc_limit_alone = 3902741 

Commands details: 
total_CMD = 15077284 
n_nop = 10860293 
Read = 2487674 
Write = 0 
L2_Alloc = 0 
L2_WB = 459876 
n_act = 705791 
n_pre = 705775 
n_ref = 0 
n_req = 2642568 
total_req = 2947550 

Dual Bus Interface Util: 
issued_total_row = 1411566 
issued_total_col = 2947550 
Row_Bus_Util =  0.093622 
CoL_Bus_Util = 0.195496 
Either_Row_CoL_Bus_Util = 0.279692 
Issued_on_Two_Bus_Simul_Util = 0.009426 
issued_two_Eff = 0.033703 
queue_avg = 33.539227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.5392
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15077284 n_nop=10872122 n_act=701487 n_pre=701471 n_ref_event=0 n_req=2637642 n_rd=2482898 n_rd_L2_A=0 n_write=0 n_wr_bk=459801 bw_util=0.7807
n_activity=14801320 dram_eff=0.7953
bk0: 154761a 8347851i bk1: 155492a 8189159i bk2: 155954a 8202188i bk3: 155649a 8181799i bk4: 155176a 8373574i bk5: 155370a 8218652i bk6: 154861a 8385784i bk7: 154849a 8260887i bk8: 155535a 8305450i bk9: 154992a 8344107i bk10: 155512a 8349471i bk11: 154864a 8326857i bk12: 154418a 8413897i bk13: 155523a 8250072i bk14: 154927a 8317849i bk15: 155015a 8273268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734049
Row_Buffer_Locality_read = 0.761611
Row_Buffer_Locality_write = 0.291811
Bank_Level_Parallism = 7.563068
Bank_Level_Parallism_Col = 5.181130
Bank_Level_Parallism_Ready = 2.201779
write_to_read_ratio_blp_rw_average = 0.294070
GrpLevelPara = 3.108329 

BW Util details:
bwutil = 0.780697 
total_CMD = 15077284 
util_bw = 11770796 
Wasted_Col = 2802255 
Wasted_Row = 126269 
Idle = 377964 

BW Util Bottlenecks: 
RCDc_limit = 3228735 
RCDWRc_limit = 392857 
WTRc_limit = 2344722 
RTWc_limit = 4222286 
CCDLc_limit = 1706081 
rwq = 0 
CCDLc_limit_alone = 1223746 
WTRc_limit_alone = 2211775 
RTWc_limit_alone = 3872898 

Commands details: 
total_CMD = 15077284 
n_nop = 10872122 
Read = 2482898 
Write = 0 
L2_Alloc = 0 
L2_WB = 459801 
n_act = 701487 
n_pre = 701471 
n_ref = 0 
n_req = 2637642 
total_req = 2942699 

Dual Bus Interface Util: 
issued_total_row = 1402958 
issued_total_col = 2942699 
Row_Bus_Util =  0.093051 
CoL_Bus_Util = 0.195174 
Either_Row_CoL_Bus_Util = 0.278907 
Issued_on_Two_Bus_Simul_Util = 0.009318 
issued_two_Eff = 0.033410 
queue_avg = 33.064621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.0646
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15077284 n_nop=10883242 n_act=697508 n_pre=697492 n_ref_event=0 n_req=2633095 n_rd=2479089 n_rd_L2_A=0 n_write=0 n_wr_bk=458616 bw_util=0.7794
n_activity=14802128 dram_eff=0.7939
bk0: 155048a 8366716i bk1: 155356a 8233633i bk2: 155206a 8315596i bk3: 155183a 8242225i bk4: 154809a 8399622i bk5: 155027a 8256795i bk6: 154965a 8407086i bk7: 155647a 8247247i bk8: 154769a 8495530i bk9: 155490a 8342033i bk10: 155140a 8344555i bk11: 155221a 8303495i bk12: 153391a 8573677i bk13: 153915a 8383891i bk14: 154947a 8371833i bk15: 154975a 8318330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735101
Row_Buffer_Locality_read = 0.762487
Row_Buffer_Locality_write = 0.294255
Bank_Level_Parallism = 7.506852
Bank_Level_Parallism_Col = 5.162779
Bank_Level_Parallism_Ready = 2.201052
write_to_read_ratio_blp_rw_average = 0.292196
GrpLevelPara = 3.105459 

BW Util details:
bwutil = 0.779372 
total_CMD = 15077284 
util_bw = 11750820 
Wasted_Col = 2815480 
Wasted_Row = 129386 
Idle = 381598 

BW Util Bottlenecks: 
RCDc_limit = 3238122 
RCDWRc_limit = 393377 
WTRc_limit = 2352445 
RTWc_limit = 4216318 
CCDLc_limit = 1690215 
rwq = 0 
CCDLc_limit_alone = 1212372 
WTRc_limit_alone = 2219695 
RTWc_limit_alone = 3871225 

Commands details: 
total_CMD = 15077284 
n_nop = 10883242 
Read = 2479089 
Write = 0 
L2_Alloc = 0 
L2_WB = 458616 
n_act = 697508 
n_pre = 697492 
n_ref = 0 
n_req = 2633095 
total_req = 2937705 

Dual Bus Interface Util: 
issued_total_row = 1395000 
issued_total_col = 2937705 
Row_Bus_Util =  0.092523 
CoL_Bus_Util = 0.194843 
Either_Row_CoL_Bus_Util = 0.278170 
Issued_on_Two_Bus_Simul_Util = 0.009197 
issued_two_Eff = 0.033062 
queue_avg = 32.462826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4628

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1840113, Miss = 1238686, Miss_rate = 0.673, Pending_hits = 48174, Reservation_fails = 3788
L2_cache_bank[1]: Access = 1800885, Miss = 1238916, Miss_rate = 0.688, Pending_hits = 10730, Reservation_fails = 3293
L2_cache_bank[2]: Access = 1810020, Miss = 1239841, Miss_rate = 0.685, Pending_hits = 10583, Reservation_fails = 3605
L2_cache_bank[3]: Access = 1860225, Miss = 1241712, Miss_rate = 0.668, Pending_hits = 10584, Reservation_fails = 2252
L2_cache_bank[4]: Access = 1823562, Miss = 1236888, Miss_rate = 0.678, Pending_hits = 10630, Reservation_fails = 2695
L2_cache_bank[5]: Access = 1803095, Miss = 1238184, Miss_rate = 0.687, Pending_hits = 10314, Reservation_fails = 2690
L2_cache_bank[6]: Access = 2662615, Miss = 1242279, Miss_rate = 0.467, Pending_hits = 10888, Reservation_fails = 4088
L2_cache_bank[7]: Access = 1800431, Miss = 1240861, Miss_rate = 0.689, Pending_hits = 11013, Reservation_fails = 3487
L2_cache_bank[8]: Access = 1850531, Miss = 1239964, Miss_rate = 0.670, Pending_hits = 48707, Reservation_fails = 3770
L2_cache_bank[9]: Access = 1799167, Miss = 1238697, Miss_rate = 0.688, Pending_hits = 10644, Reservation_fails = 3620
L2_cache_bank[10]: Access = 1803516, Miss = 1238736, Miss_rate = 0.687, Pending_hits = 10722, Reservation_fails = 3135
L2_cache_bank[11]: Access = 1857030, Miss = 1237987, Miss_rate = 0.667, Pending_hits = 10852, Reservation_fails = 2172
L2_cache_bank[12]: Access = 1831084, Miss = 1239347, Miss_rate = 0.677, Pending_hits = 10360, Reservation_fails = 3791
L2_cache_bank[13]: Access = 1810869, Miss = 1241907, Miss_rate = 0.686, Pending_hits = 10738, Reservation_fails = 3807
L2_cache_bank[14]: Access = 1799890, Miss = 1239803, Miss_rate = 0.689, Pending_hits = 10602, Reservation_fails = 4467
L2_cache_bank[15]: Access = 1799907, Miss = 1240453, Miss_rate = 0.689, Pending_hits = 11121, Reservation_fails = 3014
L2_cache_bank[16]: Access = 1847816, Miss = 1239978, Miss_rate = 0.671, Pending_hits = 48945, Reservation_fails = 2252
L2_cache_bank[17]: Access = 1795778, Miss = 1237971, Miss_rate = 0.689, Pending_hits = 10806, Reservation_fails = 2853
L2_cache_bank[18]: Access = 1813910, Miss = 1242725, Miss_rate = 0.685, Pending_hits = 11113, Reservation_fails = 2676
L2_cache_bank[19]: Access = 1871235, Miss = 1244959, Miss_rate = 0.665, Pending_hits = 11068, Reservation_fails = 2892
L2_cache_bank[20]: Access = 1835727, Miss = 1241148, Miss_rate = 0.676, Pending_hits = 10517, Reservation_fails = 1799
L2_cache_bank[21]: Access = 1806529, Miss = 1241761, Miss_rate = 0.687, Pending_hits = 10678, Reservation_fails = 4291
L2_cache_bank[22]: Access = 1796698, Miss = 1238281, Miss_rate = 0.689, Pending_hits = 10399, Reservation_fails = 3421
L2_cache_bank[23]: Access = 1800517, Miss = 1240820, Miss_rate = 0.689, Pending_hits = 10086, Reservation_fails = 1956
L2_total_cache_accesses = 44521150
L2_total_cache_misses = 29761904
L2_total_cache_miss_rate = 0.6685
L2_total_cache_pending_hits = 370274
L2_total_cache_reservation_fails = 75814
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3797432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 370271
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10587441
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 75814
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19174352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 370271
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10591540
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 81
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 33929496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10591654
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 73491
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.211

icnt_total_pkts_mem_to_simt=44521150
icnt_total_pkts_simt_to_mem=44521150
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 44521150
Req_Network_cycles = 5879307
Req_Network_injected_packets_per_cycle =       7.5725 
Req_Network_conflicts_per_cycle =       2.6500
Req_Network_conflicts_per_cycle_util =       2.6743
Req_Bank_Level_Parallism =       7.6420
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.9172
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3707

Reply_Network_injected_packets_num = 44521150
Reply_Network_cycles = 5879307
Reply_Network_injected_packets_per_cycle =        7.5725
Reply_Network_conflicts_per_cycle =        4.8183
Reply_Network_conflicts_per_cycle_util =       4.8604
Reply_Bank_Level_Parallism =       7.6387
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0522
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2524
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 17 hrs, 16 min, 8 sec (62168 sec)
gpgpu_simulation_rate = 42760 (inst/sec)
gpgpu_simulation_rate = 94 (cycle/sec)
gpgpu_silicon_slowdown = 14521276x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddf21031c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210300..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf2102f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8875cc56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 9: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 9 
gpu_sim_cycle = 955701
gpu_sim_insn = 440818068
gpu_ipc =     461.2510
gpu_tot_sim_cycle = 6835008
gpu_tot_sim_insn = 3099143390
gpu_tot_ipc =     453.4221
gpu_tot_issued_cta = 271899
gpu_occupancy = 74.2506% 
gpu_tot_occupancy = 75.9441% 
max_total_param_size = 0
gpu_stall_dramfull = 298258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.1354
partiton_level_parallism_total  =       7.5114
partiton_level_parallism_util =       7.2100
partiton_level_parallism_util_total  =       7.5828
L2_BW  =     311.6764 GB/Sec
L2_BW_total  =     328.0981 GB/Sec
gpu_total_sim_rate=42929

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3677411, Miss = 1354350, Miss_rate = 0.368, Pending_hits = 426711, Reservation_fails = 722350
	L1D_cache_core[1]: Access = 3690941, Miss = 1359735, Miss_rate = 0.368, Pending_hits = 427997, Reservation_fails = 728177
	L1D_cache_core[2]: Access = 3686827, Miss = 1356144, Miss_rate = 0.368, Pending_hits = 427103, Reservation_fails = 720765
	L1D_cache_core[3]: Access = 3691271, Miss = 1358572, Miss_rate = 0.368, Pending_hits = 429062, Reservation_fails = 726064
	L1D_cache_core[4]: Access = 3683868, Miss = 1356135, Miss_rate = 0.368, Pending_hits = 426925, Reservation_fails = 722641
	L1D_cache_core[5]: Access = 3693866, Miss = 1360792, Miss_rate = 0.368, Pending_hits = 427967, Reservation_fails = 712159
	L1D_cache_core[6]: Access = 3681358, Miss = 1356810, Miss_rate = 0.369, Pending_hits = 427528, Reservation_fails = 710288
	L1D_cache_core[7]: Access = 3689183, Miss = 1359929, Miss_rate = 0.369, Pending_hits = 428302, Reservation_fails = 713687
	L1D_cache_core[8]: Access = 3680586, Miss = 1357748, Miss_rate = 0.369, Pending_hits = 427112, Reservation_fails = 710865
	L1D_cache_core[9]: Access = 3680089, Miss = 1356855, Miss_rate = 0.369, Pending_hits = 426931, Reservation_fails = 725826
	L1D_cache_core[10]: Access = 3682326, Miss = 1356721, Miss_rate = 0.368, Pending_hits = 427433, Reservation_fails = 713921
	L1D_cache_core[11]: Access = 3688514, Miss = 1360024, Miss_rate = 0.369, Pending_hits = 429046, Reservation_fails = 721317
	L1D_cache_core[12]: Access = 3690708, Miss = 1357218, Miss_rate = 0.368, Pending_hits = 429088, Reservation_fails = 719422
	L1D_cache_core[13]: Access = 3690357, Miss = 1358870, Miss_rate = 0.368, Pending_hits = 427749, Reservation_fails = 729473
	L1D_cache_core[14]: Access = 3696283, Miss = 1359214, Miss_rate = 0.368, Pending_hits = 429395, Reservation_fails = 727317
	L1D_cache_core[15]: Access = 3684687, Miss = 1361024, Miss_rate = 0.369, Pending_hits = 427663, Reservation_fails = 716784
	L1D_cache_core[16]: Access = 3684356, Miss = 1355288, Miss_rate = 0.368, Pending_hits = 427681, Reservation_fails = 721912
	L1D_cache_core[17]: Access = 3687608, Miss = 1358930, Miss_rate = 0.369, Pending_hits = 427386, Reservation_fails = 721247
	L1D_cache_core[18]: Access = 3684506, Miss = 1356289, Miss_rate = 0.368, Pending_hits = 427514, Reservation_fails = 708987
	L1D_cache_core[19]: Access = 3691407, Miss = 1360707, Miss_rate = 0.369, Pending_hits = 427638, Reservation_fails = 710643
	L1D_cache_core[20]: Access = 3693659, Miss = 1360045, Miss_rate = 0.368, Pending_hits = 428763, Reservation_fails = 731426
	L1D_cache_core[21]: Access = 3687409, Miss = 1362635, Miss_rate = 0.370, Pending_hits = 428759, Reservation_fails = 713020
	L1D_cache_core[22]: Access = 3695169, Miss = 1363007, Miss_rate = 0.369, Pending_hits = 429324, Reservation_fails = 724096
	L1D_cache_core[23]: Access = 3685243, Miss = 1357844, Miss_rate = 0.368, Pending_hits = 427936, Reservation_fails = 726556
	L1D_cache_core[24]: Access = 3689071, Miss = 1358043, Miss_rate = 0.368, Pending_hits = 427514, Reservation_fails = 709525
	L1D_cache_core[25]: Access = 3687403, Miss = 1358300, Miss_rate = 0.368, Pending_hits = 428439, Reservation_fails = 720135
	L1D_cache_core[26]: Access = 3668498, Miss = 1355975, Miss_rate = 0.370, Pending_hits = 425830, Reservation_fails = 725916
	L1D_cache_core[27]: Access = 3680788, Miss = 1355935, Miss_rate = 0.368, Pending_hits = 426083, Reservation_fails = 724118
	L1D_cache_core[28]: Access = 3678469, Miss = 1356936, Miss_rate = 0.369, Pending_hits = 427243, Reservation_fails = 726058
	L1D_cache_core[29]: Access = 3689064, Miss = 1358865, Miss_rate = 0.368, Pending_hits = 429508, Reservation_fails = 720068
	L1D_total_cache_accesses = 110590925
	L1D_total_cache_misses = 40748940
	L1D_total_cache_miss_rate = 0.3685
	L1D_total_cache_pending_hits = 12835630
	L1D_total_cache_reservation_fails = 21604763
	L1D_cache_data_port_util = 0.280
	L1D_cache_fill_port_util = 0.200
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46414790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12835630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17541974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21406160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23206822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12835630
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10591565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 198603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 99999216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10591709

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18773725
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2632435
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 198603
ctas_completed 271899, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
141573, 142971, 142556, 142289, 142084, 142818, 143168, 143433, 142633, 143300, 145330, 143234, 144816, 143928, 144998, 144754, 141980, 143212, 142397, 142559, 142349, 142937, 142818, 141938, 143053, 143421, 143646, 144227, 143922, 144006, 143507, 144234, 
gpgpu_n_tot_thrd_icount = 4410339488
gpgpu_n_tot_w_icount = 137823109
gpgpu_n_stall_shd_mem = 22863628
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 40748796
gpgpu_n_mem_write_global = 10591709
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 400704919
gpgpu_n_store_insn = 65098186
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 255222528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11318110
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11545518
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21557183	W0_Idle:1651532	W0_Scoreboard:653073256	W1:10673160	W2:5450282	W3:3047935	W4:2638528	W5:2037665	W6:1929654	W7:1586189	W8:1430131	W9:1210532	W10:1037741	W11:863060	W12:737293	W13:622747	W14:537524	W15:479458	W16:445422	W17:398960	W18:396176	W19:404316	W20:448844	W21:507287	W22:614812	W23:740783	W24:857201	W25:991768	W26:1205148	W27:1370431	W28:1610290	W29:2007730	W30:3018906	W31:5851708	W32:82671428
single_issue_nums: WS0:34374152	WS1:34490620	WS2:34506151	WS3:34452186	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 325990368 {8:40748796,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 423668360 {40:10591709,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1629951840 {40:40748796,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 84733672 {8:10591709,}
maxmflatency = 3817 
max_icnt2mem_latency = 1829 
maxmrqlatency = 3430 
max_icnt2sh_latency = 177 
averagemflatency = 405 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 70 
avg_icnt2sh_latency = 5 
mrq_lat_table:8203585 	830496 	1319689 	2311062 	4890189 	6686369 	6771133 	4844307 	1805939 	207438 	5787 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11468700 	31489470 	8103673 	267935 	10727 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	41595968 	8857066 	712811 	155465 	17555 	1640 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	34170325 	8536405 	4736741 	2775553 	1007314 	112695 	1472 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	6374 	384 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      9728     10954      7721     11613      6211      5657      6349      6225      6503      6424      7161      7268      7387      7481      7693      7844 
dram[1]:     10954      8611      8881      8971      5881      5879      6222      6243      6762      6774      7361      7370      7528      7567      7762      7813 
dram[2]:     11166     11098     11706     11711      6198      6299      6391      6285      6537      6526      7311      7216      7468      7446      7748      7719 
dram[3]:     11147      8054     11790      8263      6279      5718      6321      6296      6790      6433      7235      7257      7463      7511      7729      7760 
dram[4]:      9807      8400      8746      8443      6203      6270      6270      5995      6568      6770      7216      7208      7455      7445      7713      7676 
dram[5]:     11105     11096      8969     11526      6245      6282      6365      6231      6769      6788      7322      7393      7536      7551      7850      7854 
dram[6]:     10083      8014      8399      9144      6237      6112      6404      6330      6791      6561      7266      7220      7494      7436      7789      7769 
dram[7]:      8443     11132      8760      8458      6278      5929      6260      6304      6528      6505      7227      7254      7480      7469      7774      7769 
dram[8]:      8127      9794     11625     11631      6289      6292      6380      6232      6808      6477      7191      7225      7428      7422      7700      7838 
dram[9]:      8601      8490      8603     11661      6260      5852      5834      6360      6825      6828      7308      7410      7524      7558      7945      7933 
dram[10]:     11126     11119      8577     11608      6310      6373      6271      6315      6478      6495      7307      7201      7468      7434      7852      7804 
dram[11]:      8880     11131      9129      8292      6351      6273      6296      6299      6769      6500      7204      7240      7449      7508      7765      7780 
average row accesses per activate:
dram[0]:  3.761425  3.798667  3.770952  3.802919  3.752288  3.914712  3.781493  3.855169  3.771416  3.905472  3.811506  3.858130  3.847433  3.908064  3.938954  3.922895 
dram[1]:  3.843279  3.803982  3.840154  3.878686  3.766999  3.815978  3.843583  3.832826  3.784629  3.896183  3.789954  3.858345  3.796170  3.822996  3.841311  3.859286 
dram[2]:  3.896851  3.857417  3.795528  3.862663  3.828263  3.906536  3.791823  3.889872  3.882938  3.853844  3.770607  3.862272  3.792459  3.848714  3.816121  3.831595 
dram[3]:  3.775865  3.773967  3.758234  3.855497  3.854636  3.921812  3.725515  3.785907  3.791676  3.910190  3.735038  3.810506  3.765446  3.800702  3.780145  3.868187 
dram[4]:  3.781965  3.821775  3.804106  3.857501  3.816911  3.828501  3.828530  3.877749  3.760195  3.894859  3.789206  3.860951  3.768873  3.889787  3.786095  3.856765 
dram[5]:  3.830120  3.801835  3.798988  3.818743  3.760611  3.855486  3.785143  3.865857  3.828624  3.860796  3.818244  3.944482  3.718611  3.817343  3.882885  3.882180 
dram[6]:  3.750369  3.760227  3.845515  3.913767  3.781516  3.871022  3.796693  3.807806  3.849890  3.854607  3.835404  3.797467  3.818105  3.832576  3.784472  3.875128 
dram[7]:  3.748574  3.781369  3.837110  3.884369  3.776532  3.863872  3.751536  3.898346  3.783104  3.864158  3.739528  3.789751  3.847653  3.882167  3.826419  3.767825 
dram[8]:  3.778883  3.855351  3.782247  3.846214  3.749701  3.926094  3.802714  3.827046  3.827216  3.938360  3.779750  3.756301  3.874911  3.876128  3.750792  3.915932 
dram[9]:  3.785973  3.857269  3.778096  3.830253  3.811609  3.814238  3.763054  3.814484  3.755856  3.778893  3.796043  3.820164  3.767576  3.813477  3.781340  3.847684 
dram[10]:  3.828994  3.803897  3.732403  3.780475  3.818721  3.835239  3.820115  3.884812  3.756814  3.861841  3.775606  3.860240  3.833424  3.836851  3.793606  3.856333 
dram[11]:  3.806445  3.827213  3.774486  3.823140  3.798054  3.858095  3.831262  3.829126  3.814661  3.835812  3.768498  3.824362  3.920405  3.943227  3.797424  3.854985 
average row locality = 37876174/9905894 = 3.823600
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    188121    188663    187189    188009    187479    186832    188135    187698    188585    187137    187470    187429    186391    187147    185074    185968 
dram[1]:    187109    187918    186838    187831    188319    188348    187645    187766    187550    186886    187502    187278    187946    188519    186922    187540 
dram[2]:    185979    187227    187667    187598    186477    186562    187510    186332    186098    187265    187510    187482    187837    187541    187089    187903 
dram[3]:    187971    188377    187997    186842    186990    186402    188865    188935    187328    186783    188317    188090    188078    188263    187186    187394 
dram[4]:    187565    187782    187092    187090    187211    187612    187326    187514    188039    187055    187617    187457    187815    187021    187199    186921 
dram[5]:    187420    188376    187037    187612    188035    187330    187745    187145    186288    187046    187261    185440    188717    187960    185948    186796 
dram[6]:    188524    189367    186847    186442    187846    187575    187370    188079    187102    187581    186259    187871    187772    188311    187409    186933 
dram[7]:    188070    188775    186832    186565    187513    187146    187992    186593    187348    187539    188025    188746    186947    186448    187024    188791 
dram[8]:    187784    187324    187831    187421    187982    186605    186919    188044    187572    186574    187231    188936    186331    187004    188056    185894 
dram[9]:    187999    187579    186806    187616    187497    188099    188713    188456    189067    189137    187865    188503    187989    188727    187339    187881 
dram[10]:    187219    188118    188705    188332    187775    188027    187441    187356    188099    187437    188075    187306    186852    188144    187423    187492 
dram[11]:    187606    187938    187812    187777    187352    187564    187502    188270    187198    188085    187675    187814    185642    186187    187463    187520 
total dram reads = 36003240
bank skew: 189367/185074 = 1.02
chip skew: 3009273/2994077 = 1.01
number of total write accesses:
dram[0]:     28814     28897     29023     28987     29165     28898     29393     29372     29302     29288     29212     29259     29234     29324     28994     29020 
dram[1]:     28871     28875     28883     28826     29076     29220     29366     29542     29273     29214     29340     29353     29392     29442     29095     29259 
dram[2]:     28666     28851     29061     28927     29110     29106     29401     29306     29091     29060     29366     29485     29430     29229     29116     29130 
dram[3]:     28938     28891     28979     28825     28997     29071     29551     29533     29232     29044     29363     29309     29254     29304     29168     29076 
dram[4]:     28845     28884     28922     28850     29084     29195     29460     29460     29249     29114     29209     29297     29246     29165     29000     29117 
dram[5]:     28826     28929     28861     28870     29234     29193     29562     29455     29087     29110     29294     29080     29266     29253     28885     29044 
dram[6]:     28993     28977     28839     28791     29248     29180     29443     29396     29138     29238     29168     29453     29247     29388     29132     29010 
dram[7]:     28929     28990     28929     28891     29207     29196     29371     29325     29316     29188     29231     29345     29247     29153     28934     29211 
dram[8]:     28940     28938     28865     28997     29256     29106     29402     29506     29151     29107     29239     29427     29155     29288     29009     28785 
dram[9]:     28892     28855     28943     28976     29237     29313     29408     29407     29494     29508     29258     29231     29428     29418     29115     29260 
dram[10]:     28934     29174     29100     29018     29257     29213     29432     29515     29369     29284     29310     29192     29283     29364     29195     29059 
dram[11]:     28897     28871     28945     29019     29165     29245     29423     29427     29151     29237     29297     29433     29182     29148     29050     29060 
total dram writes = 5599392
bank skew: 29562/28666 = 1.03
chip skew: 467743/465949 = 1.00
average mf latency per bank:
dram[0]:        497       491       494       494       497       497       504       500       508       503       503       498       495       491       493       489
dram[1]:        485       501       487       504       490       509       493       510       497       512       488       505       483       502       481       501
dram[2]:        483       488       488       491       492       497       494       495       494       499       489       494       483       487       482       486
dram[3]:        489       493       491       495       496       496       494       501       499       505       490       498       487       493      1481       491
dram[4]:        497       490       499       494       498       496       507       501       512       506       501       496       494       491       500       493
dram[5]:        482       498       484       501       488       502       490       504       494       511       489       503       484       498       478       499
dram[6]:        490       493       488       492       496       494       496       500       500       504       489       496       483       491       485       489
dram[7]:        485       495       486       492       487       496       491       499       494       503       489       497       482       492       480       495
dram[8]:        497       485       497       491       504       494       500       499       509       500       496       493       490       488       494       487
dram[9]:        489       505       490       507       491       511       498       513       506       520       492       511       487       506       484       503
dram[10]:        489       492       494       495       494       496       495       498       502       503       494       496       487       492       490       492
dram[11]:        480       492       483       493       484       492       489       500       490       503       488       493       478       491       483       485
maximum mf latency per bank:
dram[0]:       3007      3019      3039      3074      3151      3132      3178      3194      3149      3046      2515      2331      2027      2537      2458      2165
dram[1]:       2944      3161      2891      3157      3174      3194      3183      3228      2965      3131      2067      2207      2217      2256      2281      2260
dram[2]:       2690      2635      2825      3197      2727      2760      2697      3461      2750      2759      1972      2181      1978      2173      1967      3141
dram[3]:       3034      3036      2768      2798      3067      3124      3092      3103      3313      3114      1875      2197      2634      2032      2677      3190
dram[4]:       2738      2783      3091      3094      2776      3220      2945      3222      2877      2871      2037      2723      2263      2374      2114      2522
dram[5]:       3140      3132      2890      2945      2761      2767      3186      2992      2964      2903      2113      2306      2290      2085      2349      2250
dram[6]:       2867      2674      3231      2807      2914      3187      2910      2929      2824      2865      1863      2158      2159      2034      2012      2062
dram[7]:       3203      3138      3093      3136      3096      3167      3194      3125      2862      2848      2088      3817      2243      2078      2281      2329
dram[8]:       2479      3160      2856      3331      3019      2873      2773      3003      3127      2689      2099      2158      2184      2054      2149      2495
dram[9]:       2779      2817      2840      2826      2845      2845      2906      2808      2893      2743      2136      1974      2310      2154      2269      2362
dram[10]:       2803      2671      2861      3197      2904      2578      2872      2875      2916      3041      2167      2069      2150      2351      2197      2424
dram[11]:       2657      2839      3083      2902      3063      3086      3063      3072      3440      3068      2168      2463      2201      2144      2102      2232

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17528147 n_nop=12586296 n_act=821869 n_pre=821853 n_ref_event=0 n_req=3152969 n_rd=2997327 n_rd_L2_A=0 n_write=0 n_wr_bk=466182 bw_util=0.7904
n_activity=17221701 dram_eff=0.8045
bk0: 188121a 9755664i bk1: 188663a 9593392i bk2: 187189a 9771852i bk3: 188009a 9634083i bk4: 187479a 9722750i bk5: 186832a 9789903i bk6: 188135a 9748822i bk7: 187698a 9673255i bk8: 188585a 9790450i bk9: 187137a 9850820i bk10: 187470a 9908377i bk11: 187429a 9813712i bk12: 186391a 9923471i bk13: 187147a 9776997i bk14: 185074a 10010506i bk15: 185968a 9846518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.739336
Row_Buffer_Locality_read = 0.762370
Row_Buffer_Locality_write = 0.295768
Bank_Level_Parallism = 7.422376
Bank_Level_Parallism_Col = 5.078583
Bank_Level_Parallism_Ready = 2.270394
write_to_read_ratio_blp_rw_average = 0.252779
GrpLevelPara = 3.081609 

BW Util details:
bwutil = 0.790388 
total_CMD = 17528147 
util_bw = 13854036 
Wasted_Col = 3108320 
Wasted_Row = 149486 
Idle = 416305 

BW Util Bottlenecks: 
RCDc_limit = 3725007 
RCDWRc_limit = 390484 
WTRc_limit = 2378181 
RTWc_limit = 4164723 
CCDLc_limit = 1838404 
rwq = 0 
CCDLc_limit_alone = 1360237 
WTRc_limit_alone = 2244740 
RTWc_limit_alone = 3819997 

Commands details: 
total_CMD = 17528147 
n_nop = 12586296 
Read = 2997327 
Write = 0 
L2_Alloc = 0 
L2_WB = 466182 
n_act = 821869 
n_pre = 821853 
n_ref = 0 
n_req = 3152969 
total_req = 3463509 

Dual Bus Interface Util: 
issued_total_row = 1643722 
issued_total_col = 3463509 
Row_Bus_Util =  0.093776 
CoL_Bus_Util = 0.197597 
Either_Row_CoL_Bus_Util = 0.281938 
Issued_on_Two_Bus_Simul_Util = 0.009435 
issued_two_Eff = 0.033465 
queue_avg = 32.502762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5028
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17528147 n_nop=12575995 n_act=824772 n_pre=824756 n_ref_event=0 n_req=3158278 n_rd=3001917 n_rd_L2_A=0 n_write=0 n_wr_bk=467027 bw_util=0.7916
n_activity=17232713 dram_eff=0.8052
bk0: 187109a 9845122i bk1: 187918a 9633456i bk2: 186838a 9811180i bk3: 187831a 9710737i bk4: 188319a 9748488i bk5: 188348a 9609954i bk6: 187645a 9792105i bk7: 187766a 9625989i bk8: 187550a 9876507i bk9: 186886a 9856557i bk10: 187502a 9845051i bk11: 187278a 9801097i bk12: 187946a 9794754i bk13: 188519a 9611784i bk14: 186922a 9900878i bk15: 187540a 9709725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738855
Row_Buffer_Locality_read = 0.762077
Row_Buffer_Locality_write = 0.293033
Bank_Level_Parallism = 7.442632
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 2.266819
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.791628 
total_CMD = 17528147 
util_bw = 13875776 
Wasted_Col = 3102095 
Wasted_Row = 147897 
Idle = 402379 

BW Util Bottlenecks: 
RCDc_limit = 3711758 
RCDWRc_limit = 392908 
WTRc_limit = 2373108 
RTWc_limit = 4222265 
CCDLc_limit = 1852777 
rwq = 0 
CCDLc_limit_alone = 1370091 
WTRc_limit_alone = 2238200 
RTWc_limit_alone = 3874487 

Commands details: 
total_CMD = 17528147 
n_nop = 12575995 
Read = 3001917 
Write = 0 
L2_Alloc = 0 
L2_WB = 467027 
n_act = 824772 
n_pre = 824756 
n_ref = 0 
n_req = 3158278 
total_req = 3468944 

Dual Bus Interface Util: 
issued_total_row = 1649528 
issued_total_col = 3468944 
Row_Bus_Util =  0.094107 
CoL_Bus_Util = 0.197907 
Either_Row_CoL_Bus_Util = 0.282526 
Issued_on_Two_Bus_Simul_Util = 0.009489 
issued_two_Eff = 0.033585 
queue_avg = 32.863251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.8633
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17528147 n_nop=12592627 n_act=819740 n_pre=819724 n_ref_event=0 n_req=3149800 n_rd=2994077 n_rd_L2_A=0 n_write=0 n_wr_bk=466335 bw_util=0.7897
n_activity=17231749 dram_eff=0.8033
bk0: 185979a 9975190i bk1: 187227a 9733984i bk2: 187667a 9774196i bk3: 187598a 9684098i bk4: 186477a 9915646i bk5: 186562a 9814979i bk6: 187510a 9809204i bk7: 186332a 9770161i bk8: 186098a 10087757i bk9: 187265a 9850948i bk10: 187510a 9893057i bk11: 187482a 9803568i bk12: 187837a 9840811i bk13: 187541a 9743443i bk14: 187089a 9916802i bk15: 187903a 9704765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.739750
Row_Buffer_Locality_read = 0.762803
Row_Buffer_Locality_write = 0.296507
Bank_Level_Parallism = 7.374959
Bank_Level_Parallism_Col = 5.046853
Bank_Level_Parallism_Ready = 2.251519
write_to_read_ratio_blp_rw_average = 0.252921
GrpLevelPara = 3.074003 

BW Util details:
bwutil = 0.789681 
total_CMD = 17528147 
util_bw = 13841648 
Wasted_Col = 3133012 
Wasted_Row = 149851 
Idle = 403636 

BW Util Bottlenecks: 
RCDc_limit = 3743752 
RCDWRc_limit = 393692 
WTRc_limit = 2375349 
RTWc_limit = 4197956 
CCDLc_limit = 1859199 
rwq = 0 
CCDLc_limit_alone = 1375821 
WTRc_limit_alone = 2240095 
RTWc_limit_alone = 3849832 

Commands details: 
total_CMD = 17528147 
n_nop = 12592627 
Read = 2994077 
Write = 0 
L2_Alloc = 0 
L2_WB = 466335 
n_act = 819740 
n_pre = 819724 
n_ref = 0 
n_req = 3149800 
total_req = 3460412 

Dual Bus Interface Util: 
issued_total_row = 1639464 
issued_total_col = 3460412 
Row_Bus_Util =  0.093533 
CoL_Bus_Util = 0.197420 
Either_Row_CoL_Bus_Util = 0.281577 
Issued_on_Two_Bus_Simul_Util = 0.009377 
issued_two_Eff = 0.033301 
queue_avg = 32.097015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.097
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17528147 n_nop=12565388 n_act=830249 n_pre=830233 n_ref_event=0 n_req=3159953 n_rd=3003818 n_rd_L2_A=0 n_write=0 n_wr_bk=466535 bw_util=0.7919
n_activity=17240217 dram_eff=0.8052
bk0: 187971a 9694251i bk1: 188377a 9551785i bk2: 187997a 9669943i bk3: 186842a 9700500i bk4: 186990a 9875764i bk5: 186402a 9798979i bk6: 188865a 9637974i bk7: 188935a 9509711i bk8: 187328a 9842780i bk9: 186783a 9853980i bk10: 188317a 9703727i bk11: 188090a 9693303i bk12: 188078a 9704881i bk13: 188263a 9589234i bk14: 187186a 9748893i bk15: 187394a 9703045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737260
Row_Buffer_Locality_read = 0.760676
Row_Buffer_Locality_write = 0.286771
Bank_Level_Parallism = 7.492023
Bank_Level_Parallism_Col = 5.115200
Bank_Level_Parallism_Ready = 2.271715
write_to_read_ratio_blp_rw_average = 0.256258
GrpLevelPara = 3.097598 

BW Util details:
bwutil = 0.791950 
total_CMD = 17528147 
util_bw = 13881412 
Wasted_Col = 3106332 
Wasted_Row = 145092 
Idle = 395311 

BW Util Bottlenecks: 
RCDc_limit = 3731068 
RCDWRc_limit = 398797 
WTRc_limit = 2383408 
RTWc_limit = 4319549 
CCDLc_limit = 1851549 
rwq = 0 
CCDLc_limit_alone = 1364480 
WTRc_limit_alone = 2250677 
RTWc_limit_alone = 3965211 

Commands details: 
total_CMD = 17528147 
n_nop = 12565388 
Read = 3003818 
Write = 0 
L2_Alloc = 0 
L2_WB = 466535 
n_act = 830249 
n_pre = 830233 
n_ref = 0 
n_req = 3159953 
total_req = 3470353 

Dual Bus Interface Util: 
issued_total_row = 1660482 
issued_total_col = 3470353 
Row_Bus_Util =  0.094732 
CoL_Bus_Util = 0.197987 
Either_Row_CoL_Bus_Util = 0.283131 
Issued_on_Two_Bus_Simul_Util = 0.009589 
issued_two_Eff = 0.033867 
queue_avg = 33.028053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.0281
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17528147 n_nop=12580619 n_act=824357 n_pre=824341 n_ref_event=0 n_req=3153970 n_rd=2998316 n_rd_L2_A=0 n_write=0 n_wr_bk=466097 bw_util=0.7906
n_activity=17224715 dram_eff=0.8045
bk0: 187565a 9772057i bk1: 187782a 9693267i bk2: 187092a 9790584i bk3: 187090a 9695166i bk4: 187211a 9835455i bk5: 187612a 9671163i bk6: 187326a 9828931i bk7: 187514a 9738007i bk8: 188039a 9794123i bk9: 187055a 9853735i bk10: 187617a 9860737i bk11: 187457a 9798835i bk12: 187815a 9781903i bk13: 187021a 9766887i bk14: 187199a 9816192i bk15: 186921a 9701689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738630
Row_Buffer_Locality_read = 0.761607
Row_Buffer_Locality_write = 0.296041
Bank_Level_Parallism = 7.431400
Bank_Level_Parallism_Col = 5.070500
Bank_Level_Parallism_Ready = 2.254483
write_to_read_ratio_blp_rw_average = 0.254133
GrpLevelPara = 3.083512 

BW Util details:
bwutil = 0.790594 
total_CMD = 17528147 
util_bw = 13857652 
Wasted_Col = 3114126 
Wasted_Row = 147834 
Idle = 408535 

BW Util Bottlenecks: 
RCDc_limit = 3736049 
RCDWRc_limit = 392091 
WTRc_limit = 2383758 
RTWc_limit = 4221093 
CCDLc_limit = 1855558 
rwq = 0 
CCDLc_limit_alone = 1374086 
WTRc_limit_alone = 2249421 
RTWc_limit_alone = 3873958 

Commands details: 
total_CMD = 17528147 
n_nop = 12580619 
Read = 2998316 
Write = 0 
L2_Alloc = 0 
L2_WB = 466097 
n_act = 824357 
n_pre = 824341 
n_ref = 0 
n_req = 3153970 
total_req = 3464413 

Dual Bus Interface Util: 
issued_total_row = 1648698 
issued_total_col = 3464413 
Row_Bus_Util =  0.094060 
CoL_Bus_Util = 0.197649 
Either_Row_CoL_Bus_Util = 0.282262 
Issued_on_Two_Bus_Simul_Util = 0.009447 
issued_two_Eff = 0.033468 
queue_avg = 32.552769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5528
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17528147 n_nop=12585262 n_act=823275 n_pre=823259 n_ref_event=0 n_req=3151869 n_rd=2996156 n_rd_L2_A=0 n_write=0 n_wr_bk=465949 bw_util=0.7901
n_activity=17230715 dram_eff=0.8037
bk0: 187420a 9817872i bk1: 188376a 9625821i bk2: 187037a 9778343i bk3: 187612a 9661061i bk4: 188035a 9732550i bk5: 187330a 9776299i bk6: 187745a 9767260i bk7: 187145a 9719427i bk8: 186288a 9967963i bk9: 187046a 9853077i bk10: 187261a 9914858i bk11: 185440a 9989884i bk12: 188717a 9683794i bk13: 187960a 9682908i bk14: 185948a 10019165i bk15: 186796a 9789899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738799
Row_Buffer_Locality_read = 0.761946
Row_Buffer_Locality_write = 0.293412
Bank_Level_Parallism = 7.409215
Bank_Level_Parallism_Col = 5.060092
Bank_Level_Parallism_Ready = 2.263565
write_to_read_ratio_blp_rw_average = 0.252352
GrpLevelPara = 3.082227 

BW Util details:
bwutil = 0.790067 
total_CMD = 17528147 
util_bw = 13848420 
Wasted_Col = 3120778 
Wasted_Row = 151885 
Idle = 407064 

BW Util Bottlenecks: 
RCDc_limit = 3737115 
RCDWRc_limit = 395071 
WTRc_limit = 2378330 
RTWc_limit = 4170740 
CCDLc_limit = 1836608 
rwq = 0 
CCDLc_limit_alone = 1362768 
WTRc_limit_alone = 2245238 
RTWc_limit_alone = 3829992 

Commands details: 
total_CMD = 17528147 
n_nop = 12585262 
Read = 2996156 
Write = 0 
L2_Alloc = 0 
L2_WB = 465949 
n_act = 823275 
n_pre = 823259 
n_ref = 0 
n_req = 3151869 
total_req = 3462105 

Dual Bus Interface Util: 
issued_total_row = 1646534 
issued_total_col = 3462105 
Row_Bus_Util =  0.093937 
CoL_Bus_Util = 0.197517 
Either_Row_CoL_Bus_Util = 0.281997 
Issued_on_Two_Bus_Simul_Util = 0.009456 
issued_two_Eff = 0.033534 
queue_avg = 32.097260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0973
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17528147 n_nop=12574470 n_act=825918 n_pre=825902 n_ref_event=0 n_req=3157300 n_rd=3001288 n_rd_L2_A=0 n_write=0 n_wr_bk=466641 bw_util=0.7914
n_activity=17234649 dram_eff=0.8049
bk0: 188524a 9662720i bk1: 189367a 9484923i bk2: 186847a 9792402i bk3: 186442a 9787248i bk4: 187846a 9722171i bk5: 187575a 9725439i bk6: 187370a 9774317i bk7: 188079a 9602042i bk8: 187102a 9971561i bk9: 187581a 9764679i bk10: 186259a 9957680i bk11: 187871a 9677717i bk12: 187772a 9857777i bk13: 188311a 9656300i bk14: 187409a 9810873i bk15: 186933a 9743619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738411
Row_Buffer_Locality_read = 0.761556
Row_Buffer_Locality_write = 0.293170
Bank_Level_Parallism = 7.451030
Bank_Level_Parallism_Col = 5.096048
Bank_Level_Parallism_Ready = 2.271917
write_to_read_ratio_blp_rw_average = 0.253837
GrpLevelPara = 3.088337 

BW Util details:
bwutil = 0.791397 
total_CMD = 17528147 
util_bw = 13871716 
Wasted_Col = 3108798 
Wasted_Row = 148035 
Idle = 399598 

BW Util Bottlenecks: 
RCDc_limit = 3717501 
RCDWRc_limit = 395919 
WTRc_limit = 2381408 
RTWc_limit = 4239788 
CCDLc_limit = 1863902 
rwq = 0 
CCDLc_limit_alone = 1379136 
WTRc_limit_alone = 2245318 
RTWc_limit_alone = 3891112 

Commands details: 
total_CMD = 17528147 
n_nop = 12574470 
Read = 3001288 
Write = 0 
L2_Alloc = 0 
L2_WB = 466641 
n_act = 825918 
n_pre = 825902 
n_ref = 0 
n_req = 3157300 
total_req = 3467929 

Dual Bus Interface Util: 
issued_total_row = 1651820 
issued_total_col = 3467929 
Row_Bus_Util =  0.094238 
CoL_Bus_Util = 0.197849 
Either_Row_CoL_Bus_Util = 0.282613 
Issued_on_Two_Bus_Simul_Util = 0.009475 
issued_two_Eff = 0.033525 
queue_avg = 32.801323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.8013
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17528147 n_nop=12573317 n_act=827604 n_pre=827588 n_ref_event=0 n_req=3156689 n_rd=3000354 n_rd_L2_A=0 n_write=0 n_wr_bk=466463 bw_util=0.7911
n_activity=17232327 dram_eff=0.8047
bk0: 188070a 9650796i bk1: 188775a 9492591i bk2: 186832a 9779151i bk3: 186565a 9768477i bk4: 187513a 9702775i bk5: 187146a 9686153i bk6: 187992a 9698571i bk7: 186593a 9756822i bk8: 187348a 9827814i bk9: 187539a 9798273i bk10: 188025a 9784048i bk11: 188746a 9665588i bk12: 186947a 9897646i bk13: 186448a 9744143i bk14: 187024a 9884751i bk15: 188791a 9535307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737827
Row_Buffer_Locality_read = 0.760947
Row_Buffer_Locality_write = 0.294106
Bank_Level_Parallism = 7.472817
Bank_Level_Parallism_Col = 5.098146
Bank_Level_Parallism_Ready = 2.267476
write_to_read_ratio_blp_rw_average = 0.254251
GrpLevelPara = 3.088359 

BW Util details:
bwutil = 0.791143 
total_CMD = 17528147 
util_bw = 13867268 
Wasted_Col = 3110641 
Wasted_Row = 145692 
Idle = 404546 

BW Util Bottlenecks: 
RCDc_limit = 3737530 
RCDWRc_limit = 394462 
WTRc_limit = 2379309 
RTWc_limit = 4261344 
CCDLc_limit = 1855580 
rwq = 0 
CCDLc_limit_alone = 1372173 
WTRc_limit_alone = 2244829 
RTWc_limit_alone = 3912417 

Commands details: 
total_CMD = 17528147 
n_nop = 12573317 
Read = 3000354 
Write = 0 
L2_Alloc = 0 
L2_WB = 466463 
n_act = 827604 
n_pre = 827588 
n_ref = 0 
n_req = 3156689 
total_req = 3466817 

Dual Bus Interface Util: 
issued_total_row = 1655192 
issued_total_col = 3466817 
Row_Bus_Util =  0.094431 
CoL_Bus_Util = 0.197786 
Either_Row_CoL_Bus_Util = 0.282678 
Issued_on_Two_Bus_Simul_Util = 0.009538 
issued_two_Eff = 0.033741 
queue_avg = 32.672211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6722
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17528147 n_nop=12584279 n_act=823434 n_pre=823418 n_ref_event=0 n_req=3153165 n_rd=2997508 n_rd_L2_A=0 n_write=0 n_wr_bk=466171 bw_util=0.7904
n_activity=17228368 dram_eff=0.8042
bk0: 187784a 9708968i bk1: 187324a 9723642i bk2: 187831a 9712212i bk3: 187421a 9660955i bk4: 187982a 9690729i bk5: 186605a 9784127i bk6: 186919a 9820081i bk7: 188044a 9644500i bk8: 187572a 9914463i bk9: 186574a 9934227i bk10: 187231a 9871274i bk11: 188936a 9659559i bk12: 186331a 9958664i bk13: 187004a 9810739i bk14: 188056a 9750417i bk15: 185894a 9891564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738856
Row_Buffer_Locality_read = 0.761955
Row_Buffer_Locality_write = 0.294031
Bank_Level_Parallism = 7.420782
Bank_Level_Parallism_Col = 5.071764
Bank_Level_Parallism_Ready = 2.263647
write_to_read_ratio_blp_rw_average = 0.253657
GrpLevelPara = 3.081449 

BW Util details:
bwutil = 0.790427 
total_CMD = 17528147 
util_bw = 13854716 
Wasted_Col = 3122962 
Wasted_Row = 145794 
Idle = 404675 

BW Util Bottlenecks: 
RCDc_limit = 3739834 
RCDWRc_limit = 394068 
WTRc_limit = 2380240 
RTWc_limit = 4216134 
CCDLc_limit = 1852764 
rwq = 0 
CCDLc_limit_alone = 1374789 
WTRc_limit_alone = 2247240 
RTWc_limit_alone = 3871159 

Commands details: 
total_CMD = 17528147 
n_nop = 12584279 
Read = 2997508 
Write = 0 
L2_Alloc = 0 
L2_WB = 466171 
n_act = 823434 
n_pre = 823418 
n_ref = 0 
n_req = 3153165 
total_req = 3463679 

Dual Bus Interface Util: 
issued_total_row = 1646852 
issued_total_col = 3463679 
Row_Bus_Util =  0.093955 
CoL_Bus_Util = 0.197607 
Either_Row_CoL_Bus_Util = 0.282053 
Issued_on_Two_Bus_Simul_Util = 0.009508 
issued_two_Eff = 0.033711 
queue_avg = 32.172977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.173
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17528147 n_nop=12554860 n_act=833045 n_pre=833029 n_ref_event=0 n_req=3166180 n_rd=3009273 n_rd_L2_A=0 n_write=0 n_wr_bk=467743 bw_util=0.7935
n_activity=17233075 dram_eff=0.8071
bk0: 187999a 9636722i bk1: 187579a 9627250i bk2: 186806a 9719164i bk3: 187616a 9596971i bk4: 187497a 9738453i bk5: 188099a 9555588i bk6: 188713a 9642276i bk7: 188456a 9554153i bk8: 189067a 9627394i bk9: 189137a 9553664i bk10: 187865a 9817614i bk11: 188503a 9675513i bk12: 187989a 9701892i bk13: 188727a 9583486i bk14: 187339a 9740732i bk15: 187881a 9588635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736894
Row_Buffer_Locality_read = 0.760134
Row_Buffer_Locality_write = 0.291179
Bank_Level_Parallism = 7.547803
Bank_Level_Parallism_Col = 5.141256
Bank_Level_Parallism_Ready = 2.287093
write_to_read_ratio_blp_rw_average = 0.254679
GrpLevelPara = 3.101438 

BW Util details:
bwutil = 0.793470 
total_CMD = 17528147 
util_bw = 13908064 
Wasted_Col = 3081317 
Wasted_Row = 139658 
Idle = 399108 

BW Util Bottlenecks: 
RCDc_limit = 3720974 
RCDWRc_limit = 392369 
WTRc_limit = 2381220 
RTWc_limit = 4283253 
CCDLc_limit = 1848907 
rwq = 0 
CCDLc_limit_alone = 1359347 
WTRc_limit_alone = 2246161 
RTWc_limit_alone = 3928752 

Commands details: 
total_CMD = 17528147 
n_nop = 12554860 
Read = 3009273 
Write = 0 
L2_Alloc = 0 
L2_WB = 467743 
n_act = 833045 
n_pre = 833029 
n_ref = 0 
n_req = 3166180 
total_req = 3477016 

Dual Bus Interface Util: 
issued_total_row = 1666074 
issued_total_col = 3477016 
Row_Bus_Util =  0.095051 
CoL_Bus_Util = 0.198368 
Either_Row_CoL_Bus_Util = 0.283731 
Issued_on_Two_Bus_Simul_Util = 0.009687 
issued_two_Eff = 0.034143 
queue_avg = 33.541340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.5413
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17528147 n_nop=12568421 n_act=828033 n_pre=828017 n_ref_event=0 n_req=3160561 n_rd=3003801 n_rd_L2_A=0 n_write=0 n_wr_bk=467699 bw_util=0.7922
n_activity=17233348 dram_eff=0.8058
bk0: 187219a 9787866i bk1: 188118a 9584355i bk2: 188705a 9595076i bk3: 188332a 9552561i bk4: 187775a 9787082i bk5: 188027a 9607949i bk6: 187441a 9808360i bk7: 187356a 9669390i bk8: 188099a 9741025i bk9: 187437a 9769926i bk10: 188075a 9785273i bk11: 187306a 9756788i bk12: 186852a 9856491i bk13: 188144a 9652230i bk14: 187423a 9752498i bk15: 187492a 9684594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738012
Row_Buffer_Locality_read = 0.761128
Row_Buffer_Locality_write = 0.295075
Bank_Level_Parallism = 7.486323
Bank_Level_Parallism_Col = 5.098315
Bank_Level_Parallism_Ready = 2.267643
write_to_read_ratio_blp_rw_average = 0.254743
GrpLevelPara = 3.090541 

BW Util details:
bwutil = 0.792211 
total_CMD = 17528147 
util_bw = 13886000 
Wasted_Col = 3098225 
Wasted_Row = 144345 
Idle = 399577 

BW Util Bottlenecks: 
RCDc_limit = 3710589 
RCDWRc_limit = 394479 
WTRc_limit = 2369305 
RTWc_limit = 4254449 
CCDLc_limit = 1870812 
rwq = 0 
CCDLc_limit_alone = 1383170 
WTRc_limit_alone = 2234136 
RTWc_limit_alone = 3901976 

Commands details: 
total_CMD = 17528147 
n_nop = 12568421 
Read = 3003801 
Write = 0 
L2_Alloc = 0 
L2_WB = 467699 
n_act = 828033 
n_pre = 828017 
n_ref = 0 
n_req = 3160561 
total_req = 3471500 

Dual Bus Interface Util: 
issued_total_row = 1656050 
issued_total_col = 3471500 
Row_Bus_Util =  0.094479 
CoL_Bus_Util = 0.198053 
Either_Row_CoL_Bus_Util = 0.282958 
Issued_on_Two_Bus_Simul_Util = 0.009575 
issued_two_Eff = 0.033837 
queue_avg = 33.111240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.1112
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17528147 n_nop=12580797 n_act=823647 n_pre=823631 n_ref_event=0 n_req=3155440 n_rd=2999405 n_rd_L2_A=0 n_write=0 n_wr_bk=466550 bw_util=0.7909
n_activity=17234649 dram_eff=0.8044
bk0: 187606a 9792513i bk1: 187938a 9637646i bk2: 187812a 9721224i bk3: 187777a 9624178i bk4: 187352a 9822487i bk5: 187564a 9657326i bk6: 187502a 9833225i bk7: 188270a 9636343i bk8: 187198a 9946320i bk9: 188085a 9771084i bk10: 187675a 9782991i bk11: 187814a 9723198i bk12: 185642a 10033658i bk13: 186187a 9815600i bk14: 187463a 9805854i bk15: 187520a 9722442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738977
Row_Buffer_Locality_read = 0.761955
Row_Buffer_Locality_write = 0.297279
Bank_Level_Parallism = 7.433591
Bank_Level_Parallism_Col = 5.080719
Bank_Level_Parallism_Ready = 2.267793
write_to_read_ratio_blp_rw_average = 0.253085
GrpLevelPara = 3.087054 

BW Util details:
bwutil = 0.790946 
total_CMD = 17528147 
util_bw = 13863820 
Wasted_Col = 3115017 
Wasted_Row = 146485 
Idle = 402825 

BW Util Bottlenecks: 
RCDc_limit = 3725745 
RCDWRc_limit = 394928 
WTRc_limit = 2375417 
RTWc_limit = 4248692 
CCDLc_limit = 1855116 
rwq = 0 
CCDLc_limit_alone = 1372547 
WTRc_limit_alone = 2240952 
RTWc_limit_alone = 3900588 

Commands details: 
total_CMD = 17528147 
n_nop = 12580797 
Read = 2999405 
Write = 0 
L2_Alloc = 0 
L2_WB = 466550 
n_act = 823647 
n_pre = 823631 
n_ref = 0 
n_req = 3155440 
total_req = 3465955 

Dual Bus Interface Util: 
issued_total_row = 1647278 
issued_total_col = 3465955 
Row_Bus_Util =  0.093979 
CoL_Bus_Util = 0.197737 
Either_Row_CoL_Bus_Util = 0.282252 
Issued_on_Two_Bus_Simul_Util = 0.009464 
issued_two_Eff = 0.033530 
queue_avg = 32.517269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5173

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2129271, Miss = 1498445, Miss_rate = 0.704, Pending_hits = 59653, Reservation_fails = 3788
L2_cache_bank[1]: Access = 2080709, Miss = 1498884, Miss_rate = 0.720, Pending_hits = 12738, Reservation_fails = 3293
L2_cache_bank[2]: Access = 2090545, Miss = 1499837, Miss_rate = 0.717, Pending_hits = 12494, Reservation_fails = 3605
L2_cache_bank[3]: Access = 2151072, Miss = 1502091, Miss_rate = 0.698, Pending_hits = 12504, Reservation_fails = 2252
L2_cache_bank[4]: Access = 2114514, Miss = 1496170, Miss_rate = 0.708, Pending_hits = 12561, Reservation_fails = 2695
L2_cache_bank[5]: Access = 2083387, Miss = 1497913, Miss_rate = 0.719, Pending_hits = 12238, Reservation_fails = 2690
L2_cache_bank[6]: Access = 2943001, Miss = 1502767, Miss_rate = 0.511, Pending_hits = 12818, Reservation_fails = 4088
L2_cache_bank[7]: Access = 2080223, Miss = 1501090, Miss_rate = 0.722, Pending_hits = 13032, Reservation_fails = 3664
L2_cache_bank[8]: Access = 2140005, Miss = 1499866, Miss_rate = 0.701, Pending_hits = 60222, Reservation_fails = 3770
L2_cache_bank[9]: Access = 2078930, Miss = 1498456, Miss_rate = 0.721, Pending_hits = 12633, Reservation_fails = 3620
L2_cache_bank[10]: Access = 2083907, Miss = 1498454, Miss_rate = 0.719, Pending_hits = 12697, Reservation_fails = 3213
L2_cache_bank[11]: Access = 2147436, Miss = 1497709, Miss_rate = 0.697, Pending_hits = 12810, Reservation_fails = 2172
L2_cache_bank[12]: Access = 2122514, Miss = 1499131, Miss_rate = 0.706, Pending_hits = 12282, Reservation_fails = 3791
L2_cache_bank[13]: Access = 2091897, Miss = 1502163, Miss_rate = 0.718, Pending_hits = 12708, Reservation_fails = 3807
L2_cache_bank[14]: Access = 2079796, Miss = 1499755, Miss_rate = 0.721, Pending_hits = 12494, Reservation_fails = 4467
L2_cache_bank[15]: Access = 2079706, Miss = 1500606, Miss_rate = 0.722, Pending_hits = 13196, Reservation_fails = 3775
L2_cache_bank[16]: Access = 2136944, Miss = 1499707, Miss_rate = 0.702, Pending_hits = 60460, Reservation_fails = 2252
L2_cache_bank[17]: Access = 2075340, Miss = 1497805, Miss_rate = 0.722, Pending_hits = 12827, Reservation_fails = 2853
L2_cache_bank[18]: Access = 2095081, Miss = 1503281, Miss_rate = 0.718, Pending_hits = 13131, Reservation_fails = 2676
L2_cache_bank[19]: Access = 2163463, Miss = 1506002, Miss_rate = 0.696, Pending_hits = 13058, Reservation_fails = 2892
L2_cache_bank[20]: Access = 2127657, Miss = 1501593, Miss_rate = 0.706, Pending_hits = 12466, Reservation_fails = 1799
L2_cache_bank[21]: Access = 2087758, Miss = 1502219, Miss_rate = 0.720, Pending_hits = 12646, Reservation_fails = 4291
L2_cache_bank[22]: Access = 2077123, Miss = 1498256, Miss_rate = 0.721, Pending_hits = 12331, Reservation_fails = 3421
L2_cache_bank[23]: Access = 2080226, Miss = 1501161, Miss_rate = 0.722, Pending_hits = 12047, Reservation_fails = 1956
L2_total_cache_accesses = 51340505
L2_total_cache_misses = 36003361
L2_total_cache_miss_rate = 0.7013
L2_total_cache_pending_hits = 446046
L2_total_cache_reservation_fails = 76830
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4299513
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 446043
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12819863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 76830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23183377
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 446043
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10591585
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 40748796
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10591709
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 74507
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.219

icnt_total_pkts_mem_to_simt=51340505
icnt_total_pkts_simt_to_mem=51340505
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 51340505
Req_Network_cycles = 6835008
Req_Network_injected_packets_per_cycle =       7.5114 
Req_Network_conflicts_per_cycle =       2.4924
Req_Network_conflicts_per_cycle_util =       2.5153
Req_Bank_Level_Parallism =       7.5805
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.7713
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3880

Reply_Network_injected_packets_num = 51340505
Reply_Network_cycles = 6835008
Reply_Network_injected_packets_per_cycle =        7.5114
Reply_Network_conflicts_per_cycle =        5.0201
Reply_Network_conflicts_per_cycle_util =       5.0635
Reply_Bank_Level_Parallism =       7.5764
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0860
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2504
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 20 hrs, 3 min, 11 sec (72191 sec)
gpgpu_simulation_rate = 42929 (inst/sec)
gpgpu_simulation_rate = 94 (cycle/sec)
gpgpu_silicon_slowdown = 14521276x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddf21034c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210340..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8875cdd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z8shortcutiPi'
Destroy streams for kernel 10: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 10 
gpu_sim_cycle = 214557
gpu_sim_insn = 146373721
gpu_ipc =     682.2137
gpu_tot_sim_cycle = 7049565
gpu_tot_sim_insn = 3245517111
gpu_tot_ipc =     460.3854
gpu_tot_issued_cta = 302110
gpu_occupancy = 85.3812% 
gpu_tot_occupancy = 76.2265% 
max_total_param_size = 0
gpu_stall_dramfull = 298258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.5174
partiton_level_parallism_total  =       7.4812
partiton_level_parallism_util =       6.7151
partiton_level_parallism_util_total  =       7.5569
L2_BW  =     284.6813 GB/Sec
L2_BW_total  =     326.7767 GB/Sec
gpu_total_sim_rate=43521

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3740942, Miss = 1386854, Miss_rate = 0.371, Pending_hits = 426731, Reservation_fails = 739948
	L1D_cache_core[1]: Access = 3754329, Miss = 1391953, Miss_rate = 0.371, Pending_hits = 428041, Reservation_fails = 745856
	L1D_cache_core[2]: Access = 3750025, Miss = 1388258, Miss_rate = 0.370, Pending_hits = 427125, Reservation_fails = 738202
	L1D_cache_core[3]: Access = 3754436, Miss = 1391009, Miss_rate = 0.370, Pending_hits = 429085, Reservation_fails = 743365
	L1D_cache_core[4]: Access = 3746694, Miss = 1388318, Miss_rate = 0.371, Pending_hits = 426949, Reservation_fails = 740640
	L1D_cache_core[5]: Access = 3756781, Miss = 1393039, Miss_rate = 0.371, Pending_hits = 427994, Reservation_fails = 730051
	L1D_cache_core[6]: Access = 3744286, Miss = 1389085, Miss_rate = 0.371, Pending_hits = 427554, Reservation_fails = 728129
	L1D_cache_core[7]: Access = 3752355, Miss = 1392243, Miss_rate = 0.371, Pending_hits = 428350, Reservation_fails = 730817
	L1D_cache_core[8]: Access = 3743404, Miss = 1390123, Miss_rate = 0.371, Pending_hits = 427158, Reservation_fails = 728233
	L1D_cache_core[9]: Access = 3743579, Miss = 1389138, Miss_rate = 0.371, Pending_hits = 426968, Reservation_fails = 743176
	L1D_cache_core[10]: Access = 3745628, Miss = 1389030, Miss_rate = 0.371, Pending_hits = 427459, Reservation_fails = 731745
	L1D_cache_core[11]: Access = 3751461, Miss = 1392556, Miss_rate = 0.371, Pending_hits = 429076, Reservation_fails = 738282
	L1D_cache_core[12]: Access = 3753971, Miss = 1389473, Miss_rate = 0.370, Pending_hits = 429123, Reservation_fails = 737229
	L1D_cache_core[13]: Access = 3753768, Miss = 1391052, Miss_rate = 0.371, Pending_hits = 427786, Reservation_fails = 747070
	L1D_cache_core[14]: Access = 3759126, Miss = 1391586, Miss_rate = 0.370, Pending_hits = 429424, Reservation_fails = 744500
	L1D_cache_core[15]: Access = 3748043, Miss = 1392948, Miss_rate = 0.372, Pending_hits = 427696, Reservation_fails = 734127
	L1D_cache_core[16]: Access = 3747060, Miss = 1387537, Miss_rate = 0.370, Pending_hits = 427726, Reservation_fails = 740011
	L1D_cache_core[17]: Access = 3750398, Miss = 1391076, Miss_rate = 0.371, Pending_hits = 427408, Reservation_fails = 739777
	L1D_cache_core[18]: Access = 3747695, Miss = 1388466, Miss_rate = 0.370, Pending_hits = 427538, Reservation_fails = 726753
	L1D_cache_core[19]: Access = 3754967, Miss = 1392919, Miss_rate = 0.371, Pending_hits = 427652, Reservation_fails = 727482
	L1D_cache_core[20]: Access = 3756377, Miss = 1392161, Miss_rate = 0.371, Pending_hits = 428811, Reservation_fails = 748793
	L1D_cache_core[21]: Access = 3750811, Miss = 1394723, Miss_rate = 0.372, Pending_hits = 428796, Reservation_fails = 731089
	L1D_cache_core[22]: Access = 3758241, Miss = 1395316, Miss_rate = 0.371, Pending_hits = 429347, Reservation_fails = 742171
	L1D_cache_core[23]: Access = 3749111, Miss = 1389838, Miss_rate = 0.371, Pending_hits = 427966, Reservation_fails = 744142
	L1D_cache_core[24]: Access = 3752310, Miss = 1390350, Miss_rate = 0.371, Pending_hits = 427543, Reservation_fails = 727030
	L1D_cache_core[25]: Access = 3750538, Miss = 1390449, Miss_rate = 0.371, Pending_hits = 428468, Reservation_fails = 738187
	L1D_cache_core[26]: Access = 3731950, Miss = 1388315, Miss_rate = 0.372, Pending_hits = 425853, Reservation_fails = 744203
	L1D_cache_core[27]: Access = 3744038, Miss = 1388180, Miss_rate = 0.371, Pending_hits = 426106, Reservation_fails = 740813
	L1D_cache_core[28]: Access = 3741973, Miss = 1389248, Miss_rate = 0.371, Pending_hits = 427275, Reservation_fails = 743527
	L1D_cache_core[29]: Access = 3752250, Miss = 1391081, Miss_rate = 0.371, Pending_hits = 429549, Reservation_fails = 737942
	L1D_total_cache_accesses = 112486547
	L1D_total_cache_misses = 41716324
	L1D_total_cache_miss_rate = 0.3709
	L1D_total_cache_pending_hits = 12836557
	L1D_total_cache_reservation_fails = 22133290
	L1D_cache_data_port_util = 0.276
	L1D_cache_fill_port_util = 0.199
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46911125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12836557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17784283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21927369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23931897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12836557
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11022541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 205921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 101463862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11022685

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 19294934
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2632435
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 205921
ctas_completed 302110, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
147132, 148446, 148122, 147841, 147699, 148426, 148804, 148978, 148182, 148933, 150921, 148818, 150421, 149498, 150533, 150436, 147661, 148858, 148057, 148198, 147932, 148520, 148415, 147605, 148629, 149039, 149264, 149831, 149414, 149463, 149090, 149817, 
gpgpu_n_tot_thrd_icount = 4581021792
gpgpu_n_tot_w_icount = 143156931
gpgpu_n_stall_shd_mem = 22867645
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 41716180
gpgpu_n_mem_write_global = 11022685
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 419151760
gpgpu_n_store_insn = 68077383
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 270690560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11322126
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11545519
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21882311	W0_Idle:1773176	W0_Scoreboard:672401602	W1:10701048	W2:5476854	W3:3073142	W4:2663238	W5:2060982	W6:1952383	W7:1608533	W8:1451943	W9:1231931	W10:1058622	W11:883108	W12:757684	W13:642445	W14:557488	W15:499226	W16:463608	W17:417510	W18:414341	W19:421004	W20:466267	W21:524584	W22:631612	W23:757919	W24:874449	W25:1008869	W26:1222340	W27:1387728	W28:1626733	W29:2025076	W30:3036491	W31:5869313	W32:87390460
single_issue_nums: WS0:35707748	WS1:35824048	WS2:35839851	WS3:35785284	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 333729440 {8:41716180,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 440907400 {40:11022685,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1668647200 {40:41716180,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 88181480 {8:11022685,}
maxmflatency = 3817 
max_icnt2mem_latency = 1829 
maxmrqlatency = 3430 
max_icnt2sh_latency = 177 
averagemflatency = 404 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 70 
avg_icnt2sh_latency = 5 
mrq_lat_table:8381290 	873480 	1382408 	2402423 	5046972 	6900240 	7015357 	4935754 	1814653 	207557 	5787 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11852001 	32459790 	8148412 	267935 	10727 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	42892040 	8956758 	715021 	155851 	17555 	1640 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	35065930 	8771700 	4893639 	2864379 	1028266 	113479 	1472 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	6582 	385 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      9728     10954      7721     11613      6211      5657      6349      6225      6503      6424      7161      7268      7387      7481      7693      7844 
dram[1]:     10954      8611      8881      8971      5881      5879      6222      6243      6762      6774      7361      7370      7528      7567      7762      7813 
dram[2]:     11166     11098     11706     11711      6198      6299      6391      6285      6537      6526      7311      7216      7468      7446      7748      7719 
dram[3]:     11147      8054     11790      8263      6279      5718      6321      6296      6790      6433      7235      7257      7463      7511      7729      7760 
dram[4]:      9807      8400      8746      8443      6203      6270      6270      5995      6568      6770      7216      7208      7455      7445      7713      7676 
dram[5]:     11105     11096      8969     11526      6245      6282      6365      6231      6769      6788      7322      7393      7536      7551      7850      7854 
dram[6]:     10083      8014      8399      9144      6237      6112      6404      6330      6791      6561      7266      7220      7494      7436      7789      7769 
dram[7]:      8443     11132      8760      8458      6278      5929      6260      6304      6528      6505      7227      7254      7480      7469      7774      7769 
dram[8]:      8127      9794     11625     11631      6289      6292      6380      6232      6808      6477      7191      7225      7428      7422      7700      7838 
dram[9]:      8601      8490      8603     11661      6260      5852      5834      6360      6825      6828      7308      7410      7524      7558      7945      7933 
dram[10]:     11126     11119      8577     11608      6310      6373      6271      6315      6478      6495      7307      7201      7468      7434      7852      7804 
dram[11]:      8880     11131      9129      8292      6351      6273      6296      6299      6769      6500      7204      7240      7449      7508      7765      7780 
average row accesses per activate:
dram[0]:  3.853704  3.893433  3.864448  3.897865  3.846492  4.014118  3.877229  3.952861  3.866218  4.005179  3.907088  3.956236  3.945231  4.006940  4.039824  4.022824 
dram[1]:  3.939963  3.898770  3.936183  3.975295  3.862589  3.912280  3.941092  3.930385  3.882344  3.995792  3.887278  3.956658  3.892359  3.919769  3.939149  3.957407 
dram[2]:  3.994955  3.954206  3.890087  3.958652  3.924848  4.005197  3.887702  3.988557  3.983544  3.952572  3.866653  3.959912  3.888322  3.946004  3.913195  3.928886 
dram[3]:  3.870304  3.867454  3.851973  3.951858  3.952105  4.020206  3.820375  3.881303  3.889545  4.010437  3.829718  3.906943  3.860672  3.896999  3.876810  3.966626 
dram[4]:  3.876472  3.916974  3.899401  3.954275  3.913915  3.925447  3.925700  3.976496  3.856006  3.994081  3.885555  3.959054  3.863588  3.988418  3.883016  3.955239 
dram[5]:  3.926038  3.896191  3.893780  3.914122  3.855365  3.952719  3.880777  3.964362  3.926667  3.959547  3.915505  4.045631  3.812567  3.914121  3.982031  3.981070 
dram[6]:  3.842973  3.853596  3.940727  4.011680  3.877088  3.967915  3.894037  3.904526  3.947361  3.952869  3.932097  3.894265  3.914610  3.929012  3.881009  3.973783 
dram[7]:  3.842415  3.875489  3.933088  3.982459  3.871660  3.962014  3.846953  3.997230  3.879869  3.962709  3.834228  3.885899  3.944333  3.980287  3.923589  3.863117 
dram[8]:  3.873577  3.951574  3.875720  3.941658  3.844375  4.024333  3.899753  3.923997  3.923999  4.038541  3.875873  3.850824  3.973310  3.974209  3.846250  4.015735 
dram[9]:  3.880157  3.953967  3.872564  3.926109  3.907706  3.910617  3.858260  3.910933  3.851407  3.874792  3.892201  3.916718  3.862677  3.909834  3.877541  3.944968 
dram[10]:  3.924022  3.898234  3.825464  3.875000  3.914455  3.930859  3.915945  3.982576  3.851963  3.960391  3.871365  3.958542  3.929928  3.933552  3.890009  3.954110 
dram[11]:  3.900681  3.921809  3.869304  3.919385  3.893649  3.955471  3.928179  3.926254  3.911548  3.933689  3.864081  3.921123  4.020293  4.043513  3.894167  3.952906 
average row locality = 38966101/9939845 = 3.920192
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    193112    193655    192177    192994    192509    191861    193188    192750    193639    192190    192520    192478    191441    192198    190112    191006 
dram[1]:    192099    192909    191828    192820    193349    193378    192695    192819    192606    191934    192554    192333    192999    193569    191958    192580 
dram[2]:    190966    192214    192654    192587    191510    191596    192562    191389    191152    192318    192565    192535    192891    192595    192127    192937 
dram[3]:    192960    193368    192987    191825    192019    191434    193919    193990    192378    191836    193370    193143    193131    193317    192219    192426 
dram[4]:    192553    192772    192079    192078    192244    192643    192378    192569    193094    192106    192672    192507    192865    192075    192235    191957 
dram[5]:    192411    193368    192023    192600    193068    192364    192798    192197    191341    192093    192315    190492    193773    193013    190982    191831 
dram[6]:    193517    194359    191835    191431    192882    192608    192426    193128    192158    192636    191315    192925    192825    193365    192443    191962 
dram[7]:    193060    193765    191822    191549    192547    192180    193046    191647    192400    192590    193078    193800    192002    191498    192055    193821 
dram[8]:    192773    192315    192819    192407    193014    191641    191969    193094    192627    191627    192284    193989    191384    192054    193091    190926 
dram[9]:    192987    192570    191789    192604    192532    193133    193766    193506    194120    194192    192921    193553    193042    193781    192372    192916 
dram[10]:    192208    193106    193689    193317    192812    193060    192494    192407    193153    192492    193129    192357    191903    193196    192457    192522 
dram[11]:    192592    192922    192797    192762    192387    192596    192552    193325    192252    193138    192730    192869    190694    191237    192497    192553 
total dram reads = 36969354
bank skew: 194359/190112 = 1.02
chip skew: 3089784/3074598 = 1.00
number of total write accesses:
dram[0]:     30758     30900     30987     31022     31254     31032     31355     31344     31417     31354     31182     31265     31310     31334     30987     30964 
dram[1]:     30865     30800     30896     30831     31266     31236     31356     31594     31421     31299     31411     31377     31399     31449     31060     31244 
dram[2]:     30679     30897     31055     30958     31097     31064     31395     31308     31210     31253     31425     31486     31412     31238     31160     31175 
dram[3]:     30908     30819     30984     30809     31003     31090     31589     31464     31395     31134     31380     31333     31270     31377     31218     31088 
dram[4]:     30757     30762     30887     30763     31146     31318     31408     31442     31356     31148     31209     31313     31262     31198     31062     31155 
dram[5]:     30785     30937     30710     30765     31292     31191     31509     31441     31016     31128     31371     31135     31318     31303     30837     31083 
dram[6]:     31014     30950     30736     30651     31239     31184     31498     31472     31212     31238     31179     31496     31284     31385     31181     30997 
dram[7]:     30967     30963     30893     30910     31270     31284     31335     31245     31358     31218     31255     31401     31177     31135     30838     31135 
dram[8]:     30918     30917     30903     30959     31339     31108     31369     31515     31170     31177     31238     31407     31158     31288     30981     30783 
dram[9]:     30890     30853     30879     30885     31214     31363     31347     31321     31570     31549     31231     31230     31392     31413     31139     31272 
dram[10]:     30806     31033     31085     30956     31282     31217     31463     31531     31339     31280     31276     31206     31280     31399     31209     31093 
dram[11]:     30759     30757     30940     31053     31170     31288     31394     31424     31228     31286     31361     31394     31203     31210     31097     31105 
total dram writes = 5984651
bank skew: 31594/30651 = 1.03
chip skew: 499548/497821 = 1.00
average mf latency per bank:
dram[0]:        493       487       491       490       493       493       500       497       503       499       499       494       491       487       489       486
dram[1]:        481       497       484       500       487       505       489       506       493       508       484       501       479       498       478       497
dram[2]:        479       484       485       487       488       493       490       491       490       495       485       490       480       484       478       482
dram[3]:        485       490       487       491       492       493       491       497       495       500       486       494       484       489      1446       487
dram[4]:        493       486       495       490       495       492       503       497       508       502       497       492       490       487       496       489
dram[5]:        478       494       480       497       485       498       486       500       490       507       485       499       480       494       475       495
dram[6]:        486       489       484       488       492       490       492       496       496       500       485       492       479       487       481       485
dram[7]:        481       491       483       488       483       492       488       496       490       499       485       493       478       489       477       492
dram[8]:        493       482       493       487       500       490       496       495       504       496       492       489       486       484       490       483
dram[9]:        485       501       486       503       487       507       494       509       502       515       488       507       484       502       480       499
dram[10]:        485       488       490       491       490       493       491       494       497       499       490       492       483       488       486       488
dram[11]:        477       489       480       489       480       488       486       496       486       499       484       490       475       487       479       482
maximum mf latency per bank:
dram[0]:       3007      3019      3039      3074      3151      3132      3178      3194      3149      3046      2515      2331      2027      2537      2458      2165
dram[1]:       2944      3161      2891      3157      3174      3194      3183      3228      2965      3131      2067      2207      2217      2256      2281      2260
dram[2]:       2690      2635      2825      3197      2727      2760      2697      3461      2750      2759      1972      2181      1978      2173      1967      3141
dram[3]:       3034      3036      2768      2798      3067      3124      3092      3103      3313      3114      1875      2197      2634      2032      2677      3190
dram[4]:       2738      2783      3091      3094      2776      3220      2945      3222      2877      2871      2037      2723      2263      2374      2114      2522
dram[5]:       3140      3132      2890      2945      2761      2767      3186      2992      2964      2903      2113      2306      2290      2085      2349      2250
dram[6]:       2867      2674      3231      2807      2914      3187      2910      2929      2824      2865      1863      2158      2159      2034      2012      2062
dram[7]:       3203      3138      3093      3136      3096      3167      3194      3125      2862      2848      2088      3817      2243      2078      2281      2329
dram[8]:       2479      3160      2856      3331      3019      2873      2773      3003      3127      2689      2099      2158      2184      2054      2149      2495
dram[9]:       2779      2817      2840      2826      2845      2845      2906      2808      2893      2743      2136      1974      2310      2154      2269      2362
dram[10]:       2803      2671      2861      3197      2904      2578      2872      2875      2916      3041      2167      2069      2150      2351      2197      2424
dram[11]:       2657      2839      3083      2902      3063      3086      3063      3072      3440      3068      2168      2463      2201      2144      2102      2232

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18078370 n_nop=13018130 n_act=824764 n_pre=824748 n_ref_event=0 n_req=3243838 n_rd=3077830 n_rd_L2_A=0 n_write=0 n_wr_bk=498465 bw_util=0.7913
n_activity=17747490 dram_eff=0.806
bk0: 193112a 10189638i bk1: 193655a 10029683i bk2: 192177a 10207630i bk3: 192994a 10070974i bk4: 192509a 10161969i bk5: 191861a 10232977i bk6: 193188a 10180437i bk7: 192750a 10105990i bk8: 193639a 10221927i bk9: 192190a 10285715i bk10: 192520a 10344998i bk11: 192478a 10253528i bk12: 191441a 10363148i bk13: 192198a 10220714i bk14: 190112a 10445280i bk15: 191006a 10285120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745746
Row_Buffer_Locality_read = 0.768102
Row_Buffer_Locality_write = 0.331255
Bank_Level_Parallism = 7.314103
Bank_Level_Parallism_Col = 5.033983
Bank_Level_Parallism_Ready = 2.240756
write_to_read_ratio_blp_rw_average = 0.259139
GrpLevelPara = 3.082183 

BW Util details:
bwutil = 0.791287 
total_CMD = 18078370 
util_bw = 14305180 
Wasted_Col = 3169206 
Wasted_Row = 154135 
Idle = 449849 

BW Util Bottlenecks: 
RCDc_limit = 3735950 
RCDWRc_limit = 393872 
WTRc_limit = 2416486 
RTWc_limit = 4237597 
CCDLc_limit = 1866438 
rwq = 0 
CCDLc_limit_alone = 1383251 
WTRc_limit_alone = 2281481 
RTWc_limit_alone = 3889415 

Commands details: 
total_CMD = 18078370 
n_nop = 13018130 
Read = 3077830 
Write = 0 
L2_Alloc = 0 
L2_WB = 498465 
n_act = 824764 
n_pre = 824748 
n_ref = 0 
n_req = 3243838 
total_req = 3576295 

Dual Bus Interface Util: 
issued_total_row = 1649512 
issued_total_col = 3576295 
Row_Bus_Util =  0.091242 
CoL_Bus_Util = 0.197822 
Either_Row_CoL_Bus_Util = 0.279906 
Issued_on_Two_Bus_Simul_Util = 0.009158 
issued_two_Eff = 0.032719 
queue_avg = 32.158524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.1585
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18078370 n_nop=13007861 n_act=827544 n_pre=827528 n_ref_event=0 n_req=3249208 n_rd=3082430 n_rd_L2_A=0 n_write=0 n_wr_bk=499504 bw_util=0.7925
n_activity=17760049 dram_eff=0.8067
bk0: 192099a 10280713i bk1: 192909a 10067026i bk2: 191828a 10249635i bk3: 192820a 10147682i bk4: 193349a 10191899i bk5: 193378a 10053773i bk6: 192695a 10228196i bk7: 192819a 10059612i bk8: 192606a 10308166i bk9: 191934a 10290789i bk10: 192554a 10286087i bk11: 192333a 10239688i bk12: 192999a 10236722i bk13: 193569a 10055902i bk14: 191958a 10338298i bk15: 192580a 10146173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745310
Row_Buffer_Locality_read = 0.767817
Row_Buffer_Locality_write = 0.329342
Bank_Level_Parallism = 7.332112
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 2.237200
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.792535 
total_CMD = 18078370 
util_bw = 14327736 
Wasted_Col = 3164695 
Wasted_Row = 151868 
Idle = 434071 

BW Util Bottlenecks: 
RCDc_limit = 3721821 
RCDWRc_limit = 395705 
WTRc_limit = 2412171 
RTWc_limit = 4298385 
CCDLc_limit = 1883424 
rwq = 0 
CCDLc_limit_alone = 1395161 
WTRc_limit_alone = 2275531 
RTWc_limit_alone = 3946762 

Commands details: 
total_CMD = 18078370 
n_nop = 13007861 
Read = 3082430 
Write = 0 
L2_Alloc = 0 
L2_WB = 499504 
n_act = 827544 
n_pre = 827528 
n_ref = 0 
n_req = 3249208 
total_req = 3581934 

Dual Bus Interface Util: 
issued_total_row = 1655072 
issued_total_col = 3581934 
Row_Bus_Util =  0.091550 
CoL_Bus_Util = 0.198134 
Either_Row_CoL_Bus_Util = 0.280474 
Issued_on_Two_Bus_Simul_Util = 0.009210 
issued_two_Eff = 0.032836 
queue_avg = 32.510857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5109
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18078370 n_nop=13024298 n_act=822599 n_pre=822583 n_ref_event=0 n_req=3240761 n_rd=3074598 n_rd_L2_A=0 n_write=0 n_wr_bk=498812 bw_util=0.7906
n_activity=17758683 dram_eff=0.8049
bk0: 190966a 10409504i bk1: 192214a 10166102i bk2: 192654a 10211791i bk3: 192587a 10117679i bk4: 191510a 10359807i bk5: 191596a 10258841i bk6: 192562a 10247150i bk7: 191389a 10204434i bk8: 191152a 10519489i bk9: 192318a 10279480i bk10: 192565a 10332739i bk11: 192535a 10241865i bk12: 192891a 10284962i bk13: 192595a 10185799i bk14: 192127a 10352243i bk15: 192937a 10141116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746172
Row_Buffer_Locality_read = 0.768524
Row_Buffer_Locality_write = 0.332595
Bank_Level_Parallism = 7.266744
Bank_Level_Parallism_Col = 5.002061
Bank_Level_Parallism_Ready = 2.222968
write_to_read_ratio_blp_rw_average = 0.259161
GrpLevelPara = 3.075065 

BW Util details:
bwutil = 0.790649 
total_CMD = 18078370 
util_bw = 14293640 
Wasted_Col = 3195500 
Wasted_Row = 154157 
Idle = 435073 

BW Util Bottlenecks: 
RCDc_limit = 3754387 
RCDWRc_limit = 396625 
WTRc_limit = 2414638 
RTWc_limit = 4270981 
CCDLc_limit = 1891169 
rwq = 0 
CCDLc_limit_alone = 1402150 
WTRc_limit_alone = 2277515 
RTWc_limit_alone = 3919085 

Commands details: 
total_CMD = 18078370 
n_nop = 13024298 
Read = 3074598 
Write = 0 
L2_Alloc = 0 
L2_WB = 498812 
n_act = 822599 
n_pre = 822583 
n_ref = 0 
n_req = 3240761 
total_req = 3573410 

Dual Bus Interface Util: 
issued_total_row = 1645182 
issued_total_col = 3573410 
Row_Bus_Util =  0.091003 
CoL_Bus_Util = 0.197662 
Either_Row_CoL_Bus_Util = 0.279565 
Issued_on_Two_Bus_Simul_Util = 0.009100 
issued_two_Eff = 0.032552 
queue_avg = 31.806595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8066
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18078370 n_nop=12997293 n_act=833080 n_pre=833064 n_ref_event=0 n_req=3250891 n_rd=3084322 n_rd_L2_A=0 n_write=0 n_wr_bk=498861 bw_util=0.7928
n_activity=17767159 dram_eff=0.8067
bk0: 192960a 10129657i bk1: 193368a 9988626i bk2: 192987a 10105500i bk3: 191825a 10134400i bk4: 192019a 10320399i bk5: 191434a 10243003i bk6: 193919a 10073445i bk7: 193990a 9943859i bk8: 192378a 10275285i bk9: 191836a 10287132i bk10: 193370a 10142304i bk11: 193143a 10132019i bk12: 193131a 10147071i bk13: 193317a 10028937i bk14: 192219a 10182824i bk15: 192426a 10137069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743739
Row_Buffer_Locality_read = 0.766439
Row_Buffer_Locality_write = 0.323410
Bank_Level_Parallism = 7.380643
Bank_Level_Parallism_Col = 5.068633
Bank_Level_Parallism_Ready = 2.242078
write_to_read_ratio_blp_rw_average = 0.262385
GrpLevelPara = 3.097863 

BW Util details:
bwutil = 0.792811 
total_CMD = 18078370 
util_bw = 14332732 
Wasted_Col = 3169449 
Wasted_Row = 149288 
Idle = 426901 

BW Util Bottlenecks: 
RCDc_limit = 3741355 
RCDWRc_limit = 401871 
WTRc_limit = 2423106 
RTWc_limit = 4395646 
CCDLc_limit = 1881901 
rwq = 0 
CCDLc_limit_alone = 1389424 
WTRc_limit_alone = 2288584 
RTWc_limit_alone = 4037691 

Commands details: 
total_CMD = 18078370 
n_nop = 12997293 
Read = 3084322 
Write = 0 
L2_Alloc = 0 
L2_WB = 498861 
n_act = 833080 
n_pre = 833064 
n_ref = 0 
n_req = 3250891 
total_req = 3583183 

Dual Bus Interface Util: 
issued_total_row = 1666144 
issued_total_col = 3583183 
Row_Bus_Util =  0.092162 
CoL_Bus_Util = 0.198203 
Either_Row_CoL_Bus_Util = 0.281058 
Issued_on_Two_Bus_Simul_Util = 0.009307 
issued_two_Eff = 0.033113 
queue_avg = 32.690872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6909
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18078370 n_nop=13012783 n_act=827166 n_pre=827150 n_ref_event=0 n_req=3244830 n_rd=3078827 n_rd_L2_A=0 n_write=0 n_wr_bk=498186 bw_util=0.7914
n_activity=17750105 dram_eff=0.8061
bk0: 192553a 10212588i bk1: 192772a 10132316i bk2: 192079a 10228427i bk3: 192078a 10132565i bk4: 192244a 10281587i bk5: 192643a 10117639i bk6: 192378a 10267062i bk7: 192569a 10173633i bk8: 193094a 10228595i bk9: 192106a 10287649i bk10: 192672a 10302638i bk11: 192507a 10238301i bk12: 192865a 10225192i bk13: 192075a 10209731i bk14: 192235a 10251970i bk15: 191957a 10138587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745083
Row_Buffer_Locality_read = 0.767353
Row_Buffer_Locality_write = 0.332048
Bank_Level_Parallism = 7.320712
Bank_Level_Parallism_Col = 5.023987
Bank_Level_Parallism_Ready = 2.224924
write_to_read_ratio_blp_rw_average = 0.260183
GrpLevelPara = 3.083868 

BW Util details:
bwutil = 0.791446 
total_CMD = 18078370 
util_bw = 14308052 
Wasted_Col = 3175386 
Wasted_Row = 152421 
Idle = 442511 

BW Util Bottlenecks: 
RCDc_limit = 3746995 
RCDWRc_limit = 395034 
WTRc_limit = 2423067 
RTWc_limit = 4291332 
CCDLc_limit = 1882780 
rwq = 0 
CCDLc_limit_alone = 1396979 
WTRc_limit_alone = 2287290 
RTWc_limit_alone = 3941308 

Commands details: 
total_CMD = 18078370 
n_nop = 13012783 
Read = 3078827 
Write = 0 
L2_Alloc = 0 
L2_WB = 498186 
n_act = 827166 
n_pre = 827150 
n_ref = 0 
n_req = 3244830 
total_req = 3577013 

Dual Bus Interface Util: 
issued_total_row = 1654316 
issued_total_col = 3577013 
Row_Bus_Util =  0.091508 
CoL_Bus_Util = 0.197861 
Either_Row_CoL_Bus_Util = 0.280202 
Issued_on_Two_Bus_Simul_Util = 0.009168 
issued_two_Eff = 0.032719 
queue_avg = 32.189331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.1893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18078370 n_nop=13017656 n_act=826080 n_pre=826064 n_ref_event=0 n_req=3242635 n_rd=3076669 n_rd_L2_A=0 n_write=0 n_wr_bk=497821 bw_util=0.7909
n_activity=17757739 dram_eff=0.8052
bk0: 192411a 10256180i bk1: 193368a 10063775i bk2: 192023a 10216411i bk3: 192600a 10098036i bk4: 193068a 10177300i bk5: 192364a 10223467i bk6: 192798a 10200983i bk7: 192197a 10150393i bk8: 191341a 10400695i bk9: 192093a 10285930i bk10: 192315a 10352389i bk11: 190492a 10426986i bk12: 193773a 10125361i bk13: 193013a 10125343i bk14: 190982a 10458563i bk15: 191831a 10227693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745245
Row_Buffer_Locality_read = 0.767690
Row_Buffer_Locality_write = 0.329176
Bank_Level_Parallism = 7.299552
Bank_Level_Parallism_Col = 5.014488
Bank_Level_Parallism_Ready = 2.234409
write_to_read_ratio_blp_rw_average = 0.258666
GrpLevelPara = 3.082411 

BW Util details:
bwutil = 0.790888 
total_CMD = 18078370 
util_bw = 14297960 
Wasted_Col = 3185056 
Wasted_Row = 156346 
Idle = 439008 

BW Util Bottlenecks: 
RCDc_limit = 3747685 
RCDWRc_limit = 398396 
WTRc_limit = 2417514 
RTWc_limit = 4246386 
CCDLc_limit = 1867666 
rwq = 0 
CCDLc_limit_alone = 1388589 
WTRc_limit_alone = 2283037 
RTWc_limit_alone = 3901786 

Commands details: 
total_CMD = 18078370 
n_nop = 13017656 
Read = 3076669 
Write = 0 
L2_Alloc = 0 
L2_WB = 497821 
n_act = 826080 
n_pre = 826064 
n_ref = 0 
n_req = 3242635 
total_req = 3574490 

Dual Bus Interface Util: 
issued_total_row = 1652144 
issued_total_col = 3574490 
Row_Bus_Util =  0.091388 
CoL_Bus_Util = 0.197722 
Either_Row_CoL_Bus_Util = 0.279932 
Issued_on_Two_Bus_Simul_Util = 0.009178 
issued_two_Eff = 0.032786 
queue_avg = 31.769203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.7692
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18078370 n_nop=13006552 n_act=828780 n_pre=828764 n_ref_event=0 n_req=3248152 n_rd=3081815 n_rd_L2_A=0 n_write=0 n_wr_bk=498716 bw_util=0.7922
n_activity=17761441 dram_eff=0.8064
bk0: 193517a 10098249i bk1: 194359a 9921566i bk2: 191835a 10230586i bk3: 191431a 10225080i bk4: 192882a 10166710i bk5: 192608a 10172396i bk6: 192426a 10208907i bk7: 193128a 10033265i bk8: 192158a 10401247i bk9: 192636a 10199970i bk10: 191315a 10396061i bk11: 192925a 10115673i bk12: 192825a 10301709i bk13: 193365a 10102978i bk14: 192443a 10243612i bk15: 191962a 10175771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744847
Row_Buffer_Locality_read = 0.767298
Row_Buffer_Locality_write = 0.328893
Bank_Level_Parallism = 7.340731
Bank_Level_Parallism_Col = 5.049686
Bank_Level_Parallism_Ready = 2.242361
write_to_read_ratio_blp_rw_average = 0.260006
GrpLevelPara = 3.088398 

BW Util details:
bwutil = 0.792224 
total_CMD = 18078370 
util_bw = 14322124 
Wasted_Col = 3172104 
Wasted_Row = 151982 
Idle = 432160 

BW Util Bottlenecks: 
RCDc_limit = 3727848 
RCDWRc_limit = 399203 
WTRc_limit = 2421011 
RTWc_limit = 4313629 
CCDLc_limit = 1895068 
rwq = 0 
CCDLc_limit_alone = 1405305 
WTRc_limit_alone = 2283287 
RTWc_limit_alone = 3961590 

Commands details: 
total_CMD = 18078370 
n_nop = 13006552 
Read = 3081815 
Write = 0 
L2_Alloc = 0 
L2_WB = 498716 
n_act = 828780 
n_pre = 828764 
n_ref = 0 
n_req = 3248152 
total_req = 3580531 

Dual Bus Interface Util: 
issued_total_row = 1657544 
issued_total_col = 3580531 
Row_Bus_Util =  0.091687 
CoL_Bus_Util = 0.198056 
Either_Row_CoL_Bus_Util = 0.280546 
Issued_on_Two_Bus_Simul_Util = 0.009196 
issued_two_Eff = 0.032781 
queue_avg = 32.457840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4578
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18078370 n_nop=13005705 n_act=830393 n_pre=830377 n_ref_event=0 n_req=3247392 n_rd=3080860 n_rd_L2_A=0 n_write=0 n_wr_bk=498384 bw_util=0.7919
n_activity=17759758 dram_eff=0.8061
bk0: 193060a 10090342i bk1: 193765a 9933292i bk2: 191822a 10215721i bk3: 191549a 10204900i bk4: 192547a 10148864i bk5: 192180a 10132193i bk6: 193046a 10132278i bk7: 191647a 10190521i bk8: 192400a 10258462i bk9: 192590a 10228268i bk10: 193078a 10226043i bk11: 193800a 10108128i bk12: 192002a 10343498i bk13: 191498a 10189745i bk14: 192055a 10320846i bk15: 193821a 9969349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744290
Row_Buffer_Locality_read = 0.766712
Row_Buffer_Locality_write = 0.329486
Bank_Level_Parallism = 7.360700
Bank_Level_Parallism_Col = 5.050869
Bank_Level_Parallism_Ready = 2.237948
write_to_read_ratio_blp_rw_average = 0.260341
GrpLevelPara = 3.088335 

BW Util details:
bwutil = 0.791940 
total_CMD = 18078370 
util_bw = 14316976 
Wasted_Col = 3175075 
Wasted_Row = 149953 
Idle = 436366 

BW Util Bottlenecks: 
RCDc_limit = 3748378 
RCDWRc_limit = 397712 
WTRc_limit = 2418796 
RTWc_limit = 4336774 
CCDLc_limit = 1887204 
rwq = 0 
CCDLc_limit_alone = 1398257 
WTRc_limit_alone = 2282553 
RTWc_limit_alone = 3984070 

Commands details: 
total_CMD = 18078370 
n_nop = 13005705 
Read = 3080860 
Write = 0 
L2_Alloc = 0 
L2_WB = 498384 
n_act = 830393 
n_pre = 830377 
n_ref = 0 
n_req = 3247392 
total_req = 3579244 

Dual Bus Interface Util: 
issued_total_row = 1660770 
issued_total_col = 3579244 
Row_Bus_Util =  0.091865 
CoL_Bus_Util = 0.197985 
Either_Row_CoL_Bus_Util = 0.280593 
Issued_on_Two_Bus_Simul_Util = 0.009257 
issued_two_Eff = 0.032990 
queue_avg = 32.335270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3353
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18078370 n_nop=13016411 n_act=826283 n_pre=826267 n_ref_event=0 n_req=3243895 n_rd=3078014 n_rd_L2_A=0 n_write=0 n_wr_bk=498230 bw_util=0.7913
n_activity=17753958 dram_eff=0.8057
bk0: 192773a 10144973i bk1: 192315a 10158038i bk2: 192819a 10151369i bk3: 192407a 10100366i bk4: 193014a 10134683i bk5: 191641a 10231083i bk6: 191969a 10257286i bk7: 193094a 10079553i bk8: 192627a 10350288i bk9: 191627a 10365854i bk10: 192284a 10312104i bk11: 193989a 10102533i bk12: 191384a 10405097i bk13: 192054a 10253815i bk14: 193091a 10191632i bk15: 190926a 10329606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745282
Row_Buffer_Locality_read = 0.767694
Row_Buffer_Locality_write = 0.329411
Bank_Level_Parallism = 7.310503
Bank_Level_Parallism_Col = 5.025170
Bank_Level_Parallism_Ready = 2.233728
write_to_read_ratio_blp_rw_average = 0.259831
GrpLevelPara = 3.082011 

BW Util details:
bwutil = 0.791276 
total_CMD = 18078370 
util_bw = 14304976 
Wasted_Col = 3184011 
Wasted_Row = 150557 
Idle = 438826 

BW Util Bottlenecks: 
RCDc_limit = 3750620 
RCDWRc_limit = 397108 
WTRc_limit = 2420131 
RTWc_limit = 4286097 
CCDLc_limit = 1880923 
rwq = 0 
CCDLc_limit_alone = 1398044 
WTRc_limit_alone = 2285225 
RTWc_limit_alone = 3938124 

Commands details: 
total_CMD = 18078370 
n_nop = 13016411 
Read = 3078014 
Write = 0 
L2_Alloc = 0 
L2_WB = 498230 
n_act = 826283 
n_pre = 826267 
n_ref = 0 
n_req = 3243895 
total_req = 3576244 

Dual Bus Interface Util: 
issued_total_row = 1652550 
issued_total_col = 3576244 
Row_Bus_Util =  0.091410 
CoL_Bus_Util = 0.197819 
Either_Row_CoL_Bus_Util = 0.280001 
Issued_on_Two_Bus_Simul_Util = 0.009228 
issued_two_Eff = 0.032959 
queue_avg = 31.822582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8226
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18078370 n_nop=12987340 n_act=835840 n_pre=835824 n_ref_event=0 n_req=3256959 n_rd=3089784 n_rd_L2_A=0 n_write=0 n_wr_bk=499548 bw_util=0.7942
n_activity=17759731 dram_eff=0.8084
bk0: 192987a 10075897i bk1: 192570a 10068864i bk2: 191789a 10156394i bk3: 192604a 10036320i bk4: 192532a 10187010i bk5: 193133a 10004206i bk6: 193766a 10075736i bk7: 193506a 9988003i bk8: 194120a 10063101i bk9: 194192a 9989566i bk10: 192921a 10257496i bk11: 193553a 10116535i bk12: 193042a 10145727i bk13: 193781a 10028254i bk14: 192372a 10173472i bk15: 192916a 10020862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743369
Row_Buffer_Locality_read = 0.765903
Row_Buffer_Locality_write = 0.326885
Bank_Level_Parallism = 7.433855
Bank_Level_Parallism_Col = 5.092770
Bank_Level_Parallism_Ready = 2.257089
write_to_read_ratio_blp_rw_average = 0.260768
GrpLevelPara = 3.101466 

BW Util details:
bwutil = 0.794172 
total_CMD = 18078370 
util_bw = 14357328 
Wasted_Col = 3144729 
Wasted_Row = 143994 
Idle = 432319 

BW Util Bottlenecks: 
RCDc_limit = 3731644 
RCDWRc_limit = 395572 
WTRc_limit = 2420562 
RTWc_limit = 4358953 
CCDLc_limit = 1879058 
rwq = 0 
CCDLc_limit_alone = 1384320 
WTRc_limit_alone = 2284014 
RTWc_limit_alone = 4000763 

Commands details: 
total_CMD = 18078370 
n_nop = 12987340 
Read = 3089784 
Write = 0 
L2_Alloc = 0 
L2_WB = 499548 
n_act = 835840 
n_pre = 835824 
n_ref = 0 
n_req = 3256959 
total_req = 3589332 

Dual Bus Interface Util: 
issued_total_row = 1671664 
issued_total_col = 3589332 
Row_Bus_Util =  0.092468 
CoL_Bus_Util = 0.198543 
Either_Row_CoL_Bus_Util = 0.281609 
Issued_on_Two_Bus_Simul_Util = 0.009402 
issued_two_Eff = 0.033385 
queue_avg = 33.141991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.142
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18078370 n_nop=13000831 n_act=830900 n_pre=830884 n_ref_event=0 n_req=3251314 n_rd=3084302 n_rd_L2_A=0 n_write=0 n_wr_bk=499455 bw_util=0.7929
n_activity=17760481 dram_eff=0.8071
bk0: 192208a 10228639i bk1: 193106a 10024459i bk2: 193689a 10032465i bk3: 193317a 9991997i bk4: 192812a 10231321i bk5: 193060a 10052752i bk6: 192494a 10240986i bk7: 192407a 10103519i bk8: 193153a 10177657i bk9: 192492a 10205446i bk10: 193129a 10224248i bk11: 192357a 10196546i bk12: 191903a 10299090i bk13: 193196a 10095217i bk14: 192457a 10186437i bk15: 192522a 10118239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744443
Row_Buffer_Locality_read = 0.766874
Row_Buffer_Locality_write = 0.330198
Bank_Level_Parallism = 7.373559
Bank_Level_Parallism_Col = 5.050798
Bank_Level_Parallism_Ready = 2.238290
write_to_read_ratio_blp_rw_average = 0.260936
GrpLevelPara = 3.089968 

BW Util details:
bwutil = 0.792938 
total_CMD = 18078370 
util_bw = 14335028 
Wasted_Col = 3163598 
Wasted_Row = 148855 
Idle = 430889 

BW Util Bottlenecks: 
RCDc_limit = 3721816 
RCDWRc_limit = 397757 
WTRc_limit = 2409338 
RTWc_limit = 4330035 
CCDLc_limit = 1903277 
rwq = 0 
CCDLc_limit_alone = 1410398 
WTRc_limit_alone = 2272424 
RTWc_limit_alone = 3974070 

Commands details: 
total_CMD = 18078370 
n_nop = 13000831 
Read = 3084302 
Write = 0 
L2_Alloc = 0 
L2_WB = 499455 
n_act = 830900 
n_pre = 830884 
n_ref = 0 
n_req = 3251314 
total_req = 3583757 

Dual Bus Interface Util: 
issued_total_row = 1661784 
issued_total_col = 3583757 
Row_Bus_Util =  0.091921 
CoL_Bus_Util = 0.198235 
Either_Row_CoL_Bus_Util = 0.280863 
Issued_on_Two_Bus_Simul_Util = 0.009293 
issued_two_Eff = 0.033087 
queue_avg = 32.753357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7534
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18078370 n_nop=13012931 n_act=826465 n_pre=826449 n_ref_event=0 n_req=3246226 n_rd=3079903 n_rd_L2_A=0 n_write=0 n_wr_bk=498669 bw_util=0.7918
n_activity=17761683 dram_eff=0.8059
bk0: 192592a 10227760i bk1: 192922a 10072929i bk2: 192797a 10160442i bk3: 192762a 10062169i bk4: 192387a 10264715i bk5: 192596a 10102114i bk6: 192552a 10265624i bk7: 193325a 10069050i bk8: 192252a 10377082i bk9: 193138a 10203875i bk10: 192730a 10222745i bk11: 192869a 10163825i bk12: 190694a 10476103i bk13: 191237a 10258480i bk14: 192497a 10240877i bk15: 192553a 10157240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745409
Row_Buffer_Locality_read = 0.767694
Row_Buffer_Locality_write = 0.332738
Bank_Level_Parallism = 7.323889
Bank_Level_Parallism_Col = 5.035157
Bank_Level_Parallism_Ready = 2.238360
write_to_read_ratio_blp_rw_average = 0.259437
GrpLevelPara = 3.087766 

BW Util details:
bwutil = 0.791791 
total_CMD = 18078370 
util_bw = 14314288 
Wasted_Col = 3178261 
Wasted_Row = 150882 
Idle = 434939 

BW Util Bottlenecks: 
RCDc_limit = 3736309 
RCDWRc_limit = 397918 
WTRc_limit = 2413906 
RTWc_limit = 4324557 
CCDLc_limit = 1886897 
rwq = 0 
CCDLc_limit_alone = 1398557 
WTRc_limit_alone = 2277664 
RTWc_limit_alone = 3972459 

Commands details: 
total_CMD = 18078370 
n_nop = 13012931 
Read = 3079903 
Write = 0 
L2_Alloc = 0 
L2_WB = 498669 
n_act = 826465 
n_pre = 826449 
n_ref = 0 
n_req = 3246226 
total_req = 3578572 

Dual Bus Interface Util: 
issued_total_row = 1652914 
issued_total_col = 3578572 
Row_Bus_Util =  0.091430 
CoL_Bus_Util = 0.197948 
Either_Row_CoL_Bus_Util = 0.280193 
Issued_on_Two_Bus_Simul_Util = 0.009185 
issued_two_Eff = 0.032780 
queue_avg = 32.201099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2011

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2187762, Miss = 1538699, Miss_rate = 0.703, Pending_hits = 59653, Reservation_fails = 3788
L2_cache_bank[1]: Access = 2139048, Miss = 1539133, Miss_rate = 0.720, Pending_hits = 12738, Reservation_fails = 3293
L2_cache_bank[2]: Access = 2149129, Miss = 1540094, Miss_rate = 0.717, Pending_hits = 12494, Reservation_fails = 3605
L2_cache_bank[3]: Access = 2209356, Miss = 1542347, Miss_rate = 0.698, Pending_hits = 12504, Reservation_fails = 2252
L2_cache_bank[4]: Access = 2172898, Miss = 1536430, Miss_rate = 0.707, Pending_hits = 12561, Reservation_fails = 2695
L2_cache_bank[5]: Access = 2141839, Miss = 1538174, Miss_rate = 0.718, Pending_hits = 12238, Reservation_fails = 2690
L2_cache_bank[6]: Access = 3001478, Miss = 1543018, Miss_rate = 0.514, Pending_hits = 12818, Reservation_fails = 4088
L2_cache_bank[7]: Access = 2138649, Miss = 1541343, Miss_rate = 0.721, Pending_hits = 13032, Reservation_fails = 3664
L2_cache_bank[8]: Access = 2198301, Miss = 1540122, Miss_rate = 0.701, Pending_hits = 60222, Reservation_fails = 3770
L2_cache_bank[9]: Access = 2137198, Miss = 1538711, Miss_rate = 0.720, Pending_hits = 12633, Reservation_fails = 3620
L2_cache_bank[10]: Access = 2141925, Miss = 1538714, Miss_rate = 0.718, Pending_hits = 12697, Reservation_fails = 3213
L2_cache_bank[11]: Access = 2205672, Miss = 1537962, Miss_rate = 0.697, Pending_hits = 12810, Reservation_fails = 2172
L2_cache_bank[12]: Access = 2180844, Miss = 1539403, Miss_rate = 0.706, Pending_hits = 12283, Reservation_fails = 3791
L2_cache_bank[13]: Access = 2150054, Miss = 1542418, Miss_rate = 0.717, Pending_hits = 12708, Reservation_fails = 3807
L2_cache_bank[14]: Access = 2137955, Miss = 1540014, Miss_rate = 0.720, Pending_hits = 12494, Reservation_fails = 4467
L2_cache_bank[15]: Access = 2137920, Miss = 1540853, Miss_rate = 0.721, Pending_hits = 13196, Reservation_fails = 3775
L2_cache_bank[16]: Access = 2195181, Miss = 1539962, Miss_rate = 0.702, Pending_hits = 60461, Reservation_fails = 2252
L2_cache_bank[17]: Access = 2133485, Miss = 1538056, Miss_rate = 0.721, Pending_hits = 12827, Reservation_fails = 2853
L2_cache_bank[18]: Access = 2153153, Miss = 1543535, Miss_rate = 0.717, Pending_hits = 13131, Reservation_fails = 2676
L2_cache_bank[19]: Access = 2221535, Miss = 1546259, Miss_rate = 0.696, Pending_hits = 13058, Reservation_fails = 2892
L2_cache_bank[20]: Access = 2185771, Miss = 1541849, Miss_rate = 0.705, Pending_hits = 12466, Reservation_fails = 1799
L2_cache_bank[21]: Access = 2145889, Miss = 1542464, Miss_rate = 0.719, Pending_hits = 12646, Reservation_fails = 4291
L2_cache_bank[22]: Access = 2135353, Miss = 1538507, Miss_rate = 0.720, Pending_hits = 12331, Reservation_fails = 3421
L2_cache_bank[23]: Access = 2138470, Miss = 1541408, Miss_rate = 0.721, Pending_hits = 12047, Reservation_fails = 1956
L2_total_cache_accesses = 52738865
L2_total_cache_misses = 36969475
L2_total_cache_miss_rate = 0.7010
L2_total_cache_pending_hits = 446048
L2_total_cache_reservation_fails = 76830
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4300781
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 446045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13061018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 76830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23908336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 446045
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11022561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 41716180
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11022685
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 74507
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.219

icnt_total_pkts_mem_to_simt=52738865
icnt_total_pkts_simt_to_mem=52738865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 52738865
Req_Network_cycles = 7049565
Req_Network_injected_packets_per_cycle =       7.4812 
Req_Network_conflicts_per_cycle =       2.4620
Req_Network_conflicts_per_cycle_util =       2.4862
Req_Bank_Level_Parallism =       7.5546
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.7363
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3845

Reply_Network_injected_packets_num = 52738865
Reply_Network_cycles = 7049565
Reply_Network_injected_packets_per_cycle =        7.4812
Reply_Network_conflicts_per_cycle =        5.0072
Reply_Network_conflicts_per_cycle_util =       5.0534
Reply_Bank_Level_Parallism =       7.5503
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0817
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2494
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 20 hrs, 42 min, 53 sec (74573 sec)
gpgpu_simulation_rate = 43521 (inst/sec)
gpgpu_simulation_rate = 94 (cycle/sec)
gpgpu_silicon_slowdown = 14521276x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddf21031c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210300..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf2102f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8875cc56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 11: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 11 
gpu_sim_cycle = 946228
gpu_sim_insn = 440781284
gpu_ipc =     465.8299
gpu_tot_sim_cycle = 7995793
gpu_tot_sim_insn = 3686298395
gpu_tot_ipc =     461.0298
gpu_tot_issued_cta = 332321
gpu_occupancy = 74.2435% 
gpu_tot_occupancy = 75.9914% 
max_total_param_size = 0
gpu_stall_dramfull = 353638
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.2056
partiton_level_parallism_total  =       7.4485
partiton_level_parallism_util =       7.2651
partiton_level_parallism_util_total  =       7.5223
L2_BW  =     314.7426 GB/Sec
L2_BW_total  =     325.3526 GB/Sec
gpu_total_sim_rate=43881

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4272845, Miss = 1614687, Miss_rate = 0.378, Pending_hits = 506562, Reservation_fails = 865115
	L1D_cache_core[1]: Access = 4282911, Miss = 1618430, Miss_rate = 0.378, Pending_hits = 507607, Reservation_fails = 875506
	L1D_cache_core[2]: Access = 4281002, Miss = 1616217, Miss_rate = 0.378, Pending_hits = 506742, Reservation_fails = 867740
	L1D_cache_core[3]: Access = 4281740, Miss = 1617163, Miss_rate = 0.378, Pending_hits = 508475, Reservation_fails = 869604
	L1D_cache_core[4]: Access = 4278464, Miss = 1616464, Miss_rate = 0.378, Pending_hits = 506614, Reservation_fails = 867396
	L1D_cache_core[5]: Access = 4286598, Miss = 1620231, Miss_rate = 0.378, Pending_hits = 507779, Reservation_fails = 856817
	L1D_cache_core[6]: Access = 4272238, Miss = 1615890, Miss_rate = 0.378, Pending_hits = 506728, Reservation_fails = 858098
	L1D_cache_core[7]: Access = 4282587, Miss = 1619898, Miss_rate = 0.378, Pending_hits = 508216, Reservation_fails = 860038
	L1D_cache_core[8]: Access = 4274993, Miss = 1617913, Miss_rate = 0.378, Pending_hits = 507334, Reservation_fails = 856473
	L1D_cache_core[9]: Access = 4267957, Miss = 1614325, Miss_rate = 0.378, Pending_hits = 505899, Reservation_fails = 876277
	L1D_cache_core[10]: Access = 4272541, Miss = 1614520, Miss_rate = 0.378, Pending_hits = 506878, Reservation_fails = 857064
	L1D_cache_core[11]: Access = 4281936, Miss = 1619670, Miss_rate = 0.378, Pending_hits = 508774, Reservation_fails = 866548
	L1D_cache_core[12]: Access = 4278807, Miss = 1615229, Miss_rate = 0.377, Pending_hits = 507902, Reservation_fails = 861184
	L1D_cache_core[13]: Access = 4283868, Miss = 1618674, Miss_rate = 0.378, Pending_hits = 507864, Reservation_fails = 871318
	L1D_cache_core[14]: Access = 4288757, Miss = 1617846, Miss_rate = 0.377, Pending_hits = 508641, Reservation_fails = 866737
	L1D_cache_core[15]: Access = 4277633, Miss = 1619876, Miss_rate = 0.379, Pending_hits = 507070, Reservation_fails = 857994
	L1D_cache_core[16]: Access = 4278736, Miss = 1615102, Miss_rate = 0.377, Pending_hits = 507698, Reservation_fails = 865337
	L1D_cache_core[17]: Access = 4281256, Miss = 1618624, Miss_rate = 0.378, Pending_hits = 506908, Reservation_fails = 865503
	L1D_cache_core[18]: Access = 4273366, Miss = 1614396, Miss_rate = 0.378, Pending_hits = 506472, Reservation_fails = 850495
	L1D_cache_core[19]: Access = 4286071, Miss = 1620401, Miss_rate = 0.378, Pending_hits = 507438, Reservation_fails = 856541
	L1D_cache_core[20]: Access = 4285977, Miss = 1619505, Miss_rate = 0.378, Pending_hits = 508657, Reservation_fails = 875814
	L1D_cache_core[21]: Access = 4279061, Miss = 1620745, Miss_rate = 0.379, Pending_hits = 508236, Reservation_fails = 863277
	L1D_cache_core[22]: Access = 4291449, Miss = 1623799, Miss_rate = 0.378, Pending_hits = 509131, Reservation_fails = 869534
	L1D_cache_core[23]: Access = 4282138, Miss = 1618324, Miss_rate = 0.378, Pending_hits = 507872, Reservation_fails = 877017
	L1D_cache_core[24]: Access = 4281837, Miss = 1617415, Miss_rate = 0.378, Pending_hits = 506621, Reservation_fails = 855044
	L1D_cache_core[25]: Access = 4285670, Miss = 1619659, Miss_rate = 0.378, Pending_hits = 508869, Reservation_fails = 866904
	L1D_cache_core[26]: Access = 4264603, Miss = 1616326, Miss_rate = 0.379, Pending_hits = 506091, Reservation_fails = 877758
	L1D_cache_core[27]: Access = 4276135, Miss = 1616772, Miss_rate = 0.378, Pending_hits = 505981, Reservation_fails = 866559
	L1D_cache_core[28]: Access = 4270091, Miss = 1615848, Miss_rate = 0.378, Pending_hits = 506660, Reservation_fails = 877810
	L1D_cache_core[29]: Access = 4286123, Miss = 1620558, Miss_rate = 0.378, Pending_hits = 509653, Reservation_fails = 863992
	L1D_total_cache_accesses = 128387390
	L1D_total_cache_misses = 48534507
	L1D_total_cache_miss_rate = 0.3780
	L1D_total_cache_pending_hits = 15225372
	L1D_total_cache_reservation_fails = 25965494
	L1D_cache_data_port_util = 0.272
	L1D_cache_fill_port_util = 0.204
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53604969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15225372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20612388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25759573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27921974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15225372
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11022542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 205921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117364703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11022687

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 22542032
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3217541
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 205921
ctas_completed 332321, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
166370, 167925, 167475, 167482, 167373, 168053, 167978, 168504, 167337, 168580, 170705, 168173, 170115, 169231, 169857, 169919, 167395, 168488, 167643, 167704, 167768, 168210, 167797, 167498, 168500, 168428, 168973, 169450, 169015, 169185, 168598, 169336, 
gpgpu_n_tot_thrd_icount = 5179785696
gpgpu_n_tot_w_icount = 161868303
gpgpu_n_stall_shd_mem = 26611284
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 48534362
gpgpu_n_mem_write_global = 11022687
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 474979296
gpgpu_n_store_insn = 68077385
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 309360640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12956972
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13654312
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25804889	W0_Idle:1907177	W0_Scoreboard:762484435	W1:12159074	W2:6101693	W3:3464752	W4:2955329	W5:2314965	W6:2175735	W7:1803101	W8:1619236	W9:1374262	W10:1172876	W11:974365	W12:829308	W13:697781	W14:598977	W15:531271	W16:488958	W17:439416	W18:436624	W19:445033	W20:498055	W21:567518	W22:690254	W23:836425	W24:977029	W25:1137137	W26:1374957	W27:1566447	W28:1836480	W29:2301717	W30:3468418	W31:6845551	W32:99185559
single_issue_nums: WS0:40384697	WS1:40499431	WS2:40521292	WS3:40462883	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 388274896 {8:48534362,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 440907480 {40:11022687,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1941374480 {40:48534362,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 88181496 {8:11022687,}
maxmflatency = 3817 
max_icnt2mem_latency = 1829 
maxmrqlatency = 3430 
max_icnt2sh_latency = 177 
averagemflatency = 407 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 68 
avg_icnt2sh_latency = 5 
mrq_lat_table:9711448 	1011439 	1611718 	2809527 	5926787 	8114883 	8187829 	5646294 	1981246 	217079 	5849 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12284140 	37731368 	9228843 	301196 	11502 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	48341450 	10281649 	749372 	163598 	19033 	1947 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	39398543 	9874345 	5595460 	3333442 	1220449 	133323 	1487 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	7457 	448 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      9728     10954      7721     11613      6211      5657      6349      6225      6503      6424      7161      7268      7387      7481      7693      7844 
dram[1]:     10954      8611      8881      8971      5881      5879      6222      6243      6762      6774      7361      7370      7528      7567      7762      7813 
dram[2]:     11166     11098     11706     11711      6198      6299      6391      6285      6537      6526      7311      7216      7468      7446      7748      7719 
dram[3]:     11147      8054     11790      8263      6279      5718      6321      6296      6790      6433      7235      7257      7463      7511      7729      7760 
dram[4]:      9807      8400      8746      8443      6203      6270      6270      5995      6568      6770      7216      7208      7455      7445      7713      7676 
dram[5]:     11105     11096      8969     11526      6245      6282      6365      6231      6769      6788      7322      7393      7536      7551      7850      7854 
dram[6]:     10083      8014      8399      9144      6237      6112      6404      6330      6791      6561      7266      7220      7494      7436      7789      7769 
dram[7]:      8443     11132      8760      8458      6278      5929      6260      6304      6528      6505      7227      7254      7480      7469      7774      7769 
dram[8]:      8127      9794     11625     11631      6289      6292      6380      6232      6808      6477      7191      7225      7428      7422      7700      7838 
dram[9]:      8601      8490      8603     11661      6260      5852      5834      6360      6825      6828      7308      7410      7524      7558      7945      7933 
dram[10]:     11126     11119      8577     11608      6310      6373      6271      6315      6478      6495      7307      7201      7468      7434      7852      7804 
dram[11]:      8880     11131      9129      8292      6351      6273      6296      6299      6769      6500      7204      7240      7449      7508      7765      7780 
average row accesses per activate:
dram[0]:  3.884158  3.922892  3.889310  3.927054  3.879508  4.050951  3.905406  3.985857  3.892262  4.035909  3.935311  3.982612  3.969292  4.038999  4.074650  4.056106 
dram[1]:  3.972841  3.932620  3.965499  4.010755  3.893790  3.948993  3.967212  3.963599  3.906443  4.030061  3.914336  3.987854  3.917468  3.951483  3.968797  3.989417 
dram[2]:  4.027200  3.988209  3.915627  3.989417  3.954273  4.041849  3.919431  4.022033  4.013378  3.979547  3.890902  3.991701  3.914351  3.976440  3.935603  3.961717 
dram[3]:  3.902577  3.903358  3.880589  3.984445  3.985670  4.057750  3.850139  3.912970  3.917201  4.044527  3.855986  3.939013  3.888457  3.928326  3.904426  3.999235 
dram[4]:  3.907665  3.947660  3.924520  3.984058  3.946682  3.959095  3.955095  4.008881  3.882890  4.026209  3.910613  3.987407  3.888074  4.019260  3.912853  3.990093 
dram[5]:  3.957239  3.929692  3.918466  3.944559  3.882788  3.986686  3.906200  3.998606  3.959748  3.992658  3.943105  4.083367  3.836133  3.946085  4.009099  4.011337 
dram[6]:  3.872364  3.886321  3.975010  4.044654  3.908579  4.006446  3.920850  3.933754  3.976473  3.988353  3.955225  3.926052  3.938615  3.958048  3.905476  4.002337 
dram[7]:  3.872872  3.908476  3.963473  4.017451  3.900517  3.993158  3.872738  4.028291  3.904728  3.994912  3.859557  3.912953  3.971241  4.015649  3.953828  3.892641 
dram[8]:  3.902791  3.982647  3.906044  3.971300  3.875201  4.062267  3.922842  3.952405  3.955367  4.077012  3.903024  3.879521  4.004586  4.004209  3.875138  4.046127 
dram[9]:  3.914054  3.987977  3.902541  3.956245  3.938319  3.943693  3.889276  3.942572  3.874319  3.904570  3.917988  3.948133  3.891552  3.938542  3.904722  3.978105 
dram[10]:  3.958470  3.934150  3.849852  3.905137  3.947500  3.969739  3.943011  4.013460  3.875867  3.995214  3.897221  3.988256  3.956639  3.964299  3.916017  3.989374 
dram[11]:  3.928931  3.952525  3.896206  3.953137  3.921767  3.992662  3.954357  3.957879  3.940776  3.965186  3.885989  3.952025  4.046721  4.076160  3.921454  3.983700 
average row locality = 45224279/11448087 = 3.950379
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    225700    226432    224702    225654    225003    224243    225815    225286    226264    224613    224941    224986    223794    224670    222204    223224 
dram[1]:    224558    225469    224208    225366    226002    226024    225245    225382    225111    224311    225006    224806    225589    226240    224382    225096 
dram[2]:    223223    224718    225193    225143    223838    223905    225034    223701    223354    224787    225046    225033    225463    225111    224594    225491 
dram[3]:    225568    226020    225612    224275    224428    223784    226688    226744    224815    224167    226022    225731    225717    225921    224652    224919 
dram[4]:    225082    225337    224528    224546    224714    225184    224881    225083    225618    224464    225153    225054    225411    224466    224659    224331 
dram[5]:    224899    226041    224478    225169    225694    224886    225413    224681    223588    224518    224742    222599    226453    225584    223204    224236 
dram[6]:    226193    227134    224257    223780    225411    225125    224874    225716    224525    225091    223627    225482    225372    225996    224899    224355 
dram[7]:    225647    226483    224226    223987    225066    224636    225646    224006    224856    225063    225619    226537    224439    223778    224467    226514 
dram[8]:    225323    224862    225409    224947    225574    224011    224363    225716    225043    223933    224711    226782    223634    224468    225641    223156 
dram[9]:    225576    225113    224243    225144    225056    225766    226431    226190    226868    226941    225474    226227    225620    226463    224832    225476 
dram[10]:    224668    225728    226442    226001    225383    225700    225075    224910    225708    224927    225693    224804    224340    225817    224950    225006 
dram[11]:    225166    225504    225400    225360    224905    225145    225091    225948    224676    225739    225263    225458    222937    223498    225020    225107 
total dram reads = 43210888
bank skew: 227134/222204 = 1.02
chip skew: 3611420/3593634 = 1.00
number of total write accesses:
dram[0]:     31006     31130     31213     31254     31485     31277     31560     31579     31669     31601     31442     31524     31530     31543     31213     31191 
dram[1]:     31099     31015     31136     31052     31505     31480     31603     31831     31684     31543     31654     31636     31625     31703     31291     31438 
dram[2]:     30932     31156     31270     31170     31317     31291     31603     31524     31470     31510     31654     31746     31649     31476     31383     31384 
dram[3]:     31180     31085     31217     31037     31252     31356     31813     31678     31632     31383     31636     31597     31511     31647     31436     31295 
dram[4]:     30990     30999     31110     30994     31422     31579     31635     31685     31613     31410     31466     31567     31505     31463     31282     31369 
dram[5]:     31038     31213     30944     31020     31537     31432     31758     31666     31273     31391     31584     31344     31565     31531     31048     31282 
dram[6]:     31264     31206     30964     30864     31476     31436     31712     31695     31467     31538     31402     31752     31504     31611     31410     31201 
dram[7]:     31203     31217     31131     31129     31493     31521     31575     31508     31632     31488     31534     31648     31425     31378     31047     31344 
dram[8]:     31167     31140     31130     31164     31590     31374     31626     31766     31413     31408     31477     31661     31377     31504     31179     30991 
dram[9]:     31110     31073     31099     31119     31455     31613     31599     31571     31817     31789     31488     31475     31631     31640     31365     31479 
dram[10]:     31049     31261     31330     31191     31510     31468     31723     31789     31564     31494     31522     31486     31516     31638     31433     31311 
dram[11]:     30990     31030     31168     31272     31406     31524     31643     31671     31429     31531     31604     31605     31451     31441     31330     31324 
total dram writes = 6030286
bank skew: 31831/30864 = 1.03
chip skew: 503323/501626 = 1.00
average mf latency per bank:
dram[0]:        490       485       489       488       491       491       497       495       501       497       497       492       488       486       486       483
dram[1]:        478       494       480       498       483       502       487       505       490       506       482       499       476       495       475       494
dram[2]:        477       482       482       485       486       490       488       490       488       493       483       488       478       482       476       480
dram[3]:        481       486       483       488       488       491       488       495       492       498       483       493       480       487      1319       485
dram[4]:        490       484       492       487       492       490       501       495       505       500       494       490       487       485       493       486
dram[5]:        475       492       478       495       482       497       484       499       488       505       482       498       477       493       472       493
dram[6]:        484       486       482       486       489       488       490       494       493       497       483       490       477       485       479       483
dram[7]:        479       488       480       486       480       490       485       494       487       498       482       491       476       487       474       489
dram[8]:        490       480       491       485       496       488       493       493       502       494       490       488       484       482       487       481
dram[9]:        482       498       483       501       484       504       491       507       499       513       485       505       481       500       477       496
dram[10]:        482       485       488       489       488       491       490       493       495       497       488       491       481       486       483       485
dram[11]:        474       486       477       487       478       486       483       494       484       497       482       488       472       485       476       479
maximum mf latency per bank:
dram[0]:       3007      3019      3039      3074      3151      3132      3178      3194      3149      3046      2515      2331      2027      2537      2458      2165
dram[1]:       2944      3161      2891      3157      3174      3194      3183      3228      2965      3131      2067      2207      2217      2256      2281      2260
dram[2]:       2690      2635      2825      3197      2727      2760      2697      3461      2750      2759      1972      2181      1978      2173      1967      3141
dram[3]:       3034      3036      2768      2798      3067      3124      3092      3103      3313      3114      1875      2197      2634      2032      2677      3190
dram[4]:       2738      2783      3091      3094      2776      3220      2945      3222      2877      2871      2037      2723      2263      2374      2114      2522
dram[5]:       3140      3132      2890      2945      2761      2767      3186      2992      2964      2903      2113      2306      2290      2085      2349      2250
dram[6]:       2867      2674      3231      2807      2914      3187      2910      2929      2824      2865      1863      2158      2159      2034      2012      2062
dram[7]:       3203      3138      3093      3136      3096      3167      3194      3125      2862      2848      2088      3817      2243      2078      2281      2329
dram[8]:       2560      3160      2856      3331      3019      2873      2773      3003      3127      2689      2099      2158      2184      2054      2149      2495
dram[9]:       2779      2817      2840      2826      2845      2845      2906      2808      2893      2743      2136      1974      2310      2154      2269      2362
dram[10]:       2803      2671      2861      3197      2904      2578      2872      2875      2916      3041      2167      2069      2150      2351      2197      2424
dram[11]:       2657      2839      3083      2902      3063      3086      3063      3072      3440      3068      2168      2463      2201      2144      2102      2232

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20504940 n_nop=14697526 n_act=950007 n_pre=949991 n_ref_event=0 n_req=3764900 n_rd=3597531 n_rd_L2_A=0 n_write=0 n_wr_bk=502217 bw_util=0.7998
n_activity=20155765 dram_eff=0.8136
bk0: 225700a 11598750i bk1: 226432a 11414723i bk2: 224702a 11612286i bk3: 225654a 11444725i bk4: 225003a 11567961i bk5: 224243a 11639811i bk6: 225815a 11602460i bk7: 225286a 11502484i bk8: 226264a 11650042i bk9: 224613a 11728602i bk10: 224941a 11788201i bk11: 224986a 11671731i bk12: 223794a 11802312i bk13: 224670a 11632749i bk14: 222204a 11912906i bk15: 223224a 11709384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747669
Row_Buffer_Locality_read = 0.766978
Row_Buffer_Locality_write = 0.332630
Bank_Level_Parallism = 7.266644
Bank_Level_Parallism_Col = 4.972268
Bank_Level_Parallism_Ready = 2.287547
write_to_read_ratio_blp_rw_average = 0.229450
GrpLevelPara = 3.068408 

BW Util details:
bwutil = 0.799758 
total_CMD = 20504940 
util_bw = 16398992 
Wasted_Col = 3463290 
Wasted_Row = 171287 
Idle = 471371 

BW Util Bottlenecks: 
RCDc_limit = 4216460 
RCDWRc_limit = 395311 
WTRc_limit = 2431266 
RTWc_limit = 4264850 
CCDLc_limit = 2028614 
rwq = 0 
CCDLc_limit_alone = 1541990 
WTRc_limit_alone = 2295291 
RTWc_limit_alone = 3914201 

Commands details: 
total_CMD = 20504940 
n_nop = 14697526 
Read = 3597531 
Write = 0 
L2_Alloc = 0 
L2_WB = 502217 
n_act = 950007 
n_pre = 949991 
n_ref = 0 
n_req = 3764900 
total_req = 4099748 

Dual Bus Interface Util: 
issued_total_row = 1899998 
issued_total_col = 4099748 
Row_Bus_Util =  0.092661 
CoL_Bus_Util = 0.199940 
Either_Row_CoL_Bus_Util = 0.283220 
Issued_on_Two_Bus_Simul_Util = 0.009380 
issued_two_Eff = 0.033118 
queue_avg = 32.242928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2429
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20504940 n_nop=14686433 n_act=952941 n_pre=952925 n_ref_event=0 n_req=3770947 n_rd=3602795 n_rd_L2_A=0 n_write=0 n_wr_bk=503295 bw_util=0.801
n_activity=20168752 dram_eff=0.8143
bk0: 224558a 11707701i bk1: 225469a 11453929i bk2: 224208a 11666796i bk3: 225366a 11540847i bk4: 226002a 11601343i bk5: 226024a 11431894i bk6: 225245a 11651275i bk7: 225382a 11450696i bk8: 225111a 11733415i bk9: 224311a 11716722i bk10: 225006a 11723540i bk11: 224806a 11660222i bk12: 225589a 11669484i bk13: 226240a 11447739i bk14: 224382a 11779107i bk15: 225096a 11554123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747295
Row_Buffer_Locality_read = 0.766738
Row_Buffer_Locality_write = 0.330713
Bank_Level_Parallism = 7.285881
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 2.285019
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.800995 
total_CMD = 20504940 
util_bw = 16424360 
Wasted_Col = 3456632 
Wasted_Row = 169098 
Idle = 454850 

BW Util Bottlenecks: 
RCDc_limit = 4198771 
RCDWRc_limit = 397258 
WTRc_limit = 2427127 
RTWc_limit = 4329551 
CCDLc_limit = 2045912 
rwq = 0 
CCDLc_limit_alone = 1553763 
WTRc_limit_alone = 2289513 
RTWc_limit_alone = 3975016 

Commands details: 
total_CMD = 20504940 
n_nop = 14686433 
Read = 3602795 
Write = 0 
L2_Alloc = 0 
L2_WB = 503295 
n_act = 952941 
n_pre = 952925 
n_ref = 0 
n_req = 3770947 
total_req = 4106090 

Dual Bus Interface Util: 
issued_total_row = 1905866 
issued_total_col = 4106090 
Row_Bus_Util =  0.092947 
CoL_Bus_Util = 0.200249 
Either_Row_CoL_Bus_Util = 0.283761 
Issued_on_Two_Bus_Simul_Util = 0.009434 
issued_two_Eff = 0.033247 
queue_avg = 32.570259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5703
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20504940 n_nop=14704934 n_act=947519 n_pre=947503 n_ref_event=0 n_req=3761181 n_rd=3593634 n_rd_L2_A=0 n_write=0 n_wr_bk=502535 bw_util=0.7991
n_activity=20167305 dram_eff=0.8124
bk0: 223223a 11854031i bk1: 224718a 11566912i bk2: 225193a 11630649i bk3: 225143a 11514172i bk4: 223838a 11799021i bk5: 223905a 11668485i bk6: 225034a 11679543i bk7: 223701a 11615431i bk8: 223354a 11990564i bk9: 224787a 11703693i bk10: 225046a 11772840i bk11: 225033a 11666394i bk12: 225463a 11714322i bk13: 225111a 11596540i bk14: 224594a 11780722i bk15: 225491a 11543782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.748080
Row_Buffer_Locality_read = 0.767383
Row_Buffer_Locality_write = 0.334067
Bank_Level_Parallism = 7.219375
Bank_Level_Parallism_Col = 4.940521
Bank_Level_Parallism_Ready = 2.270108
write_to_read_ratio_blp_rw_average = 0.229388
GrpLevelPara = 3.061063 

BW Util details:
bwutil = 0.799060 
total_CMD = 20504940 
util_bw = 16384676 
Wasted_Col = 3493243 
Wasted_Row = 171396 
Idle = 455625 

BW Util Bottlenecks: 
RCDc_limit = 4239965 
RCDWRc_limit = 398058 
WTRc_limit = 2430506 
RTWc_limit = 4296855 
CCDLc_limit = 2053133 
rwq = 0 
CCDLc_limit_alone = 1560485 
WTRc_limit_alone = 2292298 
RTWc_limit_alone = 3942415 

Commands details: 
total_CMD = 20504940 
n_nop = 14704934 
Read = 3593634 
Write = 0 
L2_Alloc = 0 
L2_WB = 502535 
n_act = 947519 
n_pre = 947503 
n_ref = 0 
n_req = 3761181 
total_req = 4096169 

Dual Bus Interface Util: 
issued_total_row = 1895022 
issued_total_col = 4096169 
Row_Bus_Util =  0.092418 
CoL_Bus_Util = 0.199765 
Either_Row_CoL_Bus_Util = 0.282859 
Issued_on_Two_Bus_Simul_Util = 0.009324 
issued_two_Eff = 0.032963 
queue_avg = 31.827616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8276
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20504940 n_nop=14674136 n_act=959199 n_pre=959183 n_ref_event=0 n_req=3773037 n_rd=3605063 n_rd_L2_A=0 n_write=0 n_wr_bk=502755 bw_util=0.8013
n_activity=20175879 dram_eff=0.8144
bk0: 225568a 11538000i bk1: 226020a 11372049i bk2: 225612a 11508435i bk3: 224275a 11532991i bk4: 224428a 11742897i bk5: 223784a 11642367i bk6: 226688a 11476317i bk7: 226744a 11325369i bk8: 224815a 11714829i bk9: 224167a 11721913i bk10: 226022a 11568676i bk11: 225731a 11538986i bk12: 225717a 11566095i bk13: 225921a 11425564i bk14: 224652a 11615093i bk15: 224919a 11545841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745776
Row_Buffer_Locality_read = 0.765383
Row_Buffer_Locality_write = 0.324979
Bank_Level_Parallism = 7.330572
Bank_Level_Parallism_Col = 5.003561
Bank_Level_Parallism_Ready = 2.288004
write_to_read_ratio_blp_rw_average = 0.232256
GrpLevelPara = 3.082898 

BW Util details:
bwutil = 0.801332 
total_CMD = 20504940 
util_bw = 16431272 
Wasted_Col = 3460710 
Wasted_Row = 165925 
Idle = 447033 

BW Util Bottlenecks: 
RCDc_limit = 4219221 
RCDWRc_limit = 403242 
WTRc_limit = 2440430 
RTWc_limit = 4421226 
CCDLc_limit = 2044479 
rwq = 0 
CCDLc_limit_alone = 1548568 
WTRc_limit_alone = 2304667 
RTWc_limit_alone = 4061078 

Commands details: 
total_CMD = 20504940 
n_nop = 14674136 
Read = 3605063 
Write = 0 
L2_Alloc = 0 
L2_WB = 502755 
n_act = 959199 
n_pre = 959183 
n_ref = 0 
n_req = 3773037 
total_req = 4107818 

Dual Bus Interface Util: 
issued_total_row = 1918382 
issued_total_col = 4107818 
Row_Bus_Util =  0.093557 
CoL_Bus_Util = 0.200333 
Either_Row_CoL_Bus_Util = 0.284361 
Issued_on_Two_Bus_Simul_Util = 0.009529 
issued_two_Eff = 0.033511 
queue_avg = 32.753380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7534
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20504940 n_nop=14691567 n_act=952764 n_pre=952748 n_ref_event=0 n_req=3765924 n_rd=3598511 n_rd_L2_A=0 n_write=0 n_wr_bk=502089 bw_util=0.7999
n_activity=20159009 dram_eff=0.8137
bk0: 225082a 11628607i bk1: 225337a 11522071i bk2: 224528a 11638268i bk3: 224546a 11526569i bk4: 224714a 11704098i bk5: 225184a 11504151i bk6: 224881a 11687372i bk7: 225083a 11565917i bk8: 225618a 11661778i bk9: 224464a 11717491i bk10: 225153a 11738000i bk11: 225054a 11654042i bk12: 225411a 11647294i bk13: 224466a 11612517i bk14: 224659a 11681233i bk15: 224331a 11551472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747005
Row_Buffer_Locality_read = 0.766246
Row_Buffer_Locality_write = 0.333415
Bank_Level_Parallism = 7.275407
Bank_Level_Parallism_Col = 4.964512
Bank_Level_Parallism_Ready = 2.274579
write_to_read_ratio_blp_rw_average = 0.230376
GrpLevelPara = 3.070244 

BW Util details:
bwutil = 0.799924 
total_CMD = 20504940 
util_bw = 16402400 
Wasted_Col = 3469487 
Wasted_Row = 170184 
Idle = 462869 

BW Util Bottlenecks: 
RCDc_limit = 4227133 
RCDWRc_limit = 396528 
WTRc_limit = 2438661 
RTWc_limit = 4316680 
CCDLc_limit = 2044102 
rwq = 0 
CCDLc_limit_alone = 1554903 
WTRc_limit_alone = 2301807 
RTWc_limit_alone = 3964335 

Commands details: 
total_CMD = 20504940 
n_nop = 14691567 
Read = 3598511 
Write = 0 
L2_Alloc = 0 
L2_WB = 502089 
n_act = 952764 
n_pre = 952748 
n_ref = 0 
n_req = 3765924 
total_req = 4100600 

Dual Bus Interface Util: 
issued_total_row = 1905512 
issued_total_col = 4100600 
Row_Bus_Util =  0.092929 
CoL_Bus_Util = 0.199981 
Either_Row_CoL_Bus_Util = 0.283511 
Issued_on_Two_Bus_Simul_Util = 0.009400 
issued_two_Eff = 0.033154 
queue_avg = 32.271908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2719
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20504940 n_nop=14697349 n_act=951453 n_pre=951437 n_ref_event=0 n_req=3763548 n_rd=3596185 n_rd_L2_A=0 n_write=0 n_wr_bk=501626 bw_util=0.7994
n_activity=20166494 dram_eff=0.8128
bk0: 224899a 11676514i bk1: 226041a 11450910i bk2: 224478a 11626145i bk3: 225169a 11482703i bk4: 225694a 11584511i bk5: 224886a 11611574i bk6: 225413a 11614328i bk7: 224681a 11553358i bk8: 223588a 11854615i bk9: 224518a 11706699i bk10: 224742a 11798269i bk11: 222599a 11871160i bk12: 226453a 11529474i bk13: 225584a 11517009i bk14: 223204a 11900799i bk15: 224236a 11633765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747194
Row_Buffer_Locality_read = 0.766581
Row_Buffer_Locality_write = 0.330605
Bank_Level_Parallism = 7.256810
Bank_Level_Parallism_Col = 4.955586
Bank_Level_Parallism_Ready = 2.282551
write_to_read_ratio_blp_rw_average = 0.229007
GrpLevelPara = 3.068946 

BW Util details:
bwutil = 0.799380 
total_CMD = 20504940 
util_bw = 16391244 
Wasted_Col = 3478707 
Wasted_Row = 174629 
Idle = 460360 

BW Util Bottlenecks: 
RCDc_limit = 4225638 
RCDWRc_limit = 399926 
WTRc_limit = 2431643 
RTWc_limit = 4273050 
CCDLc_limit = 2027762 
rwq = 0 
CCDLc_limit_alone = 1545529 
WTRc_limit_alone = 2296347 
RTWc_limit_alone = 3926113 

Commands details: 
total_CMD = 20504940 
n_nop = 14697349 
Read = 3596185 
Write = 0 
L2_Alloc = 0 
L2_WB = 501626 
n_act = 951453 
n_pre = 951437 
n_ref = 0 
n_req = 3763548 
total_req = 4097811 

Dual Bus Interface Util: 
issued_total_row = 1902890 
issued_total_col = 4097811 
Row_Bus_Util =  0.092802 
CoL_Bus_Util = 0.199845 
Either_Row_CoL_Bus_Util = 0.283229 
Issued_on_Two_Bus_Simul_Util = 0.009418 
issued_two_Eff = 0.033251 
queue_avg = 31.854855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8549
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20504940 n_nop=14684528 n_act=954505 n_pre=954489 n_ref_event=0 n_req=3769569 n_rd=3601837 n_rd_L2_A=0 n_write=0 n_wr_bk=502502 bw_util=0.8007
n_activity=20170128 dram_eff=0.8139
bk0: 226193a 11500217i bk1: 227134a 11302258i bk2: 224257a 11658177i bk3: 223780a 11641284i bk4: 225411a 11578219i bk5: 225125a 11564364i bk6: 224874a 11633753i bk7: 225716a 11422964i bk8: 224525a 11858891i bk9: 225091a 11629829i bk10: 223627a 11845249i bk11: 225482a 11523555i bk12: 225372a 11724613i bk13: 225996a 11490781i bk14: 224899a 11666863i bk15: 224355a 11581799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746788
Row_Buffer_Locality_read = 0.766179
Row_Buffer_Locality_write = 0.330378
Bank_Level_Parallism = 7.292346
Bank_Level_Parallism_Col = 4.986540
Bank_Level_Parallism_Ready = 2.288756
write_to_read_ratio_blp_rw_average = 0.230236
GrpLevelPara = 3.074021 

BW Util details:
bwutil = 0.800654 
total_CMD = 20504940 
util_bw = 16417356 
Wasted_Col = 3465146 
Wasted_Row = 169501 
Idle = 452937 

BW Util Bottlenecks: 
RCDc_limit = 4205328 
RCDWRc_limit = 400515 
WTRc_limit = 2435667 
RTWc_limit = 4341432 
CCDLc_limit = 2057431 
rwq = 0 
CCDLc_limit_alone = 1564440 
WTRc_limit_alone = 2297007 
RTWc_limit_alone = 3987101 

Commands details: 
total_CMD = 20504940 
n_nop = 14684528 
Read = 3601837 
Write = 0 
L2_Alloc = 0 
L2_WB = 502502 
n_act = 954505 
n_pre = 954489 
n_ref = 0 
n_req = 3769569 
total_req = 4104339 

Dual Bus Interface Util: 
issued_total_row = 1908994 
issued_total_col = 4104339 
Row_Bus_Util =  0.093099 
CoL_Bus_Util = 0.200163 
Either_Row_CoL_Bus_Util = 0.283854 
Issued_on_Two_Bus_Simul_Util = 0.009409 
issued_two_Eff = 0.033146 
queue_avg = 32.442989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.443
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20504940 n_nop=14682945 n_act=956473 n_pre=956457 n_ref_event=0 n_req=3768924 n_rd=3600970 n_rd_L2_A=0 n_write=0 n_wr_bk=502273 bw_util=0.8004
n_activity=20168700 dram_eff=0.8138
bk0: 225647a 11496171i bk1: 226483a 11315018i bk2: 224226a 11634020i bk3: 223987a 11602084i bk4: 225066a 11561245i bk5: 224636a 11518710i bk6: 225646a 11540641i bk7: 224006a 11591802i bk8: 224856a 11690990i bk9: 225063a 11659152i bk10: 225619a 11650161i bk11: 226537a 11502758i bk12: 224439a 11778514i bk13: 223778a 11605096i bk14: 224467a 11755858i bk15: 226514a 11348072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746222
Row_Buffer_Locality_read = 0.765586
Row_Buffer_Locality_write = 0.331049
Bank_Level_Parallism = 7.313451
Bank_Level_Parallism_Col = 4.989110
Bank_Level_Parallism_Ready = 2.285600
write_to_read_ratio_blp_rw_average = 0.230526
GrpLevelPara = 3.074216 

BW Util details:
bwutil = 0.800440 
total_CMD = 20504940 
util_bw = 16412972 
Wasted_Col = 3468113 
Wasted_Row = 166792 
Idle = 457063 

BW Util Bottlenecks: 
RCDc_limit = 4228082 
RCDWRc_limit = 399109 
WTRc_limit = 2433560 
RTWc_limit = 4365775 
CCDLc_limit = 2050982 
rwq = 0 
CCDLc_limit_alone = 1558038 
WTRc_limit_alone = 2296220 
RTWc_limit_alone = 4010171 

Commands details: 
total_CMD = 20504940 
n_nop = 14682945 
Read = 3600970 
Write = 0 
L2_Alloc = 0 
L2_WB = 502273 
n_act = 956473 
n_pre = 956457 
n_ref = 0 
n_req = 3768924 
total_req = 4103243 

Dual Bus Interface Util: 
issued_total_row = 1912930 
issued_total_col = 4103243 
Row_Bus_Util =  0.093291 
CoL_Bus_Util = 0.200110 
Either_Row_CoL_Bus_Util = 0.283931 
Issued_on_Two_Bus_Simul_Util = 0.009470 
issued_two_Eff = 0.033352 
queue_avg = 32.384090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3841
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20504940 n_nop=14695611 n_act=951612 n_pre=951596 n_ref_event=0 n_req=3764807 n_rd=3597573 n_rd_L2_A=0 n_write=0 n_wr_bk=501967 bw_util=0.7997
n_activity=20162838 dram_eff=0.8133
bk0: 225323a 11558010i bk1: 224862a 11551634i bk2: 225409a 11561445i bk3: 224947a 11492523i bk4: 225574a 11544691i bk5: 224011a 11638873i bk6: 224363a 11685449i bk7: 225716a 11477115i bk8: 225043a 11806491i bk9: 223933a 11816190i bk10: 224711a 11753955i bk11: 226782a 11504440i bk12: 223634a 11866260i bk13: 224468a 11668779i bk14: 225641a 11615880i bk15: 223156a 11758958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747236
Row_Buffer_Locality_read = 0.766608
Row_Buffer_Locality_write = 0.330501
Bank_Level_Parallism = 7.260595
Bank_Level_Parallism_Col = 4.962552
Bank_Level_Parallism_Ready = 2.279839
write_to_read_ratio_blp_rw_average = 0.230038
GrpLevelPara = 3.067514 

BW Util details:
bwutil = 0.799718 
total_CMD = 20504940 
util_bw = 16398160 
Wasted_Col = 3477695 
Wasted_Row = 169520 
Idle = 459565 

BW Util Bottlenecks: 
RCDc_limit = 4228760 
RCDWRc_limit = 398815 
WTRc_limit = 2435898 
RTWc_limit = 4312245 
CCDLc_limit = 2043345 
rwq = 0 
CCDLc_limit_alone = 1556847 
WTRc_limit_alone = 2300022 
RTWc_limit_alone = 3961623 

Commands details: 
total_CMD = 20504940 
n_nop = 14695611 
Read = 3597573 
Write = 0 
L2_Alloc = 0 
L2_WB = 501967 
n_act = 951612 
n_pre = 951596 
n_ref = 0 
n_req = 3764807 
total_req = 4099540 

Dual Bus Interface Util: 
issued_total_row = 1903208 
issued_total_col = 4099540 
Row_Bus_Util =  0.092817 
CoL_Bus_Util = 0.199929 
Either_Row_CoL_Bus_Util = 0.283314 
Issued_on_Two_Bus_Simul_Util = 0.009433 
issued_two_Eff = 0.033295 
queue_avg = 31.830587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8306
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20504940 n_nop=14662220 n_act=962630 n_pre=962614 n_ref_event=0 n_req=3779998 n_rd=3611420 n_rd_L2_A=0 n_write=0 n_wr_bk=503323 bw_util=0.8027
n_activity=20168710 dram_eff=0.8161
bk0: 225576a 11483703i bk1: 225113a 11456688i bk2: 224243a 11557280i bk3: 225144a 11409950i bk4: 225056a 11598004i bk5: 225766a 11372791i bk6: 226431a 11478680i bk7: 226190a 11361951i bk8: 226868a 11478135i bk9: 226941a 11385403i bk10: 225474a 11683397i bk11: 226227a 11522080i bk12: 225620a 11571523i bk13: 226463a 11411860i bk14: 224832a 11595669i bk15: 225476a 11411950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745337
Row_Buffer_Locality_read = 0.764800
Row_Buffer_Locality_write = 0.328382
Bank_Level_Parallism = 7.385943
Bank_Level_Parallism_Col = 5.031171
Bank_Level_Parallism_Ready = 2.305249
write_to_read_ratio_blp_rw_average = 0.230985
GrpLevelPara = 3.087586 

BW Util details:
bwutil = 0.802683 
total_CMD = 20504940 
util_bw = 16458972 
Wasted_Col = 3433386 
Wasted_Row = 160319 
Idle = 452263 

BW Util Bottlenecks: 
RCDc_limit = 4207180 
RCDWRc_limit = 397074 
WTRc_limit = 2434564 
RTWc_limit = 4388649 
CCDLc_limit = 2040647 
rwq = 0 
CCDLc_limit_alone = 1542143 
WTRc_limit_alone = 2297153 
RTWc_limit_alone = 4027556 

Commands details: 
total_CMD = 20504940 
n_nop = 14662220 
Read = 3611420 
Write = 0 
L2_Alloc = 0 
L2_WB = 503323 
n_act = 962630 
n_pre = 962614 
n_ref = 0 
n_req = 3779998 
total_req = 4114743 

Dual Bus Interface Util: 
issued_total_row = 1925244 
issued_total_col = 4114743 
Row_Bus_Util =  0.093892 
CoL_Bus_Util = 0.200671 
Either_Row_CoL_Bus_Util = 0.284942 
Issued_on_Two_Bus_Simul_Util = 0.009620 
issued_two_Eff = 0.033763 
queue_avg = 33.200588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.2006
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20504940 n_nop=14678214 n_act=956918 n_pre=956902 n_ref_event=0 n_req=3773542 n_rd=3605152 n_rd_L2_A=0 n_write=0 n_wr_bk=503285 bw_util=0.8015
n_activity=20169189 dram_eff=0.8148
bk0: 224668a 11653858i bk1: 225728a 11408456i bk2: 226442a 11415008i bk3: 226001a 11360280i bk4: 225383a 11639511i bk5: 225700a 11430568i bk6: 225075a 11651076i bk7: 224910a 11492965i bk8: 225708a 11600048i bk9: 224927a 11625391i bk10: 225693a 11653247i bk11: 224804a 11610801i bk12: 224340a 11732348i bk13: 225817a 11484631i bk14: 224950a 11600053i bk15: 225006a 11517479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746415
Row_Buffer_Locality_read = 0.765795
Row_Buffer_Locality_write = 0.331498
Bank_Level_Parallism = 7.329332
Bank_Level_Parallism_Col = 4.992431
Bank_Level_Parallism_Ready = 2.289178
write_to_read_ratio_blp_rw_average = 0.231029
GrpLevelPara = 3.077789 

BW Util details:
bwutil = 0.801453 
total_CMD = 20504940 
util_bw = 16433748 
Wasted_Col = 3453923 
Wasted_Row = 165673 
Idle = 451596 

BW Util Bottlenecks: 
RCDc_limit = 4197484 
RCDWRc_limit = 399299 
WTRc_limit = 2423745 
RTWc_limit = 4359691 
CCDLc_limit = 2062615 
rwq = 0 
CCDLc_limit_alone = 1565939 
WTRc_limit_alone = 2285952 
RTWc_limit_alone = 4000808 

Commands details: 
total_CMD = 20504940 
n_nop = 14678214 
Read = 3605152 
Write = 0 
L2_Alloc = 0 
L2_WB = 503285 
n_act = 956918 
n_pre = 956902 
n_ref = 0 
n_req = 3773542 
total_req = 4108437 

Dual Bus Interface Util: 
issued_total_row = 1913820 
issued_total_col = 4108437 
Row_Bus_Util =  0.093335 
CoL_Bus_Util = 0.200363 
Either_Row_CoL_Bus_Util = 0.284162 
Issued_on_Two_Bus_Simul_Util = 0.009536 
issued_two_Eff = 0.033558 
queue_avg = 32.838295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.8383
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20504940 n_nop=14691239 n_act=952115 n_pre=952099 n_ref_event=0 n_req=3767902 n_rd=3600217 n_rd_L2_A=0 n_write=0 n_wr_bk=502419 bw_util=0.8003
n_activity=20170719 dram_eff=0.8136
bk0: 225166a 11639130i bk1: 225504a 11460032i bk2: 225400a 11561827i bk3: 225360a 11444757i bk4: 224905a 11673490i bk5: 225145a 11491655i bk6: 225091a 11688190i bk7: 225948a 11455060i bk8: 224676a 11824114i bk9: 225739a 11617053i bk10: 225263a 11644834i bk11: 225458a 11571046i bk12: 222937a 11922883i bk13: 223498a 11676629i bk14: 225020a 11664261i bk15: 225107a 11548229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747310
Row_Buffer_Locality_read = 0.766569
Row_Buffer_Locality_write = 0.333828
Bank_Level_Parallism = 7.280990
Bank_Level_Parallism_Col = 4.976083
Bank_Level_Parallism_Ready = 2.287066
write_to_read_ratio_blp_rw_average = 0.229711
GrpLevelPara = 3.074429 

BW Util details:
bwutil = 0.800321 
total_CMD = 20504940 
util_bw = 16410544 
Wasted_Col = 3471414 
Wasted_Row = 167687 
Idle = 455295 

BW Util Bottlenecks: 
RCDc_limit = 4215897 
RCDWRc_limit = 399578 
WTRc_limit = 2430571 
RTWc_limit = 4353865 
CCDLc_limit = 2048532 
rwq = 0 
CCDLc_limit_alone = 1556323 
WTRc_limit_alone = 2293188 
RTWc_limit_alone = 3999039 

Commands details: 
total_CMD = 20504940 
n_nop = 14691239 
Read = 3600217 
Write = 0 
L2_Alloc = 0 
L2_WB = 502419 
n_act = 952115 
n_pre = 952099 
n_ref = 0 
n_req = 3767902 
total_req = 4102636 

Dual Bus Interface Util: 
issued_total_row = 1904214 
issued_total_col = 4102636 
Row_Bus_Util =  0.092866 
CoL_Bus_Util = 0.200080 
Either_Row_CoL_Bus_Util = 0.283527 
Issued_on_Two_Bus_Simul_Util = 0.009420 
issued_two_Eff = 0.033223 
queue_avg = 32.288666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2887

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2476851, Miss = 1798424, Miss_rate = 0.726, Pending_hits = 71099, Reservation_fails = 3788
L2_cache_bank[1]: Access = 2418888, Miss = 1799109, Miss_rate = 0.744, Pending_hits = 14755, Reservation_fails = 3293
L2_cache_bank[2]: Access = 2429692, Miss = 1800107, Miss_rate = 0.741, Pending_hits = 14433, Reservation_fails = 3605
L2_cache_bank[3]: Access = 2500107, Miss = 1802699, Miss_rate = 0.721, Pending_hits = 14462, Reservation_fails = 2252
L2_cache_bank[4]: Access = 2463291, Miss = 1795748, Miss_rate = 0.729, Pending_hits = 14498, Reservation_fails = 2695
L2_cache_bank[5]: Access = 2422068, Miss = 1797892, Miss_rate = 0.742, Pending_hits = 14088, Reservation_fails = 2690
L2_cache_bank[6]: Access = 3281817, Miss = 1803538, Miss_rate = 0.550, Pending_hits = 14786, Reservation_fails = 4088
L2_cache_bank[7]: Access = 2418450, Miss = 1801565, Miss_rate = 0.745, Pending_hits = 15036, Reservation_fails = 3709
L2_cache_bank[8]: Access = 2487800, Miss = 1800048, Miss_rate = 0.724, Pending_hits = 71738, Reservation_fails = 3770
L2_cache_bank[9]: Access = 2416982, Miss = 1798469, Miss_rate = 0.744, Pending_hits = 14609, Reservation_fails = 3620
L2_cache_bank[10]: Access = 2422373, Miss = 1798474, Miss_rate = 0.742, Pending_hits = 14662, Reservation_fails = 3213
L2_cache_bank[11]: Access = 2496067, Miss = 1797718, Miss_rate = 0.720, Pending_hits = 14754, Reservation_fails = 2172
L2_cache_bank[12]: Access = 2472117, Miss = 1799160, Miss_rate = 0.728, Pending_hits = 14219, Reservation_fails = 3791
L2_cache_bank[13]: Access = 2431104, Miss = 1802683, Miss_rate = 0.742, Pending_hits = 14652, Reservation_fails = 3807
L2_cache_bank[14]: Access = 2417888, Miss = 1799970, Miss_rate = 0.744, Pending_hits = 14413, Reservation_fails = 4467
L2_cache_bank[15]: Access = 2417751, Miss = 1801007, Miss_rate = 0.745, Pending_hits = 15275, Reservation_fails = 3945
L2_cache_bank[16]: Access = 2484384, Miss = 1799699, Miss_rate = 0.724, Pending_hits = 71982, Reservation_fails = 2252
L2_cache_bank[17]: Access = 2413042, Miss = 1797878, Miss_rate = 0.745, Pending_hits = 14819, Reservation_fails = 2853
L2_cache_bank[18]: Access = 2434390, Miss = 1804106, Miss_rate = 0.741, Pending_hits = 15140, Reservation_fails = 2676
L2_cache_bank[19]: Access = 2513778, Miss = 1807324, Miss_rate = 0.719, Pending_hits = 15048, Reservation_fails = 2892
L2_cache_bank[20]: Access = 2477646, Miss = 1802263, Miss_rate = 0.727, Pending_hits = 14406, Reservation_fails = 1799
L2_cache_bank[21]: Access = 2426792, Miss = 1802900, Miss_rate = 0.743, Pending_hits = 14601, Reservation_fails = 4291
L2_cache_bank[22]: Access = 2415546, Miss = 1798464, Miss_rate = 0.745, Pending_hits = 14304, Reservation_fails = 3421
L2_cache_bank[23]: Access = 2418225, Miss = 1801765, Miss_rate = 0.745, Pending_hits = 13967, Reservation_fails = 1956
L2_total_cache_accesses = 59557049
L2_total_cache_misses = 43211010
L2_total_cache_miss_rate = 0.7255
L2_total_cache_pending_hits = 521746
L2_total_cache_reservation_fails = 77045
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4801731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 521743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15293362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 77045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27917526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 521743
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11022562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 92
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 48534362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11022687
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 74722
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.225

icnt_total_pkts_mem_to_simt=59557049
icnt_total_pkts_simt_to_mem=59557049
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 59557049
Req_Network_cycles = 7995793
Req_Network_injected_packets_per_cycle =       7.4485 
Req_Network_conflicts_per_cycle =       2.3528
Req_Network_conflicts_per_cycle_util =       2.3754
Req_Bank_Level_Parallism =       7.5201
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.6351
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3857

Reply_Network_injected_packets_num = 59557049
Reply_Network_cycles = 7995793
Reply_Network_injected_packets_per_cycle =        7.4485
Reply_Network_conflicts_per_cycle =        5.1594
Reply_Network_conflicts_per_cycle_util =       5.2059
Reply_Bank_Level_Parallism =       7.5158
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.1047
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2483
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 23 hrs, 20 min, 6 sec (84006 sec)
gpgpu_simulation_rate = 43881 (inst/sec)
gpgpu_simulation_rate = 95 (cycle/sec)
gpgpu_silicon_slowdown = 14368421x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddf21034c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210340..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8875cdd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z8shortcutiPi'
Destroy streams for kernel 12: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 12 
gpu_sim_cycle = 145919
gpu_sim_insn = 131477039
gpu_ipc =     901.0275
gpu_tot_sim_cycle = 8141712
gpu_tot_sim_insn = 3817775434
gpu_tot_ipc =     468.9156
gpu_tot_issued_cta = 362532
gpu_occupancy = 96.2917% 
gpu_tot_occupancy = 76.3454% 
max_total_param_size = 0
gpu_stall_dramfull = 353638
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.6254
partiton_level_parallism_total  =       7.4338
partiton_level_parallism_util =       6.9235
partiton_level_parallism_util_total  =       7.5120
L2_BW  =     289.3961 GB/Sec
L2_BW_total  =     324.7082 GB/Sec
gpu_total_sim_rate=44478

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4313685, Miss = 1647360, Miss_rate = 0.382, Pending_hits = 506566, Reservation_fails = 877577
	L1D_cache_core[1]: Access = 4323151, Miss = 1650623, Miss_rate = 0.382, Pending_hits = 507617, Reservation_fails = 889889
	L1D_cache_core[2]: Access = 4321362, Miss = 1648506, Miss_rate = 0.381, Pending_hits = 506749, Reservation_fails = 882641
	L1D_cache_core[3]: Access = 4321263, Miss = 1648781, Miss_rate = 0.382, Pending_hits = 508480, Reservation_fails = 886288
	L1D_cache_core[4]: Access = 4319024, Miss = 1648913, Miss_rate = 0.382, Pending_hits = 506622, Reservation_fails = 880813
	L1D_cache_core[5]: Access = 4326367, Miss = 1652040, Miss_rate = 0.382, Pending_hits = 507782, Reservation_fails = 872619
	L1D_cache_core[6]: Access = 4312758, Miss = 1648307, Miss_rate = 0.382, Pending_hits = 506731, Reservation_fails = 871758
	L1D_cache_core[7]: Access = 4322387, Miss = 1651739, Miss_rate = 0.382, Pending_hits = 508227, Reservation_fails = 875738
	L1D_cache_core[8]: Access = 4315043, Miss = 1649954, Miss_rate = 0.382, Pending_hits = 507339, Reservation_fails = 871411
	L1D_cache_core[9]: Access = 4308597, Miss = 1646838, Miss_rate = 0.382, Pending_hits = 505903, Reservation_fails = 889859
	L1D_cache_core[10]: Access = 4313021, Miss = 1646905, Miss_rate = 0.382, Pending_hits = 506882, Reservation_fails = 870356
	L1D_cache_core[11]: Access = 4322296, Miss = 1651959, Miss_rate = 0.382, Pending_hits = 508777, Reservation_fails = 880607
	L1D_cache_core[12]: Access = 4319687, Miss = 1647934, Miss_rate = 0.381, Pending_hits = 507906, Reservation_fails = 874133
	L1D_cache_core[13]: Access = 4323788, Miss = 1650611, Miss_rate = 0.382, Pending_hits = 507868, Reservation_fails = 887248
	L1D_cache_core[14]: Access = 4328917, Miss = 1649975, Miss_rate = 0.381, Pending_hits = 508645, Reservation_fails = 881135
	L1D_cache_core[15]: Access = 4317433, Miss = 1651716, Miss_rate = 0.383, Pending_hits = 507070, Reservation_fails = 874445
	L1D_cache_core[16]: Access = 4318536, Miss = 1646943, Miss_rate = 0.381, Pending_hits = 507702, Reservation_fails = 881526
	L1D_cache_core[17]: Access = 4321296, Miss = 1650657, Miss_rate = 0.382, Pending_hits = 506913, Reservation_fails = 880403
	L1D_cache_core[18]: Access = 4313806, Miss = 1646749, Miss_rate = 0.382, Pending_hits = 506475, Reservation_fails = 864243
	L1D_cache_core[19]: Access = 4326311, Miss = 1652594, Miss_rate = 0.382, Pending_hits = 507443, Reservation_fails = 871017
	L1D_cache_core[20]: Access = 4325937, Miss = 1651474, Miss_rate = 0.382, Pending_hits = 508661, Reservation_fails = 890528
	L1D_cache_core[21]: Access = 4319101, Miss = 1652778, Miss_rate = 0.383, Pending_hits = 508241, Reservation_fails = 878108
	L1D_cache_core[22]: Access = 4331609, Miss = 1655928, Miss_rate = 0.382, Pending_hits = 509135, Reservation_fails = 884895
	L1D_cache_core[23]: Access = 4321978, Miss = 1650197, Miss_rate = 0.382, Pending_hits = 507876, Reservation_fails = 893076
	L1D_cache_core[24]: Access = 4322437, Miss = 1649896, Miss_rate = 0.382, Pending_hits = 506625, Reservation_fails = 867941
	L1D_cache_core[25]: Access = 4326390, Miss = 1652236, Miss_rate = 0.382, Pending_hits = 508880, Reservation_fails = 880115
	L1D_cache_core[26]: Access = 4305443, Miss = 1648999, Miss_rate = 0.383, Pending_hits = 506094, Reservation_fails = 890751
	L1D_cache_core[27]: Access = 4317095, Miss = 1649541, Miss_rate = 0.382, Pending_hits = 505986, Reservation_fails = 879270
	L1D_cache_core[28]: Access = 4310455, Miss = 1648138, Miss_rate = 0.382, Pending_hits = 506665, Reservation_fails = 891433
	L1D_cache_core[29]: Access = 4326643, Miss = 1652975, Miss_rate = 0.382, Pending_hits = 509658, Reservation_fails = 878185
	L1D_total_cache_accesses = 129595816
	L1D_total_cache_misses = 49501266
	L1D_total_cache_miss_rate = 0.3820
	L1D_total_cache_pending_hits = 15225518
	L1D_total_cache_reservation_fails = 26398008
	L1D_cache_data_port_util = 0.268
	L1D_cache_fill_port_util = 0.204
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53846482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15225518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20854101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26192087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28647020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15225518
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11022550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 205921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118573121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11022695

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 22974546
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3217541
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 205921
ctas_completed 362532, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
170960, 172515, 172065, 172072, 171963, 172643, 172568, 173094, 171927, 173170, 175295, 172763, 174705, 173821, 174447, 174509, 172003, 173096, 172251, 172312, 172376, 172818, 172405, 172106, 173090, 173018, 173563, 174040, 173605, 173775, 173188, 173926, 
gpgpu_n_tot_thrd_icount = 5318997344
gpgpu_n_tot_w_icount = 166218667
gpgpu_n_stall_shd_mem = 26611284
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49501121
gpgpu_n_mem_write_global = 11022695
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 490446965
gpgpu_n_store_insn = 68077410
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 324828672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12956972
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13654312
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26077284	W0_Idle:1909677	W0_Scoreboard:774756732	W1:12159081	W2:6101693	W3:3464752	W4:2955329	W5:2314979	W6:2175735	W7:1803101	W8:1619236	W9:1374262	W10:1172876	W11:974365	W12:829308	W13:697781	W14:598984	W15:531271	W16:488958	W17:439416	W18:436624	W19:445033	W20:498055	W21:567518	W22:690254	W23:836425	W24:977029	W25:1137137	W26:1374957	W27:1566447	W28:1836480	W29:2301717	W30:3468426	W31:6845551	W32:103535887
single_issue_nums: WS0:41472292	WS1:41587019	WS2:41608879	WS3:41550477	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 396008968 {8:49501121,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 440907800 {40:11022695,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1980044840 {40:49501121,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 88181560 {8:11022695,}
maxmflatency = 3817 
max_icnt2mem_latency = 1829 
maxmrqlatency = 3430 
max_icnt2sh_latency = 177 
averagemflatency = 407 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 67 
avg_icnt2sh_latency = 5 
mrq_lat_table:9854920 	1066386 	1713442 	2994428 	6253837 	8261864 	8193759 	5647299 	1981336 	217079 	5849 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12284624 	38694144 	9232350 	301196 	11502 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	49239959 	10347383 	751793 	163701 	19033 	1947 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	39848731 	10088072 	5773241 	3438993 	1239619 	133673 	1487 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	7596 	449 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      9728     10954      7721     11613      6211      5657      6349      6225      6503      6424      7161      7268      7387      7481      7693      7844 
dram[1]:     10954      8611      8881      8971      5881      5879      6222      6243      6762      6774      7361      7370      7528      7567      7762      7813 
dram[2]:     11166     11098     11706     11711      6198      6299      6391      6285      6537      6526      7311      7216      7468      7446      7748      7719 
dram[3]:     11147      8054     11790      8263      6279      5718      6321      6296      6790      6433      7235      7257      7463      7511      7729      7760 
dram[4]:      9807      8400      8746      8443      6203      6270      6270      5995      6568      6770      7216      7208      7455      7445      7713      7676 
dram[5]:     11105     11096      8969     11526      6245      6282      6365      6231      6769      6788      7322      7393      7536      7551      7850      7854 
dram[6]:     10083      8014      8399      9144      6237      6112      6404      6330      6791      6561      7266      7220      7494      7436      7789      7769 
dram[7]:      8443     11132      8760      8458      6278      5929      6260      6304      6528      6505      7227      7254      7480      7469      7774      7769 
dram[8]:      8127      9794     11625     11631      6289      6292      6380      6232      6808      6477      7191      7225      7428      7422      7700      7838 
dram[9]:      8601      8490      8603     11661      6260      5852      5834      6360      6825      6828      7308      7410      7524      7558      7945      7933 
dram[10]:     11126     11119      8577     11608      6310      6373      6271      6315      6478      6495      7307      7201      7468      7434      7852      7804 
dram[11]:      8880     11131      9129      8292      6351      6273      6296      6299      6769      6500      7204      7240      7449      7508      7765      7780 
average row accesses per activate:
dram[0]:  3.961222  4.000381  3.966697  4.004767  3.957223  4.132145  3.983683  4.065795  3.970186  4.117059  4.014461  4.062585  4.049409  4.120147  4.157162  4.137912 
dram[1]:  4.051881  4.010624  4.044517  4.090223  3.971439  4.027653  4.046790  4.043077  3.985035  4.111147  3.993046  4.068041  3.996041  4.030381  4.048514  4.069316 
dram[2]:  4.107691  4.067432  3.993313  4.068536  4.033866  4.123068  3.998222  4.103257  4.094616  4.059604  3.969195  4.071833  3.992897  4.056327  4.014648  4.040881 
dram[3]:  3.979916  3.980657  3.957533  4.063681  4.065673  4.139256  3.927069  3.991080  3.996010  4.126046  3.933252  4.017966  3.966456  4.006999  3.982757  4.079253 
dram[4]:  3.985296  4.025977  4.002603  4.063277  4.025827  4.038218  4.034612  4.089389  3.960877  4.107227  3.989276  4.067443  3.966130  4.100184  3.991438  4.070207 
dram[5]:  4.035901  4.007433  3.996484  4.022810  3.960329  4.066518  3.984599  4.079000  4.039877  4.072962  4.022477  4.166136  3.912943  4.025203  4.089977  4.091908 
dram[6]:  3.948984  3.962918  4.054161  4.125309  3.986796  4.086564  3.999767  4.012500  4.056627  4.068485  4.035249  4.004797  4.017694  4.037253  3.983792  4.082604 
dram[7]:  3.949672  3.985652  4.042416  4.097408  3.978654  4.073160  3.950474  4.109529  3.983316  4.075122  3.937050  3.991135  4.051295  4.096606  4.033179  3.970099 
dram[8]:  3.980243  4.061780  3.983509  4.050095  3.952717  4.143868  4.001918  4.031532  4.034911  4.159181  3.981668  3.956992  4.085520  4.084767  3.952619  4.127703 
dram[9]:  3.991587  4.067120  3.980268  4.034740  4.017216  4.022377  3.967073  4.021368  3.951639  3.982445  3.996700  4.027049  3.969617  4.017240  3.983014  4.057569 
dram[10]:  4.037187  4.011992  3.925873  3.982322  4.026441  4.048947  4.022207  4.094007  3.953652  4.075546  3.975393  4.068405  4.036355  4.043659  3.994486  4.069170 
dram[11]:  4.006898  4.030778  3.973450  4.031419  4.000366  4.072483  4.033751  4.037135  4.020173  4.044642  3.964108  4.031312  4.128597  4.158354  4.000017  4.063375 
average row locality = 46190379/11463209 = 4.029446
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    230691    231423    229690    230639    230033    229272    230868    230338    231318    229666    229992    230035    228844    229721    227241    228262 
dram[1]:    229548    230460    229198    230355    231032    231055    230295    230435    230167    229359    230058    229861    230642    231289    229418    230136 
dram[2]:    228210    229705    230180    230133    228872    228939    230086    228755    228408    229840    230101    230086    230516    230165    229632    230525 
dram[3]:    230555    231012    230602    229258    229457    228815    231742    231799    229865    229220    231075    230784    230770    230975    229685    229950 
dram[4]:    230070    230327    229514    229534    229748    230215    229933    230138    230673    229515    230208    230104    230461    229521    229695    229367 
dram[5]:    229890    231033    229465    230156    230725    229920    230466    229733    228641    229565    229796    227651    231509    230636    228238    229271 
dram[6]:    231184    232126    229245    228769    230447    230158    229930    230764    229581    230146    228682    230536    230425    231050    229933    229384 
dram[7]:    230637    231473    229216    228971    230100    229670    230700    229060    229908    230114    230672    231591    229494    228828    229498    231544 
dram[8]:    230312    229853    230397    229933    230606    229047    229414    230766    230097    228984    229764    231835    228687    229518    230676    228188 
dram[9]:    230563    230104    229227    230132    230092    230800    231485    231240    231921    231996    230530    231277    230673    231517    229865    230511 
dram[10]:    229657    230715    231427    230986    230418    230734    230126    229961    230762    229982    230747    229855    229391    230869    229984    230036 
dram[11]:    230152    230488    230385    230345    229938    230177    230141    231003    229730    230792    230317    230513    227989    228548    230054    230140 
total dram reads = 44176984
bank skew: 232126/227241 = 1.02
chip skew: 3691933/3674153 = 1.00
number of total write accesses:
dram[0]:     31006     31130     31213     31254     31485     31277     31560     31579     31669     31601     31442     31524     31530     31543     31213     31191 
dram[1]:     31099     31015     31136     31052     31505     31480     31603     31831     31684     31543     31654     31636     31625     31703     31291     31438 
dram[2]:     30932     31156     31270     31170     31317     31291     31603     31524     31470     31510     31654     31746     31649     31476     31383     31384 
dram[3]:     31180     31085     31217     31037     31252     31356     31813     31678     31632     31383     31636     31597     31511     31647     31436     31295 
dram[4]:     30990     30999     31110     30994     31422     31579     31635     31685     31613     31410     31466     31567     31505     31463     31282     31369 
dram[5]:     31038     31213     30944     31020     31537     31432     31758     31666     31273     31391     31584     31344     31565     31531     31048     31282 
dram[6]:     31264     31206     30964     30864     31476     31436     31712     31695     31467     31538     31402     31752     31504     31611     31410     31201 
dram[7]:     31203     31217     31131     31129     31493     31521     31575     31508     31632     31488     31534     31648     31425     31379     31047     31344 
dram[8]:     31167     31140     31130     31164     31590     31374     31626     31766     31413     31408     31477     31661     31377     31504     31181     30991 
dram[9]:     31110     31073     31099     31119     31455     31613     31599     31571     31817     31789     31488     31475     31631     31640     31365     31479 
dram[10]:     31049     31261     31330     31191     31510     31468     31723     31789     31564     31494     31522     31486     31516     31638     31433     31311 
dram[11]:     30990     31030     31168     31272     31406     31524     31643     31671     31429     31531     31604     31605     31452     31445     31330     31324 
total dram writes = 6030294
bank skew: 31831/30864 = 1.03
chip skew: 503323/501626 = 1.00
average mf latency per bank:
dram[0]:        488       483       486       486       489       489       495       493       499       495       494       490       486       484       484       481
dram[1]:        476       492       479       496       481       500       485       502       488       503       480       497       474       493       473       492
dram[2]:        475       480       480       483       484       488       486       488       486       491       481       486       476       480       474       478
dram[3]:        479       484       481       486       486       489       486       493       490       496       481       491       478       485      1301       483
dram[4]:        488       482       490       485       490       488       499       493       503       498       492       488       485       483       490       484
dram[5]:        473       489       476       492       480       494       482       497       486       503       480       495       475       491       471       491
dram[6]:        482       484       480       484       487       486       488       492       491       495       481       488       475       483       477       481
dram[7]:        477       486       478       484       478       488       483       492       485       496       480       489       474       485       472       487
dram[8]:        488       478       489       483       494       486       491       491       499       492       488       486       482       480       485       479
dram[9]:        480       496       481       498       482       502       489       505       496       510       483       503       479       498       475       494
dram[10]:        480       483       486       487       486       489       488       491       493       495       486       488       479       484       481       483
dram[11]:        472       484       475       485       476       484       481       492       482       495       480       486       470       483       474       477
maximum mf latency per bank:
dram[0]:       3007      3019      3039      3074      3151      3132      3178      3194      3149      3046      2515      2331      2027      2537      2458      2165
dram[1]:       2944      3161      2891      3157      3174      3194      3183      3228      2965      3131      2067      2207      2217      2256      2281      2260
dram[2]:       2690      2635      2825      3197      2727      2760      2697      3461      2750      2759      1972      2181      1978      2173      1967      3141
dram[3]:       3034      3036      2768      2798      3067      3124      3092      3103      3313      3114      1875      2197      2634      2032      2677      3190
dram[4]:       2738      2783      3091      3094      2776      3220      2945      3222      2877      2871      2037      2723      2263      2374      2114      2522
dram[5]:       3140      3132      2890      2945      2761      2767      3186      2992      2964      2903      2113      2306      2290      2085      2349      2250
dram[6]:       2867      2674      3231      2807      2914      3187      2910      2929      2824      2865      1863      2158      2159      2034      2012      2062
dram[7]:       3203      3138      3093      3136      3096      3167      3194      3125      2862      2848      2088      3817      2243      2078      2281      2329
dram[8]:       2560      3160      2856      3331      3019      2873      2773      3003      3127      2689      2099      2158      2184      2054      2149      2495
dram[9]:       2779      2817      2840      2826      2845      2845      2906      2808      2893      2743      2136      1974      2310      2154      2269      2362
dram[10]:       2803      2671      2861      3197      2904      2578      2872      2875      2916      3041      2167      2069      2150      2351      2197      2424
dram[11]:       2657      2839      3083      2902      3063      3086      3063      3072      3440      3068      2168      2463      2201      2144      2102      2232

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20879143 n_nop=14988729 n_act=951267 n_pre=951251 n_ref_event=0 n_req=3845402 n_rd=3678033 n_rd_L2_A=0 n_write=0 n_wr_bk=502217 bw_util=0.8008
n_activity=20510439 dram_eff=0.8152
bk0: 230691a 11935848i bk1: 231423a 11751137i bk2: 229690a 11949561i bk3: 230639a 11781190i bk4: 230033a 11905234i bk5: 229272a 11976027i bk6: 230868a 11939129i bk7: 230338a 11837920i bk8: 231318a 11986029i bk9: 229666a 12063718i bk10: 229992a 12124817i bk11: 230035a 12007490i bk12: 228844a 12139223i bk13: 229721a 11968386i bk14: 227241a 12249305i bk15: 228262a 12044903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752623
Row_Buffer_Locality_read = 0.771735
Row_Buffer_Locality_write = 0.332630
Bank_Level_Parallism = 7.178742
Bank_Level_Parallism_Col = 4.921503
Bank_Level_Parallism_Ready = 2.265227
write_to_read_ratio_blp_rw_average = 0.225613
GrpLevelPara = 3.049448 

BW Util details:
bwutil = 0.800847 
total_CMD = 20879143 
util_bw = 16721000 
Wasted_Col = 3482889 
Wasted_Row = 174443 
Idle = 500811 

BW Util Bottlenecks: 
RCDc_limit = 4225574 
RCDWRc_limit = 395311 
WTRc_limit = 2431266 
RTWc_limit = 4264850 
CCDLc_limit = 2043042 
rwq = 0 
CCDLc_limit_alone = 1556418 
WTRc_limit_alone = 2295291 
RTWc_limit_alone = 3914201 

Commands details: 
total_CMD = 20879143 
n_nop = 14988729 
Read = 3678033 
Write = 0 
L2_Alloc = 0 
L2_WB = 502217 
n_act = 951267 
n_pre = 951251 
n_ref = 0 
n_req = 3845402 
total_req = 4180250 

Dual Bus Interface Util: 
issued_total_row = 1902518 
issued_total_col = 4180250 
Row_Bus_Util =  0.091120 
CoL_Bus_Util = 0.200212 
Either_Row_CoL_Bus_Util = 0.282120 
Issued_on_Two_Bus_Simul_Util = 0.009213 
issued_two_Eff = 0.032655 
queue_avg = 31.842560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8426
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20879143 n_nop=14977621 n_act=954201 n_pre=954185 n_ref_event=0 n_req=3851460 n_rd=3683308 n_rd_L2_A=0 n_write=0 n_wr_bk=503295 bw_util=0.8021
n_activity=20524105 dram_eff=0.8159
bk0: 229548a 12045120i bk1: 230460a 11790588i bk2: 229198a 12003870i bk3: 230355a 11877824i bk4: 231032a 11938592i bk5: 231055a 11768392i bk6: 230295a 11988269i bk7: 230435a 11786701i bk8: 230167a 12069351i bk9: 229359a 12051806i bk10: 230058a 12060315i bk11: 229861a 11996325i bk12: 230642a 12006396i bk13: 231289a 11783762i bk14: 229418a 12116026i bk15: 230136a 11890050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752251
Row_Buffer_Locality_read = 0.771495
Row_Buffer_Locality_write = 0.330713
Bank_Level_Parallism = 7.197361
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 2.262564
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.802064 
total_CMD = 20879143 
util_bw = 16746412 
Wasted_Col = 3477130 
Wasted_Row = 171879 
Idle = 483722 

BW Util Bottlenecks: 
RCDc_limit = 4208127 
RCDWRc_limit = 397258 
WTRc_limit = 2427127 
RTWc_limit = 4329551 
CCDLc_limit = 2060971 
rwq = 0 
CCDLc_limit_alone = 1568822 
WTRc_limit_alone = 2289513 
RTWc_limit_alone = 3975016 

Commands details: 
total_CMD = 20879143 
n_nop = 14977621 
Read = 3683308 
Write = 0 
L2_Alloc = 0 
L2_WB = 503295 
n_act = 954201 
n_pre = 954185 
n_ref = 0 
n_req = 3851460 
total_req = 4186603 

Dual Bus Interface Util: 
issued_total_row = 1908386 
issued_total_col = 4186603 
Row_Bus_Util =  0.091402 
CoL_Bus_Util = 0.200516 
Either_Row_CoL_Bus_Util = 0.282652 
Issued_on_Two_Bus_Simul_Util = 0.009266 
issued_two_Eff = 0.032783 
queue_avg = 32.159100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.1591
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20879143 n_nop=14996111 n_act=948779 n_pre=948763 n_ref_event=0 n_req=3841700 n_rd=3674153 n_rd_L2_A=0 n_write=0 n_wr_bk=502535 bw_util=0.8002
n_activity=20522807 dram_eff=0.8141
bk0: 228210a 12190818i bk1: 229705a 11903020i bk2: 230180a 11968044i bk3: 230133a 11851047i bk4: 228872a 12135979i bk5: 228939a 12004877i bk6: 230086a 12016252i bk7: 228755a 11951418i bk8: 228408a 12327049i bk9: 229840a 12039698i bk10: 230101a 12109476i bk11: 230086a 12002586i bk12: 230516a 12050910i bk13: 230165a 11932605i bk14: 229632a 12117785i bk15: 230525a 11880323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753033
Row_Buffer_Locality_read = 0.772138
Row_Buffer_Locality_write = 0.334067
Bank_Level_Parallism = 7.131593
Bank_Level_Parallism_Col = 4.889662
Bank_Level_Parallism_Ready = 2.247791
write_to_read_ratio_blp_rw_average = 0.225534
GrpLevelPara = 3.041756 

BW Util details:
bwutil = 0.800165 
total_CMD = 20879143 
util_bw = 16706752 
Wasted_Col = 3514375 
Wasted_Row = 174087 
Idle = 483929 

BW Util Bottlenecks: 
RCDc_limit = 4249298 
RCDWRc_limit = 398058 
WTRc_limit = 2430506 
RTWc_limit = 4296855 
CCDLc_limit = 2069051 
rwq = 0 
CCDLc_limit_alone = 1576403 
WTRc_limit_alone = 2292298 
RTWc_limit_alone = 3942415 

Commands details: 
total_CMD = 20879143 
n_nop = 14996111 
Read = 3674153 
Write = 0 
L2_Alloc = 0 
L2_WB = 502535 
n_act = 948779 
n_pre = 948763 
n_ref = 0 
n_req = 3841700 
total_req = 4176688 

Dual Bus Interface Util: 
issued_total_row = 1897542 
issued_total_col = 4176688 
Row_Bus_Util =  0.090882 
CoL_Bus_Util = 0.200041 
Either_Row_CoL_Bus_Util = 0.281766 
Issued_on_Two_Bus_Simul_Util = 0.009157 
issued_two_Eff = 0.032500 
queue_avg = 31.430866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4309
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20879143 n_nop=14965336 n_act=960458 n_pre=960442 n_ref_event=0 n_req=3853538 n_rd=3685564 n_rd_L2_A=0 n_write=0 n_wr_bk=502755 bw_util=0.8024
n_activity=20531707 dram_eff=0.816
bk0: 230555a 11875035i bk1: 231012a 11708373i bk2: 230602a 11846414i bk3: 229258a 11870255i bk4: 229457a 12079946i bk5: 228815a 11978600i bk6: 231742a 11812993i bk7: 231799a 11661219i bk8: 229865a 12051170i bk9: 229220a 12057302i bk10: 231075a 11905566i bk11: 230784a 11875286i bk12: 230770a 11902752i bk13: 230975a 11761493i bk14: 229685a 11952471i bk15: 229950a 11882782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750760
Row_Buffer_Locality_read = 0.770166
Row_Buffer_Locality_write = 0.324979
Bank_Level_Parallism = 7.240789
Bank_Level_Parallism_Col = 4.951581
Bank_Level_Parallism_Ready = 2.265459
write_to_read_ratio_blp_rw_average = 0.228356
GrpLevelPara = 3.063137 

BW Util details:
bwutil = 0.802393 
total_CMD = 20879143 
util_bw = 16753276 
Wasted_Col = 3482240 
Wasted_Row = 168816 
Idle = 474811 

BW Util Bottlenecks: 
RCDc_limit = 4228597 
RCDWRc_limit = 403242 
WTRc_limit = 2440430 
RTWc_limit = 4421226 
CCDLc_limit = 2060782 
rwq = 0 
CCDLc_limit_alone = 1564871 
WTRc_limit_alone = 2304667 
RTWc_limit_alone = 4061078 

Commands details: 
total_CMD = 20879143 
n_nop = 14965336 
Read = 3685564 
Write = 0 
L2_Alloc = 0 
L2_WB = 502755 
n_act = 960458 
n_pre = 960442 
n_ref = 0 
n_req = 3853538 
total_req = 4188319 

Dual Bus Interface Util: 
issued_total_row = 1920900 
issued_total_col = 4188319 
Row_Bus_Util =  0.092001 
CoL_Bus_Util = 0.200598 
Either_Row_CoL_Bus_Util = 0.283240 
Issued_on_Two_Bus_Simul_Util = 0.009359 
issued_two_Eff = 0.033043 
queue_avg = 32.334301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3343
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20879143 n_nop=14982759 n_act=954024 n_pre=954008 n_ref_event=0 n_req=3846436 n_rd=3679023 n_rd_L2_A=0 n_write=0 n_wr_bk=502089 bw_util=0.801
n_activity=20513772 dram_eff=0.8153
bk0: 230070a 11965537i bk1: 230327a 11858095i bk2: 229514a 11976222i bk3: 229534a 11863666i bk4: 229748a 12041127i bk5: 230215a 11839811i bk6: 229933a 12024161i bk7: 230138a 11901629i bk8: 230673a 11997690i bk9: 229515a 12052792i bk10: 230208a 12074789i bk11: 230104a 11989847i bk12: 230461a 11983886i bk13: 229521a 11948151i bk14: 229695a 12018505i bk15: 229367a 11887754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751973
Row_Buffer_Locality_read = 0.771019
Row_Buffer_Locality_write = 0.333415
Bank_Level_Parallism = 7.187186
Bank_Level_Parallism_Col = 4.913742
Bank_Level_Parallism_Ready = 2.252402
write_to_read_ratio_blp_rw_average = 0.226522
GrpLevelPara = 3.051126 

BW Util details:
bwutil = 0.801012 
total_CMD = 20879143 
util_bw = 16724448 
Wasted_Col = 3489247 
Wasted_Row = 173353 
Idle = 492095 

BW Util Bottlenecks: 
RCDc_limit = 4236399 
RCDWRc_limit = 396528 
WTRc_limit = 2438661 
RTWc_limit = 4316680 
CCDLc_limit = 2058614 
rwq = 0 
CCDLc_limit_alone = 1569415 
WTRc_limit_alone = 2301807 
RTWc_limit_alone = 3964335 

Commands details: 
total_CMD = 20879143 
n_nop = 14982759 
Read = 3679023 
Write = 0 
L2_Alloc = 0 
L2_WB = 502089 
n_act = 954024 
n_pre = 954008 
n_ref = 0 
n_req = 3846436 
total_req = 4181112 

Dual Bus Interface Util: 
issued_total_row = 1908032 
issued_total_col = 4181112 
Row_Bus_Util =  0.091385 
CoL_Bus_Util = 0.200253 
Either_Row_CoL_Bus_Util = 0.282405 
Issued_on_Two_Bus_Simul_Util = 0.009232 
issued_two_Eff = 0.032691 
queue_avg = 31.868631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8686
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20879143 n_nop=14988545 n_act=952713 n_pre=952697 n_ref_event=0 n_req=3844058 n_rd=3676695 n_rd_L2_A=0 n_write=0 n_wr_bk=501626 bw_util=0.8005
n_activity=20521901 dram_eff=0.8144
bk0: 229890a 12013870i bk1: 231033a 11787556i bk2: 229465a 11963727i bk3: 230156a 11819506i bk4: 230725a 11921574i bk5: 229920a 11947394i bk6: 230466a 11951057i bk7: 229733a 11889139i bk8: 228641a 12190837i bk9: 229565a 12042345i bk10: 229796a 12134720i bk11: 227651a 12207110i bk12: 231509a 11866627i bk13: 230636a 11853111i bk14: 228238a 12238363i bk15: 229271a 11970538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752161
Row_Buffer_Locality_read = 0.771350
Row_Buffer_Locality_write = 0.330605
Bank_Level_Parallism = 7.168654
Bank_Level_Parallism_Col = 4.904625
Bank_Level_Parallism_Ready = 2.260094
write_to_read_ratio_blp_rw_average = 0.225167
GrpLevelPara = 3.049585 

BW Util details:
bwutil = 0.800477 
total_CMD = 20879143 
util_bw = 16713284 
Wasted_Col = 3499422 
Wasted_Row = 177311 
Idle = 489126 

BW Util Bottlenecks: 
RCDc_limit = 4235023 
RCDWRc_limit = 399926 
WTRc_limit = 2431643 
RTWc_limit = 4273050 
CCDLc_limit = 2042939 
rwq = 0 
CCDLc_limit_alone = 1560706 
WTRc_limit_alone = 2296347 
RTWc_limit_alone = 3926113 

Commands details: 
total_CMD = 20879143 
n_nop = 14988545 
Read = 3676695 
Write = 0 
L2_Alloc = 0 
L2_WB = 501626 
n_act = 952713 
n_pre = 952697 
n_ref = 0 
n_req = 3844058 
total_req = 4178321 

Dual Bus Interface Util: 
issued_total_row = 1905410 
issued_total_col = 4178321 
Row_Bus_Util =  0.091259 
CoL_Bus_Util = 0.200119 
Either_Row_CoL_Bus_Util = 0.282128 
Issued_on_Two_Bus_Simul_Util = 0.009250 
issued_two_Eff = 0.032787 
queue_avg = 31.454239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4542
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20879143 n_nop=14975707 n_act=955765 n_pre=955749 n_ref_event=0 n_req=3850092 n_rd=3682360 n_rd_L2_A=0 n_write=0 n_wr_bk=502502 bw_util=0.8017
n_activity=20525505 dram_eff=0.8155
bk0: 231184a 11837500i bk1: 232126a 11638984i bk2: 229245a 11995868i bk3: 228769a 11978461i bk4: 230447a 11915502i bk5: 230158a 11900497i bk6: 229930a 11970370i bk7: 230764a 11758929i bk8: 229581a 12195605i bk9: 230146a 11965410i bk10: 228682a 12182247i bk11: 230536a 11859795i bk12: 230425a 12061632i bk13: 231050a 11826666i bk14: 229933a 12003220i bk15: 229384a 11917852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751756
Row_Buffer_Locality_read = 0.770950
Row_Buffer_Locality_write = 0.330378
Bank_Level_Parallism = 7.203346
Bank_Level_Parallism_Col = 4.934864
Bank_Level_Parallism_Ready = 2.266124
write_to_read_ratio_blp_rw_average = 0.226368
GrpLevelPara = 3.054451 

BW Util details:
bwutil = 0.801731 
total_CMD = 20879143 
util_bw = 16739448 
Wasted_Col = 3486421 
Wasted_Row = 172052 
Idle = 481222 

BW Util Bottlenecks: 
RCDc_limit = 4214301 
RCDWRc_limit = 400515 
WTRc_limit = 2435667 
RTWc_limit = 4341432 
CCDLc_limit = 2073707 
rwq = 0 
CCDLc_limit_alone = 1580716 
WTRc_limit_alone = 2297007 
RTWc_limit_alone = 3987101 

Commands details: 
total_CMD = 20879143 
n_nop = 14975707 
Read = 3682360 
Write = 0 
L2_Alloc = 0 
L2_WB = 502502 
n_act = 955765 
n_pre = 955749 
n_ref = 0 
n_req = 3850092 
total_req = 4184862 

Dual Bus Interface Util: 
issued_total_row = 1911514 
issued_total_col = 4184862 
Row_Bus_Util =  0.091551 
CoL_Bus_Util = 0.200433 
Either_Row_CoL_Bus_Util = 0.282743 
Issued_on_Two_Bus_Simul_Util = 0.009241 
issued_two_Eff = 0.032683 
queue_avg = 32.029835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0298
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20879143 n_nop=14974144 n_act=957734 n_pre=957718 n_ref_event=0 n_req=3849431 n_rd=3681476 n_rd_L2_A=0 n_write=0 n_wr_bk=502274 bw_util=0.8015
n_activity=20523932 dram_eff=0.8154
bk0: 230637a 11833476i bk1: 231473a 11651752i bk2: 229216a 11971734i bk3: 228971a 11939669i bk4: 230100a 11898504i bk5: 229670a 11855205i bk6: 230700a 11877189i bk7: 229060a 11927916i bk8: 229908a 12027467i bk9: 230114a 11994837i bk10: 230672a 11987066i bk11: 231591a 11838590i bk12: 229494a 12115233i bk13: 228828a 11940658i bk14: 229498a 12092882i bk15: 231544a 11684114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751202
Row_Buffer_Locality_read = 0.770370
Row_Buffer_Locality_write = 0.331047
Bank_Level_Parallism = 7.224277
Bank_Level_Parallism_Col = 4.937482
Bank_Level_Parallism_Ready = 2.263063
write_to_read_ratio_blp_rw_average = 0.226671
GrpLevelPara = 3.054657 

BW Util details:
bwutil = 0.801518 
total_CMD = 20879143 
util_bw = 16735000 
Wasted_Col = 3489211 
Wasted_Row = 169294 
Idle = 485638 

BW Util Bottlenecks: 
RCDc_limit = 4236926 
RCDWRc_limit = 399109 
WTRc_limit = 2433612 
RTWc_limit = 4365846 
CCDLc_limit = 2067220 
rwq = 0 
CCDLc_limit_alone = 1574254 
WTRc_limit_alone = 2296272 
RTWc_limit_alone = 4010220 

Commands details: 
total_CMD = 20879143 
n_nop = 14974144 
Read = 3681476 
Write = 0 
L2_Alloc = 0 
L2_WB = 502274 
n_act = 957734 
n_pre = 957718 
n_ref = 0 
n_req = 3849431 
total_req = 4183750 

Dual Bus Interface Util: 
issued_total_row = 1915452 
issued_total_col = 4183750 
Row_Bus_Util =  0.091740 
CoL_Bus_Util = 0.200379 
Either_Row_CoL_Bus_Util = 0.282818 
Issued_on_Two_Bus_Simul_Util = 0.009301 
issued_two_Eff = 0.032888 
queue_avg = 31.972361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9724
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20879143 n_nop=14986806 n_act=952872 n_pre=952856 n_ref_event=0 n_req=3845312 n_rd=3678077 n_rd_L2_A=0 n_write=0 n_wr_bk=501969 bw_util=0.8008
n_activity=20517579 dram_eff=0.8149
bk0: 230312a 11895123i bk1: 229853a 11887923i bk2: 230397a 11899090i bk3: 229933a 11829437i bk4: 230606a 11881567i bk5: 229047a 11974949i bk6: 229414a 12021928i bk7: 230766a 11812205i bk8: 230097a 12142944i bk9: 228984a 12151789i bk10: 229764a 12090851i bk11: 231835a 11840310i bk12: 228687a 12203019i bk13: 229518a 12004554i bk14: 230676a 11951720i bk15: 228188a 12094611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752200
Row_Buffer_Locality_read = 0.771374
Row_Buffer_Locality_write = 0.330499
Bank_Level_Parallism = 7.172791
Bank_Level_Parallism_Col = 4.911855
Bank_Level_Parallism_Ready = 2.257573
write_to_read_ratio_blp_rw_average = 0.226201
GrpLevelPara = 3.048460 

BW Util details:
bwutil = 0.800808 
total_CMD = 20879143 
util_bw = 16720184 
Wasted_Col = 3497708 
Wasted_Row = 172272 
Idle = 488979 

BW Util Bottlenecks: 
RCDc_limit = 4237821 
RCDWRc_limit = 398817 
WTRc_limit = 2435938 
RTWc_limit = 4312301 
CCDLc_limit = 2058168 
rwq = 0 
CCDLc_limit_alone = 1571655 
WTRc_limit_alone = 2300062 
RTWc_limit_alone = 3961664 

Commands details: 
total_CMD = 20879143 
n_nop = 14986806 
Read = 3678077 
Write = 0 
L2_Alloc = 0 
L2_WB = 501969 
n_act = 952872 
n_pre = 952856 
n_ref = 0 
n_req = 3845312 
total_req = 4180046 

Dual Bus Interface Util: 
issued_total_row = 1905728 
issued_total_col = 4180046 
Row_Bus_Util =  0.091274 
CoL_Bus_Util = 0.200202 
Either_Row_CoL_Bus_Util = 0.282212 
Issued_on_Two_Bus_Simul_Util = 0.009265 
issued_two_Eff = 0.032829 
queue_avg = 31.433233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4332
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20879143 n_nop=14953406 n_act=963890 n_pre=963874 n_ref_event=0 n_req=3860511 n_rd=3691933 n_rd_L2_A=0 n_write=0 n_wr_bk=503323 bw_util=0.8037
n_activity=20523914 dram_eff=0.8176
bk0: 230563a 11820668i bk1: 230104a 11793153i bk2: 229227a 11894885i bk3: 230132a 11746857i bk4: 230092a 11935202i bk5: 230800a 11709040i bk6: 231485a 11815249i bk7: 231240a 11697950i bk8: 231921a 11814463i bk9: 231996a 11720824i bk10: 230530a 12020242i bk11: 231277a 11857658i bk12: 230673a 11908181i bk13: 231517a 11747835i bk14: 229865a 11932422i bk15: 230511a 11748207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750322
Row_Buffer_Locality_read = 0.769588
Row_Buffer_Locality_write = 0.328382
Bank_Level_Parallism = 7.295760
Bank_Level_Parallism_Col = 4.979112
Bank_Level_Parallism_Ready = 2.282548
write_to_read_ratio_blp_rw_average = 0.227119
GrpLevelPara = 3.068029 

BW Util details:
bwutil = 0.803722 
total_CMD = 20879143 
util_bw = 16781024 
Wasted_Col = 3454023 
Wasted_Row = 163060 
Idle = 481036 

BW Util Bottlenecks: 
RCDc_limit = 4216709 
RCDWRc_limit = 397074 
WTRc_limit = 2434564 
RTWc_limit = 4388649 
CCDLc_limit = 2055852 
rwq = 0 
CCDLc_limit_alone = 1557348 
WTRc_limit_alone = 2297153 
RTWc_limit_alone = 4027556 

Commands details: 
total_CMD = 20879143 
n_nop = 14953406 
Read = 3691933 
Write = 0 
L2_Alloc = 0 
L2_WB = 503323 
n_act = 963890 
n_pre = 963874 
n_ref = 0 
n_req = 3860511 
total_req = 4195256 

Dual Bus Interface Util: 
issued_total_row = 1927764 
issued_total_col = 4195256 
Row_Bus_Util =  0.092330 
CoL_Bus_Util = 0.200930 
Either_Row_CoL_Bus_Util = 0.283811 
Issued_on_Two_Bus_Simul_Util = 0.009449 
issued_two_Eff = 0.033293 
queue_avg = 32.776474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7765
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20879143 n_nop=14969423 n_act=958178 n_pre=958162 n_ref_event=0 n_req=3854040 n_rd=3685650 n_rd_L2_A=0 n_write=0 n_wr_bk=503285 bw_util=0.8025
n_activity=20524614 dram_eff=0.8164
bk0: 229657a 11991422i bk1: 230715a 11745338i bk2: 231427a 11752587i bk3: 230986a 11696787i bk4: 230418a 11977094i bk5: 230734a 11766963i bk6: 230126a 11988162i bk7: 229961a 11829131i bk8: 230762a 11936380i bk9: 229982a 11961145i bk10: 230747a 11989835i bk11: 229855a 11946611i bk12: 229391a 12068965i bk13: 230869a 11820672i bk14: 229984a 11936763i bk15: 230036a 11853247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751384
Row_Buffer_Locality_read = 0.770568
Row_Buffer_Locality_write = 0.331498
Bank_Level_Parallism = 7.239879
Bank_Level_Parallism_Col = 4.940759
Bank_Level_Parallism_Ready = 2.266599
write_to_read_ratio_blp_rw_average = 0.227152
GrpLevelPara = 3.058216 

BW Util details:
bwutil = 0.802511 
total_CMD = 20879143 
util_bw = 16755740 
Wasted_Col = 3475159 
Wasted_Row = 168154 
Idle = 480090 

BW Util Bottlenecks: 
RCDc_limit = 4206401 
RCDWRc_limit = 399299 
WTRc_limit = 2423745 
RTWc_limit = 4359691 
CCDLc_limit = 2078884 
rwq = 0 
CCDLc_limit_alone = 1582208 
WTRc_limit_alone = 2285952 
RTWc_limit_alone = 4000808 

Commands details: 
total_CMD = 20879143 
n_nop = 14969423 
Read = 3685650 
Write = 0 
L2_Alloc = 0 
L2_WB = 503285 
n_act = 958178 
n_pre = 958162 
n_ref = 0 
n_req = 3854040 
total_req = 4188935 

Dual Bus Interface Util: 
issued_total_row = 1916340 
issued_total_col = 4188935 
Row_Bus_Util =  0.091782 
CoL_Bus_Util = 0.200628 
Either_Row_CoL_Bus_Util = 0.283044 
Issued_on_Two_Bus_Simul_Util = 0.009366 
issued_two_Eff = 0.033090 
queue_avg = 32.421860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4219
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20879143 n_nop=14982436 n_act=953377 n_pre=953361 n_ref_event=0 n_req=3848399 n_rd=3680712 n_rd_L2_A=0 n_write=0 n_wr_bk=502424 bw_util=0.8014
n_activity=20526509 dram_eff=0.8152
bk0: 230152a 11976453i bk1: 230488a 11796970i bk2: 230385a 11899714i bk3: 230345a 11781946i bk4: 229938a 12010858i bk5: 230177a 11828368i bk6: 230141a 12024869i bk7: 231003a 11791266i bk8: 229730a 12160835i bk9: 230792a 11952665i bk10: 230317a 11981399i bk11: 230513a 11906392i bk12: 227989a 12258322i bk13: 228548a 12012837i bk14: 230054a 12001088i bk15: 230140a 11884853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752268
Row_Buffer_Locality_read = 0.771331
Row_Buffer_Locality_write = 0.333824
Bank_Level_Parallism = 7.192275
Bank_Level_Parallism_Col = 4.924703
Bank_Level_Parallism_Ready = 2.264525
write_to_read_ratio_blp_rw_average = 0.225887
GrpLevelPara = 3.054891 

BW Util details:
bwutil = 0.801400 
total_CMD = 20879143 
util_bw = 16732544 
Wasted_Col = 3492573 
Wasted_Row = 170501 
Idle = 483525 

BW Util Bottlenecks: 
RCDc_limit = 4224992 
RCDWRc_limit = 399578 
WTRc_limit = 2430628 
RTWc_limit = 4353998 
CCDLc_limit = 2064685 
rwq = 0 
CCDLc_limit_alone = 1572465 
WTRc_limit_alone = 2293245 
RTWc_limit_alone = 3999161 

Commands details: 
total_CMD = 20879143 
n_nop = 14982436 
Read = 3680712 
Write = 0 
L2_Alloc = 0 
L2_WB = 502424 
n_act = 953377 
n_pre = 953361 
n_ref = 0 
n_req = 3848399 
total_req = 4183136 

Dual Bus Interface Util: 
issued_total_row = 1906738 
issued_total_col = 4183136 
Row_Bus_Util =  0.091323 
CoL_Bus_Util = 0.200350 
Either_Row_CoL_Bus_Util = 0.282421 
Issued_on_Two_Bus_Simul_Util = 0.009252 
issued_two_Eff = 0.032758 
queue_avg = 31.876785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8768

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2517131, Miss = 1838678, Miss_rate = 0.730, Pending_hits = 71099, Reservation_fails = 3788
L2_cache_bank[1]: Access = 2459168, Miss = 1839357, Miss_rate = 0.748, Pending_hits = 14755, Reservation_fails = 3293
L2_cache_bank[2]: Access = 2469972, Miss = 1840364, Miss_rate = 0.745, Pending_hits = 14433, Reservation_fails = 3605
L2_cache_bank[3]: Access = 2540387, Miss = 1842955, Miss_rate = 0.725, Pending_hits = 14462, Reservation_fails = 2252
L2_cache_bank[4]: Access = 2503604, Miss = 1836008, Miss_rate = 0.733, Pending_hits = 14498, Reservation_fails = 2695
L2_cache_bank[5]: Access = 2462352, Miss = 1838151, Miss_rate = 0.747, Pending_hits = 14088, Reservation_fails = 2690
L2_cache_bank[6]: Access = 3322097, Miss = 1843787, Miss_rate = 0.555, Pending_hits = 14786, Reservation_fails = 4088
L2_cache_bank[7]: Access = 2458730, Miss = 1841817, Miss_rate = 0.749, Pending_hits = 15036, Reservation_fails = 3709
L2_cache_bank[8]: Access = 2528080, Miss = 1840304, Miss_rate = 0.728, Pending_hits = 71738, Reservation_fails = 3770
L2_cache_bank[9]: Access = 2457262, Miss = 1838725, Miss_rate = 0.748, Pending_hits = 14609, Reservation_fails = 3620
L2_cache_bank[10]: Access = 2462653, Miss = 1838733, Miss_rate = 0.747, Pending_hits = 14662, Reservation_fails = 3213
L2_cache_bank[11]: Access = 2536347, Miss = 1837969, Miss_rate = 0.725, Pending_hits = 14754, Reservation_fails = 2172
L2_cache_bank[12]: Access = 2512397, Miss = 1839429, Miss_rate = 0.732, Pending_hits = 14219, Reservation_fails = 3791
L2_cache_bank[13]: Access = 2471384, Miss = 1842937, Miss_rate = 0.746, Pending_hits = 14652, Reservation_fails = 3807
L2_cache_bank[14]: Access = 2458168, Miss = 1840229, Miss_rate = 0.749, Pending_hits = 14413, Reservation_fails = 4467
L2_cache_bank[15]: Access = 2458032, Miss = 1841254, Miss_rate = 0.749, Pending_hits = 15275, Reservation_fails = 3945
L2_cache_bank[16]: Access = 2524666, Miss = 1839954, Miss_rate = 0.729, Pending_hits = 71982, Reservation_fails = 2252
L2_cache_bank[17]: Access = 2453322, Miss = 1838127, Miss_rate = 0.749, Pending_hits = 14819, Reservation_fails = 2853
L2_cache_bank[18]: Access = 2474670, Miss = 1844362, Miss_rate = 0.745, Pending_hits = 15140, Reservation_fails = 2676
L2_cache_bank[19]: Access = 2554058, Miss = 1847581, Miss_rate = 0.723, Pending_hits = 15048, Reservation_fails = 2892
L2_cache_bank[20]: Access = 2517926, Miss = 1842516, Miss_rate = 0.732, Pending_hits = 14406, Reservation_fails = 1799
L2_cache_bank[21]: Access = 2467072, Miss = 1843145, Miss_rate = 0.747, Pending_hits = 14601, Reservation_fails = 4291
L2_cache_bank[22]: Access = 2455829, Miss = 1838712, Miss_rate = 0.749, Pending_hits = 14304, Reservation_fails = 3421
L2_cache_bank[23]: Access = 2458509, Miss = 1842012, Miss_rate = 0.749, Pending_hits = 13967, Reservation_fails = 1956
L2_total_cache_accesses = 60523816
L2_total_cache_misses = 44177106
L2_total_cache_miss_rate = 0.7299
L2_total_cache_pending_hits = 521746
L2_total_cache_reservation_fails = 77045
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4802394
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 521743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15534502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 77045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28642482
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 521743
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11022570
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 92
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49501121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11022695
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 74722
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.226

icnt_total_pkts_mem_to_simt=60523816
icnt_total_pkts_simt_to_mem=60523816
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 60523816
Req_Network_cycles = 8141712
Req_Network_injected_packets_per_cycle =       7.4338 
Req_Network_conflicts_per_cycle =       2.3356
Req_Network_conflicts_per_cycle_util =       2.3594
Req_Bank_Level_Parallism =       7.5098
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.6182
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3837

Reply_Network_injected_packets_num = 60523816
Reply_Network_cycles = 8141712
Reply_Network_injected_packets_per_cycle =        7.4338
Reply_Network_conflicts_per_cycle =        5.2336
Reply_Network_conflicts_per_cycle_util =       5.2838
Reply_Bank_Level_Parallism =       7.5050
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.1113
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2478
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 23 hrs, 50 min, 35 sec (85835 sec)
gpgpu_simulation_rate = 44478 (inst/sec)
gpgpu_simulation_rate = 94 (cycle/sec)
gpgpu_silicon_slowdown = 14521276x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddf21031c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210300..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf2102f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8875cc56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 13: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 13 
gpu_sim_cycle = 940968
gpu_sim_insn = 440781269
gpu_ipc =     468.4339
gpu_tot_sim_cycle = 9082680
gpu_tot_sim_insn = 4258556703
gpu_tot_ipc =     468.8657
gpu_tot_issued_cta = 392743
gpu_occupancy = 74.2579% 
gpu_tot_occupancy = 76.1288% 
max_total_param_size = 0
gpu_stall_dramfull = 360493
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.2458
partiton_level_parallism_total  =       7.4143
partiton_level_parallism_util =       7.3027
partiton_level_parallism_util_total  =       7.4902
L2_BW  =     316.4946 GB/Sec
L2_BW_total  =     323.8572 GB/Sec
gpu_total_sim_rate=44581

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4840485, Miss = 1873536, Miss_rate = 0.387, Pending_hits = 586003, Reservation_fails = 1003941
	L1D_cache_core[1]: Access = 4852937, Miss = 1878509, Miss_rate = 0.387, Pending_hits = 587107, Reservation_fails = 1019244
	L1D_cache_core[2]: Access = 4851382, Miss = 1876093, Miss_rate = 0.387, Pending_hits = 586541, Reservation_fails = 1007693
	L1D_cache_core[3]: Access = 4851881, Miss = 1875806, Miss_rate = 0.387, Pending_hits = 588464, Reservation_fails = 1012852
	L1D_cache_core[4]: Access = 4852010, Miss = 1877084, Miss_rate = 0.387, Pending_hits = 586959, Reservation_fails = 1010981
	L1D_cache_core[5]: Access = 4860406, Miss = 1880891, Miss_rate = 0.387, Pending_hits = 587977, Reservation_fails = 1001304
	L1D_cache_core[6]: Access = 4842104, Miss = 1875406, Miss_rate = 0.387, Pending_hits = 586400, Reservation_fails = 997714
	L1D_cache_core[7]: Access = 4848728, Miss = 1877663, Miss_rate = 0.387, Pending_hits = 587097, Reservation_fails = 1001207
	L1D_cache_core[8]: Access = 4844640, Miss = 1877534, Miss_rate = 0.388, Pending_hits = 587441, Reservation_fails = 1002899
	L1D_cache_core[9]: Access = 4837909, Miss = 1874147, Miss_rate = 0.387, Pending_hits = 585529, Reservation_fails = 1011443
	L1D_cache_core[10]: Access = 4841610, Miss = 1873148, Miss_rate = 0.387, Pending_hits = 586276, Reservation_fails = 999725
	L1D_cache_core[11]: Access = 4856822, Miss = 1880512, Miss_rate = 0.387, Pending_hits = 589089, Reservation_fails = 1008275
	L1D_cache_core[12]: Access = 4850798, Miss = 1876102, Miss_rate = 0.387, Pending_hits = 587563, Reservation_fails = 1000427
	L1D_cache_core[13]: Access = 4849347, Miss = 1876295, Miss_rate = 0.387, Pending_hits = 587230, Reservation_fails = 1012698
	L1D_cache_core[14]: Access = 4858402, Miss = 1876083, Miss_rate = 0.386, Pending_hits = 588142, Reservation_fails = 1010270
	L1D_cache_core[15]: Access = 4850871, Miss = 1880032, Miss_rate = 0.388, Pending_hits = 587145, Reservation_fails = 1000501
	L1D_cache_core[16]: Access = 4852005, Miss = 1875814, Miss_rate = 0.387, Pending_hits = 588146, Reservation_fails = 1011264
	L1D_cache_core[17]: Access = 4852476, Miss = 1878615, Miss_rate = 0.387, Pending_hits = 586377, Reservation_fails = 1006126
	L1D_cache_core[18]: Access = 4841766, Miss = 1873208, Miss_rate = 0.387, Pending_hits = 585760, Reservation_fails = 990318
	L1D_cache_core[19]: Access = 4858884, Miss = 1880693, Miss_rate = 0.387, Pending_hits = 587598, Reservation_fails = 998653
	L1D_cache_core[20]: Access = 4852162, Miss = 1877692, Miss_rate = 0.387, Pending_hits = 587346, Reservation_fails = 1018180
	L1D_cache_core[21]: Access = 4851697, Miss = 1880741, Miss_rate = 0.388, Pending_hits = 588445, Reservation_fails = 1008962
	L1D_cache_core[22]: Access = 4862624, Miss = 1884227, Miss_rate = 0.387, Pending_hits = 589413, Reservation_fails = 1011842
	L1D_cache_core[23]: Access = 4849133, Miss = 1876378, Miss_rate = 0.387, Pending_hits = 586754, Reservation_fails = 1018478
	L1D_cache_core[24]: Access = 4853914, Miss = 1877470, Miss_rate = 0.387, Pending_hits = 586384, Reservation_fails = 993282
	L1D_cache_core[25]: Access = 4855148, Miss = 1878642, Miss_rate = 0.387, Pending_hits = 588224, Reservation_fails = 1004334
	L1D_cache_core[26]: Access = 4832386, Miss = 1874758, Miss_rate = 0.388, Pending_hits = 584582, Reservation_fails = 1016054
	L1D_cache_core[27]: Access = 4847349, Miss = 1876682, Miss_rate = 0.387, Pending_hits = 585515, Reservation_fails = 1004153
	L1D_cache_core[28]: Access = 4840397, Miss = 1875274, Miss_rate = 0.387, Pending_hits = 586106, Reservation_fails = 1020525
	L1D_cache_core[29]: Access = 4856382, Miss = 1880256, Miss_rate = 0.387, Pending_hits = 589008, Reservation_fails = 1003203
	L1D_total_cache_accesses = 145496655
	L1D_total_cache_misses = 56319291
	L1D_total_cache_miss_rate = 0.3871
	L1D_total_cache_pending_hits = 17614621
	L1D_total_cache_reservation_fails = 30206548
	L1D_cache_data_port_util = 0.265
	L1D_cache_fill_port_util = 0.208
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60540193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17614621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23682127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30000627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 32637019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17614621
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11022550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 205921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 134473960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11022695

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26224316
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3776311
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 205921
ctas_completed 392743, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
190366, 191863, 191462, 191491, 191537, 191947, 192200, 192444, 191258, 192879, 194712, 192127, 194071, 193269, 193718, 193942, 191075, 192185, 192009, 191632, 191516, 191954, 191773, 191472, 192576, 192227, 192795, 193670, 193255, 193569, 192486, 193339, 
gpgpu_n_tot_thrd_icount = 5917760672
gpgpu_n_tot_w_icount = 184930021
gpgpu_n_stall_shd_mem = 30348268
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 56319146
gpgpu_n_mem_write_global = 11022695
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 546274499
gpgpu_n_store_insn = 68077410
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 363498752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14584837
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15763431
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:29981665	W0_Idle:2060274	W0_Scoreboard:864204940	W1:13617089	W2:6726532	W3:3856362	W4:3247420	W5:2568962	W6:2399087	W7:1997669	W8:1786529	W9:1516593	W10:1287130	W11:1065622	W12:900932	W13:753117	W14:640473	W15:563316	W16:514308	W17:461322	W18:458907	W19:469062	W20:529843	W21:610452	W22:748896	W23:914931	W24:1079609	W25:1265405	W26:1527574	W27:1745166	W28:2046227	W29:2578358	W30:3900353	W31:7821789	W32:115330986
single_issue_nums: WS0:46149241	WS1:46262402	WS2:46290320	WS3:46228058	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 450553168 {8:56319146,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 440907800 {40:11022695,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2252765840 {40:56319146,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 88181560 {8:11022695,}
maxmflatency = 3817 
max_icnt2mem_latency = 1829 
maxmrqlatency = 3430 
max_icnt2sh_latency = 177 
averagemflatency = 409 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 66 
avg_icnt2sh_latency = 5 
mrq_lat_table:11194552 	1205005 	1941915 	3400736 	7128660 	9474327 	9366875 	6349938 	2138154 	225701 	5854 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12716314 	43966399 	10336454 	311172 	11502 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	54678583 	11687602 	785537 	168895 	19277 	1947 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	44157170 	11192158 	6476721 	3918006 	1439586 	156598 	1602 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	8473 	508 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      9728     10954      7721     11613      6211      5657      6349      6225      6503      6424      7161      7268      7387      7481      7693      7844 
dram[1]:     10954      8611      8881      8971      5881      5879      6222      6243      6762      6774      7361      7370      7528      7567      7762      7813 
dram[2]:     11166     11098     11706     11711      6198      6299      6391      6285      6537      6526      7311      7216      7468      7446      7748      7719 
dram[3]:     11147      8054     11790      8263      6279      5718      6321      6296      6790      6433      7235      7257      7463      7511      7729      7760 
dram[4]:      9807      8400      8746      8443      6203      6270      6270      5995      6568      6770      7216      7208      7455      7445      7713      7676 
dram[5]:     11105     11096      8969     11526      6245      6282      6365      6231      6769      6788      7322      7393      7536      7551      7850      7854 
dram[6]:     10083      8014      8399      9144      6237      6112      6404      6330      6791      6561      7266      7220      7494      7436      7789      7769 
dram[7]:      8443     11132      8760      8458      6278      5929      6260      6304      6528      6505      7227      7254      7480      7469      7774      7769 
dram[8]:      8127      9794     11625     11631      6289      6292      6380      6232      6808      6477      7191      7225      7428      7422      7700      7838 
dram[9]:      8601      8490      8603     11661      6260      5852      5834      6360      6825      6828      7308      7410      7524      7558      7945      7933 
dram[10]:     11126     11119      8577     11608      6310      6373      6271      6315      6478      6495      7307      7201      7468      7434      7852      7804 
dram[11]:      8880     11131      9129      8292      6351      6273      6296      6299      6769      6500      7204      7240      7449      7508      7765      7780 
average row accesses per activate:
dram[0]:  3.979258  4.019141  3.982225  4.020250  3.974307  4.149671  3.994011  4.083624  3.981201  4.133303  4.030505  4.080562  4.062095  4.135847  4.177045  4.155954 
dram[1]:  4.069458  4.028080  4.058393  4.110406  3.988146  4.046414  4.060940  4.060879  3.997440  4.127851  4.006412  4.086449  4.008769  4.047109  4.062534  4.088245 
dram[2]:  4.127220  4.085802  4.013620  4.087246  4.050297  4.145015  4.014581  4.120124  4.107850  4.074559  3.983870  4.091921  4.001769  4.069340  4.026221  4.061002 
dram[3]:  3.994947  3.998483  3.972769  4.084075  4.082193  4.161064  3.941232  4.006390  4.009362  4.146423  3.947359  4.033131  3.977941  4.024051  3.998856  4.096782 
dram[4]:  4.000044  4.044177  4.016992  4.080327  4.040395  4.054525  4.048512  4.107564  3.974038  4.127651  4.004354  4.081381  3.975063  4.117298  4.009417  4.090322 
dram[5]:  4.051068  4.027526  4.010400  4.038445  3.973092  4.081571  3.995490  4.092381  4.055713  4.092820  4.039601  4.190182  3.921020  4.039268  4.105077  4.108069 
dram[6]:  3.963936  3.981406  4.067342  4.141174  4.000351  4.108579  4.014869  4.027978  4.071975  4.085396  4.049347  4.022388  4.027630  4.053326  3.998241  4.098851 
dram[7]:  3.968203  4.004184  4.056321  4.115024  3.991816  4.089912  3.960794  4.124794  3.994993  4.095910  3.950364  4.008383  4.060843  4.116066  4.044778  3.985277 
dram[8]:  3.995293  4.076483  3.995879  4.064246  3.968409  4.165721  4.012065  4.047371  4.049496  4.177999  3.994886  3.971300  4.098336  4.103380  3.965179  4.144264 
dram[9]:  4.007044  4.082228  3.994114  4.052298  4.029911  4.037420  3.980497  4.037520  3.966178  3.999318  4.013262  4.046157  3.982465  4.032402  3.993311  4.076157 
dram[10]:  4.053898  4.031743  3.937881  3.995832  4.039288  4.067592  4.034247  4.108303  3.965913  4.093625  3.988585  4.086004  4.047962  4.057351  4.006192  4.089486 
dram[11]:  4.025786  4.050545  3.984479  4.049688  4.013648  4.092721  4.043298  4.055359  4.034429  4.061758  3.974186  4.049891  4.139212  4.174120  4.015604  4.082128 
average row locality = 52431897/12961874 = 4.045086
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    263288    264200    262225    263303    262532    261660    263494    262863    263946    262097    262411    262544    261193    262193    259325    260497 
dram[1]:    262005    263032    261578    262905    263690    263694    262845    263001    262664    261738    262502    262333    263228    263966    261847    262649 
dram[2]:    260463    262209    262706    262699    261192    261255    262565    261068    260617    262299    262579    262585    263082    262682    262099    263084 
dram[3]:    263161    263673    263209    261716    261856    261171    264505    264556    262298    261547    263730    263371    263356    263592    262119    262438 
dram[4]:    262608    262903    261958    262000    262205    262764    262433    262647    263203    261876    262700    262645    263007    261909    262102    261741 
dram[5]:    262379    263699    261902    262712    263339    262442    263065    262229    260892    261996    262223    259760    264169    263191    260461    261677 
dram[6]:    263866    264898    261668    261124    262989    262671    262367    263351    261945    262608    260985    263095    262976    263697    262379    261772 
dram[7]:    263228    264191    261623    261410    262623    262134    263290    261422    262353    262593    263225    264320    261933    261103    261911    264244 
dram[8]:    262873    262405    262988    262478    263148    261411    261810    263381    262512    261285    262193    264625    260945    261941    263227    260409 
dram[9]:    263156    262651    261694    262661    262616    263437    264152    263918    264658    264751    263085    263960    263254    264198    262329    263075 
dram[10]:    262117    263338    264178    263664    262996    263369    262705    262468    263317    262418    263313    262304    261825    263480    262490    262525 
dram[11]:    262715    263073    262981    262943    262464    262719    262677    263632    262151    263385    262858    263092    260234    260827    262570    262687 
total dram reads = 50418502
bank skew: 264898/259325 = 1.02
chip skew: 4213595/4193184 = 1.00
number of total write accesses:
dram[0]:     31006     31130     31213     31254     31485     31277     31560     31579     31669     31601     31442     31524     31530     31543     31213     31191 
dram[1]:     31099     31015     31136     31052     31505     31480     31603     31831     31684     31543     31654     31636     31625     31703     31291     31438 
dram[2]:     30932     31156     31270     31170     31317     31291     31603     31524     31470     31510     31654     31746     31649     31476     31383     31384 
dram[3]:     31180     31085     31217     31037     31252     31356     31813     31678     31632     31383     31636     31597     31511     31647     31436     31295 
dram[4]:     30990     30999     31110     30994     31422     31579     31635     31685     31613     31410     31466     31567     31505     31463     31282     31369 
dram[5]:     31038     31213     30944     31020     31537     31432     31758     31666     31273     31391     31584     31344     31565     31531     31048     31282 
dram[6]:     31264     31206     30964     30864     31476     31436     31712     31695     31467     31538     31402     31752     31504     31611     31410     31201 
dram[7]:     31203     31217     31131     31129     31493     31521     31575     31508     31632     31488     31534     31648     31425     31379     31047     31344 
dram[8]:     31167     31140     31130     31164     31590     31374     31626     31766     31413     31408     31477     31661     31377     31504     31181     30991 
dram[9]:     31110     31073     31099     31119     31455     31613     31599     31571     31817     31789     31488     31475     31631     31640     31365     31479 
dram[10]:     31049     31261     31330     31191     31510     31468     31723     31789     31564     31494     31522     31486     31516     31638     31433     31311 
dram[11]:     30990     31030     31168     31272     31406     31524     31643     31671     31429     31531     31604     31605     31452     31445     31330     31324 
total dram writes = 6030294
bank skew: 31831/30864 = 1.03
chip skew: 503323/501626 = 1.00
average mf latency per bank:
dram[0]:        486       482       485       484       488       487       493       492       498       494       493       489       485       483       482       480
dram[1]:        474       491       476       494       479       498       483       502       486       503       478       496       473       492       471       491
dram[2]:        474       479       479       481       482       487       485       487       485       490       481       485       475       479       473       477
dram[3]:        477       483       479       485       483       487       484       492       488       495       479       489       476       484      1207       481
dram[4]:        486       480       488       484       488       486       497       492       501       497       491       487       484       482       488       483
dram[5]:        471       488       474       491       478       493       480       496       485       503       479       495       473       490       469       489
dram[6]:        480       483       478       482       485       484       486       491       490       494       480       487       474       481       475       479
dram[7]:        475       485       476       483       476       487       481       490       483       495       479       489       472       484       470       485
dram[8]:        486       477       487       481       492       484       490       490       498       491       487       485       480       479       483       477
dram[9]:        477       494       478       497       479       500       487       504       494       509       481       502       476       496       473       492
dram[10]:        479       482       484       485       485       487       486       490       492       494       485       488       478       482       479       482
dram[11]:        470       482       473       483       474       483       479       491       480       494       478       486       469       482       472       476
maximum mf latency per bank:
dram[0]:       3007      3019      3039      3074      3151      3132      3178      3194      3149      3046      2515      2331      2027      2537      2458      2165
dram[1]:       2944      3161      2891      3157      3174      3194      3183      3228      2965      3131      2067      2207      2217      2256      2281      2260
dram[2]:       2690      2635      2825      3197      2727      2760      2697      3461      2750      2759      1972      2181      1978      2173      1967      3141
dram[3]:       3034      3036      2768      2798      3067      3124      3092      3103      3313      3114      1875      2197      2634      2032      2677      3190
dram[4]:       2738      2783      3091      3094      2776      3220      2945      3222      2877      2871      2037      2723      2263      2374      2114      2522
dram[5]:       3140      3132      2890      2945      2761      2767      3186      2992      2964      2903      2113      2306      2290      2085      2349      2250
dram[6]:       2867      2674      3231      2807      2914      3187      2910      2929      2824      2865      1863      2158      2159      2034      2012      2062
dram[7]:       3203      3138      3093      3136      3096      3167      3194      3125      2862      2848      2088      3817      2243      2078      2281      2329
dram[8]:       2560      3160      2856      3331      3019      2873      2773      3003      3127      2689      2099      2158      2184      2054      2149      2495
dram[9]:       2779      2817      2840      2826      2845      2845      2906      2808      2893      2743      2136      1974      2310      2154      2269      2362
dram[10]:       2803      2671      2861      3197      2904      2578      2872      2875      2916      3041      2167      2069      2150      2351      2197      2424
dram[11]:       2657      2839      3083      2902      3063      3086      3063      3072      3440      3068      2168      2463      2201      2144      2102      2232

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23292224 n_nop=16660266 n_act=1075556 n_pre=1075540 n_ref_event=0 n_req=4365140 n_rd=4197771 n_rd_L2_A=0 n_write=0 n_wr_bk=502217 bw_util=0.8071
n_activity=22904707 dram_eff=0.8208
bk0: 263288a 13346406i bk1: 264200a 13141082i bk2: 262225a 13358547i bk3: 263303a 13159431i bk4: 262532a 13327175i bk5: 261660a 13390048i bk6: 263494a 13362916i bk7: 262863a 13237771i bk8: 263946a 13416615i bk9: 262097a 13500726i bk10: 262411a 13584792i bk11: 262544a 13437941i bk12: 261193a 13588830i bk13: 262193a 13384673i bk14: 259325a 13724443i bk15: 260497a 13469110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753604
Row_Buffer_Locality_read = 0.770389
Row_Buffer_Locality_write = 0.332630
Bank_Level_Parallism = 7.142505
Bank_Level_Parallism_Col = 4.870410
Bank_Level_Parallism_Ready = 2.304193
write_to_read_ratio_blp_rw_average = 0.201886
GrpLevelPara = 3.039376 

BW Util details:
bwutil = 0.807134 
total_CMD = 23292224 
util_bw = 18799952 
Wasted_Col = 3775715 
Wasted_Row = 192849 
Idle = 523708 

BW Util Bottlenecks: 
RCDc_limit = 4708792 
RCDWRc_limit = 395311 
WTRc_limit = 2431266 
RTWc_limit = 4264850 
CCDLc_limit = 2199806 
rwq = 0 
CCDLc_limit_alone = 1713182 
WTRc_limit_alone = 2295291 
RTWc_limit_alone = 3914201 

Commands details: 
total_CMD = 23292224 
n_nop = 16660266 
Read = 4197771 
Write = 0 
L2_Alloc = 0 
L2_WB = 502217 
n_act = 1075556 
n_pre = 1075540 
n_ref = 0 
n_req = 4365140 
total_req = 4699988 

Dual Bus Interface Util: 
issued_total_row = 2151096 
issued_total_col = 4699988 
Row_Bus_Util =  0.092353 
CoL_Bus_Util = 0.201784 
Either_Row_CoL_Bus_Util = 0.284728 
Issued_on_Two_Bus_Simul_Util = 0.009408 
issued_two_Eff = 0.033041 
queue_avg = 31.936281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9363
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23292224 n_nop=16647740 n_act=1078788 n_pre=1078772 n_ref_event=0 n_req=4371829 n_rd=4203677 n_rd_L2_A=0 n_write=0 n_wr_bk=503295 bw_util=0.8083
n_activity=22918627 dram_eff=0.8215
bk0: 262005a 13477290i bk1: 263032a 13186667i bk2: 261578a 13429295i bk3: 262905a 13273719i bk4: 263690a 13352735i bk5: 263694a 13155195i bk6: 262845a 13422357i bk7: 263001a 13178609i bk8: 262664a 13508820i bk9: 261738a 13485610i bk10: 262502a 13516598i bk11: 262333a 13426955i bk12: 263228a 13431859i bk13: 263966a 13181151i bk14: 261847a 13560203i bk15: 262649a 13299178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753242
Row_Buffer_Locality_read = 0.770144
Row_Buffer_Locality_write = 0.330713
Bank_Level_Parallism = 7.161674
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 2.301386
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.808334 
total_CMD = 23292224 
util_bw = 18827888 
Wasted_Col = 3767334 
Wasted_Row = 190640 
Idle = 506362 

BW Util Bottlenecks: 
RCDc_limit = 4687581 
RCDWRc_limit = 397258 
WTRc_limit = 2427127 
RTWc_limit = 4329551 
CCDLc_limit = 2217869 
rwq = 0 
CCDLc_limit_alone = 1725720 
WTRc_limit_alone = 2289513 
RTWc_limit_alone = 3975016 

Commands details: 
total_CMD = 23292224 
n_nop = 16647740 
Read = 4203677 
Write = 0 
L2_Alloc = 0 
L2_WB = 503295 
n_act = 1078788 
n_pre = 1078772 
n_ref = 0 
n_req = 4371829 
total_req = 4706972 

Dual Bus Interface Util: 
issued_total_row = 2157560 
issued_total_col = 4706972 
Row_Bus_Util =  0.092630 
CoL_Bus_Util = 0.202083 
Either_Row_CoL_Bus_Util = 0.285266 
Issued_on_Two_Bus_Simul_Util = 0.009447 
issued_two_Eff = 0.033117 
queue_avg = 32.193943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.1939
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23292224 n_nop=16669088 n_act=1072584 n_pre=1072568 n_ref_event=0 n_req=4360731 n_rd=4193184 n_rd_L2_A=0 n_write=0 n_wr_bk=502535 bw_util=0.8064
n_activity=22917363 dram_eff=0.8196
bk0: 260463a 13639666i bk1: 262209a 13317418i bk2: 262706a 13394235i bk3: 262699a 13251804i bk4: 261192a 13570185i bk5: 261255a 13420614i bk6: 262565a 13447761i bk7: 261068a 13368440i bk8: 260617a 13806263i bk9: 262299a 13470557i bk10: 262579a 13559216i bk11: 262585a 13443572i bk12: 263082a 13489631i bk13: 262682a 13343481i bk14: 262099a 13549879i bk15: 263084a 13287415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754037
Row_Buffer_Locality_read = 0.770817
Row_Buffer_Locality_write = 0.334067
Bank_Level_Parallism = 7.095377
Bank_Level_Parallism_Col = 4.839731
Bank_Level_Parallism_Ready = 2.287574
write_to_read_ratio_blp_rw_average = 0.201837
GrpLevelPara = 3.032068 

BW Util details:
bwutil = 0.806401 
total_CMD = 23292224 
util_bw = 18782876 
Wasted_Col = 3810184 
Wasted_Row = 193082 
Idle = 506082 

BW Util Bottlenecks: 
RCDc_limit = 4735779 
RCDWRc_limit = 398058 
WTRc_limit = 2430506 
RTWc_limit = 4296855 
CCDLc_limit = 2226067 
rwq = 0 
CCDLc_limit_alone = 1733419 
WTRc_limit_alone = 2292298 
RTWc_limit_alone = 3942415 

Commands details: 
total_CMD = 23292224 
n_nop = 16669088 
Read = 4193184 
Write = 0 
L2_Alloc = 0 
L2_WB = 502535 
n_act = 1072584 
n_pre = 1072568 
n_ref = 0 
n_req = 4360731 
total_req = 4695719 

Dual Bus Interface Util: 
issued_total_row = 2145152 
issued_total_col = 4695719 
Row_Bus_Util =  0.092097 
CoL_Bus_Util = 0.201600 
Either_Row_CoL_Bus_Util = 0.284350 
Issued_on_Two_Bus_Simul_Util = 0.009348 
issued_two_Eff = 0.032875 
queue_avg = 31.511065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5111
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23292224 n_nop=16633985 n_act=1085842 n_pre=1085826 n_ref_event=0 n_req=4374272 n_rd=4206298 n_rd_L2_A=0 n_write=0 n_wr_bk=502755 bw_util=0.8087
n_activity=22926054 dram_eff=0.8216
bk0: 263161a 13290536i bk1: 263673a 13090005i bk2: 263209a 13254739i bk3: 261716a 13265784i bk4: 261856a 13514814i bk5: 261171a 13389508i bk6: 264505a 13221918i bk7: 264556a 13042784i bk8: 262298a 13491684i bk9: 261547a 13492065i bk10: 263730a 13337769i bk11: 263371a 13293222i bk12: 263356a 13329690i bk13: 263592a 13159712i bk14: 262119a 13384440i bk15: 262438a 13290210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751767
Row_Buffer_Locality_read = 0.768811
Row_Buffer_Locality_write = 0.324979
Bank_Level_Parallism = 7.204247
Bank_Level_Parallism_Col = 4.897789
Bank_Level_Parallism_Ready = 2.303183
write_to_read_ratio_blp_rw_average = 0.204360
GrpLevelPara = 3.052453 

BW Util details:
bwutil = 0.808691 
total_CMD = 23292224 
util_bw = 18836212 
Wasted_Col = 3772393 
Wasted_Row = 186566 
Idle = 497053 

BW Util Bottlenecks: 
RCDc_limit = 4709042 
RCDWRc_limit = 403242 
WTRc_limit = 2440430 
RTWc_limit = 4421226 
CCDLc_limit = 2218161 
rwq = 0 
CCDLc_limit_alone = 1722250 
WTRc_limit_alone = 2304667 
RTWc_limit_alone = 4061078 

Commands details: 
total_CMD = 23292224 
n_nop = 16633985 
Read = 4206298 
Write = 0 
L2_Alloc = 0 
L2_WB = 502755 
n_act = 1085842 
n_pre = 1085826 
n_ref = 0 
n_req = 4374272 
total_req = 4709053 

Dual Bus Interface Util: 
issued_total_row = 2171668 
issued_total_col = 4709053 
Row_Bus_Util =  0.093236 
CoL_Bus_Util = 0.202173 
Either_Row_CoL_Bus_Util = 0.285857 
Issued_on_Two_Bus_Simul_Util = 0.009552 
issued_two_Eff = 0.033415 
queue_avg = 32.379875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3799
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23292224 n_nop=16653639 n_act=1078682 n_pre=1078666 n_ref_event=0 n_req=4366114 n_rd=4198701 n_rd_L2_A=0 n_write=0 n_wr_bk=502089 bw_util=0.8073
n_activity=22908117 dram_eff=0.8208
bk0: 262608a 13383240i bk1: 262903a 13249174i bk2: 261958a 13399413i bk3: 262000a 13260695i bk4: 262205a 13470249i bk5: 262764a 13232920i bk6: 262433a 13455079i bk7: 262647a 13309263i bk8: 263203a 13439756i bk9: 261876a 13489431i bk10: 262700a 13523964i bk11: 262645a 13415913i bk12: 263007a 13406881i bk13: 261909a 13366922i bk14: 262102a 13456037i bk15: 261741a 13300982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752943
Row_Buffer_Locality_read = 0.769671
Row_Buffer_Locality_write = 0.333415
Bank_Level_Parallism = 7.151600
Bank_Level_Parallism_Col = 4.862570
Bank_Level_Parallism_Ready = 2.291811
write_to_read_ratio_blp_rw_average = 0.202707
GrpLevelPara = 3.040505 

BW Util details:
bwutil = 0.807272 
total_CMD = 23292224 
util_bw = 18803160 
Wasted_Col = 3782981 
Wasted_Row = 191371 
Idle = 514712 

BW Util Bottlenecks: 
RCDc_limit = 4722093 
RCDWRc_limit = 396528 
WTRc_limit = 2438661 
RTWc_limit = 4316680 
CCDLc_limit = 2213254 
rwq = 0 
CCDLc_limit_alone = 1724055 
WTRc_limit_alone = 2301807 
RTWc_limit_alone = 3964335 

Commands details: 
total_CMD = 23292224 
n_nop = 16653639 
Read = 4198701 
Write = 0 
L2_Alloc = 0 
L2_WB = 502089 
n_act = 1078682 
n_pre = 1078666 
n_ref = 0 
n_req = 4366114 
total_req = 4700790 

Dual Bus Interface Util: 
issued_total_row = 2157348 
issued_total_col = 4700790 
Row_Bus_Util =  0.092621 
CoL_Bus_Util = 0.201818 
Either_Row_CoL_Bus_Util = 0.285013 
Issued_on_Two_Bus_Simul_Util = 0.009426 
issued_two_Eff = 0.033072 
queue_avg = 31.935928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9359
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23292224 n_nop=16659920 n_act=1077349 n_pre=1077333 n_ref_event=0 n_req=4363499 n_rd=4196136 n_rd_L2_A=0 n_write=0 n_wr_bk=501626 bw_util=0.8068
n_activity=22916583 dram_eff=0.82
bk0: 262379a 13436128i bk1: 263699a 13182110i bk2: 261902a 13380128i bk3: 262712a 13214309i bk4: 263339a 13338332i bk5: 262442a 13343712i bk6: 263065a 13369175i bk7: 262229a 13294110i bk8: 260892a 13654266i bk9: 261996a 13471570i bk10: 262223a 13595548i bk11: 259760a 13671085i bk12: 264169a 13286005i bk13: 263191a 13257421i bk14: 260461a 13690955i bk15: 261677a 13388350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753101
Row_Buffer_Locality_read = 0.769952
Row_Buffer_Locality_write = 0.330605
Bank_Level_Parallism = 7.133343
Bank_Level_Parallism_Col = 4.854311
Bank_Level_Parallism_Ready = 2.298362
write_to_read_ratio_blp_rw_average = 0.201498
GrpLevelPara = 3.039418 

BW Util details:
bwutil = 0.806752 
total_CMD = 23292224 
util_bw = 18791048 
Wasted_Col = 3792672 
Wasted_Row = 196622 
Idle = 511882 

BW Util Bottlenecks: 
RCDc_limit = 4718487 
RCDWRc_limit = 399926 
WTRc_limit = 2431643 
RTWc_limit = 4273050 
CCDLc_limit = 2197831 
rwq = 0 
CCDLc_limit_alone = 1715598 
WTRc_limit_alone = 2296347 
RTWc_limit_alone = 3926113 

Commands details: 
total_CMD = 23292224 
n_nop = 16659920 
Read = 4196136 
Write = 0 
L2_Alloc = 0 
L2_WB = 501626 
n_act = 1077349 
n_pre = 1077333 
n_ref = 0 
n_req = 4363499 
total_req = 4697762 

Dual Bus Interface Util: 
issued_total_row = 2154682 
issued_total_col = 4697762 
Row_Bus_Util =  0.092506 
CoL_Bus_Util = 0.201688 
Either_Row_CoL_Bus_Util = 0.284743 
Issued_on_Two_Bus_Simul_Util = 0.009451 
issued_two_Eff = 0.033192 
queue_avg = 31.528591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5286
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23292224 n_nop=16645655 n_act=1080682 n_pre=1080666 n_ref_event=0 n_req=4370123 n_rd=4202391 n_rd_L2_A=0 n_write=0 n_wr_bk=502502 bw_util=0.808
n_activity=22920311 dram_eff=0.8211
bk0: 263866a 13246739i bk1: 264898a 13023916i bk2: 261668a 13425035i bk3: 261124a 13385193i bk4: 262989a 13333268i bk5: 262671a 13306407i bk6: 262367a 13393941i bk7: 263351a 13152136i bk8: 261945a 13654146i bk9: 262608a 13390767i bk10: 260985a 13642931i bk11: 263095a 13280316i bk12: 262976a 13490858i bk13: 263697a 13224482i bk14: 262379a 13432134i bk15: 261772a 13326512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752712
Row_Buffer_Locality_read = 0.769569
Row_Buffer_Locality_write = 0.330378
Bank_Level_Parallism = 7.167338
Bank_Level_Parallism_Col = 4.882730
Bank_Level_Parallism_Ready = 2.304697
write_to_read_ratio_blp_rw_average = 0.202584
GrpLevelPara = 3.043957 

BW Util details:
bwutil = 0.807977 
total_CMD = 23292224 
util_bw = 18819572 
Wasted_Col = 3778416 
Wasted_Row = 191086 
Idle = 503150 

BW Util Bottlenecks: 
RCDc_limit = 4696344 
RCDWRc_limit = 400515 
WTRc_limit = 2435667 
RTWc_limit = 4341432 
CCDLc_limit = 2231322 
rwq = 0 
CCDLc_limit_alone = 1738331 
WTRc_limit_alone = 2297007 
RTWc_limit_alone = 3987101 

Commands details: 
total_CMD = 23292224 
n_nop = 16645655 
Read = 4202391 
Write = 0 
L2_Alloc = 0 
L2_WB = 502502 
n_act = 1080682 
n_pre = 1080666 
n_ref = 0 
n_req = 4370123 
total_req = 4704893 

Dual Bus Interface Util: 
issued_total_row = 2161348 
issued_total_col = 4704893 
Row_Bus_Util =  0.092793 
CoL_Bus_Util = 0.201994 
Either_Row_CoL_Bus_Util = 0.285356 
Issued_on_Two_Bus_Simul_Util = 0.009431 
issued_two_Eff = 0.033050 
queue_avg = 32.046547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0465
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23292224 n_nop=16643397 n_act=1083057 n_pre=1083041 n_ref_event=0 n_req=4369558 n_rd=4201603 n_rd_L2_A=0 n_write=0 n_wr_bk=502274 bw_util=0.8078
n_activity=22918449 dram_eff=0.821
bk0: 263228a 13250246i bk1: 264191a 13032302i bk2: 261623a 13397823i bk3: 261410a 13342392i bk4: 262623a 13321030i bk5: 262134a 13250036i bk6: 263290a 13292563i bk7: 261422a 13344040i bk8: 262353a 13470176i bk9: 262593a 13424528i bk10: 263225a 13420487i bk11: 264320a 13243981i bk12: 261933a 13556781i bk13: 261103a 13356168i bk14: 261911a 13527800i bk15: 264244a 13070475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752137
Row_Buffer_Locality_read = 0.768969
Row_Buffer_Locality_write = 0.331047
Bank_Level_Parallism = 7.187884
Bank_Level_Parallism_Col = 4.887064
Bank_Level_Parallism_Ready = 2.303257
write_to_read_ratio_blp_rw_average = 0.202849
GrpLevelPara = 3.044431 

BW Util details:
bwutil = 0.807802 
total_CMD = 23292224 
util_bw = 18815508 
Wasted_Col = 3780813 
Wasted_Row = 187731 
Idle = 508172 

BW Util Bottlenecks: 
RCDc_limit = 4719932 
RCDWRc_limit = 399109 
WTRc_limit = 2433612 
RTWc_limit = 4365846 
CCDLc_limit = 2223395 
rwq = 0 
CCDLc_limit_alone = 1730429 
WTRc_limit_alone = 2296272 
RTWc_limit_alone = 4010220 

Commands details: 
total_CMD = 23292224 
n_nop = 16643397 
Read = 4201603 
Write = 0 
L2_Alloc = 0 
L2_WB = 502274 
n_act = 1083057 
n_pre = 1083041 
n_ref = 0 
n_req = 4369558 
total_req = 4703877 

Dual Bus Interface Util: 
issued_total_row = 2166098 
issued_total_col = 4703877 
Row_Bus_Util =  0.092997 
CoL_Bus_Util = 0.201951 
Either_Row_CoL_Bus_Util = 0.285453 
Issued_on_Two_Bus_Simul_Util = 0.009494 
issued_two_Eff = 0.033261 
queue_avg = 32.028736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0287
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23292224 n_nop=16657451 n_act=1077607 n_pre=1077591 n_ref_event=0 n_req=4364866 n_rd=4197631 n_rd_L2_A=0 n_write=0 n_wr_bk=501969 bw_util=0.8071
n_activity=22912010 dram_eff=0.8205
bk0: 262873a 13313871i bk1: 262405a 13291004i bk2: 262988a 13306585i bk3: 262478a 13221131i bk4: 263148a 13300012i bk5: 261411a 13389926i bk6: 261810a 13451050i bk7: 263381a 13199277i bk8: 262512a 13593230i bk9: 261285a 13597769i bk10: 262193a 13543202i bk11: 264625a 13243701i bk12: 260945a 13667294i bk13: 261941a 13421109i bk14: 263227a 13381122i bk15: 260409a 13523010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753119
Row_Buffer_Locality_read = 0.769956
Row_Buffer_Locality_write = 0.330499
Bank_Level_Parallism = 7.137626
Bank_Level_Parallism_Col = 4.860520
Bank_Level_Parallism_Ready = 2.296037
write_to_read_ratio_blp_rw_average = 0.202428
GrpLevelPara = 3.038268 

BW Util details:
bwutil = 0.807068 
total_CMD = 23292224 
util_bw = 18798400 
Wasted_Col = 3791302 
Wasted_Row = 190670 
Idle = 511852 

BW Util Bottlenecks: 
RCDc_limit = 4723069 
RCDWRc_limit = 398817 
WTRc_limit = 2435938 
RTWc_limit = 4312301 
CCDLc_limit = 2213329 
rwq = 0 
CCDLc_limit_alone = 1726816 
WTRc_limit_alone = 2300062 
RTWc_limit_alone = 3961664 

Commands details: 
total_CMD = 23292224 
n_nop = 16657451 
Read = 4197631 
Write = 0 
L2_Alloc = 0 
L2_WB = 501969 
n_act = 1077607 
n_pre = 1077591 
n_ref = 0 
n_req = 4364866 
total_req = 4699600 

Dual Bus Interface Util: 
issued_total_row = 2155198 
issued_total_col = 4699600 
Row_Bus_Util =  0.092529 
CoL_Bus_Util = 0.201767 
Either_Row_CoL_Bus_Util = 0.284849 
Issued_on_Two_Bus_Simul_Util = 0.009446 
issued_two_Eff = 0.033162 
queue_avg = 31.476330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4763
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23292224 n_nop=16619877 n_act=1090004 n_pre=1089988 n_ref_event=0 n_req=4382173 n_rd=4213595 n_rd_L2_A=0 n_write=0 n_wr_bk=503323 bw_util=0.81
n_activity=22918931 dram_eff=0.8232
bk0: 263156a 13239697i bk1: 262651a 13189298i bk2: 261694a 13308201i bk3: 262661a 13133940i bk4: 262616a 13358091i bk5: 263437a 13091149i bk6: 264152a 13224629i bk7: 263918a 13079276i bk8: 264658a 13232277i bk9: 264751a 13123192i bk10: 263085a 13470550i bk11: 263960a 13275350i bk12: 263254a 13337492i bk13: 264198a 13143373i bk14: 262329a 13355889i bk15: 263075a 13147763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751265
Row_Buffer_Locality_read = 0.768184
Row_Buffer_Locality_write = 0.328382
Bank_Level_Parallism = 7.256455
Bank_Level_Parallism_Col = 4.923420
Bank_Level_Parallism_Ready = 2.319042
write_to_read_ratio_blp_rw_average = 0.203225
GrpLevelPara = 3.057248 

BW Util details:
bwutil = 0.810042 
total_CMD = 23292224 
util_bw = 18867672 
Wasted_Col = 3743272 
Wasted_Row = 179406 
Idle = 501874 

BW Util Bottlenecks: 
RCDc_limit = 4698454 
RCDWRc_limit = 397074 
WTRc_limit = 2434564 
RTWc_limit = 4388649 
CCDLc_limit = 2212395 
rwq = 0 
CCDLc_limit_alone = 1713891 
WTRc_limit_alone = 2297153 
RTWc_limit_alone = 4027556 

Commands details: 
total_CMD = 23292224 
n_nop = 16619877 
Read = 4213595 
Write = 0 
L2_Alloc = 0 
L2_WB = 503323 
n_act = 1090004 
n_pre = 1089988 
n_ref = 0 
n_req = 4382173 
total_req = 4716918 

Dual Bus Interface Util: 
issued_total_row = 2179992 
issued_total_col = 4716918 
Row_Bus_Util =  0.093593 
CoL_Bus_Util = 0.202510 
Either_Row_CoL_Bus_Util = 0.286462 
Issued_on_Two_Bus_Simul_Util = 0.009641 
issued_two_Eff = 0.033656 
queue_avg = 32.791828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7918
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23292224 n_nop=16637802 n_act=1083670 n_pre=1083654 n_ref_event=0 n_req=4374897 n_rd=4206507 n_rd_L2_A=0 n_write=0 n_wr_bk=503285 bw_util=0.8088
n_activity=22919357 dram_eff=0.822
bk0: 262117a 13417997i bk1: 263338a 13138698i bk2: 264178a 13142330i bk3: 263664a 13066282i bk4: 262996a 13393294i bk5: 263369a 13150176i bk6: 262705a 13405532i bk7: 262468a 13226740i bk8: 263317a 13368707i bk9: 262418a 13383540i bk10: 263313a 13431827i bk11: 262304a 13370293i bk12: 261825a 13508936i bk13: 263480a 13216582i bk14: 262490a 13365029i bk15: 262525a 13252306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752299
Row_Buffer_Locality_read = 0.769144
Row_Buffer_Locality_write = 0.331498
Bank_Level_Parallism = 7.205564
Bank_Level_Parallism_Col = 4.889510
Bank_Level_Parallism_Ready = 2.305603
write_to_read_ratio_blp_rw_average = 0.203271
GrpLevelPara = 3.048321 

BW Util details:
bwutil = 0.808818 
total_CMD = 23292224 
util_bw = 18839168 
Wasted_Col = 3765723 
Wasted_Row = 184983 
Idle = 502350 

BW Util Bottlenecks: 
RCDc_limit = 4688538 
RCDWRc_limit = 399299 
WTRc_limit = 2423745 
RTWc_limit = 4359691 
CCDLc_limit = 2234777 
rwq = 0 
CCDLc_limit_alone = 1738101 
WTRc_limit_alone = 2285952 
RTWc_limit_alone = 4000808 

Commands details: 
total_CMD = 23292224 
n_nop = 16637802 
Read = 4206507 
Write = 0 
L2_Alloc = 0 
L2_WB = 503285 
n_act = 1083670 
n_pre = 1083654 
n_ref = 0 
n_req = 4374897 
total_req = 4709792 

Dual Bus Interface Util: 
issued_total_row = 2167324 
issued_total_col = 4709792 
Row_Bus_Util =  0.093049 
CoL_Bus_Util = 0.202204 
Either_Row_CoL_Bus_Util = 0.285693 
Issued_on_Two_Bus_Simul_Util = 0.009561 
issued_two_Eff = 0.033466 
queue_avg = 32.458256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4583
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23292224 n_nop=16652459 n_act=1078102 n_pre=1078086 n_ref_event=0 n_req=4368695 n_rd=4201008 n_rd_L2_A=0 n_write=0 n_wr_bk=502424 bw_util=0.8077
n_activity=22921370 dram_eff=0.8208
bk0: 262715a 13397382i bk1: 263073a 13192176i bk2: 262981a 13308581i bk3: 262943a 13171202i bk4: 262464a 13433826i bk5: 262719a 13220836i bk6: 262677a 13456536i bk7: 263632a 13189014i bk8: 262151a 13600639i bk9: 263385a 13370756i bk10: 262858a 13418018i bk11: 263092a 13318818i bk12: 260234a 13715911i bk13: 260827a 13442800i bk14: 262570a 13430323i bk15: 262687a 13284790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753222
Row_Buffer_Locality_read = 0.769963
Row_Buffer_Locality_write = 0.333824
Bank_Level_Parallism = 7.158132
Bank_Level_Parallism_Col = 4.873636
Bank_Level_Parallism_Ready = 2.303449
write_to_read_ratio_blp_rw_average = 0.202142
GrpLevelPara = 3.044750 

BW Util details:
bwutil = 0.807726 
total_CMD = 23292224 
util_bw = 18813728 
Wasted_Col = 3784454 
Wasted_Row = 188732 
Idle = 505310 

BW Util Bottlenecks: 
RCDc_limit = 4708621 
RCDWRc_limit = 399578 
WTRc_limit = 2430628 
RTWc_limit = 4353998 
CCDLc_limit = 2220984 
rwq = 0 
CCDLc_limit_alone = 1728764 
WTRc_limit_alone = 2293245 
RTWc_limit_alone = 3999161 

Commands details: 
total_CMD = 23292224 
n_nop = 16652459 
Read = 4201008 
Write = 0 
L2_Alloc = 0 
L2_WB = 502424 
n_act = 1078102 
n_pre = 1078086 
n_ref = 0 
n_req = 4368695 
total_req = 4703432 

Dual Bus Interface Util: 
issued_total_row = 2156188 
issued_total_col = 4703432 
Row_Bus_Util =  0.092571 
CoL_Bus_Util = 0.201931 
Either_Row_CoL_Bus_Util = 0.285064 
Issued_on_Two_Bus_Simul_Util = 0.009439 
issued_two_Eff = 0.033112 
queue_avg = 31.937460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9375

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2806212, Miss = 2098415, Miss_rate = 0.748, Pending_hits = 82602, Reservation_fails = 3788
L2_cache_bank[1]: Access = 2738999, Miss = 2099358, Miss_rate = 0.766, Pending_hits = 16714, Reservation_fails = 3384
L2_cache_bank[2]: Access = 2750537, Miss = 2100365, Miss_rate = 0.764, Pending_hits = 16355, Reservation_fails = 3605
L2_cache_bank[3]: Access = 2831142, Miss = 2103323, Miss_rate = 0.743, Pending_hits = 16357, Reservation_fails = 2285
L2_cache_bank[4]: Access = 2793956, Miss = 2095306, Miss_rate = 0.750, Pending_hits = 16426, Reservation_fails = 2695
L2_cache_bank[5]: Access = 2742664, Miss = 2097884, Miss_rate = 0.765, Pending_hits = 15987, Reservation_fails = 2868
L2_cache_bank[6]: Access = 3602461, Miss = 2104270, Miss_rate = 0.584, Pending_hits = 16720, Reservation_fails = 4088
L2_cache_bank[7]: Access = 2738527, Miss = 2102068, Miss_rate = 0.768, Pending_hits = 17072, Reservation_fails = 3909
L2_cache_bank[8]: Access = 2817563, Miss = 2100218, Miss_rate = 0.745, Pending_hits = 83216, Reservation_fails = 3770
L2_cache_bank[9]: Access = 2737006, Miss = 2098489, Miss_rate = 0.767, Pending_hits = 16552, Reservation_fails = 4131
L2_cache_bank[10]: Access = 2743045, Miss = 2098433, Miss_rate = 0.765, Pending_hits = 16591, Reservation_fails = 3213
L2_cache_bank[11]: Access = 2826760, Miss = 2097710, Miss_rate = 0.742, Pending_hits = 16702, Reservation_fails = 2172
L2_cache_bank[12]: Access = 2803692, Miss = 2099177, Miss_rate = 0.749, Pending_hits = 16071, Reservation_fails = 3791
L2_cache_bank[13]: Access = 2752429, Miss = 2103220, Miss_rate = 0.764, Pending_hits = 16603, Reservation_fails = 3807
L2_cache_bank[14]: Access = 2738066, Miss = 2100190, Miss_rate = 0.767, Pending_hits = 16306, Reservation_fails = 4467
L2_cache_bank[15]: Access = 2737856, Miss = 2101420, Miss_rate = 0.768, Pending_hits = 17287, Reservation_fails = 3945
L2_cache_bank[16]: Access = 2813808, Miss = 2099697, Miss_rate = 0.746, Pending_hits = 83493, Reservation_fails = 2262
L2_cache_bank[17]: Access = 2732877, Miss = 2097938, Miss_rate = 0.768, Pending_hits = 16800, Reservation_fails = 2876
L2_cache_bank[18]: Access = 2755868, Miss = 2104950, Miss_rate = 0.764, Pending_hits = 17099, Reservation_fails = 2676
L2_cache_bank[19]: Access = 2846310, Miss = 2108655, Miss_rate = 0.741, Pending_hits = 17017, Reservation_fails = 3006
L2_cache_bank[20]: Access = 2809807, Miss = 2102945, Miss_rate = 0.748, Pending_hits = 16329, Reservation_fails = 1799
L2_cache_bank[21]: Access = 2747976, Miss = 2103573, Miss_rate = 0.765, Pending_hits = 16570, Reservation_fails = 4291
L2_cache_bank[22]: Access = 2736030, Miss = 2098656, Miss_rate = 0.767, Pending_hits = 16192, Reservation_fails = 3421
L2_cache_bank[23]: Access = 2738250, Miss = 2102364, Miss_rate = 0.768, Pending_hits = 15883, Reservation_fails = 1956
L2_total_cache_accesses = 67341841
L2_total_cache_misses = 50418624
L2_total_cache_miss_rate = 0.7487
L2_total_cache_pending_hits = 596944
L2_total_cache_reservation_fails = 78205
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5303703
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 596941
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17766938
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 32651564
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 596941
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11022570
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 92
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 56319146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11022695
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3473
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 74732
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.231

icnt_total_pkts_mem_to_simt=67341841
icnt_total_pkts_simt_to_mem=67341841
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 67341841
Req_Network_cycles = 9082680
Req_Network_injected_packets_per_cycle =       7.4143 
Req_Network_conflicts_per_cycle =       2.2560
Req_Network_conflicts_per_cycle_util =       2.2785
Req_Bank_Level_Parallism =       7.4883
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.5447
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3766

Reply_Network_injected_packets_num = 67341841
Reply_Network_cycles = 9082680
Reply_Network_injected_packets_per_cycle =        7.4143
Reply_Network_conflicts_per_cycle =        5.3530
Reply_Network_conflicts_per_cycle_util =       5.4031
Reply_Bank_Level_Parallism =       7.4838
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.1329
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2471
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 2 hrs, 32 min, 3 sec (95523 sec)
gpgpu_simulation_rate = 44581 (inst/sec)
gpgpu_simulation_rate = 95 (cycle/sec)
gpgpu_silicon_slowdown = 14368421x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddf21034c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddf210340..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8875cdd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z8shortcutiPi'
Destroy streams for kernel 14: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 14 
gpu_sim_cycle = 144420
gpu_sim_insn = 131476914
gpu_ipc =     910.3788
gpu_tot_sim_cycle = 9227100
gpu_tot_sim_insn = 4390033617
gpu_tot_ipc =     475.7761
gpu_tot_issued_cta = 422954
gpu_occupancy = 96.4707% 
gpu_tot_occupancy = 76.4386% 
max_total_param_size = 0
gpu_stall_dramfull = 360493
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.6941
partiton_level_parallism_total  =       7.4030
partiton_level_parallism_util =       6.9881
partiton_level_parallism_util_total  =       7.4826
L2_BW  =     292.3968 GB/Sec
L2_BW_total  =     323.3648 GB/Sec
gpu_total_sim_rate=45070

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4881125, Miss = 1906049, Miss_rate = 0.390, Pending_hits = 586006, Reservation_fails = 1016636
	L1D_cache_core[1]: Access = 4893337, Miss = 1910830, Miss_rate = 0.390, Pending_hits = 587113, Reservation_fails = 1032686
	L1D_cache_core[2]: Access = 4891862, Miss = 1908478, Miss_rate = 0.390, Pending_hits = 586550, Reservation_fails = 1021026
	L1D_cache_core[3]: Access = 4892521, Miss = 1908319, Miss_rate = 0.390, Pending_hits = 588476, Reservation_fails = 1025732
	L1D_cache_core[4]: Access = 4892290, Miss = 1909309, Miss_rate = 0.390, Pending_hits = 586964, Reservation_fails = 1024570
	L1D_cache_core[5]: Access = 4900926, Miss = 1913308, Miss_rate = 0.390, Pending_hits = 587980, Reservation_fails = 1013966
	L1D_cache_core[6]: Access = 4881704, Miss = 1907087, Miss_rate = 0.391, Pending_hits = 586405, Reservation_fails = 1012693
	L1D_cache_core[7]: Access = 4889368, Miss = 1910176, Miss_rate = 0.391, Pending_hits = 587102, Reservation_fails = 1013622
	L1D_cache_core[8]: Access = 4885280, Miss = 1910047, Miss_rate = 0.391, Pending_hits = 587444, Reservation_fails = 1015134
	L1D_cache_core[9]: Access = 4878229, Miss = 1906404, Miss_rate = 0.391, Pending_hits = 585534, Reservation_fails = 1024685
	L1D_cache_core[10]: Access = 4881810, Miss = 1905309, Miss_rate = 0.390, Pending_hits = 586279, Reservation_fails = 1013953
	L1D_cache_core[11]: Access = 4896822, Miss = 1912513, Miss_rate = 0.391, Pending_hits = 589092, Reservation_fails = 1022551
	L1D_cache_core[12]: Access = 4891398, Miss = 1908583, Miss_rate = 0.390, Pending_hits = 587566, Reservation_fails = 1013208
	L1D_cache_core[13]: Access = 4889947, Miss = 1908776, Miss_rate = 0.390, Pending_hits = 587234, Reservation_fails = 1025094
	L1D_cache_core[14]: Access = 4898602, Miss = 1908244, Miss_rate = 0.390, Pending_hits = 588147, Reservation_fails = 1024278
	L1D_cache_core[15]: Access = 4891471, Miss = 1912513, Miss_rate = 0.391, Pending_hits = 587150, Reservation_fails = 1013063
	L1D_cache_core[16]: Access = 4892325, Miss = 1908071, Miss_rate = 0.390, Pending_hits = 588150, Reservation_fails = 1024555
	L1D_cache_core[17]: Access = 4892876, Miss = 1910936, Miss_rate = 0.391, Pending_hits = 586380, Reservation_fails = 1018929
	L1D_cache_core[18]: Access = 4882246, Miss = 1905593, Miss_rate = 0.390, Pending_hits = 585766, Reservation_fails = 1003224
	L1D_cache_core[19]: Access = 4898124, Miss = 1912086, Miss_rate = 0.390, Pending_hits = 587602, Reservation_fails = 1014983
	L1D_cache_core[20]: Access = 4891852, Miss = 1909445, Miss_rate = 0.390, Pending_hits = 587349, Reservation_fails = 1033602
	L1D_cache_core[21]: Access = 4892177, Miss = 1913126, Miss_rate = 0.391, Pending_hits = 588450, Reservation_fails = 1022400
	L1D_cache_core[22]: Access = 4903104, Miss = 1916612, Miss_rate = 0.391, Pending_hits = 589417, Reservation_fails = 1024493
	L1D_cache_core[23]: Access = 4889293, Miss = 1908507, Miss_rate = 0.390, Pending_hits = 586757, Reservation_fails = 1032458
	L1D_cache_core[24]: Access = 4893154, Miss = 1908863, Miss_rate = 0.390, Pending_hits = 586387, Reservation_fails = 1009650
	L1D_cache_core[25]: Access = 4894668, Miss = 1910258, Miss_rate = 0.390, Pending_hits = 588224, Reservation_fails = 1019586
	L1D_cache_core[26]: Access = 4873066, Miss = 1907303, Miss_rate = 0.391, Pending_hits = 584587, Reservation_fails = 1028618
	L1D_cache_core[27]: Access = 4887909, Miss = 1909131, Miss_rate = 0.391, Pending_hits = 585520, Reservation_fails = 1016386
	L1D_cache_core[28]: Access = 4881077, Miss = 1907819, Miss_rate = 0.391, Pending_hits = 586110, Reservation_fails = 1033198
	L1D_cache_core[29]: Access = 4896502, Miss = 1912353, Miss_rate = 0.391, Pending_hits = 589011, Reservation_fails = 1017771
	L1D_total_cache_accesses = 146705065
	L1D_total_cache_misses = 57286048
	L1D_total_cache_miss_rate = 0.3905
	L1D_total_cache_pending_hits = 17614752
	L1D_total_cache_reservation_fails = 30612750
	L1D_cache_data_port_util = 0.262
	L1D_cache_fill_port_util = 0.209
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60781715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17614752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23923838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30406829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 33362065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17614752
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11022550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 205921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 135682370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11022695

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26630518
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3776311
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 205921
ctas_completed 422954, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
194938, 196435, 196034, 196063, 196109, 196519, 196772, 197016, 195830, 197451, 199284, 196699, 198643, 197841, 198290, 198514, 195647, 196757, 196581, 196204, 196088, 196526, 196345, 196044, 197148, 196799, 197367, 198242, 197827, 198141, 197058, 197911, 
gpgpu_n_tot_thrd_icount = 6056971424
gpgpu_n_tot_w_icount = 189280357
gpgpu_n_stall_shd_mem = 30348268
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 57285903
gpgpu_n_mem_write_global = 11022695
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 561742143
gpgpu_n_store_insn = 68077410
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 378966784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14584837
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15763431
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30172585	W0_Idle:2063176	W0_Scoreboard:876383646	W1:13617089	W2:6726532	W3:3856362	W4:3247420	W5:2568962	W6:2399087	W7:1997669	W8:1786529	W9:1516593	W10:1287130	W11:1065622	W12:900932	W13:753117	W14:640473	W15:563316	W16:514308	W17:461322	W18:458907	W19:469062	W20:529843	W21:610452	W22:748896	W23:914931	W24:1079609	W25:1265405	W26:1527574	W27:1745166	W28:2046227	W29:2578358	W30:3900361	W31:7821789	W32:119681314
single_issue_nums: WS0:47236829	WS1:47349990	WS2:47377900	WS3:47315638	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 458287224 {8:57285903,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 440907800 {40:11022695,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2291436120 {40:57285903,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 88181560 {8:11022695,}
maxmflatency = 3817 
max_icnt2mem_latency = 1829 
maxmrqlatency = 3430 
max_icnt2sh_latency = 177 
averagemflatency = 409 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 65 
avg_icnt2sh_latency = 5 
mrq_lat_table:11324855 	1257800 	2043590 	3592435 	7469959 	9615820 	9372663 	6350894 	2138244 	225701 	5854 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12716812 	44929009 	10340103 	311172 	11502 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	55594814 	11735203 	787988 	169369 	19277 	1947 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	44637756 	11416880 	6648531 	4000007 	1447193 	156629 	1602 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	8611 	509 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      9728     10954      7721     11613      6211      5657      6349      6225      6503      6424      7161      7268      7387      7481      7693      7844 
dram[1]:     10954      8611      8881      8971      5881      5879      6222      6243      6762      6774      7361      7370      7528      7567      7762      7813 
dram[2]:     11166     11098     11706     11711      6198      6299      6391      6285      6537      6526      7311      7216      7468      7446      7748      7719 
dram[3]:     11147      8054     11790      8263      6279      5718      6321      6296      6790      6433      7235      7257      7463      7511      7729      7760 
dram[4]:      9807      8400      8746      8443      6203      6270      6270      5995      6568      6770      7216      7208      7455      7445      7713      7676 
dram[5]:     11105     11096      8969     11526      6245      6282      6365      6231      6769      6788      7322      7393      7536      7551      7850      7854 
dram[6]:     10083      8014      8399      9144      6237      6112      6404      6330      6791      6561      7266      7220      7494      7436      7789      7769 
dram[7]:      8443     11132      8760      8458      6278      5929      6260      6304      6528      6505      7227      7254      7480      7469      7774      7769 
dram[8]:      8127      9794     11625     11631      6289      6292      6380      6232      6808      6477      7191      7225      7428      7422      7700      7838 
dram[9]:      8601      8490      8603     11661      6260      5852      5834      6360      6825      6828      7308      7410      7524      7558      7945      7933 
dram[10]:     11126     11119      8577     11608      6310      6373      6271      6315      6478      6495      7307      7201      7468      7434      7852      7804 
dram[11]:      8880     11131      9129      8292      6351      6273      6296      6299      6769      6500      7204      7240      7449      7508      7765      7780 
average row accesses per activate:
dram[0]:  4.047264  4.087514  4.050462  4.088770  4.042879  4.221296  4.062997  4.154165  4.049871  4.204879  4.100322  4.151125  4.132702  4.207404  4.249872  4.228131 
dram[1]:  4.139188  4.096902  4.128052  4.180553  4.056647  4.115841  4.131097  4.131011  4.066713  4.199379  4.075815  4.157216  4.078026  4.116715  4.132806  4.158761 
dram[2]:  4.198255  4.155697  4.082213  4.157042  4.120509  4.216743  4.084095  4.191790  4.179464  4.145153  4.052923  4.162668  4.070957  4.139752  4.095864  4.130893 
dram[3]:  4.063144  4.066673  4.040627  4.154010  4.152702  4.233040  4.009068  4.075281  4.078846  4.218396  4.015491  4.102762  4.046678  4.093470  4.067944  4.167391 
dram[4]:  4.068491  4.113277  4.085834  4.150202  4.110166  4.124315  4.118612  4.178606  4.042800  4.199188  4.073733  4.151930  4.043808  4.188681  4.078775  4.161054 
dram[5]:  4.120430  4.096159  4.079176  4.107448  4.041468  4.151955  4.064559  4.163235  4.126395  4.163705  4.109640  4.263314  3.988669  4.109044  4.176393  4.179121 
dram[6]:  4.031506  4.049018  4.137097  4.212287  4.069370  4.179332  4.084482  4.097451  4.142676  4.156099  4.119901  4.091881  4.097284  4.123190  4.067306  4.169646 
dram[7]:  4.035991  4.072297  4.125912  4.185543  4.060694  4.160482  4.029281  4.196427  4.064256  4.166737  4.018693  4.077367  4.131340  4.187582  4.114694  4.053593 
dram[8]:  4.063591  4.146235  4.064142  4.133698  4.036798  4.237773  4.081712  4.117162  4.119654  4.250515  4.064219  4.039606  4.169676  4.174471  4.033522  4.216210 
dram[9]:  4.075437  4.152005  4.062606  4.121552  4.099428  4.106803  4.049093  4.107024  4.034374  4.068037  4.082703  4.115810  4.051282  4.101813  4.062283  4.146286 
dram[10]:  4.123334  4.100473  4.004869  4.063867  4.108859  4.137488  4.104024  4.179315  4.034482  4.164522  4.057507  4.156727  4.118197  4.127314  4.075337  4.159932 
dram[11]:  4.094588  4.119603  4.052524  4.118759  4.082922  4.163180  4.113218  4.125303  4.104438  4.131859  4.043003  4.119866  4.211368  4.246650  4.084890  4.152435 
average row locality = 53397995/12976992 = 4.114821
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    268279    269191    267213    268288    267562    266689    268549    267915    269000    267150    267461    267593    266243    267244    264362    265535 
dram[1]:    266995    268023    266568    267894    268720    268725    267895    268054    267720    266786    267554    267388    268281    269015    266883    267689 
dram[2]:    265450    267196    267693    267688    266226    266289    267617    266123    265671    267352    267634    267638    268136    267736    267137    268118 
dram[3]:    268148    268664    268199    266699    266885    266203    269559    269611    267348    266600    268783    268424    268409    268646    267151    267470 
dram[4]:    267596    267893    266944    266988    267238    267795    267485    267702    268258    266927    267755    267695    268057    266963    267138    266777 
dram[5]:    267370    268691    266889    267699    268372    267476    268118    267281    265945    267043    267277    264812    269225    268244    265495    266712 
dram[6]:    268857    269890    266656    266113    268025    267704    267423    268400    267001    267663    266040    268149    268029    268751    267413    266801 
dram[7]:    268218    269181    266613    266394    267657    267168    268344    266476    267405    267644    268278    269374    266988    266153    266942    269274 
dram[8]:    267862    267396    267976    267464    268180    266447    266860    268431    267566    266336    267246    269678    265998    266991    268262    265441 
dram[9]:    268144    267642    266677    267649    267651    268471    269206    268968    269711    269806    268141    269010    268307    269252    267362    268110 
dram[10]:    267106    268326    269163    268649    268031    268403    267756    267519    268371    267473    268367    267355    266876    268532    267524    267555 
dram[11]:    267701    268056    267966    267928    267497    267751    267727    268687    267205    268438    267912    268147    265286    265877    267604    267720 
total dram reads = 51384600
bank skew: 269890/264362 = 1.02
chip skew: 4294107/4273704 = 1.00
number of total write accesses:
dram[0]:     31006     31130     31213     31254     31485     31277     31560     31579     31669     31601     31442     31524     31530     31543     31213     31191 
dram[1]:     31099     31015     31136     31052     31505     31480     31603     31831     31684     31543     31654     31636     31625     31703     31291     31438 
dram[2]:     30932     31156     31270     31170     31317     31291     31603     31524     31470     31510     31654     31746     31649     31476     31383     31384 
dram[3]:     31180     31085     31217     31037     31252     31356     31813     31678     31632     31383     31636     31597     31511     31647     31436     31295 
dram[4]:     30990     30999     31110     30994     31422     31579     31635     31685     31613     31410     31466     31567     31505     31463     31282     31369 
dram[5]:     31038     31213     30944     31020     31537     31432     31758     31666     31273     31391     31584     31344     31565     31531     31048     31282 
dram[6]:     31264     31206     30964     30864     31476     31436     31712     31695     31467     31538     31402     31752     31504     31611     31410     31201 
dram[7]:     31203     31217     31131     31129     31493     31521     31575     31508     31632     31488     31534     31648     31425     31379     31047     31344 
dram[8]:     31167     31140     31130     31164     31590     31374     31626     31766     31413     31408     31477     31661     31377     31504     31181     30991 
dram[9]:     31110     31073     31099     31119     31455     31613     31599     31571     31817     31789     31488     31475     31631     31640     31365     31479 
dram[10]:     31049     31261     31330     31191     31510     31468     31723     31789     31564     31494     31522     31486     31516     31638     31433     31311 
dram[11]:     30990     31030     31168     31272     31406     31524     31643     31671     31429     31531     31604     31605     31452     31445     31330     31324 
total dram writes = 6030294
bank skew: 31831/30864 = 1.03
chip skew: 503323/501626 = 1.00
average mf latency per bank:
dram[0]:        485       480       483       482       486       485       492       490       496       492       491       488       483       481       480       479
dram[1]:        472       489       475       492       478       496       481       500       484       501       477       494       471       490       469       489
dram[2]:        472       477       477       480       480       485       483       485       483       488       479       484       473       477       471       475
dram[3]:        475       481       477       483       481       485       482       490       486       493       477       488       474       482      1193       479
dram[4]:        485       479       486       482       486       485       495       490       499       495       489       485       482       481       486       481
dram[5]:        470       486       472       489       476       492       479       494       483       501       477       493       472       488       467       487
dram[6]:        478       481       477       480       483       483       485       489       488       492       479       485       473       480       474       477
dram[7]:        473       483       474       481       474       485       480       488       482       493       477       487       470       482       468       483
dram[8]:        484       475       485       480       490       482       488       488       496       489       485       484       479       478       481       476
dram[9]:        475       492       477       495       477       498       485       502       492       507       480       500       475       495       471       491
dram[10]:        477       480       482       483       483       486       485       488       490       492       483       486       476       481       477       480
dram[11]:        469       481       471       481       473       481       478       489       479       492       476       484       467       481       470       475
maximum mf latency per bank:
dram[0]:       3007      3019      3039      3074      3151      3132      3178      3194      3149      3046      2515      2331      2027      2537      2458      2165
dram[1]:       2944      3161      2891      3157      3174      3194      3183      3228      2965      3131      2067      2207      2217      2256      2281      2260
dram[2]:       2690      2635      2825      3197      2727      2760      2697      3461      2750      2759      1972      2181      1978      2173      1967      3141
dram[3]:       3034      3036      2768      2798      3067      3124      3092      3103      3313      3114      1875      2197      2634      2032      2677      3190
dram[4]:       2738      2783      3091      3094      2776      3220      2945      3222      2877      2871      2037      2723      2263      2374      2114      2522
dram[5]:       3140      3132      2890      2945      2761      2767      3186      2992      2964      2903      2113      2306      2290      2085      2349      2250
dram[6]:       2867      2674      3231      2807      2914      3187      2910      2929      2824      2865      1863      2158      2159      2034      2012      2062
dram[7]:       3203      3138      3093      3136      3096      3167      3194      3125      2862      2848      2088      3817      2243      2078      2281      2329
dram[8]:       2560      3160      2856      3331      3019      2873      2773      3003      3127      2689      2099      2158      2184      2054      2149      2495
dram[9]:       2779      2817      2840      2826      2845      2845      2906      2808      2893      2743      2136      1974      2310      2154      2269      2362
dram[10]:       2803      2671      2861      3197      2904      2578      2872      2875      2916      3041      2167      2069      2150      2351      2197      2424
dram[11]:       2657      2839      3083      2902      3063      3086      3063      3072      3440      3068      2168      2463      2201      2144      2102      2232

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23662583 n_nop=16947625 n_act=1076816 n_pre=1076800 n_ref_event=0 n_req=4445643 n_rd=4278274 n_rd_L2_A=0 n_write=0 n_wr_bk=502217 bw_util=0.8081
n_activity=23257168 dram_eff=0.8222
bk0: 268279a 13679660i bk1: 269191a 13473730i bk2: 267213a 13691584i bk3: 268288a 13491882i bk4: 267562a 13660145i bk5: 266689a 13722519i bk6: 268549a 13695536i bk7: 267915a 13569354i bk8: 269000a 13749379i bk9: 267150a 13832354i bk10: 267461a 13917868i bk11: 267593a 13769995i bk12: 266243a 13921715i bk13: 267244a 13716667i bk14: 264362a 14057628i bk15: 265535a 13801416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757783
Row_Buffer_Locality_read = 0.774415
Row_Buffer_Locality_write = 0.332630
Bank_Level_Parallism = 7.066665
Bank_Level_Parallism_Col = 4.826902
Bank_Level_Parallism_Ready = 2.284047
write_to_read_ratio_blp_rw_average = 0.198902
GrpLevelPara = 3.022905 

BW Util details:
bwutil = 0.808110 
total_CMD = 23662583 
util_bw = 19121964 
Wasted_Col = 3795301 
Wasted_Row = 195521 
Idle = 549797 

BW Util Bottlenecks: 
RCDc_limit = 4718318 
RCDWRc_limit = 395311 
WTRc_limit = 2431266 
RTWc_limit = 4264850 
CCDLc_limit = 2214105 
rwq = 0 
CCDLc_limit_alone = 1727481 
WTRc_limit_alone = 2295291 
RTWc_limit_alone = 3914201 

Commands details: 
total_CMD = 23662583 
n_nop = 16947625 
Read = 4278274 
Write = 0 
L2_Alloc = 0 
L2_WB = 502217 
n_act = 1076816 
n_pre = 1076800 
n_ref = 0 
n_req = 4445643 
total_req = 4780491 

Dual Bus Interface Util: 
issued_total_row = 2153616 
issued_total_col = 4780491 
Row_Bus_Util =  0.091014 
CoL_Bus_Util = 0.202027 
Either_Row_CoL_Bus_Util = 0.283780 
Issued_on_Two_Bus_Simul_Util = 0.009261 
issued_two_Eff = 0.032636 
queue_avg = 31.590244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5902
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23662583 n_nop=16935074 n_act=1080048 n_pre=1080032 n_ref_event=0 n_req=4452342 n_rd=4284190 n_rd_L2_A=0 n_write=0 n_wr_bk=503295 bw_util=0.8093
n_activity=23271314 dram_eff=0.8229
bk0: 266995a 13810503i bk1: 268023a 13519340i bk2: 266568a 13762648i bk3: 267894a 13606885i bk4: 268720a 13685986i bk5: 268725a 13488057i bk6: 267895a 13754867i bk7: 268054a 13509982i bk8: 267720a 13841594i bk9: 266786a 13817263i bk10: 267554a 13849681i bk11: 267388a 13758988i bk12: 268281a 13764576i bk13: 269015a 13513804i bk14: 266883a 13893369i bk15: 267689a 13632159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757421
Row_Buffer_Locality_read = 0.774169
Row_Buffer_Locality_write = 0.330713
Bank_Level_Parallism = 7.085329
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 2.281147
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.809292 
total_CMD = 23662583 
util_bw = 19149940 
Wasted_Col = 3787761 
Wasted_Row = 192940 
Idle = 531942 

BW Util Bottlenecks: 
RCDc_limit = 4697515 
RCDWRc_limit = 397258 
WTRc_limit = 2427127 
RTWc_limit = 4329551 
CCDLc_limit = 2232785 
rwq = 0 
CCDLc_limit_alone = 1740636 
WTRc_limit_alone = 2289513 
RTWc_limit_alone = 3975016 

Commands details: 
total_CMD = 23662583 
n_nop = 16935074 
Read = 4284190 
Write = 0 
L2_Alloc = 0 
L2_WB = 503295 
n_act = 1080048 
n_pre = 1080032 
n_ref = 0 
n_req = 4452342 
total_req = 4787485 

Dual Bus Interface Util: 
issued_total_row = 2160080 
issued_total_col = 4787485 
Row_Bus_Util =  0.091287 
CoL_Bus_Util = 0.202323 
Either_Row_CoL_Bus_Util = 0.284310 
Issued_on_Two_Bus_Simul_Util = 0.009300 
issued_two_Eff = 0.032710 
queue_avg = 31.842205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8422
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23662583 n_nop=16956420 n_act=1073844 n_pre=1073828 n_ref_event=0 n_req=4441251 n_rd=4273704 n_rd_L2_A=0 n_write=0 n_wr_bk=502535 bw_util=0.8074
n_activity=23269913 dram_eff=0.821
bk0: 265450a 13973104i bk1: 267196a 13650096i bk2: 267693a 13727557i bk3: 267688a 13584613i bk4: 266226a 13902912i bk5: 266289a 13752626i bk6: 267617a 13780618i bk7: 266123a 13700586i bk8: 265671a 14138615i bk9: 267352a 13802273i bk10: 267634a 13892062i bk11: 267638a 13776012i bk12: 268136a 13822176i bk13: 267736a 13675752i bk14: 267137a 13883375i bk15: 268118a 13619985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758212
Row_Buffer_Locality_read = 0.774841
Row_Buffer_Locality_write = 0.334067
Bank_Level_Parallism = 7.020000
Bank_Level_Parallism_Col = 4.796405
Bank_Level_Parallism_Ready = 2.267597
write_to_read_ratio_blp_rw_average = 0.198847
GrpLevelPara = 3.015517 

BW Util details:
bwutil = 0.807391 
total_CMD = 23662583 
util_bw = 19104956 
Wasted_Col = 3830736 
Wasted_Row = 195370 
Idle = 531521 

BW Util Bottlenecks: 
RCDc_limit = 4744816 
RCDWRc_limit = 398058 
WTRc_limit = 2430506 
RTWc_limit = 4296855 
CCDLc_limit = 2241701 
rwq = 0 
CCDLc_limit_alone = 1749053 
WTRc_limit_alone = 2292298 
RTWc_limit_alone = 3942415 

Commands details: 
total_CMD = 23662583 
n_nop = 16956420 
Read = 4273704 
Write = 0 
L2_Alloc = 0 
L2_WB = 502535 
n_act = 1073844 
n_pre = 1073828 
n_ref = 0 
n_req = 4441251 
total_req = 4776239 

Dual Bus Interface Util: 
issued_total_row = 2147672 
issued_total_col = 4776239 
Row_Bus_Util =  0.090762 
CoL_Bus_Util = 0.201848 
Either_Row_CoL_Bus_Util = 0.283408 
Issued_on_Two_Bus_Simul_Util = 0.009202 
issued_two_Eff = 0.032470 
queue_avg = 31.171307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.1713
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23662583 n_nop=16921332 n_act=1087102 n_pre=1087086 n_ref_event=0 n_req=4454773 n_rd=4286799 n_rd_L2_A=0 n_write=0 n_wr_bk=502755 bw_util=0.8096
n_activity=23278694 dram_eff=0.823
bk0: 268148a 13623827i bk1: 268664a 13422778i bk2: 268199a 13588180i bk3: 266699a 13598676i bk4: 266885a 13847618i bk5: 266203a 13721925i bk6: 269559a 13554793i bk7: 269611a 13375055i bk8: 267348a 13824113i bk9: 266600a 13823843i bk10: 268783a 13671316i bk11: 268424a 13625574i bk12: 268409a 13662634i bk13: 268646a 13492278i bk14: 267151a 13717621i bk15: 267470a 13622922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755970
Row_Buffer_Locality_read = 0.772858
Row_Buffer_Locality_write = 0.324979
Bank_Level_Parallism = 7.127192
Bank_Level_Parallism_Col = 4.853616
Bank_Level_Parallism_Ready = 2.282965
write_to_read_ratio_blp_rw_average = 0.201338
GrpLevelPara = 3.035557 

BW Util details:
bwutil = 0.809642 
total_CMD = 23662583 
util_bw = 19158216 
Wasted_Col = 3792674 
Wasted_Row = 189185 
Idle = 522508 

BW Util Bottlenecks: 
RCDc_limit = 4718585 
RCDWRc_limit = 403242 
WTRc_limit = 2440430 
RTWc_limit = 4421226 
CCDLc_limit = 2233183 
rwq = 0 
CCDLc_limit_alone = 1737272 
WTRc_limit_alone = 2304667 
RTWc_limit_alone = 4061078 

Commands details: 
total_CMD = 23662583 
n_nop = 16921332 
Read = 4286799 
Write = 0 
L2_Alloc = 0 
L2_WB = 502755 
n_act = 1087102 
n_pre = 1087086 
n_ref = 0 
n_req = 4454773 
total_req = 4789554 

Dual Bus Interface Util: 
issued_total_row = 2174188 
issued_total_col = 4789554 
Row_Bus_Util =  0.091883 
CoL_Bus_Util = 0.202410 
Either_Row_CoL_Bus_Util = 0.284891 
Issued_on_Two_Bus_Simul_Util = 0.009403 
issued_two_Eff = 0.033004 
queue_avg = 32.021530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0215
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23662583 n_nop=16940987 n_act=1079942 n_pre=1079926 n_ref_event=0 n_req=4446624 n_rd=4279211 n_rd_L2_A=0 n_write=0 n_wr_bk=502089 bw_util=0.8082
n_activity=23260261 dram_eff=0.8222
bk0: 267596a 13716342i bk1: 267893a 13581732i bk2: 266944a 13732936i bk3: 266988a 13593553i bk4: 267238a 13802897i bk5: 267795a 13564908i bk6: 267485a 13787368i bk7: 267702a 13640628i bk8: 268258a 13771882i bk9: 266927a 13821013i bk10: 267755a 13857095i bk11: 267695a 13748205i bk12: 268057a 13739691i bk13: 266963a 13699176i bk14: 267138a 13789104i bk15: 266777a 13633248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757133
Row_Buffer_Locality_read = 0.773710
Row_Buffer_Locality_write = 0.333415
Bank_Level_Parallism = 7.075731
Bank_Level_Parallism_Col = 4.819304
Bank_Level_Parallism_Ready = 2.271880
write_to_read_ratio_blp_rw_average = 0.199715
GrpLevelPara = 3.024102 

BW Util details:
bwutil = 0.808246 
total_CMD = 23662583 
util_bw = 19125200 
Wasted_Col = 3802270 
Wasted_Row = 194198 
Idle = 540915 

BW Util Bottlenecks: 
RCDc_limit = 4731309 
RCDWRc_limit = 396528 
WTRc_limit = 2438661 
RTWc_limit = 4316680 
CCDLc_limit = 2227462 
rwq = 0 
CCDLc_limit_alone = 1738263 
WTRc_limit_alone = 2301807 
RTWc_limit_alone = 3964335 

Commands details: 
total_CMD = 23662583 
n_nop = 16940987 
Read = 4279211 
Write = 0 
L2_Alloc = 0 
L2_WB = 502089 
n_act = 1079942 
n_pre = 1079926 
n_ref = 0 
n_req = 4446624 
total_req = 4781300 

Dual Bus Interface Util: 
issued_total_row = 2159868 
issued_total_col = 4781300 
Row_Bus_Util =  0.091278 
CoL_Bus_Util = 0.202062 
Either_Row_CoL_Bus_Util = 0.284060 
Issued_on_Two_Bus_Simul_Util = 0.009279 
issued_two_Eff = 0.032667 
queue_avg = 31.591438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5914
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23662583 n_nop=16947273 n_act=1078609 n_pre=1078593 n_ref_event=0 n_req=4444012 n_rd=4276649 n_rd_L2_A=0 n_write=0 n_wr_bk=501626 bw_util=0.8077
n_activity=23269438 dram_eff=0.8214
bk0: 267370a 13769396i bk1: 268691a 13514607i bk2: 266889a 13713281i bk3: 267699a 13547225i bk4: 268372a 13671280i bk5: 267476a 13675845i bk6: 268118a 13701987i bk7: 267281a 13625829i bk8: 265945a 13986785i bk9: 267043a 13803381i bk10: 267277a 13928844i bk11: 264812a 14003478i bk12: 269225a 13619016i bk13: 268244a 13590260i bk14: 265495a 14024370i bk15: 266712a 13720912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757290
Row_Buffer_Locality_read = 0.773988
Row_Buffer_Locality_write = 0.330605
Bank_Level_Parallism = 7.057468
Bank_Level_Parallism_Col = 4.810888
Bank_Level_Parallism_Ready = 2.278227
write_to_read_ratio_blp_rw_average = 0.198519
GrpLevelPara = 3.022804 

BW Util details:
bwutil = 0.807735 
total_CMD = 23662583 
util_bw = 19113100 
Wasted_Col = 3812805 
Wasted_Row = 199229 
Idle = 537449 

BW Util Bottlenecks: 
RCDc_limit = 4728112 
RCDWRc_limit = 399926 
WTRc_limit = 2431643 
RTWc_limit = 4273050 
CCDLc_limit = 2212495 
rwq = 0 
CCDLc_limit_alone = 1730262 
WTRc_limit_alone = 2296347 
RTWc_limit_alone = 3926113 

Commands details: 
total_CMD = 23662583 
n_nop = 16947273 
Read = 4276649 
Write = 0 
L2_Alloc = 0 
L2_WB = 501626 
n_act = 1078609 
n_pre = 1078593 
n_ref = 0 
n_req = 4444012 
total_req = 4778275 

Dual Bus Interface Util: 
issued_total_row = 2157202 
issued_total_col = 4778275 
Row_Bus_Util =  0.091165 
CoL_Bus_Util = 0.201934 
Either_Row_CoL_Bus_Util = 0.283794 
Issued_on_Two_Bus_Simul_Util = 0.009304 
issued_two_Eff = 0.032786 
queue_avg = 31.185398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.1854
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23662583 n_nop=16932996 n_act=1081941 n_pre=1081925 n_ref_event=0 n_req=4450647 n_rd=4282915 n_rd_L2_A=0 n_write=0 n_wr_bk=502502 bw_util=0.8089
n_activity=23272995 dram_eff=0.8225
bk0: 268857a 13579731i bk1: 269890a 13356123i bk2: 266656a 13758368i bk3: 266113a 13717939i bk4: 268025a 13666699i bk5: 267704a 13639023i bk6: 267423a 13726135i bk7: 268400a 13483612i bk8: 267001a 13986552i bk9: 267663a 13722489i bk10: 266040a 13975590i bk11: 268149a 13612782i bk12: 268029a 13823359i bk13: 268751a 13556428i bk14: 267413a 13765543i bk15: 266801a 13659441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756903
Row_Buffer_Locality_read = 0.773607
Row_Buffer_Locality_write = 0.330378
Bank_Level_Parallism = 7.091053
Bank_Level_Parallism_Col = 4.838961
Bank_Level_Parallism_Ready = 2.284522
write_to_read_ratio_blp_rw_average = 0.199589
GrpLevelPara = 3.027351 

BW Util details:
bwutil = 0.808942 
total_CMD = 23662583 
util_bw = 19141668 
Wasted_Col = 3798372 
Wasted_Row = 193658 
Idle = 528885 

BW Util Bottlenecks: 
RCDc_limit = 4705221 
RCDWRc_limit = 400515 
WTRc_limit = 2435667 
RTWc_limit = 4341432 
CCDLc_limit = 2246667 
rwq = 0 
CCDLc_limit_alone = 1753676 
WTRc_limit_alone = 2297007 
RTWc_limit_alone = 3987101 

Commands details: 
total_CMD = 23662583 
n_nop = 16932996 
Read = 4282915 
Write = 0 
L2_Alloc = 0 
L2_WB = 502502 
n_act = 1081941 
n_pre = 1081925 
n_ref = 0 
n_req = 4450647 
total_req = 4785417 

Dual Bus Interface Util: 
issued_total_row = 2163866 
issued_total_col = 4785417 
Row_Bus_Util =  0.091447 
CoL_Bus_Util = 0.202236 
Either_Row_CoL_Bus_Util = 0.284398 
Issued_on_Two_Bus_Simul_Util = 0.009285 
issued_two_Eff = 0.032646 
queue_avg = 31.698874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.6989
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23662583 n_nop=16930743 n_act=1084317 n_pre=1084301 n_ref_event=0 n_req=4450064 n_rd=4282109 n_rd_L2_A=0 n_write=0 n_wr_bk=502274 bw_util=0.8088
n_activity=23271063 dram_eff=0.8224
bk0: 268218a 13583216i bk1: 269181a 13364716i bk2: 266613a 13731065i bk3: 266394a 13675333i bk4: 267657a 13654352i bk5: 267168a 13582697i bk6: 268344a 13624867i bk7: 266476a 13675852i bk8: 267405a 13802566i bk9: 267644a 13756654i bk10: 268278a 13753466i bk11: 269374a 13575862i bk12: 266988a 13889364i bk13: 266153a 13688265i bk14: 266942a 13861319i bk15: 269274a 13403570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756338
Row_Buffer_Locality_read = 0.773019
Row_Buffer_Locality_write = 0.331047
Bank_Level_Parallism = 7.111260
Bank_Level_Parallism_Col = 4.843158
Bank_Level_Parallism_Ready = 2.283109
write_to_read_ratio_blp_rw_average = 0.199849
GrpLevelPara = 3.027744 

BW Util details:
bwutil = 0.808768 
total_CMD = 23662583 
util_bw = 19137532 
Wasted_Col = 3801021 
Wasted_Row = 190067 
Idle = 533963 

BW Util Bottlenecks: 
RCDc_limit = 4728983 
RCDWRc_limit = 399109 
WTRc_limit = 2433612 
RTWc_limit = 4365846 
CCDLc_limit = 2238688 
rwq = 0 
CCDLc_limit_alone = 1745722 
WTRc_limit_alone = 2296272 
RTWc_limit_alone = 4010220 

Commands details: 
total_CMD = 23662583 
n_nop = 16930743 
Read = 4282109 
Write = 0 
L2_Alloc = 0 
L2_WB = 502274 
n_act = 1084317 
n_pre = 1084301 
n_ref = 0 
n_req = 4450064 
total_req = 4784383 

Dual Bus Interface Util: 
issued_total_row = 2168618 
issued_total_col = 4784383 
Row_Bus_Util =  0.091648 
CoL_Bus_Util = 0.202192 
Either_Row_CoL_Bus_Util = 0.284493 
Issued_on_Two_Bus_Simul_Util = 0.009346 
issued_two_Eff = 0.032853 
queue_avg = 31.679911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.6799
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23662583 n_nop=16944802 n_act=1078866 n_pre=1078850 n_ref_event=0 n_req=4445369 n_rd=4278134 n_rd_L2_A=0 n_write=0 n_wr_bk=501969 bw_util=0.808
n_activity=23264260 dram_eff=0.8219
bk0: 267862a 13646938i bk1: 267396a 13622964i bk2: 267976a 13640081i bk3: 267464a 13553748i bk4: 268180a 13633675i bk5: 266447a 13722438i bk6: 266860a 13783548i bk7: 268431a 13530737i bk8: 267566a 13925803i bk9: 266336a 13929614i bk10: 267246a 13875913i bk11: 269678a 13575466i bk12: 265998a 14000057i bk13: 266991a 13753187i bk14: 268262a 13714568i bk15: 265441a 13855710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757307
Row_Buffer_Locality_read = 0.773991
Row_Buffer_Locality_write = 0.330499
Bank_Level_Parallism = 7.062069
Bank_Level_Parallism_Col = 4.817234
Bank_Level_Parallism_Ready = 2.276034
write_to_read_ratio_blp_rw_average = 0.199440
GrpLevelPara = 3.021849 

BW Util details:
bwutil = 0.808044 
total_CMD = 23662583 
util_bw = 19120412 
Wasted_Col = 3810771 
Wasted_Row = 193004 
Idle = 538396 

BW Util Bottlenecks: 
RCDc_limit = 4732236 
RCDWRc_limit = 398817 
WTRc_limit = 2435938 
RTWc_limit = 4312301 
CCDLc_limit = 2227790 
rwq = 0 
CCDLc_limit_alone = 1741277 
WTRc_limit_alone = 2300062 
RTWc_limit_alone = 3961664 

Commands details: 
total_CMD = 23662583 
n_nop = 16944802 
Read = 4278134 
Write = 0 
L2_Alloc = 0 
L2_WB = 501969 
n_act = 1078866 
n_pre = 1078850 
n_ref = 0 
n_req = 4445369 
total_req = 4780103 

Dual Bus Interface Util: 
issued_total_row = 2157716 
issued_total_col = 4780103 
Row_Bus_Util =  0.091187 
CoL_Bus_Util = 0.202011 
Either_Row_CoL_Bus_Util = 0.283899 
Issued_on_Two_Bus_Simul_Util = 0.009299 
issued_two_Eff = 0.032755 
queue_avg = 31.139334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.1393
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23662583 n_nop=16907221 n_act=1091264 n_pre=1091248 n_ref_event=0 n_req=4462685 n_rd=4294107 n_rd_L2_A=0 n_write=0 n_wr_bk=503323 bw_util=0.811
n_activity=23271684 dram_eff=0.8246
bk0: 268144a 13572707i bk1: 267642a 13521483i bk2: 266677a 13641606i bk3: 267649a 13466609i bk4: 267651a 13691719i bk5: 268471a 13424340i bk6: 269206a 13557380i bk7: 268968a 13410983i bk8: 269711a 13565154i bk9: 269806a 13455173i bk10: 268141a 13803582i bk11: 269010a 13607421i bk12: 268307a 13670335i bk13: 269252a 13475434i bk14: 267362a 13689595i bk15: 268110a 13480708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755470
Row_Buffer_Locality_read = 0.772237
Row_Buffer_Locality_write = 0.328382
Bank_Level_Parallism = 7.178869
Bank_Level_Parallism_Col = 4.879024
Bank_Level_Parallism_Ready = 2.298646
write_to_read_ratio_blp_rw_average = 0.200225
GrpLevelPara = 3.040365 

BW Util details:
bwutil = 0.810973 
total_CMD = 23662583 
util_bw = 19189720 
Wasted_Col = 3763323 
Wasted_Row = 181868 
Idle = 527672 

BW Util Bottlenecks: 
RCDc_limit = 4707739 
RCDWRc_limit = 397074 
WTRc_limit = 2434564 
RTWc_limit = 4388649 
CCDLc_limit = 2227428 
rwq = 0 
CCDLc_limit_alone = 1728924 
WTRc_limit_alone = 2297153 
RTWc_limit_alone = 4027556 

Commands details: 
total_CMD = 23662583 
n_nop = 16907221 
Read = 4294107 
Write = 0 
L2_Alloc = 0 
L2_WB = 503323 
n_act = 1091264 
n_pre = 1091248 
n_ref = 0 
n_req = 4462685 
total_req = 4797430 

Dual Bus Interface Util: 
issued_total_row = 2182512 
issued_total_col = 4797430 
Row_Bus_Util =  0.092235 
CoL_Bus_Util = 0.202743 
Either_Row_CoL_Bus_Util = 0.285487 
Issued_on_Two_Bus_Simul_Util = 0.009491 
issued_two_Eff = 0.033245 
queue_avg = 32.427773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4278
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23662583 n_nop=16925159 n_act=1084930 n_pre=1084914 n_ref_event=0 n_req=4455396 n_rd=4287006 n_rd_L2_A=0 n_write=0 n_wr_bk=503285 bw_util=0.8098
n_activity=23271728 dram_eff=0.8234
bk0: 267106a 13751152i bk1: 268326a 13471516i bk2: 269163a 13475761i bk3: 268649a 13399353i bk4: 268031a 13726239i bk5: 268403a 13482623i bk6: 267756a 13738072i bk7: 267519a 13558141i bk8: 268371a 13701636i bk9: 267473a 13715565i bk10: 268367a 13764312i bk11: 267355a 13702203i bk12: 266876a 13841563i bk13: 268532a 13548649i bk14: 267524a 13698145i bk15: 267555a 13585162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756492
Row_Buffer_Locality_read = 0.773185
Row_Buffer_Locality_write = 0.331498
Bank_Level_Parallism = 7.128534
Bank_Level_Parallism_Col = 4.845443
Bank_Level_Parallism_Ready = 2.285371
write_to_read_ratio_blp_rw_average = 0.200259
GrpLevelPara = 3.031509 

BW Util details:
bwutil = 0.809766 
total_CMD = 23662583 
util_bw = 19161164 
Wasted_Col = 3786296 
Wasted_Row = 187269 
Idle = 527854 

BW Util Bottlenecks: 
RCDc_limit = 4697526 
RCDWRc_limit = 399299 
WTRc_limit = 2423745 
RTWc_limit = 4359691 
CCDLc_limit = 2250416 
rwq = 0 
CCDLc_limit_alone = 1753740 
WTRc_limit_alone = 2285952 
RTWc_limit_alone = 4000808 

Commands details: 
total_CMD = 23662583 
n_nop = 16925159 
Read = 4287006 
Write = 0 
L2_Alloc = 0 
L2_WB = 503285 
n_act = 1084930 
n_pre = 1084914 
n_ref = 0 
n_req = 4455396 
total_req = 4790291 

Dual Bus Interface Util: 
issued_total_row = 2169844 
issued_total_col = 4790291 
Row_Bus_Util =  0.091699 
CoL_Bus_Util = 0.202442 
Either_Row_CoL_Bus_Util = 0.284729 
Issued_on_Two_Bus_Simul_Util = 0.009412 
issued_two_Eff = 0.033056 
queue_avg = 32.105309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.1053
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23662583 n_nop=16939817 n_act=1079362 n_pre=1079346 n_ref_event=0 n_req=4449189 n_rd=4281502 n_rd_L2_A=0 n_write=0 n_wr_bk=502424 bw_util=0.8087
n_activity=23273733 dram_eff=0.8222
bk0: 267701a 13730502i bk1: 268056a 13525072i bk2: 267966a 13641877i bk3: 267928a 13504227i bk4: 267497a 13767029i bk5: 267751a 13553894i bk6: 267727a 13789093i bk7: 268687a 13520686i bk8: 267205a 13933663i bk9: 268438a 13703010i bk10: 267912a 13750376i bk11: 268147a 13650859i bk12: 265286a 14048204i bk13: 265877a 13774796i bk14: 267604a 13763567i bk15: 267720a 13617607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757403
Row_Buffer_Locality_read = 0.773993
Row_Buffer_Locality_write = 0.333824
Bank_Level_Parallism = 7.081929
Bank_Level_Parallism_Col = 4.829889
Bank_Level_Parallism_Ready = 2.283231
write_to_read_ratio_blp_rw_average = 0.199152
GrpLevelPara = 3.028026 

BW Util details:
bwutil = 0.808690 
total_CMD = 23662583 
util_bw = 19135704 
Wasted_Col = 3804689 
Wasted_Row = 191023 
Idle = 531167 

BW Util Bottlenecks: 
RCDc_limit = 4717897 
RCDWRc_limit = 399578 
WTRc_limit = 2430628 
RTWc_limit = 4353998 
CCDLc_limit = 2236026 
rwq = 0 
CCDLc_limit_alone = 1743806 
WTRc_limit_alone = 2293245 
RTWc_limit_alone = 3999161 

Commands details: 
total_CMD = 23662583 
n_nop = 16939817 
Read = 4281502 
Write = 0 
L2_Alloc = 0 
L2_WB = 502424 
n_act = 1079362 
n_pre = 1079346 
n_ref = 0 
n_req = 4449189 
total_req = 4783926 

Dual Bus Interface Util: 
issued_total_row = 2158708 
issued_total_col = 4783926 
Row_Bus_Util =  0.091229 
CoL_Bus_Util = 0.202173 
Either_Row_CoL_Bus_Util = 0.284110 
Issued_on_Two_Bus_Simul_Util = 0.009292 
issued_two_Eff = 0.032705 
queue_avg = 31.586864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5869

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2846492, Miss = 2138670, Miss_rate = 0.751, Pending_hits = 82602, Reservation_fails = 3788
L2_cache_bank[1]: Access = 2779279, Miss = 2139606, Miss_rate = 0.770, Pending_hits = 16714, Reservation_fails = 3384
L2_cache_bank[2]: Access = 2790817, Miss = 2140622, Miss_rate = 0.767, Pending_hits = 16355, Reservation_fails = 3605
L2_cache_bank[3]: Access = 2871422, Miss = 2143579, Miss_rate = 0.747, Pending_hits = 16357, Reservation_fails = 2285
L2_cache_bank[4]: Access = 2834269, Miss = 2135567, Miss_rate = 0.753, Pending_hits = 16426, Reservation_fails = 2695
L2_cache_bank[5]: Access = 2782948, Miss = 2138143, Miss_rate = 0.768, Pending_hits = 15987, Reservation_fails = 2868
L2_cache_bank[6]: Access = 3642741, Miss = 2144518, Miss_rate = 0.589, Pending_hits = 16720, Reservation_fails = 4088
L2_cache_bank[7]: Access = 2778807, Miss = 2142321, Miss_rate = 0.771, Pending_hits = 17072, Reservation_fails = 3909
L2_cache_bank[8]: Access = 2857843, Miss = 2140473, Miss_rate = 0.749, Pending_hits = 83216, Reservation_fails = 3770
L2_cache_bank[9]: Access = 2777286, Miss = 2138744, Miss_rate = 0.770, Pending_hits = 16552, Reservation_fails = 4131
L2_cache_bank[10]: Access = 2783325, Miss = 2138694, Miss_rate = 0.768, Pending_hits = 16591, Reservation_fails = 3213
L2_cache_bank[11]: Access = 2867040, Miss = 2137962, Miss_rate = 0.746, Pending_hits = 16702, Reservation_fails = 2172
L2_cache_bank[12]: Access = 2843972, Miss = 2139446, Miss_rate = 0.752, Pending_hits = 16071, Reservation_fails = 3791
L2_cache_bank[13]: Access = 2792709, Miss = 2143475, Miss_rate = 0.768, Pending_hits = 16603, Reservation_fails = 3807
L2_cache_bank[14]: Access = 2778346, Miss = 2140449, Miss_rate = 0.770, Pending_hits = 16306, Reservation_fails = 4467
L2_cache_bank[15]: Access = 2778136, Miss = 2141667, Miss_rate = 0.771, Pending_hits = 17287, Reservation_fails = 3945
L2_cache_bank[16]: Access = 2854088, Miss = 2139951, Miss_rate = 0.750, Pending_hits = 83493, Reservation_fails = 2262
L2_cache_bank[17]: Access = 2773157, Miss = 2138187, Miss_rate = 0.771, Pending_hits = 16800, Reservation_fails = 2876
L2_cache_bank[18]: Access = 2796148, Miss = 2145205, Miss_rate = 0.767, Pending_hits = 17099, Reservation_fails = 2676
L2_cache_bank[19]: Access = 2886590, Miss = 2148912, Miss_rate = 0.744, Pending_hits = 17017, Reservation_fails = 3006
L2_cache_bank[20]: Access = 2850087, Miss = 2143198, Miss_rate = 0.752, Pending_hits = 16329, Reservation_fails = 1799
L2_cache_bank[21]: Access = 2788256, Miss = 2143819, Miss_rate = 0.769, Pending_hits = 16570, Reservation_fails = 4291
L2_cache_bank[22]: Access = 2776310, Miss = 2138904, Miss_rate = 0.770, Pending_hits = 16192, Reservation_fails = 3421
L2_cache_bank[23]: Access = 2778530, Miss = 2142610, Miss_rate = 0.771, Pending_hits = 15883, Reservation_fails = 1956
L2_total_cache_accesses = 68308598
L2_total_cache_misses = 51384722
L2_total_cache_miss_rate = 0.7522
L2_total_cache_pending_hits = 596944
L2_total_cache_reservation_fails = 78205
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5304362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 596941
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18008078
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 33376522
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 596941
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11022570
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 92
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57285903
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11022695
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3473
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 74732
L2_cache_data_port_util = 0.074
L2_cache_fill_port_util = 0.232

icnt_total_pkts_mem_to_simt=68308598
icnt_total_pkts_simt_to_mem=68308598
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 68308598
Req_Network_cycles = 9227100
Req_Network_injected_packets_per_cycle =       7.4030 
Req_Network_conflicts_per_cycle =       2.2431
Req_Network_conflicts_per_cycle_util =       2.2666
Req_Bank_Level_Parallism =       7.4807
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.5316
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3750

Reply_Network_injected_packets_num = 68308598
Reply_Network_cycles = 9227100
Reply_Network_injected_packets_per_cycle =        7.4030
Reply_Network_conflicts_per_cycle =        5.4073
Reply_Network_conflicts_per_cycle_util =       5.4605
Reply_Bank_Level_Parallism =       7.4760
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.1340
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2468
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 3 hrs, 3 min, 24 sec (97404 sec)
gpgpu_simulation_rate = 45070 (inst/sec)
gpgpu_simulation_rate = 94 (cycle/sec)
gpgpu_silicon_slowdown = 14521276x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 7.
	runtime [cuda_base] = 97357095.783000 ms.
Verifying...
	runtime [serial] = 1149.227000 ms.
Correct
GPGPU-Sim: *** exit detected ***
