m255
K3
13
cModel Technology
Z0 dC:\altera\fpga-quaternions\bkp\DE2_NET\simulation\modelsim
vAudio_PLL
I>0R;nWGLU<CzN^NC^]K7=1
VCV0lTED`j^C<dJ=7Yg0bk0
Z1 dC:\altera\fpga-quaternions\bkp\DE2_NET\simulation\modelsim
Z2 w1671482849
8C:/altera/fpga-quaternions/bkp/DE2_NET/Audio_PLL.v
FC:/altera/fpga-quaternions/bkp/DE2_NET/Audio_PLL.v
L0 39
Z3 OV;L;10.1d;51
r1
31
Z4 o-vlog01compat -work work -O0
Z5 !s92 -vlog01compat -work work +incdir+C:/altera/fpga-quaternions/bkp/DE2_NET -O0
n@audio_@p@l@l
!i10b 1
!s100 X3nWKDg=1YYG2_ggS2=T<2
!s85 0
!s108 1671549453.692000
!s107 C:/altera/fpga-quaternions/bkp/DE2_NET/Audio_PLL.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/altera/fpga-quaternions/bkp/DE2_NET|C:/altera/fpga-quaternions/bkp/DE2_NET/Audio_PLL.v|
!s101 -O0
Ecalc
Z6 w1671555282
Z7 DPx13 ieee_proposed 17 fixed_float_types 0 22 iVh63YdNZa2_CQb_R2=4S2
Z8 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z9 DPx13 ieee_proposed 9 fixed_pkg 0 22 j9Xni18icP;3zS7Yicg^m1
Z10 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z11 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
R1
Z12 8C:/altera/fpga-quaternions/bkp/DE2_NET/hw/calc.vhd
Z13 FC:/altera/fpga-quaternions/bkp/DE2_NET/hw/calc.vhd
l0
L6
V?Tn^9YiO1N5j?T<T]0ha:0
Z14 OV;C;10.1d;51
32
Z15 !s108 1671555377.837000
Z16 !s90 -reportprogress|300|-work|work|-O0|C:/altera/fpga-quaternions/bkp/DE2_NET/hw/calc.vhd|
Z17 !s107 C:/altera/fpga-quaternions/bkp/DE2_NET/hw/calc.vhd|
Z18 o-work work -O0
Z19 tExplicit 1
!s100 TADN[51bM>dR49=Hzgn7@1
!i10b 1
Abehavior
R7
R8
R9
R10
R11
DEx4 work 4 calc 0 22 ?Tn^9YiO1N5j?T<T]0ha:0
l45
L18
VdQYTZXoFGanGCJdPfa0j[1
R14
32
R15
R16
R17
R18
R19
!s100 Z>dZ2ceGM;k7HAU=fHAn:2
!i10b 1
Ecalc_tb
Z20 w1671550558
R7
R8
R9
R10
R11
R1
Z21 8C:/altera/fpga-quaternions/bkp/DE2_NET/hw/calc_tb.vhd
Z22 FC:/altera/fpga-quaternions/bkp/DE2_NET/hw/calc_tb.vhd
l0
L6
V2oA<V32X66FVc>CPCQ>7B1
!s100 3=ij>g66H1Y]91YH9md:j0
R14
32
!i10b 1
Z23 !s108 1671555381.457000
Z24 !s90 -reportprogress|300|-work|work|-O0|C:/altera/fpga-quaternions/bkp/DE2_NET/hw/calc_tb.vhd|
Z25 !s107 C:/altera/fpga-quaternions/bkp/DE2_NET/hw/calc_tb.vhd|
R18
R19
Abehavior
R7
R8
R9
R10
R11
Z26 DEx4 work 7 calc_tb 0 22 2oA<V32X66FVc>CPCQ>7B1
l26
L9
Z27 VJ]NO`zcVok^DEi>Sa=?hU2
Z28 !s100 gLoodWo9h2n203GnHQdQF2
R14
32
!i10b 1
R23
R24
R25
R18
R19
vDE2_NET
IPJk1il9KWJIXFXFR=]4`81
VXdXg3fV@61?V_G>`9K_?h3
R1
R2
8C:/altera/fpga-quaternions/bkp/DE2_NET/de2_net.v
FC:/altera/fpga-quaternions/bkp/DE2_NET/de2_net.v
L0 44
R3
r1
31
R4
R5
n@d@e2_@n@e@t
!i10b 1
!s100 L]i4509SdV=`;zIh:b:Jh3
!s85 0
!s108 1671549453.746000
!s107 C:/altera/fpga-quaternions/bkp/DE2_NET/de2_net.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/altera/fpga-quaternions/bkp/DE2_NET|C:/altera/fpga-quaternions/bkp/DE2_NET/de2_net.v|
!s101 -O0
vI2C_AV_Config
IK1JZ@MiDlAGBkAO_h6mzl0
VTe[;nQbNgHY7b>DfJ@0z11
R1
R2
8C:/altera/fpga-quaternions/bkp/DE2_NET/I2C_AV_Config.v
FC:/altera/fpga-quaternions/bkp/DE2_NET/I2C_AV_Config.v
L0 1
R3
r1
31
R4
n@i2@c_@a@v_@config
R5
!i10b 1
!s100 d<G0JnPjUQRV^WPoj^DKn0
!s85 0
!s108 1671549453.529000
!s107 C:/altera/fpga-quaternions/bkp/DE2_NET/I2C_AV_Config.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/altera/fpga-quaternions/bkp/DE2_NET|C:/altera/fpga-quaternions/bkp/DE2_NET/I2C_AV_Config.v|
!s101 -O0
vI2C_Controller
ICD9?]O_1<zmUIRQW9O0=V3
VZmC6jMkN`OWc<9_n9o2@V0
R1
R2
8C:/altera/fpga-quaternions/bkp/DE2_NET/I2C_Controller.v
FC:/altera/fpga-quaternions/bkp/DE2_NET/I2C_Controller.v
L0 42
R3
r1
31
R4
R5
n@i2@c_@controller
!i10b 1
!s100 _4605bPBoX^ojEF1_f5Y<1
!s85 0
!s108 1671549453.576000
!s107 C:/altera/fpga-quaternions/bkp/DE2_NET/I2C_Controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/altera/fpga-quaternions/bkp/DE2_NET|C:/altera/fpga-quaternions/bkp/DE2_NET/I2C_Controller.v|
!s101 -O0
Ereg32_clr
Z29 w1671545742
R7
R8
R9
R10
R11
R1
Z30 8C:/altera/fpga-quaternions/bkp/DE2_NET/hw/reg32_clr.vhd
Z31 FC:/altera/fpga-quaternions/bkp/DE2_NET/hw/reg32_clr.vhd
l0
L6
VXMlbLG[OoAKgWGiJSBDoe3
R14
32
Z32 !s108 1671549482.357000
Z33 !s90 -reportprogress|300|-work|work|C:/altera/fpga-quaternions/bkp/DE2_NET/hw/reg32_clr.vhd|
Z34 !s107 C:/altera/fpga-quaternions/bkp/DE2_NET/hw/reg32_clr.vhd|
R18
R19
!s100 P@BWU:Ao><hbVZCXg[1003
!i10b 1
Abehavior
R7
R8
R9
R10
R11
DEx4 work 9 reg32_clr 0 22 XMlbLG[OoAKgWGiJSBDoe3
l16
L14
VI?_JLzA9_<<;6V[@TIadO0
R14
32
R32
R33
R34
R18
R19
!s100 C=a>i7jzB_Sa1ndKaoX>[1
!i10b 1
Ereg32_float
Z35 w1671545888
R7
R8
R9
R10
R11
R1
Z36 8C:/altera/fpga-quaternions/bkp/DE2_NET/hw/reg32_float.vhd
Z37 FC:/altera/fpga-quaternions/bkp/DE2_NET/hw/reg32_float.vhd
l0
L6
VM[Gi07c@DL<BeKmCP=Z;@1
R14
32
Z38 !s108 1671549482.426000
Z39 !s90 -reportprogress|300|-work|work|C:/altera/fpga-quaternions/bkp/DE2_NET/hw/reg32_float.vhd|
Z40 !s107 C:/altera/fpga-quaternions/bkp/DE2_NET/hw/reg32_float.vhd|
R18
R19
!s100 f@57GHIBj3[lZNJS;a`8n1
!i10b 1
Abehavior
R7
R8
R9
R10
R11
DEx4 work 11 reg32_float 0 22 M[Gi07c@DL<BeKmCP=Z;@1
l16
L14
V>1ZHzB8nTe=90kkzh8zWI1
R14
32
R38
R39
R40
R18
R19
!s100 ^8@[JEJAl[Dk2LN^[Y:C72
!i10b 1
vReset_Delay
I3RWT4[0SYJS<A62hCWAAf0
V]>[>njZ6W;eC7LFENSk:f3
R1
R2
8C:/altera/fpga-quaternions/bkp/DE2_NET/reset_delay.v
FC:/altera/fpga-quaternions/bkp/DE2_NET/reset_delay.v
L0 1
R3
r1
31
R4
R5
n@reset_@delay
!i10b 1
!s100 giimZ1=:iofDb6Q`hl14I0
!s85 0
!s108 1671549453.808000
!s107 C:/altera/fpga-quaternions/bkp/DE2_NET/reset_delay.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/altera/fpga-quaternions/bkp/DE2_NET|C:/altera/fpga-quaternions/bkp/DE2_NET/reset_delay.v|
!s101 -O0
vSDRAM_PLL
IQU8UDN1CdF6bi4B3aN]:_0
VZ[h1`HW2keBcjdG>I^cjS2
R1
R2
8C:/altera/fpga-quaternions/bkp/DE2_NET/SDRAM_PLL.v
FC:/altera/fpga-quaternions/bkp/DE2_NET/SDRAM_PLL.v
L0 39
R3
r1
31
R4
R5
n@s@d@r@a@m_@p@l@l
!i10b 1
!s100 Hg[XGmdWb;]]H7d`?Ro_a1
!s85 0
!s108 1671549453.630000
!s107 C:/altera/fpga-quaternions/bkp/DE2_NET/SDRAM_PLL.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/altera/fpga-quaternions/bkp/DE2_NET|C:/altera/fpga-quaternions/bkp/DE2_NET/SDRAM_PLL.v|
!s101 -O0
