module pipe_IF(
    input  wire        clk,
    input  wire        reset, 

    input  wire        from_allowin,   // IDå‘¨æœŸå…è®¸æ•°æ®è¿›å…¥
    input  wire        from_valid,     // preIFæ•°æ®å¯ä»¥å‘å‡º

    input  wire [31:0] from_pc,

    input wire         br_taken,       // åé¢æœ‰è·³è½¬ï¼Œå½“å‰æŒ‡ä»¤å’ŒPCè¢«å–ä»?

    input  wire        flush_WB,        // eretæŒ‡ä»¤ï¼Œæ¸…ç©ºæµæ°´çº¿
    
    output wire        to_valid,       // IFæ•°æ®å¯ä»¥å‘å‡º
    output wire        to_allowin,     // å…è®¸preIFé˜¶æ®µçš„æ•°æ®è¿›å…??

    output reg [31:0] PC
); 

    wire ready_go;              // æ•°æ®å¤„ç†å®Œæˆä¿¡å·
    reg valid;   
    assign ready_go = valid;    // æ­¤æ—¶ç”±äºRAMï¿??å®šèƒ½å¤Ÿåœ¨ï¿??å‘¨æœŸå†…å®Œæˆæ•°æ®å¤„ï¿??
    assign to_allowin = !valid || ready_go && from_allowin; 
    assign to_valid = valid && ready_go && ~flush_WB;
   
    always @(posedge clk) begin
        if (reset) begin
            valid <= 1'b0;
        end
        else if(to_allowin) begin // å¦‚æœå½“å‰é˜¶æ®µå…è®¸æ•°æ®è¿›å…¥ï¼Œåˆ™æ•°æ®æ˜¯å¦æœ‰æ•ˆå°±å–å†³äºä¸Šä¸€é˜¶æ®µæ•°æ®æ˜¯å¦å¯ä»¥å‘å‡º
            valid <= from_valid;
        end
        else if(br_taken) begin // å¦‚æœï¿??è¦è·³è½¬ï¼Œå½“å‰é˜¶æ®µæ•°æ®ä¸èƒ½åœ¨ä¸‹ï¿??å‘¨æœŸä¼ åˆ°ä¸‹ä¸€ä¸ªæµæ°´çº¿ï¼Œåˆ™ï¿??è¦å°†å½“å‰çš„æ•°æ®ç»™æ— æ•ˆåŒ–ï¼Œä½†å½“å‰æ²¡æœ‰ä»€ä¹ˆç”¨ï¼Œè¿™ä¸ªåˆ¤æ–­ä¸€å®šè¦æ”¾åœ¨ä¸Šä¸€ä¸ªçš„åé¢
            valid <= 1'b0;
        end
    end

    wire data_allowin; // æ‹‰æ‰‹æˆåŠŸï¼Œæ•°æ®å¯ä»¥è¿›ï¿??
    assign data_allowin = from_valid && to_allowin;

    always @(posedge clk) begin
        if (reset) begin
            PC <= 32'b0;
        end
        else if(data_allowin) begin       // å½“æ•°æ®æœ‰æ•ˆæ—¶å†ä¼ ï¿??
            PC <= from_pc;
        end
    end

endmodule