\hypertarget{group___r_c_c___p_l_l_p___clock___divider}{}\section{P\+L\+LP Clock Divider}
\label{group___r_c_c___p_l_l_p___clock___divider}\index{PLLP Clock Divider@{PLLP Clock Divider}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c___p_l_l_p___clock___divider_ga16248cbd581f020b8a8d1cf0d9f0864d}\label{group___r_c_c___p_l_l_p___clock___divider_ga16248cbd581f020b8a8d1cf0d9f0864d}} 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+P\+\_\+\+D\+I\+V2}~((uint32\+\_\+t)0x00000002\+U)
\item 
\mbox{\Hypertarget{group___r_c_c___p_l_l_p___clock___divider_ga91b2c03c1f205addc5f52a1e740f801a}\label{group___r_c_c___p_l_l_p___clock___divider_ga91b2c03c1f205addc5f52a1e740f801a}} 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+P\+\_\+\+D\+I\+V4}~((uint32\+\_\+t)0x00000004\+U)
\item 
\mbox{\Hypertarget{group___r_c_c___p_l_l_p___clock___divider_ga5ad6be8ec0a6efaa1c81fbd29017a1fa}\label{group___r_c_c___p_l_l_p___clock___divider_ga5ad6be8ec0a6efaa1c81fbd29017a1fa}} 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+P\+\_\+\+D\+I\+V6}~((uint32\+\_\+t)0x00000006\+U)
\item 
\mbox{\Hypertarget{group___r_c_c___p_l_l_p___clock___divider_gaab7662734bfff248c5dad97ea5f6736e}\label{group___r_c_c___p_l_l_p___clock___divider_gaab7662734bfff248c5dad97ea5f6736e}} 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+P\+\_\+\+D\+I\+V8}~((uint32\+\_\+t)0x00000008\+U)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
