#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jul  6 14:52:03 2024
# Process ID: 16776
# Current directory: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2104 C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto-2-SEP-G14\Tests\Test_UART\testUART\testUART.xpr
# Log file: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/vivado.log
# Journal file: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.srcs/sources_1/bd/uart/uart.bd}
set_property  ip_repo_paths  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/AxiFloat [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  {c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/AxiFloat C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/ip_repo} [current_project]
update_ip_catalog
set_property  ip_repo_paths  c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/ip_repo [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AXIFloat:1.0 AXIFloat_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/AXIFloat_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins AXIFloat_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins vio_0/clk]
endgroup
startgroup
set_property -dict [list CONFIG.C_PROBE_IN0_WIDTH {32} CONFIG.C_NUM_PROBE_OUT {0}] [get_bd_cells vio_0]
endgroup
connect_bd_net [get_bd_pins AXIFloat_0/XD] [get_bd_pins vio_0/probe_in0]
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.srcs/sources_1/bd/uart/uart.bd] -top
regenerate_bd_layout
validate_bd_design
report_ip_status
save_bd_design
