Xtensa cores are now halted before modifying breakpoints and registers.