// Seed: 2885196873
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_8;
  ;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input wand id_2,
    input tri id_3,
    input wand id_4,
    input wand id_5
    , id_11,
    input tri0 id_6,
    output wor id_7,
    input supply1 id_8,
    output tri0 id_9
);
  logic id_12 = 1;
  task id_13;
    begin : LABEL_0
      id_12 = id_8;
      $unsigned(2);
      ;
      id_11 <= id_3;
      disable id_14;
    end
  endtask
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
