$date
	Thu Jun 21 11:21:04 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module pdff $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # q $end
$var wire 1 $ qbar $end
$var wire 1 % s1 $end
$var wire 1 & s2 $end
$var wire 1 ' s3 $end
$var wire 1 ( s4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
1'
1&
0%
x$
x#
0"
0!
$end
#1
0$
1#
0&
1%
0(
1!
1"
#2
0%
1&
1(
0!
0"
#3
0&
1%
0(
1!
1"
#4
1&
0!
#5
0$
0&
1'
1(
1!
0"
#6
1&
0(
0!
1"
#7
0$
0&
1'
1(
1!
0"
#8
0%
1&
0!
#9
0#
1$
0'
1!
#10
1%
0(
1'
0!
1"
#11
0$
1#
0&
1'
1(
1!
0"
#12
0%
1&
0!
#13
0&
1%
0(
1!
1"
#14
0%
1&
1(
0!
0"
#15
0#
1$
0'
1!
#16
1%
0(
1'
0!
1"
#17
0$
1#
0&
1!
#18
1&
0!
#19
0&
1!
#20
1&
0!
#21
0&
1!
#22
0%
1&
1(
0!
0"
