{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702860587915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702860587921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 01:49:47 2023 " "Processing started: Mon Dec 18 01:49:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702860587921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860587921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off systeme_verin -c systeme_verin " "Command: quartus_map --read_settings_files=on --write_settings_files=off systeme_verin -c systeme_verin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860587921 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702860588691 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1702860588691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/avalon_verin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_verin/synthesis/avalon_verin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_verin-rtl " "Found design unit 1: avalon_verin-rtl" {  } { { "avalon_verin/synthesis/avalon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/avalon_verin.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600677 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin " "Found entity 1: avalon_verin" {  } { { "avalon_verin/synthesis/avalon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/avalon_verin.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_verin/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_verin/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_irq_mapper " "Found entity 1: avalon_verin_irq_mapper" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_irq_mapper.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0 " "Found entity 1: avalon_verin_mm_interconnect_0" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_avalon_st_adapter " "Found entity 1: avalon_verin_mm_interconnect_0_avalon_st_adapter" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_rsp_mux " "Found entity 1: avalon_verin_mm_interconnect_0_rsp_mux" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600712 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_rsp_demux " "Found entity 1: avalon_verin_mm_interconnect_0_rsp_demux" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_cmd_mux " "Found entity 1: avalon_verin_mm_interconnect_0_cmd_mux" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_cmd_demux " "Found entity 1: avalon_verin_mm_interconnect_0_cmd_demux" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_verin_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at avalon_verin_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702860600729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_verin_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at avalon_verin_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702860600730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_router_002_default_decode " "Found entity 1: avalon_verin_mm_interconnect_0_router_002_default_decode" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600733 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_verin_mm_interconnect_0_router_002 " "Found entity 2: avalon_verin_mm_interconnect_0_router_002" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_verin_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at avalon_verin_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702860600735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_verin_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at avalon_verin_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702860600736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_router_default_decode " "Found entity 1: avalon_verin_mm_interconnect_0_router_default_decode" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600739 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_verin_mm_interconnect_0_router " "Found entity 2: avalon_verin_mm_interconnect_0_router" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "avalon_verin/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_sysid_qsys_0 " "Found entity 1: avalon_verin_sysid_qsys_0" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_sysid_qsys_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_ram " "Found entity 1: avalon_verin_ram" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_ram.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_jtag_uart_0_sim_scfifo_w " "Found entity 1: avalon_verin_jtag_uart_0_sim_scfifo_w" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600793 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_verin_jtag_uart_0_scfifo_w " "Found entity 2: avalon_verin_jtag_uart_0_scfifo_w" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600793 ""} { "Info" "ISGN_ENTITY_NAME" "3 avalon_verin_jtag_uart_0_sim_scfifo_r " "Found entity 3: avalon_verin_jtag_uart_0_sim_scfifo_r" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600793 ""} { "Info" "ISGN_ENTITY_NAME" "4 avalon_verin_jtag_uart_0_scfifo_r " "Found entity 4: avalon_verin_jtag_uart_0_scfifo_r" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600793 ""} { "Info" "ISGN_ENTITY_NAME" "5 avalon_verin_jtag_uart_0 " "Found entity 5: avalon_verin_jtag_uart_0" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu " "Found entity 1: avalon_verin_cpu" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_register_bank_a_module " "Found entity 1: avalon_verin_cpu_cpu_register_bank_a_module" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_verin_cpu_cpu_register_bank_b_module " "Found entity 2: avalon_verin_cpu_cpu_register_bank_b_module" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "3 avalon_verin_cpu_cpu_nios2_oci_debug " "Found entity 3: avalon_verin_cpu_cpu_nios2_oci_debug" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "4 avalon_verin_cpu_cpu_nios2_oci_break " "Found entity 4: avalon_verin_cpu_cpu_nios2_oci_break" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "5 avalon_verin_cpu_cpu_nios2_oci_xbrk " "Found entity 5: avalon_verin_cpu_cpu_nios2_oci_xbrk" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "6 avalon_verin_cpu_cpu_nios2_oci_dbrk " "Found entity 6: avalon_verin_cpu_cpu_nios2_oci_dbrk" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "7 avalon_verin_cpu_cpu_nios2_oci_itrace " "Found entity 7: avalon_verin_cpu_cpu_nios2_oci_itrace" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "8 avalon_verin_cpu_cpu_nios2_oci_td_mode " "Found entity 8: avalon_verin_cpu_cpu_nios2_oci_td_mode" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "9 avalon_verin_cpu_cpu_nios2_oci_dtrace " "Found entity 9: avalon_verin_cpu_cpu_nios2_oci_dtrace" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "10 avalon_verin_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: avalon_verin_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "11 avalon_verin_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: avalon_verin_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "12 avalon_verin_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: avalon_verin_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "13 avalon_verin_cpu_cpu_nios2_oci_fifo " "Found entity 13: avalon_verin_cpu_cpu_nios2_oci_fifo" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "14 avalon_verin_cpu_cpu_nios2_oci_pib " "Found entity 14: avalon_verin_cpu_cpu_nios2_oci_pib" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "15 avalon_verin_cpu_cpu_nios2_oci_im " "Found entity 15: avalon_verin_cpu_cpu_nios2_oci_im" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "16 avalon_verin_cpu_cpu_nios2_performance_monitors " "Found entity 16: avalon_verin_cpu_cpu_nios2_performance_monitors" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "17 avalon_verin_cpu_cpu_nios2_avalon_reg " "Found entity 17: avalon_verin_cpu_cpu_nios2_avalon_reg" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "18 avalon_verin_cpu_cpu_ociram_sp_ram_module " "Found entity 18: avalon_verin_cpu_cpu_ociram_sp_ram_module" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "19 avalon_verin_cpu_cpu_nios2_ocimem " "Found entity 19: avalon_verin_cpu_cpu_nios2_ocimem" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "20 avalon_verin_cpu_cpu_nios2_oci " "Found entity 20: avalon_verin_cpu_cpu_nios2_oci" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""} { "Info" "ISGN_ENTITY_NAME" "21 avalon_verin_cpu_cpu " "Found entity 21: avalon_verin_cpu_cpu" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_debug_slave_sysclk " "Found entity 1: avalon_verin_cpu_cpu_debug_slave_sysclk" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_sysclk.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_debug_slave_tck " "Found entity 1: avalon_verin_cpu_cpu_debug_slave_tck" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_tck.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_debug_slave_wrapper " "Found entity 1: avalon_verin_cpu_cpu_debug_slave_wrapper" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_test_bench " "Found entity 1: avalon_verin_cpu_cpu_test_bench" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avaloon_verin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avaloon_verin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avaloon_verin-bhv " "Found design unit 1: avaloon_verin-bhv" {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600856 ""} { "Info" "ISGN_ENTITY_NAME" "1 avaloon_verin " "Found entity 1: avaloon_verin" {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fct_mcp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fct_mcp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fct_mcp-bhv " "Found design unit 1: fct_mcp-bhv" {  } { { "fct_mcp.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/fct_mcp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600863 ""} { "Info" "ISGN_ENTITY_NAME" "1 fct_mcp " "Found entity 1: fct_mcp" {  } { { "fct_mcp.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/fct_mcp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_pwm-arch_pwm_nano " "Found design unit 1: gestion_pwm-arch_pwm_nano" {  } { { "gestion_pwm.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/gestion_pwm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600868 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion_pwm " "Found entity 1: gestion_pwm" {  } { { "gestion_pwm.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/gestion_pwm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systeme_verin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file systeme_verin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 systeme_verin " "Found entity 1: systeme_verin" {  } { { "systeme_verin.bdf" "" { Schematic "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/systeme_verin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_butee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_butee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_butee-bhv " "Found design unit 1: control_butee-bhv" {  } { { "control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600879 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_butee " "Found entity 1: control_butee" {  } { { "control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_verin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avaloon_verin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avaloon_verin-bhv " "Found design unit 1: avaloon_verin-bhv" {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avaloon_verin.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600883 ""} { "Info" "ISGN_ENTITY_NAME" "1 avaloon_verin " "Found entity 1: avaloon_verin" {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avaloon_verin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860600886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860600886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_butee " "Elaborating entity \"control_butee\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702860601030 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "butee_g control_butee.vhd(24) " "VHDL Process Statement warning at control_butee.vhd(24): signal \"butee_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702860601036 "|control_butee"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sens control_butee.vhd(24) " "VHDL Process Statement warning at control_butee.vhd(24): signal \"sens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702860601037 "|control_butee"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable control_butee.vhd(24) " "VHDL Process Statement warning at control_butee.vhd(24): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702860601037 "|control_butee"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "butee_d control_butee.vhd(28) " "VHDL Process Statement warning at control_butee.vhd(28): signal \"butee_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702860601037 "|control_butee"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sens control_butee.vhd(28) " "VHDL Process Statement warning at control_butee.vhd(28): signal \"sens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702860601037 "|control_butee"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable control_butee.vhd(28) " "VHDL Process Statement warning at control_butee.vhd(28): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702860601037 "|control_butee"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm_in control_butee.vhd(34) " "VHDL Process Statement warning at control_butee.vhd(34): signal \"pwm_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702860601038 "|control_butee"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gb24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gb24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gb24 " "Found entity 1: altsyncram_gb24" {  } { { "db/altsyncram_gb24.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/altsyncram_gb24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860603013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860603013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860603330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860603330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860603479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860603479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/cntr_fgi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860603711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860603711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/cntr_o9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860603829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860603829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860603985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860603985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860604045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860604045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860604153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860604153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860604211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860604211 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702860604956 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1702860605176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.12.18.01:50:10 Progress: Loading sldde531147/alt_sld_fab_wrapper_hw.tcl " "2023.12.18.01:50:10 Progress: Loading sldde531147/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860610067 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860612943 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860613132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860616587 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860616826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860617038 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860617286 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860617290 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860617291 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1702860618030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde531147/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde531147/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldde531147/alt_sld_fab.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860618304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860618304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860618477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860618477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860618493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860618493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860618680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860618680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860618892 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860618892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860618892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702860619071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860619071 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702860621601 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622028 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622028 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622028 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622028 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622028 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622028 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin 19 " "Ignored 19 assignments for entity \"avalon_verin\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622028 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_cpu 149 " "Ignored 149 assignments for entity \"avalon_verin_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622028 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_cpu_cpu 179 " "Ignored 179 assignments for entity \"avalon_verin_cpu_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622028 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_irq_mapper 14 " "Ignored 14 assignments for entity \"avalon_verin_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622028 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_jtag_uart_0 24 " "Ignored 24 assignments for entity \"avalon_verin_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622028 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"avalon_verin_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622029 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"avalon_verin_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622029 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622029 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"avalon_verin_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622029 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"avalon_verin_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622029 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"avalon_verin_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622029 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"avalon_verin_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622029 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"avalon_verin_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622029 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"avalon_verin_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622029 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_ram 36 " "Ignored 36 assignments for entity \"avalon_verin_ram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622029 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"avalon_verin_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702860622029 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/output_files/systeme_verin.map.smsg " "Generated suppressed messages file E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/output_files/systeme_verin.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860622277 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 36 65 0 0 29 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 36 of its 65 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 29 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1702860624816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702860624831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702860624831 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1238 " "Implemented 1238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702860625002 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702860625002 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1166 " "Implemented 1166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702860625002 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1702860625002 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702860625002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702860625035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 18 01:50:25 2023 " "Processing ended: Mon Dec 18 01:50:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702860625035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702860625035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702860625035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702860625035 ""}
