-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Thu Jun  6 13:53:04 2024
-- Host        : Maciek running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ fft_parallel_fft_parallel_ip_0_0_sim_netlist.vhdl
-- Design      : fft_parallel_fft_parallel_ip_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xck26-sfvc784-2LV-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul is
  port (
    A : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataQ_reg[7][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mulReady : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \partialFftSizeBit_reg[1]\ : out STD_LOGIC;
    \partialFftSizeBit_reg[1]_0\ : out STD_LOGIC;
    mulStart_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O98 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \bottomI_out[23]_i_9__2_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mulStart : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    ready01_out : in STD_LOGIC;
    twiddleI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CEA1 : in STD_LOGIC;
    mulPreviousReady : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \bottomI_out_reg[23]_i_10__2_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \aMinusB_carry__1_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \aMinusB_carry__1_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mul2I : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul2I_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataQ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    dataI : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \but2I_reg[3][23]\ : in STD_LOGIC;
    \partialFftSizeBit__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \topR_out_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \topI_out_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul is
  signal \^a\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \__2_n_0\ : STD_LOGIC;
  signal aMinusB : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \aMinusB_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_1\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_2\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_3\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_4\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_5\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_6\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_7\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_5__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_6__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_8__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_1\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_2\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_3\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_4\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_5\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_6\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_7\ : STD_LOGIC;
  signal \aMinusB_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_8__2_n_0\ : STD_LOGIC;
  signal aMinusB_carry_n_0 : STD_LOGIC;
  signal aMinusB_carry_n_1 : STD_LOGIC;
  signal aMinusB_carry_n_2 : STD_LOGIC;
  signal aMinusB_carry_n_3 : STD_LOGIC;
  signal aMinusB_carry_n_4 : STD_LOGIC;
  signal aMinusB_carry_n_5 : STD_LOGIC;
  signal aMinusB_carry_n_6 : STD_LOGIC;
  signal aMinusB_carry_n_7 : STD_LOGIC;
  signal aMinusBtimesD0_n_100 : STD_LOGIC;
  signal aMinusBtimesD0_n_101 : STD_LOGIC;
  signal aMinusBtimesD0_n_102 : STD_LOGIC;
  signal aMinusBtimesD0_n_103 : STD_LOGIC;
  signal aMinusBtimesD0_n_104 : STD_LOGIC;
  signal aMinusBtimesD0_n_105 : STD_LOGIC;
  signal aMinusBtimesD0_n_106 : STD_LOGIC;
  signal aMinusBtimesD0_n_107 : STD_LOGIC;
  signal aMinusBtimesD0_n_108 : STD_LOGIC;
  signal aMinusBtimesD0_n_109 : STD_LOGIC;
  signal aMinusBtimesD0_n_110 : STD_LOGIC;
  signal aMinusBtimesD0_n_111 : STD_LOGIC;
  signal aMinusBtimesD0_n_112 : STD_LOGIC;
  signal aMinusBtimesD0_n_113 : STD_LOGIC;
  signal aMinusBtimesD0_n_114 : STD_LOGIC;
  signal aMinusBtimesD0_n_115 : STD_LOGIC;
  signal aMinusBtimesD0_n_116 : STD_LOGIC;
  signal aMinusBtimesD0_n_117 : STD_LOGIC;
  signal aMinusBtimesD0_n_118 : STD_LOGIC;
  signal aMinusBtimesD0_n_119 : STD_LOGIC;
  signal aMinusBtimesD0_n_120 : STD_LOGIC;
  signal aMinusBtimesD0_n_121 : STD_LOGIC;
  signal aMinusBtimesD0_n_122 : STD_LOGIC;
  signal aMinusBtimesD0_n_123 : STD_LOGIC;
  signal aMinusBtimesD0_n_124 : STD_LOGIC;
  signal aMinusBtimesD0_n_125 : STD_LOGIC;
  signal aMinusBtimesD0_n_126 : STD_LOGIC;
  signal aMinusBtimesD0_n_127 : STD_LOGIC;
  signal aMinusBtimesD0_n_128 : STD_LOGIC;
  signal aMinusBtimesD0_n_129 : STD_LOGIC;
  signal aMinusBtimesD0_n_130 : STD_LOGIC;
  signal aMinusBtimesD0_n_131 : STD_LOGIC;
  signal aMinusBtimesD0_n_132 : STD_LOGIC;
  signal aMinusBtimesD0_n_133 : STD_LOGIC;
  signal aMinusBtimesD0_n_134 : STD_LOGIC;
  signal aMinusBtimesD0_n_135 : STD_LOGIC;
  signal aMinusBtimesD0_n_136 : STD_LOGIC;
  signal aMinusBtimesD0_n_137 : STD_LOGIC;
  signal aMinusBtimesD0_n_138 : STD_LOGIC;
  signal aMinusBtimesD0_n_139 : STD_LOGIC;
  signal aMinusBtimesD0_n_140 : STD_LOGIC;
  signal aMinusBtimesD0_n_141 : STD_LOGIC;
  signal aMinusBtimesD0_n_142 : STD_LOGIC;
  signal aMinusBtimesD0_n_143 : STD_LOGIC;
  signal aMinusBtimesD0_n_144 : STD_LOGIC;
  signal aMinusBtimesD0_n_145 : STD_LOGIC;
  signal aMinusBtimesD0_n_146 : STD_LOGIC;
  signal aMinusBtimesD0_n_147 : STD_LOGIC;
  signal aMinusBtimesD0_n_148 : STD_LOGIC;
  signal aMinusBtimesD0_n_149 : STD_LOGIC;
  signal aMinusBtimesD0_n_150 : STD_LOGIC;
  signal aMinusBtimesD0_n_151 : STD_LOGIC;
  signal aMinusBtimesD0_n_152 : STD_LOGIC;
  signal aMinusBtimesD0_n_153 : STD_LOGIC;
  signal aMinusBtimesD0_n_58 : STD_LOGIC;
  signal aMinusBtimesD0_n_59 : STD_LOGIC;
  signal aMinusBtimesD0_n_60 : STD_LOGIC;
  signal aMinusBtimesD0_n_61 : STD_LOGIC;
  signal aMinusBtimesD0_n_62 : STD_LOGIC;
  signal aMinusBtimesD0_n_63 : STD_LOGIC;
  signal aMinusBtimesD0_n_64 : STD_LOGIC;
  signal aMinusBtimesD0_n_65 : STD_LOGIC;
  signal aMinusBtimesD0_n_66 : STD_LOGIC;
  signal aMinusBtimesD0_n_67 : STD_LOGIC;
  signal aMinusBtimesD0_n_68 : STD_LOGIC;
  signal aMinusBtimesD0_n_69 : STD_LOGIC;
  signal aMinusBtimesD0_n_70 : STD_LOGIC;
  signal aMinusBtimesD0_n_71 : STD_LOGIC;
  signal aMinusBtimesD0_n_72 : STD_LOGIC;
  signal aMinusBtimesD0_n_73 : STD_LOGIC;
  signal aMinusBtimesD0_n_74 : STD_LOGIC;
  signal aMinusBtimesD0_n_75 : STD_LOGIC;
  signal aMinusBtimesD0_n_76 : STD_LOGIC;
  signal aMinusBtimesD0_n_77 : STD_LOGIC;
  signal aMinusBtimesD0_n_78 : STD_LOGIC;
  signal aMinusBtimesD0_n_79 : STD_LOGIC;
  signal aMinusBtimesD0_n_80 : STD_LOGIC;
  signal aMinusBtimesD0_n_81 : STD_LOGIC;
  signal aMinusBtimesD0_n_82 : STD_LOGIC;
  signal aMinusBtimesD0_n_83 : STD_LOGIC;
  signal aMinusBtimesD0_n_84 : STD_LOGIC;
  signal aMinusBtimesD0_n_85 : STD_LOGIC;
  signal aMinusBtimesD0_n_86 : STD_LOGIC;
  signal aMinusBtimesD0_n_87 : STD_LOGIC;
  signal aMinusBtimesD0_n_88 : STD_LOGIC;
  signal aMinusBtimesD0_n_89 : STD_LOGIC;
  signal aMinusBtimesD0_n_90 : STD_LOGIC;
  signal aMinusBtimesD0_n_91 : STD_LOGIC;
  signal aMinusBtimesD0_n_92 : STD_LOGIC;
  signal aMinusBtimesD0_n_93 : STD_LOGIC;
  signal aMinusBtimesD0_n_94 : STD_LOGIC;
  signal aMinusBtimesD0_n_95 : STD_LOGIC;
  signal aMinusBtimesD0_n_96 : STD_LOGIC;
  signal aMinusBtimesD0_n_97 : STD_LOGIC;
  signal aMinusBtimesD0_n_98 : STD_LOGIC;
  signal aMinusBtimesD0_n_99 : STD_LOGIC;
  signal bottomI_out0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \bottomI_out[15]_i_11__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_12__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_13__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_14__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_15__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_16__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_17__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_18__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_6__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_7__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_8__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_9__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_11__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_12__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_13__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_14__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_15__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_16__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_17__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_18__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_3__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_4__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_5__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_6__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_7__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_8__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_9__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_11__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_12__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_13__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_14__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_15__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_16__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_17__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_18__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_9__2_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__2_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__2_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__2_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__2_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__2_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__2_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__2_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__2_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__2_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__2_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__2_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__2_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__2_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__2_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__2_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__2_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__2_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__2_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__2_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__2_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__2_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__2_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__2_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__2_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__2_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__2_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__2_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__2_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__2_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__2_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__2_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__2_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__2_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__2_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__2_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__2_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__2_n_7\ : STD_LOGIC;
  signal bottomR_out0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \bottomR_out[15]_i_10__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_11__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_12__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_13__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_14__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_15__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_16__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_17__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_19__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_20__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_21__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_22__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_23__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_24__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_25__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_26__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_10__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_11__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_12__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_13__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_14__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_15__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_16__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_19__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_20__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_21__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_22__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_23__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_24__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_25__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_26__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_9__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_10__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_11__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_12__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_13__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_14__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_15__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_16__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_17__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_19__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_20__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_21__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_22__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_23__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_24__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_25__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_26__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__2_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__2_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__2_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__2_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__2_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__2_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__2_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__2_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__2_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__2_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__2_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__2_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__2_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__2_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18__1_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18__1_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18__1_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18__1_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18__1_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18__1_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18__1_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__2_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__2_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__2_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__2_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__2_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__2_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__2_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__2_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__2_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__2_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__2_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__2_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__2_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__2_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__2_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__2_n_7\ : STD_LOGIC;
  signal cMinusD : STD_LOGIC_VECTOR ( 23 downto 3 );
  signal \cMinusD_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_1\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_2\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_3\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_4\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_5\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_6\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_7\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_5__2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_n_4\ : STD_LOGIC;
  signal \cMinusD_carry__1_n_5\ : STD_LOGIC;
  signal \cMinusD_carry__1_n_6\ : STD_LOGIC;
  signal \cMinusD_carry__1_n_7\ : STD_LOGIC;
  signal \cMinusD_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry_i_8__0_n_0\ : STD_LOGIC;
  signal cMinusD_carry_n_0 : STD_LOGIC;
  signal cMinusD_carry_n_1 : STD_LOGIC;
  signal cMinusD_carry_n_2 : STD_LOGIC;
  signal cMinusD_carry_n_3 : STD_LOGIC;
  signal cMinusD_carry_n_4 : STD_LOGIC;
  signal cMinusD_carry_n_5 : STD_LOGIC;
  signal cMinusD_carry_n_6 : STD_LOGIC;
  signal cMinusD_carry_n_7 : STD_LOGIC;
  signal cMinusDtimesA : STD_LOGIC;
  signal cMinusDtimesA0_n_100 : STD_LOGIC;
  signal cMinusDtimesA0_n_101 : STD_LOGIC;
  signal cMinusDtimesA0_n_102 : STD_LOGIC;
  signal cMinusDtimesA0_n_103 : STD_LOGIC;
  signal cMinusDtimesA0_n_104 : STD_LOGIC;
  signal cMinusDtimesA0_n_105 : STD_LOGIC;
  signal cMinusDtimesA0_n_106 : STD_LOGIC;
  signal cMinusDtimesA0_n_107 : STD_LOGIC;
  signal cMinusDtimesA0_n_108 : STD_LOGIC;
  signal cMinusDtimesA0_n_109 : STD_LOGIC;
  signal cMinusDtimesA0_n_110 : STD_LOGIC;
  signal cMinusDtimesA0_n_111 : STD_LOGIC;
  signal cMinusDtimesA0_n_112 : STD_LOGIC;
  signal cMinusDtimesA0_n_113 : STD_LOGIC;
  signal cMinusDtimesA0_n_114 : STD_LOGIC;
  signal cMinusDtimesA0_n_115 : STD_LOGIC;
  signal cMinusDtimesA0_n_116 : STD_LOGIC;
  signal cMinusDtimesA0_n_117 : STD_LOGIC;
  signal cMinusDtimesA0_n_118 : STD_LOGIC;
  signal cMinusDtimesA0_n_119 : STD_LOGIC;
  signal cMinusDtimesA0_n_120 : STD_LOGIC;
  signal cMinusDtimesA0_n_121 : STD_LOGIC;
  signal cMinusDtimesA0_n_122 : STD_LOGIC;
  signal cMinusDtimesA0_n_123 : STD_LOGIC;
  signal cMinusDtimesA0_n_124 : STD_LOGIC;
  signal cMinusDtimesA0_n_125 : STD_LOGIC;
  signal cMinusDtimesA0_n_126 : STD_LOGIC;
  signal cMinusDtimesA0_n_127 : STD_LOGIC;
  signal cMinusDtimesA0_n_128 : STD_LOGIC;
  signal cMinusDtimesA0_n_129 : STD_LOGIC;
  signal cMinusDtimesA0_n_130 : STD_LOGIC;
  signal cMinusDtimesA0_n_131 : STD_LOGIC;
  signal cMinusDtimesA0_n_132 : STD_LOGIC;
  signal cMinusDtimesA0_n_133 : STD_LOGIC;
  signal cMinusDtimesA0_n_134 : STD_LOGIC;
  signal cMinusDtimesA0_n_135 : STD_LOGIC;
  signal cMinusDtimesA0_n_136 : STD_LOGIC;
  signal cMinusDtimesA0_n_137 : STD_LOGIC;
  signal cMinusDtimesA0_n_138 : STD_LOGIC;
  signal cMinusDtimesA0_n_139 : STD_LOGIC;
  signal cMinusDtimesA0_n_140 : STD_LOGIC;
  signal cMinusDtimesA0_n_141 : STD_LOGIC;
  signal cMinusDtimesA0_n_142 : STD_LOGIC;
  signal cMinusDtimesA0_n_143 : STD_LOGIC;
  signal cMinusDtimesA0_n_144 : STD_LOGIC;
  signal cMinusDtimesA0_n_145 : STD_LOGIC;
  signal cMinusDtimesA0_n_146 : STD_LOGIC;
  signal cMinusDtimesA0_n_147 : STD_LOGIC;
  signal cMinusDtimesA0_n_148 : STD_LOGIC;
  signal cMinusDtimesA0_n_149 : STD_LOGIC;
  signal cMinusDtimesA0_n_150 : STD_LOGIC;
  signal cMinusDtimesA0_n_151 : STD_LOGIC;
  signal cMinusDtimesA0_n_152 : STD_LOGIC;
  signal cMinusDtimesA0_n_153 : STD_LOGIC;
  signal cMinusDtimesA0_n_58 : STD_LOGIC;
  signal cMinusDtimesA0_n_59 : STD_LOGIC;
  signal cMinusDtimesA0_n_60 : STD_LOGIC;
  signal cMinusDtimesA0_n_61 : STD_LOGIC;
  signal cMinusDtimesA0_n_62 : STD_LOGIC;
  signal cMinusDtimesA0_n_63 : STD_LOGIC;
  signal cMinusDtimesA0_n_64 : STD_LOGIC;
  signal cMinusDtimesA0_n_65 : STD_LOGIC;
  signal cMinusDtimesA0_n_66 : STD_LOGIC;
  signal cMinusDtimesA0_n_67 : STD_LOGIC;
  signal cMinusDtimesA0_n_68 : STD_LOGIC;
  signal cMinusDtimesA0_n_69 : STD_LOGIC;
  signal cMinusDtimesA0_n_70 : STD_LOGIC;
  signal cMinusDtimesA0_n_71 : STD_LOGIC;
  signal cMinusDtimesA0_n_72 : STD_LOGIC;
  signal cMinusDtimesA0_n_73 : STD_LOGIC;
  signal cMinusDtimesA0_n_74 : STD_LOGIC;
  signal cMinusDtimesA0_n_75 : STD_LOGIC;
  signal cMinusDtimesA0_n_76 : STD_LOGIC;
  signal cMinusDtimesA0_n_77 : STD_LOGIC;
  signal cMinusDtimesA0_n_78 : STD_LOGIC;
  signal cMinusDtimesA0_n_79 : STD_LOGIC;
  signal cMinusDtimesA0_n_80 : STD_LOGIC;
  signal cMinusDtimesA0_n_81 : STD_LOGIC;
  signal cMinusDtimesA0_n_82 : STD_LOGIC;
  signal cMinusDtimesA0_n_83 : STD_LOGIC;
  signal cMinusDtimesA0_n_84 : STD_LOGIC;
  signal cMinusDtimesA0_n_85 : STD_LOGIC;
  signal cMinusDtimesA0_n_86 : STD_LOGIC;
  signal cMinusDtimesA0_n_87 : STD_LOGIC;
  signal cMinusDtimesA0_n_88 : STD_LOGIC;
  signal cMinusDtimesA0_n_89 : STD_LOGIC;
  signal cMinusDtimesA0_n_90 : STD_LOGIC;
  signal cMinusDtimesA0_n_91 : STD_LOGIC;
  signal cMinusDtimesA0_n_92 : STD_LOGIC;
  signal cMinusDtimesA0_n_93 : STD_LOGIC;
  signal cMinusDtimesA0_n_94 : STD_LOGIC;
  signal cMinusDtimesA0_n_95 : STD_LOGIC;
  signal cMinusDtimesA0_n_96 : STD_LOGIC;
  signal cMinusDtimesA0_n_97 : STD_LOGIC;
  signal cMinusDtimesA0_n_98 : STD_LOGIC;
  signal cMinusDtimesA0_n_99 : STD_LOGIC;
  signal cPlusD : STD_LOGIC_VECTOR ( 23 downto 3 );
  signal \cPlusDtimesB0_i_1__2_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__2_n_1\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__2_n_2\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__2_n_3\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__2_n_4\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__2_n_5\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__2_n_6\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__2_n_7\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_27__2_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_28__2_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_29__2_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__2_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__2_n_1\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__2_n_2\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__2_n_3\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__2_n_4\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__2_n_5\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__2_n_6\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__2_n_7\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_30__1_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_31__1_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_32__1_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_33__1_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_34__1_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_35__1_n_0\ : STD_LOGIC;
  signal cPlusDtimesB0_n_100 : STD_LOGIC;
  signal cPlusDtimesB0_n_101 : STD_LOGIC;
  signal cPlusDtimesB0_n_102 : STD_LOGIC;
  signal cPlusDtimesB0_n_103 : STD_LOGIC;
  signal cPlusDtimesB0_n_104 : STD_LOGIC;
  signal cPlusDtimesB0_n_105 : STD_LOGIC;
  signal cPlusDtimesB0_n_106 : STD_LOGIC;
  signal cPlusDtimesB0_n_107 : STD_LOGIC;
  signal cPlusDtimesB0_n_108 : STD_LOGIC;
  signal cPlusDtimesB0_n_109 : STD_LOGIC;
  signal cPlusDtimesB0_n_110 : STD_LOGIC;
  signal cPlusDtimesB0_n_111 : STD_LOGIC;
  signal cPlusDtimesB0_n_112 : STD_LOGIC;
  signal cPlusDtimesB0_n_113 : STD_LOGIC;
  signal cPlusDtimesB0_n_114 : STD_LOGIC;
  signal cPlusDtimesB0_n_115 : STD_LOGIC;
  signal cPlusDtimesB0_n_116 : STD_LOGIC;
  signal cPlusDtimesB0_n_117 : STD_LOGIC;
  signal cPlusDtimesB0_n_118 : STD_LOGIC;
  signal cPlusDtimesB0_n_119 : STD_LOGIC;
  signal cPlusDtimesB0_n_120 : STD_LOGIC;
  signal cPlusDtimesB0_n_121 : STD_LOGIC;
  signal cPlusDtimesB0_n_122 : STD_LOGIC;
  signal cPlusDtimesB0_n_123 : STD_LOGIC;
  signal cPlusDtimesB0_n_124 : STD_LOGIC;
  signal cPlusDtimesB0_n_125 : STD_LOGIC;
  signal cPlusDtimesB0_n_126 : STD_LOGIC;
  signal cPlusDtimesB0_n_127 : STD_LOGIC;
  signal cPlusDtimesB0_n_128 : STD_LOGIC;
  signal cPlusDtimesB0_n_129 : STD_LOGIC;
  signal cPlusDtimesB0_n_130 : STD_LOGIC;
  signal cPlusDtimesB0_n_131 : STD_LOGIC;
  signal cPlusDtimesB0_n_132 : STD_LOGIC;
  signal cPlusDtimesB0_n_133 : STD_LOGIC;
  signal cPlusDtimesB0_n_134 : STD_LOGIC;
  signal cPlusDtimesB0_n_135 : STD_LOGIC;
  signal cPlusDtimesB0_n_136 : STD_LOGIC;
  signal cPlusDtimesB0_n_137 : STD_LOGIC;
  signal cPlusDtimesB0_n_138 : STD_LOGIC;
  signal cPlusDtimesB0_n_139 : STD_LOGIC;
  signal cPlusDtimesB0_n_140 : STD_LOGIC;
  signal cPlusDtimesB0_n_141 : STD_LOGIC;
  signal cPlusDtimesB0_n_142 : STD_LOGIC;
  signal cPlusDtimesB0_n_143 : STD_LOGIC;
  signal cPlusDtimesB0_n_144 : STD_LOGIC;
  signal cPlusDtimesB0_n_145 : STD_LOGIC;
  signal cPlusDtimesB0_n_146 : STD_LOGIC;
  signal cPlusDtimesB0_n_147 : STD_LOGIC;
  signal cPlusDtimesB0_n_148 : STD_LOGIC;
  signal cPlusDtimesB0_n_149 : STD_LOGIC;
  signal cPlusDtimesB0_n_150 : STD_LOGIC;
  signal cPlusDtimesB0_n_151 : STD_LOGIC;
  signal cPlusDtimesB0_n_152 : STD_LOGIC;
  signal cPlusDtimesB0_n_153 : STD_LOGIC;
  signal cPlusDtimesB0_n_58 : STD_LOGIC;
  signal cPlusDtimesB0_n_59 : STD_LOGIC;
  signal cPlusDtimesB0_n_60 : STD_LOGIC;
  signal cPlusDtimesB0_n_61 : STD_LOGIC;
  signal cPlusDtimesB0_n_62 : STD_LOGIC;
  signal cPlusDtimesB0_n_63 : STD_LOGIC;
  signal cPlusDtimesB0_n_64 : STD_LOGIC;
  signal cPlusDtimesB0_n_65 : STD_LOGIC;
  signal cPlusDtimesB0_n_66 : STD_LOGIC;
  signal cPlusDtimesB0_n_67 : STD_LOGIC;
  signal cPlusDtimesB0_n_68 : STD_LOGIC;
  signal cPlusDtimesB0_n_69 : STD_LOGIC;
  signal cPlusDtimesB0_n_70 : STD_LOGIC;
  signal cPlusDtimesB0_n_71 : STD_LOGIC;
  signal cPlusDtimesB0_n_72 : STD_LOGIC;
  signal cPlusDtimesB0_n_73 : STD_LOGIC;
  signal cPlusDtimesB0_n_74 : STD_LOGIC;
  signal cPlusDtimesB0_n_75 : STD_LOGIC;
  signal cPlusDtimesB0_n_76 : STD_LOGIC;
  signal cPlusDtimesB0_n_77 : STD_LOGIC;
  signal cPlusDtimesB0_n_78 : STD_LOGIC;
  signal cPlusDtimesB0_n_79 : STD_LOGIC;
  signal cPlusDtimesB0_n_80 : STD_LOGIC;
  signal cPlusDtimesB0_n_81 : STD_LOGIC;
  signal cPlusDtimesB0_n_82 : STD_LOGIC;
  signal cPlusDtimesB0_n_83 : STD_LOGIC;
  signal cPlusDtimesB0_n_84 : STD_LOGIC;
  signal cPlusDtimesB0_n_85 : STD_LOGIC;
  signal cPlusDtimesB0_n_86 : STD_LOGIC;
  signal cPlusDtimesB0_n_87 : STD_LOGIC;
  signal cPlusDtimesB0_n_88 : STD_LOGIC;
  signal cPlusDtimesB0_n_89 : STD_LOGIC;
  signal cPlusDtimesB0_n_90 : STD_LOGIC;
  signal cPlusDtimesB0_n_91 : STD_LOGIC;
  signal cPlusDtimesB0_n_92 : STD_LOGIC;
  signal cPlusDtimesB0_n_93 : STD_LOGIC;
  signal cPlusDtimesB0_n_94 : STD_LOGIC;
  signal cPlusDtimesB0_n_95 : STD_LOGIC;
  signal cPlusDtimesB0_n_96 : STD_LOGIC;
  signal cPlusDtimesB0_n_97 : STD_LOGIC;
  signal cPlusDtimesB0_n_98 : STD_LOGIC;
  signal cPlusDtimesB0_n_99 : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_1__2_n_4\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_1__2_n_5\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_1__2_n_6\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_1__2_n_7\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_3__1_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_4__1_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_5__1_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_6__1_n_0\ : STD_LOGIC;
  signal common : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^dataq_reg[7][23]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal lastStartState : STD_LOGIC;
  signal \mul/\ : STD_LOGIC;
  signal mulOutI : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal mulOutR : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^mulready\ : STD_LOGIC;
  signal outi0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \outi_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \outi_carry__0_n_0\ : STD_LOGIC;
  signal \outi_carry__0_n_1\ : STD_LOGIC;
  signal \outi_carry__0_n_2\ : STD_LOGIC;
  signal \outi_carry__0_n_3\ : STD_LOGIC;
  signal \outi_carry__0_n_4\ : STD_LOGIC;
  signal \outi_carry__0_n_5\ : STD_LOGIC;
  signal \outi_carry__0_n_6\ : STD_LOGIC;
  signal \outi_carry__0_n_7\ : STD_LOGIC;
  signal \outi_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_5__2_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_6__2_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_8__2_n_0\ : STD_LOGIC;
  signal \outi_carry__1_n_1\ : STD_LOGIC;
  signal \outi_carry__1_n_2\ : STD_LOGIC;
  signal \outi_carry__1_n_3\ : STD_LOGIC;
  signal \outi_carry__1_n_4\ : STD_LOGIC;
  signal \outi_carry__1_n_5\ : STD_LOGIC;
  signal \outi_carry__1_n_6\ : STD_LOGIC;
  signal \outi_carry__1_n_7\ : STD_LOGIC;
  signal \outi_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \outi_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \outi_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \outi_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \outi_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \outi_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \outi_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \outi_carry_i_8__2_n_0\ : STD_LOGIC;
  signal outi_carry_n_0 : STD_LOGIC;
  signal outi_carry_n_1 : STD_LOGIC;
  signal outi_carry_n_2 : STD_LOGIC;
  signal outi_carry_n_3 : STD_LOGIC;
  signal outi_carry_n_4 : STD_LOGIC;
  signal outi_carry_n_5 : STD_LOGIC;
  signal outi_carry_n_6 : STD_LOGIC;
  signal outi_carry_n_7 : STD_LOGIC;
  signal outr0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \outr_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \outr_carry__0_n_0\ : STD_LOGIC;
  signal \outr_carry__0_n_1\ : STD_LOGIC;
  signal \outr_carry__0_n_2\ : STD_LOGIC;
  signal \outr_carry__0_n_3\ : STD_LOGIC;
  signal \outr_carry__0_n_4\ : STD_LOGIC;
  signal \outr_carry__0_n_5\ : STD_LOGIC;
  signal \outr_carry__0_n_6\ : STD_LOGIC;
  signal \outr_carry__0_n_7\ : STD_LOGIC;
  signal \outr_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_5__2_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_6__2_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_8__2_n_0\ : STD_LOGIC;
  signal \outr_carry__1_n_1\ : STD_LOGIC;
  signal \outr_carry__1_n_2\ : STD_LOGIC;
  signal \outr_carry__1_n_3\ : STD_LOGIC;
  signal \outr_carry__1_n_4\ : STD_LOGIC;
  signal \outr_carry__1_n_5\ : STD_LOGIC;
  signal \outr_carry__1_n_6\ : STD_LOGIC;
  signal \outr_carry__1_n_7\ : STD_LOGIC;
  signal \outr_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \outr_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \outr_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \outr_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \outr_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \outr_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \outr_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \outr_carry_i_8__2_n_0\ : STD_LOGIC;
  signal outr_carry_n_0 : STD_LOGIC;
  signal outr_carry_n_1 : STD_LOGIC;
  signal outr_carry_n_2 : STD_LOGIC;
  signal outr_carry_n_3 : STD_LOGIC;
  signal outr_carry_n_4 : STD_LOGIC;
  signal outr_carry_n_5 : STD_LOGIC;
  signal outr_carry_n_6 : STD_LOGIC;
  signal outr_carry_n_7 : STD_LOGIC;
  signal \^partialfftsizebit_reg[1]\ : STD_LOGIC;
  signal \^partialfftsizebit_reg[1]_0\ : STD_LOGIC;
  signal ready0 : STD_LOGIC;
  signal ready0_0 : STD_LOGIC;
  signal \ready_i_1__2_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_6__2_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_7__2_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_8__2_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_9__2_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_3__2_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_4__2_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_5__2_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_6__2_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_7__2_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_8__2_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_9__2_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_9__2_n_0\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__2_n_2\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__2_n_3\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__2_n_4\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__2_n_5\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__2_n_6\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__2_n_7\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__2_n_1\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__2_n_2\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__2_n_3\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__2_n_4\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__2_n_5\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__2_n_6\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__2_n_7\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__2_n_7\ : STD_LOGIC;
  signal \topR_out[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_6__2_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_7__2_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_8__2_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_9__2_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_10__2_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_3__2_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_4__2_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_5__2_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_6__2_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_7__2_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_8__2_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_9__2_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_9__2_n_0\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__2_n_2\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__2_n_3\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__2_n_4\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__2_n_5\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__2_n_6\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__2_n_7\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__2_n_1\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__2_n_2\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__2_n_3\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__2_n_4\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__2_n_5\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__2_n_6\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__2_n_7\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__2_n_7\ : STD_LOGIC;
  signal \NLW_aMinusB_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_aMinusBtimesD0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_aMinusBtimesD0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_aMinusBtimesD0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aMinusBtimesD0_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_aMinusBtimesD_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_aMinusBtimesD_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_aMinusBtimesD_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aMinusBtimesD_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_aMinusBtimesD_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_aMinusBtimesD_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_bottomI_out_reg[23]_i_10__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_bottomI_out_reg[23]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_bottomR_out_reg[23]_i_18__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_bottomR_out_reg[23]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_cMinusD_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_cMinusD_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_cMinusDtimesA0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cMinusDtimesA0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cMinusDtimesA0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cMinusDtimesA0_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_cMinusDtimesA_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cMinusDtimesA_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cMinusDtimesA_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cMinusDtimesA_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_cMinusDtimesA_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_cMinusDtimesA_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_cPlusDtimesB0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cPlusDtimesB0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cPlusDtimesB0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cPlusDtimesB0_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_cPlusDtimesB_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cPlusDtimesB_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cPlusDtimesB_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cPlusDtimesB_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_cPlusDtimesB_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_cPlusDtimesB_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cPlusDtimesB_reg_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_cPlusDtimesB_reg_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_outi_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_outr_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_topI_out_reg[23]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_topR_out_reg[23]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "IDLE:001,REAL_MUL:010,IMAG_MUL:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "IDLE:001,REAL_MUL:010,IMAG_MUL:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "IDLE:001,REAL_MUL:010,IMAG_MUL:100,";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of aMinusB_carry : label is 35;
  attribute ADDER_THRESHOLD of \aMinusB_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \aMinusB_carry__1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of aMinusBtimesD0 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of aMinusBtimesD0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of aMinusBtimesD_reg : label is "yes";
  attribute ADDER_THRESHOLD of \bottomI_out_reg[15]_i_10__2\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomI_out_reg[23]_i_10__2\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomI_out_reg[7]_i_10__2\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomR_out_reg[15]_i_18__2\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomR_out_reg[23]_i_18__1\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomR_out_reg[7]_i_18__2\ : label is 35;
  attribute ADDER_THRESHOLD of cMinusD_carry : label is 35;
  attribute ADDER_THRESHOLD of \cMinusD_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \cMinusD_carry__1\ : label is 35;
  attribute KEEP_HIERARCHY of cMinusDtimesA0 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of cMinusDtimesA0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_10__2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_11__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_12__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_13__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_14__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_15__2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_16__2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_17__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_18__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_19__2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_1__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_20__2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_21__2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_22__2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_23__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_24__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_2__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_3__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_4__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_5__2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_6__2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_7__2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_8__2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cMinusDtimesA0_i_9__2\ : label is "soft_lutpair22";
  attribute KEEP_HIERARCHY of cMinusDtimesA_reg : label is "yes";
  attribute KEEP_HIERARCHY of cPlusDtimesB0 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of cPlusDtimesB0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_10__2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_11__2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_12__2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_13__2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_14__2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_15__2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_16__2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_17__2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_18__2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_19__2\ : label is "soft_lutpair6";
  attribute ADDER_THRESHOLD of \cPlusDtimesB0_i_1__2\ : label is 35;
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_20__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_21__2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_22__2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_23__2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_24__2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_25__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_26__2\ : label is "soft_lutpair3";
  attribute ADDER_THRESHOLD of \cPlusDtimesB0_i_2__2\ : label is 35;
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_3__2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_4__2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_5__2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_6__2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_7__2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_8__2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \cPlusDtimesB0_i_9__2\ : label is "soft_lutpair11";
  attribute KEEP_HIERARCHY of cPlusDtimesB_reg : label is "yes";
  attribute ADDER_THRESHOLD of \cPlusDtimesB_reg_i_1__2\ : label is 35;
  attribute SOFT_HLUTNM of \mulStart_i_1__1\ : label is "soft_lutpair2";
  attribute ADDER_THRESHOLD of outi_carry : label is 35;
  attribute ADDER_THRESHOLD of \outi_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \outi_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of outr_carry : label is 35;
  attribute ADDER_THRESHOLD of \outr_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \outr_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \topI_out_reg[15]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \topI_out_reg[23]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \topI_out_reg[7]_i_1__2\ : label is 35;
  attribute SOFT_HLUTNM of \topR_out[23]_i_1__2\ : label is "soft_lutpair2";
  attribute ADDER_THRESHOLD of \topR_out_reg[15]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \topR_out_reg[23]_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \topR_out_reg[7]_i_1__2\ : label is 35;
begin
  A(23 downto 0) <= \^a\(23 downto 0);
  \dataQ_reg[7][23]\(23 downto 0) <= \^dataq_reg[7][23]\(23 downto 0);
  mulReady <= \^mulready\;
  \partialFftSizeBit_reg[1]\ <= \^partialfftsizebit_reg[1]\;
  \partialFftSizeBit_reg[1]_0\ <= \^partialfftsizebit_reg[1]_0\;
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \__2_n_0\,
      D => ready0_0,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \__2_n_0\,
      D => \FSM_onehot_state_reg_n_0_[0]\,
      Q => cMinusDtimesA,
      R => '0'
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \__2_n_0\,
      D => cMinusDtimesA,
      Q => ready0_0,
      R => '0'
    );
\__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEAA"
    )
        port map (
      I0 => ready0_0,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => lastStartState,
      I3 => mulStart,
      I4 => cMinusDtimesA,
      O => \__2_n_0\
    );
aMinusB_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => aMinusB_carry_n_0,
      CO(6) => aMinusB_carry_n_1,
      CO(5) => aMinusB_carry_n_2,
      CO(4) => aMinusB_carry_n_3,
      CO(3) => aMinusB_carry_n_4,
      CO(2) => aMinusB_carry_n_5,
      CO(1) => aMinusB_carry_n_6,
      CO(0) => aMinusB_carry_n_7,
      DI(7 downto 0) => \aMinusB_carry__1_0\(7 downto 0),
      O(7 downto 0) => aMinusB(7 downto 0),
      S(7) => \aMinusB_carry_i_1__2_n_0\,
      S(6) => \aMinusB_carry_i_2__2_n_0\,
      S(5) => \aMinusB_carry_i_3__2_n_0\,
      S(4) => \aMinusB_carry_i_4__2_n_0\,
      S(3) => \aMinusB_carry_i_5__2_n_0\,
      S(2) => \aMinusB_carry_i_6__2_n_0\,
      S(1) => \aMinusB_carry_i_7__2_n_0\,
      S(0) => \aMinusB_carry_i_8__2_n_0\
    );
\aMinusB_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => aMinusB_carry_n_0,
      CI_TOP => '0',
      CO(7) => \aMinusB_carry__0_n_0\,
      CO(6) => \aMinusB_carry__0_n_1\,
      CO(5) => \aMinusB_carry__0_n_2\,
      CO(4) => \aMinusB_carry__0_n_3\,
      CO(3) => \aMinusB_carry__0_n_4\,
      CO(2) => \aMinusB_carry__0_n_5\,
      CO(1) => \aMinusB_carry__0_n_6\,
      CO(0) => \aMinusB_carry__0_n_7\,
      DI(7 downto 0) => \aMinusB_carry__1_0\(15 downto 8),
      O(7 downto 0) => aMinusB(15 downto 8),
      S(7) => \aMinusB_carry__0_i_1__2_n_0\,
      S(6) => \aMinusB_carry__0_i_2__2_n_0\,
      S(5) => \aMinusB_carry__0_i_3__2_n_0\,
      S(4) => \aMinusB_carry__0_i_4__2_n_0\,
      S(3) => \aMinusB_carry__0_i_5__2_n_0\,
      S(2) => \aMinusB_carry__0_i_6__2_n_0\,
      S(1) => \aMinusB_carry__0_i_7__2_n_0\,
      S(0) => \aMinusB_carry__0_i_8__2_n_0\
    );
\aMinusB_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(15),
      I1 => \aMinusB_carry__1_1\(15),
      O => \aMinusB_carry__0_i_1__2_n_0\
    );
\aMinusB_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(14),
      I1 => \aMinusB_carry__1_1\(14),
      O => \aMinusB_carry__0_i_2__2_n_0\
    );
\aMinusB_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(13),
      I1 => \aMinusB_carry__1_1\(13),
      O => \aMinusB_carry__0_i_3__2_n_0\
    );
\aMinusB_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(12),
      I1 => \aMinusB_carry__1_1\(12),
      O => \aMinusB_carry__0_i_4__2_n_0\
    );
\aMinusB_carry__0_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(11),
      I1 => \aMinusB_carry__1_1\(11),
      O => \aMinusB_carry__0_i_5__2_n_0\
    );
\aMinusB_carry__0_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(10),
      I1 => \aMinusB_carry__1_1\(10),
      O => \aMinusB_carry__0_i_6__2_n_0\
    );
\aMinusB_carry__0_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(9),
      I1 => \aMinusB_carry__1_1\(9),
      O => \aMinusB_carry__0_i_7__2_n_0\
    );
\aMinusB_carry__0_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(8),
      I1 => \aMinusB_carry__1_1\(8),
      O => \aMinusB_carry__0_i_8__2_n_0\
    );
\aMinusB_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \aMinusB_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_aMinusB_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \aMinusB_carry__1_n_1\,
      CO(5) => \aMinusB_carry__1_n_2\,
      CO(4) => \aMinusB_carry__1_n_3\,
      CO(3) => \aMinusB_carry__1_n_4\,
      CO(2) => \aMinusB_carry__1_n_5\,
      CO(1) => \aMinusB_carry__1_n_6\,
      CO(0) => \aMinusB_carry__1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \aMinusB_carry__1_0\(22 downto 16),
      O(7 downto 0) => aMinusB(23 downto 16),
      S(7) => \aMinusB_carry__1_i_1__2_n_0\,
      S(6) => \aMinusB_carry__1_i_2__2_n_0\,
      S(5) => \aMinusB_carry__1_i_3__2_n_0\,
      S(4) => \aMinusB_carry__1_i_4__2_n_0\,
      S(3) => \aMinusB_carry__1_i_5__2_n_0\,
      S(2) => \aMinusB_carry__1_i_6__2_n_0\,
      S(1) => \aMinusB_carry__1_i_7__2_n_0\,
      S(0) => \aMinusB_carry__1_i_8__2_n_0\
    );
\aMinusB_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(23),
      I1 => \aMinusB_carry__1_1\(23),
      O => \aMinusB_carry__1_i_1__2_n_0\
    );
\aMinusB_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(22),
      I1 => \aMinusB_carry__1_1\(22),
      O => \aMinusB_carry__1_i_2__2_n_0\
    );
\aMinusB_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(21),
      I1 => \aMinusB_carry__1_1\(21),
      O => \aMinusB_carry__1_i_3__2_n_0\
    );
\aMinusB_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(20),
      I1 => \aMinusB_carry__1_1\(20),
      O => \aMinusB_carry__1_i_4__2_n_0\
    );
\aMinusB_carry__1_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(19),
      I1 => \aMinusB_carry__1_1\(19),
      O => \aMinusB_carry__1_i_5__2_n_0\
    );
\aMinusB_carry__1_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(18),
      I1 => \aMinusB_carry__1_1\(18),
      O => \aMinusB_carry__1_i_6__2_n_0\
    );
\aMinusB_carry__1_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(17),
      I1 => \aMinusB_carry__1_1\(17),
      O => \aMinusB_carry__1_i_7__2_n_0\
    );
\aMinusB_carry__1_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(16),
      I1 => \aMinusB_carry__1_1\(16),
      O => \aMinusB_carry__1_i_8__2_n_0\
    );
\aMinusB_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(7),
      I1 => \aMinusB_carry__1_1\(7),
      O => \aMinusB_carry_i_1__2_n_0\
    );
\aMinusB_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(6),
      I1 => \aMinusB_carry__1_1\(6),
      O => \aMinusB_carry_i_2__2_n_0\
    );
\aMinusB_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(5),
      I1 => \aMinusB_carry__1_1\(5),
      O => \aMinusB_carry_i_3__2_n_0\
    );
\aMinusB_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(4),
      I1 => \aMinusB_carry__1_1\(4),
      O => \aMinusB_carry_i_4__2_n_0\
    );
\aMinusB_carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(3),
      I1 => \aMinusB_carry__1_1\(3),
      O => \aMinusB_carry_i_5__2_n_0\
    );
\aMinusB_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(2),
      I1 => \aMinusB_carry__1_1\(2),
      O => \aMinusB_carry_i_6__2_n_0\
    );
\aMinusB_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(1),
      I1 => \aMinusB_carry__1_1\(1),
      O => \aMinusB_carry_i_7__2_n_0\
    );
\aMinusB_carry_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(0),
      I1 => \aMinusB_carry__1_1\(0),
      O => \aMinusB_carry_i_8__2_n_0\
    );
aMinusBtimesD0: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => twiddleI(1),
      A(28) => twiddleI(1),
      A(27) => twiddleI(1),
      A(26) => twiddleI(1),
      A(25) => twiddleI(1),
      A(24) => twiddleI(1),
      A(23) => twiddleI(1),
      A(22) => twiddleI(1),
      A(21) => twiddleI(1),
      A(20) => twiddleI(1),
      A(19) => twiddleI(1),
      A(18) => twiddleI(1),
      A(17) => twiddleI(1),
      A(16) => twiddleI(1),
      A(15) => twiddleI(1),
      A(14) => twiddleI(1),
      A(13) => twiddleI(1),
      A(12) => twiddleI(1),
      A(11) => twiddleI(1),
      A(10) => twiddleI(1),
      A(9) => '0',
      A(8) => twiddleI(0),
      A(7 downto 6) => B"00",
      A(5) => twiddleI(0),
      A(4) => '0',
      A(3) => twiddleI(0),
      A(2) => twiddleI(0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_aMinusBtimesD0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => aMinusB(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_aMinusBtimesD0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_aMinusBtimesD0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_aMinusBtimesD0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_aMinusBtimesD0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_aMinusBtimesD0_OVERFLOW_UNCONNECTED,
      P(47) => aMinusBtimesD0_n_58,
      P(46) => aMinusBtimesD0_n_59,
      P(45) => aMinusBtimesD0_n_60,
      P(44) => aMinusBtimesD0_n_61,
      P(43) => aMinusBtimesD0_n_62,
      P(42) => aMinusBtimesD0_n_63,
      P(41) => aMinusBtimesD0_n_64,
      P(40) => aMinusBtimesD0_n_65,
      P(39) => aMinusBtimesD0_n_66,
      P(38) => aMinusBtimesD0_n_67,
      P(37) => aMinusBtimesD0_n_68,
      P(36) => aMinusBtimesD0_n_69,
      P(35) => aMinusBtimesD0_n_70,
      P(34) => aMinusBtimesD0_n_71,
      P(33) => aMinusBtimesD0_n_72,
      P(32) => aMinusBtimesD0_n_73,
      P(31) => aMinusBtimesD0_n_74,
      P(30) => aMinusBtimesD0_n_75,
      P(29) => aMinusBtimesD0_n_76,
      P(28) => aMinusBtimesD0_n_77,
      P(27) => aMinusBtimesD0_n_78,
      P(26) => aMinusBtimesD0_n_79,
      P(25) => aMinusBtimesD0_n_80,
      P(24) => aMinusBtimesD0_n_81,
      P(23) => aMinusBtimesD0_n_82,
      P(22) => aMinusBtimesD0_n_83,
      P(21) => aMinusBtimesD0_n_84,
      P(20) => aMinusBtimesD0_n_85,
      P(19) => aMinusBtimesD0_n_86,
      P(18) => aMinusBtimesD0_n_87,
      P(17) => aMinusBtimesD0_n_88,
      P(16) => aMinusBtimesD0_n_89,
      P(15) => aMinusBtimesD0_n_90,
      P(14) => aMinusBtimesD0_n_91,
      P(13) => aMinusBtimesD0_n_92,
      P(12) => aMinusBtimesD0_n_93,
      P(11) => aMinusBtimesD0_n_94,
      P(10) => aMinusBtimesD0_n_95,
      P(9) => aMinusBtimesD0_n_96,
      P(8) => aMinusBtimesD0_n_97,
      P(7) => aMinusBtimesD0_n_98,
      P(6) => aMinusBtimesD0_n_99,
      P(5) => aMinusBtimesD0_n_100,
      P(4) => aMinusBtimesD0_n_101,
      P(3) => aMinusBtimesD0_n_102,
      P(2) => aMinusBtimesD0_n_103,
      P(1) => aMinusBtimesD0_n_104,
      P(0) => aMinusBtimesD0_n_105,
      PATTERNBDETECT => NLW_aMinusBtimesD0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_aMinusBtimesD0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => aMinusBtimesD0_n_106,
      PCOUT(46) => aMinusBtimesD0_n_107,
      PCOUT(45) => aMinusBtimesD0_n_108,
      PCOUT(44) => aMinusBtimesD0_n_109,
      PCOUT(43) => aMinusBtimesD0_n_110,
      PCOUT(42) => aMinusBtimesD0_n_111,
      PCOUT(41) => aMinusBtimesD0_n_112,
      PCOUT(40) => aMinusBtimesD0_n_113,
      PCOUT(39) => aMinusBtimesD0_n_114,
      PCOUT(38) => aMinusBtimesD0_n_115,
      PCOUT(37) => aMinusBtimesD0_n_116,
      PCOUT(36) => aMinusBtimesD0_n_117,
      PCOUT(35) => aMinusBtimesD0_n_118,
      PCOUT(34) => aMinusBtimesD0_n_119,
      PCOUT(33) => aMinusBtimesD0_n_120,
      PCOUT(32) => aMinusBtimesD0_n_121,
      PCOUT(31) => aMinusBtimesD0_n_122,
      PCOUT(30) => aMinusBtimesD0_n_123,
      PCOUT(29) => aMinusBtimesD0_n_124,
      PCOUT(28) => aMinusBtimesD0_n_125,
      PCOUT(27) => aMinusBtimesD0_n_126,
      PCOUT(26) => aMinusBtimesD0_n_127,
      PCOUT(25) => aMinusBtimesD0_n_128,
      PCOUT(24) => aMinusBtimesD0_n_129,
      PCOUT(23) => aMinusBtimesD0_n_130,
      PCOUT(22) => aMinusBtimesD0_n_131,
      PCOUT(21) => aMinusBtimesD0_n_132,
      PCOUT(20) => aMinusBtimesD0_n_133,
      PCOUT(19) => aMinusBtimesD0_n_134,
      PCOUT(18) => aMinusBtimesD0_n_135,
      PCOUT(17) => aMinusBtimesD0_n_136,
      PCOUT(16) => aMinusBtimesD0_n_137,
      PCOUT(15) => aMinusBtimesD0_n_138,
      PCOUT(14) => aMinusBtimesD0_n_139,
      PCOUT(13) => aMinusBtimesD0_n_140,
      PCOUT(12) => aMinusBtimesD0_n_141,
      PCOUT(11) => aMinusBtimesD0_n_142,
      PCOUT(10) => aMinusBtimesD0_n_143,
      PCOUT(9) => aMinusBtimesD0_n_144,
      PCOUT(8) => aMinusBtimesD0_n_145,
      PCOUT(7) => aMinusBtimesD0_n_146,
      PCOUT(6) => aMinusBtimesD0_n_147,
      PCOUT(5) => aMinusBtimesD0_n_148,
      PCOUT(4) => aMinusBtimesD0_n_149,
      PCOUT(3) => aMinusBtimesD0_n_150,
      PCOUT(2) => aMinusBtimesD0_n_151,
      PCOUT(1) => aMinusBtimesD0_n_152,
      PCOUT(0) => aMinusBtimesD0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_aMinusBtimesD0_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_aMinusBtimesD0_XOROUT_UNCONNECTED(7 downto 0)
    );
\aMinusBtimesD[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => lastStartState,
      I2 => mulStart,
      O => \mul/\
    );
aMinusBtimesD_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => twiddleI(1),
      A(28) => twiddleI(1),
      A(27) => twiddleI(1),
      A(26) => twiddleI(1),
      A(25) => twiddleI(1),
      A(24) => twiddleI(1),
      A(23) => twiddleI(1),
      A(22) => twiddleI(1),
      A(21) => twiddleI(1),
      A(20) => twiddleI(1),
      A(19) => twiddleI(1),
      A(18) => twiddleI(1),
      A(17) => twiddleI(1),
      A(16) => twiddleI(1),
      A(15) => twiddleI(1),
      A(14) => twiddleI(1),
      A(13) => twiddleI(1),
      A(12) => twiddleI(1),
      A(11) => twiddleI(1),
      A(10) => twiddleI(1),
      A(9) => '0',
      A(8) => twiddleI(0),
      A(7 downto 6) => B"00",
      A(5) => twiddleI(0),
      A(4) => '0',
      A(3) => twiddleI(0),
      A(2) => twiddleI(0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_aMinusBtimesD_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => aMinusB(23),
      B(16) => aMinusB(23),
      B(15) => aMinusB(23),
      B(14) => aMinusB(23),
      B(13) => aMinusB(23),
      B(12) => aMinusB(23),
      B(11) => aMinusB(23),
      B(10) => aMinusB(23),
      B(9) => aMinusB(23),
      B(8) => aMinusB(23),
      B(7) => aMinusB(23),
      B(6 downto 0) => aMinusB(23 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_aMinusBtimesD_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_aMinusBtimesD_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_aMinusBtimesD_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \mul/\,
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_aMinusBtimesD_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_aMinusBtimesD_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_aMinusBtimesD_reg_P_UNCONNECTED(47 downto 17),
      P(16 downto 0) => common(23 downto 7),
      PATTERNBDETECT => NLW_aMinusBtimesD_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_aMinusBtimesD_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => aMinusBtimesD0_n_106,
      PCIN(46) => aMinusBtimesD0_n_107,
      PCIN(45) => aMinusBtimesD0_n_108,
      PCIN(44) => aMinusBtimesD0_n_109,
      PCIN(43) => aMinusBtimesD0_n_110,
      PCIN(42) => aMinusBtimesD0_n_111,
      PCIN(41) => aMinusBtimesD0_n_112,
      PCIN(40) => aMinusBtimesD0_n_113,
      PCIN(39) => aMinusBtimesD0_n_114,
      PCIN(38) => aMinusBtimesD0_n_115,
      PCIN(37) => aMinusBtimesD0_n_116,
      PCIN(36) => aMinusBtimesD0_n_117,
      PCIN(35) => aMinusBtimesD0_n_118,
      PCIN(34) => aMinusBtimesD0_n_119,
      PCIN(33) => aMinusBtimesD0_n_120,
      PCIN(32) => aMinusBtimesD0_n_121,
      PCIN(31) => aMinusBtimesD0_n_122,
      PCIN(30) => aMinusBtimesD0_n_123,
      PCIN(29) => aMinusBtimesD0_n_124,
      PCIN(28) => aMinusBtimesD0_n_125,
      PCIN(27) => aMinusBtimesD0_n_126,
      PCIN(26) => aMinusBtimesD0_n_127,
      PCIN(25) => aMinusBtimesD0_n_128,
      PCIN(24) => aMinusBtimesD0_n_129,
      PCIN(23) => aMinusBtimesD0_n_130,
      PCIN(22) => aMinusBtimesD0_n_131,
      PCIN(21) => aMinusBtimesD0_n_132,
      PCIN(20) => aMinusBtimesD0_n_133,
      PCIN(19) => aMinusBtimesD0_n_134,
      PCIN(18) => aMinusBtimesD0_n_135,
      PCIN(17) => aMinusBtimesD0_n_136,
      PCIN(16) => aMinusBtimesD0_n_137,
      PCIN(15) => aMinusBtimesD0_n_138,
      PCIN(14) => aMinusBtimesD0_n_139,
      PCIN(13) => aMinusBtimesD0_n_140,
      PCIN(12) => aMinusBtimesD0_n_141,
      PCIN(11) => aMinusBtimesD0_n_142,
      PCIN(10) => aMinusBtimesD0_n_143,
      PCIN(9) => aMinusBtimesD0_n_144,
      PCIN(8) => aMinusBtimesD0_n_145,
      PCIN(7) => aMinusBtimesD0_n_146,
      PCIN(6) => aMinusBtimesD0_n_147,
      PCIN(5) => aMinusBtimesD0_n_148,
      PCIN(4) => aMinusBtimesD0_n_149,
      PCIN(3) => aMinusBtimesD0_n_150,
      PCIN(2) => aMinusBtimesD0_n_151,
      PCIN(1) => aMinusBtimesD0_n_152,
      PCIN(0) => aMinusBtimesD0_n_153,
      PCOUT(47 downto 0) => NLW_aMinusBtimesD_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_aMinusBtimesD_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_aMinusBtimesD_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\aMinusBtimesD_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_95,
      Q => common(0),
      R => '0'
    );
\aMinusBtimesD_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_94,
      Q => common(1),
      R => '0'
    );
\aMinusBtimesD_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_93,
      Q => common(2),
      R => '0'
    );
\aMinusBtimesD_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_92,
      Q => common(3),
      R => '0'
    );
\aMinusBtimesD_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_91,
      Q => common(4),
      R => '0'
    );
\aMinusBtimesD_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_90,
      Q => common(5),
      R => '0'
    );
\aMinusBtimesD_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_89,
      Q => common(6),
      R => '0'
    );
\bottomI_out[15]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(15),
      I1 => mulOutI(15),
      O => \bottomI_out[15]_i_11__2_n_0\
    );
\bottomI_out[15]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(14),
      I1 => mulOutI(14),
      O => \bottomI_out[15]_i_12__2_n_0\
    );
\bottomI_out[15]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(13),
      I1 => mulOutI(13),
      O => \bottomI_out[15]_i_13__2_n_0\
    );
\bottomI_out[15]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(12),
      I1 => mulOutI(12),
      O => \bottomI_out[15]_i_14__2_n_0\
    );
\bottomI_out[15]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(11),
      I1 => mulOutI(11),
      O => \bottomI_out[15]_i_15__2_n_0\
    );
\bottomI_out[15]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(10),
      I1 => mulOutI(10),
      O => \bottomI_out[15]_i_16__2_n_0\
    );
\bottomI_out[15]_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(9),
      I1 => mulOutI(9),
      O => \bottomI_out[15]_i_17__2_n_0\
    );
\bottomI_out[15]_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(8),
      I1 => mulOutI(8),
      O => \bottomI_out[15]_i_18__2_n_0\
    );
\bottomI_out[15]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(15),
      I1 => ready0,
      I2 => mulOutI(15),
      I3 => bottomI_out0(15),
      I4 => ready01_out,
      I5 => outi0(15),
      O => \bottomI_out[15]_i_2__2_n_0\
    );
\bottomI_out[15]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(14),
      I1 => ready0,
      I2 => mulOutI(14),
      I3 => bottomI_out0(14),
      I4 => ready01_out,
      I5 => outi0(14),
      O => \bottomI_out[15]_i_3__2_n_0\
    );
\bottomI_out[15]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(13),
      I1 => ready0,
      I2 => mulOutI(13),
      I3 => bottomI_out0(13),
      I4 => ready01_out,
      I5 => outi0(13),
      O => \bottomI_out[15]_i_4__2_n_0\
    );
\bottomI_out[15]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(12),
      I1 => ready0,
      I2 => mulOutI(12),
      I3 => bottomI_out0(12),
      I4 => ready01_out,
      I5 => outi0(12),
      O => \bottomI_out[15]_i_5__2_n_0\
    );
\bottomI_out[15]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(11),
      I1 => ready0,
      I2 => mulOutI(11),
      I3 => bottomI_out0(11),
      I4 => ready01_out,
      I5 => outi0(11),
      O => \bottomI_out[15]_i_6__2_n_0\
    );
\bottomI_out[15]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(10),
      I1 => ready0,
      I2 => mulOutI(10),
      I3 => bottomI_out0(10),
      I4 => ready01_out,
      I5 => outi0(10),
      O => \bottomI_out[15]_i_7__2_n_0\
    );
\bottomI_out[15]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(9),
      I1 => ready0,
      I2 => mulOutI(9),
      I3 => bottomI_out0(9),
      I4 => ready01_out,
      I5 => outi0(9),
      O => \bottomI_out[15]_i_8__2_n_0\
    );
\bottomI_out[15]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(8),
      I1 => ready0,
      I2 => mulOutI(8),
      I3 => bottomI_out0(8),
      I4 => ready01_out,
      I5 => outi0(8),
      O => \bottomI_out[15]_i_9__2_n_0\
    );
\bottomI_out[23]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(23),
      I1 => mulOutI(23),
      O => \bottomI_out[23]_i_11__2_n_0\
    );
\bottomI_out[23]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(22),
      I1 => mulOutI(22),
      O => \bottomI_out[23]_i_12__2_n_0\
    );
\bottomI_out[23]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(21),
      I1 => mulOutI(21),
      O => \bottomI_out[23]_i_13__2_n_0\
    );
\bottomI_out[23]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(20),
      I1 => mulOutI(20),
      O => \bottomI_out[23]_i_14__2_n_0\
    );
\bottomI_out[23]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(19),
      I1 => mulOutI(19),
      O => \bottomI_out[23]_i_15__2_n_0\
    );
\bottomI_out[23]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(18),
      I1 => mulOutI(18),
      O => \bottomI_out[23]_i_16__2_n_0\
    );
\bottomI_out[23]_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(17),
      I1 => mulOutI(17),
      O => \bottomI_out[23]_i_17__2_n_0\
    );
\bottomI_out[23]_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(16),
      I1 => mulOutI(16),
      O => \bottomI_out[23]_i_18__2_n_0\
    );
\bottomI_out[23]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(23),
      I1 => ready0,
      I2 => mulOutI(23),
      I3 => bottomI_out0(23),
      I4 => ready01_out,
      I5 => outi0(23),
      O => \bottomI_out[23]_i_2__2_n_0\
    );
\bottomI_out[23]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(22),
      I1 => ready0,
      I2 => mulOutI(22),
      I3 => bottomI_out0(22),
      I4 => ready01_out,
      I5 => outi0(22),
      O => \bottomI_out[23]_i_3__2_n_0\
    );
\bottomI_out[23]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(21),
      I1 => ready0,
      I2 => mulOutI(21),
      I3 => bottomI_out0(21),
      I4 => ready01_out,
      I5 => outi0(21),
      O => \bottomI_out[23]_i_4__2_n_0\
    );
\bottomI_out[23]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(20),
      I1 => ready0,
      I2 => mulOutI(20),
      I3 => bottomI_out0(20),
      I4 => ready01_out,
      I5 => outi0(20),
      O => \bottomI_out[23]_i_5__2_n_0\
    );
\bottomI_out[23]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(19),
      I1 => ready0,
      I2 => mulOutI(19),
      I3 => bottomI_out0(19),
      I4 => ready01_out,
      I5 => outi0(19),
      O => \bottomI_out[23]_i_6__2_n_0\
    );
\bottomI_out[23]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(18),
      I1 => ready0,
      I2 => mulOutI(18),
      I3 => bottomI_out0(18),
      I4 => ready01_out,
      I5 => outi0(18),
      O => \bottomI_out[23]_i_7__2_n_0\
    );
\bottomI_out[23]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(17),
      I1 => ready0,
      I2 => mulOutI(17),
      I3 => bottomI_out0(17),
      I4 => ready01_out,
      I5 => outi0(17),
      O => \bottomI_out[23]_i_8__2_n_0\
    );
\bottomI_out[23]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(16),
      I1 => ready0,
      I2 => mulOutI(16),
      I3 => bottomI_out0(16),
      I4 => ready01_out,
      I5 => outi0(16),
      O => \bottomI_out[23]_i_9__2_n_0\
    );
\bottomI_out[7]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(7),
      I1 => mulOutI(7),
      O => \bottomI_out[7]_i_11__2_n_0\
    );
\bottomI_out[7]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(6),
      I1 => mulOutI(6),
      O => \bottomI_out[7]_i_12__2_n_0\
    );
\bottomI_out[7]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(5),
      I1 => mulOutI(5),
      O => \bottomI_out[7]_i_13__2_n_0\
    );
\bottomI_out[7]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(4),
      I1 => mulOutI(4),
      O => \bottomI_out[7]_i_14__2_n_0\
    );
\bottomI_out[7]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(3),
      I1 => mulOutI(3),
      O => \bottomI_out[7]_i_15__2_n_0\
    );
\bottomI_out[7]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(2),
      I1 => mulOutI(2),
      O => \bottomI_out[7]_i_16__2_n_0\
    );
\bottomI_out[7]_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(1),
      I1 => mulOutI(1),
      O => \bottomI_out[7]_i_17__2_n_0\
    );
\bottomI_out[7]_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__2_0\(0),
      I1 => mulOutI(0),
      O => \bottomI_out[7]_i_18__2_n_0\
    );
\bottomI_out[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(7),
      I1 => ready0,
      I2 => mulOutI(7),
      I3 => bottomI_out0(7),
      I4 => ready01_out,
      I5 => outi0(7),
      O => \bottomI_out[7]_i_2__2_n_0\
    );
\bottomI_out[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(6),
      I1 => ready0,
      I2 => mulOutI(6),
      I3 => bottomI_out0(6),
      I4 => ready01_out,
      I5 => outi0(6),
      O => \bottomI_out[7]_i_3__2_n_0\
    );
\bottomI_out[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(5),
      I1 => ready0,
      I2 => mulOutI(5),
      I3 => bottomI_out0(5),
      I4 => ready01_out,
      I5 => outi0(5),
      O => \bottomI_out[7]_i_4__2_n_0\
    );
\bottomI_out[7]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(4),
      I1 => ready0,
      I2 => mulOutI(4),
      I3 => bottomI_out0(4),
      I4 => ready01_out,
      I5 => outi0(4),
      O => \bottomI_out[7]_i_5__2_n_0\
    );
\bottomI_out[7]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(3),
      I1 => ready0,
      I2 => mulOutI(3),
      I3 => bottomI_out0(3),
      I4 => ready01_out,
      I5 => outi0(3),
      O => \bottomI_out[7]_i_6__2_n_0\
    );
\bottomI_out[7]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(2),
      I1 => ready0,
      I2 => mulOutI(2),
      I3 => bottomI_out0(2),
      I4 => ready01_out,
      I5 => outi0(2),
      O => \bottomI_out[7]_i_7__2_n_0\
    );
\bottomI_out[7]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(1),
      I1 => ready0,
      I2 => mulOutI(1),
      I3 => bottomI_out0(1),
      I4 => ready01_out,
      I5 => outi0(1),
      O => \bottomI_out[7]_i_8__2_n_0\
    );
\bottomI_out[7]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(0),
      I1 => ready0,
      I2 => mulOutI(0),
      I3 => bottomI_out0(0),
      I4 => ready01_out,
      I5 => outi0(0),
      O => \bottomI_out[7]_i_9__2_n_0\
    );
\bottomI_out_reg[15]_i_10__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomI_out_reg[7]_i_10__2_n_0\,
      CI_TOP => '0',
      CO(7) => \bottomI_out_reg[15]_i_10__2_n_0\,
      CO(6) => \bottomI_out_reg[15]_i_10__2_n_1\,
      CO(5) => \bottomI_out_reg[15]_i_10__2_n_2\,
      CO(4) => \bottomI_out_reg[15]_i_10__2_n_3\,
      CO(3) => \bottomI_out_reg[15]_i_10__2_n_4\,
      CO(2) => \bottomI_out_reg[15]_i_10__2_n_5\,
      CO(1) => \bottomI_out_reg[15]_i_10__2_n_6\,
      CO(0) => \bottomI_out_reg[15]_i_10__2_n_7\,
      DI(7 downto 0) => \bottomI_out_reg[23]_i_10__2_0\(15 downto 8),
      O(7 downto 0) => bottomI_out0(15 downto 8),
      S(7) => \bottomI_out[15]_i_11__2_n_0\,
      S(6) => \bottomI_out[15]_i_12__2_n_0\,
      S(5) => \bottomI_out[15]_i_13__2_n_0\,
      S(4) => \bottomI_out[15]_i_14__2_n_0\,
      S(3) => \bottomI_out[15]_i_15__2_n_0\,
      S(2) => \bottomI_out[15]_i_16__2_n_0\,
      S(1) => \bottomI_out[15]_i_17__2_n_0\,
      S(0) => \bottomI_out[15]_i_18__2_n_0\
    );
\bottomI_out_reg[15]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomI_out_reg[7]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \bottomI_out_reg[15]_i_1__2_n_0\,
      CO(6) => \bottomI_out_reg[15]_i_1__2_n_1\,
      CO(5) => \bottomI_out_reg[15]_i_1__2_n_2\,
      CO(4) => \bottomI_out_reg[15]_i_1__2_n_3\,
      CO(3) => \bottomI_out_reg[15]_i_1__2_n_4\,
      CO(2) => \bottomI_out_reg[15]_i_1__2_n_5\,
      CO(1) => \bottomI_out_reg[15]_i_1__2_n_6\,
      CO(0) => \bottomI_out_reg[15]_i_1__2_n_7\,
      DI(7) => \bottomR_out[15]_i_2__0_n_0\,
      DI(6) => \bottomR_out[15]_i_3__0_n_0\,
      DI(5) => \bottomR_out[15]_i_4__0_n_0\,
      DI(4) => \bottomR_out[15]_i_5__0_n_0\,
      DI(3) => \bottomR_out[15]_i_6__0_n_0\,
      DI(2) => \bottomR_out[15]_i_7__0_n_0\,
      DI(1) => \bottomR_out[15]_i_8__0_n_0\,
      DI(0) => \bottomR_out[15]_i_9__0_n_0\,
      O(7 downto 0) => \bottomI_out[23]_i_9__2_0\(15 downto 8),
      S(7) => \bottomI_out[15]_i_2__2_n_0\,
      S(6) => \bottomI_out[15]_i_3__2_n_0\,
      S(5) => \bottomI_out[15]_i_4__2_n_0\,
      S(4) => \bottomI_out[15]_i_5__2_n_0\,
      S(3) => \bottomI_out[15]_i_6__2_n_0\,
      S(2) => \bottomI_out[15]_i_7__2_n_0\,
      S(1) => \bottomI_out[15]_i_8__2_n_0\,
      S(0) => \bottomI_out[15]_i_9__2_n_0\
    );
\bottomI_out_reg[23]_i_10__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomI_out_reg[15]_i_10__2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_bottomI_out_reg[23]_i_10__2_CO_UNCONNECTED\(7),
      CO(6) => \bottomI_out_reg[23]_i_10__2_n_1\,
      CO(5) => \bottomI_out_reg[23]_i_10__2_n_2\,
      CO(4) => \bottomI_out_reg[23]_i_10__2_n_3\,
      CO(3) => \bottomI_out_reg[23]_i_10__2_n_4\,
      CO(2) => \bottomI_out_reg[23]_i_10__2_n_5\,
      CO(1) => \bottomI_out_reg[23]_i_10__2_n_6\,
      CO(0) => \bottomI_out_reg[23]_i_10__2_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \bottomI_out_reg[23]_i_10__2_0\(22 downto 16),
      O(7 downto 0) => bottomI_out0(23 downto 16),
      S(7) => \bottomI_out[23]_i_11__2_n_0\,
      S(6) => \bottomI_out[23]_i_12__2_n_0\,
      S(5) => \bottomI_out[23]_i_13__2_n_0\,
      S(4) => \bottomI_out[23]_i_14__2_n_0\,
      S(3) => \bottomI_out[23]_i_15__2_n_0\,
      S(2) => \bottomI_out[23]_i_16__2_n_0\,
      S(1) => \bottomI_out[23]_i_17__2_n_0\,
      S(0) => \bottomI_out[23]_i_18__2_n_0\
    );
\bottomI_out_reg[23]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomI_out_reg[15]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_bottomI_out_reg[23]_i_1__2_CO_UNCONNECTED\(7),
      CO(6) => \bottomI_out_reg[23]_i_1__2_n_1\,
      CO(5) => \bottomI_out_reg[23]_i_1__2_n_2\,
      CO(4) => \bottomI_out_reg[23]_i_1__2_n_3\,
      CO(3) => \bottomI_out_reg[23]_i_1__2_n_4\,
      CO(2) => \bottomI_out_reg[23]_i_1__2_n_5\,
      CO(1) => \bottomI_out_reg[23]_i_1__2_n_6\,
      CO(0) => \bottomI_out_reg[23]_i_1__2_n_7\,
      DI(7) => '0',
      DI(6) => \bottomR_out[23]_i_2__0_n_0\,
      DI(5) => \bottomR_out[23]_i_3__0_n_0\,
      DI(4) => \bottomR_out[23]_i_4__0_n_0\,
      DI(3) => \bottomR_out[23]_i_5__0_n_0\,
      DI(2) => \bottomR_out[23]_i_6__0_n_0\,
      DI(1) => \bottomR_out[23]_i_7__0_n_0\,
      DI(0) => \bottomR_out[23]_i_8__0_n_0\,
      O(7 downto 0) => \bottomI_out[23]_i_9__2_0\(23 downto 16),
      S(7) => \bottomI_out[23]_i_2__2_n_0\,
      S(6) => \bottomI_out[23]_i_3__2_n_0\,
      S(5) => \bottomI_out[23]_i_4__2_n_0\,
      S(4) => \bottomI_out[23]_i_5__2_n_0\,
      S(3) => \bottomI_out[23]_i_6__2_n_0\,
      S(2) => \bottomI_out[23]_i_7__2_n_0\,
      S(1) => \bottomI_out[23]_i_8__2_n_0\,
      S(0) => \bottomI_out[23]_i_9__2_n_0\
    );
\bottomI_out_reg[7]_i_10__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \bottomI_out_reg[7]_i_10__2_n_0\,
      CO(6) => \bottomI_out_reg[7]_i_10__2_n_1\,
      CO(5) => \bottomI_out_reg[7]_i_10__2_n_2\,
      CO(4) => \bottomI_out_reg[7]_i_10__2_n_3\,
      CO(3) => \bottomI_out_reg[7]_i_10__2_n_4\,
      CO(2) => \bottomI_out_reg[7]_i_10__2_n_5\,
      CO(1) => \bottomI_out_reg[7]_i_10__2_n_6\,
      CO(0) => \bottomI_out_reg[7]_i_10__2_n_7\,
      DI(7 downto 0) => \bottomI_out_reg[23]_i_10__2_0\(7 downto 0),
      O(7 downto 0) => bottomI_out0(7 downto 0),
      S(7) => \bottomI_out[7]_i_11__2_n_0\,
      S(6) => \bottomI_out[7]_i_12__2_n_0\,
      S(5) => \bottomI_out[7]_i_13__2_n_0\,
      S(4) => \bottomI_out[7]_i_14__2_n_0\,
      S(3) => \bottomI_out[7]_i_15__2_n_0\,
      S(2) => \bottomI_out[7]_i_16__2_n_0\,
      S(1) => \bottomI_out[7]_i_17__2_n_0\,
      S(0) => \bottomI_out[7]_i_18__2_n_0\
    );
\bottomI_out_reg[7]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \bottomI_out_reg[7]_i_1__2_n_0\,
      CO(6) => \bottomI_out_reg[7]_i_1__2_n_1\,
      CO(5) => \bottomI_out_reg[7]_i_1__2_n_2\,
      CO(4) => \bottomI_out_reg[7]_i_1__2_n_3\,
      CO(3) => \bottomI_out_reg[7]_i_1__2_n_4\,
      CO(2) => \bottomI_out_reg[7]_i_1__2_n_5\,
      CO(1) => \bottomI_out_reg[7]_i_1__2_n_6\,
      CO(0) => \bottomI_out_reg[7]_i_1__2_n_7\,
      DI(7) => \bottomR_out[7]_i_2__0_n_0\,
      DI(6) => \bottomR_out[7]_i_3__0_n_0\,
      DI(5) => \bottomR_out[7]_i_4__0_n_0\,
      DI(4) => \bottomR_out[7]_i_5__0_n_0\,
      DI(3) => \bottomR_out[7]_i_6__0_n_0\,
      DI(2) => \bottomR_out[7]_i_7__0_n_0\,
      DI(1) => \bottomR_out[7]_i_8__0_n_0\,
      DI(0) => \bottomR_out[7]_i_9__0_n_0\,
      O(7 downto 0) => \bottomI_out[23]_i_9__2_0\(7 downto 0),
      S(7) => \bottomI_out[7]_i_2__2_n_0\,
      S(6) => \bottomI_out[7]_i_3__2_n_0\,
      S(5) => \bottomI_out[7]_i_4__2_n_0\,
      S(4) => \bottomI_out[7]_i_5__2_n_0\,
      S(3) => \bottomI_out[7]_i_6__2_n_0\,
      S(2) => \bottomI_out[7]_i_7__2_n_0\,
      S(1) => \bottomI_out[7]_i_8__2_n_0\,
      S(0) => \bottomI_out[7]_i_9__2_n_0\
    );
\bottomR_out[15]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(15),
      I1 => ready0,
      I2 => mulOutR(15),
      I3 => bottomR_out0(15),
      I4 => ready01_out,
      I5 => outr0(15),
      O => \bottomR_out[15]_i_10__2_n_0\
    );
\bottomR_out[15]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(14),
      I1 => ready0,
      I2 => mulOutR(14),
      I3 => bottomR_out0(14),
      I4 => ready01_out,
      I5 => outr0(14),
      O => \bottomR_out[15]_i_11__2_n_0\
    );
\bottomR_out[15]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(13),
      I1 => ready0,
      I2 => mulOutR(13),
      I3 => bottomR_out0(13),
      I4 => ready01_out,
      I5 => outr0(13),
      O => \bottomR_out[15]_i_12__2_n_0\
    );
\bottomR_out[15]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(12),
      I1 => ready0,
      I2 => mulOutR(12),
      I3 => bottomR_out0(12),
      I4 => ready01_out,
      I5 => outr0(12),
      O => \bottomR_out[15]_i_13__2_n_0\
    );
\bottomR_out[15]_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(11),
      I1 => ready0,
      I2 => mulOutR(11),
      I3 => bottomR_out0(11),
      I4 => ready01_out,
      I5 => outr0(11),
      O => \bottomR_out[15]_i_14__2_n_0\
    );
\bottomR_out[15]_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(10),
      I1 => ready0,
      I2 => mulOutR(10),
      I3 => bottomR_out0(10),
      I4 => ready01_out,
      I5 => outr0(10),
      O => \bottomR_out[15]_i_15__2_n_0\
    );
\bottomR_out[15]_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(9),
      I1 => ready0,
      I2 => mulOutR(9),
      I3 => bottomR_out0(9),
      I4 => ready01_out,
      I5 => outr0(9),
      O => \bottomR_out[15]_i_16__2_n_0\
    );
\bottomR_out[15]_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(8),
      I1 => ready0,
      I2 => mulOutR(8),
      I3 => bottomR_out0(8),
      I4 => ready01_out,
      I5 => outr0(8),
      O => \bottomR_out[15]_i_17__2_n_0\
    );
\bottomR_out[15]_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => mulOutR(15),
      O => \bottomR_out[15]_i_19__2_n_0\
    );
\bottomR_out[15]_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => mulOutR(14),
      O => \bottomR_out[15]_i_20__2_n_0\
    );
\bottomR_out[15]_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => mulOutR(13),
      O => \bottomR_out[15]_i_21__2_n_0\
    );
\bottomR_out[15]_i_22__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => mulOutR(12),
      O => \bottomR_out[15]_i_22__2_n_0\
    );
\bottomR_out[15]_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => mulOutR(11),
      O => \bottomR_out[15]_i_23__2_n_0\
    );
\bottomR_out[15]_i_24__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => mulOutR(10),
      O => \bottomR_out[15]_i_24__2_n_0\
    );
\bottomR_out[15]_i_25__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => mulOutR(9),
      O => \bottomR_out[15]_i_25__2_n_0\
    );
\bottomR_out[15]_i_26__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => mulOutR(8),
      O => \bottomR_out[15]_i_26__2_n_0\
    );
\bottomR_out[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(15),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_2__0_n_0\
    );
\bottomR_out[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(14),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_3__0_n_0\
    );
\bottomR_out[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(13),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_4__0_n_0\
    );
\bottomR_out[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(12),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_5__0_n_0\
    );
\bottomR_out[15]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(11),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_6__0_n_0\
    );
\bottomR_out[15]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(10),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_7__0_n_0\
    );
\bottomR_out[15]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(9),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_8__0_n_0\
    );
\bottomR_out[15]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(8),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_9__0_n_0\
    );
\bottomR_out[23]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(22),
      I1 => ready0,
      I2 => mulOutR(22),
      I3 => bottomR_out0(22),
      I4 => ready01_out,
      I5 => outr0(22),
      O => \bottomR_out[23]_i_10__2_n_0\
    );
\bottomR_out[23]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(21),
      I1 => ready0,
      I2 => mulOutR(21),
      I3 => bottomR_out0(21),
      I4 => ready01_out,
      I5 => outr0(21),
      O => \bottomR_out[23]_i_11__2_n_0\
    );
\bottomR_out[23]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(20),
      I1 => ready0,
      I2 => mulOutR(20),
      I3 => bottomR_out0(20),
      I4 => ready01_out,
      I5 => outr0(20),
      O => \bottomR_out[23]_i_12__2_n_0\
    );
\bottomR_out[23]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(19),
      I1 => ready0,
      I2 => mulOutR(19),
      I3 => bottomR_out0(19),
      I4 => ready01_out,
      I5 => outr0(19),
      O => \bottomR_out[23]_i_13__2_n_0\
    );
\bottomR_out[23]_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(18),
      I1 => ready0,
      I2 => mulOutR(18),
      I3 => bottomR_out0(18),
      I4 => ready01_out,
      I5 => outr0(18),
      O => \bottomR_out[23]_i_14__2_n_0\
    );
\bottomR_out[23]_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(17),
      I1 => ready0,
      I2 => mulOutR(17),
      I3 => bottomR_out0(17),
      I4 => ready01_out,
      I5 => outr0(17),
      O => \bottomR_out[23]_i_15__2_n_0\
    );
\bottomR_out[23]_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(16),
      I1 => ready0,
      I2 => mulOutR(16),
      I3 => bottomR_out0(16),
      I4 => ready01_out,
      I5 => outr0(16),
      O => \bottomR_out[23]_i_16__2_n_0\
    );
\bottomR_out[23]_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mulready\,
      I1 => mulPreviousReady,
      O => ready0
    );
\bottomR_out[23]_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(23),
      I1 => mulOutR(23),
      O => \bottomR_out[23]_i_19__2_n_0\
    );
\bottomR_out[23]_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(22),
      I1 => mulOutR(22),
      O => \bottomR_out[23]_i_20__2_n_0\
    );
\bottomR_out[23]_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => mulOutR(21),
      O => \bottomR_out[23]_i_21__2_n_0\
    );
\bottomR_out[23]_i_22__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => mulOutR(20),
      O => \bottomR_out[23]_i_22__2_n_0\
    );
\bottomR_out[23]_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => mulOutR(19),
      O => \bottomR_out[23]_i_23__2_n_0\
    );
\bottomR_out[23]_i_24__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => mulOutR(18),
      O => \bottomR_out[23]_i_24__2_n_0\
    );
\bottomR_out[23]_i_25__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => mulOutR(17),
      O => \bottomR_out[23]_i_25__2_n_0\
    );
\bottomR_out[23]_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => mulOutR(16),
      O => \bottomR_out[23]_i_26__1_n_0\
    );
\bottomR_out[23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(22),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_2__0_n_0\
    );
\bottomR_out[23]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(21),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_3__0_n_0\
    );
\bottomR_out[23]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(20),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_4__0_n_0\
    );
\bottomR_out[23]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(19),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_5__0_n_0\
    );
\bottomR_out[23]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(18),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_6__0_n_0\
    );
\bottomR_out[23]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(17),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_7__0_n_0\
    );
\bottomR_out[23]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(16),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_8__0_n_0\
    );
\bottomR_out[23]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(23),
      I1 => ready0,
      I2 => mulOutR(23),
      I3 => bottomR_out0(23),
      I4 => ready01_out,
      I5 => outr0(23),
      O => \bottomR_out[23]_i_9__2_n_0\
    );
\bottomR_out[7]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(7),
      I1 => ready0,
      I2 => mulOutR(7),
      I3 => bottomR_out0(7),
      I4 => ready01_out,
      I5 => outr0(7),
      O => \bottomR_out[7]_i_10__2_n_0\
    );
\bottomR_out[7]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(6),
      I1 => ready0,
      I2 => mulOutR(6),
      I3 => bottomR_out0(6),
      I4 => ready01_out,
      I5 => outr0(6),
      O => \bottomR_out[7]_i_11__2_n_0\
    );
\bottomR_out[7]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(5),
      I1 => ready0,
      I2 => mulOutR(5),
      I3 => bottomR_out0(5),
      I4 => ready01_out,
      I5 => outr0(5),
      O => \bottomR_out[7]_i_12__2_n_0\
    );
\bottomR_out[7]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(4),
      I1 => ready0,
      I2 => mulOutR(4),
      I3 => bottomR_out0(4),
      I4 => ready01_out,
      I5 => outr0(4),
      O => \bottomR_out[7]_i_13__2_n_0\
    );
\bottomR_out[7]_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(3),
      I1 => ready0,
      I2 => mulOutR(3),
      I3 => bottomR_out0(3),
      I4 => ready01_out,
      I5 => outr0(3),
      O => \bottomR_out[7]_i_14__2_n_0\
    );
\bottomR_out[7]_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(2),
      I1 => ready0,
      I2 => mulOutR(2),
      I3 => bottomR_out0(2),
      I4 => ready01_out,
      I5 => outr0(2),
      O => \bottomR_out[7]_i_15__2_n_0\
    );
\bottomR_out[7]_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(1),
      I1 => ready0,
      I2 => mulOutR(1),
      I3 => bottomR_out0(1),
      I4 => ready01_out,
      I5 => outr0(1),
      O => \bottomR_out[7]_i_16__2_n_0\
    );
\bottomR_out[7]_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(0),
      I1 => ready0,
      I2 => mulOutR(0),
      I3 => bottomR_out0(0),
      I4 => ready01_out,
      I5 => outr0(0),
      O => \bottomR_out[7]_i_17__2_n_0\
    );
\bottomR_out[7]_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => mulOutR(7),
      O => \bottomR_out[7]_i_19__2_n_0\
    );
\bottomR_out[7]_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => mulOutR(6),
      O => \bottomR_out[7]_i_20__2_n_0\
    );
\bottomR_out[7]_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => mulOutR(5),
      O => \bottomR_out[7]_i_21__2_n_0\
    );
\bottomR_out[7]_i_22__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => mulOutR(4),
      O => \bottomR_out[7]_i_22__2_n_0\
    );
\bottomR_out[7]_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => mulOutR(3),
      O => \bottomR_out[7]_i_23__2_n_0\
    );
\bottomR_out[7]_i_24__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => mulOutR(2),
      O => \bottomR_out[7]_i_24__2_n_0\
    );
\bottomR_out[7]_i_25__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => mulOutR(1),
      O => \bottomR_out[7]_i_25__2_n_0\
    );
\bottomR_out[7]_i_26__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => mulOutR(0),
      O => \bottomR_out[7]_i_26__2_n_0\
    );
\bottomR_out[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(7),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_2__0_n_0\
    );
\bottomR_out[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(6),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_3__0_n_0\
    );
\bottomR_out[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(5),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_4__0_n_0\
    );
\bottomR_out[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(4),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_5__0_n_0\
    );
\bottomR_out[7]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(3),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_6__0_n_0\
    );
\bottomR_out[7]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(2),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_7__0_n_0\
    );
\bottomR_out[7]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(1),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_8__0_n_0\
    );
\bottomR_out[7]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(0),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_9__0_n_0\
    );
\bottomR_out_reg[15]_i_18__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomR_out_reg[7]_i_18__2_n_0\,
      CI_TOP => '0',
      CO(7) => \bottomR_out_reg[15]_i_18__2_n_0\,
      CO(6) => \bottomR_out_reg[15]_i_18__2_n_1\,
      CO(5) => \bottomR_out_reg[15]_i_18__2_n_2\,
      CO(4) => \bottomR_out_reg[15]_i_18__2_n_3\,
      CO(3) => \bottomR_out_reg[15]_i_18__2_n_4\,
      CO(2) => \bottomR_out_reg[15]_i_18__2_n_5\,
      CO(1) => \bottomR_out_reg[15]_i_18__2_n_6\,
      CO(0) => \bottomR_out_reg[15]_i_18__2_n_7\,
      DI(7 downto 0) => Q(15 downto 8),
      O(7 downto 0) => bottomR_out0(15 downto 8),
      S(7) => \bottomR_out[15]_i_19__2_n_0\,
      S(6) => \bottomR_out[15]_i_20__2_n_0\,
      S(5) => \bottomR_out[15]_i_21__2_n_0\,
      S(4) => \bottomR_out[15]_i_22__2_n_0\,
      S(3) => \bottomR_out[15]_i_23__2_n_0\,
      S(2) => \bottomR_out[15]_i_24__2_n_0\,
      S(1) => \bottomR_out[15]_i_25__2_n_0\,
      S(0) => \bottomR_out[15]_i_26__2_n_0\
    );
\bottomR_out_reg[15]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomR_out_reg[7]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \bottomR_out_reg[15]_i_1__2_n_0\,
      CO(6) => \bottomR_out_reg[15]_i_1__2_n_1\,
      CO(5) => \bottomR_out_reg[15]_i_1__2_n_2\,
      CO(4) => \bottomR_out_reg[15]_i_1__2_n_3\,
      CO(3) => \bottomR_out_reg[15]_i_1__2_n_4\,
      CO(2) => \bottomR_out_reg[15]_i_1__2_n_5\,
      CO(1) => \bottomR_out_reg[15]_i_1__2_n_6\,
      CO(0) => \bottomR_out_reg[15]_i_1__2_n_7\,
      DI(7) => \bottomR_out[15]_i_2__0_n_0\,
      DI(6) => \bottomR_out[15]_i_3__0_n_0\,
      DI(5) => \bottomR_out[15]_i_4__0_n_0\,
      DI(4) => \bottomR_out[15]_i_5__0_n_0\,
      DI(3) => \bottomR_out[15]_i_6__0_n_0\,
      DI(2) => \bottomR_out[15]_i_7__0_n_0\,
      DI(1) => \bottomR_out[15]_i_8__0_n_0\,
      DI(0) => \bottomR_out[15]_i_9__0_n_0\,
      O(7 downto 0) => \out\(15 downto 8),
      S(7) => \bottomR_out[15]_i_10__2_n_0\,
      S(6) => \bottomR_out[15]_i_11__2_n_0\,
      S(5) => \bottomR_out[15]_i_12__2_n_0\,
      S(4) => \bottomR_out[15]_i_13__2_n_0\,
      S(3) => \bottomR_out[15]_i_14__2_n_0\,
      S(2) => \bottomR_out[15]_i_15__2_n_0\,
      S(1) => \bottomR_out[15]_i_16__2_n_0\,
      S(0) => \bottomR_out[15]_i_17__2_n_0\
    );
\bottomR_out_reg[23]_i_18__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomR_out_reg[15]_i_18__2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_bottomR_out_reg[23]_i_18__1_CO_UNCONNECTED\(7),
      CO(6) => \bottomR_out_reg[23]_i_18__1_n_1\,
      CO(5) => \bottomR_out_reg[23]_i_18__1_n_2\,
      CO(4) => \bottomR_out_reg[23]_i_18__1_n_3\,
      CO(3) => \bottomR_out_reg[23]_i_18__1_n_4\,
      CO(2) => \bottomR_out_reg[23]_i_18__1_n_5\,
      CO(1) => \bottomR_out_reg[23]_i_18__1_n_6\,
      CO(0) => \bottomR_out_reg[23]_i_18__1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => Q(22 downto 16),
      O(7 downto 0) => bottomR_out0(23 downto 16),
      S(7) => \bottomR_out[23]_i_19__2_n_0\,
      S(6) => \bottomR_out[23]_i_20__2_n_0\,
      S(5) => \bottomR_out[23]_i_21__2_n_0\,
      S(4) => \bottomR_out[23]_i_22__2_n_0\,
      S(3) => \bottomR_out[23]_i_23__2_n_0\,
      S(2) => \bottomR_out[23]_i_24__2_n_0\,
      S(1) => \bottomR_out[23]_i_25__2_n_0\,
      S(0) => \bottomR_out[23]_i_26__1_n_0\
    );
\bottomR_out_reg[23]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomR_out_reg[15]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_bottomR_out_reg[23]_i_1__2_CO_UNCONNECTED\(7),
      CO(6) => \bottomR_out_reg[23]_i_1__2_n_1\,
      CO(5) => \bottomR_out_reg[23]_i_1__2_n_2\,
      CO(4) => \bottomR_out_reg[23]_i_1__2_n_3\,
      CO(3) => \bottomR_out_reg[23]_i_1__2_n_4\,
      CO(2) => \bottomR_out_reg[23]_i_1__2_n_5\,
      CO(1) => \bottomR_out_reg[23]_i_1__2_n_6\,
      CO(0) => \bottomR_out_reg[23]_i_1__2_n_7\,
      DI(7) => '0',
      DI(6) => \bottomR_out[23]_i_2__0_n_0\,
      DI(5) => \bottomR_out[23]_i_3__0_n_0\,
      DI(4) => \bottomR_out[23]_i_4__0_n_0\,
      DI(3) => \bottomR_out[23]_i_5__0_n_0\,
      DI(2) => \bottomR_out[23]_i_6__0_n_0\,
      DI(1) => \bottomR_out[23]_i_7__0_n_0\,
      DI(0) => \bottomR_out[23]_i_8__0_n_0\,
      O(7 downto 0) => \out\(23 downto 16),
      S(7) => \bottomR_out[23]_i_9__2_n_0\,
      S(6) => \bottomR_out[23]_i_10__2_n_0\,
      S(5) => \bottomR_out[23]_i_11__2_n_0\,
      S(4) => \bottomR_out[23]_i_12__2_n_0\,
      S(3) => \bottomR_out[23]_i_13__2_n_0\,
      S(2) => \bottomR_out[23]_i_14__2_n_0\,
      S(1) => \bottomR_out[23]_i_15__2_n_0\,
      S(0) => \bottomR_out[23]_i_16__2_n_0\
    );
\bottomR_out_reg[7]_i_18__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \bottomR_out_reg[7]_i_18__2_n_0\,
      CO(6) => \bottomR_out_reg[7]_i_18__2_n_1\,
      CO(5) => \bottomR_out_reg[7]_i_18__2_n_2\,
      CO(4) => \bottomR_out_reg[7]_i_18__2_n_3\,
      CO(3) => \bottomR_out_reg[7]_i_18__2_n_4\,
      CO(2) => \bottomR_out_reg[7]_i_18__2_n_5\,
      CO(1) => \bottomR_out_reg[7]_i_18__2_n_6\,
      CO(0) => \bottomR_out_reg[7]_i_18__2_n_7\,
      DI(7 downto 0) => Q(7 downto 0),
      O(7 downto 0) => bottomR_out0(7 downto 0),
      S(7) => \bottomR_out[7]_i_19__2_n_0\,
      S(6) => \bottomR_out[7]_i_20__2_n_0\,
      S(5) => \bottomR_out[7]_i_21__2_n_0\,
      S(4) => \bottomR_out[7]_i_22__2_n_0\,
      S(3) => \bottomR_out[7]_i_23__2_n_0\,
      S(2) => \bottomR_out[7]_i_24__2_n_0\,
      S(1) => \bottomR_out[7]_i_25__2_n_0\,
      S(0) => \bottomR_out[7]_i_26__2_n_0\
    );
\bottomR_out_reg[7]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \bottomR_out_reg[7]_i_1__2_n_0\,
      CO(6) => \bottomR_out_reg[7]_i_1__2_n_1\,
      CO(5) => \bottomR_out_reg[7]_i_1__2_n_2\,
      CO(4) => \bottomR_out_reg[7]_i_1__2_n_3\,
      CO(3) => \bottomR_out_reg[7]_i_1__2_n_4\,
      CO(2) => \bottomR_out_reg[7]_i_1__2_n_5\,
      CO(1) => \bottomR_out_reg[7]_i_1__2_n_6\,
      CO(0) => \bottomR_out_reg[7]_i_1__2_n_7\,
      DI(7) => \bottomR_out[7]_i_2__0_n_0\,
      DI(6) => \bottomR_out[7]_i_3__0_n_0\,
      DI(5) => \bottomR_out[7]_i_4__0_n_0\,
      DI(4) => \bottomR_out[7]_i_5__0_n_0\,
      DI(3) => \bottomR_out[7]_i_6__0_n_0\,
      DI(2) => \bottomR_out[7]_i_7__0_n_0\,
      DI(1) => \bottomR_out[7]_i_8__0_n_0\,
      DI(0) => \bottomR_out[7]_i_9__0_n_0\,
      O(7 downto 0) => \out\(7 downto 0),
      S(7) => \bottomR_out[7]_i_10__2_n_0\,
      S(6) => \bottomR_out[7]_i_11__2_n_0\,
      S(5) => \bottomR_out[7]_i_12__2_n_0\,
      S(4) => \bottomR_out[7]_i_13__2_n_0\,
      S(3) => \bottomR_out[7]_i_14__2_n_0\,
      S(2) => \bottomR_out[7]_i_15__2_n_0\,
      S(1) => \bottomR_out[7]_i_16__2_n_0\,
      S(0) => \bottomR_out[7]_i_17__2_n_0\
    );
cMinusD_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => cMinusD_carry_n_0,
      CO(6) => cMinusD_carry_n_1,
      CO(5) => cMinusD_carry_n_2,
      CO(4) => cMinusD_carry_n_3,
      CO(3) => cMinusD_carry_n_4,
      CO(2) => cMinusD_carry_n_5,
      CO(1) => cMinusD_carry_n_6,
      CO(0) => cMinusD_carry_n_7,
      DI(7 downto 6) => DSP_A_B_DATA_INST(1 downto 0),
      DI(5) => DSP_A_B_DATA_INST(2),
      DI(4) => DSP_A_B_DATA_INST(0),
      DI(3) => DSP_A_B_DATA_INST(0),
      DI(2) => DSP_A_B_DATA_INST(2),
      DI(1) => DSP_A_B_DATA_INST(0),
      DI(0) => DSP_A_B_DATA_INST(2),
      O(7 downto 0) => cMinusD(10 downto 3),
      S(7) => \cMinusD_carry_i_1__2_n_0\,
      S(6) => \cMinusD_carry_i_2__1_n_0\,
      S(5) => \cMinusD_carry_i_3__2_n_0\,
      S(4) => \cMinusD_carry_i_4__2_n_0\,
      S(3) => \cMinusD_carry_i_5__1_n_0\,
      S(2) => \cMinusD_carry_i_6__2_n_0\,
      S(1) => \cMinusD_carry_i_7__1_n_0\,
      S(0) => \cMinusD_carry_i_8__0_n_0\
    );
\cMinusD_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => cMinusD_carry_n_0,
      CI_TOP => '0',
      CO(7) => \cMinusD_carry__0_n_0\,
      CO(6) => \cMinusD_carry__0_n_1\,
      CO(5) => \cMinusD_carry__0_n_2\,
      CO(4) => \cMinusD_carry__0_n_3\,
      CO(3) => \cMinusD_carry__0_n_4\,
      CO(2) => \cMinusD_carry__0_n_5\,
      CO(1) => \cMinusD_carry__0_n_6\,
      CO(0) => \cMinusD_carry__0_n_7\,
      DI(7) => DSP_A_B_DATA_INST(2),
      DI(6) => DSP_A_B_DATA_INST(2),
      DI(5) => DSP_A_B_DATA_INST(2),
      DI(4) => DSP_A_B_DATA_INST(2),
      DI(3) => DSP_A_B_DATA_INST(2),
      DI(2) => DSP_A_B_DATA_INST(2),
      DI(1) => DSP_A_B_DATA_INST(2),
      DI(0) => DSP_A_B_DATA_INST(2),
      O(7 downto 0) => cMinusD(18 downto 11),
      S(7) => \cMinusD_carry__0_i_1__2_n_0\,
      S(6) => \cMinusD_carry__0_i_2__2_n_0\,
      S(5) => \cMinusD_carry__0_i_3__2_n_0\,
      S(4) => \cMinusD_carry__0_i_4__2_n_0\,
      S(3) => \cMinusD_carry__0_i_5__2_n_0\,
      S(2) => \cMinusD_carry__0_i_6__2_n_0\,
      S(1) => \cMinusD_carry__0_i_7__2_n_0\,
      S(0) => \cMinusD_carry__0_i_8__2_n_0\
    );
\cMinusD_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__0_i_1__2_n_0\
    );
\cMinusD_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__0_i_2__2_n_0\
    );
\cMinusD_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__0_i_3__2_n_0\
    );
\cMinusD_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__0_i_4__2_n_0\
    );
\cMinusD_carry__0_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__0_i_5__2_n_0\
    );
\cMinusD_carry__0_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__0_i_6__2_n_0\
    );
\cMinusD_carry__0_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__0_i_7__2_n_0\
    );
\cMinusD_carry__0_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__0_i_8__2_n_0\
    );
\cMinusD_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \cMinusD_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_cMinusD_carry__1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \cMinusD_carry__1_n_4\,
      CO(2) => \cMinusD_carry__1_n_5\,
      CO(1) => \cMinusD_carry__1_n_6\,
      CO(0) => \cMinusD_carry__1_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DSP_A_B_DATA_INST(2),
      DI(2) => DSP_A_B_DATA_INST(2),
      DI(1) => DSP_A_B_DATA_INST(2),
      DI(0) => DSP_A_B_DATA_INST(2),
      O(7 downto 5) => \NLW_cMinusD_carry__1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => cMinusD(23 downto 19),
      S(7 downto 5) => B"000",
      S(4) => \cMinusD_carry__1_i_1__2_n_0\,
      S(3) => \cMinusD_carry__1_i_2__2_n_0\,
      S(2) => \cMinusD_carry__1_i_3__2_n_0\,
      S(1) => \cMinusD_carry__1_i_4__2_n_0\,
      S(0) => \cMinusD_carry__1_i_5__2_n_0\
    );
\cMinusD_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__1_i_1__2_n_0\
    );
\cMinusD_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__1_i_2__2_n_0\
    );
\cMinusD_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__1_i_3__2_n_0\
    );
\cMinusD_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__1_i_4__2_n_0\
    );
\cMinusD_carry__1_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__1_i_5__2_n_0\
    );
\cMinusD_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(1),
      I1 => mul2I_0(0),
      O => \cMinusD_carry_i_1__2_n_0\
    );
\cMinusD_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      O => \cMinusD_carry_i_2__1_n_0\
    );
\cMinusD_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I(0),
      O => \cMinusD_carry_i_3__2_n_0\
    );
\cMinusD_carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      O => \cMinusD_carry_i_4__2_n_0\
    );
\cMinusD_carry_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      O => \cMinusD_carry_i_5__1_n_0\
    );
\cMinusD_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I(0),
      O => \cMinusD_carry_i_6__2_n_0\
    );
\cMinusD_carry_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      O => \cMinusD_carry_i_7__1_n_0\
    );
\cMinusD_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I(0),
      O => \cMinusD_carry_i_8__0_n_0\
    );
cMinusDtimesA0: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^a\(23),
      A(28) => \^a\(23),
      A(27) => \^a\(23),
      A(26) => \^a\(23),
      A(25) => \^a\(23),
      A(24) => \^a\(23),
      A(23 downto 0) => \^a\(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cMinusDtimesA0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 3) => cMinusD(16 downto 3),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cMinusDtimesA0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cMinusDtimesA0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cMinusDtimesA0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cMinusDtimesA0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_cMinusDtimesA0_OVERFLOW_UNCONNECTED,
      P(47) => cMinusDtimesA0_n_58,
      P(46) => cMinusDtimesA0_n_59,
      P(45) => cMinusDtimesA0_n_60,
      P(44) => cMinusDtimesA0_n_61,
      P(43) => cMinusDtimesA0_n_62,
      P(42) => cMinusDtimesA0_n_63,
      P(41) => cMinusDtimesA0_n_64,
      P(40) => cMinusDtimesA0_n_65,
      P(39) => cMinusDtimesA0_n_66,
      P(38) => cMinusDtimesA0_n_67,
      P(37) => cMinusDtimesA0_n_68,
      P(36) => cMinusDtimesA0_n_69,
      P(35) => cMinusDtimesA0_n_70,
      P(34) => cMinusDtimesA0_n_71,
      P(33) => cMinusDtimesA0_n_72,
      P(32) => cMinusDtimesA0_n_73,
      P(31) => cMinusDtimesA0_n_74,
      P(30) => cMinusDtimesA0_n_75,
      P(29) => cMinusDtimesA0_n_76,
      P(28) => cMinusDtimesA0_n_77,
      P(27) => cMinusDtimesA0_n_78,
      P(26) => cMinusDtimesA0_n_79,
      P(25) => cMinusDtimesA0_n_80,
      P(24) => cMinusDtimesA0_n_81,
      P(23) => cMinusDtimesA0_n_82,
      P(22) => cMinusDtimesA0_n_83,
      P(21) => cMinusDtimesA0_n_84,
      P(20) => cMinusDtimesA0_n_85,
      P(19) => cMinusDtimesA0_n_86,
      P(18) => cMinusDtimesA0_n_87,
      P(17) => cMinusDtimesA0_n_88,
      P(16) => cMinusDtimesA0_n_89,
      P(15) => cMinusDtimesA0_n_90,
      P(14) => cMinusDtimesA0_n_91,
      P(13) => cMinusDtimesA0_n_92,
      P(12) => cMinusDtimesA0_n_93,
      P(11) => cMinusDtimesA0_n_94,
      P(10) => cMinusDtimesA0_n_95,
      P(9) => cMinusDtimesA0_n_96,
      P(8) => cMinusDtimesA0_n_97,
      P(7) => cMinusDtimesA0_n_98,
      P(6) => cMinusDtimesA0_n_99,
      P(5) => cMinusDtimesA0_n_100,
      P(4) => cMinusDtimesA0_n_101,
      P(3) => cMinusDtimesA0_n_102,
      P(2) => cMinusDtimesA0_n_103,
      P(1) => cMinusDtimesA0_n_104,
      P(0) => cMinusDtimesA0_n_105,
      PATTERNBDETECT => NLW_cMinusDtimesA0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cMinusDtimesA0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => cMinusDtimesA0_n_106,
      PCOUT(46) => cMinusDtimesA0_n_107,
      PCOUT(45) => cMinusDtimesA0_n_108,
      PCOUT(44) => cMinusDtimesA0_n_109,
      PCOUT(43) => cMinusDtimesA0_n_110,
      PCOUT(42) => cMinusDtimesA0_n_111,
      PCOUT(41) => cMinusDtimesA0_n_112,
      PCOUT(40) => cMinusDtimesA0_n_113,
      PCOUT(39) => cMinusDtimesA0_n_114,
      PCOUT(38) => cMinusDtimesA0_n_115,
      PCOUT(37) => cMinusDtimesA0_n_116,
      PCOUT(36) => cMinusDtimesA0_n_117,
      PCOUT(35) => cMinusDtimesA0_n_118,
      PCOUT(34) => cMinusDtimesA0_n_119,
      PCOUT(33) => cMinusDtimesA0_n_120,
      PCOUT(32) => cMinusDtimesA0_n_121,
      PCOUT(31) => cMinusDtimesA0_n_122,
      PCOUT(30) => cMinusDtimesA0_n_123,
      PCOUT(29) => cMinusDtimesA0_n_124,
      PCOUT(28) => cMinusDtimesA0_n_125,
      PCOUT(27) => cMinusDtimesA0_n_126,
      PCOUT(26) => cMinusDtimesA0_n_127,
      PCOUT(25) => cMinusDtimesA0_n_128,
      PCOUT(24) => cMinusDtimesA0_n_129,
      PCOUT(23) => cMinusDtimesA0_n_130,
      PCOUT(22) => cMinusDtimesA0_n_131,
      PCOUT(21) => cMinusDtimesA0_n_132,
      PCOUT(20) => cMinusDtimesA0_n_133,
      PCOUT(19) => cMinusDtimesA0_n_134,
      PCOUT(18) => cMinusDtimesA0_n_135,
      PCOUT(17) => cMinusDtimesA0_n_136,
      PCOUT(16) => cMinusDtimesA0_n_137,
      PCOUT(15) => cMinusDtimesA0_n_138,
      PCOUT(14) => cMinusDtimesA0_n_139,
      PCOUT(13) => cMinusDtimesA0_n_140,
      PCOUT(12) => cMinusDtimesA0_n_141,
      PCOUT(11) => cMinusDtimesA0_n_142,
      PCOUT(10) => cMinusDtimesA0_n_143,
      PCOUT(9) => cMinusDtimesA0_n_144,
      PCOUT(8) => cMinusDtimesA0_n_145,
      PCOUT(7) => cMinusDtimesA0_n_146,
      PCOUT(6) => cMinusDtimesA0_n_147,
      PCOUT(5) => cMinusDtimesA0_n_148,
      PCOUT(4) => cMinusDtimesA0_n_149,
      PCOUT(3) => cMinusDtimesA0_n_150,
      PCOUT(2) => cMinusDtimesA0_n_151,
      PCOUT(1) => cMinusDtimesA0_n_152,
      PCOUT(0) => cMinusDtimesA0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cMinusDtimesA0_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_cMinusDtimesA0_XOROUT_UNCONNECTED(7 downto 0)
    );
\cMinusDtimesA0_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(14),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(38),
      O => \^a\(14)
    );
\cMinusDtimesA0_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(13),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(37),
      O => \^a\(13)
    );
\cMinusDtimesA0_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(12),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(36),
      O => \^a\(12)
    );
\cMinusDtimesA0_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(11),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(35),
      O => \^a\(11)
    );
\cMinusDtimesA0_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(10),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(34),
      O => \^a\(10)
    );
\cMinusDtimesA0_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(9),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(33),
      O => \^a\(9)
    );
\cMinusDtimesA0_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(8),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(32),
      O => \^a\(8)
    );
\cMinusDtimesA0_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(7),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(31),
      O => \^a\(7)
    );
\cMinusDtimesA0_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(6),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(30),
      O => \^a\(6)
    );
\cMinusDtimesA0_i_19__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(5),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(29),
      O => \^a\(5)
    );
\cMinusDtimesA0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(23),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(47),
      O => \^a\(23)
    );
\cMinusDtimesA0_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(4),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(28),
      O => \^a\(4)
    );
\cMinusDtimesA0_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(3),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(27),
      O => \^a\(3)
    );
\cMinusDtimesA0_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(2),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(26),
      O => \^a\(2)
    );
\cMinusDtimesA0_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(1),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(25),
      O => \^a\(1)
    );
\cMinusDtimesA0_i_24__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(0),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(24),
      O => \^a\(0)
    );
\cMinusDtimesA0_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \but2I_reg[3][23]\,
      I1 => \partialFftSizeBit__0\(1),
      I2 => \partialFftSizeBit__0\(0),
      O => \^partialfftsizebit_reg[1]_0\
    );
\cMinusDtimesA0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(22),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(46),
      O => \^a\(22)
    );
\cMinusDtimesA0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(21),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(45),
      O => \^a\(21)
    );
\cMinusDtimesA0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(20),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(44),
      O => \^a\(20)
    );
\cMinusDtimesA0_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(19),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(43),
      O => \^a\(19)
    );
\cMinusDtimesA0_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(18),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(42),
      O => \^a\(18)
    );
\cMinusDtimesA0_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(17),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(41),
      O => \^a\(17)
    );
\cMinusDtimesA0_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(16),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(40),
      O => \^a\(16)
    );
\cMinusDtimesA0_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(15),
      I1 => \^partialfftsizebit_reg[1]_0\,
      I2 => dataI(39),
      O => \^a\(15)
    );
cMinusDtimesA_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^a\(16),
      A(28) => \^a\(16),
      A(27) => \^a\(16),
      A(26) => \^a\(16),
      A(25) => \^a\(16),
      A(24) => \^a\(16),
      A(23) => \^a\(16),
      A(22) => \^a\(16),
      A(21) => \^a\(16),
      A(20) => \^a\(16),
      A(19) => \^a\(16),
      A(18) => \^a\(16),
      A(17) => \^a\(16),
      A(16 downto 0) => \^a\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cMinusDtimesA_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => cMinusD(23),
      B(16) => cMinusD(23),
      B(15) => cMinusD(23),
      B(14) => cMinusD(23),
      B(13) => cMinusD(23),
      B(12) => cMinusD(23),
      B(11) => cMinusD(23),
      B(10) => cMinusD(23),
      B(9) => cMinusD(23),
      B(8) => cMinusD(23),
      B(7) => cMinusD(23),
      B(6 downto 0) => cMinusD(23 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cMinusDtimesA_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cMinusDtimesA_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cMinusDtimesA_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => cMinusDtimesA,
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cMinusDtimesA_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_cMinusDtimesA_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_cMinusDtimesA_reg_P_UNCONNECTED(47 downto 17),
      P(16 downto 0) => outr0(23 downto 7),
      PATTERNBDETECT => NLW_cMinusDtimesA_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cMinusDtimesA_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => cMinusDtimesA0_n_106,
      PCIN(46) => cMinusDtimesA0_n_107,
      PCIN(45) => cMinusDtimesA0_n_108,
      PCIN(44) => cMinusDtimesA0_n_109,
      PCIN(43) => cMinusDtimesA0_n_110,
      PCIN(42) => cMinusDtimesA0_n_111,
      PCIN(41) => cMinusDtimesA0_n_112,
      PCIN(40) => cMinusDtimesA0_n_113,
      PCIN(39) => cMinusDtimesA0_n_114,
      PCIN(38) => cMinusDtimesA0_n_115,
      PCIN(37) => cMinusDtimesA0_n_116,
      PCIN(36) => cMinusDtimesA0_n_117,
      PCIN(35) => cMinusDtimesA0_n_118,
      PCIN(34) => cMinusDtimesA0_n_119,
      PCIN(33) => cMinusDtimesA0_n_120,
      PCIN(32) => cMinusDtimesA0_n_121,
      PCIN(31) => cMinusDtimesA0_n_122,
      PCIN(30) => cMinusDtimesA0_n_123,
      PCIN(29) => cMinusDtimesA0_n_124,
      PCIN(28) => cMinusDtimesA0_n_125,
      PCIN(27) => cMinusDtimesA0_n_126,
      PCIN(26) => cMinusDtimesA0_n_127,
      PCIN(25) => cMinusDtimesA0_n_128,
      PCIN(24) => cMinusDtimesA0_n_129,
      PCIN(23) => cMinusDtimesA0_n_130,
      PCIN(22) => cMinusDtimesA0_n_131,
      PCIN(21) => cMinusDtimesA0_n_132,
      PCIN(20) => cMinusDtimesA0_n_133,
      PCIN(19) => cMinusDtimesA0_n_134,
      PCIN(18) => cMinusDtimesA0_n_135,
      PCIN(17) => cMinusDtimesA0_n_136,
      PCIN(16) => cMinusDtimesA0_n_137,
      PCIN(15) => cMinusDtimesA0_n_138,
      PCIN(14) => cMinusDtimesA0_n_139,
      PCIN(13) => cMinusDtimesA0_n_140,
      PCIN(12) => cMinusDtimesA0_n_141,
      PCIN(11) => cMinusDtimesA0_n_142,
      PCIN(10) => cMinusDtimesA0_n_143,
      PCIN(9) => cMinusDtimesA0_n_144,
      PCIN(8) => cMinusDtimesA0_n_145,
      PCIN(7) => cMinusDtimesA0_n_146,
      PCIN(6) => cMinusDtimesA0_n_147,
      PCIN(5) => cMinusDtimesA0_n_148,
      PCIN(4) => cMinusDtimesA0_n_149,
      PCIN(3) => cMinusDtimesA0_n_150,
      PCIN(2) => cMinusDtimesA0_n_151,
      PCIN(1) => cMinusDtimesA0_n_152,
      PCIN(0) => cMinusDtimesA0_n_153,
      PCOUT(47 downto 0) => NLW_cMinusDtimesA_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cMinusDtimesA_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_cMinusDtimesA_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\cMinusDtimesA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_95,
      Q => outr0(0),
      R => '0'
    );
\cMinusDtimesA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_94,
      Q => outr0(1),
      R => '0'
    );
\cMinusDtimesA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_93,
      Q => outr0(2),
      R => '0'
    );
\cMinusDtimesA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_92,
      Q => outr0(3),
      R => '0'
    );
\cMinusDtimesA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_91,
      Q => outr0(4),
      R => '0'
    );
\cMinusDtimesA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_90,
      Q => outr0(5),
      R => '0'
    );
\cMinusDtimesA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_89,
      Q => outr0(6),
      R => '0'
    );
cPlusDtimesB0: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^dataq_reg[7][23]\(23),
      A(28) => \^dataq_reg[7][23]\(23),
      A(27) => \^dataq_reg[7][23]\(23),
      A(26) => \^dataq_reg[7][23]\(23),
      A(25) => \^dataq_reg[7][23]\(23),
      A(24) => \^dataq_reg[7][23]\(23),
      A(23 downto 0) => \^dataq_reg[7][23]\(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cPlusDtimesB0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 3) => cPlusD(16 downto 3),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cPlusDtimesB0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cPlusDtimesB0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cPlusDtimesB0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cPlusDtimesB0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_cPlusDtimesB0_OVERFLOW_UNCONNECTED,
      P(47) => cPlusDtimesB0_n_58,
      P(46) => cPlusDtimesB0_n_59,
      P(45) => cPlusDtimesB0_n_60,
      P(44) => cPlusDtimesB0_n_61,
      P(43) => cPlusDtimesB0_n_62,
      P(42) => cPlusDtimesB0_n_63,
      P(41) => cPlusDtimesB0_n_64,
      P(40) => cPlusDtimesB0_n_65,
      P(39) => cPlusDtimesB0_n_66,
      P(38) => cPlusDtimesB0_n_67,
      P(37) => cPlusDtimesB0_n_68,
      P(36) => cPlusDtimesB0_n_69,
      P(35) => cPlusDtimesB0_n_70,
      P(34) => cPlusDtimesB0_n_71,
      P(33) => cPlusDtimesB0_n_72,
      P(32) => cPlusDtimesB0_n_73,
      P(31) => cPlusDtimesB0_n_74,
      P(30) => cPlusDtimesB0_n_75,
      P(29) => cPlusDtimesB0_n_76,
      P(28) => cPlusDtimesB0_n_77,
      P(27) => cPlusDtimesB0_n_78,
      P(26) => cPlusDtimesB0_n_79,
      P(25) => cPlusDtimesB0_n_80,
      P(24) => cPlusDtimesB0_n_81,
      P(23) => cPlusDtimesB0_n_82,
      P(22) => cPlusDtimesB0_n_83,
      P(21) => cPlusDtimesB0_n_84,
      P(20) => cPlusDtimesB0_n_85,
      P(19) => cPlusDtimesB0_n_86,
      P(18) => cPlusDtimesB0_n_87,
      P(17) => cPlusDtimesB0_n_88,
      P(16) => cPlusDtimesB0_n_89,
      P(15) => cPlusDtimesB0_n_90,
      P(14) => cPlusDtimesB0_n_91,
      P(13) => cPlusDtimesB0_n_92,
      P(12) => cPlusDtimesB0_n_93,
      P(11) => cPlusDtimesB0_n_94,
      P(10) => cPlusDtimesB0_n_95,
      P(9) => cPlusDtimesB0_n_96,
      P(8) => cPlusDtimesB0_n_97,
      P(7) => cPlusDtimesB0_n_98,
      P(6) => cPlusDtimesB0_n_99,
      P(5) => cPlusDtimesB0_n_100,
      P(4) => cPlusDtimesB0_n_101,
      P(3) => cPlusDtimesB0_n_102,
      P(2) => cPlusDtimesB0_n_103,
      P(1) => cPlusDtimesB0_n_104,
      P(0) => cPlusDtimesB0_n_105,
      PATTERNBDETECT => NLW_cPlusDtimesB0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cPlusDtimesB0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => cPlusDtimesB0_n_106,
      PCOUT(46) => cPlusDtimesB0_n_107,
      PCOUT(45) => cPlusDtimesB0_n_108,
      PCOUT(44) => cPlusDtimesB0_n_109,
      PCOUT(43) => cPlusDtimesB0_n_110,
      PCOUT(42) => cPlusDtimesB0_n_111,
      PCOUT(41) => cPlusDtimesB0_n_112,
      PCOUT(40) => cPlusDtimesB0_n_113,
      PCOUT(39) => cPlusDtimesB0_n_114,
      PCOUT(38) => cPlusDtimesB0_n_115,
      PCOUT(37) => cPlusDtimesB0_n_116,
      PCOUT(36) => cPlusDtimesB0_n_117,
      PCOUT(35) => cPlusDtimesB0_n_118,
      PCOUT(34) => cPlusDtimesB0_n_119,
      PCOUT(33) => cPlusDtimesB0_n_120,
      PCOUT(32) => cPlusDtimesB0_n_121,
      PCOUT(31) => cPlusDtimesB0_n_122,
      PCOUT(30) => cPlusDtimesB0_n_123,
      PCOUT(29) => cPlusDtimesB0_n_124,
      PCOUT(28) => cPlusDtimesB0_n_125,
      PCOUT(27) => cPlusDtimesB0_n_126,
      PCOUT(26) => cPlusDtimesB0_n_127,
      PCOUT(25) => cPlusDtimesB0_n_128,
      PCOUT(24) => cPlusDtimesB0_n_129,
      PCOUT(23) => cPlusDtimesB0_n_130,
      PCOUT(22) => cPlusDtimesB0_n_131,
      PCOUT(21) => cPlusDtimesB0_n_132,
      PCOUT(20) => cPlusDtimesB0_n_133,
      PCOUT(19) => cPlusDtimesB0_n_134,
      PCOUT(18) => cPlusDtimesB0_n_135,
      PCOUT(17) => cPlusDtimesB0_n_136,
      PCOUT(16) => cPlusDtimesB0_n_137,
      PCOUT(15) => cPlusDtimesB0_n_138,
      PCOUT(14) => cPlusDtimesB0_n_139,
      PCOUT(13) => cPlusDtimesB0_n_140,
      PCOUT(12) => cPlusDtimesB0_n_141,
      PCOUT(11) => cPlusDtimesB0_n_142,
      PCOUT(10) => cPlusDtimesB0_n_143,
      PCOUT(9) => cPlusDtimesB0_n_144,
      PCOUT(8) => cPlusDtimesB0_n_145,
      PCOUT(7) => cPlusDtimesB0_n_146,
      PCOUT(6) => cPlusDtimesB0_n_147,
      PCOUT(5) => cPlusDtimesB0_n_148,
      PCOUT(4) => cPlusDtimesB0_n_149,
      PCOUT(3) => cPlusDtimesB0_n_150,
      PCOUT(2) => cPlusDtimesB0_n_151,
      PCOUT(1) => cPlusDtimesB0_n_152,
      PCOUT(0) => cPlusDtimesB0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cPlusDtimesB0_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_cPlusDtimesB0_XOROUT_UNCONNECTED(7 downto 0)
    );
\cPlusDtimesB0_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(16),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(40),
      O => \^dataq_reg[7][23]\(16)
    );
\cPlusDtimesB0_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(15),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(39),
      O => \^dataq_reg[7][23]\(15)
    );
\cPlusDtimesB0_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(14),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(38),
      O => \^dataq_reg[7][23]\(14)
    );
\cPlusDtimesB0_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(13),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(37),
      O => \^dataq_reg[7][23]\(13)
    );
\cPlusDtimesB0_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(12),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(36),
      O => \^dataq_reg[7][23]\(12)
    );
\cPlusDtimesB0_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(11),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(35),
      O => \^dataq_reg[7][23]\(11)
    );
\cPlusDtimesB0_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(10),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(34),
      O => \^dataq_reg[7][23]\(10)
    );
\cPlusDtimesB0_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(9),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(33),
      O => \^dataq_reg[7][23]\(9)
    );
\cPlusDtimesB0_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(8),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(32),
      O => \^dataq_reg[7][23]\(8)
    );
\cPlusDtimesB0_i_19__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(7),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(31),
      O => \^dataq_reg[7][23]\(7)
    );
\cPlusDtimesB0_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \cPlusDtimesB0_i_2__2_n_0\,
      CI_TOP => '0',
      CO(7) => \cPlusDtimesB0_i_1__2_n_0\,
      CO(6) => \cPlusDtimesB0_i_1__2_n_1\,
      CO(5) => \cPlusDtimesB0_i_1__2_n_2\,
      CO(4) => \cPlusDtimesB0_i_1__2_n_3\,
      CO(3) => \cPlusDtimesB0_i_1__2_n_4\,
      CO(2) => \cPlusDtimesB0_i_1__2_n_5\,
      CO(1) => \cPlusDtimesB0_i_1__2_n_6\,
      CO(0) => \cPlusDtimesB0_i_1__2_n_7\,
      DI(7) => DSP_A_B_DATA_INST(2),
      DI(6) => DSP_A_B_DATA_INST(2),
      DI(5) => DSP_A_B_DATA_INST(2),
      DI(4) => DSP_A_B_DATA_INST(2),
      DI(3) => DSP_A_B_DATA_INST(2),
      DI(2) => DSP_A_B_DATA_INST(2),
      DI(1) => DSP_A_B_DATA_INST(2),
      DI(0) => DSP_A_B_DATA_INST(2),
      O(7 downto 0) => cPlusD(18 downto 11),
      S(7) => \cPlusDtimesB0_i_27__2_n_0\,
      S(6) => \cPlusDtimesB0_i_28__2_n_0\,
      S(5) => \cPlusDtimesB0_i_29__2_n_0\,
      S(4) => \cPlusDtimesB0_i_30__1_n_0\,
      S(3) => \cPlusDtimesB0_i_31__1_n_0\,
      S(2) => \cPlusDtimesB0_i_32__1_n_0\,
      S(1) => \cPlusDtimesB0_i_33__1_n_0\,
      S(0) => \cPlusDtimesB0_i_34__1_n_0\
    );
\cPlusDtimesB0_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(6),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(30),
      O => \^dataq_reg[7][23]\(6)
    );
\cPlusDtimesB0_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(5),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(29),
      O => \^dataq_reg[7][23]\(5)
    );
\cPlusDtimesB0_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(4),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(28),
      O => \^dataq_reg[7][23]\(4)
    );
\cPlusDtimesB0_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(3),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(27),
      O => \^dataq_reg[7][23]\(3)
    );
\cPlusDtimesB0_i_24__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(2),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(26),
      O => \^dataq_reg[7][23]\(2)
    );
\cPlusDtimesB0_i_25__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(1),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(25),
      O => \^dataq_reg[7][23]\(1)
    );
\cPlusDtimesB0_i_26__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(0),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(24),
      O => \^dataq_reg[7][23]\(0)
    );
\cPlusDtimesB0_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB0_i_27__2_n_0\
    );
\cPlusDtimesB0_i_28__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB0_i_28__2_n_0\
    );
cPlusDtimesB0_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \but2I_reg[3][23]\,
      I1 => \partialFftSizeBit__0\(1),
      I2 => \partialFftSizeBit__0\(0),
      O => \^partialfftsizebit_reg[1]\
    );
\cPlusDtimesB0_i_29__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB0_i_29__2_n_0\
    );
\cPlusDtimesB0_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => mul2I(0),
      CI_TOP => '0',
      CO(7) => \cPlusDtimesB0_i_2__2_n_0\,
      CO(6) => \cPlusDtimesB0_i_2__2_n_1\,
      CO(5) => \cPlusDtimesB0_i_2__2_n_2\,
      CO(4) => \cPlusDtimesB0_i_2__2_n_3\,
      CO(3) => \cPlusDtimesB0_i_2__2_n_4\,
      CO(2) => \cPlusDtimesB0_i_2__2_n_5\,
      CO(1) => \cPlusDtimesB0_i_2__2_n_6\,
      CO(0) => \cPlusDtimesB0_i_2__2_n_7\,
      DI(7 downto 6) => DSP_A_B_DATA_INST(1 downto 0),
      DI(5) => DSP_A_B_DATA_INST(2),
      DI(4) => DSP_A_B_DATA_INST(0),
      DI(3) => DSP_A_B_DATA_INST(0),
      DI(2) => DSP_A_B_DATA_INST(2),
      DI(1) => DSP_A_B_DATA_INST(0),
      DI(0) => DSP_A_B_DATA_INST(2),
      O(7 downto 0) => cPlusD(10 downto 3),
      S(7) => \cPlusDtimesB0_i_35__1_n_0\,
      S(6) => DSP_A_B_DATA_INST(0),
      S(5) => DSP_A_B_DATA_INST_0(2),
      S(4) => DSP_A_B_DATA_INST(0),
      S(3) => DSP_A_B_DATA_INST(0),
      S(2) => DSP_A_B_DATA_INST_0(1),
      S(1) => DSP_A_B_DATA_INST(0),
      S(0) => DSP_A_B_DATA_INST_0(0)
    );
\cPlusDtimesB0_i_30__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB0_i_30__1_n_0\
    );
\cPlusDtimesB0_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB0_i_31__1_n_0\
    );
\cPlusDtimesB0_i_32__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB0_i_32__1_n_0\
    );
\cPlusDtimesB0_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB0_i_33__1_n_0\
    );
\cPlusDtimesB0_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB0_i_34__1_n_0\
    );
\cPlusDtimesB0_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(1),
      O => \cPlusDtimesB0_i_35__1_n_0\
    );
\cPlusDtimesB0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(23),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(47),
      O => \^dataq_reg[7][23]\(23)
    );
\cPlusDtimesB0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(22),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(46),
      O => \^dataq_reg[7][23]\(22)
    );
\cPlusDtimesB0_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(21),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(45),
      O => \^dataq_reg[7][23]\(21)
    );
\cPlusDtimesB0_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(20),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(44),
      O => \^dataq_reg[7][23]\(20)
    );
\cPlusDtimesB0_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(19),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(43),
      O => \^dataq_reg[7][23]\(19)
    );
\cPlusDtimesB0_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(18),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(42),
      O => \^dataq_reg[7][23]\(18)
    );
\cPlusDtimesB0_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(17),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => dataQ(41),
      O => \^dataq_reg[7][23]\(17)
    );
cPlusDtimesB_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^dataq_reg[7][23]\(16),
      A(28) => \^dataq_reg[7][23]\(16),
      A(27) => \^dataq_reg[7][23]\(16),
      A(26) => \^dataq_reg[7][23]\(16),
      A(25) => \^dataq_reg[7][23]\(16),
      A(24) => \^dataq_reg[7][23]\(16),
      A(23) => \^dataq_reg[7][23]\(16),
      A(22) => \^dataq_reg[7][23]\(16),
      A(21) => \^dataq_reg[7][23]\(16),
      A(20) => \^dataq_reg[7][23]\(16),
      A(19) => \^dataq_reg[7][23]\(16),
      A(18) => \^dataq_reg[7][23]\(16),
      A(17) => \^dataq_reg[7][23]\(16),
      A(16 downto 0) => \^dataq_reg[7][23]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cPlusDtimesB_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => cPlusD(23),
      B(16) => cPlusD(23),
      B(15) => cPlusD(23),
      B(14) => cPlusD(23),
      B(13) => cPlusD(23),
      B(12) => cPlusD(23),
      B(11) => cPlusD(23),
      B(10) => cPlusD(23),
      B(9) => cPlusD(23),
      B(8) => cPlusD(23),
      B(7) => cPlusD(23),
      B(6 downto 0) => cPlusD(23 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cPlusDtimesB_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cPlusDtimesB_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cPlusDtimesB_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ready0_0,
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cPlusDtimesB_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_cPlusDtimesB_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_cPlusDtimesB_reg_P_UNCONNECTED(47 downto 17),
      P(16 downto 0) => outi0(23 downto 7),
      PATTERNBDETECT => NLW_cPlusDtimesB_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cPlusDtimesB_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => cPlusDtimesB0_n_106,
      PCIN(46) => cPlusDtimesB0_n_107,
      PCIN(45) => cPlusDtimesB0_n_108,
      PCIN(44) => cPlusDtimesB0_n_109,
      PCIN(43) => cPlusDtimesB0_n_110,
      PCIN(42) => cPlusDtimesB0_n_111,
      PCIN(41) => cPlusDtimesB0_n_112,
      PCIN(40) => cPlusDtimesB0_n_113,
      PCIN(39) => cPlusDtimesB0_n_114,
      PCIN(38) => cPlusDtimesB0_n_115,
      PCIN(37) => cPlusDtimesB0_n_116,
      PCIN(36) => cPlusDtimesB0_n_117,
      PCIN(35) => cPlusDtimesB0_n_118,
      PCIN(34) => cPlusDtimesB0_n_119,
      PCIN(33) => cPlusDtimesB0_n_120,
      PCIN(32) => cPlusDtimesB0_n_121,
      PCIN(31) => cPlusDtimesB0_n_122,
      PCIN(30) => cPlusDtimesB0_n_123,
      PCIN(29) => cPlusDtimesB0_n_124,
      PCIN(28) => cPlusDtimesB0_n_125,
      PCIN(27) => cPlusDtimesB0_n_126,
      PCIN(26) => cPlusDtimesB0_n_127,
      PCIN(25) => cPlusDtimesB0_n_128,
      PCIN(24) => cPlusDtimesB0_n_129,
      PCIN(23) => cPlusDtimesB0_n_130,
      PCIN(22) => cPlusDtimesB0_n_131,
      PCIN(21) => cPlusDtimesB0_n_132,
      PCIN(20) => cPlusDtimesB0_n_133,
      PCIN(19) => cPlusDtimesB0_n_134,
      PCIN(18) => cPlusDtimesB0_n_135,
      PCIN(17) => cPlusDtimesB0_n_136,
      PCIN(16) => cPlusDtimesB0_n_137,
      PCIN(15) => cPlusDtimesB0_n_138,
      PCIN(14) => cPlusDtimesB0_n_139,
      PCIN(13) => cPlusDtimesB0_n_140,
      PCIN(12) => cPlusDtimesB0_n_141,
      PCIN(11) => cPlusDtimesB0_n_142,
      PCIN(10) => cPlusDtimesB0_n_143,
      PCIN(9) => cPlusDtimesB0_n_144,
      PCIN(8) => cPlusDtimesB0_n_145,
      PCIN(7) => cPlusDtimesB0_n_146,
      PCIN(6) => cPlusDtimesB0_n_147,
      PCIN(5) => cPlusDtimesB0_n_148,
      PCIN(4) => cPlusDtimesB0_n_149,
      PCIN(3) => cPlusDtimesB0_n_150,
      PCIN(2) => cPlusDtimesB0_n_151,
      PCIN(1) => cPlusDtimesB0_n_152,
      PCIN(0) => cPlusDtimesB0_n_153,
      PCOUT(47 downto 0) => NLW_cPlusDtimesB_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cPlusDtimesB_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_cPlusDtimesB_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\cPlusDtimesB_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_95,
      Q => outi0(0),
      R => '0'
    );
\cPlusDtimesB_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_94,
      Q => outi0(1),
      R => '0'
    );
\cPlusDtimesB_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_93,
      Q => outi0(2),
      R => '0'
    );
\cPlusDtimesB_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_92,
      Q => outi0(3),
      R => '0'
    );
\cPlusDtimesB_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_91,
      Q => outi0(4),
      R => '0'
    );
\cPlusDtimesB_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_90,
      Q => outi0(5),
      R => '0'
    );
\cPlusDtimesB_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_89,
      Q => outi0(6),
      R => '0'
    );
\cPlusDtimesB_reg_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \cPlusDtimesB0_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_cPlusDtimesB_reg_i_1__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \cPlusDtimesB_reg_i_1__2_n_4\,
      CO(2) => \cPlusDtimesB_reg_i_1__2_n_5\,
      CO(1) => \cPlusDtimesB_reg_i_1__2_n_6\,
      CO(0) => \cPlusDtimesB_reg_i_1__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DSP_A_B_DATA_INST(2),
      DI(2) => DSP_A_B_DATA_INST(2),
      DI(1) => DSP_A_B_DATA_INST(2),
      DI(0) => DSP_A_B_DATA_INST(2),
      O(7 downto 5) => \NLW_cPlusDtimesB_reg_i_1__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => cPlusD(23 downto 19),
      S(7 downto 5) => B"000",
      S(4) => \cPlusDtimesB_reg_i_2__1_n_0\,
      S(3) => \cPlusDtimesB_reg_i_3__1_n_0\,
      S(2) => \cPlusDtimesB_reg_i_4__1_n_0\,
      S(1) => \cPlusDtimesB_reg_i_5__1_n_0\,
      S(0) => \cPlusDtimesB_reg_i_6__1_n_0\
    );
\cPlusDtimesB_reg_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB_reg_i_2__1_n_0\
    );
\cPlusDtimesB_reg_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB_reg_i_3__1_n_0\
    );
\cPlusDtimesB_reg_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB_reg_i_4__1_n_0\
    );
\cPlusDtimesB_reg_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB_reg_i_5__1_n_0\
    );
\cPlusDtimesB_reg_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB_reg_i_6__1_n_0\
    );
lastStartState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mulStart,
      Q => lastStartState,
      R => '0'
    );
\mulStart_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => mulStart,
      I1 => mulPreviousReady,
      I2 => \^mulready\,
      I3 => ready01_out,
      O => mulStart_reg
    );
outi_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => outi_carry_n_0,
      CO(6) => outi_carry_n_1,
      CO(5) => outi_carry_n_2,
      CO(4) => outi_carry_n_3,
      CO(3) => outi_carry_n_4,
      CO(2) => outi_carry_n_5,
      CO(1) => outi_carry_n_6,
      CO(0) => outi_carry_n_7,
      DI(7 downto 0) => outi0(7 downto 0),
      O(7 downto 0) => mulOutI(7 downto 0),
      S(7) => \outi_carry_i_1__2_n_0\,
      S(6) => \outi_carry_i_2__2_n_0\,
      S(5) => \outi_carry_i_3__2_n_0\,
      S(4) => \outi_carry_i_4__2_n_0\,
      S(3) => \outi_carry_i_5__2_n_0\,
      S(2) => \outi_carry_i_6__2_n_0\,
      S(1) => \outi_carry_i_7__2_n_0\,
      S(0) => \outi_carry_i_8__2_n_0\
    );
\outi_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => outi_carry_n_0,
      CI_TOP => '0',
      CO(7) => \outi_carry__0_n_0\,
      CO(6) => \outi_carry__0_n_1\,
      CO(5) => \outi_carry__0_n_2\,
      CO(4) => \outi_carry__0_n_3\,
      CO(3) => \outi_carry__0_n_4\,
      CO(2) => \outi_carry__0_n_5\,
      CO(1) => \outi_carry__0_n_6\,
      CO(0) => \outi_carry__0_n_7\,
      DI(7 downto 0) => outi0(15 downto 8),
      O(7 downto 0) => mulOutI(15 downto 8),
      S(7) => \outi_carry__0_i_1__2_n_0\,
      S(6) => \outi_carry__0_i_2__2_n_0\,
      S(5) => \outi_carry__0_i_3__2_n_0\,
      S(4) => \outi_carry__0_i_4__2_n_0\,
      S(3) => \outi_carry__0_i_5__2_n_0\,
      S(2) => \outi_carry__0_i_6__2_n_0\,
      S(1) => \outi_carry__0_i_7__2_n_0\,
      S(0) => \outi_carry__0_i_8__2_n_0\
    );
\outi_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(15),
      I1 => common(15),
      O => \outi_carry__0_i_1__2_n_0\
    );
\outi_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(14),
      I1 => common(14),
      O => \outi_carry__0_i_2__2_n_0\
    );
\outi_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(13),
      I1 => common(13),
      O => \outi_carry__0_i_3__2_n_0\
    );
\outi_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(12),
      I1 => common(12),
      O => \outi_carry__0_i_4__2_n_0\
    );
\outi_carry__0_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(11),
      I1 => common(11),
      O => \outi_carry__0_i_5__2_n_0\
    );
\outi_carry__0_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(10),
      I1 => common(10),
      O => \outi_carry__0_i_6__2_n_0\
    );
\outi_carry__0_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(9),
      I1 => common(9),
      O => \outi_carry__0_i_7__2_n_0\
    );
\outi_carry__0_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(8),
      I1 => common(8),
      O => \outi_carry__0_i_8__2_n_0\
    );
\outi_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \outi_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_outi_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \outi_carry__1_n_1\,
      CO(5) => \outi_carry__1_n_2\,
      CO(4) => \outi_carry__1_n_3\,
      CO(3) => \outi_carry__1_n_4\,
      CO(2) => \outi_carry__1_n_5\,
      CO(1) => \outi_carry__1_n_6\,
      CO(0) => \outi_carry__1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => outi0(22 downto 16),
      O(7 downto 0) => mulOutI(23 downto 16),
      S(7) => \outi_carry__1_i_1__2_n_0\,
      S(6) => \outi_carry__1_i_2__2_n_0\,
      S(5) => \outi_carry__1_i_3__2_n_0\,
      S(4) => \outi_carry__1_i_4__2_n_0\,
      S(3) => \outi_carry__1_i_5__2_n_0\,
      S(2) => \outi_carry__1_i_6__2_n_0\,
      S(1) => \outi_carry__1_i_7__2_n_0\,
      S(0) => \outi_carry__1_i_8__2_n_0\
    );
\outi_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(23),
      I1 => common(23),
      O => \outi_carry__1_i_1__2_n_0\
    );
\outi_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(22),
      I1 => common(22),
      O => \outi_carry__1_i_2__2_n_0\
    );
\outi_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(21),
      I1 => common(21),
      O => \outi_carry__1_i_3__2_n_0\
    );
\outi_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(20),
      I1 => common(20),
      O => \outi_carry__1_i_4__2_n_0\
    );
\outi_carry__1_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(19),
      I1 => common(19),
      O => \outi_carry__1_i_5__2_n_0\
    );
\outi_carry__1_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(18),
      I1 => common(18),
      O => \outi_carry__1_i_6__2_n_0\
    );
\outi_carry__1_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(17),
      I1 => common(17),
      O => \outi_carry__1_i_7__2_n_0\
    );
\outi_carry__1_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(16),
      I1 => common(16),
      O => \outi_carry__1_i_8__2_n_0\
    );
\outi_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(7),
      I1 => common(7),
      O => \outi_carry_i_1__2_n_0\
    );
\outi_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(6),
      I1 => common(6),
      O => \outi_carry_i_2__2_n_0\
    );
\outi_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(5),
      I1 => common(5),
      O => \outi_carry_i_3__2_n_0\
    );
\outi_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(4),
      I1 => common(4),
      O => \outi_carry_i_4__2_n_0\
    );
\outi_carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(3),
      I1 => common(3),
      O => \outi_carry_i_5__2_n_0\
    );
\outi_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(2),
      I1 => common(2),
      O => \outi_carry_i_6__2_n_0\
    );
\outi_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(1),
      I1 => common(1),
      O => \outi_carry_i_7__2_n_0\
    );
\outi_carry_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(0),
      I1 => common(0),
      O => \outi_carry_i_8__2_n_0\
    );
outr_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => outr_carry_n_0,
      CO(6) => outr_carry_n_1,
      CO(5) => outr_carry_n_2,
      CO(4) => outr_carry_n_3,
      CO(3) => outr_carry_n_4,
      CO(2) => outr_carry_n_5,
      CO(1) => outr_carry_n_6,
      CO(0) => outr_carry_n_7,
      DI(7 downto 0) => outr0(7 downto 0),
      O(7 downto 0) => mulOutR(7 downto 0),
      S(7) => \outr_carry_i_1__2_n_0\,
      S(6) => \outr_carry_i_2__2_n_0\,
      S(5) => \outr_carry_i_3__2_n_0\,
      S(4) => \outr_carry_i_4__2_n_0\,
      S(3) => \outr_carry_i_5__2_n_0\,
      S(2) => \outr_carry_i_6__2_n_0\,
      S(1) => \outr_carry_i_7__2_n_0\,
      S(0) => \outr_carry_i_8__2_n_0\
    );
\outr_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => outr_carry_n_0,
      CI_TOP => '0',
      CO(7) => \outr_carry__0_n_0\,
      CO(6) => \outr_carry__0_n_1\,
      CO(5) => \outr_carry__0_n_2\,
      CO(4) => \outr_carry__0_n_3\,
      CO(3) => \outr_carry__0_n_4\,
      CO(2) => \outr_carry__0_n_5\,
      CO(1) => \outr_carry__0_n_6\,
      CO(0) => \outr_carry__0_n_7\,
      DI(7 downto 0) => outr0(15 downto 8),
      O(7 downto 0) => mulOutR(15 downto 8),
      S(7) => \outr_carry__0_i_1__2_n_0\,
      S(6) => \outr_carry__0_i_2__2_n_0\,
      S(5) => \outr_carry__0_i_3__2_n_0\,
      S(4) => \outr_carry__0_i_4__2_n_0\,
      S(3) => \outr_carry__0_i_5__2_n_0\,
      S(2) => \outr_carry__0_i_6__2_n_0\,
      S(1) => \outr_carry__0_i_7__2_n_0\,
      S(0) => \outr_carry__0_i_8__2_n_0\
    );
\outr_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(15),
      I1 => common(15),
      O => \outr_carry__0_i_1__2_n_0\
    );
\outr_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(14),
      I1 => common(14),
      O => \outr_carry__0_i_2__2_n_0\
    );
\outr_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(13),
      I1 => common(13),
      O => \outr_carry__0_i_3__2_n_0\
    );
\outr_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(12),
      I1 => common(12),
      O => \outr_carry__0_i_4__2_n_0\
    );
\outr_carry__0_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(11),
      I1 => common(11),
      O => \outr_carry__0_i_5__2_n_0\
    );
\outr_carry__0_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(10),
      I1 => common(10),
      O => \outr_carry__0_i_6__2_n_0\
    );
\outr_carry__0_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(9),
      I1 => common(9),
      O => \outr_carry__0_i_7__2_n_0\
    );
\outr_carry__0_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(8),
      I1 => common(8),
      O => \outr_carry__0_i_8__2_n_0\
    );
\outr_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \outr_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_outr_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \outr_carry__1_n_1\,
      CO(5) => \outr_carry__1_n_2\,
      CO(4) => \outr_carry__1_n_3\,
      CO(3) => \outr_carry__1_n_4\,
      CO(2) => \outr_carry__1_n_5\,
      CO(1) => \outr_carry__1_n_6\,
      CO(0) => \outr_carry__1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => outr0(22 downto 16),
      O(7 downto 0) => mulOutR(23 downto 16),
      S(7) => \outr_carry__1_i_1__2_n_0\,
      S(6) => \outr_carry__1_i_2__2_n_0\,
      S(5) => \outr_carry__1_i_3__2_n_0\,
      S(4) => \outr_carry__1_i_4__2_n_0\,
      S(3) => \outr_carry__1_i_5__2_n_0\,
      S(2) => \outr_carry__1_i_6__2_n_0\,
      S(1) => \outr_carry__1_i_7__2_n_0\,
      S(0) => \outr_carry__1_i_8__2_n_0\
    );
\outr_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(23),
      I1 => common(23),
      O => \outr_carry__1_i_1__2_n_0\
    );
\outr_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(22),
      I1 => common(22),
      O => \outr_carry__1_i_2__2_n_0\
    );
\outr_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(21),
      I1 => common(21),
      O => \outr_carry__1_i_3__2_n_0\
    );
\outr_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(20),
      I1 => common(20),
      O => \outr_carry__1_i_4__2_n_0\
    );
\outr_carry__1_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(19),
      I1 => common(19),
      O => \outr_carry__1_i_5__2_n_0\
    );
\outr_carry__1_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(18),
      I1 => common(18),
      O => \outr_carry__1_i_6__2_n_0\
    );
\outr_carry__1_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(17),
      I1 => common(17),
      O => \outr_carry__1_i_7__2_n_0\
    );
\outr_carry__1_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(16),
      I1 => common(16),
      O => \outr_carry__1_i_8__2_n_0\
    );
\outr_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(7),
      I1 => common(7),
      O => \outr_carry_i_1__2_n_0\
    );
\outr_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(6),
      I1 => common(6),
      O => \outr_carry_i_2__2_n_0\
    );
\outr_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(5),
      I1 => common(5),
      O => \outr_carry_i_3__2_n_0\
    );
\outr_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(4),
      I1 => common(4),
      O => \outr_carry_i_4__2_n_0\
    );
\outr_carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(3),
      I1 => common(3),
      O => \outr_carry_i_5__2_n_0\
    );
\outr_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(2),
      I1 => common(2),
      O => \outr_carry_i_6__2_n_0\
    );
\outr_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(1),
      I1 => common(1),
      O => \outr_carry_i_7__2_n_0\
    );
\outr_carry_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(0),
      I1 => common(0),
      O => \outr_carry_i_8__2_n_0\
    );
\ready_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFB00"
    )
        port map (
      I0 => cMinusDtimesA,
      I1 => mulStart,
      I2 => lastStartState,
      I3 => \^mulready\,
      I4 => ready0_0,
      O => \ready_i_1__2_n_0\
    );
ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ready_i_1__2_n_0\,
      Q => \^mulready\,
      R => '0'
    );
\topI_out[15]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(15),
      I1 => mulOutI(15),
      O => \topI_out[15]_i_2__2_n_0\
    );
\topI_out[15]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(14),
      I1 => mulOutI(14),
      O => \topI_out[15]_i_3__2_n_0\
    );
\topI_out[15]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(13),
      I1 => mulOutI(13),
      O => \topI_out[15]_i_4__2_n_0\
    );
\topI_out[15]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(12),
      I1 => mulOutI(12),
      O => \topI_out[15]_i_5__2_n_0\
    );
\topI_out[15]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(11),
      I1 => mulOutI(11),
      O => \topI_out[15]_i_6__2_n_0\
    );
\topI_out[15]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(10),
      I1 => mulOutI(10),
      O => \topI_out[15]_i_7__2_n_0\
    );
\topI_out[15]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(9),
      I1 => mulOutI(9),
      O => \topI_out[15]_i_8__2_n_0\
    );
\topI_out[15]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(8),
      I1 => mulOutI(8),
      O => \topI_out[15]_i_9__2_n_0\
    );
\topI_out[23]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(23),
      I1 => mulOutI(23),
      O => \topI_out[23]_i_2__2_n_0\
    );
\topI_out[23]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(22),
      I1 => mulOutI(22),
      O => \topI_out[23]_i_3__2_n_0\
    );
\topI_out[23]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(21),
      I1 => mulOutI(21),
      O => \topI_out[23]_i_4__2_n_0\
    );
\topI_out[23]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(20),
      I1 => mulOutI(20),
      O => \topI_out[23]_i_5__2_n_0\
    );
\topI_out[23]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(19),
      I1 => mulOutI(19),
      O => \topI_out[23]_i_6__2_n_0\
    );
\topI_out[23]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(18),
      I1 => mulOutI(18),
      O => \topI_out[23]_i_7__2_n_0\
    );
\topI_out[23]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(17),
      I1 => mulOutI(17),
      O => \topI_out[23]_i_8__2_n_0\
    );
\topI_out[23]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(16),
      I1 => mulOutI(16),
      O => \topI_out[23]_i_9__2_n_0\
    );
\topI_out[7]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(7),
      I1 => mulOutI(7),
      O => \topI_out[7]_i_2__2_n_0\
    );
\topI_out[7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(6),
      I1 => mulOutI(6),
      O => \topI_out[7]_i_3__2_n_0\
    );
\topI_out[7]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(5),
      I1 => mulOutI(5),
      O => \topI_out[7]_i_4__2_n_0\
    );
\topI_out[7]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(4),
      I1 => mulOutI(4),
      O => \topI_out[7]_i_5__2_n_0\
    );
\topI_out[7]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(3),
      I1 => mulOutI(3),
      O => \topI_out[7]_i_6__2_n_0\
    );
\topI_out[7]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(2),
      I1 => mulOutI(2),
      O => \topI_out[7]_i_7__2_n_0\
    );
\topI_out[7]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(1),
      I1 => mulOutI(1),
      O => \topI_out[7]_i_8__2_n_0\
    );
\topI_out[7]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(0),
      I1 => mulOutI(0),
      O => \topI_out[7]_i_9__2_n_0\
    );
\topI_out_reg[15]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \topI_out_reg[7]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \topI_out_reg[15]_i_1__2_n_0\,
      CO(6) => \topI_out_reg[15]_i_1__2_n_1\,
      CO(5) => \topI_out_reg[15]_i_1__2_n_2\,
      CO(4) => \topI_out_reg[15]_i_1__2_n_3\,
      CO(3) => \topI_out_reg[15]_i_1__2_n_4\,
      CO(2) => \topI_out_reg[15]_i_1__2_n_5\,
      CO(1) => \topI_out_reg[15]_i_1__2_n_6\,
      CO(0) => \topI_out_reg[15]_i_1__2_n_7\,
      DI(7 downto 0) => \topI_out_reg[23]\(15 downto 8),
      O(7 downto 0) => O98(15 downto 8),
      S(7) => \topI_out[15]_i_2__2_n_0\,
      S(6) => \topI_out[15]_i_3__2_n_0\,
      S(5) => \topI_out[15]_i_4__2_n_0\,
      S(4) => \topI_out[15]_i_5__2_n_0\,
      S(3) => \topI_out[15]_i_6__2_n_0\,
      S(2) => \topI_out[15]_i_7__2_n_0\,
      S(1) => \topI_out[15]_i_8__2_n_0\,
      S(0) => \topI_out[15]_i_9__2_n_0\
    );
\topI_out_reg[23]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \topI_out_reg[15]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_topI_out_reg[23]_i_1__2_CO_UNCONNECTED\(7),
      CO(6) => \topI_out_reg[23]_i_1__2_n_1\,
      CO(5) => \topI_out_reg[23]_i_1__2_n_2\,
      CO(4) => \topI_out_reg[23]_i_1__2_n_3\,
      CO(3) => \topI_out_reg[23]_i_1__2_n_4\,
      CO(2) => \topI_out_reg[23]_i_1__2_n_5\,
      CO(1) => \topI_out_reg[23]_i_1__2_n_6\,
      CO(0) => \topI_out_reg[23]_i_1__2_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \topI_out_reg[23]\(22 downto 16),
      O(7 downto 0) => O98(23 downto 16),
      S(7) => \topI_out[23]_i_2__2_n_0\,
      S(6) => \topI_out[23]_i_3__2_n_0\,
      S(5) => \topI_out[23]_i_4__2_n_0\,
      S(4) => \topI_out[23]_i_5__2_n_0\,
      S(3) => \topI_out[23]_i_6__2_n_0\,
      S(2) => \topI_out[23]_i_7__2_n_0\,
      S(1) => \topI_out[23]_i_8__2_n_0\,
      S(0) => \topI_out[23]_i_9__2_n_0\
    );
\topI_out_reg[7]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \topI_out_reg[7]_i_1__2_n_0\,
      CO(6) => \topI_out_reg[7]_i_1__2_n_1\,
      CO(5) => \topI_out_reg[7]_i_1__2_n_2\,
      CO(4) => \topI_out_reg[7]_i_1__2_n_3\,
      CO(3) => \topI_out_reg[7]_i_1__2_n_4\,
      CO(2) => \topI_out_reg[7]_i_1__2_n_5\,
      CO(1) => \topI_out_reg[7]_i_1__2_n_6\,
      CO(0) => \topI_out_reg[7]_i_1__2_n_7\,
      DI(7 downto 0) => \topI_out_reg[23]\(7 downto 0),
      O(7 downto 0) => O98(7 downto 0),
      S(7) => \topI_out[7]_i_2__2_n_0\,
      S(6) => \topI_out[7]_i_3__2_n_0\,
      S(5) => \topI_out[7]_i_4__2_n_0\,
      S(4) => \topI_out[7]_i_5__2_n_0\,
      S(3) => \topI_out[7]_i_6__2_n_0\,
      S(2) => \topI_out[7]_i_7__2_n_0\,
      S(1) => \topI_out[7]_i_8__2_n_0\,
      S(0) => \topI_out[7]_i_9__2_n_0\
    );
\topR_out[15]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(15),
      I1 => mulOutR(15),
      O => \topR_out[15]_i_2__2_n_0\
    );
\topR_out[15]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(14),
      I1 => mulOutR(14),
      O => \topR_out[15]_i_3__2_n_0\
    );
\topR_out[15]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(13),
      I1 => mulOutR(13),
      O => \topR_out[15]_i_4__2_n_0\
    );
\topR_out[15]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(12),
      I1 => mulOutR(12),
      O => \topR_out[15]_i_5__2_n_0\
    );
\topR_out[15]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(11),
      I1 => mulOutR(11),
      O => \topR_out[15]_i_6__2_n_0\
    );
\topR_out[15]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(10),
      I1 => mulOutR(10),
      O => \topR_out[15]_i_7__2_n_0\
    );
\topR_out[15]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(9),
      I1 => mulOutR(9),
      O => \topR_out[15]_i_8__2_n_0\
    );
\topR_out[15]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(8),
      I1 => mulOutR(8),
      O => \topR_out[15]_i_9__2_n_0\
    );
\topR_out[23]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(16),
      I1 => mulOutR(16),
      O => \topR_out[23]_i_10__2_n_0\
    );
\topR_out[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mulPreviousReady,
      I1 => \^mulready\,
      I2 => ready01_out,
      O => E(0)
    );
\topR_out[23]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(23),
      I1 => mulOutR(23),
      O => \topR_out[23]_i_3__2_n_0\
    );
\topR_out[23]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(22),
      I1 => mulOutR(22),
      O => \topR_out[23]_i_4__2_n_0\
    );
\topR_out[23]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(21),
      I1 => mulOutR(21),
      O => \topR_out[23]_i_5__2_n_0\
    );
\topR_out[23]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(20),
      I1 => mulOutR(20),
      O => \topR_out[23]_i_6__2_n_0\
    );
\topR_out[23]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(19),
      I1 => mulOutR(19),
      O => \topR_out[23]_i_7__2_n_0\
    );
\topR_out[23]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(18),
      I1 => mulOutR(18),
      O => \topR_out[23]_i_8__2_n_0\
    );
\topR_out[23]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(17),
      I1 => mulOutR(17),
      O => \topR_out[23]_i_9__2_n_0\
    );
\topR_out[7]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(7),
      I1 => mulOutR(7),
      O => \topR_out[7]_i_2__2_n_0\
    );
\topR_out[7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(6),
      I1 => mulOutR(6),
      O => \topR_out[7]_i_3__2_n_0\
    );
\topR_out[7]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(5),
      I1 => mulOutR(5),
      O => \topR_out[7]_i_4__2_n_0\
    );
\topR_out[7]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(4),
      I1 => mulOutR(4),
      O => \topR_out[7]_i_5__2_n_0\
    );
\topR_out[7]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(3),
      I1 => mulOutR(3),
      O => \topR_out[7]_i_6__2_n_0\
    );
\topR_out[7]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(2),
      I1 => mulOutR(2),
      O => \topR_out[7]_i_7__2_n_0\
    );
\topR_out[7]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(1),
      I1 => mulOutR(1),
      O => \topR_out[7]_i_8__2_n_0\
    );
\topR_out[7]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(0),
      I1 => mulOutR(0),
      O => \topR_out[7]_i_9__2_n_0\
    );
\topR_out_reg[15]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \topR_out_reg[7]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \topR_out_reg[15]_i_1__2_n_0\,
      CO(6) => \topR_out_reg[15]_i_1__2_n_1\,
      CO(5) => \topR_out_reg[15]_i_1__2_n_2\,
      CO(4) => \topR_out_reg[15]_i_1__2_n_3\,
      CO(3) => \topR_out_reg[15]_i_1__2_n_4\,
      CO(2) => \topR_out_reg[15]_i_1__2_n_5\,
      CO(1) => \topR_out_reg[15]_i_1__2_n_6\,
      CO(0) => \topR_out_reg[15]_i_1__2_n_7\,
      DI(7 downto 0) => \topR_out_reg[23]\(15 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7) => \topR_out[15]_i_2__2_n_0\,
      S(6) => \topR_out[15]_i_3__2_n_0\,
      S(5) => \topR_out[15]_i_4__2_n_0\,
      S(4) => \topR_out[15]_i_5__2_n_0\,
      S(3) => \topR_out[15]_i_6__2_n_0\,
      S(2) => \topR_out[15]_i_7__2_n_0\,
      S(1) => \topR_out[15]_i_8__2_n_0\,
      S(0) => \topR_out[15]_i_9__2_n_0\
    );
\topR_out_reg[23]_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \topR_out_reg[15]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_topR_out_reg[23]_i_2__2_CO_UNCONNECTED\(7),
      CO(6) => \topR_out_reg[23]_i_2__2_n_1\,
      CO(5) => \topR_out_reg[23]_i_2__2_n_2\,
      CO(4) => \topR_out_reg[23]_i_2__2_n_3\,
      CO(3) => \topR_out_reg[23]_i_2__2_n_4\,
      CO(2) => \topR_out_reg[23]_i_2__2_n_5\,
      CO(1) => \topR_out_reg[23]_i_2__2_n_6\,
      CO(0) => \topR_out_reg[23]_i_2__2_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \topR_out_reg[23]\(22 downto 16),
      O(7 downto 0) => D(23 downto 16),
      S(7) => \topR_out[23]_i_3__2_n_0\,
      S(6) => \topR_out[23]_i_4__2_n_0\,
      S(5) => \topR_out[23]_i_5__2_n_0\,
      S(4) => \topR_out[23]_i_6__2_n_0\,
      S(3) => \topR_out[23]_i_7__2_n_0\,
      S(2) => \topR_out[23]_i_8__2_n_0\,
      S(1) => \topR_out[23]_i_9__2_n_0\,
      S(0) => \topR_out[23]_i_10__2_n_0\
    );
\topR_out_reg[7]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \topR_out_reg[7]_i_1__2_n_0\,
      CO(6) => \topR_out_reg[7]_i_1__2_n_1\,
      CO(5) => \topR_out_reg[7]_i_1__2_n_2\,
      CO(4) => \topR_out_reg[7]_i_1__2_n_3\,
      CO(3) => \topR_out_reg[7]_i_1__2_n_4\,
      CO(2) => \topR_out_reg[7]_i_1__2_n_5\,
      CO(1) => \topR_out_reg[7]_i_1__2_n_6\,
      CO(0) => \topR_out_reg[7]_i_1__2_n_7\,
      DI(7 downto 0) => \topR_out_reg[23]\(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \topR_out[7]_i_2__2_n_0\,
      S(6) => \topR_out[7]_i_3__2_n_0\,
      S(5) => \topR_out[7]_i_4__2_n_0\,
      S(4) => \topR_out[7]_i_5__2_n_0\,
      S(3) => \topR_out[7]_i_6__2_n_0\,
      S(2) => \topR_out[7]_i_7__2_n_0\,
      S(1) => \topR_out[7]_i_8__2_n_0\,
      S(0) => \topR_out[7]_i_9__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul_3 is
  port (
    \dataI_reg[5][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataQ_reg[5][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mulReady : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mul2I_reg[22]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \partialFftSizeBit_reg[1]\ : out STD_LOGIC;
    \partialFftSizeBit_reg[1]_0\ : out STD_LOGIC;
    mulStart_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O98 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \bottomI_out[23]_i_9__1_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mulStart : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    ready01_out : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CEA1 : in STD_LOGIC;
    mulPreviousReady : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cPlusDtimesB0_i_2__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bottomR_out_reg[23]_i_18__0_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \bottomI_out_reg[23]_i_10__1_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \aMinusB_carry__1_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \aMinusB_carry__1_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cPlusDtimesB0_i_2__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataI : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \but2I_reg[2][20]\ : in STD_LOGIC;
    \but2I_reg[2][7]\ : in STD_LOGIC;
    dataQ : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \but2Q_reg[2][21]\ : in STD_LOGIC;
    \but2Q_reg[2][23]\ : in STD_LOGIC;
    \but2Q_reg[2][23]_0\ : in STD_LOGIC;
    \partialFftSizeBit__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \topR_out_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \topI_out_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul_3 : entity is "cplxmul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul_3 is
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \__1_n_0\ : STD_LOGIC;
  signal aMinusB : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \aMinusB_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_1\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_2\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_3\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_4\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_5\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_6\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_7\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_1\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_2\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_3\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_4\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_5\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_6\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_7\ : STD_LOGIC;
  signal \aMinusB_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_8__1_n_0\ : STD_LOGIC;
  signal aMinusB_carry_n_0 : STD_LOGIC;
  signal aMinusB_carry_n_1 : STD_LOGIC;
  signal aMinusB_carry_n_2 : STD_LOGIC;
  signal aMinusB_carry_n_3 : STD_LOGIC;
  signal aMinusB_carry_n_4 : STD_LOGIC;
  signal aMinusB_carry_n_5 : STD_LOGIC;
  signal aMinusB_carry_n_6 : STD_LOGIC;
  signal aMinusB_carry_n_7 : STD_LOGIC;
  signal aMinusBtimesD0_n_100 : STD_LOGIC;
  signal aMinusBtimesD0_n_101 : STD_LOGIC;
  signal aMinusBtimesD0_n_102 : STD_LOGIC;
  signal aMinusBtimesD0_n_103 : STD_LOGIC;
  signal aMinusBtimesD0_n_104 : STD_LOGIC;
  signal aMinusBtimesD0_n_105 : STD_LOGIC;
  signal aMinusBtimesD0_n_106 : STD_LOGIC;
  signal aMinusBtimesD0_n_107 : STD_LOGIC;
  signal aMinusBtimesD0_n_108 : STD_LOGIC;
  signal aMinusBtimesD0_n_109 : STD_LOGIC;
  signal aMinusBtimesD0_n_110 : STD_LOGIC;
  signal aMinusBtimesD0_n_111 : STD_LOGIC;
  signal aMinusBtimesD0_n_112 : STD_LOGIC;
  signal aMinusBtimesD0_n_113 : STD_LOGIC;
  signal aMinusBtimesD0_n_114 : STD_LOGIC;
  signal aMinusBtimesD0_n_115 : STD_LOGIC;
  signal aMinusBtimesD0_n_116 : STD_LOGIC;
  signal aMinusBtimesD0_n_117 : STD_LOGIC;
  signal aMinusBtimesD0_n_118 : STD_LOGIC;
  signal aMinusBtimesD0_n_119 : STD_LOGIC;
  signal aMinusBtimesD0_n_120 : STD_LOGIC;
  signal aMinusBtimesD0_n_121 : STD_LOGIC;
  signal aMinusBtimesD0_n_122 : STD_LOGIC;
  signal aMinusBtimesD0_n_123 : STD_LOGIC;
  signal aMinusBtimesD0_n_124 : STD_LOGIC;
  signal aMinusBtimesD0_n_125 : STD_LOGIC;
  signal aMinusBtimesD0_n_126 : STD_LOGIC;
  signal aMinusBtimesD0_n_127 : STD_LOGIC;
  signal aMinusBtimesD0_n_128 : STD_LOGIC;
  signal aMinusBtimesD0_n_129 : STD_LOGIC;
  signal aMinusBtimesD0_n_130 : STD_LOGIC;
  signal aMinusBtimesD0_n_131 : STD_LOGIC;
  signal aMinusBtimesD0_n_132 : STD_LOGIC;
  signal aMinusBtimesD0_n_133 : STD_LOGIC;
  signal aMinusBtimesD0_n_134 : STD_LOGIC;
  signal aMinusBtimesD0_n_135 : STD_LOGIC;
  signal aMinusBtimesD0_n_136 : STD_LOGIC;
  signal aMinusBtimesD0_n_137 : STD_LOGIC;
  signal aMinusBtimesD0_n_138 : STD_LOGIC;
  signal aMinusBtimesD0_n_139 : STD_LOGIC;
  signal aMinusBtimesD0_n_140 : STD_LOGIC;
  signal aMinusBtimesD0_n_141 : STD_LOGIC;
  signal aMinusBtimesD0_n_142 : STD_LOGIC;
  signal aMinusBtimesD0_n_143 : STD_LOGIC;
  signal aMinusBtimesD0_n_144 : STD_LOGIC;
  signal aMinusBtimesD0_n_145 : STD_LOGIC;
  signal aMinusBtimesD0_n_146 : STD_LOGIC;
  signal aMinusBtimesD0_n_147 : STD_LOGIC;
  signal aMinusBtimesD0_n_148 : STD_LOGIC;
  signal aMinusBtimesD0_n_149 : STD_LOGIC;
  signal aMinusBtimesD0_n_150 : STD_LOGIC;
  signal aMinusBtimesD0_n_151 : STD_LOGIC;
  signal aMinusBtimesD0_n_152 : STD_LOGIC;
  signal aMinusBtimesD0_n_153 : STD_LOGIC;
  signal aMinusBtimesD0_n_58 : STD_LOGIC;
  signal aMinusBtimesD0_n_59 : STD_LOGIC;
  signal aMinusBtimesD0_n_60 : STD_LOGIC;
  signal aMinusBtimesD0_n_61 : STD_LOGIC;
  signal aMinusBtimesD0_n_62 : STD_LOGIC;
  signal aMinusBtimesD0_n_63 : STD_LOGIC;
  signal aMinusBtimesD0_n_64 : STD_LOGIC;
  signal aMinusBtimesD0_n_65 : STD_LOGIC;
  signal aMinusBtimesD0_n_66 : STD_LOGIC;
  signal aMinusBtimesD0_n_67 : STD_LOGIC;
  signal aMinusBtimesD0_n_68 : STD_LOGIC;
  signal aMinusBtimesD0_n_69 : STD_LOGIC;
  signal aMinusBtimesD0_n_70 : STD_LOGIC;
  signal aMinusBtimesD0_n_71 : STD_LOGIC;
  signal aMinusBtimesD0_n_72 : STD_LOGIC;
  signal aMinusBtimesD0_n_73 : STD_LOGIC;
  signal aMinusBtimesD0_n_74 : STD_LOGIC;
  signal aMinusBtimesD0_n_75 : STD_LOGIC;
  signal aMinusBtimesD0_n_76 : STD_LOGIC;
  signal aMinusBtimesD0_n_77 : STD_LOGIC;
  signal aMinusBtimesD0_n_78 : STD_LOGIC;
  signal aMinusBtimesD0_n_79 : STD_LOGIC;
  signal aMinusBtimesD0_n_80 : STD_LOGIC;
  signal aMinusBtimesD0_n_81 : STD_LOGIC;
  signal aMinusBtimesD0_n_82 : STD_LOGIC;
  signal aMinusBtimesD0_n_83 : STD_LOGIC;
  signal aMinusBtimesD0_n_84 : STD_LOGIC;
  signal aMinusBtimesD0_n_85 : STD_LOGIC;
  signal aMinusBtimesD0_n_86 : STD_LOGIC;
  signal aMinusBtimesD0_n_87 : STD_LOGIC;
  signal aMinusBtimesD0_n_88 : STD_LOGIC;
  signal aMinusBtimesD0_n_89 : STD_LOGIC;
  signal aMinusBtimesD0_n_90 : STD_LOGIC;
  signal aMinusBtimesD0_n_91 : STD_LOGIC;
  signal aMinusBtimesD0_n_92 : STD_LOGIC;
  signal aMinusBtimesD0_n_93 : STD_LOGIC;
  signal aMinusBtimesD0_n_94 : STD_LOGIC;
  signal aMinusBtimesD0_n_95 : STD_LOGIC;
  signal aMinusBtimesD0_n_96 : STD_LOGIC;
  signal aMinusBtimesD0_n_97 : STD_LOGIC;
  signal aMinusBtimesD0_n_98 : STD_LOGIC;
  signal aMinusBtimesD0_n_99 : STD_LOGIC;
  signal bottomI_out0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \bottomI_out[15]_i_11__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_12__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_13__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_14__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_15__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_16__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_17__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_18__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_7__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_9__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_11__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_12__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_13__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_14__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_15__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_16__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_17__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_18__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_6__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_7__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_8__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_9__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_11__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_12__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_13__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_14__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_15__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_16__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_17__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_18__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__1_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__1_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__1_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__1_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__1_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__1_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__1_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__1_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__1_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__1_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__1_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__1_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__1_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__1_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__1_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__1_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__1_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__1_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__1_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__1_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__1_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__1_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__1_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__1_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__1_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__1_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__1_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__1_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__1_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__1_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__1_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal bottomR_out0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \bottomR_out[15]_i_10__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_11__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_12__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_13__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_14__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_15__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_16__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_17__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_19__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_20__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_21__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_22__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_23__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_24__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_25__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_26__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_6_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_7_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_8_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_9_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_10__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_11__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_12__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_13__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_14__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_15__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_16__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_19__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_20__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_21__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_22__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_23__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_24__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_25__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_26__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_3_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_4_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_5_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_6_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_7_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_8_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_9__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_10__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_11__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_12__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_13__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_14__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_15__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_16__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_17__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_19__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_20__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_21__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_22__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_23__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_24__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_25__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_26__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_6_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_7_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_8_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_9_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__1_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__1_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__1_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__1_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__1_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__1_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__1_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__1_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__1_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__1_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__1_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__1_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18__0_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18__0_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18__0_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18__0_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18__0_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18__0_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18__0_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__1_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__1_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__1_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__1_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__1_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__1_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__1_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__1_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__1_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__1_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__1_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__1_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal cMinusD : STD_LOGIC_VECTOR ( 23 downto 2 );
  signal \cMinusD_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_1\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_2\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_3\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_4\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_5\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_6\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_7\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_n_3\ : STD_LOGIC;
  signal \cMinusD_carry__1_n_4\ : STD_LOGIC;
  signal \cMinusD_carry__1_n_5\ : STD_LOGIC;
  signal \cMinusD_carry__1_n_6\ : STD_LOGIC;
  signal \cMinusD_carry__1_n_7\ : STD_LOGIC;
  signal \cMinusD_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry_i_7__0_n_0\ : STD_LOGIC;
  signal cMinusD_carry_n_0 : STD_LOGIC;
  signal cMinusD_carry_n_1 : STD_LOGIC;
  signal cMinusD_carry_n_2 : STD_LOGIC;
  signal cMinusD_carry_n_3 : STD_LOGIC;
  signal cMinusD_carry_n_4 : STD_LOGIC;
  signal cMinusD_carry_n_5 : STD_LOGIC;
  signal cMinusD_carry_n_6 : STD_LOGIC;
  signal cMinusD_carry_n_7 : STD_LOGIC;
  signal cMinusDtimesA : STD_LOGIC;
  signal cMinusDtimesA0_n_100 : STD_LOGIC;
  signal cMinusDtimesA0_n_101 : STD_LOGIC;
  signal cMinusDtimesA0_n_102 : STD_LOGIC;
  signal cMinusDtimesA0_n_103 : STD_LOGIC;
  signal cMinusDtimesA0_n_104 : STD_LOGIC;
  signal cMinusDtimesA0_n_105 : STD_LOGIC;
  signal cMinusDtimesA0_n_106 : STD_LOGIC;
  signal cMinusDtimesA0_n_107 : STD_LOGIC;
  signal cMinusDtimesA0_n_108 : STD_LOGIC;
  signal cMinusDtimesA0_n_109 : STD_LOGIC;
  signal cMinusDtimesA0_n_110 : STD_LOGIC;
  signal cMinusDtimesA0_n_111 : STD_LOGIC;
  signal cMinusDtimesA0_n_112 : STD_LOGIC;
  signal cMinusDtimesA0_n_113 : STD_LOGIC;
  signal cMinusDtimesA0_n_114 : STD_LOGIC;
  signal cMinusDtimesA0_n_115 : STD_LOGIC;
  signal cMinusDtimesA0_n_116 : STD_LOGIC;
  signal cMinusDtimesA0_n_117 : STD_LOGIC;
  signal cMinusDtimesA0_n_118 : STD_LOGIC;
  signal cMinusDtimesA0_n_119 : STD_LOGIC;
  signal cMinusDtimesA0_n_120 : STD_LOGIC;
  signal cMinusDtimesA0_n_121 : STD_LOGIC;
  signal cMinusDtimesA0_n_122 : STD_LOGIC;
  signal cMinusDtimesA0_n_123 : STD_LOGIC;
  signal cMinusDtimesA0_n_124 : STD_LOGIC;
  signal cMinusDtimesA0_n_125 : STD_LOGIC;
  signal cMinusDtimesA0_n_126 : STD_LOGIC;
  signal cMinusDtimesA0_n_127 : STD_LOGIC;
  signal cMinusDtimesA0_n_128 : STD_LOGIC;
  signal cMinusDtimesA0_n_129 : STD_LOGIC;
  signal cMinusDtimesA0_n_130 : STD_LOGIC;
  signal cMinusDtimesA0_n_131 : STD_LOGIC;
  signal cMinusDtimesA0_n_132 : STD_LOGIC;
  signal cMinusDtimesA0_n_133 : STD_LOGIC;
  signal cMinusDtimesA0_n_134 : STD_LOGIC;
  signal cMinusDtimesA0_n_135 : STD_LOGIC;
  signal cMinusDtimesA0_n_136 : STD_LOGIC;
  signal cMinusDtimesA0_n_137 : STD_LOGIC;
  signal cMinusDtimesA0_n_138 : STD_LOGIC;
  signal cMinusDtimesA0_n_139 : STD_LOGIC;
  signal cMinusDtimesA0_n_140 : STD_LOGIC;
  signal cMinusDtimesA0_n_141 : STD_LOGIC;
  signal cMinusDtimesA0_n_142 : STD_LOGIC;
  signal cMinusDtimesA0_n_143 : STD_LOGIC;
  signal cMinusDtimesA0_n_144 : STD_LOGIC;
  signal cMinusDtimesA0_n_145 : STD_LOGIC;
  signal cMinusDtimesA0_n_146 : STD_LOGIC;
  signal cMinusDtimesA0_n_147 : STD_LOGIC;
  signal cMinusDtimesA0_n_148 : STD_LOGIC;
  signal cMinusDtimesA0_n_149 : STD_LOGIC;
  signal cMinusDtimesA0_n_150 : STD_LOGIC;
  signal cMinusDtimesA0_n_151 : STD_LOGIC;
  signal cMinusDtimesA0_n_152 : STD_LOGIC;
  signal cMinusDtimesA0_n_153 : STD_LOGIC;
  signal cMinusDtimesA0_n_58 : STD_LOGIC;
  signal cMinusDtimesA0_n_59 : STD_LOGIC;
  signal cMinusDtimesA0_n_60 : STD_LOGIC;
  signal cMinusDtimesA0_n_61 : STD_LOGIC;
  signal cMinusDtimesA0_n_62 : STD_LOGIC;
  signal cMinusDtimesA0_n_63 : STD_LOGIC;
  signal cMinusDtimesA0_n_64 : STD_LOGIC;
  signal cMinusDtimesA0_n_65 : STD_LOGIC;
  signal cMinusDtimesA0_n_66 : STD_LOGIC;
  signal cMinusDtimesA0_n_67 : STD_LOGIC;
  signal cMinusDtimesA0_n_68 : STD_LOGIC;
  signal cMinusDtimesA0_n_69 : STD_LOGIC;
  signal cMinusDtimesA0_n_70 : STD_LOGIC;
  signal cMinusDtimesA0_n_71 : STD_LOGIC;
  signal cMinusDtimesA0_n_72 : STD_LOGIC;
  signal cMinusDtimesA0_n_73 : STD_LOGIC;
  signal cMinusDtimesA0_n_74 : STD_LOGIC;
  signal cMinusDtimesA0_n_75 : STD_LOGIC;
  signal cMinusDtimesA0_n_76 : STD_LOGIC;
  signal cMinusDtimesA0_n_77 : STD_LOGIC;
  signal cMinusDtimesA0_n_78 : STD_LOGIC;
  signal cMinusDtimesA0_n_79 : STD_LOGIC;
  signal cMinusDtimesA0_n_80 : STD_LOGIC;
  signal cMinusDtimesA0_n_81 : STD_LOGIC;
  signal cMinusDtimesA0_n_82 : STD_LOGIC;
  signal cMinusDtimesA0_n_83 : STD_LOGIC;
  signal cMinusDtimesA0_n_84 : STD_LOGIC;
  signal cMinusDtimesA0_n_85 : STD_LOGIC;
  signal cMinusDtimesA0_n_86 : STD_LOGIC;
  signal cMinusDtimesA0_n_87 : STD_LOGIC;
  signal cMinusDtimesA0_n_88 : STD_LOGIC;
  signal cMinusDtimesA0_n_89 : STD_LOGIC;
  signal cMinusDtimesA0_n_90 : STD_LOGIC;
  signal cMinusDtimesA0_n_91 : STD_LOGIC;
  signal cMinusDtimesA0_n_92 : STD_LOGIC;
  signal cMinusDtimesA0_n_93 : STD_LOGIC;
  signal cMinusDtimesA0_n_94 : STD_LOGIC;
  signal cMinusDtimesA0_n_95 : STD_LOGIC;
  signal cMinusDtimesA0_n_96 : STD_LOGIC;
  signal cMinusDtimesA0_n_97 : STD_LOGIC;
  signal cMinusDtimesA0_n_98 : STD_LOGIC;
  signal cMinusDtimesA0_n_99 : STD_LOGIC;
  signal cPlusD : STD_LOGIC_VECTOR ( 23 downto 2 );
  signal \cPlusDtimesB0_i_1__1_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__1_n_1\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__1_n_2\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__1_n_3\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__1_n_4\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__1_n_5\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__1_n_6\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__1_n_7\ : STD_LOGIC;
  signal cPlusDtimesB0_i_27_n_0 : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__1_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__1_n_1\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__1_n_2\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__1_n_3\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__1_n_4\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__1_n_5\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__1_n_6\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__1_n_7\ : STD_LOGIC;
  signal cPlusDtimesB0_n_100 : STD_LOGIC;
  signal cPlusDtimesB0_n_101 : STD_LOGIC;
  signal cPlusDtimesB0_n_102 : STD_LOGIC;
  signal cPlusDtimesB0_n_103 : STD_LOGIC;
  signal cPlusDtimesB0_n_104 : STD_LOGIC;
  signal cPlusDtimesB0_n_105 : STD_LOGIC;
  signal cPlusDtimesB0_n_106 : STD_LOGIC;
  signal cPlusDtimesB0_n_107 : STD_LOGIC;
  signal cPlusDtimesB0_n_108 : STD_LOGIC;
  signal cPlusDtimesB0_n_109 : STD_LOGIC;
  signal cPlusDtimesB0_n_110 : STD_LOGIC;
  signal cPlusDtimesB0_n_111 : STD_LOGIC;
  signal cPlusDtimesB0_n_112 : STD_LOGIC;
  signal cPlusDtimesB0_n_113 : STD_LOGIC;
  signal cPlusDtimesB0_n_114 : STD_LOGIC;
  signal cPlusDtimesB0_n_115 : STD_LOGIC;
  signal cPlusDtimesB0_n_116 : STD_LOGIC;
  signal cPlusDtimesB0_n_117 : STD_LOGIC;
  signal cPlusDtimesB0_n_118 : STD_LOGIC;
  signal cPlusDtimesB0_n_119 : STD_LOGIC;
  signal cPlusDtimesB0_n_120 : STD_LOGIC;
  signal cPlusDtimesB0_n_121 : STD_LOGIC;
  signal cPlusDtimesB0_n_122 : STD_LOGIC;
  signal cPlusDtimesB0_n_123 : STD_LOGIC;
  signal cPlusDtimesB0_n_124 : STD_LOGIC;
  signal cPlusDtimesB0_n_125 : STD_LOGIC;
  signal cPlusDtimesB0_n_126 : STD_LOGIC;
  signal cPlusDtimesB0_n_127 : STD_LOGIC;
  signal cPlusDtimesB0_n_128 : STD_LOGIC;
  signal cPlusDtimesB0_n_129 : STD_LOGIC;
  signal cPlusDtimesB0_n_130 : STD_LOGIC;
  signal cPlusDtimesB0_n_131 : STD_LOGIC;
  signal cPlusDtimesB0_n_132 : STD_LOGIC;
  signal cPlusDtimesB0_n_133 : STD_LOGIC;
  signal cPlusDtimesB0_n_134 : STD_LOGIC;
  signal cPlusDtimesB0_n_135 : STD_LOGIC;
  signal cPlusDtimesB0_n_136 : STD_LOGIC;
  signal cPlusDtimesB0_n_137 : STD_LOGIC;
  signal cPlusDtimesB0_n_138 : STD_LOGIC;
  signal cPlusDtimesB0_n_139 : STD_LOGIC;
  signal cPlusDtimesB0_n_140 : STD_LOGIC;
  signal cPlusDtimesB0_n_141 : STD_LOGIC;
  signal cPlusDtimesB0_n_142 : STD_LOGIC;
  signal cPlusDtimesB0_n_143 : STD_LOGIC;
  signal cPlusDtimesB0_n_144 : STD_LOGIC;
  signal cPlusDtimesB0_n_145 : STD_LOGIC;
  signal cPlusDtimesB0_n_146 : STD_LOGIC;
  signal cPlusDtimesB0_n_147 : STD_LOGIC;
  signal cPlusDtimesB0_n_148 : STD_LOGIC;
  signal cPlusDtimesB0_n_149 : STD_LOGIC;
  signal cPlusDtimesB0_n_150 : STD_LOGIC;
  signal cPlusDtimesB0_n_151 : STD_LOGIC;
  signal cPlusDtimesB0_n_152 : STD_LOGIC;
  signal cPlusDtimesB0_n_153 : STD_LOGIC;
  signal cPlusDtimesB0_n_58 : STD_LOGIC;
  signal cPlusDtimesB0_n_59 : STD_LOGIC;
  signal cPlusDtimesB0_n_60 : STD_LOGIC;
  signal cPlusDtimesB0_n_61 : STD_LOGIC;
  signal cPlusDtimesB0_n_62 : STD_LOGIC;
  signal cPlusDtimesB0_n_63 : STD_LOGIC;
  signal cPlusDtimesB0_n_64 : STD_LOGIC;
  signal cPlusDtimesB0_n_65 : STD_LOGIC;
  signal cPlusDtimesB0_n_66 : STD_LOGIC;
  signal cPlusDtimesB0_n_67 : STD_LOGIC;
  signal cPlusDtimesB0_n_68 : STD_LOGIC;
  signal cPlusDtimesB0_n_69 : STD_LOGIC;
  signal cPlusDtimesB0_n_70 : STD_LOGIC;
  signal cPlusDtimesB0_n_71 : STD_LOGIC;
  signal cPlusDtimesB0_n_72 : STD_LOGIC;
  signal cPlusDtimesB0_n_73 : STD_LOGIC;
  signal cPlusDtimesB0_n_74 : STD_LOGIC;
  signal cPlusDtimesB0_n_75 : STD_LOGIC;
  signal cPlusDtimesB0_n_76 : STD_LOGIC;
  signal cPlusDtimesB0_n_77 : STD_LOGIC;
  signal cPlusDtimesB0_n_78 : STD_LOGIC;
  signal cPlusDtimesB0_n_79 : STD_LOGIC;
  signal cPlusDtimesB0_n_80 : STD_LOGIC;
  signal cPlusDtimesB0_n_81 : STD_LOGIC;
  signal cPlusDtimesB0_n_82 : STD_LOGIC;
  signal cPlusDtimesB0_n_83 : STD_LOGIC;
  signal cPlusDtimesB0_n_84 : STD_LOGIC;
  signal cPlusDtimesB0_n_85 : STD_LOGIC;
  signal cPlusDtimesB0_n_86 : STD_LOGIC;
  signal cPlusDtimesB0_n_87 : STD_LOGIC;
  signal cPlusDtimesB0_n_88 : STD_LOGIC;
  signal cPlusDtimesB0_n_89 : STD_LOGIC;
  signal cPlusDtimesB0_n_90 : STD_LOGIC;
  signal cPlusDtimesB0_n_91 : STD_LOGIC;
  signal cPlusDtimesB0_n_92 : STD_LOGIC;
  signal cPlusDtimesB0_n_93 : STD_LOGIC;
  signal cPlusDtimesB0_n_94 : STD_LOGIC;
  signal cPlusDtimesB0_n_95 : STD_LOGIC;
  signal cPlusDtimesB0_n_96 : STD_LOGIC;
  signal cPlusDtimesB0_n_97 : STD_LOGIC;
  signal cPlusDtimesB0_n_98 : STD_LOGIC;
  signal cPlusDtimesB0_n_99 : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_1__1_n_3\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_1__1_n_4\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_1__1_n_5\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_1__1_n_6\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_1__1_n_7\ : STD_LOGIC;
  signal common : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^datai_reg[5][23]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^dataq_reg[5][23]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal lastStartState : STD_LOGIC;
  signal \mul/\ : STD_LOGIC;
  signal mulOutI : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal mulOutR : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^mulready\ : STD_LOGIC;
  signal outi0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \outi_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \outi_carry__0_n_0\ : STD_LOGIC;
  signal \outi_carry__0_n_1\ : STD_LOGIC;
  signal \outi_carry__0_n_2\ : STD_LOGIC;
  signal \outi_carry__0_n_3\ : STD_LOGIC;
  signal \outi_carry__0_n_4\ : STD_LOGIC;
  signal \outi_carry__0_n_5\ : STD_LOGIC;
  signal \outi_carry__0_n_6\ : STD_LOGIC;
  signal \outi_carry__0_n_7\ : STD_LOGIC;
  signal \outi_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \outi_carry__1_n_1\ : STD_LOGIC;
  signal \outi_carry__1_n_2\ : STD_LOGIC;
  signal \outi_carry__1_n_3\ : STD_LOGIC;
  signal \outi_carry__1_n_4\ : STD_LOGIC;
  signal \outi_carry__1_n_5\ : STD_LOGIC;
  signal \outi_carry__1_n_6\ : STD_LOGIC;
  signal \outi_carry__1_n_7\ : STD_LOGIC;
  signal \outi_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \outi_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \outi_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \outi_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \outi_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \outi_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \outi_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \outi_carry_i_8__1_n_0\ : STD_LOGIC;
  signal outi_carry_n_0 : STD_LOGIC;
  signal outi_carry_n_1 : STD_LOGIC;
  signal outi_carry_n_2 : STD_LOGIC;
  signal outi_carry_n_3 : STD_LOGIC;
  signal outi_carry_n_4 : STD_LOGIC;
  signal outi_carry_n_5 : STD_LOGIC;
  signal outi_carry_n_6 : STD_LOGIC;
  signal outi_carry_n_7 : STD_LOGIC;
  signal outr0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \outr_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \outr_carry__0_n_0\ : STD_LOGIC;
  signal \outr_carry__0_n_1\ : STD_LOGIC;
  signal \outr_carry__0_n_2\ : STD_LOGIC;
  signal \outr_carry__0_n_3\ : STD_LOGIC;
  signal \outr_carry__0_n_4\ : STD_LOGIC;
  signal \outr_carry__0_n_5\ : STD_LOGIC;
  signal \outr_carry__0_n_6\ : STD_LOGIC;
  signal \outr_carry__0_n_7\ : STD_LOGIC;
  signal \outr_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \outr_carry__1_n_1\ : STD_LOGIC;
  signal \outr_carry__1_n_2\ : STD_LOGIC;
  signal \outr_carry__1_n_3\ : STD_LOGIC;
  signal \outr_carry__1_n_4\ : STD_LOGIC;
  signal \outr_carry__1_n_5\ : STD_LOGIC;
  signal \outr_carry__1_n_6\ : STD_LOGIC;
  signal \outr_carry__1_n_7\ : STD_LOGIC;
  signal \outr_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \outr_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \outr_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \outr_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \outr_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \outr_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \outr_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \outr_carry_i_8__1_n_0\ : STD_LOGIC;
  signal outr_carry_n_0 : STD_LOGIC;
  signal outr_carry_n_1 : STD_LOGIC;
  signal outr_carry_n_2 : STD_LOGIC;
  signal outr_carry_n_3 : STD_LOGIC;
  signal outr_carry_n_4 : STD_LOGIC;
  signal outr_carry_n_5 : STD_LOGIC;
  signal outr_carry_n_6 : STD_LOGIC;
  signal outr_carry_n_7 : STD_LOGIC;
  signal \^partialfftsizebit_reg[1]\ : STD_LOGIC;
  signal \^partialfftsizebit_reg[1]_0\ : STD_LOGIC;
  signal ready0 : STD_LOGIC;
  signal ready0_0 : STD_LOGIC;
  signal \ready_i_1__1_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_7__1_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_9__1_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_6__1_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_7__1_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_8__1_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_9__1_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__1_n_4\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__1_n_5\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__1_n_6\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__1_n_7\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__1_n_4\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__1_n_5\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__1_n_6\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__1_n_7\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal \topR_out[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_7__1_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_9__1_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_10__1_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_6__1_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_7__1_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_8__1_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_9__1_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__1_n_4\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__1_n_5\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__1_n_6\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__1_n_7\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__1_n_1\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__1_n_2\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__1_n_3\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__1_n_4\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__1_n_5\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__1_n_6\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__1_n_7\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal \NLW_aMinusB_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_aMinusBtimesD0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_aMinusBtimesD0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_aMinusBtimesD0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aMinusBtimesD0_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_aMinusBtimesD_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_aMinusBtimesD_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_aMinusBtimesD_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aMinusBtimesD_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_aMinusBtimesD_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_aMinusBtimesD_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_bottomI_out_reg[23]_i_10__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_bottomI_out_reg[23]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_bottomR_out_reg[23]_i_18__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_bottomR_out_reg[23]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_cMinusD_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_cMinusD_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_cMinusDtimesA0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cMinusDtimesA0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cMinusDtimesA0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cMinusDtimesA0_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_cMinusDtimesA_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cMinusDtimesA_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cMinusDtimesA_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cMinusDtimesA_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_cMinusDtimesA_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_cMinusDtimesA_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_cPlusDtimesB0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cPlusDtimesB0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cPlusDtimesB0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cPlusDtimesB0_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_cPlusDtimesB_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cPlusDtimesB_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cPlusDtimesB_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cPlusDtimesB_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_cPlusDtimesB_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_cPlusDtimesB_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cPlusDtimesB_reg_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_cPlusDtimesB_reg_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_outi_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_outr_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_topI_out_reg[23]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_topR_out_reg[23]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "IDLE:001,REAL_MUL:010,IMAG_MUL:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "IDLE:001,REAL_MUL:010,IMAG_MUL:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "IDLE:001,REAL_MUL:010,IMAG_MUL:100,";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of aMinusB_carry : label is 35;
  attribute ADDER_THRESHOLD of \aMinusB_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \aMinusB_carry__1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of aMinusBtimesD0 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of aMinusBtimesD0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of aMinusBtimesD_reg : label is "yes";
  attribute ADDER_THRESHOLD of \bottomI_out_reg[15]_i_10__1\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomI_out_reg[23]_i_10__1\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomI_out_reg[7]_i_10__1\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomR_out_reg[15]_i_18__1\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomR_out_reg[23]_i_18__0\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomR_out_reg[7]_i_18__1\ : label is 35;
  attribute ADDER_THRESHOLD of cMinusD_carry : label is 35;
  attribute ADDER_THRESHOLD of \cMinusD_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \cMinusD_carry__1\ : label is 35;
  attribute KEEP_HIERARCHY of cMinusDtimesA0 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of cMinusDtimesA0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of cMinusDtimesA_reg : label is "yes";
  attribute KEEP_HIERARCHY of cPlusDtimesB0 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of cPlusDtimesB0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \cPlusDtimesB0_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \cPlusDtimesB0_i_2__1\ : label is 35;
  attribute KEEP_HIERARCHY of cPlusDtimesB_reg : label is "yes";
  attribute ADDER_THRESHOLD of \cPlusDtimesB_reg_i_1__1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mulStart_i_1__0\ : label is "soft_lutpair1";
  attribute ADDER_THRESHOLD of outi_carry : label is 35;
  attribute ADDER_THRESHOLD of \outi_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \outi_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of outr_carry : label is 35;
  attribute ADDER_THRESHOLD of \outr_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \outr_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \topI_out_reg[15]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \topI_out_reg[23]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \topI_out_reg[7]_i_1__1\ : label is 35;
  attribute SOFT_HLUTNM of \topR_out[23]_i_1__1\ : label is "soft_lutpair1";
  attribute ADDER_THRESHOLD of \topR_out_reg[15]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \topR_out_reg[23]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \topR_out_reg[7]_i_1__1\ : label is 35;
begin
  \dataI_reg[5][23]\(23 downto 0) <= \^datai_reg[5][23]\(23 downto 0);
  \dataQ_reg[5][23]\(23 downto 0) <= \^dataq_reg[5][23]\(23 downto 0);
  mulReady <= \^mulready\;
  \partialFftSizeBit_reg[1]\ <= \^partialfftsizebit_reg[1]\;
  \partialFftSizeBit_reg[1]_0\ <= \^partialfftsizebit_reg[1]_0\;
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \__1_n_0\,
      D => ready0_0,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \__1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[0]\,
      Q => cMinusDtimesA,
      R => '0'
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \__1_n_0\,
      D => cMinusDtimesA,
      Q => ready0_0,
      R => '0'
    );
\__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEAA"
    )
        port map (
      I0 => ready0_0,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => lastStartState,
      I3 => mulStart,
      I4 => cMinusDtimesA,
      O => \__1_n_0\
    );
aMinusB_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => aMinusB_carry_n_0,
      CO(6) => aMinusB_carry_n_1,
      CO(5) => aMinusB_carry_n_2,
      CO(4) => aMinusB_carry_n_3,
      CO(3) => aMinusB_carry_n_4,
      CO(2) => aMinusB_carry_n_5,
      CO(1) => aMinusB_carry_n_6,
      CO(0) => aMinusB_carry_n_7,
      DI(7 downto 0) => \aMinusB_carry__1_0\(7 downto 0),
      O(7 downto 0) => aMinusB(7 downto 0),
      S(7) => \aMinusB_carry_i_1__1_n_0\,
      S(6) => \aMinusB_carry_i_2__1_n_0\,
      S(5) => \aMinusB_carry_i_3__1_n_0\,
      S(4) => \aMinusB_carry_i_4__1_n_0\,
      S(3) => \aMinusB_carry_i_5__1_n_0\,
      S(2) => \aMinusB_carry_i_6__1_n_0\,
      S(1) => \aMinusB_carry_i_7__1_n_0\,
      S(0) => \aMinusB_carry_i_8__1_n_0\
    );
\aMinusB_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => aMinusB_carry_n_0,
      CI_TOP => '0',
      CO(7) => \aMinusB_carry__0_n_0\,
      CO(6) => \aMinusB_carry__0_n_1\,
      CO(5) => \aMinusB_carry__0_n_2\,
      CO(4) => \aMinusB_carry__0_n_3\,
      CO(3) => \aMinusB_carry__0_n_4\,
      CO(2) => \aMinusB_carry__0_n_5\,
      CO(1) => \aMinusB_carry__0_n_6\,
      CO(0) => \aMinusB_carry__0_n_7\,
      DI(7 downto 0) => \aMinusB_carry__1_0\(15 downto 8),
      O(7 downto 0) => aMinusB(15 downto 8),
      S(7) => \aMinusB_carry__0_i_1__1_n_0\,
      S(6) => \aMinusB_carry__0_i_2__1_n_0\,
      S(5) => \aMinusB_carry__0_i_3__1_n_0\,
      S(4) => \aMinusB_carry__0_i_4__1_n_0\,
      S(3) => \aMinusB_carry__0_i_5__1_n_0\,
      S(2) => \aMinusB_carry__0_i_6__1_n_0\,
      S(1) => \aMinusB_carry__0_i_7__1_n_0\,
      S(0) => \aMinusB_carry__0_i_8__1_n_0\
    );
\aMinusB_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(15),
      I1 => \aMinusB_carry__1_1\(15),
      O => \aMinusB_carry__0_i_1__1_n_0\
    );
\aMinusB_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(14),
      I1 => \aMinusB_carry__1_1\(14),
      O => \aMinusB_carry__0_i_2__1_n_0\
    );
\aMinusB_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(13),
      I1 => \aMinusB_carry__1_1\(13),
      O => \aMinusB_carry__0_i_3__1_n_0\
    );
\aMinusB_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(12),
      I1 => \aMinusB_carry__1_1\(12),
      O => \aMinusB_carry__0_i_4__1_n_0\
    );
\aMinusB_carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(11),
      I1 => \aMinusB_carry__1_1\(11),
      O => \aMinusB_carry__0_i_5__1_n_0\
    );
\aMinusB_carry__0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(10),
      I1 => \aMinusB_carry__1_1\(10),
      O => \aMinusB_carry__0_i_6__1_n_0\
    );
\aMinusB_carry__0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(9),
      I1 => \aMinusB_carry__1_1\(9),
      O => \aMinusB_carry__0_i_7__1_n_0\
    );
\aMinusB_carry__0_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(8),
      I1 => \aMinusB_carry__1_1\(8),
      O => \aMinusB_carry__0_i_8__1_n_0\
    );
\aMinusB_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \aMinusB_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_aMinusB_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \aMinusB_carry__1_n_1\,
      CO(5) => \aMinusB_carry__1_n_2\,
      CO(4) => \aMinusB_carry__1_n_3\,
      CO(3) => \aMinusB_carry__1_n_4\,
      CO(2) => \aMinusB_carry__1_n_5\,
      CO(1) => \aMinusB_carry__1_n_6\,
      CO(0) => \aMinusB_carry__1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \aMinusB_carry__1_0\(22 downto 16),
      O(7 downto 0) => aMinusB(23 downto 16),
      S(7) => \aMinusB_carry__1_i_1__1_n_0\,
      S(6) => \aMinusB_carry__1_i_2__1_n_0\,
      S(5) => \aMinusB_carry__1_i_3__1_n_0\,
      S(4) => \aMinusB_carry__1_i_4__1_n_0\,
      S(3) => \aMinusB_carry__1_i_5__1_n_0\,
      S(2) => \aMinusB_carry__1_i_6__1_n_0\,
      S(1) => \aMinusB_carry__1_i_7__1_n_0\,
      S(0) => \aMinusB_carry__1_i_8__1_n_0\
    );
\aMinusB_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(23),
      I1 => \aMinusB_carry__1_1\(23),
      O => \aMinusB_carry__1_i_1__1_n_0\
    );
\aMinusB_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(22),
      I1 => \aMinusB_carry__1_1\(22),
      O => \aMinusB_carry__1_i_2__1_n_0\
    );
\aMinusB_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(21),
      I1 => \aMinusB_carry__1_1\(21),
      O => \aMinusB_carry__1_i_3__1_n_0\
    );
\aMinusB_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(20),
      I1 => \aMinusB_carry__1_1\(20),
      O => \aMinusB_carry__1_i_4__1_n_0\
    );
\aMinusB_carry__1_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(19),
      I1 => \aMinusB_carry__1_1\(19),
      O => \aMinusB_carry__1_i_5__1_n_0\
    );
\aMinusB_carry__1_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(18),
      I1 => \aMinusB_carry__1_1\(18),
      O => \aMinusB_carry__1_i_6__1_n_0\
    );
\aMinusB_carry__1_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(17),
      I1 => \aMinusB_carry__1_1\(17),
      O => \aMinusB_carry__1_i_7__1_n_0\
    );
\aMinusB_carry__1_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(16),
      I1 => \aMinusB_carry__1_1\(16),
      O => \aMinusB_carry__1_i_8__1_n_0\
    );
\aMinusB_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(7),
      I1 => \aMinusB_carry__1_1\(7),
      O => \aMinusB_carry_i_1__1_n_0\
    );
\aMinusB_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(6),
      I1 => \aMinusB_carry__1_1\(6),
      O => \aMinusB_carry_i_2__1_n_0\
    );
\aMinusB_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(5),
      I1 => \aMinusB_carry__1_1\(5),
      O => \aMinusB_carry_i_3__1_n_0\
    );
\aMinusB_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(4),
      I1 => \aMinusB_carry__1_1\(4),
      O => \aMinusB_carry_i_4__1_n_0\
    );
\aMinusB_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(3),
      I1 => \aMinusB_carry__1_1\(3),
      O => \aMinusB_carry_i_5__1_n_0\
    );
\aMinusB_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(2),
      I1 => \aMinusB_carry__1_1\(2),
      O => \aMinusB_carry_i_6__1_n_0\
    );
\aMinusB_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(1),
      I1 => \aMinusB_carry__1_1\(1),
      O => \aMinusB_carry_i_7__1_n_0\
    );
\aMinusB_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(0),
      I1 => \aMinusB_carry__1_1\(0),
      O => \aMinusB_carry_i_8__1_n_0\
    );
aMinusBtimesD0: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(1),
      A(28) => A(1),
      A(27) => A(1),
      A(26) => A(1),
      A(25) => A(1),
      A(24) => A(1),
      A(23) => A(1),
      A(22) => A(1),
      A(21) => A(1),
      A(20) => A(1),
      A(19) => A(1),
      A(18) => A(1),
      A(17) => A(1),
      A(16) => A(1),
      A(15) => A(1),
      A(14) => A(1),
      A(13) => A(1),
      A(12) => A(1),
      A(11) => A(1),
      A(10) => A(1),
      A(9) => '0',
      A(8) => A(0),
      A(7 downto 6) => B"00",
      A(5) => A(0),
      A(4) => '0',
      A(3) => A(0),
      A(2) => A(0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_aMinusBtimesD0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => aMinusB(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_aMinusBtimesD0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_aMinusBtimesD0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_aMinusBtimesD0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_aMinusBtimesD0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_aMinusBtimesD0_OVERFLOW_UNCONNECTED,
      P(47) => aMinusBtimesD0_n_58,
      P(46) => aMinusBtimesD0_n_59,
      P(45) => aMinusBtimesD0_n_60,
      P(44) => aMinusBtimesD0_n_61,
      P(43) => aMinusBtimesD0_n_62,
      P(42) => aMinusBtimesD0_n_63,
      P(41) => aMinusBtimesD0_n_64,
      P(40) => aMinusBtimesD0_n_65,
      P(39) => aMinusBtimesD0_n_66,
      P(38) => aMinusBtimesD0_n_67,
      P(37) => aMinusBtimesD0_n_68,
      P(36) => aMinusBtimesD0_n_69,
      P(35) => aMinusBtimesD0_n_70,
      P(34) => aMinusBtimesD0_n_71,
      P(33) => aMinusBtimesD0_n_72,
      P(32) => aMinusBtimesD0_n_73,
      P(31) => aMinusBtimesD0_n_74,
      P(30) => aMinusBtimesD0_n_75,
      P(29) => aMinusBtimesD0_n_76,
      P(28) => aMinusBtimesD0_n_77,
      P(27) => aMinusBtimesD0_n_78,
      P(26) => aMinusBtimesD0_n_79,
      P(25) => aMinusBtimesD0_n_80,
      P(24) => aMinusBtimesD0_n_81,
      P(23) => aMinusBtimesD0_n_82,
      P(22) => aMinusBtimesD0_n_83,
      P(21) => aMinusBtimesD0_n_84,
      P(20) => aMinusBtimesD0_n_85,
      P(19) => aMinusBtimesD0_n_86,
      P(18) => aMinusBtimesD0_n_87,
      P(17) => aMinusBtimesD0_n_88,
      P(16) => aMinusBtimesD0_n_89,
      P(15) => aMinusBtimesD0_n_90,
      P(14) => aMinusBtimesD0_n_91,
      P(13) => aMinusBtimesD0_n_92,
      P(12) => aMinusBtimesD0_n_93,
      P(11) => aMinusBtimesD0_n_94,
      P(10) => aMinusBtimesD0_n_95,
      P(9) => aMinusBtimesD0_n_96,
      P(8) => aMinusBtimesD0_n_97,
      P(7) => aMinusBtimesD0_n_98,
      P(6) => aMinusBtimesD0_n_99,
      P(5) => aMinusBtimesD0_n_100,
      P(4) => aMinusBtimesD0_n_101,
      P(3) => aMinusBtimesD0_n_102,
      P(2) => aMinusBtimesD0_n_103,
      P(1) => aMinusBtimesD0_n_104,
      P(0) => aMinusBtimesD0_n_105,
      PATTERNBDETECT => NLW_aMinusBtimesD0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_aMinusBtimesD0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => aMinusBtimesD0_n_106,
      PCOUT(46) => aMinusBtimesD0_n_107,
      PCOUT(45) => aMinusBtimesD0_n_108,
      PCOUT(44) => aMinusBtimesD0_n_109,
      PCOUT(43) => aMinusBtimesD0_n_110,
      PCOUT(42) => aMinusBtimesD0_n_111,
      PCOUT(41) => aMinusBtimesD0_n_112,
      PCOUT(40) => aMinusBtimesD0_n_113,
      PCOUT(39) => aMinusBtimesD0_n_114,
      PCOUT(38) => aMinusBtimesD0_n_115,
      PCOUT(37) => aMinusBtimesD0_n_116,
      PCOUT(36) => aMinusBtimesD0_n_117,
      PCOUT(35) => aMinusBtimesD0_n_118,
      PCOUT(34) => aMinusBtimesD0_n_119,
      PCOUT(33) => aMinusBtimesD0_n_120,
      PCOUT(32) => aMinusBtimesD0_n_121,
      PCOUT(31) => aMinusBtimesD0_n_122,
      PCOUT(30) => aMinusBtimesD0_n_123,
      PCOUT(29) => aMinusBtimesD0_n_124,
      PCOUT(28) => aMinusBtimesD0_n_125,
      PCOUT(27) => aMinusBtimesD0_n_126,
      PCOUT(26) => aMinusBtimesD0_n_127,
      PCOUT(25) => aMinusBtimesD0_n_128,
      PCOUT(24) => aMinusBtimesD0_n_129,
      PCOUT(23) => aMinusBtimesD0_n_130,
      PCOUT(22) => aMinusBtimesD0_n_131,
      PCOUT(21) => aMinusBtimesD0_n_132,
      PCOUT(20) => aMinusBtimesD0_n_133,
      PCOUT(19) => aMinusBtimesD0_n_134,
      PCOUT(18) => aMinusBtimesD0_n_135,
      PCOUT(17) => aMinusBtimesD0_n_136,
      PCOUT(16) => aMinusBtimesD0_n_137,
      PCOUT(15) => aMinusBtimesD0_n_138,
      PCOUT(14) => aMinusBtimesD0_n_139,
      PCOUT(13) => aMinusBtimesD0_n_140,
      PCOUT(12) => aMinusBtimesD0_n_141,
      PCOUT(11) => aMinusBtimesD0_n_142,
      PCOUT(10) => aMinusBtimesD0_n_143,
      PCOUT(9) => aMinusBtimesD0_n_144,
      PCOUT(8) => aMinusBtimesD0_n_145,
      PCOUT(7) => aMinusBtimesD0_n_146,
      PCOUT(6) => aMinusBtimesD0_n_147,
      PCOUT(5) => aMinusBtimesD0_n_148,
      PCOUT(4) => aMinusBtimesD0_n_149,
      PCOUT(3) => aMinusBtimesD0_n_150,
      PCOUT(2) => aMinusBtimesD0_n_151,
      PCOUT(1) => aMinusBtimesD0_n_152,
      PCOUT(0) => aMinusBtimesD0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_aMinusBtimesD0_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_aMinusBtimesD0_XOROUT_UNCONNECTED(7 downto 0)
    );
\aMinusBtimesD[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => lastStartState,
      I2 => mulStart,
      O => \mul/\
    );
aMinusBtimesD_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(1),
      A(28) => A(1),
      A(27) => A(1),
      A(26) => A(1),
      A(25) => A(1),
      A(24) => A(1),
      A(23) => A(1),
      A(22) => A(1),
      A(21) => A(1),
      A(20) => A(1),
      A(19) => A(1),
      A(18) => A(1),
      A(17) => A(1),
      A(16) => A(1),
      A(15) => A(1),
      A(14) => A(1),
      A(13) => A(1),
      A(12) => A(1),
      A(11) => A(1),
      A(10) => A(1),
      A(9) => '0',
      A(8) => A(0),
      A(7 downto 6) => B"00",
      A(5) => A(0),
      A(4) => '0',
      A(3) => A(0),
      A(2) => A(0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_aMinusBtimesD_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => aMinusB(23),
      B(16) => aMinusB(23),
      B(15) => aMinusB(23),
      B(14) => aMinusB(23),
      B(13) => aMinusB(23),
      B(12) => aMinusB(23),
      B(11) => aMinusB(23),
      B(10) => aMinusB(23),
      B(9) => aMinusB(23),
      B(8) => aMinusB(23),
      B(7) => aMinusB(23),
      B(6 downto 0) => aMinusB(23 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_aMinusBtimesD_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_aMinusBtimesD_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_aMinusBtimesD_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \mul/\,
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_aMinusBtimesD_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_aMinusBtimesD_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_aMinusBtimesD_reg_P_UNCONNECTED(47 downto 17),
      P(16 downto 0) => common(23 downto 7),
      PATTERNBDETECT => NLW_aMinusBtimesD_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_aMinusBtimesD_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => aMinusBtimesD0_n_106,
      PCIN(46) => aMinusBtimesD0_n_107,
      PCIN(45) => aMinusBtimesD0_n_108,
      PCIN(44) => aMinusBtimesD0_n_109,
      PCIN(43) => aMinusBtimesD0_n_110,
      PCIN(42) => aMinusBtimesD0_n_111,
      PCIN(41) => aMinusBtimesD0_n_112,
      PCIN(40) => aMinusBtimesD0_n_113,
      PCIN(39) => aMinusBtimesD0_n_114,
      PCIN(38) => aMinusBtimesD0_n_115,
      PCIN(37) => aMinusBtimesD0_n_116,
      PCIN(36) => aMinusBtimesD0_n_117,
      PCIN(35) => aMinusBtimesD0_n_118,
      PCIN(34) => aMinusBtimesD0_n_119,
      PCIN(33) => aMinusBtimesD0_n_120,
      PCIN(32) => aMinusBtimesD0_n_121,
      PCIN(31) => aMinusBtimesD0_n_122,
      PCIN(30) => aMinusBtimesD0_n_123,
      PCIN(29) => aMinusBtimesD0_n_124,
      PCIN(28) => aMinusBtimesD0_n_125,
      PCIN(27) => aMinusBtimesD0_n_126,
      PCIN(26) => aMinusBtimesD0_n_127,
      PCIN(25) => aMinusBtimesD0_n_128,
      PCIN(24) => aMinusBtimesD0_n_129,
      PCIN(23) => aMinusBtimesD0_n_130,
      PCIN(22) => aMinusBtimesD0_n_131,
      PCIN(21) => aMinusBtimesD0_n_132,
      PCIN(20) => aMinusBtimesD0_n_133,
      PCIN(19) => aMinusBtimesD0_n_134,
      PCIN(18) => aMinusBtimesD0_n_135,
      PCIN(17) => aMinusBtimesD0_n_136,
      PCIN(16) => aMinusBtimesD0_n_137,
      PCIN(15) => aMinusBtimesD0_n_138,
      PCIN(14) => aMinusBtimesD0_n_139,
      PCIN(13) => aMinusBtimesD0_n_140,
      PCIN(12) => aMinusBtimesD0_n_141,
      PCIN(11) => aMinusBtimesD0_n_142,
      PCIN(10) => aMinusBtimesD0_n_143,
      PCIN(9) => aMinusBtimesD0_n_144,
      PCIN(8) => aMinusBtimesD0_n_145,
      PCIN(7) => aMinusBtimesD0_n_146,
      PCIN(6) => aMinusBtimesD0_n_147,
      PCIN(5) => aMinusBtimesD0_n_148,
      PCIN(4) => aMinusBtimesD0_n_149,
      PCIN(3) => aMinusBtimesD0_n_150,
      PCIN(2) => aMinusBtimesD0_n_151,
      PCIN(1) => aMinusBtimesD0_n_152,
      PCIN(0) => aMinusBtimesD0_n_153,
      PCOUT(47 downto 0) => NLW_aMinusBtimesD_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_aMinusBtimesD_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_aMinusBtimesD_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\aMinusBtimesD_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_95,
      Q => common(0),
      R => '0'
    );
\aMinusBtimesD_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_94,
      Q => common(1),
      R => '0'
    );
\aMinusBtimesD_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_93,
      Q => common(2),
      R => '0'
    );
\aMinusBtimesD_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_92,
      Q => common(3),
      R => '0'
    );
\aMinusBtimesD_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_91,
      Q => common(4),
      R => '0'
    );
\aMinusBtimesD_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_90,
      Q => common(5),
      R => '0'
    );
\aMinusBtimesD_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_89,
      Q => common(6),
      R => '0'
    );
\bottomI_out[15]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(15),
      I1 => mulOutI(15),
      O => \bottomI_out[15]_i_11__1_n_0\
    );
\bottomI_out[15]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(14),
      I1 => mulOutI(14),
      O => \bottomI_out[15]_i_12__1_n_0\
    );
\bottomI_out[15]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(13),
      I1 => mulOutI(13),
      O => \bottomI_out[15]_i_13__1_n_0\
    );
\bottomI_out[15]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(12),
      I1 => mulOutI(12),
      O => \bottomI_out[15]_i_14__1_n_0\
    );
\bottomI_out[15]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(11),
      I1 => mulOutI(11),
      O => \bottomI_out[15]_i_15__1_n_0\
    );
\bottomI_out[15]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(10),
      I1 => mulOutI(10),
      O => \bottomI_out[15]_i_16__1_n_0\
    );
\bottomI_out[15]_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(9),
      I1 => mulOutI(9),
      O => \bottomI_out[15]_i_17__1_n_0\
    );
\bottomI_out[15]_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(8),
      I1 => mulOutI(8),
      O => \bottomI_out[15]_i_18__1_n_0\
    );
\bottomI_out[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(15),
      I1 => ready0,
      I2 => mulOutI(15),
      I3 => bottomI_out0(15),
      I4 => ready01_out,
      I5 => outi0(15),
      O => \bottomI_out[15]_i_2__1_n_0\
    );
\bottomI_out[15]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(14),
      I1 => ready0,
      I2 => mulOutI(14),
      I3 => bottomI_out0(14),
      I4 => ready01_out,
      I5 => outi0(14),
      O => \bottomI_out[15]_i_3__1_n_0\
    );
\bottomI_out[15]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(13),
      I1 => ready0,
      I2 => mulOutI(13),
      I3 => bottomI_out0(13),
      I4 => ready01_out,
      I5 => outi0(13),
      O => \bottomI_out[15]_i_4__1_n_0\
    );
\bottomI_out[15]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(12),
      I1 => ready0,
      I2 => mulOutI(12),
      I3 => bottomI_out0(12),
      I4 => ready01_out,
      I5 => outi0(12),
      O => \bottomI_out[15]_i_5__1_n_0\
    );
\bottomI_out[15]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(11),
      I1 => ready0,
      I2 => mulOutI(11),
      I3 => bottomI_out0(11),
      I4 => ready01_out,
      I5 => outi0(11),
      O => \bottomI_out[15]_i_6__1_n_0\
    );
\bottomI_out[15]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(10),
      I1 => ready0,
      I2 => mulOutI(10),
      I3 => bottomI_out0(10),
      I4 => ready01_out,
      I5 => outi0(10),
      O => \bottomI_out[15]_i_7__1_n_0\
    );
\bottomI_out[15]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(9),
      I1 => ready0,
      I2 => mulOutI(9),
      I3 => bottomI_out0(9),
      I4 => ready01_out,
      I5 => outi0(9),
      O => \bottomI_out[15]_i_8__1_n_0\
    );
\bottomI_out[15]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(8),
      I1 => ready0,
      I2 => mulOutI(8),
      I3 => bottomI_out0(8),
      I4 => ready01_out,
      I5 => outi0(8),
      O => \bottomI_out[15]_i_9__1_n_0\
    );
\bottomI_out[23]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(23),
      I1 => mulOutI(23),
      O => \bottomI_out[23]_i_11__1_n_0\
    );
\bottomI_out[23]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(22),
      I1 => mulOutI(22),
      O => \bottomI_out[23]_i_12__1_n_0\
    );
\bottomI_out[23]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(21),
      I1 => mulOutI(21),
      O => \bottomI_out[23]_i_13__1_n_0\
    );
\bottomI_out[23]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(20),
      I1 => mulOutI(20),
      O => \bottomI_out[23]_i_14__1_n_0\
    );
\bottomI_out[23]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(19),
      I1 => mulOutI(19),
      O => \bottomI_out[23]_i_15__1_n_0\
    );
\bottomI_out[23]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(18),
      I1 => mulOutI(18),
      O => \bottomI_out[23]_i_16__1_n_0\
    );
\bottomI_out[23]_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(17),
      I1 => mulOutI(17),
      O => \bottomI_out[23]_i_17__1_n_0\
    );
\bottomI_out[23]_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(16),
      I1 => mulOutI(16),
      O => \bottomI_out[23]_i_18__1_n_0\
    );
\bottomI_out[23]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(23),
      I1 => ready0,
      I2 => mulOutI(23),
      I3 => bottomI_out0(23),
      I4 => ready01_out,
      I5 => outi0(23),
      O => \bottomI_out[23]_i_2__1_n_0\
    );
\bottomI_out[23]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(22),
      I1 => ready0,
      I2 => mulOutI(22),
      I3 => bottomI_out0(22),
      I4 => ready01_out,
      I5 => outi0(22),
      O => \bottomI_out[23]_i_3__1_n_0\
    );
\bottomI_out[23]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(21),
      I1 => ready0,
      I2 => mulOutI(21),
      I3 => bottomI_out0(21),
      I4 => ready01_out,
      I5 => outi0(21),
      O => \bottomI_out[23]_i_4__1_n_0\
    );
\bottomI_out[23]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(20),
      I1 => ready0,
      I2 => mulOutI(20),
      I3 => bottomI_out0(20),
      I4 => ready01_out,
      I5 => outi0(20),
      O => \bottomI_out[23]_i_5__1_n_0\
    );
\bottomI_out[23]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(19),
      I1 => ready0,
      I2 => mulOutI(19),
      I3 => bottomI_out0(19),
      I4 => ready01_out,
      I5 => outi0(19),
      O => \bottomI_out[23]_i_6__1_n_0\
    );
\bottomI_out[23]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(18),
      I1 => ready0,
      I2 => mulOutI(18),
      I3 => bottomI_out0(18),
      I4 => ready01_out,
      I5 => outi0(18),
      O => \bottomI_out[23]_i_7__1_n_0\
    );
\bottomI_out[23]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(17),
      I1 => ready0,
      I2 => mulOutI(17),
      I3 => bottomI_out0(17),
      I4 => ready01_out,
      I5 => outi0(17),
      O => \bottomI_out[23]_i_8__1_n_0\
    );
\bottomI_out[23]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(16),
      I1 => ready0,
      I2 => mulOutI(16),
      I3 => bottomI_out0(16),
      I4 => ready01_out,
      I5 => outi0(16),
      O => \bottomI_out[23]_i_9__1_n_0\
    );
\bottomI_out[7]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(7),
      I1 => mulOutI(7),
      O => \bottomI_out[7]_i_11__1_n_0\
    );
\bottomI_out[7]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(6),
      I1 => mulOutI(6),
      O => \bottomI_out[7]_i_12__1_n_0\
    );
\bottomI_out[7]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(5),
      I1 => mulOutI(5),
      O => \bottomI_out[7]_i_13__1_n_0\
    );
\bottomI_out[7]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(4),
      I1 => mulOutI(4),
      O => \bottomI_out[7]_i_14__1_n_0\
    );
\bottomI_out[7]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(3),
      I1 => mulOutI(3),
      O => \bottomI_out[7]_i_15__1_n_0\
    );
\bottomI_out[7]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(2),
      I1 => mulOutI(2),
      O => \bottomI_out[7]_i_16__1_n_0\
    );
\bottomI_out[7]_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(1),
      I1 => mulOutI(1),
      O => \bottomI_out[7]_i_17__1_n_0\
    );
\bottomI_out[7]_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__1_0\(0),
      I1 => mulOutI(0),
      O => \bottomI_out[7]_i_18__1_n_0\
    );
\bottomI_out[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(7),
      I1 => ready0,
      I2 => mulOutI(7),
      I3 => bottomI_out0(7),
      I4 => ready01_out,
      I5 => outi0(7),
      O => \bottomI_out[7]_i_2__1_n_0\
    );
\bottomI_out[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(6),
      I1 => ready0,
      I2 => mulOutI(6),
      I3 => bottomI_out0(6),
      I4 => ready01_out,
      I5 => outi0(6),
      O => \bottomI_out[7]_i_3__1_n_0\
    );
\bottomI_out[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(5),
      I1 => ready0,
      I2 => mulOutI(5),
      I3 => bottomI_out0(5),
      I4 => ready01_out,
      I5 => outi0(5),
      O => \bottomI_out[7]_i_4__1_n_0\
    );
\bottomI_out[7]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(4),
      I1 => ready0,
      I2 => mulOutI(4),
      I3 => bottomI_out0(4),
      I4 => ready01_out,
      I5 => outi0(4),
      O => \bottomI_out[7]_i_5__1_n_0\
    );
\bottomI_out[7]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(3),
      I1 => ready0,
      I2 => mulOutI(3),
      I3 => bottomI_out0(3),
      I4 => ready01_out,
      I5 => outi0(3),
      O => \bottomI_out[7]_i_6__1_n_0\
    );
\bottomI_out[7]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(2),
      I1 => ready0,
      I2 => mulOutI(2),
      I3 => bottomI_out0(2),
      I4 => ready01_out,
      I5 => outi0(2),
      O => \bottomI_out[7]_i_7__1_n_0\
    );
\bottomI_out[7]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(1),
      I1 => ready0,
      I2 => mulOutI(1),
      I3 => bottomI_out0(1),
      I4 => ready01_out,
      I5 => outi0(1),
      O => \bottomI_out[7]_i_8__1_n_0\
    );
\bottomI_out[7]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(0),
      I1 => ready0,
      I2 => mulOutI(0),
      I3 => bottomI_out0(0),
      I4 => ready01_out,
      I5 => outi0(0),
      O => \bottomI_out[7]_i_9__1_n_0\
    );
\bottomI_out_reg[15]_i_10__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomI_out_reg[7]_i_10__1_n_0\,
      CI_TOP => '0',
      CO(7) => \bottomI_out_reg[15]_i_10__1_n_0\,
      CO(6) => \bottomI_out_reg[15]_i_10__1_n_1\,
      CO(5) => \bottomI_out_reg[15]_i_10__1_n_2\,
      CO(4) => \bottomI_out_reg[15]_i_10__1_n_3\,
      CO(3) => \bottomI_out_reg[15]_i_10__1_n_4\,
      CO(2) => \bottomI_out_reg[15]_i_10__1_n_5\,
      CO(1) => \bottomI_out_reg[15]_i_10__1_n_6\,
      CO(0) => \bottomI_out_reg[15]_i_10__1_n_7\,
      DI(7 downto 0) => \bottomI_out_reg[23]_i_10__1_0\(15 downto 8),
      O(7 downto 0) => bottomI_out0(15 downto 8),
      S(7) => \bottomI_out[15]_i_11__1_n_0\,
      S(6) => \bottomI_out[15]_i_12__1_n_0\,
      S(5) => \bottomI_out[15]_i_13__1_n_0\,
      S(4) => \bottomI_out[15]_i_14__1_n_0\,
      S(3) => \bottomI_out[15]_i_15__1_n_0\,
      S(2) => \bottomI_out[15]_i_16__1_n_0\,
      S(1) => \bottomI_out[15]_i_17__1_n_0\,
      S(0) => \bottomI_out[15]_i_18__1_n_0\
    );
\bottomI_out_reg[15]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomI_out_reg[7]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \bottomI_out_reg[15]_i_1__1_n_0\,
      CO(6) => \bottomI_out_reg[15]_i_1__1_n_1\,
      CO(5) => \bottomI_out_reg[15]_i_1__1_n_2\,
      CO(4) => \bottomI_out_reg[15]_i_1__1_n_3\,
      CO(3) => \bottomI_out_reg[15]_i_1__1_n_4\,
      CO(2) => \bottomI_out_reg[15]_i_1__1_n_5\,
      CO(1) => \bottomI_out_reg[15]_i_1__1_n_6\,
      CO(0) => \bottomI_out_reg[15]_i_1__1_n_7\,
      DI(7) => \bottomR_out[15]_i_2_n_0\,
      DI(6) => \bottomR_out[15]_i_3_n_0\,
      DI(5) => \bottomR_out[15]_i_4_n_0\,
      DI(4) => \bottomR_out[15]_i_5_n_0\,
      DI(3) => \bottomR_out[15]_i_6_n_0\,
      DI(2) => \bottomR_out[15]_i_7_n_0\,
      DI(1) => \bottomR_out[15]_i_8_n_0\,
      DI(0) => \bottomR_out[15]_i_9_n_0\,
      O(7 downto 0) => \bottomI_out[23]_i_9__1_0\(15 downto 8),
      S(7) => \bottomI_out[15]_i_2__1_n_0\,
      S(6) => \bottomI_out[15]_i_3__1_n_0\,
      S(5) => \bottomI_out[15]_i_4__1_n_0\,
      S(4) => \bottomI_out[15]_i_5__1_n_0\,
      S(3) => \bottomI_out[15]_i_6__1_n_0\,
      S(2) => \bottomI_out[15]_i_7__1_n_0\,
      S(1) => \bottomI_out[15]_i_8__1_n_0\,
      S(0) => \bottomI_out[15]_i_9__1_n_0\
    );
\bottomI_out_reg[23]_i_10__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomI_out_reg[15]_i_10__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_bottomI_out_reg[23]_i_10__1_CO_UNCONNECTED\(7),
      CO(6) => \bottomI_out_reg[23]_i_10__1_n_1\,
      CO(5) => \bottomI_out_reg[23]_i_10__1_n_2\,
      CO(4) => \bottomI_out_reg[23]_i_10__1_n_3\,
      CO(3) => \bottomI_out_reg[23]_i_10__1_n_4\,
      CO(2) => \bottomI_out_reg[23]_i_10__1_n_5\,
      CO(1) => \bottomI_out_reg[23]_i_10__1_n_6\,
      CO(0) => \bottomI_out_reg[23]_i_10__1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \bottomI_out_reg[23]_i_10__1_0\(22 downto 16),
      O(7 downto 0) => bottomI_out0(23 downto 16),
      S(7) => \bottomI_out[23]_i_11__1_n_0\,
      S(6) => \bottomI_out[23]_i_12__1_n_0\,
      S(5) => \bottomI_out[23]_i_13__1_n_0\,
      S(4) => \bottomI_out[23]_i_14__1_n_0\,
      S(3) => \bottomI_out[23]_i_15__1_n_0\,
      S(2) => \bottomI_out[23]_i_16__1_n_0\,
      S(1) => \bottomI_out[23]_i_17__1_n_0\,
      S(0) => \bottomI_out[23]_i_18__1_n_0\
    );
\bottomI_out_reg[23]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomI_out_reg[15]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_bottomI_out_reg[23]_i_1__1_CO_UNCONNECTED\(7),
      CO(6) => \bottomI_out_reg[23]_i_1__1_n_1\,
      CO(5) => \bottomI_out_reg[23]_i_1__1_n_2\,
      CO(4) => \bottomI_out_reg[23]_i_1__1_n_3\,
      CO(3) => \bottomI_out_reg[23]_i_1__1_n_4\,
      CO(2) => \bottomI_out_reg[23]_i_1__1_n_5\,
      CO(1) => \bottomI_out_reg[23]_i_1__1_n_6\,
      CO(0) => \bottomI_out_reg[23]_i_1__1_n_7\,
      DI(7) => '0',
      DI(6) => \bottomR_out[23]_i_2_n_0\,
      DI(5) => \bottomR_out[23]_i_3_n_0\,
      DI(4) => \bottomR_out[23]_i_4_n_0\,
      DI(3) => \bottomR_out[23]_i_5_n_0\,
      DI(2) => \bottomR_out[23]_i_6_n_0\,
      DI(1) => \bottomR_out[23]_i_7_n_0\,
      DI(0) => \bottomR_out[23]_i_8_n_0\,
      O(7 downto 0) => \bottomI_out[23]_i_9__1_0\(23 downto 16),
      S(7) => \bottomI_out[23]_i_2__1_n_0\,
      S(6) => \bottomI_out[23]_i_3__1_n_0\,
      S(5) => \bottomI_out[23]_i_4__1_n_0\,
      S(4) => \bottomI_out[23]_i_5__1_n_0\,
      S(3) => \bottomI_out[23]_i_6__1_n_0\,
      S(2) => \bottomI_out[23]_i_7__1_n_0\,
      S(1) => \bottomI_out[23]_i_8__1_n_0\,
      S(0) => \bottomI_out[23]_i_9__1_n_0\
    );
\bottomI_out_reg[7]_i_10__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \bottomI_out_reg[7]_i_10__1_n_0\,
      CO(6) => \bottomI_out_reg[7]_i_10__1_n_1\,
      CO(5) => \bottomI_out_reg[7]_i_10__1_n_2\,
      CO(4) => \bottomI_out_reg[7]_i_10__1_n_3\,
      CO(3) => \bottomI_out_reg[7]_i_10__1_n_4\,
      CO(2) => \bottomI_out_reg[7]_i_10__1_n_5\,
      CO(1) => \bottomI_out_reg[7]_i_10__1_n_6\,
      CO(0) => \bottomI_out_reg[7]_i_10__1_n_7\,
      DI(7 downto 0) => \bottomI_out_reg[23]_i_10__1_0\(7 downto 0),
      O(7 downto 0) => bottomI_out0(7 downto 0),
      S(7) => \bottomI_out[7]_i_11__1_n_0\,
      S(6) => \bottomI_out[7]_i_12__1_n_0\,
      S(5) => \bottomI_out[7]_i_13__1_n_0\,
      S(4) => \bottomI_out[7]_i_14__1_n_0\,
      S(3) => \bottomI_out[7]_i_15__1_n_0\,
      S(2) => \bottomI_out[7]_i_16__1_n_0\,
      S(1) => \bottomI_out[7]_i_17__1_n_0\,
      S(0) => \bottomI_out[7]_i_18__1_n_0\
    );
\bottomI_out_reg[7]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \bottomI_out_reg[7]_i_1__1_n_0\,
      CO(6) => \bottomI_out_reg[7]_i_1__1_n_1\,
      CO(5) => \bottomI_out_reg[7]_i_1__1_n_2\,
      CO(4) => \bottomI_out_reg[7]_i_1__1_n_3\,
      CO(3) => \bottomI_out_reg[7]_i_1__1_n_4\,
      CO(2) => \bottomI_out_reg[7]_i_1__1_n_5\,
      CO(1) => \bottomI_out_reg[7]_i_1__1_n_6\,
      CO(0) => \bottomI_out_reg[7]_i_1__1_n_7\,
      DI(7) => \bottomR_out[7]_i_2_n_0\,
      DI(6) => \bottomR_out[7]_i_3_n_0\,
      DI(5) => \bottomR_out[7]_i_4_n_0\,
      DI(4) => \bottomR_out[7]_i_5_n_0\,
      DI(3) => \bottomR_out[7]_i_6_n_0\,
      DI(2) => \bottomR_out[7]_i_7_n_0\,
      DI(1) => \bottomR_out[7]_i_8_n_0\,
      DI(0) => \bottomR_out[7]_i_9_n_0\,
      O(7 downto 0) => \bottomI_out[23]_i_9__1_0\(7 downto 0),
      S(7) => \bottomI_out[7]_i_2__1_n_0\,
      S(6) => \bottomI_out[7]_i_3__1_n_0\,
      S(5) => \bottomI_out[7]_i_4__1_n_0\,
      S(4) => \bottomI_out[7]_i_5__1_n_0\,
      S(3) => \bottomI_out[7]_i_6__1_n_0\,
      S(2) => \bottomI_out[7]_i_7__1_n_0\,
      S(1) => \bottomI_out[7]_i_8__1_n_0\,
      S(0) => \bottomI_out[7]_i_9__1_n_0\
    );
\bottomR_out[15]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(15),
      I1 => ready0,
      I2 => mulOutR(15),
      I3 => bottomR_out0(15),
      I4 => ready01_out,
      I5 => outr0(15),
      O => \bottomR_out[15]_i_10__1_n_0\
    );
\bottomR_out[15]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(14),
      I1 => ready0,
      I2 => mulOutR(14),
      I3 => bottomR_out0(14),
      I4 => ready01_out,
      I5 => outr0(14),
      O => \bottomR_out[15]_i_11__1_n_0\
    );
\bottomR_out[15]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(13),
      I1 => ready0,
      I2 => mulOutR(13),
      I3 => bottomR_out0(13),
      I4 => ready01_out,
      I5 => outr0(13),
      O => \bottomR_out[15]_i_12__1_n_0\
    );
\bottomR_out[15]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(12),
      I1 => ready0,
      I2 => mulOutR(12),
      I3 => bottomR_out0(12),
      I4 => ready01_out,
      I5 => outr0(12),
      O => \bottomR_out[15]_i_13__1_n_0\
    );
\bottomR_out[15]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(11),
      I1 => ready0,
      I2 => mulOutR(11),
      I3 => bottomR_out0(11),
      I4 => ready01_out,
      I5 => outr0(11),
      O => \bottomR_out[15]_i_14__1_n_0\
    );
\bottomR_out[15]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(10),
      I1 => ready0,
      I2 => mulOutR(10),
      I3 => bottomR_out0(10),
      I4 => ready01_out,
      I5 => outr0(10),
      O => \bottomR_out[15]_i_15__1_n_0\
    );
\bottomR_out[15]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(9),
      I1 => ready0,
      I2 => mulOutR(9),
      I3 => bottomR_out0(9),
      I4 => ready01_out,
      I5 => outr0(9),
      O => \bottomR_out[15]_i_16__1_n_0\
    );
\bottomR_out[15]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(8),
      I1 => ready0,
      I2 => mulOutR(8),
      I3 => bottomR_out0(8),
      I4 => ready01_out,
      I5 => outr0(8),
      O => \bottomR_out[15]_i_17__1_n_0\
    );
\bottomR_out[15]_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(15),
      I1 => mulOutR(15),
      O => \bottomR_out[15]_i_19__1_n_0\
    );
\bottomR_out[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(15),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_2_n_0\
    );
\bottomR_out[15]_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(14),
      I1 => mulOutR(14),
      O => \bottomR_out[15]_i_20__1_n_0\
    );
\bottomR_out[15]_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(13),
      I1 => mulOutR(13),
      O => \bottomR_out[15]_i_21__1_n_0\
    );
\bottomR_out[15]_i_22__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(12),
      I1 => mulOutR(12),
      O => \bottomR_out[15]_i_22__1_n_0\
    );
\bottomR_out[15]_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(11),
      I1 => mulOutR(11),
      O => \bottomR_out[15]_i_23__1_n_0\
    );
\bottomR_out[15]_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(10),
      I1 => mulOutR(10),
      O => \bottomR_out[15]_i_24__1_n_0\
    );
\bottomR_out[15]_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(9),
      I1 => mulOutR(9),
      O => \bottomR_out[15]_i_25__1_n_0\
    );
\bottomR_out[15]_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(8),
      I1 => mulOutR(8),
      O => \bottomR_out[15]_i_26__1_n_0\
    );
\bottomR_out[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(14),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_3_n_0\
    );
\bottomR_out[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(13),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_4_n_0\
    );
\bottomR_out[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(12),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_5_n_0\
    );
\bottomR_out[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(11),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_6_n_0\
    );
\bottomR_out[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(10),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_7_n_0\
    );
\bottomR_out[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(9),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_8_n_0\
    );
\bottomR_out[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(8),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_9_n_0\
    );
\bottomR_out[23]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(22),
      I1 => ready0,
      I2 => mulOutR(22),
      I3 => bottomR_out0(22),
      I4 => ready01_out,
      I5 => outr0(22),
      O => \bottomR_out[23]_i_10__1_n_0\
    );
\bottomR_out[23]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(21),
      I1 => ready0,
      I2 => mulOutR(21),
      I3 => bottomR_out0(21),
      I4 => ready01_out,
      I5 => outr0(21),
      O => \bottomR_out[23]_i_11__1_n_0\
    );
\bottomR_out[23]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(20),
      I1 => ready0,
      I2 => mulOutR(20),
      I3 => bottomR_out0(20),
      I4 => ready01_out,
      I5 => outr0(20),
      O => \bottomR_out[23]_i_12__1_n_0\
    );
\bottomR_out[23]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(19),
      I1 => ready0,
      I2 => mulOutR(19),
      I3 => bottomR_out0(19),
      I4 => ready01_out,
      I5 => outr0(19),
      O => \bottomR_out[23]_i_13__1_n_0\
    );
\bottomR_out[23]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(18),
      I1 => ready0,
      I2 => mulOutR(18),
      I3 => bottomR_out0(18),
      I4 => ready01_out,
      I5 => outr0(18),
      O => \bottomR_out[23]_i_14__1_n_0\
    );
\bottomR_out[23]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(17),
      I1 => ready0,
      I2 => mulOutR(17),
      I3 => bottomR_out0(17),
      I4 => ready01_out,
      I5 => outr0(17),
      O => \bottomR_out[23]_i_15__1_n_0\
    );
\bottomR_out[23]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(16),
      I1 => ready0,
      I2 => mulOutR(16),
      I3 => bottomR_out0(16),
      I4 => ready01_out,
      I5 => outr0(16),
      O => \bottomR_out[23]_i_16__1_n_0\
    );
\bottomR_out[23]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mulready\,
      I1 => mulPreviousReady,
      O => ready0
    );
\bottomR_out[23]_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(23),
      I1 => mulOutR(23),
      O => \bottomR_out[23]_i_19__1_n_0\
    );
\bottomR_out[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(22),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_2_n_0\
    );
\bottomR_out[23]_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(22),
      I1 => mulOutR(22),
      O => \bottomR_out[23]_i_20__1_n_0\
    );
\bottomR_out[23]_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(21),
      I1 => mulOutR(21),
      O => \bottomR_out[23]_i_21__1_n_0\
    );
\bottomR_out[23]_i_22__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(20),
      I1 => mulOutR(20),
      O => \bottomR_out[23]_i_22__1_n_0\
    );
\bottomR_out[23]_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(19),
      I1 => mulOutR(19),
      O => \bottomR_out[23]_i_23__1_n_0\
    );
\bottomR_out[23]_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(18),
      I1 => mulOutR(18),
      O => \bottomR_out[23]_i_24__1_n_0\
    );
\bottomR_out[23]_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(17),
      I1 => mulOutR(17),
      O => \bottomR_out[23]_i_25__1_n_0\
    );
\bottomR_out[23]_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(16),
      I1 => mulOutR(16),
      O => \bottomR_out[23]_i_26__0_n_0\
    );
\bottomR_out[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(21),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_3_n_0\
    );
\bottomR_out[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(20),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_4_n_0\
    );
\bottomR_out[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(19),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_5_n_0\
    );
\bottomR_out[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(18),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_6_n_0\
    );
\bottomR_out[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(17),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_7_n_0\
    );
\bottomR_out[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(16),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_8_n_0\
    );
\bottomR_out[23]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(23),
      I1 => ready0,
      I2 => mulOutR(23),
      I3 => bottomR_out0(23),
      I4 => ready01_out,
      I5 => outr0(23),
      O => \bottomR_out[23]_i_9__1_n_0\
    );
\bottomR_out[7]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(7),
      I1 => ready0,
      I2 => mulOutR(7),
      I3 => bottomR_out0(7),
      I4 => ready01_out,
      I5 => outr0(7),
      O => \bottomR_out[7]_i_10__1_n_0\
    );
\bottomR_out[7]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(6),
      I1 => ready0,
      I2 => mulOutR(6),
      I3 => bottomR_out0(6),
      I4 => ready01_out,
      I5 => outr0(6),
      O => \bottomR_out[7]_i_11__1_n_0\
    );
\bottomR_out[7]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(5),
      I1 => ready0,
      I2 => mulOutR(5),
      I3 => bottomR_out0(5),
      I4 => ready01_out,
      I5 => outr0(5),
      O => \bottomR_out[7]_i_12__1_n_0\
    );
\bottomR_out[7]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(4),
      I1 => ready0,
      I2 => mulOutR(4),
      I3 => bottomR_out0(4),
      I4 => ready01_out,
      I5 => outr0(4),
      O => \bottomR_out[7]_i_13__1_n_0\
    );
\bottomR_out[7]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(3),
      I1 => ready0,
      I2 => mulOutR(3),
      I3 => bottomR_out0(3),
      I4 => ready01_out,
      I5 => outr0(3),
      O => \bottomR_out[7]_i_14__1_n_0\
    );
\bottomR_out[7]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(2),
      I1 => ready0,
      I2 => mulOutR(2),
      I3 => bottomR_out0(2),
      I4 => ready01_out,
      I5 => outr0(2),
      O => \bottomR_out[7]_i_15__1_n_0\
    );
\bottomR_out[7]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(1),
      I1 => ready0,
      I2 => mulOutR(1),
      I3 => bottomR_out0(1),
      I4 => ready01_out,
      I5 => outr0(1),
      O => \bottomR_out[7]_i_16__1_n_0\
    );
\bottomR_out[7]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(0),
      I1 => ready0,
      I2 => mulOutR(0),
      I3 => bottomR_out0(0),
      I4 => ready01_out,
      I5 => outr0(0),
      O => \bottomR_out[7]_i_17__1_n_0\
    );
\bottomR_out[7]_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(7),
      I1 => mulOutR(7),
      O => \bottomR_out[7]_i_19__1_n_0\
    );
\bottomR_out[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(7),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_2_n_0\
    );
\bottomR_out[7]_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(6),
      I1 => mulOutR(6),
      O => \bottomR_out[7]_i_20__1_n_0\
    );
\bottomR_out[7]_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(5),
      I1 => mulOutR(5),
      O => \bottomR_out[7]_i_21__1_n_0\
    );
\bottomR_out[7]_i_22__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(4),
      I1 => mulOutR(4),
      O => \bottomR_out[7]_i_22__1_n_0\
    );
\bottomR_out[7]_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(3),
      I1 => mulOutR(3),
      O => \bottomR_out[7]_i_23__1_n_0\
    );
\bottomR_out[7]_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(2),
      I1 => mulOutR(2),
      O => \bottomR_out[7]_i_24__1_n_0\
    );
\bottomR_out[7]_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(1),
      I1 => mulOutR(1),
      O => \bottomR_out[7]_i_25__1_n_0\
    );
\bottomR_out[7]_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomR_out_reg[23]_i_18__0_0\(0),
      I1 => mulOutR(0),
      O => \bottomR_out[7]_i_26__1_n_0\
    );
\bottomR_out[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(6),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_3_n_0\
    );
\bottomR_out[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(5),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_4_n_0\
    );
\bottomR_out[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(4),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_5_n_0\
    );
\bottomR_out[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(3),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_6_n_0\
    );
\bottomR_out[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(2),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_7_n_0\
    );
\bottomR_out[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(1),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_8_n_0\
    );
\bottomR_out[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(0),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_9_n_0\
    );
\bottomR_out_reg[15]_i_18__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomR_out_reg[7]_i_18__1_n_0\,
      CI_TOP => '0',
      CO(7) => \bottomR_out_reg[15]_i_18__1_n_0\,
      CO(6) => \bottomR_out_reg[15]_i_18__1_n_1\,
      CO(5) => \bottomR_out_reg[15]_i_18__1_n_2\,
      CO(4) => \bottomR_out_reg[15]_i_18__1_n_3\,
      CO(3) => \bottomR_out_reg[15]_i_18__1_n_4\,
      CO(2) => \bottomR_out_reg[15]_i_18__1_n_5\,
      CO(1) => \bottomR_out_reg[15]_i_18__1_n_6\,
      CO(0) => \bottomR_out_reg[15]_i_18__1_n_7\,
      DI(7 downto 0) => \bottomR_out_reg[23]_i_18__0_0\(15 downto 8),
      O(7 downto 0) => bottomR_out0(15 downto 8),
      S(7) => \bottomR_out[15]_i_19__1_n_0\,
      S(6) => \bottomR_out[15]_i_20__1_n_0\,
      S(5) => \bottomR_out[15]_i_21__1_n_0\,
      S(4) => \bottomR_out[15]_i_22__1_n_0\,
      S(3) => \bottomR_out[15]_i_23__1_n_0\,
      S(2) => \bottomR_out[15]_i_24__1_n_0\,
      S(1) => \bottomR_out[15]_i_25__1_n_0\,
      S(0) => \bottomR_out[15]_i_26__1_n_0\
    );
\bottomR_out_reg[15]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomR_out_reg[7]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \bottomR_out_reg[15]_i_1__1_n_0\,
      CO(6) => \bottomR_out_reg[15]_i_1__1_n_1\,
      CO(5) => \bottomR_out_reg[15]_i_1__1_n_2\,
      CO(4) => \bottomR_out_reg[15]_i_1__1_n_3\,
      CO(3) => \bottomR_out_reg[15]_i_1__1_n_4\,
      CO(2) => \bottomR_out_reg[15]_i_1__1_n_5\,
      CO(1) => \bottomR_out_reg[15]_i_1__1_n_6\,
      CO(0) => \bottomR_out_reg[15]_i_1__1_n_7\,
      DI(7) => \bottomR_out[15]_i_2_n_0\,
      DI(6) => \bottomR_out[15]_i_3_n_0\,
      DI(5) => \bottomR_out[15]_i_4_n_0\,
      DI(4) => \bottomR_out[15]_i_5_n_0\,
      DI(3) => \bottomR_out[15]_i_6_n_0\,
      DI(2) => \bottomR_out[15]_i_7_n_0\,
      DI(1) => \bottomR_out[15]_i_8_n_0\,
      DI(0) => \bottomR_out[15]_i_9_n_0\,
      O(7 downto 0) => \out\(15 downto 8),
      S(7) => \bottomR_out[15]_i_10__1_n_0\,
      S(6) => \bottomR_out[15]_i_11__1_n_0\,
      S(5) => \bottomR_out[15]_i_12__1_n_0\,
      S(4) => \bottomR_out[15]_i_13__1_n_0\,
      S(3) => \bottomR_out[15]_i_14__1_n_0\,
      S(2) => \bottomR_out[15]_i_15__1_n_0\,
      S(1) => \bottomR_out[15]_i_16__1_n_0\,
      S(0) => \bottomR_out[15]_i_17__1_n_0\
    );
\bottomR_out_reg[23]_i_18__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomR_out_reg[15]_i_18__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_bottomR_out_reg[23]_i_18__0_CO_UNCONNECTED\(7),
      CO(6) => \bottomR_out_reg[23]_i_18__0_n_1\,
      CO(5) => \bottomR_out_reg[23]_i_18__0_n_2\,
      CO(4) => \bottomR_out_reg[23]_i_18__0_n_3\,
      CO(3) => \bottomR_out_reg[23]_i_18__0_n_4\,
      CO(2) => \bottomR_out_reg[23]_i_18__0_n_5\,
      CO(1) => \bottomR_out_reg[23]_i_18__0_n_6\,
      CO(0) => \bottomR_out_reg[23]_i_18__0_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \bottomR_out_reg[23]_i_18__0_0\(22 downto 16),
      O(7 downto 0) => bottomR_out0(23 downto 16),
      S(7) => \bottomR_out[23]_i_19__1_n_0\,
      S(6) => \bottomR_out[23]_i_20__1_n_0\,
      S(5) => \bottomR_out[23]_i_21__1_n_0\,
      S(4) => \bottomR_out[23]_i_22__1_n_0\,
      S(3) => \bottomR_out[23]_i_23__1_n_0\,
      S(2) => \bottomR_out[23]_i_24__1_n_0\,
      S(1) => \bottomR_out[23]_i_25__1_n_0\,
      S(0) => \bottomR_out[23]_i_26__0_n_0\
    );
\bottomR_out_reg[23]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomR_out_reg[15]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_bottomR_out_reg[23]_i_1__1_CO_UNCONNECTED\(7),
      CO(6) => \bottomR_out_reg[23]_i_1__1_n_1\,
      CO(5) => \bottomR_out_reg[23]_i_1__1_n_2\,
      CO(4) => \bottomR_out_reg[23]_i_1__1_n_3\,
      CO(3) => \bottomR_out_reg[23]_i_1__1_n_4\,
      CO(2) => \bottomR_out_reg[23]_i_1__1_n_5\,
      CO(1) => \bottomR_out_reg[23]_i_1__1_n_6\,
      CO(0) => \bottomR_out_reg[23]_i_1__1_n_7\,
      DI(7) => '0',
      DI(6) => \bottomR_out[23]_i_2_n_0\,
      DI(5) => \bottomR_out[23]_i_3_n_0\,
      DI(4) => \bottomR_out[23]_i_4_n_0\,
      DI(3) => \bottomR_out[23]_i_5_n_0\,
      DI(2) => \bottomR_out[23]_i_6_n_0\,
      DI(1) => \bottomR_out[23]_i_7_n_0\,
      DI(0) => \bottomR_out[23]_i_8_n_0\,
      O(7 downto 0) => \out\(23 downto 16),
      S(7) => \bottomR_out[23]_i_9__1_n_0\,
      S(6) => \bottomR_out[23]_i_10__1_n_0\,
      S(5) => \bottomR_out[23]_i_11__1_n_0\,
      S(4) => \bottomR_out[23]_i_12__1_n_0\,
      S(3) => \bottomR_out[23]_i_13__1_n_0\,
      S(2) => \bottomR_out[23]_i_14__1_n_0\,
      S(1) => \bottomR_out[23]_i_15__1_n_0\,
      S(0) => \bottomR_out[23]_i_16__1_n_0\
    );
\bottomR_out_reg[7]_i_18__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \bottomR_out_reg[7]_i_18__1_n_0\,
      CO(6) => \bottomR_out_reg[7]_i_18__1_n_1\,
      CO(5) => \bottomR_out_reg[7]_i_18__1_n_2\,
      CO(4) => \bottomR_out_reg[7]_i_18__1_n_3\,
      CO(3) => \bottomR_out_reg[7]_i_18__1_n_4\,
      CO(2) => \bottomR_out_reg[7]_i_18__1_n_5\,
      CO(1) => \bottomR_out_reg[7]_i_18__1_n_6\,
      CO(0) => \bottomR_out_reg[7]_i_18__1_n_7\,
      DI(7 downto 0) => \bottomR_out_reg[23]_i_18__0_0\(7 downto 0),
      O(7 downto 0) => bottomR_out0(7 downto 0),
      S(7) => \bottomR_out[7]_i_19__1_n_0\,
      S(6) => \bottomR_out[7]_i_20__1_n_0\,
      S(5) => \bottomR_out[7]_i_21__1_n_0\,
      S(4) => \bottomR_out[7]_i_22__1_n_0\,
      S(3) => \bottomR_out[7]_i_23__1_n_0\,
      S(2) => \bottomR_out[7]_i_24__1_n_0\,
      S(1) => \bottomR_out[7]_i_25__1_n_0\,
      S(0) => \bottomR_out[7]_i_26__1_n_0\
    );
\bottomR_out_reg[7]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \bottomR_out_reg[7]_i_1__1_n_0\,
      CO(6) => \bottomR_out_reg[7]_i_1__1_n_1\,
      CO(5) => \bottomR_out_reg[7]_i_1__1_n_2\,
      CO(4) => \bottomR_out_reg[7]_i_1__1_n_3\,
      CO(3) => \bottomR_out_reg[7]_i_1__1_n_4\,
      CO(2) => \bottomR_out_reg[7]_i_1__1_n_5\,
      CO(1) => \bottomR_out_reg[7]_i_1__1_n_6\,
      CO(0) => \bottomR_out_reg[7]_i_1__1_n_7\,
      DI(7) => \bottomR_out[7]_i_2_n_0\,
      DI(6) => \bottomR_out[7]_i_3_n_0\,
      DI(5) => \bottomR_out[7]_i_4_n_0\,
      DI(4) => \bottomR_out[7]_i_5_n_0\,
      DI(3) => \bottomR_out[7]_i_6_n_0\,
      DI(2) => \bottomR_out[7]_i_7_n_0\,
      DI(1) => \bottomR_out[7]_i_8_n_0\,
      DI(0) => \bottomR_out[7]_i_9_n_0\,
      O(7 downto 0) => \out\(7 downto 0),
      S(7) => \bottomR_out[7]_i_10__1_n_0\,
      S(6) => \bottomR_out[7]_i_11__1_n_0\,
      S(5) => \bottomR_out[7]_i_12__1_n_0\,
      S(4) => \bottomR_out[7]_i_13__1_n_0\,
      S(3) => \bottomR_out[7]_i_14__1_n_0\,
      S(2) => \bottomR_out[7]_i_15__1_n_0\,
      S(1) => \bottomR_out[7]_i_16__1_n_0\,
      S(0) => \bottomR_out[7]_i_17__1_n_0\
    );
cMinusD_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => cMinusD_carry_n_0,
      CO(6) => cMinusD_carry_n_1,
      CO(5) => cMinusD_carry_n_2,
      CO(4) => cMinusD_carry_n_3,
      CO(3) => cMinusD_carry_n_4,
      CO(2) => cMinusD_carry_n_5,
      CO(1) => cMinusD_carry_n_6,
      CO(0) => cMinusD_carry_n_7,
      DI(7) => Q(0),
      DI(6) => '0',
      DI(5) => Q(0),
      DI(4) => Q(0),
      DI(3) => '0',
      DI(2) => Q(0),
      DI(1) => '0',
      DI(0) => Q(0),
      O(7 downto 0) => cMinusD(9 downto 2),
      S(7) => \cMinusD_carry_i_1__0_n_0\,
      S(6) => \cMinusD_carry_i_2__0_n_0\,
      S(5) => \cMinusD_carry_i_3__0_n_0\,
      S(4) => \cMinusD_carry_i_4__1_n_0\,
      S(3) => \cMinusD_carry_i_5__0_n_0\,
      S(2) => \cMinusD_carry_i_6__0_n_0\,
      S(1) => \cMinusD_carry_i_7__0_n_0\,
      S(0) => '1'
    );
\cMinusD_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => cMinusD_carry_n_0,
      CI_TOP => '0',
      CO(7) => \cMinusD_carry__0_n_0\,
      CO(6) => \cMinusD_carry__0_n_1\,
      CO(5) => \cMinusD_carry__0_n_2\,
      CO(4) => \cMinusD_carry__0_n_3\,
      CO(3) => \cMinusD_carry__0_n_4\,
      CO(2) => \cMinusD_carry__0_n_5\,
      CO(1) => \cMinusD_carry__0_n_6\,
      CO(0) => \cMinusD_carry__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => DI(0),
      O(7 downto 0) => cMinusD(17 downto 10),
      S(7) => \cMinusD_carry__0_i_1_n_0\,
      S(6) => \cMinusD_carry__0_i_2_n_0\,
      S(5) => \cMinusD_carry__0_i_3_n_0\,
      S(4) => \cMinusD_carry__0_i_4_n_0\,
      S(3) => \cMinusD_carry__0_i_5_n_0\,
      S(2) => \cMinusD_carry__0_i_6_n_0\,
      S(1) => \cMinusD_carry__0_i_7_n_0\,
      S(0) => \cMinusD_carry__0_i_8__0_n_0\
    );
\cMinusD_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \cMinusD_carry__0_i_1_n_0\
    );
\cMinusD_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \cMinusD_carry__0_i_2_n_0\
    );
\cMinusD_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \cMinusD_carry__0_i_3_n_0\
    );
\cMinusD_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \cMinusD_carry__0_i_4_n_0\
    );
\cMinusD_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \cMinusD_carry__0_i_5_n_0\
    );
\cMinusD_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \cMinusD_carry__0_i_6_n_0\
    );
\cMinusD_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \cMinusD_carry__0_i_7_n_0\
    );
\cMinusD_carry__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DI(0),
      I1 => Q(1),
      O => \cMinusD_carry__0_i_8__0_n_0\
    );
\cMinusD_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \cMinusD_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_cMinusD_carry__1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \cMinusD_carry__1_n_3\,
      CO(3) => \cMinusD_carry__1_n_4\,
      CO(2) => \cMinusD_carry__1_n_5\,
      CO(1) => \cMinusD_carry__1_n_6\,
      CO(0) => \cMinusD_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_cMinusD_carry__1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => cMinusD(23 downto 18),
      S(7 downto 6) => B"00",
      S(5) => \cMinusD_carry__1_i_1_n_0\,
      S(4) => \cMinusD_carry__1_i_2_n_0\,
      S(3) => \cMinusD_carry__1_i_3_n_0\,
      S(2) => \cMinusD_carry__1_i_4_n_0\,
      S(1) => \cMinusD_carry__1_i_5_n_0\,
      S(0) => \cMinusD_carry__1_i_6_n_0\
    );
\cMinusD_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \cMinusD_carry__1_i_1_n_0\
    );
\cMinusD_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \cMinusD_carry__1_i_2_n_0\
    );
\cMinusD_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \cMinusD_carry__1_i_3_n_0\
    );
\cMinusD_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \cMinusD_carry__1_i_4_n_0\
    );
\cMinusD_carry__1_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \cMinusD_carry__1_i_5_n_0\
    );
\cMinusD_carry__1_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \cMinusD_carry__1_i_6_n_0\
    );
\cMinusD_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \cMinusD_carry_i_1__0_n_0\
    );
\cMinusD_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \cMinusD_carry_i_2__0_n_0\
    );
\cMinusD_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \cMinusD_carry_i_3__0_n_0\
    );
\cMinusD_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \cMinusD_carry_i_4__1_n_0\
    );
\cMinusD_carry_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \cMinusD_carry_i_5__0_n_0\
    );
\cMinusD_carry_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \cMinusD_carry_i_6__0_n_0\
    );
\cMinusD_carry_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \cMinusD_carry_i_7__0_n_0\
    );
cMinusDtimesA0: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^datai_reg[5][23]\(23),
      A(28) => \^datai_reg[5][23]\(23),
      A(27) => \^datai_reg[5][23]\(23),
      A(26) => \^datai_reg[5][23]\(23),
      A(25) => \^datai_reg[5][23]\(23),
      A(24) => \^datai_reg[5][23]\(23),
      A(23 downto 0) => \^datai_reg[5][23]\(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cMinusDtimesA0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 2) => cMinusD(16 downto 2),
      B(1 downto 0) => B"00",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cMinusDtimesA0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cMinusDtimesA0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cMinusDtimesA0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cMinusDtimesA0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_cMinusDtimesA0_OVERFLOW_UNCONNECTED,
      P(47) => cMinusDtimesA0_n_58,
      P(46) => cMinusDtimesA0_n_59,
      P(45) => cMinusDtimesA0_n_60,
      P(44) => cMinusDtimesA0_n_61,
      P(43) => cMinusDtimesA0_n_62,
      P(42) => cMinusDtimesA0_n_63,
      P(41) => cMinusDtimesA0_n_64,
      P(40) => cMinusDtimesA0_n_65,
      P(39) => cMinusDtimesA0_n_66,
      P(38) => cMinusDtimesA0_n_67,
      P(37) => cMinusDtimesA0_n_68,
      P(36) => cMinusDtimesA0_n_69,
      P(35) => cMinusDtimesA0_n_70,
      P(34) => cMinusDtimesA0_n_71,
      P(33) => cMinusDtimesA0_n_72,
      P(32) => cMinusDtimesA0_n_73,
      P(31) => cMinusDtimesA0_n_74,
      P(30) => cMinusDtimesA0_n_75,
      P(29) => cMinusDtimesA0_n_76,
      P(28) => cMinusDtimesA0_n_77,
      P(27) => cMinusDtimesA0_n_78,
      P(26) => cMinusDtimesA0_n_79,
      P(25) => cMinusDtimesA0_n_80,
      P(24) => cMinusDtimesA0_n_81,
      P(23) => cMinusDtimesA0_n_82,
      P(22) => cMinusDtimesA0_n_83,
      P(21) => cMinusDtimesA0_n_84,
      P(20) => cMinusDtimesA0_n_85,
      P(19) => cMinusDtimesA0_n_86,
      P(18) => cMinusDtimesA0_n_87,
      P(17) => cMinusDtimesA0_n_88,
      P(16) => cMinusDtimesA0_n_89,
      P(15) => cMinusDtimesA0_n_90,
      P(14) => cMinusDtimesA0_n_91,
      P(13) => cMinusDtimesA0_n_92,
      P(12) => cMinusDtimesA0_n_93,
      P(11) => cMinusDtimesA0_n_94,
      P(10) => cMinusDtimesA0_n_95,
      P(9) => cMinusDtimesA0_n_96,
      P(8) => cMinusDtimesA0_n_97,
      P(7) => cMinusDtimesA0_n_98,
      P(6) => cMinusDtimesA0_n_99,
      P(5) => cMinusDtimesA0_n_100,
      P(4) => cMinusDtimesA0_n_101,
      P(3) => cMinusDtimesA0_n_102,
      P(2) => cMinusDtimesA0_n_103,
      P(1) => cMinusDtimesA0_n_104,
      P(0) => cMinusDtimesA0_n_105,
      PATTERNBDETECT => NLW_cMinusDtimesA0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cMinusDtimesA0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => cMinusDtimesA0_n_106,
      PCOUT(46) => cMinusDtimesA0_n_107,
      PCOUT(45) => cMinusDtimesA0_n_108,
      PCOUT(44) => cMinusDtimesA0_n_109,
      PCOUT(43) => cMinusDtimesA0_n_110,
      PCOUT(42) => cMinusDtimesA0_n_111,
      PCOUT(41) => cMinusDtimesA0_n_112,
      PCOUT(40) => cMinusDtimesA0_n_113,
      PCOUT(39) => cMinusDtimesA0_n_114,
      PCOUT(38) => cMinusDtimesA0_n_115,
      PCOUT(37) => cMinusDtimesA0_n_116,
      PCOUT(36) => cMinusDtimesA0_n_117,
      PCOUT(35) => cMinusDtimesA0_n_118,
      PCOUT(34) => cMinusDtimesA0_n_119,
      PCOUT(33) => cMinusDtimesA0_n_120,
      PCOUT(32) => cMinusDtimesA0_n_121,
      PCOUT(31) => cMinusDtimesA0_n_122,
      PCOUT(30) => cMinusDtimesA0_n_123,
      PCOUT(29) => cMinusDtimesA0_n_124,
      PCOUT(28) => cMinusDtimesA0_n_125,
      PCOUT(27) => cMinusDtimesA0_n_126,
      PCOUT(26) => cMinusDtimesA0_n_127,
      PCOUT(25) => cMinusDtimesA0_n_128,
      PCOUT(24) => cMinusDtimesA0_n_129,
      PCOUT(23) => cMinusDtimesA0_n_130,
      PCOUT(22) => cMinusDtimesA0_n_131,
      PCOUT(21) => cMinusDtimesA0_n_132,
      PCOUT(20) => cMinusDtimesA0_n_133,
      PCOUT(19) => cMinusDtimesA0_n_134,
      PCOUT(18) => cMinusDtimesA0_n_135,
      PCOUT(17) => cMinusDtimesA0_n_136,
      PCOUT(16) => cMinusDtimesA0_n_137,
      PCOUT(15) => cMinusDtimesA0_n_138,
      PCOUT(14) => cMinusDtimesA0_n_139,
      PCOUT(13) => cMinusDtimesA0_n_140,
      PCOUT(12) => cMinusDtimesA0_n_141,
      PCOUT(11) => cMinusDtimesA0_n_142,
      PCOUT(10) => cMinusDtimesA0_n_143,
      PCOUT(9) => cMinusDtimesA0_n_144,
      PCOUT(8) => cMinusDtimesA0_n_145,
      PCOUT(7) => cMinusDtimesA0_n_146,
      PCOUT(6) => cMinusDtimesA0_n_147,
      PCOUT(5) => cMinusDtimesA0_n_148,
      PCOUT(4) => cMinusDtimesA0_n_149,
      PCOUT(3) => cMinusDtimesA0_n_150,
      PCOUT(2) => cMinusDtimesA0_n_151,
      PCOUT(1) => cMinusDtimesA0_n_152,
      PCOUT(0) => cMinusDtimesA0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cMinusDtimesA0_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_cMinusDtimesA0_XOROUT_UNCONNECTED(7 downto 0)
    );
cMinusDtimesA0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataI(38),
      I1 => dataI(14),
      I2 => \but2I_reg[2][20]\,
      I3 => dataI(62),
      I4 => \but2Q_reg[2][23]\,
      O => \^datai_reg[5][23]\(14)
    );
cMinusDtimesA0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataI(37),
      I1 => dataI(13),
      I2 => \but2I_reg[2][20]\,
      I3 => dataI(61),
      I4 => \but2Q_reg[2][23]\,
      O => \^datai_reg[5][23]\(13)
    );
cMinusDtimesA0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dataI(36),
      I1 => \but2Q_reg[2][23]\,
      I2 => dataI(12),
      I3 => \but2I_reg[2][20]\,
      I4 => dataI(60),
      O => \^datai_reg[5][23]\(12)
    );
cMinusDtimesA0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataI(35),
      I1 => dataI(11),
      I2 => \but2I_reg[2][20]\,
      I3 => dataI(59),
      I4 => \but2Q_reg[2][23]\,
      O => \^datai_reg[5][23]\(11)
    );
cMinusDtimesA0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataI(34),
      I1 => dataI(10),
      I2 => \but2I_reg[2][20]\,
      I3 => dataI(58),
      I4 => \but2Q_reg[2][23]\,
      O => \^datai_reg[5][23]\(10)
    );
cMinusDtimesA0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataI(33),
      I1 => dataI(9),
      I2 => \but2I_reg[2][20]\,
      I3 => dataI(57),
      I4 => \but2Q_reg[2][23]\,
      O => \^datai_reg[5][23]\(9)
    );
cMinusDtimesA0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataI(32),
      I1 => dataI(8),
      I2 => \but2I_reg[2][20]\,
      I3 => dataI(56),
      I4 => \but2Q_reg[2][23]\,
      O => \^datai_reg[5][23]\(8)
    );
cMinusDtimesA0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dataI(31),
      I1 => \but2I_reg[2][7]\,
      I2 => dataI(7),
      I3 => \but2I_reg[2][20]\,
      I4 => dataI(55),
      O => \^datai_reg[5][23]\(7)
    );
cMinusDtimesA0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dataI(30),
      I1 => \but2I_reg[2][7]\,
      I2 => dataI(6),
      I3 => \but2I_reg[2][20]\,
      I4 => dataI(54),
      O => \^datai_reg[5][23]\(6)
    );
cMinusDtimesA0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataI(29),
      I1 => dataI(5),
      I2 => \but2I_reg[2][20]\,
      I3 => dataI(53),
      I4 => \but2I_reg[2][7]\,
      O => \^datai_reg[5][23]\(5)
    );
\cMinusDtimesA0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataI(47),
      I1 => dataI(23),
      I2 => \but2I_reg[2][20]\,
      I3 => dataI(71),
      I4 => \but2I_reg[2][7]\,
      O => \^datai_reg[5][23]\(23)
    );
cMinusDtimesA0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dataI(28),
      I1 => \but2I_reg[2][7]\,
      I2 => dataI(4),
      I3 => \but2I_reg[2][20]\,
      I4 => dataI(52),
      O => \^datai_reg[5][23]\(4)
    );
cMinusDtimesA0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataI(27),
      I1 => dataI(3),
      I2 => \but2I_reg[2][20]\,
      I3 => dataI(51),
      I4 => \but2I_reg[2][7]\,
      O => \^datai_reg[5][23]\(3)
    );
cMinusDtimesA0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataI(26),
      I1 => dataI(2),
      I2 => \but2I_reg[2][20]\,
      I3 => dataI(50),
      I4 => \but2I_reg[2][7]\,
      O => \^datai_reg[5][23]\(2)
    );
cMinusDtimesA0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataI(25),
      I1 => dataI(1),
      I2 => \but2I_reg[2][20]\,
      I3 => dataI(49),
      I4 => \but2I_reg[2][7]\,
      O => \^datai_reg[5][23]\(1)
    );
cMinusDtimesA0_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataI(24),
      I1 => dataI(0),
      I2 => \but2I_reg[2][20]\,
      I3 => dataI(48),
      I4 => \but2I_reg[2][7]\,
      O => \^datai_reg[5][23]\(0)
    );
\cMinusDtimesA0_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \but2Q_reg[2][23]_0\,
      I1 => \partialFftSizeBit__0\(1),
      I2 => \partialFftSizeBit__0\(0),
      O => \^partialfftsizebit_reg[1]_0\
    );
\cMinusDtimesA0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dataI(46),
      I1 => \but2Q_reg[2][23]\,
      I2 => dataI(22),
      I3 => \^partialfftsizebit_reg[1]_0\,
      I4 => dataI(70),
      O => \^datai_reg[5][23]\(22)
    );
cMinusDtimesA0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataI(45),
      I1 => dataI(21),
      I2 => \^partialfftsizebit_reg[1]_0\,
      I3 => dataI(69),
      I4 => \but2Q_reg[2][23]\,
      O => \^datai_reg[5][23]\(21)
    );
cMinusDtimesA0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataI(44),
      I1 => dataI(20),
      I2 => \but2I_reg[2][20]\,
      I3 => dataI(68),
      I4 => \but2Q_reg[2][23]\,
      O => \^datai_reg[5][23]\(20)
    );
cMinusDtimesA0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataI(43),
      I1 => dataI(19),
      I2 => \but2I_reg[2][20]\,
      I3 => dataI(67),
      I4 => \but2Q_reg[2][23]\,
      O => \^datai_reg[5][23]\(19)
    );
cMinusDtimesA0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataI(42),
      I1 => dataI(18),
      I2 => \but2I_reg[2][20]\,
      I3 => dataI(66),
      I4 => \but2Q_reg[2][23]\,
      O => \^datai_reg[5][23]\(18)
    );
cMinusDtimesA0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dataI(41),
      I1 => \but2Q_reg[2][23]\,
      I2 => dataI(17),
      I3 => \but2I_reg[2][20]\,
      I4 => dataI(65),
      O => \^datai_reg[5][23]\(17)
    );
cMinusDtimesA0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataI(40),
      I1 => dataI(16),
      I2 => \but2I_reg[2][20]\,
      I3 => dataI(64),
      I4 => \but2Q_reg[2][23]\,
      O => \^datai_reg[5][23]\(16)
    );
cMinusDtimesA0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataI(39),
      I1 => dataI(15),
      I2 => \but2I_reg[2][20]\,
      I3 => dataI(63),
      I4 => \but2Q_reg[2][23]\,
      O => \^datai_reg[5][23]\(15)
    );
cMinusDtimesA_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^datai_reg[5][23]\(16),
      A(28) => \^datai_reg[5][23]\(16),
      A(27) => \^datai_reg[5][23]\(16),
      A(26) => \^datai_reg[5][23]\(16),
      A(25) => \^datai_reg[5][23]\(16),
      A(24) => \^datai_reg[5][23]\(16),
      A(23) => \^datai_reg[5][23]\(16),
      A(22) => \^datai_reg[5][23]\(16),
      A(21) => \^datai_reg[5][23]\(16),
      A(20) => \^datai_reg[5][23]\(16),
      A(19) => \^datai_reg[5][23]\(16),
      A(18) => \^datai_reg[5][23]\(16),
      A(17) => \^datai_reg[5][23]\(16),
      A(16 downto 0) => \^datai_reg[5][23]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cMinusDtimesA_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => cMinusD(23),
      B(16) => cMinusD(23),
      B(15) => cMinusD(23),
      B(14) => cMinusD(23),
      B(13) => cMinusD(23),
      B(12) => cMinusD(23),
      B(11) => cMinusD(23),
      B(10) => cMinusD(23),
      B(9) => cMinusD(23),
      B(8) => cMinusD(23),
      B(7) => cMinusD(23),
      B(6 downto 0) => cMinusD(23 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cMinusDtimesA_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cMinusDtimesA_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cMinusDtimesA_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => cMinusDtimesA,
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cMinusDtimesA_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_cMinusDtimesA_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_cMinusDtimesA_reg_P_UNCONNECTED(47 downto 17),
      P(16 downto 0) => outr0(23 downto 7),
      PATTERNBDETECT => NLW_cMinusDtimesA_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cMinusDtimesA_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => cMinusDtimesA0_n_106,
      PCIN(46) => cMinusDtimesA0_n_107,
      PCIN(45) => cMinusDtimesA0_n_108,
      PCIN(44) => cMinusDtimesA0_n_109,
      PCIN(43) => cMinusDtimesA0_n_110,
      PCIN(42) => cMinusDtimesA0_n_111,
      PCIN(41) => cMinusDtimesA0_n_112,
      PCIN(40) => cMinusDtimesA0_n_113,
      PCIN(39) => cMinusDtimesA0_n_114,
      PCIN(38) => cMinusDtimesA0_n_115,
      PCIN(37) => cMinusDtimesA0_n_116,
      PCIN(36) => cMinusDtimesA0_n_117,
      PCIN(35) => cMinusDtimesA0_n_118,
      PCIN(34) => cMinusDtimesA0_n_119,
      PCIN(33) => cMinusDtimesA0_n_120,
      PCIN(32) => cMinusDtimesA0_n_121,
      PCIN(31) => cMinusDtimesA0_n_122,
      PCIN(30) => cMinusDtimesA0_n_123,
      PCIN(29) => cMinusDtimesA0_n_124,
      PCIN(28) => cMinusDtimesA0_n_125,
      PCIN(27) => cMinusDtimesA0_n_126,
      PCIN(26) => cMinusDtimesA0_n_127,
      PCIN(25) => cMinusDtimesA0_n_128,
      PCIN(24) => cMinusDtimesA0_n_129,
      PCIN(23) => cMinusDtimesA0_n_130,
      PCIN(22) => cMinusDtimesA0_n_131,
      PCIN(21) => cMinusDtimesA0_n_132,
      PCIN(20) => cMinusDtimesA0_n_133,
      PCIN(19) => cMinusDtimesA0_n_134,
      PCIN(18) => cMinusDtimesA0_n_135,
      PCIN(17) => cMinusDtimesA0_n_136,
      PCIN(16) => cMinusDtimesA0_n_137,
      PCIN(15) => cMinusDtimesA0_n_138,
      PCIN(14) => cMinusDtimesA0_n_139,
      PCIN(13) => cMinusDtimesA0_n_140,
      PCIN(12) => cMinusDtimesA0_n_141,
      PCIN(11) => cMinusDtimesA0_n_142,
      PCIN(10) => cMinusDtimesA0_n_143,
      PCIN(9) => cMinusDtimesA0_n_144,
      PCIN(8) => cMinusDtimesA0_n_145,
      PCIN(7) => cMinusDtimesA0_n_146,
      PCIN(6) => cMinusDtimesA0_n_147,
      PCIN(5) => cMinusDtimesA0_n_148,
      PCIN(4) => cMinusDtimesA0_n_149,
      PCIN(3) => cMinusDtimesA0_n_150,
      PCIN(2) => cMinusDtimesA0_n_151,
      PCIN(1) => cMinusDtimesA0_n_152,
      PCIN(0) => cMinusDtimesA0_n_153,
      PCOUT(47 downto 0) => NLW_cMinusDtimesA_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cMinusDtimesA_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_cMinusDtimesA_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\cMinusDtimesA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_95,
      Q => outr0(0),
      R => '0'
    );
\cMinusDtimesA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_94,
      Q => outr0(1),
      R => '0'
    );
\cMinusDtimesA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_93,
      Q => outr0(2),
      R => '0'
    );
\cMinusDtimesA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_92,
      Q => outr0(3),
      R => '0'
    );
\cMinusDtimesA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_91,
      Q => outr0(4),
      R => '0'
    );
\cMinusDtimesA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_90,
      Q => outr0(5),
      R => '0'
    );
\cMinusDtimesA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_89,
      Q => outr0(6),
      R => '0'
    );
cPlusDtimesB0: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^dataq_reg[5][23]\(23),
      A(28) => \^dataq_reg[5][23]\(23),
      A(27) => \^dataq_reg[5][23]\(23),
      A(26) => \^dataq_reg[5][23]\(23),
      A(25) => \^dataq_reg[5][23]\(23),
      A(24) => \^dataq_reg[5][23]\(23),
      A(23 downto 0) => \^dataq_reg[5][23]\(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cPlusDtimesB0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 2) => cPlusD(16 downto 2),
      B(1 downto 0) => B"00",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cPlusDtimesB0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cPlusDtimesB0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cPlusDtimesB0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cPlusDtimesB0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_cPlusDtimesB0_OVERFLOW_UNCONNECTED,
      P(47) => cPlusDtimesB0_n_58,
      P(46) => cPlusDtimesB0_n_59,
      P(45) => cPlusDtimesB0_n_60,
      P(44) => cPlusDtimesB0_n_61,
      P(43) => cPlusDtimesB0_n_62,
      P(42) => cPlusDtimesB0_n_63,
      P(41) => cPlusDtimesB0_n_64,
      P(40) => cPlusDtimesB0_n_65,
      P(39) => cPlusDtimesB0_n_66,
      P(38) => cPlusDtimesB0_n_67,
      P(37) => cPlusDtimesB0_n_68,
      P(36) => cPlusDtimesB0_n_69,
      P(35) => cPlusDtimesB0_n_70,
      P(34) => cPlusDtimesB0_n_71,
      P(33) => cPlusDtimesB0_n_72,
      P(32) => cPlusDtimesB0_n_73,
      P(31) => cPlusDtimesB0_n_74,
      P(30) => cPlusDtimesB0_n_75,
      P(29) => cPlusDtimesB0_n_76,
      P(28) => cPlusDtimesB0_n_77,
      P(27) => cPlusDtimesB0_n_78,
      P(26) => cPlusDtimesB0_n_79,
      P(25) => cPlusDtimesB0_n_80,
      P(24) => cPlusDtimesB0_n_81,
      P(23) => cPlusDtimesB0_n_82,
      P(22) => cPlusDtimesB0_n_83,
      P(21) => cPlusDtimesB0_n_84,
      P(20) => cPlusDtimesB0_n_85,
      P(19) => cPlusDtimesB0_n_86,
      P(18) => cPlusDtimesB0_n_87,
      P(17) => cPlusDtimesB0_n_88,
      P(16) => cPlusDtimesB0_n_89,
      P(15) => cPlusDtimesB0_n_90,
      P(14) => cPlusDtimesB0_n_91,
      P(13) => cPlusDtimesB0_n_92,
      P(12) => cPlusDtimesB0_n_93,
      P(11) => cPlusDtimesB0_n_94,
      P(10) => cPlusDtimesB0_n_95,
      P(9) => cPlusDtimesB0_n_96,
      P(8) => cPlusDtimesB0_n_97,
      P(7) => cPlusDtimesB0_n_98,
      P(6) => cPlusDtimesB0_n_99,
      P(5) => cPlusDtimesB0_n_100,
      P(4) => cPlusDtimesB0_n_101,
      P(3) => cPlusDtimesB0_n_102,
      P(2) => cPlusDtimesB0_n_103,
      P(1) => cPlusDtimesB0_n_104,
      P(0) => cPlusDtimesB0_n_105,
      PATTERNBDETECT => NLW_cPlusDtimesB0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cPlusDtimesB0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => cPlusDtimesB0_n_106,
      PCOUT(46) => cPlusDtimesB0_n_107,
      PCOUT(45) => cPlusDtimesB0_n_108,
      PCOUT(44) => cPlusDtimesB0_n_109,
      PCOUT(43) => cPlusDtimesB0_n_110,
      PCOUT(42) => cPlusDtimesB0_n_111,
      PCOUT(41) => cPlusDtimesB0_n_112,
      PCOUT(40) => cPlusDtimesB0_n_113,
      PCOUT(39) => cPlusDtimesB0_n_114,
      PCOUT(38) => cPlusDtimesB0_n_115,
      PCOUT(37) => cPlusDtimesB0_n_116,
      PCOUT(36) => cPlusDtimesB0_n_117,
      PCOUT(35) => cPlusDtimesB0_n_118,
      PCOUT(34) => cPlusDtimesB0_n_119,
      PCOUT(33) => cPlusDtimesB0_n_120,
      PCOUT(32) => cPlusDtimesB0_n_121,
      PCOUT(31) => cPlusDtimesB0_n_122,
      PCOUT(30) => cPlusDtimesB0_n_123,
      PCOUT(29) => cPlusDtimesB0_n_124,
      PCOUT(28) => cPlusDtimesB0_n_125,
      PCOUT(27) => cPlusDtimesB0_n_126,
      PCOUT(26) => cPlusDtimesB0_n_127,
      PCOUT(25) => cPlusDtimesB0_n_128,
      PCOUT(24) => cPlusDtimesB0_n_129,
      PCOUT(23) => cPlusDtimesB0_n_130,
      PCOUT(22) => cPlusDtimesB0_n_131,
      PCOUT(21) => cPlusDtimesB0_n_132,
      PCOUT(20) => cPlusDtimesB0_n_133,
      PCOUT(19) => cPlusDtimesB0_n_134,
      PCOUT(18) => cPlusDtimesB0_n_135,
      PCOUT(17) => cPlusDtimesB0_n_136,
      PCOUT(16) => cPlusDtimesB0_n_137,
      PCOUT(15) => cPlusDtimesB0_n_138,
      PCOUT(14) => cPlusDtimesB0_n_139,
      PCOUT(13) => cPlusDtimesB0_n_140,
      PCOUT(12) => cPlusDtimesB0_n_141,
      PCOUT(11) => cPlusDtimesB0_n_142,
      PCOUT(10) => cPlusDtimesB0_n_143,
      PCOUT(9) => cPlusDtimesB0_n_144,
      PCOUT(8) => cPlusDtimesB0_n_145,
      PCOUT(7) => cPlusDtimesB0_n_146,
      PCOUT(6) => cPlusDtimesB0_n_147,
      PCOUT(5) => cPlusDtimesB0_n_148,
      PCOUT(4) => cPlusDtimesB0_n_149,
      PCOUT(3) => cPlusDtimesB0_n_150,
      PCOUT(2) => cPlusDtimesB0_n_151,
      PCOUT(1) => cPlusDtimesB0_n_152,
      PCOUT(0) => cPlusDtimesB0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cPlusDtimesB0_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_cPlusDtimesB0_XOROUT_UNCONNECTED(7 downto 0)
    );
cPlusDtimesB0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dataQ(40),
      I1 => \but2Q_reg[2][23]\,
      I2 => dataQ(16),
      I3 => \but2Q_reg[2][21]\,
      I4 => dataQ(64),
      O => \^dataq_reg[5][23]\(16)
    );
cPlusDtimesB0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(39),
      I1 => dataQ(15),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(63),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(15)
    );
cPlusDtimesB0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(38),
      I1 => dataQ(14),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(62),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(14)
    );
cPlusDtimesB0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(37),
      I1 => dataQ(13),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(61),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(13)
    );
cPlusDtimesB0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(36),
      I1 => dataQ(12),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(60),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(12)
    );
cPlusDtimesB0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(35),
      I1 => dataQ(11),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(59),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(11)
    );
cPlusDtimesB0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(34),
      I1 => dataQ(10),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(58),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(10)
    );
cPlusDtimesB0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(33),
      I1 => dataQ(9),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(57),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(9)
    );
cPlusDtimesB0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(32),
      I1 => dataQ(8),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(56),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(8)
    );
cPlusDtimesB0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(31),
      I1 => dataQ(7),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(55),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(7)
    );
\cPlusDtimesB0_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \cPlusDtimesB0_i_2__1_n_0\,
      CI_TOP => '0',
      CO(7) => \cPlusDtimesB0_i_1__1_n_0\,
      CO(6) => \cPlusDtimesB0_i_1__1_n_1\,
      CO(5) => \cPlusDtimesB0_i_1__1_n_2\,
      CO(4) => \cPlusDtimesB0_i_1__1_n_3\,
      CO(3) => \cPlusDtimesB0_i_1__1_n_4\,
      CO(2) => \cPlusDtimesB0_i_1__1_n_5\,
      CO(1) => \cPlusDtimesB0_i_1__1_n_6\,
      CO(0) => \cPlusDtimesB0_i_1__1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => DI(0),
      O(7 downto 0) => cPlusD(17 downto 10),
      S(7) => Q(1),
      S(6) => Q(1),
      S(5) => Q(1),
      S(4) => Q(1),
      S(3) => Q(1),
      S(2) => Q(1),
      S(1) => Q(1),
      S(0) => cPlusDtimesB0_i_27_n_0
    );
cPlusDtimesB0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(30),
      I1 => dataQ(6),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(54),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(6)
    );
cPlusDtimesB0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(29),
      I1 => dataQ(5),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(53),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(5)
    );
cPlusDtimesB0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(28),
      I1 => dataQ(4),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(52),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(4)
    );
cPlusDtimesB0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(27),
      I1 => dataQ(3),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(51),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(3)
    );
cPlusDtimesB0_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(26),
      I1 => dataQ(2),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(50),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(2)
    );
cPlusDtimesB0_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(25),
      I1 => dataQ(1),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(49),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(1)
    );
cPlusDtimesB0_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(24),
      I1 => dataQ(0),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(48),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(0)
    );
cPlusDtimesB0_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => DI(0),
      O => cPlusDtimesB0_i_27_n_0
    );
cPlusDtimesB0_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \but2Q_reg[2][23]_0\,
      I1 => \partialFftSizeBit__0\(1),
      I2 => \partialFftSizeBit__0\(0),
      O => \^partialfftsizebit_reg[1]\
    );
\cPlusDtimesB0_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \cPlusDtimesB0_i_2__1_n_0\,
      CO(6) => \cPlusDtimesB0_i_2__1_n_1\,
      CO(5) => \cPlusDtimesB0_i_2__1_n_2\,
      CO(4) => \cPlusDtimesB0_i_2__1_n_3\,
      CO(3) => \cPlusDtimesB0_i_2__1_n_4\,
      CO(2) => \cPlusDtimesB0_i_2__1_n_5\,
      CO(1) => \cPlusDtimesB0_i_2__1_n_6\,
      CO(0) => \cPlusDtimesB0_i_2__1_n_7\,
      DI(7) => Q(0),
      DI(6) => '0',
      DI(5) => Q(0),
      DI(4) => Q(0),
      DI(3) => '0',
      DI(2) => Q(0),
      DI(1) => '0',
      DI(0) => Q(0),
      O(7 downto 0) => cPlusD(9 downto 2),
      S(7) => Q(0),
      S(6) => Q(0),
      S(5) => Q(0),
      S(4) => Q(0),
      S(3) => Q(0),
      S(2) => Q(0),
      S(1) => Q(0),
      S(0) => '0'
    );
cPlusDtimesB0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(47),
      I1 => dataQ(23),
      I2 => \^partialfftsizebit_reg[1]\,
      I3 => dataQ(71),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(23)
    );
cPlusDtimesB0_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \cPlusDtimesB0_i_2__0\(0),
      O => S(2)
    );
\cPlusDtimesB0_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \cPlusDtimesB0_i_2__2\(0),
      O => \mul2I_reg[22]\(2)
    );
\cPlusDtimesB0_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \cPlusDtimesB0_i_2__0\(0),
      O => S(1)
    );
\cPlusDtimesB0_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \cPlusDtimesB0_i_2__2\(0),
      O => \mul2I_reg[22]\(1)
    );
\cPlusDtimesB0_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \cPlusDtimesB0_i_2__0\(0),
      O => S(0)
    );
\cPlusDtimesB0_i_38__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \cPlusDtimesB0_i_2__2\(0),
      O => \mul2I_reg[22]\(0)
    );
cPlusDtimesB0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(46),
      I1 => dataQ(22),
      I2 => \^partialfftsizebit_reg[1]\,
      I3 => dataQ(70),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(22)
    );
cPlusDtimesB0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dataQ(45),
      I1 => \but2Q_reg[2][23]\,
      I2 => dataQ(21),
      I3 => \but2Q_reg[2][21]\,
      I4 => dataQ(69),
      O => \^dataq_reg[5][23]\(21)
    );
cPlusDtimesB0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(44),
      I1 => dataQ(20),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(68),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(20)
    );
cPlusDtimesB0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(43),
      I1 => dataQ(19),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(67),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(19)
    );
cPlusDtimesB0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => dataQ(42),
      I1 => dataQ(18),
      I2 => \but2Q_reg[2][21]\,
      I3 => dataQ(66),
      I4 => \but2Q_reg[2][23]\,
      O => \^dataq_reg[5][23]\(18)
    );
cPlusDtimesB0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dataQ(41),
      I1 => \but2Q_reg[2][23]\,
      I2 => dataQ(17),
      I3 => \but2Q_reg[2][21]\,
      I4 => dataQ(65),
      O => \^dataq_reg[5][23]\(17)
    );
cPlusDtimesB_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^dataq_reg[5][23]\(16),
      A(28) => \^dataq_reg[5][23]\(16),
      A(27) => \^dataq_reg[5][23]\(16),
      A(26) => \^dataq_reg[5][23]\(16),
      A(25) => \^dataq_reg[5][23]\(16),
      A(24) => \^dataq_reg[5][23]\(16),
      A(23) => \^dataq_reg[5][23]\(16),
      A(22) => \^dataq_reg[5][23]\(16),
      A(21) => \^dataq_reg[5][23]\(16),
      A(20) => \^dataq_reg[5][23]\(16),
      A(19) => \^dataq_reg[5][23]\(16),
      A(18) => \^dataq_reg[5][23]\(16),
      A(17) => \^dataq_reg[5][23]\(16),
      A(16 downto 0) => \^dataq_reg[5][23]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cPlusDtimesB_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => cPlusD(23),
      B(16) => cPlusD(23),
      B(15) => cPlusD(23),
      B(14) => cPlusD(23),
      B(13) => cPlusD(23),
      B(12) => cPlusD(23),
      B(11) => cPlusD(23),
      B(10) => cPlusD(23),
      B(9) => cPlusD(23),
      B(8) => cPlusD(23),
      B(7) => cPlusD(23),
      B(6 downto 0) => cPlusD(23 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cPlusDtimesB_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cPlusDtimesB_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cPlusDtimesB_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ready0_0,
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cPlusDtimesB_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_cPlusDtimesB_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_cPlusDtimesB_reg_P_UNCONNECTED(47 downto 17),
      P(16 downto 0) => outi0(23 downto 7),
      PATTERNBDETECT => NLW_cPlusDtimesB_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cPlusDtimesB_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => cPlusDtimesB0_n_106,
      PCIN(46) => cPlusDtimesB0_n_107,
      PCIN(45) => cPlusDtimesB0_n_108,
      PCIN(44) => cPlusDtimesB0_n_109,
      PCIN(43) => cPlusDtimesB0_n_110,
      PCIN(42) => cPlusDtimesB0_n_111,
      PCIN(41) => cPlusDtimesB0_n_112,
      PCIN(40) => cPlusDtimesB0_n_113,
      PCIN(39) => cPlusDtimesB0_n_114,
      PCIN(38) => cPlusDtimesB0_n_115,
      PCIN(37) => cPlusDtimesB0_n_116,
      PCIN(36) => cPlusDtimesB0_n_117,
      PCIN(35) => cPlusDtimesB0_n_118,
      PCIN(34) => cPlusDtimesB0_n_119,
      PCIN(33) => cPlusDtimesB0_n_120,
      PCIN(32) => cPlusDtimesB0_n_121,
      PCIN(31) => cPlusDtimesB0_n_122,
      PCIN(30) => cPlusDtimesB0_n_123,
      PCIN(29) => cPlusDtimesB0_n_124,
      PCIN(28) => cPlusDtimesB0_n_125,
      PCIN(27) => cPlusDtimesB0_n_126,
      PCIN(26) => cPlusDtimesB0_n_127,
      PCIN(25) => cPlusDtimesB0_n_128,
      PCIN(24) => cPlusDtimesB0_n_129,
      PCIN(23) => cPlusDtimesB0_n_130,
      PCIN(22) => cPlusDtimesB0_n_131,
      PCIN(21) => cPlusDtimesB0_n_132,
      PCIN(20) => cPlusDtimesB0_n_133,
      PCIN(19) => cPlusDtimesB0_n_134,
      PCIN(18) => cPlusDtimesB0_n_135,
      PCIN(17) => cPlusDtimesB0_n_136,
      PCIN(16) => cPlusDtimesB0_n_137,
      PCIN(15) => cPlusDtimesB0_n_138,
      PCIN(14) => cPlusDtimesB0_n_139,
      PCIN(13) => cPlusDtimesB0_n_140,
      PCIN(12) => cPlusDtimesB0_n_141,
      PCIN(11) => cPlusDtimesB0_n_142,
      PCIN(10) => cPlusDtimesB0_n_143,
      PCIN(9) => cPlusDtimesB0_n_144,
      PCIN(8) => cPlusDtimesB0_n_145,
      PCIN(7) => cPlusDtimesB0_n_146,
      PCIN(6) => cPlusDtimesB0_n_147,
      PCIN(5) => cPlusDtimesB0_n_148,
      PCIN(4) => cPlusDtimesB0_n_149,
      PCIN(3) => cPlusDtimesB0_n_150,
      PCIN(2) => cPlusDtimesB0_n_151,
      PCIN(1) => cPlusDtimesB0_n_152,
      PCIN(0) => cPlusDtimesB0_n_153,
      PCOUT(47 downto 0) => NLW_cPlusDtimesB_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cPlusDtimesB_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_cPlusDtimesB_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\cPlusDtimesB_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_95,
      Q => outi0(0),
      R => '0'
    );
\cPlusDtimesB_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_94,
      Q => outi0(1),
      R => '0'
    );
\cPlusDtimesB_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_93,
      Q => outi0(2),
      R => '0'
    );
\cPlusDtimesB_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_92,
      Q => outi0(3),
      R => '0'
    );
\cPlusDtimesB_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_91,
      Q => outi0(4),
      R => '0'
    );
\cPlusDtimesB_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_90,
      Q => outi0(5),
      R => '0'
    );
\cPlusDtimesB_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_89,
      Q => outi0(6),
      R => '0'
    );
\cPlusDtimesB_reg_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \cPlusDtimesB0_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_cPlusDtimesB_reg_i_1__1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \cPlusDtimesB_reg_i_1__1_n_3\,
      CO(3) => \cPlusDtimesB_reg_i_1__1_n_4\,
      CO(2) => \cPlusDtimesB_reg_i_1__1_n_5\,
      CO(1) => \cPlusDtimesB_reg_i_1__1_n_6\,
      CO(0) => \cPlusDtimesB_reg_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_cPlusDtimesB_reg_i_1__1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => cPlusD(23 downto 18),
      S(7 downto 6) => B"00",
      S(5) => Q(1),
      S(4) => Q(1),
      S(3) => Q(1),
      S(2) => Q(1),
      S(1) => Q(1),
      S(0) => Q(1)
    );
lastStartState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mulStart,
      Q => lastStartState,
      R => '0'
    );
\mulStart_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => mulStart,
      I1 => mulPreviousReady,
      I2 => \^mulready\,
      I3 => ready01_out,
      O => mulStart_reg
    );
outi_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => outi_carry_n_0,
      CO(6) => outi_carry_n_1,
      CO(5) => outi_carry_n_2,
      CO(4) => outi_carry_n_3,
      CO(3) => outi_carry_n_4,
      CO(2) => outi_carry_n_5,
      CO(1) => outi_carry_n_6,
      CO(0) => outi_carry_n_7,
      DI(7 downto 0) => outi0(7 downto 0),
      O(7 downto 0) => mulOutI(7 downto 0),
      S(7) => \outi_carry_i_1__1_n_0\,
      S(6) => \outi_carry_i_2__1_n_0\,
      S(5) => \outi_carry_i_3__1_n_0\,
      S(4) => \outi_carry_i_4__1_n_0\,
      S(3) => \outi_carry_i_5__1_n_0\,
      S(2) => \outi_carry_i_6__1_n_0\,
      S(1) => \outi_carry_i_7__1_n_0\,
      S(0) => \outi_carry_i_8__1_n_0\
    );
\outi_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => outi_carry_n_0,
      CI_TOP => '0',
      CO(7) => \outi_carry__0_n_0\,
      CO(6) => \outi_carry__0_n_1\,
      CO(5) => \outi_carry__0_n_2\,
      CO(4) => \outi_carry__0_n_3\,
      CO(3) => \outi_carry__0_n_4\,
      CO(2) => \outi_carry__0_n_5\,
      CO(1) => \outi_carry__0_n_6\,
      CO(0) => \outi_carry__0_n_7\,
      DI(7 downto 0) => outi0(15 downto 8),
      O(7 downto 0) => mulOutI(15 downto 8),
      S(7) => \outi_carry__0_i_1__1_n_0\,
      S(6) => \outi_carry__0_i_2__1_n_0\,
      S(5) => \outi_carry__0_i_3__1_n_0\,
      S(4) => \outi_carry__0_i_4__1_n_0\,
      S(3) => \outi_carry__0_i_5__1_n_0\,
      S(2) => \outi_carry__0_i_6__1_n_0\,
      S(1) => \outi_carry__0_i_7__1_n_0\,
      S(0) => \outi_carry__0_i_8__1_n_0\
    );
\outi_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(15),
      I1 => common(15),
      O => \outi_carry__0_i_1__1_n_0\
    );
\outi_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(14),
      I1 => common(14),
      O => \outi_carry__0_i_2__1_n_0\
    );
\outi_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(13),
      I1 => common(13),
      O => \outi_carry__0_i_3__1_n_0\
    );
\outi_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(12),
      I1 => common(12),
      O => \outi_carry__0_i_4__1_n_0\
    );
\outi_carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(11),
      I1 => common(11),
      O => \outi_carry__0_i_5__1_n_0\
    );
\outi_carry__0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(10),
      I1 => common(10),
      O => \outi_carry__0_i_6__1_n_0\
    );
\outi_carry__0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(9),
      I1 => common(9),
      O => \outi_carry__0_i_7__1_n_0\
    );
\outi_carry__0_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(8),
      I1 => common(8),
      O => \outi_carry__0_i_8__1_n_0\
    );
\outi_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \outi_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_outi_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \outi_carry__1_n_1\,
      CO(5) => \outi_carry__1_n_2\,
      CO(4) => \outi_carry__1_n_3\,
      CO(3) => \outi_carry__1_n_4\,
      CO(2) => \outi_carry__1_n_5\,
      CO(1) => \outi_carry__1_n_6\,
      CO(0) => \outi_carry__1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => outi0(22 downto 16),
      O(7 downto 0) => mulOutI(23 downto 16),
      S(7) => \outi_carry__1_i_1__1_n_0\,
      S(6) => \outi_carry__1_i_2__1_n_0\,
      S(5) => \outi_carry__1_i_3__1_n_0\,
      S(4) => \outi_carry__1_i_4__1_n_0\,
      S(3) => \outi_carry__1_i_5__1_n_0\,
      S(2) => \outi_carry__1_i_6__1_n_0\,
      S(1) => \outi_carry__1_i_7__1_n_0\,
      S(0) => \outi_carry__1_i_8__1_n_0\
    );
\outi_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(23),
      I1 => common(23),
      O => \outi_carry__1_i_1__1_n_0\
    );
\outi_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(22),
      I1 => common(22),
      O => \outi_carry__1_i_2__1_n_0\
    );
\outi_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(21),
      I1 => common(21),
      O => \outi_carry__1_i_3__1_n_0\
    );
\outi_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(20),
      I1 => common(20),
      O => \outi_carry__1_i_4__1_n_0\
    );
\outi_carry__1_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(19),
      I1 => common(19),
      O => \outi_carry__1_i_5__1_n_0\
    );
\outi_carry__1_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(18),
      I1 => common(18),
      O => \outi_carry__1_i_6__1_n_0\
    );
\outi_carry__1_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(17),
      I1 => common(17),
      O => \outi_carry__1_i_7__1_n_0\
    );
\outi_carry__1_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(16),
      I1 => common(16),
      O => \outi_carry__1_i_8__1_n_0\
    );
\outi_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(7),
      I1 => common(7),
      O => \outi_carry_i_1__1_n_0\
    );
\outi_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(6),
      I1 => common(6),
      O => \outi_carry_i_2__1_n_0\
    );
\outi_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(5),
      I1 => common(5),
      O => \outi_carry_i_3__1_n_0\
    );
\outi_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(4),
      I1 => common(4),
      O => \outi_carry_i_4__1_n_0\
    );
\outi_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(3),
      I1 => common(3),
      O => \outi_carry_i_5__1_n_0\
    );
\outi_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(2),
      I1 => common(2),
      O => \outi_carry_i_6__1_n_0\
    );
\outi_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(1),
      I1 => common(1),
      O => \outi_carry_i_7__1_n_0\
    );
\outi_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(0),
      I1 => common(0),
      O => \outi_carry_i_8__1_n_0\
    );
outr_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => outr_carry_n_0,
      CO(6) => outr_carry_n_1,
      CO(5) => outr_carry_n_2,
      CO(4) => outr_carry_n_3,
      CO(3) => outr_carry_n_4,
      CO(2) => outr_carry_n_5,
      CO(1) => outr_carry_n_6,
      CO(0) => outr_carry_n_7,
      DI(7 downto 0) => outr0(7 downto 0),
      O(7 downto 0) => mulOutR(7 downto 0),
      S(7) => \outr_carry_i_1__1_n_0\,
      S(6) => \outr_carry_i_2__1_n_0\,
      S(5) => \outr_carry_i_3__1_n_0\,
      S(4) => \outr_carry_i_4__1_n_0\,
      S(3) => \outr_carry_i_5__1_n_0\,
      S(2) => \outr_carry_i_6__1_n_0\,
      S(1) => \outr_carry_i_7__1_n_0\,
      S(0) => \outr_carry_i_8__1_n_0\
    );
\outr_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => outr_carry_n_0,
      CI_TOP => '0',
      CO(7) => \outr_carry__0_n_0\,
      CO(6) => \outr_carry__0_n_1\,
      CO(5) => \outr_carry__0_n_2\,
      CO(4) => \outr_carry__0_n_3\,
      CO(3) => \outr_carry__0_n_4\,
      CO(2) => \outr_carry__0_n_5\,
      CO(1) => \outr_carry__0_n_6\,
      CO(0) => \outr_carry__0_n_7\,
      DI(7 downto 0) => outr0(15 downto 8),
      O(7 downto 0) => mulOutR(15 downto 8),
      S(7) => \outr_carry__0_i_1__1_n_0\,
      S(6) => \outr_carry__0_i_2__1_n_0\,
      S(5) => \outr_carry__0_i_3__1_n_0\,
      S(4) => \outr_carry__0_i_4__1_n_0\,
      S(3) => \outr_carry__0_i_5__1_n_0\,
      S(2) => \outr_carry__0_i_6__1_n_0\,
      S(1) => \outr_carry__0_i_7__1_n_0\,
      S(0) => \outr_carry__0_i_8__1_n_0\
    );
\outr_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(15),
      I1 => common(15),
      O => \outr_carry__0_i_1__1_n_0\
    );
\outr_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(14),
      I1 => common(14),
      O => \outr_carry__0_i_2__1_n_0\
    );
\outr_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(13),
      I1 => common(13),
      O => \outr_carry__0_i_3__1_n_0\
    );
\outr_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(12),
      I1 => common(12),
      O => \outr_carry__0_i_4__1_n_0\
    );
\outr_carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(11),
      I1 => common(11),
      O => \outr_carry__0_i_5__1_n_0\
    );
\outr_carry__0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(10),
      I1 => common(10),
      O => \outr_carry__0_i_6__1_n_0\
    );
\outr_carry__0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(9),
      I1 => common(9),
      O => \outr_carry__0_i_7__1_n_0\
    );
\outr_carry__0_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(8),
      I1 => common(8),
      O => \outr_carry__0_i_8__1_n_0\
    );
\outr_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \outr_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_outr_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \outr_carry__1_n_1\,
      CO(5) => \outr_carry__1_n_2\,
      CO(4) => \outr_carry__1_n_3\,
      CO(3) => \outr_carry__1_n_4\,
      CO(2) => \outr_carry__1_n_5\,
      CO(1) => \outr_carry__1_n_6\,
      CO(0) => \outr_carry__1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => outr0(22 downto 16),
      O(7 downto 0) => mulOutR(23 downto 16),
      S(7) => \outr_carry__1_i_1__1_n_0\,
      S(6) => \outr_carry__1_i_2__1_n_0\,
      S(5) => \outr_carry__1_i_3__1_n_0\,
      S(4) => \outr_carry__1_i_4__1_n_0\,
      S(3) => \outr_carry__1_i_5__1_n_0\,
      S(2) => \outr_carry__1_i_6__1_n_0\,
      S(1) => \outr_carry__1_i_7__1_n_0\,
      S(0) => \outr_carry__1_i_8__1_n_0\
    );
\outr_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(23),
      I1 => common(23),
      O => \outr_carry__1_i_1__1_n_0\
    );
\outr_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(22),
      I1 => common(22),
      O => \outr_carry__1_i_2__1_n_0\
    );
\outr_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(21),
      I1 => common(21),
      O => \outr_carry__1_i_3__1_n_0\
    );
\outr_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(20),
      I1 => common(20),
      O => \outr_carry__1_i_4__1_n_0\
    );
\outr_carry__1_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(19),
      I1 => common(19),
      O => \outr_carry__1_i_5__1_n_0\
    );
\outr_carry__1_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(18),
      I1 => common(18),
      O => \outr_carry__1_i_6__1_n_0\
    );
\outr_carry__1_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(17),
      I1 => common(17),
      O => \outr_carry__1_i_7__1_n_0\
    );
\outr_carry__1_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(16),
      I1 => common(16),
      O => \outr_carry__1_i_8__1_n_0\
    );
\outr_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(7),
      I1 => common(7),
      O => \outr_carry_i_1__1_n_0\
    );
\outr_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(6),
      I1 => common(6),
      O => \outr_carry_i_2__1_n_0\
    );
\outr_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(5),
      I1 => common(5),
      O => \outr_carry_i_3__1_n_0\
    );
\outr_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(4),
      I1 => common(4),
      O => \outr_carry_i_4__1_n_0\
    );
\outr_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(3),
      I1 => common(3),
      O => \outr_carry_i_5__1_n_0\
    );
\outr_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(2),
      I1 => common(2),
      O => \outr_carry_i_6__1_n_0\
    );
\outr_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(1),
      I1 => common(1),
      O => \outr_carry_i_7__1_n_0\
    );
\outr_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(0),
      I1 => common(0),
      O => \outr_carry_i_8__1_n_0\
    );
\ready_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFB00"
    )
        port map (
      I0 => cMinusDtimesA,
      I1 => mulStart,
      I2 => lastStartState,
      I3 => \^mulready\,
      I4 => ready0_0,
      O => \ready_i_1__1_n_0\
    );
ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ready_i_1__1_n_0\,
      Q => \^mulready\,
      R => '0'
    );
\topI_out[15]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(15),
      I1 => mulOutI(15),
      O => \topI_out[15]_i_2__1_n_0\
    );
\topI_out[15]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(14),
      I1 => mulOutI(14),
      O => \topI_out[15]_i_3__1_n_0\
    );
\topI_out[15]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(13),
      I1 => mulOutI(13),
      O => \topI_out[15]_i_4__1_n_0\
    );
\topI_out[15]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(12),
      I1 => mulOutI(12),
      O => \topI_out[15]_i_5__1_n_0\
    );
\topI_out[15]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(11),
      I1 => mulOutI(11),
      O => \topI_out[15]_i_6__1_n_0\
    );
\topI_out[15]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(10),
      I1 => mulOutI(10),
      O => \topI_out[15]_i_7__1_n_0\
    );
\topI_out[15]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(9),
      I1 => mulOutI(9),
      O => \topI_out[15]_i_8__1_n_0\
    );
\topI_out[15]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(8),
      I1 => mulOutI(8),
      O => \topI_out[15]_i_9__1_n_0\
    );
\topI_out[23]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(23),
      I1 => mulOutI(23),
      O => \topI_out[23]_i_2__1_n_0\
    );
\topI_out[23]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(22),
      I1 => mulOutI(22),
      O => \topI_out[23]_i_3__1_n_0\
    );
\topI_out[23]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(21),
      I1 => mulOutI(21),
      O => \topI_out[23]_i_4__1_n_0\
    );
\topI_out[23]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(20),
      I1 => mulOutI(20),
      O => \topI_out[23]_i_5__1_n_0\
    );
\topI_out[23]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(19),
      I1 => mulOutI(19),
      O => \topI_out[23]_i_6__1_n_0\
    );
\topI_out[23]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(18),
      I1 => mulOutI(18),
      O => \topI_out[23]_i_7__1_n_0\
    );
\topI_out[23]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(17),
      I1 => mulOutI(17),
      O => \topI_out[23]_i_8__1_n_0\
    );
\topI_out[23]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(16),
      I1 => mulOutI(16),
      O => \topI_out[23]_i_9__1_n_0\
    );
\topI_out[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(7),
      I1 => mulOutI(7),
      O => \topI_out[7]_i_2__1_n_0\
    );
\topI_out[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(6),
      I1 => mulOutI(6),
      O => \topI_out[7]_i_3__1_n_0\
    );
\topI_out[7]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(5),
      I1 => mulOutI(5),
      O => \topI_out[7]_i_4__1_n_0\
    );
\topI_out[7]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(4),
      I1 => mulOutI(4),
      O => \topI_out[7]_i_5__1_n_0\
    );
\topI_out[7]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(3),
      I1 => mulOutI(3),
      O => \topI_out[7]_i_6__1_n_0\
    );
\topI_out[7]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(2),
      I1 => mulOutI(2),
      O => \topI_out[7]_i_7__1_n_0\
    );
\topI_out[7]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(1),
      I1 => mulOutI(1),
      O => \topI_out[7]_i_8__1_n_0\
    );
\topI_out[7]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(0),
      I1 => mulOutI(0),
      O => \topI_out[7]_i_9__1_n_0\
    );
\topI_out_reg[15]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \topI_out_reg[7]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \topI_out_reg[15]_i_1__1_n_0\,
      CO(6) => \topI_out_reg[15]_i_1__1_n_1\,
      CO(5) => \topI_out_reg[15]_i_1__1_n_2\,
      CO(4) => \topI_out_reg[15]_i_1__1_n_3\,
      CO(3) => \topI_out_reg[15]_i_1__1_n_4\,
      CO(2) => \topI_out_reg[15]_i_1__1_n_5\,
      CO(1) => \topI_out_reg[15]_i_1__1_n_6\,
      CO(0) => \topI_out_reg[15]_i_1__1_n_7\,
      DI(7 downto 0) => \topI_out_reg[23]\(15 downto 8),
      O(7 downto 0) => O98(15 downto 8),
      S(7) => \topI_out[15]_i_2__1_n_0\,
      S(6) => \topI_out[15]_i_3__1_n_0\,
      S(5) => \topI_out[15]_i_4__1_n_0\,
      S(4) => \topI_out[15]_i_5__1_n_0\,
      S(3) => \topI_out[15]_i_6__1_n_0\,
      S(2) => \topI_out[15]_i_7__1_n_0\,
      S(1) => \topI_out[15]_i_8__1_n_0\,
      S(0) => \topI_out[15]_i_9__1_n_0\
    );
\topI_out_reg[23]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \topI_out_reg[15]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_topI_out_reg[23]_i_1__1_CO_UNCONNECTED\(7),
      CO(6) => \topI_out_reg[23]_i_1__1_n_1\,
      CO(5) => \topI_out_reg[23]_i_1__1_n_2\,
      CO(4) => \topI_out_reg[23]_i_1__1_n_3\,
      CO(3) => \topI_out_reg[23]_i_1__1_n_4\,
      CO(2) => \topI_out_reg[23]_i_1__1_n_5\,
      CO(1) => \topI_out_reg[23]_i_1__1_n_6\,
      CO(0) => \topI_out_reg[23]_i_1__1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \topI_out_reg[23]\(22 downto 16),
      O(7 downto 0) => O98(23 downto 16),
      S(7) => \topI_out[23]_i_2__1_n_0\,
      S(6) => \topI_out[23]_i_3__1_n_0\,
      S(5) => \topI_out[23]_i_4__1_n_0\,
      S(4) => \topI_out[23]_i_5__1_n_0\,
      S(3) => \topI_out[23]_i_6__1_n_0\,
      S(2) => \topI_out[23]_i_7__1_n_0\,
      S(1) => \topI_out[23]_i_8__1_n_0\,
      S(0) => \topI_out[23]_i_9__1_n_0\
    );
\topI_out_reg[7]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \topI_out_reg[7]_i_1__1_n_0\,
      CO(6) => \topI_out_reg[7]_i_1__1_n_1\,
      CO(5) => \topI_out_reg[7]_i_1__1_n_2\,
      CO(4) => \topI_out_reg[7]_i_1__1_n_3\,
      CO(3) => \topI_out_reg[7]_i_1__1_n_4\,
      CO(2) => \topI_out_reg[7]_i_1__1_n_5\,
      CO(1) => \topI_out_reg[7]_i_1__1_n_6\,
      CO(0) => \topI_out_reg[7]_i_1__1_n_7\,
      DI(7 downto 0) => \topI_out_reg[23]\(7 downto 0),
      O(7 downto 0) => O98(7 downto 0),
      S(7) => \topI_out[7]_i_2__1_n_0\,
      S(6) => \topI_out[7]_i_3__1_n_0\,
      S(5) => \topI_out[7]_i_4__1_n_0\,
      S(4) => \topI_out[7]_i_5__1_n_0\,
      S(3) => \topI_out[7]_i_6__1_n_0\,
      S(2) => \topI_out[7]_i_7__1_n_0\,
      S(1) => \topI_out[7]_i_8__1_n_0\,
      S(0) => \topI_out[7]_i_9__1_n_0\
    );
\topR_out[15]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(15),
      I1 => mulOutR(15),
      O => \topR_out[15]_i_2__1_n_0\
    );
\topR_out[15]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(14),
      I1 => mulOutR(14),
      O => \topR_out[15]_i_3__1_n_0\
    );
\topR_out[15]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(13),
      I1 => mulOutR(13),
      O => \topR_out[15]_i_4__1_n_0\
    );
\topR_out[15]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(12),
      I1 => mulOutR(12),
      O => \topR_out[15]_i_5__1_n_0\
    );
\topR_out[15]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(11),
      I1 => mulOutR(11),
      O => \topR_out[15]_i_6__1_n_0\
    );
\topR_out[15]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(10),
      I1 => mulOutR(10),
      O => \topR_out[15]_i_7__1_n_0\
    );
\topR_out[15]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(9),
      I1 => mulOutR(9),
      O => \topR_out[15]_i_8__1_n_0\
    );
\topR_out[15]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(8),
      I1 => mulOutR(8),
      O => \topR_out[15]_i_9__1_n_0\
    );
\topR_out[23]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(16),
      I1 => mulOutR(16),
      O => \topR_out[23]_i_10__1_n_0\
    );
\topR_out[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mulPreviousReady,
      I1 => \^mulready\,
      I2 => ready01_out,
      O => E(0)
    );
\topR_out[23]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(23),
      I1 => mulOutR(23),
      O => \topR_out[23]_i_3__1_n_0\
    );
\topR_out[23]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(22),
      I1 => mulOutR(22),
      O => \topR_out[23]_i_4__1_n_0\
    );
\topR_out[23]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(21),
      I1 => mulOutR(21),
      O => \topR_out[23]_i_5__1_n_0\
    );
\topR_out[23]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(20),
      I1 => mulOutR(20),
      O => \topR_out[23]_i_6__1_n_0\
    );
\topR_out[23]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(19),
      I1 => mulOutR(19),
      O => \topR_out[23]_i_7__1_n_0\
    );
\topR_out[23]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(18),
      I1 => mulOutR(18),
      O => \topR_out[23]_i_8__1_n_0\
    );
\topR_out[23]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(17),
      I1 => mulOutR(17),
      O => \topR_out[23]_i_9__1_n_0\
    );
\topR_out[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(7),
      I1 => mulOutR(7),
      O => \topR_out[7]_i_2__1_n_0\
    );
\topR_out[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(6),
      I1 => mulOutR(6),
      O => \topR_out[7]_i_3__1_n_0\
    );
\topR_out[7]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(5),
      I1 => mulOutR(5),
      O => \topR_out[7]_i_4__1_n_0\
    );
\topR_out[7]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(4),
      I1 => mulOutR(4),
      O => \topR_out[7]_i_5__1_n_0\
    );
\topR_out[7]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(3),
      I1 => mulOutR(3),
      O => \topR_out[7]_i_6__1_n_0\
    );
\topR_out[7]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(2),
      I1 => mulOutR(2),
      O => \topR_out[7]_i_7__1_n_0\
    );
\topR_out[7]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(1),
      I1 => mulOutR(1),
      O => \topR_out[7]_i_8__1_n_0\
    );
\topR_out[7]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(0),
      I1 => mulOutR(0),
      O => \topR_out[7]_i_9__1_n_0\
    );
\topR_out_reg[15]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \topR_out_reg[7]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \topR_out_reg[15]_i_1__1_n_0\,
      CO(6) => \topR_out_reg[15]_i_1__1_n_1\,
      CO(5) => \topR_out_reg[15]_i_1__1_n_2\,
      CO(4) => \topR_out_reg[15]_i_1__1_n_3\,
      CO(3) => \topR_out_reg[15]_i_1__1_n_4\,
      CO(2) => \topR_out_reg[15]_i_1__1_n_5\,
      CO(1) => \topR_out_reg[15]_i_1__1_n_6\,
      CO(0) => \topR_out_reg[15]_i_1__1_n_7\,
      DI(7 downto 0) => \topR_out_reg[23]\(15 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7) => \topR_out[15]_i_2__1_n_0\,
      S(6) => \topR_out[15]_i_3__1_n_0\,
      S(5) => \topR_out[15]_i_4__1_n_0\,
      S(4) => \topR_out[15]_i_5__1_n_0\,
      S(3) => \topR_out[15]_i_6__1_n_0\,
      S(2) => \topR_out[15]_i_7__1_n_0\,
      S(1) => \topR_out[15]_i_8__1_n_0\,
      S(0) => \topR_out[15]_i_9__1_n_0\
    );
\topR_out_reg[23]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \topR_out_reg[15]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_topR_out_reg[23]_i_2__1_CO_UNCONNECTED\(7),
      CO(6) => \topR_out_reg[23]_i_2__1_n_1\,
      CO(5) => \topR_out_reg[23]_i_2__1_n_2\,
      CO(4) => \topR_out_reg[23]_i_2__1_n_3\,
      CO(3) => \topR_out_reg[23]_i_2__1_n_4\,
      CO(2) => \topR_out_reg[23]_i_2__1_n_5\,
      CO(1) => \topR_out_reg[23]_i_2__1_n_6\,
      CO(0) => \topR_out_reg[23]_i_2__1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \topR_out_reg[23]\(22 downto 16),
      O(7 downto 0) => D(23 downto 16),
      S(7) => \topR_out[23]_i_3__1_n_0\,
      S(6) => \topR_out[23]_i_4__1_n_0\,
      S(5) => \topR_out[23]_i_5__1_n_0\,
      S(4) => \topR_out[23]_i_6__1_n_0\,
      S(3) => \topR_out[23]_i_7__1_n_0\,
      S(2) => \topR_out[23]_i_8__1_n_0\,
      S(1) => \topR_out[23]_i_9__1_n_0\,
      S(0) => \topR_out[23]_i_10__1_n_0\
    );
\topR_out_reg[7]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \topR_out_reg[7]_i_1__1_n_0\,
      CO(6) => \topR_out_reg[7]_i_1__1_n_1\,
      CO(5) => \topR_out_reg[7]_i_1__1_n_2\,
      CO(4) => \topR_out_reg[7]_i_1__1_n_3\,
      CO(3) => \topR_out_reg[7]_i_1__1_n_4\,
      CO(2) => \topR_out_reg[7]_i_1__1_n_5\,
      CO(1) => \topR_out_reg[7]_i_1__1_n_6\,
      CO(0) => \topR_out_reg[7]_i_1__1_n_7\,
      DI(7 downto 0) => \topR_out_reg[23]\(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \topR_out[7]_i_2__1_n_0\,
      S(6) => \topR_out[7]_i_3__1_n_0\,
      S(5) => \topR_out[7]_i_4__1_n_0\,
      S(4) => \topR_out[7]_i_5__1_n_0\,
      S(3) => \topR_out[7]_i_6__1_n_0\,
      S(2) => \topR_out[7]_i_7__1_n_0\,
      S(1) => \topR_out[7]_i_8__1_n_0\,
      S(0) => \topR_out[7]_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul_4 is
  port (
    CEA1 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dataI_reg[5][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataQ_reg[5][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mulReady : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]\ : out STD_LOGIC;
    \partialFftSizeBit_reg[0]\ : out STD_LOGIC;
    \partialFftSizeBit_reg[0]_0\ : out STD_LOGIC;
    \partialFftSizeBit_reg[0]_1\ : out STD_LOGIC;
    mulStart_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O98 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \bottomI_out[23]_i_9__0_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mulStart : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    ready01_out : in STD_LOGIC;
    mulPreviousReady : in STD_LOGIC;
    \butTwiddleQ_reg[1][23]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \bottomI_out_reg[23]_i_10__0_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \aMinusB_carry__1_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \aMinusB_carry__1_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mul2I : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul2I_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \butTwiddleQ_reg[2][8]\ : in STD_LOGIC;
    \butTwiddleQ_reg[2][8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dataQ : in STD_LOGIC_VECTOR ( 71 downto 0 );
    dataI : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \partialFftSizeBit__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \butTwiddleQ_reg[1][8]\ : in STD_LOGIC;
    \topR_out_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \topI_out_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul_4 : entity is "cplxmul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul_4 is
  signal \^a\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^cea1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \__0_n_0\ : STD_LOGIC;
  signal aMinusB : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \aMinusB_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_1\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_2\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_3\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_4\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_5\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_6\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_7\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_1\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_2\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_3\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_4\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_5\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_6\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_7\ : STD_LOGIC;
  signal \aMinusB_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry_i_8__0_n_0\ : STD_LOGIC;
  signal aMinusB_carry_n_0 : STD_LOGIC;
  signal aMinusB_carry_n_1 : STD_LOGIC;
  signal aMinusB_carry_n_2 : STD_LOGIC;
  signal aMinusB_carry_n_3 : STD_LOGIC;
  signal aMinusB_carry_n_4 : STD_LOGIC;
  signal aMinusB_carry_n_5 : STD_LOGIC;
  signal aMinusB_carry_n_6 : STD_LOGIC;
  signal aMinusB_carry_n_7 : STD_LOGIC;
  signal aMinusBtimesD0_n_100 : STD_LOGIC;
  signal aMinusBtimesD0_n_101 : STD_LOGIC;
  signal aMinusBtimesD0_n_102 : STD_LOGIC;
  signal aMinusBtimesD0_n_103 : STD_LOGIC;
  signal aMinusBtimesD0_n_104 : STD_LOGIC;
  signal aMinusBtimesD0_n_105 : STD_LOGIC;
  signal aMinusBtimesD0_n_106 : STD_LOGIC;
  signal aMinusBtimesD0_n_107 : STD_LOGIC;
  signal aMinusBtimesD0_n_108 : STD_LOGIC;
  signal aMinusBtimesD0_n_109 : STD_LOGIC;
  signal aMinusBtimesD0_n_110 : STD_LOGIC;
  signal aMinusBtimesD0_n_111 : STD_LOGIC;
  signal aMinusBtimesD0_n_112 : STD_LOGIC;
  signal aMinusBtimesD0_n_113 : STD_LOGIC;
  signal aMinusBtimesD0_n_114 : STD_LOGIC;
  signal aMinusBtimesD0_n_115 : STD_LOGIC;
  signal aMinusBtimesD0_n_116 : STD_LOGIC;
  signal aMinusBtimesD0_n_117 : STD_LOGIC;
  signal aMinusBtimesD0_n_118 : STD_LOGIC;
  signal aMinusBtimesD0_n_119 : STD_LOGIC;
  signal aMinusBtimesD0_n_120 : STD_LOGIC;
  signal aMinusBtimesD0_n_121 : STD_LOGIC;
  signal aMinusBtimesD0_n_122 : STD_LOGIC;
  signal aMinusBtimesD0_n_123 : STD_LOGIC;
  signal aMinusBtimesD0_n_124 : STD_LOGIC;
  signal aMinusBtimesD0_n_125 : STD_LOGIC;
  signal aMinusBtimesD0_n_126 : STD_LOGIC;
  signal aMinusBtimesD0_n_127 : STD_LOGIC;
  signal aMinusBtimesD0_n_128 : STD_LOGIC;
  signal aMinusBtimesD0_n_129 : STD_LOGIC;
  signal aMinusBtimesD0_n_130 : STD_LOGIC;
  signal aMinusBtimesD0_n_131 : STD_LOGIC;
  signal aMinusBtimesD0_n_132 : STD_LOGIC;
  signal aMinusBtimesD0_n_133 : STD_LOGIC;
  signal aMinusBtimesD0_n_134 : STD_LOGIC;
  signal aMinusBtimesD0_n_135 : STD_LOGIC;
  signal aMinusBtimesD0_n_136 : STD_LOGIC;
  signal aMinusBtimesD0_n_137 : STD_LOGIC;
  signal aMinusBtimesD0_n_138 : STD_LOGIC;
  signal aMinusBtimesD0_n_139 : STD_LOGIC;
  signal aMinusBtimesD0_n_140 : STD_LOGIC;
  signal aMinusBtimesD0_n_141 : STD_LOGIC;
  signal aMinusBtimesD0_n_142 : STD_LOGIC;
  signal aMinusBtimesD0_n_143 : STD_LOGIC;
  signal aMinusBtimesD0_n_144 : STD_LOGIC;
  signal aMinusBtimesD0_n_145 : STD_LOGIC;
  signal aMinusBtimesD0_n_146 : STD_LOGIC;
  signal aMinusBtimesD0_n_147 : STD_LOGIC;
  signal aMinusBtimesD0_n_148 : STD_LOGIC;
  signal aMinusBtimesD0_n_149 : STD_LOGIC;
  signal aMinusBtimesD0_n_150 : STD_LOGIC;
  signal aMinusBtimesD0_n_151 : STD_LOGIC;
  signal aMinusBtimesD0_n_152 : STD_LOGIC;
  signal aMinusBtimesD0_n_153 : STD_LOGIC;
  signal aMinusBtimesD0_n_58 : STD_LOGIC;
  signal aMinusBtimesD0_n_59 : STD_LOGIC;
  signal aMinusBtimesD0_n_60 : STD_LOGIC;
  signal aMinusBtimesD0_n_61 : STD_LOGIC;
  signal aMinusBtimesD0_n_62 : STD_LOGIC;
  signal aMinusBtimesD0_n_63 : STD_LOGIC;
  signal aMinusBtimesD0_n_64 : STD_LOGIC;
  signal aMinusBtimesD0_n_65 : STD_LOGIC;
  signal aMinusBtimesD0_n_66 : STD_LOGIC;
  signal aMinusBtimesD0_n_67 : STD_LOGIC;
  signal aMinusBtimesD0_n_68 : STD_LOGIC;
  signal aMinusBtimesD0_n_69 : STD_LOGIC;
  signal aMinusBtimesD0_n_70 : STD_LOGIC;
  signal aMinusBtimesD0_n_71 : STD_LOGIC;
  signal aMinusBtimesD0_n_72 : STD_LOGIC;
  signal aMinusBtimesD0_n_73 : STD_LOGIC;
  signal aMinusBtimesD0_n_74 : STD_LOGIC;
  signal aMinusBtimesD0_n_75 : STD_LOGIC;
  signal aMinusBtimesD0_n_76 : STD_LOGIC;
  signal aMinusBtimesD0_n_77 : STD_LOGIC;
  signal aMinusBtimesD0_n_78 : STD_LOGIC;
  signal aMinusBtimesD0_n_79 : STD_LOGIC;
  signal aMinusBtimesD0_n_80 : STD_LOGIC;
  signal aMinusBtimesD0_n_81 : STD_LOGIC;
  signal aMinusBtimesD0_n_82 : STD_LOGIC;
  signal aMinusBtimesD0_n_83 : STD_LOGIC;
  signal aMinusBtimesD0_n_84 : STD_LOGIC;
  signal aMinusBtimesD0_n_85 : STD_LOGIC;
  signal aMinusBtimesD0_n_86 : STD_LOGIC;
  signal aMinusBtimesD0_n_87 : STD_LOGIC;
  signal aMinusBtimesD0_n_88 : STD_LOGIC;
  signal aMinusBtimesD0_n_89 : STD_LOGIC;
  signal aMinusBtimesD0_n_90 : STD_LOGIC;
  signal aMinusBtimesD0_n_91 : STD_LOGIC;
  signal aMinusBtimesD0_n_92 : STD_LOGIC;
  signal aMinusBtimesD0_n_93 : STD_LOGIC;
  signal aMinusBtimesD0_n_94 : STD_LOGIC;
  signal aMinusBtimesD0_n_95 : STD_LOGIC;
  signal aMinusBtimesD0_n_96 : STD_LOGIC;
  signal aMinusBtimesD0_n_97 : STD_LOGIC;
  signal aMinusBtimesD0_n_98 : STD_LOGIC;
  signal aMinusBtimesD0_n_99 : STD_LOGIC;
  signal bottomI_out0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \bottomI_out[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_15__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_16__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_17__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_18__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_11__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_12__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_13__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_14__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_15__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_16__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_17__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_18__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_14__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_15__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_16__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_17__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_18__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__0_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__0_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__0_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__0_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__0_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__0_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10__0_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__0_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__0_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__0_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__0_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__0_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__0_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10__0_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__0_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1__0_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__0_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__0_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__0_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__0_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__0_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__0_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10__0_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal bottomR_out0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \bottomR_out[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_15__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_16__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_17__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_19__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_20__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_21__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_22__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_23__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_24__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_25__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_26__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_7__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_9__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_10__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_11__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_12__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_13__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_14__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_15__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_16__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_19__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_20__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_21__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_22__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_23__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_24__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_25__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_26_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_6__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_7__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_8__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_14__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_15__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_16__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_17__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_19__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_20__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_21__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_22__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_23__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_24__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_25__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_26__0_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__0_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__0_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__0_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__0_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__0_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__0_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__0_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18__0_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_18_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__0_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1__0_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__0_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__0_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__0_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__0_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__0_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__0_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__0_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18__0_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal cMinusD : STD_LOGIC_VECTOR ( 23 downto 3 );
  signal \cMinusD_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_1\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_2\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_3\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_4\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_5\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_6\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_7\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_n_4\ : STD_LOGIC;
  signal \cMinusD_carry__1_n_5\ : STD_LOGIC;
  signal \cMinusD_carry__1_n_6\ : STD_LOGIC;
  signal \cMinusD_carry__1_n_7\ : STD_LOGIC;
  signal \cMinusD_carry_i_1__1_n_0\ : STD_LOGIC;
  signal cMinusD_carry_i_2_n_0 : STD_LOGIC;
  signal \cMinusD_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \cMinusD_carry_i_4__0_n_0\ : STD_LOGIC;
  signal cMinusD_carry_i_5_n_0 : STD_LOGIC;
  signal \cMinusD_carry_i_6__1_n_0\ : STD_LOGIC;
  signal cMinusD_carry_i_7_n_0 : STD_LOGIC;
  signal cMinusD_carry_i_8_n_0 : STD_LOGIC;
  signal cMinusD_carry_n_0 : STD_LOGIC;
  signal cMinusD_carry_n_1 : STD_LOGIC;
  signal cMinusD_carry_n_2 : STD_LOGIC;
  signal cMinusD_carry_n_3 : STD_LOGIC;
  signal cMinusD_carry_n_4 : STD_LOGIC;
  signal cMinusD_carry_n_5 : STD_LOGIC;
  signal cMinusD_carry_n_6 : STD_LOGIC;
  signal cMinusD_carry_n_7 : STD_LOGIC;
  signal cMinusDtimesA : STD_LOGIC;
  signal cMinusDtimesA0_n_100 : STD_LOGIC;
  signal cMinusDtimesA0_n_101 : STD_LOGIC;
  signal cMinusDtimesA0_n_102 : STD_LOGIC;
  signal cMinusDtimesA0_n_103 : STD_LOGIC;
  signal cMinusDtimesA0_n_104 : STD_LOGIC;
  signal cMinusDtimesA0_n_105 : STD_LOGIC;
  signal cMinusDtimesA0_n_106 : STD_LOGIC;
  signal cMinusDtimesA0_n_107 : STD_LOGIC;
  signal cMinusDtimesA0_n_108 : STD_LOGIC;
  signal cMinusDtimesA0_n_109 : STD_LOGIC;
  signal cMinusDtimesA0_n_110 : STD_LOGIC;
  signal cMinusDtimesA0_n_111 : STD_LOGIC;
  signal cMinusDtimesA0_n_112 : STD_LOGIC;
  signal cMinusDtimesA0_n_113 : STD_LOGIC;
  signal cMinusDtimesA0_n_114 : STD_LOGIC;
  signal cMinusDtimesA0_n_115 : STD_LOGIC;
  signal cMinusDtimesA0_n_116 : STD_LOGIC;
  signal cMinusDtimesA0_n_117 : STD_LOGIC;
  signal cMinusDtimesA0_n_118 : STD_LOGIC;
  signal cMinusDtimesA0_n_119 : STD_LOGIC;
  signal cMinusDtimesA0_n_120 : STD_LOGIC;
  signal cMinusDtimesA0_n_121 : STD_LOGIC;
  signal cMinusDtimesA0_n_122 : STD_LOGIC;
  signal cMinusDtimesA0_n_123 : STD_LOGIC;
  signal cMinusDtimesA0_n_124 : STD_LOGIC;
  signal cMinusDtimesA0_n_125 : STD_LOGIC;
  signal cMinusDtimesA0_n_126 : STD_LOGIC;
  signal cMinusDtimesA0_n_127 : STD_LOGIC;
  signal cMinusDtimesA0_n_128 : STD_LOGIC;
  signal cMinusDtimesA0_n_129 : STD_LOGIC;
  signal cMinusDtimesA0_n_130 : STD_LOGIC;
  signal cMinusDtimesA0_n_131 : STD_LOGIC;
  signal cMinusDtimesA0_n_132 : STD_LOGIC;
  signal cMinusDtimesA0_n_133 : STD_LOGIC;
  signal cMinusDtimesA0_n_134 : STD_LOGIC;
  signal cMinusDtimesA0_n_135 : STD_LOGIC;
  signal cMinusDtimesA0_n_136 : STD_LOGIC;
  signal cMinusDtimesA0_n_137 : STD_LOGIC;
  signal cMinusDtimesA0_n_138 : STD_LOGIC;
  signal cMinusDtimesA0_n_139 : STD_LOGIC;
  signal cMinusDtimesA0_n_140 : STD_LOGIC;
  signal cMinusDtimesA0_n_141 : STD_LOGIC;
  signal cMinusDtimesA0_n_142 : STD_LOGIC;
  signal cMinusDtimesA0_n_143 : STD_LOGIC;
  signal cMinusDtimesA0_n_144 : STD_LOGIC;
  signal cMinusDtimesA0_n_145 : STD_LOGIC;
  signal cMinusDtimesA0_n_146 : STD_LOGIC;
  signal cMinusDtimesA0_n_147 : STD_LOGIC;
  signal cMinusDtimesA0_n_148 : STD_LOGIC;
  signal cMinusDtimesA0_n_149 : STD_LOGIC;
  signal cMinusDtimesA0_n_150 : STD_LOGIC;
  signal cMinusDtimesA0_n_151 : STD_LOGIC;
  signal cMinusDtimesA0_n_152 : STD_LOGIC;
  signal cMinusDtimesA0_n_153 : STD_LOGIC;
  signal cMinusDtimesA0_n_58 : STD_LOGIC;
  signal cMinusDtimesA0_n_59 : STD_LOGIC;
  signal cMinusDtimesA0_n_60 : STD_LOGIC;
  signal cMinusDtimesA0_n_61 : STD_LOGIC;
  signal cMinusDtimesA0_n_62 : STD_LOGIC;
  signal cMinusDtimesA0_n_63 : STD_LOGIC;
  signal cMinusDtimesA0_n_64 : STD_LOGIC;
  signal cMinusDtimesA0_n_65 : STD_LOGIC;
  signal cMinusDtimesA0_n_66 : STD_LOGIC;
  signal cMinusDtimesA0_n_67 : STD_LOGIC;
  signal cMinusDtimesA0_n_68 : STD_LOGIC;
  signal cMinusDtimesA0_n_69 : STD_LOGIC;
  signal cMinusDtimesA0_n_70 : STD_LOGIC;
  signal cMinusDtimesA0_n_71 : STD_LOGIC;
  signal cMinusDtimesA0_n_72 : STD_LOGIC;
  signal cMinusDtimesA0_n_73 : STD_LOGIC;
  signal cMinusDtimesA0_n_74 : STD_LOGIC;
  signal cMinusDtimesA0_n_75 : STD_LOGIC;
  signal cMinusDtimesA0_n_76 : STD_LOGIC;
  signal cMinusDtimesA0_n_77 : STD_LOGIC;
  signal cMinusDtimesA0_n_78 : STD_LOGIC;
  signal cMinusDtimesA0_n_79 : STD_LOGIC;
  signal cMinusDtimesA0_n_80 : STD_LOGIC;
  signal cMinusDtimesA0_n_81 : STD_LOGIC;
  signal cMinusDtimesA0_n_82 : STD_LOGIC;
  signal cMinusDtimesA0_n_83 : STD_LOGIC;
  signal cMinusDtimesA0_n_84 : STD_LOGIC;
  signal cMinusDtimesA0_n_85 : STD_LOGIC;
  signal cMinusDtimesA0_n_86 : STD_LOGIC;
  signal cMinusDtimesA0_n_87 : STD_LOGIC;
  signal cMinusDtimesA0_n_88 : STD_LOGIC;
  signal cMinusDtimesA0_n_89 : STD_LOGIC;
  signal cMinusDtimesA0_n_90 : STD_LOGIC;
  signal cMinusDtimesA0_n_91 : STD_LOGIC;
  signal cMinusDtimesA0_n_92 : STD_LOGIC;
  signal cMinusDtimesA0_n_93 : STD_LOGIC;
  signal cMinusDtimesA0_n_94 : STD_LOGIC;
  signal cMinusDtimesA0_n_95 : STD_LOGIC;
  signal cMinusDtimesA0_n_96 : STD_LOGIC;
  signal cMinusDtimesA0_n_97 : STD_LOGIC;
  signal cMinusDtimesA0_n_98 : STD_LOGIC;
  signal cMinusDtimesA0_n_99 : STD_LOGIC;
  signal cPlusD : STD_LOGIC_VECTOR ( 23 downto 3 );
  signal \cPlusDtimesB0_i_1__0_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__0_n_1\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__0_n_2\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__0_n_3\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__0_n_4\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__0_n_5\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__0_n_6\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_1__0_n_7\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_27__1_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_28__1_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_29__1_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__0_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__0_n_1\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__0_n_2\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__0_n_3\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__0_n_4\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__0_n_5\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__0_n_6\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_2__0_n_7\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_30__0_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_31__0_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_32__0_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_33__0_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_34__0_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_35__0_n_0\ : STD_LOGIC;
  signal cPlusDtimesB0_n_100 : STD_LOGIC;
  signal cPlusDtimesB0_n_101 : STD_LOGIC;
  signal cPlusDtimesB0_n_102 : STD_LOGIC;
  signal cPlusDtimesB0_n_103 : STD_LOGIC;
  signal cPlusDtimesB0_n_104 : STD_LOGIC;
  signal cPlusDtimesB0_n_105 : STD_LOGIC;
  signal cPlusDtimesB0_n_106 : STD_LOGIC;
  signal cPlusDtimesB0_n_107 : STD_LOGIC;
  signal cPlusDtimesB0_n_108 : STD_LOGIC;
  signal cPlusDtimesB0_n_109 : STD_LOGIC;
  signal cPlusDtimesB0_n_110 : STD_LOGIC;
  signal cPlusDtimesB0_n_111 : STD_LOGIC;
  signal cPlusDtimesB0_n_112 : STD_LOGIC;
  signal cPlusDtimesB0_n_113 : STD_LOGIC;
  signal cPlusDtimesB0_n_114 : STD_LOGIC;
  signal cPlusDtimesB0_n_115 : STD_LOGIC;
  signal cPlusDtimesB0_n_116 : STD_LOGIC;
  signal cPlusDtimesB0_n_117 : STD_LOGIC;
  signal cPlusDtimesB0_n_118 : STD_LOGIC;
  signal cPlusDtimesB0_n_119 : STD_LOGIC;
  signal cPlusDtimesB0_n_120 : STD_LOGIC;
  signal cPlusDtimesB0_n_121 : STD_LOGIC;
  signal cPlusDtimesB0_n_122 : STD_LOGIC;
  signal cPlusDtimesB0_n_123 : STD_LOGIC;
  signal cPlusDtimesB0_n_124 : STD_LOGIC;
  signal cPlusDtimesB0_n_125 : STD_LOGIC;
  signal cPlusDtimesB0_n_126 : STD_LOGIC;
  signal cPlusDtimesB0_n_127 : STD_LOGIC;
  signal cPlusDtimesB0_n_128 : STD_LOGIC;
  signal cPlusDtimesB0_n_129 : STD_LOGIC;
  signal cPlusDtimesB0_n_130 : STD_LOGIC;
  signal cPlusDtimesB0_n_131 : STD_LOGIC;
  signal cPlusDtimesB0_n_132 : STD_LOGIC;
  signal cPlusDtimesB0_n_133 : STD_LOGIC;
  signal cPlusDtimesB0_n_134 : STD_LOGIC;
  signal cPlusDtimesB0_n_135 : STD_LOGIC;
  signal cPlusDtimesB0_n_136 : STD_LOGIC;
  signal cPlusDtimesB0_n_137 : STD_LOGIC;
  signal cPlusDtimesB0_n_138 : STD_LOGIC;
  signal cPlusDtimesB0_n_139 : STD_LOGIC;
  signal cPlusDtimesB0_n_140 : STD_LOGIC;
  signal cPlusDtimesB0_n_141 : STD_LOGIC;
  signal cPlusDtimesB0_n_142 : STD_LOGIC;
  signal cPlusDtimesB0_n_143 : STD_LOGIC;
  signal cPlusDtimesB0_n_144 : STD_LOGIC;
  signal cPlusDtimesB0_n_145 : STD_LOGIC;
  signal cPlusDtimesB0_n_146 : STD_LOGIC;
  signal cPlusDtimesB0_n_147 : STD_LOGIC;
  signal cPlusDtimesB0_n_148 : STD_LOGIC;
  signal cPlusDtimesB0_n_149 : STD_LOGIC;
  signal cPlusDtimesB0_n_150 : STD_LOGIC;
  signal cPlusDtimesB0_n_151 : STD_LOGIC;
  signal cPlusDtimesB0_n_152 : STD_LOGIC;
  signal cPlusDtimesB0_n_153 : STD_LOGIC;
  signal cPlusDtimesB0_n_58 : STD_LOGIC;
  signal cPlusDtimesB0_n_59 : STD_LOGIC;
  signal cPlusDtimesB0_n_60 : STD_LOGIC;
  signal cPlusDtimesB0_n_61 : STD_LOGIC;
  signal cPlusDtimesB0_n_62 : STD_LOGIC;
  signal cPlusDtimesB0_n_63 : STD_LOGIC;
  signal cPlusDtimesB0_n_64 : STD_LOGIC;
  signal cPlusDtimesB0_n_65 : STD_LOGIC;
  signal cPlusDtimesB0_n_66 : STD_LOGIC;
  signal cPlusDtimesB0_n_67 : STD_LOGIC;
  signal cPlusDtimesB0_n_68 : STD_LOGIC;
  signal cPlusDtimesB0_n_69 : STD_LOGIC;
  signal cPlusDtimesB0_n_70 : STD_LOGIC;
  signal cPlusDtimesB0_n_71 : STD_LOGIC;
  signal cPlusDtimesB0_n_72 : STD_LOGIC;
  signal cPlusDtimesB0_n_73 : STD_LOGIC;
  signal cPlusDtimesB0_n_74 : STD_LOGIC;
  signal cPlusDtimesB0_n_75 : STD_LOGIC;
  signal cPlusDtimesB0_n_76 : STD_LOGIC;
  signal cPlusDtimesB0_n_77 : STD_LOGIC;
  signal cPlusDtimesB0_n_78 : STD_LOGIC;
  signal cPlusDtimesB0_n_79 : STD_LOGIC;
  signal cPlusDtimesB0_n_80 : STD_LOGIC;
  signal cPlusDtimesB0_n_81 : STD_LOGIC;
  signal cPlusDtimesB0_n_82 : STD_LOGIC;
  signal cPlusDtimesB0_n_83 : STD_LOGIC;
  signal cPlusDtimesB0_n_84 : STD_LOGIC;
  signal cPlusDtimesB0_n_85 : STD_LOGIC;
  signal cPlusDtimesB0_n_86 : STD_LOGIC;
  signal cPlusDtimesB0_n_87 : STD_LOGIC;
  signal cPlusDtimesB0_n_88 : STD_LOGIC;
  signal cPlusDtimesB0_n_89 : STD_LOGIC;
  signal cPlusDtimesB0_n_90 : STD_LOGIC;
  signal cPlusDtimesB0_n_91 : STD_LOGIC;
  signal cPlusDtimesB0_n_92 : STD_LOGIC;
  signal cPlusDtimesB0_n_93 : STD_LOGIC;
  signal cPlusDtimesB0_n_94 : STD_LOGIC;
  signal cPlusDtimesB0_n_95 : STD_LOGIC;
  signal cPlusDtimesB0_n_96 : STD_LOGIC;
  signal cPlusDtimesB0_n_97 : STD_LOGIC;
  signal cPlusDtimesB0_n_98 : STD_LOGIC;
  signal cPlusDtimesB0_n_99 : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_1__0_n_4\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_1__0_n_5\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_1__0_n_6\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_1__0_n_7\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_5__0_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB_reg_i_6__0_n_0\ : STD_LOGIC;
  signal common : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^datai_reg[5][23]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^dataq_reg[5][23]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal lastStartState : STD_LOGIC;
  signal \mul/\ : STD_LOGIC;
  signal mulOutI : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal mulOutR : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^mulready\ : STD_LOGIC;
  signal outi0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \outi_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \outi_carry__0_n_0\ : STD_LOGIC;
  signal \outi_carry__0_n_1\ : STD_LOGIC;
  signal \outi_carry__0_n_2\ : STD_LOGIC;
  signal \outi_carry__0_n_3\ : STD_LOGIC;
  signal \outi_carry__0_n_4\ : STD_LOGIC;
  signal \outi_carry__0_n_5\ : STD_LOGIC;
  signal \outi_carry__0_n_6\ : STD_LOGIC;
  signal \outi_carry__0_n_7\ : STD_LOGIC;
  signal \outi_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \outi_carry__1_n_1\ : STD_LOGIC;
  signal \outi_carry__1_n_2\ : STD_LOGIC;
  signal \outi_carry__1_n_3\ : STD_LOGIC;
  signal \outi_carry__1_n_4\ : STD_LOGIC;
  signal \outi_carry__1_n_5\ : STD_LOGIC;
  signal \outi_carry__1_n_6\ : STD_LOGIC;
  signal \outi_carry__1_n_7\ : STD_LOGIC;
  signal \outi_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \outi_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \outi_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \outi_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \outi_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \outi_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \outi_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \outi_carry_i_8__0_n_0\ : STD_LOGIC;
  signal outi_carry_n_0 : STD_LOGIC;
  signal outi_carry_n_1 : STD_LOGIC;
  signal outi_carry_n_2 : STD_LOGIC;
  signal outi_carry_n_3 : STD_LOGIC;
  signal outi_carry_n_4 : STD_LOGIC;
  signal outi_carry_n_5 : STD_LOGIC;
  signal outi_carry_n_6 : STD_LOGIC;
  signal outi_carry_n_7 : STD_LOGIC;
  signal outr0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \outr_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \outr_carry__0_n_0\ : STD_LOGIC;
  signal \outr_carry__0_n_1\ : STD_LOGIC;
  signal \outr_carry__0_n_2\ : STD_LOGIC;
  signal \outr_carry__0_n_3\ : STD_LOGIC;
  signal \outr_carry__0_n_4\ : STD_LOGIC;
  signal \outr_carry__0_n_5\ : STD_LOGIC;
  signal \outr_carry__0_n_6\ : STD_LOGIC;
  signal \outr_carry__0_n_7\ : STD_LOGIC;
  signal \outr_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \outr_carry__1_n_1\ : STD_LOGIC;
  signal \outr_carry__1_n_2\ : STD_LOGIC;
  signal \outr_carry__1_n_3\ : STD_LOGIC;
  signal \outr_carry__1_n_4\ : STD_LOGIC;
  signal \outr_carry__1_n_5\ : STD_LOGIC;
  signal \outr_carry__1_n_6\ : STD_LOGIC;
  signal \outr_carry__1_n_7\ : STD_LOGIC;
  signal \outr_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \outr_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \outr_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \outr_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \outr_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \outr_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \outr_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \outr_carry_i_8__0_n_0\ : STD_LOGIC;
  signal outr_carry_n_0 : STD_LOGIC;
  signal outr_carry_n_1 : STD_LOGIC;
  signal outr_carry_n_2 : STD_LOGIC;
  signal outr_carry_n_3 : STD_LOGIC;
  signal outr_carry_n_4 : STD_LOGIC;
  signal outr_carry_n_5 : STD_LOGIC;
  signal outr_carry_n_6 : STD_LOGIC;
  signal outr_carry_n_7 : STD_LOGIC;
  signal \^partialfftsizebit_reg[0]\ : STD_LOGIC;
  signal \^partialfftsizebit_reg[0]_0\ : STD_LOGIC;
  signal \^partialfftsizebit_reg[0]_1\ : STD_LOGIC;
  signal ready0 : STD_LOGIC;
  signal ready0_0 : STD_LOGIC;
  signal \ready_i_1__0_n_0\ : STD_LOGIC;
  signal \^state_reg[1]\ : STD_LOGIC;
  signal \topI_out[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__0_n_5\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1__0_n_7\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \topR_out[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_10__0_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__0_n_1\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__0_n_2\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__0_n_3\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__0_n_4\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__0_n_5\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__0_n_6\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2__0_n_7\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_aMinusB_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_aMinusBtimesD0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_aMinusBtimesD0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_aMinusBtimesD0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aMinusBtimesD0_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_aMinusBtimesD_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_aMinusBtimesD_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_aMinusBtimesD_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aMinusBtimesD_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_aMinusBtimesD_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_aMinusBtimesD_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_bottomI_out_reg[23]_i_10__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_bottomI_out_reg[23]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_bottomR_out_reg[23]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_bottomR_out_reg[23]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_cMinusD_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_cMinusD_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_cMinusDtimesA0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cMinusDtimesA0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cMinusDtimesA0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cMinusDtimesA0_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_cMinusDtimesA_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cMinusDtimesA_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cMinusDtimesA_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cMinusDtimesA_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_cMinusDtimesA_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_cMinusDtimesA_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_cPlusDtimesB0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cPlusDtimesB0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cPlusDtimesB0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cPlusDtimesB0_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_cPlusDtimesB_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cPlusDtimesB_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cPlusDtimesB_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cPlusDtimesB_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_cPlusDtimesB_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_cPlusDtimesB_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cPlusDtimesB_reg_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_cPlusDtimesB_reg_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_outi_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_outr_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_topI_out_reg[23]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_topR_out_reg[23]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "IDLE:001,REAL_MUL:010,IMAG_MUL:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "IDLE:001,REAL_MUL:010,IMAG_MUL:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "IDLE:001,REAL_MUL:010,IMAG_MUL:100,";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of aMinusB_carry : label is 35;
  attribute ADDER_THRESHOLD of \aMinusB_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \aMinusB_carry__1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of aMinusBtimesD0 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of aMinusBtimesD0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of aMinusBtimesD_reg : label is "yes";
  attribute ADDER_THRESHOLD of \bottomI_out_reg[15]_i_10__0\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomI_out_reg[23]_i_10__0\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomI_out_reg[7]_i_10__0\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomR_out_reg[15]_i_18__0\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomR_out_reg[23]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomR_out_reg[7]_i_18__0\ : label is 35;
  attribute ADDER_THRESHOLD of cMinusD_carry : label is 35;
  attribute ADDER_THRESHOLD of \cMinusD_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \cMinusD_carry__1\ : label is 35;
  attribute KEEP_HIERARCHY of cMinusDtimesA0 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of cMinusDtimesA0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of cMinusDtimesA_reg : label is "yes";
  attribute KEEP_HIERARCHY of cPlusDtimesB0 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of cPlusDtimesB0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \cPlusDtimesB0_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \cPlusDtimesB0_i_2__0\ : label is 35;
  attribute KEEP_HIERARCHY of cPlusDtimesB_reg : label is "yes";
  attribute ADDER_THRESHOLD of \cPlusDtimesB_reg_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mulStart_i_1 : label is "soft_lutpair0";
  attribute ADDER_THRESHOLD of outi_carry : label is 35;
  attribute ADDER_THRESHOLD of \outi_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \outi_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of outr_carry : label is 35;
  attribute ADDER_THRESHOLD of \outr_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \outr_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \topI_out_reg[15]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \topI_out_reg[23]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \topI_out_reg[7]_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM of \topR_out[23]_i_1__0\ : label is "soft_lutpair0";
  attribute ADDER_THRESHOLD of \topR_out_reg[15]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \topR_out_reg[23]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \topR_out_reg[7]_i_1__0\ : label is 35;
begin
  A(1 downto 0) <= \^a\(1 downto 0);
  CEA1 <= \^cea1\;
  \dataI_reg[5][23]\(23 downto 0) <= \^datai_reg[5][23]\(23 downto 0);
  \dataQ_reg[5][23]\(23 downto 0) <= \^dataq_reg[5][23]\(23 downto 0);
  mulReady <= \^mulready\;
  \partialFftSizeBit_reg[0]\ <= \^partialfftsizebit_reg[0]\;
  \partialFftSizeBit_reg[0]_0\ <= \^partialfftsizebit_reg[0]_0\;
  \partialFftSizeBit_reg[0]_1\ <= \^partialfftsizebit_reg[0]_1\;
  \state_reg[1]\ <= \^state_reg[1]\;
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \__0_n_0\,
      D => ready0_0,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \__0_n_0\,
      D => \FSM_onehot_state_reg_n_0_[0]\,
      Q => cMinusDtimesA,
      R => '0'
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \__0_n_0\,
      D => cMinusDtimesA,
      Q => ready0_0,
      R => '0'
    );
\__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEAA"
    )
        port map (
      I0 => ready0_0,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => lastStartState,
      I3 => mulStart,
      I4 => cMinusDtimesA,
      O => \__0_n_0\
    );
aMinusB_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => aMinusB_carry_n_0,
      CO(6) => aMinusB_carry_n_1,
      CO(5) => aMinusB_carry_n_2,
      CO(4) => aMinusB_carry_n_3,
      CO(3) => aMinusB_carry_n_4,
      CO(2) => aMinusB_carry_n_5,
      CO(1) => aMinusB_carry_n_6,
      CO(0) => aMinusB_carry_n_7,
      DI(7 downto 0) => \aMinusB_carry__1_0\(7 downto 0),
      O(7 downto 0) => aMinusB(7 downto 0),
      S(7) => \aMinusB_carry_i_1__0_n_0\,
      S(6) => \aMinusB_carry_i_2__0_n_0\,
      S(5) => \aMinusB_carry_i_3__0_n_0\,
      S(4) => \aMinusB_carry_i_4__0_n_0\,
      S(3) => \aMinusB_carry_i_5__0_n_0\,
      S(2) => \aMinusB_carry_i_6__0_n_0\,
      S(1) => \aMinusB_carry_i_7__0_n_0\,
      S(0) => \aMinusB_carry_i_8__0_n_0\
    );
\aMinusB_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => aMinusB_carry_n_0,
      CI_TOP => '0',
      CO(7) => \aMinusB_carry__0_n_0\,
      CO(6) => \aMinusB_carry__0_n_1\,
      CO(5) => \aMinusB_carry__0_n_2\,
      CO(4) => \aMinusB_carry__0_n_3\,
      CO(3) => \aMinusB_carry__0_n_4\,
      CO(2) => \aMinusB_carry__0_n_5\,
      CO(1) => \aMinusB_carry__0_n_6\,
      CO(0) => \aMinusB_carry__0_n_7\,
      DI(7 downto 0) => \aMinusB_carry__1_0\(15 downto 8),
      O(7 downto 0) => aMinusB(15 downto 8),
      S(7) => \aMinusB_carry__0_i_1__0_n_0\,
      S(6) => \aMinusB_carry__0_i_2__0_n_0\,
      S(5) => \aMinusB_carry__0_i_3__0_n_0\,
      S(4) => \aMinusB_carry__0_i_4__0_n_0\,
      S(3) => \aMinusB_carry__0_i_5__0_n_0\,
      S(2) => \aMinusB_carry__0_i_6__0_n_0\,
      S(1) => \aMinusB_carry__0_i_7__0_n_0\,
      S(0) => \aMinusB_carry__0_i_8__0_n_0\
    );
\aMinusB_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(15),
      I1 => \aMinusB_carry__1_1\(15),
      O => \aMinusB_carry__0_i_1__0_n_0\
    );
\aMinusB_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(14),
      I1 => \aMinusB_carry__1_1\(14),
      O => \aMinusB_carry__0_i_2__0_n_0\
    );
\aMinusB_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(13),
      I1 => \aMinusB_carry__1_1\(13),
      O => \aMinusB_carry__0_i_3__0_n_0\
    );
\aMinusB_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(12),
      I1 => \aMinusB_carry__1_1\(12),
      O => \aMinusB_carry__0_i_4__0_n_0\
    );
\aMinusB_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(11),
      I1 => \aMinusB_carry__1_1\(11),
      O => \aMinusB_carry__0_i_5__0_n_0\
    );
\aMinusB_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(10),
      I1 => \aMinusB_carry__1_1\(10),
      O => \aMinusB_carry__0_i_6__0_n_0\
    );
\aMinusB_carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(9),
      I1 => \aMinusB_carry__1_1\(9),
      O => \aMinusB_carry__0_i_7__0_n_0\
    );
\aMinusB_carry__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(8),
      I1 => \aMinusB_carry__1_1\(8),
      O => \aMinusB_carry__0_i_8__0_n_0\
    );
\aMinusB_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \aMinusB_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_aMinusB_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \aMinusB_carry__1_n_1\,
      CO(5) => \aMinusB_carry__1_n_2\,
      CO(4) => \aMinusB_carry__1_n_3\,
      CO(3) => \aMinusB_carry__1_n_4\,
      CO(2) => \aMinusB_carry__1_n_5\,
      CO(1) => \aMinusB_carry__1_n_6\,
      CO(0) => \aMinusB_carry__1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \aMinusB_carry__1_0\(22 downto 16),
      O(7 downto 0) => aMinusB(23 downto 16),
      S(7) => \aMinusB_carry__1_i_1__0_n_0\,
      S(6) => \aMinusB_carry__1_i_2__0_n_0\,
      S(5) => \aMinusB_carry__1_i_3__0_n_0\,
      S(4) => \aMinusB_carry__1_i_4__0_n_0\,
      S(3) => \aMinusB_carry__1_i_5__0_n_0\,
      S(2) => \aMinusB_carry__1_i_6__0_n_0\,
      S(1) => \aMinusB_carry__1_i_7__0_n_0\,
      S(0) => \aMinusB_carry__1_i_8__0_n_0\
    );
\aMinusB_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(23),
      I1 => \aMinusB_carry__1_1\(23),
      O => \aMinusB_carry__1_i_1__0_n_0\
    );
\aMinusB_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(22),
      I1 => \aMinusB_carry__1_1\(22),
      O => \aMinusB_carry__1_i_2__0_n_0\
    );
\aMinusB_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(21),
      I1 => \aMinusB_carry__1_1\(21),
      O => \aMinusB_carry__1_i_3__0_n_0\
    );
\aMinusB_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(20),
      I1 => \aMinusB_carry__1_1\(20),
      O => \aMinusB_carry__1_i_4__0_n_0\
    );
\aMinusB_carry__1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(19),
      I1 => \aMinusB_carry__1_1\(19),
      O => \aMinusB_carry__1_i_5__0_n_0\
    );
\aMinusB_carry__1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(18),
      I1 => \aMinusB_carry__1_1\(18),
      O => \aMinusB_carry__1_i_6__0_n_0\
    );
\aMinusB_carry__1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(17),
      I1 => \aMinusB_carry__1_1\(17),
      O => \aMinusB_carry__1_i_7__0_n_0\
    );
\aMinusB_carry__1_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(16),
      I1 => \aMinusB_carry__1_1\(16),
      O => \aMinusB_carry__1_i_8__0_n_0\
    );
\aMinusB_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(7),
      I1 => \aMinusB_carry__1_1\(7),
      O => \aMinusB_carry_i_1__0_n_0\
    );
\aMinusB_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(6),
      I1 => \aMinusB_carry__1_1\(6),
      O => \aMinusB_carry_i_2__0_n_0\
    );
\aMinusB_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(5),
      I1 => \aMinusB_carry__1_1\(5),
      O => \aMinusB_carry_i_3__0_n_0\
    );
\aMinusB_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(4),
      I1 => \aMinusB_carry__1_1\(4),
      O => \aMinusB_carry_i_4__0_n_0\
    );
\aMinusB_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(3),
      I1 => \aMinusB_carry__1_1\(3),
      O => \aMinusB_carry_i_5__0_n_0\
    );
\aMinusB_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(2),
      I1 => \aMinusB_carry__1_1\(2),
      O => \aMinusB_carry_i_6__0_n_0\
    );
\aMinusB_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(1),
      I1 => \aMinusB_carry__1_1\(1),
      O => \aMinusB_carry_i_7__0_n_0\
    );
\aMinusB_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(0),
      I1 => \aMinusB_carry__1_1\(0),
      O => \aMinusB_carry_i_8__0_n_0\
    );
aMinusBtimesD0: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^a\(1),
      A(28) => \^a\(1),
      A(27) => \^a\(1),
      A(26) => \^a\(1),
      A(25) => \^a\(1),
      A(24) => \^a\(1),
      A(23) => \^a\(1),
      A(22) => \^a\(1),
      A(21) => \^a\(1),
      A(20) => \^a\(1),
      A(19) => \^a\(1),
      A(18) => \^a\(1),
      A(17) => \^a\(1),
      A(16) => \^a\(1),
      A(15) => \^a\(1),
      A(14) => \^a\(1),
      A(13) => \^a\(1),
      A(12) => \^a\(1),
      A(11) => \^a\(1),
      A(10) => \^a\(1),
      A(9) => '0',
      A(8) => \^a\(0),
      A(7 downto 6) => B"00",
      A(5) => \^a\(0),
      A(4) => '0',
      A(3) => \^a\(0),
      A(2) => \^a\(0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_aMinusBtimesD0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => aMinusB(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_aMinusBtimesD0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_aMinusBtimesD0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_aMinusBtimesD0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^cea1\,
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_aMinusBtimesD0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_aMinusBtimesD0_OVERFLOW_UNCONNECTED,
      P(47) => aMinusBtimesD0_n_58,
      P(46) => aMinusBtimesD0_n_59,
      P(45) => aMinusBtimesD0_n_60,
      P(44) => aMinusBtimesD0_n_61,
      P(43) => aMinusBtimesD0_n_62,
      P(42) => aMinusBtimesD0_n_63,
      P(41) => aMinusBtimesD0_n_64,
      P(40) => aMinusBtimesD0_n_65,
      P(39) => aMinusBtimesD0_n_66,
      P(38) => aMinusBtimesD0_n_67,
      P(37) => aMinusBtimesD0_n_68,
      P(36) => aMinusBtimesD0_n_69,
      P(35) => aMinusBtimesD0_n_70,
      P(34) => aMinusBtimesD0_n_71,
      P(33) => aMinusBtimesD0_n_72,
      P(32) => aMinusBtimesD0_n_73,
      P(31) => aMinusBtimesD0_n_74,
      P(30) => aMinusBtimesD0_n_75,
      P(29) => aMinusBtimesD0_n_76,
      P(28) => aMinusBtimesD0_n_77,
      P(27) => aMinusBtimesD0_n_78,
      P(26) => aMinusBtimesD0_n_79,
      P(25) => aMinusBtimesD0_n_80,
      P(24) => aMinusBtimesD0_n_81,
      P(23) => aMinusBtimesD0_n_82,
      P(22) => aMinusBtimesD0_n_83,
      P(21) => aMinusBtimesD0_n_84,
      P(20) => aMinusBtimesD0_n_85,
      P(19) => aMinusBtimesD0_n_86,
      P(18) => aMinusBtimesD0_n_87,
      P(17) => aMinusBtimesD0_n_88,
      P(16) => aMinusBtimesD0_n_89,
      P(15) => aMinusBtimesD0_n_90,
      P(14) => aMinusBtimesD0_n_91,
      P(13) => aMinusBtimesD0_n_92,
      P(12) => aMinusBtimesD0_n_93,
      P(11) => aMinusBtimesD0_n_94,
      P(10) => aMinusBtimesD0_n_95,
      P(9) => aMinusBtimesD0_n_96,
      P(8) => aMinusBtimesD0_n_97,
      P(7) => aMinusBtimesD0_n_98,
      P(6) => aMinusBtimesD0_n_99,
      P(5) => aMinusBtimesD0_n_100,
      P(4) => aMinusBtimesD0_n_101,
      P(3) => aMinusBtimesD0_n_102,
      P(2) => aMinusBtimesD0_n_103,
      P(1) => aMinusBtimesD0_n_104,
      P(0) => aMinusBtimesD0_n_105,
      PATTERNBDETECT => NLW_aMinusBtimesD0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_aMinusBtimesD0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => aMinusBtimesD0_n_106,
      PCOUT(46) => aMinusBtimesD0_n_107,
      PCOUT(45) => aMinusBtimesD0_n_108,
      PCOUT(44) => aMinusBtimesD0_n_109,
      PCOUT(43) => aMinusBtimesD0_n_110,
      PCOUT(42) => aMinusBtimesD0_n_111,
      PCOUT(41) => aMinusBtimesD0_n_112,
      PCOUT(40) => aMinusBtimesD0_n_113,
      PCOUT(39) => aMinusBtimesD0_n_114,
      PCOUT(38) => aMinusBtimesD0_n_115,
      PCOUT(37) => aMinusBtimesD0_n_116,
      PCOUT(36) => aMinusBtimesD0_n_117,
      PCOUT(35) => aMinusBtimesD0_n_118,
      PCOUT(34) => aMinusBtimesD0_n_119,
      PCOUT(33) => aMinusBtimesD0_n_120,
      PCOUT(32) => aMinusBtimesD0_n_121,
      PCOUT(31) => aMinusBtimesD0_n_122,
      PCOUT(30) => aMinusBtimesD0_n_123,
      PCOUT(29) => aMinusBtimesD0_n_124,
      PCOUT(28) => aMinusBtimesD0_n_125,
      PCOUT(27) => aMinusBtimesD0_n_126,
      PCOUT(26) => aMinusBtimesD0_n_127,
      PCOUT(25) => aMinusBtimesD0_n_128,
      PCOUT(24) => aMinusBtimesD0_n_129,
      PCOUT(23) => aMinusBtimesD0_n_130,
      PCOUT(22) => aMinusBtimesD0_n_131,
      PCOUT(21) => aMinusBtimesD0_n_132,
      PCOUT(20) => aMinusBtimesD0_n_133,
      PCOUT(19) => aMinusBtimesD0_n_134,
      PCOUT(18) => aMinusBtimesD0_n_135,
      PCOUT(17) => aMinusBtimesD0_n_136,
      PCOUT(16) => aMinusBtimesD0_n_137,
      PCOUT(15) => aMinusBtimesD0_n_138,
      PCOUT(14) => aMinusBtimesD0_n_139,
      PCOUT(13) => aMinusBtimesD0_n_140,
      PCOUT(12) => aMinusBtimesD0_n_141,
      PCOUT(11) => aMinusBtimesD0_n_142,
      PCOUT(10) => aMinusBtimesD0_n_143,
      PCOUT(9) => aMinusBtimesD0_n_144,
      PCOUT(8) => aMinusBtimesD0_n_145,
      PCOUT(7) => aMinusBtimesD0_n_146,
      PCOUT(6) => aMinusBtimesD0_n_147,
      PCOUT(5) => aMinusBtimesD0_n_148,
      PCOUT(4) => aMinusBtimesD0_n_149,
      PCOUT(3) => aMinusBtimesD0_n_150,
      PCOUT(2) => aMinusBtimesD0_n_151,
      PCOUT(1) => aMinusBtimesD0_n_152,
      PCOUT(0) => aMinusBtimesD0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_aMinusBtimesD0_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_aMinusBtimesD0_XOROUT_UNCONNECTED(7 downto 0)
    );
aMinusBtimesD0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^a\(0),
      I1 => \butTwiddleQ_reg[1][23]\,
      O => \^a\(1)
    );
aMinusBtimesD0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \partialFftSizeBit__0\(1),
      I1 => \partialFftSizeBit__0\(0),
      I2 => \butTwiddleQ_reg[1][8]\,
      O => \^a\(0)
    );
\aMinusBtimesD[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => lastStartState,
      I2 => mulStart,
      O => \mul/\
    );
aMinusBtimesD_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^a\(1),
      A(28) => \^a\(1),
      A(27) => \^a\(1),
      A(26) => \^a\(1),
      A(25) => \^a\(1),
      A(24) => \^a\(1),
      A(23) => \^a\(1),
      A(22) => \^a\(1),
      A(21) => \^a\(1),
      A(20) => \^a\(1),
      A(19) => \^a\(1),
      A(18) => \^a\(1),
      A(17) => \^a\(1),
      A(16) => \^a\(1),
      A(15) => \^a\(1),
      A(14) => \^a\(1),
      A(13) => \^a\(1),
      A(12) => \^a\(1),
      A(11) => \^a\(1),
      A(10) => \^a\(1),
      A(9) => '0',
      A(8) => \^a\(0),
      A(7 downto 6) => B"00",
      A(5) => \^a\(0),
      A(4) => '0',
      A(3) => \^a\(0),
      A(2) => \^a\(0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_aMinusBtimesD_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => aMinusB(23),
      B(16) => aMinusB(23),
      B(15) => aMinusB(23),
      B(14) => aMinusB(23),
      B(13) => aMinusB(23),
      B(12) => aMinusB(23),
      B(11) => aMinusB(23),
      B(10) => aMinusB(23),
      B(9) => aMinusB(23),
      B(8) => aMinusB(23),
      B(7) => aMinusB(23),
      B(6 downto 0) => aMinusB(23 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_aMinusBtimesD_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_aMinusBtimesD_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_aMinusBtimesD_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^cea1\,
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \mul/\,
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_aMinusBtimesD_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_aMinusBtimesD_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_aMinusBtimesD_reg_P_UNCONNECTED(47 downto 17),
      P(16 downto 0) => common(23 downto 7),
      PATTERNBDETECT => NLW_aMinusBtimesD_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_aMinusBtimesD_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => aMinusBtimesD0_n_106,
      PCIN(46) => aMinusBtimesD0_n_107,
      PCIN(45) => aMinusBtimesD0_n_108,
      PCIN(44) => aMinusBtimesD0_n_109,
      PCIN(43) => aMinusBtimesD0_n_110,
      PCIN(42) => aMinusBtimesD0_n_111,
      PCIN(41) => aMinusBtimesD0_n_112,
      PCIN(40) => aMinusBtimesD0_n_113,
      PCIN(39) => aMinusBtimesD0_n_114,
      PCIN(38) => aMinusBtimesD0_n_115,
      PCIN(37) => aMinusBtimesD0_n_116,
      PCIN(36) => aMinusBtimesD0_n_117,
      PCIN(35) => aMinusBtimesD0_n_118,
      PCIN(34) => aMinusBtimesD0_n_119,
      PCIN(33) => aMinusBtimesD0_n_120,
      PCIN(32) => aMinusBtimesD0_n_121,
      PCIN(31) => aMinusBtimesD0_n_122,
      PCIN(30) => aMinusBtimesD0_n_123,
      PCIN(29) => aMinusBtimesD0_n_124,
      PCIN(28) => aMinusBtimesD0_n_125,
      PCIN(27) => aMinusBtimesD0_n_126,
      PCIN(26) => aMinusBtimesD0_n_127,
      PCIN(25) => aMinusBtimesD0_n_128,
      PCIN(24) => aMinusBtimesD0_n_129,
      PCIN(23) => aMinusBtimesD0_n_130,
      PCIN(22) => aMinusBtimesD0_n_131,
      PCIN(21) => aMinusBtimesD0_n_132,
      PCIN(20) => aMinusBtimesD0_n_133,
      PCIN(19) => aMinusBtimesD0_n_134,
      PCIN(18) => aMinusBtimesD0_n_135,
      PCIN(17) => aMinusBtimesD0_n_136,
      PCIN(16) => aMinusBtimesD0_n_137,
      PCIN(15) => aMinusBtimesD0_n_138,
      PCIN(14) => aMinusBtimesD0_n_139,
      PCIN(13) => aMinusBtimesD0_n_140,
      PCIN(12) => aMinusBtimesD0_n_141,
      PCIN(11) => aMinusBtimesD0_n_142,
      PCIN(10) => aMinusBtimesD0_n_143,
      PCIN(9) => aMinusBtimesD0_n_144,
      PCIN(8) => aMinusBtimesD0_n_145,
      PCIN(7) => aMinusBtimesD0_n_146,
      PCIN(6) => aMinusBtimesD0_n_147,
      PCIN(5) => aMinusBtimesD0_n_148,
      PCIN(4) => aMinusBtimesD0_n_149,
      PCIN(3) => aMinusBtimesD0_n_150,
      PCIN(2) => aMinusBtimesD0_n_151,
      PCIN(1) => aMinusBtimesD0_n_152,
      PCIN(0) => aMinusBtimesD0_n_153,
      PCOUT(47 downto 0) => NLW_aMinusBtimesD_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_aMinusBtimesD_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_aMinusBtimesD_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\aMinusBtimesD_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_95,
      Q => common(0),
      R => '0'
    );
\aMinusBtimesD_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_94,
      Q => common(1),
      R => '0'
    );
\aMinusBtimesD_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_93,
      Q => common(2),
      R => '0'
    );
\aMinusBtimesD_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_92,
      Q => common(3),
      R => '0'
    );
\aMinusBtimesD_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_91,
      Q => common(4),
      R => '0'
    );
\aMinusBtimesD_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_90,
      Q => common(5),
      R => '0'
    );
\aMinusBtimesD_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \mul/\,
      D => aMinusBtimesD0_n_89,
      Q => common(6),
      R => '0'
    );
\bottomI_out[15]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(15),
      I1 => mulOutI(15),
      O => \bottomI_out[15]_i_11__0_n_0\
    );
\bottomI_out[15]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(14),
      I1 => mulOutI(14),
      O => \bottomI_out[15]_i_12__0_n_0\
    );
\bottomI_out[15]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(13),
      I1 => mulOutI(13),
      O => \bottomI_out[15]_i_13__0_n_0\
    );
\bottomI_out[15]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(12),
      I1 => mulOutI(12),
      O => \bottomI_out[15]_i_14__0_n_0\
    );
\bottomI_out[15]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(11),
      I1 => mulOutI(11),
      O => \bottomI_out[15]_i_15__0_n_0\
    );
\bottomI_out[15]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(10),
      I1 => mulOutI(10),
      O => \bottomI_out[15]_i_16__0_n_0\
    );
\bottomI_out[15]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(9),
      I1 => mulOutI(9),
      O => \bottomI_out[15]_i_17__0_n_0\
    );
\bottomI_out[15]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(8),
      I1 => mulOutI(8),
      O => \bottomI_out[15]_i_18__0_n_0\
    );
\bottomI_out[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(15),
      I1 => ready0,
      I2 => mulOutI(15),
      I3 => bottomI_out0(15),
      I4 => ready01_out,
      I5 => outi0(15),
      O => \bottomI_out[15]_i_2__0_n_0\
    );
\bottomI_out[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(14),
      I1 => ready0,
      I2 => mulOutI(14),
      I3 => bottomI_out0(14),
      I4 => ready01_out,
      I5 => outi0(14),
      O => \bottomI_out[15]_i_3__0_n_0\
    );
\bottomI_out[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(13),
      I1 => ready0,
      I2 => mulOutI(13),
      I3 => bottomI_out0(13),
      I4 => ready01_out,
      I5 => outi0(13),
      O => \bottomI_out[15]_i_4__0_n_0\
    );
\bottomI_out[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(12),
      I1 => ready0,
      I2 => mulOutI(12),
      I3 => bottomI_out0(12),
      I4 => ready01_out,
      I5 => outi0(12),
      O => \bottomI_out[15]_i_5__0_n_0\
    );
\bottomI_out[15]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(11),
      I1 => ready0,
      I2 => mulOutI(11),
      I3 => bottomI_out0(11),
      I4 => ready01_out,
      I5 => outi0(11),
      O => \bottomI_out[15]_i_6__0_n_0\
    );
\bottomI_out[15]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(10),
      I1 => ready0,
      I2 => mulOutI(10),
      I3 => bottomI_out0(10),
      I4 => ready01_out,
      I5 => outi0(10),
      O => \bottomI_out[15]_i_7__0_n_0\
    );
\bottomI_out[15]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(9),
      I1 => ready0,
      I2 => mulOutI(9),
      I3 => bottomI_out0(9),
      I4 => ready01_out,
      I5 => outi0(9),
      O => \bottomI_out[15]_i_8__0_n_0\
    );
\bottomI_out[15]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(8),
      I1 => ready0,
      I2 => mulOutI(8),
      I3 => bottomI_out0(8),
      I4 => ready01_out,
      I5 => outi0(8),
      O => \bottomI_out[15]_i_9__0_n_0\
    );
\bottomI_out[23]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(23),
      I1 => mulOutI(23),
      O => \bottomI_out[23]_i_11__0_n_0\
    );
\bottomI_out[23]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(22),
      I1 => mulOutI(22),
      O => \bottomI_out[23]_i_12__0_n_0\
    );
\bottomI_out[23]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(21),
      I1 => mulOutI(21),
      O => \bottomI_out[23]_i_13__0_n_0\
    );
\bottomI_out[23]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(20),
      I1 => mulOutI(20),
      O => \bottomI_out[23]_i_14__0_n_0\
    );
\bottomI_out[23]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(19),
      I1 => mulOutI(19),
      O => \bottomI_out[23]_i_15__0_n_0\
    );
\bottomI_out[23]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(18),
      I1 => mulOutI(18),
      O => \bottomI_out[23]_i_16__0_n_0\
    );
\bottomI_out[23]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(17),
      I1 => mulOutI(17),
      O => \bottomI_out[23]_i_17__0_n_0\
    );
\bottomI_out[23]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(16),
      I1 => mulOutI(16),
      O => \bottomI_out[23]_i_18__0_n_0\
    );
\bottomI_out[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(23),
      I1 => ready0,
      I2 => mulOutI(23),
      I3 => bottomI_out0(23),
      I4 => ready01_out,
      I5 => outi0(23),
      O => \bottomI_out[23]_i_2__0_n_0\
    );
\bottomI_out[23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(22),
      I1 => ready0,
      I2 => mulOutI(22),
      I3 => bottomI_out0(22),
      I4 => ready01_out,
      I5 => outi0(22),
      O => \bottomI_out[23]_i_3__0_n_0\
    );
\bottomI_out[23]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(21),
      I1 => ready0,
      I2 => mulOutI(21),
      I3 => bottomI_out0(21),
      I4 => ready01_out,
      I5 => outi0(21),
      O => \bottomI_out[23]_i_4__0_n_0\
    );
\bottomI_out[23]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(20),
      I1 => ready0,
      I2 => mulOutI(20),
      I3 => bottomI_out0(20),
      I4 => ready01_out,
      I5 => outi0(20),
      O => \bottomI_out[23]_i_5__0_n_0\
    );
\bottomI_out[23]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(19),
      I1 => ready0,
      I2 => mulOutI(19),
      I3 => bottomI_out0(19),
      I4 => ready01_out,
      I5 => outi0(19),
      O => \bottomI_out[23]_i_6__0_n_0\
    );
\bottomI_out[23]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(18),
      I1 => ready0,
      I2 => mulOutI(18),
      I3 => bottomI_out0(18),
      I4 => ready01_out,
      I5 => outi0(18),
      O => \bottomI_out[23]_i_7__0_n_0\
    );
\bottomI_out[23]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(17),
      I1 => ready0,
      I2 => mulOutI(17),
      I3 => bottomI_out0(17),
      I4 => ready01_out,
      I5 => outi0(17),
      O => \bottomI_out[23]_i_8__0_n_0\
    );
\bottomI_out[23]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(16),
      I1 => ready0,
      I2 => mulOutI(16),
      I3 => bottomI_out0(16),
      I4 => ready01_out,
      I5 => outi0(16),
      O => \bottomI_out[23]_i_9__0_n_0\
    );
\bottomI_out[7]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(7),
      I1 => mulOutI(7),
      O => \bottomI_out[7]_i_11__0_n_0\
    );
\bottomI_out[7]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(6),
      I1 => mulOutI(6),
      O => \bottomI_out[7]_i_12__0_n_0\
    );
\bottomI_out[7]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(5),
      I1 => mulOutI(5),
      O => \bottomI_out[7]_i_13__0_n_0\
    );
\bottomI_out[7]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(4),
      I1 => mulOutI(4),
      O => \bottomI_out[7]_i_14__0_n_0\
    );
\bottomI_out[7]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(3),
      I1 => mulOutI(3),
      O => \bottomI_out[7]_i_15__0_n_0\
    );
\bottomI_out[7]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(2),
      I1 => mulOutI(2),
      O => \bottomI_out[7]_i_16__0_n_0\
    );
\bottomI_out[7]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(1),
      I1 => mulOutI(1),
      O => \bottomI_out[7]_i_17__0_n_0\
    );
\bottomI_out[7]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10__0_0\(0),
      I1 => mulOutI(0),
      O => \bottomI_out[7]_i_18__0_n_0\
    );
\bottomI_out[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(7),
      I1 => ready0,
      I2 => mulOutI(7),
      I3 => bottomI_out0(7),
      I4 => ready01_out,
      I5 => outi0(7),
      O => \bottomI_out[7]_i_2__0_n_0\
    );
\bottomI_out[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(6),
      I1 => ready0,
      I2 => mulOutI(6),
      I3 => bottomI_out0(6),
      I4 => ready01_out,
      I5 => outi0(6),
      O => \bottomI_out[7]_i_3__0_n_0\
    );
\bottomI_out[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(5),
      I1 => ready0,
      I2 => mulOutI(5),
      I3 => bottomI_out0(5),
      I4 => ready01_out,
      I5 => outi0(5),
      O => \bottomI_out[7]_i_4__0_n_0\
    );
\bottomI_out[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(4),
      I1 => ready0,
      I2 => mulOutI(4),
      I3 => bottomI_out0(4),
      I4 => ready01_out,
      I5 => outi0(4),
      O => \bottomI_out[7]_i_5__0_n_0\
    );
\bottomI_out[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(3),
      I1 => ready0,
      I2 => mulOutI(3),
      I3 => bottomI_out0(3),
      I4 => ready01_out,
      I5 => outi0(3),
      O => \bottomI_out[7]_i_6__0_n_0\
    );
\bottomI_out[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(2),
      I1 => ready0,
      I2 => mulOutI(2),
      I3 => bottomI_out0(2),
      I4 => ready01_out,
      I5 => outi0(2),
      O => \bottomI_out[7]_i_7__0_n_0\
    );
\bottomI_out[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(1),
      I1 => ready0,
      I2 => mulOutI(1),
      I3 => bottomI_out0(1),
      I4 => ready01_out,
      I5 => outi0(1),
      O => \bottomI_out[7]_i_8__0_n_0\
    );
\bottomI_out[7]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(0),
      I1 => ready0,
      I2 => mulOutI(0),
      I3 => bottomI_out0(0),
      I4 => ready01_out,
      I5 => outi0(0),
      O => \bottomI_out[7]_i_9__0_n_0\
    );
\bottomI_out_reg[15]_i_10__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomI_out_reg[7]_i_10__0_n_0\,
      CI_TOP => '0',
      CO(7) => \bottomI_out_reg[15]_i_10__0_n_0\,
      CO(6) => \bottomI_out_reg[15]_i_10__0_n_1\,
      CO(5) => \bottomI_out_reg[15]_i_10__0_n_2\,
      CO(4) => \bottomI_out_reg[15]_i_10__0_n_3\,
      CO(3) => \bottomI_out_reg[15]_i_10__0_n_4\,
      CO(2) => \bottomI_out_reg[15]_i_10__0_n_5\,
      CO(1) => \bottomI_out_reg[15]_i_10__0_n_6\,
      CO(0) => \bottomI_out_reg[15]_i_10__0_n_7\,
      DI(7 downto 0) => \bottomI_out_reg[23]_i_10__0_0\(15 downto 8),
      O(7 downto 0) => bottomI_out0(15 downto 8),
      S(7) => \bottomI_out[15]_i_11__0_n_0\,
      S(6) => \bottomI_out[15]_i_12__0_n_0\,
      S(5) => \bottomI_out[15]_i_13__0_n_0\,
      S(4) => \bottomI_out[15]_i_14__0_n_0\,
      S(3) => \bottomI_out[15]_i_15__0_n_0\,
      S(2) => \bottomI_out[15]_i_16__0_n_0\,
      S(1) => \bottomI_out[15]_i_17__0_n_0\,
      S(0) => \bottomI_out[15]_i_18__0_n_0\
    );
\bottomI_out_reg[15]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomI_out_reg[7]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \bottomI_out_reg[15]_i_1__0_n_0\,
      CO(6) => \bottomI_out_reg[15]_i_1__0_n_1\,
      CO(5) => \bottomI_out_reg[15]_i_1__0_n_2\,
      CO(4) => \bottomI_out_reg[15]_i_1__0_n_3\,
      CO(3) => \bottomI_out_reg[15]_i_1__0_n_4\,
      CO(2) => \bottomI_out_reg[15]_i_1__0_n_5\,
      CO(1) => \bottomI_out_reg[15]_i_1__0_n_6\,
      CO(0) => \bottomI_out_reg[15]_i_1__0_n_7\,
      DI(7) => \bottomR_out[15]_i_2__1_n_0\,
      DI(6) => \bottomR_out[15]_i_3__1_n_0\,
      DI(5) => \bottomR_out[15]_i_4__1_n_0\,
      DI(4) => \bottomR_out[15]_i_5__1_n_0\,
      DI(3) => \bottomR_out[15]_i_6__1_n_0\,
      DI(2) => \bottomR_out[15]_i_7__1_n_0\,
      DI(1) => \bottomR_out[15]_i_8__1_n_0\,
      DI(0) => \bottomR_out[15]_i_9__1_n_0\,
      O(7 downto 0) => \bottomI_out[23]_i_9__0_0\(15 downto 8),
      S(7) => \bottomI_out[15]_i_2__0_n_0\,
      S(6) => \bottomI_out[15]_i_3__0_n_0\,
      S(5) => \bottomI_out[15]_i_4__0_n_0\,
      S(4) => \bottomI_out[15]_i_5__0_n_0\,
      S(3) => \bottomI_out[15]_i_6__0_n_0\,
      S(2) => \bottomI_out[15]_i_7__0_n_0\,
      S(1) => \bottomI_out[15]_i_8__0_n_0\,
      S(0) => \bottomI_out[15]_i_9__0_n_0\
    );
\bottomI_out_reg[23]_i_10__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomI_out_reg[15]_i_10__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_bottomI_out_reg[23]_i_10__0_CO_UNCONNECTED\(7),
      CO(6) => \bottomI_out_reg[23]_i_10__0_n_1\,
      CO(5) => \bottomI_out_reg[23]_i_10__0_n_2\,
      CO(4) => \bottomI_out_reg[23]_i_10__0_n_3\,
      CO(3) => \bottomI_out_reg[23]_i_10__0_n_4\,
      CO(2) => \bottomI_out_reg[23]_i_10__0_n_5\,
      CO(1) => \bottomI_out_reg[23]_i_10__0_n_6\,
      CO(0) => \bottomI_out_reg[23]_i_10__0_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \bottomI_out_reg[23]_i_10__0_0\(22 downto 16),
      O(7 downto 0) => bottomI_out0(23 downto 16),
      S(7) => \bottomI_out[23]_i_11__0_n_0\,
      S(6) => \bottomI_out[23]_i_12__0_n_0\,
      S(5) => \bottomI_out[23]_i_13__0_n_0\,
      S(4) => \bottomI_out[23]_i_14__0_n_0\,
      S(3) => \bottomI_out[23]_i_15__0_n_0\,
      S(2) => \bottomI_out[23]_i_16__0_n_0\,
      S(1) => \bottomI_out[23]_i_17__0_n_0\,
      S(0) => \bottomI_out[23]_i_18__0_n_0\
    );
\bottomI_out_reg[23]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomI_out_reg[15]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_bottomI_out_reg[23]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \bottomI_out_reg[23]_i_1__0_n_1\,
      CO(5) => \bottomI_out_reg[23]_i_1__0_n_2\,
      CO(4) => \bottomI_out_reg[23]_i_1__0_n_3\,
      CO(3) => \bottomI_out_reg[23]_i_1__0_n_4\,
      CO(2) => \bottomI_out_reg[23]_i_1__0_n_5\,
      CO(1) => \bottomI_out_reg[23]_i_1__0_n_6\,
      CO(0) => \bottomI_out_reg[23]_i_1__0_n_7\,
      DI(7) => '0',
      DI(6) => \bottomR_out[23]_i_2__1_n_0\,
      DI(5) => \bottomR_out[23]_i_3__1_n_0\,
      DI(4) => \bottomR_out[23]_i_4__1_n_0\,
      DI(3) => \bottomR_out[23]_i_5__1_n_0\,
      DI(2) => \bottomR_out[23]_i_6__1_n_0\,
      DI(1) => \bottomR_out[23]_i_7__1_n_0\,
      DI(0) => \bottomR_out[23]_i_8__1_n_0\,
      O(7 downto 0) => \bottomI_out[23]_i_9__0_0\(23 downto 16),
      S(7) => \bottomI_out[23]_i_2__0_n_0\,
      S(6) => \bottomI_out[23]_i_3__0_n_0\,
      S(5) => \bottomI_out[23]_i_4__0_n_0\,
      S(4) => \bottomI_out[23]_i_5__0_n_0\,
      S(3) => \bottomI_out[23]_i_6__0_n_0\,
      S(2) => \bottomI_out[23]_i_7__0_n_0\,
      S(1) => \bottomI_out[23]_i_8__0_n_0\,
      S(0) => \bottomI_out[23]_i_9__0_n_0\
    );
\bottomI_out_reg[7]_i_10__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \bottomI_out_reg[7]_i_10__0_n_0\,
      CO(6) => \bottomI_out_reg[7]_i_10__0_n_1\,
      CO(5) => \bottomI_out_reg[7]_i_10__0_n_2\,
      CO(4) => \bottomI_out_reg[7]_i_10__0_n_3\,
      CO(3) => \bottomI_out_reg[7]_i_10__0_n_4\,
      CO(2) => \bottomI_out_reg[7]_i_10__0_n_5\,
      CO(1) => \bottomI_out_reg[7]_i_10__0_n_6\,
      CO(0) => \bottomI_out_reg[7]_i_10__0_n_7\,
      DI(7 downto 0) => \bottomI_out_reg[23]_i_10__0_0\(7 downto 0),
      O(7 downto 0) => bottomI_out0(7 downto 0),
      S(7) => \bottomI_out[7]_i_11__0_n_0\,
      S(6) => \bottomI_out[7]_i_12__0_n_0\,
      S(5) => \bottomI_out[7]_i_13__0_n_0\,
      S(4) => \bottomI_out[7]_i_14__0_n_0\,
      S(3) => \bottomI_out[7]_i_15__0_n_0\,
      S(2) => \bottomI_out[7]_i_16__0_n_0\,
      S(1) => \bottomI_out[7]_i_17__0_n_0\,
      S(0) => \bottomI_out[7]_i_18__0_n_0\
    );
\bottomI_out_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \bottomI_out_reg[7]_i_1__0_n_0\,
      CO(6) => \bottomI_out_reg[7]_i_1__0_n_1\,
      CO(5) => \bottomI_out_reg[7]_i_1__0_n_2\,
      CO(4) => \bottomI_out_reg[7]_i_1__0_n_3\,
      CO(3) => \bottomI_out_reg[7]_i_1__0_n_4\,
      CO(2) => \bottomI_out_reg[7]_i_1__0_n_5\,
      CO(1) => \bottomI_out_reg[7]_i_1__0_n_6\,
      CO(0) => \bottomI_out_reg[7]_i_1__0_n_7\,
      DI(7) => \bottomR_out[7]_i_2__1_n_0\,
      DI(6) => \bottomR_out[7]_i_3__1_n_0\,
      DI(5) => \bottomR_out[7]_i_4__1_n_0\,
      DI(4) => \bottomR_out[7]_i_5__1_n_0\,
      DI(3) => \bottomR_out[7]_i_6__1_n_0\,
      DI(2) => \bottomR_out[7]_i_7__1_n_0\,
      DI(1) => \bottomR_out[7]_i_8__1_n_0\,
      DI(0) => \bottomR_out[7]_i_9__1_n_0\,
      O(7 downto 0) => \bottomI_out[23]_i_9__0_0\(7 downto 0),
      S(7) => \bottomI_out[7]_i_2__0_n_0\,
      S(6) => \bottomI_out[7]_i_3__0_n_0\,
      S(5) => \bottomI_out[7]_i_4__0_n_0\,
      S(4) => \bottomI_out[7]_i_5__0_n_0\,
      S(3) => \bottomI_out[7]_i_6__0_n_0\,
      S(2) => \bottomI_out[7]_i_7__0_n_0\,
      S(1) => \bottomI_out[7]_i_8__0_n_0\,
      S(0) => \bottomI_out[7]_i_9__0_n_0\
    );
\bottomR_out[15]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(15),
      I1 => ready0,
      I2 => mulOutR(15),
      I3 => bottomR_out0(15),
      I4 => ready01_out,
      I5 => outr0(15),
      O => \bottomR_out[15]_i_10__0_n_0\
    );
\bottomR_out[15]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(14),
      I1 => ready0,
      I2 => mulOutR(14),
      I3 => bottomR_out0(14),
      I4 => ready01_out,
      I5 => outr0(14),
      O => \bottomR_out[15]_i_11__0_n_0\
    );
\bottomR_out[15]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(13),
      I1 => ready0,
      I2 => mulOutR(13),
      I3 => bottomR_out0(13),
      I4 => ready01_out,
      I5 => outr0(13),
      O => \bottomR_out[15]_i_12__0_n_0\
    );
\bottomR_out[15]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(12),
      I1 => ready0,
      I2 => mulOutR(12),
      I3 => bottomR_out0(12),
      I4 => ready01_out,
      I5 => outr0(12),
      O => \bottomR_out[15]_i_13__0_n_0\
    );
\bottomR_out[15]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(11),
      I1 => ready0,
      I2 => mulOutR(11),
      I3 => bottomR_out0(11),
      I4 => ready01_out,
      I5 => outr0(11),
      O => \bottomR_out[15]_i_14__0_n_0\
    );
\bottomR_out[15]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(10),
      I1 => ready0,
      I2 => mulOutR(10),
      I3 => bottomR_out0(10),
      I4 => ready01_out,
      I5 => outr0(10),
      O => \bottomR_out[15]_i_15__0_n_0\
    );
\bottomR_out[15]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(9),
      I1 => ready0,
      I2 => mulOutR(9),
      I3 => bottomR_out0(9),
      I4 => ready01_out,
      I5 => outr0(9),
      O => \bottomR_out[15]_i_16__0_n_0\
    );
\bottomR_out[15]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(8),
      I1 => ready0,
      I2 => mulOutR(8),
      I3 => bottomR_out0(8),
      I4 => ready01_out,
      I5 => outr0(8),
      O => \bottomR_out[15]_i_17__0_n_0\
    );
\bottomR_out[15]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => mulOutR(15),
      O => \bottomR_out[15]_i_19__0_n_0\
    );
\bottomR_out[15]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => mulOutR(14),
      O => \bottomR_out[15]_i_20__0_n_0\
    );
\bottomR_out[15]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => mulOutR(13),
      O => \bottomR_out[15]_i_21__0_n_0\
    );
\bottomR_out[15]_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => mulOutR(12),
      O => \bottomR_out[15]_i_22__0_n_0\
    );
\bottomR_out[15]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => mulOutR(11),
      O => \bottomR_out[15]_i_23__0_n_0\
    );
\bottomR_out[15]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => mulOutR(10),
      O => \bottomR_out[15]_i_24__0_n_0\
    );
\bottomR_out[15]_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => mulOutR(9),
      O => \bottomR_out[15]_i_25__0_n_0\
    );
\bottomR_out[15]_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => mulOutR(8),
      O => \bottomR_out[15]_i_26__0_n_0\
    );
\bottomR_out[15]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(15),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_2__1_n_0\
    );
\bottomR_out[15]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(14),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_3__1_n_0\
    );
\bottomR_out[15]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(13),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_4__1_n_0\
    );
\bottomR_out[15]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(12),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_5__1_n_0\
    );
\bottomR_out[15]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(11),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_6__1_n_0\
    );
\bottomR_out[15]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(10),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_7__1_n_0\
    );
\bottomR_out[15]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(9),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_8__1_n_0\
    );
\bottomR_out[15]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(8),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_9__1_n_0\
    );
\bottomR_out[23]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(22),
      I1 => ready0,
      I2 => mulOutR(22),
      I3 => bottomR_out0(22),
      I4 => ready01_out,
      I5 => outr0(22),
      O => \bottomR_out[23]_i_10__0_n_0\
    );
\bottomR_out[23]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(21),
      I1 => ready0,
      I2 => mulOutR(21),
      I3 => bottomR_out0(21),
      I4 => ready01_out,
      I5 => outr0(21),
      O => \bottomR_out[23]_i_11__0_n_0\
    );
\bottomR_out[23]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(20),
      I1 => ready0,
      I2 => mulOutR(20),
      I3 => bottomR_out0(20),
      I4 => ready01_out,
      I5 => outr0(20),
      O => \bottomR_out[23]_i_12__0_n_0\
    );
\bottomR_out[23]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(19),
      I1 => ready0,
      I2 => mulOutR(19),
      I3 => bottomR_out0(19),
      I4 => ready01_out,
      I5 => outr0(19),
      O => \bottomR_out[23]_i_13__0_n_0\
    );
\bottomR_out[23]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(18),
      I1 => ready0,
      I2 => mulOutR(18),
      I3 => bottomR_out0(18),
      I4 => ready01_out,
      I5 => outr0(18),
      O => \bottomR_out[23]_i_14__0_n_0\
    );
\bottomR_out[23]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(17),
      I1 => ready0,
      I2 => mulOutR(17),
      I3 => bottomR_out0(17),
      I4 => ready01_out,
      I5 => outr0(17),
      O => \bottomR_out[23]_i_15__0_n_0\
    );
\bottomR_out[23]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(16),
      I1 => ready0,
      I2 => mulOutR(16),
      I3 => bottomR_out0(16),
      I4 => ready01_out,
      I5 => outr0(16),
      O => \bottomR_out[23]_i_16__0_n_0\
    );
\bottomR_out[23]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mulready\,
      I1 => mulPreviousReady,
      O => ready0
    );
\bottomR_out[23]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(23),
      I1 => mulOutR(23),
      O => \bottomR_out[23]_i_19__0_n_0\
    );
\bottomR_out[23]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(22),
      I1 => mulOutR(22),
      O => \bottomR_out[23]_i_20__0_n_0\
    );
\bottomR_out[23]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => mulOutR(21),
      O => \bottomR_out[23]_i_21__0_n_0\
    );
\bottomR_out[23]_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => mulOutR(20),
      O => \bottomR_out[23]_i_22__0_n_0\
    );
\bottomR_out[23]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => mulOutR(19),
      O => \bottomR_out[23]_i_23__0_n_0\
    );
\bottomR_out[23]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => mulOutR(18),
      O => \bottomR_out[23]_i_24__0_n_0\
    );
\bottomR_out[23]_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => mulOutR(17),
      O => \bottomR_out[23]_i_25__0_n_0\
    );
\bottomR_out[23]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => mulOutR(16),
      O => \bottomR_out[23]_i_26_n_0\
    );
\bottomR_out[23]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(22),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_2__1_n_0\
    );
\bottomR_out[23]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(21),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_3__1_n_0\
    );
\bottomR_out[23]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(20),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_4__1_n_0\
    );
\bottomR_out[23]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(19),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_5__1_n_0\
    );
\bottomR_out[23]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(18),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_6__1_n_0\
    );
\bottomR_out[23]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(17),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_7__1_n_0\
    );
\bottomR_out[23]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(16),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_8__1_n_0\
    );
\bottomR_out[23]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(23),
      I1 => ready0,
      I2 => mulOutR(23),
      I3 => bottomR_out0(23),
      I4 => ready01_out,
      I5 => outr0(23),
      O => \bottomR_out[23]_i_9__0_n_0\
    );
\bottomR_out[7]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(7),
      I1 => ready0,
      I2 => mulOutR(7),
      I3 => bottomR_out0(7),
      I4 => ready01_out,
      I5 => outr0(7),
      O => \bottomR_out[7]_i_10__0_n_0\
    );
\bottomR_out[7]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(6),
      I1 => ready0,
      I2 => mulOutR(6),
      I3 => bottomR_out0(6),
      I4 => ready01_out,
      I5 => outr0(6),
      O => \bottomR_out[7]_i_11__0_n_0\
    );
\bottomR_out[7]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(5),
      I1 => ready0,
      I2 => mulOutR(5),
      I3 => bottomR_out0(5),
      I4 => ready01_out,
      I5 => outr0(5),
      O => \bottomR_out[7]_i_12__0_n_0\
    );
\bottomR_out[7]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(4),
      I1 => ready0,
      I2 => mulOutR(4),
      I3 => bottomR_out0(4),
      I4 => ready01_out,
      I5 => outr0(4),
      O => \bottomR_out[7]_i_13__0_n_0\
    );
\bottomR_out[7]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(3),
      I1 => ready0,
      I2 => mulOutR(3),
      I3 => bottomR_out0(3),
      I4 => ready01_out,
      I5 => outr0(3),
      O => \bottomR_out[7]_i_14__0_n_0\
    );
\bottomR_out[7]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(2),
      I1 => ready0,
      I2 => mulOutR(2),
      I3 => bottomR_out0(2),
      I4 => ready01_out,
      I5 => outr0(2),
      O => \bottomR_out[7]_i_15__0_n_0\
    );
\bottomR_out[7]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(1),
      I1 => ready0,
      I2 => mulOutR(1),
      I3 => bottomR_out0(1),
      I4 => ready01_out,
      I5 => outr0(1),
      O => \bottomR_out[7]_i_16__0_n_0\
    );
\bottomR_out[7]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(0),
      I1 => ready0,
      I2 => mulOutR(0),
      I3 => bottomR_out0(0),
      I4 => ready01_out,
      I5 => outr0(0),
      O => \bottomR_out[7]_i_17__0_n_0\
    );
\bottomR_out[7]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => mulOutR(7),
      O => \bottomR_out[7]_i_19__0_n_0\
    );
\bottomR_out[7]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => mulOutR(6),
      O => \bottomR_out[7]_i_20__0_n_0\
    );
\bottomR_out[7]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => mulOutR(5),
      O => \bottomR_out[7]_i_21__0_n_0\
    );
\bottomR_out[7]_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => mulOutR(4),
      O => \bottomR_out[7]_i_22__0_n_0\
    );
\bottomR_out[7]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => mulOutR(3),
      O => \bottomR_out[7]_i_23__0_n_0\
    );
\bottomR_out[7]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => mulOutR(2),
      O => \bottomR_out[7]_i_24__0_n_0\
    );
\bottomR_out[7]_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => mulOutR(1),
      O => \bottomR_out[7]_i_25__0_n_0\
    );
\bottomR_out[7]_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => mulOutR(0),
      O => \bottomR_out[7]_i_26__0_n_0\
    );
\bottomR_out[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(7),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_2__1_n_0\
    );
\bottomR_out[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(6),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_3__1_n_0\
    );
\bottomR_out[7]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(5),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_4__1_n_0\
    );
\bottomR_out[7]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(4),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_5__1_n_0\
    );
\bottomR_out[7]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(3),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_6__1_n_0\
    );
\bottomR_out[7]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(2),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_7__1_n_0\
    );
\bottomR_out[7]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(1),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_8__1_n_0\
    );
\bottomR_out[7]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(0),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_9__1_n_0\
    );
\bottomR_out_reg[15]_i_18__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomR_out_reg[7]_i_18__0_n_0\,
      CI_TOP => '0',
      CO(7) => \bottomR_out_reg[15]_i_18__0_n_0\,
      CO(6) => \bottomR_out_reg[15]_i_18__0_n_1\,
      CO(5) => \bottomR_out_reg[15]_i_18__0_n_2\,
      CO(4) => \bottomR_out_reg[15]_i_18__0_n_3\,
      CO(3) => \bottomR_out_reg[15]_i_18__0_n_4\,
      CO(2) => \bottomR_out_reg[15]_i_18__0_n_5\,
      CO(1) => \bottomR_out_reg[15]_i_18__0_n_6\,
      CO(0) => \bottomR_out_reg[15]_i_18__0_n_7\,
      DI(7 downto 0) => Q(15 downto 8),
      O(7 downto 0) => bottomR_out0(15 downto 8),
      S(7) => \bottomR_out[15]_i_19__0_n_0\,
      S(6) => \bottomR_out[15]_i_20__0_n_0\,
      S(5) => \bottomR_out[15]_i_21__0_n_0\,
      S(4) => \bottomR_out[15]_i_22__0_n_0\,
      S(3) => \bottomR_out[15]_i_23__0_n_0\,
      S(2) => \bottomR_out[15]_i_24__0_n_0\,
      S(1) => \bottomR_out[15]_i_25__0_n_0\,
      S(0) => \bottomR_out[15]_i_26__0_n_0\
    );
\bottomR_out_reg[15]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomR_out_reg[7]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \bottomR_out_reg[15]_i_1__0_n_0\,
      CO(6) => \bottomR_out_reg[15]_i_1__0_n_1\,
      CO(5) => \bottomR_out_reg[15]_i_1__0_n_2\,
      CO(4) => \bottomR_out_reg[15]_i_1__0_n_3\,
      CO(3) => \bottomR_out_reg[15]_i_1__0_n_4\,
      CO(2) => \bottomR_out_reg[15]_i_1__0_n_5\,
      CO(1) => \bottomR_out_reg[15]_i_1__0_n_6\,
      CO(0) => \bottomR_out_reg[15]_i_1__0_n_7\,
      DI(7) => \bottomR_out[15]_i_2__1_n_0\,
      DI(6) => \bottomR_out[15]_i_3__1_n_0\,
      DI(5) => \bottomR_out[15]_i_4__1_n_0\,
      DI(4) => \bottomR_out[15]_i_5__1_n_0\,
      DI(3) => \bottomR_out[15]_i_6__1_n_0\,
      DI(2) => \bottomR_out[15]_i_7__1_n_0\,
      DI(1) => \bottomR_out[15]_i_8__1_n_0\,
      DI(0) => \bottomR_out[15]_i_9__1_n_0\,
      O(7 downto 0) => \out\(15 downto 8),
      S(7) => \bottomR_out[15]_i_10__0_n_0\,
      S(6) => \bottomR_out[15]_i_11__0_n_0\,
      S(5) => \bottomR_out[15]_i_12__0_n_0\,
      S(4) => \bottomR_out[15]_i_13__0_n_0\,
      S(3) => \bottomR_out[15]_i_14__0_n_0\,
      S(2) => \bottomR_out[15]_i_15__0_n_0\,
      S(1) => \bottomR_out[15]_i_16__0_n_0\,
      S(0) => \bottomR_out[15]_i_17__0_n_0\
    );
\bottomR_out_reg[23]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomR_out_reg[15]_i_18__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_bottomR_out_reg[23]_i_18_CO_UNCONNECTED\(7),
      CO(6) => \bottomR_out_reg[23]_i_18_n_1\,
      CO(5) => \bottomR_out_reg[23]_i_18_n_2\,
      CO(4) => \bottomR_out_reg[23]_i_18_n_3\,
      CO(3) => \bottomR_out_reg[23]_i_18_n_4\,
      CO(2) => \bottomR_out_reg[23]_i_18_n_5\,
      CO(1) => \bottomR_out_reg[23]_i_18_n_6\,
      CO(0) => \bottomR_out_reg[23]_i_18_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => Q(22 downto 16),
      O(7 downto 0) => bottomR_out0(23 downto 16),
      S(7) => \bottomR_out[23]_i_19__0_n_0\,
      S(6) => \bottomR_out[23]_i_20__0_n_0\,
      S(5) => \bottomR_out[23]_i_21__0_n_0\,
      S(4) => \bottomR_out[23]_i_22__0_n_0\,
      S(3) => \bottomR_out[23]_i_23__0_n_0\,
      S(2) => \bottomR_out[23]_i_24__0_n_0\,
      S(1) => \bottomR_out[23]_i_25__0_n_0\,
      S(0) => \bottomR_out[23]_i_26_n_0\
    );
\bottomR_out_reg[23]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomR_out_reg[15]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_bottomR_out_reg[23]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \bottomR_out_reg[23]_i_1__0_n_1\,
      CO(5) => \bottomR_out_reg[23]_i_1__0_n_2\,
      CO(4) => \bottomR_out_reg[23]_i_1__0_n_3\,
      CO(3) => \bottomR_out_reg[23]_i_1__0_n_4\,
      CO(2) => \bottomR_out_reg[23]_i_1__0_n_5\,
      CO(1) => \bottomR_out_reg[23]_i_1__0_n_6\,
      CO(0) => \bottomR_out_reg[23]_i_1__0_n_7\,
      DI(7) => '0',
      DI(6) => \bottomR_out[23]_i_2__1_n_0\,
      DI(5) => \bottomR_out[23]_i_3__1_n_0\,
      DI(4) => \bottomR_out[23]_i_4__1_n_0\,
      DI(3) => \bottomR_out[23]_i_5__1_n_0\,
      DI(2) => \bottomR_out[23]_i_6__1_n_0\,
      DI(1) => \bottomR_out[23]_i_7__1_n_0\,
      DI(0) => \bottomR_out[23]_i_8__1_n_0\,
      O(7 downto 0) => \out\(23 downto 16),
      S(7) => \bottomR_out[23]_i_9__0_n_0\,
      S(6) => \bottomR_out[23]_i_10__0_n_0\,
      S(5) => \bottomR_out[23]_i_11__0_n_0\,
      S(4) => \bottomR_out[23]_i_12__0_n_0\,
      S(3) => \bottomR_out[23]_i_13__0_n_0\,
      S(2) => \bottomR_out[23]_i_14__0_n_0\,
      S(1) => \bottomR_out[23]_i_15__0_n_0\,
      S(0) => \bottomR_out[23]_i_16__0_n_0\
    );
\bottomR_out_reg[7]_i_18__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \bottomR_out_reg[7]_i_18__0_n_0\,
      CO(6) => \bottomR_out_reg[7]_i_18__0_n_1\,
      CO(5) => \bottomR_out_reg[7]_i_18__0_n_2\,
      CO(4) => \bottomR_out_reg[7]_i_18__0_n_3\,
      CO(3) => \bottomR_out_reg[7]_i_18__0_n_4\,
      CO(2) => \bottomR_out_reg[7]_i_18__0_n_5\,
      CO(1) => \bottomR_out_reg[7]_i_18__0_n_6\,
      CO(0) => \bottomR_out_reg[7]_i_18__0_n_7\,
      DI(7 downto 0) => Q(7 downto 0),
      O(7 downto 0) => bottomR_out0(7 downto 0),
      S(7) => \bottomR_out[7]_i_19__0_n_0\,
      S(6) => \bottomR_out[7]_i_20__0_n_0\,
      S(5) => \bottomR_out[7]_i_21__0_n_0\,
      S(4) => \bottomR_out[7]_i_22__0_n_0\,
      S(3) => \bottomR_out[7]_i_23__0_n_0\,
      S(2) => \bottomR_out[7]_i_24__0_n_0\,
      S(1) => \bottomR_out[7]_i_25__0_n_0\,
      S(0) => \bottomR_out[7]_i_26__0_n_0\
    );
\bottomR_out_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \bottomR_out_reg[7]_i_1__0_n_0\,
      CO(6) => \bottomR_out_reg[7]_i_1__0_n_1\,
      CO(5) => \bottomR_out_reg[7]_i_1__0_n_2\,
      CO(4) => \bottomR_out_reg[7]_i_1__0_n_3\,
      CO(3) => \bottomR_out_reg[7]_i_1__0_n_4\,
      CO(2) => \bottomR_out_reg[7]_i_1__0_n_5\,
      CO(1) => \bottomR_out_reg[7]_i_1__0_n_6\,
      CO(0) => \bottomR_out_reg[7]_i_1__0_n_7\,
      DI(7) => \bottomR_out[7]_i_2__1_n_0\,
      DI(6) => \bottomR_out[7]_i_3__1_n_0\,
      DI(5) => \bottomR_out[7]_i_4__1_n_0\,
      DI(4) => \bottomR_out[7]_i_5__1_n_0\,
      DI(3) => \bottomR_out[7]_i_6__1_n_0\,
      DI(2) => \bottomR_out[7]_i_7__1_n_0\,
      DI(1) => \bottomR_out[7]_i_8__1_n_0\,
      DI(0) => \bottomR_out[7]_i_9__1_n_0\,
      O(7 downto 0) => \out\(7 downto 0),
      S(7) => \bottomR_out[7]_i_10__0_n_0\,
      S(6) => \bottomR_out[7]_i_11__0_n_0\,
      S(5) => \bottomR_out[7]_i_12__0_n_0\,
      S(4) => \bottomR_out[7]_i_13__0_n_0\,
      S(3) => \bottomR_out[7]_i_14__0_n_0\,
      S(2) => \bottomR_out[7]_i_15__0_n_0\,
      S(1) => \bottomR_out[7]_i_16__0_n_0\,
      S(0) => \bottomR_out[7]_i_17__0_n_0\
    );
cMinusD_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => cMinusD_carry_n_0,
      CO(6) => cMinusD_carry_n_1,
      CO(5) => cMinusD_carry_n_2,
      CO(4) => cMinusD_carry_n_3,
      CO(3) => cMinusD_carry_n_4,
      CO(2) => cMinusD_carry_n_5,
      CO(1) => cMinusD_carry_n_6,
      CO(0) => cMinusD_carry_n_7,
      DI(7 downto 6) => DSP_A_B_DATA_INST(1 downto 0),
      DI(5) => DSP_A_B_DATA_INST(2),
      DI(4) => DSP_A_B_DATA_INST(0),
      DI(3) => DSP_A_B_DATA_INST(0),
      DI(2) => DSP_A_B_DATA_INST(2),
      DI(1) => DSP_A_B_DATA_INST(0),
      DI(0) => DSP_A_B_DATA_INST(2),
      O(7 downto 0) => cMinusD(10 downto 3),
      S(7) => \cMinusD_carry_i_1__1_n_0\,
      S(6) => cMinusD_carry_i_2_n_0,
      S(5) => \cMinusD_carry_i_3__1_n_0\,
      S(4) => \cMinusD_carry_i_4__0_n_0\,
      S(3) => cMinusD_carry_i_5_n_0,
      S(2) => \cMinusD_carry_i_6__1_n_0\,
      S(1) => cMinusD_carry_i_7_n_0,
      S(0) => cMinusD_carry_i_8_n_0
    );
\cMinusD_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => cMinusD_carry_n_0,
      CI_TOP => '0',
      CO(7) => \cMinusD_carry__0_n_0\,
      CO(6) => \cMinusD_carry__0_n_1\,
      CO(5) => \cMinusD_carry__0_n_2\,
      CO(4) => \cMinusD_carry__0_n_3\,
      CO(3) => \cMinusD_carry__0_n_4\,
      CO(2) => \cMinusD_carry__0_n_5\,
      CO(1) => \cMinusD_carry__0_n_6\,
      CO(0) => \cMinusD_carry__0_n_7\,
      DI(7) => DSP_A_B_DATA_INST(2),
      DI(6) => DSP_A_B_DATA_INST(2),
      DI(5) => DSP_A_B_DATA_INST(2),
      DI(4) => DSP_A_B_DATA_INST(2),
      DI(3) => DSP_A_B_DATA_INST(2),
      DI(2) => DSP_A_B_DATA_INST(2),
      DI(1) => DSP_A_B_DATA_INST(2),
      DI(0) => DSP_A_B_DATA_INST(2),
      O(7 downto 0) => cMinusD(18 downto 11),
      S(7) => \cMinusD_carry__0_i_1__1_n_0\,
      S(6) => \cMinusD_carry__0_i_2__1_n_0\,
      S(5) => \cMinusD_carry__0_i_3__1_n_0\,
      S(4) => \cMinusD_carry__0_i_4__1_n_0\,
      S(3) => \cMinusD_carry__0_i_5__1_n_0\,
      S(2) => \cMinusD_carry__0_i_6__1_n_0\,
      S(1) => \cMinusD_carry__0_i_7__1_n_0\,
      S(0) => \cMinusD_carry__0_i_8__1_n_0\
    );
\cMinusD_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__0_i_1__1_n_0\
    );
\cMinusD_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__0_i_2__1_n_0\
    );
\cMinusD_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__0_i_3__1_n_0\
    );
\cMinusD_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__0_i_4__1_n_0\
    );
\cMinusD_carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__0_i_5__1_n_0\
    );
\cMinusD_carry__0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__0_i_6__1_n_0\
    );
\cMinusD_carry__0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__0_i_7__1_n_0\
    );
\cMinusD_carry__0_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__0_i_8__1_n_0\
    );
\cMinusD_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \cMinusD_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_cMinusD_carry__1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \cMinusD_carry__1_n_4\,
      CO(2) => \cMinusD_carry__1_n_5\,
      CO(1) => \cMinusD_carry__1_n_6\,
      CO(0) => \cMinusD_carry__1_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DSP_A_B_DATA_INST(2),
      DI(2) => DSP_A_B_DATA_INST(2),
      DI(1) => DSP_A_B_DATA_INST(2),
      DI(0) => DSP_A_B_DATA_INST(2),
      O(7 downto 5) => \NLW_cMinusD_carry__1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => cMinusD(23 downto 19),
      S(7 downto 5) => B"000",
      S(4) => \cMinusD_carry__1_i_1__1_n_0\,
      S(3) => \cMinusD_carry__1_i_2__1_n_0\,
      S(2) => \cMinusD_carry__1_i_3__1_n_0\,
      S(1) => \cMinusD_carry__1_i_4__1_n_0\,
      S(0) => \cMinusD_carry__1_i_5__1_n_0\
    );
\cMinusD_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__1_i_1__1_n_0\
    );
\cMinusD_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__1_i_2__1_n_0\
    );
\cMinusD_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__1_i_3__1_n_0\
    );
\cMinusD_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__1_i_4__1_n_0\
    );
\cMinusD_carry__1_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I_0(0),
      O => \cMinusD_carry__1_i_5__1_n_0\
    );
\cMinusD_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(1),
      I1 => mul2I_0(0),
      O => \cMinusD_carry_i_1__1_n_0\
    );
cMinusD_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      O => cMinusD_carry_i_2_n_0
    );
\cMinusD_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I(0),
      O => \cMinusD_carry_i_3__1_n_0\
    );
\cMinusD_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      O => \cMinusD_carry_i_4__0_n_0\
    );
cMinusD_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      O => cMinusD_carry_i_5_n_0
    );
\cMinusD_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I(0),
      O => \cMinusD_carry_i_6__1_n_0\
    );
cMinusD_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      O => cMinusD_carry_i_7_n_0
    );
cMinusD_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => mul2I(0),
      O => cMinusD_carry_i_8_n_0
    );
cMinusDtimesA0: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^datai_reg[5][23]\(23),
      A(28) => \^datai_reg[5][23]\(23),
      A(27) => \^datai_reg[5][23]\(23),
      A(26) => \^datai_reg[5][23]\(23),
      A(25) => \^datai_reg[5][23]\(23),
      A(24) => \^datai_reg[5][23]\(23),
      A(23 downto 0) => \^datai_reg[5][23]\(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cMinusDtimesA0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 3) => cMinusD(16 downto 3),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cMinusDtimesA0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cMinusDtimesA0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cMinusDtimesA0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^cea1\,
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cMinusDtimesA0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_cMinusDtimesA0_OVERFLOW_UNCONNECTED,
      P(47) => cMinusDtimesA0_n_58,
      P(46) => cMinusDtimesA0_n_59,
      P(45) => cMinusDtimesA0_n_60,
      P(44) => cMinusDtimesA0_n_61,
      P(43) => cMinusDtimesA0_n_62,
      P(42) => cMinusDtimesA0_n_63,
      P(41) => cMinusDtimesA0_n_64,
      P(40) => cMinusDtimesA0_n_65,
      P(39) => cMinusDtimesA0_n_66,
      P(38) => cMinusDtimesA0_n_67,
      P(37) => cMinusDtimesA0_n_68,
      P(36) => cMinusDtimesA0_n_69,
      P(35) => cMinusDtimesA0_n_70,
      P(34) => cMinusDtimesA0_n_71,
      P(33) => cMinusDtimesA0_n_72,
      P(32) => cMinusDtimesA0_n_73,
      P(31) => cMinusDtimesA0_n_74,
      P(30) => cMinusDtimesA0_n_75,
      P(29) => cMinusDtimesA0_n_76,
      P(28) => cMinusDtimesA0_n_77,
      P(27) => cMinusDtimesA0_n_78,
      P(26) => cMinusDtimesA0_n_79,
      P(25) => cMinusDtimesA0_n_80,
      P(24) => cMinusDtimesA0_n_81,
      P(23) => cMinusDtimesA0_n_82,
      P(22) => cMinusDtimesA0_n_83,
      P(21) => cMinusDtimesA0_n_84,
      P(20) => cMinusDtimesA0_n_85,
      P(19) => cMinusDtimesA0_n_86,
      P(18) => cMinusDtimesA0_n_87,
      P(17) => cMinusDtimesA0_n_88,
      P(16) => cMinusDtimesA0_n_89,
      P(15) => cMinusDtimesA0_n_90,
      P(14) => cMinusDtimesA0_n_91,
      P(13) => cMinusDtimesA0_n_92,
      P(12) => cMinusDtimesA0_n_93,
      P(11) => cMinusDtimesA0_n_94,
      P(10) => cMinusDtimesA0_n_95,
      P(9) => cMinusDtimesA0_n_96,
      P(8) => cMinusDtimesA0_n_97,
      P(7) => cMinusDtimesA0_n_98,
      P(6) => cMinusDtimesA0_n_99,
      P(5) => cMinusDtimesA0_n_100,
      P(4) => cMinusDtimesA0_n_101,
      P(3) => cMinusDtimesA0_n_102,
      P(2) => cMinusDtimesA0_n_103,
      P(1) => cMinusDtimesA0_n_104,
      P(0) => cMinusDtimesA0_n_105,
      PATTERNBDETECT => NLW_cMinusDtimesA0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cMinusDtimesA0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => cMinusDtimesA0_n_106,
      PCOUT(46) => cMinusDtimesA0_n_107,
      PCOUT(45) => cMinusDtimesA0_n_108,
      PCOUT(44) => cMinusDtimesA0_n_109,
      PCOUT(43) => cMinusDtimesA0_n_110,
      PCOUT(42) => cMinusDtimesA0_n_111,
      PCOUT(41) => cMinusDtimesA0_n_112,
      PCOUT(40) => cMinusDtimesA0_n_113,
      PCOUT(39) => cMinusDtimesA0_n_114,
      PCOUT(38) => cMinusDtimesA0_n_115,
      PCOUT(37) => cMinusDtimesA0_n_116,
      PCOUT(36) => cMinusDtimesA0_n_117,
      PCOUT(35) => cMinusDtimesA0_n_118,
      PCOUT(34) => cMinusDtimesA0_n_119,
      PCOUT(33) => cMinusDtimesA0_n_120,
      PCOUT(32) => cMinusDtimesA0_n_121,
      PCOUT(31) => cMinusDtimesA0_n_122,
      PCOUT(30) => cMinusDtimesA0_n_123,
      PCOUT(29) => cMinusDtimesA0_n_124,
      PCOUT(28) => cMinusDtimesA0_n_125,
      PCOUT(27) => cMinusDtimesA0_n_126,
      PCOUT(26) => cMinusDtimesA0_n_127,
      PCOUT(25) => cMinusDtimesA0_n_128,
      PCOUT(24) => cMinusDtimesA0_n_129,
      PCOUT(23) => cMinusDtimesA0_n_130,
      PCOUT(22) => cMinusDtimesA0_n_131,
      PCOUT(21) => cMinusDtimesA0_n_132,
      PCOUT(20) => cMinusDtimesA0_n_133,
      PCOUT(19) => cMinusDtimesA0_n_134,
      PCOUT(18) => cMinusDtimesA0_n_135,
      PCOUT(17) => cMinusDtimesA0_n_136,
      PCOUT(16) => cMinusDtimesA0_n_137,
      PCOUT(15) => cMinusDtimesA0_n_138,
      PCOUT(14) => cMinusDtimesA0_n_139,
      PCOUT(13) => cMinusDtimesA0_n_140,
      PCOUT(12) => cMinusDtimesA0_n_141,
      PCOUT(11) => cMinusDtimesA0_n_142,
      PCOUT(10) => cMinusDtimesA0_n_143,
      PCOUT(9) => cMinusDtimesA0_n_144,
      PCOUT(8) => cMinusDtimesA0_n_145,
      PCOUT(7) => cMinusDtimesA0_n_146,
      PCOUT(6) => cMinusDtimesA0_n_147,
      PCOUT(5) => cMinusDtimesA0_n_148,
      PCOUT(4) => cMinusDtimesA0_n_149,
      PCOUT(3) => cMinusDtimesA0_n_150,
      PCOUT(2) => cMinusDtimesA0_n_151,
      PCOUT(1) => cMinusDtimesA0_n_152,
      PCOUT(0) => cMinusDtimesA0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cMinusDtimesA0_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_cMinusDtimesA0_XOROUT_UNCONNECTED(7 downto 0)
    );
cMinusDtimesA0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg[1]\,
      I1 => \butTwiddleQ_reg[2][8]\,
      O => \^cea1\
    );
\cMinusDtimesA0_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(14),
      I1 => \^a\(0),
      I2 => dataI(38),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(62),
      O => \^datai_reg[5][23]\(14)
    );
\cMinusDtimesA0_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(13),
      I1 => \^a\(0),
      I2 => dataI(37),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(61),
      O => \^datai_reg[5][23]\(13)
    );
\cMinusDtimesA0_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(12),
      I1 => \^a\(0),
      I2 => dataI(36),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(60),
      O => \^datai_reg[5][23]\(12)
    );
\cMinusDtimesA0_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(11),
      I1 => \^a\(0),
      I2 => dataI(35),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(59),
      O => \^datai_reg[5][23]\(11)
    );
\cMinusDtimesA0_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(10),
      I1 => \^a\(0),
      I2 => dataI(34),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(58),
      O => \^datai_reg[5][23]\(10)
    );
\cMinusDtimesA0_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(9),
      I1 => \^a\(0),
      I2 => dataI(33),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(57),
      O => \^datai_reg[5][23]\(9)
    );
\cMinusDtimesA0_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(8),
      I1 => \^a\(0),
      I2 => dataI(32),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(56),
      O => \^datai_reg[5][23]\(8)
    );
\cMinusDtimesA0_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(7),
      I1 => \^a\(0),
      I2 => dataI(31),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(55),
      O => \^datai_reg[5][23]\(7)
    );
\cMinusDtimesA0_i_18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(6),
      I1 => \^a\(0),
      I2 => dataI(30),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(54),
      O => \^datai_reg[5][23]\(6)
    );
\cMinusDtimesA0_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(5),
      I1 => \^a\(0),
      I2 => dataI(29),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(53),
      O => \^datai_reg[5][23]\(5)
    );
\cMinusDtimesA0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(23),
      I1 => \^a\(0),
      I2 => dataI(47),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(71),
      O => \^datai_reg[5][23]\(23)
    );
\cMinusDtimesA0_i_20__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(4),
      I1 => \^a\(0),
      I2 => dataI(28),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(52),
      O => \^datai_reg[5][23]\(4)
    );
\cMinusDtimesA0_i_21__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(3),
      I1 => \^a\(0),
      I2 => dataI(27),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(51),
      O => \^datai_reg[5][23]\(3)
    );
\cMinusDtimesA0_i_22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(2),
      I1 => \^a\(0),
      I2 => dataI(26),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(50),
      O => \^datai_reg[5][23]\(2)
    );
\cMinusDtimesA0_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(1),
      I1 => \^a\(0),
      I2 => dataI(25),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(49),
      O => \^datai_reg[5][23]\(1)
    );
\cMinusDtimesA0_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(0),
      I1 => \^a\(0),
      I2 => dataI(24),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(48),
      O => \^datai_reg[5][23]\(0)
    );
\cMinusDtimesA0_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \butTwiddleQ_reg[1][23]\,
      I1 => \^partialfftsizebit_reg[0]_1\,
      O => \^partialfftsizebit_reg[0]_0\
    );
cMinusDtimesA0_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \butTwiddleQ_reg[2][8]_0\(1),
      I1 => \butTwiddleQ_reg[2][8]_0\(0),
      O => \^state_reg[1]\
    );
\cMinusDtimesA0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(22),
      I1 => \^a\(0),
      I2 => dataI(46),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(70),
      O => \^datai_reg[5][23]\(22)
    );
\cMinusDtimesA0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(21),
      I1 => \^a\(0),
      I2 => dataI(45),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(69),
      O => \^datai_reg[5][23]\(21)
    );
\cMinusDtimesA0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(20),
      I1 => \^a\(0),
      I2 => dataI(44),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(68),
      O => \^datai_reg[5][23]\(20)
    );
\cMinusDtimesA0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(19),
      I1 => \^a\(0),
      I2 => dataI(43),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(67),
      O => \^datai_reg[5][23]\(19)
    );
\cMinusDtimesA0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(18),
      I1 => \^a\(0),
      I2 => dataI(42),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(66),
      O => \^datai_reg[5][23]\(18)
    );
\cMinusDtimesA0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(17),
      I1 => \^a\(0),
      I2 => dataI(41),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(65),
      O => \^datai_reg[5][23]\(17)
    );
\cMinusDtimesA0_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(16),
      I1 => \^a\(0),
      I2 => dataI(40),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(64),
      O => \^datai_reg[5][23]\(16)
    );
\cMinusDtimesA0_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(15),
      I1 => \^a\(0),
      I2 => dataI(39),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataI(63),
      O => \^datai_reg[5][23]\(15)
    );
cMinusDtimesA_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^datai_reg[5][23]\(16),
      A(28) => \^datai_reg[5][23]\(16),
      A(27) => \^datai_reg[5][23]\(16),
      A(26) => \^datai_reg[5][23]\(16),
      A(25) => \^datai_reg[5][23]\(16),
      A(24) => \^datai_reg[5][23]\(16),
      A(23) => \^datai_reg[5][23]\(16),
      A(22) => \^datai_reg[5][23]\(16),
      A(21) => \^datai_reg[5][23]\(16),
      A(20) => \^datai_reg[5][23]\(16),
      A(19) => \^datai_reg[5][23]\(16),
      A(18) => \^datai_reg[5][23]\(16),
      A(17) => \^datai_reg[5][23]\(16),
      A(16 downto 0) => \^datai_reg[5][23]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cMinusDtimesA_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => cMinusD(23),
      B(16) => cMinusD(23),
      B(15) => cMinusD(23),
      B(14) => cMinusD(23),
      B(13) => cMinusD(23),
      B(12) => cMinusD(23),
      B(11) => cMinusD(23),
      B(10) => cMinusD(23),
      B(9) => cMinusD(23),
      B(8) => cMinusD(23),
      B(7) => cMinusD(23),
      B(6 downto 0) => cMinusD(23 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cMinusDtimesA_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cMinusDtimesA_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cMinusDtimesA_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^cea1\,
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => cMinusDtimesA,
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cMinusDtimesA_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_cMinusDtimesA_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_cMinusDtimesA_reg_P_UNCONNECTED(47 downto 17),
      P(16 downto 0) => outr0(23 downto 7),
      PATTERNBDETECT => NLW_cMinusDtimesA_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cMinusDtimesA_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => cMinusDtimesA0_n_106,
      PCIN(46) => cMinusDtimesA0_n_107,
      PCIN(45) => cMinusDtimesA0_n_108,
      PCIN(44) => cMinusDtimesA0_n_109,
      PCIN(43) => cMinusDtimesA0_n_110,
      PCIN(42) => cMinusDtimesA0_n_111,
      PCIN(41) => cMinusDtimesA0_n_112,
      PCIN(40) => cMinusDtimesA0_n_113,
      PCIN(39) => cMinusDtimesA0_n_114,
      PCIN(38) => cMinusDtimesA0_n_115,
      PCIN(37) => cMinusDtimesA0_n_116,
      PCIN(36) => cMinusDtimesA0_n_117,
      PCIN(35) => cMinusDtimesA0_n_118,
      PCIN(34) => cMinusDtimesA0_n_119,
      PCIN(33) => cMinusDtimesA0_n_120,
      PCIN(32) => cMinusDtimesA0_n_121,
      PCIN(31) => cMinusDtimesA0_n_122,
      PCIN(30) => cMinusDtimesA0_n_123,
      PCIN(29) => cMinusDtimesA0_n_124,
      PCIN(28) => cMinusDtimesA0_n_125,
      PCIN(27) => cMinusDtimesA0_n_126,
      PCIN(26) => cMinusDtimesA0_n_127,
      PCIN(25) => cMinusDtimesA0_n_128,
      PCIN(24) => cMinusDtimesA0_n_129,
      PCIN(23) => cMinusDtimesA0_n_130,
      PCIN(22) => cMinusDtimesA0_n_131,
      PCIN(21) => cMinusDtimesA0_n_132,
      PCIN(20) => cMinusDtimesA0_n_133,
      PCIN(19) => cMinusDtimesA0_n_134,
      PCIN(18) => cMinusDtimesA0_n_135,
      PCIN(17) => cMinusDtimesA0_n_136,
      PCIN(16) => cMinusDtimesA0_n_137,
      PCIN(15) => cMinusDtimesA0_n_138,
      PCIN(14) => cMinusDtimesA0_n_139,
      PCIN(13) => cMinusDtimesA0_n_140,
      PCIN(12) => cMinusDtimesA0_n_141,
      PCIN(11) => cMinusDtimesA0_n_142,
      PCIN(10) => cMinusDtimesA0_n_143,
      PCIN(9) => cMinusDtimesA0_n_144,
      PCIN(8) => cMinusDtimesA0_n_145,
      PCIN(7) => cMinusDtimesA0_n_146,
      PCIN(6) => cMinusDtimesA0_n_147,
      PCIN(5) => cMinusDtimesA0_n_148,
      PCIN(4) => cMinusDtimesA0_n_149,
      PCIN(3) => cMinusDtimesA0_n_150,
      PCIN(2) => cMinusDtimesA0_n_151,
      PCIN(1) => cMinusDtimesA0_n_152,
      PCIN(0) => cMinusDtimesA0_n_153,
      PCOUT(47 downto 0) => NLW_cMinusDtimesA_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cMinusDtimesA_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_cMinusDtimesA_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\cMinusDtimesA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_95,
      Q => outr0(0),
      R => '0'
    );
\cMinusDtimesA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_94,
      Q => outr0(1),
      R => '0'
    );
\cMinusDtimesA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_93,
      Q => outr0(2),
      R => '0'
    );
\cMinusDtimesA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_92,
      Q => outr0(3),
      R => '0'
    );
\cMinusDtimesA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_91,
      Q => outr0(4),
      R => '0'
    );
\cMinusDtimesA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_90,
      Q => outr0(5),
      R => '0'
    );
\cMinusDtimesA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_89,
      Q => outr0(6),
      R => '0'
    );
cPlusDtimesB0: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^dataq_reg[5][23]\(23),
      A(28) => \^dataq_reg[5][23]\(23),
      A(27) => \^dataq_reg[5][23]\(23),
      A(26) => \^dataq_reg[5][23]\(23),
      A(25) => \^dataq_reg[5][23]\(23),
      A(24) => \^dataq_reg[5][23]\(23),
      A(23 downto 0) => \^dataq_reg[5][23]\(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cPlusDtimesB0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 3) => cPlusD(16 downto 3),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cPlusDtimesB0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cPlusDtimesB0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cPlusDtimesB0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^cea1\,
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cPlusDtimesB0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_cPlusDtimesB0_OVERFLOW_UNCONNECTED,
      P(47) => cPlusDtimesB0_n_58,
      P(46) => cPlusDtimesB0_n_59,
      P(45) => cPlusDtimesB0_n_60,
      P(44) => cPlusDtimesB0_n_61,
      P(43) => cPlusDtimesB0_n_62,
      P(42) => cPlusDtimesB0_n_63,
      P(41) => cPlusDtimesB0_n_64,
      P(40) => cPlusDtimesB0_n_65,
      P(39) => cPlusDtimesB0_n_66,
      P(38) => cPlusDtimesB0_n_67,
      P(37) => cPlusDtimesB0_n_68,
      P(36) => cPlusDtimesB0_n_69,
      P(35) => cPlusDtimesB0_n_70,
      P(34) => cPlusDtimesB0_n_71,
      P(33) => cPlusDtimesB0_n_72,
      P(32) => cPlusDtimesB0_n_73,
      P(31) => cPlusDtimesB0_n_74,
      P(30) => cPlusDtimesB0_n_75,
      P(29) => cPlusDtimesB0_n_76,
      P(28) => cPlusDtimesB0_n_77,
      P(27) => cPlusDtimesB0_n_78,
      P(26) => cPlusDtimesB0_n_79,
      P(25) => cPlusDtimesB0_n_80,
      P(24) => cPlusDtimesB0_n_81,
      P(23) => cPlusDtimesB0_n_82,
      P(22) => cPlusDtimesB0_n_83,
      P(21) => cPlusDtimesB0_n_84,
      P(20) => cPlusDtimesB0_n_85,
      P(19) => cPlusDtimesB0_n_86,
      P(18) => cPlusDtimesB0_n_87,
      P(17) => cPlusDtimesB0_n_88,
      P(16) => cPlusDtimesB0_n_89,
      P(15) => cPlusDtimesB0_n_90,
      P(14) => cPlusDtimesB0_n_91,
      P(13) => cPlusDtimesB0_n_92,
      P(12) => cPlusDtimesB0_n_93,
      P(11) => cPlusDtimesB0_n_94,
      P(10) => cPlusDtimesB0_n_95,
      P(9) => cPlusDtimesB0_n_96,
      P(8) => cPlusDtimesB0_n_97,
      P(7) => cPlusDtimesB0_n_98,
      P(6) => cPlusDtimesB0_n_99,
      P(5) => cPlusDtimesB0_n_100,
      P(4) => cPlusDtimesB0_n_101,
      P(3) => cPlusDtimesB0_n_102,
      P(2) => cPlusDtimesB0_n_103,
      P(1) => cPlusDtimesB0_n_104,
      P(0) => cPlusDtimesB0_n_105,
      PATTERNBDETECT => NLW_cPlusDtimesB0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cPlusDtimesB0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => cPlusDtimesB0_n_106,
      PCOUT(46) => cPlusDtimesB0_n_107,
      PCOUT(45) => cPlusDtimesB0_n_108,
      PCOUT(44) => cPlusDtimesB0_n_109,
      PCOUT(43) => cPlusDtimesB0_n_110,
      PCOUT(42) => cPlusDtimesB0_n_111,
      PCOUT(41) => cPlusDtimesB0_n_112,
      PCOUT(40) => cPlusDtimesB0_n_113,
      PCOUT(39) => cPlusDtimesB0_n_114,
      PCOUT(38) => cPlusDtimesB0_n_115,
      PCOUT(37) => cPlusDtimesB0_n_116,
      PCOUT(36) => cPlusDtimesB0_n_117,
      PCOUT(35) => cPlusDtimesB0_n_118,
      PCOUT(34) => cPlusDtimesB0_n_119,
      PCOUT(33) => cPlusDtimesB0_n_120,
      PCOUT(32) => cPlusDtimesB0_n_121,
      PCOUT(31) => cPlusDtimesB0_n_122,
      PCOUT(30) => cPlusDtimesB0_n_123,
      PCOUT(29) => cPlusDtimesB0_n_124,
      PCOUT(28) => cPlusDtimesB0_n_125,
      PCOUT(27) => cPlusDtimesB0_n_126,
      PCOUT(26) => cPlusDtimesB0_n_127,
      PCOUT(25) => cPlusDtimesB0_n_128,
      PCOUT(24) => cPlusDtimesB0_n_129,
      PCOUT(23) => cPlusDtimesB0_n_130,
      PCOUT(22) => cPlusDtimesB0_n_131,
      PCOUT(21) => cPlusDtimesB0_n_132,
      PCOUT(20) => cPlusDtimesB0_n_133,
      PCOUT(19) => cPlusDtimesB0_n_134,
      PCOUT(18) => cPlusDtimesB0_n_135,
      PCOUT(17) => cPlusDtimesB0_n_136,
      PCOUT(16) => cPlusDtimesB0_n_137,
      PCOUT(15) => cPlusDtimesB0_n_138,
      PCOUT(14) => cPlusDtimesB0_n_139,
      PCOUT(13) => cPlusDtimesB0_n_140,
      PCOUT(12) => cPlusDtimesB0_n_141,
      PCOUT(11) => cPlusDtimesB0_n_142,
      PCOUT(10) => cPlusDtimesB0_n_143,
      PCOUT(9) => cPlusDtimesB0_n_144,
      PCOUT(8) => cPlusDtimesB0_n_145,
      PCOUT(7) => cPlusDtimesB0_n_146,
      PCOUT(6) => cPlusDtimesB0_n_147,
      PCOUT(5) => cPlusDtimesB0_n_148,
      PCOUT(4) => cPlusDtimesB0_n_149,
      PCOUT(3) => cPlusDtimesB0_n_150,
      PCOUT(2) => cPlusDtimesB0_n_151,
      PCOUT(1) => cPlusDtimesB0_n_152,
      PCOUT(0) => cPlusDtimesB0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cPlusDtimesB0_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_cPlusDtimesB0_XOROUT_UNCONNECTED(7 downto 0)
    );
\cPlusDtimesB0_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(16),
      I1 => \^a\(0),
      I2 => dataQ(40),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataQ(64),
      O => \^dataq_reg[5][23]\(16)
    );
\cPlusDtimesB0_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(15),
      I1 => \^a\(0),
      I2 => dataQ(39),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataQ(63),
      O => \^dataq_reg[5][23]\(15)
    );
\cPlusDtimesB0_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(14),
      I1 => \^a\(0),
      I2 => dataQ(38),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataQ(62),
      O => \^dataq_reg[5][23]\(14)
    );
\cPlusDtimesB0_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(13),
      I1 => \^a\(0),
      I2 => dataQ(37),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => dataQ(61),
      O => \^dataq_reg[5][23]\(13)
    );
\cPlusDtimesB0_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(12),
      I1 => \^a\(0),
      I2 => dataQ(36),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => dataQ(60),
      O => \^dataq_reg[5][23]\(12)
    );
\cPlusDtimesB0_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(11),
      I1 => \^a\(0),
      I2 => dataQ(35),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => dataQ(59),
      O => \^dataq_reg[5][23]\(11)
    );
\cPlusDtimesB0_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(10),
      I1 => \^a\(0),
      I2 => dataQ(34),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => dataQ(58),
      O => \^dataq_reg[5][23]\(10)
    );
\cPlusDtimesB0_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(9),
      I1 => \^a\(0),
      I2 => dataQ(33),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => dataQ(57),
      O => \^dataq_reg[5][23]\(9)
    );
\cPlusDtimesB0_i_18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(8),
      I1 => \^a\(0),
      I2 => dataQ(32),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => dataQ(56),
      O => \^dataq_reg[5][23]\(8)
    );
\cPlusDtimesB0_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(7),
      I1 => \^a\(0),
      I2 => dataQ(31),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => dataQ(55),
      O => \^dataq_reg[5][23]\(7)
    );
\cPlusDtimesB0_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \cPlusDtimesB0_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \cPlusDtimesB0_i_1__0_n_0\,
      CO(6) => \cPlusDtimesB0_i_1__0_n_1\,
      CO(5) => \cPlusDtimesB0_i_1__0_n_2\,
      CO(4) => \cPlusDtimesB0_i_1__0_n_3\,
      CO(3) => \cPlusDtimesB0_i_1__0_n_4\,
      CO(2) => \cPlusDtimesB0_i_1__0_n_5\,
      CO(1) => \cPlusDtimesB0_i_1__0_n_6\,
      CO(0) => \cPlusDtimesB0_i_1__0_n_7\,
      DI(7) => DSP_A_B_DATA_INST(2),
      DI(6) => DSP_A_B_DATA_INST(2),
      DI(5) => DSP_A_B_DATA_INST(2),
      DI(4) => DSP_A_B_DATA_INST(2),
      DI(3) => DSP_A_B_DATA_INST(2),
      DI(2) => DSP_A_B_DATA_INST(2),
      DI(1) => DSP_A_B_DATA_INST(2),
      DI(0) => DSP_A_B_DATA_INST(2),
      O(7 downto 0) => cPlusD(18 downto 11),
      S(7) => \cPlusDtimesB0_i_27__1_n_0\,
      S(6) => \cPlusDtimesB0_i_28__1_n_0\,
      S(5) => \cPlusDtimesB0_i_29__1_n_0\,
      S(4) => \cPlusDtimesB0_i_30__0_n_0\,
      S(3) => \cPlusDtimesB0_i_31__0_n_0\,
      S(2) => \cPlusDtimesB0_i_32__0_n_0\,
      S(1) => \cPlusDtimesB0_i_33__0_n_0\,
      S(0) => \cPlusDtimesB0_i_34__0_n_0\
    );
\cPlusDtimesB0_i_20__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(6),
      I1 => \^a\(0),
      I2 => dataQ(30),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => dataQ(54),
      O => \^dataq_reg[5][23]\(6)
    );
\cPlusDtimesB0_i_21__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(5),
      I1 => \^a\(0),
      I2 => dataQ(29),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => dataQ(53),
      O => \^dataq_reg[5][23]\(5)
    );
\cPlusDtimesB0_i_22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(4),
      I1 => \^a\(0),
      I2 => dataQ(28),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => dataQ(52),
      O => \^dataq_reg[5][23]\(4)
    );
\cPlusDtimesB0_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(3),
      I1 => \^a\(0),
      I2 => dataQ(27),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => dataQ(51),
      O => \^dataq_reg[5][23]\(3)
    );
\cPlusDtimesB0_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(2),
      I1 => \^a\(0),
      I2 => dataQ(26),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => dataQ(50),
      O => \^dataq_reg[5][23]\(2)
    );
\cPlusDtimesB0_i_25__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(1),
      I1 => \^a\(0),
      I2 => dataQ(25),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => dataQ(49),
      O => \^dataq_reg[5][23]\(1)
    );
\cPlusDtimesB0_i_26__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(0),
      I1 => \^a\(0),
      I2 => dataQ(24),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => dataQ(48),
      O => \^dataq_reg[5][23]\(0)
    );
\cPlusDtimesB0_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB0_i_27__1_n_0\
    );
\cPlusDtimesB0_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB0_i_28__1_n_0\
    );
\cPlusDtimesB0_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB0_i_29__1_n_0\
    );
\cPlusDtimesB0_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => mul2I(0),
      CI_TOP => '0',
      CO(7) => \cPlusDtimesB0_i_2__0_n_0\,
      CO(6) => \cPlusDtimesB0_i_2__0_n_1\,
      CO(5) => \cPlusDtimesB0_i_2__0_n_2\,
      CO(4) => \cPlusDtimesB0_i_2__0_n_3\,
      CO(3) => \cPlusDtimesB0_i_2__0_n_4\,
      CO(2) => \cPlusDtimesB0_i_2__0_n_5\,
      CO(1) => \cPlusDtimesB0_i_2__0_n_6\,
      CO(0) => \cPlusDtimesB0_i_2__0_n_7\,
      DI(7 downto 6) => DSP_A_B_DATA_INST(1 downto 0),
      DI(5) => DSP_A_B_DATA_INST(2),
      DI(4) => DSP_A_B_DATA_INST(0),
      DI(3) => DSP_A_B_DATA_INST(0),
      DI(2) => DSP_A_B_DATA_INST(2),
      DI(1) => DSP_A_B_DATA_INST(0),
      DI(0) => DSP_A_B_DATA_INST(2),
      O(7 downto 0) => cPlusD(10 downto 3),
      S(7) => \cPlusDtimesB0_i_35__0_n_0\,
      S(6) => DSP_A_B_DATA_INST(0),
      S(5) => S(2),
      S(4) => DSP_A_B_DATA_INST(0),
      S(3) => DSP_A_B_DATA_INST(0),
      S(2) => S(1),
      S(1) => DSP_A_B_DATA_INST(0),
      S(0) => S(0)
    );
\cPlusDtimesB0_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB0_i_30__0_n_0\
    );
\cPlusDtimesB0_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB0_i_31__0_n_0\
    );
\cPlusDtimesB0_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB0_i_32__0_n_0\
    );
\cPlusDtimesB0_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB0_i_33__0_n_0\
    );
\cPlusDtimesB0_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB0_i_34__0_n_0\
    );
\cPlusDtimesB0_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(1),
      O => \cPlusDtimesB0_i_35__0_n_0\
    );
\cPlusDtimesB0_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \butTwiddleQ_reg[1][23]\,
      I1 => \^partialfftsizebit_reg[0]_1\,
      O => \^partialfftsizebit_reg[0]\
    );
\cPlusDtimesB0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(23),
      I1 => \^a\(0),
      I2 => dataQ(47),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataQ(71),
      O => \^dataq_reg[5][23]\(23)
    );
\cPlusDtimesB0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(22),
      I1 => \^a\(0),
      I2 => dataQ(46),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataQ(70),
      O => \^dataq_reg[5][23]\(22)
    );
\cPlusDtimesB0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(21),
      I1 => \^a\(0),
      I2 => dataQ(45),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataQ(69),
      O => \^dataq_reg[5][23]\(21)
    );
\cPlusDtimesB0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(20),
      I1 => \^a\(0),
      I2 => dataQ(44),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataQ(68),
      O => \^dataq_reg[5][23]\(20)
    );
\cPlusDtimesB0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(19),
      I1 => \^a\(0),
      I2 => dataQ(43),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataQ(67),
      O => \^dataq_reg[5][23]\(19)
    );
\cPlusDtimesB0_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(18),
      I1 => \^a\(0),
      I2 => dataQ(42),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataQ(66),
      O => \^dataq_reg[5][23]\(18)
    );
\cPlusDtimesB0_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataQ(17),
      I1 => \^a\(0),
      I2 => dataQ(41),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => dataQ(65),
      O => \^dataq_reg[5][23]\(17)
    );
cPlusDtimesB_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^dataq_reg[5][23]\(16),
      A(28) => \^dataq_reg[5][23]\(16),
      A(27) => \^dataq_reg[5][23]\(16),
      A(26) => \^dataq_reg[5][23]\(16),
      A(25) => \^dataq_reg[5][23]\(16),
      A(24) => \^dataq_reg[5][23]\(16),
      A(23) => \^dataq_reg[5][23]\(16),
      A(22) => \^dataq_reg[5][23]\(16),
      A(21) => \^dataq_reg[5][23]\(16),
      A(20) => \^dataq_reg[5][23]\(16),
      A(19) => \^dataq_reg[5][23]\(16),
      A(18) => \^dataq_reg[5][23]\(16),
      A(17) => \^dataq_reg[5][23]\(16),
      A(16 downto 0) => \^dataq_reg[5][23]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cPlusDtimesB_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => cPlusD(23),
      B(16) => cPlusD(23),
      B(15) => cPlusD(23),
      B(14) => cPlusD(23),
      B(13) => cPlusD(23),
      B(12) => cPlusD(23),
      B(11) => cPlusD(23),
      B(10) => cPlusD(23),
      B(9) => cPlusD(23),
      B(8) => cPlusD(23),
      B(7) => cPlusD(23),
      B(6 downto 0) => cPlusD(23 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cPlusDtimesB_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cPlusDtimesB_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cPlusDtimesB_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^cea1\,
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ready0_0,
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cPlusDtimesB_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_cPlusDtimesB_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_cPlusDtimesB_reg_P_UNCONNECTED(47 downto 17),
      P(16 downto 0) => outi0(23 downto 7),
      PATTERNBDETECT => NLW_cPlusDtimesB_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cPlusDtimesB_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => cPlusDtimesB0_n_106,
      PCIN(46) => cPlusDtimesB0_n_107,
      PCIN(45) => cPlusDtimesB0_n_108,
      PCIN(44) => cPlusDtimesB0_n_109,
      PCIN(43) => cPlusDtimesB0_n_110,
      PCIN(42) => cPlusDtimesB0_n_111,
      PCIN(41) => cPlusDtimesB0_n_112,
      PCIN(40) => cPlusDtimesB0_n_113,
      PCIN(39) => cPlusDtimesB0_n_114,
      PCIN(38) => cPlusDtimesB0_n_115,
      PCIN(37) => cPlusDtimesB0_n_116,
      PCIN(36) => cPlusDtimesB0_n_117,
      PCIN(35) => cPlusDtimesB0_n_118,
      PCIN(34) => cPlusDtimesB0_n_119,
      PCIN(33) => cPlusDtimesB0_n_120,
      PCIN(32) => cPlusDtimesB0_n_121,
      PCIN(31) => cPlusDtimesB0_n_122,
      PCIN(30) => cPlusDtimesB0_n_123,
      PCIN(29) => cPlusDtimesB0_n_124,
      PCIN(28) => cPlusDtimesB0_n_125,
      PCIN(27) => cPlusDtimesB0_n_126,
      PCIN(26) => cPlusDtimesB0_n_127,
      PCIN(25) => cPlusDtimesB0_n_128,
      PCIN(24) => cPlusDtimesB0_n_129,
      PCIN(23) => cPlusDtimesB0_n_130,
      PCIN(22) => cPlusDtimesB0_n_131,
      PCIN(21) => cPlusDtimesB0_n_132,
      PCIN(20) => cPlusDtimesB0_n_133,
      PCIN(19) => cPlusDtimesB0_n_134,
      PCIN(18) => cPlusDtimesB0_n_135,
      PCIN(17) => cPlusDtimesB0_n_136,
      PCIN(16) => cPlusDtimesB0_n_137,
      PCIN(15) => cPlusDtimesB0_n_138,
      PCIN(14) => cPlusDtimesB0_n_139,
      PCIN(13) => cPlusDtimesB0_n_140,
      PCIN(12) => cPlusDtimesB0_n_141,
      PCIN(11) => cPlusDtimesB0_n_142,
      PCIN(10) => cPlusDtimesB0_n_143,
      PCIN(9) => cPlusDtimesB0_n_144,
      PCIN(8) => cPlusDtimesB0_n_145,
      PCIN(7) => cPlusDtimesB0_n_146,
      PCIN(6) => cPlusDtimesB0_n_147,
      PCIN(5) => cPlusDtimesB0_n_148,
      PCIN(4) => cPlusDtimesB0_n_149,
      PCIN(3) => cPlusDtimesB0_n_150,
      PCIN(2) => cPlusDtimesB0_n_151,
      PCIN(1) => cPlusDtimesB0_n_152,
      PCIN(0) => cPlusDtimesB0_n_153,
      PCOUT(47 downto 0) => NLW_cPlusDtimesB_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cPlusDtimesB_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_cPlusDtimesB_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\cPlusDtimesB_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_95,
      Q => outi0(0),
      R => '0'
    );
\cPlusDtimesB_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_94,
      Q => outi0(1),
      R => '0'
    );
\cPlusDtimesB_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_93,
      Q => outi0(2),
      R => '0'
    );
\cPlusDtimesB_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_92,
      Q => outi0(3),
      R => '0'
    );
\cPlusDtimesB_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_91,
      Q => outi0(4),
      R => '0'
    );
\cPlusDtimesB_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_90,
      Q => outi0(5),
      R => '0'
    );
\cPlusDtimesB_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_89,
      Q => outi0(6),
      R => '0'
    );
\cPlusDtimesB_reg_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \cPlusDtimesB0_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_cPlusDtimesB_reg_i_1__0_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \cPlusDtimesB_reg_i_1__0_n_4\,
      CO(2) => \cPlusDtimesB_reg_i_1__0_n_5\,
      CO(1) => \cPlusDtimesB_reg_i_1__0_n_6\,
      CO(0) => \cPlusDtimesB_reg_i_1__0_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DSP_A_B_DATA_INST(2),
      DI(2) => DSP_A_B_DATA_INST(2),
      DI(1) => DSP_A_B_DATA_INST(2),
      DI(0) => DSP_A_B_DATA_INST(2),
      O(7 downto 5) => \NLW_cPlusDtimesB_reg_i_1__0_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => cPlusD(23 downto 19),
      S(7 downto 5) => B"000",
      S(4) => \cPlusDtimesB_reg_i_2__0_n_0\,
      S(3) => \cPlusDtimesB_reg_i_3__0_n_0\,
      S(2) => \cPlusDtimesB_reg_i_4__0_n_0\,
      S(1) => \cPlusDtimesB_reg_i_5__0_n_0\,
      S(0) => \cPlusDtimesB_reg_i_6__0_n_0\
    );
\cPlusDtimesB_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB_reg_i_2__0_n_0\
    );
\cPlusDtimesB_reg_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB_reg_i_3__0_n_0\
    );
\cPlusDtimesB_reg_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB_reg_i_4__0_n_0\
    );
\cPlusDtimesB_reg_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB_reg_i_5__0_n_0\
    );
\cPlusDtimesB_reg_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I_0(0),
      I1 => DSP_A_B_DATA_INST(2),
      O => \cPlusDtimesB_reg_i_6__0_n_0\
    );
\dataI[2][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \butTwiddleQ_reg[1][8]\,
      I1 => \partialFftSizeBit__0\(0),
      I2 => \partialFftSizeBit__0\(1),
      O => \^partialfftsizebit_reg[0]_1\
    );
lastStartState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mulStart,
      Q => lastStartState,
      R => '0'
    );
mulStart_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => mulStart,
      I1 => mulPreviousReady,
      I2 => \^mulready\,
      I3 => ready01_out,
      O => mulStart_reg
    );
outi_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => outi_carry_n_0,
      CO(6) => outi_carry_n_1,
      CO(5) => outi_carry_n_2,
      CO(4) => outi_carry_n_3,
      CO(3) => outi_carry_n_4,
      CO(2) => outi_carry_n_5,
      CO(1) => outi_carry_n_6,
      CO(0) => outi_carry_n_7,
      DI(7 downto 0) => outi0(7 downto 0),
      O(7 downto 0) => mulOutI(7 downto 0),
      S(7) => \outi_carry_i_1__0_n_0\,
      S(6) => \outi_carry_i_2__0_n_0\,
      S(5) => \outi_carry_i_3__0_n_0\,
      S(4) => \outi_carry_i_4__0_n_0\,
      S(3) => \outi_carry_i_5__0_n_0\,
      S(2) => \outi_carry_i_6__0_n_0\,
      S(1) => \outi_carry_i_7__0_n_0\,
      S(0) => \outi_carry_i_8__0_n_0\
    );
\outi_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => outi_carry_n_0,
      CI_TOP => '0',
      CO(7) => \outi_carry__0_n_0\,
      CO(6) => \outi_carry__0_n_1\,
      CO(5) => \outi_carry__0_n_2\,
      CO(4) => \outi_carry__0_n_3\,
      CO(3) => \outi_carry__0_n_4\,
      CO(2) => \outi_carry__0_n_5\,
      CO(1) => \outi_carry__0_n_6\,
      CO(0) => \outi_carry__0_n_7\,
      DI(7 downto 0) => outi0(15 downto 8),
      O(7 downto 0) => mulOutI(15 downto 8),
      S(7) => \outi_carry__0_i_1__0_n_0\,
      S(6) => \outi_carry__0_i_2__0_n_0\,
      S(5) => \outi_carry__0_i_3__0_n_0\,
      S(4) => \outi_carry__0_i_4__0_n_0\,
      S(3) => \outi_carry__0_i_5__0_n_0\,
      S(2) => \outi_carry__0_i_6__0_n_0\,
      S(1) => \outi_carry__0_i_7__0_n_0\,
      S(0) => \outi_carry__0_i_8__0_n_0\
    );
\outi_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(15),
      I1 => common(15),
      O => \outi_carry__0_i_1__0_n_0\
    );
\outi_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(14),
      I1 => common(14),
      O => \outi_carry__0_i_2__0_n_0\
    );
\outi_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(13),
      I1 => common(13),
      O => \outi_carry__0_i_3__0_n_0\
    );
\outi_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(12),
      I1 => common(12),
      O => \outi_carry__0_i_4__0_n_0\
    );
\outi_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(11),
      I1 => common(11),
      O => \outi_carry__0_i_5__0_n_0\
    );
\outi_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(10),
      I1 => common(10),
      O => \outi_carry__0_i_6__0_n_0\
    );
\outi_carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(9),
      I1 => common(9),
      O => \outi_carry__0_i_7__0_n_0\
    );
\outi_carry__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(8),
      I1 => common(8),
      O => \outi_carry__0_i_8__0_n_0\
    );
\outi_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \outi_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_outi_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \outi_carry__1_n_1\,
      CO(5) => \outi_carry__1_n_2\,
      CO(4) => \outi_carry__1_n_3\,
      CO(3) => \outi_carry__1_n_4\,
      CO(2) => \outi_carry__1_n_5\,
      CO(1) => \outi_carry__1_n_6\,
      CO(0) => \outi_carry__1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => outi0(22 downto 16),
      O(7 downto 0) => mulOutI(23 downto 16),
      S(7) => \outi_carry__1_i_1__0_n_0\,
      S(6) => \outi_carry__1_i_2__0_n_0\,
      S(5) => \outi_carry__1_i_3__0_n_0\,
      S(4) => \outi_carry__1_i_4__0_n_0\,
      S(3) => \outi_carry__1_i_5__0_n_0\,
      S(2) => \outi_carry__1_i_6__0_n_0\,
      S(1) => \outi_carry__1_i_7__0_n_0\,
      S(0) => \outi_carry__1_i_8__0_n_0\
    );
\outi_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(23),
      I1 => common(23),
      O => \outi_carry__1_i_1__0_n_0\
    );
\outi_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(22),
      I1 => common(22),
      O => \outi_carry__1_i_2__0_n_0\
    );
\outi_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(21),
      I1 => common(21),
      O => \outi_carry__1_i_3__0_n_0\
    );
\outi_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(20),
      I1 => common(20),
      O => \outi_carry__1_i_4__0_n_0\
    );
\outi_carry__1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(19),
      I1 => common(19),
      O => \outi_carry__1_i_5__0_n_0\
    );
\outi_carry__1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(18),
      I1 => common(18),
      O => \outi_carry__1_i_6__0_n_0\
    );
\outi_carry__1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(17),
      I1 => common(17),
      O => \outi_carry__1_i_7__0_n_0\
    );
\outi_carry__1_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(16),
      I1 => common(16),
      O => \outi_carry__1_i_8__0_n_0\
    );
\outi_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(7),
      I1 => common(7),
      O => \outi_carry_i_1__0_n_0\
    );
\outi_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(6),
      I1 => common(6),
      O => \outi_carry_i_2__0_n_0\
    );
\outi_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(5),
      I1 => common(5),
      O => \outi_carry_i_3__0_n_0\
    );
\outi_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(4),
      I1 => common(4),
      O => \outi_carry_i_4__0_n_0\
    );
\outi_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(3),
      I1 => common(3),
      O => \outi_carry_i_5__0_n_0\
    );
\outi_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(2),
      I1 => common(2),
      O => \outi_carry_i_6__0_n_0\
    );
\outi_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(1),
      I1 => common(1),
      O => \outi_carry_i_7__0_n_0\
    );
\outi_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(0),
      I1 => common(0),
      O => \outi_carry_i_8__0_n_0\
    );
outr_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => outr_carry_n_0,
      CO(6) => outr_carry_n_1,
      CO(5) => outr_carry_n_2,
      CO(4) => outr_carry_n_3,
      CO(3) => outr_carry_n_4,
      CO(2) => outr_carry_n_5,
      CO(1) => outr_carry_n_6,
      CO(0) => outr_carry_n_7,
      DI(7 downto 0) => outr0(7 downto 0),
      O(7 downto 0) => mulOutR(7 downto 0),
      S(7) => \outr_carry_i_1__0_n_0\,
      S(6) => \outr_carry_i_2__0_n_0\,
      S(5) => \outr_carry_i_3__0_n_0\,
      S(4) => \outr_carry_i_4__0_n_0\,
      S(3) => \outr_carry_i_5__0_n_0\,
      S(2) => \outr_carry_i_6__0_n_0\,
      S(1) => \outr_carry_i_7__0_n_0\,
      S(0) => \outr_carry_i_8__0_n_0\
    );
\outr_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => outr_carry_n_0,
      CI_TOP => '0',
      CO(7) => \outr_carry__0_n_0\,
      CO(6) => \outr_carry__0_n_1\,
      CO(5) => \outr_carry__0_n_2\,
      CO(4) => \outr_carry__0_n_3\,
      CO(3) => \outr_carry__0_n_4\,
      CO(2) => \outr_carry__0_n_5\,
      CO(1) => \outr_carry__0_n_6\,
      CO(0) => \outr_carry__0_n_7\,
      DI(7 downto 0) => outr0(15 downto 8),
      O(7 downto 0) => mulOutR(15 downto 8),
      S(7) => \outr_carry__0_i_1__0_n_0\,
      S(6) => \outr_carry__0_i_2__0_n_0\,
      S(5) => \outr_carry__0_i_3__0_n_0\,
      S(4) => \outr_carry__0_i_4__0_n_0\,
      S(3) => \outr_carry__0_i_5__0_n_0\,
      S(2) => \outr_carry__0_i_6__0_n_0\,
      S(1) => \outr_carry__0_i_7__0_n_0\,
      S(0) => \outr_carry__0_i_8__0_n_0\
    );
\outr_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(15),
      I1 => common(15),
      O => \outr_carry__0_i_1__0_n_0\
    );
\outr_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(14),
      I1 => common(14),
      O => \outr_carry__0_i_2__0_n_0\
    );
\outr_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(13),
      I1 => common(13),
      O => \outr_carry__0_i_3__0_n_0\
    );
\outr_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(12),
      I1 => common(12),
      O => \outr_carry__0_i_4__0_n_0\
    );
\outr_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(11),
      I1 => common(11),
      O => \outr_carry__0_i_5__0_n_0\
    );
\outr_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(10),
      I1 => common(10),
      O => \outr_carry__0_i_6__0_n_0\
    );
\outr_carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(9),
      I1 => common(9),
      O => \outr_carry__0_i_7__0_n_0\
    );
\outr_carry__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(8),
      I1 => common(8),
      O => \outr_carry__0_i_8__0_n_0\
    );
\outr_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \outr_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_outr_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \outr_carry__1_n_1\,
      CO(5) => \outr_carry__1_n_2\,
      CO(4) => \outr_carry__1_n_3\,
      CO(3) => \outr_carry__1_n_4\,
      CO(2) => \outr_carry__1_n_5\,
      CO(1) => \outr_carry__1_n_6\,
      CO(0) => \outr_carry__1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => outr0(22 downto 16),
      O(7 downto 0) => mulOutR(23 downto 16),
      S(7) => \outr_carry__1_i_1__0_n_0\,
      S(6) => \outr_carry__1_i_2__0_n_0\,
      S(5) => \outr_carry__1_i_3__0_n_0\,
      S(4) => \outr_carry__1_i_4__0_n_0\,
      S(3) => \outr_carry__1_i_5__0_n_0\,
      S(2) => \outr_carry__1_i_6__0_n_0\,
      S(1) => \outr_carry__1_i_7__0_n_0\,
      S(0) => \outr_carry__1_i_8__0_n_0\
    );
\outr_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(23),
      I1 => common(23),
      O => \outr_carry__1_i_1__0_n_0\
    );
\outr_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(22),
      I1 => common(22),
      O => \outr_carry__1_i_2__0_n_0\
    );
\outr_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(21),
      I1 => common(21),
      O => \outr_carry__1_i_3__0_n_0\
    );
\outr_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(20),
      I1 => common(20),
      O => \outr_carry__1_i_4__0_n_0\
    );
\outr_carry__1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(19),
      I1 => common(19),
      O => \outr_carry__1_i_5__0_n_0\
    );
\outr_carry__1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(18),
      I1 => common(18),
      O => \outr_carry__1_i_6__0_n_0\
    );
\outr_carry__1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(17),
      I1 => common(17),
      O => \outr_carry__1_i_7__0_n_0\
    );
\outr_carry__1_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(16),
      I1 => common(16),
      O => \outr_carry__1_i_8__0_n_0\
    );
\outr_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(7),
      I1 => common(7),
      O => \outr_carry_i_1__0_n_0\
    );
\outr_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(6),
      I1 => common(6),
      O => \outr_carry_i_2__0_n_0\
    );
\outr_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(5),
      I1 => common(5),
      O => \outr_carry_i_3__0_n_0\
    );
\outr_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(4),
      I1 => common(4),
      O => \outr_carry_i_4__0_n_0\
    );
\outr_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(3),
      I1 => common(3),
      O => \outr_carry_i_5__0_n_0\
    );
\outr_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(2),
      I1 => common(2),
      O => \outr_carry_i_6__0_n_0\
    );
\outr_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(1),
      I1 => common(1),
      O => \outr_carry_i_7__0_n_0\
    );
\outr_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(0),
      I1 => common(0),
      O => \outr_carry_i_8__0_n_0\
    );
\ready_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFB00"
    )
        port map (
      I0 => cMinusDtimesA,
      I1 => mulStart,
      I2 => lastStartState,
      I3 => \^mulready\,
      I4 => ready0_0,
      O => \ready_i_1__0_n_0\
    );
ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ready_i_1__0_n_0\,
      Q => \^mulready\,
      R => '0'
    );
\topI_out[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(15),
      I1 => mulOutI(15),
      O => \topI_out[15]_i_2__0_n_0\
    );
\topI_out[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(14),
      I1 => mulOutI(14),
      O => \topI_out[15]_i_3__0_n_0\
    );
\topI_out[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(13),
      I1 => mulOutI(13),
      O => \topI_out[15]_i_4__0_n_0\
    );
\topI_out[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(12),
      I1 => mulOutI(12),
      O => \topI_out[15]_i_5__0_n_0\
    );
\topI_out[15]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(11),
      I1 => mulOutI(11),
      O => \topI_out[15]_i_6__0_n_0\
    );
\topI_out[15]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(10),
      I1 => mulOutI(10),
      O => \topI_out[15]_i_7__0_n_0\
    );
\topI_out[15]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(9),
      I1 => mulOutI(9),
      O => \topI_out[15]_i_8__0_n_0\
    );
\topI_out[15]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(8),
      I1 => mulOutI(8),
      O => \topI_out[15]_i_9__0_n_0\
    );
\topI_out[23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(23),
      I1 => mulOutI(23),
      O => \topI_out[23]_i_2__0_n_0\
    );
\topI_out[23]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(22),
      I1 => mulOutI(22),
      O => \topI_out[23]_i_3__0_n_0\
    );
\topI_out[23]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(21),
      I1 => mulOutI(21),
      O => \topI_out[23]_i_4__0_n_0\
    );
\topI_out[23]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(20),
      I1 => mulOutI(20),
      O => \topI_out[23]_i_5__0_n_0\
    );
\topI_out[23]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(19),
      I1 => mulOutI(19),
      O => \topI_out[23]_i_6__0_n_0\
    );
\topI_out[23]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(18),
      I1 => mulOutI(18),
      O => \topI_out[23]_i_7__0_n_0\
    );
\topI_out[23]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(17),
      I1 => mulOutI(17),
      O => \topI_out[23]_i_8__0_n_0\
    );
\topI_out[23]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(16),
      I1 => mulOutI(16),
      O => \topI_out[23]_i_9__0_n_0\
    );
\topI_out[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(7),
      I1 => mulOutI(7),
      O => \topI_out[7]_i_2__0_n_0\
    );
\topI_out[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(6),
      I1 => mulOutI(6),
      O => \topI_out[7]_i_3__0_n_0\
    );
\topI_out[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(5),
      I1 => mulOutI(5),
      O => \topI_out[7]_i_4__0_n_0\
    );
\topI_out[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(4),
      I1 => mulOutI(4),
      O => \topI_out[7]_i_5__0_n_0\
    );
\topI_out[7]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(3),
      I1 => mulOutI(3),
      O => \topI_out[7]_i_6__0_n_0\
    );
\topI_out[7]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(2),
      I1 => mulOutI(2),
      O => \topI_out[7]_i_7__0_n_0\
    );
\topI_out[7]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(1),
      I1 => mulOutI(1),
      O => \topI_out[7]_i_8__0_n_0\
    );
\topI_out[7]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(0),
      I1 => mulOutI(0),
      O => \topI_out[7]_i_9__0_n_0\
    );
\topI_out_reg[15]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \topI_out_reg[7]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \topI_out_reg[15]_i_1__0_n_0\,
      CO(6) => \topI_out_reg[15]_i_1__0_n_1\,
      CO(5) => \topI_out_reg[15]_i_1__0_n_2\,
      CO(4) => \topI_out_reg[15]_i_1__0_n_3\,
      CO(3) => \topI_out_reg[15]_i_1__0_n_4\,
      CO(2) => \topI_out_reg[15]_i_1__0_n_5\,
      CO(1) => \topI_out_reg[15]_i_1__0_n_6\,
      CO(0) => \topI_out_reg[15]_i_1__0_n_7\,
      DI(7 downto 0) => \topI_out_reg[23]\(15 downto 8),
      O(7 downto 0) => O98(15 downto 8),
      S(7) => \topI_out[15]_i_2__0_n_0\,
      S(6) => \topI_out[15]_i_3__0_n_0\,
      S(5) => \topI_out[15]_i_4__0_n_0\,
      S(4) => \topI_out[15]_i_5__0_n_0\,
      S(3) => \topI_out[15]_i_6__0_n_0\,
      S(2) => \topI_out[15]_i_7__0_n_0\,
      S(1) => \topI_out[15]_i_8__0_n_0\,
      S(0) => \topI_out[15]_i_9__0_n_0\
    );
\topI_out_reg[23]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \topI_out_reg[15]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_topI_out_reg[23]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \topI_out_reg[23]_i_1__0_n_1\,
      CO(5) => \topI_out_reg[23]_i_1__0_n_2\,
      CO(4) => \topI_out_reg[23]_i_1__0_n_3\,
      CO(3) => \topI_out_reg[23]_i_1__0_n_4\,
      CO(2) => \topI_out_reg[23]_i_1__0_n_5\,
      CO(1) => \topI_out_reg[23]_i_1__0_n_6\,
      CO(0) => \topI_out_reg[23]_i_1__0_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \topI_out_reg[23]\(22 downto 16),
      O(7 downto 0) => O98(23 downto 16),
      S(7) => \topI_out[23]_i_2__0_n_0\,
      S(6) => \topI_out[23]_i_3__0_n_0\,
      S(5) => \topI_out[23]_i_4__0_n_0\,
      S(4) => \topI_out[23]_i_5__0_n_0\,
      S(3) => \topI_out[23]_i_6__0_n_0\,
      S(2) => \topI_out[23]_i_7__0_n_0\,
      S(1) => \topI_out[23]_i_8__0_n_0\,
      S(0) => \topI_out[23]_i_9__0_n_0\
    );
\topI_out_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \topI_out_reg[7]_i_1__0_n_0\,
      CO(6) => \topI_out_reg[7]_i_1__0_n_1\,
      CO(5) => \topI_out_reg[7]_i_1__0_n_2\,
      CO(4) => \topI_out_reg[7]_i_1__0_n_3\,
      CO(3) => \topI_out_reg[7]_i_1__0_n_4\,
      CO(2) => \topI_out_reg[7]_i_1__0_n_5\,
      CO(1) => \topI_out_reg[7]_i_1__0_n_6\,
      CO(0) => \topI_out_reg[7]_i_1__0_n_7\,
      DI(7 downto 0) => \topI_out_reg[23]\(7 downto 0),
      O(7 downto 0) => O98(7 downto 0),
      S(7) => \topI_out[7]_i_2__0_n_0\,
      S(6) => \topI_out[7]_i_3__0_n_0\,
      S(5) => \topI_out[7]_i_4__0_n_0\,
      S(4) => \topI_out[7]_i_5__0_n_0\,
      S(3) => \topI_out[7]_i_6__0_n_0\,
      S(2) => \topI_out[7]_i_7__0_n_0\,
      S(1) => \topI_out[7]_i_8__0_n_0\,
      S(0) => \topI_out[7]_i_9__0_n_0\
    );
\topR_out[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(15),
      I1 => mulOutR(15),
      O => \topR_out[15]_i_2__0_n_0\
    );
\topR_out[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(14),
      I1 => mulOutR(14),
      O => \topR_out[15]_i_3__0_n_0\
    );
\topR_out[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(13),
      I1 => mulOutR(13),
      O => \topR_out[15]_i_4__0_n_0\
    );
\topR_out[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(12),
      I1 => mulOutR(12),
      O => \topR_out[15]_i_5__0_n_0\
    );
\topR_out[15]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(11),
      I1 => mulOutR(11),
      O => \topR_out[15]_i_6__0_n_0\
    );
\topR_out[15]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(10),
      I1 => mulOutR(10),
      O => \topR_out[15]_i_7__0_n_0\
    );
\topR_out[15]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(9),
      I1 => mulOutR(9),
      O => \topR_out[15]_i_8__0_n_0\
    );
\topR_out[15]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(8),
      I1 => mulOutR(8),
      O => \topR_out[15]_i_9__0_n_0\
    );
\topR_out[23]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(16),
      I1 => mulOutR(16),
      O => \topR_out[23]_i_10__0_n_0\
    );
\topR_out[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mulPreviousReady,
      I1 => \^mulready\,
      I2 => ready01_out,
      O => E(0)
    );
\topR_out[23]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(23),
      I1 => mulOutR(23),
      O => \topR_out[23]_i_3__0_n_0\
    );
\topR_out[23]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(22),
      I1 => mulOutR(22),
      O => \topR_out[23]_i_4__0_n_0\
    );
\topR_out[23]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(21),
      I1 => mulOutR(21),
      O => \topR_out[23]_i_5__0_n_0\
    );
\topR_out[23]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(20),
      I1 => mulOutR(20),
      O => \topR_out[23]_i_6__0_n_0\
    );
\topR_out[23]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(19),
      I1 => mulOutR(19),
      O => \topR_out[23]_i_7__0_n_0\
    );
\topR_out[23]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(18),
      I1 => mulOutR(18),
      O => \topR_out[23]_i_8__0_n_0\
    );
\topR_out[23]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(17),
      I1 => mulOutR(17),
      O => \topR_out[23]_i_9__0_n_0\
    );
\topR_out[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(7),
      I1 => mulOutR(7),
      O => \topR_out[7]_i_2__0_n_0\
    );
\topR_out[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(6),
      I1 => mulOutR(6),
      O => \topR_out[7]_i_3__0_n_0\
    );
\topR_out[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(5),
      I1 => mulOutR(5),
      O => \topR_out[7]_i_4__0_n_0\
    );
\topR_out[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(4),
      I1 => mulOutR(4),
      O => \topR_out[7]_i_5__0_n_0\
    );
\topR_out[7]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(3),
      I1 => mulOutR(3),
      O => \topR_out[7]_i_6__0_n_0\
    );
\topR_out[7]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(2),
      I1 => mulOutR(2),
      O => \topR_out[7]_i_7__0_n_0\
    );
\topR_out[7]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(1),
      I1 => mulOutR(1),
      O => \topR_out[7]_i_8__0_n_0\
    );
\topR_out[7]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(0),
      I1 => mulOutR(0),
      O => \topR_out[7]_i_9__0_n_0\
    );
\topR_out_reg[15]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \topR_out_reg[7]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \topR_out_reg[15]_i_1__0_n_0\,
      CO(6) => \topR_out_reg[15]_i_1__0_n_1\,
      CO(5) => \topR_out_reg[15]_i_1__0_n_2\,
      CO(4) => \topR_out_reg[15]_i_1__0_n_3\,
      CO(3) => \topR_out_reg[15]_i_1__0_n_4\,
      CO(2) => \topR_out_reg[15]_i_1__0_n_5\,
      CO(1) => \topR_out_reg[15]_i_1__0_n_6\,
      CO(0) => \topR_out_reg[15]_i_1__0_n_7\,
      DI(7 downto 0) => \topR_out_reg[23]\(15 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7) => \topR_out[15]_i_2__0_n_0\,
      S(6) => \topR_out[15]_i_3__0_n_0\,
      S(5) => \topR_out[15]_i_4__0_n_0\,
      S(4) => \topR_out[15]_i_5__0_n_0\,
      S(3) => \topR_out[15]_i_6__0_n_0\,
      S(2) => \topR_out[15]_i_7__0_n_0\,
      S(1) => \topR_out[15]_i_8__0_n_0\,
      S(0) => \topR_out[15]_i_9__0_n_0\
    );
\topR_out_reg[23]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \topR_out_reg[15]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_topR_out_reg[23]_i_2__0_CO_UNCONNECTED\(7),
      CO(6) => \topR_out_reg[23]_i_2__0_n_1\,
      CO(5) => \topR_out_reg[23]_i_2__0_n_2\,
      CO(4) => \topR_out_reg[23]_i_2__0_n_3\,
      CO(3) => \topR_out_reg[23]_i_2__0_n_4\,
      CO(2) => \topR_out_reg[23]_i_2__0_n_5\,
      CO(1) => \topR_out_reg[23]_i_2__0_n_6\,
      CO(0) => \topR_out_reg[23]_i_2__0_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \topR_out_reg[23]\(22 downto 16),
      O(7 downto 0) => D(23 downto 16),
      S(7) => \topR_out[23]_i_3__0_n_0\,
      S(6) => \topR_out[23]_i_4__0_n_0\,
      S(5) => \topR_out[23]_i_5__0_n_0\,
      S(4) => \topR_out[23]_i_6__0_n_0\,
      S(3) => \topR_out[23]_i_7__0_n_0\,
      S(2) => \topR_out[23]_i_8__0_n_0\,
      S(1) => \topR_out[23]_i_9__0_n_0\,
      S(0) => \topR_out[23]_i_10__0_n_0\
    );
\topR_out_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \topR_out_reg[7]_i_1__0_n_0\,
      CO(6) => \topR_out_reg[7]_i_1__0_n_1\,
      CO(5) => \topR_out_reg[7]_i_1__0_n_2\,
      CO(4) => \topR_out_reg[7]_i_1__0_n_3\,
      CO(3) => \topR_out_reg[7]_i_1__0_n_4\,
      CO(2) => \topR_out_reg[7]_i_1__0_n_5\,
      CO(1) => \topR_out_reg[7]_i_1__0_n_6\,
      CO(0) => \topR_out_reg[7]_i_1__0_n_7\,
      DI(7 downto 0) => \topR_out_reg[23]\(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \topR_out[7]_i_2__0_n_0\,
      S(6) => \topR_out[7]_i_3__0_n_0\,
      S(5) => \topR_out[7]_i_4__0_n_0\,
      S(4) => \topR_out[7]_i_5__0_n_0\,
      S(3) => \topR_out[7]_i_6__0_n_0\,
      S(2) => \topR_out[7]_i_7__0_n_0\,
      S(1) => \topR_out[7]_i_8__0_n_0\,
      S(0) => \topR_out[7]_i_9__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul_5 is
  port (
    A : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataQ_reg[4][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mulReady : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \partialFftSizeBit_reg[0]\ : out STD_LOGIC;
    \partialFftSizeBit_reg[3]\ : out STD_LOGIC;
    \partialFftSizeBit_reg[0]_0\ : out STD_LOGIC;
    \partialFftSizeBit_reg[0]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O98 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ready0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \bottomI_out[23]_i_9_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mulStart : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    ready01_out : in STD_LOGIC;
    twiddleI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CEA1 : in STD_LOGIC;
    mulPreviousReady : in STD_LOGIC;
    \partialFftSizeBit__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \bottomI_out_reg[23]_i_10_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \aMinusB_carry__1_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \aMinusB_carry__1_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    mul2R : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul2I : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataI : in STD_LOGIC_VECTOR ( 72 downto 0 );
    \but2I_reg[0][23]\ : in STD_LOGIC;
    \but2I_reg[0][23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    dataQ : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \but2Q_reg[0][23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \topR_out_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \topI_out_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul_5 : entity is "cplxmul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul_5 is
  signal \^a\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \__0\ : STD_LOGIC;
  signal aMinusB : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \aMinusB_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_1\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_2\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_3\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_4\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_5\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_6\ : STD_LOGIC;
  signal \aMinusB_carry__0_n_7\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_1\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_2\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_3\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_4\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_5\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_6\ : STD_LOGIC;
  signal \aMinusB_carry__1_n_7\ : STD_LOGIC;
  signal aMinusB_carry_i_1_n_0 : STD_LOGIC;
  signal aMinusB_carry_i_2_n_0 : STD_LOGIC;
  signal aMinusB_carry_i_3_n_0 : STD_LOGIC;
  signal aMinusB_carry_i_4_n_0 : STD_LOGIC;
  signal aMinusB_carry_i_5_n_0 : STD_LOGIC;
  signal aMinusB_carry_i_6_n_0 : STD_LOGIC;
  signal aMinusB_carry_i_7_n_0 : STD_LOGIC;
  signal aMinusB_carry_i_8_n_0 : STD_LOGIC;
  signal aMinusB_carry_n_0 : STD_LOGIC;
  signal aMinusB_carry_n_1 : STD_LOGIC;
  signal aMinusB_carry_n_2 : STD_LOGIC;
  signal aMinusB_carry_n_3 : STD_LOGIC;
  signal aMinusB_carry_n_4 : STD_LOGIC;
  signal aMinusB_carry_n_5 : STD_LOGIC;
  signal aMinusB_carry_n_6 : STD_LOGIC;
  signal aMinusB_carry_n_7 : STD_LOGIC;
  signal aMinusBtimesD0_n_100 : STD_LOGIC;
  signal aMinusBtimesD0_n_101 : STD_LOGIC;
  signal aMinusBtimesD0_n_102 : STD_LOGIC;
  signal aMinusBtimesD0_n_103 : STD_LOGIC;
  signal aMinusBtimesD0_n_104 : STD_LOGIC;
  signal aMinusBtimesD0_n_105 : STD_LOGIC;
  signal aMinusBtimesD0_n_106 : STD_LOGIC;
  signal aMinusBtimesD0_n_107 : STD_LOGIC;
  signal aMinusBtimesD0_n_108 : STD_LOGIC;
  signal aMinusBtimesD0_n_109 : STD_LOGIC;
  signal aMinusBtimesD0_n_110 : STD_LOGIC;
  signal aMinusBtimesD0_n_111 : STD_LOGIC;
  signal aMinusBtimesD0_n_112 : STD_LOGIC;
  signal aMinusBtimesD0_n_113 : STD_LOGIC;
  signal aMinusBtimesD0_n_114 : STD_LOGIC;
  signal aMinusBtimesD0_n_115 : STD_LOGIC;
  signal aMinusBtimesD0_n_116 : STD_LOGIC;
  signal aMinusBtimesD0_n_117 : STD_LOGIC;
  signal aMinusBtimesD0_n_118 : STD_LOGIC;
  signal aMinusBtimesD0_n_119 : STD_LOGIC;
  signal aMinusBtimesD0_n_120 : STD_LOGIC;
  signal aMinusBtimesD0_n_121 : STD_LOGIC;
  signal aMinusBtimesD0_n_122 : STD_LOGIC;
  signal aMinusBtimesD0_n_123 : STD_LOGIC;
  signal aMinusBtimesD0_n_124 : STD_LOGIC;
  signal aMinusBtimesD0_n_125 : STD_LOGIC;
  signal aMinusBtimesD0_n_126 : STD_LOGIC;
  signal aMinusBtimesD0_n_127 : STD_LOGIC;
  signal aMinusBtimesD0_n_128 : STD_LOGIC;
  signal aMinusBtimesD0_n_129 : STD_LOGIC;
  signal aMinusBtimesD0_n_130 : STD_LOGIC;
  signal aMinusBtimesD0_n_131 : STD_LOGIC;
  signal aMinusBtimesD0_n_132 : STD_LOGIC;
  signal aMinusBtimesD0_n_133 : STD_LOGIC;
  signal aMinusBtimesD0_n_134 : STD_LOGIC;
  signal aMinusBtimesD0_n_135 : STD_LOGIC;
  signal aMinusBtimesD0_n_136 : STD_LOGIC;
  signal aMinusBtimesD0_n_137 : STD_LOGIC;
  signal aMinusBtimesD0_n_138 : STD_LOGIC;
  signal aMinusBtimesD0_n_139 : STD_LOGIC;
  signal aMinusBtimesD0_n_140 : STD_LOGIC;
  signal aMinusBtimesD0_n_141 : STD_LOGIC;
  signal aMinusBtimesD0_n_142 : STD_LOGIC;
  signal aMinusBtimesD0_n_143 : STD_LOGIC;
  signal aMinusBtimesD0_n_144 : STD_LOGIC;
  signal aMinusBtimesD0_n_145 : STD_LOGIC;
  signal aMinusBtimesD0_n_146 : STD_LOGIC;
  signal aMinusBtimesD0_n_147 : STD_LOGIC;
  signal aMinusBtimesD0_n_148 : STD_LOGIC;
  signal aMinusBtimesD0_n_149 : STD_LOGIC;
  signal aMinusBtimesD0_n_150 : STD_LOGIC;
  signal aMinusBtimesD0_n_151 : STD_LOGIC;
  signal aMinusBtimesD0_n_152 : STD_LOGIC;
  signal aMinusBtimesD0_n_153 : STD_LOGIC;
  signal aMinusBtimesD0_n_58 : STD_LOGIC;
  signal aMinusBtimesD0_n_59 : STD_LOGIC;
  signal aMinusBtimesD0_n_60 : STD_LOGIC;
  signal aMinusBtimesD0_n_61 : STD_LOGIC;
  signal aMinusBtimesD0_n_62 : STD_LOGIC;
  signal aMinusBtimesD0_n_63 : STD_LOGIC;
  signal aMinusBtimesD0_n_64 : STD_LOGIC;
  signal aMinusBtimesD0_n_65 : STD_LOGIC;
  signal aMinusBtimesD0_n_66 : STD_LOGIC;
  signal aMinusBtimesD0_n_67 : STD_LOGIC;
  signal aMinusBtimesD0_n_68 : STD_LOGIC;
  signal aMinusBtimesD0_n_69 : STD_LOGIC;
  signal aMinusBtimesD0_n_70 : STD_LOGIC;
  signal aMinusBtimesD0_n_71 : STD_LOGIC;
  signal aMinusBtimesD0_n_72 : STD_LOGIC;
  signal aMinusBtimesD0_n_73 : STD_LOGIC;
  signal aMinusBtimesD0_n_74 : STD_LOGIC;
  signal aMinusBtimesD0_n_75 : STD_LOGIC;
  signal aMinusBtimesD0_n_76 : STD_LOGIC;
  signal aMinusBtimesD0_n_77 : STD_LOGIC;
  signal aMinusBtimesD0_n_78 : STD_LOGIC;
  signal aMinusBtimesD0_n_79 : STD_LOGIC;
  signal aMinusBtimesD0_n_80 : STD_LOGIC;
  signal aMinusBtimesD0_n_81 : STD_LOGIC;
  signal aMinusBtimesD0_n_82 : STD_LOGIC;
  signal aMinusBtimesD0_n_83 : STD_LOGIC;
  signal aMinusBtimesD0_n_84 : STD_LOGIC;
  signal aMinusBtimesD0_n_85 : STD_LOGIC;
  signal aMinusBtimesD0_n_86 : STD_LOGIC;
  signal aMinusBtimesD0_n_87 : STD_LOGIC;
  signal aMinusBtimesD0_n_88 : STD_LOGIC;
  signal aMinusBtimesD0_n_89 : STD_LOGIC;
  signal aMinusBtimesD0_n_90 : STD_LOGIC;
  signal aMinusBtimesD0_n_91 : STD_LOGIC;
  signal aMinusBtimesD0_n_92 : STD_LOGIC;
  signal aMinusBtimesD0_n_93 : STD_LOGIC;
  signal aMinusBtimesD0_n_94 : STD_LOGIC;
  signal aMinusBtimesD0_n_95 : STD_LOGIC;
  signal aMinusBtimesD0_n_96 : STD_LOGIC;
  signal aMinusBtimesD0_n_97 : STD_LOGIC;
  signal aMinusBtimesD0_n_98 : STD_LOGIC;
  signal aMinusBtimesD0_n_99 : STD_LOGIC;
  signal bottomI_out0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \bottomI_out[15]_i_11_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_12_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_13_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_14_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_15_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_16_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_17_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_18_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_6_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_7_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_8_n_0\ : STD_LOGIC;
  signal \bottomI_out[15]_i_9_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_11_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_12_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_13_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_14_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_15_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_16_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_17_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_18_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_2_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_3_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_4_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_5_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_6_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_7_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_8_n_0\ : STD_LOGIC;
  signal \bottomI_out[23]_i_9_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_11_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_12_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_13_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_14_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_15_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_16_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_17_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_18_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_6_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_7_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_8_n_0\ : STD_LOGIC;
  signal \bottomI_out[7]_i_9_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_10_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \bottomI_out_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal bottomR_out0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \bottomR_out[15]_i_10_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_11_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_12_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_13_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_14_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_15_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_16_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_17_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_19_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_20_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_21_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_22_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_23_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_24_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_25_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_26_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_6__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_7__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_8__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[15]_i_9__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_10_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_11_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_12_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_13_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_14_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_15_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_16_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_18_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_19_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_20_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_21_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_22_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_23_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_24_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_25_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_3__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_4__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_5__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_6__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_7__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_8__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[23]_i_9_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_10_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_11_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_12_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_13_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_14_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_15_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_16_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_17_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_19_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_20_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_21_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_22_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_23_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_24_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_25_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_26_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \bottomR_out[7]_i_9__2_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_18_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_17_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_17_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_17_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_17_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_17_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_17_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_17_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_18_n_7\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \bottomR_out_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal cMinusD : STD_LOGIC_VECTOR ( 23 downto 2 );
  signal \cMinusD_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_1\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_2\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_3\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_4\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_5\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_6\ : STD_LOGIC;
  signal \cMinusD_carry__0_n_7\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \cMinusD_carry__1_n_3\ : STD_LOGIC;
  signal \cMinusD_carry__1_n_4\ : STD_LOGIC;
  signal \cMinusD_carry__1_n_5\ : STD_LOGIC;
  signal \cMinusD_carry__1_n_6\ : STD_LOGIC;
  signal \cMinusD_carry__1_n_7\ : STD_LOGIC;
  signal cMinusD_carry_i_1_n_0 : STD_LOGIC;
  signal \cMinusD_carry_i_2__2_n_0\ : STD_LOGIC;
  signal cMinusD_carry_i_3_n_0 : STD_LOGIC;
  signal cMinusD_carry_i_4_n_0 : STD_LOGIC;
  signal \cMinusD_carry_i_5__2_n_0\ : STD_LOGIC;
  signal cMinusD_carry_i_6_n_0 : STD_LOGIC;
  signal \cMinusD_carry_i_7__2_n_0\ : STD_LOGIC;
  signal cMinusD_carry_n_0 : STD_LOGIC;
  signal cMinusD_carry_n_1 : STD_LOGIC;
  signal cMinusD_carry_n_2 : STD_LOGIC;
  signal cMinusD_carry_n_3 : STD_LOGIC;
  signal cMinusD_carry_n_4 : STD_LOGIC;
  signal cMinusD_carry_n_5 : STD_LOGIC;
  signal cMinusD_carry_n_6 : STD_LOGIC;
  signal cMinusD_carry_n_7 : STD_LOGIC;
  signal cMinusDtimesA : STD_LOGIC;
  signal cMinusDtimesA0_i_28_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_29_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_30_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_31_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_32_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_33_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_34_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_35_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_36_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_37_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_38_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_39_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_40_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_41_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_42_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_43_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_44_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_45_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_46_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_47_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_48_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_49_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_50_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_i_51_n_0 : STD_LOGIC;
  signal cMinusDtimesA0_n_100 : STD_LOGIC;
  signal cMinusDtimesA0_n_101 : STD_LOGIC;
  signal cMinusDtimesA0_n_102 : STD_LOGIC;
  signal cMinusDtimesA0_n_103 : STD_LOGIC;
  signal cMinusDtimesA0_n_104 : STD_LOGIC;
  signal cMinusDtimesA0_n_105 : STD_LOGIC;
  signal cMinusDtimesA0_n_106 : STD_LOGIC;
  signal cMinusDtimesA0_n_107 : STD_LOGIC;
  signal cMinusDtimesA0_n_108 : STD_LOGIC;
  signal cMinusDtimesA0_n_109 : STD_LOGIC;
  signal cMinusDtimesA0_n_110 : STD_LOGIC;
  signal cMinusDtimesA0_n_111 : STD_LOGIC;
  signal cMinusDtimesA0_n_112 : STD_LOGIC;
  signal cMinusDtimesA0_n_113 : STD_LOGIC;
  signal cMinusDtimesA0_n_114 : STD_LOGIC;
  signal cMinusDtimesA0_n_115 : STD_LOGIC;
  signal cMinusDtimesA0_n_116 : STD_LOGIC;
  signal cMinusDtimesA0_n_117 : STD_LOGIC;
  signal cMinusDtimesA0_n_118 : STD_LOGIC;
  signal cMinusDtimesA0_n_119 : STD_LOGIC;
  signal cMinusDtimesA0_n_120 : STD_LOGIC;
  signal cMinusDtimesA0_n_121 : STD_LOGIC;
  signal cMinusDtimesA0_n_122 : STD_LOGIC;
  signal cMinusDtimesA0_n_123 : STD_LOGIC;
  signal cMinusDtimesA0_n_124 : STD_LOGIC;
  signal cMinusDtimesA0_n_125 : STD_LOGIC;
  signal cMinusDtimesA0_n_126 : STD_LOGIC;
  signal cMinusDtimesA0_n_127 : STD_LOGIC;
  signal cMinusDtimesA0_n_128 : STD_LOGIC;
  signal cMinusDtimesA0_n_129 : STD_LOGIC;
  signal cMinusDtimesA0_n_130 : STD_LOGIC;
  signal cMinusDtimesA0_n_131 : STD_LOGIC;
  signal cMinusDtimesA0_n_132 : STD_LOGIC;
  signal cMinusDtimesA0_n_133 : STD_LOGIC;
  signal cMinusDtimesA0_n_134 : STD_LOGIC;
  signal cMinusDtimesA0_n_135 : STD_LOGIC;
  signal cMinusDtimesA0_n_136 : STD_LOGIC;
  signal cMinusDtimesA0_n_137 : STD_LOGIC;
  signal cMinusDtimesA0_n_138 : STD_LOGIC;
  signal cMinusDtimesA0_n_139 : STD_LOGIC;
  signal cMinusDtimesA0_n_140 : STD_LOGIC;
  signal cMinusDtimesA0_n_141 : STD_LOGIC;
  signal cMinusDtimesA0_n_142 : STD_LOGIC;
  signal cMinusDtimesA0_n_143 : STD_LOGIC;
  signal cMinusDtimesA0_n_144 : STD_LOGIC;
  signal cMinusDtimesA0_n_145 : STD_LOGIC;
  signal cMinusDtimesA0_n_146 : STD_LOGIC;
  signal cMinusDtimesA0_n_147 : STD_LOGIC;
  signal cMinusDtimesA0_n_148 : STD_LOGIC;
  signal cMinusDtimesA0_n_149 : STD_LOGIC;
  signal cMinusDtimesA0_n_150 : STD_LOGIC;
  signal cMinusDtimesA0_n_151 : STD_LOGIC;
  signal cMinusDtimesA0_n_152 : STD_LOGIC;
  signal cMinusDtimesA0_n_153 : STD_LOGIC;
  signal cMinusDtimesA0_n_58 : STD_LOGIC;
  signal cMinusDtimesA0_n_59 : STD_LOGIC;
  signal cMinusDtimesA0_n_60 : STD_LOGIC;
  signal cMinusDtimesA0_n_61 : STD_LOGIC;
  signal cMinusDtimesA0_n_62 : STD_LOGIC;
  signal cMinusDtimesA0_n_63 : STD_LOGIC;
  signal cMinusDtimesA0_n_64 : STD_LOGIC;
  signal cMinusDtimesA0_n_65 : STD_LOGIC;
  signal cMinusDtimesA0_n_66 : STD_LOGIC;
  signal cMinusDtimesA0_n_67 : STD_LOGIC;
  signal cMinusDtimesA0_n_68 : STD_LOGIC;
  signal cMinusDtimesA0_n_69 : STD_LOGIC;
  signal cMinusDtimesA0_n_70 : STD_LOGIC;
  signal cMinusDtimesA0_n_71 : STD_LOGIC;
  signal cMinusDtimesA0_n_72 : STD_LOGIC;
  signal cMinusDtimesA0_n_73 : STD_LOGIC;
  signal cMinusDtimesA0_n_74 : STD_LOGIC;
  signal cMinusDtimesA0_n_75 : STD_LOGIC;
  signal cMinusDtimesA0_n_76 : STD_LOGIC;
  signal cMinusDtimesA0_n_77 : STD_LOGIC;
  signal cMinusDtimesA0_n_78 : STD_LOGIC;
  signal cMinusDtimesA0_n_79 : STD_LOGIC;
  signal cMinusDtimesA0_n_80 : STD_LOGIC;
  signal cMinusDtimesA0_n_81 : STD_LOGIC;
  signal cMinusDtimesA0_n_82 : STD_LOGIC;
  signal cMinusDtimesA0_n_83 : STD_LOGIC;
  signal cMinusDtimesA0_n_84 : STD_LOGIC;
  signal cMinusDtimesA0_n_85 : STD_LOGIC;
  signal cMinusDtimesA0_n_86 : STD_LOGIC;
  signal cMinusDtimesA0_n_87 : STD_LOGIC;
  signal cMinusDtimesA0_n_88 : STD_LOGIC;
  signal cMinusDtimesA0_n_89 : STD_LOGIC;
  signal cMinusDtimesA0_n_90 : STD_LOGIC;
  signal cMinusDtimesA0_n_91 : STD_LOGIC;
  signal cMinusDtimesA0_n_92 : STD_LOGIC;
  signal cMinusDtimesA0_n_93 : STD_LOGIC;
  signal cMinusDtimesA0_n_94 : STD_LOGIC;
  signal cMinusDtimesA0_n_95 : STD_LOGIC;
  signal cMinusDtimesA0_n_96 : STD_LOGIC;
  signal cMinusDtimesA0_n_97 : STD_LOGIC;
  signal cMinusDtimesA0_n_98 : STD_LOGIC;
  signal cMinusDtimesA0_n_99 : STD_LOGIC;
  signal cPlusD : STD_LOGIC_VECTOR ( 23 downto 2 );
  signal cPlusDtimesB0_i_1_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_1_n_1 : STD_LOGIC;
  signal cPlusDtimesB0_i_1_n_2 : STD_LOGIC;
  signal cPlusDtimesB0_i_1_n_3 : STD_LOGIC;
  signal cPlusDtimesB0_i_1_n_4 : STD_LOGIC;
  signal cPlusDtimesB0_i_1_n_5 : STD_LOGIC;
  signal cPlusDtimesB0_i_1_n_6 : STD_LOGIC;
  signal cPlusDtimesB0_i_1_n_7 : STD_LOGIC;
  signal \cPlusDtimesB0_i_27__0_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_28__0_n_0\ : STD_LOGIC;
  signal \cPlusDtimesB0_i_29__0_n_0\ : STD_LOGIC;
  signal cPlusDtimesB0_i_2_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_2_n_1 : STD_LOGIC;
  signal cPlusDtimesB0_i_2_n_2 : STD_LOGIC;
  signal cPlusDtimesB0_i_2_n_3 : STD_LOGIC;
  signal cPlusDtimesB0_i_2_n_4 : STD_LOGIC;
  signal cPlusDtimesB0_i_2_n_5 : STD_LOGIC;
  signal cPlusDtimesB0_i_2_n_6 : STD_LOGIC;
  signal cPlusDtimesB0_i_2_n_7 : STD_LOGIC;
  signal cPlusDtimesB0_i_30_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_31_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_32_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_33_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_34_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_35_n_0 : STD_LOGIC;
  signal \cPlusDtimesB0_i_36__1_n_0\ : STD_LOGIC;
  signal cPlusDtimesB0_i_37_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_39_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_40_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_41_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_42_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_43_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_44_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_45_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_46_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_47_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_48_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_49_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_50_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_51_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_52_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_53_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_54_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_55_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_56_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_57_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_58_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_59_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_60_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_61_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_i_62_n_0 : STD_LOGIC;
  signal cPlusDtimesB0_n_100 : STD_LOGIC;
  signal cPlusDtimesB0_n_101 : STD_LOGIC;
  signal cPlusDtimesB0_n_102 : STD_LOGIC;
  signal cPlusDtimesB0_n_103 : STD_LOGIC;
  signal cPlusDtimesB0_n_104 : STD_LOGIC;
  signal cPlusDtimesB0_n_105 : STD_LOGIC;
  signal cPlusDtimesB0_n_106 : STD_LOGIC;
  signal cPlusDtimesB0_n_107 : STD_LOGIC;
  signal cPlusDtimesB0_n_108 : STD_LOGIC;
  signal cPlusDtimesB0_n_109 : STD_LOGIC;
  signal cPlusDtimesB0_n_110 : STD_LOGIC;
  signal cPlusDtimesB0_n_111 : STD_LOGIC;
  signal cPlusDtimesB0_n_112 : STD_LOGIC;
  signal cPlusDtimesB0_n_113 : STD_LOGIC;
  signal cPlusDtimesB0_n_114 : STD_LOGIC;
  signal cPlusDtimesB0_n_115 : STD_LOGIC;
  signal cPlusDtimesB0_n_116 : STD_LOGIC;
  signal cPlusDtimesB0_n_117 : STD_LOGIC;
  signal cPlusDtimesB0_n_118 : STD_LOGIC;
  signal cPlusDtimesB0_n_119 : STD_LOGIC;
  signal cPlusDtimesB0_n_120 : STD_LOGIC;
  signal cPlusDtimesB0_n_121 : STD_LOGIC;
  signal cPlusDtimesB0_n_122 : STD_LOGIC;
  signal cPlusDtimesB0_n_123 : STD_LOGIC;
  signal cPlusDtimesB0_n_124 : STD_LOGIC;
  signal cPlusDtimesB0_n_125 : STD_LOGIC;
  signal cPlusDtimesB0_n_126 : STD_LOGIC;
  signal cPlusDtimesB0_n_127 : STD_LOGIC;
  signal cPlusDtimesB0_n_128 : STD_LOGIC;
  signal cPlusDtimesB0_n_129 : STD_LOGIC;
  signal cPlusDtimesB0_n_130 : STD_LOGIC;
  signal cPlusDtimesB0_n_131 : STD_LOGIC;
  signal cPlusDtimesB0_n_132 : STD_LOGIC;
  signal cPlusDtimesB0_n_133 : STD_LOGIC;
  signal cPlusDtimesB0_n_134 : STD_LOGIC;
  signal cPlusDtimesB0_n_135 : STD_LOGIC;
  signal cPlusDtimesB0_n_136 : STD_LOGIC;
  signal cPlusDtimesB0_n_137 : STD_LOGIC;
  signal cPlusDtimesB0_n_138 : STD_LOGIC;
  signal cPlusDtimesB0_n_139 : STD_LOGIC;
  signal cPlusDtimesB0_n_140 : STD_LOGIC;
  signal cPlusDtimesB0_n_141 : STD_LOGIC;
  signal cPlusDtimesB0_n_142 : STD_LOGIC;
  signal cPlusDtimesB0_n_143 : STD_LOGIC;
  signal cPlusDtimesB0_n_144 : STD_LOGIC;
  signal cPlusDtimesB0_n_145 : STD_LOGIC;
  signal cPlusDtimesB0_n_146 : STD_LOGIC;
  signal cPlusDtimesB0_n_147 : STD_LOGIC;
  signal cPlusDtimesB0_n_148 : STD_LOGIC;
  signal cPlusDtimesB0_n_149 : STD_LOGIC;
  signal cPlusDtimesB0_n_150 : STD_LOGIC;
  signal cPlusDtimesB0_n_151 : STD_LOGIC;
  signal cPlusDtimesB0_n_152 : STD_LOGIC;
  signal cPlusDtimesB0_n_153 : STD_LOGIC;
  signal cPlusDtimesB0_n_58 : STD_LOGIC;
  signal cPlusDtimesB0_n_59 : STD_LOGIC;
  signal cPlusDtimesB0_n_60 : STD_LOGIC;
  signal cPlusDtimesB0_n_61 : STD_LOGIC;
  signal cPlusDtimesB0_n_62 : STD_LOGIC;
  signal cPlusDtimesB0_n_63 : STD_LOGIC;
  signal cPlusDtimesB0_n_64 : STD_LOGIC;
  signal cPlusDtimesB0_n_65 : STD_LOGIC;
  signal cPlusDtimesB0_n_66 : STD_LOGIC;
  signal cPlusDtimesB0_n_67 : STD_LOGIC;
  signal cPlusDtimesB0_n_68 : STD_LOGIC;
  signal cPlusDtimesB0_n_69 : STD_LOGIC;
  signal cPlusDtimesB0_n_70 : STD_LOGIC;
  signal cPlusDtimesB0_n_71 : STD_LOGIC;
  signal cPlusDtimesB0_n_72 : STD_LOGIC;
  signal cPlusDtimesB0_n_73 : STD_LOGIC;
  signal cPlusDtimesB0_n_74 : STD_LOGIC;
  signal cPlusDtimesB0_n_75 : STD_LOGIC;
  signal cPlusDtimesB0_n_76 : STD_LOGIC;
  signal cPlusDtimesB0_n_77 : STD_LOGIC;
  signal cPlusDtimesB0_n_78 : STD_LOGIC;
  signal cPlusDtimesB0_n_79 : STD_LOGIC;
  signal cPlusDtimesB0_n_80 : STD_LOGIC;
  signal cPlusDtimesB0_n_81 : STD_LOGIC;
  signal cPlusDtimesB0_n_82 : STD_LOGIC;
  signal cPlusDtimesB0_n_83 : STD_LOGIC;
  signal cPlusDtimesB0_n_84 : STD_LOGIC;
  signal cPlusDtimesB0_n_85 : STD_LOGIC;
  signal cPlusDtimesB0_n_86 : STD_LOGIC;
  signal cPlusDtimesB0_n_87 : STD_LOGIC;
  signal cPlusDtimesB0_n_88 : STD_LOGIC;
  signal cPlusDtimesB0_n_89 : STD_LOGIC;
  signal cPlusDtimesB0_n_90 : STD_LOGIC;
  signal cPlusDtimesB0_n_91 : STD_LOGIC;
  signal cPlusDtimesB0_n_92 : STD_LOGIC;
  signal cPlusDtimesB0_n_93 : STD_LOGIC;
  signal cPlusDtimesB0_n_94 : STD_LOGIC;
  signal cPlusDtimesB0_n_95 : STD_LOGIC;
  signal cPlusDtimesB0_n_96 : STD_LOGIC;
  signal cPlusDtimesB0_n_97 : STD_LOGIC;
  signal cPlusDtimesB0_n_98 : STD_LOGIC;
  signal cPlusDtimesB0_n_99 : STD_LOGIC;
  signal cPlusDtimesB_reg_i_1_n_3 : STD_LOGIC;
  signal cPlusDtimesB_reg_i_1_n_4 : STD_LOGIC;
  signal cPlusDtimesB_reg_i_1_n_5 : STD_LOGIC;
  signal cPlusDtimesB_reg_i_1_n_6 : STD_LOGIC;
  signal cPlusDtimesB_reg_i_1_n_7 : STD_LOGIC;
  signal cPlusDtimesB_reg_i_2_n_0 : STD_LOGIC;
  signal cPlusDtimesB_reg_i_3_n_0 : STD_LOGIC;
  signal cPlusDtimesB_reg_i_4_n_0 : STD_LOGIC;
  signal cPlusDtimesB_reg_i_5_n_0 : STD_LOGIC;
  signal cPlusDtimesB_reg_i_6_n_0 : STD_LOGIC;
  signal cPlusDtimesB_reg_i_7_n_0 : STD_LOGIC;
  signal common : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^dataq_reg[4][23]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal lastStartState : STD_LOGIC;
  signal \mul/_n_0\ : STD_LOGIC;
  signal mulOutI : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal mulOutR : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^mulready\ : STD_LOGIC;
  signal outi0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \outi_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \outi_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \outi_carry__0_n_0\ : STD_LOGIC;
  signal \outi_carry__0_n_1\ : STD_LOGIC;
  signal \outi_carry__0_n_2\ : STD_LOGIC;
  signal \outi_carry__0_n_3\ : STD_LOGIC;
  signal \outi_carry__0_n_4\ : STD_LOGIC;
  signal \outi_carry__0_n_5\ : STD_LOGIC;
  signal \outi_carry__0_n_6\ : STD_LOGIC;
  signal \outi_carry__0_n_7\ : STD_LOGIC;
  signal \outi_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \outi_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \outi_carry__1_n_1\ : STD_LOGIC;
  signal \outi_carry__1_n_2\ : STD_LOGIC;
  signal \outi_carry__1_n_3\ : STD_LOGIC;
  signal \outi_carry__1_n_4\ : STD_LOGIC;
  signal \outi_carry__1_n_5\ : STD_LOGIC;
  signal \outi_carry__1_n_6\ : STD_LOGIC;
  signal \outi_carry__1_n_7\ : STD_LOGIC;
  signal outi_carry_i_1_n_0 : STD_LOGIC;
  signal outi_carry_i_2_n_0 : STD_LOGIC;
  signal outi_carry_i_3_n_0 : STD_LOGIC;
  signal outi_carry_i_4_n_0 : STD_LOGIC;
  signal outi_carry_i_5_n_0 : STD_LOGIC;
  signal outi_carry_i_6_n_0 : STD_LOGIC;
  signal outi_carry_i_7_n_0 : STD_LOGIC;
  signal outi_carry_i_8_n_0 : STD_LOGIC;
  signal outi_carry_n_0 : STD_LOGIC;
  signal outi_carry_n_1 : STD_LOGIC;
  signal outi_carry_n_2 : STD_LOGIC;
  signal outi_carry_n_3 : STD_LOGIC;
  signal outi_carry_n_4 : STD_LOGIC;
  signal outi_carry_n_5 : STD_LOGIC;
  signal outi_carry_n_6 : STD_LOGIC;
  signal outi_carry_n_7 : STD_LOGIC;
  signal outr0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \outr_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \outr_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \outr_carry__0_n_0\ : STD_LOGIC;
  signal \outr_carry__0_n_1\ : STD_LOGIC;
  signal \outr_carry__0_n_2\ : STD_LOGIC;
  signal \outr_carry__0_n_3\ : STD_LOGIC;
  signal \outr_carry__0_n_4\ : STD_LOGIC;
  signal \outr_carry__0_n_5\ : STD_LOGIC;
  signal \outr_carry__0_n_6\ : STD_LOGIC;
  signal \outr_carry__0_n_7\ : STD_LOGIC;
  signal \outr_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \outr_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \outr_carry__1_n_1\ : STD_LOGIC;
  signal \outr_carry__1_n_2\ : STD_LOGIC;
  signal \outr_carry__1_n_3\ : STD_LOGIC;
  signal \outr_carry__1_n_4\ : STD_LOGIC;
  signal \outr_carry__1_n_5\ : STD_LOGIC;
  signal \outr_carry__1_n_6\ : STD_LOGIC;
  signal \outr_carry__1_n_7\ : STD_LOGIC;
  signal outr_carry_i_1_n_0 : STD_LOGIC;
  signal outr_carry_i_2_n_0 : STD_LOGIC;
  signal outr_carry_i_3_n_0 : STD_LOGIC;
  signal outr_carry_i_4_n_0 : STD_LOGIC;
  signal outr_carry_i_5_n_0 : STD_LOGIC;
  signal outr_carry_i_6_n_0 : STD_LOGIC;
  signal outr_carry_i_7_n_0 : STD_LOGIC;
  signal outr_carry_i_8_n_0 : STD_LOGIC;
  signal outr_carry_n_0 : STD_LOGIC;
  signal outr_carry_n_1 : STD_LOGIC;
  signal outr_carry_n_2 : STD_LOGIC;
  signal outr_carry_n_3 : STD_LOGIC;
  signal outr_carry_n_4 : STD_LOGIC;
  signal outr_carry_n_5 : STD_LOGIC;
  signal outr_carry_n_6 : STD_LOGIC;
  signal outr_carry_n_7 : STD_LOGIC;
  signal \^partialfftsizebit_reg[0]\ : STD_LOGIC;
  signal \^partialfftsizebit_reg[0]_0\ : STD_LOGIC;
  signal \^partialfftsizebit_reg[0]_1\ : STD_LOGIC;
  signal \^partialfftsizebit_reg[3]\ : STD_LOGIC;
  signal \^ready0\ : STD_LOGIC;
  signal ready0_0 : STD_LOGIC;
  signal ready_i_1_n_0 : STD_LOGIC;
  signal \topI_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_6_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_7_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_8_n_0\ : STD_LOGIC;
  signal \topI_out[15]_i_9_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_2_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_3_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_4_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_5_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_6_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_7_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_8_n_0\ : STD_LOGIC;
  signal \topI_out[23]_i_9_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_6_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_7_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_8_n_0\ : STD_LOGIC;
  signal \topI_out[7]_i_9_n_0\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \topI_out_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \topI_out_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \topI_out_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \topR_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_6_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_7_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_8_n_0\ : STD_LOGIC;
  signal \topR_out[15]_i_9_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_10_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_3_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_4_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_5_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_6_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_7_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_8_n_0\ : STD_LOGIC;
  signal \topR_out[23]_i_9_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_6_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_7_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_8_n_0\ : STD_LOGIC;
  signal \topR_out[7]_i_9_n_0\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \topR_out_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \topR_out_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \topR_out_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_aMinusB_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_aMinusBtimesD0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_aMinusBtimesD0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_aMinusBtimesD0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aMinusBtimesD0_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_aMinusBtimesD_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aMinusBtimesD_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_aMinusBtimesD_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_aMinusBtimesD_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aMinusBtimesD_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_aMinusBtimesD_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_aMinusBtimesD_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_bottomI_out_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_bottomI_out_reg[23]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_bottomR_out_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_bottomR_out_reg[23]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_cMinusD_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_cMinusD_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_cMinusDtimesA0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cMinusDtimesA0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cMinusDtimesA0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cMinusDtimesA0_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_cMinusDtimesA_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cMinusDtimesA_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cMinusDtimesA_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cMinusDtimesA_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cMinusDtimesA_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_cMinusDtimesA_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_cMinusDtimesA_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_cPlusDtimesB0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cPlusDtimesB0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cPlusDtimesB0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cPlusDtimesB0_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_cPlusDtimesB_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cPlusDtimesB_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cPlusDtimesB_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cPlusDtimesB_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cPlusDtimesB_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_cPlusDtimesB_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_cPlusDtimesB_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_cPlusDtimesB_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_cPlusDtimesB_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_outi_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_outr_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_topI_out_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_topR_out_reg[23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "IDLE:001,REAL_MUL:010,IMAG_MUL:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "IDLE:001,REAL_MUL:010,IMAG_MUL:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "IDLE:001,REAL_MUL:010,IMAG_MUL:100,";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of aMinusB_carry : label is 35;
  attribute ADDER_THRESHOLD of \aMinusB_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \aMinusB_carry__1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of aMinusBtimesD0 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of aMinusBtimesD0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of aMinusBtimesD_reg : label is "yes";
  attribute ADDER_THRESHOLD of \bottomI_out_reg[15]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomI_out_reg[23]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomI_out_reg[7]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomR_out_reg[15]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomR_out_reg[23]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \bottomR_out_reg[7]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of cMinusD_carry : label is 35;
  attribute ADDER_THRESHOLD of \cMinusD_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \cMinusD_carry__1\ : label is 35;
  attribute KEEP_HIERARCHY of cMinusDtimesA0 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of cMinusDtimesA0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of cMinusDtimesA_reg : label is "yes";
  attribute KEEP_HIERARCHY of cPlusDtimesB0 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of cPlusDtimesB0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of cPlusDtimesB0_i_1 : label is 35;
  attribute ADDER_THRESHOLD of cPlusDtimesB0_i_2 : label is 35;
  attribute KEEP_HIERARCHY of cPlusDtimesB_reg : label is "yes";
  attribute ADDER_THRESHOLD of cPlusDtimesB_reg_i_1 : label is 35;
  attribute ADDER_THRESHOLD of outi_carry : label is 35;
  attribute ADDER_THRESHOLD of \outi_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \outi_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of outr_carry : label is 35;
  attribute ADDER_THRESHOLD of \outr_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \outr_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \topI_out_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \topI_out_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \topI_out_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \topR_out_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \topR_out_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \topR_out_reg[7]_i_1\ : label is 35;
begin
  A(23 downto 0) <= \^a\(23 downto 0);
  \dataQ_reg[4][23]\(23 downto 0) <= \^dataq_reg[4][23]\(23 downto 0);
  mulReady <= \^mulready\;
  \partialFftSizeBit_reg[0]\ <= \^partialfftsizebit_reg[0]\;
  \partialFftSizeBit_reg[0]_0\ <= \^partialfftsizebit_reg[0]_0\;
  \partialFftSizeBit_reg[0]_1\ <= \^partialfftsizebit_reg[0]_1\;
  \partialFftSizeBit_reg[3]\ <= \^partialfftsizebit_reg[3]\;
  ready0 <= \^ready0\;
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \mul/_n_0\,
      D => ready0_0,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \mul/_n_0\,
      D => \FSM_onehot_state_reg_n_0_[0]\,
      Q => cMinusDtimesA,
      R => '0'
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \mul/_n_0\,
      D => cMinusDtimesA,
      Q => ready0_0,
      R => '0'
    );
aMinusB_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => aMinusB_carry_n_0,
      CO(6) => aMinusB_carry_n_1,
      CO(5) => aMinusB_carry_n_2,
      CO(4) => aMinusB_carry_n_3,
      CO(3) => aMinusB_carry_n_4,
      CO(2) => aMinusB_carry_n_5,
      CO(1) => aMinusB_carry_n_6,
      CO(0) => aMinusB_carry_n_7,
      DI(7 downto 0) => \aMinusB_carry__1_0\(7 downto 0),
      O(7 downto 0) => aMinusB(7 downto 0),
      S(7) => aMinusB_carry_i_1_n_0,
      S(6) => aMinusB_carry_i_2_n_0,
      S(5) => aMinusB_carry_i_3_n_0,
      S(4) => aMinusB_carry_i_4_n_0,
      S(3) => aMinusB_carry_i_5_n_0,
      S(2) => aMinusB_carry_i_6_n_0,
      S(1) => aMinusB_carry_i_7_n_0,
      S(0) => aMinusB_carry_i_8_n_0
    );
\aMinusB_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => aMinusB_carry_n_0,
      CI_TOP => '0',
      CO(7) => \aMinusB_carry__0_n_0\,
      CO(6) => \aMinusB_carry__0_n_1\,
      CO(5) => \aMinusB_carry__0_n_2\,
      CO(4) => \aMinusB_carry__0_n_3\,
      CO(3) => \aMinusB_carry__0_n_4\,
      CO(2) => \aMinusB_carry__0_n_5\,
      CO(1) => \aMinusB_carry__0_n_6\,
      CO(0) => \aMinusB_carry__0_n_7\,
      DI(7 downto 0) => \aMinusB_carry__1_0\(15 downto 8),
      O(7 downto 0) => aMinusB(15 downto 8),
      S(7) => \aMinusB_carry__0_i_1_n_0\,
      S(6) => \aMinusB_carry__0_i_2_n_0\,
      S(5) => \aMinusB_carry__0_i_3_n_0\,
      S(4) => \aMinusB_carry__0_i_4_n_0\,
      S(3) => \aMinusB_carry__0_i_5_n_0\,
      S(2) => \aMinusB_carry__0_i_6_n_0\,
      S(1) => \aMinusB_carry__0_i_7_n_0\,
      S(0) => \aMinusB_carry__0_i_8_n_0\
    );
\aMinusB_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(15),
      I1 => \aMinusB_carry__1_1\(15),
      O => \aMinusB_carry__0_i_1_n_0\
    );
\aMinusB_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(14),
      I1 => \aMinusB_carry__1_1\(14),
      O => \aMinusB_carry__0_i_2_n_0\
    );
\aMinusB_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(13),
      I1 => \aMinusB_carry__1_1\(13),
      O => \aMinusB_carry__0_i_3_n_0\
    );
\aMinusB_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(12),
      I1 => \aMinusB_carry__1_1\(12),
      O => \aMinusB_carry__0_i_4_n_0\
    );
\aMinusB_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(11),
      I1 => \aMinusB_carry__1_1\(11),
      O => \aMinusB_carry__0_i_5_n_0\
    );
\aMinusB_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(10),
      I1 => \aMinusB_carry__1_1\(10),
      O => \aMinusB_carry__0_i_6_n_0\
    );
\aMinusB_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(9),
      I1 => \aMinusB_carry__1_1\(9),
      O => \aMinusB_carry__0_i_7_n_0\
    );
\aMinusB_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(8),
      I1 => \aMinusB_carry__1_1\(8),
      O => \aMinusB_carry__0_i_8_n_0\
    );
\aMinusB_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \aMinusB_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_aMinusB_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \aMinusB_carry__1_n_1\,
      CO(5) => \aMinusB_carry__1_n_2\,
      CO(4) => \aMinusB_carry__1_n_3\,
      CO(3) => \aMinusB_carry__1_n_4\,
      CO(2) => \aMinusB_carry__1_n_5\,
      CO(1) => \aMinusB_carry__1_n_6\,
      CO(0) => \aMinusB_carry__1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \aMinusB_carry__1_0\(22 downto 16),
      O(7 downto 0) => aMinusB(23 downto 16),
      S(7) => \aMinusB_carry__1_i_1_n_0\,
      S(6) => \aMinusB_carry__1_i_2_n_0\,
      S(5) => \aMinusB_carry__1_i_3_n_0\,
      S(4) => \aMinusB_carry__1_i_4_n_0\,
      S(3) => \aMinusB_carry__1_i_5_n_0\,
      S(2) => \aMinusB_carry__1_i_6_n_0\,
      S(1) => \aMinusB_carry__1_i_7_n_0\,
      S(0) => \aMinusB_carry__1_i_8_n_0\
    );
\aMinusB_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(23),
      I1 => \aMinusB_carry__1_1\(23),
      O => \aMinusB_carry__1_i_1_n_0\
    );
\aMinusB_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(22),
      I1 => \aMinusB_carry__1_1\(22),
      O => \aMinusB_carry__1_i_2_n_0\
    );
\aMinusB_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(21),
      I1 => \aMinusB_carry__1_1\(21),
      O => \aMinusB_carry__1_i_3_n_0\
    );
\aMinusB_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(20),
      I1 => \aMinusB_carry__1_1\(20),
      O => \aMinusB_carry__1_i_4_n_0\
    );
\aMinusB_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(19),
      I1 => \aMinusB_carry__1_1\(19),
      O => \aMinusB_carry__1_i_5_n_0\
    );
\aMinusB_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(18),
      I1 => \aMinusB_carry__1_1\(18),
      O => \aMinusB_carry__1_i_6_n_0\
    );
\aMinusB_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(17),
      I1 => \aMinusB_carry__1_1\(17),
      O => \aMinusB_carry__1_i_7_n_0\
    );
\aMinusB_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(16),
      I1 => \aMinusB_carry__1_1\(16),
      O => \aMinusB_carry__1_i_8_n_0\
    );
aMinusB_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(7),
      I1 => \aMinusB_carry__1_1\(7),
      O => aMinusB_carry_i_1_n_0
    );
aMinusB_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(6),
      I1 => \aMinusB_carry__1_1\(6),
      O => aMinusB_carry_i_2_n_0
    );
aMinusB_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(5),
      I1 => \aMinusB_carry__1_1\(5),
      O => aMinusB_carry_i_3_n_0
    );
aMinusB_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(4),
      I1 => \aMinusB_carry__1_1\(4),
      O => aMinusB_carry_i_4_n_0
    );
aMinusB_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(3),
      I1 => \aMinusB_carry__1_1\(3),
      O => aMinusB_carry_i_5_n_0
    );
aMinusB_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(2),
      I1 => \aMinusB_carry__1_1\(2),
      O => aMinusB_carry_i_6_n_0
    );
aMinusB_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(1),
      I1 => \aMinusB_carry__1_1\(1),
      O => aMinusB_carry_i_7_n_0
    );
aMinusB_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \aMinusB_carry__1_0\(0),
      I1 => \aMinusB_carry__1_1\(0),
      O => aMinusB_carry_i_8_n_0
    );
aMinusBtimesD0: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => twiddleI(1),
      A(28) => twiddleI(1),
      A(27) => twiddleI(1),
      A(26) => twiddleI(1),
      A(25) => twiddleI(1),
      A(24) => twiddleI(1),
      A(23) => twiddleI(1),
      A(22) => twiddleI(1),
      A(21) => twiddleI(1),
      A(20) => twiddleI(1),
      A(19) => twiddleI(1),
      A(18) => twiddleI(1),
      A(17) => twiddleI(1),
      A(16) => twiddleI(1),
      A(15) => twiddleI(1),
      A(14) => twiddleI(1),
      A(13) => twiddleI(1),
      A(12) => twiddleI(1),
      A(11) => twiddleI(1),
      A(10) => twiddleI(1),
      A(9) => '0',
      A(8) => twiddleI(0),
      A(7 downto 6) => B"00",
      A(5) => twiddleI(0),
      A(4) => '0',
      A(3) => twiddleI(0),
      A(2) => twiddleI(0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_aMinusBtimesD0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => aMinusB(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_aMinusBtimesD0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_aMinusBtimesD0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_aMinusBtimesD0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_aMinusBtimesD0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_aMinusBtimesD0_OVERFLOW_UNCONNECTED,
      P(47) => aMinusBtimesD0_n_58,
      P(46) => aMinusBtimesD0_n_59,
      P(45) => aMinusBtimesD0_n_60,
      P(44) => aMinusBtimesD0_n_61,
      P(43) => aMinusBtimesD0_n_62,
      P(42) => aMinusBtimesD0_n_63,
      P(41) => aMinusBtimesD0_n_64,
      P(40) => aMinusBtimesD0_n_65,
      P(39) => aMinusBtimesD0_n_66,
      P(38) => aMinusBtimesD0_n_67,
      P(37) => aMinusBtimesD0_n_68,
      P(36) => aMinusBtimesD0_n_69,
      P(35) => aMinusBtimesD0_n_70,
      P(34) => aMinusBtimesD0_n_71,
      P(33) => aMinusBtimesD0_n_72,
      P(32) => aMinusBtimesD0_n_73,
      P(31) => aMinusBtimesD0_n_74,
      P(30) => aMinusBtimesD0_n_75,
      P(29) => aMinusBtimesD0_n_76,
      P(28) => aMinusBtimesD0_n_77,
      P(27) => aMinusBtimesD0_n_78,
      P(26) => aMinusBtimesD0_n_79,
      P(25) => aMinusBtimesD0_n_80,
      P(24) => aMinusBtimesD0_n_81,
      P(23) => aMinusBtimesD0_n_82,
      P(22) => aMinusBtimesD0_n_83,
      P(21) => aMinusBtimesD0_n_84,
      P(20) => aMinusBtimesD0_n_85,
      P(19) => aMinusBtimesD0_n_86,
      P(18) => aMinusBtimesD0_n_87,
      P(17) => aMinusBtimesD0_n_88,
      P(16) => aMinusBtimesD0_n_89,
      P(15) => aMinusBtimesD0_n_90,
      P(14) => aMinusBtimesD0_n_91,
      P(13) => aMinusBtimesD0_n_92,
      P(12) => aMinusBtimesD0_n_93,
      P(11) => aMinusBtimesD0_n_94,
      P(10) => aMinusBtimesD0_n_95,
      P(9) => aMinusBtimesD0_n_96,
      P(8) => aMinusBtimesD0_n_97,
      P(7) => aMinusBtimesD0_n_98,
      P(6) => aMinusBtimesD0_n_99,
      P(5) => aMinusBtimesD0_n_100,
      P(4) => aMinusBtimesD0_n_101,
      P(3) => aMinusBtimesD0_n_102,
      P(2) => aMinusBtimesD0_n_103,
      P(1) => aMinusBtimesD0_n_104,
      P(0) => aMinusBtimesD0_n_105,
      PATTERNBDETECT => NLW_aMinusBtimesD0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_aMinusBtimesD0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => aMinusBtimesD0_n_106,
      PCOUT(46) => aMinusBtimesD0_n_107,
      PCOUT(45) => aMinusBtimesD0_n_108,
      PCOUT(44) => aMinusBtimesD0_n_109,
      PCOUT(43) => aMinusBtimesD0_n_110,
      PCOUT(42) => aMinusBtimesD0_n_111,
      PCOUT(41) => aMinusBtimesD0_n_112,
      PCOUT(40) => aMinusBtimesD0_n_113,
      PCOUT(39) => aMinusBtimesD0_n_114,
      PCOUT(38) => aMinusBtimesD0_n_115,
      PCOUT(37) => aMinusBtimesD0_n_116,
      PCOUT(36) => aMinusBtimesD0_n_117,
      PCOUT(35) => aMinusBtimesD0_n_118,
      PCOUT(34) => aMinusBtimesD0_n_119,
      PCOUT(33) => aMinusBtimesD0_n_120,
      PCOUT(32) => aMinusBtimesD0_n_121,
      PCOUT(31) => aMinusBtimesD0_n_122,
      PCOUT(30) => aMinusBtimesD0_n_123,
      PCOUT(29) => aMinusBtimesD0_n_124,
      PCOUT(28) => aMinusBtimesD0_n_125,
      PCOUT(27) => aMinusBtimesD0_n_126,
      PCOUT(26) => aMinusBtimesD0_n_127,
      PCOUT(25) => aMinusBtimesD0_n_128,
      PCOUT(24) => aMinusBtimesD0_n_129,
      PCOUT(23) => aMinusBtimesD0_n_130,
      PCOUT(22) => aMinusBtimesD0_n_131,
      PCOUT(21) => aMinusBtimesD0_n_132,
      PCOUT(20) => aMinusBtimesD0_n_133,
      PCOUT(19) => aMinusBtimesD0_n_134,
      PCOUT(18) => aMinusBtimesD0_n_135,
      PCOUT(17) => aMinusBtimesD0_n_136,
      PCOUT(16) => aMinusBtimesD0_n_137,
      PCOUT(15) => aMinusBtimesD0_n_138,
      PCOUT(14) => aMinusBtimesD0_n_139,
      PCOUT(13) => aMinusBtimesD0_n_140,
      PCOUT(12) => aMinusBtimesD0_n_141,
      PCOUT(11) => aMinusBtimesD0_n_142,
      PCOUT(10) => aMinusBtimesD0_n_143,
      PCOUT(9) => aMinusBtimesD0_n_144,
      PCOUT(8) => aMinusBtimesD0_n_145,
      PCOUT(7) => aMinusBtimesD0_n_146,
      PCOUT(6) => aMinusBtimesD0_n_147,
      PCOUT(5) => aMinusBtimesD0_n_148,
      PCOUT(4) => aMinusBtimesD0_n_149,
      PCOUT(3) => aMinusBtimesD0_n_150,
      PCOUT(2) => aMinusBtimesD0_n_151,
      PCOUT(1) => aMinusBtimesD0_n_152,
      PCOUT(0) => aMinusBtimesD0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_aMinusBtimesD0_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_aMinusBtimesD0_XOROUT_UNCONNECTED(7 downto 0)
    );
aMinusBtimesD0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \partialFftSizeBit__0\(0),
      I1 => \partialFftSizeBit__0\(1),
      I2 => \^partialfftsizebit_reg[3]\,
      O => \^partialfftsizebit_reg[0]\
    );
aMinusBtimesD0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \partialFftSizeBit__0\(3),
      I1 => \partialFftSizeBit__0\(2),
      I2 => \partialFftSizeBit__0\(7),
      I3 => \partialFftSizeBit__0\(5),
      I4 => \partialFftSizeBit__0\(4),
      I5 => \partialFftSizeBit__0\(6),
      O => \^partialfftsizebit_reg[3]\
    );
\aMinusBtimesD[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => lastStartState,
      I2 => mulStart,
      O => \__0\
    );
aMinusBtimesD_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => twiddleI(1),
      A(28) => twiddleI(1),
      A(27) => twiddleI(1),
      A(26) => twiddleI(1),
      A(25) => twiddleI(1),
      A(24) => twiddleI(1),
      A(23) => twiddleI(1),
      A(22) => twiddleI(1),
      A(21) => twiddleI(1),
      A(20) => twiddleI(1),
      A(19) => twiddleI(1),
      A(18) => twiddleI(1),
      A(17) => twiddleI(1),
      A(16) => twiddleI(1),
      A(15) => twiddleI(1),
      A(14) => twiddleI(1),
      A(13) => twiddleI(1),
      A(12) => twiddleI(1),
      A(11) => twiddleI(1),
      A(10) => twiddleI(1),
      A(9) => '0',
      A(8) => twiddleI(0),
      A(7 downto 6) => B"00",
      A(5) => twiddleI(0),
      A(4) => '0',
      A(3) => twiddleI(0),
      A(2) => twiddleI(0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_aMinusBtimesD_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => aMinusB(23),
      B(16) => aMinusB(23),
      B(15) => aMinusB(23),
      B(14) => aMinusB(23),
      B(13) => aMinusB(23),
      B(12) => aMinusB(23),
      B(11) => aMinusB(23),
      B(10) => aMinusB(23),
      B(9) => aMinusB(23),
      B(8) => aMinusB(23),
      B(7) => aMinusB(23),
      B(6 downto 0) => aMinusB(23 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_aMinusBtimesD_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_aMinusBtimesD_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_aMinusBtimesD_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \__0\,
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_aMinusBtimesD_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_aMinusBtimesD_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_aMinusBtimesD_reg_P_UNCONNECTED(47 downto 17),
      P(16 downto 0) => common(23 downto 7),
      PATTERNBDETECT => NLW_aMinusBtimesD_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_aMinusBtimesD_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => aMinusBtimesD0_n_106,
      PCIN(46) => aMinusBtimesD0_n_107,
      PCIN(45) => aMinusBtimesD0_n_108,
      PCIN(44) => aMinusBtimesD0_n_109,
      PCIN(43) => aMinusBtimesD0_n_110,
      PCIN(42) => aMinusBtimesD0_n_111,
      PCIN(41) => aMinusBtimesD0_n_112,
      PCIN(40) => aMinusBtimesD0_n_113,
      PCIN(39) => aMinusBtimesD0_n_114,
      PCIN(38) => aMinusBtimesD0_n_115,
      PCIN(37) => aMinusBtimesD0_n_116,
      PCIN(36) => aMinusBtimesD0_n_117,
      PCIN(35) => aMinusBtimesD0_n_118,
      PCIN(34) => aMinusBtimesD0_n_119,
      PCIN(33) => aMinusBtimesD0_n_120,
      PCIN(32) => aMinusBtimesD0_n_121,
      PCIN(31) => aMinusBtimesD0_n_122,
      PCIN(30) => aMinusBtimesD0_n_123,
      PCIN(29) => aMinusBtimesD0_n_124,
      PCIN(28) => aMinusBtimesD0_n_125,
      PCIN(27) => aMinusBtimesD0_n_126,
      PCIN(26) => aMinusBtimesD0_n_127,
      PCIN(25) => aMinusBtimesD0_n_128,
      PCIN(24) => aMinusBtimesD0_n_129,
      PCIN(23) => aMinusBtimesD0_n_130,
      PCIN(22) => aMinusBtimesD0_n_131,
      PCIN(21) => aMinusBtimesD0_n_132,
      PCIN(20) => aMinusBtimesD0_n_133,
      PCIN(19) => aMinusBtimesD0_n_134,
      PCIN(18) => aMinusBtimesD0_n_135,
      PCIN(17) => aMinusBtimesD0_n_136,
      PCIN(16) => aMinusBtimesD0_n_137,
      PCIN(15) => aMinusBtimesD0_n_138,
      PCIN(14) => aMinusBtimesD0_n_139,
      PCIN(13) => aMinusBtimesD0_n_140,
      PCIN(12) => aMinusBtimesD0_n_141,
      PCIN(11) => aMinusBtimesD0_n_142,
      PCIN(10) => aMinusBtimesD0_n_143,
      PCIN(9) => aMinusBtimesD0_n_144,
      PCIN(8) => aMinusBtimesD0_n_145,
      PCIN(7) => aMinusBtimesD0_n_146,
      PCIN(6) => aMinusBtimesD0_n_147,
      PCIN(5) => aMinusBtimesD0_n_148,
      PCIN(4) => aMinusBtimesD0_n_149,
      PCIN(3) => aMinusBtimesD0_n_150,
      PCIN(2) => aMinusBtimesD0_n_151,
      PCIN(1) => aMinusBtimesD0_n_152,
      PCIN(0) => aMinusBtimesD0_n_153,
      PCOUT(47 downto 0) => NLW_aMinusBtimesD_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_aMinusBtimesD_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_aMinusBtimesD_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\aMinusBtimesD_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \__0\,
      D => aMinusBtimesD0_n_95,
      Q => common(0),
      R => '0'
    );
\aMinusBtimesD_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \__0\,
      D => aMinusBtimesD0_n_94,
      Q => common(1),
      R => '0'
    );
\aMinusBtimesD_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \__0\,
      D => aMinusBtimesD0_n_93,
      Q => common(2),
      R => '0'
    );
\aMinusBtimesD_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \__0\,
      D => aMinusBtimesD0_n_92,
      Q => common(3),
      R => '0'
    );
\aMinusBtimesD_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \__0\,
      D => aMinusBtimesD0_n_91,
      Q => common(4),
      R => '0'
    );
\aMinusBtimesD_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \__0\,
      D => aMinusBtimesD0_n_90,
      Q => common(5),
      R => '0'
    );
\aMinusBtimesD_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \__0\,
      D => aMinusBtimesD0_n_89,
      Q => common(6),
      R => '0'
    );
\bottomI_out[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(15),
      I1 => mulOutI(15),
      O => \bottomI_out[15]_i_11_n_0\
    );
\bottomI_out[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(14),
      I1 => mulOutI(14),
      O => \bottomI_out[15]_i_12_n_0\
    );
\bottomI_out[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(13),
      I1 => mulOutI(13),
      O => \bottomI_out[15]_i_13_n_0\
    );
\bottomI_out[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(12),
      I1 => mulOutI(12),
      O => \bottomI_out[15]_i_14_n_0\
    );
\bottomI_out[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(11),
      I1 => mulOutI(11),
      O => \bottomI_out[15]_i_15_n_0\
    );
\bottomI_out[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(10),
      I1 => mulOutI(10),
      O => \bottomI_out[15]_i_16_n_0\
    );
\bottomI_out[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(9),
      I1 => mulOutI(9),
      O => \bottomI_out[15]_i_17_n_0\
    );
\bottomI_out[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(8),
      I1 => mulOutI(8),
      O => \bottomI_out[15]_i_18_n_0\
    );
\bottomI_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(15),
      I1 => \^ready0\,
      I2 => mulOutI(15),
      I3 => bottomI_out0(15),
      I4 => ready01_out,
      I5 => outi0(15),
      O => \bottomI_out[15]_i_2_n_0\
    );
\bottomI_out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(14),
      I1 => \^ready0\,
      I2 => mulOutI(14),
      I3 => bottomI_out0(14),
      I4 => ready01_out,
      I5 => outi0(14),
      O => \bottomI_out[15]_i_3_n_0\
    );
\bottomI_out[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(13),
      I1 => \^ready0\,
      I2 => mulOutI(13),
      I3 => bottomI_out0(13),
      I4 => ready01_out,
      I5 => outi0(13),
      O => \bottomI_out[15]_i_4_n_0\
    );
\bottomI_out[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(12),
      I1 => \^ready0\,
      I2 => mulOutI(12),
      I3 => bottomI_out0(12),
      I4 => ready01_out,
      I5 => outi0(12),
      O => \bottomI_out[15]_i_5_n_0\
    );
\bottomI_out[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(11),
      I1 => \^ready0\,
      I2 => mulOutI(11),
      I3 => bottomI_out0(11),
      I4 => ready01_out,
      I5 => outi0(11),
      O => \bottomI_out[15]_i_6_n_0\
    );
\bottomI_out[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(10),
      I1 => \^ready0\,
      I2 => mulOutI(10),
      I3 => bottomI_out0(10),
      I4 => ready01_out,
      I5 => outi0(10),
      O => \bottomI_out[15]_i_7_n_0\
    );
\bottomI_out[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(9),
      I1 => \^ready0\,
      I2 => mulOutI(9),
      I3 => bottomI_out0(9),
      I4 => ready01_out,
      I5 => outi0(9),
      O => \bottomI_out[15]_i_8_n_0\
    );
\bottomI_out[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(8),
      I1 => \^ready0\,
      I2 => mulOutI(8),
      I3 => bottomI_out0(8),
      I4 => ready01_out,
      I5 => outi0(8),
      O => \bottomI_out[15]_i_9_n_0\
    );
\bottomI_out[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(23),
      I1 => mulOutI(23),
      O => \bottomI_out[23]_i_11_n_0\
    );
\bottomI_out[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(22),
      I1 => mulOutI(22),
      O => \bottomI_out[23]_i_12_n_0\
    );
\bottomI_out[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(21),
      I1 => mulOutI(21),
      O => \bottomI_out[23]_i_13_n_0\
    );
\bottomI_out[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(20),
      I1 => mulOutI(20),
      O => \bottomI_out[23]_i_14_n_0\
    );
\bottomI_out[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(19),
      I1 => mulOutI(19),
      O => \bottomI_out[23]_i_15_n_0\
    );
\bottomI_out[23]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(18),
      I1 => mulOutI(18),
      O => \bottomI_out[23]_i_16_n_0\
    );
\bottomI_out[23]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(17),
      I1 => mulOutI(17),
      O => \bottomI_out[23]_i_17_n_0\
    );
\bottomI_out[23]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(16),
      I1 => mulOutI(16),
      O => \bottomI_out[23]_i_18_n_0\
    );
\bottomI_out[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(23),
      I1 => \^ready0\,
      I2 => mulOutI(23),
      I3 => bottomI_out0(23),
      I4 => ready01_out,
      I5 => outi0(23),
      O => \bottomI_out[23]_i_2_n_0\
    );
\bottomI_out[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(22),
      I1 => \^ready0\,
      I2 => mulOutI(22),
      I3 => bottomI_out0(22),
      I4 => ready01_out,
      I5 => outi0(22),
      O => \bottomI_out[23]_i_3_n_0\
    );
\bottomI_out[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(21),
      I1 => \^ready0\,
      I2 => mulOutI(21),
      I3 => bottomI_out0(21),
      I4 => ready01_out,
      I5 => outi0(21),
      O => \bottomI_out[23]_i_4_n_0\
    );
\bottomI_out[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(20),
      I1 => \^ready0\,
      I2 => mulOutI(20),
      I3 => bottomI_out0(20),
      I4 => ready01_out,
      I5 => outi0(20),
      O => \bottomI_out[23]_i_5_n_0\
    );
\bottomI_out[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(19),
      I1 => \^ready0\,
      I2 => mulOutI(19),
      I3 => bottomI_out0(19),
      I4 => ready01_out,
      I5 => outi0(19),
      O => \bottomI_out[23]_i_6_n_0\
    );
\bottomI_out[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(18),
      I1 => \^ready0\,
      I2 => mulOutI(18),
      I3 => bottomI_out0(18),
      I4 => ready01_out,
      I5 => outi0(18),
      O => \bottomI_out[23]_i_7_n_0\
    );
\bottomI_out[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(17),
      I1 => \^ready0\,
      I2 => mulOutI(17),
      I3 => bottomI_out0(17),
      I4 => ready01_out,
      I5 => outi0(17),
      O => \bottomI_out[23]_i_8_n_0\
    );
\bottomI_out[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(16),
      I1 => \^ready0\,
      I2 => mulOutI(16),
      I3 => bottomI_out0(16),
      I4 => ready01_out,
      I5 => outi0(16),
      O => \bottomI_out[23]_i_9_n_0\
    );
\bottomI_out[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(7),
      I1 => mulOutI(7),
      O => \bottomI_out[7]_i_11_n_0\
    );
\bottomI_out[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(6),
      I1 => mulOutI(6),
      O => \bottomI_out[7]_i_12_n_0\
    );
\bottomI_out[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(5),
      I1 => mulOutI(5),
      O => \bottomI_out[7]_i_13_n_0\
    );
\bottomI_out[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(4),
      I1 => mulOutI(4),
      O => \bottomI_out[7]_i_14_n_0\
    );
\bottomI_out[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(3),
      I1 => mulOutI(3),
      O => \bottomI_out[7]_i_15_n_0\
    );
\bottomI_out[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(2),
      I1 => mulOutI(2),
      O => \bottomI_out[7]_i_16_n_0\
    );
\bottomI_out[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(1),
      I1 => mulOutI(1),
      O => \bottomI_out[7]_i_17_n_0\
    );
\bottomI_out[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bottomI_out_reg[23]_i_10_0\(0),
      I1 => mulOutI(0),
      O => \bottomI_out[7]_i_18_n_0\
    );
\bottomI_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(7),
      I1 => \^ready0\,
      I2 => mulOutI(7),
      I3 => bottomI_out0(7),
      I4 => ready01_out,
      I5 => outi0(7),
      O => \bottomI_out[7]_i_2_n_0\
    );
\bottomI_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(6),
      I1 => \^ready0\,
      I2 => mulOutI(6),
      I3 => bottomI_out0(6),
      I4 => ready01_out,
      I5 => outi0(6),
      O => \bottomI_out[7]_i_3_n_0\
    );
\bottomI_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(5),
      I1 => \^ready0\,
      I2 => mulOutI(5),
      I3 => bottomI_out0(5),
      I4 => ready01_out,
      I5 => outi0(5),
      O => \bottomI_out[7]_i_4_n_0\
    );
\bottomI_out[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(4),
      I1 => \^ready0\,
      I2 => mulOutI(4),
      I3 => bottomI_out0(4),
      I4 => ready01_out,
      I5 => outi0(4),
      O => \bottomI_out[7]_i_5_n_0\
    );
\bottomI_out[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(3),
      I1 => \^ready0\,
      I2 => mulOutI(3),
      I3 => bottomI_out0(3),
      I4 => ready01_out,
      I5 => outi0(3),
      O => \bottomI_out[7]_i_6_n_0\
    );
\bottomI_out[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(2),
      I1 => \^ready0\,
      I2 => mulOutI(2),
      I3 => bottomI_out0(2),
      I4 => ready01_out,
      I5 => outi0(2),
      O => \bottomI_out[7]_i_7_n_0\
    );
\bottomI_out[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(1),
      I1 => \^ready0\,
      I2 => mulOutI(1),
      I3 => bottomI_out0(1),
      I4 => ready01_out,
      I5 => outi0(1),
      O => \bottomI_out[7]_i_8_n_0\
    );
\bottomI_out[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(0),
      I1 => \^ready0\,
      I2 => mulOutI(0),
      I3 => bottomI_out0(0),
      I4 => ready01_out,
      I5 => outi0(0),
      O => \bottomI_out[7]_i_9_n_0\
    );
\bottomI_out_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomI_out_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \bottomI_out_reg[15]_i_1_n_0\,
      CO(6) => \bottomI_out_reg[15]_i_1_n_1\,
      CO(5) => \bottomI_out_reg[15]_i_1_n_2\,
      CO(4) => \bottomI_out_reg[15]_i_1_n_3\,
      CO(3) => \bottomI_out_reg[15]_i_1_n_4\,
      CO(2) => \bottomI_out_reg[15]_i_1_n_5\,
      CO(1) => \bottomI_out_reg[15]_i_1_n_6\,
      CO(0) => \bottomI_out_reg[15]_i_1_n_7\,
      DI(7) => \bottomR_out[15]_i_2__2_n_0\,
      DI(6) => \bottomR_out[15]_i_3__2_n_0\,
      DI(5) => \bottomR_out[15]_i_4__2_n_0\,
      DI(4) => \bottomR_out[15]_i_5__2_n_0\,
      DI(3) => \bottomR_out[15]_i_6__2_n_0\,
      DI(2) => \bottomR_out[15]_i_7__2_n_0\,
      DI(1) => \bottomR_out[15]_i_8__2_n_0\,
      DI(0) => \bottomR_out[15]_i_9__2_n_0\,
      O(7 downto 0) => \bottomI_out[23]_i_9_0\(15 downto 8),
      S(7) => \bottomI_out[15]_i_2_n_0\,
      S(6) => \bottomI_out[15]_i_3_n_0\,
      S(5) => \bottomI_out[15]_i_4_n_0\,
      S(4) => \bottomI_out[15]_i_5_n_0\,
      S(3) => \bottomI_out[15]_i_6_n_0\,
      S(2) => \bottomI_out[15]_i_7_n_0\,
      S(1) => \bottomI_out[15]_i_8_n_0\,
      S(0) => \bottomI_out[15]_i_9_n_0\
    );
\bottomI_out_reg[15]_i_10\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomI_out_reg[7]_i_10_n_0\,
      CI_TOP => '0',
      CO(7) => \bottomI_out_reg[15]_i_10_n_0\,
      CO(6) => \bottomI_out_reg[15]_i_10_n_1\,
      CO(5) => \bottomI_out_reg[15]_i_10_n_2\,
      CO(4) => \bottomI_out_reg[15]_i_10_n_3\,
      CO(3) => \bottomI_out_reg[15]_i_10_n_4\,
      CO(2) => \bottomI_out_reg[15]_i_10_n_5\,
      CO(1) => \bottomI_out_reg[15]_i_10_n_6\,
      CO(0) => \bottomI_out_reg[15]_i_10_n_7\,
      DI(7 downto 0) => \bottomI_out_reg[23]_i_10_0\(15 downto 8),
      O(7 downto 0) => bottomI_out0(15 downto 8),
      S(7) => \bottomI_out[15]_i_11_n_0\,
      S(6) => \bottomI_out[15]_i_12_n_0\,
      S(5) => \bottomI_out[15]_i_13_n_0\,
      S(4) => \bottomI_out[15]_i_14_n_0\,
      S(3) => \bottomI_out[15]_i_15_n_0\,
      S(2) => \bottomI_out[15]_i_16_n_0\,
      S(1) => \bottomI_out[15]_i_17_n_0\,
      S(0) => \bottomI_out[15]_i_18_n_0\
    );
\bottomI_out_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomI_out_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_bottomI_out_reg[23]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \bottomI_out_reg[23]_i_1_n_1\,
      CO(5) => \bottomI_out_reg[23]_i_1_n_2\,
      CO(4) => \bottomI_out_reg[23]_i_1_n_3\,
      CO(3) => \bottomI_out_reg[23]_i_1_n_4\,
      CO(2) => \bottomI_out_reg[23]_i_1_n_5\,
      CO(1) => \bottomI_out_reg[23]_i_1_n_6\,
      CO(0) => \bottomI_out_reg[23]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \bottomR_out[23]_i_2__2_n_0\,
      DI(5) => \bottomR_out[23]_i_3__2_n_0\,
      DI(4) => \bottomR_out[23]_i_4__2_n_0\,
      DI(3) => \bottomR_out[23]_i_5__2_n_0\,
      DI(2) => \bottomR_out[23]_i_6__2_n_0\,
      DI(1) => \bottomR_out[23]_i_7__2_n_0\,
      DI(0) => \bottomR_out[23]_i_8__2_n_0\,
      O(7 downto 0) => \bottomI_out[23]_i_9_0\(23 downto 16),
      S(7) => \bottomI_out[23]_i_2_n_0\,
      S(6) => \bottomI_out[23]_i_3_n_0\,
      S(5) => \bottomI_out[23]_i_4_n_0\,
      S(4) => \bottomI_out[23]_i_5_n_0\,
      S(3) => \bottomI_out[23]_i_6_n_0\,
      S(2) => \bottomI_out[23]_i_7_n_0\,
      S(1) => \bottomI_out[23]_i_8_n_0\,
      S(0) => \bottomI_out[23]_i_9_n_0\
    );
\bottomI_out_reg[23]_i_10\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomI_out_reg[15]_i_10_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_bottomI_out_reg[23]_i_10_CO_UNCONNECTED\(7),
      CO(6) => \bottomI_out_reg[23]_i_10_n_1\,
      CO(5) => \bottomI_out_reg[23]_i_10_n_2\,
      CO(4) => \bottomI_out_reg[23]_i_10_n_3\,
      CO(3) => \bottomI_out_reg[23]_i_10_n_4\,
      CO(2) => \bottomI_out_reg[23]_i_10_n_5\,
      CO(1) => \bottomI_out_reg[23]_i_10_n_6\,
      CO(0) => \bottomI_out_reg[23]_i_10_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \bottomI_out_reg[23]_i_10_0\(22 downto 16),
      O(7 downto 0) => bottomI_out0(23 downto 16),
      S(7) => \bottomI_out[23]_i_11_n_0\,
      S(6) => \bottomI_out[23]_i_12_n_0\,
      S(5) => \bottomI_out[23]_i_13_n_0\,
      S(4) => \bottomI_out[23]_i_14_n_0\,
      S(3) => \bottomI_out[23]_i_15_n_0\,
      S(2) => \bottomI_out[23]_i_16_n_0\,
      S(1) => \bottomI_out[23]_i_17_n_0\,
      S(0) => \bottomI_out[23]_i_18_n_0\
    );
\bottomI_out_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \bottomI_out_reg[7]_i_1_n_0\,
      CO(6) => \bottomI_out_reg[7]_i_1_n_1\,
      CO(5) => \bottomI_out_reg[7]_i_1_n_2\,
      CO(4) => \bottomI_out_reg[7]_i_1_n_3\,
      CO(3) => \bottomI_out_reg[7]_i_1_n_4\,
      CO(2) => \bottomI_out_reg[7]_i_1_n_5\,
      CO(1) => \bottomI_out_reg[7]_i_1_n_6\,
      CO(0) => \bottomI_out_reg[7]_i_1_n_7\,
      DI(7) => \bottomR_out[7]_i_2__2_n_0\,
      DI(6) => \bottomR_out[7]_i_3__2_n_0\,
      DI(5) => \bottomR_out[7]_i_4__2_n_0\,
      DI(4) => \bottomR_out[7]_i_5__2_n_0\,
      DI(3) => \bottomR_out[7]_i_6__2_n_0\,
      DI(2) => \bottomR_out[7]_i_7__2_n_0\,
      DI(1) => \bottomR_out[7]_i_8__2_n_0\,
      DI(0) => \bottomR_out[7]_i_9__2_n_0\,
      O(7 downto 0) => \bottomI_out[23]_i_9_0\(7 downto 0),
      S(7) => \bottomI_out[7]_i_2_n_0\,
      S(6) => \bottomI_out[7]_i_3_n_0\,
      S(5) => \bottomI_out[7]_i_4_n_0\,
      S(4) => \bottomI_out[7]_i_5_n_0\,
      S(3) => \bottomI_out[7]_i_6_n_0\,
      S(2) => \bottomI_out[7]_i_7_n_0\,
      S(1) => \bottomI_out[7]_i_8_n_0\,
      S(0) => \bottomI_out[7]_i_9_n_0\
    );
\bottomI_out_reg[7]_i_10\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \bottomI_out_reg[7]_i_10_n_0\,
      CO(6) => \bottomI_out_reg[7]_i_10_n_1\,
      CO(5) => \bottomI_out_reg[7]_i_10_n_2\,
      CO(4) => \bottomI_out_reg[7]_i_10_n_3\,
      CO(3) => \bottomI_out_reg[7]_i_10_n_4\,
      CO(2) => \bottomI_out_reg[7]_i_10_n_5\,
      CO(1) => \bottomI_out_reg[7]_i_10_n_6\,
      CO(0) => \bottomI_out_reg[7]_i_10_n_7\,
      DI(7 downto 0) => \bottomI_out_reg[23]_i_10_0\(7 downto 0),
      O(7 downto 0) => bottomI_out0(7 downto 0),
      S(7) => \bottomI_out[7]_i_11_n_0\,
      S(6) => \bottomI_out[7]_i_12_n_0\,
      S(5) => \bottomI_out[7]_i_13_n_0\,
      S(4) => \bottomI_out[7]_i_14_n_0\,
      S(3) => \bottomI_out[7]_i_15_n_0\,
      S(2) => \bottomI_out[7]_i_16_n_0\,
      S(1) => \bottomI_out[7]_i_17_n_0\,
      S(0) => \bottomI_out[7]_i_18_n_0\
    );
\bottomR_out[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(15),
      I1 => \^ready0\,
      I2 => mulOutR(15),
      I3 => bottomR_out0(15),
      I4 => ready01_out,
      I5 => outr0(15),
      O => \bottomR_out[15]_i_10_n_0\
    );
\bottomR_out[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(14),
      I1 => \^ready0\,
      I2 => mulOutR(14),
      I3 => bottomR_out0(14),
      I4 => ready01_out,
      I5 => outr0(14),
      O => \bottomR_out[15]_i_11_n_0\
    );
\bottomR_out[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(13),
      I1 => \^ready0\,
      I2 => mulOutR(13),
      I3 => bottomR_out0(13),
      I4 => ready01_out,
      I5 => outr0(13),
      O => \bottomR_out[15]_i_12_n_0\
    );
\bottomR_out[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(12),
      I1 => \^ready0\,
      I2 => mulOutR(12),
      I3 => bottomR_out0(12),
      I4 => ready01_out,
      I5 => outr0(12),
      O => \bottomR_out[15]_i_13_n_0\
    );
\bottomR_out[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(11),
      I1 => \^ready0\,
      I2 => mulOutR(11),
      I3 => bottomR_out0(11),
      I4 => ready01_out,
      I5 => outr0(11),
      O => \bottomR_out[15]_i_14_n_0\
    );
\bottomR_out[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(10),
      I1 => \^ready0\,
      I2 => mulOutR(10),
      I3 => bottomR_out0(10),
      I4 => ready01_out,
      I5 => outr0(10),
      O => \bottomR_out[15]_i_15_n_0\
    );
\bottomR_out[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(9),
      I1 => \^ready0\,
      I2 => mulOutR(9),
      I3 => bottomR_out0(9),
      I4 => ready01_out,
      I5 => outr0(9),
      O => \bottomR_out[15]_i_16_n_0\
    );
\bottomR_out[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(8),
      I1 => \^ready0\,
      I2 => mulOutR(8),
      I3 => bottomR_out0(8),
      I4 => ready01_out,
      I5 => outr0(8),
      O => \bottomR_out[15]_i_17_n_0\
    );
\bottomR_out[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => mulOutR(15),
      O => \bottomR_out[15]_i_19_n_0\
    );
\bottomR_out[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => mulOutR(14),
      O => \bottomR_out[15]_i_20_n_0\
    );
\bottomR_out[15]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => mulOutR(13),
      O => \bottomR_out[15]_i_21_n_0\
    );
\bottomR_out[15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => mulOutR(12),
      O => \bottomR_out[15]_i_22_n_0\
    );
\bottomR_out[15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => mulOutR(11),
      O => \bottomR_out[15]_i_23_n_0\
    );
\bottomR_out[15]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => mulOutR(10),
      O => \bottomR_out[15]_i_24_n_0\
    );
\bottomR_out[15]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => mulOutR(9),
      O => \bottomR_out[15]_i_25_n_0\
    );
\bottomR_out[15]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => mulOutR(8),
      O => \bottomR_out[15]_i_26_n_0\
    );
\bottomR_out[15]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(15),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_2__2_n_0\
    );
\bottomR_out[15]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(14),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_3__2_n_0\
    );
\bottomR_out[15]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(13),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_4__2_n_0\
    );
\bottomR_out[15]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(12),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_5__2_n_0\
    );
\bottomR_out[15]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(11),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_6__2_n_0\
    );
\bottomR_out[15]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(10),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_7__2_n_0\
    );
\bottomR_out[15]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(9),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_8__2_n_0\
    );
\bottomR_out[15]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(8),
      I1 => ready01_out,
      O => \bottomR_out[15]_i_9__2_n_0\
    );
\bottomR_out[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(22),
      I1 => \^ready0\,
      I2 => mulOutR(22),
      I3 => bottomR_out0(22),
      I4 => ready01_out,
      I5 => outr0(22),
      O => \bottomR_out[23]_i_10_n_0\
    );
\bottomR_out[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(21),
      I1 => \^ready0\,
      I2 => mulOutR(21),
      I3 => bottomR_out0(21),
      I4 => ready01_out,
      I5 => outr0(21),
      O => \bottomR_out[23]_i_11_n_0\
    );
\bottomR_out[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(20),
      I1 => \^ready0\,
      I2 => mulOutR(20),
      I3 => bottomR_out0(20),
      I4 => ready01_out,
      I5 => outr0(20),
      O => \bottomR_out[23]_i_12_n_0\
    );
\bottomR_out[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(19),
      I1 => \^ready0\,
      I2 => mulOutR(19),
      I3 => bottomR_out0(19),
      I4 => ready01_out,
      I5 => outr0(19),
      O => \bottomR_out[23]_i_13_n_0\
    );
\bottomR_out[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(18),
      I1 => \^ready0\,
      I2 => mulOutR(18),
      I3 => bottomR_out0(18),
      I4 => ready01_out,
      I5 => outr0(18),
      O => \bottomR_out[23]_i_14_n_0\
    );
\bottomR_out[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(17),
      I1 => \^ready0\,
      I2 => mulOutR(17),
      I3 => bottomR_out0(17),
      I4 => ready01_out,
      I5 => outr0(17),
      O => \bottomR_out[23]_i_15_n_0\
    );
\bottomR_out[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(16),
      I1 => \^ready0\,
      I2 => mulOutR(16),
      I3 => bottomR_out0(16),
      I4 => ready01_out,
      I5 => outr0(16),
      O => \bottomR_out[23]_i_16_n_0\
    );
\bottomR_out[23]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(23),
      I1 => mulOutR(23),
      O => \bottomR_out[23]_i_18_n_0\
    );
\bottomR_out[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(22),
      I1 => mulOutR(22),
      O => \bottomR_out[23]_i_19_n_0\
    );
\bottomR_out[23]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => mulOutR(21),
      O => \bottomR_out[23]_i_20_n_0\
    );
\bottomR_out[23]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => mulOutR(20),
      O => \bottomR_out[23]_i_21_n_0\
    );
\bottomR_out[23]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => mulOutR(19),
      O => \bottomR_out[23]_i_22_n_0\
    );
\bottomR_out[23]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => mulOutR(18),
      O => \bottomR_out[23]_i_23_n_0\
    );
\bottomR_out[23]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => mulOutR(17),
      O => \bottomR_out[23]_i_24_n_0\
    );
\bottomR_out[23]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => mulOutR(16),
      O => \bottomR_out[23]_i_25_n_0\
    );
\bottomR_out[23]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(22),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_2__2_n_0\
    );
\bottomR_out[23]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(21),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_3__2_n_0\
    );
\bottomR_out[23]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(20),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_4__2_n_0\
    );
\bottomR_out[23]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(19),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_5__2_n_0\
    );
\bottomR_out[23]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(18),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_6__2_n_0\
    );
\bottomR_out[23]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(17),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_7__2_n_0\
    );
\bottomR_out[23]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(16),
      I1 => ready01_out,
      O => \bottomR_out[23]_i_8__2_n_0\
    );
\bottomR_out[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(23),
      I1 => \^ready0\,
      I2 => mulOutR(23),
      I3 => bottomR_out0(23),
      I4 => ready01_out,
      I5 => outr0(23),
      O => \bottomR_out[23]_i_9_n_0\
    );
\bottomR_out[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(7),
      I1 => \^ready0\,
      I2 => mulOutR(7),
      I3 => bottomR_out0(7),
      I4 => ready01_out,
      I5 => outr0(7),
      O => \bottomR_out[7]_i_10_n_0\
    );
\bottomR_out[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(6),
      I1 => \^ready0\,
      I2 => mulOutR(6),
      I3 => bottomR_out0(6),
      I4 => ready01_out,
      I5 => outr0(6),
      O => \bottomR_out[7]_i_11_n_0\
    );
\bottomR_out[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(5),
      I1 => \^ready0\,
      I2 => mulOutR(5),
      I3 => bottomR_out0(5),
      I4 => ready01_out,
      I5 => outr0(5),
      O => \bottomR_out[7]_i_12_n_0\
    );
\bottomR_out[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(4),
      I1 => \^ready0\,
      I2 => mulOutR(4),
      I3 => bottomR_out0(4),
      I4 => ready01_out,
      I5 => outr0(4),
      O => \bottomR_out[7]_i_13_n_0\
    );
\bottomR_out[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(3),
      I1 => \^ready0\,
      I2 => mulOutR(3),
      I3 => bottomR_out0(3),
      I4 => ready01_out,
      I5 => outr0(3),
      O => \bottomR_out[7]_i_14_n_0\
    );
\bottomR_out[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(2),
      I1 => \^ready0\,
      I2 => mulOutR(2),
      I3 => bottomR_out0(2),
      I4 => ready01_out,
      I5 => outr0(2),
      O => \bottomR_out[7]_i_15_n_0\
    );
\bottomR_out[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(1),
      I1 => \^ready0\,
      I2 => mulOutR(1),
      I3 => bottomR_out0(1),
      I4 => ready01_out,
      I5 => outr0(1),
      O => \bottomR_out[7]_i_16_n_0\
    );
\bottomR_out[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => common(0),
      I1 => \^ready0\,
      I2 => mulOutR(0),
      I3 => bottomR_out0(0),
      I4 => ready01_out,
      I5 => outr0(0),
      O => \bottomR_out[7]_i_17_n_0\
    );
\bottomR_out[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => mulOutR(7),
      O => \bottomR_out[7]_i_19_n_0\
    );
\bottomR_out[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => mulOutR(6),
      O => \bottomR_out[7]_i_20_n_0\
    );
\bottomR_out[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => mulOutR(5),
      O => \bottomR_out[7]_i_21_n_0\
    );
\bottomR_out[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => mulOutR(4),
      O => \bottomR_out[7]_i_22_n_0\
    );
\bottomR_out[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => mulOutR(3),
      O => \bottomR_out[7]_i_23_n_0\
    );
\bottomR_out[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => mulOutR(2),
      O => \bottomR_out[7]_i_24_n_0\
    );
\bottomR_out[7]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => mulOutR(1),
      O => \bottomR_out[7]_i_25_n_0\
    );
\bottomR_out[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => mulOutR(0),
      O => \bottomR_out[7]_i_26_n_0\
    );
\bottomR_out[7]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(7),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_2__2_n_0\
    );
\bottomR_out[7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(6),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_3__2_n_0\
    );
\bottomR_out[7]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(5),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_4__2_n_0\
    );
\bottomR_out[7]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(4),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_5__2_n_0\
    );
\bottomR_out[7]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(3),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_6__2_n_0\
    );
\bottomR_out[7]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(2),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_7__2_n_0\
    );
\bottomR_out[7]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(1),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_8__2_n_0\
    );
\bottomR_out[7]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => common(0),
      I1 => ready01_out,
      O => \bottomR_out[7]_i_9__2_n_0\
    );
\bottomR_out_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomR_out_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \bottomR_out_reg[15]_i_1_n_0\,
      CO(6) => \bottomR_out_reg[15]_i_1_n_1\,
      CO(5) => \bottomR_out_reg[15]_i_1_n_2\,
      CO(4) => \bottomR_out_reg[15]_i_1_n_3\,
      CO(3) => \bottomR_out_reg[15]_i_1_n_4\,
      CO(2) => \bottomR_out_reg[15]_i_1_n_5\,
      CO(1) => \bottomR_out_reg[15]_i_1_n_6\,
      CO(0) => \bottomR_out_reg[15]_i_1_n_7\,
      DI(7) => \bottomR_out[15]_i_2__2_n_0\,
      DI(6) => \bottomR_out[15]_i_3__2_n_0\,
      DI(5) => \bottomR_out[15]_i_4__2_n_0\,
      DI(4) => \bottomR_out[15]_i_5__2_n_0\,
      DI(3) => \bottomR_out[15]_i_6__2_n_0\,
      DI(2) => \bottomR_out[15]_i_7__2_n_0\,
      DI(1) => \bottomR_out[15]_i_8__2_n_0\,
      DI(0) => \bottomR_out[15]_i_9__2_n_0\,
      O(7 downto 0) => \out\(15 downto 8),
      S(7) => \bottomR_out[15]_i_10_n_0\,
      S(6) => \bottomR_out[15]_i_11_n_0\,
      S(5) => \bottomR_out[15]_i_12_n_0\,
      S(4) => \bottomR_out[15]_i_13_n_0\,
      S(3) => \bottomR_out[15]_i_14_n_0\,
      S(2) => \bottomR_out[15]_i_15_n_0\,
      S(1) => \bottomR_out[15]_i_16_n_0\,
      S(0) => \bottomR_out[15]_i_17_n_0\
    );
\bottomR_out_reg[15]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomR_out_reg[7]_i_18_n_0\,
      CI_TOP => '0',
      CO(7) => \bottomR_out_reg[15]_i_18_n_0\,
      CO(6) => \bottomR_out_reg[15]_i_18_n_1\,
      CO(5) => \bottomR_out_reg[15]_i_18_n_2\,
      CO(4) => \bottomR_out_reg[15]_i_18_n_3\,
      CO(3) => \bottomR_out_reg[15]_i_18_n_4\,
      CO(2) => \bottomR_out_reg[15]_i_18_n_5\,
      CO(1) => \bottomR_out_reg[15]_i_18_n_6\,
      CO(0) => \bottomR_out_reg[15]_i_18_n_7\,
      DI(7 downto 0) => Q(15 downto 8),
      O(7 downto 0) => bottomR_out0(15 downto 8),
      S(7) => \bottomR_out[15]_i_19_n_0\,
      S(6) => \bottomR_out[15]_i_20_n_0\,
      S(5) => \bottomR_out[15]_i_21_n_0\,
      S(4) => \bottomR_out[15]_i_22_n_0\,
      S(3) => \bottomR_out[15]_i_23_n_0\,
      S(2) => \bottomR_out[15]_i_24_n_0\,
      S(1) => \bottomR_out[15]_i_25_n_0\,
      S(0) => \bottomR_out[15]_i_26_n_0\
    );
\bottomR_out_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomR_out_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_bottomR_out_reg[23]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \bottomR_out_reg[23]_i_1_n_1\,
      CO(5) => \bottomR_out_reg[23]_i_1_n_2\,
      CO(4) => \bottomR_out_reg[23]_i_1_n_3\,
      CO(3) => \bottomR_out_reg[23]_i_1_n_4\,
      CO(2) => \bottomR_out_reg[23]_i_1_n_5\,
      CO(1) => \bottomR_out_reg[23]_i_1_n_6\,
      CO(0) => \bottomR_out_reg[23]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \bottomR_out[23]_i_2__2_n_0\,
      DI(5) => \bottomR_out[23]_i_3__2_n_0\,
      DI(4) => \bottomR_out[23]_i_4__2_n_0\,
      DI(3) => \bottomR_out[23]_i_5__2_n_0\,
      DI(2) => \bottomR_out[23]_i_6__2_n_0\,
      DI(1) => \bottomR_out[23]_i_7__2_n_0\,
      DI(0) => \bottomR_out[23]_i_8__2_n_0\,
      O(7 downto 0) => \out\(23 downto 16),
      S(7) => \bottomR_out[23]_i_9_n_0\,
      S(6) => \bottomR_out[23]_i_10_n_0\,
      S(5) => \bottomR_out[23]_i_11_n_0\,
      S(4) => \bottomR_out[23]_i_12_n_0\,
      S(3) => \bottomR_out[23]_i_13_n_0\,
      S(2) => \bottomR_out[23]_i_14_n_0\,
      S(1) => \bottomR_out[23]_i_15_n_0\,
      S(0) => \bottomR_out[23]_i_16_n_0\
    );
\bottomR_out_reg[23]_i_17\: unisim.vcomponents.CARRY8
     port map (
      CI => \bottomR_out_reg[15]_i_18_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_bottomR_out_reg[23]_i_17_CO_UNCONNECTED\(7),
      CO(6) => \bottomR_out_reg[23]_i_17_n_1\,
      CO(5) => \bottomR_out_reg[23]_i_17_n_2\,
      CO(4) => \bottomR_out_reg[23]_i_17_n_3\,
      CO(3) => \bottomR_out_reg[23]_i_17_n_4\,
      CO(2) => \bottomR_out_reg[23]_i_17_n_5\,
      CO(1) => \bottomR_out_reg[23]_i_17_n_6\,
      CO(0) => \bottomR_out_reg[23]_i_17_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => Q(22 downto 16),
      O(7 downto 0) => bottomR_out0(23 downto 16),
      S(7) => \bottomR_out[23]_i_18_n_0\,
      S(6) => \bottomR_out[23]_i_19_n_0\,
      S(5) => \bottomR_out[23]_i_20_n_0\,
      S(4) => \bottomR_out[23]_i_21_n_0\,
      S(3) => \bottomR_out[23]_i_22_n_0\,
      S(2) => \bottomR_out[23]_i_23_n_0\,
      S(1) => \bottomR_out[23]_i_24_n_0\,
      S(0) => \bottomR_out[23]_i_25_n_0\
    );
\bottomR_out_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \bottomR_out_reg[7]_i_1_n_0\,
      CO(6) => \bottomR_out_reg[7]_i_1_n_1\,
      CO(5) => \bottomR_out_reg[7]_i_1_n_2\,
      CO(4) => \bottomR_out_reg[7]_i_1_n_3\,
      CO(3) => \bottomR_out_reg[7]_i_1_n_4\,
      CO(2) => \bottomR_out_reg[7]_i_1_n_5\,
      CO(1) => \bottomR_out_reg[7]_i_1_n_6\,
      CO(0) => \bottomR_out_reg[7]_i_1_n_7\,
      DI(7) => \bottomR_out[7]_i_2__2_n_0\,
      DI(6) => \bottomR_out[7]_i_3__2_n_0\,
      DI(5) => \bottomR_out[7]_i_4__2_n_0\,
      DI(4) => \bottomR_out[7]_i_5__2_n_0\,
      DI(3) => \bottomR_out[7]_i_6__2_n_0\,
      DI(2) => \bottomR_out[7]_i_7__2_n_0\,
      DI(1) => \bottomR_out[7]_i_8__2_n_0\,
      DI(0) => \bottomR_out[7]_i_9__2_n_0\,
      O(7 downto 0) => \out\(7 downto 0),
      S(7) => \bottomR_out[7]_i_10_n_0\,
      S(6) => \bottomR_out[7]_i_11_n_0\,
      S(5) => \bottomR_out[7]_i_12_n_0\,
      S(4) => \bottomR_out[7]_i_13_n_0\,
      S(3) => \bottomR_out[7]_i_14_n_0\,
      S(2) => \bottomR_out[7]_i_15_n_0\,
      S(1) => \bottomR_out[7]_i_16_n_0\,
      S(0) => \bottomR_out[7]_i_17_n_0\
    );
\bottomR_out_reg[7]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \bottomR_out_reg[7]_i_18_n_0\,
      CO(6) => \bottomR_out_reg[7]_i_18_n_1\,
      CO(5) => \bottomR_out_reg[7]_i_18_n_2\,
      CO(4) => \bottomR_out_reg[7]_i_18_n_3\,
      CO(3) => \bottomR_out_reg[7]_i_18_n_4\,
      CO(2) => \bottomR_out_reg[7]_i_18_n_5\,
      CO(1) => \bottomR_out_reg[7]_i_18_n_6\,
      CO(0) => \bottomR_out_reg[7]_i_18_n_7\,
      DI(7 downto 0) => Q(7 downto 0),
      O(7 downto 0) => bottomR_out0(7 downto 0),
      S(7) => \bottomR_out[7]_i_19_n_0\,
      S(6) => \bottomR_out[7]_i_20_n_0\,
      S(5) => \bottomR_out[7]_i_21_n_0\,
      S(4) => \bottomR_out[7]_i_22_n_0\,
      S(3) => \bottomR_out[7]_i_23_n_0\,
      S(2) => \bottomR_out[7]_i_24_n_0\,
      S(1) => \bottomR_out[7]_i_25_n_0\,
      S(0) => \bottomR_out[7]_i_26_n_0\
    );
cMinusD_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => cMinusD_carry_n_0,
      CO(6) => cMinusD_carry_n_1,
      CO(5) => cMinusD_carry_n_2,
      CO(4) => cMinusD_carry_n_3,
      CO(3) => cMinusD_carry_n_4,
      CO(2) => cMinusD_carry_n_5,
      CO(1) => cMinusD_carry_n_6,
      CO(0) => cMinusD_carry_n_7,
      DI(7) => mul2R(1),
      DI(6) => mul2R(3),
      DI(5) => mul2R(1),
      DI(4) => mul2R(1),
      DI(3) => mul2R(3),
      DI(2) => mul2R(1),
      DI(1) => mul2R(3),
      DI(0) => mul2R(0),
      O(7 downto 0) => cMinusD(9 downto 2),
      S(7) => cMinusD_carry_i_1_n_0,
      S(6) => \cMinusD_carry_i_2__2_n_0\,
      S(5) => cMinusD_carry_i_3_n_0,
      S(4) => cMinusD_carry_i_4_n_0,
      S(3) => \cMinusD_carry_i_5__2_n_0\,
      S(2) => cMinusD_carry_i_6_n_0,
      S(1) => \cMinusD_carry_i_7__2_n_0\,
      S(0) => '1'
    );
\cMinusD_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => cMinusD_carry_n_0,
      CI_TOP => '0',
      CO(7) => \cMinusD_carry__0_n_0\,
      CO(6) => \cMinusD_carry__0_n_1\,
      CO(5) => \cMinusD_carry__0_n_2\,
      CO(4) => \cMinusD_carry__0_n_3\,
      CO(3) => \cMinusD_carry__0_n_4\,
      CO(2) => \cMinusD_carry__0_n_5\,
      CO(1) => \cMinusD_carry__0_n_6\,
      CO(0) => \cMinusD_carry__0_n_7\,
      DI(7) => mul2R(3),
      DI(6) => mul2R(3),
      DI(5) => mul2R(3),
      DI(4) => mul2R(3),
      DI(3) => mul2R(3),
      DI(2) => mul2R(3),
      DI(1 downto 0) => mul2R(3 downto 2),
      O(7 downto 0) => cMinusD(17 downto 10),
      S(7) => \cMinusD_carry__0_i_1__0_n_0\,
      S(6) => \cMinusD_carry__0_i_2__0_n_0\,
      S(5) => \cMinusD_carry__0_i_3__0_n_0\,
      S(4) => \cMinusD_carry__0_i_4__0_n_0\,
      S(3) => \cMinusD_carry__0_i_5__0_n_0\,
      S(2) => \cMinusD_carry__0_i_6__0_n_0\,
      S(1) => \cMinusD_carry__0_i_7__0_n_0\,
      S(0) => \cMinusD_carry__0_i_8_n_0\
    );
\cMinusD_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul2R(3),
      I1 => mul2I(0),
      O => \cMinusD_carry__0_i_1__0_n_0\
    );
\cMinusD_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul2R(3),
      I1 => mul2I(0),
      O => \cMinusD_carry__0_i_2__0_n_0\
    );
\cMinusD_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul2R(3),
      I1 => mul2I(0),
      O => \cMinusD_carry__0_i_3__0_n_0\
    );
\cMinusD_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul2R(3),
      I1 => mul2I(0),
      O => \cMinusD_carry__0_i_4__0_n_0\
    );
\cMinusD_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul2R(3),
      I1 => mul2I(0),
      O => \cMinusD_carry__0_i_5__0_n_0\
    );
\cMinusD_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul2R(3),
      I1 => mul2I(0),
      O => \cMinusD_carry__0_i_6__0_n_0\
    );
\cMinusD_carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul2R(3),
      I1 => mul2I(0),
      O => \cMinusD_carry__0_i_7__0_n_0\
    );
\cMinusD_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul2R(2),
      I1 => mul2I(0),
      O => \cMinusD_carry__0_i_8_n_0\
    );
\cMinusD_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \cMinusD_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_cMinusD_carry__1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \cMinusD_carry__1_n_3\,
      CO(3) => \cMinusD_carry__1_n_4\,
      CO(2) => \cMinusD_carry__1_n_5\,
      CO(1) => \cMinusD_carry__1_n_6\,
      CO(0) => \cMinusD_carry__1_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => mul2R(3),
      DI(3) => mul2R(3),
      DI(2) => mul2R(3),
      DI(1) => mul2R(3),
      DI(0) => mul2R(3),
      O(7 downto 6) => \NLW_cMinusD_carry__1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => cMinusD(23 downto 18),
      S(7 downto 6) => B"00",
      S(5) => \cMinusD_carry__1_i_1__0_n_0\,
      S(4) => \cMinusD_carry__1_i_2__0_n_0\,
      S(3) => \cMinusD_carry__1_i_3__0_n_0\,
      S(2) => \cMinusD_carry__1_i_4__0_n_0\,
      S(1) => \cMinusD_carry__1_i_5__0_n_0\,
      S(0) => \cMinusD_carry__1_i_6__0_n_0\
    );
\cMinusD_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul2R(3),
      I1 => mul2I(0),
      O => \cMinusD_carry__1_i_1__0_n_0\
    );
\cMinusD_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul2R(3),
      I1 => mul2I(0),
      O => \cMinusD_carry__1_i_2__0_n_0\
    );
\cMinusD_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul2R(3),
      I1 => mul2I(0),
      O => \cMinusD_carry__1_i_3__0_n_0\
    );
\cMinusD_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul2R(3),
      I1 => mul2I(0),
      O => \cMinusD_carry__1_i_4__0_n_0\
    );
\cMinusD_carry__1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul2R(3),
      I1 => mul2I(0),
      O => \cMinusD_carry__1_i_5__0_n_0\
    );
\cMinusD_carry__1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul2R(3),
      I1 => mul2I(0),
      O => \cMinusD_carry__1_i_6__0_n_0\
    );
cMinusD_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2R(1),
      O => cMinusD_carry_i_1_n_0
    );
\cMinusD_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul2R(3),
      I1 => mul2R(0),
      O => \cMinusD_carry_i_2__2_n_0\
    );
cMinusD_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2R(1),
      O => cMinusD_carry_i_3_n_0
    );
cMinusD_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2R(1),
      O => cMinusD_carry_i_4_n_0
    );
\cMinusD_carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul2R(3),
      I1 => mul2R(0),
      O => \cMinusD_carry_i_5__2_n_0\
    );
cMinusD_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2R(1),
      O => cMinusD_carry_i_6_n_0
    );
\cMinusD_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul2R(3),
      I1 => mul2R(0),
      O => \cMinusD_carry_i_7__2_n_0\
    );
cMinusDtimesA0: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^a\(23),
      A(28) => \^a\(23),
      A(27) => \^a\(23),
      A(26) => \^a\(23),
      A(25) => \^a\(23),
      A(24) => \^a\(23),
      A(23 downto 0) => \^a\(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cMinusDtimesA0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 2) => cMinusD(16 downto 2),
      B(1 downto 0) => B"00",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cMinusDtimesA0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cMinusDtimesA0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cMinusDtimesA0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cMinusDtimesA0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_cMinusDtimesA0_OVERFLOW_UNCONNECTED,
      P(47) => cMinusDtimesA0_n_58,
      P(46) => cMinusDtimesA0_n_59,
      P(45) => cMinusDtimesA0_n_60,
      P(44) => cMinusDtimesA0_n_61,
      P(43) => cMinusDtimesA0_n_62,
      P(42) => cMinusDtimesA0_n_63,
      P(41) => cMinusDtimesA0_n_64,
      P(40) => cMinusDtimesA0_n_65,
      P(39) => cMinusDtimesA0_n_66,
      P(38) => cMinusDtimesA0_n_67,
      P(37) => cMinusDtimesA0_n_68,
      P(36) => cMinusDtimesA0_n_69,
      P(35) => cMinusDtimesA0_n_70,
      P(34) => cMinusDtimesA0_n_71,
      P(33) => cMinusDtimesA0_n_72,
      P(32) => cMinusDtimesA0_n_73,
      P(31) => cMinusDtimesA0_n_74,
      P(30) => cMinusDtimesA0_n_75,
      P(29) => cMinusDtimesA0_n_76,
      P(28) => cMinusDtimesA0_n_77,
      P(27) => cMinusDtimesA0_n_78,
      P(26) => cMinusDtimesA0_n_79,
      P(25) => cMinusDtimesA0_n_80,
      P(24) => cMinusDtimesA0_n_81,
      P(23) => cMinusDtimesA0_n_82,
      P(22) => cMinusDtimesA0_n_83,
      P(21) => cMinusDtimesA0_n_84,
      P(20) => cMinusDtimesA0_n_85,
      P(19) => cMinusDtimesA0_n_86,
      P(18) => cMinusDtimesA0_n_87,
      P(17) => cMinusDtimesA0_n_88,
      P(16) => cMinusDtimesA0_n_89,
      P(15) => cMinusDtimesA0_n_90,
      P(14) => cMinusDtimesA0_n_91,
      P(13) => cMinusDtimesA0_n_92,
      P(12) => cMinusDtimesA0_n_93,
      P(11) => cMinusDtimesA0_n_94,
      P(10) => cMinusDtimesA0_n_95,
      P(9) => cMinusDtimesA0_n_96,
      P(8) => cMinusDtimesA0_n_97,
      P(7) => cMinusDtimesA0_n_98,
      P(6) => cMinusDtimesA0_n_99,
      P(5) => cMinusDtimesA0_n_100,
      P(4) => cMinusDtimesA0_n_101,
      P(3) => cMinusDtimesA0_n_102,
      P(2) => cMinusDtimesA0_n_103,
      P(1) => cMinusDtimesA0_n_104,
      P(0) => cMinusDtimesA0_n_105,
      PATTERNBDETECT => NLW_cMinusDtimesA0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cMinusDtimesA0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => cMinusDtimesA0_n_106,
      PCOUT(46) => cMinusDtimesA0_n_107,
      PCOUT(45) => cMinusDtimesA0_n_108,
      PCOUT(44) => cMinusDtimesA0_n_109,
      PCOUT(43) => cMinusDtimesA0_n_110,
      PCOUT(42) => cMinusDtimesA0_n_111,
      PCOUT(41) => cMinusDtimesA0_n_112,
      PCOUT(40) => cMinusDtimesA0_n_113,
      PCOUT(39) => cMinusDtimesA0_n_114,
      PCOUT(38) => cMinusDtimesA0_n_115,
      PCOUT(37) => cMinusDtimesA0_n_116,
      PCOUT(36) => cMinusDtimesA0_n_117,
      PCOUT(35) => cMinusDtimesA0_n_118,
      PCOUT(34) => cMinusDtimesA0_n_119,
      PCOUT(33) => cMinusDtimesA0_n_120,
      PCOUT(32) => cMinusDtimesA0_n_121,
      PCOUT(31) => cMinusDtimesA0_n_122,
      PCOUT(30) => cMinusDtimesA0_n_123,
      PCOUT(29) => cMinusDtimesA0_n_124,
      PCOUT(28) => cMinusDtimesA0_n_125,
      PCOUT(27) => cMinusDtimesA0_n_126,
      PCOUT(26) => cMinusDtimesA0_n_127,
      PCOUT(25) => cMinusDtimesA0_n_128,
      PCOUT(24) => cMinusDtimesA0_n_129,
      PCOUT(23) => cMinusDtimesA0_n_130,
      PCOUT(22) => cMinusDtimesA0_n_131,
      PCOUT(21) => cMinusDtimesA0_n_132,
      PCOUT(20) => cMinusDtimesA0_n_133,
      PCOUT(19) => cMinusDtimesA0_n_134,
      PCOUT(18) => cMinusDtimesA0_n_135,
      PCOUT(17) => cMinusDtimesA0_n_136,
      PCOUT(16) => cMinusDtimesA0_n_137,
      PCOUT(15) => cMinusDtimesA0_n_138,
      PCOUT(14) => cMinusDtimesA0_n_139,
      PCOUT(13) => cMinusDtimesA0_n_140,
      PCOUT(12) => cMinusDtimesA0_n_141,
      PCOUT(11) => cMinusDtimesA0_n_142,
      PCOUT(10) => cMinusDtimesA0_n_143,
      PCOUT(9) => cMinusDtimesA0_n_144,
      PCOUT(8) => cMinusDtimesA0_n_145,
      PCOUT(7) => cMinusDtimesA0_n_146,
      PCOUT(6) => cMinusDtimesA0_n_147,
      PCOUT(5) => cMinusDtimesA0_n_148,
      PCOUT(4) => cMinusDtimesA0_n_149,
      PCOUT(3) => cMinusDtimesA0_n_150,
      PCOUT(2) => cMinusDtimesA0_n_151,
      PCOUT(1) => cMinusDtimesA0_n_152,
      PCOUT(0) => cMinusDtimesA0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cMinusDtimesA0_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_cMinusDtimesA0_XOROUT_UNCONNECTED(7 downto 0)
    );
\cMinusDtimesA0_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(16),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_36_n_0,
      O => \^a\(15)
    );
\cMinusDtimesA0_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(15),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_37_n_0,
      O => \^a\(14)
    );
\cMinusDtimesA0_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(14),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_38_n_0,
      O => \^a\(13)
    );
\cMinusDtimesA0_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(13),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_39_n_0,
      O => \^a\(12)
    );
\cMinusDtimesA0_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(12),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_40_n_0,
      O => \^a\(11)
    );
\cMinusDtimesA0_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(11),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_41_n_0,
      O => \^a\(10)
    );
\cMinusDtimesA0_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(10),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_42_n_0,
      O => \^a\(9)
    );
\cMinusDtimesA0_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(9),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_43_n_0,
      O => \^a\(8)
    );
\cMinusDtimesA0_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(8),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_44_n_0,
      O => \^a\(7)
    );
\cMinusDtimesA0_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(7),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_45_n_0,
      O => \^a\(6)
    );
cMinusDtimesA0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AFF8A00"
    )
        port map (
      I0 => dataI(24),
      I1 => dataI(0),
      I2 => \^partialfftsizebit_reg[0]_0\,
      I3 => \but2I_reg[0][23]\,
      I4 => cMinusDtimesA0_i_28_n_0,
      O => \^a\(23)
    );
\cMinusDtimesA0_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(6),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_46_n_0,
      O => \^a\(5)
    );
\cMinusDtimesA0_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(5),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_47_n_0,
      O => \^a\(4)
    );
\cMinusDtimesA0_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(4),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_48_n_0,
      O => \^a\(3)
    );
\cMinusDtimesA0_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(3),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_49_n_0,
      O => \^a\(2)
    );
\cMinusDtimesA0_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(2),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_50_n_0,
      O => \^a\(1)
    );
cMinusDtimesA0_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(1),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_51_n_0,
      O => \^a\(0)
    );
cMinusDtimesA0_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^partialfftsizebit_reg[3]\,
      I1 => \partialFftSizeBit__0\(0),
      I2 => \partialFftSizeBit__0\(1),
      O => \^partialfftsizebit_reg[0]_0\
    );
cMinusDtimesA0_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => dataI(48),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(72),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => \but2I_reg[0][23]_0\(23),
      O => cMinusDtimesA0_i_28_n_0
    );
cMinusDtimesA0_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataI(47),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(71),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => \but2I_reg[0][23]_0\(22),
      O => cMinusDtimesA0_i_29_n_0
    );
cMinusDtimesA0_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataI(46),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(70),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => \but2I_reg[0][23]_0\(21),
      O => cMinusDtimesA0_i_30_n_0
    );
cMinusDtimesA0_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataI(45),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(69),
      I3 => \but2I_reg[0][23]_0\(20),
      I4 => \^partialfftsizebit_reg[0]_0\,
      O => cMinusDtimesA0_i_31_n_0
    );
cMinusDtimesA0_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataI(44),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(68),
      I3 => \but2I_reg[0][23]_0\(19),
      I4 => \^partialfftsizebit_reg[0]_0\,
      O => cMinusDtimesA0_i_32_n_0
    );
cMinusDtimesA0_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataI(43),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(67),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => \but2I_reg[0][23]_0\(18),
      O => cMinusDtimesA0_i_33_n_0
    );
cMinusDtimesA0_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataI(42),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(66),
      I3 => \but2I_reg[0][23]_0\(17),
      I4 => \^partialfftsizebit_reg[0]_0\,
      O => cMinusDtimesA0_i_34_n_0
    );
cMinusDtimesA0_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataI(41),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(65),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => \but2I_reg[0][23]_0\(16),
      O => cMinusDtimesA0_i_35_n_0
    );
cMinusDtimesA0_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataI(40),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(64),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => \but2I_reg[0][23]_0\(15),
      O => cMinusDtimesA0_i_36_n_0
    );
cMinusDtimesA0_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataI(39),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(63),
      I3 => \but2I_reg[0][23]_0\(14),
      I4 => \^partialfftsizebit_reg[0]_0\,
      O => cMinusDtimesA0_i_37_n_0
    );
cMinusDtimesA0_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataI(38),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(62),
      I3 => \but2I_reg[0][23]_0\(13),
      I4 => \^partialfftsizebit_reg[0]_0\,
      O => cMinusDtimesA0_i_38_n_0
    );
cMinusDtimesA0_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataI(37),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(61),
      I3 => \but2I_reg[0][23]_0\(12),
      I4 => \^partialfftsizebit_reg[0]_0\,
      O => cMinusDtimesA0_i_39_n_0
    );
\cMinusDtimesA0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(23),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_29_n_0,
      O => \^a\(22)
    );
cMinusDtimesA0_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataI(36),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(60),
      I3 => \but2I_reg[0][23]_0\(11),
      I4 => \^partialfftsizebit_reg[0]_0\,
      O => cMinusDtimesA0_i_40_n_0
    );
cMinusDtimesA0_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataI(35),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(59),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => \but2I_reg[0][23]_0\(10),
      O => cMinusDtimesA0_i_41_n_0
    );
cMinusDtimesA0_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataI(34),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(58),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => \but2I_reg[0][23]_0\(9),
      O => cMinusDtimesA0_i_42_n_0
    );
cMinusDtimesA0_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataI(33),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(57),
      I3 => \but2I_reg[0][23]_0\(8),
      I4 => \^partialfftsizebit_reg[0]_0\,
      O => cMinusDtimesA0_i_43_n_0
    );
cMinusDtimesA0_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataI(32),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(56),
      I3 => \but2I_reg[0][23]_0\(7),
      I4 => \^partialfftsizebit_reg[0]_0\,
      O => cMinusDtimesA0_i_44_n_0
    );
cMinusDtimesA0_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataI(31),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(55),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => \but2I_reg[0][23]_0\(6),
      O => cMinusDtimesA0_i_45_n_0
    );
cMinusDtimesA0_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataI(30),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(54),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => \but2I_reg[0][23]_0\(5),
      O => cMinusDtimesA0_i_46_n_0
    );
cMinusDtimesA0_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataI(29),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(53),
      I3 => \^partialfftsizebit_reg[0]_0\,
      I4 => \but2I_reg[0][23]_0\(4),
      O => cMinusDtimesA0_i_47_n_0
    );
cMinusDtimesA0_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataI(28),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(52),
      I3 => \but2I_reg[0][23]_0\(3),
      I4 => \^partialfftsizebit_reg[0]_0\,
      O => cMinusDtimesA0_i_48_n_0
    );
cMinusDtimesA0_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataI(27),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(51),
      I3 => \but2I_reg[0][23]_0\(2),
      I4 => \^partialfftsizebit_reg[0]_0\,
      O => cMinusDtimesA0_i_49_n_0
    );
\cMinusDtimesA0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(22),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_30_n_0,
      O => \^a\(21)
    );
cMinusDtimesA0_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataI(26),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(50),
      I3 => \but2I_reg[0][23]_0\(1),
      I4 => \^partialfftsizebit_reg[0]_0\,
      O => cMinusDtimesA0_i_50_n_0
    );
cMinusDtimesA0_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataI(25),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataI(49),
      I3 => \but2I_reg[0][23]_0\(0),
      I4 => \^partialfftsizebit_reg[0]_0\,
      O => cMinusDtimesA0_i_51_n_0
    );
\cMinusDtimesA0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(21),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_31_n_0,
      O => \^a\(20)
    );
\cMinusDtimesA0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(20),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_32_n_0,
      O => \^a\(19)
    );
\cMinusDtimesA0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(19),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_33_n_0,
      O => \^a\(18)
    );
\cMinusDtimesA0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(18),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_34_n_0,
      O => \^a\(17)
    );
\cMinusDtimesA0_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataI(17),
      I1 => \^partialfftsizebit_reg[0]_0\,
      I2 => \but2I_reg[0][23]\,
      I3 => cMinusDtimesA0_i_35_n_0,
      O => \^a\(16)
    );
cMinusDtimesA_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^a\(16),
      A(28) => \^a\(16),
      A(27) => \^a\(16),
      A(26) => \^a\(16),
      A(25) => \^a\(16),
      A(24) => \^a\(16),
      A(23) => \^a\(16),
      A(22) => \^a\(16),
      A(21) => \^a\(16),
      A(20) => \^a\(16),
      A(19) => \^a\(16),
      A(18) => \^a\(16),
      A(17) => \^a\(16),
      A(16 downto 0) => \^a\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cMinusDtimesA_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => cMinusD(23),
      B(16) => cMinusD(23),
      B(15) => cMinusD(23),
      B(14) => cMinusD(23),
      B(13) => cMinusD(23),
      B(12) => cMinusD(23),
      B(11) => cMinusD(23),
      B(10) => cMinusD(23),
      B(9) => cMinusD(23),
      B(8) => cMinusD(23),
      B(7) => cMinusD(23),
      B(6 downto 0) => cMinusD(23 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cMinusDtimesA_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cMinusDtimesA_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cMinusDtimesA_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => cMinusDtimesA,
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cMinusDtimesA_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_cMinusDtimesA_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_cMinusDtimesA_reg_P_UNCONNECTED(47 downto 17),
      P(16 downto 0) => outr0(23 downto 7),
      PATTERNBDETECT => NLW_cMinusDtimesA_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cMinusDtimesA_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => cMinusDtimesA0_n_106,
      PCIN(46) => cMinusDtimesA0_n_107,
      PCIN(45) => cMinusDtimesA0_n_108,
      PCIN(44) => cMinusDtimesA0_n_109,
      PCIN(43) => cMinusDtimesA0_n_110,
      PCIN(42) => cMinusDtimesA0_n_111,
      PCIN(41) => cMinusDtimesA0_n_112,
      PCIN(40) => cMinusDtimesA0_n_113,
      PCIN(39) => cMinusDtimesA0_n_114,
      PCIN(38) => cMinusDtimesA0_n_115,
      PCIN(37) => cMinusDtimesA0_n_116,
      PCIN(36) => cMinusDtimesA0_n_117,
      PCIN(35) => cMinusDtimesA0_n_118,
      PCIN(34) => cMinusDtimesA0_n_119,
      PCIN(33) => cMinusDtimesA0_n_120,
      PCIN(32) => cMinusDtimesA0_n_121,
      PCIN(31) => cMinusDtimesA0_n_122,
      PCIN(30) => cMinusDtimesA0_n_123,
      PCIN(29) => cMinusDtimesA0_n_124,
      PCIN(28) => cMinusDtimesA0_n_125,
      PCIN(27) => cMinusDtimesA0_n_126,
      PCIN(26) => cMinusDtimesA0_n_127,
      PCIN(25) => cMinusDtimesA0_n_128,
      PCIN(24) => cMinusDtimesA0_n_129,
      PCIN(23) => cMinusDtimesA0_n_130,
      PCIN(22) => cMinusDtimesA0_n_131,
      PCIN(21) => cMinusDtimesA0_n_132,
      PCIN(20) => cMinusDtimesA0_n_133,
      PCIN(19) => cMinusDtimesA0_n_134,
      PCIN(18) => cMinusDtimesA0_n_135,
      PCIN(17) => cMinusDtimesA0_n_136,
      PCIN(16) => cMinusDtimesA0_n_137,
      PCIN(15) => cMinusDtimesA0_n_138,
      PCIN(14) => cMinusDtimesA0_n_139,
      PCIN(13) => cMinusDtimesA0_n_140,
      PCIN(12) => cMinusDtimesA0_n_141,
      PCIN(11) => cMinusDtimesA0_n_142,
      PCIN(10) => cMinusDtimesA0_n_143,
      PCIN(9) => cMinusDtimesA0_n_144,
      PCIN(8) => cMinusDtimesA0_n_145,
      PCIN(7) => cMinusDtimesA0_n_146,
      PCIN(6) => cMinusDtimesA0_n_147,
      PCIN(5) => cMinusDtimesA0_n_148,
      PCIN(4) => cMinusDtimesA0_n_149,
      PCIN(3) => cMinusDtimesA0_n_150,
      PCIN(2) => cMinusDtimesA0_n_151,
      PCIN(1) => cMinusDtimesA0_n_152,
      PCIN(0) => cMinusDtimesA0_n_153,
      PCOUT(47 downto 0) => NLW_cMinusDtimesA_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cMinusDtimesA_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_cMinusDtimesA_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\cMinusDtimesA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_95,
      Q => outr0(0),
      R => '0'
    );
\cMinusDtimesA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_94,
      Q => outr0(1),
      R => '0'
    );
\cMinusDtimesA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_93,
      Q => outr0(2),
      R => '0'
    );
\cMinusDtimesA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_92,
      Q => outr0(3),
      R => '0'
    );
\cMinusDtimesA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_91,
      Q => outr0(4),
      R => '0'
    );
\cMinusDtimesA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_90,
      Q => outr0(5),
      R => '0'
    );
\cMinusDtimesA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cMinusDtimesA,
      D => cMinusDtimesA0_n_89,
      Q => outr0(6),
      R => '0'
    );
cPlusDtimesB0: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^dataq_reg[4][23]\(23),
      A(28) => \^dataq_reg[4][23]\(23),
      A(27) => \^dataq_reg[4][23]\(23),
      A(26) => \^dataq_reg[4][23]\(23),
      A(25) => \^dataq_reg[4][23]\(23),
      A(24) => \^dataq_reg[4][23]\(23),
      A(23 downto 0) => \^dataq_reg[4][23]\(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cPlusDtimesB0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 2) => cPlusD(16 downto 2),
      B(1 downto 0) => B"00",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cPlusDtimesB0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cPlusDtimesB0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cPlusDtimesB0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cPlusDtimesB0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_cPlusDtimesB0_OVERFLOW_UNCONNECTED,
      P(47) => cPlusDtimesB0_n_58,
      P(46) => cPlusDtimesB0_n_59,
      P(45) => cPlusDtimesB0_n_60,
      P(44) => cPlusDtimesB0_n_61,
      P(43) => cPlusDtimesB0_n_62,
      P(42) => cPlusDtimesB0_n_63,
      P(41) => cPlusDtimesB0_n_64,
      P(40) => cPlusDtimesB0_n_65,
      P(39) => cPlusDtimesB0_n_66,
      P(38) => cPlusDtimesB0_n_67,
      P(37) => cPlusDtimesB0_n_68,
      P(36) => cPlusDtimesB0_n_69,
      P(35) => cPlusDtimesB0_n_70,
      P(34) => cPlusDtimesB0_n_71,
      P(33) => cPlusDtimesB0_n_72,
      P(32) => cPlusDtimesB0_n_73,
      P(31) => cPlusDtimesB0_n_74,
      P(30) => cPlusDtimesB0_n_75,
      P(29) => cPlusDtimesB0_n_76,
      P(28) => cPlusDtimesB0_n_77,
      P(27) => cPlusDtimesB0_n_78,
      P(26) => cPlusDtimesB0_n_79,
      P(25) => cPlusDtimesB0_n_80,
      P(24) => cPlusDtimesB0_n_81,
      P(23) => cPlusDtimesB0_n_82,
      P(22) => cPlusDtimesB0_n_83,
      P(21) => cPlusDtimesB0_n_84,
      P(20) => cPlusDtimesB0_n_85,
      P(19) => cPlusDtimesB0_n_86,
      P(18) => cPlusDtimesB0_n_87,
      P(17) => cPlusDtimesB0_n_88,
      P(16) => cPlusDtimesB0_n_89,
      P(15) => cPlusDtimesB0_n_90,
      P(14) => cPlusDtimesB0_n_91,
      P(13) => cPlusDtimesB0_n_92,
      P(12) => cPlusDtimesB0_n_93,
      P(11) => cPlusDtimesB0_n_94,
      P(10) => cPlusDtimesB0_n_95,
      P(9) => cPlusDtimesB0_n_96,
      P(8) => cPlusDtimesB0_n_97,
      P(7) => cPlusDtimesB0_n_98,
      P(6) => cPlusDtimesB0_n_99,
      P(5) => cPlusDtimesB0_n_100,
      P(4) => cPlusDtimesB0_n_101,
      P(3) => cPlusDtimesB0_n_102,
      P(2) => cPlusDtimesB0_n_103,
      P(1) => cPlusDtimesB0_n_104,
      P(0) => cPlusDtimesB0_n_105,
      PATTERNBDETECT => NLW_cPlusDtimesB0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cPlusDtimesB0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => cPlusDtimesB0_n_106,
      PCOUT(46) => cPlusDtimesB0_n_107,
      PCOUT(45) => cPlusDtimesB0_n_108,
      PCOUT(44) => cPlusDtimesB0_n_109,
      PCOUT(43) => cPlusDtimesB0_n_110,
      PCOUT(42) => cPlusDtimesB0_n_111,
      PCOUT(41) => cPlusDtimesB0_n_112,
      PCOUT(40) => cPlusDtimesB0_n_113,
      PCOUT(39) => cPlusDtimesB0_n_114,
      PCOUT(38) => cPlusDtimesB0_n_115,
      PCOUT(37) => cPlusDtimesB0_n_116,
      PCOUT(36) => cPlusDtimesB0_n_117,
      PCOUT(35) => cPlusDtimesB0_n_118,
      PCOUT(34) => cPlusDtimesB0_n_119,
      PCOUT(33) => cPlusDtimesB0_n_120,
      PCOUT(32) => cPlusDtimesB0_n_121,
      PCOUT(31) => cPlusDtimesB0_n_122,
      PCOUT(30) => cPlusDtimesB0_n_123,
      PCOUT(29) => cPlusDtimesB0_n_124,
      PCOUT(28) => cPlusDtimesB0_n_125,
      PCOUT(27) => cPlusDtimesB0_n_126,
      PCOUT(26) => cPlusDtimesB0_n_127,
      PCOUT(25) => cPlusDtimesB0_n_128,
      PCOUT(24) => cPlusDtimesB0_n_129,
      PCOUT(23) => cPlusDtimesB0_n_130,
      PCOUT(22) => cPlusDtimesB0_n_131,
      PCOUT(21) => cPlusDtimesB0_n_132,
      PCOUT(20) => cPlusDtimesB0_n_133,
      PCOUT(19) => cPlusDtimesB0_n_134,
      PCOUT(18) => cPlusDtimesB0_n_135,
      PCOUT(17) => cPlusDtimesB0_n_136,
      PCOUT(16) => cPlusDtimesB0_n_137,
      PCOUT(15) => cPlusDtimesB0_n_138,
      PCOUT(14) => cPlusDtimesB0_n_139,
      PCOUT(13) => cPlusDtimesB0_n_140,
      PCOUT(12) => cPlusDtimesB0_n_141,
      PCOUT(11) => cPlusDtimesB0_n_142,
      PCOUT(10) => cPlusDtimesB0_n_143,
      PCOUT(9) => cPlusDtimesB0_n_144,
      PCOUT(8) => cPlusDtimesB0_n_145,
      PCOUT(7) => cPlusDtimesB0_n_146,
      PCOUT(6) => cPlusDtimesB0_n_147,
      PCOUT(5) => cPlusDtimesB0_n_148,
      PCOUT(4) => cPlusDtimesB0_n_149,
      PCOUT(3) => cPlusDtimesB0_n_150,
      PCOUT(2) => cPlusDtimesB0_n_151,
      PCOUT(1) => cPlusDtimesB0_n_152,
      PCOUT(0) => cPlusDtimesB0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cPlusDtimesB0_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_cPlusDtimesB0_XOROUT_UNCONNECTED(7 downto 0)
    );
cPlusDtimesB0_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => cPlusDtimesB0_i_2_n_0,
      CI_TOP => '0',
      CO(7) => cPlusDtimesB0_i_1_n_0,
      CO(6) => cPlusDtimesB0_i_1_n_1,
      CO(5) => cPlusDtimesB0_i_1_n_2,
      CO(4) => cPlusDtimesB0_i_1_n_3,
      CO(3) => cPlusDtimesB0_i_1_n_4,
      CO(2) => cPlusDtimesB0_i_1_n_5,
      CO(1) => cPlusDtimesB0_i_1_n_6,
      CO(0) => cPlusDtimesB0_i_1_n_7,
      DI(7) => mul2R(3),
      DI(6) => mul2R(3),
      DI(5) => mul2R(3),
      DI(4) => mul2R(3),
      DI(3) => mul2R(3),
      DI(2) => mul2R(3),
      DI(1 downto 0) => mul2R(3 downto 2),
      O(7 downto 0) => cPlusD(17 downto 10),
      S(7) => \cPlusDtimesB0_i_27__0_n_0\,
      S(6) => \cPlusDtimesB0_i_28__0_n_0\,
      S(5) => \cPlusDtimesB0_i_29__0_n_0\,
      S(4) => cPlusDtimesB0_i_30_n_0,
      S(3) => cPlusDtimesB0_i_31_n_0,
      S(2) => cPlusDtimesB0_i_32_n_0,
      S(1) => cPlusDtimesB0_i_33_n_0,
      S(0) => cPlusDtimesB0_i_34_n_0
    );
\cPlusDtimesB0_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(16),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_46_n_0,
      O => \^dataq_reg[4][23]\(16)
    );
\cPlusDtimesB0_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(15),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_47_n_0,
      O => \^dataq_reg[4][23]\(15)
    );
\cPlusDtimesB0_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC55"
    )
        port map (
      I0 => cPlusDtimesB0_i_48_n_0,
      I1 => dataQ(14),
      I2 => \^partialfftsizebit_reg[0]_1\,
      I3 => \but2I_reg[0][23]\,
      O => \^dataq_reg[4][23]\(14)
    );
\cPlusDtimesB0_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(13),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_49_n_0,
      O => \^dataq_reg[4][23]\(13)
    );
\cPlusDtimesB0_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(12),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_50_n_0,
      O => \^dataq_reg[4][23]\(12)
    );
\cPlusDtimesB0_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(11),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_51_n_0,
      O => \^dataq_reg[4][23]\(11)
    );
\cPlusDtimesB0_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(10),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_52_n_0,
      O => \^dataq_reg[4][23]\(10)
    );
\cPlusDtimesB0_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(9),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_53_n_0,
      O => \^dataq_reg[4][23]\(9)
    );
\cPlusDtimesB0_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(8),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_54_n_0,
      O => \^dataq_reg[4][23]\(8)
    );
\cPlusDtimesB0_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(7),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_55_n_0,
      O => \^dataq_reg[4][23]\(7)
    );
cPlusDtimesB0_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => cPlusDtimesB0_i_2_n_0,
      CO(6) => cPlusDtimesB0_i_2_n_1,
      CO(5) => cPlusDtimesB0_i_2_n_2,
      CO(4) => cPlusDtimesB0_i_2_n_3,
      CO(3) => cPlusDtimesB0_i_2_n_4,
      CO(2) => cPlusDtimesB0_i_2_n_5,
      CO(1) => cPlusDtimesB0_i_2_n_6,
      CO(0) => cPlusDtimesB0_i_2_n_7,
      DI(7) => mul2R(1),
      DI(6) => mul2R(3),
      DI(5) => mul2R(1),
      DI(4) => mul2R(1),
      DI(3) => mul2R(3),
      DI(2) => mul2R(1),
      DI(1) => mul2R(3),
      DI(0) => mul2R(0),
      O(7 downto 0) => cPlusD(9 downto 2),
      S(7) => mul2R(1),
      S(6) => cPlusDtimesB0_i_35_n_0,
      S(5) => mul2R(1),
      S(4) => mul2R(1),
      S(3) => \cPlusDtimesB0_i_36__1_n_0\,
      S(2) => mul2R(1),
      S(1) => cPlusDtimesB0_i_37_n_0,
      S(0) => '0'
    );
\cPlusDtimesB0_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(6),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_56_n_0,
      O => \^dataq_reg[4][23]\(6)
    );
\cPlusDtimesB0_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(5),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_57_n_0,
      O => \^dataq_reg[4][23]\(5)
    );
\cPlusDtimesB0_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(4),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_58_n_0,
      O => \^dataq_reg[4][23]\(4)
    );
\cPlusDtimesB0_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(3),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_59_n_0,
      O => \^dataq_reg[4][23]\(3)
    );
\cPlusDtimesB0_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(2),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_60_n_0,
      O => \^dataq_reg[4][23]\(2)
    );
\cPlusDtimesB0_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(1),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_61_n_0,
      O => \^dataq_reg[4][23]\(1)
    );
\cPlusDtimesB0_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(0),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_62_n_0,
      O => \^dataq_reg[4][23]\(0)
    );
\cPlusDtimesB0_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I(0),
      I1 => mul2R(3),
      O => \cPlusDtimesB0_i_27__0_n_0\
    );
\cPlusDtimesB0_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I(0),
      I1 => mul2R(3),
      O => \cPlusDtimesB0_i_28__0_n_0\
    );
\cPlusDtimesB0_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I(0),
      I1 => mul2R(3),
      O => \cPlusDtimesB0_i_29__0_n_0\
    );
cPlusDtimesB0_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I(0),
      I1 => mul2R(3),
      O => cPlusDtimesB0_i_30_n_0
    );
cPlusDtimesB0_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I(0),
      I1 => mul2R(3),
      O => cPlusDtimesB0_i_31_n_0
    );
cPlusDtimesB0_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I(0),
      I1 => mul2R(3),
      O => cPlusDtimesB0_i_32_n_0
    );
cPlusDtimesB0_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I(0),
      I1 => mul2R(3),
      O => cPlusDtimesB0_i_33_n_0
    );
cPlusDtimesB0_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I(0),
      I1 => mul2R(2),
      O => cPlusDtimesB0_i_34_n_0
    );
cPlusDtimesB0_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2R(0),
      I1 => mul2R(3),
      O => cPlusDtimesB0_i_35_n_0
    );
\cPlusDtimesB0_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2R(0),
      I1 => mul2R(3),
      O => \cPlusDtimesB0_i_36__1_n_0\
    );
cPlusDtimesB0_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2R(0),
      I1 => mul2R(3),
      O => cPlusDtimesB0_i_37_n_0
    );
cPlusDtimesB0_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^partialfftsizebit_reg[3]\,
      I1 => \partialFftSizeBit__0\(0),
      I2 => \partialFftSizeBit__0\(1),
      O => \^partialfftsizebit_reg[0]_1\
    );
cPlusDtimesB0_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataQ(47),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(71),
      I3 => \but2Q_reg[0][23]\(23),
      I4 => \^partialfftsizebit_reg[0]_1\,
      O => cPlusDtimesB0_i_39_n_0
    );
\cPlusDtimesB0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(23),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_39_n_0,
      O => \^dataq_reg[4][23]\(23)
    );
cPlusDtimesB0_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataQ(46),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(70),
      I3 => \^partialfftsizebit_reg[0]_1\,
      I4 => \but2Q_reg[0][23]\(22),
      O => cPlusDtimesB0_i_40_n_0
    );
cPlusDtimesB0_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataQ(45),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(69),
      I3 => \^partialfftsizebit_reg[0]_1\,
      I4 => \but2Q_reg[0][23]\(21),
      O => cPlusDtimesB0_i_41_n_0
    );
cPlusDtimesB0_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataQ(44),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(68),
      I3 => \^partialfftsizebit_reg[0]_1\,
      I4 => \but2Q_reg[0][23]\(20),
      O => cPlusDtimesB0_i_42_n_0
    );
cPlusDtimesB0_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataQ(43),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(67),
      I3 => \^partialfftsizebit_reg[0]_1\,
      I4 => \but2Q_reg[0][23]\(19),
      O => cPlusDtimesB0_i_43_n_0
    );
cPlusDtimesB0_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataQ(42),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(66),
      I3 => \but2Q_reg[0][23]\(18),
      I4 => \^partialfftsizebit_reg[0]_1\,
      O => cPlusDtimesB0_i_44_n_0
    );
cPlusDtimesB0_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataQ(41),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(65),
      I3 => \^partialfftsizebit_reg[0]_1\,
      I4 => \but2Q_reg[0][23]\(17),
      O => cPlusDtimesB0_i_45_n_0
    );
cPlusDtimesB0_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataQ(40),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(64),
      I3 => \^partialfftsizebit_reg[0]_1\,
      I4 => \but2Q_reg[0][23]\(16),
      O => cPlusDtimesB0_i_46_n_0
    );
cPlusDtimesB0_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataQ(39),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(63),
      I3 => \but2Q_reg[0][23]\(15),
      I4 => \^partialfftsizebit_reg[0]_1\,
      O => cPlusDtimesB0_i_47_n_0
    );
cPlusDtimesB0_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47444777"
    )
        port map (
      I0 => dataQ(38),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(62),
      I3 => \^partialfftsizebit_reg[0]_1\,
      I4 => \but2Q_reg[0][23]\(14),
      O => cPlusDtimesB0_i_48_n_0
    );
cPlusDtimesB0_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataQ(37),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(61),
      I3 => \but2Q_reg[0][23]\(13),
      I4 => \^partialfftsizebit_reg[0]_1\,
      O => cPlusDtimesB0_i_49_n_0
    );
\cPlusDtimesB0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(22),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_40_n_0,
      O => \^dataq_reg[4][23]\(22)
    );
cPlusDtimesB0_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataQ(36),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(60),
      I3 => \^partialfftsizebit_reg[0]_1\,
      I4 => \but2Q_reg[0][23]\(12),
      O => cPlusDtimesB0_i_50_n_0
    );
cPlusDtimesB0_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataQ(35),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(59),
      I3 => \but2Q_reg[0][23]\(11),
      I4 => \^partialfftsizebit_reg[0]_1\,
      O => cPlusDtimesB0_i_51_n_0
    );
cPlusDtimesB0_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataQ(34),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(58),
      I3 => \^partialfftsizebit_reg[0]_1\,
      I4 => \but2Q_reg[0][23]\(10),
      O => cPlusDtimesB0_i_52_n_0
    );
cPlusDtimesB0_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataQ(33),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(57),
      I3 => \but2Q_reg[0][23]\(9),
      I4 => \^partialfftsizebit_reg[0]_1\,
      O => cPlusDtimesB0_i_53_n_0
    );
cPlusDtimesB0_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataQ(32),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(56),
      I3 => \but2Q_reg[0][23]\(8),
      I4 => \^partialfftsizebit_reg[0]_1\,
      O => cPlusDtimesB0_i_54_n_0
    );
cPlusDtimesB0_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataQ(31),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(55),
      I3 => \but2Q_reg[0][23]\(7),
      I4 => \^partialfftsizebit_reg[0]_1\,
      O => cPlusDtimesB0_i_55_n_0
    );
cPlusDtimesB0_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataQ(30),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(54),
      I3 => \^partialfftsizebit_reg[0]_1\,
      I4 => \but2Q_reg[0][23]\(6),
      O => cPlusDtimesB0_i_56_n_0
    );
cPlusDtimesB0_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataQ(29),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(53),
      I3 => \but2Q_reg[0][23]\(5),
      I4 => \^partialfftsizebit_reg[0]_1\,
      O => cPlusDtimesB0_i_57_n_0
    );
cPlusDtimesB0_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataQ(28),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(52),
      I3 => \^partialfftsizebit_reg[0]_1\,
      I4 => \but2Q_reg[0][23]\(4),
      O => cPlusDtimesB0_i_58_n_0
    );
cPlusDtimesB0_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataQ(27),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(51),
      I3 => \^partialfftsizebit_reg[0]_1\,
      I4 => \but2Q_reg[0][23]\(3),
      O => cPlusDtimesB0_i_59_n_0
    );
\cPlusDtimesB0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(21),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_41_n_0,
      O => \^dataq_reg[4][23]\(21)
    );
cPlusDtimesB0_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => dataQ(26),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(50),
      I3 => \but2Q_reg[0][23]\(2),
      I4 => \^partialfftsizebit_reg[0]_1\,
      O => cPlusDtimesB0_i_60_n_0
    );
cPlusDtimesB0_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataQ(25),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(49),
      I3 => \^partialfftsizebit_reg[0]_1\,
      I4 => \but2Q_reg[0][23]\(1),
      O => cPlusDtimesB0_i_61_n_0
    );
cPlusDtimesB0_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataQ(24),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => dataQ(48),
      I3 => \^partialfftsizebit_reg[0]_1\,
      I4 => \but2Q_reg[0][23]\(0),
      O => cPlusDtimesB0_i_62_n_0
    );
\cPlusDtimesB0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(20),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_42_n_0,
      O => \^dataq_reg[4][23]\(20)
    );
\cPlusDtimesB0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(19),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_43_n_0,
      O => \^dataq_reg[4][23]\(19)
    );
\cPlusDtimesB0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(18),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_44_n_0,
      O => \^dataq_reg[4][23]\(18)
    );
\cPlusDtimesB0_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dataQ(17),
      I1 => \^partialfftsizebit_reg[0]_1\,
      I2 => \but2I_reg[0][23]\,
      I3 => cPlusDtimesB0_i_45_n_0,
      O => \^dataq_reg[4][23]\(17)
    );
cPlusDtimesB_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^dataq_reg[4][23]\(16),
      A(28) => \^dataq_reg[4][23]\(16),
      A(27) => \^dataq_reg[4][23]\(16),
      A(26) => \^dataq_reg[4][23]\(16),
      A(25) => \^dataq_reg[4][23]\(16),
      A(24) => \^dataq_reg[4][23]\(16),
      A(23) => \^dataq_reg[4][23]\(16),
      A(22) => \^dataq_reg[4][23]\(16),
      A(21) => \^dataq_reg[4][23]\(16),
      A(20) => \^dataq_reg[4][23]\(16),
      A(19) => \^dataq_reg[4][23]\(16),
      A(18) => \^dataq_reg[4][23]\(16),
      A(17) => \^dataq_reg[4][23]\(16),
      A(16 downto 0) => \^dataq_reg[4][23]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cPlusDtimesB_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => cPlusD(23),
      B(16) => cPlusD(23),
      B(15) => cPlusD(23),
      B(14) => cPlusD(23),
      B(13) => cPlusD(23),
      B(12) => cPlusD(23),
      B(11) => cPlusD(23),
      B(10) => cPlusD(23),
      B(9) => cPlusD(23),
      B(8) => cPlusD(23),
      B(7) => cPlusD(23),
      B(6 downto 0) => cPlusD(23 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cPlusDtimesB_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cPlusDtimesB_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cPlusDtimesB_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => ready01_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ready0_0,
      CLK => s00_axi_aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cPlusDtimesB_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_cPlusDtimesB_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_cPlusDtimesB_reg_P_UNCONNECTED(47 downto 17),
      P(16 downto 0) => outi0(23 downto 7),
      PATTERNBDETECT => NLW_cPlusDtimesB_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cPlusDtimesB_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => cPlusDtimesB0_n_106,
      PCIN(46) => cPlusDtimesB0_n_107,
      PCIN(45) => cPlusDtimesB0_n_108,
      PCIN(44) => cPlusDtimesB0_n_109,
      PCIN(43) => cPlusDtimesB0_n_110,
      PCIN(42) => cPlusDtimesB0_n_111,
      PCIN(41) => cPlusDtimesB0_n_112,
      PCIN(40) => cPlusDtimesB0_n_113,
      PCIN(39) => cPlusDtimesB0_n_114,
      PCIN(38) => cPlusDtimesB0_n_115,
      PCIN(37) => cPlusDtimesB0_n_116,
      PCIN(36) => cPlusDtimesB0_n_117,
      PCIN(35) => cPlusDtimesB0_n_118,
      PCIN(34) => cPlusDtimesB0_n_119,
      PCIN(33) => cPlusDtimesB0_n_120,
      PCIN(32) => cPlusDtimesB0_n_121,
      PCIN(31) => cPlusDtimesB0_n_122,
      PCIN(30) => cPlusDtimesB0_n_123,
      PCIN(29) => cPlusDtimesB0_n_124,
      PCIN(28) => cPlusDtimesB0_n_125,
      PCIN(27) => cPlusDtimesB0_n_126,
      PCIN(26) => cPlusDtimesB0_n_127,
      PCIN(25) => cPlusDtimesB0_n_128,
      PCIN(24) => cPlusDtimesB0_n_129,
      PCIN(23) => cPlusDtimesB0_n_130,
      PCIN(22) => cPlusDtimesB0_n_131,
      PCIN(21) => cPlusDtimesB0_n_132,
      PCIN(20) => cPlusDtimesB0_n_133,
      PCIN(19) => cPlusDtimesB0_n_134,
      PCIN(18) => cPlusDtimesB0_n_135,
      PCIN(17) => cPlusDtimesB0_n_136,
      PCIN(16) => cPlusDtimesB0_n_137,
      PCIN(15) => cPlusDtimesB0_n_138,
      PCIN(14) => cPlusDtimesB0_n_139,
      PCIN(13) => cPlusDtimesB0_n_140,
      PCIN(12) => cPlusDtimesB0_n_141,
      PCIN(11) => cPlusDtimesB0_n_142,
      PCIN(10) => cPlusDtimesB0_n_143,
      PCIN(9) => cPlusDtimesB0_n_144,
      PCIN(8) => cPlusDtimesB0_n_145,
      PCIN(7) => cPlusDtimesB0_n_146,
      PCIN(6) => cPlusDtimesB0_n_147,
      PCIN(5) => cPlusDtimesB0_n_148,
      PCIN(4) => cPlusDtimesB0_n_149,
      PCIN(3) => cPlusDtimesB0_n_150,
      PCIN(2) => cPlusDtimesB0_n_151,
      PCIN(1) => cPlusDtimesB0_n_152,
      PCIN(0) => cPlusDtimesB0_n_153,
      PCOUT(47 downto 0) => NLW_cPlusDtimesB_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cPlusDtimesB_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_cPlusDtimesB_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\cPlusDtimesB_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_95,
      Q => outi0(0),
      R => '0'
    );
\cPlusDtimesB_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_94,
      Q => outi0(1),
      R => '0'
    );
\cPlusDtimesB_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_93,
      Q => outi0(2),
      R => '0'
    );
\cPlusDtimesB_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_92,
      Q => outi0(3),
      R => '0'
    );
\cPlusDtimesB_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_91,
      Q => outi0(4),
      R => '0'
    );
\cPlusDtimesB_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_90,
      Q => outi0(5),
      R => '0'
    );
\cPlusDtimesB_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready0_0,
      D => cPlusDtimesB0_n_89,
      Q => outi0(6),
      R => '0'
    );
cPlusDtimesB_reg_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => cPlusDtimesB0_i_1_n_0,
      CI_TOP => '0',
      CO(7 downto 5) => NLW_cPlusDtimesB_reg_i_1_CO_UNCONNECTED(7 downto 5),
      CO(4) => cPlusDtimesB_reg_i_1_n_3,
      CO(3) => cPlusDtimesB_reg_i_1_n_4,
      CO(2) => cPlusDtimesB_reg_i_1_n_5,
      CO(1) => cPlusDtimesB_reg_i_1_n_6,
      CO(0) => cPlusDtimesB_reg_i_1_n_7,
      DI(7 downto 5) => B"000",
      DI(4) => mul2R(3),
      DI(3) => mul2R(3),
      DI(2) => mul2R(3),
      DI(1) => mul2R(3),
      DI(0) => mul2R(3),
      O(7 downto 6) => NLW_cPlusDtimesB_reg_i_1_O_UNCONNECTED(7 downto 6),
      O(5 downto 0) => cPlusD(23 downto 18),
      S(7 downto 6) => B"00",
      S(5) => cPlusDtimesB_reg_i_2_n_0,
      S(4) => cPlusDtimesB_reg_i_3_n_0,
      S(3) => cPlusDtimesB_reg_i_4_n_0,
      S(2) => cPlusDtimesB_reg_i_5_n_0,
      S(1) => cPlusDtimesB_reg_i_6_n_0,
      S(0) => cPlusDtimesB_reg_i_7_n_0
    );
cPlusDtimesB_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I(0),
      I1 => mul2R(3),
      O => cPlusDtimesB_reg_i_2_n_0
    );
cPlusDtimesB_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I(0),
      I1 => mul2R(3),
      O => cPlusDtimesB_reg_i_3_n_0
    );
cPlusDtimesB_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I(0),
      I1 => mul2R(3),
      O => cPlusDtimesB_reg_i_4_n_0
    );
cPlusDtimesB_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I(0),
      I1 => mul2R(3),
      O => cPlusDtimesB_reg_i_5_n_0
    );
cPlusDtimesB_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I(0),
      I1 => mul2R(3),
      O => cPlusDtimesB_reg_i_6_n_0
    );
cPlusDtimesB_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul2I(0),
      I1 => mul2R(3),
      O => cPlusDtimesB_reg_i_7_n_0
    );
lastStartState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mulStart,
      Q => lastStartState,
      R => '0'
    );
\mul/\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEAA"
    )
        port map (
      I0 => ready0_0,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => lastStartState,
      I3 => mulStart,
      I4 => cMinusDtimesA,
      O => \mul/_n_0\
    );
mulStart_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mulready\,
      I1 => mulPreviousReady,
      O => \^ready0\
    );
outi_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => outi_carry_n_0,
      CO(6) => outi_carry_n_1,
      CO(5) => outi_carry_n_2,
      CO(4) => outi_carry_n_3,
      CO(3) => outi_carry_n_4,
      CO(2) => outi_carry_n_5,
      CO(1) => outi_carry_n_6,
      CO(0) => outi_carry_n_7,
      DI(7 downto 0) => outi0(7 downto 0),
      O(7 downto 0) => mulOutI(7 downto 0),
      S(7) => outi_carry_i_1_n_0,
      S(6) => outi_carry_i_2_n_0,
      S(5) => outi_carry_i_3_n_0,
      S(4) => outi_carry_i_4_n_0,
      S(3) => outi_carry_i_5_n_0,
      S(2) => outi_carry_i_6_n_0,
      S(1) => outi_carry_i_7_n_0,
      S(0) => outi_carry_i_8_n_0
    );
\outi_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => outi_carry_n_0,
      CI_TOP => '0',
      CO(7) => \outi_carry__0_n_0\,
      CO(6) => \outi_carry__0_n_1\,
      CO(5) => \outi_carry__0_n_2\,
      CO(4) => \outi_carry__0_n_3\,
      CO(3) => \outi_carry__0_n_4\,
      CO(2) => \outi_carry__0_n_5\,
      CO(1) => \outi_carry__0_n_6\,
      CO(0) => \outi_carry__0_n_7\,
      DI(7 downto 0) => outi0(15 downto 8),
      O(7 downto 0) => mulOutI(15 downto 8),
      S(7) => \outi_carry__0_i_1_n_0\,
      S(6) => \outi_carry__0_i_2_n_0\,
      S(5) => \outi_carry__0_i_3_n_0\,
      S(4) => \outi_carry__0_i_4_n_0\,
      S(3) => \outi_carry__0_i_5_n_0\,
      S(2) => \outi_carry__0_i_6_n_0\,
      S(1) => \outi_carry__0_i_7_n_0\,
      S(0) => \outi_carry__0_i_8_n_0\
    );
\outi_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(15),
      I1 => common(15),
      O => \outi_carry__0_i_1_n_0\
    );
\outi_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(14),
      I1 => common(14),
      O => \outi_carry__0_i_2_n_0\
    );
\outi_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(13),
      I1 => common(13),
      O => \outi_carry__0_i_3_n_0\
    );
\outi_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(12),
      I1 => common(12),
      O => \outi_carry__0_i_4_n_0\
    );
\outi_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(11),
      I1 => common(11),
      O => \outi_carry__0_i_5_n_0\
    );
\outi_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(10),
      I1 => common(10),
      O => \outi_carry__0_i_6_n_0\
    );
\outi_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(9),
      I1 => common(9),
      O => \outi_carry__0_i_7_n_0\
    );
\outi_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(8),
      I1 => common(8),
      O => \outi_carry__0_i_8_n_0\
    );
\outi_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \outi_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_outi_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \outi_carry__1_n_1\,
      CO(5) => \outi_carry__1_n_2\,
      CO(4) => \outi_carry__1_n_3\,
      CO(3) => \outi_carry__1_n_4\,
      CO(2) => \outi_carry__1_n_5\,
      CO(1) => \outi_carry__1_n_6\,
      CO(0) => \outi_carry__1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => outi0(22 downto 16),
      O(7 downto 0) => mulOutI(23 downto 16),
      S(7) => \outi_carry__1_i_1_n_0\,
      S(6) => \outi_carry__1_i_2_n_0\,
      S(5) => \outi_carry__1_i_3_n_0\,
      S(4) => \outi_carry__1_i_4_n_0\,
      S(3) => \outi_carry__1_i_5_n_0\,
      S(2) => \outi_carry__1_i_6_n_0\,
      S(1) => \outi_carry__1_i_7_n_0\,
      S(0) => \outi_carry__1_i_8_n_0\
    );
\outi_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(23),
      I1 => common(23),
      O => \outi_carry__1_i_1_n_0\
    );
\outi_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(22),
      I1 => common(22),
      O => \outi_carry__1_i_2_n_0\
    );
\outi_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(21),
      I1 => common(21),
      O => \outi_carry__1_i_3_n_0\
    );
\outi_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(20),
      I1 => common(20),
      O => \outi_carry__1_i_4_n_0\
    );
\outi_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(19),
      I1 => common(19),
      O => \outi_carry__1_i_5_n_0\
    );
\outi_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(18),
      I1 => common(18),
      O => \outi_carry__1_i_6_n_0\
    );
\outi_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(17),
      I1 => common(17),
      O => \outi_carry__1_i_7_n_0\
    );
\outi_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(16),
      I1 => common(16),
      O => \outi_carry__1_i_8_n_0\
    );
outi_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(7),
      I1 => common(7),
      O => outi_carry_i_1_n_0
    );
outi_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(6),
      I1 => common(6),
      O => outi_carry_i_2_n_0
    );
outi_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(5),
      I1 => common(5),
      O => outi_carry_i_3_n_0
    );
outi_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(4),
      I1 => common(4),
      O => outi_carry_i_4_n_0
    );
outi_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(3),
      I1 => common(3),
      O => outi_carry_i_5_n_0
    );
outi_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(2),
      I1 => common(2),
      O => outi_carry_i_6_n_0
    );
outi_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(1),
      I1 => common(1),
      O => outi_carry_i_7_n_0
    );
outi_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outi0(0),
      I1 => common(0),
      O => outi_carry_i_8_n_0
    );
outr_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => outr_carry_n_0,
      CO(6) => outr_carry_n_1,
      CO(5) => outr_carry_n_2,
      CO(4) => outr_carry_n_3,
      CO(3) => outr_carry_n_4,
      CO(2) => outr_carry_n_5,
      CO(1) => outr_carry_n_6,
      CO(0) => outr_carry_n_7,
      DI(7 downto 0) => outr0(7 downto 0),
      O(7 downto 0) => mulOutR(7 downto 0),
      S(7) => outr_carry_i_1_n_0,
      S(6) => outr_carry_i_2_n_0,
      S(5) => outr_carry_i_3_n_0,
      S(4) => outr_carry_i_4_n_0,
      S(3) => outr_carry_i_5_n_0,
      S(2) => outr_carry_i_6_n_0,
      S(1) => outr_carry_i_7_n_0,
      S(0) => outr_carry_i_8_n_0
    );
\outr_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => outr_carry_n_0,
      CI_TOP => '0',
      CO(7) => \outr_carry__0_n_0\,
      CO(6) => \outr_carry__0_n_1\,
      CO(5) => \outr_carry__0_n_2\,
      CO(4) => \outr_carry__0_n_3\,
      CO(3) => \outr_carry__0_n_4\,
      CO(2) => \outr_carry__0_n_5\,
      CO(1) => \outr_carry__0_n_6\,
      CO(0) => \outr_carry__0_n_7\,
      DI(7 downto 0) => outr0(15 downto 8),
      O(7 downto 0) => mulOutR(15 downto 8),
      S(7) => \outr_carry__0_i_1_n_0\,
      S(6) => \outr_carry__0_i_2_n_0\,
      S(5) => \outr_carry__0_i_3_n_0\,
      S(4) => \outr_carry__0_i_4_n_0\,
      S(3) => \outr_carry__0_i_5_n_0\,
      S(2) => \outr_carry__0_i_6_n_0\,
      S(1) => \outr_carry__0_i_7_n_0\,
      S(0) => \outr_carry__0_i_8_n_0\
    );
\outr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(15),
      I1 => common(15),
      O => \outr_carry__0_i_1_n_0\
    );
\outr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(14),
      I1 => common(14),
      O => \outr_carry__0_i_2_n_0\
    );
\outr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(13),
      I1 => common(13),
      O => \outr_carry__0_i_3_n_0\
    );
\outr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(12),
      I1 => common(12),
      O => \outr_carry__0_i_4_n_0\
    );
\outr_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(11),
      I1 => common(11),
      O => \outr_carry__0_i_5_n_0\
    );
\outr_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(10),
      I1 => common(10),
      O => \outr_carry__0_i_6_n_0\
    );
\outr_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(9),
      I1 => common(9),
      O => \outr_carry__0_i_7_n_0\
    );
\outr_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(8),
      I1 => common(8),
      O => \outr_carry__0_i_8_n_0\
    );
\outr_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \outr_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_outr_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \outr_carry__1_n_1\,
      CO(5) => \outr_carry__1_n_2\,
      CO(4) => \outr_carry__1_n_3\,
      CO(3) => \outr_carry__1_n_4\,
      CO(2) => \outr_carry__1_n_5\,
      CO(1) => \outr_carry__1_n_6\,
      CO(0) => \outr_carry__1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => outr0(22 downto 16),
      O(7 downto 0) => mulOutR(23 downto 16),
      S(7) => \outr_carry__1_i_1_n_0\,
      S(6) => \outr_carry__1_i_2_n_0\,
      S(5) => \outr_carry__1_i_3_n_0\,
      S(4) => \outr_carry__1_i_4_n_0\,
      S(3) => \outr_carry__1_i_5_n_0\,
      S(2) => \outr_carry__1_i_6_n_0\,
      S(1) => \outr_carry__1_i_7_n_0\,
      S(0) => \outr_carry__1_i_8_n_0\
    );
\outr_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(23),
      I1 => common(23),
      O => \outr_carry__1_i_1_n_0\
    );
\outr_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(22),
      I1 => common(22),
      O => \outr_carry__1_i_2_n_0\
    );
\outr_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(21),
      I1 => common(21),
      O => \outr_carry__1_i_3_n_0\
    );
\outr_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(20),
      I1 => common(20),
      O => \outr_carry__1_i_4_n_0\
    );
\outr_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(19),
      I1 => common(19),
      O => \outr_carry__1_i_5_n_0\
    );
\outr_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(18),
      I1 => common(18),
      O => \outr_carry__1_i_6_n_0\
    );
\outr_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(17),
      I1 => common(17),
      O => \outr_carry__1_i_7_n_0\
    );
\outr_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(16),
      I1 => common(16),
      O => \outr_carry__1_i_8_n_0\
    );
outr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(7),
      I1 => common(7),
      O => outr_carry_i_1_n_0
    );
outr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(6),
      I1 => common(6),
      O => outr_carry_i_2_n_0
    );
outr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(5),
      I1 => common(5),
      O => outr_carry_i_3_n_0
    );
outr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(4),
      I1 => common(4),
      O => outr_carry_i_4_n_0
    );
outr_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(3),
      I1 => common(3),
      O => outr_carry_i_5_n_0
    );
outr_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(2),
      I1 => common(2),
      O => outr_carry_i_6_n_0
    );
outr_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(1),
      I1 => common(1),
      O => outr_carry_i_7_n_0
    );
outr_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outr0(0),
      I1 => common(0),
      O => outr_carry_i_8_n_0
    );
ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFB00"
    )
        port map (
      I0 => cMinusDtimesA,
      I1 => mulStart,
      I2 => lastStartState,
      I3 => \^mulready\,
      I4 => ready0_0,
      O => ready_i_1_n_0
    );
ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ready_i_1_n_0,
      Q => \^mulready\,
      R => '0'
    );
\topI_out[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(15),
      I1 => mulOutI(15),
      O => \topI_out[15]_i_2_n_0\
    );
\topI_out[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(14),
      I1 => mulOutI(14),
      O => \topI_out[15]_i_3_n_0\
    );
\topI_out[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(13),
      I1 => mulOutI(13),
      O => \topI_out[15]_i_4_n_0\
    );
\topI_out[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(12),
      I1 => mulOutI(12),
      O => \topI_out[15]_i_5_n_0\
    );
\topI_out[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(11),
      I1 => mulOutI(11),
      O => \topI_out[15]_i_6_n_0\
    );
\topI_out[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(10),
      I1 => mulOutI(10),
      O => \topI_out[15]_i_7_n_0\
    );
\topI_out[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(9),
      I1 => mulOutI(9),
      O => \topI_out[15]_i_8_n_0\
    );
\topI_out[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(8),
      I1 => mulOutI(8),
      O => \topI_out[15]_i_9_n_0\
    );
\topI_out[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(23),
      I1 => mulOutI(23),
      O => \topI_out[23]_i_2_n_0\
    );
\topI_out[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(22),
      I1 => mulOutI(22),
      O => \topI_out[23]_i_3_n_0\
    );
\topI_out[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(21),
      I1 => mulOutI(21),
      O => \topI_out[23]_i_4_n_0\
    );
\topI_out[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(20),
      I1 => mulOutI(20),
      O => \topI_out[23]_i_5_n_0\
    );
\topI_out[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(19),
      I1 => mulOutI(19),
      O => \topI_out[23]_i_6_n_0\
    );
\topI_out[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(18),
      I1 => mulOutI(18),
      O => \topI_out[23]_i_7_n_0\
    );
\topI_out[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(17),
      I1 => mulOutI(17),
      O => \topI_out[23]_i_8_n_0\
    );
\topI_out[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(16),
      I1 => mulOutI(16),
      O => \topI_out[23]_i_9_n_0\
    );
\topI_out[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(7),
      I1 => mulOutI(7),
      O => \topI_out[7]_i_2_n_0\
    );
\topI_out[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(6),
      I1 => mulOutI(6),
      O => \topI_out[7]_i_3_n_0\
    );
\topI_out[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(5),
      I1 => mulOutI(5),
      O => \topI_out[7]_i_4_n_0\
    );
\topI_out[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(4),
      I1 => mulOutI(4),
      O => \topI_out[7]_i_5_n_0\
    );
\topI_out[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(3),
      I1 => mulOutI(3),
      O => \topI_out[7]_i_6_n_0\
    );
\topI_out[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(2),
      I1 => mulOutI(2),
      O => \topI_out[7]_i_7_n_0\
    );
\topI_out[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(1),
      I1 => mulOutI(1),
      O => \topI_out[7]_i_8_n_0\
    );
\topI_out[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topI_out_reg[23]\(0),
      I1 => mulOutI(0),
      O => \topI_out[7]_i_9_n_0\
    );
\topI_out_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \topI_out_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \topI_out_reg[15]_i_1_n_0\,
      CO(6) => \topI_out_reg[15]_i_1_n_1\,
      CO(5) => \topI_out_reg[15]_i_1_n_2\,
      CO(4) => \topI_out_reg[15]_i_1_n_3\,
      CO(3) => \topI_out_reg[15]_i_1_n_4\,
      CO(2) => \topI_out_reg[15]_i_1_n_5\,
      CO(1) => \topI_out_reg[15]_i_1_n_6\,
      CO(0) => \topI_out_reg[15]_i_1_n_7\,
      DI(7 downto 0) => \topI_out_reg[23]\(15 downto 8),
      O(7 downto 0) => O98(15 downto 8),
      S(7) => \topI_out[15]_i_2_n_0\,
      S(6) => \topI_out[15]_i_3_n_0\,
      S(5) => \topI_out[15]_i_4_n_0\,
      S(4) => \topI_out[15]_i_5_n_0\,
      S(3) => \topI_out[15]_i_6_n_0\,
      S(2) => \topI_out[15]_i_7_n_0\,
      S(1) => \topI_out[15]_i_8_n_0\,
      S(0) => \topI_out[15]_i_9_n_0\
    );
\topI_out_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \topI_out_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_topI_out_reg[23]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \topI_out_reg[23]_i_1_n_1\,
      CO(5) => \topI_out_reg[23]_i_1_n_2\,
      CO(4) => \topI_out_reg[23]_i_1_n_3\,
      CO(3) => \topI_out_reg[23]_i_1_n_4\,
      CO(2) => \topI_out_reg[23]_i_1_n_5\,
      CO(1) => \topI_out_reg[23]_i_1_n_6\,
      CO(0) => \topI_out_reg[23]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \topI_out_reg[23]\(22 downto 16),
      O(7 downto 0) => O98(23 downto 16),
      S(7) => \topI_out[23]_i_2_n_0\,
      S(6) => \topI_out[23]_i_3_n_0\,
      S(5) => \topI_out[23]_i_4_n_0\,
      S(4) => \topI_out[23]_i_5_n_0\,
      S(3) => \topI_out[23]_i_6_n_0\,
      S(2) => \topI_out[23]_i_7_n_0\,
      S(1) => \topI_out[23]_i_8_n_0\,
      S(0) => \topI_out[23]_i_9_n_0\
    );
\topI_out_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \topI_out_reg[7]_i_1_n_0\,
      CO(6) => \topI_out_reg[7]_i_1_n_1\,
      CO(5) => \topI_out_reg[7]_i_1_n_2\,
      CO(4) => \topI_out_reg[7]_i_1_n_3\,
      CO(3) => \topI_out_reg[7]_i_1_n_4\,
      CO(2) => \topI_out_reg[7]_i_1_n_5\,
      CO(1) => \topI_out_reg[7]_i_1_n_6\,
      CO(0) => \topI_out_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \topI_out_reg[23]\(7 downto 0),
      O(7 downto 0) => O98(7 downto 0),
      S(7) => \topI_out[7]_i_2_n_0\,
      S(6) => \topI_out[7]_i_3_n_0\,
      S(5) => \topI_out[7]_i_4_n_0\,
      S(4) => \topI_out[7]_i_5_n_0\,
      S(3) => \topI_out[7]_i_6_n_0\,
      S(2) => \topI_out[7]_i_7_n_0\,
      S(1) => \topI_out[7]_i_8_n_0\,
      S(0) => \topI_out[7]_i_9_n_0\
    );
\topR_out[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(15),
      I1 => mulOutR(15),
      O => \topR_out[15]_i_2_n_0\
    );
\topR_out[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(14),
      I1 => mulOutR(14),
      O => \topR_out[15]_i_3_n_0\
    );
\topR_out[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(13),
      I1 => mulOutR(13),
      O => \topR_out[15]_i_4_n_0\
    );
\topR_out[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(12),
      I1 => mulOutR(12),
      O => \topR_out[15]_i_5_n_0\
    );
\topR_out[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(11),
      I1 => mulOutR(11),
      O => \topR_out[15]_i_6_n_0\
    );
\topR_out[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(10),
      I1 => mulOutR(10),
      O => \topR_out[15]_i_7_n_0\
    );
\topR_out[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(9),
      I1 => mulOutR(9),
      O => \topR_out[15]_i_8_n_0\
    );
\topR_out[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(8),
      I1 => mulOutR(8),
      O => \topR_out[15]_i_9_n_0\
    );
\topR_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mulPreviousReady,
      I1 => \^mulready\,
      I2 => ready01_out,
      O => E(0)
    );
\topR_out[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(16),
      I1 => mulOutR(16),
      O => \topR_out[23]_i_10_n_0\
    );
\topR_out[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(23),
      I1 => mulOutR(23),
      O => \topR_out[23]_i_3_n_0\
    );
\topR_out[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(22),
      I1 => mulOutR(22),
      O => \topR_out[23]_i_4_n_0\
    );
\topR_out[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(21),
      I1 => mulOutR(21),
      O => \topR_out[23]_i_5_n_0\
    );
\topR_out[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(20),
      I1 => mulOutR(20),
      O => \topR_out[23]_i_6_n_0\
    );
\topR_out[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(19),
      I1 => mulOutR(19),
      O => \topR_out[23]_i_7_n_0\
    );
\topR_out[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(18),
      I1 => mulOutR(18),
      O => \topR_out[23]_i_8_n_0\
    );
\topR_out[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(17),
      I1 => mulOutR(17),
      O => \topR_out[23]_i_9_n_0\
    );
\topR_out[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(7),
      I1 => mulOutR(7),
      O => \topR_out[7]_i_2_n_0\
    );
\topR_out[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(6),
      I1 => mulOutR(6),
      O => \topR_out[7]_i_3_n_0\
    );
\topR_out[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(5),
      I1 => mulOutR(5),
      O => \topR_out[7]_i_4_n_0\
    );
\topR_out[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(4),
      I1 => mulOutR(4),
      O => \topR_out[7]_i_5_n_0\
    );
\topR_out[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(3),
      I1 => mulOutR(3),
      O => \topR_out[7]_i_6_n_0\
    );
\topR_out[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(2),
      I1 => mulOutR(2),
      O => \topR_out[7]_i_7_n_0\
    );
\topR_out[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(1),
      I1 => mulOutR(1),
      O => \topR_out[7]_i_8_n_0\
    );
\topR_out[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \topR_out_reg[23]\(0),
      I1 => mulOutR(0),
      O => \topR_out[7]_i_9_n_0\
    );
\topR_out_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \topR_out_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \topR_out_reg[15]_i_1_n_0\,
      CO(6) => \topR_out_reg[15]_i_1_n_1\,
      CO(5) => \topR_out_reg[15]_i_1_n_2\,
      CO(4) => \topR_out_reg[15]_i_1_n_3\,
      CO(3) => \topR_out_reg[15]_i_1_n_4\,
      CO(2) => \topR_out_reg[15]_i_1_n_5\,
      CO(1) => \topR_out_reg[15]_i_1_n_6\,
      CO(0) => \topR_out_reg[15]_i_1_n_7\,
      DI(7 downto 0) => \topR_out_reg[23]\(15 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7) => \topR_out[15]_i_2_n_0\,
      S(6) => \topR_out[15]_i_3_n_0\,
      S(5) => \topR_out[15]_i_4_n_0\,
      S(4) => \topR_out[15]_i_5_n_0\,
      S(3) => \topR_out[15]_i_6_n_0\,
      S(2) => \topR_out[15]_i_7_n_0\,
      S(1) => \topR_out[15]_i_8_n_0\,
      S(0) => \topR_out[15]_i_9_n_0\
    );
\topR_out_reg[23]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \topR_out_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_topR_out_reg[23]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \topR_out_reg[23]_i_2_n_1\,
      CO(5) => \topR_out_reg[23]_i_2_n_2\,
      CO(4) => \topR_out_reg[23]_i_2_n_3\,
      CO(3) => \topR_out_reg[23]_i_2_n_4\,
      CO(2) => \topR_out_reg[23]_i_2_n_5\,
      CO(1) => \topR_out_reg[23]_i_2_n_6\,
      CO(0) => \topR_out_reg[23]_i_2_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \topR_out_reg[23]\(22 downto 16),
      O(7 downto 0) => D(23 downto 16),
      S(7) => \topR_out[23]_i_3_n_0\,
      S(6) => \topR_out[23]_i_4_n_0\,
      S(5) => \topR_out[23]_i_5_n_0\,
      S(4) => \topR_out[23]_i_6_n_0\,
      S(3) => \topR_out[23]_i_7_n_0\,
      S(2) => \topR_out[23]_i_8_n_0\,
      S(1) => \topR_out[23]_i_9_n_0\,
      S(0) => \topR_out[23]_i_10_n_0\
    );
\topR_out_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \topR_out_reg[7]_i_1_n_0\,
      CO(6) => \topR_out_reg[7]_i_1_n_1\,
      CO(5) => \topR_out_reg[7]_i_1_n_2\,
      CO(4) => \topR_out_reg[7]_i_1_n_3\,
      CO(3) => \topR_out_reg[7]_i_1_n_4\,
      CO(2) => \topR_out_reg[7]_i_1_n_5\,
      CO(1) => \topR_out_reg[7]_i_1_n_6\,
      CO(0) => \topR_out_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \topR_out_reg[23]\(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \topR_out[7]_i_2_n_0\,
      S(6) => \topR_out[7]_i_3_n_0\,
      S(5) => \topR_out[7]_i_4_n_0\,
      S(4) => \topR_out[7]_i_5_n_0\,
      S(3) => \topR_out[7]_i_6_n_0\,
      S(2) => \topR_out[7]_i_7_n_0\,
      S(1) => \topR_out[7]_i_8_n_0\,
      S(0) => \topR_out[7]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly is
  port (
    lastStartState_0 : out STD_LOGIC;
    \partialFftSizeBit_reg[6]\ : out STD_LOGIC;
    butterflyStart_reg : out STD_LOGIC;
    \partialFftSizeBit_reg[0]\ : out STD_LOGIC;
    \partialFftSizeBit_reg[3]\ : out STD_LOGIC;
    butterflyStart_reg_0 : out STD_LOGIC;
    ready : out STD_LOGIC;
    \dataI_reg[2][20]\ : out STD_LOGIC;
    \dataI_reg[2][16]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataI_reg[1][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataQ_reg[0][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataQ_reg[1][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataQ_reg[7][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataQ_reg[6][20]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \dataQ_reg[3][23]\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \dataQ_reg[2][23]\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \dataI_reg[6][22]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \dataI_reg[3][23]\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \topR_out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    last_data_en_state_reg : out STD_LOGIC;
    \bottomR_out_reg[22]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    butterflyStart_reg_1 : out STD_LOGIC;
    \dataI_reg[5][20]\ : out STD_LOGIC;
    \dataI_reg[5][19]\ : out STD_LOGIC;
    \dataI_reg[5][18]\ : out STD_LOGIC;
    \dataI_reg[5][2]\ : out STD_LOGIC;
    \dataI_reg[5][1]\ : out STD_LOGIC;
    \bottomI_out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \dataQ_reg[2][14]\ : out STD_LOGIC;
    \dataQ_reg[5][21]\ : out STD_LOGIC;
    \dataQ_reg[5][16]\ : out STD_LOGIC;
    \dataQ_reg[5][14]\ : out STD_LOGIC;
    \dataQ_reg[5][10]\ : out STD_LOGIC;
    \dataQ_reg[5][3]\ : out STD_LOGIC;
    \dataI_reg[5][23]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \dataQ_reg[5][23]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    last_data_en_state_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dataI_reg[4][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataQ_reg[4][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \bottomI_out_reg[14]_0\ : out STD_LOGIC;
    last_data_en_state_reg_1 : out STD_LOGIC;
    \bottomR_out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    A : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \partialFftSizeBit_reg[0]_0\ : out STD_LOGIC;
    \dataQ_reg[4][23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \partialFftSizeBit_reg[0]_1\ : out STD_LOGIC;
    lastStartState_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    ready01_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lastStartState : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \outIdx_reg[3]\ : in STD_LOGIC;
    \partialFftSizeBit__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outIdx_reg[3]_0\ : in STD_LOGIC;
    butterflyStart_reg_2 : in STD_LOGIC;
    butterflyStart_reg_3 : in STD_LOGIC;
    \partialFftSizeBit_reg[0]_2\ : in STD_LOGIC;
    \dataI_reg[5][20]_0\ : in STD_LOGIC;
    \dataI_reg[4][17]\ : in STD_LOGIC;
    dataI : in STD_LOGIC_VECTOR ( 147 downto 0 );
    \dataI_reg[4][8]\ : in STD_LOGIC;
    \dataI_reg[4][4]\ : in STD_LOGIC;
    \dataQ_reg[4][4]\ : in STD_LOGIC;
    dataQ : in STD_LOGIC_VECTOR ( 146 downto 0 );
    \dataI_reg[4][20]\ : in STD_LOGIC;
    \dataQ_reg[2][0]\ : in STD_LOGIC;
    \dataI_reg[4][16]\ : in STD_LOGIC;
    \dataI_reg[4][21]\ : in STD_LOGIC;
    \dataI_reg[4][14]\ : in STD_LOGIC;
    \dataI_reg[4][12]\ : in STD_LOGIC;
    \dataI_reg[4][9]\ : in STD_LOGIC;
    \dataQ_reg[4][20]\ : in STD_LOGIC;
    \dataQ_reg[4][17]\ : in STD_LOGIC;
    \dataQ_reg[4][5]\ : in STD_LOGIC;
    \dataQ_reg[4][1]\ : in STD_LOGIC;
    \dataI_reg[0][23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataI_reg[4][23]_0\ : in STD_LOGIC;
    \dataI_reg[0][23]_0\ : in STD_LOGIC;
    \dataI_reg[4][22]\ : in STD_LOGIC;
    \dataI_reg[4][19]\ : in STD_LOGIC;
    \dataI_reg[4][18]\ : in STD_LOGIC;
    \dataI_reg[4][15]\ : in STD_LOGIC;
    \dataI_reg[4][13]\ : in STD_LOGIC;
    \dataI_reg[4][11]\ : in STD_LOGIC;
    \dataI_reg[4][10]\ : in STD_LOGIC;
    \dataI_reg[4][7]\ : in STD_LOGIC;
    \dataI_reg[4][6]\ : in STD_LOGIC;
    \dataI_reg[4][5]\ : in STD_LOGIC;
    \dataI_reg[4][3]\ : in STD_LOGIC;
    \dataI_reg[4][2]\ : in STD_LOGIC;
    \dataI_reg[4][1]\ : in STD_LOGIC;
    \dataI_reg[4][0]\ : in STD_LOGIC;
    \dataI_reg[1][23]_0\ : in STD_LOGIC;
    \dataQ_reg[0][23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataQ_reg[4][23]_1\ : in STD_LOGIC;
    \dataQ_reg[4][22]\ : in STD_LOGIC;
    \dataQ_reg[4][21]\ : in STD_LOGIC;
    \dataQ_reg[4][19]\ : in STD_LOGIC;
    \dataQ_reg[4][18]\ : in STD_LOGIC;
    \dataQ_reg[4][16]\ : in STD_LOGIC;
    \dataQ_reg[4][15]\ : in STD_LOGIC;
    \dataQ_reg[4][14]\ : in STD_LOGIC;
    \dataQ_reg[4][13]\ : in STD_LOGIC;
    \dataQ_reg[4][12]\ : in STD_LOGIC;
    \dataQ_reg[4][11]\ : in STD_LOGIC;
    \dataQ_reg[4][10]\ : in STD_LOGIC;
    \dataQ_reg[4][9]\ : in STD_LOGIC;
    \dataQ_reg[4][8]\ : in STD_LOGIC;
    \dataQ_reg[4][7]\ : in STD_LOGIC;
    \dataQ_reg[4][6]\ : in STD_LOGIC;
    \dataQ_reg[4][3]\ : in STD_LOGIC;
    \dataQ_reg[4][2]\ : in STD_LOGIC;
    \dataQ_reg[4][0]\ : in STD_LOGIC;
    \partialFftSizeBit_reg[0]_3\ : in STD_LOGIC;
    \dataQ_reg[6][0]\ : in STD_LOGIC;
    \dataQ_reg[6][0]_0\ : in STD_LOGIC;
    \dataQ_reg[6][6]\ : in STD_LOGIC;
    \dataQ_reg[6][10]\ : in STD_LOGIC;
    \dataQ_reg[6][11]\ : in STD_LOGIC;
    \dataQ_reg[6][14]\ : in STD_LOGIC;
    \dataQ_reg[6][16]\ : in STD_LOGIC;
    \dataQ_reg[6][17]\ : in STD_LOGIC;
    \dataQ_reg[6][19]\ : in STD_LOGIC;
    \dataQ_reg[6][20]_0\ : in STD_LOGIC;
    \dataQ_reg[3][0]\ : in STD_LOGIC;
    \dataQ_reg[3][0]_0\ : in STD_LOGIC;
    \dataQ_reg[3][1]\ : in STD_LOGIC;
    \dataQ_reg[3][2]\ : in STD_LOGIC;
    \dataQ_reg[3][4]\ : in STD_LOGIC;
    \dataQ_reg[3][5]\ : in STD_LOGIC;
    \dataQ_reg[3][6]\ : in STD_LOGIC;
    \dataQ_reg[3][7]\ : in STD_LOGIC;
    \dataQ_reg[3][8]\ : in STD_LOGIC;
    \dataQ_reg[3][9]\ : in STD_LOGIC;
    \dataQ_reg[3][10]\ : in STD_LOGIC;
    \dataQ_reg[3][11]\ : in STD_LOGIC;
    \dataQ_reg[3][13]\ : in STD_LOGIC;
    \dataQ_reg[3][14]\ : in STD_LOGIC;
    \dataQ_reg[3][15]\ : in STD_LOGIC;
    \dataQ_reg[3][16]\ : in STD_LOGIC;
    \dataQ_reg[3][17]\ : in STD_LOGIC;
    \dataQ_reg[3][18]\ : in STD_LOGIC;
    \dataQ_reg[3][19]\ : in STD_LOGIC;
    \dataQ_reg[3][20]\ : in STD_LOGIC;
    \dataQ_reg[3][21]\ : in STD_LOGIC;
    \dataQ_reg[3][22]\ : in STD_LOGIC;
    \dataQ_reg[3][23]_0\ : in STD_LOGIC;
    \dataQ_reg[2][0]_0\ : in STD_LOGIC;
    \dataQ_reg[2][1]\ : in STD_LOGIC;
    \dataQ_reg[2][2]\ : in STD_LOGIC;
    \dataQ_reg[2][3]\ : in STD_LOGIC;
    \dataQ_reg[2][4]\ : in STD_LOGIC;
    \dataQ_reg[2][5]\ : in STD_LOGIC;
    \dataQ_reg[2][6]\ : in STD_LOGIC;
    \dataQ_reg[2][9]\ : in STD_LOGIC;
    \dataQ_reg[2][11]\ : in STD_LOGIC;
    \dataQ_reg[2][13]\ : in STD_LOGIC;
    \dataQ_reg[2][15]\ : in STD_LOGIC;
    \dataQ_reg[2][16]\ : in STD_LOGIC;
    \dataQ_reg[2][20]\ : in STD_LOGIC;
    \dataQ_reg[2][21]\ : in STD_LOGIC;
    \dataQ_reg[2][23]_0\ : in STD_LOGIC;
    \dataQ_reg[1][0]\ : in STD_LOGIC;
    \dataQ_reg[1][1]\ : in STD_LOGIC;
    \dataQ_reg[1][4]\ : in STD_LOGIC;
    \dataQ_reg[1][6]\ : in STD_LOGIC;
    \dataI_reg[6][0]\ : in STD_LOGIC;
    \dataI_reg[6][4]\ : in STD_LOGIC;
    \dataI_reg[6][6]\ : in STD_LOGIC;
    \dataI_reg[6][7]\ : in STD_LOGIC;
    \dataI_reg[6][10]\ : in STD_LOGIC;
    \dataI_reg[6][12]\ : in STD_LOGIC;
    \dataI_reg[6][15]\ : in STD_LOGIC;
    \dataI_reg[6][16]\ : in STD_LOGIC;
    \dataI_reg[6][19]\ : in STD_LOGIC;
    \dataI_reg[6][22]_0\ : in STD_LOGIC;
    \dataI_reg[3][0]\ : in STD_LOGIC;
    \dataI_reg[3][1]\ : in STD_LOGIC;
    \dataI_reg[3][2]\ : in STD_LOGIC;
    \dataI_reg[3][4]\ : in STD_LOGIC;
    \dataI_reg[3][5]\ : in STD_LOGIC;
    \dataI_reg[3][6]\ : in STD_LOGIC;
    \dataI_reg[3][7]\ : in STD_LOGIC;
    \dataI_reg[3][8]\ : in STD_LOGIC;
    \dataI_reg[3][10]\ : in STD_LOGIC;
    \dataI_reg[3][11]\ : in STD_LOGIC;
    \dataI_reg[3][12]\ : in STD_LOGIC;
    \dataI_reg[3][13]\ : in STD_LOGIC;
    \dataI_reg[3][14]\ : in STD_LOGIC;
    \dataI_reg[3][15]\ : in STD_LOGIC;
    \dataI_reg[3][16]\ : in STD_LOGIC;
    \dataI_reg[3][17]\ : in STD_LOGIC;
    \dataI_reg[3][18]\ : in STD_LOGIC;
    \dataI_reg[3][19]\ : in STD_LOGIC;
    \dataI_reg[3][20]\ : in STD_LOGIC;
    \dataI_reg[3][21]\ : in STD_LOGIC;
    \dataI_reg[3][22]\ : in STD_LOGIC;
    \dataI_reg[3][23]_0\ : in STD_LOGIC;
    \dataI_reg[2][0]\ : in STD_LOGIC;
    \dataI_reg[2][2]\ : in STD_LOGIC;
    \dataI_reg[2][4]\ : in STD_LOGIC;
    \dataI_reg[2][6]\ : in STD_LOGIC;
    \dataI_reg[2][7]\ : in STD_LOGIC;
    \dataI_reg[2][8]\ : in STD_LOGIC;
    \dataI_reg[2][9]\ : in STD_LOGIC;
    \dataI_reg[2][10]\ : in STD_LOGIC;
    \dataI_reg[2][18]\ : in STD_LOGIC;
    \dataI_reg[2][22]\ : in STD_LOGIC;
    \dataI_reg[1][4]\ : in STD_LOGIC;
    \dataI_reg[1][8]\ : in STD_LOGIC;
    \dataI_reg[1][9]\ : in STD_LOGIC;
    \dataI_reg[1][10]\ : in STD_LOGIC;
    \dataI_reg[1][16]\ : in STD_LOGIC;
    \dataI_reg[1][17]\ : in STD_LOGIC;
    \dataI_reg[1][22]\ : in STD_LOGIC;
    \partialFftSizeBit_reg[1]\ : in STD_LOGIC;
    \partialFftSizeBit_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    topR_out : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \dataQ_reg[2][18]\ : in STD_LOGIC;
    \dataI_reg[2][23]\ : in STD_LOGIC;
    \dataI_reg[2][21]\ : in STD_LOGIC;
    \dataI_reg[2][19]\ : in STD_LOGIC;
    \dataI_reg[2][17]\ : in STD_LOGIC;
    \dataI_reg[2][14]\ : in STD_LOGIC;
    \dataI_reg[2][13]\ : in STD_LOGIC;
    \dataI_reg[2][11]\ : in STD_LOGIC;
    \dataI_reg[2][5]\ : in STD_LOGIC;
    topI_out : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \dataQ_reg[2][19]\ : in STD_LOGIC;
    \dataQ_reg[2][18]_0\ : in STD_LOGIC;
    \dataQ_reg[2][17]\ : in STD_LOGIC;
    \dataQ_reg[2][12]\ : in STD_LOGIC;
    \dataQ_reg[2][10]\ : in STD_LOGIC;
    \dataI_reg[5][10]\ : in STD_LOGIC;
    \dataI_reg[5][10]_0\ : in STD_LOGIC;
    \dataI_reg[5][10]_1\ : in STD_LOGIC;
    \dataI_reg[5][5]\ : in STD_LOGIC;
    \dataI_reg[5][5]_0\ : in STD_LOGIC;
    \dataI_reg[5][5]_1\ : in STD_LOGIC;
    \dataI_reg[5][3]\ : in STD_LOGIC;
    \dataI_reg[5][3]_0\ : in STD_LOGIC;
    \dataI_reg[5][3]_1\ : in STD_LOGIC;
    \dataQ_reg[5][23]_0\ : in STD_LOGIC;
    \dataQ_reg[5][23]_1\ : in STD_LOGIC;
    \dataQ_reg[5][23]_2\ : in STD_LOGIC;
    \dataQ_reg[5][12]\ : in STD_LOGIC;
    \dataQ_reg[5][12]_0\ : in STD_LOGIC;
    \dataQ_reg[5][12]_1\ : in STD_LOGIC;
    \dataQ_reg[5][0]\ : in STD_LOGIC;
    \dataQ_reg[5][0]_0\ : in STD_LOGIC;
    \dataQ_reg[5][0]_1\ : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC;
    \state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : in STD_LOGIC;
    \dataI_reg[4][23]_1\ : in STD_LOGIC;
    \but2I_reg[0][23]\ : in STD_LOGIC;
    \dataI_reg[4][23]_2\ : in STD_LOGIC;
    \dataI_reg[4][23]_3\ : in STD_LOGIC;
    \dataI_reg[4][23]_4\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataI_reg[4][22]_0\ : in STD_LOGIC;
    \dataI_reg[4][21]_0\ : in STD_LOGIC;
    \dataI_reg[4][20]_0\ : in STD_LOGIC;
    \dataI_reg[4][19]_0\ : in STD_LOGIC;
    \dataI_reg[4][18]_0\ : in STD_LOGIC;
    \dataI_reg[4][17]_0\ : in STD_LOGIC;
    \dataI_reg[4][16]_0\ : in STD_LOGIC;
    \dataI_reg[4][15]_0\ : in STD_LOGIC;
    \dataI_reg[4][14]_0\ : in STD_LOGIC;
    \dataI_reg[4][13]_0\ : in STD_LOGIC;
    \dataI_reg[4][12]_0\ : in STD_LOGIC;
    \dataI_reg[4][11]_0\ : in STD_LOGIC;
    \dataI_reg[4][10]_0\ : in STD_LOGIC;
    \dataI_reg[4][9]_0\ : in STD_LOGIC;
    \dataI_reg[4][8]_0\ : in STD_LOGIC;
    \dataI_reg[4][7]_0\ : in STD_LOGIC;
    \dataI_reg[4][6]_0\ : in STD_LOGIC;
    \dataI_reg[4][5]_0\ : in STD_LOGIC;
    \dataI_reg[4][4]_0\ : in STD_LOGIC;
    \dataI_reg[4][3]_0\ : in STD_LOGIC;
    \dataI_reg[4][2]_0\ : in STD_LOGIC;
    \dataI_reg[4][1]_0\ : in STD_LOGIC;
    \dataI_reg[4][0]_0\ : in STD_LOGIC;
    \dataQ_reg[7][20]\ : in STD_LOGIC;
    \dataQ_reg[5][6]\ : in STD_LOGIC;
    \dataQ_reg[5][6]_0\ : in STD_LOGIC;
    \dataQ_reg[5][7]\ : in STD_LOGIC;
    \dataQ_reg[5][7]_0\ : in STD_LOGIC;
    \dataQ_reg[5][8]\ : in STD_LOGIC;
    \dataQ_reg[5][8]_0\ : in STD_LOGIC;
    \dataQ_reg[5][9]\ : in STD_LOGIC;
    \dataQ_reg[5][9]_0\ : in STD_LOGIC;
    \dataQ_reg[5][11]\ : in STD_LOGIC;
    \dataQ_reg[5][11]_0\ : in STD_LOGIC;
    \dataQ_reg[5][15]\ : in STD_LOGIC;
    \dataQ_reg[5][15]_0\ : in STD_LOGIC;
    \dataQ_reg[5][22]\ : in STD_LOGIC;
    \dataQ_reg[5][22]_0\ : in STD_LOGIC;
    \dataI_reg[7][20]\ : in STD_LOGIC;
    \dataI_reg[5][11]\ : in STD_LOGIC;
    \dataI_reg[5][11]_0\ : in STD_LOGIC;
    \dataI_reg[5][13]\ : in STD_LOGIC;
    \dataI_reg[5][13]_0\ : in STD_LOGIC;
    \dataI_reg[5][16]\ : in STD_LOGIC;
    \dataI_reg[5][16]_0\ : in STD_LOGIC;
    \dataI_reg[5][22]\ : in STD_LOGIC;
    \dataI_reg[5][22]_0\ : in STD_LOGIC;
    \dataI_reg[5][23]_0\ : in STD_LOGIC;
    \dataI_reg[5][23]_1\ : in STD_LOGIC;
    \dataQ_reg[4][23]_2\ : in STD_LOGIC;
    \dataQ_reg[4][15]_0\ : in STD_LOGIC;
    \dataQ_reg[4][23]_3\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataQ_reg[4][22]_0\ : in STD_LOGIC;
    \dataQ_reg[4][21]_0\ : in STD_LOGIC;
    \dataQ_reg[4][20]_0\ : in STD_LOGIC;
    \dataQ_reg[4][19]_0\ : in STD_LOGIC;
    \dataQ_reg[4][18]_0\ : in STD_LOGIC;
    \dataQ_reg[4][17]_0\ : in STD_LOGIC;
    \dataQ_reg[4][16]_0\ : in STD_LOGIC;
    \dataQ_reg[4][15]_1\ : in STD_LOGIC;
    \dataQ_reg[4][14]_0\ : in STD_LOGIC;
    \dataQ_reg[4][13]_0\ : in STD_LOGIC;
    \dataQ_reg[4][12]_0\ : in STD_LOGIC;
    \dataQ_reg[4][11]_0\ : in STD_LOGIC;
    \dataQ_reg[4][10]_0\ : in STD_LOGIC;
    \dataQ_reg[4][9]_0\ : in STD_LOGIC;
    \dataQ_reg[4][8]_0\ : in STD_LOGIC;
    \dataQ_reg[4][7]_0\ : in STD_LOGIC;
    \dataQ_reg[4][6]_0\ : in STD_LOGIC;
    \dataQ_reg[4][5]_0\ : in STD_LOGIC;
    \dataQ_reg[4][4]_0\ : in STD_LOGIC;
    \dataQ_reg[4][3]_0\ : in STD_LOGIC;
    \dataQ_reg[4][2]_0\ : in STD_LOGIC;
    \dataQ_reg[4][1]_0\ : in STD_LOGIC;
    \dataQ_reg[4][0]_0\ : in STD_LOGIC;
    \dataQ_reg[7][22]\ : in STD_LOGIC;
    bottomI_out : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataQ_reg[5][20]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dataQ_reg[5][1]\ : in STD_LOGIC;
    \dataQ_reg[5][4]\ : in STD_LOGIC;
    \dataQ_reg[5][5]\ : in STD_LOGIC;
    \dataQ_reg[5][17]\ : in STD_LOGIC;
    \dataQ_reg[5][20]_0\ : in STD_LOGIC;
    \dataQ_reg[1][23]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \dataQ_reg[1][2]\ : in STD_LOGIC;
    \dataI_reg[5][21]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \dataI_reg[5][4]\ : in STD_LOGIC;
    \dataI_reg[5][8]\ : in STD_LOGIC;
    \dataI_reg[5][9]\ : in STD_LOGIC;
    \dataI_reg[5][12]\ : in STD_LOGIC;
    \dataI_reg[5][14]\ : in STD_LOGIC;
    \dataI_reg[5][17]\ : in STD_LOGIC;
    \dataI_reg[5][21]_0\ : in STD_LOGIC;
    bottomR_out : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \dataI_reg[7][23]\ : in STD_LOGIC;
    \dataI_reg[2][15]\ : in STD_LOGIC;
    \dataI_reg[2][15]_0\ : in STD_LOGIC;
    \dataI_reg[2][15]_1\ : in STD_LOGIC;
    \dataI_reg[2][12]\ : in STD_LOGIC;
    \dataI_reg[2][12]_0\ : in STD_LOGIC;
    \dataI_reg[2][3]\ : in STD_LOGIC;
    \dataI_reg[2][3]_0\ : in STD_LOGIC;
    \dataI_reg[2][1]\ : in STD_LOGIC;
    \dataI_reg[2][1]_0\ : in STD_LOGIC;
    \dataI_reg[7][23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataI_reg[7][23]_1\ : in STD_LOGIC;
    \dataI_reg[7][22]\ : in STD_LOGIC;
    \dataI_reg[7][21]\ : in STD_LOGIC;
    \dataI_reg[7][20]_0\ : in STD_LOGIC;
    \dataI_reg[7][19]\ : in STD_LOGIC;
    \dataI_reg[7][18]\ : in STD_LOGIC;
    \dataI_reg[7][17]\ : in STD_LOGIC;
    \dataI_reg[7][16]\ : in STD_LOGIC;
    \dataI_reg[7][15]\ : in STD_LOGIC;
    \dataI_reg[7][14]\ : in STD_LOGIC;
    \dataI_reg[7][13]\ : in STD_LOGIC;
    \dataI_reg[7][12]\ : in STD_LOGIC;
    \dataI_reg[7][11]\ : in STD_LOGIC;
    \dataI_reg[7][10]\ : in STD_LOGIC;
    \dataI_reg[7][9]\ : in STD_LOGIC;
    \dataI_reg[7][8]\ : in STD_LOGIC;
    \dataI_reg[7][7]\ : in STD_LOGIC;
    \dataI_reg[7][6]\ : in STD_LOGIC;
    \dataI_reg[7][5]\ : in STD_LOGIC;
    \dataI_reg[7][4]\ : in STD_LOGIC;
    \dataI_reg[7][3]\ : in STD_LOGIC;
    \dataI_reg[7][2]\ : in STD_LOGIC;
    \dataI_reg[7][1]\ : in STD_LOGIC;
    \dataI_reg[7][0]\ : in STD_LOGIC;
    \dataQ_reg[2][22]\ : in STD_LOGIC;
    \dataQ_reg[2][22]_0\ : in STD_LOGIC;
    \dataQ_reg[2][8]\ : in STD_LOGIC;
    \dataQ_reg[2][8]_0\ : in STD_LOGIC;
    \dataQ_reg[2][7]\ : in STD_LOGIC;
    \dataQ_reg[2][7]_0\ : in STD_LOGIC;
    \dataQ_reg[7][23]_0\ : in STD_LOGIC;
    \dataQ_reg[7][22]_0\ : in STD_LOGIC;
    \dataQ_reg[7][21]\ : in STD_LOGIC;
    \dataQ_reg[7][20]_0\ : in STD_LOGIC;
    \dataQ_reg[7][19]\ : in STD_LOGIC;
    \dataQ_reg[7][18]\ : in STD_LOGIC;
    \dataQ_reg[7][17]\ : in STD_LOGIC;
    \dataQ_reg[7][16]\ : in STD_LOGIC;
    \dataQ_reg[7][15]\ : in STD_LOGIC;
    \dataQ_reg[7][14]\ : in STD_LOGIC;
    \dataQ_reg[7][13]\ : in STD_LOGIC;
    \dataQ_reg[7][12]\ : in STD_LOGIC;
    \dataQ_reg[7][11]\ : in STD_LOGIC;
    \dataQ_reg[7][10]\ : in STD_LOGIC;
    \dataQ_reg[7][9]\ : in STD_LOGIC;
    \dataQ_reg[7][8]\ : in STD_LOGIC;
    \dataQ_reg[7][7]\ : in STD_LOGIC;
    \dataQ_reg[7][6]\ : in STD_LOGIC;
    \dataQ_reg[7][5]\ : in STD_LOGIC;
    \dataQ_reg[7][4]\ : in STD_LOGIC;
    \dataQ_reg[7][3]\ : in STD_LOGIC;
    \dataQ_reg[7][2]\ : in STD_LOGIC;
    \dataQ_reg[7][0]\ : in STD_LOGIC;
    \mul1I_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \mul1R_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    twiddleI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul2R_reg[22]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CEA1 : in STD_LOGIC;
    \tempR_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \tempI_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly is
  signal \^bottomi_out_reg[23]_0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^bottomr_out_reg[22]_0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \but1I_out[0]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \but1Q_out[0]_2\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \but2I_out[0]_3\ : STD_LOGIC_VECTOR ( 23 downto 5 );
  signal \but2Q_out[0]_4\ : STD_LOGIC_VECTOR ( 19 downto 10 );
  signal \^butterflystart_reg\ : STD_LOGIC;
  signal \^butterflystart_reg_1\ : STD_LOGIC;
  signal \dataI[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][10]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][12]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][13]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][14]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][16]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][17]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][18]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][19]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][20]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][21]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][22]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][23]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][8]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[0][9]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[1][11]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[1][12]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[1][13]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[1][14]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[1][18]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[1][19]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[1][20]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[1][21]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[1][23]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[1][5]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[1][6]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[2][11]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[2][13]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[2][14]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[2][17]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[2][19]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[2][21]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[2][23]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[2][5]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][0]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][10]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][11]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][12]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][13]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][14]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][15]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][16]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][17]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][18]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][19]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][1]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][20]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][21]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][22]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][23]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][2]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][3]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][4]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][5]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][6]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][7]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][8]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[4][9]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[5][12]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[5][14]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[5][17]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[5][21]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[5][4]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[5][8]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[5][9]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][13]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][21]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][5]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][8]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][10]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][12]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][13]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][14]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][16]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][17]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][18]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][19]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][20]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][21]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][22]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][23]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][8]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[0][9]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][10]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][11]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][12]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][13]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][14]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][16]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][17]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][18]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][19]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][20]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][21]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][22]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][23]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][5]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][8]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[1][9]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[2][10]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[2][12]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[2][17]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[2][18]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[2][19]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][0]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][10]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][11]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][12]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][13]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][14]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][15]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][16]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][17]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][18]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][19]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][1]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][20]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][21]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][22]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][23]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][2]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][3]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][4]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][5]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][6]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][7]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][8]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[4][9]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[5][17]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[5][1]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[5][20]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[5][4]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[5][5]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][10]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][18]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][1]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][23]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][2]_i_2_n_0\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[0]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[10]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[11]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[12]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[13]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[14]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[15]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[16]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[17]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[18]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[19]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[1]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[20]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[21]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[22]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[23]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[2]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[3]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[4]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[5]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[6]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[7]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[8]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[9]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[0]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[10]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[11]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[12]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[13]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[14]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[15]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[16]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[17]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[18]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[19]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[1]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[20]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[21]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[22]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[23]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[2]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[3]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[4]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[5]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[6]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[7]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[8]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[9]\ : STD_LOGIC;
  signal mul2I : STD_LOGIC_VECTOR ( 22 to 22 );
  signal mul2R : STD_LOGIC_VECTOR ( 22 downto 2 );
  signal mulPreviousReady : STD_LOGIC;
  signal mulReady : STD_LOGIC;
  signal mulStart : STD_LOGIC;
  signal mul_n_100 : STD_LOGIC;
  signal mul_n_101 : STD_LOGIC;
  signal mul_n_103 : STD_LOGIC;
  signal mul_n_104 : STD_LOGIC;
  signal mul_n_105 : STD_LOGIC;
  signal mul_n_106 : STD_LOGIC;
  signal mul_n_107 : STD_LOGIC;
  signal mul_n_108 : STD_LOGIC;
  signal mul_n_109 : STD_LOGIC;
  signal mul_n_110 : STD_LOGIC;
  signal mul_n_111 : STD_LOGIC;
  signal mul_n_112 : STD_LOGIC;
  signal mul_n_113 : STD_LOGIC;
  signal mul_n_114 : STD_LOGIC;
  signal mul_n_115 : STD_LOGIC;
  signal mul_n_116 : STD_LOGIC;
  signal mul_n_117 : STD_LOGIC;
  signal mul_n_118 : STD_LOGIC;
  signal mul_n_119 : STD_LOGIC;
  signal mul_n_120 : STD_LOGIC;
  signal mul_n_121 : STD_LOGIC;
  signal mul_n_122 : STD_LOGIC;
  signal mul_n_123 : STD_LOGIC;
  signal mul_n_124 : STD_LOGIC;
  signal mul_n_125 : STD_LOGIC;
  signal mul_n_126 : STD_LOGIC;
  signal mul_n_127 : STD_LOGIC;
  signal mul_n_128 : STD_LOGIC;
  signal mul_n_129 : STD_LOGIC;
  signal mul_n_130 : STD_LOGIC;
  signal mul_n_131 : STD_LOGIC;
  signal mul_n_132 : STD_LOGIC;
  signal mul_n_133 : STD_LOGIC;
  signal mul_n_134 : STD_LOGIC;
  signal mul_n_135 : STD_LOGIC;
  signal mul_n_136 : STD_LOGIC;
  signal mul_n_137 : STD_LOGIC;
  signal mul_n_138 : STD_LOGIC;
  signal mul_n_139 : STD_LOGIC;
  signal mul_n_140 : STD_LOGIC;
  signal mul_n_141 : STD_LOGIC;
  signal mul_n_142 : STD_LOGIC;
  signal mul_n_143 : STD_LOGIC;
  signal mul_n_144 : STD_LOGIC;
  signal mul_n_145 : STD_LOGIC;
  signal mul_n_146 : STD_LOGIC;
  signal mul_n_147 : STD_LOGIC;
  signal mul_n_148 : STD_LOGIC;
  signal mul_n_149 : STD_LOGIC;
  signal mul_n_150 : STD_LOGIC;
  signal mul_n_49 : STD_LOGIC;
  signal mul_n_54 : STD_LOGIC;
  signal mul_n_55 : STD_LOGIC;
  signal mul_n_56 : STD_LOGIC;
  signal mul_n_57 : STD_LOGIC;
  signal mul_n_58 : STD_LOGIC;
  signal mul_n_59 : STD_LOGIC;
  signal mul_n_60 : STD_LOGIC;
  signal mul_n_61 : STD_LOGIC;
  signal mul_n_62 : STD_LOGIC;
  signal mul_n_63 : STD_LOGIC;
  signal mul_n_64 : STD_LOGIC;
  signal mul_n_65 : STD_LOGIC;
  signal mul_n_66 : STD_LOGIC;
  signal mul_n_67 : STD_LOGIC;
  signal mul_n_68 : STD_LOGIC;
  signal mul_n_69 : STD_LOGIC;
  signal mul_n_70 : STD_LOGIC;
  signal mul_n_71 : STD_LOGIC;
  signal mul_n_72 : STD_LOGIC;
  signal mul_n_73 : STD_LOGIC;
  signal mul_n_74 : STD_LOGIC;
  signal mul_n_75 : STD_LOGIC;
  signal mul_n_76 : STD_LOGIC;
  signal mul_n_77 : STD_LOGIC;
  signal mul_n_78 : STD_LOGIC;
  signal mul_n_79 : STD_LOGIC;
  signal mul_n_80 : STD_LOGIC;
  signal mul_n_81 : STD_LOGIC;
  signal mul_n_82 : STD_LOGIC;
  signal mul_n_83 : STD_LOGIC;
  signal mul_n_84 : STD_LOGIC;
  signal mul_n_85 : STD_LOGIC;
  signal mul_n_86 : STD_LOGIC;
  signal mul_n_87 : STD_LOGIC;
  signal mul_n_88 : STD_LOGIC;
  signal mul_n_89 : STD_LOGIC;
  signal mul_n_90 : STD_LOGIC;
  signal mul_n_91 : STD_LOGIC;
  signal mul_n_92 : STD_LOGIC;
  signal mul_n_93 : STD_LOGIC;
  signal mul_n_94 : STD_LOGIC;
  signal mul_n_95 : STD_LOGIC;
  signal mul_n_96 : STD_LOGIC;
  signal mul_n_97 : STD_LOGIC;
  signal mul_n_98 : STD_LOGIC;
  signal mul_n_99 : STD_LOGIC;
  signal \^partialfftsizebit_reg[0]\ : STD_LOGIC;
  signal \^partialfftsizebit_reg[6]\ : STD_LOGIC;
  signal \^ready\ : STD_LOGIC;
  signal ready0 : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal tempI : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tempR : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
  \bottomI_out_reg[23]_0\(17 downto 0) <= \^bottomi_out_reg[23]_0\(17 downto 0);
  \bottomR_out_reg[22]_0\(16 downto 0) <= \^bottomr_out_reg[22]_0\(16 downto 0);
  butterflyStart_reg <= \^butterflystart_reg\;
  butterflyStart_reg_1 <= \^butterflystart_reg_1\;
  \partialFftSizeBit_reg[0]\ <= \^partialfftsizebit_reg[0]\;
  \partialFftSizeBit_reg[6]\ <= \^partialfftsizebit_reg[6]\;
  ready <= \^ready\;
\bottomI_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_150,
      Q => \^bottomi_out_reg[23]_0\(0),
      R => '0'
    );
\bottomI_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_140,
      Q => \but2Q_out[0]_4\(10),
      R => '0'
    );
\bottomI_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_139,
      Q => \^bottomi_out_reg[23]_0\(10),
      R => '0'
    );
\bottomI_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_138,
      Q => \but2Q_out[0]_4\(12),
      R => '0'
    );
\bottomI_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_137,
      Q => \^bottomi_out_reg[23]_0\(11),
      R => '0'
    );
\bottomI_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_136,
      Q => \but2Q_out[0]_4\(14),
      R => '0'
    );
\bottomI_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_135,
      Q => \^bottomi_out_reg[23]_0\(12),
      R => '0'
    );
\bottomI_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_134,
      Q => \^bottomi_out_reg[23]_0\(13),
      R => '0'
    );
\bottomI_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_133,
      Q => \but2Q_out[0]_4\(17),
      R => '0'
    );
\bottomI_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_132,
      Q => \but2Q_out[0]_4\(18),
      R => '0'
    );
\bottomI_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_131,
      Q => \but2Q_out[0]_4\(19),
      R => '0'
    );
\bottomI_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_149,
      Q => \^bottomi_out_reg[23]_0\(1),
      R => '0'
    );
\bottomI_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_130,
      Q => \^bottomi_out_reg[23]_0\(14),
      R => '0'
    );
\bottomI_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_129,
      Q => \^bottomi_out_reg[23]_0\(15),
      R => '0'
    );
\bottomI_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_128,
      Q => \^bottomi_out_reg[23]_0\(16),
      R => '0'
    );
\bottomI_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_127,
      Q => \^bottomi_out_reg[23]_0\(17),
      R => '0'
    );
\bottomI_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_148,
      Q => \^bottomi_out_reg[23]_0\(2),
      R => '0'
    );
\bottomI_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_147,
      Q => \^bottomi_out_reg[23]_0\(3),
      R => '0'
    );
\bottomI_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_146,
      Q => \^bottomi_out_reg[23]_0\(4),
      R => '0'
    );
\bottomI_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_145,
      Q => \^bottomi_out_reg[23]_0\(5),
      R => '0'
    );
\bottomI_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_144,
      Q => \^bottomi_out_reg[23]_0\(6),
      R => '0'
    );
\bottomI_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_143,
      Q => \^bottomi_out_reg[23]_0\(7),
      R => '0'
    );
\bottomI_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_142,
      Q => \^bottomi_out_reg[23]_0\(8),
      R => '0'
    );
\bottomI_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_141,
      Q => \^bottomi_out_reg[23]_0\(9),
      R => '0'
    );
\bottomR_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_126,
      Q => \^bottomr_out_reg[22]_0\(0),
      R => '0'
    );
\bottomR_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_116,
      Q => \^bottomr_out_reg[22]_0\(9),
      R => '0'
    );
\bottomR_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_115,
      Q => \but2I_out[0]_3\(11),
      R => '0'
    );
\bottomR_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_114,
      Q => \^bottomr_out_reg[22]_0\(10),
      R => '0'
    );
\bottomR_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_113,
      Q => \but2I_out[0]_3\(13),
      R => '0'
    );
\bottomR_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_112,
      Q => \but2I_out[0]_3\(14),
      R => '0'
    );
\bottomR_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_111,
      Q => \^bottomr_out_reg[22]_0\(11),
      R => '0'
    );
\bottomR_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_110,
      Q => \^bottomr_out_reg[22]_0\(12),
      R => '0'
    );
\bottomR_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_109,
      Q => \^bottomr_out_reg[22]_0\(13),
      R => '0'
    );
\bottomR_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_108,
      Q => \^bottomr_out_reg[22]_0\(14),
      R => '0'
    );
\bottomR_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_107,
      Q => \but2I_out[0]_3\(19),
      R => '0'
    );
\bottomR_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_125,
      Q => \^bottomr_out_reg[22]_0\(1),
      R => '0'
    );
\bottomR_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_106,
      Q => \^bottomr_out_reg[22]_0\(15),
      R => '0'
    );
\bottomR_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_105,
      Q => \but2I_out[0]_3\(21),
      R => '0'
    );
\bottomR_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_104,
      Q => \^bottomr_out_reg[22]_0\(16),
      R => '0'
    );
\bottomR_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_103,
      Q => \but2I_out[0]_3\(23),
      R => '0'
    );
\bottomR_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_124,
      Q => \^bottomr_out_reg[22]_0\(2),
      R => '0'
    );
\bottomR_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_123,
      Q => \^bottomr_out_reg[22]_0\(3),
      R => '0'
    );
\bottomR_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_122,
      Q => \^bottomr_out_reg[22]_0\(4),
      R => '0'
    );
\bottomR_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_121,
      Q => \but2I_out[0]_3\(5),
      R => '0'
    );
\bottomR_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_120,
      Q => \^bottomr_out_reg[22]_0\(5),
      R => '0'
    );
\bottomR_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_119,
      Q => \^bottomr_out_reg[22]_0\(6),
      R => '0'
    );
\bottomR_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_118,
      Q => \^bottomr_out_reg[22]_0\(7),
      R => '0'
    );
\bottomR_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_117,
      Q => \^bottomr_out_reg[22]_0\(8),
      R => '0'
    );
butterflyStart_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE6E"
    )
        port map (
      I0 => butterflyStart_reg_2,
      I1 => lastStartState_reg_0,
      I2 => \^ready\,
      I3 => butterflyStart_reg_3,
      O => butterflyStart_reg_0
    );
\dataI[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][0]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(0),
      I4 => \dataI_reg[4][0]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(0)
    );
\dataI[0][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(0),
      I3 => \^bottomr_out_reg[22]_0\(0),
      O => \dataI[0][0]_i_2_n_0\
    );
\dataI[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][10]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(10),
      I4 => \dataI_reg[4][10]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(10)
    );
\dataI[0][10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(10),
      I3 => \^bottomr_out_reg[22]_0\(9),
      O => \dataI[0][10]_i_2_n_0\
    );
\dataI[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][11]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(11),
      I4 => \dataI_reg[4][11]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(11)
    );
\dataI[0][11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(11),
      I3 => \but2I_out[0]_3\(11),
      O => \dataI[0][11]_i_2_n_0\
    );
\dataI[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][12]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(12),
      I4 => \dataI_reg[4][12]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(12)
    );
\dataI[0][12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(12),
      I3 => \^bottomr_out_reg[22]_0\(10),
      O => \dataI[0][12]_i_2_n_0\
    );
\dataI[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][13]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(13),
      I4 => \dataI_reg[4][13]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(13)
    );
\dataI[0][13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(13),
      I3 => \but2I_out[0]_3\(13),
      O => \dataI[0][13]_i_2_n_0\
    );
\dataI[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][14]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(14),
      I4 => \dataI_reg[4][14]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(14)
    );
\dataI[0][14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(14),
      I3 => \but2I_out[0]_3\(14),
      O => \dataI[0][14]_i_2_n_0\
    );
\dataI[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][15]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(15),
      I4 => \dataI_reg[4][15]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(15)
    );
\dataI[0][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(15),
      I3 => \^bottomr_out_reg[22]_0\(11),
      O => \dataI[0][15]_i_2_n_0\
    );
\dataI[0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][16]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(16),
      I4 => \dataI_reg[4][16]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(16)
    );
\dataI[0][16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(16),
      I3 => \^bottomr_out_reg[22]_0\(12),
      O => \dataI[0][16]_i_2_n_0\
    );
\dataI[0][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][17]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(17),
      I4 => \dataI_reg[4][17]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(17)
    );
\dataI[0][17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(17),
      I3 => \^bottomr_out_reg[22]_0\(13),
      O => \dataI[0][17]_i_2_n_0\
    );
\dataI[0][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][18]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(18),
      I4 => \dataI_reg[4][18]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(18)
    );
\dataI[0][18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(18),
      I3 => \^bottomr_out_reg[22]_0\(14),
      O => \dataI[0][18]_i_2_n_0\
    );
\dataI[0][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][19]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(19),
      I4 => \dataI_reg[4][19]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(19)
    );
\dataI[0][19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(19),
      I3 => \but2I_out[0]_3\(19),
      O => \dataI[0][19]_i_2_n_0\
    );
\dataI[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][1]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(1),
      I4 => \dataI_reg[4][1]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(1)
    );
\dataI[0][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(1),
      I3 => \^bottomr_out_reg[22]_0\(1),
      O => \dataI[0][1]_i_2_n_0\
    );
\dataI[0][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][20]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(20),
      I4 => \dataI_reg[4][20]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(20)
    );
\dataI[0][20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(20),
      I3 => \^bottomr_out_reg[22]_0\(15),
      O => \dataI[0][20]_i_2_n_0\
    );
\dataI[0][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][21]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(21),
      I4 => \dataI_reg[4][21]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(21)
    );
\dataI[0][21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(21),
      I3 => \but2I_out[0]_3\(21),
      O => \dataI[0][21]_i_2_n_0\
    );
\dataI[0][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][22]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(22),
      I4 => \dataI_reg[4][22]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(22)
    );
\dataI[0][22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(22),
      I3 => \^bottomr_out_reg[22]_0\(16),
      O => \dataI[0][22]_i_2_n_0\
    );
\dataI[0][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][23]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(23),
      I4 => \dataI_reg[4][23]_0\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(23)
    );
\dataI[0][23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(23),
      I3 => \but2I_out[0]_3\(23),
      O => \dataI[0][23]_i_2_n_0\
    );
\dataI[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][2]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(2),
      I4 => \dataI_reg[4][2]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(2)
    );
\dataI[0][2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(2),
      I3 => \^bottomr_out_reg[22]_0\(2),
      O => \dataI[0][2]_i_2_n_0\
    );
\dataI[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][3]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(3),
      I4 => \dataI_reg[4][3]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(3)
    );
\dataI[0][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(3),
      I3 => \^bottomr_out_reg[22]_0\(3),
      O => \dataI[0][3]_i_2_n_0\
    );
\dataI[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][4]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(4),
      I4 => \dataI_reg[4][4]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(4)
    );
\dataI[0][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(4),
      I3 => \^bottomr_out_reg[22]_0\(4),
      O => \dataI[0][4]_i_2_n_0\
    );
\dataI[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][5]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(5),
      I4 => \dataI_reg[4][5]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(5)
    );
\dataI[0][5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(5),
      I3 => \but2I_out[0]_3\(5),
      O => \dataI[0][5]_i_2_n_0\
    );
\dataI[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][6]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(6),
      I4 => \dataI_reg[4][6]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(6)
    );
\dataI[0][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(6),
      I3 => \^bottomr_out_reg[22]_0\(5),
      O => \dataI[0][6]_i_2_n_0\
    );
\dataI[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][7]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(7),
      I4 => \dataI_reg[4][7]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(7)
    );
\dataI[0][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(7),
      I3 => \^bottomr_out_reg[22]_0\(6),
      O => \dataI[0][7]_i_2_n_0\
    );
\dataI[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][8]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(8),
      I4 => \dataI_reg[4][8]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(8)
    );
\dataI[0][8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(8),
      I3 => \^bottomr_out_reg[22]_0\(7),
      O => \dataI[0][8]_i_2_n_0\
    );
\dataI[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[0][9]_i_2_n_0\,
      I3 => \dataI_reg[0][23]\(9),
      I4 => \dataI_reg[4][9]\,
      I5 => \dataI_reg[0][23]_0\,
      O => D(9)
    );
\dataI[0][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => \but1I_out[0]_1\(9),
      I3 => \^bottomr_out_reg[22]_0\(8),
      O => \dataI[0][9]_i_2_n_0\
    );
\dataI[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[1][0]_i_2_n_0\,
      I3 => dataI(124),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][0]\,
      O => \dataI_reg[1][23]\(0)
    );
\dataI[1][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => bottomR_out(0),
      I2 => \dataI_reg[7][23]\,
      I3 => topR_out(0),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomr_out_reg[22]_0\(0),
      O => \dataI[1][0]_i_2_n_0\
    );
\dataI[1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[1][10]\,
      I3 => dataI(134),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][10]\,
      O => \dataI_reg[1][23]\(10)
    );
\dataI[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[1][11]_i_2_n_0\,
      I3 => dataI(135),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][11]\,
      O => \dataI_reg[1][23]\(11)
    );
\dataI[1][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => bottomR_out(7),
      I2 => \dataI_reg[7][23]\,
      I3 => topR_out(7),
      I4 => \dataQ_reg[1][2]\,
      I5 => \but2I_out[0]_3\(11),
      O => \dataI[1][11]_i_2_n_0\
    );
\dataI[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[1][12]_i_2_n_0\,
      I3 => dataI(136),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][12]\,
      O => \dataI_reg[1][23]\(12)
    );
\dataI[1][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => bottomR_out(8),
      I2 => \dataI_reg[7][23]\,
      I3 => topR_out(8),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomr_out_reg[22]_0\(10),
      O => \dataI[1][12]_i_2_n_0\
    );
\dataI[1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[1][13]_i_2_n_0\,
      I3 => dataI(137),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][13]\,
      O => \dataI_reg[1][23]\(13)
    );
\dataI[1][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA222A288800080"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataI_reg[7][23]\,
      I2 => topR_out(9),
      I3 => \dataQ_reg[1][2]\,
      I4 => \but2I_out[0]_3\(13),
      I5 => bottomR_out(9),
      O => \dataI[1][13]_i_2_n_0\
    );
\dataI[1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[1][14]_i_2_n_0\,
      I3 => dataI(138),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][14]\,
      O => \dataI_reg[1][23]\(14)
    );
\dataI[1][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => bottomR_out(10),
      I2 => \dataI_reg[7][23]\,
      I3 => topR_out(10),
      I4 => \dataQ_reg[1][2]\,
      I5 => \but2I_out[0]_3\(14),
      O => \dataI[1][14]_i_2_n_0\
    );
\dataI[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[1][15]_i_2_n_0\,
      I3 => dataI(139),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][15]\,
      O => \dataI_reg[1][23]\(15)
    );
\dataI[1][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => bottomR_out(11),
      I2 => \dataI_reg[7][23]\,
      I3 => topR_out(11),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomr_out_reg[22]_0\(11),
      O => \dataI[1][15]_i_2_n_0\
    );
\dataI[1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[1][16]\,
      I3 => dataI(140),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][16]\,
      O => \dataI_reg[1][23]\(16)
    );
\dataI[1][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[1][17]\,
      I3 => dataI(141),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][17]\,
      O => \dataI_reg[1][23]\(17)
    );
\dataI[1][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[1][18]_i_2_n_0\,
      I3 => dataI(142),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][18]\,
      O => \dataI_reg[1][23]\(18)
    );
\dataI[1][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => bottomR_out(12),
      I2 => \dataI_reg[7][23]\,
      I3 => topR_out(13),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomr_out_reg[22]_0\(14),
      O => \dataI[1][18]_i_2_n_0\
    );
\dataI[1][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[1][19]_i_2_n_0\,
      I3 => dataI(143),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][19]\,
      O => \dataI_reg[1][23]\(19)
    );
\dataI[1][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => bottomR_out(13),
      I2 => \dataI_reg[7][23]\,
      I3 => topR_out(14),
      I4 => \dataQ_reg[1][2]\,
      I5 => \but2I_out[0]_3\(19),
      O => \dataI[1][19]_i_2_n_0\
    );
\dataI[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[1][1]_i_2_n_0\,
      I3 => dataI(125),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][1]\,
      O => \dataI_reg[1][23]\(1)
    );
\dataI[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => bottomR_out(1),
      I2 => \dataI_reg[7][23]\,
      I3 => topR_out(1),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomr_out_reg[22]_0\(1),
      O => \dataI[1][1]_i_2_n_0\
    );
\dataI[1][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[1][20]_i_2_n_0\,
      I3 => dataI(144),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][20]\,
      O => \dataI_reg[1][23]\(20)
    );
\dataI[1][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A8A8A8080808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => bottomR_out(14),
      I2 => \dataI_reg[7][23]\,
      I3 => \^bottomr_out_reg[22]_0\(15),
      I4 => \dataQ_reg[1][2]\,
      I5 => topR_out(15),
      O => \dataI[1][20]_i_2_n_0\
    );
\dataI[1][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[1][21]_i_2_n_0\,
      I3 => dataI(145),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][21]\,
      O => \dataI_reg[1][23]\(21)
    );
\dataI[1][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => bottomR_out(15),
      I2 => \dataI_reg[7][23]\,
      I3 => topR_out(16),
      I4 => \dataQ_reg[1][2]\,
      I5 => \but2I_out[0]_3\(21),
      O => \dataI[1][21]_i_2_n_0\
    );
\dataI[1][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[1][22]\,
      I3 => dataI(146),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][22]\,
      O => \dataI_reg[1][23]\(22)
    );
\dataI[1][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[1][23]_i_2_n_0\,
      I3 => dataI(147),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][23]_0\,
      O => \dataI_reg[1][23]\(23)
    );
\dataI[1][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => bottomR_out(16),
      I2 => \dataI_reg[7][23]\,
      I3 => topR_out(17),
      I4 => \dataQ_reg[1][2]\,
      I5 => \but2I_out[0]_3\(23),
      O => \dataI[1][23]_i_2_n_0\
    );
\dataI[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[1][2]_i_2_n_0\,
      I3 => dataI(126),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][2]\,
      O => \dataI_reg[1][23]\(2)
    );
\dataI[1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => bottomR_out(2),
      I2 => \dataI_reg[7][23]\,
      I3 => topR_out(2),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomr_out_reg[22]_0\(2),
      O => \dataI[1][2]_i_2_n_0\
    );
\dataI[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[1][3]_i_2_n_0\,
      I3 => dataI(127),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][3]\,
      O => \dataI_reg[1][23]\(3)
    );
\dataI[1][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => bottomR_out(3),
      I2 => \dataI_reg[7][23]\,
      I3 => topR_out(3),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomr_out_reg[22]_0\(3),
      O => \dataI[1][3]_i_2_n_0\
    );
\dataI[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[1][4]\,
      I3 => dataI(128),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][4]\,
      O => \dataI_reg[1][23]\(4)
    );
\dataI[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[1][5]_i_2_n_0\,
      I3 => dataI(129),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][5]\,
      O => \dataI_reg[1][23]\(5)
    );
\dataI[1][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => bottomR_out(4),
      I2 => \dataI_reg[7][23]\,
      I3 => topR_out(4),
      I4 => \dataQ_reg[1][2]\,
      I5 => \but2I_out[0]_3\(5),
      O => \dataI[1][5]_i_2_n_0\
    );
\dataI[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[1][6]_i_2_n_0\,
      I3 => dataI(130),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][6]\,
      O => \dataI_reg[1][23]\(6)
    );
\dataI[1][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => bottomR_out(5),
      I2 => \dataI_reg[7][23]\,
      I3 => topR_out(5),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomr_out_reg[22]_0\(5),
      O => \dataI[1][6]_i_2_n_0\
    );
\dataI[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI[1][7]_i_2_n_0\,
      I3 => dataI(131),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][7]\,
      O => \dataI_reg[1][23]\(7)
    );
\dataI[1][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A8A8A8080808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => bottomR_out(6),
      I2 => \dataI_reg[7][23]\,
      I3 => \^bottomr_out_reg[22]_0\(6),
      I4 => \dataQ_reg[1][2]\,
      I5 => topR_out(6),
      O => \dataI[1][7]_i_2_n_0\
    );
\dataI[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[1][8]\,
      I3 => dataI(132),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][8]\,
      O => \dataI_reg[1][23]\(8)
    );
\dataI[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[1][9]\,
      I3 => dataI(133),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataI_reg[4][9]\,
      O => \dataI_reg[1][23]\(9)
    );
\dataI[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[2][0]\,
      I3 => dataI(100),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataI_reg[4][0]\,
      O => \topR_out_reg[23]_0\(0)
    );
\dataI[2][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[2][10]\,
      I3 => dataI(110),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataI_reg[4][10]\,
      O => \topR_out_reg[23]_0\(10)
    );
\dataI[2][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45404545"
    )
        port map (
      I0 => \dataI_reg[2][11]\,
      I1 => topR_out(7),
      I2 => \dataQ_reg[2][18]\,
      I3 => \but2I_out[0]_3\(11),
      I4 => \^partialfftsizebit_reg[0]\,
      I5 => \dataI[2][11]_i_3_n_0\,
      O => \topR_out_reg[23]_0\(11)
    );
\dataI[2][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8F8B800F0F0F0"
    )
        port map (
      I0 => \dataI_reg[4][11]\,
      I1 => \dataQ_reg[2][0]\,
      I2 => dataI(111),
      I3 => butterflyStart_reg_2,
      I4 => \^butterflystart_reg_1\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataI[2][11]_i_3_n_0\
    );
\dataI[2][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEEEAFAFAFEFA"
    )
        port map (
      I0 => \dataI_reg[2][12]\,
      I1 => butterflyStart_reg_2,
      I2 => dataI(112),
      I3 => \^butterflystart_reg_1\,
      I4 => \dataI_reg[2][12]_0\,
      I5 => \dataI_reg[2][15]_1\,
      O => \topR_out_reg[23]_0\(12)
    );
\dataI[2][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB8B0000"
    )
        port map (
      I0 => topR_out(9),
      I1 => \dataQ_reg[2][18]\,
      I2 => \^partialfftsizebit_reg[0]\,
      I3 => \but2I_out[0]_3\(13),
      I4 => \dataI_reg[2][13]\,
      I5 => \dataI[2][13]_i_3_n_0\,
      O => \topR_out_reg[23]_0\(13)
    );
\dataI[2][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8F8B800F0F0F0"
    )
        port map (
      I0 => \dataI_reg[4][13]\,
      I1 => \dataQ_reg[2][0]\,
      I2 => dataI(113),
      I3 => butterflyStart_reg_2,
      I4 => \^butterflystart_reg_1\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataI[2][13]_i_3_n_0\
    );
\dataI[2][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB8B0000"
    )
        port map (
      I0 => topR_out(10),
      I1 => \dataQ_reg[2][18]\,
      I2 => \^partialfftsizebit_reg[0]\,
      I3 => \but2I_out[0]_3\(14),
      I4 => \dataI_reg[2][14]\,
      I5 => \dataI[2][14]_i_3_n_0\,
      O => \topR_out_reg[23]_0\(14)
    );
\dataI[2][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8F8B800F0F0F0"
    )
        port map (
      I0 => \dataI_reg[4][14]\,
      I1 => \dataQ_reg[2][0]\,
      I2 => dataI(114),
      I3 => butterflyStart_reg_2,
      I4 => \^butterflystart_reg_1\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataI[2][14]_i_3_n_0\
    );
\dataI[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEEEAFAFAFEFA"
    )
        port map (
      I0 => \dataI_reg[2][15]\,
      I1 => butterflyStart_reg_2,
      I2 => dataI(115),
      I3 => \^butterflystart_reg_1\,
      I4 => \dataI_reg[2][15]_0\,
      I5 => \dataI_reg[2][15]_1\,
      O => \topR_out_reg[23]_0\(15)
    );
\dataI[2][16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1DDC000"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[4][16]\,
      I3 => \dataQ_reg[2][0]\,
      I4 => dataI(116),
      O => \dataI_reg[2][16]\
    );
\dataI[2][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45404545"
    )
        port map (
      I0 => \dataI_reg[2][17]\,
      I1 => topR_out(12),
      I2 => \dataQ_reg[2][18]\,
      I3 => \^bottomr_out_reg[22]_0\(13),
      I4 => \^partialfftsizebit_reg[0]\,
      I5 => \dataI[2][17]_i_3_n_0\,
      O => \topR_out_reg[23]_0\(16)
    );
\dataI[2][17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8F8B800F0F0F0"
    )
        port map (
      I0 => \dataI_reg[4][17]\,
      I1 => \dataQ_reg[2][0]\,
      I2 => dataI(117),
      I3 => butterflyStart_reg_2,
      I4 => \^butterflystart_reg_1\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataI[2][17]_i_3_n_0\
    );
\dataI[2][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[2][18]\,
      I3 => dataI(118),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataI_reg[4][18]\,
      O => \topR_out_reg[23]_0\(17)
    );
\dataI[2][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB8B0000"
    )
        port map (
      I0 => topR_out(14),
      I1 => \dataQ_reg[2][18]\,
      I2 => \^partialfftsizebit_reg[0]\,
      I3 => \but2I_out[0]_3\(19),
      I4 => \dataI_reg[2][19]\,
      I5 => \dataI[2][19]_i_3_n_0\,
      O => \topR_out_reg[23]_0\(18)
    );
\dataI[2][19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8F8B800F0F0F0"
    )
        port map (
      I0 => \dataI_reg[4][19]\,
      I1 => \dataQ_reg[2][0]\,
      I2 => dataI(119),
      I3 => butterflyStart_reg_2,
      I4 => \^butterflystart_reg_1\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataI[2][19]_i_3_n_0\
    );
\dataI[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEEEAFAFAFEFA"
    )
        port map (
      I0 => \dataI_reg[2][1]\,
      I1 => butterflyStart_reg_2,
      I2 => dataI(101),
      I3 => \^butterflystart_reg_1\,
      I4 => \dataI_reg[2][1]_0\,
      I5 => \dataI_reg[2][15]_1\,
      O => \topR_out_reg[23]_0\(1)
    );
\dataI[2][20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1DDC000"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[4][20]\,
      I3 => \dataQ_reg[2][0]\,
      I4 => dataI(120),
      O => \dataI_reg[2][20]\
    );
\dataI[2][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB8B0000"
    )
        port map (
      I0 => topR_out(16),
      I1 => \dataQ_reg[2][18]\,
      I2 => \^partialfftsizebit_reg[0]\,
      I3 => \but2I_out[0]_3\(21),
      I4 => \dataI_reg[2][21]\,
      I5 => \dataI[2][21]_i_3_n_0\,
      O => \topR_out_reg[23]_0\(19)
    );
\dataI[2][21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8F8B800F0F0F0"
    )
        port map (
      I0 => \dataI_reg[4][21]\,
      I1 => \dataQ_reg[2][0]\,
      I2 => dataI(121),
      I3 => butterflyStart_reg_2,
      I4 => \^butterflystart_reg_1\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataI[2][21]_i_3_n_0\
    );
\dataI[2][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[2][22]\,
      I3 => dataI(122),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataI_reg[4][22]\,
      O => \topR_out_reg[23]_0\(20)
    );
\dataI[2][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB8B0000"
    )
        port map (
      I0 => topR_out(17),
      I1 => \dataQ_reg[2][18]\,
      I2 => \^partialfftsizebit_reg[0]\,
      I3 => \but2I_out[0]_3\(23),
      I4 => \dataI_reg[2][23]\,
      I5 => \dataI[2][23]_i_4_n_0\,
      O => \topR_out_reg[23]_0\(21)
    );
\dataI[2][23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8F8B800F0F0F0"
    )
        port map (
      I0 => \dataI_reg[4][23]_0\,
      I1 => \dataQ_reg[2][0]\,
      I2 => dataI(123),
      I3 => butterflyStart_reg_2,
      I4 => \^butterflystart_reg_1\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataI[2][23]_i_4_n_0\
    );
\dataI[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[2][2]\,
      I3 => dataI(102),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataI_reg[4][2]\,
      O => \topR_out_reg[23]_0\(2)
    );
\dataI[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEEEAFAFAFEFA"
    )
        port map (
      I0 => \dataI_reg[2][3]\,
      I1 => butterflyStart_reg_2,
      I2 => dataI(103),
      I3 => \^butterflystart_reg_1\,
      I4 => \dataI_reg[2][3]_0\,
      I5 => \dataI_reg[2][15]_1\,
      O => \topR_out_reg[23]_0\(3)
    );
\dataI[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[2][4]\,
      I3 => dataI(104),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataI_reg[4][4]\,
      O => \topR_out_reg[23]_0\(4)
    );
\dataI[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB8B0000"
    )
        port map (
      I0 => topR_out(4),
      I1 => \dataQ_reg[2][18]\,
      I2 => \^partialfftsizebit_reg[0]\,
      I3 => \but2I_out[0]_3\(5),
      I4 => \dataI_reg[2][5]\,
      I5 => \dataI[2][5]_i_3_n_0\,
      O => \topR_out_reg[23]_0\(5)
    );
\dataI[2][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8F8B800F0F0F0"
    )
        port map (
      I0 => \dataI_reg[4][5]\,
      I1 => \dataQ_reg[2][0]\,
      I2 => dataI(105),
      I3 => butterflyStart_reg_2,
      I4 => \^butterflystart_reg_1\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataI[2][5]_i_3_n_0\
    );
\dataI[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[2][6]\,
      I3 => dataI(106),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataI_reg[4][6]\,
      O => \topR_out_reg[23]_0\(6)
    );
\dataI[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[2][7]\,
      I3 => dataI(107),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataI_reg[4][7]\,
      O => \topR_out_reg[23]_0\(7)
    );
\dataI[2][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[2][8]\,
      I3 => dataI(108),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataI_reg[4][8]\,
      O => \topR_out_reg[23]_0\(8)
    );
\dataI[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[2][9]\,
      I3 => dataI(109),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataI_reg[4][9]\,
      O => \topR_out_reg[23]_0\(9)
    );
\dataI[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][0]\,
      I3 => dataI(78),
      I4 => \dataI_reg[4][0]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(0)
    );
\dataI[3][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][10]\,
      I3 => dataI(86),
      I4 => \dataI_reg[4][10]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(8)
    );
\dataI[3][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][11]\,
      I3 => dataI(87),
      I4 => \dataI_reg[4][11]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(9)
    );
\dataI[3][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][12]\,
      I3 => dataI(88),
      I4 => \dataI_reg[4][12]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(10)
    );
\dataI[3][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][13]\,
      I3 => dataI(89),
      I4 => \dataI_reg[4][13]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(11)
    );
\dataI[3][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][14]\,
      I3 => dataI(90),
      I4 => \dataI_reg[4][14]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(12)
    );
\dataI[3][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][15]\,
      I3 => dataI(91),
      I4 => \dataI_reg[4][15]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(13)
    );
\dataI[3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][16]\,
      I3 => dataI(92),
      I4 => \dataI_reg[4][16]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(14)
    );
\dataI[3][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][17]\,
      I3 => dataI(93),
      I4 => \dataI_reg[4][17]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(15)
    );
\dataI[3][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][18]\,
      I3 => dataI(94),
      I4 => \dataI_reg[4][18]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(16)
    );
\dataI[3][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][19]\,
      I3 => dataI(95),
      I4 => \dataI_reg[4][19]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(17)
    );
\dataI[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][1]\,
      I3 => dataI(79),
      I4 => \dataI_reg[4][1]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(1)
    );
\dataI[3][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][20]\,
      I3 => dataI(96),
      I4 => \dataI_reg[4][20]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(18)
    );
\dataI[3][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][21]\,
      I3 => dataI(97),
      I4 => \dataI_reg[4][21]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(19)
    );
\dataI[3][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][22]\,
      I3 => dataI(98),
      I4 => \dataI_reg[4][22]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(20)
    );
\dataI[3][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][23]_0\,
      I3 => dataI(99),
      I4 => \dataI_reg[4][23]_0\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(21)
    );
\dataI[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][2]\,
      I3 => dataI(80),
      I4 => \dataI_reg[4][2]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(2)
    );
\dataI[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][4]\,
      I3 => dataI(81),
      I4 => \dataI_reg[4][4]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(3)
    );
\dataI[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][5]\,
      I3 => dataI(82),
      I4 => \dataI_reg[4][5]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(4)
    );
\dataI[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][6]\,
      I3 => dataI(83),
      I4 => \dataI_reg[4][6]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(5)
    );
\dataI[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][7]\,
      I3 => dataI(84),
      I4 => \dataI_reg[4][7]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(6)
    );
\dataI[3][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[3][8]\,
      I3 => dataI(85),
      I4 => \dataI_reg[4][8]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataI_reg[3][23]\(7)
    );
\dataI[3][9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => lastStartState_reg_0,
      I1 => \^ready\,
      I2 => butterflyStart_reg_3,
      O => \^butterflystart_reg_1\
    );
\dataI[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][0]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(54),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][0]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(0)
    );
\dataI[4][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomr_out_reg[22]_0\(0),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][0]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(0),
      O => \dataI[4][0]_i_2_n_0\
    );
\dataI[4][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][10]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(64),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][10]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(10)
    );
\dataI[4][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomr_out_reg[22]_0\(9),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][10]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(10),
      O => \dataI[4][10]_i_2_n_0\
    );
\dataI[4][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][11]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(65),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][11]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(11)
    );
\dataI[4][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \but2I_out[0]_3\(11),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][11]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(11),
      O => \dataI[4][11]_i_2_n_0\
    );
\dataI[4][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][12]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(66),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][12]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(12)
    );
\dataI[4][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomr_out_reg[22]_0\(10),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][12]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(12),
      O => \dataI[4][12]_i_2_n_0\
    );
\dataI[4][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][13]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(67),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][13]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(13)
    );
\dataI[4][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \but2I_out[0]_3\(13),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][13]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(13),
      O => \dataI[4][13]_i_2_n_0\
    );
\dataI[4][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][14]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(68),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][14]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(14)
    );
\dataI[4][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \but2I_out[0]_3\(14),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][14]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(14),
      O => \dataI[4][14]_i_2_n_0\
    );
\dataI[4][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][15]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(69),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][15]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(15)
    );
\dataI[4][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomr_out_reg[22]_0\(11),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][15]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(15),
      O => \dataI[4][15]_i_2_n_0\
    );
\dataI[4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][16]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(70),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][16]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(16)
    );
\dataI[4][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomr_out_reg[22]_0\(12),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][16]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(16),
      O => \dataI[4][16]_i_2_n_0\
    );
\dataI[4][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][17]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(71),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][17]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(17)
    );
\dataI[4][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomr_out_reg[22]_0\(13),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][17]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(17),
      O => \dataI[4][17]_i_2_n_0\
    );
\dataI[4][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][18]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(72),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][18]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(18)
    );
\dataI[4][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomr_out_reg[22]_0\(14),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][18]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(18),
      O => \dataI[4][18]_i_2_n_0\
    );
\dataI[4][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][19]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(73),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][19]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(19)
    );
\dataI[4][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \but2I_out[0]_3\(19),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][19]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(19),
      O => \dataI[4][19]_i_2_n_0\
    );
\dataI[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][1]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(55),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][1]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(1)
    );
\dataI[4][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomr_out_reg[22]_0\(1),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][1]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(1),
      O => \dataI[4][1]_i_2_n_0\
    );
\dataI[4][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][20]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(74),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][20]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(20)
    );
\dataI[4][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomr_out_reg[22]_0\(15),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][20]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(20),
      O => \dataI[4][20]_i_2_n_0\
    );
\dataI[4][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][21]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(75),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][21]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(21)
    );
\dataI[4][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \but2I_out[0]_3\(21),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][21]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(21),
      O => \dataI[4][21]_i_2_n_0\
    );
\dataI[4][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][22]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(76),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][22]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(22)
    );
\dataI[4][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomr_out_reg[22]_0\(16),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][22]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(22),
      O => \dataI[4][22]_i_2_n_0\
    );
\dataI[4][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][23]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(77),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_0\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(23)
    );
\dataI[4][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \but2I_out[0]_3\(23),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][23]_2\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(23),
      O => \dataI[4][23]_i_2_n_0\
    );
\dataI[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][2]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(56),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][2]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(2)
    );
\dataI[4][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomr_out_reg[22]_0\(2),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][2]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(2),
      O => \dataI[4][2]_i_2_n_0\
    );
\dataI[4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][3]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(57),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][3]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(3)
    );
\dataI[4][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomr_out_reg[22]_0\(3),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][3]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(3),
      O => \dataI[4][3]_i_2_n_0\
    );
\dataI[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][4]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(58),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][4]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(4)
    );
\dataI[4][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomr_out_reg[22]_0\(4),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][4]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(4),
      O => \dataI[4][4]_i_2_n_0\
    );
\dataI[4][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][5]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(59),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][5]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(5)
    );
\dataI[4][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \but2I_out[0]_3\(5),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][5]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(5),
      O => \dataI[4][5]_i_2_n_0\
    );
\dataI[4][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][6]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(60),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][6]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(6)
    );
\dataI[4][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomr_out_reg[22]_0\(5),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][6]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(6),
      O => \dataI[4][6]_i_2_n_0\
    );
\dataI[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][7]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(61),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][7]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(7)
    );
\dataI[4][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomr_out_reg[22]_0\(6),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][7]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(7),
      O => \dataI[4][7]_i_2_n_0\
    );
\dataI[4][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][8]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(62),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][8]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(8)
    );
\dataI[4][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomr_out_reg[22]_0\(7),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][8]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(8),
      O => \dataI[4][8]_i_2_n_0\
    );
\dataI[4][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[4][9]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataI(63),
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][9]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataI_reg[4][23]\(9)
    );
\dataI[4][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomr_out_reg[22]_0\(8),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataI_reg[4][9]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI_reg[4][23]_3\,
      I5 => \dataI_reg[4][23]_4\(9),
      O => \dataI[4][9]_i_2_n_0\
    );
\dataI[5][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0CCC0FFFF"
    )
        port map (
      I0 => dataI(41),
      I1 => \^butterflystart_reg\,
      I2 => \dataI_reg[5][10]\,
      I3 => \dataI_reg[5][10]_0\,
      I4 => \dataI_reg[5][10]_1\,
      I5 => butterflyStart_reg_2,
      O => \dataI_reg[5][23]\(5)
    );
\dataI[5][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F04CFC4CFC"
    )
        port map (
      I0 => \dataI_reg[7][20]\,
      I1 => dataI(42),
      I2 => \^butterflystart_reg\,
      I3 => \dataI_reg[5][11]\,
      I4 => \dataI_reg[5][11]_0\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataI_reg[5][23]\(6)
    );
\dataI[5][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \^partialfftsizebit_reg[0]\,
      I1 => \dataI_reg[5][21]\(3),
      I2 => \dataI_reg[5][12]\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI[5][12]_i_3_n_0\,
      O => \dataI_reg[5][23]\(7)
    );
\dataI[5][12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD1DC000"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \dataI_reg[4][12]\,
      I4 => dataI(43),
      O => \dataI[5][12]_i_3_n_0\
    );
\dataI[5][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F04CFC4CFC"
    )
        port map (
      I0 => \dataI_reg[7][20]\,
      I1 => dataI(44),
      I2 => \^butterflystart_reg\,
      I3 => \dataI_reg[5][13]\,
      I4 => \dataI_reg[5][13]_0\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataI_reg[5][23]\(8)
    );
\dataI[5][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \^partialfftsizebit_reg[0]\,
      I1 => \dataI_reg[5][21]\(4),
      I2 => \dataI_reg[5][14]\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI[5][14]_i_3_n_0\,
      O => \dataI_reg[5][23]\(9)
    );
\dataI[5][14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD1DC000"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \dataI_reg[4][14]\,
      I4 => dataI(45),
      O => \dataI[5][14]_i_3_n_0\
    );
\dataI[5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F04CFC4CFC"
    )
        port map (
      I0 => \dataI_reg[7][20]\,
      I1 => dataI(46),
      I2 => \^butterflystart_reg\,
      I3 => \dataI_reg[5][16]\,
      I4 => \dataI_reg[5][16]_0\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataI_reg[5][23]\(10)
    );
\dataI[5][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \^partialfftsizebit_reg[0]\,
      I1 => \dataI_reg[5][21]\(5),
      I2 => \dataI_reg[5][17]\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI[5][17]_i_3_n_0\,
      O => \dataI_reg[5][23]\(11)
    );
\dataI[5][17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD1DC000"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \dataI_reg[4][17]\,
      I4 => dataI(47),
      O => \dataI[5][17]_i_3_n_0\
    );
\dataI[5][18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF8A8A80808080"
    )
        port map (
      I0 => \partialFftSizeBit_reg[0]_2\,
      I1 => \dataI_reg[4][18]\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \^butterflystart_reg_1\,
      I4 => butterflyStart_reg_2,
      I5 => dataI(48),
      O => \dataI_reg[5][18]\
    );
\dataI[5][19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF8A8A80808080"
    )
        port map (
      I0 => \partialFftSizeBit_reg[0]_2\,
      I1 => \dataI_reg[4][19]\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \^butterflystart_reg_1\,
      I4 => butterflyStart_reg_2,
      I5 => dataI(49),
      O => \dataI_reg[5][19]\
    );
\dataI[5][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF8A8A80808080"
    )
        port map (
      I0 => \partialFftSizeBit_reg[0]_2\,
      I1 => \dataI_reg[4][1]\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \^butterflystart_reg_1\,
      I4 => butterflyStart_reg_2,
      I5 => dataI(34),
      O => \dataI_reg[5][1]\
    );
\dataI[5][20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF8A8A80808080"
    )
        port map (
      I0 => \partialFftSizeBit_reg[0]_2\,
      I1 => \dataI_reg[4][20]\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \^butterflystart_reg_1\,
      I4 => butterflyStart_reg_2,
      I5 => dataI(50),
      O => \dataI_reg[5][20]\
    );
\dataI[5][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \^partialfftsizebit_reg[0]\,
      I1 => \dataI_reg[5][21]\(6),
      I2 => \dataI_reg[5][21]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI[5][21]_i_3_n_0\,
      O => \dataI_reg[5][23]\(12)
    );
\dataI[5][21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD1DC000"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \dataI_reg[4][21]\,
      I4 => dataI(51),
      O => \dataI[5][21]_i_3_n_0\
    );
\dataI[5][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F04CFC4CFC"
    )
        port map (
      I0 => \dataI_reg[7][20]\,
      I1 => dataI(52),
      I2 => \^butterflystart_reg\,
      I3 => \dataI_reg[5][22]\,
      I4 => \dataI_reg[5][22]_0\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataI_reg[5][23]\(13)
    );
\dataI[5][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F04CFC4CFC"
    )
        port map (
      I0 => \dataI_reg[7][20]\,
      I1 => dataI(53),
      I2 => \^butterflystart_reg\,
      I3 => \dataI_reg[5][23]_0\,
      I4 => \dataI_reg[5][23]_1\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataI_reg[5][23]\(14)
    );
\dataI[5][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF8A8A80808080"
    )
        port map (
      I0 => \partialFftSizeBit_reg[0]_2\,
      I1 => \dataI_reg[4][2]\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \^butterflystart_reg_1\,
      I4 => butterflyStart_reg_2,
      I5 => dataI(35),
      O => \dataI_reg[5][2]\
    );
\dataI[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0CCC0FFFF"
    )
        port map (
      I0 => dataI(36),
      I1 => \^butterflystart_reg\,
      I2 => \dataI_reg[5][3]\,
      I3 => \dataI_reg[5][3]_0\,
      I4 => \dataI_reg[5][3]_1\,
      I5 => butterflyStart_reg_2,
      O => \dataI_reg[5][23]\(0)
    );
\dataI[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \^partialfftsizebit_reg[0]\,
      I1 => \dataI_reg[5][21]\(0),
      I2 => \dataI_reg[5][4]\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI[5][4]_i_3_n_0\,
      O => \dataI_reg[5][23]\(1)
    );
\dataI[5][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD1DC000"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \dataI_reg[4][4]\,
      I4 => dataI(37),
      O => \dataI[5][4]_i_3_n_0\
    );
\dataI[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0CCC0FFFF"
    )
        port map (
      I0 => dataI(38),
      I1 => \^butterflystart_reg\,
      I2 => \dataI_reg[5][5]\,
      I3 => \dataI_reg[5][5]_0\,
      I4 => \dataI_reg[5][5]_1\,
      I5 => butterflyStart_reg_2,
      O => \dataI_reg[5][23]\(2)
    );
\dataI[5][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \^partialfftsizebit_reg[0]\,
      I1 => \dataI_reg[5][21]\(1),
      I2 => \dataI_reg[5][8]\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI[5][8]_i_3_n_0\,
      O => \dataI_reg[5][23]\(3)
    );
\dataI[5][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD1DC000"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \dataI_reg[4][8]\,
      I4 => dataI(39),
      O => \dataI[5][8]_i_3_n_0\
    );
\dataI[5][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \^partialfftsizebit_reg[0]\,
      I1 => \dataI_reg[5][21]\(2),
      I2 => \dataI_reg[5][9]\,
      I3 => \^butterflystart_reg\,
      I4 => \dataI[5][9]_i_3_n_0\,
      O => \dataI_reg[5][23]\(4)
    );
\dataI[5][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD1DC000"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \dataI_reg[4][9]\,
      I4 => dataI(40),
      O => \dataI[5][9]_i_3_n_0\
    );
\dataI[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[6][0]\,
      I3 => dataI(24),
      I4 => \dataI_reg[4][0]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataI_reg[6][22]\(0)
    );
\dataI[6][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[6][10]\,
      I3 => dataI(28),
      I4 => \dataI_reg[4][10]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataI_reg[6][22]\(4)
    );
\dataI[6][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[6][12]\,
      I3 => dataI(29),
      I4 => \dataI_reg[4][12]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataI_reg[6][22]\(5)
    );
\dataI[6][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[6][15]\,
      I3 => dataI(30),
      I4 => \dataI_reg[4][15]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataI_reg[6][22]\(6)
    );
\dataI[6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[6][16]\,
      I3 => dataI(31),
      I4 => \dataI_reg[4][16]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataI_reg[6][22]\(7)
    );
\dataI[6][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[6][19]\,
      I3 => dataI(32),
      I4 => \dataI_reg[4][19]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataI_reg[6][22]\(8)
    );
\dataI[6][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[6][22]_0\,
      I3 => dataI(33),
      I4 => \dataI_reg[4][22]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataI_reg[6][22]\(9)
    );
\dataI[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[6][4]\,
      I3 => dataI(25),
      I4 => \dataI_reg[4][4]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataI_reg[6][22]\(1)
    );
\dataI[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[6][6]\,
      I3 => dataI(26),
      I4 => \dataI_reg[4][6]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataI_reg[6][22]\(2)
    );
\dataI[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[6][7]\,
      I3 => dataI(27),
      I4 => \dataI_reg[4][7]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataI_reg[6][22]\(3)
    );
\dataI[7][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(0),
      I2 => \dataI_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(0),
      I5 => \dataI_reg[7][0]\,
      O => \bottomR_out_reg[23]_0\(0)
    );
\dataI[7][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(10),
      I2 => \dataI_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(10),
      I5 => \dataI_reg[7][10]\,
      O => \bottomR_out_reg[23]_0\(10)
    );
\dataI[7][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(11),
      I2 => \dataI_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(11),
      I5 => \dataI_reg[7][11]\,
      O => \bottomR_out_reg[23]_0\(11)
    );
\dataI[7][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(12),
      I2 => \dataI_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(12),
      I5 => \dataI_reg[7][12]\,
      O => \bottomR_out_reg[23]_0\(12)
    );
\dataI[7][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF004C"
    )
        port map (
      I0 => butterflyStart_reg_2,
      I1 => dataI(13),
      I2 => \dataI_reg[7][20]\,
      I3 => \partialFftSizeBit_reg[0]_2\,
      I4 => \dataI[7][13]_i_2_n_0\,
      O => \bottomR_out_reg[23]_0\(13)
    );
\dataI[7][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBAAAAEAAAAAAA"
    )
        port map (
      I0 => \dataI_reg[7][13]\,
      I1 => \^butterflystart_reg_1\,
      I2 => \dataI_reg[7][23]_0\(13),
      I3 => \dataI_reg[7][20]\,
      I4 => butterflyStart_reg_2,
      I5 => dataI(13),
      O => \dataI[7][13]_i_2_n_0\
    );
\dataI[7][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(14),
      I2 => \dataI_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(14),
      I5 => \dataI_reg[7][14]\,
      O => \bottomR_out_reg[23]_0\(14)
    );
\dataI[7][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(15),
      I2 => \dataI_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(15),
      I5 => \dataI_reg[7][15]\,
      O => \bottomR_out_reg[23]_0\(15)
    );
\dataI[7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(16),
      I2 => \dataI_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(16),
      I5 => \dataI_reg[7][16]\,
      O => \bottomR_out_reg[23]_0\(16)
    );
\dataI[7][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(17),
      I2 => \dataI_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(17),
      I5 => \dataI_reg[7][17]\,
      O => \bottomR_out_reg[23]_0\(17)
    );
\dataI[7][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(18),
      I2 => \dataI_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(18),
      I5 => \dataI_reg[7][18]\,
      O => \bottomR_out_reg[23]_0\(18)
    );
\dataI[7][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(19),
      I2 => \dataI_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(19),
      I5 => \dataI_reg[7][19]\,
      O => \bottomR_out_reg[23]_0\(19)
    );
\dataI[7][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(1),
      I2 => \dataI_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(1),
      I5 => \dataI_reg[7][1]\,
      O => \bottomR_out_reg[23]_0\(1)
    );
\dataI[7][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(20),
      I2 => \dataI_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(20),
      I5 => \dataI_reg[7][20]_0\,
      O => \bottomR_out_reg[23]_0\(20)
    );
\dataI[7][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF004C"
    )
        port map (
      I0 => butterflyStart_reg_2,
      I1 => dataI(21),
      I2 => \dataI_reg[7][20]\,
      I3 => \partialFftSizeBit_reg[0]_2\,
      I4 => \dataI[7][21]_i_2_n_0\,
      O => \bottomR_out_reg[23]_0\(21)
    );
\dataI[7][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBAAAAEAAAAAAA"
    )
        port map (
      I0 => \dataI_reg[7][21]\,
      I1 => \^butterflystart_reg_1\,
      I2 => \dataI_reg[7][23]_0\(21),
      I3 => \dataI_reg[7][20]\,
      I4 => butterflyStart_reg_2,
      I5 => dataI(21),
      O => \dataI[7][21]_i_2_n_0\
    );
\dataI[7][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(22),
      I2 => \dataI_reg[7][23]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(22),
      I5 => \dataI_reg[7][22]\,
      O => \bottomR_out_reg[23]_0\(22)
    );
\dataI[7][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(23),
      I2 => \dataI_reg[7][23]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(23),
      I5 => \dataI_reg[7][23]_1\,
      O => \bottomR_out_reg[23]_0\(23)
    );
\dataI[7][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(2),
      I2 => \dataI_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(2),
      I5 => \dataI_reg[7][2]\,
      O => \bottomR_out_reg[23]_0\(2)
    );
\dataI[7][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(3),
      I2 => \dataI_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(3),
      I5 => \dataI_reg[7][3]\,
      O => \bottomR_out_reg[23]_0\(3)
    );
\dataI[7][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(4),
      I2 => \dataI_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(4),
      I5 => \dataI_reg[7][4]\,
      O => \bottomR_out_reg[23]_0\(4)
    );
\dataI[7][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF004C"
    )
        port map (
      I0 => butterflyStart_reg_2,
      I1 => dataI(5),
      I2 => \dataI_reg[7][20]\,
      I3 => \partialFftSizeBit_reg[0]_2\,
      I4 => \dataI[7][5]_i_2_n_0\,
      O => \bottomR_out_reg[23]_0\(5)
    );
\dataI[7][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBAAAAEAAAAAAA"
    )
        port map (
      I0 => \dataI_reg[7][5]\,
      I1 => \^butterflystart_reg_1\,
      I2 => \dataI_reg[7][23]_0\(5),
      I3 => \dataI_reg[7][20]\,
      I4 => butterflyStart_reg_2,
      I5 => dataI(5),
      O => \dataI[7][5]_i_2_n_0\
    );
\dataI[7][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(6),
      I2 => \dataI_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(6),
      I5 => \dataI_reg[7][6]\,
      O => \bottomR_out_reg[23]_0\(6)
    );
\dataI[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(7),
      I2 => \dataI_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(7),
      I5 => \dataI_reg[7][7]\,
      O => \bottomR_out_reg[23]_0\(7)
    );
\dataI[7][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF004C"
    )
        port map (
      I0 => butterflyStart_reg_2,
      I1 => dataI(8),
      I2 => \dataI_reg[7][20]\,
      I3 => \partialFftSizeBit_reg[0]_2\,
      I4 => \dataI[7][8]_i_2_n_0\,
      O => \bottomR_out_reg[23]_0\(8)
    );
\dataI[7][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBAAAAEAAAAAAA"
    )
        port map (
      I0 => \dataI_reg[7][8]\,
      I1 => \^butterflystart_reg_1\,
      I2 => \dataI_reg[7][23]_0\(8),
      I3 => \dataI_reg[7][20]\,
      I4 => butterflyStart_reg_2,
      I5 => dataI(8),
      O => \dataI[7][8]_i_2_n_0\
    );
\dataI[7][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => \dataI_reg[7][23]_0\(9),
      I2 => \dataI_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataI(9),
      I5 => \dataI_reg[7][9]\,
      O => \bottomR_out_reg[23]_0\(9)
    );
\dataQ[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][0]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(0),
      I4 => \dataQ_reg[4][0]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(0)
    );
\dataQ[0][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(0),
      I3 => \^bottomi_out_reg[23]_0\(0),
      O => \dataQ[0][0]_i_2_n_0\
    );
\dataQ[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][10]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(10),
      I4 => \dataQ_reg[4][10]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(10)
    );
\dataQ[0][10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(10),
      I3 => \but2Q_out[0]_4\(10),
      O => \dataQ[0][10]_i_2_n_0\
    );
\dataQ[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][11]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(11),
      I4 => \dataQ_reg[4][11]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(11)
    );
\dataQ[0][11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(11),
      I3 => \^bottomi_out_reg[23]_0\(10),
      O => \dataQ[0][11]_i_2_n_0\
    );
\dataQ[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][12]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(12),
      I4 => \dataQ_reg[4][12]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(12)
    );
\dataQ[0][12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(12),
      I3 => \but2Q_out[0]_4\(12),
      O => \dataQ[0][12]_i_2_n_0\
    );
\dataQ[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][13]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(13),
      I4 => \dataQ_reg[4][13]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(13)
    );
\dataQ[0][13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(13),
      I3 => \^bottomi_out_reg[23]_0\(11),
      O => \dataQ[0][13]_i_2_n_0\
    );
\dataQ[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][14]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(14),
      I4 => \dataQ_reg[4][14]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(14)
    );
\dataQ[0][14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(14),
      I3 => \but2Q_out[0]_4\(14),
      O => \dataQ[0][14]_i_2_n_0\
    );
\dataQ[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][15]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(15),
      I4 => \dataQ_reg[4][15]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(15)
    );
\dataQ[0][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(15),
      I3 => \^bottomi_out_reg[23]_0\(12),
      O => \dataQ[0][15]_i_2_n_0\
    );
\dataQ[0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][16]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(16),
      I4 => \dataQ_reg[4][16]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(16)
    );
\dataQ[0][16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(16),
      I3 => \^bottomi_out_reg[23]_0\(13),
      O => \dataQ[0][16]_i_2_n_0\
    );
\dataQ[0][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][17]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(17),
      I4 => \dataQ_reg[4][17]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(17)
    );
\dataQ[0][17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(17),
      I3 => \but2Q_out[0]_4\(17),
      O => \dataQ[0][17]_i_2_n_0\
    );
\dataQ[0][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][18]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(18),
      I4 => \dataQ_reg[4][18]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(18)
    );
\dataQ[0][18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(18),
      I3 => \but2Q_out[0]_4\(18),
      O => \dataQ[0][18]_i_2_n_0\
    );
\dataQ[0][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][19]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(19),
      I4 => \dataQ_reg[4][19]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(19)
    );
\dataQ[0][19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(19),
      I3 => \but2Q_out[0]_4\(19),
      O => \dataQ[0][19]_i_2_n_0\
    );
\dataQ[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][1]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(1),
      I4 => \dataQ_reg[4][1]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(1)
    );
\dataQ[0][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(1),
      I3 => \^bottomi_out_reg[23]_0\(1),
      O => \dataQ[0][1]_i_2_n_0\
    );
\dataQ[0][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][20]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(20),
      I4 => \dataQ_reg[4][20]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(20)
    );
\dataQ[0][20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(20),
      I3 => \^bottomi_out_reg[23]_0\(14),
      O => \dataQ[0][20]_i_2_n_0\
    );
\dataQ[0][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][21]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(21),
      I4 => \dataQ_reg[4][21]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(21)
    );
\dataQ[0][21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(21),
      I3 => \^bottomi_out_reg[23]_0\(15),
      O => \dataQ[0][21]_i_2_n_0\
    );
\dataQ[0][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][22]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(22),
      I4 => \dataQ_reg[4][22]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(22)
    );
\dataQ[0][22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(22),
      I3 => \^bottomi_out_reg[23]_0\(16),
      O => \dataQ[0][22]_i_2_n_0\
    );
\dataQ[0][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][23]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(23),
      I4 => \dataQ_reg[4][23]_1\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(23)
    );
\dataQ[0][23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(23),
      I3 => \^bottomi_out_reg[23]_0\(17),
      O => \dataQ[0][23]_i_2_n_0\
    );
\dataQ[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][2]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(2),
      I4 => \dataQ_reg[4][2]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(2)
    );
\dataQ[0][2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(2),
      I3 => \^bottomi_out_reg[23]_0\(2),
      O => \dataQ[0][2]_i_2_n_0\
    );
\dataQ[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][3]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(3),
      I4 => \dataQ_reg[4][3]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(3)
    );
\dataQ[0][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(3),
      I3 => \^bottomi_out_reg[23]_0\(3),
      O => \dataQ[0][3]_i_2_n_0\
    );
\dataQ[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][4]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(4),
      I4 => \dataQ_reg[4][4]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(4)
    );
\dataQ[0][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(4),
      I3 => \^bottomi_out_reg[23]_0\(4),
      O => \dataQ[0][4]_i_2_n_0\
    );
\dataQ[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][5]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(5),
      I4 => \dataQ_reg[4][5]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(5)
    );
\dataQ[0][5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(5),
      I3 => \^bottomi_out_reg[23]_0\(5),
      O => \dataQ[0][5]_i_2_n_0\
    );
\dataQ[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][6]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(6),
      I4 => \dataQ_reg[4][6]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(6)
    );
\dataQ[0][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(6),
      I3 => \^bottomi_out_reg[23]_0\(6),
      O => \dataQ[0][6]_i_2_n_0\
    );
\dataQ[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][7]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(7),
      I4 => \dataQ_reg[4][7]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(7)
    );
\dataQ[0][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(7),
      I3 => \^bottomi_out_reg[23]_0\(7),
      O => \dataQ[0][7]_i_2_n_0\
    );
\dataQ[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][8]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(8),
      I4 => \dataQ_reg[4][8]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(8)
    );
\dataQ[0][8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(8),
      I3 => \^bottomi_out_reg[23]_0\(8),
      O => \dataQ[0][8]_i_2_n_0\
    );
\dataQ[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[0][9]_i_2_n_0\,
      I3 => \dataQ_reg[0][23]_0\(9),
      I4 => \dataQ_reg[4][9]\,
      I5 => \dataI_reg[0][23]_0\,
      O => \dataQ_reg[0][23]\(9)
    );
\dataQ[0][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => \but1Q_out[0]_2\(9),
      I3 => \^bottomi_out_reg[23]_0\(9),
      O => \dataQ[0][9]_i_2_n_0\
    );
\dataQ[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[1][0]\,
      I3 => dataQ(123),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataQ_reg[4][0]\,
      O => \dataQ_reg[1][23]\(0)
    );
\dataQ[1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF1FDFDFCF0F0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][10]_i_2_n_0\,
      I3 => \dataQ_reg[4][10]\,
      I4 => \dataI_reg[1][23]_0\,
      I5 => dataQ(133),
      O => \dataQ_reg[1][23]\(10)
    );
\dataQ[1][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(6),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(6),
      I4 => \dataQ_reg[1][2]\,
      I5 => \but2Q_out[0]_4\(10),
      O => \dataQ[1][10]_i_2_n_0\
    );
\dataQ[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF1FDFDFCF0F0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][11]_i_2_n_0\,
      I3 => \dataQ_reg[4][11]\,
      I4 => \dataI_reg[1][23]_0\,
      I5 => dataQ(134),
      O => \dataQ_reg[1][23]\(11)
    );
\dataQ[1][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(7),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(7),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomi_out_reg[23]_0\(10),
      O => \dataQ[1][11]_i_2_n_0\
    );
\dataQ[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF1FDFDFCF0F0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][12]_i_2_n_0\,
      I3 => \dataQ_reg[4][12]\,
      I4 => \dataI_reg[1][23]_0\,
      I5 => dataQ(135),
      O => \dataQ_reg[1][23]\(12)
    );
\dataQ[1][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(8),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(8),
      I4 => \dataQ_reg[1][2]\,
      I5 => \but2Q_out[0]_4\(12),
      O => \dataQ[1][12]_i_2_n_0\
    );
\dataQ[1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF1FDFDFCF0F0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][13]_i_2_n_0\,
      I3 => \dataQ_reg[4][13]\,
      I4 => \dataI_reg[1][23]_0\,
      I5 => dataQ(136),
      O => \dataQ_reg[1][23]\(13)
    );
\dataQ[1][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(9),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(9),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomi_out_reg[23]_0\(11),
      O => \dataQ[1][13]_i_2_n_0\
    );
\dataQ[1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][14]_i_2_n_0\,
      I3 => dataQ(137),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataQ_reg[4][14]\,
      O => \dataQ_reg[1][23]\(14)
    );
\dataQ[1][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(10),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(10),
      I4 => \dataQ_reg[1][2]\,
      I5 => \but2Q_out[0]_4\(14),
      O => \dataQ[1][14]_i_2_n_0\
    );
\dataQ[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF1FDFDFCF0F0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][15]_i_2_n_0\,
      I3 => \dataQ_reg[4][15]\,
      I4 => \dataI_reg[1][23]_0\,
      I5 => dataQ(138),
      O => \dataQ_reg[1][23]\(15)
    );
\dataQ[1][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(11),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(11),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomi_out_reg[23]_0\(12),
      O => \dataQ[1][15]_i_2_n_0\
    );
\dataQ[1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF1FDFDFCF0F0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][16]_i_2_n_0\,
      I3 => \dataQ_reg[4][16]\,
      I4 => \dataI_reg[1][23]_0\,
      I5 => dataQ(139),
      O => \dataQ_reg[1][23]\(16)
    );
\dataQ[1][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(12),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(12),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomi_out_reg[23]_0\(13),
      O => \dataQ[1][16]_i_2_n_0\
    );
\dataQ[1][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF1FDFDFCF0F0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][17]_i_2_n_0\,
      I3 => \dataQ_reg[4][17]\,
      I4 => \dataI_reg[1][23]_0\,
      I5 => dataQ(140),
      O => \dataQ_reg[1][23]\(17)
    );
\dataQ[1][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(13),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(13),
      I4 => \dataQ_reg[1][2]\,
      I5 => \but2Q_out[0]_4\(17),
      O => \dataQ[1][17]_i_2_n_0\
    );
\dataQ[1][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF1FDFDFCF0F0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][18]_i_2_n_0\,
      I3 => \dataQ_reg[4][18]\,
      I4 => \dataI_reg[1][23]_0\,
      I5 => dataQ(141),
      O => \dataQ_reg[1][23]\(18)
    );
\dataQ[1][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(14),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(14),
      I4 => \dataQ_reg[1][2]\,
      I5 => \but2Q_out[0]_4\(18),
      O => \dataQ[1][18]_i_2_n_0\
    );
\dataQ[1][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF1FDFDFCF0F0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][19]_i_2_n_0\,
      I3 => \dataQ_reg[4][19]\,
      I4 => \dataI_reg[1][23]_0\,
      I5 => dataQ(142),
      O => \dataQ_reg[1][23]\(19)
    );
\dataQ[1][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(15),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(15),
      I4 => \dataQ_reg[1][2]\,
      I5 => \but2Q_out[0]_4\(19),
      O => \dataQ[1][19]_i_2_n_0\
    );
\dataQ[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFCF0F1FDF0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[1][1]\,
      I3 => \dataI_reg[1][23]_0\,
      I4 => dataQ(124),
      I5 => \dataQ_reg[4][1]\,
      O => \dataQ_reg[1][23]\(1)
    );
\dataQ[1][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF1FDFDFCF0F0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][20]_i_2_n_0\,
      I3 => \dataQ_reg[4][20]\,
      I4 => \dataI_reg[1][23]_0\,
      I5 => dataQ(143),
      O => \dataQ_reg[1][23]\(20)
    );
\dataQ[1][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(16),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(16),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomi_out_reg[23]_0\(14),
      O => \dataQ[1][20]_i_2_n_0\
    );
\dataQ[1][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF1FDFDFCF0F0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][21]_i_2_n_0\,
      I3 => \dataQ_reg[4][21]\,
      I4 => \dataI_reg[1][23]_0\,
      I5 => dataQ(144),
      O => \dataQ_reg[1][23]\(21)
    );
\dataQ[1][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(17),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(17),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomi_out_reg[23]_0\(15),
      O => \dataQ[1][21]_i_2_n_0\
    );
\dataQ[1][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF1FDFDFCF0F0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][22]_i_2_n_0\,
      I3 => \dataQ_reg[4][22]\,
      I4 => \dataI_reg[1][23]_0\,
      I5 => dataQ(145),
      O => \dataQ_reg[1][23]\(22)
    );
\dataQ[1][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(18),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(18),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomi_out_reg[23]_0\(16),
      O => \dataQ[1][22]_i_2_n_0\
    );
\dataQ[1][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF1FDFDFCF0F0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][23]_i_2_n_0\,
      I3 => \dataQ_reg[4][23]_1\,
      I4 => \dataI_reg[1][23]_0\,
      I5 => dataQ(146),
      O => \dataQ_reg[1][23]\(23)
    );
\dataQ[1][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(19),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(19),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomi_out_reg[23]_0\(17),
      O => \dataQ[1][23]_i_2_n_0\
    );
\dataQ[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF1FDFDFCF0F0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][2]_i_2_n_0\,
      I3 => \dataQ_reg[4][2]\,
      I4 => \dataI_reg[1][23]_0\,
      I5 => dataQ(125),
      O => \dataQ_reg[1][23]\(2)
    );
\dataQ[1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(0),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(0),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomi_out_reg[23]_0\(2),
      O => \dataQ[1][2]_i_2_n_0\
    );
\dataQ[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF1FDFDFCF0F0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][3]_i_2_n_0\,
      I3 => \dataQ_reg[4][3]\,
      I4 => \dataI_reg[1][23]_0\,
      I5 => dataQ(126),
      O => \dataQ_reg[1][23]\(3)
    );
\dataQ[1][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(1),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(1),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomi_out_reg[23]_0\(3),
      O => \dataQ[1][3]_i_2_n_0\
    );
\dataQ[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[1][4]\,
      I3 => dataQ(127),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataQ_reg[4][4]\,
      O => \dataQ_reg[1][23]\(4)
    );
\dataQ[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF1FDFDFCF0F0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][5]_i_2_n_0\,
      I3 => \dataQ_reg[4][5]\,
      I4 => \dataI_reg[1][23]_0\,
      I5 => dataQ(128),
      O => \dataQ_reg[1][23]\(5)
    );
\dataQ[1][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(2),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(2),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomi_out_reg[23]_0\(5),
      O => \dataQ[1][5]_i_2_n_0\
    );
\dataQ[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[1][6]\,
      I3 => dataQ(129),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataQ_reg[4][6]\,
      O => \dataQ_reg[1][23]\(6)
    );
\dataQ[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][7]_i_2_n_0\,
      I3 => dataQ(130),
      I4 => \dataI_reg[1][23]_0\,
      I5 => \dataQ_reg[4][7]\,
      O => \dataQ_reg[1][23]\(7)
    );
\dataQ[1][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA222A288800080"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[7][22]\,
      I2 => topI_out(3),
      I3 => \dataQ_reg[1][2]\,
      I4 => \^bottomi_out_reg[23]_0\(7),
      I5 => \dataQ_reg[1][23]_0\(3),
      O => \dataQ[1][7]_i_2_n_0\
    );
\dataQ[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF1FDFDFCF0F0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][8]_i_2_n_0\,
      I3 => \dataQ_reg[4][8]\,
      I4 => \dataI_reg[1][23]_0\,
      I5 => dataQ(131),
      O => \dataQ_reg[1][23]\(8)
    );
\dataQ[1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(4),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(4),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomi_out_reg[23]_0\(8),
      O => \dataQ[1][8]_i_2_n_0\
    );
\dataQ[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF1FDFDFCF0F0F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[1][9]_i_2_n_0\,
      I3 => \dataQ_reg[4][9]\,
      I4 => \dataI_reg[1][23]_0\,
      I5 => dataQ(132),
      O => \dataQ_reg[1][23]\(9)
    );
\dataQ[1][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \dataQ_reg[1][23]_0\(5),
      I2 => \dataQ_reg[7][22]\,
      I3 => topI_out(5),
      I4 => \dataQ_reg[1][2]\,
      I5 => \^bottomi_out_reg[23]_0\(9),
      O => \dataQ[1][9]_i_2_n_0\
    );
\dataQ[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[2][0]_0\,
      I3 => dataQ(99),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataQ_reg[4][0]\,
      O => \dataQ_reg[2][23]\(0)
    );
\dataQ[2][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB8B0000"
    )
        port map (
      I0 => topI_out(6),
      I1 => \dataQ_reg[2][18]\,
      I2 => \^partialfftsizebit_reg[0]\,
      I3 => \but2Q_out[0]_4\(10),
      I4 => \dataQ_reg[2][10]\,
      I5 => \dataQ[2][10]_i_3_n_0\,
      O => \dataQ_reg[2][23]\(10)
    );
\dataQ[2][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8F8B800F0F0F0"
    )
        port map (
      I0 => \dataQ_reg[4][10]\,
      I1 => \dataQ_reg[2][0]\,
      I2 => dataQ(109),
      I3 => butterflyStart_reg_2,
      I4 => \^butterflystart_reg_1\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataQ[2][10]_i_3_n_0\
    );
\dataQ[2][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[2][11]\,
      I3 => dataQ(110),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataQ_reg[4][11]\,
      O => \dataQ_reg[2][23]\(11)
    );
\dataQ[2][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB8B0000"
    )
        port map (
      I0 => topI_out(8),
      I1 => \dataQ_reg[2][18]\,
      I2 => \^partialfftsizebit_reg[0]\,
      I3 => \but2Q_out[0]_4\(12),
      I4 => \dataQ_reg[2][12]\,
      I5 => \dataQ[2][12]_i_3_n_0\,
      O => \dataQ_reg[2][23]\(12)
    );
\dataQ[2][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8F8B800F0F0F0"
    )
        port map (
      I0 => \dataQ_reg[4][12]\,
      I1 => \dataQ_reg[2][0]\,
      I2 => dataQ(111),
      I3 => butterflyStart_reg_2,
      I4 => \^butterflystart_reg_1\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataQ[2][12]_i_3_n_0\
    );
\dataQ[2][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[2][13]\,
      I3 => dataQ(112),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataQ_reg[4][13]\,
      O => \dataQ_reg[2][23]\(13)
    );
\dataQ[2][14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A008A"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \but2Q_out[0]_4\(14),
      I2 => \^partialfftsizebit_reg[0]\,
      I3 => \dataQ_reg[2][18]\,
      I4 => topI_out(10),
      O => \bottomI_out_reg[14]_0\
    );
\dataQ[2][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8F8B800F0F0F0"
    )
        port map (
      I0 => \dataQ_reg[4][14]\,
      I1 => \dataQ_reg[2][0]\,
      I2 => dataQ(113),
      I3 => butterflyStart_reg_2,
      I4 => \^butterflystart_reg_1\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataQ_reg[2][14]\
    );
\dataQ[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[2][15]\,
      I3 => dataQ(114),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataQ_reg[4][15]\,
      O => \dataQ_reg[2][23]\(14)
    );
\dataQ[2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[2][16]\,
      I3 => dataQ(115),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataQ_reg[4][16]\,
      O => \dataQ_reg[2][23]\(15)
    );
\dataQ[2][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45404545"
    )
        port map (
      I0 => \dataQ_reg[2][17]\,
      I1 => topI_out(13),
      I2 => \dataQ_reg[2][18]\,
      I3 => \but2Q_out[0]_4\(17),
      I4 => \^partialfftsizebit_reg[0]\,
      I5 => \dataQ[2][17]_i_3_n_0\,
      O => \dataQ_reg[2][23]\(16)
    );
\dataQ[2][17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8F8B800F0F0F0"
    )
        port map (
      I0 => \dataQ_reg[4][17]\,
      I1 => \dataQ_reg[2][0]\,
      I2 => dataQ(116),
      I3 => butterflyStart_reg_2,
      I4 => \^butterflystart_reg_1\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataQ[2][17]_i_3_n_0\
    );
\dataQ[2][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB8B0000"
    )
        port map (
      I0 => topI_out(14),
      I1 => \dataQ_reg[2][18]\,
      I2 => \^partialfftsizebit_reg[0]\,
      I3 => \but2Q_out[0]_4\(18),
      I4 => \dataQ_reg[2][18]_0\,
      I5 => \dataQ[2][18]_i_3_n_0\,
      O => \dataQ_reg[2][23]\(17)
    );
\dataQ[2][18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8F8B800F0F0F0"
    )
        port map (
      I0 => \dataQ_reg[4][18]\,
      I1 => \dataQ_reg[2][0]\,
      I2 => dataQ(117),
      I3 => butterflyStart_reg_2,
      I4 => \^butterflystart_reg_1\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataQ[2][18]_i_3_n_0\
    );
\dataQ[2][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB8B0000"
    )
        port map (
      I0 => topI_out(15),
      I1 => \dataQ_reg[2][18]\,
      I2 => \^partialfftsizebit_reg[0]\,
      I3 => \but2Q_out[0]_4\(19),
      I4 => \dataQ_reg[2][19]\,
      I5 => \dataQ[2][19]_i_3_n_0\,
      O => \dataQ_reg[2][23]\(18)
    );
\dataQ[2][19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8F8B800F0F0F0"
    )
        port map (
      I0 => \dataQ_reg[4][19]\,
      I1 => \dataQ_reg[2][0]\,
      I2 => dataQ(118),
      I3 => butterflyStart_reg_2,
      I4 => \^butterflystart_reg_1\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataQ[2][19]_i_3_n_0\
    );
\dataQ[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[2][1]\,
      I3 => dataQ(100),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataQ_reg[4][1]\,
      O => \dataQ_reg[2][23]\(1)
    );
\dataQ[2][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[2][20]\,
      I3 => dataQ(119),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataQ_reg[4][20]\,
      O => \dataQ_reg[2][23]\(19)
    );
\dataQ[2][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[2][21]\,
      I3 => dataQ(120),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataQ_reg[4][21]\,
      O => \dataQ_reg[2][23]\(20)
    );
\dataQ[2][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEEEAFAFAFEFA"
    )
        port map (
      I0 => \dataQ_reg[2][22]\,
      I1 => butterflyStart_reg_2,
      I2 => dataQ(121),
      I3 => \^butterflystart_reg_1\,
      I4 => \dataQ_reg[2][22]_0\,
      I5 => \dataI_reg[2][15]_1\,
      O => \dataQ_reg[2][23]\(21)
    );
\dataQ[2][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[2][23]_0\,
      I3 => dataQ(122),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataQ_reg[4][23]_1\,
      O => \dataQ_reg[2][23]\(22)
    );
\dataQ[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[2][2]\,
      I3 => dataQ(101),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataQ_reg[4][2]\,
      O => \dataQ_reg[2][23]\(2)
    );
\dataQ[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[2][3]\,
      I3 => dataQ(102),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataQ_reg[4][3]\,
      O => \dataQ_reg[2][23]\(3)
    );
\dataQ[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[2][4]\,
      I3 => dataQ(103),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataQ_reg[4][4]\,
      O => \dataQ_reg[2][23]\(4)
    );
\dataQ[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[2][5]\,
      I3 => dataQ(104),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataQ_reg[4][5]\,
      O => \dataQ_reg[2][23]\(5)
    );
\dataQ[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[2][6]\,
      I3 => dataQ(105),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataQ_reg[4][6]\,
      O => \dataQ_reg[2][23]\(6)
    );
\dataQ[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEEEAFAFAFEFA"
    )
        port map (
      I0 => \dataQ_reg[2][7]\,
      I1 => butterflyStart_reg_2,
      I2 => dataQ(106),
      I3 => \^butterflystart_reg_1\,
      I4 => \dataQ_reg[2][7]_0\,
      I5 => \dataI_reg[2][15]_1\,
      O => \dataQ_reg[2][23]\(7)
    );
\dataQ[2][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEEEAFAFAFEFA"
    )
        port map (
      I0 => \dataQ_reg[2][8]\,
      I1 => butterflyStart_reg_2,
      I2 => dataQ(107),
      I3 => \^butterflystart_reg_1\,
      I4 => \dataQ_reg[2][8]_0\,
      I5 => \dataI_reg[2][15]_1\,
      O => \dataQ_reg[2][23]\(8)
    );
\dataQ[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[2][9]\,
      I3 => dataQ(108),
      I4 => \dataQ_reg[2][0]\,
      I5 => \dataQ_reg[4][9]\,
      O => \dataQ_reg[2][23]\(9)
    );
\dataQ[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][0]\,
      I3 => dataQ(77),
      I4 => \dataQ_reg[4][0]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(0)
    );
\dataQ[3][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][10]\,
      I3 => dataQ(86),
      I4 => \dataQ_reg[4][10]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(9)
    );
\dataQ[3][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][11]\,
      I3 => dataQ(87),
      I4 => \dataQ_reg[4][11]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(10)
    );
\dataQ[3][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][13]\,
      I3 => dataQ(88),
      I4 => \dataQ_reg[4][13]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(11)
    );
\dataQ[3][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][14]\,
      I3 => dataQ(89),
      I4 => \dataQ_reg[4][14]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(12)
    );
\dataQ[3][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][15]\,
      I3 => dataQ(90),
      I4 => \dataQ_reg[4][15]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(13)
    );
\dataQ[3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][16]\,
      I3 => dataQ(91),
      I4 => \dataQ_reg[4][16]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(14)
    );
\dataQ[3][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][17]\,
      I3 => dataQ(92),
      I4 => \dataQ_reg[4][17]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(15)
    );
\dataQ[3][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][18]\,
      I3 => dataQ(93),
      I4 => \dataQ_reg[4][18]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(16)
    );
\dataQ[3][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][19]\,
      I3 => dataQ(94),
      I4 => \dataQ_reg[4][19]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(17)
    );
\dataQ[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][1]\,
      I3 => dataQ(78),
      I4 => \dataQ_reg[4][1]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(1)
    );
\dataQ[3][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][20]\,
      I3 => dataQ(95),
      I4 => \dataQ_reg[4][20]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(18)
    );
\dataQ[3][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][21]\,
      I3 => dataQ(96),
      I4 => \dataQ_reg[4][21]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(19)
    );
\dataQ[3][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][22]\,
      I3 => dataQ(97),
      I4 => \dataQ_reg[4][22]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(20)
    );
\dataQ[3][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][23]_0\,
      I3 => dataQ(98),
      I4 => \dataQ_reg[4][23]_1\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(21)
    );
\dataQ[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][2]\,
      I3 => dataQ(79),
      I4 => \dataQ_reg[4][2]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(2)
    );
\dataQ[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][4]\,
      I3 => dataQ(80),
      I4 => \dataQ_reg[4][4]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(3)
    );
\dataQ[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][5]\,
      I3 => dataQ(81),
      I4 => \dataQ_reg[4][5]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(4)
    );
\dataQ[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][6]\,
      I3 => dataQ(82),
      I4 => \dataQ_reg[4][6]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(5)
    );
\dataQ[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][7]\,
      I3 => dataQ(83),
      I4 => \dataQ_reg[4][7]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(6)
    );
\dataQ[3][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][8]\,
      I3 => dataQ(84),
      I4 => \dataQ_reg[4][8]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(7)
    );
\dataQ[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[3][9]\,
      I3 => dataQ(85),
      I4 => \dataQ_reg[4][9]\,
      I5 => \dataQ_reg[3][0]_0\,
      O => \dataQ_reg[3][23]\(8)
    );
\dataQ[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][0]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(53),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][0]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(0)
    );
\dataQ[4][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(0),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][0]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(0),
      O => \dataQ[4][0]_i_2_n_0\
    );
\dataQ[4][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][10]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(63),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][10]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(10)
    );
\dataQ[4][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \but2Q_out[0]_4\(10),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][10]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(10),
      O => \dataQ[4][10]_i_2_n_0\
    );
\dataQ[4][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][11]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(64),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][11]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(11)
    );
\dataQ[4][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(10),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][11]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(11),
      O => \dataQ[4][11]_i_2_n_0\
    );
\dataQ[4][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][12]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(65),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][12]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(12)
    );
\dataQ[4][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \but2Q_out[0]_4\(12),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][12]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(12),
      O => \dataQ[4][12]_i_2_n_0\
    );
\dataQ[4][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][13]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(66),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][13]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(13)
    );
\dataQ[4][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(11),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][13]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(13),
      O => \dataQ[4][13]_i_2_n_0\
    );
\dataQ[4][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][14]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(67),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][14]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(14)
    );
\dataQ[4][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \but2Q_out[0]_4\(14),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][14]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(14),
      O => \dataQ[4][14]_i_2_n_0\
    );
\dataQ[4][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][15]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(68),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(15)
    );
\dataQ[4][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(12),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][15]_1\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(15),
      O => \dataQ[4][15]_i_2_n_0\
    );
\dataQ[4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][16]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(69),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][16]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(16)
    );
\dataQ[4][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(13),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][16]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(16),
      O => \dataQ[4][16]_i_2_n_0\
    );
\dataQ[4][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][17]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(70),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][17]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(17)
    );
\dataQ[4][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \but2Q_out[0]_4\(17),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][17]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(17),
      O => \dataQ[4][17]_i_2_n_0\
    );
\dataQ[4][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][18]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(71),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][18]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(18)
    );
\dataQ[4][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \but2Q_out[0]_4\(18),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][18]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(18),
      O => \dataQ[4][18]_i_2_n_0\
    );
\dataQ[4][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][19]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(72),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][19]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(19)
    );
\dataQ[4][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \but2Q_out[0]_4\(19),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][19]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(19),
      O => \dataQ[4][19]_i_2_n_0\
    );
\dataQ[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][1]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(54),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][1]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(1)
    );
\dataQ[4][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(1),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][1]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(1),
      O => \dataQ[4][1]_i_2_n_0\
    );
\dataQ[4][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][20]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(73),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][20]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(20)
    );
\dataQ[4][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(14),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][20]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(20),
      O => \dataQ[4][20]_i_2_n_0\
    );
\dataQ[4][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][21]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(74),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][21]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(21)
    );
\dataQ[4][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(15),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][21]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(21),
      O => \dataQ[4][21]_i_2_n_0\
    );
\dataQ[4][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][22]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(75),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][22]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(22)
    );
\dataQ[4][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(16),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][22]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(22),
      O => \dataQ[4][22]_i_2_n_0\
    );
\dataQ[4][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][23]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(76),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][23]_1\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(23)
    );
\dataQ[4][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(17),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][23]_2\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(23),
      O => \dataQ[4][23]_i_2_n_0\
    );
\dataQ[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][2]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(55),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][2]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(2)
    );
\dataQ[4][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(2),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][2]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(2),
      O => \dataQ[4][2]_i_2_n_0\
    );
\dataQ[4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][3]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(56),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][3]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(3)
    );
\dataQ[4][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(3),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][3]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(3),
      O => \dataQ[4][3]_i_2_n_0\
    );
\dataQ[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][4]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(57),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][4]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(4)
    );
\dataQ[4][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(4),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][4]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(4),
      O => \dataQ[4][4]_i_2_n_0\
    );
\dataQ[4][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][5]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(58),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][5]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(5)
    );
\dataQ[4][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(5),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][5]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(5),
      O => \dataQ[4][5]_i_2_n_0\
    );
\dataQ[4][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][6]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(59),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][6]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(6)
    );
\dataQ[4][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(6),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][6]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(6),
      O => \dataQ[4][6]_i_2_n_0\
    );
\dataQ[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][7]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(60),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][7]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(7)
    );
\dataQ[4][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(7),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][7]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(7),
      O => \dataQ[4][7]_i_2_n_0\
    );
\dataQ[4][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][8]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(61),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][8]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(8)
    );
\dataQ[4][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(8),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][8]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(8),
      O => \dataQ[4][8]_i_2_n_0\
    );
\dataQ[4][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[4][9]_i_2_n_0\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => dataQ(62),
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][9]\,
      I5 => \dataI_reg[4][23]_1\,
      O => \dataQ_reg[4][23]\(9)
    );
\dataQ[4][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(9),
      I1 => \but2I_reg[0][23]\,
      I2 => \dataQ_reg[4][9]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ_reg[4][15]_0\,
      I5 => \dataQ_reg[4][23]_3\(9),
      O => \dataQ[4][9]_i_2_n_0\
    );
\dataQ[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0CCC0FFFF"
    )
        port map (
      I0 => dataQ(33),
      I1 => \^butterflystart_reg\,
      I2 => \dataQ_reg[5][0]\,
      I3 => \dataQ_reg[5][0]_0\,
      I4 => \dataQ_reg[5][0]_1\,
      I5 => butterflyStart_reg_2,
      O => \dataQ_reg[5][23]\(0)
    );
\dataQ[5][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF8A8A80808080"
    )
        port map (
      I0 => \partialFftSizeBit_reg[0]_2\,
      I1 => \dataQ_reg[4][10]\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \^butterflystart_reg_1\,
      I4 => butterflyStart_reg_2,
      I5 => dataQ(42),
      O => \dataQ_reg[5][10]\
    );
\dataQ[5][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F04CFC4CFC"
    )
        port map (
      I0 => \dataQ_reg[7][20]\,
      I1 => dataQ(43),
      I2 => \^butterflystart_reg\,
      I3 => \dataQ_reg[5][11]\,
      I4 => \dataQ_reg[5][11]_0\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataQ_reg[5][23]\(8)
    );
\dataQ[5][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0CCC0FFFF"
    )
        port map (
      I0 => dataQ(44),
      I1 => \^butterflystart_reg\,
      I2 => \dataQ_reg[5][12]\,
      I3 => \dataQ_reg[5][12]_0\,
      I4 => \dataQ_reg[5][12]_1\,
      I5 => butterflyStart_reg_2,
      O => \dataQ_reg[5][23]\(9)
    );
\dataQ[5][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF8A8A80808080"
    )
        port map (
      I0 => \partialFftSizeBit_reg[0]_2\,
      I1 => \dataQ_reg[4][14]\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \^butterflystart_reg_1\,
      I4 => butterflyStart_reg_2,
      I5 => dataQ(45),
      O => \dataQ_reg[5][14]\
    );
\dataQ[5][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F04CFC4CFC"
    )
        port map (
      I0 => \dataQ_reg[7][20]\,
      I1 => dataQ(46),
      I2 => \^butterflystart_reg\,
      I3 => \dataQ_reg[5][15]\,
      I4 => \dataQ_reg[5][15]_0\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataQ_reg[5][23]\(10)
    );
\dataQ[5][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF8A8A80808080"
    )
        port map (
      I0 => \partialFftSizeBit_reg[0]_2\,
      I1 => \dataQ_reg[4][16]\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \^butterflystart_reg_1\,
      I4 => butterflyStart_reg_2,
      I5 => dataQ(47),
      O => \dataQ_reg[5][16]\
    );
\dataQ[5][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \^partialfftsizebit_reg[0]\,
      I1 => \dataQ_reg[5][20]\(3),
      I2 => \dataQ_reg[5][17]\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ[5][17]_i_3_n_0\,
      O => \dataQ_reg[5][23]\(11)
    );
\dataQ[5][17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD1DC000"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \dataQ_reg[4][17]\,
      I4 => dataQ(48),
      O => \dataQ[5][17]_i_3_n_0\
    );
\dataQ[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \^partialfftsizebit_reg[0]\,
      I1 => \dataQ_reg[5][20]\(0),
      I2 => \dataQ_reg[5][1]\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ[5][1]_i_3_n_0\,
      O => \dataQ_reg[5][23]\(1)
    );
\dataQ[5][1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD1DC000"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \dataQ_reg[4][1]\,
      I4 => dataQ(34),
      O => \dataQ[5][1]_i_3_n_0\
    );
\dataQ[5][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \^partialfftsizebit_reg[0]\,
      I1 => \dataQ_reg[5][20]\(4),
      I2 => \dataQ_reg[5][20]_0\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ[5][20]_i_3_n_0\,
      O => \dataQ_reg[5][23]\(12)
    );
\dataQ[5][20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD1DC000"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \dataQ_reg[4][20]\,
      I4 => dataQ(49),
      O => \dataQ[5][20]_i_3_n_0\
    );
\dataQ[5][21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF8A8A80808080"
    )
        port map (
      I0 => \partialFftSizeBit_reg[0]_2\,
      I1 => \dataQ_reg[4][21]\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \^butterflystart_reg_1\,
      I4 => butterflyStart_reg_2,
      I5 => dataQ(50),
      O => \dataQ_reg[5][21]\
    );
\dataQ[5][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F04CFC4CFC"
    )
        port map (
      I0 => \dataQ_reg[7][20]\,
      I1 => dataQ(51),
      I2 => \^butterflystart_reg\,
      I3 => \dataQ_reg[5][22]\,
      I4 => \dataQ_reg[5][22]_0\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataQ_reg[5][23]\(13)
    );
\dataQ[5][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0CCC0FFFF"
    )
        port map (
      I0 => dataQ(52),
      I1 => \^butterflystart_reg\,
      I2 => \dataQ_reg[5][23]_0\,
      I3 => \dataQ_reg[5][23]_1\,
      I4 => \dataQ_reg[5][23]_2\,
      I5 => butterflyStart_reg_2,
      O => \dataQ_reg[5][23]\(14)
    );
\dataQ[5][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF8A8A80808080"
    )
        port map (
      I0 => \partialFftSizeBit_reg[0]_2\,
      I1 => \dataQ_reg[4][3]\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \^butterflystart_reg_1\,
      I4 => butterflyStart_reg_2,
      I5 => dataQ(35),
      O => \dataQ_reg[5][3]\
    );
\dataQ[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \^partialfftsizebit_reg[0]\,
      I1 => \dataQ_reg[5][20]\(1),
      I2 => \dataQ_reg[5][4]\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ[5][4]_i_3_n_0\,
      O => \dataQ_reg[5][23]\(2)
    );
\dataQ[5][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD1DC000"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \dataQ_reg[4][4]\,
      I4 => dataQ(36),
      O => \dataQ[5][4]_i_3_n_0\
    );
\dataQ[5][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \^partialfftsizebit_reg[0]\,
      I1 => \dataQ_reg[5][20]\(2),
      I2 => \dataQ_reg[5][5]\,
      I3 => \^butterflystart_reg\,
      I4 => \dataQ[5][5]_i_3_n_0\,
      O => \dataQ_reg[5][23]\(3)
    );
\dataQ[5][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD1DC000"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataI_reg[5][20]_0\,
      I3 => \dataQ_reg[4][5]\,
      I4 => dataQ(37),
      O => \dataQ[5][5]_i_3_n_0\
    );
\dataQ[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F04CFC4CFC"
    )
        port map (
      I0 => \dataQ_reg[7][20]\,
      I1 => dataQ(38),
      I2 => \^butterflystart_reg\,
      I3 => \dataQ_reg[5][6]\,
      I4 => \dataQ_reg[5][6]_0\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataQ_reg[5][23]\(4)
    );
\dataQ[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F04CFC4CFC"
    )
        port map (
      I0 => \dataQ_reg[7][20]\,
      I1 => dataQ(39),
      I2 => \^butterflystart_reg\,
      I3 => \dataQ_reg[5][7]\,
      I4 => \dataQ_reg[5][7]_0\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataQ_reg[5][23]\(5)
    );
\dataQ[5][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F04CFC4CFC"
    )
        port map (
      I0 => \dataQ_reg[7][20]\,
      I1 => dataQ(40),
      I2 => \^butterflystart_reg\,
      I3 => \dataQ_reg[5][8]\,
      I4 => \dataQ_reg[5][8]_0\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataQ_reg[5][23]\(6)
    );
\dataQ[5][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F04CFC4CFC"
    )
        port map (
      I0 => \dataQ_reg[7][20]\,
      I1 => dataQ(41),
      I2 => \^butterflystart_reg\,
      I3 => \dataQ_reg[5][9]\,
      I4 => \dataQ_reg[5][9]_0\,
      I5 => \partialFftSizeBit_reg[0]_2\,
      O => \dataQ_reg[5][23]\(7)
    );
\dataQ[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[6][0]\,
      I3 => dataQ(24),
      I4 => \dataQ_reg[4][0]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataQ_reg[6][20]\(0)
    );
\dataQ[6][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[6][10]\,
      I3 => dataQ(26),
      I4 => \dataQ_reg[4][10]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataQ_reg[6][20]\(2)
    );
\dataQ[6][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[6][11]\,
      I3 => dataQ(27),
      I4 => \dataQ_reg[4][11]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataQ_reg[6][20]\(3)
    );
\dataQ[6][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[6][14]\,
      I3 => dataQ(28),
      I4 => \dataQ_reg[4][14]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataQ_reg[6][20]\(4)
    );
\dataQ[6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[6][16]\,
      I3 => dataQ(29),
      I4 => \dataQ_reg[4][16]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataQ_reg[6][20]\(5)
    );
\dataQ[6][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[6][17]\,
      I3 => dataQ(30),
      I4 => \dataQ_reg[4][17]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataQ_reg[6][20]\(6)
    );
\dataQ[6][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[6][19]\,
      I3 => dataQ(31),
      I4 => \dataQ_reg[4][19]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataQ_reg[6][20]\(7)
    );
\dataQ[6][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[6][20]_0\,
      I3 => dataQ(32),
      I4 => \dataQ_reg[4][20]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataQ_reg[6][20]\(8)
    );
\dataQ[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF0FDF0FDFCF1F0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ_reg[6][6]\,
      I3 => dataQ(25),
      I4 => \dataQ_reg[4][6]\,
      I5 => \dataQ_reg[6][0]_0\,
      O => \dataQ_reg[6][20]\(1)
    );
\dataQ[7][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(0),
      I2 => \dataQ_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(0),
      I5 => \dataQ_reg[7][0]\,
      O => \dataQ_reg[7][23]\(0)
    );
\dataQ[7][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF004C"
    )
        port map (
      I0 => butterflyStart_reg_2,
      I1 => dataQ(10),
      I2 => \dataQ_reg[7][20]\,
      I3 => \partialFftSizeBit_reg[0]_2\,
      I4 => \dataQ[7][10]_i_2_n_0\,
      O => \dataQ_reg[7][23]\(10)
    );
\dataQ[7][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBAAAAEAAAAAAA"
    )
        port map (
      I0 => \dataQ_reg[7][10]\,
      I1 => \^butterflystart_reg_1\,
      I2 => bottomI_out(10),
      I3 => \dataQ_reg[7][20]\,
      I4 => butterflyStart_reg_2,
      I5 => dataQ(10),
      O => \dataQ[7][10]_i_2_n_0\
    );
\dataQ[7][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(11),
      I2 => \dataQ_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(11),
      I5 => \dataQ_reg[7][11]\,
      O => \dataQ_reg[7][23]\(11)
    );
\dataQ[7][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(12),
      I2 => \dataQ_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(12),
      I5 => \dataQ_reg[7][12]\,
      O => \dataQ_reg[7][23]\(12)
    );
\dataQ[7][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(13),
      I2 => \dataQ_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(13),
      I5 => \dataQ_reg[7][13]\,
      O => \dataQ_reg[7][23]\(13)
    );
\dataQ[7][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(14),
      I2 => \dataQ_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(14),
      I5 => \dataQ_reg[7][14]\,
      O => \dataQ_reg[7][23]\(14)
    );
\dataQ[7][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(15),
      I2 => \dataQ_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(15),
      I5 => \dataQ_reg[7][15]\,
      O => \dataQ_reg[7][23]\(15)
    );
\dataQ[7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(16),
      I2 => \dataQ_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(16),
      I5 => \dataQ_reg[7][16]\,
      O => \dataQ_reg[7][23]\(16)
    );
\dataQ[7][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(17),
      I2 => \dataQ_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(17),
      I5 => \dataQ_reg[7][17]\,
      O => \dataQ_reg[7][23]\(17)
    );
\dataQ[7][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF004C"
    )
        port map (
      I0 => butterflyStart_reg_2,
      I1 => dataQ(18),
      I2 => \dataQ_reg[7][20]\,
      I3 => \partialFftSizeBit_reg[0]_2\,
      I4 => \dataQ[7][18]_i_2_n_0\,
      O => \dataQ_reg[7][23]\(18)
    );
\dataQ[7][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBAAAAEAAAAAAA"
    )
        port map (
      I0 => \dataQ_reg[7][18]\,
      I1 => \^butterflystart_reg_1\,
      I2 => bottomI_out(18),
      I3 => \dataQ_reg[7][20]\,
      I4 => butterflyStart_reg_2,
      I5 => dataQ(18),
      O => \dataQ[7][18]_i_2_n_0\
    );
\dataQ[7][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(19),
      I2 => \dataQ_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(19),
      I5 => \dataQ_reg[7][19]\,
      O => \dataQ_reg[7][23]\(19)
    );
\dataQ[7][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFCFDF0F1F0FDF0"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \dataQ[7][1]_i_2_n_0\,
      I3 => dataQ(1),
      I4 => \partialFftSizeBit_reg[0]_3\,
      I5 => \dataQ_reg[4][1]\,
      O => \dataQ_reg[7][23]\(1)
    );
\dataQ[7][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0200020"
    )
        port map (
      I0 => dataQ(1),
      I1 => \partialFftSizeBit_reg[0]_2\,
      I2 => \^butterflystart_reg\,
      I3 => \dataQ_reg[7][22]\,
      I4 => bottomI_out(1),
      O => \dataQ[7][1]_i_2_n_0\
    );
\dataQ[7][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(20),
      I2 => \dataQ_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(20),
      I5 => \dataQ_reg[7][20]_0\,
      O => \dataQ_reg[7][23]\(20)
    );
\dataQ[7][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(21),
      I2 => \dataQ_reg[7][22]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(21),
      I5 => \dataQ_reg[7][21]\,
      O => \dataQ_reg[7][23]\(21)
    );
\dataQ[7][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(22),
      I2 => \dataQ_reg[7][22]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(22),
      I5 => \dataQ_reg[7][22]_0\,
      O => \dataQ_reg[7][23]\(22)
    );
\dataQ[7][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF004C"
    )
        port map (
      I0 => butterflyStart_reg_2,
      I1 => dataQ(23),
      I2 => \dataQ_reg[7][20]\,
      I3 => \partialFftSizeBit_reg[0]_2\,
      I4 => \dataQ[7][23]_i_2_n_0\,
      O => \dataQ_reg[7][23]\(23)
    );
\dataQ[7][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBAAAAEAAAAAAA"
    )
        port map (
      I0 => \dataQ_reg[7][23]_0\,
      I1 => \^butterflystart_reg_1\,
      I2 => bottomI_out(23),
      I3 => \dataQ_reg[7][20]\,
      I4 => butterflyStart_reg_2,
      I5 => dataQ(23),
      O => \dataQ[7][23]_i_2_n_0\
    );
\dataQ[7][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF004C"
    )
        port map (
      I0 => butterflyStart_reg_2,
      I1 => dataQ(2),
      I2 => \dataQ_reg[7][20]\,
      I3 => \partialFftSizeBit_reg[0]_2\,
      I4 => \dataQ[7][2]_i_2_n_0\,
      O => \dataQ_reg[7][23]\(2)
    );
\dataQ[7][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBAAAAEAAAAAAA"
    )
        port map (
      I0 => \dataQ_reg[7][2]\,
      I1 => \^butterflystart_reg_1\,
      I2 => bottomI_out(2),
      I3 => \dataQ_reg[7][20]\,
      I4 => butterflyStart_reg_2,
      I5 => dataQ(2),
      O => \dataQ[7][2]_i_2_n_0\
    );
\dataQ[7][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(3),
      I2 => \dataQ_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(3),
      I5 => \dataQ_reg[7][3]\,
      O => \dataQ_reg[7][23]\(3)
    );
\dataQ[7][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(4),
      I2 => \dataQ_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(4),
      I5 => \dataQ_reg[7][4]\,
      O => \dataQ_reg[7][23]\(4)
    );
\dataQ[7][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(5),
      I2 => \dataQ_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(5),
      I5 => \dataQ_reg[7][5]\,
      O => \dataQ_reg[7][23]\(5)
    );
\dataQ[7][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(6),
      I2 => \dataQ_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(6),
      I5 => \dataQ_reg[7][6]\,
      O => \dataQ_reg[7][23]\(6)
    );
\dataQ[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(7),
      I2 => \dataQ_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(7),
      I5 => \dataQ_reg[7][7]\,
      O => \dataQ_reg[7][23]\(7)
    );
\dataQ[7][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(8),
      I2 => \dataQ_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(8),
      I5 => \dataQ_reg[7][8]\,
      O => \dataQ_reg[7][23]\(8)
    );
\dataQ[7][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5008000"
    )
        port map (
      I0 => \^butterflystart_reg_1\,
      I1 => bottomI_out(9),
      I2 => \dataQ_reg[7][20]\,
      I3 => butterflyStart_reg_2,
      I4 => dataQ(9),
      I5 => \dataQ_reg[7][9]\,
      O => \dataQ_reg[7][23]\(9)
    );
lastStartState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => lastStartState_reg_0,
      Q => lastStartState_0,
      R => '0'
    );
mul: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul_5
     port map (
      A(23 downto 0) => A(23 downto 0),
      CEA1 => CEA1,
      D(23) => mul_n_54,
      D(22) => mul_n_55,
      D(21) => mul_n_56,
      D(20) => mul_n_57,
      D(19) => mul_n_58,
      D(18) => mul_n_59,
      D(17) => mul_n_60,
      D(16) => mul_n_61,
      D(15) => mul_n_62,
      D(14) => mul_n_63,
      D(13) => mul_n_64,
      D(12) => mul_n_65,
      D(11) => mul_n_66,
      D(10) => mul_n_67,
      D(9) => mul_n_68,
      D(8) => mul_n_69,
      D(7) => mul_n_70,
      D(6) => mul_n_71,
      D(5) => mul_n_72,
      D(4) => mul_n_73,
      D(3) => mul_n_74,
      D(2) => mul_n_75,
      D(1) => mul_n_76,
      D(0) => mul_n_77,
      E(0) => mul_n_49,
      O98(23) => mul_n_78,
      O98(22) => mul_n_79,
      O98(21) => mul_n_80,
      O98(20) => mul_n_81,
      O98(19) => mul_n_82,
      O98(18) => mul_n_83,
      O98(17) => mul_n_84,
      O98(16) => mul_n_85,
      O98(15) => mul_n_86,
      O98(14) => mul_n_87,
      O98(13) => mul_n_88,
      O98(12) => mul_n_89,
      O98(11) => mul_n_90,
      O98(10) => mul_n_91,
      O98(9) => mul_n_92,
      O98(8) => mul_n_93,
      O98(7) => mul_n_94,
      O98(6) => mul_n_95,
      O98(5) => mul_n_96,
      O98(4) => mul_n_97,
      O98(3) => mul_n_98,
      O98(2) => mul_n_99,
      O98(1) => mul_n_100,
      O98(0) => mul_n_101,
      Q(23 downto 0) => tempR(23 downto 0),
      \aMinusB_carry__1_0\(23) => \mul1R_reg_n_0_[23]\,
      \aMinusB_carry__1_0\(22) => \mul1R_reg_n_0_[22]\,
      \aMinusB_carry__1_0\(21) => \mul1R_reg_n_0_[21]\,
      \aMinusB_carry__1_0\(20) => \mul1R_reg_n_0_[20]\,
      \aMinusB_carry__1_0\(19) => \mul1R_reg_n_0_[19]\,
      \aMinusB_carry__1_0\(18) => \mul1R_reg_n_0_[18]\,
      \aMinusB_carry__1_0\(17) => \mul1R_reg_n_0_[17]\,
      \aMinusB_carry__1_0\(16) => \mul1R_reg_n_0_[16]\,
      \aMinusB_carry__1_0\(15) => \mul1R_reg_n_0_[15]\,
      \aMinusB_carry__1_0\(14) => \mul1R_reg_n_0_[14]\,
      \aMinusB_carry__1_0\(13) => \mul1R_reg_n_0_[13]\,
      \aMinusB_carry__1_0\(12) => \mul1R_reg_n_0_[12]\,
      \aMinusB_carry__1_0\(11) => \mul1R_reg_n_0_[11]\,
      \aMinusB_carry__1_0\(10) => \mul1R_reg_n_0_[10]\,
      \aMinusB_carry__1_0\(9) => \mul1R_reg_n_0_[9]\,
      \aMinusB_carry__1_0\(8) => \mul1R_reg_n_0_[8]\,
      \aMinusB_carry__1_0\(7) => \mul1R_reg_n_0_[7]\,
      \aMinusB_carry__1_0\(6) => \mul1R_reg_n_0_[6]\,
      \aMinusB_carry__1_0\(5) => \mul1R_reg_n_0_[5]\,
      \aMinusB_carry__1_0\(4) => \mul1R_reg_n_0_[4]\,
      \aMinusB_carry__1_0\(3) => \mul1R_reg_n_0_[3]\,
      \aMinusB_carry__1_0\(2) => \mul1R_reg_n_0_[2]\,
      \aMinusB_carry__1_0\(1) => \mul1R_reg_n_0_[1]\,
      \aMinusB_carry__1_0\(0) => \mul1R_reg_n_0_[0]\,
      \aMinusB_carry__1_1\(23) => \mul1I_reg_n_0_[23]\,
      \aMinusB_carry__1_1\(22) => \mul1I_reg_n_0_[22]\,
      \aMinusB_carry__1_1\(21) => \mul1I_reg_n_0_[21]\,
      \aMinusB_carry__1_1\(20) => \mul1I_reg_n_0_[20]\,
      \aMinusB_carry__1_1\(19) => \mul1I_reg_n_0_[19]\,
      \aMinusB_carry__1_1\(18) => \mul1I_reg_n_0_[18]\,
      \aMinusB_carry__1_1\(17) => \mul1I_reg_n_0_[17]\,
      \aMinusB_carry__1_1\(16) => \mul1I_reg_n_0_[16]\,
      \aMinusB_carry__1_1\(15) => \mul1I_reg_n_0_[15]\,
      \aMinusB_carry__1_1\(14) => \mul1I_reg_n_0_[14]\,
      \aMinusB_carry__1_1\(13) => \mul1I_reg_n_0_[13]\,
      \aMinusB_carry__1_1\(12) => \mul1I_reg_n_0_[12]\,
      \aMinusB_carry__1_1\(11) => \mul1I_reg_n_0_[11]\,
      \aMinusB_carry__1_1\(10) => \mul1I_reg_n_0_[10]\,
      \aMinusB_carry__1_1\(9) => \mul1I_reg_n_0_[9]\,
      \aMinusB_carry__1_1\(8) => \mul1I_reg_n_0_[8]\,
      \aMinusB_carry__1_1\(7) => \mul1I_reg_n_0_[7]\,
      \aMinusB_carry__1_1\(6) => \mul1I_reg_n_0_[6]\,
      \aMinusB_carry__1_1\(5) => \mul1I_reg_n_0_[5]\,
      \aMinusB_carry__1_1\(4) => \mul1I_reg_n_0_[4]\,
      \aMinusB_carry__1_1\(3) => \mul1I_reg_n_0_[3]\,
      \aMinusB_carry__1_1\(2) => \mul1I_reg_n_0_[2]\,
      \aMinusB_carry__1_1\(1) => \mul1I_reg_n_0_[1]\,
      \aMinusB_carry__1_1\(0) => \mul1I_reg_n_0_[0]\,
      \bottomI_out[23]_i_9_0\(23) => mul_n_127,
      \bottomI_out[23]_i_9_0\(22) => mul_n_128,
      \bottomI_out[23]_i_9_0\(21) => mul_n_129,
      \bottomI_out[23]_i_9_0\(20) => mul_n_130,
      \bottomI_out[23]_i_9_0\(19) => mul_n_131,
      \bottomI_out[23]_i_9_0\(18) => mul_n_132,
      \bottomI_out[23]_i_9_0\(17) => mul_n_133,
      \bottomI_out[23]_i_9_0\(16) => mul_n_134,
      \bottomI_out[23]_i_9_0\(15) => mul_n_135,
      \bottomI_out[23]_i_9_0\(14) => mul_n_136,
      \bottomI_out[23]_i_9_0\(13) => mul_n_137,
      \bottomI_out[23]_i_9_0\(12) => mul_n_138,
      \bottomI_out[23]_i_9_0\(11) => mul_n_139,
      \bottomI_out[23]_i_9_0\(10) => mul_n_140,
      \bottomI_out[23]_i_9_0\(9) => mul_n_141,
      \bottomI_out[23]_i_9_0\(8) => mul_n_142,
      \bottomI_out[23]_i_9_0\(7) => mul_n_143,
      \bottomI_out[23]_i_9_0\(6) => mul_n_144,
      \bottomI_out[23]_i_9_0\(5) => mul_n_145,
      \bottomI_out[23]_i_9_0\(4) => mul_n_146,
      \bottomI_out[23]_i_9_0\(3) => mul_n_147,
      \bottomI_out[23]_i_9_0\(2) => mul_n_148,
      \bottomI_out[23]_i_9_0\(1) => mul_n_149,
      \bottomI_out[23]_i_9_0\(0) => mul_n_150,
      \bottomI_out_reg[23]_i_10_0\(23 downto 0) => tempI(23 downto 0),
      \but2I_reg[0][23]\ => \but2I_reg[0][23]\,
      \but2I_reg[0][23]_0\(23 downto 0) => \dataI_reg[0][23]\(23 downto 0),
      \but2Q_reg[0][23]\(23 downto 0) => \dataQ_reg[0][23]_0\(23 downto 0),
      dataI(72 downto 25) => dataI(147 downto 100),
      dataI(24 downto 0) => dataI(77 downto 53),
      dataQ(71 downto 24) => dataQ(146 downto 99),
      dataQ(23 downto 0) => dataQ(76 downto 53),
      \dataQ_reg[4][23]\(23 downto 0) => \dataQ_reg[4][23]_0\(23 downto 0),
      mul2I(0) => mul2I(22),
      mul2R(3) => mul2R(22),
      mul2R(2 downto 1) => mul2R(10 downto 9),
      mul2R(0) => mul2R(2),
      mulPreviousReady => mulPreviousReady,
      mulReady => mulReady,
      mulStart => mulStart,
      \out\(23) => mul_n_103,
      \out\(22) => mul_n_104,
      \out\(21) => mul_n_105,
      \out\(20) => mul_n_106,
      \out\(19) => mul_n_107,
      \out\(18) => mul_n_108,
      \out\(17) => mul_n_109,
      \out\(16) => mul_n_110,
      \out\(15) => mul_n_111,
      \out\(14) => mul_n_112,
      \out\(13) => mul_n_113,
      \out\(12) => mul_n_114,
      \out\(11) => mul_n_115,
      \out\(10) => mul_n_116,
      \out\(9) => mul_n_117,
      \out\(8) => mul_n_118,
      \out\(7) => mul_n_119,
      \out\(6) => mul_n_120,
      \out\(5) => mul_n_121,
      \out\(4) => mul_n_122,
      \out\(3) => mul_n_123,
      \out\(2) => mul_n_124,
      \out\(1) => mul_n_125,
      \out\(0) => mul_n_126,
      \partialFftSizeBit__0\(7 downto 0) => \partialFftSizeBit__0\(7 downto 0),
      \partialFftSizeBit_reg[0]\ => \^partialfftsizebit_reg[0]\,
      \partialFftSizeBit_reg[0]_0\ => \partialFftSizeBit_reg[0]_0\,
      \partialFftSizeBit_reg[0]_1\ => \partialFftSizeBit_reg[0]_1\,
      \partialFftSizeBit_reg[3]\ => \partialFftSizeBit_reg[3]\,
      ready0 => ready0,
      ready01_out => ready01_out,
      s00_axi_aclk => s00_axi_aclk,
      \topI_out_reg[23]\(23 downto 0) => \tempI_reg[23]_0\(23 downto 0),
      \topR_out_reg[23]\(23 downto 0) => \tempR_reg[23]_0\(23 downto 0),
      twiddleI(1 downto 0) => twiddleI(1 downto 0)
    );
\mul1I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(0),
      Q => \mul1I_reg_n_0_[0]\,
      R => '0'
    );
\mul1I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(10),
      Q => \mul1I_reg_n_0_[10]\,
      R => '0'
    );
\mul1I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(11),
      Q => \mul1I_reg_n_0_[11]\,
      R => '0'
    );
\mul1I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(12),
      Q => \mul1I_reg_n_0_[12]\,
      R => '0'
    );
\mul1I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(13),
      Q => \mul1I_reg_n_0_[13]\,
      R => '0'
    );
\mul1I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(14),
      Q => \mul1I_reg_n_0_[14]\,
      R => '0'
    );
\mul1I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(15),
      Q => \mul1I_reg_n_0_[15]\,
      R => '0'
    );
\mul1I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(16),
      Q => \mul1I_reg_n_0_[16]\,
      R => '0'
    );
\mul1I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(17),
      Q => \mul1I_reg_n_0_[17]\,
      R => '0'
    );
\mul1I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(18),
      Q => \mul1I_reg_n_0_[18]\,
      R => '0'
    );
\mul1I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(19),
      Q => \mul1I_reg_n_0_[19]\,
      R => '0'
    );
\mul1I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(1),
      Q => \mul1I_reg_n_0_[1]\,
      R => '0'
    );
\mul1I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(20),
      Q => \mul1I_reg_n_0_[20]\,
      R => '0'
    );
\mul1I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(21),
      Q => \mul1I_reg_n_0_[21]\,
      R => '0'
    );
\mul1I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(22),
      Q => \mul1I_reg_n_0_[22]\,
      R => '0'
    );
\mul1I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(23),
      Q => \mul1I_reg_n_0_[23]\,
      R => '0'
    );
\mul1I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(2),
      Q => \mul1I_reg_n_0_[2]\,
      R => '0'
    );
\mul1I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(3),
      Q => \mul1I_reg_n_0_[3]\,
      R => '0'
    );
\mul1I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(4),
      Q => \mul1I_reg_n_0_[4]\,
      R => '0'
    );
\mul1I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(5),
      Q => \mul1I_reg_n_0_[5]\,
      R => '0'
    );
\mul1I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(6),
      Q => \mul1I_reg_n_0_[6]\,
      R => '0'
    );
\mul1I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(7),
      Q => \mul1I_reg_n_0_[7]\,
      R => '0'
    );
\mul1I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(8),
      Q => \mul1I_reg_n_0_[8]\,
      R => '0'
    );
\mul1I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(9),
      Q => \mul1I_reg_n_0_[9]\,
      R => '0'
    );
\mul1R_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(0),
      Q => \mul1R_reg_n_0_[0]\,
      R => '0'
    );
\mul1R_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(10),
      Q => \mul1R_reg_n_0_[10]\,
      R => '0'
    );
\mul1R_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(11),
      Q => \mul1R_reg_n_0_[11]\,
      R => '0'
    );
\mul1R_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(12),
      Q => \mul1R_reg_n_0_[12]\,
      R => '0'
    );
\mul1R_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(13),
      Q => \mul1R_reg_n_0_[13]\,
      R => '0'
    );
\mul1R_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(14),
      Q => \mul1R_reg_n_0_[14]\,
      R => '0'
    );
\mul1R_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(15),
      Q => \mul1R_reg_n_0_[15]\,
      R => '0'
    );
\mul1R_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(16),
      Q => \mul1R_reg_n_0_[16]\,
      R => '0'
    );
\mul1R_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(17),
      Q => \mul1R_reg_n_0_[17]\,
      R => '0'
    );
\mul1R_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(18),
      Q => \mul1R_reg_n_0_[18]\,
      R => '0'
    );
\mul1R_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(19),
      Q => \mul1R_reg_n_0_[19]\,
      R => '0'
    );
\mul1R_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(1),
      Q => \mul1R_reg_n_0_[1]\,
      R => '0'
    );
\mul1R_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(20),
      Q => \mul1R_reg_n_0_[20]\,
      R => '0'
    );
\mul1R_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(21),
      Q => \mul1R_reg_n_0_[21]\,
      R => '0'
    );
\mul1R_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(22),
      Q => \mul1R_reg_n_0_[22]\,
      R => '0'
    );
\mul1R_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(23),
      Q => \mul1R_reg_n_0_[23]\,
      R => '0'
    );
\mul1R_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(2),
      Q => \mul1R_reg_n_0_[2]\,
      R => '0'
    );
\mul1R_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(3),
      Q => \mul1R_reg_n_0_[3]\,
      R => '0'
    );
\mul1R_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(4),
      Q => \mul1R_reg_n_0_[4]\,
      R => '0'
    );
\mul1R_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(5),
      Q => \mul1R_reg_n_0_[5]\,
      R => '0'
    );
\mul1R_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(6),
      Q => \mul1R_reg_n_0_[6]\,
      R => '0'
    );
\mul1R_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(7),
      Q => \mul1R_reg_n_0_[7]\,
      R => '0'
    );
\mul1R_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(8),
      Q => \mul1R_reg_n_0_[8]\,
      R => '0'
    );
\mul1R_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(9),
      Q => \mul1R_reg_n_0_[9]\,
      R => '0'
    );
\mul2I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => twiddleI(1),
      Q => mul2I(22),
      R => '0'
    );
\mul2R_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul2R_reg[22]_0\(1),
      Q => mul2R(10),
      R => '0'
    );
\mul2R_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul2R_reg[22]_0\(2),
      Q => mul2R(22),
      R => '0'
    );
\mul2R_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => twiddleI(0),
      Q => mul2R(2),
      R => '0'
    );
\mul2R_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul2R_reg[22]_0\(0),
      Q => mul2R(9),
      R => '0'
    );
mulPreviousReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mulReady,
      Q => mulPreviousReady,
      R => '0'
    );
mulStart_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ready0,
      D => '0',
      Q => mulStart,
      S => ready01_out
    );
\outIdx[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FE0000"
    )
        port map (
      I0 => \outIdx_reg[3]\,
      I1 => \partialFftSizeBit__0\(6),
      I2 => \outIdx_reg[3]_0\,
      I3 => \partialFftSizeBit__0\(7),
      I4 => \^butterflystart_reg\,
      O => \^partialfftsizebit_reg[6]\
    );
\outIdx[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => lastStartState_reg_0,
      I1 => butterflyStart_reg_2,
      I2 => butterflyStart_reg_3,
      I3 => \^ready\,
      O => \^butterflystart_reg\
    );
\partialFftSizeBit[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75555555BAAAAAAA"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[1]\,
      I2 => \partialFftSizeBit_reg[1]_0\(0),
      I3 => \partialFftSizeBit_reg[0]_2\,
      I4 => \partialFftSizeBit_reg[0]_3\,
      I5 => \partialFftSizeBit__0\(0),
      O => last_data_en_state_reg
    );
\partialFftSizeBit[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \^butterflystart_reg\,
      I1 => \partialFftSizeBit_reg[1]\,
      I2 => \partialFftSizeBit_reg[1]_0\(0),
      I3 => \partialFftSizeBit_reg[0]_2\,
      I4 => \partialFftSizeBit_reg[0]_3\,
      O => last_data_en_state_reg_1
    );
ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ready0,
      D => '1',
      Q => \^ready\,
      R => ready01_out
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \^partialfftsizebit_reg[6]\,
      I1 => lastStartState,
      I2 => \state_reg[0]\(0),
      I3 => Q(1),
      I4 => Q(0),
      O => last_data_en_state_reg_0(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \state[1]_i_3_n_0\,
      I1 => \state_reg[0]_0\,
      I2 => \state_reg[0]_1\(0),
      I3 => \partialFftSizeBit_reg[0]_3\,
      I4 => \partialFftSizeBit_reg[0]_2\,
      I5 => \state_reg[0]_2\,
      O => E(0)
    );
\state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \^partialfftsizebit_reg[6]\,
      I1 => \partialFftSizeBit_reg[1]\,
      I2 => \partialFftSizeBit_reg[1]_0\(0),
      I3 => \partialFftSizeBit_reg[0]_2\,
      I4 => \partialFftSizeBit_reg[0]_3\,
      O => last_data_en_state_reg_0(1)
    );
\state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0010FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \state_reg[0]\(0),
      I3 => lastStartState,
      I4 => \^partialfftsizebit_reg[6]\,
      I5 => s00_axi_aresetn,
      O => \state[1]_i_3_n_0\
    );
\tempI_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(0),
      Q => tempI(0),
      R => '0'
    );
\tempI_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(10),
      Q => tempI(10),
      R => '0'
    );
\tempI_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(11),
      Q => tempI(11),
      R => '0'
    );
\tempI_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(12),
      Q => tempI(12),
      R => '0'
    );
\tempI_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(13),
      Q => tempI(13),
      R => '0'
    );
\tempI_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(14),
      Q => tempI(14),
      R => '0'
    );
\tempI_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(15),
      Q => tempI(15),
      R => '0'
    );
\tempI_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(16),
      Q => tempI(16),
      R => '0'
    );
\tempI_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(17),
      Q => tempI(17),
      R => '0'
    );
\tempI_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(18),
      Q => tempI(18),
      R => '0'
    );
\tempI_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(19),
      Q => tempI(19),
      R => '0'
    );
\tempI_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(1),
      Q => tempI(1),
      R => '0'
    );
\tempI_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(20),
      Q => tempI(20),
      R => '0'
    );
\tempI_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(21),
      Q => tempI(21),
      R => '0'
    );
\tempI_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(22),
      Q => tempI(22),
      R => '0'
    );
\tempI_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(23),
      Q => tempI(23),
      R => '0'
    );
\tempI_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(2),
      Q => tempI(2),
      R => '0'
    );
\tempI_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(3),
      Q => tempI(3),
      R => '0'
    );
\tempI_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(4),
      Q => tempI(4),
      R => '0'
    );
\tempI_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(5),
      Q => tempI(5),
      R => '0'
    );
\tempI_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(6),
      Q => tempI(6),
      R => '0'
    );
\tempI_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(7),
      Q => tempI(7),
      R => '0'
    );
\tempI_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(8),
      Q => tempI(8),
      R => '0'
    );
\tempI_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(9),
      Q => tempI(9),
      R => '0'
    );
\tempR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(0),
      Q => tempR(0),
      R => '0'
    );
\tempR_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(10),
      Q => tempR(10),
      R => '0'
    );
\tempR_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(11),
      Q => tempR(11),
      R => '0'
    );
\tempR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(12),
      Q => tempR(12),
      R => '0'
    );
\tempR_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(13),
      Q => tempR(13),
      R => '0'
    );
\tempR_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(14),
      Q => tempR(14),
      R => '0'
    );
\tempR_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(15),
      Q => tempR(15),
      R => '0'
    );
\tempR_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(16),
      Q => tempR(16),
      R => '0'
    );
\tempR_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(17),
      Q => tempR(17),
      R => '0'
    );
\tempR_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(18),
      Q => tempR(18),
      R => '0'
    );
\tempR_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(19),
      Q => tempR(19),
      R => '0'
    );
\tempR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(1),
      Q => tempR(1),
      R => '0'
    );
\tempR_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(20),
      Q => tempR(20),
      R => '0'
    );
\tempR_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(21),
      Q => tempR(21),
      R => '0'
    );
\tempR_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(22),
      Q => tempR(22),
      R => '0'
    );
\tempR_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(23),
      Q => tempR(23),
      R => '0'
    );
\tempR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(2),
      Q => tempR(2),
      R => '0'
    );
\tempR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(3),
      Q => tempR(3),
      R => '0'
    );
\tempR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(4),
      Q => tempR(4),
      R => '0'
    );
\tempR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(5),
      Q => tempR(5),
      R => '0'
    );
\tempR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(6),
      Q => tempR(6),
      R => '0'
    );
\tempR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(7),
      Q => tempR(7),
      R => '0'
    );
\tempR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(8),
      Q => tempR(8),
      R => '0'
    );
\tempR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(9),
      Q => tempR(9),
      R => '0'
    );
\topI_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_101,
      Q => \but1Q_out[0]_2\(0),
      R => '0'
    );
\topI_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_91,
      Q => \but1Q_out[0]_2\(10),
      R => '0'
    );
\topI_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_90,
      Q => \but1Q_out[0]_2\(11),
      R => '0'
    );
\topI_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_89,
      Q => \but1Q_out[0]_2\(12),
      R => '0'
    );
\topI_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_88,
      Q => \but1Q_out[0]_2\(13),
      R => '0'
    );
\topI_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_87,
      Q => \but1Q_out[0]_2\(14),
      R => '0'
    );
\topI_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_86,
      Q => \but1Q_out[0]_2\(15),
      R => '0'
    );
\topI_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_85,
      Q => \but1Q_out[0]_2\(16),
      R => '0'
    );
\topI_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_84,
      Q => \but1Q_out[0]_2\(17),
      R => '0'
    );
\topI_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_83,
      Q => \but1Q_out[0]_2\(18),
      R => '0'
    );
\topI_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_82,
      Q => \but1Q_out[0]_2\(19),
      R => '0'
    );
\topI_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_100,
      Q => \but1Q_out[0]_2\(1),
      R => '0'
    );
\topI_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_81,
      Q => \but1Q_out[0]_2\(20),
      R => '0'
    );
\topI_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_80,
      Q => \but1Q_out[0]_2\(21),
      R => '0'
    );
\topI_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_79,
      Q => \but1Q_out[0]_2\(22),
      R => '0'
    );
\topI_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_78,
      Q => \but1Q_out[0]_2\(23),
      R => '0'
    );
\topI_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_99,
      Q => \but1Q_out[0]_2\(2),
      R => '0'
    );
\topI_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_98,
      Q => \but1Q_out[0]_2\(3),
      R => '0'
    );
\topI_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_97,
      Q => \but1Q_out[0]_2\(4),
      R => '0'
    );
\topI_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_96,
      Q => \but1Q_out[0]_2\(5),
      R => '0'
    );
\topI_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_95,
      Q => \but1Q_out[0]_2\(6),
      R => '0'
    );
\topI_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_94,
      Q => \but1Q_out[0]_2\(7),
      R => '0'
    );
\topI_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_93,
      Q => \but1Q_out[0]_2\(8),
      R => '0'
    );
\topI_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_92,
      Q => \but1Q_out[0]_2\(9),
      R => '0'
    );
\topR_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_77,
      Q => \but1I_out[0]_1\(0),
      R => '0'
    );
\topR_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_67,
      Q => \but1I_out[0]_1\(10),
      R => '0'
    );
\topR_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_66,
      Q => \but1I_out[0]_1\(11),
      R => '0'
    );
\topR_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_65,
      Q => \but1I_out[0]_1\(12),
      R => '0'
    );
\topR_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_64,
      Q => \but1I_out[0]_1\(13),
      R => '0'
    );
\topR_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_63,
      Q => \but1I_out[0]_1\(14),
      R => '0'
    );
\topR_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_62,
      Q => \but1I_out[0]_1\(15),
      R => '0'
    );
\topR_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_61,
      Q => \but1I_out[0]_1\(16),
      R => '0'
    );
\topR_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_60,
      Q => \but1I_out[0]_1\(17),
      R => '0'
    );
\topR_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_59,
      Q => \but1I_out[0]_1\(18),
      R => '0'
    );
\topR_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_58,
      Q => \but1I_out[0]_1\(19),
      R => '0'
    );
\topR_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_76,
      Q => \but1I_out[0]_1\(1),
      R => '0'
    );
\topR_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_57,
      Q => \but1I_out[0]_1\(20),
      R => '0'
    );
\topR_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_56,
      Q => \but1I_out[0]_1\(21),
      R => '0'
    );
\topR_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_55,
      Q => \but1I_out[0]_1\(22),
      R => '0'
    );
\topR_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_54,
      Q => \but1I_out[0]_1\(23),
      R => '0'
    );
\topR_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_75,
      Q => \but1I_out[0]_1\(2),
      R => '0'
    );
\topR_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_74,
      Q => \but1I_out[0]_1\(3),
      R => '0'
    );
\topR_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_73,
      Q => \but1I_out[0]_1\(4),
      R => '0'
    );
\topR_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_72,
      Q => \but1I_out[0]_1\(5),
      R => '0'
    );
\topR_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_71,
      Q => \but1I_out[0]_1\(6),
      R => '0'
    );
\topR_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_70,
      Q => \but1I_out[0]_1\(7),
      R => '0'
    );
\topR_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_69,
      Q => \but1I_out[0]_1\(8),
      R => '0'
    );
\topR_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_68,
      Q => \but1I_out[0]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly_0 is
  port (
    \bottomR_out_reg[22]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \topR_out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \topR_out_reg[17]_0\ : out STD_LOGIC;
    \bottomR_out_reg[16]_0\ : out STD_LOGIC;
    \bottomR_out_reg[10]_0\ : out STD_LOGIC;
    \bottomR_out_reg[9]_0\ : out STD_LOGIC;
    \bottomR_out_reg[8]_0\ : out STD_LOGIC;
    \bottomR_out_reg[4]_0\ : out STD_LOGIC;
    \bottomI_out_reg[6]_0\ : out STD_LOGIC;
    \bottomI_out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \topI_out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \bottomI_out_reg[4]_0\ : out STD_LOGIC;
    \bottomI_out_reg[1]_0\ : out STD_LOGIC;
    \bottomI_out_reg[0]_0\ : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul2R_reg[22]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]\ : out STD_LOGIC;
    \dataI_reg[5][15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CEA1 : out STD_LOGIC;
    \bottomI_out_reg[4]_1\ : out STD_LOGIC;
    \bottomI_out_reg[0]_1\ : out STD_LOGIC;
    \partialFftSizeBit_reg[0]\ : out STD_LOGIC;
    \bottomI_out_reg[12]_0\ : out STD_LOGIC;
    \bottomI_out_reg[23]_1\ : out STD_LOGIC;
    \topI_out_reg[0]_0\ : out STD_LOGIC;
    \topI_out_reg[1]_0\ : out STD_LOGIC;
    \topI_out_reg[2]_0\ : out STD_LOGIC;
    \topI_out_reg[3]_0\ : out STD_LOGIC;
    \topI_out_reg[4]_0\ : out STD_LOGIC;
    \topI_out_reg[5]_0\ : out STD_LOGIC;
    \topI_out_reg[6]_0\ : out STD_LOGIC;
    \topI_out_reg[7]_0\ : out STD_LOGIC;
    \topI_out_reg[8]_0\ : out STD_LOGIC;
    \topI_out_reg[9]_0\ : out STD_LOGIC;
    \topI_out_reg[11]_0\ : out STD_LOGIC;
    \topI_out_reg[13]_0\ : out STD_LOGIC;
    \topI_out_reg[15]_0\ : out STD_LOGIC;
    \topI_out_reg[16]_0\ : out STD_LOGIC;
    \topI_out_reg[20]_0\ : out STD_LOGIC;
    \topI_out_reg[21]_0\ : out STD_LOGIC;
    \topI_out_reg[22]_0\ : out STD_LOGIC;
    \topI_out_reg[23]_1\ : out STD_LOGIC;
    \bottomR_out_reg[3]_0\ : out STD_LOGIC;
    \bottomR_out_reg[4]_1\ : out STD_LOGIC;
    \bottomR_out_reg[5]_0\ : out STD_LOGIC;
    \bottomR_out_reg[10]_1\ : out STD_LOGIC;
    \bottomR_out_reg[17]_0\ : out STD_LOGIC;
    \topR_out_reg[0]_0\ : out STD_LOGIC;
    \topR_out_reg[1]_0\ : out STD_LOGIC;
    \topR_out_reg[2]_0\ : out STD_LOGIC;
    \topR_out_reg[3]_0\ : out STD_LOGIC;
    \topR_out_reg[4]_0\ : out STD_LOGIC;
    \topR_out_reg[6]_0\ : out STD_LOGIC;
    \topR_out_reg[7]_0\ : out STD_LOGIC;
    \topR_out_reg[8]_0\ : out STD_LOGIC;
    \topR_out_reg[9]_0\ : out STD_LOGIC;
    \topR_out_reg[10]_0\ : out STD_LOGIC;
    \topR_out_reg[12]_0\ : out STD_LOGIC;
    \topR_out_reg[15]_0\ : out STD_LOGIC;
    \topR_out_reg[18]_0\ : out STD_LOGIC;
    \topR_out_reg[22]_0\ : out STD_LOGIC;
    \dataQ_reg[5][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \partialFftSizeBit_reg[0]_0\ : out STD_LOGIC;
    \partialFftSizeBit_reg[0]_1\ : out STD_LOGIC;
    \dataI_reg[5][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ready01_out : in STD_LOGIC;
    \dataI_reg[1][22]\ : in STD_LOGIC;
    \dataI_reg[1][22]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataI_reg[1][22]_1\ : in STD_LOGIC;
    \dataQ_reg[5][18]\ : in STD_LOGIC;
    \dataQ_reg[1][6]\ : in STD_LOGIC;
    \dataQ[2][23]_i_2\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \butTwiddleQ_reg[1][23]\ : in STD_LOGIC;
    mul2I : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dataQ_reg[5][18]_0\ : in STD_LOGIC;
    dataQ : in STD_LOGIC_VECTOR ( 86 downto 0 );
    \dataQ_reg[5][18]_1\ : in STD_LOGIC;
    \dataI_reg[5][0]\ : in STD_LOGIC;
    dataI : in STD_LOGIC_VECTOR ( 81 downto 0 );
    \dataI_reg[5][0]_0\ : in STD_LOGIC;
    \dataI_reg[5][7]\ : in STD_LOGIC;
    \dataI_reg[5][7]_0\ : in STD_LOGIC;
    \dataI_reg[5][15]_0\ : in STD_LOGIC;
    \dataI_reg[5][15]_1\ : in STD_LOGIC;
    \butTwiddleQ_reg[2][8]\ : in STD_LOGIC;
    \butTwiddleQ_reg[2][8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bottomI_out : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dataQ_reg[5][4]\ : in STD_LOGIC;
    \dataQ_reg[5][0]\ : in STD_LOGIC;
    \dataQ_reg[5][12]\ : in STD_LOGIC;
    \dataQ_reg[5][23]_0\ : in STD_LOGIC;
    \dataI[2][22]_i_2\ : in STD_LOGIC;
    \dataI[2][15]_i_3\ : in STD_LOGIC;
    bottomR_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dataI_reg[5][3]\ : in STD_LOGIC;
    \dataI_reg[5][4]\ : in STD_LOGIC;
    \dataI_reg[5][5]\ : in STD_LOGIC;
    \dataI_reg[5][10]\ : in STD_LOGIC;
    \dataI_reg[5][17]\ : in STD_LOGIC;
    \partialFftSizeBit__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \butTwiddleQ_reg[1][8]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \mul1I_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \mul1R_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \mul2I_reg[22]_0\ : in STD_LOGIC;
    \mul2R_reg[22]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tempR_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \tempI_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly_0 : entity is "butterfly";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly_0 is
  signal \^a\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^bottomi_out_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \but1I_out[1]_5\ : STD_LOGIC_VECTOR ( 22 downto 4 );
  signal \but1Q_out[1]_6\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \dataI[5][0]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[5][15]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[5][7]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[5][18]_i_2_n_0\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[0]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[10]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[11]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[12]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[13]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[14]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[15]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[16]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[17]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[18]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[19]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[1]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[20]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[21]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[22]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[23]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[2]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[3]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[4]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[5]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[6]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[7]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[8]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[9]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[0]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[10]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[11]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[12]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[13]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[14]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[15]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[16]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[17]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[18]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[19]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[1]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[20]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[21]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[22]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[23]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[2]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[3]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[4]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[5]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[6]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[7]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[8]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[9]\ : STD_LOGIC;
  signal mul2I_0 : STD_LOGIC_VECTOR ( 22 to 22 );
  signal mul2R : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal \^mul2r_reg[22]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mulPreviousReady : STD_LOGIC;
  signal mulReady : STD_LOGIC;
  signal mulStart : STD_LOGIC;
  signal mul_n_100 : STD_LOGIC;
  signal mul_n_101 : STD_LOGIC;
  signal mul_n_102 : STD_LOGIC;
  signal mul_n_103 : STD_LOGIC;
  signal mul_n_104 : STD_LOGIC;
  signal mul_n_105 : STD_LOGIC;
  signal mul_n_106 : STD_LOGIC;
  signal mul_n_107 : STD_LOGIC;
  signal mul_n_108 : STD_LOGIC;
  signal mul_n_109 : STD_LOGIC;
  signal mul_n_110 : STD_LOGIC;
  signal mul_n_111 : STD_LOGIC;
  signal mul_n_112 : STD_LOGIC;
  signal mul_n_113 : STD_LOGIC;
  signal mul_n_114 : STD_LOGIC;
  signal mul_n_115 : STD_LOGIC;
  signal mul_n_116 : STD_LOGIC;
  signal mul_n_117 : STD_LOGIC;
  signal mul_n_118 : STD_LOGIC;
  signal mul_n_119 : STD_LOGIC;
  signal mul_n_120 : STD_LOGIC;
  signal mul_n_121 : STD_LOGIC;
  signal mul_n_122 : STD_LOGIC;
  signal mul_n_123 : STD_LOGIC;
  signal mul_n_124 : STD_LOGIC;
  signal mul_n_125 : STD_LOGIC;
  signal mul_n_126 : STD_LOGIC;
  signal mul_n_127 : STD_LOGIC;
  signal mul_n_128 : STD_LOGIC;
  signal mul_n_129 : STD_LOGIC;
  signal mul_n_130 : STD_LOGIC;
  signal mul_n_131 : STD_LOGIC;
  signal mul_n_132 : STD_LOGIC;
  signal mul_n_133 : STD_LOGIC;
  signal mul_n_134 : STD_LOGIC;
  signal mul_n_135 : STD_LOGIC;
  signal mul_n_136 : STD_LOGIC;
  signal mul_n_137 : STD_LOGIC;
  signal mul_n_138 : STD_LOGIC;
  signal mul_n_139 : STD_LOGIC;
  signal mul_n_140 : STD_LOGIC;
  signal mul_n_141 : STD_LOGIC;
  signal mul_n_142 : STD_LOGIC;
  signal mul_n_143 : STD_LOGIC;
  signal mul_n_144 : STD_LOGIC;
  signal mul_n_145 : STD_LOGIC;
  signal mul_n_146 : STD_LOGIC;
  signal mul_n_147 : STD_LOGIC;
  signal mul_n_148 : STD_LOGIC;
  signal mul_n_149 : STD_LOGIC;
  signal mul_n_150 : STD_LOGIC;
  signal mul_n_151 : STD_LOGIC;
  signal mul_n_152 : STD_LOGIC;
  signal mul_n_153 : STD_LOGIC;
  signal mul_n_52 : STD_LOGIC;
  signal mul_n_57 : STD_LOGIC;
  signal mul_n_58 : STD_LOGIC;
  signal mul_n_59 : STD_LOGIC;
  signal mul_n_60 : STD_LOGIC;
  signal mul_n_61 : STD_LOGIC;
  signal mul_n_62 : STD_LOGIC;
  signal mul_n_63 : STD_LOGIC;
  signal mul_n_64 : STD_LOGIC;
  signal mul_n_65 : STD_LOGIC;
  signal mul_n_66 : STD_LOGIC;
  signal mul_n_67 : STD_LOGIC;
  signal mul_n_68 : STD_LOGIC;
  signal mul_n_69 : STD_LOGIC;
  signal mul_n_70 : STD_LOGIC;
  signal mul_n_71 : STD_LOGIC;
  signal mul_n_72 : STD_LOGIC;
  signal mul_n_73 : STD_LOGIC;
  signal mul_n_74 : STD_LOGIC;
  signal mul_n_75 : STD_LOGIC;
  signal mul_n_76 : STD_LOGIC;
  signal mul_n_77 : STD_LOGIC;
  signal mul_n_78 : STD_LOGIC;
  signal mul_n_79 : STD_LOGIC;
  signal mul_n_80 : STD_LOGIC;
  signal mul_n_81 : STD_LOGIC;
  signal mul_n_82 : STD_LOGIC;
  signal mul_n_83 : STD_LOGIC;
  signal mul_n_84 : STD_LOGIC;
  signal mul_n_85 : STD_LOGIC;
  signal mul_n_86 : STD_LOGIC;
  signal mul_n_87 : STD_LOGIC;
  signal mul_n_88 : STD_LOGIC;
  signal mul_n_89 : STD_LOGIC;
  signal mul_n_90 : STD_LOGIC;
  signal mul_n_91 : STD_LOGIC;
  signal mul_n_92 : STD_LOGIC;
  signal mul_n_93 : STD_LOGIC;
  signal mul_n_94 : STD_LOGIC;
  signal mul_n_95 : STD_LOGIC;
  signal mul_n_96 : STD_LOGIC;
  signal mul_n_97 : STD_LOGIC;
  signal mul_n_98 : STD_LOGIC;
  signal mul_n_99 : STD_LOGIC;
  signal \^partialfftsizebit_reg[0]\ : STD_LOGIC;
  signal \^state_reg[1]\ : STD_LOGIC;
  signal tempI : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tempR : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^topi_out_reg[23]_0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^topr_out_reg[23]_0\ : STD_LOGIC_VECTOR ( 18 downto 0 );
begin
  A(1 downto 0) <= \^a\(1 downto 0);
  Q(23 downto 0) <= \^q\(23 downto 0);
  \bottomI_out_reg[23]_0\(23 downto 0) <= \^bottomi_out_reg[23]_0\(23 downto 0);
  \mul2R_reg[22]_0\(0) <= \^mul2r_reg[22]_0\(0);
  \partialFftSizeBit_reg[0]\ <= \^partialfftsizebit_reg[0]\;
  \state_reg[1]\ <= \^state_reg[1]\;
  \topI_out_reg[23]_0\(19 downto 0) <= \^topi_out_reg[23]_0\(19 downto 0);
  \topR_out_reg[23]_0\(18 downto 0) <= \^topr_out_reg[23]_0\(18 downto 0);
\bottomI_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_153,
      Q => \^bottomi_out_reg[23]_0\(0),
      R => '0'
    );
\bottomI_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_143,
      Q => \^bottomi_out_reg[23]_0\(10),
      R => '0'
    );
\bottomI_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_142,
      Q => \^bottomi_out_reg[23]_0\(11),
      R => '0'
    );
\bottomI_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_141,
      Q => \^bottomi_out_reg[23]_0\(12),
      R => '0'
    );
\bottomI_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_140,
      Q => \^bottomi_out_reg[23]_0\(13),
      R => '0'
    );
\bottomI_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_139,
      Q => \^bottomi_out_reg[23]_0\(14),
      R => '0'
    );
\bottomI_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_138,
      Q => \^bottomi_out_reg[23]_0\(15),
      R => '0'
    );
\bottomI_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_137,
      Q => \^bottomi_out_reg[23]_0\(16),
      R => '0'
    );
\bottomI_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_136,
      Q => \^bottomi_out_reg[23]_0\(17),
      R => '0'
    );
\bottomI_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_135,
      Q => \^bottomi_out_reg[23]_0\(18),
      R => '0'
    );
\bottomI_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_134,
      Q => \^bottomi_out_reg[23]_0\(19),
      R => '0'
    );
\bottomI_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_152,
      Q => \^bottomi_out_reg[23]_0\(1),
      R => '0'
    );
\bottomI_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_133,
      Q => \^bottomi_out_reg[23]_0\(20),
      R => '0'
    );
\bottomI_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_132,
      Q => \^bottomi_out_reg[23]_0\(21),
      R => '0'
    );
\bottomI_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_131,
      Q => \^bottomi_out_reg[23]_0\(22),
      R => '0'
    );
\bottomI_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_130,
      Q => \^bottomi_out_reg[23]_0\(23),
      R => '0'
    );
\bottomI_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_151,
      Q => \^bottomi_out_reg[23]_0\(2),
      R => '0'
    );
\bottomI_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_150,
      Q => \^bottomi_out_reg[23]_0\(3),
      R => '0'
    );
\bottomI_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_149,
      Q => \^bottomi_out_reg[23]_0\(4),
      R => '0'
    );
\bottomI_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_148,
      Q => \^bottomi_out_reg[23]_0\(5),
      R => '0'
    );
\bottomI_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_147,
      Q => \^bottomi_out_reg[23]_0\(6),
      R => '0'
    );
\bottomI_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_146,
      Q => \^bottomi_out_reg[23]_0\(7),
      R => '0'
    );
\bottomI_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_145,
      Q => \^bottomi_out_reg[23]_0\(8),
      R => '0'
    );
\bottomI_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_144,
      Q => \^bottomi_out_reg[23]_0\(9),
      R => '0'
    );
\bottomR_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_129,
      Q => \^q\(0),
      R => '0'
    );
\bottomR_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_119,
      Q => \^q\(10),
      R => '0'
    );
\bottomR_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_118,
      Q => \^q\(11),
      R => '0'
    );
\bottomR_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_117,
      Q => \^q\(12),
      R => '0'
    );
\bottomR_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_116,
      Q => \^q\(13),
      R => '0'
    );
\bottomR_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_115,
      Q => \^q\(14),
      R => '0'
    );
\bottomR_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_114,
      Q => \^q\(15),
      R => '0'
    );
\bottomR_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_113,
      Q => \^q\(16),
      R => '0'
    );
\bottomR_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_112,
      Q => \^q\(17),
      R => '0'
    );
\bottomR_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_111,
      Q => \^q\(18),
      R => '0'
    );
\bottomR_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_110,
      Q => \^q\(19),
      R => '0'
    );
\bottomR_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_128,
      Q => \^q\(1),
      R => '0'
    );
\bottomR_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_109,
      Q => \^q\(20),
      R => '0'
    );
\bottomR_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_108,
      Q => \^q\(21),
      R => '0'
    );
\bottomR_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_107,
      Q => \^q\(22),
      R => '0'
    );
\bottomR_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_106,
      Q => \^q\(23),
      R => '0'
    );
\bottomR_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_127,
      Q => \^q\(2),
      R => '0'
    );
\bottomR_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_126,
      Q => \^q\(3),
      R => '0'
    );
\bottomR_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_125,
      Q => \^q\(4),
      R => '0'
    );
\bottomR_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_124,
      Q => \^q\(5),
      R => '0'
    );
\bottomR_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_123,
      Q => \^q\(6),
      R => '0'
    );
\bottomR_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_122,
      Q => \^q\(7),
      R => '0'
    );
\bottomR_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_121,
      Q => \^q\(8),
      R => '0'
    );
\bottomR_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_120,
      Q => \^q\(9),
      R => '0'
    );
\dataI[1][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \dataI_reg[1][22]\,
      I2 => \but1I_out[1]_5\(10),
      I3 => \dataI_reg[1][22]_1\,
      I4 => \dataI_reg[1][22]_0\(9),
      I5 => \dataQ_reg[5][18]\,
      O => \bottomR_out_reg[10]_0\
    );
\dataI[1][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \^q\(16),
      I1 => \dataI_reg[1][22]\,
      I2 => \^topr_out_reg[23]_0\(12),
      I3 => \dataI_reg[1][22]_1\,
      I4 => \dataI_reg[1][22]_0\(12),
      I5 => \dataQ_reg[5][18]\,
      O => \bottomR_out_reg[16]_0\
    );
\dataI[1][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFE20000000000"
    )
        port map (
      I0 => \^topr_out_reg[23]_0\(13),
      I1 => \dataI_reg[1][22]_1\,
      I2 => \dataI_reg[1][22]_0\(13),
      I3 => \dataI_reg[1][22]\,
      I4 => \^q\(17),
      I5 => \dataQ_reg[5][18]\,
      O => \topR_out_reg[17]_0\
    );
\dataI[1][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE22200000000"
    )
        port map (
      I0 => \^q\(22),
      I1 => \dataI_reg[1][22]\,
      I2 => \dataI_reg[1][22]_0\(15),
      I3 => \dataI_reg[1][22]_1\,
      I4 => \but1I_out[1]_5\(22),
      I5 => \dataQ_reg[5][18]\,
      O => \bottomR_out_reg[22]_0\
    );
\dataI[1][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE22200000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \dataI_reg[1][22]\,
      I2 => \dataI_reg[1][22]_0\(4),
      I3 => \dataI_reg[1][22]_1\,
      I4 => \but1I_out[1]_5\(4),
      I5 => \dataQ_reg[5][18]\,
      O => \bottomR_out_reg[4]_0\
    );
\dataI[1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \dataI_reg[1][22]\,
      I2 => \but1I_out[1]_5\(8),
      I3 => \dataI_reg[1][22]_1\,
      I4 => \dataI_reg[1][22]_0\(7),
      I5 => \dataQ_reg[5][18]\,
      O => \bottomR_out_reg[8]_0\
    );
\dataI[1][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \dataI_reg[1][22]\,
      I2 => \but1I_out[1]_5\(9),
      I3 => \dataI_reg[1][22]_1\,
      I4 => \dataI_reg[1][22]_0\(8),
      I5 => \dataQ_reg[5][18]\,
      O => \bottomR_out_reg[9]_0\
    );
\dataI[2][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \^topr_out_reg[23]_0\(0),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataI_reg[1][22]_0\(0),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataI(48),
      I5 => \dataI[2][22]_i_2\,
      O => \topR_out_reg[0]_0\
    );
\dataI[2][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \but1I_out[1]_5\(10),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataI_reg[1][22]_0\(9),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataI(55),
      I5 => \dataI[2][22]_i_2\,
      O => \topR_out_reg[10]_0\
    );
\dataI[2][12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \^topr_out_reg[23]_0\(8),
      I1 => \dataI[2][15]_i_3\,
      I2 => \dataI_reg[1][22]_0\(10),
      I3 => \butTwiddleQ_reg[1][23]\,
      O => \topR_out_reg[12]_0\
    );
\dataI[2][15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4474"
    )
        port map (
      I0 => \^topr_out_reg[23]_0\(11),
      I1 => \dataI[2][15]_i_3\,
      I2 => \butTwiddleQ_reg[1][23]\,
      I3 => \dataI_reg[1][22]_0\(11),
      O => \topR_out_reg[15]_0\
    );
\dataI[2][18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \^topr_out_reg[23]_0\(14),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataI_reg[1][22]_0\(14),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataI(56),
      I5 => \dataI[2][22]_i_2\,
      O => \topR_out_reg[18]_0\
    );
\dataI[2][1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \^topr_out_reg[23]_0\(1),
      I1 => \dataI[2][15]_i_3\,
      I2 => \dataI_reg[1][22]_0\(1),
      I3 => \butTwiddleQ_reg[1][23]\,
      O => \topR_out_reg[1]_0\
    );
\dataI[2][22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \but1I_out[1]_5\(22),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataI_reg[1][22]_0\(15),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataI(57),
      I5 => \dataI[2][22]_i_2\,
      O => \topR_out_reg[22]_0\
    );
\dataI[2][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \^topr_out_reg[23]_0\(2),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataI_reg[1][22]_0\(2),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataI(49),
      I5 => \dataI[2][22]_i_2\,
      O => \topR_out_reg[2]_0\
    );
\dataI[2][3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4474"
    )
        port map (
      I0 => \^topr_out_reg[23]_0\(3),
      I1 => \dataI[2][15]_i_3\,
      I2 => \butTwiddleQ_reg[1][23]\,
      I3 => \dataI_reg[1][22]_0\(3),
      O => \topR_out_reg[3]_0\
    );
\dataI[2][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \but1I_out[1]_5\(4),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataI_reg[1][22]_0\(4),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataI(50),
      I5 => \dataI[2][22]_i_2\,
      O => \topR_out_reg[4]_0\
    );
\dataI[2][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \^topr_out_reg[23]_0\(5),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataI_reg[1][22]_0\(5),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataI(51),
      I5 => \dataI[2][22]_i_2\,
      O => \topR_out_reg[6]_0\
    );
\dataI[2][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \^topr_out_reg[23]_0\(6),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataI_reg[1][22]_0\(6),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataI(52),
      I5 => \dataI[2][22]_i_2\,
      O => \topR_out_reg[7]_0\
    );
\dataI[2][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \but1I_out[1]_5\(8),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataI_reg[1][22]_0\(7),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataI(53),
      I5 => \dataI[2][22]_i_2\,
      O => \topR_out_reg[8]_0\
    );
\dataI[2][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \but1I_out[1]_5\(9),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataI_reg[1][22]_0\(8),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataI(54),
      I5 => \dataI[2][22]_i_2\,
      O => \topR_out_reg[9]_0\
    );
\dataI[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0DDD0D0D0FFFF"
    )
        port map (
      I0 => \dataI[5][0]_i_2_n_0\,
      I1 => \dataI_reg[5][0]\,
      I2 => \dataQ_reg[5][18]\,
      I3 => dataI(0),
      I4 => \dataI_reg[5][0]_0\,
      I5 => \^state_reg[1]\,
      O => \dataI_reg[5][15]\(0)
    );
\dataI[5][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDDDFDDCFFFCFCC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \butTwiddleQ_reg[1][23]\,
      I2 => bottomR_out(0),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => \dataI_reg[5][0]_0\,
      I5 => \^a\(0),
      O => \dataI[5][0]_i_2_n_0\
    );
\dataI[5][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022202230003033"
    )
        port map (
      I0 => \^q\(10),
      I1 => \butTwiddleQ_reg[1][23]\,
      I2 => bottomR_out(5),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => \dataI_reg[5][10]\,
      I5 => \^a\(0),
      O => \bottomR_out_reg[10]_1\
    );
\dataI[5][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0DDD0D0D0FFFF"
    )
        port map (
      I0 => \dataI[5][15]_i_2_n_0\,
      I1 => \dataI_reg[5][15]_0\,
      I2 => \dataQ_reg[5][18]\,
      I3 => dataI(15),
      I4 => \dataI_reg[5][15]_1\,
      I5 => \^state_reg[1]\,
      O => \dataI_reg[5][15]\(2)
    );
\dataI[5][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDDDFDDCFFFCFCC"
    )
        port map (
      I0 => \^q\(15),
      I1 => \butTwiddleQ_reg[1][23]\,
      I2 => bottomR_out(6),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => \dataI_reg[5][15]_1\,
      I5 => \^a\(0),
      O => \dataI[5][15]_i_2_n_0\
    );
\dataI[5][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECA0ECA0ECAFECA0"
    )
        port map (
      I0 => \^q\(17),
      I1 => bottomR_out(7),
      I2 => \^a\(0),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => \dataI_reg[5][17]\,
      I5 => \butTwiddleQ_reg[1][23]\,
      O => \bottomR_out_reg[17]_0\
    );
\dataI[5][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022202230003033"
    )
        port map (
      I0 => \^q\(3),
      I1 => \butTwiddleQ_reg[1][23]\,
      I2 => bottomR_out(1),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => \dataI_reg[5][3]\,
      I5 => \^a\(0),
      O => \bottomR_out_reg[3]_0\
    );
\dataI[5][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECA0ECA0ECAFECA0"
    )
        port map (
      I0 => \^q\(4),
      I1 => bottomR_out(2),
      I2 => \^a\(0),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => \dataI_reg[5][4]\,
      I5 => \butTwiddleQ_reg[1][23]\,
      O => \bottomR_out_reg[4]_1\
    );
\dataI[5][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022202230003033"
    )
        port map (
      I0 => \^q\(5),
      I1 => \butTwiddleQ_reg[1][23]\,
      I2 => bottomR_out(3),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => \dataI_reg[5][5]\,
      I5 => \^a\(0),
      O => \bottomR_out_reg[5]_0\
    );
\dataI[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0DDD0D0D0FFFF"
    )
        port map (
      I0 => \dataI[5][7]_i_2_n_0\,
      I1 => \dataI_reg[5][7]\,
      I2 => \dataQ_reg[5][18]\,
      I3 => dataI(7),
      I4 => \dataI_reg[5][7]_0\,
      I5 => \^state_reg[1]\,
      O => \dataI_reg[5][15]\(1)
    );
\dataI[5][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDDDFDDCFFFCFCC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \butTwiddleQ_reg[1][23]\,
      I2 => bottomR_out(4),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => \dataI_reg[5][7]_0\,
      I5 => \^a\(0),
      O => \dataI[5][7]_i_2_n_0\
    );
\dataQ[1][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE22200000000"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(0),
      I1 => \dataQ_reg[1][6]\,
      I2 => \dataQ[2][23]_i_2\(0),
      I3 => \dataI_reg[1][22]_1\,
      I4 => \but1Q_out[1]_6\(0),
      I5 => \dataQ_reg[5][18]\,
      O => \bottomI_out_reg[0]_0\
    );
\dataQ[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE22200000000"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(1),
      I1 => \dataQ_reg[1][6]\,
      I2 => \dataQ[2][23]_i_2\(1),
      I3 => \dataI_reg[1][22]_1\,
      I4 => \but1Q_out[1]_6\(1),
      I5 => \dataQ_reg[5][18]\,
      O => \bottomI_out_reg[1]_0\
    );
\dataQ[1][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE22200000000"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(4),
      I1 => \dataQ_reg[1][6]\,
      I2 => \dataQ[2][23]_i_2\(4),
      I3 => \dataI_reg[1][22]_1\,
      I4 => \but1Q_out[1]_6\(4),
      I5 => \dataQ_reg[5][18]\,
      O => \bottomI_out_reg[4]_0\
    );
\dataQ[1][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE22200000000"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(6),
      I1 => \dataQ_reg[1][6]\,
      I2 => \dataQ[2][23]_i_2\(6),
      I3 => \dataI_reg[1][22]_1\,
      I4 => \but1Q_out[1]_6\(6),
      I5 => \dataQ_reg[5][18]\,
      O => \bottomI_out_reg[6]_0\
    );
\dataQ[2][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \but1Q_out[1]_6\(0),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataQ[2][23]_i_2\(0),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataQ(48),
      I5 => \dataI[2][22]_i_2\,
      O => \topI_out_reg[0]_0\
    );
\dataQ[2][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \^topi_out_reg[23]_0\(7),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataQ[2][23]_i_2\(10),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataQ(56),
      I5 => \dataI[2][22]_i_2\,
      O => \topI_out_reg[11]_0\
    );
\dataQ[2][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \^topi_out_reg[23]_0\(9),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataQ[2][23]_i_2\(11),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataQ(57),
      I5 => \dataI[2][22]_i_2\,
      O => \topI_out_reg[13]_0\
    );
\dataQ[2][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \^topi_out_reg[23]_0\(11),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataQ[2][23]_i_2\(12),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataQ(58),
      I5 => \dataI[2][22]_i_2\,
      O => \topI_out_reg[15]_0\
    );
\dataQ[2][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \^topi_out_reg[23]_0\(12),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataQ[2][23]_i_2\(13),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataQ(59),
      I5 => \dataI[2][22]_i_2\,
      O => \topI_out_reg[16]_0\
    );
\dataQ[2][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \but1Q_out[1]_6\(1),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataQ[2][23]_i_2\(1),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataQ(49),
      I5 => \dataI[2][22]_i_2\,
      O => \topI_out_reg[1]_0\
    );
\dataQ[2][20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \^topi_out_reg[23]_0\(16),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataQ[2][23]_i_2\(14),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataQ(60),
      I5 => \dataI[2][22]_i_2\,
      O => \topI_out_reg[20]_0\
    );
\dataQ[2][21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \^topi_out_reg[23]_0\(17),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataQ[2][23]_i_2\(15),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataQ(61),
      I5 => \dataI[2][22]_i_2\,
      O => \topI_out_reg[21]_0\
    );
\dataQ[2][22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4474"
    )
        port map (
      I0 => \^topi_out_reg[23]_0\(18),
      I1 => \dataI[2][15]_i_3\,
      I2 => \butTwiddleQ_reg[1][23]\,
      I3 => \dataQ[2][23]_i_2\(16),
      O => \topI_out_reg[22]_0\
    );
\dataQ[2][23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \^topi_out_reg[23]_0\(19),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataQ[2][23]_i_2\(17),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataQ(62),
      I5 => \dataI[2][22]_i_2\,
      O => \topI_out_reg[23]_1\
    );
\dataQ[2][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \^topi_out_reg[23]_0\(0),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataQ[2][23]_i_2\(2),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataQ(50),
      I5 => \dataI[2][22]_i_2\,
      O => \topI_out_reg[2]_0\
    );
\dataQ[2][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \^topi_out_reg[23]_0\(1),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataQ[2][23]_i_2\(3),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataQ(51),
      I5 => \dataI[2][22]_i_2\,
      O => \topI_out_reg[3]_0\
    );
\dataQ[2][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \but1Q_out[1]_6\(4),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataQ[2][23]_i_2\(4),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataQ(52),
      I5 => \dataI[2][22]_i_2\,
      O => \topI_out_reg[4]_0\
    );
\dataQ[2][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \^topi_out_reg[23]_0\(2),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataQ[2][23]_i_2\(5),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataQ(53),
      I5 => \dataI[2][22]_i_2\,
      O => \topI_out_reg[5]_0\
    );
\dataQ[2][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \but1Q_out[1]_6\(6),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataQ[2][23]_i_2\(6),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataQ(54),
      I5 => \dataI[2][22]_i_2\,
      O => \topI_out_reg[6]_0\
    );
\dataQ[2][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4474"
    )
        port map (
      I0 => \^topi_out_reg[23]_0\(3),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \butTwiddleQ_reg[1][23]\,
      I3 => \dataQ[2][23]_i_2\(7),
      O => \topI_out_reg[7]_0\
    );
\dataQ[2][8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \^topi_out_reg[23]_0\(4),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataQ[2][23]_i_2\(8),
      I3 => \butTwiddleQ_reg[1][23]\,
      O => \topI_out_reg[8]_0\
    );
\dataQ[2][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \^topi_out_reg[23]_0\(5),
      I1 => \^partialfftsizebit_reg[0]\,
      I2 => \dataQ[2][23]_i_2\(9),
      I3 => \butTwiddleQ_reg[1][23]\,
      I4 => dataQ(55),
      I5 => \dataI[2][22]_i_2\,
      O => \topI_out_reg[9]_0\
    );
\dataQ[5][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022202230003033"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(0),
      I1 => \butTwiddleQ_reg[1][23]\,
      I2 => bottomI_out(0),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => \dataQ_reg[5][0]\,
      I5 => \^a\(0),
      O => \bottomI_out_reg[0]_1\
    );
\dataQ[5][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022202230003033"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(12),
      I1 => \butTwiddleQ_reg[1][23]\,
      I2 => bottomI_out(2),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => \dataQ_reg[5][12]\,
      I5 => \^a\(0),
      O => \bottomI_out_reg[12]_0\
    );
\dataQ[5][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0DDD0D0D0FFFF"
    )
        port map (
      I0 => \dataQ[5][18]_i_2_n_0\,
      I1 => \dataQ_reg[5][18]_0\,
      I2 => \dataQ_reg[5][18]\,
      I3 => dataQ(18),
      I4 => \dataQ_reg[5][18]_1\,
      I5 => \^state_reg[1]\,
      O => D(0)
    );
\dataQ[5][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDDDFDDCFFFCFCC"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(18),
      I1 => \butTwiddleQ_reg[1][23]\,
      I2 => bottomI_out(3),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => \dataQ_reg[5][18]_1\,
      I5 => \^a\(0),
      O => \dataQ[5][18]_i_2_n_0\
    );
\dataQ[5][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022202230003033"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(23),
      I1 => \butTwiddleQ_reg[1][23]\,
      I2 => bottomI_out(4),
      I3 => \^partialfftsizebit_reg[0]\,
      I4 => \dataQ_reg[5][23]_0\,
      I5 => \^a\(0),
      O => \bottomI_out_reg[23]_1\
    );
\dataQ[5][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECA0ECA0ECAFECA0"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(4),
      I1 => bottomI_out(1),
      I2 => \^a\(0),
      I3 => \dataI_reg[1][22]_1\,
      I4 => \dataQ_reg[5][4]\,
      I5 => \butTwiddleQ_reg[1][23]\,
      O => \bottomI_out_reg[4]_1\
    );
mul: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul_4
     port map (
      A(1 downto 0) => \^a\(1 downto 0),
      CEA1 => CEA1,
      D(23) => mul_n_58,
      D(22) => mul_n_59,
      D(21) => mul_n_60,
      D(20) => mul_n_61,
      D(19) => mul_n_62,
      D(18) => mul_n_63,
      D(17) => mul_n_64,
      D(16) => mul_n_65,
      D(15) => mul_n_66,
      D(14) => mul_n_67,
      D(13) => mul_n_68,
      D(12) => mul_n_69,
      D(11) => mul_n_70,
      D(10) => mul_n_71,
      D(9) => mul_n_72,
      D(8) => mul_n_73,
      D(7) => mul_n_74,
      D(6) => mul_n_75,
      D(5) => mul_n_76,
      D(4) => mul_n_77,
      D(3) => mul_n_78,
      D(2) => mul_n_79,
      D(1) => mul_n_80,
      D(0) => mul_n_81,
      DSP_A_B_DATA_INST(2) => \^mul2r_reg[22]_0\(0),
      DSP_A_B_DATA_INST(1 downto 0) => mul2R(10 downto 9),
      E(0) => mul_n_52,
      O98(23) => mul_n_82,
      O98(22) => mul_n_83,
      O98(21) => mul_n_84,
      O98(20) => mul_n_85,
      O98(19) => mul_n_86,
      O98(18) => mul_n_87,
      O98(17) => mul_n_88,
      O98(16) => mul_n_89,
      O98(15) => mul_n_90,
      O98(14) => mul_n_91,
      O98(13) => mul_n_92,
      O98(12) => mul_n_93,
      O98(11) => mul_n_94,
      O98(10) => mul_n_95,
      O98(9) => mul_n_96,
      O98(8) => mul_n_97,
      O98(7) => mul_n_98,
      O98(6) => mul_n_99,
      O98(5) => mul_n_100,
      O98(4) => mul_n_101,
      O98(3) => mul_n_102,
      O98(2) => mul_n_103,
      O98(1) => mul_n_104,
      O98(0) => mul_n_105,
      Q(23 downto 0) => tempR(23 downto 0),
      S(2 downto 0) => S(2 downto 0),
      \aMinusB_carry__1_0\(23) => \mul1R_reg_n_0_[23]\,
      \aMinusB_carry__1_0\(22) => \mul1R_reg_n_0_[22]\,
      \aMinusB_carry__1_0\(21) => \mul1R_reg_n_0_[21]\,
      \aMinusB_carry__1_0\(20) => \mul1R_reg_n_0_[20]\,
      \aMinusB_carry__1_0\(19) => \mul1R_reg_n_0_[19]\,
      \aMinusB_carry__1_0\(18) => \mul1R_reg_n_0_[18]\,
      \aMinusB_carry__1_0\(17) => \mul1R_reg_n_0_[17]\,
      \aMinusB_carry__1_0\(16) => \mul1R_reg_n_0_[16]\,
      \aMinusB_carry__1_0\(15) => \mul1R_reg_n_0_[15]\,
      \aMinusB_carry__1_0\(14) => \mul1R_reg_n_0_[14]\,
      \aMinusB_carry__1_0\(13) => \mul1R_reg_n_0_[13]\,
      \aMinusB_carry__1_0\(12) => \mul1R_reg_n_0_[12]\,
      \aMinusB_carry__1_0\(11) => \mul1R_reg_n_0_[11]\,
      \aMinusB_carry__1_0\(10) => \mul1R_reg_n_0_[10]\,
      \aMinusB_carry__1_0\(9) => \mul1R_reg_n_0_[9]\,
      \aMinusB_carry__1_0\(8) => \mul1R_reg_n_0_[8]\,
      \aMinusB_carry__1_0\(7) => \mul1R_reg_n_0_[7]\,
      \aMinusB_carry__1_0\(6) => \mul1R_reg_n_0_[6]\,
      \aMinusB_carry__1_0\(5) => \mul1R_reg_n_0_[5]\,
      \aMinusB_carry__1_0\(4) => \mul1R_reg_n_0_[4]\,
      \aMinusB_carry__1_0\(3) => \mul1R_reg_n_0_[3]\,
      \aMinusB_carry__1_0\(2) => \mul1R_reg_n_0_[2]\,
      \aMinusB_carry__1_0\(1) => \mul1R_reg_n_0_[1]\,
      \aMinusB_carry__1_0\(0) => \mul1R_reg_n_0_[0]\,
      \aMinusB_carry__1_1\(23) => \mul1I_reg_n_0_[23]\,
      \aMinusB_carry__1_1\(22) => \mul1I_reg_n_0_[22]\,
      \aMinusB_carry__1_1\(21) => \mul1I_reg_n_0_[21]\,
      \aMinusB_carry__1_1\(20) => \mul1I_reg_n_0_[20]\,
      \aMinusB_carry__1_1\(19) => \mul1I_reg_n_0_[19]\,
      \aMinusB_carry__1_1\(18) => \mul1I_reg_n_0_[18]\,
      \aMinusB_carry__1_1\(17) => \mul1I_reg_n_0_[17]\,
      \aMinusB_carry__1_1\(16) => \mul1I_reg_n_0_[16]\,
      \aMinusB_carry__1_1\(15) => \mul1I_reg_n_0_[15]\,
      \aMinusB_carry__1_1\(14) => \mul1I_reg_n_0_[14]\,
      \aMinusB_carry__1_1\(13) => \mul1I_reg_n_0_[13]\,
      \aMinusB_carry__1_1\(12) => \mul1I_reg_n_0_[12]\,
      \aMinusB_carry__1_1\(11) => \mul1I_reg_n_0_[11]\,
      \aMinusB_carry__1_1\(10) => \mul1I_reg_n_0_[10]\,
      \aMinusB_carry__1_1\(9) => \mul1I_reg_n_0_[9]\,
      \aMinusB_carry__1_1\(8) => \mul1I_reg_n_0_[8]\,
      \aMinusB_carry__1_1\(7) => \mul1I_reg_n_0_[7]\,
      \aMinusB_carry__1_1\(6) => \mul1I_reg_n_0_[6]\,
      \aMinusB_carry__1_1\(5) => \mul1I_reg_n_0_[5]\,
      \aMinusB_carry__1_1\(4) => \mul1I_reg_n_0_[4]\,
      \aMinusB_carry__1_1\(3) => \mul1I_reg_n_0_[3]\,
      \aMinusB_carry__1_1\(2) => \mul1I_reg_n_0_[2]\,
      \aMinusB_carry__1_1\(1) => \mul1I_reg_n_0_[1]\,
      \aMinusB_carry__1_1\(0) => \mul1I_reg_n_0_[0]\,
      \bottomI_out[23]_i_9__0_0\(23) => mul_n_130,
      \bottomI_out[23]_i_9__0_0\(22) => mul_n_131,
      \bottomI_out[23]_i_9__0_0\(21) => mul_n_132,
      \bottomI_out[23]_i_9__0_0\(20) => mul_n_133,
      \bottomI_out[23]_i_9__0_0\(19) => mul_n_134,
      \bottomI_out[23]_i_9__0_0\(18) => mul_n_135,
      \bottomI_out[23]_i_9__0_0\(17) => mul_n_136,
      \bottomI_out[23]_i_9__0_0\(16) => mul_n_137,
      \bottomI_out[23]_i_9__0_0\(15) => mul_n_138,
      \bottomI_out[23]_i_9__0_0\(14) => mul_n_139,
      \bottomI_out[23]_i_9__0_0\(13) => mul_n_140,
      \bottomI_out[23]_i_9__0_0\(12) => mul_n_141,
      \bottomI_out[23]_i_9__0_0\(11) => mul_n_142,
      \bottomI_out[23]_i_9__0_0\(10) => mul_n_143,
      \bottomI_out[23]_i_9__0_0\(9) => mul_n_144,
      \bottomI_out[23]_i_9__0_0\(8) => mul_n_145,
      \bottomI_out[23]_i_9__0_0\(7) => mul_n_146,
      \bottomI_out[23]_i_9__0_0\(6) => mul_n_147,
      \bottomI_out[23]_i_9__0_0\(5) => mul_n_148,
      \bottomI_out[23]_i_9__0_0\(4) => mul_n_149,
      \bottomI_out[23]_i_9__0_0\(3) => mul_n_150,
      \bottomI_out[23]_i_9__0_0\(2) => mul_n_151,
      \bottomI_out[23]_i_9__0_0\(1) => mul_n_152,
      \bottomI_out[23]_i_9__0_0\(0) => mul_n_153,
      \bottomI_out_reg[23]_i_10__0_0\(23 downto 0) => tempI(23 downto 0),
      \butTwiddleQ_reg[1][23]\ => \butTwiddleQ_reg[1][23]\,
      \butTwiddleQ_reg[1][8]\ => \butTwiddleQ_reg[1][8]\,
      \butTwiddleQ_reg[2][8]\ => \butTwiddleQ_reg[2][8]\,
      \butTwiddleQ_reg[2][8]_0\(1 downto 0) => \butTwiddleQ_reg[2][8]_0\(1 downto 0),
      dataI(71 downto 48) => dataI(81 downto 58),
      dataI(47 downto 0) => dataI(47 downto 0),
      \dataI_reg[5][23]\(23 downto 0) => \dataI_reg[5][23]\(23 downto 0),
      dataQ(71 downto 48) => dataQ(86 downto 63),
      dataQ(47 downto 0) => dataQ(47 downto 0),
      \dataQ_reg[5][23]\(23 downto 0) => \dataQ_reg[5][23]\(23 downto 0),
      mul2I(0) => mul2I(0),
      mul2I_0(0) => mul2I_0(22),
      mulPreviousReady => mulPreviousReady,
      mulReady => mulReady,
      mulStart => mulStart,
      mulStart_reg => mul_n_57,
      \out\(23) => mul_n_106,
      \out\(22) => mul_n_107,
      \out\(21) => mul_n_108,
      \out\(20) => mul_n_109,
      \out\(19) => mul_n_110,
      \out\(18) => mul_n_111,
      \out\(17) => mul_n_112,
      \out\(16) => mul_n_113,
      \out\(15) => mul_n_114,
      \out\(14) => mul_n_115,
      \out\(13) => mul_n_116,
      \out\(12) => mul_n_117,
      \out\(11) => mul_n_118,
      \out\(10) => mul_n_119,
      \out\(9) => mul_n_120,
      \out\(8) => mul_n_121,
      \out\(7) => mul_n_122,
      \out\(6) => mul_n_123,
      \out\(5) => mul_n_124,
      \out\(4) => mul_n_125,
      \out\(3) => mul_n_126,
      \out\(2) => mul_n_127,
      \out\(1) => mul_n_128,
      \out\(0) => mul_n_129,
      \partialFftSizeBit__0\(1 downto 0) => \partialFftSizeBit__0\(1 downto 0),
      \partialFftSizeBit_reg[0]\ => \partialFftSizeBit_reg[0]_0\,
      \partialFftSizeBit_reg[0]_0\ => \partialFftSizeBit_reg[0]_1\,
      \partialFftSizeBit_reg[0]_1\ => \^partialfftsizebit_reg[0]\,
      ready01_out => ready01_out,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[1]\ => \^state_reg[1]\,
      \topI_out_reg[23]\(23 downto 0) => \tempI_reg[23]_0\(23 downto 0),
      \topR_out_reg[23]\(23 downto 0) => \tempR_reg[23]_0\(23 downto 0)
    );
\mul1I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(0),
      Q => \mul1I_reg_n_0_[0]\,
      R => '0'
    );
\mul1I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(10),
      Q => \mul1I_reg_n_0_[10]\,
      R => '0'
    );
\mul1I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(11),
      Q => \mul1I_reg_n_0_[11]\,
      R => '0'
    );
\mul1I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(12),
      Q => \mul1I_reg_n_0_[12]\,
      R => '0'
    );
\mul1I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(13),
      Q => \mul1I_reg_n_0_[13]\,
      R => '0'
    );
\mul1I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(14),
      Q => \mul1I_reg_n_0_[14]\,
      R => '0'
    );
\mul1I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(15),
      Q => \mul1I_reg_n_0_[15]\,
      R => '0'
    );
\mul1I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(16),
      Q => \mul1I_reg_n_0_[16]\,
      R => '0'
    );
\mul1I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(17),
      Q => \mul1I_reg_n_0_[17]\,
      R => '0'
    );
\mul1I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(18),
      Q => \mul1I_reg_n_0_[18]\,
      R => '0'
    );
\mul1I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(19),
      Q => \mul1I_reg_n_0_[19]\,
      R => '0'
    );
\mul1I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(1),
      Q => \mul1I_reg_n_0_[1]\,
      R => '0'
    );
\mul1I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(20),
      Q => \mul1I_reg_n_0_[20]\,
      R => '0'
    );
\mul1I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(21),
      Q => \mul1I_reg_n_0_[21]\,
      R => '0'
    );
\mul1I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(22),
      Q => \mul1I_reg_n_0_[22]\,
      R => '0'
    );
\mul1I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(23),
      Q => \mul1I_reg_n_0_[23]\,
      R => '0'
    );
\mul1I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(2),
      Q => \mul1I_reg_n_0_[2]\,
      R => '0'
    );
\mul1I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(3),
      Q => \mul1I_reg_n_0_[3]\,
      R => '0'
    );
\mul1I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(4),
      Q => \mul1I_reg_n_0_[4]\,
      R => '0'
    );
\mul1I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(5),
      Q => \mul1I_reg_n_0_[5]\,
      R => '0'
    );
\mul1I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(6),
      Q => \mul1I_reg_n_0_[6]\,
      R => '0'
    );
\mul1I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(7),
      Q => \mul1I_reg_n_0_[7]\,
      R => '0'
    );
\mul1I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(8),
      Q => \mul1I_reg_n_0_[8]\,
      R => '0'
    );
\mul1I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(9),
      Q => \mul1I_reg_n_0_[9]\,
      R => '0'
    );
\mul1R_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(0),
      Q => \mul1R_reg_n_0_[0]\,
      R => '0'
    );
\mul1R_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(10),
      Q => \mul1R_reg_n_0_[10]\,
      R => '0'
    );
\mul1R_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(11),
      Q => \mul1R_reg_n_0_[11]\,
      R => '0'
    );
\mul1R_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(12),
      Q => \mul1R_reg_n_0_[12]\,
      R => '0'
    );
\mul1R_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(13),
      Q => \mul1R_reg_n_0_[13]\,
      R => '0'
    );
\mul1R_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(14),
      Q => \mul1R_reg_n_0_[14]\,
      R => '0'
    );
\mul1R_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(15),
      Q => \mul1R_reg_n_0_[15]\,
      R => '0'
    );
\mul1R_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(16),
      Q => \mul1R_reg_n_0_[16]\,
      R => '0'
    );
\mul1R_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(17),
      Q => \mul1R_reg_n_0_[17]\,
      R => '0'
    );
\mul1R_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(18),
      Q => \mul1R_reg_n_0_[18]\,
      R => '0'
    );
\mul1R_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(19),
      Q => \mul1R_reg_n_0_[19]\,
      R => '0'
    );
\mul1R_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(1),
      Q => \mul1R_reg_n_0_[1]\,
      R => '0'
    );
\mul1R_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(20),
      Q => \mul1R_reg_n_0_[20]\,
      R => '0'
    );
\mul1R_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(21),
      Q => \mul1R_reg_n_0_[21]\,
      R => '0'
    );
\mul1R_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(22),
      Q => \mul1R_reg_n_0_[22]\,
      R => '0'
    );
\mul1R_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(23),
      Q => \mul1R_reg_n_0_[23]\,
      R => '0'
    );
\mul1R_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(2),
      Q => \mul1R_reg_n_0_[2]\,
      R => '0'
    );
\mul1R_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(3),
      Q => \mul1R_reg_n_0_[3]\,
      R => '0'
    );
\mul1R_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(4),
      Q => \mul1R_reg_n_0_[4]\,
      R => '0'
    );
\mul1R_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(5),
      Q => \mul1R_reg_n_0_[5]\,
      R => '0'
    );
\mul1R_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(6),
      Q => \mul1R_reg_n_0_[6]\,
      R => '0'
    );
\mul1R_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(7),
      Q => \mul1R_reg_n_0_[7]\,
      R => '0'
    );
\mul1R_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(8),
      Q => \mul1R_reg_n_0_[8]\,
      R => '0'
    );
\mul1R_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(9),
      Q => \mul1R_reg_n_0_[9]\,
      R => '0'
    );
\mul2I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul2I_reg[22]_0\,
      Q => mul2I_0(22),
      R => '0'
    );
\mul2R_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul2R_reg[22]_1\(1),
      Q => mul2R(10),
      R => '0'
    );
\mul2R_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul2R_reg[22]_1\(2),
      Q => \^mul2r_reg[22]_0\(0),
      R => '0'
    );
\mul2R_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul2R_reg[22]_1\(0),
      Q => mul2R(9),
      R => '0'
    );
mulPreviousReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mulReady,
      Q => mulPreviousReady,
      R => '0'
    );
mulStart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mul_n_57,
      Q => mulStart,
      R => '0'
    );
\tempI_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(0),
      Q => tempI(0),
      R => '0'
    );
\tempI_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(10),
      Q => tempI(10),
      R => '0'
    );
\tempI_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(11),
      Q => tempI(11),
      R => '0'
    );
\tempI_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(12),
      Q => tempI(12),
      R => '0'
    );
\tempI_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(13),
      Q => tempI(13),
      R => '0'
    );
\tempI_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(14),
      Q => tempI(14),
      R => '0'
    );
\tempI_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(15),
      Q => tempI(15),
      R => '0'
    );
\tempI_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(16),
      Q => tempI(16),
      R => '0'
    );
\tempI_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(17),
      Q => tempI(17),
      R => '0'
    );
\tempI_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(18),
      Q => tempI(18),
      R => '0'
    );
\tempI_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(19),
      Q => tempI(19),
      R => '0'
    );
\tempI_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(1),
      Q => tempI(1),
      R => '0'
    );
\tempI_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(20),
      Q => tempI(20),
      R => '0'
    );
\tempI_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(21),
      Q => tempI(21),
      R => '0'
    );
\tempI_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(22),
      Q => tempI(22),
      R => '0'
    );
\tempI_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(23),
      Q => tempI(23),
      R => '0'
    );
\tempI_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(2),
      Q => tempI(2),
      R => '0'
    );
\tempI_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(3),
      Q => tempI(3),
      R => '0'
    );
\tempI_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(4),
      Q => tempI(4),
      R => '0'
    );
\tempI_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(5),
      Q => tempI(5),
      R => '0'
    );
\tempI_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(6),
      Q => tempI(6),
      R => '0'
    );
\tempI_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(7),
      Q => tempI(7),
      R => '0'
    );
\tempI_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(8),
      Q => tempI(8),
      R => '0'
    );
\tempI_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(9),
      Q => tempI(9),
      R => '0'
    );
\tempR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(0),
      Q => tempR(0),
      R => '0'
    );
\tempR_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(10),
      Q => tempR(10),
      R => '0'
    );
\tempR_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(11),
      Q => tempR(11),
      R => '0'
    );
\tempR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(12),
      Q => tempR(12),
      R => '0'
    );
\tempR_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(13),
      Q => tempR(13),
      R => '0'
    );
\tempR_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(14),
      Q => tempR(14),
      R => '0'
    );
\tempR_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(15),
      Q => tempR(15),
      R => '0'
    );
\tempR_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(16),
      Q => tempR(16),
      R => '0'
    );
\tempR_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(17),
      Q => tempR(17),
      R => '0'
    );
\tempR_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(18),
      Q => tempR(18),
      R => '0'
    );
\tempR_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(19),
      Q => tempR(19),
      R => '0'
    );
\tempR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(1),
      Q => tempR(1),
      R => '0'
    );
\tempR_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(20),
      Q => tempR(20),
      R => '0'
    );
\tempR_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(21),
      Q => tempR(21),
      R => '0'
    );
\tempR_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(22),
      Q => tempR(22),
      R => '0'
    );
\tempR_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(23),
      Q => tempR(23),
      R => '0'
    );
\tempR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(2),
      Q => tempR(2),
      R => '0'
    );
\tempR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(3),
      Q => tempR(3),
      R => '0'
    );
\tempR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(4),
      Q => tempR(4),
      R => '0'
    );
\tempR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(5),
      Q => tempR(5),
      R => '0'
    );
\tempR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(6),
      Q => tempR(6),
      R => '0'
    );
\tempR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(7),
      Q => tempR(7),
      R => '0'
    );
\tempR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(8),
      Q => tempR(8),
      R => '0'
    );
\tempR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(9),
      Q => tempR(9),
      R => '0'
    );
\topI_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_105,
      Q => \but1Q_out[1]_6\(0),
      R => '0'
    );
\topI_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_95,
      Q => \^topi_out_reg[23]_0\(6),
      R => '0'
    );
\topI_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_94,
      Q => \^topi_out_reg[23]_0\(7),
      R => '0'
    );
\topI_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_93,
      Q => \^topi_out_reg[23]_0\(8),
      R => '0'
    );
\topI_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_92,
      Q => \^topi_out_reg[23]_0\(9),
      R => '0'
    );
\topI_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_91,
      Q => \^topi_out_reg[23]_0\(10),
      R => '0'
    );
\topI_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_90,
      Q => \^topi_out_reg[23]_0\(11),
      R => '0'
    );
\topI_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_89,
      Q => \^topi_out_reg[23]_0\(12),
      R => '0'
    );
\topI_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_88,
      Q => \^topi_out_reg[23]_0\(13),
      R => '0'
    );
\topI_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_87,
      Q => \^topi_out_reg[23]_0\(14),
      R => '0'
    );
\topI_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_86,
      Q => \^topi_out_reg[23]_0\(15),
      R => '0'
    );
\topI_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_104,
      Q => \but1Q_out[1]_6\(1),
      R => '0'
    );
\topI_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_85,
      Q => \^topi_out_reg[23]_0\(16),
      R => '0'
    );
\topI_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_84,
      Q => \^topi_out_reg[23]_0\(17),
      R => '0'
    );
\topI_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_83,
      Q => \^topi_out_reg[23]_0\(18),
      R => '0'
    );
\topI_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_82,
      Q => \^topi_out_reg[23]_0\(19),
      R => '0'
    );
\topI_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_103,
      Q => \^topi_out_reg[23]_0\(0),
      R => '0'
    );
\topI_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_102,
      Q => \^topi_out_reg[23]_0\(1),
      R => '0'
    );
\topI_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_101,
      Q => \but1Q_out[1]_6\(4),
      R => '0'
    );
\topI_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_100,
      Q => \^topi_out_reg[23]_0\(2),
      R => '0'
    );
\topI_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_99,
      Q => \but1Q_out[1]_6\(6),
      R => '0'
    );
\topI_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_98,
      Q => \^topi_out_reg[23]_0\(3),
      R => '0'
    );
\topI_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_97,
      Q => \^topi_out_reg[23]_0\(4),
      R => '0'
    );
\topI_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_96,
      Q => \^topi_out_reg[23]_0\(5),
      R => '0'
    );
\topR_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_81,
      Q => \^topr_out_reg[23]_0\(0),
      R => '0'
    );
\topR_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_71,
      Q => \but1I_out[1]_5\(10),
      R => '0'
    );
\topR_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_70,
      Q => \^topr_out_reg[23]_0\(7),
      R => '0'
    );
\topR_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_69,
      Q => \^topr_out_reg[23]_0\(8),
      R => '0'
    );
\topR_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_68,
      Q => \^topr_out_reg[23]_0\(9),
      R => '0'
    );
\topR_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_67,
      Q => \^topr_out_reg[23]_0\(10),
      R => '0'
    );
\topR_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_66,
      Q => \^topr_out_reg[23]_0\(11),
      R => '0'
    );
\topR_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_65,
      Q => \^topr_out_reg[23]_0\(12),
      R => '0'
    );
\topR_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_64,
      Q => \^topr_out_reg[23]_0\(13),
      R => '0'
    );
\topR_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_63,
      Q => \^topr_out_reg[23]_0\(14),
      R => '0'
    );
\topR_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_62,
      Q => \^topr_out_reg[23]_0\(15),
      R => '0'
    );
\topR_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_80,
      Q => \^topr_out_reg[23]_0\(1),
      R => '0'
    );
\topR_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_61,
      Q => \^topr_out_reg[23]_0\(16),
      R => '0'
    );
\topR_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_60,
      Q => \^topr_out_reg[23]_0\(17),
      R => '0'
    );
\topR_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_59,
      Q => \but1I_out[1]_5\(22),
      R => '0'
    );
\topR_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_58,
      Q => \^topr_out_reg[23]_0\(18),
      R => '0'
    );
\topR_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_79,
      Q => \^topr_out_reg[23]_0\(2),
      R => '0'
    );
\topR_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_78,
      Q => \^topr_out_reg[23]_0\(3),
      R => '0'
    );
\topR_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_77,
      Q => \but1I_out[1]_5\(4),
      R => '0'
    );
\topR_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_76,
      Q => \^topr_out_reg[23]_0\(4),
      R => '0'
    );
\topR_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_75,
      Q => \^topr_out_reg[23]_0\(5),
      R => '0'
    );
\topR_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_74,
      Q => \^topr_out_reg[23]_0\(6),
      R => '0'
    );
\topR_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_73,
      Q => \but1I_out[1]_5\(8),
      R => '0'
    );
\topR_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_52,
      D => mul_n_72,
      Q => \but1I_out[1]_5\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly_1 is
  port (
    mul2I : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mul2I_reg[22]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \topI_out_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \topI_out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \bottomI_out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \dataQ_reg[5][21]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \topR_out_reg[23]_0\ : out STD_LOGIC;
    \topR_out_reg[23]_1\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \bottomR_out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \partialFftSizeBit_reg[1]\ : out STD_LOGIC;
    \topR_out_reg[22]_0\ : out STD_LOGIC;
    \topR_out_reg[21]_0\ : out STD_LOGIC;
    \bottomR_out_reg[20]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \topR_out_reg[18]_0\ : out STD_LOGIC;
    \topR_out_reg[17]_0\ : out STD_LOGIC;
    \topR_out_reg[13]_0\ : out STD_LOGIC;
    \topR_out_reg[11]_0\ : out STD_LOGIC;
    \topR_out_reg[10]_0\ : out STD_LOGIC;
    \topR_out_reg[9]_0\ : out STD_LOGIC;
    \topR_out_reg[8]_0\ : out STD_LOGIC;
    \topR_out_reg[7]_0\ : out STD_LOGIC;
    \topR_out_reg[6]_0\ : out STD_LOGIC;
    \topR_out_reg[5]_0\ : out STD_LOGIC;
    \topR_out_reg[4]_0\ : out STD_LOGIC;
    \topR_out_reg[2]_0\ : out STD_LOGIC;
    \topR_out_reg[0]_0\ : out STD_LOGIC;
    \bottomR_out_reg[22]_0\ : out STD_LOGIC;
    \bottomR_out_reg[19]_0\ : out STD_LOGIC;
    \bottomR_out_reg[16]_0\ : out STD_LOGIC;
    \bottomR_out_reg[15]_0\ : out STD_LOGIC;
    \bottomR_out_reg[12]_0\ : out STD_LOGIC;
    \bottomR_out_reg[10]_0\ : out STD_LOGIC;
    \bottomR_out_reg[7]_0\ : out STD_LOGIC;
    \bottomR_out_reg[6]_0\ : out STD_LOGIC;
    \bottomR_out_reg[4]_0\ : out STD_LOGIC;
    \bottomR_out_reg[0]_0\ : out STD_LOGIC;
    \topI_out_reg[23]_1\ : out STD_LOGIC;
    \topI_out_reg[21]_0\ : out STD_LOGIC;
    \topI_out_reg[20]_0\ : out STD_LOGIC;
    \topI_out_reg[19]_0\ : out STD_LOGIC;
    \topI_out_reg[17]_0\ : out STD_LOGIC;
    \topI_out_reg[16]_0\ : out STD_LOGIC;
    \topI_out_reg[15]_0\ : out STD_LOGIC;
    \topI_out_reg[13]_0\ : out STD_LOGIC;
    \topI_out_reg[12]_0\ : out STD_LOGIC;
    \topI_out_reg[11]_0\ : out STD_LOGIC;
    \topI_out_reg[9]_0\ : out STD_LOGIC;
    \topI_out_reg[6]_0\ : out STD_LOGIC;
    \topI_out_reg[5]_0\ : out STD_LOGIC;
    \topI_out_reg[4]_0\ : out STD_LOGIC;
    \topI_out_reg[3]_0\ : out STD_LOGIC;
    \topI_out_reg[2]_0\ : out STD_LOGIC;
    \topI_out_reg[1]_0\ : out STD_LOGIC;
    \topI_out_reg[0]_0\ : out STD_LOGIC;
    \bottomI_out_reg[20]_0\ : out STD_LOGIC;
    \bottomI_out_reg[19]_0\ : out STD_LOGIC;
    \bottomI_out_reg[17]_0\ : out STD_LOGIC;
    \bottomI_out_reg[16]_0\ : out STD_LOGIC;
    \bottomI_out_reg[14]_0\ : out STD_LOGIC;
    \bottomI_out_reg[11]_0\ : out STD_LOGIC;
    \bottomI_out_reg[10]_0\ : out STD_LOGIC;
    \bottomI_out_reg[6]_0\ : out STD_LOGIC;
    \bottomI_out_reg[0]_0\ : out STD_LOGIC;
    \bottomI_out_reg[10]_1\ : out STD_LOGIC;
    \bottomI_out_reg[18]_0\ : out STD_LOGIC;
    \bottomR_out_reg[14]_0\ : out STD_LOGIC;
    \bottomR_out_reg[19]_1\ : out STD_LOGIC;
    \dataQ_reg[6][22]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dataI_reg[6][23]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \dataI_reg[5][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \bottomI_out_reg[1]_0\ : out STD_LOGIC;
    \bottomI_out_reg[5]_0\ : out STD_LOGIC;
    \bottomR_out_reg[9]_0\ : out STD_LOGIC;
    \bottomR_out_reg[21]_0\ : out STD_LOGIC;
    \dataQ_reg[5][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \partialFftSizeBit_reg[1]_0\ : out STD_LOGIC;
    \bottomI_out_reg[2]_0\ : out STD_LOGIC;
    \bottomI_out_reg[13]_0\ : out STD_LOGIC;
    \bottomI_out_reg[17]_1\ : out STD_LOGIC;
    \bottomI_out_reg[19]_1\ : out STD_LOGIC;
    \bottomI_out_reg[20]_1\ : out STD_LOGIC;
    \bottomI_out_reg[7]_0\ : out STD_LOGIC;
    \bottomI_out_reg[8]_0\ : out STD_LOGIC;
    \bottomI_out_reg[22]_0\ : out STD_LOGIC;
    \bottomR_out_reg[6]_1\ : out STD_LOGIC;
    \bottomR_out_reg[8]_0\ : out STD_LOGIC;
    \bottomR_out_reg[12]_1\ : out STD_LOGIC;
    \bottomR_out_reg[14]_1\ : out STD_LOGIC;
    \bottomR_out_reg[1]_0\ : out STD_LOGIC;
    \bottomR_out_reg[3]_0\ : out STD_LOGIC;
    \bottomR_out_reg[12]_2\ : out STD_LOGIC;
    \bottomR_out_reg[15]_1\ : out STD_LOGIC;
    ready01_out : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \cPlusDtimesB0_i_2__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dataQ_reg[6][2]\ : in STD_LOGIC;
    \dataI_reg[5][20]\ : in STD_LOGIC;
    dataI : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \but2I_reg[2][20]\ : in STD_LOGIC;
    \dataI_reg[5][20]_0\ : in STD_LOGIC;
    \dataI_reg[5][19]\ : in STD_LOGIC;
    \dataI_reg[5][18]\ : in STD_LOGIC;
    \dataI_reg[5][2]\ : in STD_LOGIC;
    \dataI_reg[5][1]\ : in STD_LOGIC;
    \but2Q_reg[2][21]\ : in STD_LOGIC;
    \dataQ_reg[2][14]\ : in STD_LOGIC;
    \dataQ_reg[2][14]_0\ : in STD_LOGIC;
    \dataQ_reg[2][14]_1\ : in STD_LOGIC;
    dataQ : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \dataQ_reg[5][21]_0\ : in STD_LOGIC;
    \dataQ_reg[5][16]\ : in STD_LOGIC;
    \dataQ_reg[5][14]\ : in STD_LOGIC;
    \dataQ_reg[5][10]\ : in STD_LOGIC;
    \dataQ_reg[5][3]\ : in STD_LOGIC;
    \dataI_reg[2][23]\ : in STD_LOGIC;
    \dataI_reg[2][20]\ : in STD_LOGIC;
    \dataI_reg[2][22]\ : in STD_LOGIC;
    \dataI_reg[2][20]_0\ : in STD_LOGIC;
    \dataI_reg[2][18]\ : in STD_LOGIC;
    \dataI_reg[2][16]\ : in STD_LOGIC;
    \dataI_reg[2][10]\ : in STD_LOGIC;
    \dataI_reg[2][9]\ : in STD_LOGIC;
    \dataI_reg[2][8]\ : in STD_LOGIC;
    \dataI_reg[2][7]\ : in STD_LOGIC;
    \dataI_reg[2][6]\ : in STD_LOGIC;
    \dataI_reg[2][4]\ : in STD_LOGIC;
    \dataI_reg[2][2]\ : in STD_LOGIC;
    \dataI_reg[2][0]\ : in STD_LOGIC;
    \dataI_reg[6][22]\ : in STD_LOGIC;
    \dataI_reg[6][22]_0\ : in STD_LOGIC;
    \dataQ_reg[6][2]_0\ : in STD_LOGIC;
    topR_out : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \dataI_reg[6][19]\ : in STD_LOGIC;
    \dataI_reg[6][16]\ : in STD_LOGIC;
    \dataI_reg[6][15]\ : in STD_LOGIC;
    \dataI_reg[6][12]\ : in STD_LOGIC;
    \dataI_reg[6][10]\ : in STD_LOGIC;
    \dataI_reg[6][7]\ : in STD_LOGIC;
    \dataI_reg[6][6]\ : in STD_LOGIC;
    \dataI_reg[6][4]\ : in STD_LOGIC;
    \dataI_reg[6][0]\ : in STD_LOGIC;
    \dataQ_reg[2][23]\ : in STD_LOGIC;
    \dataQ_reg[2][23]_0\ : in STD_LOGIC;
    \dataQ_reg[2][21]\ : in STD_LOGIC;
    \dataQ_reg[2][20]\ : in STD_LOGIC;
    \dataQ_reg[2][16]\ : in STD_LOGIC;
    \dataQ_reg[2][15]\ : in STD_LOGIC;
    \dataQ_reg[2][13]\ : in STD_LOGIC;
    \dataQ_reg[2][11]\ : in STD_LOGIC;
    \dataQ_reg[2][9]\ : in STD_LOGIC;
    \dataQ_reg[2][6]\ : in STD_LOGIC;
    \dataQ_reg[2][5]\ : in STD_LOGIC;
    \dataQ_reg[2][4]\ : in STD_LOGIC;
    \dataQ_reg[2][3]\ : in STD_LOGIC;
    \dataQ_reg[2][2]\ : in STD_LOGIC;
    \dataQ_reg[2][1]\ : in STD_LOGIC;
    \dataQ_reg[2][0]\ : in STD_LOGIC;
    \dataQ_reg[6][20]\ : in STD_LOGIC;
    topI_out : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \dataQ_reg[6][19]\ : in STD_LOGIC;
    \dataQ_reg[6][17]\ : in STD_LOGIC;
    \dataQ_reg[6][16]\ : in STD_LOGIC;
    \dataQ_reg[6][14]\ : in STD_LOGIC;
    \dataQ_reg[6][11]\ : in STD_LOGIC;
    \dataQ_reg[6][10]\ : in STD_LOGIC;
    \dataQ_reg[6][6]\ : in STD_LOGIC;
    \dataQ_reg[6][0]\ : in STD_LOGIC;
    \dataQ_reg[2][22]\ : in STD_LOGIC;
    \dataQ_reg[6][1]\ : in STD_LOGIC;
    \dataQ_reg[6][1]_0\ : in STD_LOGIC;
    \dataQ_reg[6][12]\ : in STD_LOGIC;
    \dataQ_reg[6][18]\ : in STD_LOGIC;
    \dataQ_reg[6][21]\ : in STD_LOGIC;
    \dataQ_reg[6][22]_0\ : in STD_LOGIC;
    \dataI_reg[6][2]\ : in STD_LOGIC;
    \dataI_reg[6][5]\ : in STD_LOGIC;
    \dataI_reg[6][9]\ : in STD_LOGIC;
    \dataI_reg[6][23]_0\ : in STD_LOGIC;
    \dataI_reg[6][23]_1\ : in STD_LOGIC;
    \dataI_reg[6][20]\ : in STD_LOGIC;
    \dataI_reg[6][18]\ : in STD_LOGIC;
    \dataI_reg[6][17]\ : in STD_LOGIC;
    \dataI_reg[6][14]\ : in STD_LOGIC;
    \dataI_reg[6][11]\ : in STD_LOGIC;
    \dataI_reg[6][8]\ : in STD_LOGIC;
    \dataI_reg[6][1]\ : in STD_LOGIC;
    \dataQ_reg[6][13]\ : in STD_LOGIC;
    \dataQ_reg[6][8]\ : in STD_LOGIC;
    \dataQ_reg[6][2]_1\ : in STD_LOGIC;
    \but2I_reg[2][7]\ : in STD_LOGIC;
    \dataQ[5][21]_i_2_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dataQ_reg[5][1]\ : in STD_LOGIC;
    \dataI_reg[5][14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dataQ_reg[5][1]_0\ : in STD_LOGIC;
    \dataQ_reg[5][5]\ : in STD_LOGIC;
    \dataI_reg[5][21]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \dataI_reg[5][9]\ : in STD_LOGIC;
    \dataI_reg[5][21]_0\ : in STD_LOGIC;
    \dataI_reg[5][21]_1\ : in STD_LOGIC;
    \but2Q_reg[2][23]\ : in STD_LOGIC;
    \dataQ_reg[5][17]\ : in STD_LOGIC;
    \dataQ_reg[5][20]\ : in STD_LOGIC;
    \dataQ_reg[2][7]\ : in STD_LOGIC;
    \dataQ_reg[2][8]\ : in STD_LOGIC;
    \dataQ_reg[2][22]_0\ : in STD_LOGIC;
    \dataI_reg[5][8]\ : in STD_LOGIC;
    \dataI_reg[5][12]\ : in STD_LOGIC;
    \dataI_reg[5][14]_0\ : in STD_LOGIC;
    \dataI_reg[2][1]\ : in STD_LOGIC;
    \dataI_reg[2][3]\ : in STD_LOGIC;
    \dataI_reg[2][12]\ : in STD_LOGIC;
    \dataI_reg[2][15]\ : in STD_LOGIC;
    \dataI_reg[2][20]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dataI_reg[2][20]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \but2Q_reg[2][23]_0\ : in STD_LOGIC;
    \partialFftSizeBit__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul1I_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \mul1R_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    twiddleI : in STD_LOGIC_VECTOR ( 0 to 0 );
    twiddleR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CEA1 : in STD_LOGIC;
    \tempR_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \tempI_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly_1 : entity is "butterfly";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly_1 is
  signal \^bottomi_out_reg[23]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^bottomr_out_reg[23]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \but2I_out[2]_11\ : STD_LOGIC_VECTOR ( 20 downto 1 );
  signal \but2Q_out[2]_12\ : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \dataI[2][16]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[2][20]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[5][18]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[5][18]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[5][19]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[5][19]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[5][1]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[5][1]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[5][20]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[5][20]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[5][2]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[5][2]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][11]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[6][11]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][14]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[6][14]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][17]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[6][17]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][18]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[6][18]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][1]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[6][1]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][20]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[6][20]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][23]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[6][23]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][2]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[6][2]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][5]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[6][5]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][8]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[6][8]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][9]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[6][9]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[5][10]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[5][10]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[5][14]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[5][14]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[5][16]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[5][16]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[5][21]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[5][21]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[5][3]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[5][3]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][12]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[6][12]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][13]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[6][13]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][18]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[6][18]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][1]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[6][1]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][21]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[6][21]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][22]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[6][22]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][2]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[6][2]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][8]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[6][8]_i_4_n_0\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[0]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[10]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[11]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[12]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[13]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[14]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[15]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[16]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[17]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[18]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[19]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[1]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[20]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[21]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[22]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[23]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[2]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[3]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[4]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[5]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[6]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[7]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[8]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[9]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[0]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[10]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[11]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[12]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[13]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[14]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[15]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[16]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[17]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[18]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[19]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[1]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[20]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[21]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[22]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[23]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[2]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[3]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[4]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[5]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[6]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[7]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[8]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[9]\ : STD_LOGIC;
  signal \^mul2i\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul2R : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal mulPreviousReady : STD_LOGIC;
  signal mulReady : STD_LOGIC;
  signal mulStart : STD_LOGIC;
  signal mul_n_100 : STD_LOGIC;
  signal mul_n_101 : STD_LOGIC;
  signal mul_n_102 : STD_LOGIC;
  signal mul_n_103 : STD_LOGIC;
  signal mul_n_104 : STD_LOGIC;
  signal mul_n_105 : STD_LOGIC;
  signal mul_n_106 : STD_LOGIC;
  signal mul_n_107 : STD_LOGIC;
  signal mul_n_108 : STD_LOGIC;
  signal mul_n_109 : STD_LOGIC;
  signal mul_n_110 : STD_LOGIC;
  signal mul_n_111 : STD_LOGIC;
  signal mul_n_112 : STD_LOGIC;
  signal mul_n_113 : STD_LOGIC;
  signal mul_n_114 : STD_LOGIC;
  signal mul_n_115 : STD_LOGIC;
  signal mul_n_116 : STD_LOGIC;
  signal mul_n_117 : STD_LOGIC;
  signal mul_n_118 : STD_LOGIC;
  signal mul_n_119 : STD_LOGIC;
  signal mul_n_120 : STD_LOGIC;
  signal mul_n_121 : STD_LOGIC;
  signal mul_n_122 : STD_LOGIC;
  signal mul_n_123 : STD_LOGIC;
  signal mul_n_124 : STD_LOGIC;
  signal mul_n_125 : STD_LOGIC;
  signal mul_n_126 : STD_LOGIC;
  signal mul_n_127 : STD_LOGIC;
  signal mul_n_128 : STD_LOGIC;
  signal mul_n_129 : STD_LOGIC;
  signal mul_n_130 : STD_LOGIC;
  signal mul_n_131 : STD_LOGIC;
  signal mul_n_132 : STD_LOGIC;
  signal mul_n_133 : STD_LOGIC;
  signal mul_n_134 : STD_LOGIC;
  signal mul_n_135 : STD_LOGIC;
  signal mul_n_136 : STD_LOGIC;
  signal mul_n_137 : STD_LOGIC;
  signal mul_n_138 : STD_LOGIC;
  signal mul_n_139 : STD_LOGIC;
  signal mul_n_140 : STD_LOGIC;
  signal mul_n_141 : STD_LOGIC;
  signal mul_n_142 : STD_LOGIC;
  signal mul_n_143 : STD_LOGIC;
  signal mul_n_144 : STD_LOGIC;
  signal mul_n_145 : STD_LOGIC;
  signal mul_n_146 : STD_LOGIC;
  signal mul_n_147 : STD_LOGIC;
  signal mul_n_148 : STD_LOGIC;
  signal mul_n_149 : STD_LOGIC;
  signal mul_n_150 : STD_LOGIC;
  signal mul_n_151 : STD_LOGIC;
  signal mul_n_152 : STD_LOGIC;
  signal mul_n_153 : STD_LOGIC;
  signal mul_n_154 : STD_LOGIC;
  signal mul_n_49 : STD_LOGIC;
  signal mul_n_58 : STD_LOGIC;
  signal mul_n_59 : STD_LOGIC;
  signal mul_n_60 : STD_LOGIC;
  signal mul_n_61 : STD_LOGIC;
  signal mul_n_62 : STD_LOGIC;
  signal mul_n_63 : STD_LOGIC;
  signal mul_n_64 : STD_LOGIC;
  signal mul_n_65 : STD_LOGIC;
  signal mul_n_66 : STD_LOGIC;
  signal mul_n_67 : STD_LOGIC;
  signal mul_n_68 : STD_LOGIC;
  signal mul_n_69 : STD_LOGIC;
  signal mul_n_70 : STD_LOGIC;
  signal mul_n_71 : STD_LOGIC;
  signal mul_n_72 : STD_LOGIC;
  signal mul_n_73 : STD_LOGIC;
  signal mul_n_74 : STD_LOGIC;
  signal mul_n_75 : STD_LOGIC;
  signal mul_n_76 : STD_LOGIC;
  signal mul_n_77 : STD_LOGIC;
  signal mul_n_78 : STD_LOGIC;
  signal mul_n_79 : STD_LOGIC;
  signal mul_n_80 : STD_LOGIC;
  signal mul_n_81 : STD_LOGIC;
  signal mul_n_82 : STD_LOGIC;
  signal mul_n_83 : STD_LOGIC;
  signal mul_n_84 : STD_LOGIC;
  signal mul_n_85 : STD_LOGIC;
  signal mul_n_86 : STD_LOGIC;
  signal mul_n_87 : STD_LOGIC;
  signal mul_n_88 : STD_LOGIC;
  signal mul_n_89 : STD_LOGIC;
  signal mul_n_90 : STD_LOGIC;
  signal mul_n_91 : STD_LOGIC;
  signal mul_n_92 : STD_LOGIC;
  signal mul_n_93 : STD_LOGIC;
  signal mul_n_94 : STD_LOGIC;
  signal mul_n_95 : STD_LOGIC;
  signal mul_n_96 : STD_LOGIC;
  signal mul_n_97 : STD_LOGIC;
  signal mul_n_98 : STD_LOGIC;
  signal mul_n_99 : STD_LOGIC;
  signal \^partialfftsizebit_reg[1]\ : STD_LOGIC;
  signal tempI : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tempR : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^topi_out_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^topr_out_reg[23]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
  \bottomI_out_reg[23]_0\(13 downto 0) <= \^bottomi_out_reg[23]_0\(13 downto 0);
  \bottomR_out_reg[23]_0\(13 downto 0) <= \^bottomr_out_reg[23]_0\(13 downto 0);
  mul2I(0) <= \^mul2i\(0);
  \partialFftSizeBit_reg[1]\ <= \^partialfftsizebit_reg[1]\;
  \topI_out_reg[23]_0\(23 downto 0) <= \^topi_out_reg[23]_0\(23 downto 0);
  \topR_out_reg[23]_1\(23 downto 0) <= \^topr_out_reg[23]_1\(23 downto 0);
\bottomI_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_154,
      Q => \^bottomi_out_reg[23]_0\(0),
      R => '0'
    );
\bottomI_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_144,
      Q => \but2Q_out[2]_12\(10),
      R => '0'
    );
\bottomI_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_143,
      Q => \^bottomi_out_reg[23]_0\(8),
      R => '0'
    );
\bottomI_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_142,
      Q => \^bottomi_out_reg[23]_0\(9),
      R => '0'
    );
\bottomI_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_141,
      Q => \but2Q_out[2]_12\(13),
      R => '0'
    );
\bottomI_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_140,
      Q => \but2Q_out[2]_12\(14),
      R => '0'
    );
\bottomI_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_139,
      Q => \^bottomi_out_reg[23]_0\(10),
      R => '0'
    );
\bottomI_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_138,
      Q => \but2Q_out[2]_12\(16),
      R => '0'
    );
\bottomI_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_137,
      Q => \but2Q_out[2]_12\(17),
      R => '0'
    );
\bottomI_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_136,
      Q => \^bottomi_out_reg[23]_0\(11),
      R => '0'
    );
\bottomI_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_135,
      Q => \but2Q_out[2]_12\(19),
      R => '0'
    );
\bottomI_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_153,
      Q => \but2Q_out[2]_12\(1),
      R => '0'
    );
\bottomI_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_134,
      Q => \but2Q_out[2]_12\(20),
      R => '0'
    );
\bottomI_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_133,
      Q => \but2Q_out[2]_12\(21),
      R => '0'
    );
\bottomI_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_132,
      Q => \^bottomi_out_reg[23]_0\(12),
      R => '0'
    );
\bottomI_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_131,
      Q => \^bottomi_out_reg[23]_0\(13),
      R => '0'
    );
\bottomI_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_152,
      Q => \but2Q_out[2]_12\(2),
      R => '0'
    );
\bottomI_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_151,
      Q => \^bottomi_out_reg[23]_0\(1),
      R => '0'
    );
\bottomI_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_150,
      Q => \^bottomi_out_reg[23]_0\(2),
      R => '0'
    );
\bottomI_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_149,
      Q => \^bottomi_out_reg[23]_0\(3),
      R => '0'
    );
\bottomI_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_148,
      Q => \^bottomi_out_reg[23]_0\(4),
      R => '0'
    );
\bottomI_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_147,
      Q => \^bottomi_out_reg[23]_0\(5),
      R => '0'
    );
\bottomI_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_146,
      Q => \^bottomi_out_reg[23]_0\(6),
      R => '0'
    );
\bottomI_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_145,
      Q => \^bottomi_out_reg[23]_0\(7),
      R => '0'
    );
\bottomR_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_130,
      Q => \^bottomr_out_reg[23]_0\(0),
      R => '0'
    );
\bottomR_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_120,
      Q => \^bottomr_out_reg[23]_0\(5),
      R => '0'
    );
\bottomR_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_119,
      Q => \^bottomr_out_reg[23]_0\(6),
      R => '0'
    );
\bottomR_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_118,
      Q => \but2I_out[2]_11\(12),
      R => '0'
    );
\bottomR_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_117,
      Q => \^bottomr_out_reg[23]_0\(7),
      R => '0'
    );
\bottomR_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_116,
      Q => \but2I_out[2]_11\(14),
      R => '0'
    );
\bottomR_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_115,
      Q => \^bottomr_out_reg[23]_0\(8),
      R => '0'
    );
\bottomR_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_114,
      Q => \^bottomr_out_reg[23]_0\(9),
      R => '0'
    );
\bottomR_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_113,
      Q => \^bottomr_out_reg[23]_0\(10),
      R => '0'
    );
\bottomR_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_112,
      Q => \but2I_out[2]_11\(18),
      R => '0'
    );
\bottomR_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_111,
      Q => \but2I_out[2]_11\(19),
      R => '0'
    );
\bottomR_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_129,
      Q => \but2I_out[2]_11\(1),
      R => '0'
    );
\bottomR_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_110,
      Q => \but2I_out[2]_11\(20),
      R => '0'
    );
\bottomR_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_109,
      Q => \^bottomr_out_reg[23]_0\(11),
      R => '0'
    );
\bottomR_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_108,
      Q => \^bottomr_out_reg[23]_0\(12),
      R => '0'
    );
\bottomR_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_107,
      Q => \^bottomr_out_reg[23]_0\(13),
      R => '0'
    );
\bottomR_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_128,
      Q => \but2I_out[2]_11\(2),
      R => '0'
    );
\bottomR_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_127,
      Q => \^bottomr_out_reg[23]_0\(1),
      R => '0'
    );
\bottomR_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_126,
      Q => \^bottomr_out_reg[23]_0\(2),
      R => '0'
    );
\bottomR_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_125,
      Q => \^bottomr_out_reg[23]_0\(3),
      R => '0'
    );
\bottomR_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_124,
      Q => \but2I_out[2]_11\(6),
      R => '0'
    );
\bottomR_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_123,
      Q => \^bottomr_out_reg[23]_0\(4),
      R => '0'
    );
\bottomR_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_122,
      Q => \but2I_out[2]_11\(8),
      R => '0'
    );
\bottomR_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_121,
      Q => \but2I_out[2]_11\(9),
      R => '0'
    );
\dataI[2][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[2][0]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topr_out_reg[23]_1\(0),
      I3 => \dataI_reg[2][20]\,
      I4 => \^bottomr_out_reg[23]_0\(0),
      I5 => \^partialfftsizebit_reg[1]\,
      O => \topR_out_reg[0]_0\
    );
\dataI[2][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[2][10]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topr_out_reg[23]_1\(10),
      I3 => \dataI_reg[2][20]\,
      I4 => \^bottomr_out_reg[23]_0\(5),
      I5 => \^partialfftsizebit_reg[1]\,
      O => \topR_out_reg[10]_0\
    );
\dataI[2][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1F0FFF"
    )
        port map (
      I0 => \^topr_out_reg[23]_1\(11),
      I1 => \dataI_reg[2][23]\,
      I2 => \dataI_reg[2][20]\,
      I3 => \^bottomr_out_reg[23]_0\(6),
      I4 => \^partialfftsizebit_reg[1]\,
      O => \topR_out_reg[11]_0\
    );
\dataI[2][12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111DFFFF"
    )
        port map (
      I0 => \but2I_out[2]_11\(12),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => \dataQ_reg[2][22]\,
      I3 => \^topr_out_reg[23]_1\(12),
      I4 => \dataI_reg[2][12]\,
      O => \bottomR_out_reg[12]_2\
    );
\dataI[2][13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0F000"
    )
        port map (
      I0 => \^topr_out_reg[23]_1\(13),
      I1 => \dataI_reg[2][23]\,
      I2 => \dataI_reg[2][20]\,
      I3 => \^bottomr_out_reg[23]_0\(7),
      I4 => \^partialfftsizebit_reg[1]\,
      O => \topR_out_reg[13]_0\
    );
\dataI[2][14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A808"
    )
        port map (
      I0 => \dataI_reg[2][20]\,
      I1 => \but2I_out[2]_11\(14),
      I2 => \^partialfftsizebit_reg[1]\,
      I3 => \dataQ_reg[2][22]\,
      I4 => \^topr_out_reg[23]_1\(14),
      O => \bottomR_out_reg[14]_0\
    );
\dataI[2][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF111D"
    )
        port map (
      I0 => \^bottomr_out_reg[23]_0\(8),
      I1 => \^partialfftsizebit_reg[1]\,
      I2 => \dataQ_reg[2][22]\,
      I3 => \^topr_out_reg[23]_1\(15),
      I4 => \dataI_reg[2][15]\,
      O => \bottomR_out_reg[15]_1\
    );
\dataI[2][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE040"
    )
        port map (
      I0 => \but2I_reg[2][20]\,
      I1 => \^bottomr_out_reg[23]_0\(9),
      I2 => \dataI_reg[2][20]\,
      I3 => \dataI[2][16]_i_2_n_0\,
      I4 => \dataI_reg[2][16]\,
      O => \bottomR_out_reg[20]_0\(0)
    );
\dataI[2][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EEE000E0EE"
    )
        port map (
      I0 => \dataQ_reg[2][22]\,
      I1 => \^topr_out_reg[23]_1\(16),
      I2 => \dataI_reg[2][20]_1\(0),
      I3 => \dataQ_reg[5][1]_0\,
      I4 => \but2I_reg[2][7]\,
      I5 => \dataI_reg[2][20]_2\(0),
      O => \dataI[2][16]_i_2_n_0\
    );
\dataI[2][17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1F0FFF"
    )
        port map (
      I0 => \^topr_out_reg[23]_1\(17),
      I1 => \dataI_reg[2][23]\,
      I2 => \dataI_reg[2][20]\,
      I3 => \^bottomr_out_reg[23]_0\(10),
      I4 => \^partialfftsizebit_reg[1]\,
      O => \topR_out_reg[17]_0\
    );
\dataI[2][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[2][18]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topr_out_reg[23]_1\(18),
      I3 => \dataI_reg[2][20]\,
      I4 => \but2I_out[2]_11\(18),
      I5 => \^partialfftsizebit_reg[1]\,
      O => \topR_out_reg[18]_0\
    );
\dataI[2][19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A808"
    )
        port map (
      I0 => \dataI_reg[2][20]\,
      I1 => \but2I_out[2]_11\(19),
      I2 => \^partialfftsizebit_reg[1]\,
      I3 => \dataQ_reg[2][22]\,
      I4 => \^topr_out_reg[23]_1\(19),
      O => \bottomR_out_reg[19]_1\
    );
\dataI[2][1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"575757F7"
    )
        port map (
      I0 => \dataI_reg[2][1]\,
      I1 => \but2I_out[2]_11\(1),
      I2 => \^partialfftsizebit_reg[1]\,
      I3 => \dataQ_reg[2][22]\,
      I4 => \^topr_out_reg[23]_1\(1),
      O => \bottomR_out_reg[1]_0\
    );
\dataI[2][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE040"
    )
        port map (
      I0 => \but2I_reg[2][20]\,
      I1 => \but2I_out[2]_11\(20),
      I2 => \dataI_reg[2][20]\,
      I3 => \dataI[2][20]_i_2_n_0\,
      I4 => \dataI_reg[2][20]_0\,
      O => \bottomR_out_reg[20]_0\(1)
    );
\dataI[2][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EEE000E0EE"
    )
        port map (
      I0 => \dataQ_reg[2][22]\,
      I1 => \^topr_out_reg[23]_1\(20),
      I2 => \dataI_reg[2][20]_1\(1),
      I3 => \dataQ_reg[5][1]_0\,
      I4 => \but2I_reg[2][7]\,
      I5 => \dataI_reg[2][20]_2\(1),
      O => \dataI[2][20]_i_2_n_0\
    );
\dataI[2][21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0F000"
    )
        port map (
      I0 => \^topr_out_reg[23]_1\(21),
      I1 => \dataI_reg[2][23]\,
      I2 => \dataI_reg[2][20]\,
      I3 => \^bottomr_out_reg[23]_0\(11),
      I4 => \^partialfftsizebit_reg[1]\,
      O => \topR_out_reg[21]_0\
    );
\dataI[2][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[2][22]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topr_out_reg[23]_1\(22),
      I3 => \dataI_reg[2][20]\,
      I4 => \^bottomr_out_reg[23]_0\(12),
      I5 => \^partialfftsizebit_reg[1]\,
      O => \topR_out_reg[22]_0\
    );
\dataI[2][23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0F000"
    )
        port map (
      I0 => \^topr_out_reg[23]_1\(23),
      I1 => \dataI_reg[2][23]\,
      I2 => \dataI_reg[2][20]\,
      I3 => \^bottomr_out_reg[23]_0\(13),
      I4 => \^partialfftsizebit_reg[1]\,
      O => \topR_out_reg[23]_0\
    );
\dataI[2][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[2][2]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topr_out_reg[23]_1\(2),
      I3 => \dataI_reg[2][20]\,
      I4 => \but2I_out[2]_11\(2),
      I5 => \^partialfftsizebit_reg[1]\,
      O => \topR_out_reg[2]_0\
    );
\dataI[2][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABFB"
    )
        port map (
      I0 => \dataI_reg[2][3]\,
      I1 => \^bottomr_out_reg[23]_0\(1),
      I2 => \^partialfftsizebit_reg[1]\,
      I3 => \dataQ_reg[2][22]\,
      I4 => \^topr_out_reg[23]_1\(3),
      O => \bottomR_out_reg[3]_0\
    );
\dataI[2][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[2][4]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topr_out_reg[23]_1\(4),
      I3 => \dataI_reg[2][20]\,
      I4 => \^bottomr_out_reg[23]_0\(2),
      I5 => \^partialfftsizebit_reg[1]\,
      O => \topR_out_reg[4]_0\
    );
\dataI[2][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0F000"
    )
        port map (
      I0 => \^topr_out_reg[23]_1\(5),
      I1 => \dataI_reg[2][23]\,
      I2 => \dataI_reg[2][20]\,
      I3 => \^bottomr_out_reg[23]_0\(3),
      I4 => \^partialfftsizebit_reg[1]\,
      O => \topR_out_reg[5]_0\
    );
\dataI[2][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[2][6]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topr_out_reg[23]_1\(6),
      I3 => \dataI_reg[2][20]\,
      I4 => \but2I_out[2]_11\(6),
      I5 => \^partialfftsizebit_reg[1]\,
      O => \topR_out_reg[6]_0\
    );
\dataI[2][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[2][7]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topr_out_reg[23]_1\(7),
      I3 => \dataI_reg[2][20]\,
      I4 => \^bottomr_out_reg[23]_0\(4),
      I5 => \^partialfftsizebit_reg[1]\,
      O => \topR_out_reg[7]_0\
    );
\dataI[2][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[2][8]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topr_out_reg[23]_1\(8),
      I3 => \dataI_reg[2][20]\,
      I4 => \but2I_out[2]_11\(8),
      I5 => \^partialfftsizebit_reg[1]\,
      O => \topR_out_reg[8]_0\
    );
\dataI[2][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[2][9]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topr_out_reg[23]_1\(9),
      I3 => \dataI_reg[2][20]\,
      I4 => \but2I_out[2]_11\(9),
      I5 => \^partialfftsizebit_reg[1]\,
      O => \topR_out_reg[9]_0\
    );
\dataI[5][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAACC00EEAACC0F"
    )
        port map (
      I0 => \but2I_out[2]_11\(12),
      I1 => \dataI_reg[5][21]\(5),
      I2 => \dataI_reg[5][12]\,
      I3 => \dataI_reg[5][14]\(0),
      I4 => \dataI_reg[5][21]_1\,
      I5 => \dataQ_reg[5][1]_0\,
      O => \bottomR_out_reg[12]_1\
    );
\dataI[5][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAACC00EEAACC0F"
    )
        port map (
      I0 => \but2I_out[2]_11\(14),
      I1 => \dataI_reg[5][21]\(6),
      I2 => \dataI_reg[5][14]_0\,
      I3 => \dataI_reg[5][14]\(0),
      I4 => \dataI_reg[5][21]_1\,
      I5 => \dataQ_reg[5][1]_0\,
      O => \bottomR_out_reg[14]_1\
    );
\dataI[5][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80DD8080"
    )
        port map (
      I0 => \dataQ_reg[6][2]\,
      I1 => \dataI[5][18]_i_2_n_0\,
      I2 => \but2I_reg[2][20]\,
      I3 => \dataI_reg[5][20]\,
      I4 => dataI(42),
      I5 => \dataI_reg[5][18]\,
      O => D(2)
    );
\dataI[5][18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \dataI[5][18]_i_4_n_0\,
      I1 => \dataI_reg[6][23]_1\,
      I2 => \dataQ_reg[5][1]_0\,
      I3 => topR_out(16),
      O => \dataI[5][18]_i_2_n_0\
    );
\dataI[5][18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \dataQ_reg[6][2]_0\,
      I1 => \but2I_out[2]_11\(18),
      I2 => \dataI_reg[5][21]\(7),
      I3 => \dataI_reg[5][14]\(0),
      O => \dataI[5][18]_i_4_n_0\
    );
\dataI[5][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80DD8080"
    )
        port map (
      I0 => \dataQ_reg[6][2]\,
      I1 => \dataI[5][19]_i_2_n_0\,
      I2 => \but2I_reg[2][20]\,
      I3 => \dataI_reg[5][20]\,
      I4 => dataI(43),
      I5 => \dataI_reg[5][19]\,
      O => D(3)
    );
\dataI[5][19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \dataI[5][19]_i_4_n_0\,
      I1 => \dataI_reg[6][23]_1\,
      I2 => \dataQ_reg[5][1]_0\,
      I3 => topR_out(17),
      O => \dataI[5][19]_i_2_n_0\
    );
\dataI[5][19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \dataQ_reg[6][2]_0\,
      I1 => \but2I_out[2]_11\(19),
      I2 => \dataI_reg[5][21]\(8),
      I3 => \dataI_reg[5][14]\(0),
      O => \dataI[5][19]_i_4_n_0\
    );
\dataI[5][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80DD8080"
    )
        port map (
      I0 => \dataQ_reg[6][2]\,
      I1 => \dataI[5][1]_i_2_n_0\,
      I2 => \but2I_reg[2][20]\,
      I3 => \dataI_reg[5][20]\,
      I4 => dataI(25),
      I5 => \dataI_reg[5][1]\,
      O => D(0)
    );
\dataI[5][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \dataI[5][1]_i_4_n_0\,
      I1 => \dataI_reg[6][23]_1\,
      I2 => \dataQ_reg[5][1]_0\,
      I3 => topR_out(1),
      O => \dataI[5][1]_i_2_n_0\
    );
\dataI[5][1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \dataQ_reg[6][2]_0\,
      I1 => \but2I_out[2]_11\(1),
      I2 => \dataI_reg[5][21]\(0),
      I3 => \dataI_reg[5][14]\(0),
      O => \dataI[5][1]_i_4_n_0\
    );
\dataI[5][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8D880D00"
    )
        port map (
      I0 => \dataQ_reg[6][2]\,
      I1 => \dataI[5][20]_i_2_n_0\,
      I2 => \dataI_reg[5][20]\,
      I3 => dataI(44),
      I4 => \but2I_reg[2][20]\,
      I5 => \dataI_reg[5][20]_0\,
      O => D(4)
    );
\dataI[5][20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \dataI[5][20]_i_4_n_0\,
      I1 => \dataI_reg[6][23]_1\,
      I2 => \dataQ_reg[5][1]_0\,
      I3 => topR_out(18),
      O => \dataI[5][20]_i_2_n_0\
    );
\dataI[5][20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \dataQ_reg[6][2]_0\,
      I1 => \but2I_out[2]_11\(20),
      I2 => \dataI_reg[5][21]\(9),
      I3 => \dataI_reg[5][14]\(0),
      O => \dataI[5][20]_i_4_n_0\
    );
\dataI[5][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAACC00EEAACC0F"
    )
        port map (
      I0 => \^bottomr_out_reg[23]_0\(11),
      I1 => \dataI_reg[5][21]\(10),
      I2 => \dataI_reg[5][21]_0\,
      I3 => \dataI_reg[5][14]\(0),
      I4 => \dataI_reg[5][21]_1\,
      I5 => \dataQ_reg[5][1]_0\,
      O => \bottomR_out_reg[21]_0\
    );
\dataI[5][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80DD8080"
    )
        port map (
      I0 => \dataQ_reg[6][2]\,
      I1 => \dataI[5][2]_i_2_n_0\,
      I2 => \but2I_reg[2][20]\,
      I3 => \dataI_reg[5][20]\,
      I4 => dataI(26),
      I5 => \dataI_reg[5][2]\,
      O => D(1)
    );
\dataI[5][2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \dataI[5][2]_i_4_n_0\,
      I1 => \dataI_reg[6][23]_1\,
      I2 => \dataQ_reg[5][1]_0\,
      I3 => topR_out(2),
      O => \dataI[5][2]_i_2_n_0\
    );
\dataI[5][2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \dataQ_reg[6][2]_0\,
      I1 => \but2I_out[2]_11\(2),
      I2 => \dataI_reg[5][21]\(1),
      I3 => \dataI_reg[5][14]\(0),
      O => \dataI[5][2]_i_4_n_0\
    );
\dataI[5][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \dataQ_reg[6][2]_0\,
      I1 => \but2I_out[2]_11\(6),
      I2 => \dataI_reg[5][14]\(0),
      I3 => \dataI_reg[5][21]\(2),
      O => \bottomR_out_reg[6]_1\
    );
\dataI[5][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAACC00EEAACC0F"
    )
        port map (
      I0 => \but2I_out[2]_11\(8),
      I1 => \dataI_reg[5][21]\(3),
      I2 => \dataI_reg[5][8]\,
      I3 => \dataI_reg[5][14]\(0),
      I4 => \dataI_reg[5][21]_1\,
      I5 => \dataQ_reg[5][1]_0\,
      O => \bottomR_out_reg[8]_0\
    );
\dataI[5][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAACC00EEAACC0F"
    )
        port map (
      I0 => \but2I_out[2]_11\(9),
      I1 => \dataI_reg[5][21]\(4),
      I2 => \dataI_reg[5][9]\,
      I3 => \dataI_reg[5][14]\(0),
      I4 => \dataQ_reg[6][2]_0\,
      I5 => \dataQ_reg[5][1]_0\,
      O => \bottomR_out_reg[9]_0\
    );
\dataI[6][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataI_reg[6][0]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \^bottomr_out_reg[23]_0\(0),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topR_out(0),
      O => \bottomR_out_reg[0]_0\
    );
\dataI[6][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataI_reg[6][10]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \^bottomr_out_reg[23]_0\(5),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topR_out(9),
      O => \bottomR_out_reg[10]_0\
    );
\dataI[6][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[6][11]_i_2_n_0\,
      I1 => \dataI_reg[5][20]\,
      I2 => dataI(11),
      I3 => \dataQ_reg[6][2]\,
      I4 => \dataI_reg[6][11]\,
      I5 => \dataQ_reg[6][1]_0\,
      O => \dataI_reg[6][23]\(5)
    );
\dataI[6][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC88C088C088C088"
    )
        port map (
      I0 => dataI(11),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataI[6][11]_i_4_n_0\,
      I3 => \dataI_reg[6][23]_1\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topR_out(10),
      O => \dataI[6][11]_i_2_n_0\
    );
\dataI[6][11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \^bottomr_out_reg[23]_0\(6),
      I1 => \dataI_reg[6][22]_0\,
      I2 => \dataI_reg[5][20]\,
      I3 => dataI(11),
      I4 => \dataQ_reg[6][2]_0\,
      O => \dataI[6][11]_i_4_n_0\
    );
\dataI[6][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataI_reg[6][12]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \but2I_out[2]_11\(12),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topR_out(11),
      O => \bottomR_out_reg[12]_0\
    );
\dataI[6][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[6][14]_i_2_n_0\,
      I1 => \dataI_reg[5][20]\,
      I2 => dataI(14),
      I3 => \dataQ_reg[6][2]\,
      I4 => \dataI_reg[6][14]\,
      I5 => \dataQ_reg[6][1]_0\,
      O => \dataI_reg[6][23]\(6)
    );
\dataI[6][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC88C088C088C088"
    )
        port map (
      I0 => dataI(14),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataI[6][14]_i_4_n_0\,
      I3 => \dataI_reg[6][23]_1\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topR_out(12),
      O => \dataI[6][14]_i_2_n_0\
    );
\dataI[6][14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \but2I_out[2]_11\(14),
      I1 => \dataI_reg[6][22]_0\,
      I2 => \dataI_reg[5][20]\,
      I3 => dataI(14),
      I4 => \dataQ_reg[6][2]_0\,
      O => \dataI[6][14]_i_4_n_0\
    );
\dataI[6][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataI_reg[6][15]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \^bottomr_out_reg[23]_0\(8),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topR_out(13),
      O => \bottomR_out_reg[15]_0\
    );
\dataI[6][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataI_reg[6][16]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \^bottomr_out_reg[23]_0\(9),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topR_out(14),
      O => \bottomR_out_reg[16]_0\
    );
\dataI[6][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[6][17]_i_2_n_0\,
      I1 => \dataI_reg[5][20]\,
      I2 => dataI(17),
      I3 => \dataQ_reg[6][2]\,
      I4 => \dataI_reg[6][17]\,
      I5 => \dataQ_reg[6][1]_0\,
      O => \dataI_reg[6][23]\(7)
    );
\dataI[6][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC88C088C088C088"
    )
        port map (
      I0 => dataI(17),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataI[6][17]_i_4_n_0\,
      I3 => \dataI_reg[6][23]_1\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topR_out(15),
      O => \dataI[6][17]_i_2_n_0\
    );
\dataI[6][17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \^bottomr_out_reg[23]_0\(10),
      I1 => \dataI_reg[6][22]_0\,
      I2 => \dataI_reg[5][20]\,
      I3 => dataI(17),
      I4 => \dataQ_reg[6][2]_0\,
      O => \dataI[6][17]_i_4_n_0\
    );
\dataI[6][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[6][18]_i_2_n_0\,
      I1 => \dataI_reg[5][20]\,
      I2 => dataI(18),
      I3 => \dataQ_reg[6][2]\,
      I4 => \dataI_reg[6][18]\,
      I5 => \dataQ_reg[6][1]_0\,
      O => \dataI_reg[6][23]\(8)
    );
\dataI[6][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC88C088C088C088"
    )
        port map (
      I0 => dataI(18),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataI[6][18]_i_4_n_0\,
      I3 => \dataI_reg[6][23]_1\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topR_out(16),
      O => \dataI[6][18]_i_2_n_0\
    );
\dataI[6][18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \but2I_out[2]_11\(18),
      I1 => \dataI_reg[6][22]_0\,
      I2 => \dataI_reg[5][20]\,
      I3 => dataI(18),
      I4 => \dataQ_reg[6][2]_0\,
      O => \dataI[6][18]_i_4_n_0\
    );
\dataI[6][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataI_reg[6][19]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \but2I_out[2]_11\(19),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topR_out(17),
      O => \bottomR_out_reg[19]_0\
    );
\dataI[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[6][1]_i_2_n_0\,
      I1 => \dataI_reg[5][20]\,
      I2 => dataI(1),
      I3 => \dataQ_reg[6][2]\,
      I4 => \dataI_reg[6][1]\,
      I5 => \dataQ_reg[6][1]_0\,
      O => \dataI_reg[6][23]\(0)
    );
\dataI[6][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC88C088C088C088"
    )
        port map (
      I0 => dataI(1),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataI[6][1]_i_4_n_0\,
      I3 => \dataI_reg[6][23]_1\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topR_out(1),
      O => \dataI[6][1]_i_2_n_0\
    );
\dataI[6][1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \but2I_out[2]_11\(1),
      I1 => \dataI_reg[6][22]_0\,
      I2 => \dataI_reg[5][20]\,
      I3 => dataI(1),
      I4 => \dataQ_reg[6][2]_0\,
      O => \dataI[6][1]_i_4_n_0\
    );
\dataI[6][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[6][20]_i_2_n_0\,
      I1 => \dataI_reg[5][20]\,
      I2 => dataI(20),
      I3 => \dataQ_reg[6][2]\,
      I4 => \dataI_reg[6][20]\,
      I5 => \dataQ_reg[6][1]_0\,
      O => \dataI_reg[6][23]\(9)
    );
\dataI[6][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC88C088C088C088"
    )
        port map (
      I0 => dataI(20),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataI[6][20]_i_4_n_0\,
      I3 => \dataI_reg[6][23]_1\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topR_out(18),
      O => \dataI[6][20]_i_2_n_0\
    );
\dataI[6][20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \but2I_out[2]_11\(20),
      I1 => \dataI_reg[6][22]_0\,
      I2 => \dataI_reg[5][20]\,
      I3 => dataI(20),
      I4 => \dataQ_reg[6][2]_0\,
      O => \dataI[6][20]_i_4_n_0\
    );
\dataI[6][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataI_reg[6][22]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \^bottomr_out_reg[23]_0\(12),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topR_out(19),
      O => \bottomR_out_reg[22]_0\
    );
\dataI[6][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAFEFFAEAA"
    )
        port map (
      I0 => \dataI[6][23]_i_2_n_0\,
      I1 => \dataI_reg[6][23]_0\,
      I2 => \dataQ_reg[6][1]_0\,
      I3 => \dataI_reg[5][20]\,
      I4 => dataI(23),
      I5 => \dataQ_reg[6][2]\,
      O => \dataI_reg[6][23]\(10)
    );
\dataI[6][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC8888000C8888"
    )
        port map (
      I0 => dataI(23),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataQ_reg[6][2]_0\,
      I3 => \dataI[6][23]_i_5_n_0\,
      I4 => \dataI_reg[6][23]_1\,
      I5 => topR_out(20),
      O => \dataI[6][23]_i_2_n_0\
    );
\dataI[6][23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BF"
    )
        port map (
      I0 => \dataI_reg[5][20]\,
      I1 => dataI(23),
      I2 => \dataI_reg[6][22]_0\,
      I3 => \^bottomr_out_reg[23]_0\(13),
      O => \dataI[6][23]_i_5_n_0\
    );
\dataI[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAFEFFAEAA"
    )
        port map (
      I0 => \dataI[6][2]_i_2_n_0\,
      I1 => \dataI_reg[6][2]\,
      I2 => \dataQ_reg[6][1]_0\,
      I3 => \dataI_reg[5][20]\,
      I4 => dataI(2),
      I5 => \dataQ_reg[6][2]\,
      O => \dataI_reg[6][23]\(1)
    );
\dataI[6][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC8888000C8888"
    )
        port map (
      I0 => dataI(2),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataQ_reg[6][2]_0\,
      I3 => \dataI[6][2]_i_4_n_0\,
      I4 => \dataI_reg[6][23]_1\,
      I5 => topR_out(2),
      O => \dataI[6][2]_i_2_n_0\
    );
\dataI[6][2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BF"
    )
        port map (
      I0 => \dataI_reg[5][20]\,
      I1 => dataI(2),
      I2 => \dataI_reg[6][22]_0\,
      I3 => \but2I_out[2]_11\(2),
      O => \dataI[6][2]_i_4_n_0\
    );
\dataI[6][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataI_reg[6][4]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \^bottomr_out_reg[23]_0\(2),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topR_out(3),
      O => \bottomR_out_reg[4]_0\
    );
\dataI[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAFEFFAEAA"
    )
        port map (
      I0 => \dataI[6][5]_i_2_n_0\,
      I1 => \dataI_reg[6][5]\,
      I2 => \dataQ_reg[6][1]_0\,
      I3 => \dataI_reg[5][20]\,
      I4 => dataI(5),
      I5 => \dataQ_reg[6][2]\,
      O => \dataI_reg[6][23]\(2)
    );
\dataI[6][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC8888000C8888"
    )
        port map (
      I0 => dataI(5),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataQ_reg[6][2]_0\,
      I3 => \dataI[6][5]_i_4_n_0\,
      I4 => \dataI_reg[6][23]_1\,
      I5 => topR_out(4),
      O => \dataI[6][5]_i_2_n_0\
    );
\dataI[6][5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BF"
    )
        port map (
      I0 => \dataI_reg[5][20]\,
      I1 => dataI(5),
      I2 => \dataI_reg[6][22]_0\,
      I3 => \^bottomr_out_reg[23]_0\(3),
      O => \dataI[6][5]_i_4_n_0\
    );
\dataI[6][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataI_reg[6][6]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \but2I_out[2]_11\(6),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topR_out(5),
      O => \bottomR_out_reg[6]_0\
    );
\dataI[6][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataI_reg[6][7]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \^bottomr_out_reg[23]_0\(4),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topR_out(6),
      O => \bottomR_out_reg[7]_0\
    );
\dataI[6][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataI[6][8]_i_2_n_0\,
      I1 => \dataI_reg[5][20]\,
      I2 => dataI(8),
      I3 => \dataQ_reg[6][2]\,
      I4 => \dataI_reg[6][8]\,
      I5 => \dataQ_reg[6][1]_0\,
      O => \dataI_reg[6][23]\(3)
    );
\dataI[6][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC88C088C088C088"
    )
        port map (
      I0 => dataI(8),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataI[6][8]_i_4_n_0\,
      I3 => \dataI_reg[6][23]_1\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topR_out(7),
      O => \dataI[6][8]_i_2_n_0\
    );
\dataI[6][8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \but2I_out[2]_11\(8),
      I1 => \dataI_reg[6][22]_0\,
      I2 => \dataI_reg[5][20]\,
      I3 => dataI(8),
      I4 => \dataQ_reg[6][2]_0\,
      O => \dataI[6][8]_i_4_n_0\
    );
\dataI[6][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAFEFFAEAA"
    )
        port map (
      I0 => \dataI[6][9]_i_2_n_0\,
      I1 => \dataI_reg[6][9]\,
      I2 => \dataQ_reg[6][1]_0\,
      I3 => \dataI_reg[5][20]\,
      I4 => dataI(9),
      I5 => \dataQ_reg[6][2]\,
      O => \dataI_reg[6][23]\(4)
    );
\dataI[6][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC8888000C8888"
    )
        port map (
      I0 => dataI(9),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataQ_reg[6][2]_0\,
      I3 => \dataI[6][9]_i_4_n_0\,
      I4 => \dataI_reg[6][23]_1\,
      I5 => topR_out(8),
      O => \dataI[6][9]_i_2_n_0\
    );
\dataI[6][9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BF"
    )
        port map (
      I0 => \dataI_reg[5][20]\,
      I1 => dataI(9),
      I2 => \dataI_reg[6][22]_0\,
      I3 => \but2I_out[2]_11\(9),
      O => \dataI[6][9]_i_4_n_0\
    );
\dataQ[2][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[2][0]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topi_out_reg[23]_0\(0),
      I3 => \dataI_reg[2][20]\,
      I4 => \^bottomi_out_reg[23]_0\(0),
      I5 => \dataQ_reg[2][23]_0\,
      O => \topI_out_reg[0]_0\
    );
\dataQ[2][10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A808"
    )
        port map (
      I0 => \dataI_reg[2][20]\,
      I1 => \but2Q_out[2]_12\(10),
      I2 => \dataQ_reg[2][23]_0\,
      I3 => \dataQ_reg[2][14]\,
      I4 => \^topi_out_reg[23]_0\(10),
      O => \bottomI_out_reg[10]_1\
    );
\dataQ[2][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[2][11]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topi_out_reg[23]_0\(11),
      I3 => \dataI_reg[2][20]\,
      I4 => \^bottomi_out_reg[23]_0\(8),
      I5 => \dataQ_reg[2][23]_0\,
      O => \topI_out_reg[11]_0\
    );
\dataQ[2][12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0F000"
    )
        port map (
      I0 => \^topi_out_reg[23]_0\(12),
      I1 => \dataI_reg[2][23]\,
      I2 => \dataI_reg[2][20]\,
      I3 => \^bottomi_out_reg[23]_0\(9),
      I4 => \dataQ_reg[2][23]_0\,
      O => \topI_out_reg[12]_0\
    );
\dataQ[2][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[2][13]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topi_out_reg[23]_0\(13),
      I3 => \dataI_reg[2][20]\,
      I4 => \but2Q_out[2]_12\(13),
      I5 => \dataQ_reg[2][23]_0\,
      O => \topI_out_reg[13]_0\
    );
\dataQ[2][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAC0000"
    )
        port map (
      I0 => \^topi_out_reg[23]_0\(14),
      I1 => \but2Q_out[2]_12\(14),
      I2 => \but2Q_reg[2][21]\,
      I3 => \dataQ_reg[2][14]\,
      I4 => \dataQ_reg[2][14]_0\,
      I5 => \dataQ_reg[2][14]_1\,
      O => \topI_out_reg[14]_0\(0)
    );
\dataQ[2][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[2][15]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topi_out_reg[23]_0\(15),
      I3 => \dataI_reg[2][20]\,
      I4 => \^bottomi_out_reg[23]_0\(10),
      I5 => \dataQ_reg[2][23]_0\,
      O => \topI_out_reg[15]_0\
    );
\dataQ[2][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[2][16]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topi_out_reg[23]_0\(16),
      I3 => \dataI_reg[2][20]\,
      I4 => \but2Q_out[2]_12\(16),
      I5 => \dataQ_reg[2][23]_0\,
      O => \topI_out_reg[16]_0\
    );
\dataQ[2][17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1F0FFF"
    )
        port map (
      I0 => \^topi_out_reg[23]_0\(17),
      I1 => \dataI_reg[2][23]\,
      I2 => \dataI_reg[2][20]\,
      I3 => \but2Q_out[2]_12\(17),
      I4 => \dataQ_reg[2][23]_0\,
      O => \topI_out_reg[17]_0\
    );
\dataQ[2][18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A808"
    )
        port map (
      I0 => \dataI_reg[2][20]\,
      I1 => \^bottomi_out_reg[23]_0\(11),
      I2 => \dataQ_reg[2][23]_0\,
      I3 => \dataQ_reg[2][14]\,
      I4 => \^topi_out_reg[23]_0\(18),
      O => \bottomI_out_reg[18]_0\
    );
\dataQ[2][19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0F000"
    )
        port map (
      I0 => \^topi_out_reg[23]_0\(19),
      I1 => \dataI_reg[2][23]\,
      I2 => \dataI_reg[2][20]\,
      I3 => \but2Q_out[2]_12\(19),
      I4 => \dataQ_reg[2][23]_0\,
      O => \topI_out_reg[19]_0\
    );
\dataQ[2][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[2][1]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topi_out_reg[23]_0\(1),
      I3 => \dataI_reg[2][20]\,
      I4 => \but2Q_out[2]_12\(1),
      I5 => \dataQ_reg[2][23]_0\,
      O => \topI_out_reg[1]_0\
    );
\dataQ[2][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[2][20]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topi_out_reg[23]_0\(20),
      I3 => \dataI_reg[2][20]\,
      I4 => \but2Q_out[2]_12\(20),
      I5 => \dataQ_reg[2][23]_0\,
      O => \topI_out_reg[20]_0\
    );
\dataQ[2][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[2][21]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topi_out_reg[23]_0\(21),
      I3 => \dataI_reg[2][20]\,
      I4 => \but2Q_out[2]_12\(21),
      I5 => \dataQ_reg[2][23]_0\,
      O => \topI_out_reg[21]_0\
    );
\dataQ[2][22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF111D"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(12),
      I1 => \dataQ_reg[2][23]_0\,
      I2 => \dataQ_reg[2][22]\,
      I3 => \^topi_out_reg[23]_0\(22),
      I4 => \dataQ_reg[2][22]_0\,
      O => \bottomI_out_reg[22]_0\
    );
\dataQ[2][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[2][23]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topi_out_reg[23]_0\(23),
      I3 => \dataI_reg[2][20]\,
      I4 => \^bottomi_out_reg[23]_0\(13),
      I5 => \dataQ_reg[2][23]_0\,
      O => \topI_out_reg[23]_1\
    );
\dataQ[2][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[2][2]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topi_out_reg[23]_0\(2),
      I3 => \dataI_reg[2][20]\,
      I4 => \but2Q_out[2]_12\(2),
      I5 => \dataQ_reg[2][23]_0\,
      O => \topI_out_reg[2]_0\
    );
\dataQ[2][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[2][3]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topi_out_reg[23]_0\(3),
      I3 => \dataI_reg[2][20]\,
      I4 => \^bottomi_out_reg[23]_0\(1),
      I5 => \dataQ_reg[2][23]_0\,
      O => \topI_out_reg[3]_0\
    );
\dataQ[2][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[2][4]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topi_out_reg[23]_0\(4),
      I3 => \dataI_reg[2][20]\,
      I4 => \^bottomi_out_reg[23]_0\(2),
      I5 => \dataQ_reg[2][23]_0\,
      O => \topI_out_reg[4]_0\
    );
\dataQ[2][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[2][5]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topi_out_reg[23]_0\(5),
      I3 => \dataI_reg[2][20]\,
      I4 => \^bottomi_out_reg[23]_0\(3),
      I5 => \dataQ_reg[2][23]_0\,
      O => \topI_out_reg[5]_0\
    );
\dataQ[2][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[2][6]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topi_out_reg[23]_0\(6),
      I3 => \dataI_reg[2][20]\,
      I4 => \^bottomi_out_reg[23]_0\(4),
      I5 => \dataQ_reg[2][23]_0\,
      O => \topI_out_reg[6]_0\
    );
\dataQ[2][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABFB"
    )
        port map (
      I0 => \dataQ_reg[2][7]\,
      I1 => \^bottomi_out_reg[23]_0\(5),
      I2 => \dataQ_reg[2][23]_0\,
      I3 => \dataQ_reg[2][14]\,
      I4 => \^topi_out_reg[23]_0\(7),
      O => \bottomI_out_reg[7]_0\
    );
\dataQ[2][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"575757F7"
    )
        port map (
      I0 => \dataQ_reg[2][8]\,
      I1 => \^bottomi_out_reg[23]_0\(6),
      I2 => \dataQ_reg[2][23]_0\,
      I3 => \dataQ_reg[2][14]\,
      I4 => \^topi_out_reg[23]_0\(8),
      O => \bottomI_out_reg[8]_0\
    );
\dataQ[2][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[2][9]\,
      I1 => \dataI_reg[2][23]\,
      I2 => \^topi_out_reg[23]_0\(9),
      I3 => \dataI_reg[2][20]\,
      I4 => \^bottomi_out_reg[23]_0\(7),
      I5 => \dataQ_reg[2][23]_0\,
      O => \topI_out_reg[9]_0\
    );
\dataQ[5][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80DD8080"
    )
        port map (
      I0 => \dataQ_reg[6][2]\,
      I1 => \dataQ[5][10]_i_2_n_0\,
      I2 => \but2Q_reg[2][21]\,
      I3 => \dataI_reg[5][20]\,
      I4 => dataQ(34),
      I5 => \dataQ_reg[5][10]\,
      O => \dataQ_reg[5][21]\(1)
    );
\dataQ[5][10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \dataQ[5][10]_i_4_n_0\,
      I1 => \dataI_reg[6][23]_1\,
      I2 => \dataQ_reg[5][1]_0\,
      I3 => topI_out(6),
      O => \dataQ[5][10]_i_2_n_0\
    );
\dataQ[5][10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \dataQ_reg[6][2]_0\,
      I1 => \but2Q_out[2]_12\(10),
      I2 => \dataQ[5][21]_i_2_0\(4),
      I3 => \dataI_reg[5][14]\(0),
      O => \dataQ[5][10]_i_4_n_0\
    );
\dataQ[5][13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \dataQ_reg[6][2]_0\,
      I1 => \but2Q_out[2]_12\(13),
      I2 => \dataI_reg[5][14]\(0),
      I3 => \dataQ[5][21]_i_2_0\(5),
      O => \bottomI_out_reg[13]_0\
    );
\dataQ[5][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80DD8080"
    )
        port map (
      I0 => \dataQ_reg[6][2]\,
      I1 => \dataQ[5][14]_i_2_n_0\,
      I2 => \but2Q_reg[2][21]\,
      I3 => \dataI_reg[5][20]\,
      I4 => dataQ(38),
      I5 => \dataQ_reg[5][14]\,
      O => \dataQ_reg[5][21]\(2)
    );
\dataQ[5][14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \dataQ[5][14]_i_4_n_0\,
      I1 => \dataI_reg[6][23]_1\,
      I2 => \dataQ_reg[5][1]_0\,
      I3 => topI_out(10),
      O => \dataQ[5][14]_i_2_n_0\
    );
\dataQ[5][14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \dataQ_reg[6][2]_0\,
      I1 => \but2Q_out[2]_12\(14),
      I2 => \dataQ[5][21]_i_2_0\(6),
      I3 => \dataI_reg[5][14]\(0),
      O => \dataQ[5][14]_i_4_n_0\
    );
\dataQ[5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80DD8080"
    )
        port map (
      I0 => \dataQ_reg[6][2]\,
      I1 => \dataQ[5][16]_i_2_n_0\,
      I2 => \but2Q_reg[2][21]\,
      I3 => \dataI_reg[5][20]\,
      I4 => dataQ(40),
      I5 => \dataQ_reg[5][16]\,
      O => \dataQ_reg[5][21]\(3)
    );
\dataQ[5][16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \dataQ[5][16]_i_4_n_0\,
      I1 => \dataI_reg[6][23]_1\,
      I2 => \dataQ_reg[5][1]_0\,
      I3 => topI_out(11),
      O => \dataQ[5][16]_i_2_n_0\
    );
\dataQ[5][16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \dataQ_reg[6][2]_0\,
      I1 => \but2Q_out[2]_12\(16),
      I2 => \dataQ[5][21]_i_2_0\(7),
      I3 => \dataI_reg[5][14]\(0),
      O => \dataQ[5][16]_i_4_n_0\
    );
\dataQ[5][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAACC00EEAACC0F"
    )
        port map (
      I0 => \but2Q_out[2]_12\(17),
      I1 => \dataQ[5][21]_i_2_0\(8),
      I2 => \dataQ_reg[5][17]\,
      I3 => \dataI_reg[5][14]\(0),
      I4 => \dataI_reg[5][21]_1\,
      I5 => \dataQ_reg[5][1]_0\,
      O => \bottomI_out_reg[17]_1\
    );
\dataQ[5][19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \dataQ_reg[6][2]_0\,
      I1 => \but2Q_out[2]_12\(19),
      I2 => \dataI_reg[5][14]\(0),
      I3 => \dataQ[5][21]_i_2_0\(9),
      O => \bottomI_out_reg[19]_1\
    );
\dataQ[5][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAACC00EEAACC0F"
    )
        port map (
      I0 => \but2Q_out[2]_12\(1),
      I1 => \dataQ[5][21]_i_2_0\(0),
      I2 => \dataQ_reg[5][1]\,
      I3 => \dataI_reg[5][14]\(0),
      I4 => \dataQ_reg[6][2]_0\,
      I5 => \dataQ_reg[5][1]_0\,
      O => \bottomI_out_reg[1]_0\
    );
\dataQ[5][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAACC00EEAACC0F"
    )
        port map (
      I0 => \but2Q_out[2]_12\(20),
      I1 => \dataQ[5][21]_i_2_0\(10),
      I2 => \dataQ_reg[5][20]\,
      I3 => \dataI_reg[5][14]\(0),
      I4 => \dataI_reg[5][21]_1\,
      I5 => \dataQ_reg[5][1]_0\,
      O => \bottomI_out_reg[20]_1\
    );
\dataQ[5][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80DD8080"
    )
        port map (
      I0 => \dataQ_reg[6][2]\,
      I1 => \dataQ[5][21]_i_2_n_0\,
      I2 => \but2Q_reg[2][21]\,
      I3 => \dataI_reg[5][20]\,
      I4 => dataQ(45),
      I5 => \dataQ_reg[5][21]_0\,
      O => \dataQ_reg[5][21]\(4)
    );
\dataQ[5][21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \dataQ[5][21]_i_4_n_0\,
      I1 => \dataI_reg[6][23]_1\,
      I2 => \dataQ_reg[5][1]_0\,
      I3 => topI_out(16),
      O => \dataQ[5][21]_i_2_n_0\
    );
\dataQ[5][21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \dataQ_reg[6][2]_0\,
      I1 => \but2Q_out[2]_12\(21),
      I2 => \dataQ[5][21]_i_2_0\(11),
      I3 => \dataI_reg[5][14]\(0),
      O => \dataQ[5][21]_i_4_n_0\
    );
\dataQ[5][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \dataQ_reg[6][2]_0\,
      I1 => \but2Q_out[2]_12\(2),
      I2 => \dataI_reg[5][14]\(0),
      I3 => \dataQ[5][21]_i_2_0\(1),
      O => \bottomI_out_reg[2]_0\
    );
\dataQ[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80DD8080"
    )
        port map (
      I0 => \dataQ_reg[6][2]\,
      I1 => \dataQ[5][3]_i_2_n_0\,
      I2 => \but2Q_reg[2][21]\,
      I3 => \dataI_reg[5][20]\,
      I4 => dataQ(27),
      I5 => \dataQ_reg[5][3]\,
      O => \dataQ_reg[5][21]\(0)
    );
\dataQ[5][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \dataQ[5][3]_i_4_n_0\,
      I1 => \dataI_reg[6][23]_1\,
      I2 => \dataQ_reg[5][1]_0\,
      I3 => topI_out(3),
      O => \dataQ[5][3]_i_2_n_0\
    );
\dataQ[5][3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \dataQ_reg[6][2]_0\,
      I1 => \^bottomi_out_reg[23]_0\(1),
      I2 => \dataQ[5][21]_i_2_0\(2),
      I3 => \dataI_reg[5][14]\(0),
      O => \dataQ[5][3]_i_4_n_0\
    );
\dataQ[5][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAACC00EEAACC0F"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(3),
      I1 => \dataQ[5][21]_i_2_0\(3),
      I2 => \dataQ_reg[5][5]\,
      I3 => \dataI_reg[5][14]\(0),
      I4 => \dataQ_reg[6][2]_0\,
      I5 => \dataQ_reg[5][1]_0\,
      O => \bottomI_out_reg[5]_0\
    );
\dataQ[6][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataQ_reg[6][0]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \^bottomi_out_reg[23]_0\(0),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topI_out(0),
      O => \bottomI_out_reg[0]_0\
    );
\dataQ[6][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataQ_reg[6][10]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \but2Q_out[2]_12\(10),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topI_out(6),
      O => \bottomI_out_reg[10]_0\
    );
\dataQ[6][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataQ_reg[6][11]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \^bottomi_out_reg[23]_0\(8),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topI_out(7),
      O => \bottomI_out_reg[11]_0\
    );
\dataQ[6][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAFEFFAEAA"
    )
        port map (
      I0 => \dataQ[6][12]_i_2_n_0\,
      I1 => \dataQ_reg[6][12]\,
      I2 => \dataQ_reg[6][1]_0\,
      I3 => \dataI_reg[5][20]\,
      I4 => dataQ(12),
      I5 => \dataQ_reg[6][2]\,
      O => \dataQ_reg[6][22]\(3)
    );
\dataQ[6][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC8888000C8888"
    )
        port map (
      I0 => dataQ(12),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataQ_reg[6][2]_0\,
      I3 => \dataQ[6][12]_i_4_n_0\,
      I4 => \dataI_reg[6][23]_1\,
      I5 => topI_out(8),
      O => \dataQ[6][12]_i_2_n_0\
    );
\dataQ[6][12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BF"
    )
        port map (
      I0 => \dataI_reg[5][20]\,
      I1 => dataQ(12),
      I2 => \dataI_reg[6][22]_0\,
      I3 => \^bottomi_out_reg[23]_0\(9),
      O => \dataQ[6][12]_i_4_n_0\
    );
\dataQ[6][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[6][13]_i_2_n_0\,
      I1 => \dataI_reg[5][20]\,
      I2 => dataQ(13),
      I3 => \dataQ_reg[6][2]\,
      I4 => \dataQ_reg[6][13]\,
      I5 => \dataQ_reg[6][1]_0\,
      O => \dataQ_reg[6][22]\(4)
    );
\dataQ[6][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC88C088C088C088"
    )
        port map (
      I0 => dataQ(13),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataQ[6][13]_i_4_n_0\,
      I3 => \dataI_reg[6][23]_1\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topI_out(9),
      O => \dataQ[6][13]_i_2_n_0\
    );
\dataQ[6][13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \but2Q_out[2]_12\(13),
      I1 => \dataI_reg[6][22]_0\,
      I2 => \dataI_reg[5][20]\,
      I3 => dataQ(13),
      I4 => \dataQ_reg[6][2]_0\,
      O => \dataQ[6][13]_i_4_n_0\
    );
\dataQ[6][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataQ_reg[6][14]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \but2Q_out[2]_12\(14),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topI_out(10),
      O => \bottomI_out_reg[14]_0\
    );
\dataQ[6][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataQ_reg[6][16]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \but2Q_out[2]_12\(16),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topI_out(11),
      O => \bottomI_out_reg[16]_0\
    );
\dataQ[6][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataQ_reg[6][17]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \but2Q_out[2]_12\(17),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topI_out(12),
      O => \bottomI_out_reg[17]_0\
    );
\dataQ[6][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAFEFFAEAA"
    )
        port map (
      I0 => \dataQ[6][18]_i_2_n_0\,
      I1 => \dataQ_reg[6][18]\,
      I2 => \dataQ_reg[6][1]_0\,
      I3 => \dataI_reg[5][20]\,
      I4 => dataQ(18),
      I5 => \dataQ_reg[6][2]\,
      O => \dataQ_reg[6][22]\(5)
    );
\dataQ[6][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC8888000C8888"
    )
        port map (
      I0 => dataQ(18),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataQ_reg[6][2]_0\,
      I3 => \dataQ[6][18]_i_4_n_0\,
      I4 => \dataI_reg[6][23]_1\,
      I5 => topI_out(13),
      O => \dataQ[6][18]_i_2_n_0\
    );
\dataQ[6][18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BF"
    )
        port map (
      I0 => \dataI_reg[5][20]\,
      I1 => dataQ(18),
      I2 => \dataI_reg[6][22]_0\,
      I3 => \^bottomi_out_reg[23]_0\(11),
      O => \dataQ[6][18]_i_4_n_0\
    );
\dataQ[6][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataQ_reg[6][19]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \but2Q_out[2]_12\(19),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topI_out(14),
      O => \bottomI_out_reg[19]_0\
    );
\dataQ[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAFEFFAEAA"
    )
        port map (
      I0 => \dataQ[6][1]_i_2_n_0\,
      I1 => \dataQ_reg[6][1]\,
      I2 => \dataQ_reg[6][1]_0\,
      I3 => \dataI_reg[5][20]\,
      I4 => dataQ(1),
      I5 => \dataQ_reg[6][2]\,
      O => \dataQ_reg[6][22]\(0)
    );
\dataQ[6][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC8888000C8888"
    )
        port map (
      I0 => dataQ(1),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataQ_reg[6][2]_0\,
      I3 => \dataQ[6][1]_i_4_n_0\,
      I4 => \dataI_reg[6][23]_1\,
      I5 => topI_out(1),
      O => \dataQ[6][1]_i_2_n_0\
    );
\dataQ[6][1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BF"
    )
        port map (
      I0 => \dataI_reg[5][20]\,
      I1 => dataQ(1),
      I2 => \dataI_reg[6][22]_0\,
      I3 => \but2Q_out[2]_12\(1),
      O => \dataQ[6][1]_i_4_n_0\
    );
\dataQ[6][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataQ_reg[6][20]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \but2Q_out[2]_12\(20),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topI_out(15),
      O => \bottomI_out_reg[20]_0\
    );
\dataQ[6][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAFEFFAEAA"
    )
        port map (
      I0 => \dataQ[6][21]_i_2_n_0\,
      I1 => \dataQ_reg[6][21]\,
      I2 => \dataQ_reg[6][1]_0\,
      I3 => \dataI_reg[5][20]\,
      I4 => dataQ(21),
      I5 => \dataQ_reg[6][2]\,
      O => \dataQ_reg[6][22]\(6)
    );
\dataQ[6][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC8888000C8888"
    )
        port map (
      I0 => dataQ(21),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataQ_reg[6][2]_0\,
      I3 => \dataQ[6][21]_i_4_n_0\,
      I4 => \dataI_reg[6][23]_1\,
      I5 => topI_out(16),
      O => \dataQ[6][21]_i_2_n_0\
    );
\dataQ[6][21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BF"
    )
        port map (
      I0 => \dataI_reg[5][20]\,
      I1 => dataQ(21),
      I2 => \dataI_reg[6][22]_0\,
      I3 => \but2Q_out[2]_12\(21),
      O => \dataQ[6][21]_i_4_n_0\
    );
\dataQ[6][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAFEFFAEAA"
    )
        port map (
      I0 => \dataQ[6][22]_i_2_n_0\,
      I1 => \dataQ_reg[6][22]_0\,
      I2 => \dataQ_reg[6][1]_0\,
      I3 => \dataI_reg[5][20]\,
      I4 => dataQ(22),
      I5 => \dataQ_reg[6][2]\,
      O => \dataQ_reg[6][22]\(7)
    );
\dataQ[6][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC8888000C8888"
    )
        port map (
      I0 => dataQ(22),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataQ_reg[6][2]_0\,
      I3 => \dataQ[6][22]_i_4_n_0\,
      I4 => \dataI_reg[6][23]_1\,
      I5 => topI_out(17),
      O => \dataQ[6][22]_i_2_n_0\
    );
\dataQ[6][22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BF"
    )
        port map (
      I0 => \dataI_reg[5][20]\,
      I1 => dataQ(22),
      I2 => \dataI_reg[6][22]_0\,
      I3 => \^bottomi_out_reg[23]_0\(12),
      O => \dataQ[6][22]_i_4_n_0\
    );
\dataQ[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[6][2]_i_2_n_0\,
      I1 => \dataI_reg[5][20]\,
      I2 => dataQ(2),
      I3 => \dataQ_reg[6][2]\,
      I4 => \dataQ_reg[6][2]_1\,
      I5 => \dataQ_reg[6][1]_0\,
      O => \dataQ_reg[6][22]\(1)
    );
\dataQ[6][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC88C088C088C088"
    )
        port map (
      I0 => dataQ(2),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataQ[6][2]_i_4_n_0\,
      I3 => \dataI_reg[6][23]_1\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topI_out(2),
      O => \dataQ[6][2]_i_2_n_0\
    );
\dataQ[6][2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \but2Q_out[2]_12\(2),
      I1 => \dataI_reg[6][22]_0\,
      I2 => \dataI_reg[5][20]\,
      I3 => dataQ(2),
      I4 => \dataQ_reg[6][2]_0\,
      O => \dataQ[6][2]_i_4_n_0\
    );
\dataQ[6][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \dataQ_reg[6][6]\,
      I1 => \dataI_reg[6][22]_0\,
      I2 => \^bottomi_out_reg[23]_0\(4),
      I3 => \dataI_reg[2][20]\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topI_out(4),
      O => \bottomI_out_reg[6]_0\
    );
\dataQ[6][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAFAEEFEAABA"
    )
        port map (
      I0 => \dataQ[6][8]_i_2_n_0\,
      I1 => \dataI_reg[5][20]\,
      I2 => dataQ(8),
      I3 => \dataQ_reg[6][2]\,
      I4 => \dataQ_reg[6][8]\,
      I5 => \dataQ_reg[6][1]_0\,
      O => \dataQ_reg[6][22]\(2)
    );
\dataQ[6][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC88C088C088C088"
    )
        port map (
      I0 => dataQ(8),
      I1 => \dataQ_reg[6][2]\,
      I2 => \dataQ[6][8]_i_4_n_0\,
      I3 => \dataI_reg[6][23]_1\,
      I4 => \dataQ_reg[6][2]_0\,
      I5 => topI_out(5),
      O => \dataQ[6][8]_i_2_n_0\
    );
\dataQ[6][8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \^bottomi_out_reg[23]_0\(6),
      I1 => \dataI_reg[6][22]_0\,
      I2 => \dataI_reg[5][20]\,
      I3 => dataQ(8),
      I4 => \dataQ_reg[6][2]_0\,
      O => \dataQ[6][8]_i_4_n_0\
    );
mul: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul_3
     port map (
      A(1) => A(0),
      A(0) => twiddleI(0),
      CEA1 => CEA1,
      D(23) => mul_n_59,
      D(22) => mul_n_60,
      D(21) => mul_n_61,
      D(20) => mul_n_62,
      D(19) => mul_n_63,
      D(18) => mul_n_64,
      D(17) => mul_n_65,
      D(16) => mul_n_66,
      D(15) => mul_n_67,
      D(14) => mul_n_68,
      D(13) => mul_n_69,
      D(12) => mul_n_70,
      D(11) => mul_n_71,
      D(10) => mul_n_72,
      D(9) => mul_n_73,
      D(8) => mul_n_74,
      D(7) => mul_n_75,
      D(6) => mul_n_76,
      D(5) => mul_n_77,
      D(4) => mul_n_78,
      D(3) => mul_n_79,
      D(2) => mul_n_80,
      D(1) => mul_n_81,
      D(0) => mul_n_82,
      DI(0) => mul2R(10),
      E(0) => mul_n_49,
      O98(23) => mul_n_83,
      O98(22) => mul_n_84,
      O98(21) => mul_n_85,
      O98(20) => mul_n_86,
      O98(19) => mul_n_87,
      O98(18) => mul_n_88,
      O98(17) => mul_n_89,
      O98(16) => mul_n_90,
      O98(15) => mul_n_91,
      O98(14) => mul_n_92,
      O98(13) => mul_n_93,
      O98(12) => mul_n_94,
      O98(11) => mul_n_95,
      O98(10) => mul_n_96,
      O98(9) => mul_n_97,
      O98(8) => mul_n_98,
      O98(7) => mul_n_99,
      O98(6) => mul_n_100,
      O98(5) => mul_n_101,
      O98(4) => mul_n_102,
      O98(3) => mul_n_103,
      O98(2) => mul_n_104,
      O98(1) => mul_n_105,
      O98(0) => mul_n_106,
      Q(1) => \^mul2i\(0),
      Q(0) => mul2R(9),
      S(2 downto 0) => S(2 downto 0),
      \aMinusB_carry__1_0\(23) => \mul1R_reg_n_0_[23]\,
      \aMinusB_carry__1_0\(22) => \mul1R_reg_n_0_[22]\,
      \aMinusB_carry__1_0\(21) => \mul1R_reg_n_0_[21]\,
      \aMinusB_carry__1_0\(20) => \mul1R_reg_n_0_[20]\,
      \aMinusB_carry__1_0\(19) => \mul1R_reg_n_0_[19]\,
      \aMinusB_carry__1_0\(18) => \mul1R_reg_n_0_[18]\,
      \aMinusB_carry__1_0\(17) => \mul1R_reg_n_0_[17]\,
      \aMinusB_carry__1_0\(16) => \mul1R_reg_n_0_[16]\,
      \aMinusB_carry__1_0\(15) => \mul1R_reg_n_0_[15]\,
      \aMinusB_carry__1_0\(14) => \mul1R_reg_n_0_[14]\,
      \aMinusB_carry__1_0\(13) => \mul1R_reg_n_0_[13]\,
      \aMinusB_carry__1_0\(12) => \mul1R_reg_n_0_[12]\,
      \aMinusB_carry__1_0\(11) => \mul1R_reg_n_0_[11]\,
      \aMinusB_carry__1_0\(10) => \mul1R_reg_n_0_[10]\,
      \aMinusB_carry__1_0\(9) => \mul1R_reg_n_0_[9]\,
      \aMinusB_carry__1_0\(8) => \mul1R_reg_n_0_[8]\,
      \aMinusB_carry__1_0\(7) => \mul1R_reg_n_0_[7]\,
      \aMinusB_carry__1_0\(6) => \mul1R_reg_n_0_[6]\,
      \aMinusB_carry__1_0\(5) => \mul1R_reg_n_0_[5]\,
      \aMinusB_carry__1_0\(4) => \mul1R_reg_n_0_[4]\,
      \aMinusB_carry__1_0\(3) => \mul1R_reg_n_0_[3]\,
      \aMinusB_carry__1_0\(2) => \mul1R_reg_n_0_[2]\,
      \aMinusB_carry__1_0\(1) => \mul1R_reg_n_0_[1]\,
      \aMinusB_carry__1_0\(0) => \mul1R_reg_n_0_[0]\,
      \aMinusB_carry__1_1\(23) => \mul1I_reg_n_0_[23]\,
      \aMinusB_carry__1_1\(22) => \mul1I_reg_n_0_[22]\,
      \aMinusB_carry__1_1\(21) => \mul1I_reg_n_0_[21]\,
      \aMinusB_carry__1_1\(20) => \mul1I_reg_n_0_[20]\,
      \aMinusB_carry__1_1\(19) => \mul1I_reg_n_0_[19]\,
      \aMinusB_carry__1_1\(18) => \mul1I_reg_n_0_[18]\,
      \aMinusB_carry__1_1\(17) => \mul1I_reg_n_0_[17]\,
      \aMinusB_carry__1_1\(16) => \mul1I_reg_n_0_[16]\,
      \aMinusB_carry__1_1\(15) => \mul1I_reg_n_0_[15]\,
      \aMinusB_carry__1_1\(14) => \mul1I_reg_n_0_[14]\,
      \aMinusB_carry__1_1\(13) => \mul1I_reg_n_0_[13]\,
      \aMinusB_carry__1_1\(12) => \mul1I_reg_n_0_[12]\,
      \aMinusB_carry__1_1\(11) => \mul1I_reg_n_0_[11]\,
      \aMinusB_carry__1_1\(10) => \mul1I_reg_n_0_[10]\,
      \aMinusB_carry__1_1\(9) => \mul1I_reg_n_0_[9]\,
      \aMinusB_carry__1_1\(8) => \mul1I_reg_n_0_[8]\,
      \aMinusB_carry__1_1\(7) => \mul1I_reg_n_0_[7]\,
      \aMinusB_carry__1_1\(6) => \mul1I_reg_n_0_[6]\,
      \aMinusB_carry__1_1\(5) => \mul1I_reg_n_0_[5]\,
      \aMinusB_carry__1_1\(4) => \mul1I_reg_n_0_[4]\,
      \aMinusB_carry__1_1\(3) => \mul1I_reg_n_0_[3]\,
      \aMinusB_carry__1_1\(2) => \mul1I_reg_n_0_[2]\,
      \aMinusB_carry__1_1\(1) => \mul1I_reg_n_0_[1]\,
      \aMinusB_carry__1_1\(0) => \mul1I_reg_n_0_[0]\,
      \bottomI_out[23]_i_9__1_0\(23) => mul_n_131,
      \bottomI_out[23]_i_9__1_0\(22) => mul_n_132,
      \bottomI_out[23]_i_9__1_0\(21) => mul_n_133,
      \bottomI_out[23]_i_9__1_0\(20) => mul_n_134,
      \bottomI_out[23]_i_9__1_0\(19) => mul_n_135,
      \bottomI_out[23]_i_9__1_0\(18) => mul_n_136,
      \bottomI_out[23]_i_9__1_0\(17) => mul_n_137,
      \bottomI_out[23]_i_9__1_0\(16) => mul_n_138,
      \bottomI_out[23]_i_9__1_0\(15) => mul_n_139,
      \bottomI_out[23]_i_9__1_0\(14) => mul_n_140,
      \bottomI_out[23]_i_9__1_0\(13) => mul_n_141,
      \bottomI_out[23]_i_9__1_0\(12) => mul_n_142,
      \bottomI_out[23]_i_9__1_0\(11) => mul_n_143,
      \bottomI_out[23]_i_9__1_0\(10) => mul_n_144,
      \bottomI_out[23]_i_9__1_0\(9) => mul_n_145,
      \bottomI_out[23]_i_9__1_0\(8) => mul_n_146,
      \bottomI_out[23]_i_9__1_0\(7) => mul_n_147,
      \bottomI_out[23]_i_9__1_0\(6) => mul_n_148,
      \bottomI_out[23]_i_9__1_0\(5) => mul_n_149,
      \bottomI_out[23]_i_9__1_0\(4) => mul_n_150,
      \bottomI_out[23]_i_9__1_0\(3) => mul_n_151,
      \bottomI_out[23]_i_9__1_0\(2) => mul_n_152,
      \bottomI_out[23]_i_9__1_0\(1) => mul_n_153,
      \bottomI_out[23]_i_9__1_0\(0) => mul_n_154,
      \bottomI_out_reg[23]_i_10__1_0\(23 downto 0) => tempI(23 downto 0),
      \bottomR_out_reg[23]_i_18__0_0\(23 downto 0) => tempR(23 downto 0),
      \but2I_reg[2][20]\ => \but2I_reg[2][20]\,
      \but2I_reg[2][7]\ => \but2I_reg[2][7]\,
      \but2Q_reg[2][21]\ => \but2Q_reg[2][21]\,
      \but2Q_reg[2][23]\ => \but2Q_reg[2][23]\,
      \but2Q_reg[2][23]_0\ => \but2Q_reg[2][23]_0\,
      \cPlusDtimesB0_i_2__0\(0) => \cPlusDtimesB0_i_2__0\(0),
      \cPlusDtimesB0_i_2__2\(0) => Q(0),
      dataI(71 downto 0) => dataI(71 downto 0),
      \dataI_reg[5][23]\(23 downto 0) => \dataI_reg[5][23]\(23 downto 0),
      dataQ(71 downto 0) => dataQ(71 downto 0),
      \dataQ_reg[5][23]\(23 downto 0) => \dataQ_reg[5][23]\(23 downto 0),
      \mul2I_reg[22]\(2 downto 0) => \mul2I_reg[22]_0\(2 downto 0),
      mulPreviousReady => mulPreviousReady,
      mulReady => mulReady,
      mulStart => mulStart,
      mulStart_reg => mul_n_58,
      \out\(23) => mul_n_107,
      \out\(22) => mul_n_108,
      \out\(21) => mul_n_109,
      \out\(20) => mul_n_110,
      \out\(19) => mul_n_111,
      \out\(18) => mul_n_112,
      \out\(17) => mul_n_113,
      \out\(16) => mul_n_114,
      \out\(15) => mul_n_115,
      \out\(14) => mul_n_116,
      \out\(13) => mul_n_117,
      \out\(12) => mul_n_118,
      \out\(11) => mul_n_119,
      \out\(10) => mul_n_120,
      \out\(9) => mul_n_121,
      \out\(8) => mul_n_122,
      \out\(7) => mul_n_123,
      \out\(6) => mul_n_124,
      \out\(5) => mul_n_125,
      \out\(4) => mul_n_126,
      \out\(3) => mul_n_127,
      \out\(2) => mul_n_128,
      \out\(1) => mul_n_129,
      \out\(0) => mul_n_130,
      \partialFftSizeBit__0\(1 downto 0) => \partialFftSizeBit__0\(1 downto 0),
      \partialFftSizeBit_reg[1]\ => \^partialfftsizebit_reg[1]\,
      \partialFftSizeBit_reg[1]_0\ => \partialFftSizeBit_reg[1]_0\,
      ready01_out => ready01_out,
      s00_axi_aclk => s00_axi_aclk,
      \topI_out_reg[23]\(23 downto 0) => \tempI_reg[23]_0\(23 downto 0),
      \topR_out_reg[23]\(23 downto 0) => \tempR_reg[23]_0\(23 downto 0)
    );
\mul1I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(0),
      Q => \mul1I_reg_n_0_[0]\,
      R => '0'
    );
\mul1I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(10),
      Q => \mul1I_reg_n_0_[10]\,
      R => '0'
    );
\mul1I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(11),
      Q => \mul1I_reg_n_0_[11]\,
      R => '0'
    );
\mul1I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(12),
      Q => \mul1I_reg_n_0_[12]\,
      R => '0'
    );
\mul1I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(13),
      Q => \mul1I_reg_n_0_[13]\,
      R => '0'
    );
\mul1I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(14),
      Q => \mul1I_reg_n_0_[14]\,
      R => '0'
    );
\mul1I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(15),
      Q => \mul1I_reg_n_0_[15]\,
      R => '0'
    );
\mul1I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(16),
      Q => \mul1I_reg_n_0_[16]\,
      R => '0'
    );
\mul1I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(17),
      Q => \mul1I_reg_n_0_[17]\,
      R => '0'
    );
\mul1I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(18),
      Q => \mul1I_reg_n_0_[18]\,
      R => '0'
    );
\mul1I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(19),
      Q => \mul1I_reg_n_0_[19]\,
      R => '0'
    );
\mul1I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(1),
      Q => \mul1I_reg_n_0_[1]\,
      R => '0'
    );
\mul1I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(20),
      Q => \mul1I_reg_n_0_[20]\,
      R => '0'
    );
\mul1I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(21),
      Q => \mul1I_reg_n_0_[21]\,
      R => '0'
    );
\mul1I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(22),
      Q => \mul1I_reg_n_0_[22]\,
      R => '0'
    );
\mul1I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(23),
      Q => \mul1I_reg_n_0_[23]\,
      R => '0'
    );
\mul1I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(2),
      Q => \mul1I_reg_n_0_[2]\,
      R => '0'
    );
\mul1I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(3),
      Q => \mul1I_reg_n_0_[3]\,
      R => '0'
    );
\mul1I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(4),
      Q => \mul1I_reg_n_0_[4]\,
      R => '0'
    );
\mul1I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(5),
      Q => \mul1I_reg_n_0_[5]\,
      R => '0'
    );
\mul1I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(6),
      Q => \mul1I_reg_n_0_[6]\,
      R => '0'
    );
\mul1I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(7),
      Q => \mul1I_reg_n_0_[7]\,
      R => '0'
    );
\mul1I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(8),
      Q => \mul1I_reg_n_0_[8]\,
      R => '0'
    );
\mul1I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(9),
      Q => \mul1I_reg_n_0_[9]\,
      R => '0'
    );
\mul1R_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(0),
      Q => \mul1R_reg_n_0_[0]\,
      R => '0'
    );
\mul1R_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(10),
      Q => \mul1R_reg_n_0_[10]\,
      R => '0'
    );
\mul1R_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(11),
      Q => \mul1R_reg_n_0_[11]\,
      R => '0'
    );
\mul1R_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(12),
      Q => \mul1R_reg_n_0_[12]\,
      R => '0'
    );
\mul1R_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(13),
      Q => \mul1R_reg_n_0_[13]\,
      R => '0'
    );
\mul1R_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(14),
      Q => \mul1R_reg_n_0_[14]\,
      R => '0'
    );
\mul1R_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(15),
      Q => \mul1R_reg_n_0_[15]\,
      R => '0'
    );
\mul1R_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(16),
      Q => \mul1R_reg_n_0_[16]\,
      R => '0'
    );
\mul1R_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(17),
      Q => \mul1R_reg_n_0_[17]\,
      R => '0'
    );
\mul1R_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(18),
      Q => \mul1R_reg_n_0_[18]\,
      R => '0'
    );
\mul1R_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(19),
      Q => \mul1R_reg_n_0_[19]\,
      R => '0'
    );
\mul1R_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(1),
      Q => \mul1R_reg_n_0_[1]\,
      R => '0'
    );
\mul1R_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(20),
      Q => \mul1R_reg_n_0_[20]\,
      R => '0'
    );
\mul1R_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(21),
      Q => \mul1R_reg_n_0_[21]\,
      R => '0'
    );
\mul1R_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(22),
      Q => \mul1R_reg_n_0_[22]\,
      R => '0'
    );
\mul1R_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(23),
      Q => \mul1R_reg_n_0_[23]\,
      R => '0'
    );
\mul1R_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(2),
      Q => \mul1R_reg_n_0_[2]\,
      R => '0'
    );
\mul1R_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(3),
      Q => \mul1R_reg_n_0_[3]\,
      R => '0'
    );
\mul1R_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(4),
      Q => \mul1R_reg_n_0_[4]\,
      R => '0'
    );
\mul1R_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(5),
      Q => \mul1R_reg_n_0_[5]\,
      R => '0'
    );
\mul1R_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(6),
      Q => \mul1R_reg_n_0_[6]\,
      R => '0'
    );
\mul1R_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(7),
      Q => \mul1R_reg_n_0_[7]\,
      R => '0'
    );
\mul1R_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(8),
      Q => \mul1R_reg_n_0_[8]\,
      R => '0'
    );
\mul1R_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(9),
      Q => \mul1R_reg_n_0_[9]\,
      R => '0'
    );
\mul2I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => A(0),
      Q => \^mul2i\(0),
      R => '0'
    );
\mul2R_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => twiddleR(0),
      Q => mul2R(10),
      R => '0'
    );
\mul2R_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => twiddleI(0),
      Q => mul2R(9),
      R => '0'
    );
mulPreviousReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mulReady,
      Q => mulPreviousReady,
      R => '0'
    );
mulStart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mul_n_58,
      Q => mulStart,
      R => '0'
    );
\tempI_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(0),
      Q => tempI(0),
      R => '0'
    );
\tempI_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(10),
      Q => tempI(10),
      R => '0'
    );
\tempI_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(11),
      Q => tempI(11),
      R => '0'
    );
\tempI_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(12),
      Q => tempI(12),
      R => '0'
    );
\tempI_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(13),
      Q => tempI(13),
      R => '0'
    );
\tempI_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(14),
      Q => tempI(14),
      R => '0'
    );
\tempI_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(15),
      Q => tempI(15),
      R => '0'
    );
\tempI_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(16),
      Q => tempI(16),
      R => '0'
    );
\tempI_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(17),
      Q => tempI(17),
      R => '0'
    );
\tempI_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(18),
      Q => tempI(18),
      R => '0'
    );
\tempI_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(19),
      Q => tempI(19),
      R => '0'
    );
\tempI_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(1),
      Q => tempI(1),
      R => '0'
    );
\tempI_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(20),
      Q => tempI(20),
      R => '0'
    );
\tempI_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(21),
      Q => tempI(21),
      R => '0'
    );
\tempI_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(22),
      Q => tempI(22),
      R => '0'
    );
\tempI_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(23),
      Q => tempI(23),
      R => '0'
    );
\tempI_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(2),
      Q => tempI(2),
      R => '0'
    );
\tempI_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(3),
      Q => tempI(3),
      R => '0'
    );
\tempI_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(4),
      Q => tempI(4),
      R => '0'
    );
\tempI_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(5),
      Q => tempI(5),
      R => '0'
    );
\tempI_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(6),
      Q => tempI(6),
      R => '0'
    );
\tempI_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(7),
      Q => tempI(7),
      R => '0'
    );
\tempI_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(8),
      Q => tempI(8),
      R => '0'
    );
\tempI_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(9),
      Q => tempI(9),
      R => '0'
    );
\tempR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(0),
      Q => tempR(0),
      R => '0'
    );
\tempR_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(10),
      Q => tempR(10),
      R => '0'
    );
\tempR_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(11),
      Q => tempR(11),
      R => '0'
    );
\tempR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(12),
      Q => tempR(12),
      R => '0'
    );
\tempR_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(13),
      Q => tempR(13),
      R => '0'
    );
\tempR_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(14),
      Q => tempR(14),
      R => '0'
    );
\tempR_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(15),
      Q => tempR(15),
      R => '0'
    );
\tempR_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(16),
      Q => tempR(16),
      R => '0'
    );
\tempR_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(17),
      Q => tempR(17),
      R => '0'
    );
\tempR_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(18),
      Q => tempR(18),
      R => '0'
    );
\tempR_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(19),
      Q => tempR(19),
      R => '0'
    );
\tempR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(1),
      Q => tempR(1),
      R => '0'
    );
\tempR_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(20),
      Q => tempR(20),
      R => '0'
    );
\tempR_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(21),
      Q => tempR(21),
      R => '0'
    );
\tempR_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(22),
      Q => tempR(22),
      R => '0'
    );
\tempR_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(23),
      Q => tempR(23),
      R => '0'
    );
\tempR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(2),
      Q => tempR(2),
      R => '0'
    );
\tempR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(3),
      Q => tempR(3),
      R => '0'
    );
\tempR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(4),
      Q => tempR(4),
      R => '0'
    );
\tempR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(5),
      Q => tempR(5),
      R => '0'
    );
\tempR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(6),
      Q => tempR(6),
      R => '0'
    );
\tempR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(7),
      Q => tempR(7),
      R => '0'
    );
\tempR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(8),
      Q => tempR(8),
      R => '0'
    );
\tempR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(9),
      Q => tempR(9),
      R => '0'
    );
\topI_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_106,
      Q => \^topi_out_reg[23]_0\(0),
      R => '0'
    );
\topI_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_96,
      Q => \^topi_out_reg[23]_0\(10),
      R => '0'
    );
\topI_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_95,
      Q => \^topi_out_reg[23]_0\(11),
      R => '0'
    );
\topI_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_94,
      Q => \^topi_out_reg[23]_0\(12),
      R => '0'
    );
\topI_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_93,
      Q => \^topi_out_reg[23]_0\(13),
      R => '0'
    );
\topI_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_92,
      Q => \^topi_out_reg[23]_0\(14),
      R => '0'
    );
\topI_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_91,
      Q => \^topi_out_reg[23]_0\(15),
      R => '0'
    );
\topI_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_90,
      Q => \^topi_out_reg[23]_0\(16),
      R => '0'
    );
\topI_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_89,
      Q => \^topi_out_reg[23]_0\(17),
      R => '0'
    );
\topI_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_88,
      Q => \^topi_out_reg[23]_0\(18),
      R => '0'
    );
\topI_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_87,
      Q => \^topi_out_reg[23]_0\(19),
      R => '0'
    );
\topI_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_105,
      Q => \^topi_out_reg[23]_0\(1),
      R => '0'
    );
\topI_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_86,
      Q => \^topi_out_reg[23]_0\(20),
      R => '0'
    );
\topI_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_85,
      Q => \^topi_out_reg[23]_0\(21),
      R => '0'
    );
\topI_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_84,
      Q => \^topi_out_reg[23]_0\(22),
      R => '0'
    );
\topI_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_83,
      Q => \^topi_out_reg[23]_0\(23),
      R => '0'
    );
\topI_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_104,
      Q => \^topi_out_reg[23]_0\(2),
      R => '0'
    );
\topI_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_103,
      Q => \^topi_out_reg[23]_0\(3),
      R => '0'
    );
\topI_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_102,
      Q => \^topi_out_reg[23]_0\(4),
      R => '0'
    );
\topI_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_101,
      Q => \^topi_out_reg[23]_0\(5),
      R => '0'
    );
\topI_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_100,
      Q => \^topi_out_reg[23]_0\(6),
      R => '0'
    );
\topI_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_99,
      Q => \^topi_out_reg[23]_0\(7),
      R => '0'
    );
\topI_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_98,
      Q => \^topi_out_reg[23]_0\(8),
      R => '0'
    );
\topI_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_97,
      Q => \^topi_out_reg[23]_0\(9),
      R => '0'
    );
\topR_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_82,
      Q => \^topr_out_reg[23]_1\(0),
      R => '0'
    );
\topR_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_72,
      Q => \^topr_out_reg[23]_1\(10),
      R => '0'
    );
\topR_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_71,
      Q => \^topr_out_reg[23]_1\(11),
      R => '0'
    );
\topR_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_70,
      Q => \^topr_out_reg[23]_1\(12),
      R => '0'
    );
\topR_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_69,
      Q => \^topr_out_reg[23]_1\(13),
      R => '0'
    );
\topR_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_68,
      Q => \^topr_out_reg[23]_1\(14),
      R => '0'
    );
\topR_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_67,
      Q => \^topr_out_reg[23]_1\(15),
      R => '0'
    );
\topR_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_66,
      Q => \^topr_out_reg[23]_1\(16),
      R => '0'
    );
\topR_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_65,
      Q => \^topr_out_reg[23]_1\(17),
      R => '0'
    );
\topR_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_64,
      Q => \^topr_out_reg[23]_1\(18),
      R => '0'
    );
\topR_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_63,
      Q => \^topr_out_reg[23]_1\(19),
      R => '0'
    );
\topR_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_81,
      Q => \^topr_out_reg[23]_1\(1),
      R => '0'
    );
\topR_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_62,
      Q => \^topr_out_reg[23]_1\(20),
      R => '0'
    );
\topR_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_61,
      Q => \^topr_out_reg[23]_1\(21),
      R => '0'
    );
\topR_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_60,
      Q => \^topr_out_reg[23]_1\(22),
      R => '0'
    );
\topR_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_59,
      Q => \^topr_out_reg[23]_1\(23),
      R => '0'
    );
\topR_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_80,
      Q => \^topr_out_reg[23]_1\(2),
      R => '0'
    );
\topR_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_79,
      Q => \^topr_out_reg[23]_1\(3),
      R => '0'
    );
\topR_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_78,
      Q => \^topr_out_reg[23]_1\(4),
      R => '0'
    );
\topR_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_77,
      Q => \^topr_out_reg[23]_1\(5),
      R => '0'
    );
\topR_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_76,
      Q => \^topr_out_reg[23]_1\(6),
      R => '0'
    );
\topR_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_75,
      Q => \^topr_out_reg[23]_1\(7),
      R => '0'
    );
\topR_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_74,
      Q => \^topr_out_reg[23]_1\(8),
      R => '0'
    );
\topR_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_73,
      Q => \^topr_out_reg[23]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly_2 is
  port (
    \topI_out_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \topI_out_reg[12]_0\ : out STD_LOGIC;
    \topI_out_reg[18]_0\ : out STD_LOGIC;
    \topI_out_reg[23]_0\ : out STD_LOGIC;
    \topR_out_reg[0]_0\ : out STD_LOGIC;
    \topR_out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \topR_out_reg[3]_0\ : out STD_LOGIC;
    \topR_out_reg[5]_0\ : out STD_LOGIC;
    \topR_out_reg[7]_0\ : out STD_LOGIC;
    \topR_out_reg[10]_0\ : out STD_LOGIC;
    \topR_out_reg[15]_0\ : out STD_LOGIC;
    \mul2R_reg[22]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \dataI_reg[6][21]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dataI_reg[3][9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dataQ_reg[3][12]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dataI_reg[5][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dataQ_reg[5][19]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \topR_out_reg[23]_1\ : out STD_LOGIC;
    \bottomR_out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \bottomR_out_reg[22]_0\ : out STD_LOGIC;
    \topR_out_reg[21]_0\ : out STD_LOGIC;
    \topR_out_reg[20]_0\ : out STD_LOGIC;
    \bottomR_out_reg[19]_0\ : out STD_LOGIC;
    \topR_out_reg[18]_0\ : out STD_LOGIC;
    \bottomR_out_reg[17]_0\ : out STD_LOGIC;
    \bottomR_out_reg[16]_0\ : out STD_LOGIC;
    \bottomR_out_reg[15]_0\ : out STD_LOGIC;
    \topR_out_reg[14]_0\ : out STD_LOGIC;
    \bottomR_out_reg[13]_0\ : out STD_LOGIC;
    \topR_out_reg[12]_0\ : out STD_LOGIC;
    \bottomR_out_reg[11]_0\ : out STD_LOGIC;
    \bottomR_out_reg[10]_0\ : out STD_LOGIC;
    \bottomR_out_reg[8]_0\ : out STD_LOGIC;
    \bottomR_out_reg[7]_0\ : out STD_LOGIC;
    \bottomR_out_reg[6]_0\ : out STD_LOGIC;
    \bottomR_out_reg[5]_0\ : out STD_LOGIC;
    \bottomR_out_reg[4]_0\ : out STD_LOGIC;
    \topR_out_reg[2]_0\ : out STD_LOGIC;
    \bottomR_out_reg[1]_0\ : out STD_LOGIC;
    \bottomR_out_reg[0]_0\ : out STD_LOGIC;
    \bottomI_out_reg[23]_0\ : out STD_LOGIC;
    \bottomI_out_reg[23]_1\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \topI_out_reg[22]_0\ : out STD_LOGIC;
    \bottomI_out_reg[21]_0\ : out STD_LOGIC;
    \bottomI_out_reg[20]_0\ : out STD_LOGIC;
    \bottomI_out_reg[19]_0\ : out STD_LOGIC;
    \topI_out_reg[18]_1\ : out STD_LOGIC;
    \topI_out_reg[17]_0\ : out STD_LOGIC;
    \bottomI_out_reg[16]_0\ : out STD_LOGIC;
    \bottomI_out_reg[15]_0\ : out STD_LOGIC;
    \bottomI_out_reg[14]_0\ : out STD_LOGIC;
    \bottomI_out_reg[13]_0\ : out STD_LOGIC;
    \bottomI_out_reg[11]_0\ : out STD_LOGIC;
    \topI_out_reg[10]_0\ : out STD_LOGIC;
    \bottomI_out_reg[9]_0\ : out STD_LOGIC;
    \bottomI_out_reg[8]_0\ : out STD_LOGIC;
    \topI_out_reg[7]_0\ : out STD_LOGIC;
    \topI_out_reg[6]_0\ : out STD_LOGIC;
    \bottomI_out_reg[5]_0\ : out STD_LOGIC;
    \bottomI_out_reg[4]_0\ : out STD_LOGIC;
    \topI_out_reg[2]_0\ : out STD_LOGIC;
    \topI_out_reg[1]_0\ : out STD_LOGIC;
    \topI_out_reg[0]_1\ : out STD_LOGIC;
    \topI_out_reg[7]_1\ : out STD_LOGIC;
    \topI_out_reg[9]_0\ : out STD_LOGIC;
    \topI_out_reg[15]_0\ : out STD_LOGIC;
    \topI_out_reg[22]_1\ : out STD_LOGIC;
    \topR_out_reg[13]_0\ : out STD_LOGIC;
    \topR_out_reg[23]_2\ : out STD_LOGIC;
    \topI_out_reg[6]_1\ : out STD_LOGIC;
    \topI_out_reg[8]_0\ : out STD_LOGIC;
    \topI_out_reg[11]_0\ : out STD_LOGIC;
    \topR_out_reg[11]_0\ : out STD_LOGIC;
    \topR_out_reg[16]_0\ : out STD_LOGIC;
    \topR_out_reg[22]_0\ : out STD_LOGIC;
    \dataQ_reg[7][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \partialFftSizeBit_reg[1]\ : out STD_LOGIC;
    \dataI_reg[7][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \partialFftSizeBit_reg[1]_0\ : out STD_LOGIC;
    ready01_out : in STD_LOGIC;
    \dataI_reg[5][6]_0\ : in STD_LOGIC;
    \dataI_reg[3][9]_0\ : in STD_LOGIC;
    mul2I : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dataQ_reg[6][4]\ : in STD_LOGIC;
    \dataQ_reg[6][4]_0\ : in STD_LOGIC;
    \dataQ_reg[6][4]_1\ : in STD_LOGIC;
    dataQ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \dataI_reg[6][3]\ : in STD_LOGIC;
    \dataQ_reg[6][5]\ : in STD_LOGIC;
    \dataQ_reg[6][7]\ : in STD_LOGIC;
    \dataQ_reg[6][9]\ : in STD_LOGIC;
    \dataQ_reg[6][15]\ : in STD_LOGIC;
    \dataQ_reg[6][23]\ : in STD_LOGIC;
    \dataI_reg[6][13]\ : in STD_LOGIC;
    dataI : in STD_LOGIC_VECTOR ( 51 downto 0 );
    \dataI_reg[6][21]_0\ : in STD_LOGIC;
    \dataI_reg[3][9]_1\ : in STD_LOGIC;
    \dataI_reg[3][9]_2\ : in STD_LOGIC;
    \dataI_reg[3][3]\ : in STD_LOGIC;
    \dataQ_reg[3][12]_0\ : in STD_LOGIC;
    \dataQ_reg[3][3]\ : in STD_LOGIC;
    \dataI_reg[5][6]_1\ : in STD_LOGIC;
    \dataI_reg[5][6]_2\ : in STD_LOGIC;
    \dataI_reg[5][6]_3\ : in STD_LOGIC;
    \dataQ_reg[5][19]_0\ : in STD_LOGIC;
    \dataQ_reg[5][13]\ : in STD_LOGIC;
    \dataQ_reg[5][2]\ : in STD_LOGIC;
    \dataI_reg[3][23]\ : in STD_LOGIC;
    \dataI_reg[3][23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataI_reg[3][23]_1\ : in STD_LOGIC;
    \dataQ_reg[3][23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataQ_reg[3][23]_0\ : in STD_LOGIC;
    \dataQ_reg[6][3]\ : in STD_LOGIC;
    \dataI_reg[6][3]_0\ : in STD_LOGIC;
    \dataI_reg[5][6]_4\ : in STD_LOGIC;
    \dataQ_reg[5][19]_1\ : in STD_LOGIC;
    \dataQ_reg[5][13]_0\ : in STD_LOGIC;
    \dataQ_reg[5][2]_0\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dataQ_reg[5][7]\ : in STD_LOGIC;
    \dataQ_reg[6][23]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \dataI_reg[5][23]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \dataI_reg[5][23]_0\ : in STD_LOGIC;
    \dataQ_reg[6][4]_2\ : in STD_LOGIC;
    \dataQ_reg[6][4]_3\ : in STD_LOGIC;
    \dataQ_reg[6][5]_0\ : in STD_LOGIC;
    \dataQ_reg[6][7]_0\ : in STD_LOGIC;
    \dataQ_reg[6][9]_0\ : in STD_LOGIC;
    \dataQ_reg[6][15]_0\ : in STD_LOGIC;
    \dataQ_reg[6][23]_1\ : in STD_LOGIC;
    \dataI_reg[6][13]_0\ : in STD_LOGIC;
    \dataI_reg[6][21]_1\ : in STD_LOGIC;
    \dataQ_reg[6][3]_0\ : in STD_LOGIC;
    \dataI_reg[6][3]_1\ : in STD_LOGIC;
    \but2I_reg[3][23]\ : in STD_LOGIC;
    \partialFftSizeBit__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \mul1I_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \mul1R_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    twiddleI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul2R_reg[22]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CEA1 : in STD_LOGIC;
    \tempR_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \tempI_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly_2 : entity is "butterfly";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^bottomi_out_reg[23]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^bottomr_out_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \but1I_out[3]_13\ : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal \but1Q_out[3]_14\ : STD_LOGIC_VECTOR ( 23 downto 7 );
  signal \dataI[3][3]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[3][9]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[5][6]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[6][13]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[6][21]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[6][3]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[3][12]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[3][3]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[5][13]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[5][19]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[5][2]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[6][15]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[6][23]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[6][3]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[6][4]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[6][5]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[6][7]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[6][9]_i_2_n_0\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[0]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[10]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[11]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[12]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[13]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[14]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[15]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[16]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[17]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[18]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[19]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[1]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[20]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[21]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[22]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[23]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[2]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[3]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[4]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[5]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[6]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[7]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[8]\ : STD_LOGIC;
  signal \mul1I_reg_n_0_[9]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[0]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[10]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[11]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[12]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[13]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[14]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[15]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[16]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[17]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[18]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[19]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[1]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[20]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[21]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[22]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[23]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[2]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[3]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[4]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[5]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[6]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[7]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[8]\ : STD_LOGIC;
  signal \mul1R_reg_n_0_[9]\ : STD_LOGIC;
  signal mul2I_0 : STD_LOGIC_VECTOR ( 22 to 22 );
  signal mul2R : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal \^mul2r_reg[22]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mulPreviousReady : STD_LOGIC;
  signal mulReady : STD_LOGIC;
  signal mulStart : STD_LOGIC;
  signal mul_n_100 : STD_LOGIC;
  signal mul_n_101 : STD_LOGIC;
  signal mul_n_102 : STD_LOGIC;
  signal mul_n_103 : STD_LOGIC;
  signal mul_n_104 : STD_LOGIC;
  signal mul_n_105 : STD_LOGIC;
  signal mul_n_106 : STD_LOGIC;
  signal mul_n_107 : STD_LOGIC;
  signal mul_n_108 : STD_LOGIC;
  signal mul_n_109 : STD_LOGIC;
  signal mul_n_110 : STD_LOGIC;
  signal mul_n_111 : STD_LOGIC;
  signal mul_n_112 : STD_LOGIC;
  signal mul_n_113 : STD_LOGIC;
  signal mul_n_114 : STD_LOGIC;
  signal mul_n_115 : STD_LOGIC;
  signal mul_n_116 : STD_LOGIC;
  signal mul_n_117 : STD_LOGIC;
  signal mul_n_118 : STD_LOGIC;
  signal mul_n_119 : STD_LOGIC;
  signal mul_n_120 : STD_LOGIC;
  signal mul_n_121 : STD_LOGIC;
  signal mul_n_122 : STD_LOGIC;
  signal mul_n_123 : STD_LOGIC;
  signal mul_n_124 : STD_LOGIC;
  signal mul_n_125 : STD_LOGIC;
  signal mul_n_126 : STD_LOGIC;
  signal mul_n_127 : STD_LOGIC;
  signal mul_n_128 : STD_LOGIC;
  signal mul_n_129 : STD_LOGIC;
  signal mul_n_130 : STD_LOGIC;
  signal mul_n_131 : STD_LOGIC;
  signal mul_n_132 : STD_LOGIC;
  signal mul_n_133 : STD_LOGIC;
  signal mul_n_134 : STD_LOGIC;
  signal mul_n_135 : STD_LOGIC;
  signal mul_n_136 : STD_LOGIC;
  signal mul_n_137 : STD_LOGIC;
  signal mul_n_138 : STD_LOGIC;
  signal mul_n_139 : STD_LOGIC;
  signal mul_n_140 : STD_LOGIC;
  signal mul_n_141 : STD_LOGIC;
  signal mul_n_142 : STD_LOGIC;
  signal mul_n_143 : STD_LOGIC;
  signal mul_n_144 : STD_LOGIC;
  signal mul_n_145 : STD_LOGIC;
  signal mul_n_146 : STD_LOGIC;
  signal mul_n_147 : STD_LOGIC;
  signal mul_n_148 : STD_LOGIC;
  signal mul_n_49 : STD_LOGIC;
  signal mul_n_52 : STD_LOGIC;
  signal mul_n_53 : STD_LOGIC;
  signal mul_n_54 : STD_LOGIC;
  signal mul_n_55 : STD_LOGIC;
  signal mul_n_56 : STD_LOGIC;
  signal mul_n_57 : STD_LOGIC;
  signal mul_n_58 : STD_LOGIC;
  signal mul_n_59 : STD_LOGIC;
  signal mul_n_60 : STD_LOGIC;
  signal mul_n_61 : STD_LOGIC;
  signal mul_n_62 : STD_LOGIC;
  signal mul_n_63 : STD_LOGIC;
  signal mul_n_64 : STD_LOGIC;
  signal mul_n_65 : STD_LOGIC;
  signal mul_n_66 : STD_LOGIC;
  signal mul_n_67 : STD_LOGIC;
  signal mul_n_68 : STD_LOGIC;
  signal mul_n_69 : STD_LOGIC;
  signal mul_n_70 : STD_LOGIC;
  signal mul_n_71 : STD_LOGIC;
  signal mul_n_72 : STD_LOGIC;
  signal mul_n_73 : STD_LOGIC;
  signal mul_n_74 : STD_LOGIC;
  signal mul_n_75 : STD_LOGIC;
  signal mul_n_76 : STD_LOGIC;
  signal mul_n_77 : STD_LOGIC;
  signal mul_n_78 : STD_LOGIC;
  signal mul_n_79 : STD_LOGIC;
  signal mul_n_80 : STD_LOGIC;
  signal mul_n_81 : STD_LOGIC;
  signal mul_n_82 : STD_LOGIC;
  signal mul_n_83 : STD_LOGIC;
  signal mul_n_84 : STD_LOGIC;
  signal mul_n_85 : STD_LOGIC;
  signal mul_n_86 : STD_LOGIC;
  signal mul_n_87 : STD_LOGIC;
  signal mul_n_88 : STD_LOGIC;
  signal mul_n_89 : STD_LOGIC;
  signal mul_n_90 : STD_LOGIC;
  signal mul_n_91 : STD_LOGIC;
  signal mul_n_92 : STD_LOGIC;
  signal mul_n_93 : STD_LOGIC;
  signal mul_n_94 : STD_LOGIC;
  signal mul_n_95 : STD_LOGIC;
  signal mul_n_96 : STD_LOGIC;
  signal mul_n_97 : STD_LOGIC;
  signal mul_n_98 : STD_LOGIC;
  signal mul_n_99 : STD_LOGIC;
  signal tempI : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tempR : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^topr_out_reg[23]_0\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dataI[5][0]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \dataI[5][10]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \dataI[5][15]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \dataI[5][3]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \dataI[5][5]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \dataI[5][7]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \dataQ[5][0]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \dataQ[5][12]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \dataQ[5][18]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \dataQ[5][23]_i_3\ : label is "soft_lutpair28";
begin
  Q(19 downto 0) <= \^q\(19 downto 0);
  \bottomI_out_reg[23]_1\(23 downto 0) <= \^bottomi_out_reg[23]_1\(23 downto 0);
  \bottomR_out_reg[23]_0\(23 downto 0) <= \^bottomr_out_reg[23]_0\(23 downto 0);
  \mul2R_reg[22]_0\(0) <= \^mul2r_reg[22]_0\(0);
  \topR_out_reg[23]_0\(21 downto 0) <= \^topr_out_reg[23]_0\(21 downto 0);
\bottomI_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_148,
      Q => \^bottomi_out_reg[23]_1\(0),
      R => '0'
    );
\bottomI_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_138,
      Q => \^bottomi_out_reg[23]_1\(10),
      R => '0'
    );
\bottomI_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_137,
      Q => \^bottomi_out_reg[23]_1\(11),
      R => '0'
    );
\bottomI_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_136,
      Q => \^bottomi_out_reg[23]_1\(12),
      R => '0'
    );
\bottomI_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_135,
      Q => \^bottomi_out_reg[23]_1\(13),
      R => '0'
    );
\bottomI_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_134,
      Q => \^bottomi_out_reg[23]_1\(14),
      R => '0'
    );
\bottomI_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_133,
      Q => \^bottomi_out_reg[23]_1\(15),
      R => '0'
    );
\bottomI_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_132,
      Q => \^bottomi_out_reg[23]_1\(16),
      R => '0'
    );
\bottomI_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_131,
      Q => \^bottomi_out_reg[23]_1\(17),
      R => '0'
    );
\bottomI_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_130,
      Q => \^bottomi_out_reg[23]_1\(18),
      R => '0'
    );
\bottomI_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_129,
      Q => \^bottomi_out_reg[23]_1\(19),
      R => '0'
    );
\bottomI_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_147,
      Q => \^bottomi_out_reg[23]_1\(1),
      R => '0'
    );
\bottomI_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_128,
      Q => \^bottomi_out_reg[23]_1\(20),
      R => '0'
    );
\bottomI_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_127,
      Q => \^bottomi_out_reg[23]_1\(21),
      R => '0'
    );
\bottomI_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_126,
      Q => \^bottomi_out_reg[23]_1\(22),
      R => '0'
    );
\bottomI_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_125,
      Q => \^bottomi_out_reg[23]_1\(23),
      R => '0'
    );
\bottomI_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_146,
      Q => \^bottomi_out_reg[23]_1\(2),
      R => '0'
    );
\bottomI_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_145,
      Q => \^bottomi_out_reg[23]_1\(3),
      R => '0'
    );
\bottomI_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_144,
      Q => \^bottomi_out_reg[23]_1\(4),
      R => '0'
    );
\bottomI_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_143,
      Q => \^bottomi_out_reg[23]_1\(5),
      R => '0'
    );
\bottomI_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_142,
      Q => \^bottomi_out_reg[23]_1\(6),
      R => '0'
    );
\bottomI_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_141,
      Q => \^bottomi_out_reg[23]_1\(7),
      R => '0'
    );
\bottomI_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_140,
      Q => \^bottomi_out_reg[23]_1\(8),
      R => '0'
    );
\bottomI_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_139,
      Q => \^bottomi_out_reg[23]_1\(9),
      R => '0'
    );
\bottomR_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_124,
      Q => \^bottomr_out_reg[23]_0\(0),
      R => '0'
    );
\bottomR_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_114,
      Q => \^bottomr_out_reg[23]_0\(10),
      R => '0'
    );
\bottomR_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_113,
      Q => \^bottomr_out_reg[23]_0\(11),
      R => '0'
    );
\bottomR_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_112,
      Q => \^bottomr_out_reg[23]_0\(12),
      R => '0'
    );
\bottomR_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_111,
      Q => \^bottomr_out_reg[23]_0\(13),
      R => '0'
    );
\bottomR_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_110,
      Q => \^bottomr_out_reg[23]_0\(14),
      R => '0'
    );
\bottomR_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_109,
      Q => \^bottomr_out_reg[23]_0\(15),
      R => '0'
    );
\bottomR_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_108,
      Q => \^bottomr_out_reg[23]_0\(16),
      R => '0'
    );
\bottomR_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_107,
      Q => \^bottomr_out_reg[23]_0\(17),
      R => '0'
    );
\bottomR_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_106,
      Q => \^bottomr_out_reg[23]_0\(18),
      R => '0'
    );
\bottomR_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_105,
      Q => \^bottomr_out_reg[23]_0\(19),
      R => '0'
    );
\bottomR_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_123,
      Q => \^bottomr_out_reg[23]_0\(1),
      R => '0'
    );
\bottomR_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_104,
      Q => \^bottomr_out_reg[23]_0\(20),
      R => '0'
    );
\bottomR_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_103,
      Q => \^bottomr_out_reg[23]_0\(21),
      R => '0'
    );
\bottomR_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_102,
      Q => \^bottomr_out_reg[23]_0\(22),
      R => '0'
    );
\bottomR_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_101,
      Q => \^bottomr_out_reg[23]_0\(23),
      R => '0'
    );
\bottomR_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_122,
      Q => \^bottomr_out_reg[23]_0\(2),
      R => '0'
    );
\bottomR_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_121,
      Q => \^bottomr_out_reg[23]_0\(3),
      R => '0'
    );
\bottomR_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_120,
      Q => \^bottomr_out_reg[23]_0\(4),
      R => '0'
    );
\bottomR_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_119,
      Q => \^bottomr_out_reg[23]_0\(5),
      R => '0'
    );
\bottomR_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_118,
      Q => \^bottomr_out_reg[23]_0\(6),
      R => '0'
    );
\bottomR_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_117,
      Q => \^bottomr_out_reg[23]_0\(7),
      R => '0'
    );
\bottomR_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_116,
      Q => \^bottomr_out_reg[23]_0\(8),
      R => '0'
    );
\bottomR_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_115,
      Q => \^bottomr_out_reg[23]_0\(9),
      R => '0'
    );
\dataI[3][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D800D800FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \dataI_reg[3][23]_0\(0),
      I2 => \^topr_out_reg[23]_0\(0),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(0),
      I5 => \dataI_reg[3][23]_1\,
      O => \bottomR_out_reg[0]_0\
    );
\dataI[3][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]_0\(10),
      I1 => \dataI_reg[3][23]\,
      I2 => \^topr_out_reg[23]_0\(9),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(10),
      I5 => \dataI_reg[3][23]_1\,
      O => \bottomR_out_reg[10]_0\
    );
\dataI[3][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]_0\(11),
      I1 => \dataI_reg[3][23]\,
      I2 => \^topr_out_reg[23]_0\(10),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(11),
      I5 => \dataI_reg[3][23]_1\,
      O => \bottomR_out_reg[11]_0\
    );
\dataI[3][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E400FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \^topr_out_reg[23]_0\(11),
      I2 => \dataI_reg[3][23]_0\(12),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(12),
      I5 => \dataI_reg[3][23]_1\,
      O => \topR_out_reg[12]_0\
    );
\dataI[3][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]_0\(13),
      I1 => \dataI_reg[3][23]\,
      I2 => \but1I_out[3]_13\(13),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(13),
      I5 => \dataI_reg[3][23]_1\,
      O => \bottomR_out_reg[13]_0\
    );
\dataI[3][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E400FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \^topr_out_reg[23]_0\(12),
      I2 => \dataI_reg[3][23]_0\(14),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(14),
      I5 => \dataI_reg[3][23]_1\,
      O => \topR_out_reg[14]_0\
    );
\dataI[3][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]_0\(15),
      I1 => \dataI_reg[3][23]\,
      I2 => \^topr_out_reg[23]_0\(13),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(15),
      I5 => \dataI_reg[3][23]_1\,
      O => \bottomR_out_reg[15]_0\
    );
\dataI[3][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]_0\(16),
      I1 => \dataI_reg[3][23]\,
      I2 => \^topr_out_reg[23]_0\(14),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(16),
      I5 => \dataI_reg[3][23]_1\,
      O => \bottomR_out_reg[16]_0\
    );
\dataI[3][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]_0\(17),
      I1 => \dataI_reg[3][23]\,
      I2 => \^topr_out_reg[23]_0\(15),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(17),
      I5 => \dataI_reg[3][23]_1\,
      O => \bottomR_out_reg[17]_0\
    );
\dataI[3][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E400FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \^topr_out_reg[23]_0\(16),
      I2 => \dataI_reg[3][23]_0\(18),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(18),
      I5 => \dataI_reg[3][23]_1\,
      O => \topR_out_reg[18]_0\
    );
\dataI[3][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]_0\(19),
      I1 => \dataI_reg[3][23]\,
      I2 => \^topr_out_reg[23]_0\(17),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(19),
      I5 => \dataI_reg[3][23]_1\,
      O => \bottomR_out_reg[19]_0\
    );
\dataI[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]_0\(1),
      I1 => \dataI_reg[3][23]\,
      I2 => \^topr_out_reg[23]_0\(1),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(1),
      I5 => \dataI_reg[3][23]_1\,
      O => \bottomR_out_reg[1]_0\
    );
\dataI[3][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E400FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \^topr_out_reg[23]_0\(18),
      I2 => \dataI_reg[3][23]_0\(20),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(20),
      I5 => \dataI_reg[3][23]_1\,
      O => \topR_out_reg[20]_0\
    );
\dataI[3][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E400FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \^topr_out_reg[23]_0\(19),
      I2 => \dataI_reg[3][23]_0\(21),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(21),
      I5 => \dataI_reg[3][23]_1\,
      O => \topR_out_reg[21]_0\
    );
\dataI[3][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]_0\(22),
      I1 => \dataI_reg[3][23]\,
      I2 => \^topr_out_reg[23]_0\(20),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(22),
      I5 => \dataI_reg[3][23]_1\,
      O => \bottomR_out_reg[22]_0\
    );
\dataI[3][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E400FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \^topr_out_reg[23]_0\(21),
      I2 => \dataI_reg[3][23]_0\(23),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(23),
      I5 => \dataI_reg[3][23]_1\,
      O => \topR_out_reg[23]_1\
    );
\dataI[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E400FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \^topr_out_reg[23]_0\(2),
      I2 => \dataI_reg[3][23]_0\(2),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(2),
      I5 => \dataI_reg[3][23]_1\,
      O => \topR_out_reg[2]_0\
    );
\dataI[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEAFBBAAAA"
    )
        port map (
      I0 => \dataI[3][3]_i_2_n_0\,
      I1 => \dataI_reg[3][9]_1\,
      I2 => \dataI_reg[3][9]_0\,
      I3 => \dataI_reg[6][3]\,
      I4 => dataI(31),
      I5 => \dataI_reg[3][3]\,
      O => \dataI_reg[3][9]\(0)
    );
\dataI[3][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]_0\(3),
      I1 => \dataI_reg[3][23]\,
      I2 => \but1I_out[3]_13\(3),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(3),
      I5 => \dataI_reg[3][23]_1\,
      O => \dataI[3][3]_i_2_n_0\
    );
\dataI[3][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]_0\(4),
      I1 => \dataI_reg[3][23]\,
      I2 => \^topr_out_reg[23]_0\(3),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(4),
      I5 => \dataI_reg[3][23]_1\,
      O => \bottomR_out_reg[4]_0\
    );
\dataI[3][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]_0\(5),
      I1 => \dataI_reg[3][23]\,
      I2 => \^topr_out_reg[23]_0\(4),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(5),
      I5 => \dataI_reg[3][23]_1\,
      O => \bottomR_out_reg[5]_0\
    );
\dataI[3][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]_0\(6),
      I1 => \dataI_reg[3][23]\,
      I2 => \^topr_out_reg[23]_0\(5),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(6),
      I5 => \dataI_reg[3][23]_1\,
      O => \bottomR_out_reg[6]_0\
    );
\dataI[3][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D800D800FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \dataI_reg[3][23]_0\(7),
      I2 => \^topr_out_reg[23]_0\(6),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(7),
      I5 => \dataI_reg[3][23]_1\,
      O => \bottomR_out_reg[7]_0\
    );
\dataI[3][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]_0\(8),
      I1 => \dataI_reg[3][23]\,
      I2 => \^topr_out_reg[23]_0\(7),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(8),
      I5 => \dataI_reg[3][23]_1\,
      O => \bottomR_out_reg[8]_0\
    );
\dataI[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEAFBBAAAA"
    )
        port map (
      I0 => \dataI[3][9]_i_2_n_0\,
      I1 => \dataI_reg[3][9]_1\,
      I2 => \dataI_reg[3][9]_0\,
      I3 => \dataI_reg[6][3]\,
      I4 => dataI(37),
      I5 => \dataI_reg[3][9]_2\,
      O => \dataI_reg[3][9]\(1)
    );
\dataI[3][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E400FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \^topr_out_reg[23]_0\(8),
      I2 => \dataI_reg[3][23]_0\(9),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomr_out_reg[23]_0\(9),
      I5 => \dataI_reg[3][23]_1\,
      O => \dataI[3][9]_i_2_n_0\
    );
\dataI[5][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \^topr_out_reg[23]_0\(0),
      I2 => \dataI_reg[3][9]_0\,
      O => \topR_out_reg[0]_0\
    );
\dataI[5][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \^topr_out_reg[23]_0\(9),
      I2 => \dataI_reg[3][9]_0\,
      O => \topR_out_reg[10]_0\
    );
\dataI[5][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \^topr_out_reg[23]_0\(10),
      I2 => \dataI_reg[3][23]_0\(11),
      I3 => A(0),
      I4 => \dataI_reg[5][23]\(1),
      I5 => \dataI_reg[5][23]_0\,
      O => \topR_out_reg[11]_0\
    );
\dataI[5][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \but1I_out[3]_13\(13),
      I2 => \dataI_reg[3][23]_0\(13),
      I3 => A(0),
      I4 => \dataQ_reg[5][7]\,
      I5 => \dataI_reg[5][23]\(2),
      O => \topR_out_reg[13]_0\
    );
\dataI[5][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \^topr_out_reg[23]_0\(13),
      I2 => \dataI_reg[3][9]_0\,
      O => \topR_out_reg[15]_0\
    );
\dataI[5][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \^topr_out_reg[23]_0\(14),
      I2 => \dataI_reg[3][23]_0\(16),
      I3 => A(0),
      I4 => \dataI_reg[5][23]\(3),
      I5 => \dataI_reg[5][23]_0\,
      O => \topR_out_reg[16]_0\
    );
\dataI[5][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \^topr_out_reg[23]_0\(20),
      I2 => \dataI_reg[3][23]_0\(22),
      I3 => A(0),
      I4 => \dataI_reg[5][23]\(5),
      I5 => \dataI_reg[5][23]_0\,
      O => \topR_out_reg[22]_0\
    );
\dataI[5][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \^topr_out_reg[23]_0\(21),
      I2 => \dataI_reg[3][23]_0\(23),
      I3 => A(0),
      I4 => \dataI_reg[5][23]_0\,
      I5 => \dataI_reg[5][23]\(6),
      O => \topR_out_reg[23]_2\
    );
\dataI[5][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \but1I_out[3]_13\(3),
      I2 => \dataI_reg[3][9]_0\,
      O => \topR_out_reg[3]_0\
    );
\dataI[5][5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \^topr_out_reg[23]_0\(4),
      I2 => \dataI_reg[3][9]_0\,
      O => \topR_out_reg[5]_0\
    );
\dataI[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEAFAAABAEAFA"
    )
        port map (
      I0 => \dataI[5][6]_i_2_n_0\,
      I1 => \dataI_reg[3][9]_1\,
      I2 => dataI(27),
      I3 => \dataI_reg[5][6]_1\,
      I4 => \dataI_reg[5][6]_2\,
      I5 => \dataI_reg[5][6]_3\,
      O => \dataI_reg[5][6]\(0)
    );
\dataI[5][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0008888CCCC8888"
    )
        port map (
      I0 => dataI(27),
      I1 => \dataI_reg[6][3]\,
      I2 => \dataI_reg[5][6]_0\,
      I3 => \^topr_out_reg[23]_0\(5),
      I4 => \dataI_reg[3][9]_0\,
      I5 => \dataI_reg[5][6]_4\,
      O => \dataI[5][6]_i_2_n_0\
    );
\dataI[5][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \^topr_out_reg[23]_0\(6),
      I2 => \dataI_reg[3][9]_0\,
      O => \topR_out_reg[7]_0\
    );
\dataI[6][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F555F444F4FFF444"
    )
        port map (
      I0 => \dataI[6][13]_i_2_n_0\,
      I1 => \dataQ_reg[6][4]\,
      I2 => \dataI_reg[6][13]\,
      I3 => \dataQ_reg[6][4]_1\,
      I4 => dataI(25),
      I5 => \dataI_reg[6][3]\,
      O => \dataI_reg[6][21]\(1)
    );
\dataI[6][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444C000C0CC"
    )
        port map (
      I0 => \but1I_out[3]_13\(13),
      I1 => \dataI_reg[3][9]_0\,
      I2 => \dataI_reg[6][13]_0\,
      I3 => \dataQ_reg[6][4]_3\,
      I4 => \dataI_reg[5][23]\(2),
      I5 => \dataI_reg[5][23]_0\,
      O => \dataI[6][13]_i_2_n_0\
    );
\dataI[6][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F555F444F4FFF444"
    )
        port map (
      I0 => \dataI[6][21]_i_2_n_0\,
      I1 => \dataQ_reg[6][4]\,
      I2 => \dataI_reg[6][21]_0\,
      I3 => \dataQ_reg[6][4]_1\,
      I4 => dataI(26),
      I5 => \dataI_reg[6][3]\,
      O => \dataI_reg[6][21]\(2)
    );
\dataI[6][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444C000C0CC"
    )
        port map (
      I0 => \^topr_out_reg[23]_0\(19),
      I1 => \dataI_reg[3][9]_0\,
      I2 => \dataI_reg[6][21]_1\,
      I3 => \dataQ_reg[6][4]_3\,
      I4 => \dataI_reg[5][23]\(4),
      I5 => \dataI_reg[5][23]_0\,
      O => \dataI[6][21]_i_2_n_0\
    );
\dataI[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F4FFF455444F44"
    )
        port map (
      I0 => \dataI[6][3]_i_2_n_0\,
      I1 => \dataQ_reg[6][4]\,
      I2 => \dataI_reg[3][9]_1\,
      I3 => dataI(24),
      I4 => \dataI_reg[6][3]\,
      I5 => \dataI_reg[6][3]_0\,
      O => \dataI_reg[6][21]\(0)
    );
\dataI[6][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C4040404C4C4C"
    )
        port map (
      I0 => \but1I_out[3]_13\(3),
      I1 => \dataI_reg[3][9]_0\,
      I2 => \dataI_reg[5][23]_0\,
      I3 => \dataI_reg[6][3]_1\,
      I4 => \dataQ_reg[6][4]_3\,
      I5 => \dataI_reg[5][23]\(0),
      O => \dataI[6][3]_i_2_n_0\
    );
\dataQ[3][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E400FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \^q\(0),
      I2 => \dataQ_reg[3][23]\(0),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(0),
      I5 => \dataQ_reg[3][23]_0\,
      O => \topI_out_reg[0]_1\
    );
\dataQ[3][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E400FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \^q\(8),
      I2 => \dataQ_reg[3][23]\(10),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(10),
      I5 => \dataQ_reg[3][23]_0\,
      O => \topI_out_reg[10]_0\
    );
\dataQ[3][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[3][23]\(11),
      I1 => \dataI_reg[3][23]\,
      I2 => \^q\(9),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(11),
      I5 => \dataQ_reg[3][23]_0\,
      O => \bottomI_out_reg[11]_0\
    );
\dataQ[3][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEAFBBAAAA"
    )
        port map (
      I0 => \dataQ[3][12]_i_2_n_0\,
      I1 => \dataI_reg[3][9]_1\,
      I2 => \dataI_reg[3][9]_0\,
      I3 => \dataI_reg[6][3]\,
      I4 => dataQ(46),
      I5 => \dataQ_reg[3][12]_0\,
      O => \dataQ_reg[3][12]\(1)
    );
\dataQ[3][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[3][23]\(12),
      I1 => \dataI_reg[3][23]\,
      I2 => \^q\(10),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(12),
      I5 => \dataQ_reg[3][23]_0\,
      O => \dataQ[3][12]_i_2_n_0\
    );
\dataQ[3][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[3][23]\(13),
      I1 => \dataI_reg[3][23]\,
      I2 => \^q\(11),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(13),
      I5 => \dataQ_reg[3][23]_0\,
      O => \bottomI_out_reg[13]_0\
    );
\dataQ[3][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[3][23]\(14),
      I1 => \dataI_reg[3][23]\,
      I2 => \^q\(12),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(14),
      I5 => \dataQ_reg[3][23]_0\,
      O => \bottomI_out_reg[14]_0\
    );
\dataQ[3][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[3][23]\(15),
      I1 => \dataI_reg[3][23]\,
      I2 => \but1Q_out[3]_14\(15),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(15),
      I5 => \dataQ_reg[3][23]_0\,
      O => \bottomI_out_reg[15]_0\
    );
\dataQ[3][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D800D800FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \dataQ_reg[3][23]\(16),
      I2 => \^q\(13),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(16),
      I5 => \dataQ_reg[3][23]_0\,
      O => \bottomI_out_reg[16]_0\
    );
\dataQ[3][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E400FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \^q\(14),
      I2 => \dataQ_reg[3][23]\(17),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(17),
      I5 => \dataQ_reg[3][23]_0\,
      O => \topI_out_reg[17]_0\
    );
\dataQ[3][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E400FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \^q\(15),
      I2 => \dataQ_reg[3][23]\(18),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(18),
      I5 => \dataQ_reg[3][23]_0\,
      O => \topI_out_reg[18]_1\
    );
\dataQ[3][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[3][23]\(19),
      I1 => \dataI_reg[3][23]\,
      I2 => \^q\(16),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(19),
      I5 => \dataQ_reg[3][23]_0\,
      O => \bottomI_out_reg[19]_0\
    );
\dataQ[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E400FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \^q\(1),
      I2 => \dataQ_reg[3][23]\(1),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(1),
      I5 => \dataQ_reg[3][23]_0\,
      O => \topI_out_reg[1]_0\
    );
\dataQ[3][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[3][23]\(20),
      I1 => \dataI_reg[3][23]\,
      I2 => \^q\(17),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(20),
      I5 => \dataQ_reg[3][23]_0\,
      O => \bottomI_out_reg[20]_0\
    );
\dataQ[3][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[3][23]\(21),
      I1 => \dataI_reg[3][23]\,
      I2 => \^q\(18),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(21),
      I5 => \dataQ_reg[3][23]_0\,
      O => \bottomI_out_reg[21]_0\
    );
\dataQ[3][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E400FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \^q\(19),
      I2 => \dataQ_reg[3][23]\(22),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(22),
      I5 => \dataQ_reg[3][23]_0\,
      O => \topI_out_reg[22]_0\
    );
\dataQ[3][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[3][23]\(23),
      I1 => \dataI_reg[3][23]\,
      I2 => \but1Q_out[3]_14\(23),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(23),
      I5 => \dataQ_reg[3][23]_0\,
      O => \bottomI_out_reg[23]_0\
    );
\dataQ[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E400FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \^q\(2),
      I2 => \dataQ_reg[3][23]\(2),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(2),
      I5 => \dataQ_reg[3][23]_0\,
      O => \topI_out_reg[2]_0\
    );
\dataQ[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEEAFBBAAAA"
    )
        port map (
      I0 => \dataQ[3][3]_i_2_n_0\,
      I1 => \dataI_reg[3][9]_1\,
      I2 => \dataI_reg[3][9]_0\,
      I3 => \dataI_reg[6][3]\,
      I4 => dataQ(37),
      I5 => \dataQ_reg[3][3]\,
      O => \dataQ_reg[3][12]\(0)
    );
\dataQ[3][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[3][23]\(3),
      I1 => \dataI_reg[3][23]\,
      I2 => \^q\(3),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(3),
      I5 => \dataQ_reg[3][23]_0\,
      O => \dataQ[3][3]_i_2_n_0\
    );
\dataQ[3][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[3][23]\(4),
      I1 => \dataI_reg[3][23]\,
      I2 => \^q\(4),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(4),
      I5 => \dataQ_reg[3][23]_0\,
      O => \bottomI_out_reg[4]_0\
    );
\dataQ[3][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[3][23]\(5),
      I1 => \dataI_reg[3][23]\,
      I2 => \^q\(5),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(5),
      I5 => \dataQ_reg[3][23]_0\,
      O => \bottomI_out_reg[5]_0\
    );
\dataQ[3][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E400FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \^q\(6),
      I2 => \dataQ_reg[3][23]\(6),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(6),
      I5 => \dataQ_reg[3][23]_0\,
      O => \topI_out_reg[6]_0\
    );
\dataQ[3][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400E400FF000000"
    )
        port map (
      I0 => \dataI_reg[3][23]\,
      I1 => \but1Q_out[3]_14\(7),
      I2 => \dataQ_reg[3][23]\(7),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(7),
      I5 => \dataQ_reg[3][23]_0\,
      O => \topI_out_reg[7]_0\
    );
\dataQ[3][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[3][23]\(8),
      I1 => \dataI_reg[3][23]\,
      I2 => \^q\(7),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(8),
      I5 => \dataQ_reg[3][23]_0\,
      O => \bottomI_out_reg[8]_0\
    );
\dataQ[3][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \dataQ_reg[3][23]\(9),
      I1 => \dataI_reg[3][23]\,
      I2 => \but1Q_out[3]_14\(9),
      I3 => \dataQ_reg[6][4]\,
      I4 => \^bottomi_out_reg[23]_1\(9),
      I5 => \dataQ_reg[3][23]_0\,
      O => \bottomI_out_reg[9]_0\
    );
\dataQ[5][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \^q\(0),
      I2 => \dataI_reg[3][9]_0\,
      O => \topI_out_reg[0]_0\
    );
\dataQ[5][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \^q\(9),
      I2 => \dataQ_reg[3][23]\(11),
      I3 => A(0),
      I4 => \dataQ_reg[6][23]_0\(7),
      I5 => \dataI_reg[5][23]_0\,
      O => \topI_out_reg[11]_0\
    );
\dataQ[5][12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \^q\(10),
      I2 => \dataI_reg[3][9]_0\,
      O => \topI_out_reg[12]_0\
    );
\dataQ[5][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEAFAAABAEAFA"
    )
        port map (
      I0 => \dataQ[5][13]_i_2_n_0\,
      I1 => \dataI_reg[3][9]_1\,
      I2 => dataQ(32),
      I3 => \dataI_reg[5][6]_1\,
      I4 => \dataI_reg[5][6]_2\,
      I5 => \dataQ_reg[5][13]\,
      O => \dataQ_reg[5][19]\(1)
    );
\dataQ[5][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0008888CCCC8888"
    )
        port map (
      I0 => dataQ(32),
      I1 => \dataI_reg[6][3]\,
      I2 => \dataI_reg[5][6]_0\,
      I3 => \^q\(11),
      I4 => \dataI_reg[3][9]_0\,
      I5 => \dataQ_reg[5][13]_0\,
      O => \dataQ[5][13]_i_2_n_0\
    );
\dataQ[5][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \but1Q_out[3]_14\(15),
      I2 => \dataQ_reg[3][23]\(15),
      I3 => A(0),
      I4 => \dataQ_reg[5][7]\,
      I5 => \dataQ_reg[6][23]_0\(8),
      O => \topI_out_reg[15]_0\
    );
\dataQ[5][18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \^q\(15),
      I2 => \dataI_reg[3][9]_0\,
      O => \topI_out_reg[18]_0\
    );
\dataQ[5][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEAFAAABAEAFA"
    )
        port map (
      I0 => \dataQ[5][19]_i_2_n_0\,
      I1 => \dataI_reg[3][9]_1\,
      I2 => dataQ(33),
      I3 => \dataI_reg[5][6]_1\,
      I4 => \dataI_reg[5][6]_2\,
      I5 => \dataQ_reg[5][19]_0\,
      O => \dataQ_reg[5][19]\(2)
    );
\dataQ[5][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0008888CCCC8888"
    )
        port map (
      I0 => dataQ(33),
      I1 => \dataI_reg[6][3]\,
      I2 => \dataI_reg[5][6]_0\,
      I3 => \^q\(16),
      I4 => \dataI_reg[3][9]_0\,
      I5 => \dataQ_reg[5][19]_1\,
      O => \dataQ[5][19]_i_2_n_0\
    );
\dataQ[5][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \^q\(19),
      I2 => \dataQ_reg[3][23]\(22),
      I3 => A(0),
      I4 => \dataQ_reg[5][7]\,
      I5 => \dataQ_reg[6][23]_0\(9),
      O => \topI_out_reg[22]_1\
    );
\dataQ[5][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \but1Q_out[3]_14\(23),
      I2 => \dataI_reg[3][9]_0\,
      O => \topI_out_reg[23]_0\
    );
\dataQ[5][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEAFAAABAEAFA"
    )
        port map (
      I0 => \dataQ[5][2]_i_2_n_0\,
      I1 => \dataI_reg[3][9]_1\,
      I2 => dataQ(31),
      I3 => \dataI_reg[5][6]_1\,
      I4 => \dataI_reg[5][6]_2\,
      I5 => \dataQ_reg[5][2]\,
      O => \dataQ_reg[5][19]\(0)
    );
\dataQ[5][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0008888CCCC8888"
    )
        port map (
      I0 => dataQ(31),
      I1 => \dataI_reg[6][3]\,
      I2 => \dataI_reg[5][6]_0\,
      I3 => \^q\(2),
      I4 => \dataI_reg[3][9]_0\,
      I5 => \dataQ_reg[5][2]_0\,
      O => \dataQ[5][2]_i_2_n_0\
    );
\dataQ[5][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \^q\(6),
      I2 => \dataQ_reg[3][23]\(6),
      I3 => A(0),
      I4 => \dataQ_reg[6][23]_0\(3),
      I5 => \dataI_reg[5][23]_0\,
      O => \topI_out_reg[6]_1\
    );
\dataQ[5][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \but1Q_out[3]_14\(7),
      I2 => \dataQ_reg[3][23]\(7),
      I3 => A(0),
      I4 => \dataQ_reg[5][7]\,
      I5 => \dataQ_reg[6][23]_0\(4),
      O => \topI_out_reg[7]_1\
    );
\dataQ[5][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \^q\(7),
      I2 => \dataQ_reg[3][23]\(8),
      I3 => A(0),
      I4 => \dataQ_reg[6][23]_0\(5),
      I5 => \dataI_reg[5][23]_0\,
      O => \topI_out_reg[8]_0\
    );
\dataQ[5][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \dataI_reg[5][6]_0\,
      I1 => \but1Q_out[3]_14\(9),
      I2 => \dataQ_reg[3][23]\(9),
      I3 => A(0),
      I4 => \dataQ_reg[5][7]\,
      I5 => \dataQ_reg[6][23]_0\(6),
      O => \topI_out_reg[9]_0\
    );
\dataQ[6][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F555F444F4FFF444"
    )
        port map (
      I0 => \dataQ[6][15]_i_2_n_0\,
      I1 => \dataQ_reg[6][4]\,
      I2 => \dataQ_reg[6][15]\,
      I3 => \dataQ_reg[6][4]_1\,
      I4 => dataQ(29),
      I5 => \dataI_reg[6][3]\,
      O => D(5)
    );
\dataQ[6][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444C000C0CC"
    )
        port map (
      I0 => \but1Q_out[3]_14\(15),
      I1 => \dataI_reg[3][9]_0\,
      I2 => \dataQ_reg[6][15]_0\,
      I3 => \dataQ_reg[6][4]_3\,
      I4 => \dataQ_reg[6][23]_0\(8),
      I5 => \dataI_reg[5][23]_0\,
      O => \dataQ[6][15]_i_2_n_0\
    );
\dataQ[6][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F555F444F4FFF444"
    )
        port map (
      I0 => \dataQ[6][23]_i_2_n_0\,
      I1 => \dataQ_reg[6][4]\,
      I2 => \dataQ_reg[6][23]\,
      I3 => \dataQ_reg[6][4]_1\,
      I4 => dataQ(30),
      I5 => \dataI_reg[6][3]\,
      O => D(6)
    );
\dataQ[6][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444C000C0CC"
    )
        port map (
      I0 => \but1Q_out[3]_14\(23),
      I1 => \dataI_reg[3][9]_0\,
      I2 => \dataQ_reg[6][23]_1\,
      I3 => \dataQ_reg[6][4]_3\,
      I4 => \dataQ_reg[6][23]_0\(10),
      I5 => \dataI_reg[5][23]_0\,
      O => \dataQ[6][23]_i_2_n_0\
    );
\dataQ[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F4FFF455444F44"
    )
        port map (
      I0 => \dataQ[6][3]_i_2_n_0\,
      I1 => \dataQ_reg[6][4]\,
      I2 => \dataI_reg[3][9]_1\,
      I3 => dataQ(24),
      I4 => \dataI_reg[6][3]\,
      I5 => \dataQ_reg[6][3]\,
      O => D(0)
    );
\dataQ[6][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C4040404C4C4C"
    )
        port map (
      I0 => \^q\(3),
      I1 => \dataI_reg[3][9]_0\,
      I2 => \dataI_reg[5][23]_0\,
      I3 => \dataQ_reg[6][3]_0\,
      I4 => \dataQ_reg[6][4]_3\,
      I5 => \dataQ_reg[6][23]_0\(0),
      O => \dataQ[6][3]_i_2_n_0\
    );
\dataQ[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F555F444F4FFF444"
    )
        port map (
      I0 => \dataQ[6][4]_i_2_n_0\,
      I1 => \dataQ_reg[6][4]\,
      I2 => \dataQ_reg[6][4]_0\,
      I3 => \dataQ_reg[6][4]_1\,
      I4 => dataQ(25),
      I5 => \dataI_reg[6][3]\,
      O => D(1)
    );
\dataQ[6][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444C000C0CC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \dataI_reg[3][9]_0\,
      I2 => \dataQ_reg[6][4]_2\,
      I3 => \dataQ_reg[6][4]_3\,
      I4 => \dataQ_reg[6][23]_0\(1),
      I5 => \dataI_reg[5][23]_0\,
      O => \dataQ[6][4]_i_2_n_0\
    );
\dataQ[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F555F444F4FFF444"
    )
        port map (
      I0 => \dataQ[6][5]_i_2_n_0\,
      I1 => \dataQ_reg[6][4]\,
      I2 => \dataQ_reg[6][5]\,
      I3 => \dataQ_reg[6][4]_1\,
      I4 => dataQ(26),
      I5 => \dataI_reg[6][3]\,
      O => D(2)
    );
\dataQ[6][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444C000C0CC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \dataI_reg[3][9]_0\,
      I2 => \dataQ_reg[6][5]_0\,
      I3 => \dataQ_reg[6][4]_3\,
      I4 => \dataQ_reg[6][23]_0\(2),
      I5 => \dataI_reg[5][23]_0\,
      O => \dataQ[6][5]_i_2_n_0\
    );
\dataQ[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F555F444F4FFF444"
    )
        port map (
      I0 => \dataQ[6][7]_i_2_n_0\,
      I1 => \dataQ_reg[6][4]\,
      I2 => \dataQ_reg[6][7]\,
      I3 => \dataQ_reg[6][4]_1\,
      I4 => dataQ(27),
      I5 => \dataI_reg[6][3]\,
      O => D(3)
    );
\dataQ[6][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444C000C0CC"
    )
        port map (
      I0 => \but1Q_out[3]_14\(7),
      I1 => \dataI_reg[3][9]_0\,
      I2 => \dataQ_reg[6][7]_0\,
      I3 => \dataQ_reg[6][4]_3\,
      I4 => \dataQ_reg[6][23]_0\(4),
      I5 => \dataI_reg[5][23]_0\,
      O => \dataQ[6][7]_i_2_n_0\
    );
\dataQ[6][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F555F444F4FFF444"
    )
        port map (
      I0 => \dataQ[6][9]_i_2_n_0\,
      I1 => \dataQ_reg[6][4]\,
      I2 => \dataQ_reg[6][9]\,
      I3 => \dataQ_reg[6][4]_1\,
      I4 => dataQ(28),
      I5 => \dataI_reg[6][3]\,
      O => D(4)
    );
\dataQ[6][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444C000C0CC"
    )
        port map (
      I0 => \but1Q_out[3]_14\(9),
      I1 => \dataI_reg[3][9]_0\,
      I2 => \dataQ_reg[6][9]_0\,
      I3 => \dataQ_reg[6][4]_3\,
      I4 => \dataQ_reg[6][23]_0\(6),
      I5 => \dataI_reg[5][23]_0\,
      O => \dataQ[6][9]_i_2_n_0\
    );
mul: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cplxmul
     port map (
      A(23 downto 0) => \dataI_reg[7][23]\(23 downto 0),
      CEA1 => CEA1,
      D(23) => mul_n_53,
      D(22) => mul_n_54,
      D(21) => mul_n_55,
      D(20) => mul_n_56,
      D(19) => mul_n_57,
      D(18) => mul_n_58,
      D(17) => mul_n_59,
      D(16) => mul_n_60,
      D(15) => mul_n_61,
      D(14) => mul_n_62,
      D(13) => mul_n_63,
      D(12) => mul_n_64,
      D(11) => mul_n_65,
      D(10) => mul_n_66,
      D(9) => mul_n_67,
      D(8) => mul_n_68,
      D(7) => mul_n_69,
      D(6) => mul_n_70,
      D(5) => mul_n_71,
      D(4) => mul_n_72,
      D(3) => mul_n_73,
      D(2) => mul_n_74,
      D(1) => mul_n_75,
      D(0) => mul_n_76,
      DSP_A_B_DATA_INST(2) => \^mul2r_reg[22]_0\(0),
      DSP_A_B_DATA_INST(1 downto 0) => mul2R(10 downto 9),
      DSP_A_B_DATA_INST_0(2 downto 0) => DSP_A_B_DATA_INST(2 downto 0),
      E(0) => mul_n_49,
      O98(23) => mul_n_77,
      O98(22) => mul_n_78,
      O98(21) => mul_n_79,
      O98(20) => mul_n_80,
      O98(19) => mul_n_81,
      O98(18) => mul_n_82,
      O98(17) => mul_n_83,
      O98(16) => mul_n_84,
      O98(15) => mul_n_85,
      O98(14) => mul_n_86,
      O98(13) => mul_n_87,
      O98(12) => mul_n_88,
      O98(11) => mul_n_89,
      O98(10) => mul_n_90,
      O98(9) => mul_n_91,
      O98(8) => mul_n_92,
      O98(7) => mul_n_93,
      O98(6) => mul_n_94,
      O98(5) => mul_n_95,
      O98(4) => mul_n_96,
      O98(3) => mul_n_97,
      O98(2) => mul_n_98,
      O98(1) => mul_n_99,
      O98(0) => mul_n_100,
      Q(23 downto 0) => tempR(23 downto 0),
      \aMinusB_carry__1_0\(23) => \mul1R_reg_n_0_[23]\,
      \aMinusB_carry__1_0\(22) => \mul1R_reg_n_0_[22]\,
      \aMinusB_carry__1_0\(21) => \mul1R_reg_n_0_[21]\,
      \aMinusB_carry__1_0\(20) => \mul1R_reg_n_0_[20]\,
      \aMinusB_carry__1_0\(19) => \mul1R_reg_n_0_[19]\,
      \aMinusB_carry__1_0\(18) => \mul1R_reg_n_0_[18]\,
      \aMinusB_carry__1_0\(17) => \mul1R_reg_n_0_[17]\,
      \aMinusB_carry__1_0\(16) => \mul1R_reg_n_0_[16]\,
      \aMinusB_carry__1_0\(15) => \mul1R_reg_n_0_[15]\,
      \aMinusB_carry__1_0\(14) => \mul1R_reg_n_0_[14]\,
      \aMinusB_carry__1_0\(13) => \mul1R_reg_n_0_[13]\,
      \aMinusB_carry__1_0\(12) => \mul1R_reg_n_0_[12]\,
      \aMinusB_carry__1_0\(11) => \mul1R_reg_n_0_[11]\,
      \aMinusB_carry__1_0\(10) => \mul1R_reg_n_0_[10]\,
      \aMinusB_carry__1_0\(9) => \mul1R_reg_n_0_[9]\,
      \aMinusB_carry__1_0\(8) => \mul1R_reg_n_0_[8]\,
      \aMinusB_carry__1_0\(7) => \mul1R_reg_n_0_[7]\,
      \aMinusB_carry__1_0\(6) => \mul1R_reg_n_0_[6]\,
      \aMinusB_carry__1_0\(5) => \mul1R_reg_n_0_[5]\,
      \aMinusB_carry__1_0\(4) => \mul1R_reg_n_0_[4]\,
      \aMinusB_carry__1_0\(3) => \mul1R_reg_n_0_[3]\,
      \aMinusB_carry__1_0\(2) => \mul1R_reg_n_0_[2]\,
      \aMinusB_carry__1_0\(1) => \mul1R_reg_n_0_[1]\,
      \aMinusB_carry__1_0\(0) => \mul1R_reg_n_0_[0]\,
      \aMinusB_carry__1_1\(23) => \mul1I_reg_n_0_[23]\,
      \aMinusB_carry__1_1\(22) => \mul1I_reg_n_0_[22]\,
      \aMinusB_carry__1_1\(21) => \mul1I_reg_n_0_[21]\,
      \aMinusB_carry__1_1\(20) => \mul1I_reg_n_0_[20]\,
      \aMinusB_carry__1_1\(19) => \mul1I_reg_n_0_[19]\,
      \aMinusB_carry__1_1\(18) => \mul1I_reg_n_0_[18]\,
      \aMinusB_carry__1_1\(17) => \mul1I_reg_n_0_[17]\,
      \aMinusB_carry__1_1\(16) => \mul1I_reg_n_0_[16]\,
      \aMinusB_carry__1_1\(15) => \mul1I_reg_n_0_[15]\,
      \aMinusB_carry__1_1\(14) => \mul1I_reg_n_0_[14]\,
      \aMinusB_carry__1_1\(13) => \mul1I_reg_n_0_[13]\,
      \aMinusB_carry__1_1\(12) => \mul1I_reg_n_0_[12]\,
      \aMinusB_carry__1_1\(11) => \mul1I_reg_n_0_[11]\,
      \aMinusB_carry__1_1\(10) => \mul1I_reg_n_0_[10]\,
      \aMinusB_carry__1_1\(9) => \mul1I_reg_n_0_[9]\,
      \aMinusB_carry__1_1\(8) => \mul1I_reg_n_0_[8]\,
      \aMinusB_carry__1_1\(7) => \mul1I_reg_n_0_[7]\,
      \aMinusB_carry__1_1\(6) => \mul1I_reg_n_0_[6]\,
      \aMinusB_carry__1_1\(5) => \mul1I_reg_n_0_[5]\,
      \aMinusB_carry__1_1\(4) => \mul1I_reg_n_0_[4]\,
      \aMinusB_carry__1_1\(3) => \mul1I_reg_n_0_[3]\,
      \aMinusB_carry__1_1\(2) => \mul1I_reg_n_0_[2]\,
      \aMinusB_carry__1_1\(1) => \mul1I_reg_n_0_[1]\,
      \aMinusB_carry__1_1\(0) => \mul1I_reg_n_0_[0]\,
      \bottomI_out[23]_i_9__2_0\(23) => mul_n_125,
      \bottomI_out[23]_i_9__2_0\(22) => mul_n_126,
      \bottomI_out[23]_i_9__2_0\(21) => mul_n_127,
      \bottomI_out[23]_i_9__2_0\(20) => mul_n_128,
      \bottomI_out[23]_i_9__2_0\(19) => mul_n_129,
      \bottomI_out[23]_i_9__2_0\(18) => mul_n_130,
      \bottomI_out[23]_i_9__2_0\(17) => mul_n_131,
      \bottomI_out[23]_i_9__2_0\(16) => mul_n_132,
      \bottomI_out[23]_i_9__2_0\(15) => mul_n_133,
      \bottomI_out[23]_i_9__2_0\(14) => mul_n_134,
      \bottomI_out[23]_i_9__2_0\(13) => mul_n_135,
      \bottomI_out[23]_i_9__2_0\(12) => mul_n_136,
      \bottomI_out[23]_i_9__2_0\(11) => mul_n_137,
      \bottomI_out[23]_i_9__2_0\(10) => mul_n_138,
      \bottomI_out[23]_i_9__2_0\(9) => mul_n_139,
      \bottomI_out[23]_i_9__2_0\(8) => mul_n_140,
      \bottomI_out[23]_i_9__2_0\(7) => mul_n_141,
      \bottomI_out[23]_i_9__2_0\(6) => mul_n_142,
      \bottomI_out[23]_i_9__2_0\(5) => mul_n_143,
      \bottomI_out[23]_i_9__2_0\(4) => mul_n_144,
      \bottomI_out[23]_i_9__2_0\(3) => mul_n_145,
      \bottomI_out[23]_i_9__2_0\(2) => mul_n_146,
      \bottomI_out[23]_i_9__2_0\(1) => mul_n_147,
      \bottomI_out[23]_i_9__2_0\(0) => mul_n_148,
      \bottomI_out_reg[23]_i_10__2_0\(23 downto 0) => tempI(23 downto 0),
      \but2I_reg[3][23]\ => \but2I_reg[3][23]\,
      dataI(47 downto 24) => dataI(51 downto 28),
      dataI(23 downto 0) => dataI(23 downto 0),
      dataQ(47 downto 24) => dataQ(57 downto 34),
      dataQ(23 downto 0) => dataQ(23 downto 0),
      \dataQ_reg[7][23]\(23 downto 0) => \dataQ_reg[7][23]\(23 downto 0),
      mul2I(0) => mul2I(0),
      mul2I_0(0) => mul2I_0(22),
      mulPreviousReady => mulPreviousReady,
      mulReady => mulReady,
      mulStart => mulStart,
      mulStart_reg => mul_n_52,
      \out\(23) => mul_n_101,
      \out\(22) => mul_n_102,
      \out\(21) => mul_n_103,
      \out\(20) => mul_n_104,
      \out\(19) => mul_n_105,
      \out\(18) => mul_n_106,
      \out\(17) => mul_n_107,
      \out\(16) => mul_n_108,
      \out\(15) => mul_n_109,
      \out\(14) => mul_n_110,
      \out\(13) => mul_n_111,
      \out\(12) => mul_n_112,
      \out\(11) => mul_n_113,
      \out\(10) => mul_n_114,
      \out\(9) => mul_n_115,
      \out\(8) => mul_n_116,
      \out\(7) => mul_n_117,
      \out\(6) => mul_n_118,
      \out\(5) => mul_n_119,
      \out\(4) => mul_n_120,
      \out\(3) => mul_n_121,
      \out\(2) => mul_n_122,
      \out\(1) => mul_n_123,
      \out\(0) => mul_n_124,
      \partialFftSizeBit__0\(1 downto 0) => \partialFftSizeBit__0\(1 downto 0),
      \partialFftSizeBit_reg[1]\ => \partialFftSizeBit_reg[1]\,
      \partialFftSizeBit_reg[1]_0\ => \partialFftSizeBit_reg[1]_0\,
      ready01_out => ready01_out,
      s00_axi_aclk => s00_axi_aclk,
      \topI_out_reg[23]\(23 downto 0) => \tempI_reg[23]_0\(23 downto 0),
      \topR_out_reg[23]\(23 downto 0) => \tempR_reg[23]_0\(23 downto 0),
      twiddleI(1 downto 0) => twiddleI(1 downto 0)
    );
\mul1I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(0),
      Q => \mul1I_reg_n_0_[0]\,
      R => '0'
    );
\mul1I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(10),
      Q => \mul1I_reg_n_0_[10]\,
      R => '0'
    );
\mul1I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(11),
      Q => \mul1I_reg_n_0_[11]\,
      R => '0'
    );
\mul1I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(12),
      Q => \mul1I_reg_n_0_[12]\,
      R => '0'
    );
\mul1I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(13),
      Q => \mul1I_reg_n_0_[13]\,
      R => '0'
    );
\mul1I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(14),
      Q => \mul1I_reg_n_0_[14]\,
      R => '0'
    );
\mul1I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(15),
      Q => \mul1I_reg_n_0_[15]\,
      R => '0'
    );
\mul1I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(16),
      Q => \mul1I_reg_n_0_[16]\,
      R => '0'
    );
\mul1I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(17),
      Q => \mul1I_reg_n_0_[17]\,
      R => '0'
    );
\mul1I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(18),
      Q => \mul1I_reg_n_0_[18]\,
      R => '0'
    );
\mul1I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(19),
      Q => \mul1I_reg_n_0_[19]\,
      R => '0'
    );
\mul1I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(1),
      Q => \mul1I_reg_n_0_[1]\,
      R => '0'
    );
\mul1I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(20),
      Q => \mul1I_reg_n_0_[20]\,
      R => '0'
    );
\mul1I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(21),
      Q => \mul1I_reg_n_0_[21]\,
      R => '0'
    );
\mul1I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(22),
      Q => \mul1I_reg_n_0_[22]\,
      R => '0'
    );
\mul1I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(23),
      Q => \mul1I_reg_n_0_[23]\,
      R => '0'
    );
\mul1I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(2),
      Q => \mul1I_reg_n_0_[2]\,
      R => '0'
    );
\mul1I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(3),
      Q => \mul1I_reg_n_0_[3]\,
      R => '0'
    );
\mul1I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(4),
      Q => \mul1I_reg_n_0_[4]\,
      R => '0'
    );
\mul1I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(5),
      Q => \mul1I_reg_n_0_[5]\,
      R => '0'
    );
\mul1I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(6),
      Q => \mul1I_reg_n_0_[6]\,
      R => '0'
    );
\mul1I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(7),
      Q => \mul1I_reg_n_0_[7]\,
      R => '0'
    );
\mul1I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(8),
      Q => \mul1I_reg_n_0_[8]\,
      R => '0'
    );
\mul1I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1I_reg[23]_0\(9),
      Q => \mul1I_reg_n_0_[9]\,
      R => '0'
    );
\mul1R_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(0),
      Q => \mul1R_reg_n_0_[0]\,
      R => '0'
    );
\mul1R_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(10),
      Q => \mul1R_reg_n_0_[10]\,
      R => '0'
    );
\mul1R_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(11),
      Q => \mul1R_reg_n_0_[11]\,
      R => '0'
    );
\mul1R_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(12),
      Q => \mul1R_reg_n_0_[12]\,
      R => '0'
    );
\mul1R_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(13),
      Q => \mul1R_reg_n_0_[13]\,
      R => '0'
    );
\mul1R_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(14),
      Q => \mul1R_reg_n_0_[14]\,
      R => '0'
    );
\mul1R_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(15),
      Q => \mul1R_reg_n_0_[15]\,
      R => '0'
    );
\mul1R_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(16),
      Q => \mul1R_reg_n_0_[16]\,
      R => '0'
    );
\mul1R_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(17),
      Q => \mul1R_reg_n_0_[17]\,
      R => '0'
    );
\mul1R_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(18),
      Q => \mul1R_reg_n_0_[18]\,
      R => '0'
    );
\mul1R_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(19),
      Q => \mul1R_reg_n_0_[19]\,
      R => '0'
    );
\mul1R_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(1),
      Q => \mul1R_reg_n_0_[1]\,
      R => '0'
    );
\mul1R_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(20),
      Q => \mul1R_reg_n_0_[20]\,
      R => '0'
    );
\mul1R_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(21),
      Q => \mul1R_reg_n_0_[21]\,
      R => '0'
    );
\mul1R_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(22),
      Q => \mul1R_reg_n_0_[22]\,
      R => '0'
    );
\mul1R_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(23),
      Q => \mul1R_reg_n_0_[23]\,
      R => '0'
    );
\mul1R_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(2),
      Q => \mul1R_reg_n_0_[2]\,
      R => '0'
    );
\mul1R_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(3),
      Q => \mul1R_reg_n_0_[3]\,
      R => '0'
    );
\mul1R_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(4),
      Q => \mul1R_reg_n_0_[4]\,
      R => '0'
    );
\mul1R_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(5),
      Q => \mul1R_reg_n_0_[5]\,
      R => '0'
    );
\mul1R_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(6),
      Q => \mul1R_reg_n_0_[6]\,
      R => '0'
    );
\mul1R_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(7),
      Q => \mul1R_reg_n_0_[7]\,
      R => '0'
    );
\mul1R_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(8),
      Q => \mul1R_reg_n_0_[8]\,
      R => '0'
    );
\mul1R_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul1R_reg[23]_0\(9),
      Q => \mul1R_reg_n_0_[9]\,
      R => '0'
    );
\mul2I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => twiddleI(1),
      Q => mul2I_0(22),
      R => '0'
    );
\mul2R_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul2R_reg[22]_1\(1),
      Q => mul2R(10),
      R => '0'
    );
\mul2R_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul2R_reg[22]_1\(2),
      Q => \^mul2r_reg[22]_0\(0),
      R => '0'
    );
\mul2R_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \mul2R_reg[22]_1\(0),
      Q => mul2R(9),
      R => '0'
    );
mulPreviousReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mulReady,
      Q => mulPreviousReady,
      R => '0'
    );
mulStart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mul_n_52,
      Q => mulStart,
      R => '0'
    );
\tempI_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(0),
      Q => tempI(0),
      R => '0'
    );
\tempI_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(10),
      Q => tempI(10),
      R => '0'
    );
\tempI_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(11),
      Q => tempI(11),
      R => '0'
    );
\tempI_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(12),
      Q => tempI(12),
      R => '0'
    );
\tempI_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(13),
      Q => tempI(13),
      R => '0'
    );
\tempI_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(14),
      Q => tempI(14),
      R => '0'
    );
\tempI_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(15),
      Q => tempI(15),
      R => '0'
    );
\tempI_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(16),
      Q => tempI(16),
      R => '0'
    );
\tempI_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(17),
      Q => tempI(17),
      R => '0'
    );
\tempI_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(18),
      Q => tempI(18),
      R => '0'
    );
\tempI_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(19),
      Q => tempI(19),
      R => '0'
    );
\tempI_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(1),
      Q => tempI(1),
      R => '0'
    );
\tempI_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(20),
      Q => tempI(20),
      R => '0'
    );
\tempI_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(21),
      Q => tempI(21),
      R => '0'
    );
\tempI_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(22),
      Q => tempI(22),
      R => '0'
    );
\tempI_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(23),
      Q => tempI(23),
      R => '0'
    );
\tempI_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(2),
      Q => tempI(2),
      R => '0'
    );
\tempI_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(3),
      Q => tempI(3),
      R => '0'
    );
\tempI_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(4),
      Q => tempI(4),
      R => '0'
    );
\tempI_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(5),
      Q => tempI(5),
      R => '0'
    );
\tempI_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(6),
      Q => tempI(6),
      R => '0'
    );
\tempI_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(7),
      Q => tempI(7),
      R => '0'
    );
\tempI_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(8),
      Q => tempI(8),
      R => '0'
    );
\tempI_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempI_reg[23]_0\(9),
      Q => tempI(9),
      R => '0'
    );
\tempR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(0),
      Q => tempR(0),
      R => '0'
    );
\tempR_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(10),
      Q => tempR(10),
      R => '0'
    );
\tempR_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(11),
      Q => tempR(11),
      R => '0'
    );
\tempR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(12),
      Q => tempR(12),
      R => '0'
    );
\tempR_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(13),
      Q => tempR(13),
      R => '0'
    );
\tempR_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(14),
      Q => tempR(14),
      R => '0'
    );
\tempR_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(15),
      Q => tempR(15),
      R => '0'
    );
\tempR_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(16),
      Q => tempR(16),
      R => '0'
    );
\tempR_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(17),
      Q => tempR(17),
      R => '0'
    );
\tempR_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(18),
      Q => tempR(18),
      R => '0'
    );
\tempR_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(19),
      Q => tempR(19),
      R => '0'
    );
\tempR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(1),
      Q => tempR(1),
      R => '0'
    );
\tempR_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(20),
      Q => tempR(20),
      R => '0'
    );
\tempR_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(21),
      Q => tempR(21),
      R => '0'
    );
\tempR_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(22),
      Q => tempR(22),
      R => '0'
    );
\tempR_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(23),
      Q => tempR(23),
      R => '0'
    );
\tempR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(2),
      Q => tempR(2),
      R => '0'
    );
\tempR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(3),
      Q => tempR(3),
      R => '0'
    );
\tempR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(4),
      Q => tempR(4),
      R => '0'
    );
\tempR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(5),
      Q => tempR(5),
      R => '0'
    );
\tempR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(6),
      Q => tempR(6),
      R => '0'
    );
\tempR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(7),
      Q => tempR(7),
      R => '0'
    );
\tempR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(8),
      Q => tempR(8),
      R => '0'
    );
\tempR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ready01_out,
      D => \tempR_reg[23]_0\(9),
      Q => tempR(9),
      R => '0'
    );
\topI_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_100,
      Q => \^q\(0),
      R => '0'
    );
\topI_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_90,
      Q => \^q\(8),
      R => '0'
    );
\topI_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_89,
      Q => \^q\(9),
      R => '0'
    );
\topI_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_88,
      Q => \^q\(10),
      R => '0'
    );
\topI_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_87,
      Q => \^q\(11),
      R => '0'
    );
\topI_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_86,
      Q => \^q\(12),
      R => '0'
    );
\topI_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_85,
      Q => \but1Q_out[3]_14\(15),
      R => '0'
    );
\topI_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_84,
      Q => \^q\(13),
      R => '0'
    );
\topI_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_83,
      Q => \^q\(14),
      R => '0'
    );
\topI_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_82,
      Q => \^q\(15),
      R => '0'
    );
\topI_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_81,
      Q => \^q\(16),
      R => '0'
    );
\topI_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_99,
      Q => \^q\(1),
      R => '0'
    );
\topI_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_80,
      Q => \^q\(17),
      R => '0'
    );
\topI_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_79,
      Q => \^q\(18),
      R => '0'
    );
\topI_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_78,
      Q => \^q\(19),
      R => '0'
    );
\topI_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_77,
      Q => \but1Q_out[3]_14\(23),
      R => '0'
    );
\topI_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_98,
      Q => \^q\(2),
      R => '0'
    );
\topI_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_97,
      Q => \^q\(3),
      R => '0'
    );
\topI_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_96,
      Q => \^q\(4),
      R => '0'
    );
\topI_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_95,
      Q => \^q\(5),
      R => '0'
    );
\topI_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_94,
      Q => \^q\(6),
      R => '0'
    );
\topI_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_93,
      Q => \but1Q_out[3]_14\(7),
      R => '0'
    );
\topI_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_92,
      Q => \^q\(7),
      R => '0'
    );
\topI_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_91,
      Q => \but1Q_out[3]_14\(9),
      R => '0'
    );
\topR_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_76,
      Q => \^topr_out_reg[23]_0\(0),
      R => '0'
    );
\topR_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_66,
      Q => \^topr_out_reg[23]_0\(9),
      R => '0'
    );
\topR_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_65,
      Q => \^topr_out_reg[23]_0\(10),
      R => '0'
    );
\topR_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_64,
      Q => \^topr_out_reg[23]_0\(11),
      R => '0'
    );
\topR_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_63,
      Q => \but1I_out[3]_13\(13),
      R => '0'
    );
\topR_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_62,
      Q => \^topr_out_reg[23]_0\(12),
      R => '0'
    );
\topR_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_61,
      Q => \^topr_out_reg[23]_0\(13),
      R => '0'
    );
\topR_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_60,
      Q => \^topr_out_reg[23]_0\(14),
      R => '0'
    );
\topR_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_59,
      Q => \^topr_out_reg[23]_0\(15),
      R => '0'
    );
\topR_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_58,
      Q => \^topr_out_reg[23]_0\(16),
      R => '0'
    );
\topR_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_57,
      Q => \^topr_out_reg[23]_0\(17),
      R => '0'
    );
\topR_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_75,
      Q => \^topr_out_reg[23]_0\(1),
      R => '0'
    );
\topR_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_56,
      Q => \^topr_out_reg[23]_0\(18),
      R => '0'
    );
\topR_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_55,
      Q => \^topr_out_reg[23]_0\(19),
      R => '0'
    );
\topR_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_54,
      Q => \^topr_out_reg[23]_0\(20),
      R => '0'
    );
\topR_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_53,
      Q => \^topr_out_reg[23]_0\(21),
      R => '0'
    );
\topR_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_74,
      Q => \^topr_out_reg[23]_0\(2),
      R => '0'
    );
\topR_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_73,
      Q => \but1I_out[3]_13\(3),
      R => '0'
    );
\topR_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_72,
      Q => \^topr_out_reg[23]_0\(3),
      R => '0'
    );
\topR_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_71,
      Q => \^topr_out_reg[23]_0\(4),
      R => '0'
    );
\topR_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_70,
      Q => \^topr_out_reg[23]_0\(5),
      R => '0'
    );
\topR_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_69,
      Q => \^topr_out_reg[23]_0\(6),
      R => '0'
    );
\topR_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_68,
      Q => \^topr_out_reg[23]_0\(7),
      R => '0'
    );
\topR_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => mul_n_49,
      D => mul_n_67,
      Q => \^topr_out_reg[23]_0\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fft is
  port (
    lastStartState : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    lastStartState_0 : out STD_LOGIC;
    butterflyStarted : out STD_LOGIC;
    last_data_en_state_reg_0 : out STD_LOGIC;
    butterflyPreviousReady : out STD_LOGIC;
    slv_wire4 : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \partialFftSizeBit_reg[6]_0\ : out STD_LOGIC;
    ready : out STD_LOGIC;
    \data_out_R_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_out_I_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \state_reg[1]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \butTwiddleI_reg[2][10]_0\ : in STD_LOGIC;
    ready01_out : in STD_LOGIC;
    last_data_en_state_reg_1 : in STD_LOGIC;
    butterflyPreviousReady_reg_0 : in STD_LOGIC;
    ready_reg_0 : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \partialFftSizeBit_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dataQ_reg[6][23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \dataI_reg[6][23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fft;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fft is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \but1I[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][10]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][12]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][13]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][14]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][16]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][17]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][18]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][19]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][20]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][21]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][22]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][10]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][11]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][12]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][13]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][14]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][16]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][17]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][18]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][19]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][20]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][21]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][22]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][23]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][10]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][10]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][11]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][11]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][12]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][12]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][13]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][13]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][14]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][14]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][15]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][16]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][16]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][17]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][17]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][18]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][18]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][19]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][19]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][20]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][20]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][21]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][21]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][22]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][22]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][23]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][23]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][23]_i_3_n_0\ : STD_LOGIC;
  signal \but1I[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][2]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][3]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][5]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][6]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][8]_i_2_n_0\ : STD_LOGIC;
  signal \but1I[3][9]_i_1_n_0\ : STD_LOGIC;
  signal \but1I[3][9]_i_2_n_0\ : STD_LOGIC;
  signal \but1I_out[1]_5\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \but1I_out[2]_9\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \but1I_out[3]_13\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \but1I_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \but1I_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \but1Q[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][10]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][12]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][13]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][14]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][16]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][17]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][18]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][19]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][20]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][21]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][22]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][10]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][11]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][12]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][13]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][14]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][16]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][17]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][18]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][19]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][20]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][21]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][22]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][23]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][10]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][10]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][11]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][11]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][12]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][12]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][13]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][13]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][14]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][14]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][15]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][16]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][16]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][17]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][17]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][18]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][18]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][19]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][19]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][20]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][20]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][21]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][21]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][22]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][22]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][23]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][23]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][2]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][3]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][5]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][6]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][8]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q[3][9]_i_1_n_0\ : STD_LOGIC;
  signal \but1Q[3][9]_i_2_n_0\ : STD_LOGIC;
  signal \but1Q_out[1]_6\ : STD_LOGIC_VECTOR ( 23 downto 2 );
  signal \but1Q_out[2]_10\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \but1Q_out[3]_14\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \but1Q_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \but1Q_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \but2I_out[0]_3\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \but2I_out[1]_7\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \but2I_out[2]_11\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \but2I_out[3]_15\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \but2I_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \but2I_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \but2Q_out[0]_4\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \but2Q_out[1]_8\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \but2Q_out[2]_12\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \but2Q_out[3]_16\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \but2Q_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \but2Q_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \butTwiddleI[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \butTwiddleI[0][10]_i_2_n_0\ : STD_LOGIC;
  signal \butTwiddleI[0][23]_i_1_n_0\ : STD_LOGIC;
  signal \butTwiddleI[0][23]_i_2_n_0\ : STD_LOGIC;
  signal \butTwiddleI[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \butTwiddleI[1][10]_i_1_n_0\ : STD_LOGIC;
  signal \butTwiddleI[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \butTwiddleI[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \butTwiddleI[3][10]_i_1_n_0\ : STD_LOGIC;
  signal \butTwiddleI[3][23]_i_1_n_0\ : STD_LOGIC;
  signal \butTwiddleI[3][23]_i_2_n_0\ : STD_LOGIC;
  signal \butTwiddleI[3][9]_i_1_n_0\ : STD_LOGIC;
  signal \butTwiddleI_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \butTwiddleI_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \butTwiddleI_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \butTwiddleI_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \butTwiddleI_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \butTwiddleI_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \butTwiddleI_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \butTwiddleI_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \butTwiddleI_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \butTwiddleI_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \butTwiddleQ[0][23]_i_1_n_0\ : STD_LOGIC;
  signal \butTwiddleQ[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \butTwiddleQ[3][23]_i_1_n_0\ : STD_LOGIC;
  signal \butTwiddleQ_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \butTwiddleQ_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \butTwiddleQ_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \butTwiddleQ_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \butTwiddleQ_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \butTwiddleQ_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \^butterflypreviousready\ : STD_LOGIC;
  signal \^butterflystarted\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_10\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_100\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_101\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_102\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_103\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_104\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_105\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_106\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_107\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_108\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_109\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_11\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_110\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_111\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_112\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_113\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_114\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_115\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_116\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_117\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_118\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_119\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_12\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_120\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_121\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_122\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_123\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_124\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_125\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_126\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_127\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_128\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_129\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_13\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_130\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_131\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_132\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_133\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_134\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_135\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_136\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_137\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_138\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_139\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_14\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_140\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_141\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_142\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_143\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_144\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_145\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_146\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_147\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_148\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_149\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_15\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_150\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_151\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_152\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_153\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_154\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_155\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_156\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_157\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_158\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_159\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_16\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_160\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_161\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_162\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_163\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_164\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_165\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_166\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_167\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_168\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_169\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_17\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_170\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_171\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_172\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_173\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_174\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_175\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_176\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_177\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_178\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_179\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_18\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_180\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_181\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_182\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_19\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_193\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_194\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_195\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_196\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_197\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_198\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_199\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_2\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_20\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_200\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_201\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_202\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_203\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_204\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_205\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_206\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_207\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_208\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_209\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_21\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_210\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_211\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_212\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_213\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_214\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_215\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_216\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_217\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_218\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_219\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_22\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_220\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_221\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_222\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_223\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_224\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_225\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_226\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_227\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_228\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_229\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_23\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_230\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_231\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_232\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_233\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_234\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_235\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_236\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_237\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_24\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_25\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_255\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_256\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_257\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_258\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_259\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_26\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_260\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_27\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_279\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_28\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_280\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_281\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_282\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_283\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_284\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_285\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_286\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_287\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_288\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_289\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_29\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_290\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_291\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_292\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_293\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_294\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_295\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_296\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_297\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_298\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_299\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_3\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_30\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_300\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_301\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_302\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_303\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_304\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_305\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_306\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_307\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_308\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_309\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_31\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_310\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_311\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_312\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_313\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_314\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_315\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_316\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_317\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_318\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_319\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_32\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_320\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_321\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_322\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_323\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_324\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_325\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_326\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_327\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_328\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_329\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_33\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_330\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_331\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_332\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_333\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_334\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_335\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_336\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_337\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_338\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_339\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_34\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_340\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_341\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_342\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_343\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_344\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_345\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_346\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_347\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_348\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_349\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_35\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_350\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_351\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_352\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_353\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_354\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_355\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_356\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_357\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_358\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_359\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_36\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_360\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_361\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_362\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_363\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_364\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_365\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_366\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_367\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_368\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_369\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_37\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_370\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_371\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_372\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_373\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_374\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_375\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_376\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_377\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_378\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_379\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_38\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_380\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_381\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_382\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_383\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_384\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_385\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_386\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_387\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_388\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_389\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_39\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_390\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_391\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_392\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_393\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_394\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_395\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_396\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_397\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_398\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_399\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_4\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_40\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_400\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_401\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_402\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_403\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_404\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_405\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_406\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_407\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_408\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_409\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_41\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_410\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_411\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_412\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_413\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_414\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_415\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_416\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_417\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_418\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_419\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_42\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_420\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_421\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_422\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_423\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_424\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_425\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_426\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_427\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_428\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_429\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_43\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_430\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_431\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_432\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_433\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_434\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_435\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_436\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_437\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_438\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_439\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_44\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_440\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_441\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_45\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_46\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_47\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_48\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_49\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_5\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_50\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_51\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_52\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_53\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_54\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_55\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_56\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_57\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_58\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_59\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_60\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_61\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_62\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_63\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_64\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_65\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_66\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_67\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_68\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_69\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_7\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_70\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_71\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_72\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_73\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_74\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_75\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_76\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_77\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_78\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_79\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_8\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_80\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_81\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_82\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_83\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_84\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_85\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_86\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_87\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_88\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_89\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_9\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_90\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_91\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_92\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_93\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_94\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_95\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_96\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_97\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_98\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly_n_99\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_0\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_101\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_103\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_104\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_105\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_106\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_107\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_108\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_109\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_110\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_111\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_112\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_113\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_114\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_115\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_116\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_117\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_118\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_119\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_120\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_121\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_122\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_123\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_124\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_125\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_126\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_127\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_128\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_129\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_130\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_131\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_132\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_133\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_134\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_135\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_136\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_137\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_138\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_139\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_140\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_141\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_142\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_143\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_144\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_145\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_146\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_147\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_148\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_149\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_150\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_151\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_152\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_153\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_154\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_155\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_156\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_157\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_158\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_159\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_160\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_161\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_162\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_163\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_164\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_165\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_166\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_167\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_168\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_169\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_170\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_171\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_172\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_173\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_174\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_175\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_176\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_177\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_178\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_179\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_180\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_181\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_182\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_183\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_184\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_185\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_186\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_187\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_188\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_189\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_190\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_191\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_192\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_193\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_194\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_195\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_196\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_197\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_198\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_44\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_45\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_46\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_47\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_48\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_49\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_50\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_95\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_96\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_97\ : STD_LOGIC;
  signal \butterfly_generator[1].butterfly_n_98\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_1\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_10\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_100\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_101\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_102\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_103\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_104\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_105\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_106\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_107\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_108\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_109\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_11\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_110\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_111\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_112\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_113\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_114\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_115\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_116\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_117\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_118\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_119\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_12\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_120\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_121\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_122\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_123\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_124\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_125\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_126\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_127\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_128\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_129\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_130\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_131\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_132\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_133\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_134\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_135\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_136\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_137\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_138\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_139\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_140\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_141\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_142\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_143\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_144\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_145\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_146\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_147\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_148\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_149\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_150\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_151\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_152\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_153\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_154\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_155\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_156\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_157\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_158\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_159\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_160\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_161\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_173\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_174\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_175\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_176\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_177\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_178\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_179\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_180\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_181\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_182\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_183\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_184\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_185\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_186\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_187\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_188\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_189\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_190\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_191\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_192\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_193\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_194\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_195\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_196\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_197\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_198\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_199\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_2\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_200\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_201\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_202\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_203\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_204\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_205\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_206\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_207\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_208\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_209\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_210\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_211\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_212\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_213\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_214\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_215\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_216\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_217\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_218\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_219\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_220\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_221\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_222\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_223\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_224\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_225\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_226\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_227\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_228\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_229\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_230\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_231\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_232\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_233\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_234\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_235\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_236\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_237\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_238\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_239\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_240\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_241\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_3\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_4\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_5\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_51\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_52\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_53\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_54\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_55\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_56\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_6\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_7\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_8\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_9\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_95\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_96\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_97\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_98\ : STD_LOGIC;
  signal \butterfly_generator[2].butterfly_n_99\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_0\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_100\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_101\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_102\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_103\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_104\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_105\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_106\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_107\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_108\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_109\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_110\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_111\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_112\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_113\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_114\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_115\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_116\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_117\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_142\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_143\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_144\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_145\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_146\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_147\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_148\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_149\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_150\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_151\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_152\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_153\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_154\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_155\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_156\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_157\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_158\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_159\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_160\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_161\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_162\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_163\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_164\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_165\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_166\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_167\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_168\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_169\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_170\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_171\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_172\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_173\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_174\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_175\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_176\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_177\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_178\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_179\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_180\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_181\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_182\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_183\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_184\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_185\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_186\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_187\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_188\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_189\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_190\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_191\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_192\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_193\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_194\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_195\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_196\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_197\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_198\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_199\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_200\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_201\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_202\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_203\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_204\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_205\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_206\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_207\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_208\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_209\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_21\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_210\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_211\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_212\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_213\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_214\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_215\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_216\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_217\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_218\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_219\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_22\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_220\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_221\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_222\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_223\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_224\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_23\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_24\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_47\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_48\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_49\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_50\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_51\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_53\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_54\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_55\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_56\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_57\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_58\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_59\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_63\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_64\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_65\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_66\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_67\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_68\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_69\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_70\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_71\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_96\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_97\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_98\ : STD_LOGIC;
  signal \butterfly_generator[3].butterfly_n_99\ : STD_LOGIC;
  signal dataI : STD_LOGIC_VECTOR ( 167 downto 0 );
  signal \dataI[0][23]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[1][23]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[2][12]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[2][15]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[2][15]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[2][22]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[3][23]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[3][3]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[3][9]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[4][0]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][10]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][11]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][12]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][13]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][14]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][15]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][16]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][17]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][18]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][19]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][1]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][20]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][21]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][22]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][23]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][23]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[4][2]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][3]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][3]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[4][3]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[4][3]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[4][4]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][5]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][6]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][7]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][8]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[4][9]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[5][0]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[5][10]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[5][11]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[5][12]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[5][13]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[5][14]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[5][15]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[5][16]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[5][17]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[5][21]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[5][22]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[5][23]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[5][3]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[5][4]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[5][5]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[5][6]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[5][6]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[5][7]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[5][8]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[5][9]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][0]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][0]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][0]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][0]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][10]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][10]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][10]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][10]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][11]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][11]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][11]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][12]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][12]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][12]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][12]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][13]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][13]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][13]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][13]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][14]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][14]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][14]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][15]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][15]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][15]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][15]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][16]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][16]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][16]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][16]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][17]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][17]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][17]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][18]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][18]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][18]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][19]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][19]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][19]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][19]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][1]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][1]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][1]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][20]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][20]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][20]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][21]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][21]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][21]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][21]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][21]_i_7_n_0\ : STD_LOGIC;
  signal \dataI[6][22]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][22]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][22]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][22]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][22]_i_7_n_0\ : STD_LOGIC;
  signal \dataI[6][23]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][23]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][23]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][23]_i_7_n_0\ : STD_LOGIC;
  signal \dataI[6][2]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][2]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][2]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][3]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][3]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][4]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][4]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][4]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][4]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][5]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][5]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][5]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][6]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][6]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][6]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][6]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][7]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][7]_i_4_n_0\ : STD_LOGIC;
  signal \dataI[6][7]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][7]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][8]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][8]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][8]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[6][9]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[6][9]_i_5_n_0\ : STD_LOGIC;
  signal \dataI[6][9]_i_6_n_0\ : STD_LOGIC;
  signal \dataI[7][0]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][0]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][10]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][10]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][11]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][11]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][12]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][12]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][13]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][14]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][14]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][15]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][15]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][16]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][16]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][17]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][17]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][18]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][18]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][19]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][19]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][1]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][1]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][20]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][20]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][21]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][22]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][22]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][23]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][23]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][2]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][2]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][3]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][3]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][4]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][4]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][5]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][6]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][6]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][7]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][7]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][8]_i_3_n_0\ : STD_LOGIC;
  signal \dataI[7][9]_i_2_n_0\ : STD_LOGIC;
  signal \dataI[7][9]_i_3_n_0\ : STD_LOGIC;
  signal \dataI_reg[0]_17\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal dataQ : STD_LOGIC_VECTOR ( 167 downto 0 );
  signal \dataQ[2][22]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[2][8]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[3][12]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[3][3]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][0]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][10]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][11]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][12]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][13]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][14]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][15]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][16]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][17]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][18]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][19]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][1]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][20]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][21]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][22]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][23]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][2]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][3]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][3]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[4][3]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[4][3]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[4][4]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][5]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][6]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][7]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][8]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[4][9]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[5][0]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[5][11]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[5][12]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[5][15]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[5][17]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[5][18]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[5][1]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[5][20]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[5][22]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[5][23]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[5][4]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[5][5]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[5][6]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[5][7]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[5][8]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[5][9]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][0]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][0]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][0]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][0]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][10]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][10]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][10]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][10]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][11]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][11]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][11]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][11]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][12]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][12]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][12]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][13]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][13]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][13]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][14]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][14]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][14]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][14]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][15]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][15]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][15]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][15]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][16]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][16]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][16]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][16]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][17]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][17]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][17]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][17]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][18]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][18]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][18]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][19]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][19]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][19]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][19]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][1]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][1]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][1]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][20]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][20]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][20]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][20]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][21]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][21]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][21]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][22]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][22]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][22]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][23]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][23]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][23]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][23]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][2]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][2]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][2]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][3]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][3]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][4]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][4]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][4]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][4]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][5]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][5]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][5]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][5]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][6]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][6]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][6]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][6]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][7]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][7]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][7]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][7]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][8]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][8]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][8]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[6][9]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[6][9]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[6][9]_i_5_n_0\ : STD_LOGIC;
  signal \dataQ[6][9]_i_6_n_0\ : STD_LOGIC;
  signal \dataQ[7][0]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][0]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][10]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][11]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][11]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][12]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][12]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][13]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][13]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][14]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][14]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][15]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][15]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][16]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][16]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][17]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][17]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][18]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][19]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][19]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][20]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][20]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][21]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][21]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][22]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][22]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][22]_i_4_n_0\ : STD_LOGIC;
  signal \dataQ[7][23]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][2]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][3]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][3]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][4]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][4]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][5]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][5]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][6]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][6]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][7]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][7]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][8]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][8]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ[7][9]_i_2_n_0\ : STD_LOGIC;
  signal \dataQ[7][9]_i_3_n_0\ : STD_LOGIC;
  signal \dataQ_reg[0]_18\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \data_out_I[0]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[0]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[11]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[12]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[12]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[13]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[13]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[15]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[16]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[16]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[17]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[18]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[18]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[19]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[19]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[20]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[20]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[21]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[21]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[22]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[22]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[23]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[23]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[4]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[8]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I[9]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_I[9]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_I_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R[0]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[0]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[11]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[12]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[12]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[13]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[13]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[15]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[16]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[16]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[17]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[18]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[18]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[19]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[19]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[20]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[20]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[21]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[21]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[22]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[22]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R[23]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[23]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_R[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[4]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[8]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R[9]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R[9]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_R_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \idx[0]_i_1_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \idx[2]_i_1_n_0\ : STD_LOGIC;
  signal \idx[2]_i_2_n_0\ : STD_LOGIC;
  signal \idx[2]_i_3_n_0\ : STD_LOGIC;
  signal \idx[2]_i_4_n_0\ : STD_LOGIC;
  signal \idx[2]_i_5_n_0\ : STD_LOGIC;
  signal \idx[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \idx_reg[2]_rep_n_0\ : STD_LOGIC;
  signal idxreversed : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^laststartstate\ : STD_LOGIC;
  signal \^last_data_en_state_reg_0\ : STD_LOGIC;
  signal mul2I : STD_LOGIC_VECTOR ( 22 to 22 );
  signal mul2R : STD_LOGIC_VECTOR ( 22 to 22 );
  signal mul2R_0 : STD_LOGIC_VECTOR ( 22 to 22 );
  signal \outIdx[0]_i_1_n_0\ : STD_LOGIC;
  signal \outIdx[1]_i_1_n_0\ : STD_LOGIC;
  signal \outIdx[2]_i_1_n_0\ : STD_LOGIC;
  signal \outIdx[3]_i_2_n_0\ : STD_LOGIC;
  signal \outIdx[3]_i_3_n_0\ : STD_LOGIC;
  signal \outIdx[3]_i_4_n_0\ : STD_LOGIC;
  signal \outIdx[3]_i_5_n_0\ : STD_LOGIC;
  signal \outIdx__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \partialFftSizeBit[1]_i_1_n_0\ : STD_LOGIC;
  signal \partialFftSizeBit[2]_i_1_n_0\ : STD_LOGIC;
  signal \partialFftSizeBit[3]_i_1_n_0\ : STD_LOGIC;
  signal \partialFftSizeBit[4]_i_1_n_0\ : STD_LOGIC;
  signal \partialFftSizeBit[5]_i_1_n_0\ : STD_LOGIC;
  signal \partialFftSizeBit[6]_i_1_n_0\ : STD_LOGIC;
  signal \partialFftSizeBit[6]_i_2_n_0\ : STD_LOGIC;
  signal \partialFftSizeBit[7]_i_1_n_0\ : STD_LOGIC;
  signal \partialFftSizeBit[7]_i_3_n_0\ : STD_LOGIC;
  signal \partialFftSizeBit__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^partialfftsizebit_reg[6]_0\ : STD_LOGIC;
  signal partialFftSizeHalvedMask : STD_LOGIC_VECTOR ( 2 to 2 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[1]_i_4_n_0\ : STD_LOGIC;
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^state_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \but1I[1][0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \but1I[1][10]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \but1I[1][11]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \but1I[1][12]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \but1I[1][13]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \but1I[1][14]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \but1I[1][15]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \but1I[1][16]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \but1I[1][17]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \but1I[1][18]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \but1I[1][19]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \but1I[1][1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \but1I[1][20]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \but1I[1][21]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \but1I[1][22]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \but1I[1][23]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \but1I[1][2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \but1I[1][3]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \but1I[1][4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \but1I[1][5]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \but1I[1][6]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \but1I[1][7]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \but1I[1][8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \but1I[1][9]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \but1I[2][0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \but1I[2][10]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \but1I[2][11]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \but1I[2][12]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \but1I[2][13]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \but1I[2][14]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \but1I[2][15]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \but1I[2][16]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \but1I[2][17]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \but1I[2][18]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \but1I[2][19]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \but1I[2][1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \but1I[2][20]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \but1I[2][21]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \but1I[2][22]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \but1I[2][23]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \but1I[2][2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \but1I[2][3]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \but1I[2][4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \but1I[2][5]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \but1I[2][6]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \but1I[2][7]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \but1I[2][8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \but1I[2][9]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \but1Q[1][0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \but1Q[1][10]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \but1Q[1][11]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \but1Q[1][12]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \but1Q[1][13]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \but1Q[1][14]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \but1Q[1][15]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \but1Q[1][16]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \but1Q[1][17]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \but1Q[1][18]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \but1Q[1][19]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \but1Q[1][1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \but1Q[1][20]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \but1Q[1][21]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \but1Q[1][22]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \but1Q[1][23]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \but1Q[1][2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \but1Q[1][3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \but1Q[1][4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \but1Q[1][5]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \but1Q[1][6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \but1Q[1][7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \but1Q[1][8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \but1Q[1][9]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \but1Q[2][0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \but1Q[2][10]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \but1Q[2][11]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \but1Q[2][12]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \but1Q[2][13]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \but1Q[2][14]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \but1Q[2][15]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \but1Q[2][16]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \but1Q[2][17]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \but1Q[2][18]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \but1Q[2][19]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \but1Q[2][1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \but1Q[2][20]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \but1Q[2][21]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \but1Q[2][22]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \but1Q[2][23]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \but1Q[2][2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \but1Q[2][3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \but1Q[2][4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \but1Q[2][5]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \but1Q[2][6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \but1Q[2][7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \but1Q[2][8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \but1Q[2][9]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \butTwiddleI[0][10]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \butTwiddleI[0][23]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \butTwiddleI[0][9]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \butTwiddleI[1][10]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \butTwiddleI[1][23]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \butTwiddleI[1][9]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \butTwiddleI[3][10]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \butTwiddleI[3][23]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \butTwiddleI[3][23]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \butTwiddleI[3][9]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \butTwiddleQ[0][23]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \dataI[0][23]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dataI[1][23]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \dataI[2][15]_i_4\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dataI[2][22]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \dataI[3][23]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \dataI[4][0]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \dataI[4][10]_i_3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dataI[4][11]_i_3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dataI[4][12]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dataI[4][13]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dataI[4][14]_i_3\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dataI[4][15]_i_3\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dataI[4][16]_i_3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \dataI[4][17]_i_3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \dataI[4][18]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \dataI[4][19]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \dataI[4][1]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \dataI[4][20]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \dataI[4][21]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \dataI[4][22]_i_3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \dataI[4][23]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \dataI[4][23]_i_4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \dataI[4][2]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dataI[4][3]_i_4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dataI[4][4]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dataI[4][5]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dataI[4][6]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dataI[4][7]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dataI[4][8]_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dataI[4][9]_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dataI[5][6]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \dataI[5][6]_i_4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dataI[6][0]_i_4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dataI[6][10]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \dataI[6][12]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \dataI[6][13]_i_4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dataI[6][15]_i_4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \dataI[6][16]_i_4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \dataI[6][19]_i_4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \dataI[6][21]_i_4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dataI[6][21]_i_5\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \dataI[6][22]_i_4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \dataI[6][22]_i_5\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \dataI[6][23]_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \dataI[6][3]_i_4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \dataI[6][4]_i_4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \dataI[6][6]_i_4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \dataI[6][7]_i_4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \dataQ[3][3]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \dataQ[4][0]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \dataQ[4][10]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \dataQ[4][11]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \dataQ[4][12]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \dataQ[4][13]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dataQ[4][14]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dataQ[4][15]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dataQ[4][16]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dataQ[4][17]_i_3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dataQ[4][18]_i_3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dataQ[4][19]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dataQ[4][1]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \dataQ[4][20]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dataQ[4][21]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dataQ[4][22]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dataQ[4][23]_i_3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dataQ[4][2]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \dataQ[4][3]_i_4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \dataQ[4][4]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \dataQ[4][5]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \dataQ[4][6]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \dataQ[4][7]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \dataQ[4][8]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \dataQ[4][9]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \dataQ[5][6]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \dataQ[6][0]_i_4\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \dataQ[6][10]_i_4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dataQ[6][11]_i_4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dataQ[6][14]_i_4\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \dataQ[6][15]_i_4\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \dataQ[6][16]_i_4\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \dataQ[6][17]_i_4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \dataQ[6][19]_i_4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \dataQ[6][20]_i_4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \dataQ[6][23]_i_4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dataQ[6][3]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \dataQ[6][3]_i_4\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dataQ[6][4]_i_4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dataQ[6][5]_i_4\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \dataQ[6][6]_i_4\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dataQ[6][7]_i_4\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \dataQ[6][9]_i_4\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \dataQ[7][0]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dataQ[7][22]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \dataQ[7][3]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \dataQ[7][4]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \dataQ[7][5]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dataQ[7][6]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \idx[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \idx[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \idx[2]_i_5\ : label is "soft_lutpair33";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \idx_reg[1]\ : label is "idx_reg[1]";
  attribute ORIG_CELL_NAME of \idx_reg[1]_rep\ : label is "idx_reg[1]";
  attribute ORIG_CELL_NAME of \idx_reg[2]\ : label is "idx_reg[2]";
  attribute ORIG_CELL_NAME of \idx_reg[2]_rep\ : label is "idx_reg[2]";
  attribute SOFT_HLUTNM of \outIdx[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \outIdx[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \outIdx[3]_i_3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \partialFftSizeBit[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \partialFftSizeBit[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \partialFftSizeBit[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \partialFftSizeBit[6]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of ready_i_2 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \state[1]_i_4\ : label is "soft_lutpair43";
begin
  A(0) <= \^a\(0);
  butterflyPreviousReady <= \^butterflypreviousready\;
  butterflyStarted <= \^butterflystarted\;
  lastStartState <= \^laststartstate\;
  last_data_en_state_reg_0 <= \^last_data_en_state_reg_0\;
  \partialFftSizeBit_reg[6]_0\ <= \^partialfftsizebit_reg[6]_0\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
  \state_reg[1]_0\ <= \^state_reg[1]_0\;
\but1I[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(120),
      I1 => \butterfly_generator[1].butterfly_n_109\,
      I2 => dataI(144),
      O => \but1I[1][0]_i_1_n_0\
    );
\but1I[1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(130),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataI(154),
      O => \but1I[1][10]_i_1_n_0\
    );
\but1I[1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(131),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataI(155),
      O => \but1I[1][11]_i_1_n_0\
    );
\but1I[1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(132),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataI(156),
      O => \but1I[1][12]_i_1_n_0\
    );
\but1I[1][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(133),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataI(157),
      O => \but1I[1][13]_i_1_n_0\
    );
\but1I[1][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(134),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataI(158),
      O => \but1I[1][14]_i_1_n_0\
    );
\but1I[1][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(135),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataI(159),
      O => \but1I[1][15]_i_1_n_0\
    );
\but1I[1][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(136),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataI(160),
      O => \but1I[1][16]_i_1_n_0\
    );
\but1I[1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(137),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataI(161),
      O => \but1I[1][17]_i_1_n_0\
    );
\but1I[1][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(138),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataI(162),
      O => \but1I[1][18]_i_1_n_0\
    );
\but1I[1][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(139),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataI(163),
      O => \but1I[1][19]_i_1_n_0\
    );
\but1I[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(121),
      I1 => \butterfly_generator[1].butterfly_n_109\,
      I2 => dataI(145),
      O => \but1I[1][1]_i_1_n_0\
    );
\but1I[1][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(140),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataI(164),
      O => \but1I[1][20]_i_1_n_0\
    );
\but1I[1][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(141),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataI(165),
      O => \but1I[1][21]_i_1_n_0\
    );
\but1I[1][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(142),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataI(166),
      O => \but1I[1][22]_i_1_n_0\
    );
\but1I[1][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(143),
      I1 => \butterfly_generator[1].butterfly_n_109\,
      I2 => dataI(167),
      O => \but1I[1][23]_i_1_n_0\
    );
\but1I[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(122),
      I1 => \butterfly_generator[1].butterfly_n_109\,
      I2 => dataI(146),
      O => \but1I[1][2]_i_1_n_0\
    );
\but1I[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(123),
      I1 => \butterfly_generator[1].butterfly_n_109\,
      I2 => dataI(147),
      O => \but1I[1][3]_i_1_n_0\
    );
\but1I[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(124),
      I1 => \butterfly_generator[1].butterfly_n_109\,
      I2 => dataI(148),
      O => \but1I[1][4]_i_1_n_0\
    );
\but1I[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(125),
      I1 => \butterfly_generator[1].butterfly_n_109\,
      I2 => dataI(149),
      O => \but1I[1][5]_i_1_n_0\
    );
\but1I[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(126),
      I1 => \butterfly_generator[1].butterfly_n_109\,
      I2 => dataI(150),
      O => \but1I[1][6]_i_1_n_0\
    );
\but1I[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(127),
      I1 => \butterfly_generator[1].butterfly_n_109\,
      I2 => dataI(151),
      O => \but1I[1][7]_i_1_n_0\
    );
\but1I[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(128),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataI(152),
      O => \but1I[1][8]_i_1_n_0\
    );
\but1I[1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(129),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataI(153),
      O => \but1I[1][9]_i_1_n_0\
    );
\but1I[2][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(72),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(120),
      O => \but1I[2][0]_i_1_n_0\
    );
\but1I[2][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(82),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(130),
      O => \but1I[2][10]_i_1_n_0\
    );
\but1I[2][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(83),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(131),
      O => \but1I[2][11]_i_1_n_0\
    );
\but1I[2][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(84),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(132),
      O => \but1I[2][12]_i_1_n_0\
    );
\but1I[2][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(85),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(133),
      O => \but1I[2][13]_i_1_n_0\
    );
\but1I[2][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(86),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(134),
      O => \but1I[2][14]_i_1_n_0\
    );
\but1I[2][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(87),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(135),
      O => \but1I[2][15]_i_1_n_0\
    );
\but1I[2][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(88),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(136),
      O => \but1I[2][16]_i_1_n_0\
    );
\but1I[2][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(89),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(137),
      O => \but1I[2][17]_i_1_n_0\
    );
\but1I[2][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(90),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(138),
      O => \but1I[2][18]_i_1_n_0\
    );
\but1I[2][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(91),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(139),
      O => \but1I[2][19]_i_1_n_0\
    );
\but1I[2][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(73),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(121),
      O => \but1I[2][1]_i_1_n_0\
    );
\but1I[2][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(92),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(140),
      O => \but1I[2][20]_i_1_n_0\
    );
\but1I[2][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(93),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(141),
      O => \but1I[2][21]_i_1_n_0\
    );
\but1I[2][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(94),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(142),
      O => \but1I[2][22]_i_1_n_0\
    );
\but1I[2][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(95),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(143),
      O => \but1I[2][23]_i_1_n_0\
    );
\but1I[2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(74),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(122),
      O => \but1I[2][2]_i_1_n_0\
    );
\but1I[2][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(75),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(123),
      O => \but1I[2][3]_i_1_n_0\
    );
\but1I[2][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(76),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(124),
      O => \but1I[2][4]_i_1_n_0\
    );
\but1I[2][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(77),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(125),
      O => \but1I[2][5]_i_1_n_0\
    );
\but1I[2][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(78),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(126),
      O => \but1I[2][6]_i_1_n_0\
    );
\but1I[2][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(79),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(127),
      O => \but1I[2][7]_i_1_n_0\
    );
\but1I[2][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(80),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(128),
      O => \but1I[2][8]_i_1_n_0\
    );
\but1I[2][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataI(81),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(129),
      O => \but1I[2][9]_i_1_n_0\
    );
\but1I[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1I[3][0]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(120),
      I3 => \butterfly_generator[0].butterfly_n_416\,
      I4 => dataI(96),
      O => \but1I[3][0]_i_1_n_0\
    );
\but1I[3][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(72),
      I1 => dataI(48),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(24),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(0),
      O => \but1I[3][0]_i_2_n_0\
    );
\but1I[3][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1I[3][10]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(106),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(130),
      O => \but1I[3][10]_i_1_n_0\
    );
\but1I[3][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(82),
      I1 => dataI(58),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(34),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(10),
      O => \but1I[3][10]_i_2_n_0\
    );
\but1I[3][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1I[3][11]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(107),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(131),
      O => \but1I[3][11]_i_1_n_0\
    );
\but1I[3][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(83),
      I1 => dataI(59),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(35),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(11),
      O => \but1I[3][11]_i_2_n_0\
    );
\but1I[3][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1I[3][12]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(132),
      I3 => \butterfly_generator[0].butterfly_n_416\,
      I4 => dataI(108),
      O => \but1I[3][12]_i_1_n_0\
    );
\but1I[3][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(84),
      I1 => dataI(60),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(36),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(12),
      O => \but1I[3][12]_i_2_n_0\
    );
\but1I[3][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1I[3][13]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(109),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(133),
      O => \but1I[3][13]_i_1_n_0\
    );
\but1I[3][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(85),
      I1 => dataI(61),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(37),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(13),
      O => \but1I[3][13]_i_2_n_0\
    );
\but1I[3][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1I[3][14]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(110),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(134),
      O => \but1I[3][14]_i_1_n_0\
    );
\but1I[3][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(86),
      I1 => dataI(62),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(38),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(14),
      O => \but1I[3][14]_i_2_n_0\
    );
\but1I[3][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1I[3][15]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(135),
      I3 => \butterfly_generator[0].butterfly_n_416\,
      I4 => dataI(111),
      O => \but1I[3][15]_i_1_n_0\
    );
\but1I[3][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(87),
      I1 => dataI(63),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(39),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(15),
      O => \but1I[3][15]_i_2_n_0\
    );
\but1I[3][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1I[3][16]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(136),
      I3 => \butterfly_generator[0].butterfly_n_416\,
      I4 => dataI(112),
      O => \but1I[3][16]_i_1_n_0\
    );
\but1I[3][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(88),
      I1 => dataI(64),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(40),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(16),
      O => \but1I[3][16]_i_2_n_0\
    );
\but1I[3][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1I[3][17]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(137),
      I3 => \butterfly_generator[0].butterfly_n_416\,
      I4 => dataI(113),
      O => \but1I[3][17]_i_1_n_0\
    );
\but1I[3][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(89),
      I1 => dataI(65),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(41),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(17),
      O => \but1I[3][17]_i_2_n_0\
    );
\but1I[3][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1I[3][18]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(114),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(138),
      O => \but1I[3][18]_i_1_n_0\
    );
\but1I[3][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(90),
      I1 => dataI(66),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(42),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(18),
      O => \but1I[3][18]_i_2_n_0\
    );
\but1I[3][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1I[3][19]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(139),
      I3 => \butterfly_generator[0].butterfly_n_416\,
      I4 => dataI(115),
      O => \but1I[3][19]_i_1_n_0\
    );
\but1I[3][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(91),
      I1 => dataI(67),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(43),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(19),
      O => \but1I[3][19]_i_2_n_0\
    );
\but1I[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1I[3][1]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(97),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(121),
      O => \but1I[3][1]_i_1_n_0\
    );
\but1I[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(73),
      I1 => dataI(49),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(25),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(1),
      O => \but1I[3][1]_i_2_n_0\
    );
\but1I[3][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1I[3][20]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(116),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(140),
      O => \but1I[3][20]_i_1_n_0\
    );
\but1I[3][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(92),
      I1 => dataI(68),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(44),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(20),
      O => \but1I[3][20]_i_2_n_0\
    );
\but1I[3][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1I[3][21]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(117),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(141),
      O => \but1I[3][21]_i_1_n_0\
    );
\but1I[3][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(93),
      I1 => dataI(69),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(45),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(21),
      O => \but1I[3][21]_i_2_n_0\
    );
\but1I[3][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1I[3][22]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(118),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(142),
      O => \but1I[3][22]_i_1_n_0\
    );
\but1I[3][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(94),
      I1 => dataI(70),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(46),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(22),
      O => \but1I[3][22]_i_2_n_0\
    );
\but1I[3][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1I[3][23]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(119),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(143),
      O => \but1I[3][23]_i_1_n_0\
    );
\but1I[3][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(95),
      I1 => dataI(71),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(47),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(23),
      O => \but1I[3][23]_i_2_n_0\
    );
\but1I[3][23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \butterfly_generator[0].butterfly_n_3\,
      I1 => \butterfly_generator[0].butterfly_n_416\,
      O => \but1I[3][23]_i_3_n_0\
    );
\but1I[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1I[3][2]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(122),
      I3 => \butterfly_generator[0].butterfly_n_416\,
      I4 => dataI(98),
      O => \but1I[3][2]_i_1_n_0\
    );
\but1I[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(74),
      I1 => dataI(50),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(26),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(2),
      O => \but1I[3][2]_i_2_n_0\
    );
\but1I[3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1I[3][3]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(123),
      I3 => \butterfly_generator[0].butterfly_n_416\,
      I4 => dataI(99),
      O => \but1I[3][3]_i_1_n_0\
    );
\but1I[3][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(75),
      I1 => dataI(51),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(27),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(3),
      O => \but1I[3][3]_i_2_n_0\
    );
\but1I[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1I[3][4]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(100),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(124),
      O => \but1I[3][4]_i_1_n_0\
    );
\but1I[3][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(76),
      I1 => dataI(52),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(28),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(4),
      O => \but1I[3][4]_i_2_n_0\
    );
\but1I[3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1I[3][5]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(125),
      I3 => \butterfly_generator[0].butterfly_n_416\,
      I4 => dataI(101),
      O => \but1I[3][5]_i_1_n_0\
    );
\but1I[3][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(77),
      I1 => dataI(53),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(29),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(5),
      O => \but1I[3][5]_i_2_n_0\
    );
\but1I[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1I[3][6]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(102),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(126),
      O => \but1I[3][6]_i_1_n_0\
    );
\but1I[3][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(78),
      I1 => dataI(54),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(30),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(6),
      O => \but1I[3][6]_i_2_n_0\
    );
\but1I[3][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1I[3][7]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(127),
      I3 => \butterfly_generator[0].butterfly_n_416\,
      I4 => dataI(103),
      O => \but1I[3][7]_i_1_n_0\
    );
\but1I[3][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(79),
      I1 => dataI(55),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(31),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(7),
      O => \but1I[3][7]_i_2_n_0\
    );
\but1I[3][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1I[3][8]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(128),
      I3 => \butterfly_generator[0].butterfly_n_416\,
      I4 => dataI(104),
      O => \but1I[3][8]_i_1_n_0\
    );
\but1I[3][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(80),
      I1 => dataI(56),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(32),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(8),
      O => \but1I[3][8]_i_2_n_0\
    );
\but1I[3][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1I[3][9]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataI(129),
      I3 => \butterfly_generator[0].butterfly_n_416\,
      I4 => dataI(105),
      O => \but1I[3][9]_i_1_n_0\
    );
\but1I[3][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(81),
      I1 => dataI(57),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataI(33),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataI(9),
      O => \but1I[3][9]_i_2_n_0\
    );
\but1I_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(0),
      Q => \but1I_reg_n_0_[0][0]\,
      R => '0'
    );
\but1I_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(10),
      Q => \but1I_reg_n_0_[0][10]\,
      R => '0'
    );
\but1I_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(11),
      Q => \but1I_reg_n_0_[0][11]\,
      R => '0'
    );
\but1I_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(12),
      Q => \but1I_reg_n_0_[0][12]\,
      R => '0'
    );
\but1I_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(13),
      Q => \but1I_reg_n_0_[0][13]\,
      R => '0'
    );
\but1I_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(14),
      Q => \but1I_reg_n_0_[0][14]\,
      R => '0'
    );
\but1I_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(15),
      Q => \but1I_reg_n_0_[0][15]\,
      R => '0'
    );
\but1I_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(16),
      Q => \but1I_reg_n_0_[0][16]\,
      R => '0'
    );
\but1I_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(17),
      Q => \but1I_reg_n_0_[0][17]\,
      R => '0'
    );
\but1I_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(18),
      Q => \but1I_reg_n_0_[0][18]\,
      R => '0'
    );
\but1I_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(19),
      Q => \but1I_reg_n_0_[0][19]\,
      R => '0'
    );
\but1I_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(1),
      Q => \but1I_reg_n_0_[0][1]\,
      R => '0'
    );
\but1I_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(20),
      Q => \but1I_reg_n_0_[0][20]\,
      R => '0'
    );
\but1I_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(21),
      Q => \but1I_reg_n_0_[0][21]\,
      R => '0'
    );
\but1I_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(22),
      Q => \but1I_reg_n_0_[0][22]\,
      R => '0'
    );
\but1I_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(23),
      Q => \but1I_reg_n_0_[0][23]\,
      R => '0'
    );
\but1I_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(2),
      Q => \but1I_reg_n_0_[0][2]\,
      R => '0'
    );
\but1I_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(3),
      Q => \but1I_reg_n_0_[0][3]\,
      R => '0'
    );
\but1I_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(4),
      Q => \but1I_reg_n_0_[0][4]\,
      R => '0'
    );
\but1I_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(5),
      Q => \but1I_reg_n_0_[0][5]\,
      R => '0'
    );
\but1I_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(6),
      Q => \but1I_reg_n_0_[0][6]\,
      R => '0'
    );
\but1I_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(7),
      Q => \but1I_reg_n_0_[0][7]\,
      R => '0'
    );
\but1I_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(8),
      Q => \but1I_reg_n_0_[0][8]\,
      R => '0'
    );
\but1I_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataI_reg[0]_17\(9),
      Q => \but1I_reg_n_0_[0][9]\,
      R => '0'
    );
\but1I_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][0]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][0]\,
      R => '0'
    );
\but1I_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][10]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][10]\,
      R => '0'
    );
\but1I_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][11]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][11]\,
      R => '0'
    );
\but1I_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][12]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][12]\,
      R => '0'
    );
\but1I_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][13]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][13]\,
      R => '0'
    );
\but1I_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][14]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][14]\,
      R => '0'
    );
\but1I_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][15]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][15]\,
      R => '0'
    );
\but1I_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][16]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][16]\,
      R => '0'
    );
\but1I_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][17]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][17]\,
      R => '0'
    );
\but1I_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][18]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][18]\,
      R => '0'
    );
\but1I_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][19]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][19]\,
      R => '0'
    );
\but1I_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][1]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][1]\,
      R => '0'
    );
\but1I_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][20]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][20]\,
      R => '0'
    );
\but1I_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][21]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][21]\,
      R => '0'
    );
\but1I_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][22]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][22]\,
      R => '0'
    );
\but1I_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][23]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][23]\,
      R => '0'
    );
\but1I_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][2]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][2]\,
      R => '0'
    );
\but1I_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][3]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][3]\,
      R => '0'
    );
\but1I_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][4]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][4]\,
      R => '0'
    );
\but1I_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][5]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][5]\,
      R => '0'
    );
\but1I_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][6]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][6]\,
      R => '0'
    );
\but1I_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][7]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][7]\,
      R => '0'
    );
\but1I_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][8]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][8]\,
      R => '0'
    );
\but1I_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[1][9]_i_1_n_0\,
      Q => \but1I_reg_n_0_[1][9]\,
      R => '0'
    );
\but1I_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][0]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][0]\,
      R => '0'
    );
\but1I_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][10]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][10]\,
      R => '0'
    );
\but1I_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][11]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][11]\,
      R => '0'
    );
\but1I_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][12]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][12]\,
      R => '0'
    );
\but1I_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][13]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][13]\,
      R => '0'
    );
\but1I_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][14]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][14]\,
      R => '0'
    );
\but1I_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][15]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][15]\,
      R => '0'
    );
\but1I_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][16]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][16]\,
      R => '0'
    );
\but1I_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][17]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][17]\,
      R => '0'
    );
\but1I_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][18]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][18]\,
      R => '0'
    );
\but1I_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][19]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][19]\,
      R => '0'
    );
\but1I_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][1]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][1]\,
      R => '0'
    );
\but1I_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][20]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][20]\,
      R => '0'
    );
\but1I_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][21]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][21]\,
      R => '0'
    );
\but1I_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][22]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][22]\,
      R => '0'
    );
\but1I_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][23]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][23]\,
      R => '0'
    );
\but1I_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][2]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][2]\,
      R => '0'
    );
\but1I_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][3]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][3]\,
      R => '0'
    );
\but1I_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][4]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][4]\,
      R => '0'
    );
\but1I_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][5]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][5]\,
      R => '0'
    );
\but1I_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][6]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][6]\,
      R => '0'
    );
\but1I_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][7]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][7]\,
      R => '0'
    );
\but1I_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][8]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][8]\,
      R => '0'
    );
\but1I_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[2][9]_i_1_n_0\,
      Q => \but1I_reg_n_0_[2][9]\,
      R => '0'
    );
\but1I_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][0]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][0]\,
      R => '0'
    );
\but1I_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][10]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][10]\,
      R => '0'
    );
\but1I_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][11]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][11]\,
      R => '0'
    );
\but1I_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][12]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][12]\,
      R => '0'
    );
\but1I_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][13]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][13]\,
      R => '0'
    );
\but1I_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][14]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][14]\,
      R => '0'
    );
\but1I_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][15]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][15]\,
      R => '0'
    );
\but1I_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][16]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][16]\,
      R => '0'
    );
\but1I_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][17]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][17]\,
      R => '0'
    );
\but1I_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][18]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][18]\,
      R => '0'
    );
\but1I_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][19]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][19]\,
      R => '0'
    );
\but1I_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][1]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][1]\,
      R => '0'
    );
\but1I_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][20]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][20]\,
      R => '0'
    );
\but1I_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][21]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][21]\,
      R => '0'
    );
\but1I_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][22]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][22]\,
      R => '0'
    );
\but1I_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][23]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][23]\,
      R => '0'
    );
\but1I_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][2]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][2]\,
      R => '0'
    );
\but1I_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][3]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][3]\,
      R => '0'
    );
\but1I_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][4]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][4]\,
      R => '0'
    );
\but1I_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][5]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][5]\,
      R => '0'
    );
\but1I_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][6]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][6]\,
      R => '0'
    );
\but1I_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][7]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][7]\,
      R => '0'
    );
\but1I_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][8]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][8]\,
      R => '0'
    );
\but1I_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1I[3][9]_i_1_n_0\,
      Q => \but1I_reg_n_0_[3][9]\,
      R => '0'
    );
\but1Q[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(120),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(144),
      O => \but1Q[1][0]_i_1_n_0\
    );
\but1Q[1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(130),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(154),
      O => \but1Q[1][10]_i_1_n_0\
    );
\but1Q[1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(131),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(155),
      O => \but1Q[1][11]_i_1_n_0\
    );
\but1Q[1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(132),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(156),
      O => \but1Q[1][12]_i_1_n_0\
    );
\but1Q[1][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(133),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(157),
      O => \but1Q[1][13]_i_1_n_0\
    );
\but1Q[1][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(134),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(158),
      O => \but1Q[1][14]_i_1_n_0\
    );
\but1Q[1][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(135),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(159),
      O => \but1Q[1][15]_i_1_n_0\
    );
\but1Q[1][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(136),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(160),
      O => \but1Q[1][16]_i_1_n_0\
    );
\but1Q[1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(137),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(161),
      O => \but1Q[1][17]_i_1_n_0\
    );
\but1Q[1][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(138),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(162),
      O => \but1Q[1][18]_i_1_n_0\
    );
\but1Q[1][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(139),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(163),
      O => \but1Q[1][19]_i_1_n_0\
    );
\but1Q[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(121),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(145),
      O => \but1Q[1][1]_i_1_n_0\
    );
\but1Q[1][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(140),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(164),
      O => \but1Q[1][20]_i_1_n_0\
    );
\but1Q[1][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(141),
      I1 => \butTwiddleI[3][23]_i_2_n_0\,
      I2 => dataQ(165),
      O => \but1Q[1][21]_i_1_n_0\
    );
\but1Q[1][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(142),
      I1 => \butTwiddleI[3][23]_i_2_n_0\,
      I2 => dataQ(166),
      O => \but1Q[1][22]_i_1_n_0\
    );
\but1Q[1][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(143),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(167),
      O => \but1Q[1][23]_i_1_n_0\
    );
\but1Q[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(122),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(146),
      O => \but1Q[1][2]_i_1_n_0\
    );
\but1Q[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(123),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(147),
      O => \but1Q[1][3]_i_1_n_0\
    );
\but1Q[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(124),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(148),
      O => \but1Q[1][4]_i_1_n_0\
    );
\but1Q[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(125),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(149),
      O => \but1Q[1][5]_i_1_n_0\
    );
\but1Q[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(126),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(150),
      O => \but1Q[1][6]_i_1_n_0\
    );
\but1Q[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(127),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(151),
      O => \but1Q[1][7]_i_1_n_0\
    );
\but1Q[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(128),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(152),
      O => \but1Q[1][8]_i_1_n_0\
    );
\but1Q[1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(129),
      I1 => \butterfly_generator[0].butterfly_n_441\,
      I2 => dataQ(153),
      O => \but1Q[1][9]_i_1_n_0\
    );
\but1Q[2][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(72),
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(120),
      O => \but1Q[2][0]_i_1_n_0\
    );
\but1Q[2][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(82),
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(130),
      O => \but1Q[2][10]_i_1_n_0\
    );
\but1Q[2][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(83),
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(131),
      O => \but1Q[2][11]_i_1_n_0\
    );
\but1Q[2][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(84),
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(132),
      O => \but1Q[2][12]_i_1_n_0\
    );
\but1Q[2][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(85),
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(133),
      O => \but1Q[2][13]_i_1_n_0\
    );
\but1Q[2][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(86),
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(134),
      O => \but1Q[2][14]_i_1_n_0\
    );
\but1Q[2][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(87),
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(135),
      O => \but1Q[2][15]_i_1_n_0\
    );
\but1Q[2][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(88),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataQ(136),
      O => \but1Q[2][16]_i_1_n_0\
    );
\but1Q[2][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(89),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataQ(137),
      O => \but1Q[2][17]_i_1_n_0\
    );
\but1Q[2][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(90),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataQ(138),
      O => \but1Q[2][18]_i_1_n_0\
    );
\but1Q[2][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(91),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataQ(139),
      O => \but1Q[2][19]_i_1_n_0\
    );
\but1Q[2][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(73),
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(121),
      O => \but1Q[2][1]_i_1_n_0\
    );
\but1Q[2][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(92),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataQ(140),
      O => \but1Q[2][20]_i_1_n_0\
    );
\but1Q[2][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(93),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataQ(141),
      O => \but1Q[2][21]_i_1_n_0\
    );
\but1Q[2][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(94),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataQ(142),
      O => \but1Q[2][22]_i_1_n_0\
    );
\but1Q[2][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(95),
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataQ(143),
      O => \but1Q[2][23]_i_1_n_0\
    );
\but1Q[2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(74),
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(122),
      O => \but1Q[2][2]_i_1_n_0\
    );
\but1Q[2][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(75),
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(123),
      O => \but1Q[2][3]_i_1_n_0\
    );
\but1Q[2][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(76),
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(124),
      O => \but1Q[2][4]_i_1_n_0\
    );
\but1Q[2][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(77),
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(125),
      O => \but1Q[2][5]_i_1_n_0\
    );
\but1Q[2][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(78),
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(126),
      O => \but1Q[2][6]_i_1_n_0\
    );
\but1Q[2][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(79),
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(127),
      O => \but1Q[2][7]_i_1_n_0\
    );
\but1Q[2][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(80),
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(128),
      O => \but1Q[2][8]_i_1_n_0\
    );
\but1Q[2][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dataQ(81),
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(129),
      O => \but1Q[2][9]_i_1_n_0\
    );
\but1Q[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1Q[3][0]_i_2_n_0\,
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(120),
      I3 => \butterfly_generator[1].butterfly_n_109\,
      I4 => dataQ(96),
      O => \but1Q[3][0]_i_1_n_0\
    );
\but1Q[3][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(72),
      I1 => dataQ(48),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(24),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(0),
      O => \but1Q[3][0]_i_2_n_0\
    );
\but1Q[3][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1Q[3][10]_i_2_n_0\,
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(106),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(130),
      O => \but1Q[3][10]_i_1_n_0\
    );
\but1Q[3][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(82),
      I1 => dataQ(58),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(34),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(10),
      O => \but1Q[3][10]_i_2_n_0\
    );
\but1Q[3][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1Q[3][11]_i_2_n_0\,
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(107),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(131),
      O => \but1Q[3][11]_i_1_n_0\
    );
\but1Q[3][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(83),
      I1 => dataQ(59),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(35),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(11),
      O => \but1Q[3][11]_i_2_n_0\
    );
\but1Q[3][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1Q[3][12]_i_2_n_0\,
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(132),
      I3 => \butterfly_generator[1].butterfly_n_109\,
      I4 => dataQ(108),
      O => \but1Q[3][12]_i_1_n_0\
    );
\but1Q[3][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(84),
      I1 => dataQ(60),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(36),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(12),
      O => \but1Q[3][12]_i_2_n_0\
    );
\but1Q[3][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1Q[3][13]_i_2_n_0\,
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(109),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(133),
      O => \but1Q[3][13]_i_1_n_0\
    );
\but1Q[3][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(85),
      I1 => dataQ(61),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(37),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(13),
      O => \but1Q[3][13]_i_2_n_0\
    );
\but1Q[3][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1Q[3][14]_i_2_n_0\,
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(134),
      I3 => \butterfly_generator[1].butterfly_n_109\,
      I4 => dataQ(110),
      O => \but1Q[3][14]_i_1_n_0\
    );
\but1Q[3][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(86),
      I1 => dataQ(62),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(38),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(14),
      O => \but1Q[3][14]_i_2_n_0\
    );
\but1Q[3][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1Q[3][15]_i_2_n_0\,
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(111),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(135),
      O => \but1Q[3][15]_i_1_n_0\
    );
\but1Q[3][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(87),
      I1 => dataQ(63),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(39),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(15),
      O => \but1Q[3][15]_i_2_n_0\
    );
\but1Q[3][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1Q[3][16]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataQ(136),
      I3 => \butterfly_generator[0].butterfly_n_416\,
      I4 => dataQ(112),
      O => \but1Q[3][16]_i_1_n_0\
    );
\but1Q[3][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(88),
      I1 => dataQ(64),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(40),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(16),
      O => \but1Q[3][16]_i_2_n_0\
    );
\but1Q[3][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1Q[3][17]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataQ(137),
      I3 => \butterfly_generator[0].butterfly_n_416\,
      I4 => dataQ(113),
      O => \but1Q[3][17]_i_1_n_0\
    );
\but1Q[3][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(89),
      I1 => dataQ(65),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(41),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(17),
      O => \but1Q[3][17]_i_2_n_0\
    );
\but1Q[3][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1Q[3][18]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataQ(138),
      I3 => \butterfly_generator[0].butterfly_n_416\,
      I4 => dataQ(114),
      O => \but1Q[3][18]_i_1_n_0\
    );
\but1Q[3][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(90),
      I1 => dataQ(66),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(42),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(18),
      O => \but1Q[3][18]_i_2_n_0\
    );
\but1Q[3][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1Q[3][19]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(115),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataQ(139),
      O => \but1Q[3][19]_i_1_n_0\
    );
\but1Q[3][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(91),
      I1 => dataQ(67),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(43),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataQ(19),
      O => \but1Q[3][19]_i_2_n_0\
    );
\but1Q[3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1Q[3][1]_i_2_n_0\,
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(121),
      I3 => \butterfly_generator[1].butterfly_n_109\,
      I4 => dataQ(97),
      O => \but1Q[3][1]_i_1_n_0\
    );
\but1Q[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(73),
      I1 => dataQ(49),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(25),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(1),
      O => \but1Q[3][1]_i_2_n_0\
    );
\but1Q[3][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1Q[3][20]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(116),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataQ(140),
      O => \but1Q[3][20]_i_1_n_0\
    );
\but1Q[3][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(92),
      I1 => dataQ(68),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(44),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataQ(20),
      O => \but1Q[3][20]_i_2_n_0\
    );
\but1Q[3][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1Q[3][21]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => dataQ(141),
      I3 => \butterfly_generator[0].butterfly_n_416\,
      I4 => dataQ(117),
      O => \but1Q[3][21]_i_1_n_0\
    );
\but1Q[3][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(93),
      I1 => dataQ(69),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(45),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataQ(21),
      O => \but1Q[3][21]_i_2_n_0\
    );
\but1Q[3][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1Q[3][22]_i_2_n_0\,
      I1 => \but1I[3][23]_i_3_n_0\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(118),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataQ(142),
      O => \but1Q[3][22]_i_1_n_0\
    );
\but1Q[3][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(94),
      I1 => dataQ(70),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(46),
      I4 => \butterfly_generator[0].butterfly_n_416\,
      I5 => dataQ(22),
      O => \but1Q[3][22]_i_2_n_0\
    );
\but1Q[3][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1Q[3][23]_i_2_n_0\,
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(119),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(143),
      O => \but1Q[3][23]_i_1_n_0\
    );
\but1Q[3][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(95),
      I1 => dataQ(71),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(47),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(23),
      O => \but1Q[3][23]_i_2_n_0\
    );
\but1Q[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1Q[3][2]_i_2_n_0\,
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(122),
      I3 => \butterfly_generator[1].butterfly_n_109\,
      I4 => dataQ(98),
      O => \but1Q[3][2]_i_1_n_0\
    );
\but1Q[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(74),
      I1 => dataQ(50),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(26),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(2),
      O => \but1Q[3][2]_i_2_n_0\
    );
\but1Q[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1Q[3][3]_i_2_n_0\,
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(99),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(123),
      O => \but1Q[3][3]_i_1_n_0\
    );
\but1Q[3][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(75),
      I1 => dataQ(51),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(27),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(3),
      O => \but1Q[3][3]_i_2_n_0\
    );
\but1Q[3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1Q[3][4]_i_2_n_0\,
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(124),
      I3 => \butterfly_generator[1].butterfly_n_109\,
      I4 => dataQ(100),
      O => \but1Q[3][4]_i_1_n_0\
    );
\but1Q[3][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(76),
      I1 => dataQ(52),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(28),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(4),
      O => \but1Q[3][4]_i_2_n_0\
    );
\but1Q[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1Q[3][5]_i_2_n_0\,
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(101),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(125),
      O => \but1Q[3][5]_i_1_n_0\
    );
\but1Q[3][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(77),
      I1 => dataQ(53),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(29),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(5),
      O => \but1Q[3][5]_i_2_n_0\
    );
\but1Q[3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1Q[3][6]_i_2_n_0\,
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(126),
      I3 => \butterfly_generator[1].butterfly_n_109\,
      I4 => dataQ(102),
      O => \but1Q[3][6]_i_1_n_0\
    );
\but1Q[3][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(78),
      I1 => dataQ(54),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(30),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(6),
      O => \but1Q[3][6]_i_2_n_0\
    );
\but1Q[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1Q[3][7]_i_2_n_0\,
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(103),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(127),
      O => \but1Q[3][7]_i_1_n_0\
    );
\but1Q[3][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(79),
      I1 => dataQ(55),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(31),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(7),
      O => \but1Q[3][7]_i_2_n_0\
    );
\but1Q[3][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \but1Q[3][8]_i_2_n_0\,
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => dataQ(128),
      I3 => \butterfly_generator[1].butterfly_n_109\,
      I4 => dataQ(104),
      O => \but1Q[3][8]_i_1_n_0\
    );
\but1Q[3][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(80),
      I1 => dataQ(56),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(32),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(8),
      O => \but1Q[3][8]_i_2_n_0\
    );
\but1Q[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \but1Q[3][9]_i_2_n_0\,
      I1 => \butterfly_generator[1].butterfly_n_174\,
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(105),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(129),
      O => \but1Q[3][9]_i_1_n_0\
    );
\but1Q[3][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(81),
      I1 => dataQ(57),
      I2 => \butterfly_generator[0].butterfly_n_3\,
      I3 => dataQ(33),
      I4 => \butterfly_generator[1].butterfly_n_109\,
      I5 => dataQ(9),
      O => \but1Q[3][9]_i_2_n_0\
    );
\but1Q_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(0),
      Q => \but1Q_reg_n_0_[0][0]\,
      R => '0'
    );
\but1Q_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(10),
      Q => \but1Q_reg_n_0_[0][10]\,
      R => '0'
    );
\but1Q_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(11),
      Q => \but1Q_reg_n_0_[0][11]\,
      R => '0'
    );
\but1Q_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(12),
      Q => \but1Q_reg_n_0_[0][12]\,
      R => '0'
    );
\but1Q_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(13),
      Q => \but1Q_reg_n_0_[0][13]\,
      R => '0'
    );
\but1Q_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(14),
      Q => \but1Q_reg_n_0_[0][14]\,
      R => '0'
    );
\but1Q_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(15),
      Q => \but1Q_reg_n_0_[0][15]\,
      R => '0'
    );
\but1Q_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(16),
      Q => \but1Q_reg_n_0_[0][16]\,
      R => '0'
    );
\but1Q_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(17),
      Q => \but1Q_reg_n_0_[0][17]\,
      R => '0'
    );
\but1Q_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(18),
      Q => \but1Q_reg_n_0_[0][18]\,
      R => '0'
    );
\but1Q_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(19),
      Q => \but1Q_reg_n_0_[0][19]\,
      R => '0'
    );
\but1Q_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(1),
      Q => \but1Q_reg_n_0_[0][1]\,
      R => '0'
    );
\but1Q_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(20),
      Q => \but1Q_reg_n_0_[0][20]\,
      R => '0'
    );
\but1Q_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(21),
      Q => \but1Q_reg_n_0_[0][21]\,
      R => '0'
    );
\but1Q_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(22),
      Q => \but1Q_reg_n_0_[0][22]\,
      R => '0'
    );
\but1Q_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(23),
      Q => \but1Q_reg_n_0_[0][23]\,
      R => '0'
    );
\but1Q_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(2),
      Q => \but1Q_reg_n_0_[0][2]\,
      R => '0'
    );
\but1Q_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(3),
      Q => \but1Q_reg_n_0_[0][3]\,
      R => '0'
    );
\but1Q_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(4),
      Q => \but1Q_reg_n_0_[0][4]\,
      R => '0'
    );
\but1Q_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(5),
      Q => \but1Q_reg_n_0_[0][5]\,
      R => '0'
    );
\but1Q_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(6),
      Q => \but1Q_reg_n_0_[0][6]\,
      R => '0'
    );
\but1Q_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(7),
      Q => \but1Q_reg_n_0_[0][7]\,
      R => '0'
    );
\but1Q_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(8),
      Q => \but1Q_reg_n_0_[0][8]\,
      R => '0'
    );
\but1Q_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \dataQ_reg[0]_18\(9),
      Q => \but1Q_reg_n_0_[0][9]\,
      R => '0'
    );
\but1Q_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][0]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][0]\,
      R => '0'
    );
\but1Q_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][10]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][10]\,
      R => '0'
    );
\but1Q_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][11]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][11]\,
      R => '0'
    );
\but1Q_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][12]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][12]\,
      R => '0'
    );
\but1Q_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][13]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][13]\,
      R => '0'
    );
\but1Q_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][14]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][14]\,
      R => '0'
    );
\but1Q_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][15]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][15]\,
      R => '0'
    );
\but1Q_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][16]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][16]\,
      R => '0'
    );
\but1Q_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][17]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][17]\,
      R => '0'
    );
\but1Q_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][18]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][18]\,
      R => '0'
    );
\but1Q_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][19]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][19]\,
      R => '0'
    );
\but1Q_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][1]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][1]\,
      R => '0'
    );
\but1Q_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][20]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][20]\,
      R => '0'
    );
\but1Q_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][21]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][21]\,
      R => '0'
    );
\but1Q_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][22]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][22]\,
      R => '0'
    );
\but1Q_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][23]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][23]\,
      R => '0'
    );
\but1Q_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][2]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][2]\,
      R => '0'
    );
\but1Q_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][3]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][3]\,
      R => '0'
    );
\but1Q_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][4]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][4]\,
      R => '0'
    );
\but1Q_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][5]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][5]\,
      R => '0'
    );
\but1Q_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][6]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][6]\,
      R => '0'
    );
\but1Q_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][7]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][7]\,
      R => '0'
    );
\but1Q_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][8]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][8]\,
      R => '0'
    );
\but1Q_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[1][9]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[1][9]\,
      R => '0'
    );
\but1Q_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][0]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][0]\,
      R => '0'
    );
\but1Q_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][10]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][10]\,
      R => '0'
    );
\but1Q_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][11]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][11]\,
      R => '0'
    );
\but1Q_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][12]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][12]\,
      R => '0'
    );
\but1Q_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][13]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][13]\,
      R => '0'
    );
\but1Q_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][14]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][14]\,
      R => '0'
    );
\but1Q_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][15]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][15]\,
      R => '0'
    );
\but1Q_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][16]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][16]\,
      R => '0'
    );
\but1Q_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][17]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][17]\,
      R => '0'
    );
\but1Q_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][18]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][18]\,
      R => '0'
    );
\but1Q_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][19]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][19]\,
      R => '0'
    );
\but1Q_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][1]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][1]\,
      R => '0'
    );
\but1Q_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][20]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][20]\,
      R => '0'
    );
\but1Q_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][21]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][21]\,
      R => '0'
    );
\but1Q_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][22]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][22]\,
      R => '0'
    );
\but1Q_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][23]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][23]\,
      R => '0'
    );
\but1Q_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][2]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][2]\,
      R => '0'
    );
\but1Q_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][3]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][3]\,
      R => '0'
    );
\but1Q_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][4]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][4]\,
      R => '0'
    );
\but1Q_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][5]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][5]\,
      R => '0'
    );
\but1Q_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][6]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][6]\,
      R => '0'
    );
\but1Q_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][7]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][7]\,
      R => '0'
    );
\but1Q_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][8]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][8]\,
      R => '0'
    );
\but1Q_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[2][9]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[2][9]\,
      R => '0'
    );
\but1Q_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][0]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][0]\,
      R => '0'
    );
\but1Q_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][10]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][10]\,
      R => '0'
    );
\but1Q_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][11]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][11]\,
      R => '0'
    );
\but1Q_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][12]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][12]\,
      R => '0'
    );
\but1Q_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][13]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][13]\,
      R => '0'
    );
\but1Q_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][14]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][14]\,
      R => '0'
    );
\but1Q_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][15]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][15]\,
      R => '0'
    );
\but1Q_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][16]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][16]\,
      R => '0'
    );
\but1Q_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][17]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][17]\,
      R => '0'
    );
\but1Q_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][18]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][18]\,
      R => '0'
    );
\but1Q_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][19]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][19]\,
      R => '0'
    );
\but1Q_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][1]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][1]\,
      R => '0'
    );
\but1Q_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][20]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][20]\,
      R => '0'
    );
\but1Q_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][21]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][21]\,
      R => '0'
    );
\but1Q_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][22]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][22]\,
      R => '0'
    );
\but1Q_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][23]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][23]\,
      R => '0'
    );
\but1Q_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][2]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][2]\,
      R => '0'
    );
\but1Q_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][3]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][3]\,
      R => '0'
    );
\but1Q_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][4]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][4]\,
      R => '0'
    );
\but1Q_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][5]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][5]\,
      R => '0'
    );
\but1Q_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][6]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][6]\,
      R => '0'
    );
\but1Q_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][7]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][7]\,
      R => '0'
    );
\but1Q_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][8]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][8]\,
      R => '0'
    );
\but1Q_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \but1Q[3][9]_i_1_n_0\,
      Q => \but1Q_reg_n_0_[3][9]\,
      R => '0'
    );
\but2I_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_415\,
      Q => \but2I_reg_n_0_[0][0]\,
      R => '0'
    );
\but2I_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_405\,
      Q => \but2I_reg_n_0_[0][10]\,
      R => '0'
    );
\but2I_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_404\,
      Q => \but2I_reg_n_0_[0][11]\,
      R => '0'
    );
\but2I_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_403\,
      Q => \but2I_reg_n_0_[0][12]\,
      R => '0'
    );
\but2I_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_402\,
      Q => \but2I_reg_n_0_[0][13]\,
      R => '0'
    );
\but2I_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_401\,
      Q => \but2I_reg_n_0_[0][14]\,
      R => '0'
    );
\but2I_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_400\,
      Q => \but2I_reg_n_0_[0][15]\,
      R => '0'
    );
\but2I_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_399\,
      Q => \but2I_reg_n_0_[0][16]\,
      R => '0'
    );
\but2I_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_398\,
      Q => \but2I_reg_n_0_[0][17]\,
      R => '0'
    );
\but2I_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_397\,
      Q => \but2I_reg_n_0_[0][18]\,
      R => '0'
    );
\but2I_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_396\,
      Q => \but2I_reg_n_0_[0][19]\,
      R => '0'
    );
\but2I_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_414\,
      Q => \but2I_reg_n_0_[0][1]\,
      R => '0'
    );
\but2I_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_395\,
      Q => \but2I_reg_n_0_[0][20]\,
      R => '0'
    );
\but2I_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_394\,
      Q => \but2I_reg_n_0_[0][21]\,
      R => '0'
    );
\but2I_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_393\,
      Q => \but2I_reg_n_0_[0][22]\,
      R => '0'
    );
\but2I_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_392\,
      Q => \but2I_reg_n_0_[0][23]\,
      R => '0'
    );
\but2I_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_413\,
      Q => \but2I_reg_n_0_[0][2]\,
      R => '0'
    );
\but2I_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_412\,
      Q => \but2I_reg_n_0_[0][3]\,
      R => '0'
    );
\but2I_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_411\,
      Q => \but2I_reg_n_0_[0][4]\,
      R => '0'
    );
\but2I_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_410\,
      Q => \but2I_reg_n_0_[0][5]\,
      R => '0'
    );
\but2I_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_409\,
      Q => \but2I_reg_n_0_[0][6]\,
      R => '0'
    );
\but2I_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_408\,
      Q => \but2I_reg_n_0_[0][7]\,
      R => '0'
    );
\but2I_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_407\,
      Q => \but2I_reg_n_0_[0][8]\,
      R => '0'
    );
\but2I_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_406\,
      Q => \but2I_reg_n_0_[0][9]\,
      R => '0'
    );
\but2I_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_198\,
      Q => \but2I_reg_n_0_[1][0]\,
      R => '0'
    );
\but2I_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_188\,
      Q => \but2I_reg_n_0_[1][10]\,
      R => '0'
    );
\but2I_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_187\,
      Q => \but2I_reg_n_0_[1][11]\,
      R => '0'
    );
\but2I_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_186\,
      Q => \but2I_reg_n_0_[1][12]\,
      R => '0'
    );
\but2I_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_185\,
      Q => \but2I_reg_n_0_[1][13]\,
      R => '0'
    );
\but2I_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_184\,
      Q => \but2I_reg_n_0_[1][14]\,
      R => '0'
    );
\but2I_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_183\,
      Q => \but2I_reg_n_0_[1][15]\,
      R => '0'
    );
\but2I_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_182\,
      Q => \but2I_reg_n_0_[1][16]\,
      R => '0'
    );
\but2I_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_181\,
      Q => \but2I_reg_n_0_[1][17]\,
      R => '0'
    );
\but2I_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_180\,
      Q => \but2I_reg_n_0_[1][18]\,
      R => '0'
    );
\but2I_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_179\,
      Q => \but2I_reg_n_0_[1][19]\,
      R => '0'
    );
\but2I_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_197\,
      Q => \but2I_reg_n_0_[1][1]\,
      R => '0'
    );
\but2I_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_178\,
      Q => \but2I_reg_n_0_[1][20]\,
      R => '0'
    );
\but2I_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_177\,
      Q => \but2I_reg_n_0_[1][21]\,
      R => '0'
    );
\but2I_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_176\,
      Q => \but2I_reg_n_0_[1][22]\,
      R => '0'
    );
\but2I_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_175\,
      Q => \but2I_reg_n_0_[1][23]\,
      R => '0'
    );
\but2I_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_196\,
      Q => \but2I_reg_n_0_[1][2]\,
      R => '0'
    );
\but2I_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_195\,
      Q => \but2I_reg_n_0_[1][3]\,
      R => '0'
    );
\but2I_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_194\,
      Q => \but2I_reg_n_0_[1][4]\,
      R => '0'
    );
\but2I_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_193\,
      Q => \but2I_reg_n_0_[1][5]\,
      R => '0'
    );
\but2I_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_192\,
      Q => \but2I_reg_n_0_[1][6]\,
      R => '0'
    );
\but2I_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_191\,
      Q => \but2I_reg_n_0_[1][7]\,
      R => '0'
    );
\but2I_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_190\,
      Q => \but2I_reg_n_0_[1][8]\,
      R => '0'
    );
\but2I_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_189\,
      Q => \but2I_reg_n_0_[1][9]\,
      R => '0'
    );
\but2I_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_196\,
      Q => \but2I_reg_n_0_[2][0]\,
      R => '0'
    );
\but2I_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_186\,
      Q => \but2I_reg_n_0_[2][10]\,
      R => '0'
    );
\but2I_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_185\,
      Q => \but2I_reg_n_0_[2][11]\,
      R => '0'
    );
\but2I_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_184\,
      Q => \but2I_reg_n_0_[2][12]\,
      R => '0'
    );
\but2I_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_183\,
      Q => \but2I_reg_n_0_[2][13]\,
      R => '0'
    );
\but2I_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_182\,
      Q => \but2I_reg_n_0_[2][14]\,
      R => '0'
    );
\but2I_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_181\,
      Q => \but2I_reg_n_0_[2][15]\,
      R => '0'
    );
\but2I_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_180\,
      Q => \but2I_reg_n_0_[2][16]\,
      R => '0'
    );
\but2I_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_179\,
      Q => \but2I_reg_n_0_[2][17]\,
      R => '0'
    );
\but2I_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_178\,
      Q => \but2I_reg_n_0_[2][18]\,
      R => '0'
    );
\but2I_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_177\,
      Q => \but2I_reg_n_0_[2][19]\,
      R => '0'
    );
\but2I_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_195\,
      Q => \but2I_reg_n_0_[2][1]\,
      R => '0'
    );
\but2I_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_176\,
      Q => \but2I_reg_n_0_[2][20]\,
      R => '0'
    );
\but2I_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_175\,
      Q => \but2I_reg_n_0_[2][21]\,
      R => '0'
    );
\but2I_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_174\,
      Q => \but2I_reg_n_0_[2][22]\,
      R => '0'
    );
\but2I_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_173\,
      Q => \but2I_reg_n_0_[2][23]\,
      R => '0'
    );
\but2I_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_194\,
      Q => \but2I_reg_n_0_[2][2]\,
      R => '0'
    );
\but2I_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_193\,
      Q => \but2I_reg_n_0_[2][3]\,
      R => '0'
    );
\but2I_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_192\,
      Q => \but2I_reg_n_0_[2][4]\,
      R => '0'
    );
\but2I_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_191\,
      Q => \but2I_reg_n_0_[2][5]\,
      R => '0'
    );
\but2I_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_190\,
      Q => \but2I_reg_n_0_[2][6]\,
      R => '0'
    );
\but2I_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_189\,
      Q => \but2I_reg_n_0_[2][7]\,
      R => '0'
    );
\but2I_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_188\,
      Q => \but2I_reg_n_0_[2][8]\,
      R => '0'
    );
\but2I_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_187\,
      Q => \but2I_reg_n_0_[2][9]\,
      R => '0'
    );
\but2I_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_223\,
      Q => \but2I_reg_n_0_[3][0]\,
      R => '0'
    );
\but2I_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_213\,
      Q => \but2I_reg_n_0_[3][10]\,
      R => '0'
    );
\but2I_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_212\,
      Q => \but2I_reg_n_0_[3][11]\,
      R => '0'
    );
\but2I_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_211\,
      Q => \but2I_reg_n_0_[3][12]\,
      R => '0'
    );
\but2I_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_210\,
      Q => \but2I_reg_n_0_[3][13]\,
      R => '0'
    );
\but2I_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_209\,
      Q => \but2I_reg_n_0_[3][14]\,
      R => '0'
    );
\but2I_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_208\,
      Q => \but2I_reg_n_0_[3][15]\,
      R => '0'
    );
\but2I_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_207\,
      Q => \but2I_reg_n_0_[3][16]\,
      R => '0'
    );
\but2I_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_206\,
      Q => \but2I_reg_n_0_[3][17]\,
      R => '0'
    );
\but2I_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_205\,
      Q => \but2I_reg_n_0_[3][18]\,
      R => '0'
    );
\but2I_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_204\,
      Q => \but2I_reg_n_0_[3][19]\,
      R => '0'
    );
\but2I_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_222\,
      Q => \but2I_reg_n_0_[3][1]\,
      R => '0'
    );
\but2I_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_203\,
      Q => \but2I_reg_n_0_[3][20]\,
      R => '0'
    );
\but2I_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_202\,
      Q => \but2I_reg_n_0_[3][21]\,
      R => '0'
    );
\but2I_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_201\,
      Q => \but2I_reg_n_0_[3][22]\,
      R => '0'
    );
\but2I_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_200\,
      Q => \but2I_reg_n_0_[3][23]\,
      R => '0'
    );
\but2I_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_221\,
      Q => \but2I_reg_n_0_[3][2]\,
      R => '0'
    );
\but2I_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_220\,
      Q => \but2I_reg_n_0_[3][3]\,
      R => '0'
    );
\but2I_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_219\,
      Q => \but2I_reg_n_0_[3][4]\,
      R => '0'
    );
\but2I_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_218\,
      Q => \but2I_reg_n_0_[3][5]\,
      R => '0'
    );
\but2I_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_217\,
      Q => \but2I_reg_n_0_[3][6]\,
      R => '0'
    );
\but2I_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_216\,
      Q => \but2I_reg_n_0_[3][7]\,
      R => '0'
    );
\but2I_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_215\,
      Q => \but2I_reg_n_0_[3][8]\,
      R => '0'
    );
\but2I_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_214\,
      Q => \but2I_reg_n_0_[3][9]\,
      R => '0'
    );
\but2Q_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_440\,
      Q => \but2Q_reg_n_0_[0][0]\,
      R => '0'
    );
\but2Q_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_430\,
      Q => \but2Q_reg_n_0_[0][10]\,
      R => '0'
    );
\but2Q_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_429\,
      Q => \but2Q_reg_n_0_[0][11]\,
      R => '0'
    );
\but2Q_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_428\,
      Q => \but2Q_reg_n_0_[0][12]\,
      R => '0'
    );
\but2Q_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_427\,
      Q => \but2Q_reg_n_0_[0][13]\,
      R => '0'
    );
\but2Q_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_426\,
      Q => \but2Q_reg_n_0_[0][14]\,
      R => '0'
    );
\but2Q_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_425\,
      Q => \but2Q_reg_n_0_[0][15]\,
      R => '0'
    );
\but2Q_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_424\,
      Q => \but2Q_reg_n_0_[0][16]\,
      R => '0'
    );
\but2Q_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_423\,
      Q => \but2Q_reg_n_0_[0][17]\,
      R => '0'
    );
\but2Q_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_422\,
      Q => \but2Q_reg_n_0_[0][18]\,
      R => '0'
    );
\but2Q_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_421\,
      Q => \but2Q_reg_n_0_[0][19]\,
      R => '0'
    );
\but2Q_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_439\,
      Q => \but2Q_reg_n_0_[0][1]\,
      R => '0'
    );
\but2Q_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_420\,
      Q => \but2Q_reg_n_0_[0][20]\,
      R => '0'
    );
\but2Q_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_419\,
      Q => \but2Q_reg_n_0_[0][21]\,
      R => '0'
    );
\but2Q_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_418\,
      Q => \but2Q_reg_n_0_[0][22]\,
      R => '0'
    );
\but2Q_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_417\,
      Q => \but2Q_reg_n_0_[0][23]\,
      R => '0'
    );
\but2Q_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_438\,
      Q => \but2Q_reg_n_0_[0][2]\,
      R => '0'
    );
\but2Q_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_437\,
      Q => \but2Q_reg_n_0_[0][3]\,
      R => '0'
    );
\but2Q_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_436\,
      Q => \but2Q_reg_n_0_[0][4]\,
      R => '0'
    );
\but2Q_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_435\,
      Q => \but2Q_reg_n_0_[0][5]\,
      R => '0'
    );
\but2Q_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_434\,
      Q => \but2Q_reg_n_0_[0][6]\,
      R => '0'
    );
\but2Q_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_433\,
      Q => \but2Q_reg_n_0_[0][7]\,
      R => '0'
    );
\but2Q_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_432\,
      Q => \but2Q_reg_n_0_[0][8]\,
      R => '0'
    );
\but2Q_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[0].butterfly_n_431\,
      Q => \but2Q_reg_n_0_[0][9]\,
      R => '0'
    );
\but2Q_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_172\,
      Q => \but2Q_reg_n_0_[1][0]\,
      R => '0'
    );
\but2Q_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_162\,
      Q => \but2Q_reg_n_0_[1][10]\,
      R => '0'
    );
\but2Q_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_161\,
      Q => \but2Q_reg_n_0_[1][11]\,
      R => '0'
    );
\but2Q_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_160\,
      Q => \but2Q_reg_n_0_[1][12]\,
      R => '0'
    );
\but2Q_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_159\,
      Q => \but2Q_reg_n_0_[1][13]\,
      R => '0'
    );
\but2Q_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_158\,
      Q => \but2Q_reg_n_0_[1][14]\,
      R => '0'
    );
\but2Q_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_157\,
      Q => \but2Q_reg_n_0_[1][15]\,
      R => '0'
    );
\but2Q_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_156\,
      Q => \but2Q_reg_n_0_[1][16]\,
      R => '0'
    );
\but2Q_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_155\,
      Q => \but2Q_reg_n_0_[1][17]\,
      R => '0'
    );
\but2Q_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_154\,
      Q => \but2Q_reg_n_0_[1][18]\,
      R => '0'
    );
\but2Q_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_153\,
      Q => \but2Q_reg_n_0_[1][19]\,
      R => '0'
    );
\but2Q_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_171\,
      Q => \but2Q_reg_n_0_[1][1]\,
      R => '0'
    );
\but2Q_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_152\,
      Q => \but2Q_reg_n_0_[1][20]\,
      R => '0'
    );
\but2Q_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_151\,
      Q => \but2Q_reg_n_0_[1][21]\,
      R => '0'
    );
\but2Q_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_150\,
      Q => \but2Q_reg_n_0_[1][22]\,
      R => '0'
    );
\but2Q_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_149\,
      Q => \but2Q_reg_n_0_[1][23]\,
      R => '0'
    );
\but2Q_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_170\,
      Q => \but2Q_reg_n_0_[1][2]\,
      R => '0'
    );
\but2Q_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_169\,
      Q => \but2Q_reg_n_0_[1][3]\,
      R => '0'
    );
\but2Q_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_168\,
      Q => \but2Q_reg_n_0_[1][4]\,
      R => '0'
    );
\but2Q_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_167\,
      Q => \but2Q_reg_n_0_[1][5]\,
      R => '0'
    );
\but2Q_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_166\,
      Q => \but2Q_reg_n_0_[1][6]\,
      R => '0'
    );
\but2Q_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_165\,
      Q => \but2Q_reg_n_0_[1][7]\,
      R => '0'
    );
\but2Q_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_164\,
      Q => \but2Q_reg_n_0_[1][8]\,
      R => '0'
    );
\but2Q_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_163\,
      Q => \but2Q_reg_n_0_[1][9]\,
      R => '0'
    );
\but2Q_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_224\,
      Q => \but2Q_reg_n_0_[2][0]\,
      R => '0'
    );
\but2Q_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_214\,
      Q => \but2Q_reg_n_0_[2][10]\,
      R => '0'
    );
\but2Q_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_213\,
      Q => \but2Q_reg_n_0_[2][11]\,
      R => '0'
    );
\but2Q_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_212\,
      Q => \but2Q_reg_n_0_[2][12]\,
      R => '0'
    );
\but2Q_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_211\,
      Q => \but2Q_reg_n_0_[2][13]\,
      R => '0'
    );
\but2Q_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_210\,
      Q => \but2Q_reg_n_0_[2][14]\,
      R => '0'
    );
\but2Q_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_209\,
      Q => \but2Q_reg_n_0_[2][15]\,
      R => '0'
    );
\but2Q_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_208\,
      Q => \but2Q_reg_n_0_[2][16]\,
      R => '0'
    );
\but2Q_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_207\,
      Q => \but2Q_reg_n_0_[2][17]\,
      R => '0'
    );
\but2Q_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_206\,
      Q => \but2Q_reg_n_0_[2][18]\,
      R => '0'
    );
\but2Q_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_205\,
      Q => \but2Q_reg_n_0_[2][19]\,
      R => '0'
    );
\but2Q_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_223\,
      Q => \but2Q_reg_n_0_[2][1]\,
      R => '0'
    );
\but2Q_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_204\,
      Q => \but2Q_reg_n_0_[2][20]\,
      R => '0'
    );
\but2Q_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_203\,
      Q => \but2Q_reg_n_0_[2][21]\,
      R => '0'
    );
\but2Q_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_202\,
      Q => \but2Q_reg_n_0_[2][22]\,
      R => '0'
    );
\but2Q_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_201\,
      Q => \but2Q_reg_n_0_[2][23]\,
      R => '0'
    );
\but2Q_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_222\,
      Q => \but2Q_reg_n_0_[2][2]\,
      R => '0'
    );
\but2Q_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_221\,
      Q => \but2Q_reg_n_0_[2][3]\,
      R => '0'
    );
\but2Q_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_220\,
      Q => \but2Q_reg_n_0_[2][4]\,
      R => '0'
    );
\but2Q_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_219\,
      Q => \but2Q_reg_n_0_[2][5]\,
      R => '0'
    );
\but2Q_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_218\,
      Q => \but2Q_reg_n_0_[2][6]\,
      R => '0'
    );
\but2Q_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_217\,
      Q => \but2Q_reg_n_0_[2][7]\,
      R => '0'
    );
\but2Q_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_216\,
      Q => \but2Q_reg_n_0_[2][8]\,
      R => '0'
    );
\but2Q_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[2].butterfly_n_215\,
      Q => \but2Q_reg_n_0_[2][9]\,
      R => '0'
    );
\but2Q_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_198\,
      Q => \but2Q_reg_n_0_[3][0]\,
      R => '0'
    );
\but2Q_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_188\,
      Q => \but2Q_reg_n_0_[3][10]\,
      R => '0'
    );
\but2Q_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_187\,
      Q => \but2Q_reg_n_0_[3][11]\,
      R => '0'
    );
\but2Q_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_186\,
      Q => \but2Q_reg_n_0_[3][12]\,
      R => '0'
    );
\but2Q_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_185\,
      Q => \but2Q_reg_n_0_[3][13]\,
      R => '0'
    );
\but2Q_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_184\,
      Q => \but2Q_reg_n_0_[3][14]\,
      R => '0'
    );
\but2Q_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_183\,
      Q => \but2Q_reg_n_0_[3][15]\,
      R => '0'
    );
\but2Q_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_182\,
      Q => \but2Q_reg_n_0_[3][16]\,
      R => '0'
    );
\but2Q_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_181\,
      Q => \but2Q_reg_n_0_[3][17]\,
      R => '0'
    );
\but2Q_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_180\,
      Q => \but2Q_reg_n_0_[3][18]\,
      R => '0'
    );
\but2Q_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_179\,
      Q => \but2Q_reg_n_0_[3][19]\,
      R => '0'
    );
\but2Q_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_197\,
      Q => \but2Q_reg_n_0_[3][1]\,
      R => '0'
    );
\but2Q_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_178\,
      Q => \but2Q_reg_n_0_[3][20]\,
      R => '0'
    );
\but2Q_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_177\,
      Q => \but2Q_reg_n_0_[3][21]\,
      R => '0'
    );
\but2Q_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_176\,
      Q => \but2Q_reg_n_0_[3][22]\,
      R => '0'
    );
\but2Q_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_175\,
      Q => \but2Q_reg_n_0_[3][23]\,
      R => '0'
    );
\but2Q_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_196\,
      Q => \but2Q_reg_n_0_[3][2]\,
      R => '0'
    );
\but2Q_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_195\,
      Q => \but2Q_reg_n_0_[3][3]\,
      R => '0'
    );
\but2Q_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_194\,
      Q => \but2Q_reg_n_0_[3][4]\,
      R => '0'
    );
\but2Q_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_193\,
      Q => \but2Q_reg_n_0_[3][5]\,
      R => '0'
    );
\but2Q_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_192\,
      Q => \but2Q_reg_n_0_[3][6]\,
      R => '0'
    );
\but2Q_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_191\,
      Q => \but2Q_reg_n_0_[3][7]\,
      R => '0'
    );
\but2Q_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_190\,
      Q => \but2Q_reg_n_0_[3][8]\,
      R => '0'
    );
\but2Q_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[3].butterfly_n_189\,
      Q => \but2Q_reg_n_0_[3][9]\,
      R => '0'
    );
\butTwiddleI[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \butterfly_generator[2].butterfly_n_225\,
      I1 => \butTwiddleI[0][10]_i_2_n_0\,
      I2 => \butTwiddleI[0][23]_i_2_n_0\,
      O => \butTwiddleI[0][10]_i_1_n_0\
    );
\butTwiddleI[0][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \butterfly_generator[0].butterfly_n_4\,
      I1 => \partialFftSizeBit__0\(0),
      I2 => \partialFftSizeBit__0\(1),
      O => \butTwiddleI[0][10]_i_2_n_0\
    );
\butTwiddleI[0][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \butterfly_generator[2].butterfly_n_225\,
      I1 => \butTwiddleI[0][23]_i_2_n_0\,
      O => \butTwiddleI[0][23]_i_1_n_0\
    );
\butTwiddleI[0][23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \butterfly_generator[0].butterfly_n_3\,
      I1 => \butTwiddleI[0][10]_i_2_n_0\,
      O => \butTwiddleI[0][23]_i_2_n_0\
    );
\butTwiddleI[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \butterfly_generator[2].butterfly_n_225\,
      I1 => \butTwiddleI[0][10]_i_2_n_0\,
      I2 => \butTwiddleI[0][23]_i_2_n_0\,
      O => \butTwiddleI[0][9]_i_1_n_0\
    );
\butTwiddleI[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^a\(0),
      I1 => \butterfly_generator[0].butterfly_n_3\,
      O => \butTwiddleI[1][10]_i_1_n_0\
    );
\butTwiddleI[1][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^a\(0),
      I1 => \butterfly_generator[0].butterfly_n_3\,
      O => \butTwiddleI[1][23]_i_1_n_0\
    );
\butTwiddleI[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^a\(0),
      I1 => \butterfly_generator[0].butterfly_n_3\,
      O => \butTwiddleI[1][9]_i_1_n_0\
    );
\butTwiddleI[3][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^a\(0),
      I1 => \butTwiddleI[3][23]_i_2_n_0\,
      O => \butTwiddleI[3][10]_i_1_n_0\
    );
\butTwiddleI[3][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^a\(0),
      I1 => \butTwiddleI[3][23]_i_2_n_0\,
      O => \butTwiddleI[3][23]_i_1_n_0\
    );
\butTwiddleI[3][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \butterfly_generator[0].butterfly_n_4\,
      I1 => \partialFftSizeBit__0\(0),
      I2 => \partialFftSizeBit__0\(1),
      O => \butTwiddleI[3][23]_i_2_n_0\
    );
\butTwiddleI[3][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^a\(0),
      I1 => \butTwiddleI[3][23]_i_2_n_0\,
      O => \butTwiddleI[3][9]_i_1_n_0\
    );
\butTwiddleI_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butTwiddleI[0][10]_i_1_n_0\,
      Q => \butTwiddleI_reg_n_0_[0][10]\,
      R => '0'
    );
\butTwiddleI_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butTwiddleI[0][23]_i_1_n_0\,
      Q => \butTwiddleI_reg_n_0_[0][23]\,
      R => '0'
    );
\butTwiddleI_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butTwiddleI[0][9]_i_1_n_0\,
      Q => \butTwiddleI_reg_n_0_[0][9]\,
      R => '0'
    );
\butTwiddleI_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butTwiddleI[1][10]_i_1_n_0\,
      Q => \butTwiddleI_reg_n_0_[1][10]\,
      R => '0'
    );
\butTwiddleI_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butTwiddleI[1][23]_i_1_n_0\,
      Q => \butTwiddleI_reg_n_0_[1][23]\,
      R => '0'
    );
\butTwiddleI_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butTwiddleI[1][9]_i_1_n_0\,
      Q => \butTwiddleI_reg_n_0_[1][9]\,
      R => '0'
    );
\butTwiddleI_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butTwiddleI_reg[2][10]_0\,
      Q => \butTwiddleI_reg_n_0_[2][10]\,
      R => '0'
    );
\butTwiddleI_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butTwiddleI[3][10]_i_1_n_0\,
      Q => \butTwiddleI_reg_n_0_[3][10]\,
      R => '0'
    );
\butTwiddleI_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butTwiddleI[3][23]_i_1_n_0\,
      Q => \butTwiddleI_reg_n_0_[3][23]\,
      R => '0'
    );
\butTwiddleI_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butTwiddleI[3][9]_i_1_n_0\,
      Q => \butTwiddleI_reg_n_0_[3][9]\,
      R => '0'
    );
\butTwiddleQ[0][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \butterfly_generator[2].butterfly_n_225\,
      I1 => \butTwiddleI[0][10]_i_2_n_0\,
      I2 => \butTwiddleI[0][23]_i_2_n_0\,
      O => \butTwiddleQ[0][23]_i_1_n_0\
    );
\butTwiddleQ[0][8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \butterfly_generator[2].butterfly_n_225\,
      O => partialFftSizeHalvedMask(2)
    );
\butTwiddleQ[2][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => \^butterflystarted\,
      I2 => \butTwiddleI[0][10]_i_2_n_0\,
      O => \butTwiddleQ[2][8]_i_1_n_0\
    );
\butTwiddleQ[3][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F2D0F2"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => \^butterflystarted\,
      I2 => \butTwiddleQ_reg_n_0_[3][23]\,
      I3 => \butTwiddleI[3][23]_i_2_n_0\,
      I4 => \^a\(0),
      O => \butTwiddleQ[3][23]_i_1_n_0\
    );
\butTwiddleQ_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butTwiddleQ[0][23]_i_1_n_0\,
      Q => \butTwiddleQ_reg_n_0_[0][23]\,
      R => '0'
    );
\butTwiddleQ_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => partialFftSizeHalvedMask(2),
      Q => \butTwiddleQ_reg_n_0_[0][8]\,
      R => \butTwiddleQ[2][8]_i_1_n_0\
    );
\butTwiddleQ_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \butterfly_generator[1].butterfly_n_98\,
      Q => \butTwiddleQ_reg_n_0_[1][23]\,
      R => '0'
    );
\butTwiddleQ_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \^a\(0),
      Q => \butTwiddleQ_reg_n_0_[1][8]\,
      R => '0'
    );
\butTwiddleQ_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[1].butterfly_n_106\,
      D => \^a\(0),
      Q => \butTwiddleQ_reg_n_0_[2][8]\,
      R => \butTwiddleQ[2][8]_i_1_n_0\
    );
\butTwiddleQ_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butTwiddleQ[3][23]_i_1_n_0\,
      Q => \butTwiddleQ_reg_n_0_[3][23]\,
      R => '0'
    );
butterflyPreviousReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => butterflyPreviousReady_reg_0,
      Q => \^butterflypreviousready\,
      R => '0'
    );
butterflyStart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_5\,
      Q => \^butterflystarted\,
      R => '0'
    );
\butterfly_generator[0].butterfly\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly
     port map (
      A(23) => \butterfly_generator[0].butterfly_n_392\,
      A(22) => \butterfly_generator[0].butterfly_n_393\,
      A(21) => \butterfly_generator[0].butterfly_n_394\,
      A(20) => \butterfly_generator[0].butterfly_n_395\,
      A(19) => \butterfly_generator[0].butterfly_n_396\,
      A(18) => \butterfly_generator[0].butterfly_n_397\,
      A(17) => \butterfly_generator[0].butterfly_n_398\,
      A(16) => \butterfly_generator[0].butterfly_n_399\,
      A(15) => \butterfly_generator[0].butterfly_n_400\,
      A(14) => \butterfly_generator[0].butterfly_n_401\,
      A(13) => \butterfly_generator[0].butterfly_n_402\,
      A(12) => \butterfly_generator[0].butterfly_n_403\,
      A(11) => \butterfly_generator[0].butterfly_n_404\,
      A(10) => \butterfly_generator[0].butterfly_n_405\,
      A(9) => \butterfly_generator[0].butterfly_n_406\,
      A(8) => \butterfly_generator[0].butterfly_n_407\,
      A(7) => \butterfly_generator[0].butterfly_n_408\,
      A(6) => \butterfly_generator[0].butterfly_n_409\,
      A(5) => \butterfly_generator[0].butterfly_n_410\,
      A(4) => \butterfly_generator[0].butterfly_n_411\,
      A(3) => \butterfly_generator[0].butterfly_n_412\,
      A(2) => \butterfly_generator[0].butterfly_n_413\,
      A(1) => \butterfly_generator[0].butterfly_n_414\,
      A(0) => \butterfly_generator[0].butterfly_n_415\,
      CEA1 => \butterfly_generator[1].butterfly_n_106\,
      D(23) => \butterfly_generator[0].butterfly_n_9\,
      D(22) => \butterfly_generator[0].butterfly_n_10\,
      D(21) => \butterfly_generator[0].butterfly_n_11\,
      D(20) => \butterfly_generator[0].butterfly_n_12\,
      D(19) => \butterfly_generator[0].butterfly_n_13\,
      D(18) => \butterfly_generator[0].butterfly_n_14\,
      D(17) => \butterfly_generator[0].butterfly_n_15\,
      D(16) => \butterfly_generator[0].butterfly_n_16\,
      D(15) => \butterfly_generator[0].butterfly_n_17\,
      D(14) => \butterfly_generator[0].butterfly_n_18\,
      D(13) => \butterfly_generator[0].butterfly_n_19\,
      D(12) => \butterfly_generator[0].butterfly_n_20\,
      D(11) => \butterfly_generator[0].butterfly_n_21\,
      D(10) => \butterfly_generator[0].butterfly_n_22\,
      D(9) => \butterfly_generator[0].butterfly_n_23\,
      D(8) => \butterfly_generator[0].butterfly_n_24\,
      D(7) => \butterfly_generator[0].butterfly_n_25\,
      D(6) => \butterfly_generator[0].butterfly_n_26\,
      D(5) => \butterfly_generator[0].butterfly_n_27\,
      D(4) => \butterfly_generator[0].butterfly_n_28\,
      D(3) => \butterfly_generator[0].butterfly_n_29\,
      D(2) => \butterfly_generator[0].butterfly_n_30\,
      D(1) => \butterfly_generator[0].butterfly_n_31\,
      D(0) => \butterfly_generator[0].butterfly_n_32\,
      E(0) => \butterfly_generator[0].butterfly_n_315\,
      Q(1) => state(1),
      Q(0) => \^state_reg[0]_0\(0),
      bottomI_out(23 downto 0) => \but2Q_out[3]_16\(23 downto 0),
      \bottomI_out_reg[14]_0\ => \butterfly_generator[0].butterfly_n_366\,
      \bottomI_out_reg[23]_0\(17 downto 14) => \but2Q_out[0]_4\(23 downto 20),
      \bottomI_out_reg[23]_0\(13 downto 12) => \but2Q_out[0]_4\(16 downto 15),
      \bottomI_out_reg[23]_0\(11) => \but2Q_out[0]_4\(13),
      \bottomI_out_reg[23]_0\(10) => \but2Q_out[0]_4\(11),
      \bottomI_out_reg[23]_0\(9 downto 0) => \but2Q_out[0]_4\(9 downto 0),
      bottomR_out(16) => \but2I_out[1]_7\(23),
      bottomR_out(15 downto 12) => \but2I_out[1]_7\(21 downto 18),
      bottomR_out(11 downto 7) => \but2I_out[1]_7\(15 downto 11),
      bottomR_out(6 downto 4) => \but2I_out[1]_7\(7 downto 5),
      bottomR_out(3 downto 0) => \but2I_out[1]_7\(3 downto 0),
      \bottomR_out_reg[22]_0\(16) => \but2I_out[0]_3\(22),
      \bottomR_out_reg[22]_0\(15) => \but2I_out[0]_3\(20),
      \bottomR_out_reg[22]_0\(14 downto 11) => \but2I_out[0]_3\(18 downto 15),
      \bottomR_out_reg[22]_0\(10) => \but2I_out[0]_3\(12),
      \bottomR_out_reg[22]_0\(9 downto 5) => \but2I_out[0]_3\(10 downto 6),
      \bottomR_out_reg[22]_0\(4 downto 0) => \but2I_out[0]_3\(4 downto 0),
      \bottomR_out_reg[23]_0\(23) => \butterfly_generator[0].butterfly_n_368\,
      \bottomR_out_reg[23]_0\(22) => \butterfly_generator[0].butterfly_n_369\,
      \bottomR_out_reg[23]_0\(21) => \butterfly_generator[0].butterfly_n_370\,
      \bottomR_out_reg[23]_0\(20) => \butterfly_generator[0].butterfly_n_371\,
      \bottomR_out_reg[23]_0\(19) => \butterfly_generator[0].butterfly_n_372\,
      \bottomR_out_reg[23]_0\(18) => \butterfly_generator[0].butterfly_n_373\,
      \bottomR_out_reg[23]_0\(17) => \butterfly_generator[0].butterfly_n_374\,
      \bottomR_out_reg[23]_0\(16) => \butterfly_generator[0].butterfly_n_375\,
      \bottomR_out_reg[23]_0\(15) => \butterfly_generator[0].butterfly_n_376\,
      \bottomR_out_reg[23]_0\(14) => \butterfly_generator[0].butterfly_n_377\,
      \bottomR_out_reg[23]_0\(13) => \butterfly_generator[0].butterfly_n_378\,
      \bottomR_out_reg[23]_0\(12) => \butterfly_generator[0].butterfly_n_379\,
      \bottomR_out_reg[23]_0\(11) => \butterfly_generator[0].butterfly_n_380\,
      \bottomR_out_reg[23]_0\(10) => \butterfly_generator[0].butterfly_n_381\,
      \bottomR_out_reg[23]_0\(9) => \butterfly_generator[0].butterfly_n_382\,
      \bottomR_out_reg[23]_0\(8) => \butterfly_generator[0].butterfly_n_383\,
      \bottomR_out_reg[23]_0\(7) => \butterfly_generator[0].butterfly_n_384\,
      \bottomR_out_reg[23]_0\(6) => \butterfly_generator[0].butterfly_n_385\,
      \bottomR_out_reg[23]_0\(5) => \butterfly_generator[0].butterfly_n_386\,
      \bottomR_out_reg[23]_0\(4) => \butterfly_generator[0].butterfly_n_387\,
      \bottomR_out_reg[23]_0\(3) => \butterfly_generator[0].butterfly_n_388\,
      \bottomR_out_reg[23]_0\(2) => \butterfly_generator[0].butterfly_n_389\,
      \bottomR_out_reg[23]_0\(1) => \butterfly_generator[0].butterfly_n_390\,
      \bottomR_out_reg[23]_0\(0) => \butterfly_generator[0].butterfly_n_391\,
      \but2I_reg[0][23]\ => \^a\(0),
      butterflyStart_reg => \butterfly_generator[0].butterfly_n_2\,
      butterflyStart_reg_0 => \butterfly_generator[0].butterfly_n_5\,
      butterflyStart_reg_1 => \butterfly_generator[0].butterfly_n_255\,
      butterflyStart_reg_2 => \^state_reg[1]_0\,
      butterflyStart_reg_3 => \^butterflypreviousready\,
      dataI(147 downto 86) => dataI(167 downto 106),
      dataI(85 downto 81) => dataI(104 downto 100),
      dataI(80 downto 46) => dataI(98 downto 64),
      dataI(45 downto 39) => dataI(62 downto 56),
      dataI(38 downto 34) => dataI(53 downto 49),
      dataI(33) => dataI(46),
      dataI(32) => dataI(43),
      dataI(31 downto 30) => dataI(40 downto 39),
      dataI(29) => dataI(36),
      dataI(28) => dataI(34),
      dataI(27 downto 26) => dataI(31 downto 30),
      dataI(25) => dataI(28),
      dataI(24 downto 0) => dataI(24 downto 0),
      \dataI_reg[0][23]\(23 downto 0) => \dataI_reg[0]_17\(23 downto 0),
      \dataI_reg[0][23]_0\ => \dataI[0][23]_i_3_n_0\,
      \dataI_reg[1][10]\ => \butterfly_generator[1].butterfly_n_46\,
      \dataI_reg[1][16]\ => \butterfly_generator[1].butterfly_n_45\,
      \dataI_reg[1][17]\ => \butterfly_generator[1].butterfly_n_44\,
      \dataI_reg[1][22]\ => \butterfly_generator[1].butterfly_n_0\,
      \dataI_reg[1][23]\(23) => \butterfly_generator[0].butterfly_n_33\,
      \dataI_reg[1][23]\(22) => \butterfly_generator[0].butterfly_n_34\,
      \dataI_reg[1][23]\(21) => \butterfly_generator[0].butterfly_n_35\,
      \dataI_reg[1][23]\(20) => \butterfly_generator[0].butterfly_n_36\,
      \dataI_reg[1][23]\(19) => \butterfly_generator[0].butterfly_n_37\,
      \dataI_reg[1][23]\(18) => \butterfly_generator[0].butterfly_n_38\,
      \dataI_reg[1][23]\(17) => \butterfly_generator[0].butterfly_n_39\,
      \dataI_reg[1][23]\(16) => \butterfly_generator[0].butterfly_n_40\,
      \dataI_reg[1][23]\(15) => \butterfly_generator[0].butterfly_n_41\,
      \dataI_reg[1][23]\(14) => \butterfly_generator[0].butterfly_n_42\,
      \dataI_reg[1][23]\(13) => \butterfly_generator[0].butterfly_n_43\,
      \dataI_reg[1][23]\(12) => \butterfly_generator[0].butterfly_n_44\,
      \dataI_reg[1][23]\(11) => \butterfly_generator[0].butterfly_n_45\,
      \dataI_reg[1][23]\(10) => \butterfly_generator[0].butterfly_n_46\,
      \dataI_reg[1][23]\(9) => \butterfly_generator[0].butterfly_n_47\,
      \dataI_reg[1][23]\(8) => \butterfly_generator[0].butterfly_n_48\,
      \dataI_reg[1][23]\(7) => \butterfly_generator[0].butterfly_n_49\,
      \dataI_reg[1][23]\(6) => \butterfly_generator[0].butterfly_n_50\,
      \dataI_reg[1][23]\(5) => \butterfly_generator[0].butterfly_n_51\,
      \dataI_reg[1][23]\(4) => \butterfly_generator[0].butterfly_n_52\,
      \dataI_reg[1][23]\(3) => \butterfly_generator[0].butterfly_n_53\,
      \dataI_reg[1][23]\(2) => \butterfly_generator[0].butterfly_n_54\,
      \dataI_reg[1][23]\(1) => \butterfly_generator[0].butterfly_n_55\,
      \dataI_reg[1][23]\(0) => \butterfly_generator[0].butterfly_n_56\,
      \dataI_reg[1][23]_0\ => \dataI[1][23]_i_3_n_0\,
      \dataI_reg[1][4]\ => \butterfly_generator[1].butterfly_n_49\,
      \dataI_reg[1][8]\ => \butterfly_generator[1].butterfly_n_48\,
      \dataI_reg[1][9]\ => \butterfly_generator[1].butterfly_n_47\,
      \dataI_reg[2][0]\ => \butterfly_generator[2].butterfly_n_112\,
      \dataI_reg[2][10]\ => \butterfly_generator[2].butterfly_n_104\,
      \dataI_reg[2][11]\ => \butterfly_generator[2].butterfly_n_103\,
      \dataI_reg[2][12]\ => \dataI[2][12]_i_2_n_0\,
      \dataI_reg[2][12]_0\ => \butterfly_generator[2].butterfly_n_240\,
      \dataI_reg[2][13]\ => \butterfly_generator[2].butterfly_n_102\,
      \dataI_reg[2][14]\ => \butterfly_generator[2].butterfly_n_152\,
      \dataI_reg[2][15]\ => \dataI[2][15]_i_2_n_0\,
      \dataI_reg[2][15]_0\ => \butterfly_generator[2].butterfly_n_241\,
      \dataI_reg[2][15]_1\ => \dataI[2][15]_i_4_n_0\,
      \dataI_reg[2][16]\ => \butterfly_generator[0].butterfly_n_8\,
      \dataI_reg[2][17]\ => \butterfly_generator[2].butterfly_n_101\,
      \dataI_reg[2][18]\ => \butterfly_generator[2].butterfly_n_100\,
      \dataI_reg[2][19]\ => \butterfly_generator[2].butterfly_n_153\,
      \dataI_reg[2][1]\ => \dataI[2][1]_i_2_n_0\,
      \dataI_reg[2][1]_0\ => \butterfly_generator[2].butterfly_n_238\,
      \dataI_reg[2][20]\ => \butterfly_generator[0].butterfly_n_7\,
      \dataI_reg[2][21]\ => \butterfly_generator[2].butterfly_n_97\,
      \dataI_reg[2][22]\ => \butterfly_generator[2].butterfly_n_96\,
      \dataI_reg[2][23]\ => \butterfly_generator[2].butterfly_n_56\,
      \dataI_reg[2][2]\ => \butterfly_generator[2].butterfly_n_111\,
      \dataI_reg[2][3]\ => \dataI[2][3]_i_2_n_0\,
      \dataI_reg[2][3]_0\ => \butterfly_generator[2].butterfly_n_239\,
      \dataI_reg[2][4]\ => \butterfly_generator[2].butterfly_n_110\,
      \dataI_reg[2][5]\ => \butterfly_generator[2].butterfly_n_109\,
      \dataI_reg[2][6]\ => \butterfly_generator[2].butterfly_n_108\,
      \dataI_reg[2][7]\ => \butterfly_generator[2].butterfly_n_107\,
      \dataI_reg[2][8]\ => \butterfly_generator[2].butterfly_n_106\,
      \dataI_reg[2][9]\ => \butterfly_generator[2].butterfly_n_105\,
      \dataI_reg[3][0]\ => \butterfly_generator[3].butterfly_n_116\,
      \dataI_reg[3][10]\ => \butterfly_generator[3].butterfly_n_108\,
      \dataI_reg[3][11]\ => \butterfly_generator[3].butterfly_n_107\,
      \dataI_reg[3][12]\ => \butterfly_generator[3].butterfly_n_106\,
      \dataI_reg[3][13]\ => \butterfly_generator[3].butterfly_n_105\,
      \dataI_reg[3][14]\ => \butterfly_generator[3].butterfly_n_104\,
      \dataI_reg[3][15]\ => \butterfly_generator[3].butterfly_n_103\,
      \dataI_reg[3][16]\ => \butterfly_generator[3].butterfly_n_102\,
      \dataI_reg[3][17]\ => \butterfly_generator[3].butterfly_n_101\,
      \dataI_reg[3][18]\ => \butterfly_generator[3].butterfly_n_100\,
      \dataI_reg[3][19]\ => \butterfly_generator[3].butterfly_n_99\,
      \dataI_reg[3][1]\ => \butterfly_generator[3].butterfly_n_115\,
      \dataI_reg[3][20]\ => \butterfly_generator[3].butterfly_n_98\,
      \dataI_reg[3][21]\ => \butterfly_generator[3].butterfly_n_97\,
      \dataI_reg[3][22]\ => \butterfly_generator[3].butterfly_n_96\,
      \dataI_reg[3][23]\(21) => \butterfly_generator[0].butterfly_n_193\,
      \dataI_reg[3][23]\(20) => \butterfly_generator[0].butterfly_n_194\,
      \dataI_reg[3][23]\(19) => \butterfly_generator[0].butterfly_n_195\,
      \dataI_reg[3][23]\(18) => \butterfly_generator[0].butterfly_n_196\,
      \dataI_reg[3][23]\(17) => \butterfly_generator[0].butterfly_n_197\,
      \dataI_reg[3][23]\(16) => \butterfly_generator[0].butterfly_n_198\,
      \dataI_reg[3][23]\(15) => \butterfly_generator[0].butterfly_n_199\,
      \dataI_reg[3][23]\(14) => \butterfly_generator[0].butterfly_n_200\,
      \dataI_reg[3][23]\(13) => \butterfly_generator[0].butterfly_n_201\,
      \dataI_reg[3][23]\(12) => \butterfly_generator[0].butterfly_n_202\,
      \dataI_reg[3][23]\(11) => \butterfly_generator[0].butterfly_n_203\,
      \dataI_reg[3][23]\(10) => \butterfly_generator[0].butterfly_n_204\,
      \dataI_reg[3][23]\(9) => \butterfly_generator[0].butterfly_n_205\,
      \dataI_reg[3][23]\(8) => \butterfly_generator[0].butterfly_n_206\,
      \dataI_reg[3][23]\(7) => \butterfly_generator[0].butterfly_n_207\,
      \dataI_reg[3][23]\(6) => \butterfly_generator[0].butterfly_n_208\,
      \dataI_reg[3][23]\(5) => \butterfly_generator[0].butterfly_n_209\,
      \dataI_reg[3][23]\(4) => \butterfly_generator[0].butterfly_n_210\,
      \dataI_reg[3][23]\(3) => \butterfly_generator[0].butterfly_n_211\,
      \dataI_reg[3][23]\(2) => \butterfly_generator[0].butterfly_n_212\,
      \dataI_reg[3][23]\(1) => \butterfly_generator[0].butterfly_n_213\,
      \dataI_reg[3][23]\(0) => \butterfly_generator[0].butterfly_n_214\,
      \dataI_reg[3][23]_0\ => \butterfly_generator[3].butterfly_n_71\,
      \dataI_reg[3][2]\ => \butterfly_generator[3].butterfly_n_114\,
      \dataI_reg[3][4]\ => \butterfly_generator[3].butterfly_n_113\,
      \dataI_reg[3][5]\ => \butterfly_generator[3].butterfly_n_112\,
      \dataI_reg[3][6]\ => \butterfly_generator[3].butterfly_n_111\,
      \dataI_reg[3][7]\ => \butterfly_generator[3].butterfly_n_110\,
      \dataI_reg[3][8]\ => \butterfly_generator[3].butterfly_n_109\,
      \dataI_reg[4][0]\ => \dataI[6][0]_i_3_n_0\,
      \dataI_reg[4][0]_0\ => \dataI[4][0]_i_3_n_0\,
      \dataI_reg[4][10]\ => \dataI[6][10]_i_3_n_0\,
      \dataI_reg[4][10]_0\ => \dataI[4][10]_i_3_n_0\,
      \dataI_reg[4][11]\ => \dataI[6][11]_i_3_n_0\,
      \dataI_reg[4][11]_0\ => \dataI[4][11]_i_3_n_0\,
      \dataI_reg[4][12]\ => \dataI[6][12]_i_3_n_0\,
      \dataI_reg[4][12]_0\ => \dataI[4][12]_i_3_n_0\,
      \dataI_reg[4][13]\ => \dataI[6][13]_i_3_n_0\,
      \dataI_reg[4][13]_0\ => \dataI[4][13]_i_3_n_0\,
      \dataI_reg[4][14]\ => \dataI[6][14]_i_3_n_0\,
      \dataI_reg[4][14]_0\ => \dataI[4][14]_i_3_n_0\,
      \dataI_reg[4][15]\ => \dataI[6][15]_i_3_n_0\,
      \dataI_reg[4][15]_0\ => \dataI[4][15]_i_3_n_0\,
      \dataI_reg[4][16]\ => \dataI[6][16]_i_3_n_0\,
      \dataI_reg[4][16]_0\ => \dataI[4][16]_i_3_n_0\,
      \dataI_reg[4][17]\ => \dataI[6][17]_i_3_n_0\,
      \dataI_reg[4][17]_0\ => \dataI[4][17]_i_3_n_0\,
      \dataI_reg[4][18]\ => \dataI[6][18]_i_3_n_0\,
      \dataI_reg[4][18]_0\ => \dataI[4][18]_i_3_n_0\,
      \dataI_reg[4][19]\ => \dataI[6][19]_i_3_n_0\,
      \dataI_reg[4][19]_0\ => \dataI[4][19]_i_3_n_0\,
      \dataI_reg[4][1]\ => \dataI[6][1]_i_3_n_0\,
      \dataI_reg[4][1]_0\ => \dataI[4][1]_i_3_n_0\,
      \dataI_reg[4][20]\ => \dataI[6][20]_i_3_n_0\,
      \dataI_reg[4][20]_0\ => \dataI[4][20]_i_3_n_0\,
      \dataI_reg[4][21]\ => \dataI[6][21]_i_3_n_0\,
      \dataI_reg[4][21]_0\ => \dataI[4][21]_i_3_n_0\,
      \dataI_reg[4][22]\ => \dataI[6][22]_i_3_n_0\,
      \dataI_reg[4][22]_0\ => \dataI[4][22]_i_3_n_0\,
      \dataI_reg[4][23]\(23) => \butterfly_generator[0].butterfly_n_318\,
      \dataI_reg[4][23]\(22) => \butterfly_generator[0].butterfly_n_319\,
      \dataI_reg[4][23]\(21) => \butterfly_generator[0].butterfly_n_320\,
      \dataI_reg[4][23]\(20) => \butterfly_generator[0].butterfly_n_321\,
      \dataI_reg[4][23]\(19) => \butterfly_generator[0].butterfly_n_322\,
      \dataI_reg[4][23]\(18) => \butterfly_generator[0].butterfly_n_323\,
      \dataI_reg[4][23]\(17) => \butterfly_generator[0].butterfly_n_324\,
      \dataI_reg[4][23]\(16) => \butterfly_generator[0].butterfly_n_325\,
      \dataI_reg[4][23]\(15) => \butterfly_generator[0].butterfly_n_326\,
      \dataI_reg[4][23]\(14) => \butterfly_generator[0].butterfly_n_327\,
      \dataI_reg[4][23]\(13) => \butterfly_generator[0].butterfly_n_328\,
      \dataI_reg[4][23]\(12) => \butterfly_generator[0].butterfly_n_329\,
      \dataI_reg[4][23]\(11) => \butterfly_generator[0].butterfly_n_330\,
      \dataI_reg[4][23]\(10) => \butterfly_generator[0].butterfly_n_331\,
      \dataI_reg[4][23]\(9) => \butterfly_generator[0].butterfly_n_332\,
      \dataI_reg[4][23]\(8) => \butterfly_generator[0].butterfly_n_333\,
      \dataI_reg[4][23]\(7) => \butterfly_generator[0].butterfly_n_334\,
      \dataI_reg[4][23]\(6) => \butterfly_generator[0].butterfly_n_335\,
      \dataI_reg[4][23]\(5) => \butterfly_generator[0].butterfly_n_336\,
      \dataI_reg[4][23]\(4) => \butterfly_generator[0].butterfly_n_337\,
      \dataI_reg[4][23]\(3) => \butterfly_generator[0].butterfly_n_338\,
      \dataI_reg[4][23]\(2) => \butterfly_generator[0].butterfly_n_339\,
      \dataI_reg[4][23]\(1) => \butterfly_generator[0].butterfly_n_340\,
      \dataI_reg[4][23]\(0) => \butterfly_generator[0].butterfly_n_341\,
      \dataI_reg[4][23]_0\ => \dataI[6][23]_i_3_n_0\,
      \dataI_reg[4][23]_1\ => \dataI[4][23]_i_3_n_0\,
      \dataI_reg[4][23]_2\ => \dataI[4][23]_i_4_n_0\,
      \dataI_reg[4][23]_3\ => \but1I[3][23]_i_3_n_0\,
      \dataI_reg[4][23]_4\(23 downto 0) => \but1I_out[2]_9\(23 downto 0),
      \dataI_reg[4][2]\ => \dataI[6][2]_i_3_n_0\,
      \dataI_reg[4][2]_0\ => \dataI[4][2]_i_3_n_0\,
      \dataI_reg[4][3]\ => \dataI[4][3]_i_3_n_0\,
      \dataI_reg[4][3]_0\ => \dataI[4][3]_i_4_n_0\,
      \dataI_reg[4][4]\ => \dataI[6][4]_i_3_n_0\,
      \dataI_reg[4][4]_0\ => \dataI[4][4]_i_3_n_0\,
      \dataI_reg[4][5]\ => \dataI[6][5]_i_3_n_0\,
      \dataI_reg[4][5]_0\ => \dataI[4][5]_i_3_n_0\,
      \dataI_reg[4][6]\ => \dataI[6][6]_i_3_n_0\,
      \dataI_reg[4][6]_0\ => \dataI[4][6]_i_3_n_0\,
      \dataI_reg[4][7]\ => \dataI[6][7]_i_3_n_0\,
      \dataI_reg[4][7]_0\ => \dataI[4][7]_i_3_n_0\,
      \dataI_reg[4][8]\ => \dataI[6][8]_i_3_n_0\,
      \dataI_reg[4][8]_0\ => \dataI[4][8]_i_3_n_0\,
      \dataI_reg[4][9]\ => \dataI[6][9]_i_3_n_0\,
      \dataI_reg[4][9]_0\ => \dataI[4][9]_i_3_n_0\,
      \dataI_reg[5][10]\ => \butterfly_generator[1].butterfly_n_133\,
      \dataI_reg[5][10]_0\ => \butterfly_generator[3].butterfly_n_50\,
      \dataI_reg[5][10]_1\ => \dataI[5][10]_i_4_n_0\,
      \dataI_reg[5][11]\ => \butterfly_generator[3].butterfly_n_172\,
      \dataI_reg[5][11]_0\ => \dataI[5][11]_i_3_n_0\,
      \dataI_reg[5][12]\ => \butterfly_generator[2].butterfly_n_236\,
      \dataI_reg[5][13]\ => \butterfly_generator[3].butterfly_n_167\,
      \dataI_reg[5][13]_0\ => \dataI[5][13]_i_3_n_0\,
      \dataI_reg[5][14]\ => \butterfly_generator[2].butterfly_n_237\,
      \dataI_reg[5][16]\ => \butterfly_generator[3].butterfly_n_173\,
      \dataI_reg[5][16]_0\ => \dataI[5][16]_i_3_n_0\,
      \dataI_reg[5][17]\ => \butterfly_generator[1].butterfly_n_134\,
      \dataI_reg[5][18]\ => \butterfly_generator[0].butterfly_n_258\,
      \dataI_reg[5][19]\ => \butterfly_generator[0].butterfly_n_257\,
      \dataI_reg[5][1]\ => \butterfly_generator[0].butterfly_n_260\,
      \dataI_reg[5][20]\ => \butterfly_generator[0].butterfly_n_256\,
      \dataI_reg[5][20]_0\ => \dataI[5][6]_i_4_n_0\,
      \dataI_reg[5][21]\(6) => \but1I_out[3]_13\(21),
      \dataI_reg[5][21]\(5) => \but1I_out[3]_13\(17),
      \dataI_reg[5][21]\(4) => \but1I_out[3]_13\(14),
      \dataI_reg[5][21]\(3) => \but1I_out[3]_13\(12),
      \dataI_reg[5][21]\(2 downto 1) => \but1I_out[3]_13\(9 downto 8),
      \dataI_reg[5][21]\(0) => \but1I_out[3]_13\(4),
      \dataI_reg[5][21]_0\ => \butterfly_generator[2].butterfly_n_200\,
      \dataI_reg[5][22]\ => \butterfly_generator[3].butterfly_n_174\,
      \dataI_reg[5][22]_0\ => \dataI[5][22]_i_3_n_0\,
      \dataI_reg[5][23]\(14) => \butterfly_generator[0].butterfly_n_285\,
      \dataI_reg[5][23]\(13) => \butterfly_generator[0].butterfly_n_286\,
      \dataI_reg[5][23]\(12) => \butterfly_generator[0].butterfly_n_287\,
      \dataI_reg[5][23]\(11) => \butterfly_generator[0].butterfly_n_288\,
      \dataI_reg[5][23]\(10) => \butterfly_generator[0].butterfly_n_289\,
      \dataI_reg[5][23]\(9) => \butterfly_generator[0].butterfly_n_290\,
      \dataI_reg[5][23]\(8) => \butterfly_generator[0].butterfly_n_291\,
      \dataI_reg[5][23]\(7) => \butterfly_generator[0].butterfly_n_292\,
      \dataI_reg[5][23]\(6) => \butterfly_generator[0].butterfly_n_293\,
      \dataI_reg[5][23]\(5) => \butterfly_generator[0].butterfly_n_294\,
      \dataI_reg[5][23]\(4) => \butterfly_generator[0].butterfly_n_295\,
      \dataI_reg[5][23]\(3) => \butterfly_generator[0].butterfly_n_296\,
      \dataI_reg[5][23]\(2) => \butterfly_generator[0].butterfly_n_297\,
      \dataI_reg[5][23]\(1) => \butterfly_generator[0].butterfly_n_298\,
      \dataI_reg[5][23]\(0) => \butterfly_generator[0].butterfly_n_299\,
      \dataI_reg[5][23]_0\ => \butterfly_generator[3].butterfly_n_168\,
      \dataI_reg[5][23]_1\ => \dataI[5][23]_i_3_n_0\,
      \dataI_reg[5][2]\ => \butterfly_generator[0].butterfly_n_259\,
      \dataI_reg[5][3]\ => \butterfly_generator[1].butterfly_n_130\,
      \dataI_reg[5][3]_0\ => \butterfly_generator[3].butterfly_n_47\,
      \dataI_reg[5][3]_1\ => \dataI[5][3]_i_4_n_0\,
      \dataI_reg[5][4]\ => \butterfly_generator[1].butterfly_n_131\,
      \dataI_reg[5][5]\ => \butterfly_generator[1].butterfly_n_132\,
      \dataI_reg[5][5]_0\ => \butterfly_generator[3].butterfly_n_48\,
      \dataI_reg[5][5]_1\ => \dataI[5][5]_i_4_n_0\,
      \dataI_reg[5][8]\ => \butterfly_generator[2].butterfly_n_235\,
      \dataI_reg[5][9]\ => \butterfly_generator[2].butterfly_n_199\,
      \dataI_reg[6][0]\ => \butterfly_generator[2].butterfly_n_122\,
      \dataI_reg[6][10]\ => \butterfly_generator[2].butterfly_n_118\,
      \dataI_reg[6][12]\ => \butterfly_generator[2].butterfly_n_117\,
      \dataI_reg[6][15]\ => \butterfly_generator[2].butterfly_n_116\,
      \dataI_reg[6][16]\ => \butterfly_generator[2].butterfly_n_115\,
      \dataI_reg[6][19]\ => \butterfly_generator[2].butterfly_n_114\,
      \dataI_reg[6][22]\(9) => p_0_in(22),
      \dataI_reg[6][22]\(8) => p_0_in(19),
      \dataI_reg[6][22]\(7 downto 6) => p_0_in(16 downto 15),
      \dataI_reg[6][22]\(5) => p_0_in(12),
      \dataI_reg[6][22]\(4) => p_0_in(10),
      \dataI_reg[6][22]\(3 downto 2) => p_0_in(7 downto 6),
      \dataI_reg[6][22]\(1) => p_0_in(4),
      \dataI_reg[6][22]\(0) => p_0_in(0),
      \dataI_reg[6][22]_0\ => \butterfly_generator[2].butterfly_n_113\,
      \dataI_reg[6][4]\ => \butterfly_generator[2].butterfly_n_121\,
      \dataI_reg[6][6]\ => \butterfly_generator[2].butterfly_n_120\,
      \dataI_reg[6][7]\ => \butterfly_generator[2].butterfly_n_119\,
      \dataI_reg[7][0]\ => \dataI[7][0]_i_2_n_0\,
      \dataI_reg[7][10]\ => \dataI[7][10]_i_2_n_0\,
      \dataI_reg[7][11]\ => \dataI[7][11]_i_2_n_0\,
      \dataI_reg[7][12]\ => \dataI[7][12]_i_2_n_0\,
      \dataI_reg[7][13]\ => \dataI[7][13]_i_3_n_0\,
      \dataI_reg[7][14]\ => \dataI[7][14]_i_2_n_0\,
      \dataI_reg[7][15]\ => \dataI[7][15]_i_2_n_0\,
      \dataI_reg[7][16]\ => \dataI[7][16]_i_2_n_0\,
      \dataI_reg[7][17]\ => \dataI[7][17]_i_2_n_0\,
      \dataI_reg[7][18]\ => \dataI[7][18]_i_2_n_0\,
      \dataI_reg[7][19]\ => \dataI[7][19]_i_2_n_0\,
      \dataI_reg[7][1]\ => \dataI[7][1]_i_2_n_0\,
      \dataI_reg[7][20]\ => \butterfly_generator[3].butterfly_n_224\,
      \dataI_reg[7][20]_0\ => \dataI[7][20]_i_2_n_0\,
      \dataI_reg[7][21]\ => \dataI[7][21]_i_3_n_0\,
      \dataI_reg[7][22]\ => \dataI[7][22]_i_2_n_0\,
      \dataI_reg[7][23]\ => \butterfly_generator[2].butterfly_n_95\,
      \dataI_reg[7][23]_0\(23 downto 0) => \but2I_out[3]_15\(23 downto 0),
      \dataI_reg[7][23]_1\ => \dataI[7][23]_i_2_n_0\,
      \dataI_reg[7][2]\ => \dataI[7][2]_i_2_n_0\,
      \dataI_reg[7][3]\ => \dataI[7][3]_i_2_n_0\,
      \dataI_reg[7][4]\ => \dataI[7][4]_i_2_n_0\,
      \dataI_reg[7][5]\ => \dataI[7][5]_i_3_n_0\,
      \dataI_reg[7][6]\ => \dataI[7][6]_i_2_n_0\,
      \dataI_reg[7][7]\ => \dataI[7][7]_i_2_n_0\,
      \dataI_reg[7][8]\ => \dataI[7][8]_i_3_n_0\,
      \dataI_reg[7][9]\ => \dataI[7][9]_i_2_n_0\,
      dataQ(146 downto 88) => dataQ(167 downto 109),
      dataQ(87 downto 80) => dataQ(107 downto 100),
      dataQ(79 downto 49) => dataQ(98 downto 68),
      dataQ(48 downto 45) => dataQ(65 downto 62),
      dataQ(44 downto 35) => dataQ(60 downto 51),
      dataQ(34 downto 33) => dataQ(49 downto 48),
      dataQ(32 downto 31) => dataQ(44 downto 43),
      dataQ(30 downto 29) => dataQ(41 downto 40),
      dataQ(28) => dataQ(38),
      dataQ(27 downto 26) => dataQ(35 downto 34),
      dataQ(25) => dataQ(30),
      dataQ(24 downto 0) => dataQ(24 downto 0),
      \dataQ_reg[0][23]\(23) => \butterfly_generator[0].butterfly_n_57\,
      \dataQ_reg[0][23]\(22) => \butterfly_generator[0].butterfly_n_58\,
      \dataQ_reg[0][23]\(21) => \butterfly_generator[0].butterfly_n_59\,
      \dataQ_reg[0][23]\(20) => \butterfly_generator[0].butterfly_n_60\,
      \dataQ_reg[0][23]\(19) => \butterfly_generator[0].butterfly_n_61\,
      \dataQ_reg[0][23]\(18) => \butterfly_generator[0].butterfly_n_62\,
      \dataQ_reg[0][23]\(17) => \butterfly_generator[0].butterfly_n_63\,
      \dataQ_reg[0][23]\(16) => \butterfly_generator[0].butterfly_n_64\,
      \dataQ_reg[0][23]\(15) => \butterfly_generator[0].butterfly_n_65\,
      \dataQ_reg[0][23]\(14) => \butterfly_generator[0].butterfly_n_66\,
      \dataQ_reg[0][23]\(13) => \butterfly_generator[0].butterfly_n_67\,
      \dataQ_reg[0][23]\(12) => \butterfly_generator[0].butterfly_n_68\,
      \dataQ_reg[0][23]\(11) => \butterfly_generator[0].butterfly_n_69\,
      \dataQ_reg[0][23]\(10) => \butterfly_generator[0].butterfly_n_70\,
      \dataQ_reg[0][23]\(9) => \butterfly_generator[0].butterfly_n_71\,
      \dataQ_reg[0][23]\(8) => \butterfly_generator[0].butterfly_n_72\,
      \dataQ_reg[0][23]\(7) => \butterfly_generator[0].butterfly_n_73\,
      \dataQ_reg[0][23]\(6) => \butterfly_generator[0].butterfly_n_74\,
      \dataQ_reg[0][23]\(5) => \butterfly_generator[0].butterfly_n_75\,
      \dataQ_reg[0][23]\(4) => \butterfly_generator[0].butterfly_n_76\,
      \dataQ_reg[0][23]\(3) => \butterfly_generator[0].butterfly_n_77\,
      \dataQ_reg[0][23]\(2) => \butterfly_generator[0].butterfly_n_78\,
      \dataQ_reg[0][23]\(1) => \butterfly_generator[0].butterfly_n_79\,
      \dataQ_reg[0][23]\(0) => \butterfly_generator[0].butterfly_n_80\,
      \dataQ_reg[0][23]_0\(23 downto 0) => \dataQ_reg[0]_18\(23 downto 0),
      \dataQ_reg[1][0]\ => \butterfly_generator[1].butterfly_n_97\,
      \dataQ_reg[1][1]\ => \butterfly_generator[1].butterfly_n_96\,
      \dataQ_reg[1][23]\(23) => \butterfly_generator[0].butterfly_n_81\,
      \dataQ_reg[1][23]\(22) => \butterfly_generator[0].butterfly_n_82\,
      \dataQ_reg[1][23]\(21) => \butterfly_generator[0].butterfly_n_83\,
      \dataQ_reg[1][23]\(20) => \butterfly_generator[0].butterfly_n_84\,
      \dataQ_reg[1][23]\(19) => \butterfly_generator[0].butterfly_n_85\,
      \dataQ_reg[1][23]\(18) => \butterfly_generator[0].butterfly_n_86\,
      \dataQ_reg[1][23]\(17) => \butterfly_generator[0].butterfly_n_87\,
      \dataQ_reg[1][23]\(16) => \butterfly_generator[0].butterfly_n_88\,
      \dataQ_reg[1][23]\(15) => \butterfly_generator[0].butterfly_n_89\,
      \dataQ_reg[1][23]\(14) => \butterfly_generator[0].butterfly_n_90\,
      \dataQ_reg[1][23]\(13) => \butterfly_generator[0].butterfly_n_91\,
      \dataQ_reg[1][23]\(12) => \butterfly_generator[0].butterfly_n_92\,
      \dataQ_reg[1][23]\(11) => \butterfly_generator[0].butterfly_n_93\,
      \dataQ_reg[1][23]\(10) => \butterfly_generator[0].butterfly_n_94\,
      \dataQ_reg[1][23]\(9) => \butterfly_generator[0].butterfly_n_95\,
      \dataQ_reg[1][23]\(8) => \butterfly_generator[0].butterfly_n_96\,
      \dataQ_reg[1][23]\(7) => \butterfly_generator[0].butterfly_n_97\,
      \dataQ_reg[1][23]\(6) => \butterfly_generator[0].butterfly_n_98\,
      \dataQ_reg[1][23]\(5) => \butterfly_generator[0].butterfly_n_99\,
      \dataQ_reg[1][23]\(4) => \butterfly_generator[0].butterfly_n_100\,
      \dataQ_reg[1][23]\(3) => \butterfly_generator[0].butterfly_n_101\,
      \dataQ_reg[1][23]\(2) => \butterfly_generator[0].butterfly_n_102\,
      \dataQ_reg[1][23]\(1) => \butterfly_generator[0].butterfly_n_103\,
      \dataQ_reg[1][23]\(0) => \butterfly_generator[0].butterfly_n_104\,
      \dataQ_reg[1][23]_0\(19 downto 3) => \but2Q_out[1]_8\(23 downto 7),
      \dataQ_reg[1][23]_0\(2) => \but2Q_out[1]_8\(5),
      \dataQ_reg[1][23]_0\(1 downto 0) => \but2Q_out[1]_8\(3 downto 2),
      \dataQ_reg[1][2]\ => \butTwiddleI[0][10]_i_2_n_0\,
      \dataQ_reg[1][4]\ => \butterfly_generator[1].butterfly_n_95\,
      \dataQ_reg[1][6]\ => \butterfly_generator[1].butterfly_n_50\,
      \dataQ_reg[2][0]\ => \dataI[2][22]_i_3_n_0\,
      \dataQ_reg[2][0]_0\ => \butterfly_generator[2].butterfly_n_140\,
      \dataQ_reg[2][10]\ => \butterfly_generator[2].butterfly_n_150\,
      \dataQ_reg[2][11]\ => \butterfly_generator[2].butterfly_n_132\,
      \dataQ_reg[2][12]\ => \butterfly_generator[2].butterfly_n_131\,
      \dataQ_reg[2][13]\ => \butterfly_generator[2].butterfly_n_130\,
      \dataQ_reg[2][14]\ => \butterfly_generator[0].butterfly_n_279\,
      \dataQ_reg[2][15]\ => \butterfly_generator[2].butterfly_n_129\,
      \dataQ_reg[2][16]\ => \butterfly_generator[2].butterfly_n_128\,
      \dataQ_reg[2][17]\ => \butterfly_generator[2].butterfly_n_127\,
      \dataQ_reg[2][18]\ => \butterfly_generator[1].butterfly_n_109\,
      \dataQ_reg[2][18]_0\ => \butterfly_generator[2].butterfly_n_151\,
      \dataQ_reg[2][19]\ => \butterfly_generator[2].butterfly_n_126\,
      \dataQ_reg[2][1]\ => \butterfly_generator[2].butterfly_n_139\,
      \dataQ_reg[2][20]\ => \butterfly_generator[2].butterfly_n_125\,
      \dataQ_reg[2][21]\ => \butterfly_generator[2].butterfly_n_124\,
      \dataQ_reg[2][22]\ => \dataQ[2][22]_i_2_n_0\,
      \dataQ_reg[2][22]_0\ => \butterfly_generator[2].butterfly_n_233\,
      \dataQ_reg[2][23]\(22) => \butterfly_generator[0].butterfly_n_160\,
      \dataQ_reg[2][23]\(21) => \butterfly_generator[0].butterfly_n_161\,
      \dataQ_reg[2][23]\(20) => \butterfly_generator[0].butterfly_n_162\,
      \dataQ_reg[2][23]\(19) => \butterfly_generator[0].butterfly_n_163\,
      \dataQ_reg[2][23]\(18) => \butterfly_generator[0].butterfly_n_164\,
      \dataQ_reg[2][23]\(17) => \butterfly_generator[0].butterfly_n_165\,
      \dataQ_reg[2][23]\(16) => \butterfly_generator[0].butterfly_n_166\,
      \dataQ_reg[2][23]\(15) => \butterfly_generator[0].butterfly_n_167\,
      \dataQ_reg[2][23]\(14) => \butterfly_generator[0].butterfly_n_168\,
      \dataQ_reg[2][23]\(13) => \butterfly_generator[0].butterfly_n_169\,
      \dataQ_reg[2][23]\(12) => \butterfly_generator[0].butterfly_n_170\,
      \dataQ_reg[2][23]\(11) => \butterfly_generator[0].butterfly_n_171\,
      \dataQ_reg[2][23]\(10) => \butterfly_generator[0].butterfly_n_172\,
      \dataQ_reg[2][23]\(9) => \butterfly_generator[0].butterfly_n_173\,
      \dataQ_reg[2][23]\(8) => \butterfly_generator[0].butterfly_n_174\,
      \dataQ_reg[2][23]\(7) => \butterfly_generator[0].butterfly_n_175\,
      \dataQ_reg[2][23]\(6) => \butterfly_generator[0].butterfly_n_176\,
      \dataQ_reg[2][23]\(5) => \butterfly_generator[0].butterfly_n_177\,
      \dataQ_reg[2][23]\(4) => \butterfly_generator[0].butterfly_n_178\,
      \dataQ_reg[2][23]\(3) => \butterfly_generator[0].butterfly_n_179\,
      \dataQ_reg[2][23]\(2) => \butterfly_generator[0].butterfly_n_180\,
      \dataQ_reg[2][23]\(1) => \butterfly_generator[0].butterfly_n_181\,
      \dataQ_reg[2][23]\(0) => \butterfly_generator[0].butterfly_n_182\,
      \dataQ_reg[2][23]_0\ => \butterfly_generator[2].butterfly_n_123\,
      \dataQ_reg[2][2]\ => \butterfly_generator[2].butterfly_n_138\,
      \dataQ_reg[2][3]\ => \butterfly_generator[2].butterfly_n_137\,
      \dataQ_reg[2][4]\ => \butterfly_generator[2].butterfly_n_136\,
      \dataQ_reg[2][5]\ => \butterfly_generator[2].butterfly_n_135\,
      \dataQ_reg[2][6]\ => \butterfly_generator[2].butterfly_n_134\,
      \dataQ_reg[2][7]\ => \dataQ[2][7]_i_2_n_0\,
      \dataQ_reg[2][7]_0\ => \butterfly_generator[2].butterfly_n_231\,
      \dataQ_reg[2][8]\ => \dataQ[2][8]_i_2_n_0\,
      \dataQ_reg[2][8]_0\ => \butterfly_generator[2].butterfly_n_232\,
      \dataQ_reg[2][9]\ => \butterfly_generator[2].butterfly_n_133\,
      \dataQ_reg[3][0]\ => \butterfly_generator[3].butterfly_n_162\,
      \dataQ_reg[3][0]_0\ => \dataI[3][23]_i_3_n_0\,
      \dataQ_reg[3][10]\ => \butterfly_generator[3].butterfly_n_153\,
      \dataQ_reg[3][11]\ => \butterfly_generator[3].butterfly_n_152\,
      \dataQ_reg[3][13]\ => \butterfly_generator[3].butterfly_n_151\,
      \dataQ_reg[3][14]\ => \butterfly_generator[3].butterfly_n_150\,
      \dataQ_reg[3][15]\ => \butterfly_generator[3].butterfly_n_149\,
      \dataQ_reg[3][16]\ => \butterfly_generator[3].butterfly_n_148\,
      \dataQ_reg[3][17]\ => \butterfly_generator[3].butterfly_n_147\,
      \dataQ_reg[3][18]\ => \butterfly_generator[3].butterfly_n_146\,
      \dataQ_reg[3][19]\ => \butterfly_generator[3].butterfly_n_145\,
      \dataQ_reg[3][1]\ => \butterfly_generator[3].butterfly_n_161\,
      \dataQ_reg[3][20]\ => \butterfly_generator[3].butterfly_n_144\,
      \dataQ_reg[3][21]\ => \butterfly_generator[3].butterfly_n_143\,
      \dataQ_reg[3][22]\ => \butterfly_generator[3].butterfly_n_142\,
      \dataQ_reg[3][23]\(21) => \butterfly_generator[0].butterfly_n_138\,
      \dataQ_reg[3][23]\(20) => \butterfly_generator[0].butterfly_n_139\,
      \dataQ_reg[3][23]\(19) => \butterfly_generator[0].butterfly_n_140\,
      \dataQ_reg[3][23]\(18) => \butterfly_generator[0].butterfly_n_141\,
      \dataQ_reg[3][23]\(17) => \butterfly_generator[0].butterfly_n_142\,
      \dataQ_reg[3][23]\(16) => \butterfly_generator[0].butterfly_n_143\,
      \dataQ_reg[3][23]\(15) => \butterfly_generator[0].butterfly_n_144\,
      \dataQ_reg[3][23]\(14) => \butterfly_generator[0].butterfly_n_145\,
      \dataQ_reg[3][23]\(13) => \butterfly_generator[0].butterfly_n_146\,
      \dataQ_reg[3][23]\(12) => \butterfly_generator[0].butterfly_n_147\,
      \dataQ_reg[3][23]\(11) => \butterfly_generator[0].butterfly_n_148\,
      \dataQ_reg[3][23]\(10) => \butterfly_generator[0].butterfly_n_149\,
      \dataQ_reg[3][23]\(9) => \butterfly_generator[0].butterfly_n_150\,
      \dataQ_reg[3][23]\(8) => \butterfly_generator[0].butterfly_n_151\,
      \dataQ_reg[3][23]\(7) => \butterfly_generator[0].butterfly_n_152\,
      \dataQ_reg[3][23]\(6) => \butterfly_generator[0].butterfly_n_153\,
      \dataQ_reg[3][23]\(5) => \butterfly_generator[0].butterfly_n_154\,
      \dataQ_reg[3][23]\(4) => \butterfly_generator[0].butterfly_n_155\,
      \dataQ_reg[3][23]\(3) => \butterfly_generator[0].butterfly_n_156\,
      \dataQ_reg[3][23]\(2) => \butterfly_generator[0].butterfly_n_157\,
      \dataQ_reg[3][23]\(1) => \butterfly_generator[0].butterfly_n_158\,
      \dataQ_reg[3][23]\(0) => \butterfly_generator[0].butterfly_n_159\,
      \dataQ_reg[3][23]_0\ => \butterfly_generator[3].butterfly_n_117\,
      \dataQ_reg[3][2]\ => \butterfly_generator[3].butterfly_n_160\,
      \dataQ_reg[3][4]\ => \butterfly_generator[3].butterfly_n_159\,
      \dataQ_reg[3][5]\ => \butterfly_generator[3].butterfly_n_158\,
      \dataQ_reg[3][6]\ => \butterfly_generator[3].butterfly_n_157\,
      \dataQ_reg[3][7]\ => \butterfly_generator[3].butterfly_n_156\,
      \dataQ_reg[3][8]\ => \butterfly_generator[3].butterfly_n_155\,
      \dataQ_reg[3][9]\ => \butterfly_generator[3].butterfly_n_154\,
      \dataQ_reg[4][0]\ => \dataQ[6][0]_i_3_n_0\,
      \dataQ_reg[4][0]_0\ => \dataQ[4][0]_i_3_n_0\,
      \dataQ_reg[4][10]\ => \dataQ[6][10]_i_3_n_0\,
      \dataQ_reg[4][10]_0\ => \dataQ[4][10]_i_3_n_0\,
      \dataQ_reg[4][11]\ => \dataQ[6][11]_i_3_n_0\,
      \dataQ_reg[4][11]_0\ => \dataQ[4][11]_i_3_n_0\,
      \dataQ_reg[4][12]\ => \dataQ[6][12]_i_3_n_0\,
      \dataQ_reg[4][12]_0\ => \dataQ[4][12]_i_3_n_0\,
      \dataQ_reg[4][13]\ => \dataQ[6][13]_i_3_n_0\,
      \dataQ_reg[4][13]_0\ => \dataQ[4][13]_i_3_n_0\,
      \dataQ_reg[4][14]\ => \dataQ[6][14]_i_3_n_0\,
      \dataQ_reg[4][14]_0\ => \dataQ[4][14]_i_3_n_0\,
      \dataQ_reg[4][15]\ => \dataQ[6][15]_i_3_n_0\,
      \dataQ_reg[4][15]_0\ => \butterfly_generator[1].butterfly_n_174\,
      \dataQ_reg[4][15]_1\ => \dataQ[4][15]_i_3_n_0\,
      \dataQ_reg[4][16]\ => \dataQ[6][16]_i_3_n_0\,
      \dataQ_reg[4][16]_0\ => \dataQ[4][16]_i_3_n_0\,
      \dataQ_reg[4][17]\ => \dataQ[6][17]_i_3_n_0\,
      \dataQ_reg[4][17]_0\ => \dataQ[4][17]_i_3_n_0\,
      \dataQ_reg[4][18]\ => \dataQ[6][18]_i_3_n_0\,
      \dataQ_reg[4][18]_0\ => \dataQ[4][18]_i_3_n_0\,
      \dataQ_reg[4][19]\ => \dataQ[6][19]_i_3_n_0\,
      \dataQ_reg[4][19]_0\ => \dataQ[4][19]_i_3_n_0\,
      \dataQ_reg[4][1]\ => \dataQ[6][1]_i_3_n_0\,
      \dataQ_reg[4][1]_0\ => \dataQ[4][1]_i_3_n_0\,
      \dataQ_reg[4][20]\ => \dataQ[6][20]_i_3_n_0\,
      \dataQ_reg[4][20]_0\ => \dataQ[4][20]_i_3_n_0\,
      \dataQ_reg[4][21]\ => \dataQ[6][21]_i_3_n_0\,
      \dataQ_reg[4][21]_0\ => \dataQ[4][21]_i_3_n_0\,
      \dataQ_reg[4][22]\ => \dataQ[6][22]_i_3_n_0\,
      \dataQ_reg[4][22]_0\ => \dataQ[4][22]_i_3_n_0\,
      \dataQ_reg[4][23]\(23) => \butterfly_generator[0].butterfly_n_342\,
      \dataQ_reg[4][23]\(22) => \butterfly_generator[0].butterfly_n_343\,
      \dataQ_reg[4][23]\(21) => \butterfly_generator[0].butterfly_n_344\,
      \dataQ_reg[4][23]\(20) => \butterfly_generator[0].butterfly_n_345\,
      \dataQ_reg[4][23]\(19) => \butterfly_generator[0].butterfly_n_346\,
      \dataQ_reg[4][23]\(18) => \butterfly_generator[0].butterfly_n_347\,
      \dataQ_reg[4][23]\(17) => \butterfly_generator[0].butterfly_n_348\,
      \dataQ_reg[4][23]\(16) => \butterfly_generator[0].butterfly_n_349\,
      \dataQ_reg[4][23]\(15) => \butterfly_generator[0].butterfly_n_350\,
      \dataQ_reg[4][23]\(14) => \butterfly_generator[0].butterfly_n_351\,
      \dataQ_reg[4][23]\(13) => \butterfly_generator[0].butterfly_n_352\,
      \dataQ_reg[4][23]\(12) => \butterfly_generator[0].butterfly_n_353\,
      \dataQ_reg[4][23]\(11) => \butterfly_generator[0].butterfly_n_354\,
      \dataQ_reg[4][23]\(10) => \butterfly_generator[0].butterfly_n_355\,
      \dataQ_reg[4][23]\(9) => \butterfly_generator[0].butterfly_n_356\,
      \dataQ_reg[4][23]\(8) => \butterfly_generator[0].butterfly_n_357\,
      \dataQ_reg[4][23]\(7) => \butterfly_generator[0].butterfly_n_358\,
      \dataQ_reg[4][23]\(6) => \butterfly_generator[0].butterfly_n_359\,
      \dataQ_reg[4][23]\(5) => \butterfly_generator[0].butterfly_n_360\,
      \dataQ_reg[4][23]\(4) => \butterfly_generator[0].butterfly_n_361\,
      \dataQ_reg[4][23]\(3) => \butterfly_generator[0].butterfly_n_362\,
      \dataQ_reg[4][23]\(2) => \butterfly_generator[0].butterfly_n_363\,
      \dataQ_reg[4][23]\(1) => \butterfly_generator[0].butterfly_n_364\,
      \dataQ_reg[4][23]\(0) => \butterfly_generator[0].butterfly_n_365\,
      \dataQ_reg[4][23]_0\(23) => \butterfly_generator[0].butterfly_n_417\,
      \dataQ_reg[4][23]_0\(22) => \butterfly_generator[0].butterfly_n_418\,
      \dataQ_reg[4][23]_0\(21) => \butterfly_generator[0].butterfly_n_419\,
      \dataQ_reg[4][23]_0\(20) => \butterfly_generator[0].butterfly_n_420\,
      \dataQ_reg[4][23]_0\(19) => \butterfly_generator[0].butterfly_n_421\,
      \dataQ_reg[4][23]_0\(18) => \butterfly_generator[0].butterfly_n_422\,
      \dataQ_reg[4][23]_0\(17) => \butterfly_generator[0].butterfly_n_423\,
      \dataQ_reg[4][23]_0\(16) => \butterfly_generator[0].butterfly_n_424\,
      \dataQ_reg[4][23]_0\(15) => \butterfly_generator[0].butterfly_n_425\,
      \dataQ_reg[4][23]_0\(14) => \butterfly_generator[0].butterfly_n_426\,
      \dataQ_reg[4][23]_0\(13) => \butterfly_generator[0].butterfly_n_427\,
      \dataQ_reg[4][23]_0\(12) => \butterfly_generator[0].butterfly_n_428\,
      \dataQ_reg[4][23]_0\(11) => \butterfly_generator[0].butterfly_n_429\,
      \dataQ_reg[4][23]_0\(10) => \butterfly_generator[0].butterfly_n_430\,
      \dataQ_reg[4][23]_0\(9) => \butterfly_generator[0].butterfly_n_431\,
      \dataQ_reg[4][23]_0\(8) => \butterfly_generator[0].butterfly_n_432\,
      \dataQ_reg[4][23]_0\(7) => \butterfly_generator[0].butterfly_n_433\,
      \dataQ_reg[4][23]_0\(6) => \butterfly_generator[0].butterfly_n_434\,
      \dataQ_reg[4][23]_0\(5) => \butterfly_generator[0].butterfly_n_435\,
      \dataQ_reg[4][23]_0\(4) => \butterfly_generator[0].butterfly_n_436\,
      \dataQ_reg[4][23]_0\(3) => \butterfly_generator[0].butterfly_n_437\,
      \dataQ_reg[4][23]_0\(2) => \butterfly_generator[0].butterfly_n_438\,
      \dataQ_reg[4][23]_0\(1) => \butterfly_generator[0].butterfly_n_439\,
      \dataQ_reg[4][23]_0\(0) => \butterfly_generator[0].butterfly_n_440\,
      \dataQ_reg[4][23]_1\ => \dataQ[6][23]_i_3_n_0\,
      \dataQ_reg[4][23]_2\ => \dataQ[4][23]_i_3_n_0\,
      \dataQ_reg[4][23]_3\(23 downto 0) => \but1Q_out[2]_10\(23 downto 0),
      \dataQ_reg[4][2]\ => \dataQ[6][2]_i_3_n_0\,
      \dataQ_reg[4][2]_0\ => \dataQ[4][2]_i_3_n_0\,
      \dataQ_reg[4][3]\ => \dataQ[4][3]_i_3_n_0\,
      \dataQ_reg[4][3]_0\ => \dataQ[4][3]_i_4_n_0\,
      \dataQ_reg[4][4]\ => \dataQ[6][4]_i_3_n_0\,
      \dataQ_reg[4][4]_0\ => \dataQ[4][4]_i_3_n_0\,
      \dataQ_reg[4][5]\ => \dataQ[6][5]_i_3_n_0\,
      \dataQ_reg[4][5]_0\ => \dataQ[4][5]_i_3_n_0\,
      \dataQ_reg[4][6]\ => \dataQ[6][6]_i_3_n_0\,
      \dataQ_reg[4][6]_0\ => \dataQ[4][6]_i_3_n_0\,
      \dataQ_reg[4][7]\ => \dataQ[6][7]_i_3_n_0\,
      \dataQ_reg[4][7]_0\ => \dataQ[4][7]_i_3_n_0\,
      \dataQ_reg[4][8]\ => \dataQ[6][8]_i_3_n_0\,
      \dataQ_reg[4][8]_0\ => \dataQ[4][8]_i_3_n_0\,
      \dataQ_reg[4][9]\ => \dataQ[6][9]_i_3_n_0\,
      \dataQ_reg[4][9]_0\ => \dataQ[4][9]_i_3_n_0\,
      \dataQ_reg[5][0]\ => \butterfly_generator[1].butterfly_n_108\,
      \dataQ_reg[5][0]_0\ => \butterfly_generator[3].butterfly_n_0\,
      \dataQ_reg[5][0]_1\ => \dataQ[5][0]_i_4_n_0\,
      \dataQ_reg[5][10]\ => \butterfly_generator[0].butterfly_n_283\,
      \dataQ_reg[5][11]\ => \butterfly_generator[3].butterfly_n_171\,
      \dataQ_reg[5][11]_0\ => \dataQ[5][11]_i_3_n_0\,
      \dataQ_reg[5][12]\ => \butterfly_generator[1].butterfly_n_110\,
      \dataQ_reg[5][12]_0\ => \butterfly_generator[3].butterfly_n_21\,
      \dataQ_reg[5][12]_1\ => \dataQ[5][12]_i_4_n_0\,
      \dataQ_reg[5][14]\ => \butterfly_generator[0].butterfly_n_282\,
      \dataQ_reg[5][15]\ => \butterfly_generator[3].butterfly_n_165\,
      \dataQ_reg[5][15]_0\ => \dataQ[5][15]_i_3_n_0\,
      \dataQ_reg[5][16]\ => \butterfly_generator[0].butterfly_n_281\,
      \dataQ_reg[5][17]\ => \butterfly_generator[2].butterfly_n_228\,
      \dataQ_reg[5][1]\ => \butterfly_generator[2].butterfly_n_197\,
      \dataQ_reg[5][20]\(4) => \but1Q_out[3]_14\(20),
      \dataQ_reg[5][20]\(3) => \but1Q_out[3]_14\(17),
      \dataQ_reg[5][20]\(2 downto 1) => \but1Q_out[3]_14\(5 downto 4),
      \dataQ_reg[5][20]\(0) => \but1Q_out[3]_14\(1),
      \dataQ_reg[5][20]_0\ => \butterfly_generator[2].butterfly_n_230\,
      \dataQ_reg[5][21]\ => \butterfly_generator[0].butterfly_n_280\,
      \dataQ_reg[5][22]\ => \butterfly_generator[3].butterfly_n_166\,
      \dataQ_reg[5][22]_0\ => \dataQ[5][22]_i_3_n_0\,
      \dataQ_reg[5][23]\(14) => \butterfly_generator[0].butterfly_n_300\,
      \dataQ_reg[5][23]\(13) => \butterfly_generator[0].butterfly_n_301\,
      \dataQ_reg[5][23]\(12) => \butterfly_generator[0].butterfly_n_302\,
      \dataQ_reg[5][23]\(11) => \butterfly_generator[0].butterfly_n_303\,
      \dataQ_reg[5][23]\(10) => \butterfly_generator[0].butterfly_n_304\,
      \dataQ_reg[5][23]\(9) => \butterfly_generator[0].butterfly_n_305\,
      \dataQ_reg[5][23]\(8) => \butterfly_generator[0].butterfly_n_306\,
      \dataQ_reg[5][23]\(7) => \butterfly_generator[0].butterfly_n_307\,
      \dataQ_reg[5][23]\(6) => \butterfly_generator[0].butterfly_n_308\,
      \dataQ_reg[5][23]\(5) => \butterfly_generator[0].butterfly_n_309\,
      \dataQ_reg[5][23]\(4) => \butterfly_generator[0].butterfly_n_310\,
      \dataQ_reg[5][23]\(3) => \butterfly_generator[0].butterfly_n_311\,
      \dataQ_reg[5][23]\(2) => \butterfly_generator[0].butterfly_n_312\,
      \dataQ_reg[5][23]\(1) => \butterfly_generator[0].butterfly_n_313\,
      \dataQ_reg[5][23]\(0) => \butterfly_generator[0].butterfly_n_314\,
      \dataQ_reg[5][23]_0\ => \butterfly_generator[1].butterfly_n_111\,
      \dataQ_reg[5][23]_1\ => \butterfly_generator[3].butterfly_n_23\,
      \dataQ_reg[5][23]_2\ => \dataQ[5][23]_i_4_n_0\,
      \dataQ_reg[5][3]\ => \butterfly_generator[0].butterfly_n_284\,
      \dataQ_reg[5][4]\ => \butterfly_generator[1].butterfly_n_107\,
      \dataQ_reg[5][5]\ => \butterfly_generator[2].butterfly_n_198\,
      \dataQ_reg[5][6]\ => \butterfly_generator[3].butterfly_n_169\,
      \dataQ_reg[5][6]_0\ => \dataQ[5][6]_i_3_n_0\,
      \dataQ_reg[5][7]\ => \butterfly_generator[3].butterfly_n_163\,
      \dataQ_reg[5][7]_0\ => \dataQ[5][7]_i_3_n_0\,
      \dataQ_reg[5][8]\ => \butterfly_generator[3].butterfly_n_170\,
      \dataQ_reg[5][8]_0\ => \dataQ[5][8]_i_3_n_0\,
      \dataQ_reg[5][9]\ => \butterfly_generator[3].butterfly_n_164\,
      \dataQ_reg[5][9]_0\ => \dataQ[5][9]_i_3_n_0\,
      \dataQ_reg[6][0]\ => \butterfly_generator[2].butterfly_n_149\,
      \dataQ_reg[6][0]_0\ => \dataI[6][23]_i_4_n_0\,
      \dataQ_reg[6][10]\ => \butterfly_generator[2].butterfly_n_147\,
      \dataQ_reg[6][11]\ => \butterfly_generator[2].butterfly_n_146\,
      \dataQ_reg[6][14]\ => \butterfly_generator[2].butterfly_n_145\,
      \dataQ_reg[6][16]\ => \butterfly_generator[2].butterfly_n_144\,
      \dataQ_reg[6][17]\ => \butterfly_generator[2].butterfly_n_143\,
      \dataQ_reg[6][19]\ => \butterfly_generator[2].butterfly_n_142\,
      \dataQ_reg[6][20]\(8) => \butterfly_generator[0].butterfly_n_129\,
      \dataQ_reg[6][20]\(7) => \butterfly_generator[0].butterfly_n_130\,
      \dataQ_reg[6][20]\(6) => \butterfly_generator[0].butterfly_n_131\,
      \dataQ_reg[6][20]\(5) => \butterfly_generator[0].butterfly_n_132\,
      \dataQ_reg[6][20]\(4) => \butterfly_generator[0].butterfly_n_133\,
      \dataQ_reg[6][20]\(3) => \butterfly_generator[0].butterfly_n_134\,
      \dataQ_reg[6][20]\(2) => \butterfly_generator[0].butterfly_n_135\,
      \dataQ_reg[6][20]\(1) => \butterfly_generator[0].butterfly_n_136\,
      \dataQ_reg[6][20]\(0) => \butterfly_generator[0].butterfly_n_137\,
      \dataQ_reg[6][20]_0\ => \butterfly_generator[2].butterfly_n_141\,
      \dataQ_reg[6][6]\ => \butterfly_generator[2].butterfly_n_148\,
      \dataQ_reg[7][0]\ => \dataQ[7][0]_i_2_n_0\,
      \dataQ_reg[7][10]\ => \dataQ[7][10]_i_3_n_0\,
      \dataQ_reg[7][11]\ => \dataQ[7][11]_i_2_n_0\,
      \dataQ_reg[7][12]\ => \dataQ[7][12]_i_2_n_0\,
      \dataQ_reg[7][13]\ => \dataQ[7][13]_i_2_n_0\,
      \dataQ_reg[7][14]\ => \dataQ[7][14]_i_2_n_0\,
      \dataQ_reg[7][15]\ => \dataQ[7][15]_i_2_n_0\,
      \dataQ_reg[7][16]\ => \dataQ[7][16]_i_2_n_0\,
      \dataQ_reg[7][17]\ => \dataQ[7][17]_i_2_n_0\,
      \dataQ_reg[7][18]\ => \dataQ[7][18]_i_3_n_0\,
      \dataQ_reg[7][19]\ => \dataQ[7][19]_i_2_n_0\,
      \dataQ_reg[7][20]\ => \butterfly_generator[3].butterfly_n_199\,
      \dataQ_reg[7][20]_0\ => \dataQ[7][20]_i_2_n_0\,
      \dataQ_reg[7][21]\ => \dataQ[7][21]_i_2_n_0\,
      \dataQ_reg[7][22]\ => \dataQ[7][22]_i_2_n_0\,
      \dataQ_reg[7][22]_0\ => \dataQ[7][22]_i_3_n_0\,
      \dataQ_reg[7][23]\(23) => \butterfly_generator[0].butterfly_n_105\,
      \dataQ_reg[7][23]\(22) => \butterfly_generator[0].butterfly_n_106\,
      \dataQ_reg[7][23]\(21) => \butterfly_generator[0].butterfly_n_107\,
      \dataQ_reg[7][23]\(20) => \butterfly_generator[0].butterfly_n_108\,
      \dataQ_reg[7][23]\(19) => \butterfly_generator[0].butterfly_n_109\,
      \dataQ_reg[7][23]\(18) => \butterfly_generator[0].butterfly_n_110\,
      \dataQ_reg[7][23]\(17) => \butterfly_generator[0].butterfly_n_111\,
      \dataQ_reg[7][23]\(16) => \butterfly_generator[0].butterfly_n_112\,
      \dataQ_reg[7][23]\(15) => \butterfly_generator[0].butterfly_n_113\,
      \dataQ_reg[7][23]\(14) => \butterfly_generator[0].butterfly_n_114\,
      \dataQ_reg[7][23]\(13) => \butterfly_generator[0].butterfly_n_115\,
      \dataQ_reg[7][23]\(12) => \butterfly_generator[0].butterfly_n_116\,
      \dataQ_reg[7][23]\(11) => \butterfly_generator[0].butterfly_n_117\,
      \dataQ_reg[7][23]\(10) => \butterfly_generator[0].butterfly_n_118\,
      \dataQ_reg[7][23]\(9) => \butterfly_generator[0].butterfly_n_119\,
      \dataQ_reg[7][23]\(8) => \butterfly_generator[0].butterfly_n_120\,
      \dataQ_reg[7][23]\(7) => \butterfly_generator[0].butterfly_n_121\,
      \dataQ_reg[7][23]\(6) => \butterfly_generator[0].butterfly_n_122\,
      \dataQ_reg[7][23]\(5) => \butterfly_generator[0].butterfly_n_123\,
      \dataQ_reg[7][23]\(4) => \butterfly_generator[0].butterfly_n_124\,
      \dataQ_reg[7][23]\(3) => \butterfly_generator[0].butterfly_n_125\,
      \dataQ_reg[7][23]\(2) => \butterfly_generator[0].butterfly_n_126\,
      \dataQ_reg[7][23]\(1) => \butterfly_generator[0].butterfly_n_127\,
      \dataQ_reg[7][23]\(0) => \butterfly_generator[0].butterfly_n_128\,
      \dataQ_reg[7][23]_0\ => \dataQ[7][23]_i_3_n_0\,
      \dataQ_reg[7][2]\ => \dataQ[7][2]_i_3_n_0\,
      \dataQ_reg[7][3]\ => \dataQ[7][3]_i_2_n_0\,
      \dataQ_reg[7][4]\ => \dataQ[7][4]_i_2_n_0\,
      \dataQ_reg[7][5]\ => \dataQ[7][5]_i_2_n_0\,
      \dataQ_reg[7][6]\ => \dataQ[7][6]_i_2_n_0\,
      \dataQ_reg[7][7]\ => \dataQ[7][7]_i_2_n_0\,
      \dataQ_reg[7][8]\ => \dataQ[7][8]_i_2_n_0\,
      \dataQ_reg[7][9]\ => \dataQ[7][9]_i_2_n_0\,
      lastStartState => \^laststartstate\,
      lastStartState_0 => lastStartState_0,
      lastStartState_reg_0 => \^butterflystarted\,
      last_data_en_state_reg => \butterfly_generator[0].butterfly_n_237\,
      last_data_en_state_reg_0(1) => \butterfly_generator[0].butterfly_n_316\,
      last_data_en_state_reg_0(0) => \butterfly_generator[0].butterfly_n_317\,
      last_data_en_state_reg_1 => \butterfly_generator[0].butterfly_n_367\,
      \mul1I_reg[23]_0\(23) => \but2Q_reg_n_0_[0][23]\,
      \mul1I_reg[23]_0\(22) => \but2Q_reg_n_0_[0][22]\,
      \mul1I_reg[23]_0\(21) => \but2Q_reg_n_0_[0][21]\,
      \mul1I_reg[23]_0\(20) => \but2Q_reg_n_0_[0][20]\,
      \mul1I_reg[23]_0\(19) => \but2Q_reg_n_0_[0][19]\,
      \mul1I_reg[23]_0\(18) => \but2Q_reg_n_0_[0][18]\,
      \mul1I_reg[23]_0\(17) => \but2Q_reg_n_0_[0][17]\,
      \mul1I_reg[23]_0\(16) => \but2Q_reg_n_0_[0][16]\,
      \mul1I_reg[23]_0\(15) => \but2Q_reg_n_0_[0][15]\,
      \mul1I_reg[23]_0\(14) => \but2Q_reg_n_0_[0][14]\,
      \mul1I_reg[23]_0\(13) => \but2Q_reg_n_0_[0][13]\,
      \mul1I_reg[23]_0\(12) => \but2Q_reg_n_0_[0][12]\,
      \mul1I_reg[23]_0\(11) => \but2Q_reg_n_0_[0][11]\,
      \mul1I_reg[23]_0\(10) => \but2Q_reg_n_0_[0][10]\,
      \mul1I_reg[23]_0\(9) => \but2Q_reg_n_0_[0][9]\,
      \mul1I_reg[23]_0\(8) => \but2Q_reg_n_0_[0][8]\,
      \mul1I_reg[23]_0\(7) => \but2Q_reg_n_0_[0][7]\,
      \mul1I_reg[23]_0\(6) => \but2Q_reg_n_0_[0][6]\,
      \mul1I_reg[23]_0\(5) => \but2Q_reg_n_0_[0][5]\,
      \mul1I_reg[23]_0\(4) => \but2Q_reg_n_0_[0][4]\,
      \mul1I_reg[23]_0\(3) => \but2Q_reg_n_0_[0][3]\,
      \mul1I_reg[23]_0\(2) => \but2Q_reg_n_0_[0][2]\,
      \mul1I_reg[23]_0\(1) => \but2Q_reg_n_0_[0][1]\,
      \mul1I_reg[23]_0\(0) => \but2Q_reg_n_0_[0][0]\,
      \mul1R_reg[23]_0\(23) => \but2I_reg_n_0_[0][23]\,
      \mul1R_reg[23]_0\(22) => \but2I_reg_n_0_[0][22]\,
      \mul1R_reg[23]_0\(21) => \but2I_reg_n_0_[0][21]\,
      \mul1R_reg[23]_0\(20) => \but2I_reg_n_0_[0][20]\,
      \mul1R_reg[23]_0\(19) => \but2I_reg_n_0_[0][19]\,
      \mul1R_reg[23]_0\(18) => \but2I_reg_n_0_[0][18]\,
      \mul1R_reg[23]_0\(17) => \but2I_reg_n_0_[0][17]\,
      \mul1R_reg[23]_0\(16) => \but2I_reg_n_0_[0][16]\,
      \mul1R_reg[23]_0\(15) => \but2I_reg_n_0_[0][15]\,
      \mul1R_reg[23]_0\(14) => \but2I_reg_n_0_[0][14]\,
      \mul1R_reg[23]_0\(13) => \but2I_reg_n_0_[0][13]\,
      \mul1R_reg[23]_0\(12) => \but2I_reg_n_0_[0][12]\,
      \mul1R_reg[23]_0\(11) => \but2I_reg_n_0_[0][11]\,
      \mul1R_reg[23]_0\(10) => \but2I_reg_n_0_[0][10]\,
      \mul1R_reg[23]_0\(9) => \but2I_reg_n_0_[0][9]\,
      \mul1R_reg[23]_0\(8) => \but2I_reg_n_0_[0][8]\,
      \mul1R_reg[23]_0\(7) => \but2I_reg_n_0_[0][7]\,
      \mul1R_reg[23]_0\(6) => \but2I_reg_n_0_[0][6]\,
      \mul1R_reg[23]_0\(5) => \but2I_reg_n_0_[0][5]\,
      \mul1R_reg[23]_0\(4) => \but2I_reg_n_0_[0][4]\,
      \mul1R_reg[23]_0\(3) => \but2I_reg_n_0_[0][3]\,
      \mul1R_reg[23]_0\(2) => \but2I_reg_n_0_[0][2]\,
      \mul1R_reg[23]_0\(1) => \but2I_reg_n_0_[0][1]\,
      \mul1R_reg[23]_0\(0) => \but2I_reg_n_0_[0][0]\,
      \mul2R_reg[22]_0\(2) => \butTwiddleI_reg_n_0_[0][23]\,
      \mul2R_reg[22]_0\(1) => \butTwiddleI_reg_n_0_[0][10]\,
      \mul2R_reg[22]_0\(0) => \butTwiddleI_reg_n_0_[0][9]\,
      \outIdx_reg[3]\ => \outIdx[3]_i_4_n_0\,
      \outIdx_reg[3]_0\ => \outIdx[3]_i_5_n_0\,
      \partialFftSizeBit__0\(7 downto 0) => \partialFftSizeBit__0\(7 downto 0),
      \partialFftSizeBit_reg[0]\ => \butterfly_generator[0].butterfly_n_3\,
      \partialFftSizeBit_reg[0]_0\ => \butterfly_generator[0].butterfly_n_416\,
      \partialFftSizeBit_reg[0]_1\ => \butterfly_generator[0].butterfly_n_441\,
      \partialFftSizeBit_reg[0]_2\ => \idx[2]_i_4_n_0\,
      \partialFftSizeBit_reg[0]_3\ => \idx[2]_i_5_n_0\,
      \partialFftSizeBit_reg[1]\ => \^last_data_en_state_reg_0\,
      \partialFftSizeBit_reg[1]_0\(0) => \partialFftSizeBit_reg[1]_0\(0),
      \partialFftSizeBit_reg[3]\ => \butterfly_generator[0].butterfly_n_4\,
      \partialFftSizeBit_reg[6]\ => \^partialfftsizebit_reg[6]_0\,
      ready => ready,
      ready01_out => ready01_out,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \state_reg[0]\(0) => Q(0),
      \state_reg[0]_0\ => \state[1]_i_4_n_0\,
      \state_reg[0]_1\(0) => \data_out_R[23]_i_1_n_0\,
      \state_reg[0]_2\ => \idx[2]_i_3_n_0\,
      \tempI_reg[23]_0\(23) => \but1Q_reg_n_0_[0][23]\,
      \tempI_reg[23]_0\(22) => \but1Q_reg_n_0_[0][22]\,
      \tempI_reg[23]_0\(21) => \but1Q_reg_n_0_[0][21]\,
      \tempI_reg[23]_0\(20) => \but1Q_reg_n_0_[0][20]\,
      \tempI_reg[23]_0\(19) => \but1Q_reg_n_0_[0][19]\,
      \tempI_reg[23]_0\(18) => \but1Q_reg_n_0_[0][18]\,
      \tempI_reg[23]_0\(17) => \but1Q_reg_n_0_[0][17]\,
      \tempI_reg[23]_0\(16) => \but1Q_reg_n_0_[0][16]\,
      \tempI_reg[23]_0\(15) => \but1Q_reg_n_0_[0][15]\,
      \tempI_reg[23]_0\(14) => \but1Q_reg_n_0_[0][14]\,
      \tempI_reg[23]_0\(13) => \but1Q_reg_n_0_[0][13]\,
      \tempI_reg[23]_0\(12) => \but1Q_reg_n_0_[0][12]\,
      \tempI_reg[23]_0\(11) => \but1Q_reg_n_0_[0][11]\,
      \tempI_reg[23]_0\(10) => \but1Q_reg_n_0_[0][10]\,
      \tempI_reg[23]_0\(9) => \but1Q_reg_n_0_[0][9]\,
      \tempI_reg[23]_0\(8) => \but1Q_reg_n_0_[0][8]\,
      \tempI_reg[23]_0\(7) => \but1Q_reg_n_0_[0][7]\,
      \tempI_reg[23]_0\(6) => \but1Q_reg_n_0_[0][6]\,
      \tempI_reg[23]_0\(5) => \but1Q_reg_n_0_[0][5]\,
      \tempI_reg[23]_0\(4) => \but1Q_reg_n_0_[0][4]\,
      \tempI_reg[23]_0\(3) => \but1Q_reg_n_0_[0][3]\,
      \tempI_reg[23]_0\(2) => \but1Q_reg_n_0_[0][2]\,
      \tempI_reg[23]_0\(1) => \but1Q_reg_n_0_[0][1]\,
      \tempI_reg[23]_0\(0) => \but1Q_reg_n_0_[0][0]\,
      \tempR_reg[23]_0\(23) => \but1I_reg_n_0_[0][23]\,
      \tempR_reg[23]_0\(22) => \but1I_reg_n_0_[0][22]\,
      \tempR_reg[23]_0\(21) => \but1I_reg_n_0_[0][21]\,
      \tempR_reg[23]_0\(20) => \but1I_reg_n_0_[0][20]\,
      \tempR_reg[23]_0\(19) => \but1I_reg_n_0_[0][19]\,
      \tempR_reg[23]_0\(18) => \but1I_reg_n_0_[0][18]\,
      \tempR_reg[23]_0\(17) => \but1I_reg_n_0_[0][17]\,
      \tempR_reg[23]_0\(16) => \but1I_reg_n_0_[0][16]\,
      \tempR_reg[23]_0\(15) => \but1I_reg_n_0_[0][15]\,
      \tempR_reg[23]_0\(14) => \but1I_reg_n_0_[0][14]\,
      \tempR_reg[23]_0\(13) => \but1I_reg_n_0_[0][13]\,
      \tempR_reg[23]_0\(12) => \but1I_reg_n_0_[0][12]\,
      \tempR_reg[23]_0\(11) => \but1I_reg_n_0_[0][11]\,
      \tempR_reg[23]_0\(10) => \but1I_reg_n_0_[0][10]\,
      \tempR_reg[23]_0\(9) => \but1I_reg_n_0_[0][9]\,
      \tempR_reg[23]_0\(8) => \but1I_reg_n_0_[0][8]\,
      \tempR_reg[23]_0\(7) => \but1I_reg_n_0_[0][7]\,
      \tempR_reg[23]_0\(6) => \but1I_reg_n_0_[0][6]\,
      \tempR_reg[23]_0\(5) => \but1I_reg_n_0_[0][5]\,
      \tempR_reg[23]_0\(4) => \but1I_reg_n_0_[0][4]\,
      \tempR_reg[23]_0\(3) => \but1I_reg_n_0_[0][3]\,
      \tempR_reg[23]_0\(2) => \but1I_reg_n_0_[0][2]\,
      \tempR_reg[23]_0\(1) => \but1I_reg_n_0_[0][1]\,
      \tempR_reg[23]_0\(0) => \but1I_reg_n_0_[0][0]\,
      topI_out(19 downto 3) => \but1Q_out[1]_6\(23 downto 7),
      topI_out(2) => \but1Q_out[1]_6\(5),
      topI_out(1 downto 0) => \but1Q_out[1]_6\(3 downto 2),
      topR_out(17) => \but1I_out[1]_5\(23),
      topR_out(16 downto 12) => \but1I_out[1]_5\(21 downto 17),
      topR_out(11 downto 7) => \but1I_out[1]_5\(15 downto 11),
      topR_out(6 downto 4) => \but1I_out[1]_5\(7 downto 5),
      topR_out(3 downto 0) => \but1I_out[1]_5\(3 downto 0),
      \topR_out_reg[23]_0\(21) => \butterfly_generator[0].butterfly_n_215\,
      \topR_out_reg[23]_0\(20) => \butterfly_generator[0].butterfly_n_216\,
      \topR_out_reg[23]_0\(19) => \butterfly_generator[0].butterfly_n_217\,
      \topR_out_reg[23]_0\(18) => \butterfly_generator[0].butterfly_n_218\,
      \topR_out_reg[23]_0\(17) => \butterfly_generator[0].butterfly_n_219\,
      \topR_out_reg[23]_0\(16) => \butterfly_generator[0].butterfly_n_220\,
      \topR_out_reg[23]_0\(15) => \butterfly_generator[0].butterfly_n_221\,
      \topR_out_reg[23]_0\(14) => \butterfly_generator[0].butterfly_n_222\,
      \topR_out_reg[23]_0\(13) => \butterfly_generator[0].butterfly_n_223\,
      \topR_out_reg[23]_0\(12) => \butterfly_generator[0].butterfly_n_224\,
      \topR_out_reg[23]_0\(11) => \butterfly_generator[0].butterfly_n_225\,
      \topR_out_reg[23]_0\(10) => \butterfly_generator[0].butterfly_n_226\,
      \topR_out_reg[23]_0\(9) => \butterfly_generator[0].butterfly_n_227\,
      \topR_out_reg[23]_0\(8) => \butterfly_generator[0].butterfly_n_228\,
      \topR_out_reg[23]_0\(7) => \butterfly_generator[0].butterfly_n_229\,
      \topR_out_reg[23]_0\(6) => \butterfly_generator[0].butterfly_n_230\,
      \topR_out_reg[23]_0\(5) => \butterfly_generator[0].butterfly_n_231\,
      \topR_out_reg[23]_0\(4) => \butterfly_generator[0].butterfly_n_232\,
      \topR_out_reg[23]_0\(3) => \butterfly_generator[0].butterfly_n_233\,
      \topR_out_reg[23]_0\(2) => \butterfly_generator[0].butterfly_n_234\,
      \topR_out_reg[23]_0\(1) => \butterfly_generator[0].butterfly_n_235\,
      \topR_out_reg[23]_0\(0) => \butterfly_generator[0].butterfly_n_236\,
      twiddleI(1) => \butTwiddleQ_reg_n_0_[0][23]\,
      twiddleI(0) => \butTwiddleQ_reg_n_0_[0][8]\
    );
\butterfly_generator[1].butterfly\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly_0
     port map (
      A(1) => \butterfly_generator[1].butterfly_n_98\,
      A(0) => \^a\(0),
      CEA1 => \butterfly_generator[1].butterfly_n_106\,
      D(0) => \butterfly_generator[1].butterfly_n_101\,
      Q(23 downto 0) => \but2I_out[1]_7\(23 downto 0),
      S(2) => \butterfly_generator[2].butterfly_n_1\,
      S(1) => \butterfly_generator[2].butterfly_n_2\,
      S(0) => \butterfly_generator[2].butterfly_n_3\,
      bottomI_out(4) => \but2Q_out[2]_12\(23),
      bottomI_out(3) => \but2Q_out[2]_12\(18),
      bottomI_out(2) => \but2Q_out[2]_12\(12),
      bottomI_out(1) => \but2Q_out[2]_12\(4),
      bottomI_out(0) => \but2Q_out[2]_12\(0),
      \bottomI_out_reg[0]_0\ => \butterfly_generator[1].butterfly_n_97\,
      \bottomI_out_reg[0]_1\ => \butterfly_generator[1].butterfly_n_108\,
      \bottomI_out_reg[12]_0\ => \butterfly_generator[1].butterfly_n_110\,
      \bottomI_out_reg[1]_0\ => \butterfly_generator[1].butterfly_n_96\,
      \bottomI_out_reg[23]_0\(23 downto 0) => \but2Q_out[1]_8\(23 downto 0),
      \bottomI_out_reg[23]_1\ => \butterfly_generator[1].butterfly_n_111\,
      \bottomI_out_reg[4]_0\ => \butterfly_generator[1].butterfly_n_95\,
      \bottomI_out_reg[4]_1\ => \butterfly_generator[1].butterfly_n_107\,
      \bottomI_out_reg[6]_0\ => \butterfly_generator[1].butterfly_n_50\,
      bottomR_out(7) => \but2I_out[2]_11\(17),
      bottomR_out(6) => \but2I_out[2]_11\(15),
      bottomR_out(5) => \but2I_out[2]_11\(10),
      bottomR_out(4) => \but2I_out[2]_11\(7),
      bottomR_out(3 downto 1) => \but2I_out[2]_11\(5 downto 3),
      bottomR_out(0) => \but2I_out[2]_11\(0),
      \bottomR_out_reg[10]_0\ => \butterfly_generator[1].butterfly_n_46\,
      \bottomR_out_reg[10]_1\ => \butterfly_generator[1].butterfly_n_133\,
      \bottomR_out_reg[16]_0\ => \butterfly_generator[1].butterfly_n_45\,
      \bottomR_out_reg[17]_0\ => \butterfly_generator[1].butterfly_n_134\,
      \bottomR_out_reg[22]_0\ => \butterfly_generator[1].butterfly_n_0\,
      \bottomR_out_reg[3]_0\ => \butterfly_generator[1].butterfly_n_130\,
      \bottomR_out_reg[4]_0\ => \butterfly_generator[1].butterfly_n_49\,
      \bottomR_out_reg[4]_1\ => \butterfly_generator[1].butterfly_n_131\,
      \bottomR_out_reg[5]_0\ => \butterfly_generator[1].butterfly_n_132\,
      \bottomR_out_reg[8]_0\ => \butterfly_generator[1].butterfly_n_48\,
      \bottomR_out_reg[9]_0\ => \butterfly_generator[1].butterfly_n_47\,
      \butTwiddleQ_reg[1][23]\ => \butterfly_generator[0].butterfly_n_3\,
      \butTwiddleQ_reg[1][8]\ => \butterfly_generator[0].butterfly_n_4\,
      \butTwiddleQ_reg[2][8]\ => \^butterflystarted\,
      \butTwiddleQ_reg[2][8]_0\(1) => state(1),
      \butTwiddleQ_reg[2][8]_0\(0) => \^state_reg[0]_0\(0),
      dataI(81 downto 58) => dataI(167 downto 144),
      dataI(57) => dataI(142),
      dataI(56) => dataI(138),
      dataI(55 downto 51) => dataI(130 downto 126),
      dataI(50) => dataI(124),
      dataI(49) => dataI(122),
      dataI(48 downto 24) => dataI(120 downto 96),
      dataI(23 downto 0) => dataI(71 downto 48),
      \dataI[2][15]_i_3\ => \butterfly_generator[0].butterfly_n_416\,
      \dataI[2][22]_i_2\ => \idx[2]_i_4_n_0\,
      \dataI_reg[1][22]\ => \butterfly_generator[2].butterfly_n_95\,
      \dataI_reg[1][22]_0\(15) => \but2I_out[0]_3\(22),
      \dataI_reg[1][22]_0\(14 downto 11) => \but2I_out[0]_3\(18 downto 15),
      \dataI_reg[1][22]_0\(10) => \but2I_out[0]_3\(12),
      \dataI_reg[1][22]_0\(9 downto 5) => \but2I_out[0]_3\(10 downto 6),
      \dataI_reg[1][22]_0\(4 downto 0) => \but2I_out[0]_3\(4 downto 0),
      \dataI_reg[1][22]_1\ => \butTwiddleI[0][10]_i_2_n_0\,
      \dataI_reg[5][0]\ => \butterfly_generator[3].butterfly_n_24\,
      \dataI_reg[5][0]_0\ => \dataI[5][0]_i_4_n_0\,
      \dataI_reg[5][10]\ => \dataI[5][10]_i_4_n_0\,
      \dataI_reg[5][15]\(2) => \butterfly_generator[1].butterfly_n_103\,
      \dataI_reg[5][15]\(1) => \butterfly_generator[1].butterfly_n_104\,
      \dataI_reg[5][15]\(0) => \butterfly_generator[1].butterfly_n_105\,
      \dataI_reg[5][15]_0\ => \butterfly_generator[3].butterfly_n_51\,
      \dataI_reg[5][15]_1\ => \dataI[5][15]_i_4_n_0\,
      \dataI_reg[5][17]\ => \dataI[5][17]_i_4_n_0\,
      \dataI_reg[5][23]\(23) => \butterfly_generator[1].butterfly_n_175\,
      \dataI_reg[5][23]\(22) => \butterfly_generator[1].butterfly_n_176\,
      \dataI_reg[5][23]\(21) => \butterfly_generator[1].butterfly_n_177\,
      \dataI_reg[5][23]\(20) => \butterfly_generator[1].butterfly_n_178\,
      \dataI_reg[5][23]\(19) => \butterfly_generator[1].butterfly_n_179\,
      \dataI_reg[5][23]\(18) => \butterfly_generator[1].butterfly_n_180\,
      \dataI_reg[5][23]\(17) => \butterfly_generator[1].butterfly_n_181\,
      \dataI_reg[5][23]\(16) => \butterfly_generator[1].butterfly_n_182\,
      \dataI_reg[5][23]\(15) => \butterfly_generator[1].butterfly_n_183\,
      \dataI_reg[5][23]\(14) => \butterfly_generator[1].butterfly_n_184\,
      \dataI_reg[5][23]\(13) => \butterfly_generator[1].butterfly_n_185\,
      \dataI_reg[5][23]\(12) => \butterfly_generator[1].butterfly_n_186\,
      \dataI_reg[5][23]\(11) => \butterfly_generator[1].butterfly_n_187\,
      \dataI_reg[5][23]\(10) => \butterfly_generator[1].butterfly_n_188\,
      \dataI_reg[5][23]\(9) => \butterfly_generator[1].butterfly_n_189\,
      \dataI_reg[5][23]\(8) => \butterfly_generator[1].butterfly_n_190\,
      \dataI_reg[5][23]\(7) => \butterfly_generator[1].butterfly_n_191\,
      \dataI_reg[5][23]\(6) => \butterfly_generator[1].butterfly_n_192\,
      \dataI_reg[5][23]\(5) => \butterfly_generator[1].butterfly_n_193\,
      \dataI_reg[5][23]\(4) => \butterfly_generator[1].butterfly_n_194\,
      \dataI_reg[5][23]\(3) => \butterfly_generator[1].butterfly_n_195\,
      \dataI_reg[5][23]\(2) => \butterfly_generator[1].butterfly_n_196\,
      \dataI_reg[5][23]\(1) => \butterfly_generator[1].butterfly_n_197\,
      \dataI_reg[5][23]\(0) => \butterfly_generator[1].butterfly_n_198\,
      \dataI_reg[5][3]\ => \dataI[5][3]_i_4_n_0\,
      \dataI_reg[5][4]\ => \dataI[5][4]_i_4_n_0\,
      \dataI_reg[5][5]\ => \dataI[5][5]_i_4_n_0\,
      \dataI_reg[5][7]\ => \butterfly_generator[3].butterfly_n_49\,
      \dataI_reg[5][7]_0\ => \dataI[5][7]_i_4_n_0\,
      dataQ(86 downto 62) => dataQ(167 downto 143),
      dataQ(61 downto 60) => dataQ(141 downto 140),
      dataQ(59 downto 58) => dataQ(136 downto 135),
      dataQ(57) => dataQ(133),
      dataQ(56) => dataQ(131),
      dataQ(55) => dataQ(129),
      dataQ(54 downto 24) => dataQ(126 downto 96),
      dataQ(23 downto 0) => dataQ(71 downto 48),
      \dataQ[2][23]_i_2\(17 downto 14) => \but2Q_out[0]_4\(23 downto 20),
      \dataQ[2][23]_i_2\(13 downto 12) => \but2Q_out[0]_4\(16 downto 15),
      \dataQ[2][23]_i_2\(11) => \but2Q_out[0]_4\(13),
      \dataQ[2][23]_i_2\(10) => \but2Q_out[0]_4\(11),
      \dataQ[2][23]_i_2\(9 downto 0) => \but2Q_out[0]_4\(9 downto 0),
      \dataQ_reg[1][6]\ => \dataQ[7][22]_i_2_n_0\,
      \dataQ_reg[5][0]\ => \dataQ[5][0]_i_4_n_0\,
      \dataQ_reg[5][12]\ => \dataQ[5][12]_i_4_n_0\,
      \dataQ_reg[5][18]\ => \butterfly_generator[0].butterfly_n_2\,
      \dataQ_reg[5][18]_0\ => \butterfly_generator[3].butterfly_n_22\,
      \dataQ_reg[5][18]_1\ => \dataQ[5][18]_i_4_n_0\,
      \dataQ_reg[5][23]\(23) => \butterfly_generator[1].butterfly_n_149\,
      \dataQ_reg[5][23]\(22) => \butterfly_generator[1].butterfly_n_150\,
      \dataQ_reg[5][23]\(21) => \butterfly_generator[1].butterfly_n_151\,
      \dataQ_reg[5][23]\(20) => \butterfly_generator[1].butterfly_n_152\,
      \dataQ_reg[5][23]\(19) => \butterfly_generator[1].butterfly_n_153\,
      \dataQ_reg[5][23]\(18) => \butterfly_generator[1].butterfly_n_154\,
      \dataQ_reg[5][23]\(17) => \butterfly_generator[1].butterfly_n_155\,
      \dataQ_reg[5][23]\(16) => \butterfly_generator[1].butterfly_n_156\,
      \dataQ_reg[5][23]\(15) => \butterfly_generator[1].butterfly_n_157\,
      \dataQ_reg[5][23]\(14) => \butterfly_generator[1].butterfly_n_158\,
      \dataQ_reg[5][23]\(13) => \butterfly_generator[1].butterfly_n_159\,
      \dataQ_reg[5][23]\(12) => \butterfly_generator[1].butterfly_n_160\,
      \dataQ_reg[5][23]\(11) => \butterfly_generator[1].butterfly_n_161\,
      \dataQ_reg[5][23]\(10) => \butterfly_generator[1].butterfly_n_162\,
      \dataQ_reg[5][23]\(9) => \butterfly_generator[1].butterfly_n_163\,
      \dataQ_reg[5][23]\(8) => \butterfly_generator[1].butterfly_n_164\,
      \dataQ_reg[5][23]\(7) => \butterfly_generator[1].butterfly_n_165\,
      \dataQ_reg[5][23]\(6) => \butterfly_generator[1].butterfly_n_166\,
      \dataQ_reg[5][23]\(5) => \butterfly_generator[1].butterfly_n_167\,
      \dataQ_reg[5][23]\(4) => \butterfly_generator[1].butterfly_n_168\,
      \dataQ_reg[5][23]\(3) => \butterfly_generator[1].butterfly_n_169\,
      \dataQ_reg[5][23]\(2) => \butterfly_generator[1].butterfly_n_170\,
      \dataQ_reg[5][23]\(1) => \butterfly_generator[1].butterfly_n_171\,
      \dataQ_reg[5][23]\(0) => \butterfly_generator[1].butterfly_n_172\,
      \dataQ_reg[5][23]_0\ => \dataQ[5][23]_i_4_n_0\,
      \dataQ_reg[5][4]\ => \dataQ[5][4]_i_4_n_0\,
      \mul1I_reg[23]_0\(23) => \but2Q_reg_n_0_[1][23]\,
      \mul1I_reg[23]_0\(22) => \but2Q_reg_n_0_[1][22]\,
      \mul1I_reg[23]_0\(21) => \but2Q_reg_n_0_[1][21]\,
      \mul1I_reg[23]_0\(20) => \but2Q_reg_n_0_[1][20]\,
      \mul1I_reg[23]_0\(19) => \but2Q_reg_n_0_[1][19]\,
      \mul1I_reg[23]_0\(18) => \but2Q_reg_n_0_[1][18]\,
      \mul1I_reg[23]_0\(17) => \but2Q_reg_n_0_[1][17]\,
      \mul1I_reg[23]_0\(16) => \but2Q_reg_n_0_[1][16]\,
      \mul1I_reg[23]_0\(15) => \but2Q_reg_n_0_[1][15]\,
      \mul1I_reg[23]_0\(14) => \but2Q_reg_n_0_[1][14]\,
      \mul1I_reg[23]_0\(13) => \but2Q_reg_n_0_[1][13]\,
      \mul1I_reg[23]_0\(12) => \but2Q_reg_n_0_[1][12]\,
      \mul1I_reg[23]_0\(11) => \but2Q_reg_n_0_[1][11]\,
      \mul1I_reg[23]_0\(10) => \but2Q_reg_n_0_[1][10]\,
      \mul1I_reg[23]_0\(9) => \but2Q_reg_n_0_[1][9]\,
      \mul1I_reg[23]_0\(8) => \but2Q_reg_n_0_[1][8]\,
      \mul1I_reg[23]_0\(7) => \but2Q_reg_n_0_[1][7]\,
      \mul1I_reg[23]_0\(6) => \but2Q_reg_n_0_[1][6]\,
      \mul1I_reg[23]_0\(5) => \but2Q_reg_n_0_[1][5]\,
      \mul1I_reg[23]_0\(4) => \but2Q_reg_n_0_[1][4]\,
      \mul1I_reg[23]_0\(3) => \but2Q_reg_n_0_[1][3]\,
      \mul1I_reg[23]_0\(2) => \but2Q_reg_n_0_[1][2]\,
      \mul1I_reg[23]_0\(1) => \but2Q_reg_n_0_[1][1]\,
      \mul1I_reg[23]_0\(0) => \but2Q_reg_n_0_[1][0]\,
      \mul1R_reg[23]_0\(23) => \but2I_reg_n_0_[1][23]\,
      \mul1R_reg[23]_0\(22) => \but2I_reg_n_0_[1][22]\,
      \mul1R_reg[23]_0\(21) => \but2I_reg_n_0_[1][21]\,
      \mul1R_reg[23]_0\(20) => \but2I_reg_n_0_[1][20]\,
      \mul1R_reg[23]_0\(19) => \but2I_reg_n_0_[1][19]\,
      \mul1R_reg[23]_0\(18) => \but2I_reg_n_0_[1][18]\,
      \mul1R_reg[23]_0\(17) => \but2I_reg_n_0_[1][17]\,
      \mul1R_reg[23]_0\(16) => \but2I_reg_n_0_[1][16]\,
      \mul1R_reg[23]_0\(15) => \but2I_reg_n_0_[1][15]\,
      \mul1R_reg[23]_0\(14) => \but2I_reg_n_0_[1][14]\,
      \mul1R_reg[23]_0\(13) => \but2I_reg_n_0_[1][13]\,
      \mul1R_reg[23]_0\(12) => \but2I_reg_n_0_[1][12]\,
      \mul1R_reg[23]_0\(11) => \but2I_reg_n_0_[1][11]\,
      \mul1R_reg[23]_0\(10) => \but2I_reg_n_0_[1][10]\,
      \mul1R_reg[23]_0\(9) => \but2I_reg_n_0_[1][9]\,
      \mul1R_reg[23]_0\(8) => \but2I_reg_n_0_[1][8]\,
      \mul1R_reg[23]_0\(7) => \but2I_reg_n_0_[1][7]\,
      \mul1R_reg[23]_0\(6) => \but2I_reg_n_0_[1][6]\,
      \mul1R_reg[23]_0\(5) => \but2I_reg_n_0_[1][5]\,
      \mul1R_reg[23]_0\(4) => \but2I_reg_n_0_[1][4]\,
      \mul1R_reg[23]_0\(3) => \but2I_reg_n_0_[1][3]\,
      \mul1R_reg[23]_0\(2) => \but2I_reg_n_0_[1][2]\,
      \mul1R_reg[23]_0\(1) => \but2I_reg_n_0_[1][1]\,
      \mul1R_reg[23]_0\(0) => \but2I_reg_n_0_[1][0]\,
      mul2I(0) => mul2I(22),
      \mul2I_reg[22]_0\ => \butTwiddleQ_reg_n_0_[1][23]\,
      \mul2R_reg[22]_0\(0) => mul2R(22),
      \mul2R_reg[22]_1\(2) => \butTwiddleI_reg_n_0_[1][23]\,
      \mul2R_reg[22]_1\(1) => \butTwiddleI_reg_n_0_[1][10]\,
      \mul2R_reg[22]_1\(0) => \butTwiddleI_reg_n_0_[1][9]\,
      \partialFftSizeBit__0\(1 downto 0) => \partialFftSizeBit__0\(1 downto 0),
      \partialFftSizeBit_reg[0]\ => \butterfly_generator[1].butterfly_n_109\,
      \partialFftSizeBit_reg[0]_0\ => \butterfly_generator[1].butterfly_n_173\,
      \partialFftSizeBit_reg[0]_1\ => \butterfly_generator[1].butterfly_n_174\,
      ready01_out => ready01_out,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[1]\ => \^state_reg[1]_0\,
      \tempI_reg[23]_0\(23) => \but1Q_reg_n_0_[1][23]\,
      \tempI_reg[23]_0\(22) => \but1Q_reg_n_0_[1][22]\,
      \tempI_reg[23]_0\(21) => \but1Q_reg_n_0_[1][21]\,
      \tempI_reg[23]_0\(20) => \but1Q_reg_n_0_[1][20]\,
      \tempI_reg[23]_0\(19) => \but1Q_reg_n_0_[1][19]\,
      \tempI_reg[23]_0\(18) => \but1Q_reg_n_0_[1][18]\,
      \tempI_reg[23]_0\(17) => \but1Q_reg_n_0_[1][17]\,
      \tempI_reg[23]_0\(16) => \but1Q_reg_n_0_[1][16]\,
      \tempI_reg[23]_0\(15) => \but1Q_reg_n_0_[1][15]\,
      \tempI_reg[23]_0\(14) => \but1Q_reg_n_0_[1][14]\,
      \tempI_reg[23]_0\(13) => \but1Q_reg_n_0_[1][13]\,
      \tempI_reg[23]_0\(12) => \but1Q_reg_n_0_[1][12]\,
      \tempI_reg[23]_0\(11) => \but1Q_reg_n_0_[1][11]\,
      \tempI_reg[23]_0\(10) => \but1Q_reg_n_0_[1][10]\,
      \tempI_reg[23]_0\(9) => \but1Q_reg_n_0_[1][9]\,
      \tempI_reg[23]_0\(8) => \but1Q_reg_n_0_[1][8]\,
      \tempI_reg[23]_0\(7) => \but1Q_reg_n_0_[1][7]\,
      \tempI_reg[23]_0\(6) => \but1Q_reg_n_0_[1][6]\,
      \tempI_reg[23]_0\(5) => \but1Q_reg_n_0_[1][5]\,
      \tempI_reg[23]_0\(4) => \but1Q_reg_n_0_[1][4]\,
      \tempI_reg[23]_0\(3) => \but1Q_reg_n_0_[1][3]\,
      \tempI_reg[23]_0\(2) => \but1Q_reg_n_0_[1][2]\,
      \tempI_reg[23]_0\(1) => \but1Q_reg_n_0_[1][1]\,
      \tempI_reg[23]_0\(0) => \but1Q_reg_n_0_[1][0]\,
      \tempR_reg[23]_0\(23) => \but1I_reg_n_0_[1][23]\,
      \tempR_reg[23]_0\(22) => \but1I_reg_n_0_[1][22]\,
      \tempR_reg[23]_0\(21) => \but1I_reg_n_0_[1][21]\,
      \tempR_reg[23]_0\(20) => \but1I_reg_n_0_[1][20]\,
      \tempR_reg[23]_0\(19) => \but1I_reg_n_0_[1][19]\,
      \tempR_reg[23]_0\(18) => \but1I_reg_n_0_[1][18]\,
      \tempR_reg[23]_0\(17) => \but1I_reg_n_0_[1][17]\,
      \tempR_reg[23]_0\(16) => \but1I_reg_n_0_[1][16]\,
      \tempR_reg[23]_0\(15) => \but1I_reg_n_0_[1][15]\,
      \tempR_reg[23]_0\(14) => \but1I_reg_n_0_[1][14]\,
      \tempR_reg[23]_0\(13) => \but1I_reg_n_0_[1][13]\,
      \tempR_reg[23]_0\(12) => \but1I_reg_n_0_[1][12]\,
      \tempR_reg[23]_0\(11) => \but1I_reg_n_0_[1][11]\,
      \tempR_reg[23]_0\(10) => \but1I_reg_n_0_[1][10]\,
      \tempR_reg[23]_0\(9) => \but1I_reg_n_0_[1][9]\,
      \tempR_reg[23]_0\(8) => \but1I_reg_n_0_[1][8]\,
      \tempR_reg[23]_0\(7) => \but1I_reg_n_0_[1][7]\,
      \tempR_reg[23]_0\(6) => \but1I_reg_n_0_[1][6]\,
      \tempR_reg[23]_0\(5) => \but1I_reg_n_0_[1][5]\,
      \tempR_reg[23]_0\(4) => \but1I_reg_n_0_[1][4]\,
      \tempR_reg[23]_0\(3) => \but1I_reg_n_0_[1][3]\,
      \tempR_reg[23]_0\(2) => \but1I_reg_n_0_[1][2]\,
      \tempR_reg[23]_0\(1) => \but1I_reg_n_0_[1][1]\,
      \tempR_reg[23]_0\(0) => \but1I_reg_n_0_[1][0]\,
      \topI_out_reg[0]_0\ => \butterfly_generator[1].butterfly_n_112\,
      \topI_out_reg[11]_0\ => \butterfly_generator[1].butterfly_n_122\,
      \topI_out_reg[13]_0\ => \butterfly_generator[1].butterfly_n_123\,
      \topI_out_reg[15]_0\ => \butterfly_generator[1].butterfly_n_124\,
      \topI_out_reg[16]_0\ => \butterfly_generator[1].butterfly_n_125\,
      \topI_out_reg[1]_0\ => \butterfly_generator[1].butterfly_n_113\,
      \topI_out_reg[20]_0\ => \butterfly_generator[1].butterfly_n_126\,
      \topI_out_reg[21]_0\ => \butterfly_generator[1].butterfly_n_127\,
      \topI_out_reg[22]_0\ => \butterfly_generator[1].butterfly_n_128\,
      \topI_out_reg[23]_0\(19 downto 3) => \but1Q_out[1]_6\(23 downto 7),
      \topI_out_reg[23]_0\(2) => \but1Q_out[1]_6\(5),
      \topI_out_reg[23]_0\(1 downto 0) => \but1Q_out[1]_6\(3 downto 2),
      \topI_out_reg[23]_1\ => \butterfly_generator[1].butterfly_n_129\,
      \topI_out_reg[2]_0\ => \butterfly_generator[1].butterfly_n_114\,
      \topI_out_reg[3]_0\ => \butterfly_generator[1].butterfly_n_115\,
      \topI_out_reg[4]_0\ => \butterfly_generator[1].butterfly_n_116\,
      \topI_out_reg[5]_0\ => \butterfly_generator[1].butterfly_n_117\,
      \topI_out_reg[6]_0\ => \butterfly_generator[1].butterfly_n_118\,
      \topI_out_reg[7]_0\ => \butterfly_generator[1].butterfly_n_119\,
      \topI_out_reg[8]_0\ => \butterfly_generator[1].butterfly_n_120\,
      \topI_out_reg[9]_0\ => \butterfly_generator[1].butterfly_n_121\,
      \topR_out_reg[0]_0\ => \butterfly_generator[1].butterfly_n_135\,
      \topR_out_reg[10]_0\ => \butterfly_generator[1].butterfly_n_144\,
      \topR_out_reg[12]_0\ => \butterfly_generator[1].butterfly_n_145\,
      \topR_out_reg[15]_0\ => \butterfly_generator[1].butterfly_n_146\,
      \topR_out_reg[17]_0\ => \butterfly_generator[1].butterfly_n_44\,
      \topR_out_reg[18]_0\ => \butterfly_generator[1].butterfly_n_147\,
      \topR_out_reg[1]_0\ => \butterfly_generator[1].butterfly_n_136\,
      \topR_out_reg[22]_0\ => \butterfly_generator[1].butterfly_n_148\,
      \topR_out_reg[23]_0\(18) => \but1I_out[1]_5\(23),
      \topR_out_reg[23]_0\(17 downto 7) => \but1I_out[1]_5\(21 downto 11),
      \topR_out_reg[23]_0\(6 downto 4) => \but1I_out[1]_5\(7 downto 5),
      \topR_out_reg[23]_0\(3 downto 0) => \but1I_out[1]_5\(3 downto 0),
      \topR_out_reg[2]_0\ => \butterfly_generator[1].butterfly_n_137\,
      \topR_out_reg[3]_0\ => \butterfly_generator[1].butterfly_n_138\,
      \topR_out_reg[4]_0\ => \butterfly_generator[1].butterfly_n_139\,
      \topR_out_reg[6]_0\ => \butterfly_generator[1].butterfly_n_140\,
      \topR_out_reg[7]_0\ => \butterfly_generator[1].butterfly_n_141\,
      \topR_out_reg[8]_0\ => \butterfly_generator[1].butterfly_n_142\,
      \topR_out_reg[9]_0\ => \butterfly_generator[1].butterfly_n_143\
    );
\butterfly_generator[2].butterfly\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly_1
     port map (
      A(0) => \butTwiddleQ_reg_n_0_[1][8]\,
      CEA1 => \butterfly_generator[1].butterfly_n_106\,
      D(4) => \butterfly_generator[2].butterfly_n_7\,
      D(3) => \butterfly_generator[2].butterfly_n_8\,
      D(2) => \butterfly_generator[2].butterfly_n_9\,
      D(1) => \butterfly_generator[2].butterfly_n_10\,
      D(0) => \butterfly_generator[2].butterfly_n_11\,
      Q(0) => mul2R_0(22),
      S(2) => \butterfly_generator[2].butterfly_n_1\,
      S(1) => \butterfly_generator[2].butterfly_n_2\,
      S(0) => \butterfly_generator[2].butterfly_n_3\,
      \bottomI_out_reg[0]_0\ => \butterfly_generator[2].butterfly_n_149\,
      \bottomI_out_reg[10]_0\ => \butterfly_generator[2].butterfly_n_147\,
      \bottomI_out_reg[10]_1\ => \butterfly_generator[2].butterfly_n_150\,
      \bottomI_out_reg[11]_0\ => \butterfly_generator[2].butterfly_n_146\,
      \bottomI_out_reg[13]_0\ => \butterfly_generator[2].butterfly_n_227\,
      \bottomI_out_reg[14]_0\ => \butterfly_generator[2].butterfly_n_145\,
      \bottomI_out_reg[16]_0\ => \butterfly_generator[2].butterfly_n_144\,
      \bottomI_out_reg[17]_0\ => \butterfly_generator[2].butterfly_n_143\,
      \bottomI_out_reg[17]_1\ => \butterfly_generator[2].butterfly_n_228\,
      \bottomI_out_reg[18]_0\ => \butterfly_generator[2].butterfly_n_151\,
      \bottomI_out_reg[19]_0\ => \butterfly_generator[2].butterfly_n_142\,
      \bottomI_out_reg[19]_1\ => \butterfly_generator[2].butterfly_n_229\,
      \bottomI_out_reg[1]_0\ => \butterfly_generator[2].butterfly_n_197\,
      \bottomI_out_reg[20]_0\ => \butterfly_generator[2].butterfly_n_141\,
      \bottomI_out_reg[20]_1\ => \butterfly_generator[2].butterfly_n_230\,
      \bottomI_out_reg[22]_0\ => \butterfly_generator[2].butterfly_n_233\,
      \bottomI_out_reg[23]_0\(13 downto 12) => \but2Q_out[2]_12\(23 downto 22),
      \bottomI_out_reg[23]_0\(11) => \but2Q_out[2]_12\(18),
      \bottomI_out_reg[23]_0\(10) => \but2Q_out[2]_12\(15),
      \bottomI_out_reg[23]_0\(9 downto 8) => \but2Q_out[2]_12\(12 downto 11),
      \bottomI_out_reg[23]_0\(7 downto 1) => \but2Q_out[2]_12\(9 downto 3),
      \bottomI_out_reg[23]_0\(0) => \but2Q_out[2]_12\(0),
      \bottomI_out_reg[2]_0\ => \butterfly_generator[2].butterfly_n_226\,
      \bottomI_out_reg[5]_0\ => \butterfly_generator[2].butterfly_n_198\,
      \bottomI_out_reg[6]_0\ => \butterfly_generator[2].butterfly_n_148\,
      \bottomI_out_reg[7]_0\ => \butterfly_generator[2].butterfly_n_231\,
      \bottomI_out_reg[8]_0\ => \butterfly_generator[2].butterfly_n_232\,
      \bottomR_out_reg[0]_0\ => \butterfly_generator[2].butterfly_n_122\,
      \bottomR_out_reg[10]_0\ => \butterfly_generator[2].butterfly_n_118\,
      \bottomR_out_reg[12]_0\ => \butterfly_generator[2].butterfly_n_117\,
      \bottomR_out_reg[12]_1\ => \butterfly_generator[2].butterfly_n_236\,
      \bottomR_out_reg[12]_2\ => \butterfly_generator[2].butterfly_n_240\,
      \bottomR_out_reg[14]_0\ => \butterfly_generator[2].butterfly_n_152\,
      \bottomR_out_reg[14]_1\ => \butterfly_generator[2].butterfly_n_237\,
      \bottomR_out_reg[15]_0\ => \butterfly_generator[2].butterfly_n_116\,
      \bottomR_out_reg[15]_1\ => \butterfly_generator[2].butterfly_n_241\,
      \bottomR_out_reg[16]_0\ => \butterfly_generator[2].butterfly_n_115\,
      \bottomR_out_reg[19]_0\ => \butterfly_generator[2].butterfly_n_114\,
      \bottomR_out_reg[19]_1\ => \butterfly_generator[2].butterfly_n_153\,
      \bottomR_out_reg[1]_0\ => \butterfly_generator[2].butterfly_n_238\,
      \bottomR_out_reg[20]_0\(1) => \butterfly_generator[2].butterfly_n_98\,
      \bottomR_out_reg[20]_0\(0) => \butterfly_generator[2].butterfly_n_99\,
      \bottomR_out_reg[21]_0\ => \butterfly_generator[2].butterfly_n_200\,
      \bottomR_out_reg[22]_0\ => \butterfly_generator[2].butterfly_n_113\,
      \bottomR_out_reg[23]_0\(13 downto 11) => \but2I_out[2]_11\(23 downto 21),
      \bottomR_out_reg[23]_0\(10 downto 8) => \but2I_out[2]_11\(17 downto 15),
      \bottomR_out_reg[23]_0\(7) => \but2I_out[2]_11\(13),
      \bottomR_out_reg[23]_0\(6 downto 5) => \but2I_out[2]_11\(11 downto 10),
      \bottomR_out_reg[23]_0\(4) => \but2I_out[2]_11\(7),
      \bottomR_out_reg[23]_0\(3 downto 1) => \but2I_out[2]_11\(5 downto 3),
      \bottomR_out_reg[23]_0\(0) => \but2I_out[2]_11\(0),
      \bottomR_out_reg[3]_0\ => \butterfly_generator[2].butterfly_n_239\,
      \bottomR_out_reg[4]_0\ => \butterfly_generator[2].butterfly_n_121\,
      \bottomR_out_reg[6]_0\ => \butterfly_generator[2].butterfly_n_120\,
      \bottomR_out_reg[6]_1\ => \butterfly_generator[2].butterfly_n_234\,
      \bottomR_out_reg[7]_0\ => \butterfly_generator[2].butterfly_n_119\,
      \bottomR_out_reg[8]_0\ => \butterfly_generator[2].butterfly_n_235\,
      \bottomR_out_reg[9]_0\ => \butterfly_generator[2].butterfly_n_199\,
      \but2I_reg[2][20]\ => \butterfly_generator[3].butterfly_n_224\,
      \but2I_reg[2][7]\ => \butterfly_generator[0].butterfly_n_416\,
      \but2Q_reg[2][21]\ => \butterfly_generator[3].butterfly_n_199\,
      \but2Q_reg[2][23]\ => \butterfly_generator[0].butterfly_n_441\,
      \but2Q_reg[2][23]_0\ => \butterfly_generator[0].butterfly_n_4\,
      \cPlusDtimesB0_i_2__0\(0) => mul2R(22),
      dataI(71 downto 48) => dataI(143 downto 120),
      dataI(47 downto 0) => dataI(71 downto 24),
      \dataI_reg[2][0]\ => \butterfly_generator[1].butterfly_n_135\,
      \dataI_reg[2][10]\ => \butterfly_generator[1].butterfly_n_144\,
      \dataI_reg[2][12]\ => \butterfly_generator[1].butterfly_n_145\,
      \dataI_reg[2][15]\ => \butterfly_generator[1].butterfly_n_146\,
      \dataI_reg[2][16]\ => \butterfly_generator[0].butterfly_n_8\,
      \dataI_reg[2][18]\ => \butterfly_generator[1].butterfly_n_147\,
      \dataI_reg[2][1]\ => \butterfly_generator[1].butterfly_n_136\,
      \dataI_reg[2][20]\ => \butterfly_generator[0].butterfly_n_2\,
      \dataI_reg[2][20]_0\ => \butterfly_generator[0].butterfly_n_7\,
      \dataI_reg[2][20]_1\(1) => \but2I_out[0]_3\(20),
      \dataI_reg[2][20]_1\(0) => \but2I_out[0]_3\(16),
      \dataI_reg[2][20]_2\(1) => \but1I_out[1]_5\(20),
      \dataI_reg[2][20]_2\(0) => \but1I_out[1]_5\(16),
      \dataI_reg[2][22]\ => \butterfly_generator[1].butterfly_n_148\,
      \dataI_reg[2][23]\ => \butterfly_generator[1].butterfly_n_173\,
      \dataI_reg[2][2]\ => \butterfly_generator[1].butterfly_n_137\,
      \dataI_reg[2][3]\ => \butterfly_generator[1].butterfly_n_138\,
      \dataI_reg[2][4]\ => \butterfly_generator[1].butterfly_n_139\,
      \dataI_reg[2][6]\ => \butterfly_generator[1].butterfly_n_140\,
      \dataI_reg[2][7]\ => \butterfly_generator[1].butterfly_n_141\,
      \dataI_reg[2][8]\ => \butterfly_generator[1].butterfly_n_142\,
      \dataI_reg[2][9]\ => \butterfly_generator[1].butterfly_n_143\,
      \dataI_reg[5][12]\ => \dataI[5][12]_i_4_n_0\,
      \dataI_reg[5][14]\(0) => \^a\(0),
      \dataI_reg[5][14]_0\ => \dataI[5][14]_i_4_n_0\,
      \dataI_reg[5][18]\ => \butterfly_generator[0].butterfly_n_258\,
      \dataI_reg[5][19]\ => \butterfly_generator[0].butterfly_n_257\,
      \dataI_reg[5][1]\ => \butterfly_generator[0].butterfly_n_260\,
      \dataI_reg[5][20]\ => \idx[2]_i_4_n_0\,
      \dataI_reg[5][20]_0\ => \butterfly_generator[0].butterfly_n_256\,
      \dataI_reg[5][21]\(10 downto 7) => \but2I_out[1]_7\(21 downto 18),
      \dataI_reg[5][21]\(6) => \but2I_out[1]_7\(14),
      \dataI_reg[5][21]\(5) => \but2I_out[1]_7\(12),
      \dataI_reg[5][21]\(4 downto 3) => \but2I_out[1]_7\(9 downto 8),
      \dataI_reg[5][21]\(2) => \but2I_out[1]_7\(6),
      \dataI_reg[5][21]\(1 downto 0) => \but2I_out[1]_7\(2 downto 1),
      \dataI_reg[5][21]_0\ => \dataI[5][21]_i_4_n_0\,
      \dataI_reg[5][21]_1\ => \butterfly_generator[1].butterfly_n_109\,
      \dataI_reg[5][23]\(23) => \butterfly_generator[2].butterfly_n_173\,
      \dataI_reg[5][23]\(22) => \butterfly_generator[2].butterfly_n_174\,
      \dataI_reg[5][23]\(21) => \butterfly_generator[2].butterfly_n_175\,
      \dataI_reg[5][23]\(20) => \butterfly_generator[2].butterfly_n_176\,
      \dataI_reg[5][23]\(19) => \butterfly_generator[2].butterfly_n_177\,
      \dataI_reg[5][23]\(18) => \butterfly_generator[2].butterfly_n_178\,
      \dataI_reg[5][23]\(17) => \butterfly_generator[2].butterfly_n_179\,
      \dataI_reg[5][23]\(16) => \butterfly_generator[2].butterfly_n_180\,
      \dataI_reg[5][23]\(15) => \butterfly_generator[2].butterfly_n_181\,
      \dataI_reg[5][23]\(14) => \butterfly_generator[2].butterfly_n_182\,
      \dataI_reg[5][23]\(13) => \butterfly_generator[2].butterfly_n_183\,
      \dataI_reg[5][23]\(12) => \butterfly_generator[2].butterfly_n_184\,
      \dataI_reg[5][23]\(11) => \butterfly_generator[2].butterfly_n_185\,
      \dataI_reg[5][23]\(10) => \butterfly_generator[2].butterfly_n_186\,
      \dataI_reg[5][23]\(9) => \butterfly_generator[2].butterfly_n_187\,
      \dataI_reg[5][23]\(8) => \butterfly_generator[2].butterfly_n_188\,
      \dataI_reg[5][23]\(7) => \butterfly_generator[2].butterfly_n_189\,
      \dataI_reg[5][23]\(6) => \butterfly_generator[2].butterfly_n_190\,
      \dataI_reg[5][23]\(5) => \butterfly_generator[2].butterfly_n_191\,
      \dataI_reg[5][23]\(4) => \butterfly_generator[2].butterfly_n_192\,
      \dataI_reg[5][23]\(3) => \butterfly_generator[2].butterfly_n_193\,
      \dataI_reg[5][23]\(2) => \butterfly_generator[2].butterfly_n_194\,
      \dataI_reg[5][23]\(1) => \butterfly_generator[2].butterfly_n_195\,
      \dataI_reg[5][23]\(0) => \butterfly_generator[2].butterfly_n_196\,
      \dataI_reg[5][2]\ => \butterfly_generator[0].butterfly_n_259\,
      \dataI_reg[5][8]\ => \dataI[5][8]_i_4_n_0\,
      \dataI_reg[5][9]\ => \dataI[5][9]_i_4_n_0\,
      \dataI_reg[6][0]\ => \dataI[6][0]_i_4_n_0\,
      \dataI_reg[6][10]\ => \dataI[6][10]_i_4_n_0\,
      \dataI_reg[6][11]\ => \dataI[6][11]_i_3_n_0\,
      \dataI_reg[6][12]\ => \dataI[6][12]_i_4_n_0\,
      \dataI_reg[6][14]\ => \dataI[6][14]_i_3_n_0\,
      \dataI_reg[6][15]\ => \dataI[6][15]_i_4_n_0\,
      \dataI_reg[6][16]\ => \dataI[6][16]_i_4_n_0\,
      \dataI_reg[6][17]\ => \dataI[6][17]_i_3_n_0\,
      \dataI_reg[6][18]\ => \dataI[6][18]_i_3_n_0\,
      \dataI_reg[6][19]\ => \dataI[6][19]_i_4_n_0\,
      \dataI_reg[6][1]\ => \dataI[6][1]_i_3_n_0\,
      \dataI_reg[6][20]\ => \dataI[6][20]_i_3_n_0\,
      \dataI_reg[6][22]\ => \dataI[6][22]_i_4_n_0\,
      \dataI_reg[6][22]_0\ => \dataI[6][22]_i_5_n_0\,
      \dataI_reg[6][23]\(10) => p_0_in(23),
      \dataI_reg[6][23]\(9) => p_0_in(20),
      \dataI_reg[6][23]\(8 downto 7) => p_0_in(18 downto 17),
      \dataI_reg[6][23]\(6) => p_0_in(14),
      \dataI_reg[6][23]\(5) => p_0_in(11),
      \dataI_reg[6][23]\(4 downto 3) => p_0_in(9 downto 8),
      \dataI_reg[6][23]\(2) => p_0_in(5),
      \dataI_reg[6][23]\(1 downto 0) => p_0_in(2 downto 1),
      \dataI_reg[6][23]_0\ => \dataI[6][23]_i_3_n_0\,
      \dataI_reg[6][23]_1\ => \butterfly_generator[0].butterfly_n_255\,
      \dataI_reg[6][2]\ => \dataI[6][2]_i_3_n_0\,
      \dataI_reg[6][4]\ => \dataI[6][4]_i_4_n_0\,
      \dataI_reg[6][5]\ => \dataI[6][5]_i_3_n_0\,
      \dataI_reg[6][6]\ => \dataI[6][6]_i_4_n_0\,
      \dataI_reg[6][7]\ => \dataI[6][7]_i_4_n_0\,
      \dataI_reg[6][8]\ => \dataI[6][8]_i_3_n_0\,
      \dataI_reg[6][9]\ => \dataI[6][9]_i_3_n_0\,
      dataQ(71 downto 48) => dataQ(143 downto 120),
      dataQ(47 downto 0) => dataQ(71 downto 24),
      \dataQ[5][21]_i_2_0\(11 downto 9) => \but2Q_out[1]_8\(21 downto 19),
      \dataQ[5][21]_i_2_0\(8 downto 7) => \but2Q_out[1]_8\(17 downto 16),
      \dataQ[5][21]_i_2_0\(6 downto 5) => \but2Q_out[1]_8\(14 downto 13),
      \dataQ[5][21]_i_2_0\(4) => \but2Q_out[1]_8\(10),
      \dataQ[5][21]_i_2_0\(3) => \but2Q_out[1]_8\(5),
      \dataQ[5][21]_i_2_0\(2 downto 0) => \but2Q_out[1]_8\(3 downto 1),
      \dataQ_reg[2][0]\ => \butterfly_generator[1].butterfly_n_112\,
      \dataQ_reg[2][11]\ => \butterfly_generator[1].butterfly_n_122\,
      \dataQ_reg[2][13]\ => \butterfly_generator[1].butterfly_n_123\,
      \dataQ_reg[2][14]\ => \butterfly_generator[1].butterfly_n_174\,
      \dataQ_reg[2][14]_0\ => \butterfly_generator[0].butterfly_n_366\,
      \dataQ_reg[2][14]_1\ => \butterfly_generator[0].butterfly_n_279\,
      \dataQ_reg[2][15]\ => \butterfly_generator[1].butterfly_n_124\,
      \dataQ_reg[2][16]\ => \butterfly_generator[1].butterfly_n_125\,
      \dataQ_reg[2][1]\ => \butterfly_generator[1].butterfly_n_113\,
      \dataQ_reg[2][20]\ => \butterfly_generator[1].butterfly_n_126\,
      \dataQ_reg[2][21]\ => \butterfly_generator[1].butterfly_n_127\,
      \dataQ_reg[2][22]\ => \but1I[3][23]_i_3_n_0\,
      \dataQ_reg[2][22]_0\ => \butterfly_generator[1].butterfly_n_128\,
      \dataQ_reg[2][23]\ => \butterfly_generator[1].butterfly_n_129\,
      \dataQ_reg[2][23]_0\ => \dataQ[7][22]_i_2_n_0\,
      \dataQ_reg[2][2]\ => \butterfly_generator[1].butterfly_n_114\,
      \dataQ_reg[2][3]\ => \butterfly_generator[1].butterfly_n_115\,
      \dataQ_reg[2][4]\ => \butterfly_generator[1].butterfly_n_116\,
      \dataQ_reg[2][5]\ => \butterfly_generator[1].butterfly_n_117\,
      \dataQ_reg[2][6]\ => \butterfly_generator[1].butterfly_n_118\,
      \dataQ_reg[2][7]\ => \butterfly_generator[1].butterfly_n_119\,
      \dataQ_reg[2][8]\ => \butterfly_generator[1].butterfly_n_120\,
      \dataQ_reg[2][9]\ => \butterfly_generator[1].butterfly_n_121\,
      \dataQ_reg[5][10]\ => \butterfly_generator[0].butterfly_n_283\,
      \dataQ_reg[5][14]\ => \butterfly_generator[0].butterfly_n_282\,
      \dataQ_reg[5][16]\ => \butterfly_generator[0].butterfly_n_281\,
      \dataQ_reg[5][17]\ => \dataQ[5][17]_i_4_n_0\,
      \dataQ_reg[5][1]\ => \dataQ[5][1]_i_4_n_0\,
      \dataQ_reg[5][1]_0\ => \butterfly_generator[0].butterfly_n_3\,
      \dataQ_reg[5][20]\ => \dataQ[5][20]_i_4_n_0\,
      \dataQ_reg[5][21]\(4) => \butterfly_generator[2].butterfly_n_51\,
      \dataQ_reg[5][21]\(3) => \butterfly_generator[2].butterfly_n_52\,
      \dataQ_reg[5][21]\(2) => \butterfly_generator[2].butterfly_n_53\,
      \dataQ_reg[5][21]\(1) => \butterfly_generator[2].butterfly_n_54\,
      \dataQ_reg[5][21]\(0) => \butterfly_generator[2].butterfly_n_55\,
      \dataQ_reg[5][21]_0\ => \butterfly_generator[0].butterfly_n_280\,
      \dataQ_reg[5][23]\(23) => \butterfly_generator[2].butterfly_n_201\,
      \dataQ_reg[5][23]\(22) => \butterfly_generator[2].butterfly_n_202\,
      \dataQ_reg[5][23]\(21) => \butterfly_generator[2].butterfly_n_203\,
      \dataQ_reg[5][23]\(20) => \butterfly_generator[2].butterfly_n_204\,
      \dataQ_reg[5][23]\(19) => \butterfly_generator[2].butterfly_n_205\,
      \dataQ_reg[5][23]\(18) => \butterfly_generator[2].butterfly_n_206\,
      \dataQ_reg[5][23]\(17) => \butterfly_generator[2].butterfly_n_207\,
      \dataQ_reg[5][23]\(16) => \butterfly_generator[2].butterfly_n_208\,
      \dataQ_reg[5][23]\(15) => \butterfly_generator[2].butterfly_n_209\,
      \dataQ_reg[5][23]\(14) => \butterfly_generator[2].butterfly_n_210\,
      \dataQ_reg[5][23]\(13) => \butterfly_generator[2].butterfly_n_211\,
      \dataQ_reg[5][23]\(12) => \butterfly_generator[2].butterfly_n_212\,
      \dataQ_reg[5][23]\(11) => \butterfly_generator[2].butterfly_n_213\,
      \dataQ_reg[5][23]\(10) => \butterfly_generator[2].butterfly_n_214\,
      \dataQ_reg[5][23]\(9) => \butterfly_generator[2].butterfly_n_215\,
      \dataQ_reg[5][23]\(8) => \butterfly_generator[2].butterfly_n_216\,
      \dataQ_reg[5][23]\(7) => \butterfly_generator[2].butterfly_n_217\,
      \dataQ_reg[5][23]\(6) => \butterfly_generator[2].butterfly_n_218\,
      \dataQ_reg[5][23]\(5) => \butterfly_generator[2].butterfly_n_219\,
      \dataQ_reg[5][23]\(4) => \butterfly_generator[2].butterfly_n_220\,
      \dataQ_reg[5][23]\(3) => \butterfly_generator[2].butterfly_n_221\,
      \dataQ_reg[5][23]\(2) => \butterfly_generator[2].butterfly_n_222\,
      \dataQ_reg[5][23]\(1) => \butterfly_generator[2].butterfly_n_223\,
      \dataQ_reg[5][23]\(0) => \butterfly_generator[2].butterfly_n_224\,
      \dataQ_reg[5][3]\ => \butterfly_generator[0].butterfly_n_284\,
      \dataQ_reg[5][5]\ => \dataQ[5][5]_i_4_n_0\,
      \dataQ_reg[6][0]\ => \dataQ[6][0]_i_4_n_0\,
      \dataQ_reg[6][10]\ => \dataQ[6][10]_i_4_n_0\,
      \dataQ_reg[6][11]\ => \dataQ[6][11]_i_4_n_0\,
      \dataQ_reg[6][12]\ => \dataQ[6][12]_i_3_n_0\,
      \dataQ_reg[6][13]\ => \dataQ[6][13]_i_3_n_0\,
      \dataQ_reg[6][14]\ => \dataQ[6][14]_i_4_n_0\,
      \dataQ_reg[6][16]\ => \dataQ[6][16]_i_4_n_0\,
      \dataQ_reg[6][17]\ => \dataQ[6][17]_i_4_n_0\,
      \dataQ_reg[6][18]\ => \dataQ[6][18]_i_3_n_0\,
      \dataQ_reg[6][19]\ => \dataQ[6][19]_i_4_n_0\,
      \dataQ_reg[6][1]\ => \dataQ[6][1]_i_3_n_0\,
      \dataQ_reg[6][1]_0\ => \dataI[6][23]_i_4_n_0\,
      \dataQ_reg[6][20]\ => \dataQ[6][20]_i_4_n_0\,
      \dataQ_reg[6][21]\ => \dataQ[6][21]_i_3_n_0\,
      \dataQ_reg[6][22]\(7) => \butterfly_generator[2].butterfly_n_154\,
      \dataQ_reg[6][22]\(6) => \butterfly_generator[2].butterfly_n_155\,
      \dataQ_reg[6][22]\(5) => \butterfly_generator[2].butterfly_n_156\,
      \dataQ_reg[6][22]\(4) => \butterfly_generator[2].butterfly_n_157\,
      \dataQ_reg[6][22]\(3) => \butterfly_generator[2].butterfly_n_158\,
      \dataQ_reg[6][22]\(2) => \butterfly_generator[2].butterfly_n_159\,
      \dataQ_reg[6][22]\(1) => \butterfly_generator[2].butterfly_n_160\,
      \dataQ_reg[6][22]\(0) => \butterfly_generator[2].butterfly_n_161\,
      \dataQ_reg[6][22]_0\ => \dataQ[6][22]_i_3_n_0\,
      \dataQ_reg[6][2]\ => \^state_reg[1]_0\,
      \dataQ_reg[6][2]_0\ => \butTwiddleI[0][10]_i_2_n_0\,
      \dataQ_reg[6][2]_1\ => \dataQ[6][2]_i_3_n_0\,
      \dataQ_reg[6][6]\ => \dataQ[6][6]_i_4_n_0\,
      \dataQ_reg[6][8]\ => \dataQ[6][8]_i_3_n_0\,
      \mul1I_reg[23]_0\(23) => \but2Q_reg_n_0_[2][23]\,
      \mul1I_reg[23]_0\(22) => \but2Q_reg_n_0_[2][22]\,
      \mul1I_reg[23]_0\(21) => \but2Q_reg_n_0_[2][21]\,
      \mul1I_reg[23]_0\(20) => \but2Q_reg_n_0_[2][20]\,
      \mul1I_reg[23]_0\(19) => \but2Q_reg_n_0_[2][19]\,
      \mul1I_reg[23]_0\(18) => \but2Q_reg_n_0_[2][18]\,
      \mul1I_reg[23]_0\(17) => \but2Q_reg_n_0_[2][17]\,
      \mul1I_reg[23]_0\(16) => \but2Q_reg_n_0_[2][16]\,
      \mul1I_reg[23]_0\(15) => \but2Q_reg_n_0_[2][15]\,
      \mul1I_reg[23]_0\(14) => \but2Q_reg_n_0_[2][14]\,
      \mul1I_reg[23]_0\(13) => \but2Q_reg_n_0_[2][13]\,
      \mul1I_reg[23]_0\(12) => \but2Q_reg_n_0_[2][12]\,
      \mul1I_reg[23]_0\(11) => \but2Q_reg_n_0_[2][11]\,
      \mul1I_reg[23]_0\(10) => \but2Q_reg_n_0_[2][10]\,
      \mul1I_reg[23]_0\(9) => \but2Q_reg_n_0_[2][9]\,
      \mul1I_reg[23]_0\(8) => \but2Q_reg_n_0_[2][8]\,
      \mul1I_reg[23]_0\(7) => \but2Q_reg_n_0_[2][7]\,
      \mul1I_reg[23]_0\(6) => \but2Q_reg_n_0_[2][6]\,
      \mul1I_reg[23]_0\(5) => \but2Q_reg_n_0_[2][5]\,
      \mul1I_reg[23]_0\(4) => \but2Q_reg_n_0_[2][4]\,
      \mul1I_reg[23]_0\(3) => \but2Q_reg_n_0_[2][3]\,
      \mul1I_reg[23]_0\(2) => \but2Q_reg_n_0_[2][2]\,
      \mul1I_reg[23]_0\(1) => \but2Q_reg_n_0_[2][1]\,
      \mul1I_reg[23]_0\(0) => \but2Q_reg_n_0_[2][0]\,
      \mul1R_reg[23]_0\(23) => \but2I_reg_n_0_[2][23]\,
      \mul1R_reg[23]_0\(22) => \but2I_reg_n_0_[2][22]\,
      \mul1R_reg[23]_0\(21) => \but2I_reg_n_0_[2][21]\,
      \mul1R_reg[23]_0\(20) => \but2I_reg_n_0_[2][20]\,
      \mul1R_reg[23]_0\(19) => \but2I_reg_n_0_[2][19]\,
      \mul1R_reg[23]_0\(18) => \but2I_reg_n_0_[2][18]\,
      \mul1R_reg[23]_0\(17) => \but2I_reg_n_0_[2][17]\,
      \mul1R_reg[23]_0\(16) => \but2I_reg_n_0_[2][16]\,
      \mul1R_reg[23]_0\(15) => \but2I_reg_n_0_[2][15]\,
      \mul1R_reg[23]_0\(14) => \but2I_reg_n_0_[2][14]\,
      \mul1R_reg[23]_0\(13) => \but2I_reg_n_0_[2][13]\,
      \mul1R_reg[23]_0\(12) => \but2I_reg_n_0_[2][12]\,
      \mul1R_reg[23]_0\(11) => \but2I_reg_n_0_[2][11]\,
      \mul1R_reg[23]_0\(10) => \but2I_reg_n_0_[2][10]\,
      \mul1R_reg[23]_0\(9) => \but2I_reg_n_0_[2][9]\,
      \mul1R_reg[23]_0\(8) => \but2I_reg_n_0_[2][8]\,
      \mul1R_reg[23]_0\(7) => \but2I_reg_n_0_[2][7]\,
      \mul1R_reg[23]_0\(6) => \but2I_reg_n_0_[2][6]\,
      \mul1R_reg[23]_0\(5) => \but2I_reg_n_0_[2][5]\,
      \mul1R_reg[23]_0\(4) => \but2I_reg_n_0_[2][4]\,
      \mul1R_reg[23]_0\(3) => \but2I_reg_n_0_[2][3]\,
      \mul1R_reg[23]_0\(2) => \but2I_reg_n_0_[2][2]\,
      \mul1R_reg[23]_0\(1) => \but2I_reg_n_0_[2][1]\,
      \mul1R_reg[23]_0\(0) => \but2I_reg_n_0_[2][0]\,
      mul2I(0) => mul2I(22),
      \mul2I_reg[22]_0\(2) => \butterfly_generator[2].butterfly_n_4\,
      \mul2I_reg[22]_0\(1) => \butterfly_generator[2].butterfly_n_5\,
      \mul2I_reg[22]_0\(0) => \butterfly_generator[2].butterfly_n_6\,
      \partialFftSizeBit__0\(1 downto 0) => \partialFftSizeBit__0\(1 downto 0),
      \partialFftSizeBit_reg[1]\ => \butterfly_generator[2].butterfly_n_95\,
      \partialFftSizeBit_reg[1]_0\ => \butterfly_generator[2].butterfly_n_225\,
      ready01_out => ready01_out,
      s00_axi_aclk => s00_axi_aclk,
      \tempI_reg[23]_0\(23) => \but1Q_reg_n_0_[2][23]\,
      \tempI_reg[23]_0\(22) => \but1Q_reg_n_0_[2][22]\,
      \tempI_reg[23]_0\(21) => \but1Q_reg_n_0_[2][21]\,
      \tempI_reg[23]_0\(20) => \but1Q_reg_n_0_[2][20]\,
      \tempI_reg[23]_0\(19) => \but1Q_reg_n_0_[2][19]\,
      \tempI_reg[23]_0\(18) => \but1Q_reg_n_0_[2][18]\,
      \tempI_reg[23]_0\(17) => \but1Q_reg_n_0_[2][17]\,
      \tempI_reg[23]_0\(16) => \but1Q_reg_n_0_[2][16]\,
      \tempI_reg[23]_0\(15) => \but1Q_reg_n_0_[2][15]\,
      \tempI_reg[23]_0\(14) => \but1Q_reg_n_0_[2][14]\,
      \tempI_reg[23]_0\(13) => \but1Q_reg_n_0_[2][13]\,
      \tempI_reg[23]_0\(12) => \but1Q_reg_n_0_[2][12]\,
      \tempI_reg[23]_0\(11) => \but1Q_reg_n_0_[2][11]\,
      \tempI_reg[23]_0\(10) => \but1Q_reg_n_0_[2][10]\,
      \tempI_reg[23]_0\(9) => \but1Q_reg_n_0_[2][9]\,
      \tempI_reg[23]_0\(8) => \but1Q_reg_n_0_[2][8]\,
      \tempI_reg[23]_0\(7) => \but1Q_reg_n_0_[2][7]\,
      \tempI_reg[23]_0\(6) => \but1Q_reg_n_0_[2][6]\,
      \tempI_reg[23]_0\(5) => \but1Q_reg_n_0_[2][5]\,
      \tempI_reg[23]_0\(4) => \but1Q_reg_n_0_[2][4]\,
      \tempI_reg[23]_0\(3) => \but1Q_reg_n_0_[2][3]\,
      \tempI_reg[23]_0\(2) => \but1Q_reg_n_0_[2][2]\,
      \tempI_reg[23]_0\(1) => \but1Q_reg_n_0_[2][1]\,
      \tempI_reg[23]_0\(0) => \but1Q_reg_n_0_[2][0]\,
      \tempR_reg[23]_0\(23) => \but1I_reg_n_0_[2][23]\,
      \tempR_reg[23]_0\(22) => \but1I_reg_n_0_[2][22]\,
      \tempR_reg[23]_0\(21) => \but1I_reg_n_0_[2][21]\,
      \tempR_reg[23]_0\(20) => \but1I_reg_n_0_[2][20]\,
      \tempR_reg[23]_0\(19) => \but1I_reg_n_0_[2][19]\,
      \tempR_reg[23]_0\(18) => \but1I_reg_n_0_[2][18]\,
      \tempR_reg[23]_0\(17) => \but1I_reg_n_0_[2][17]\,
      \tempR_reg[23]_0\(16) => \but1I_reg_n_0_[2][16]\,
      \tempR_reg[23]_0\(15) => \but1I_reg_n_0_[2][15]\,
      \tempR_reg[23]_0\(14) => \but1I_reg_n_0_[2][14]\,
      \tempR_reg[23]_0\(13) => \but1I_reg_n_0_[2][13]\,
      \tempR_reg[23]_0\(12) => \but1I_reg_n_0_[2][12]\,
      \tempR_reg[23]_0\(11) => \but1I_reg_n_0_[2][11]\,
      \tempR_reg[23]_0\(10) => \but1I_reg_n_0_[2][10]\,
      \tempR_reg[23]_0\(9) => \but1I_reg_n_0_[2][9]\,
      \tempR_reg[23]_0\(8) => \but1I_reg_n_0_[2][8]\,
      \tempR_reg[23]_0\(7) => \but1I_reg_n_0_[2][7]\,
      \tempR_reg[23]_0\(6) => \but1I_reg_n_0_[2][6]\,
      \tempR_reg[23]_0\(5) => \but1I_reg_n_0_[2][5]\,
      \tempR_reg[23]_0\(4) => \but1I_reg_n_0_[2][4]\,
      \tempR_reg[23]_0\(3) => \but1I_reg_n_0_[2][3]\,
      \tempR_reg[23]_0\(2) => \but1I_reg_n_0_[2][2]\,
      \tempR_reg[23]_0\(1) => \but1I_reg_n_0_[2][1]\,
      \tempR_reg[23]_0\(0) => \but1I_reg_n_0_[2][0]\,
      topI_out(17 downto 11) => \but1Q_out[3]_14\(22 downto 16),
      topI_out(10 downto 6) => \but1Q_out[3]_14\(14 downto 10),
      topI_out(5) => \but1Q_out[3]_14\(8),
      topI_out(4) => \but1Q_out[3]_14\(6),
      topI_out(3 downto 0) => \but1Q_out[3]_14\(3 downto 0),
      \topI_out_reg[0]_0\ => \butterfly_generator[2].butterfly_n_140\,
      \topI_out_reg[11]_0\ => \butterfly_generator[2].butterfly_n_132\,
      \topI_out_reg[12]_0\ => \butterfly_generator[2].butterfly_n_131\,
      \topI_out_reg[13]_0\ => \butterfly_generator[2].butterfly_n_130\,
      \topI_out_reg[14]_0\(0) => \butterfly_generator[2].butterfly_n_12\,
      \topI_out_reg[15]_0\ => \butterfly_generator[2].butterfly_n_129\,
      \topI_out_reg[16]_0\ => \butterfly_generator[2].butterfly_n_128\,
      \topI_out_reg[17]_0\ => \butterfly_generator[2].butterfly_n_127\,
      \topI_out_reg[19]_0\ => \butterfly_generator[2].butterfly_n_126\,
      \topI_out_reg[1]_0\ => \butterfly_generator[2].butterfly_n_139\,
      \topI_out_reg[20]_0\ => \butterfly_generator[2].butterfly_n_125\,
      \topI_out_reg[21]_0\ => \butterfly_generator[2].butterfly_n_124\,
      \topI_out_reg[23]_0\(23 downto 0) => \but1Q_out[2]_10\(23 downto 0),
      \topI_out_reg[23]_1\ => \butterfly_generator[2].butterfly_n_123\,
      \topI_out_reg[2]_0\ => \butterfly_generator[2].butterfly_n_138\,
      \topI_out_reg[3]_0\ => \butterfly_generator[2].butterfly_n_137\,
      \topI_out_reg[4]_0\ => \butterfly_generator[2].butterfly_n_136\,
      \topI_out_reg[5]_0\ => \butterfly_generator[2].butterfly_n_135\,
      \topI_out_reg[6]_0\ => \butterfly_generator[2].butterfly_n_134\,
      \topI_out_reg[9]_0\ => \butterfly_generator[2].butterfly_n_133\,
      topR_out(20 downto 19) => \but1I_out[3]_13\(23 downto 22),
      topR_out(18 downto 12) => \but1I_out[3]_13\(20 downto 14),
      topR_out(11 downto 3) => \but1I_out[3]_13\(12 downto 4),
      topR_out(2 downto 0) => \but1I_out[3]_13\(2 downto 0),
      \topR_out_reg[0]_0\ => \butterfly_generator[2].butterfly_n_112\,
      \topR_out_reg[10]_0\ => \butterfly_generator[2].butterfly_n_104\,
      \topR_out_reg[11]_0\ => \butterfly_generator[2].butterfly_n_103\,
      \topR_out_reg[13]_0\ => \butterfly_generator[2].butterfly_n_102\,
      \topR_out_reg[17]_0\ => \butterfly_generator[2].butterfly_n_101\,
      \topR_out_reg[18]_0\ => \butterfly_generator[2].butterfly_n_100\,
      \topR_out_reg[21]_0\ => \butterfly_generator[2].butterfly_n_97\,
      \topR_out_reg[22]_0\ => \butterfly_generator[2].butterfly_n_96\,
      \topR_out_reg[23]_0\ => \butterfly_generator[2].butterfly_n_56\,
      \topR_out_reg[23]_1\(23 downto 0) => \but1I_out[2]_9\(23 downto 0),
      \topR_out_reg[2]_0\ => \butterfly_generator[2].butterfly_n_111\,
      \topR_out_reg[4]_0\ => \butterfly_generator[2].butterfly_n_110\,
      \topR_out_reg[5]_0\ => \butterfly_generator[2].butterfly_n_109\,
      \topR_out_reg[6]_0\ => \butterfly_generator[2].butterfly_n_108\,
      \topR_out_reg[7]_0\ => \butterfly_generator[2].butterfly_n_107\,
      \topR_out_reg[8]_0\ => \butterfly_generator[2].butterfly_n_106\,
      \topR_out_reg[9]_0\ => \butterfly_generator[2].butterfly_n_105\,
      twiddleI(0) => \butTwiddleQ_reg_n_0_[2][8]\,
      twiddleR(0) => \butTwiddleI_reg_n_0_[2][10]\
    );
\butterfly_generator[3].butterfly\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_butterfly_2
     port map (
      A(0) => \^a\(0),
      CEA1 => \butterfly_generator[1].butterfly_n_106\,
      D(6) => \butterfly_generator[3].butterfly_n_53\,
      D(5) => \butterfly_generator[3].butterfly_n_54\,
      D(4) => \butterfly_generator[3].butterfly_n_55\,
      D(3) => \butterfly_generator[3].butterfly_n_56\,
      D(2) => \butterfly_generator[3].butterfly_n_57\,
      D(1) => \butterfly_generator[3].butterfly_n_58\,
      D(0) => \butterfly_generator[3].butterfly_n_59\,
      DSP_A_B_DATA_INST(2) => \butterfly_generator[2].butterfly_n_4\,
      DSP_A_B_DATA_INST(1) => \butterfly_generator[2].butterfly_n_5\,
      DSP_A_B_DATA_INST(0) => \butterfly_generator[2].butterfly_n_6\,
      Q(19 downto 13) => \but1Q_out[3]_14\(22 downto 16),
      Q(12 downto 8) => \but1Q_out[3]_14\(14 downto 10),
      Q(7) => \but1Q_out[3]_14\(8),
      Q(6 downto 0) => \but1Q_out[3]_14\(6 downto 0),
      \bottomI_out_reg[11]_0\ => \butterfly_generator[3].butterfly_n_152\,
      \bottomI_out_reg[13]_0\ => \butterfly_generator[3].butterfly_n_151\,
      \bottomI_out_reg[14]_0\ => \butterfly_generator[3].butterfly_n_150\,
      \bottomI_out_reg[15]_0\ => \butterfly_generator[3].butterfly_n_149\,
      \bottomI_out_reg[16]_0\ => \butterfly_generator[3].butterfly_n_148\,
      \bottomI_out_reg[19]_0\ => \butterfly_generator[3].butterfly_n_145\,
      \bottomI_out_reg[20]_0\ => \butterfly_generator[3].butterfly_n_144\,
      \bottomI_out_reg[21]_0\ => \butterfly_generator[3].butterfly_n_143\,
      \bottomI_out_reg[23]_0\ => \butterfly_generator[3].butterfly_n_117\,
      \bottomI_out_reg[23]_1\(23 downto 0) => \but2Q_out[3]_16\(23 downto 0),
      \bottomI_out_reg[4]_0\ => \butterfly_generator[3].butterfly_n_159\,
      \bottomI_out_reg[5]_0\ => \butterfly_generator[3].butterfly_n_158\,
      \bottomI_out_reg[8]_0\ => \butterfly_generator[3].butterfly_n_155\,
      \bottomI_out_reg[9]_0\ => \butterfly_generator[3].butterfly_n_154\,
      \bottomR_out_reg[0]_0\ => \butterfly_generator[3].butterfly_n_116\,
      \bottomR_out_reg[10]_0\ => \butterfly_generator[3].butterfly_n_108\,
      \bottomR_out_reg[11]_0\ => \butterfly_generator[3].butterfly_n_107\,
      \bottomR_out_reg[13]_0\ => \butterfly_generator[3].butterfly_n_105\,
      \bottomR_out_reg[15]_0\ => \butterfly_generator[3].butterfly_n_103\,
      \bottomR_out_reg[16]_0\ => \butterfly_generator[3].butterfly_n_102\,
      \bottomR_out_reg[17]_0\ => \butterfly_generator[3].butterfly_n_101\,
      \bottomR_out_reg[19]_0\ => \butterfly_generator[3].butterfly_n_99\,
      \bottomR_out_reg[1]_0\ => \butterfly_generator[3].butterfly_n_115\,
      \bottomR_out_reg[22]_0\ => \butterfly_generator[3].butterfly_n_96\,
      \bottomR_out_reg[23]_0\(23 downto 0) => \but2I_out[3]_15\(23 downto 0),
      \bottomR_out_reg[4]_0\ => \butterfly_generator[3].butterfly_n_113\,
      \bottomR_out_reg[5]_0\ => \butterfly_generator[3].butterfly_n_112\,
      \bottomR_out_reg[6]_0\ => \butterfly_generator[3].butterfly_n_111\,
      \bottomR_out_reg[7]_0\ => \butterfly_generator[3].butterfly_n_110\,
      \bottomR_out_reg[8]_0\ => \butterfly_generator[3].butterfly_n_109\,
      \but2I_reg[3][23]\ => \butterfly_generator[0].butterfly_n_4\,
      dataI(51 downto 28) => dataI(119 downto 96),
      dataI(27) => dataI(54),
      dataI(26) => dataI(45),
      dataI(25) => dataI(37),
      dataI(24) => dataI(27),
      dataI(23 downto 0) => dataI(23 downto 0),
      \dataI_reg[3][23]\ => \butterfly_generator[1].butterfly_n_173\,
      \dataI_reg[3][23]_0\(23 downto 0) => \but2I_out[1]_7\(23 downto 0),
      \dataI_reg[3][23]_1\ => \butterfly_generator[2].butterfly_n_95\,
      \dataI_reg[3][3]\ => \dataI[3][3]_i_3_n_0\,
      \dataI_reg[3][9]\(1) => \butterfly_generator[3].butterfly_n_63\,
      \dataI_reg[3][9]\(0) => \butterfly_generator[3].butterfly_n_64\,
      \dataI_reg[3][9]_0\ => \butterfly_generator[0].butterfly_n_255\,
      \dataI_reg[3][9]_1\ => \idx[2]_i_4_n_0\,
      \dataI_reg[3][9]_2\ => \dataI[3][9]_i_4_n_0\,
      \dataI_reg[5][23]\(6 downto 4) => \but2I_out[2]_11\(23 downto 21),
      \dataI_reg[5][23]\(3) => \but2I_out[2]_11\(16),
      \dataI_reg[5][23]\(2) => \but2I_out[2]_11\(13),
      \dataI_reg[5][23]\(1) => \but2I_out[2]_11\(11),
      \dataI_reg[5][23]\(0) => \but2I_out[2]_11\(3),
      \dataI_reg[5][23]_0\ => \butterfly_generator[1].butterfly_n_109\,
      \dataI_reg[5][6]\(0) => \butterfly_generator[3].butterfly_n_67\,
      \dataI_reg[5][6]_0\ => \butterfly_generator[0].butterfly_n_3\,
      \dataI_reg[5][6]_1\ => \dataI[5][6]_i_3_n_0\,
      \dataI_reg[5][6]_2\ => \dataI[5][6]_i_4_n_0\,
      \dataI_reg[5][6]_3\ => \dataI[6][6]_i_3_n_0\,
      \dataI_reg[5][6]_4\ => \butterfly_generator[2].butterfly_n_234\,
      \dataI_reg[6][13]\ => \dataI[6][13]_i_3_n_0\,
      \dataI_reg[6][13]_0\ => \dataI[6][13]_i_4_n_0\,
      \dataI_reg[6][21]\(2) => p_0_in(21),
      \dataI_reg[6][21]\(1) => p_0_in(13),
      \dataI_reg[6][21]\(0) => p_0_in(3),
      \dataI_reg[6][21]_0\ => \dataI[6][21]_i_3_n_0\,
      \dataI_reg[6][21]_1\ => \dataI[6][21]_i_5_n_0\,
      \dataI_reg[6][3]\ => \^state_reg[1]_0\,
      \dataI_reg[6][3]_0\ => \dataI[6][3]_i_3_n_0\,
      \dataI_reg[6][3]_1\ => \dataI[6][3]_i_4_n_0\,
      \dataI_reg[7][23]\(23) => \butterfly_generator[3].butterfly_n_200\,
      \dataI_reg[7][23]\(22) => \butterfly_generator[3].butterfly_n_201\,
      \dataI_reg[7][23]\(21) => \butterfly_generator[3].butterfly_n_202\,
      \dataI_reg[7][23]\(20) => \butterfly_generator[3].butterfly_n_203\,
      \dataI_reg[7][23]\(19) => \butterfly_generator[3].butterfly_n_204\,
      \dataI_reg[7][23]\(18) => \butterfly_generator[3].butterfly_n_205\,
      \dataI_reg[7][23]\(17) => \butterfly_generator[3].butterfly_n_206\,
      \dataI_reg[7][23]\(16) => \butterfly_generator[3].butterfly_n_207\,
      \dataI_reg[7][23]\(15) => \butterfly_generator[3].butterfly_n_208\,
      \dataI_reg[7][23]\(14) => \butterfly_generator[3].butterfly_n_209\,
      \dataI_reg[7][23]\(13) => \butterfly_generator[3].butterfly_n_210\,
      \dataI_reg[7][23]\(12) => \butterfly_generator[3].butterfly_n_211\,
      \dataI_reg[7][23]\(11) => \butterfly_generator[3].butterfly_n_212\,
      \dataI_reg[7][23]\(10) => \butterfly_generator[3].butterfly_n_213\,
      \dataI_reg[7][23]\(9) => \butterfly_generator[3].butterfly_n_214\,
      \dataI_reg[7][23]\(8) => \butterfly_generator[3].butterfly_n_215\,
      \dataI_reg[7][23]\(7) => \butterfly_generator[3].butterfly_n_216\,
      \dataI_reg[7][23]\(6) => \butterfly_generator[3].butterfly_n_217\,
      \dataI_reg[7][23]\(5) => \butterfly_generator[3].butterfly_n_218\,
      \dataI_reg[7][23]\(4) => \butterfly_generator[3].butterfly_n_219\,
      \dataI_reg[7][23]\(3) => \butterfly_generator[3].butterfly_n_220\,
      \dataI_reg[7][23]\(2) => \butterfly_generator[3].butterfly_n_221\,
      \dataI_reg[7][23]\(1) => \butterfly_generator[3].butterfly_n_222\,
      \dataI_reg[7][23]\(0) => \butterfly_generator[3].butterfly_n_223\,
      dataQ(57 downto 34) => dataQ(119 downto 96),
      dataQ(33) => dataQ(67),
      dataQ(32) => dataQ(61),
      dataQ(31) => dataQ(50),
      dataQ(30) => dataQ(47),
      dataQ(29) => dataQ(39),
      dataQ(28) => dataQ(33),
      dataQ(27) => dataQ(31),
      dataQ(26 downto 24) => dataQ(29 downto 27),
      dataQ(23 downto 0) => dataQ(23 downto 0),
      \dataQ_reg[3][12]\(1) => \butterfly_generator[3].butterfly_n_65\,
      \dataQ_reg[3][12]\(0) => \butterfly_generator[3].butterfly_n_66\,
      \dataQ_reg[3][12]_0\ => \dataQ[3][12]_i_3_n_0\,
      \dataQ_reg[3][23]\(23 downto 0) => \but2Q_out[1]_8\(23 downto 0),
      \dataQ_reg[3][23]_0\ => \dataQ[7][22]_i_2_n_0\,
      \dataQ_reg[3][3]\ => \dataQ[3][3]_i_3_n_0\,
      \dataQ_reg[5][13]\ => \dataQ[6][13]_i_3_n_0\,
      \dataQ_reg[5][13]_0\ => \butterfly_generator[2].butterfly_n_227\,
      \dataQ_reg[5][19]\(2) => \butterfly_generator[3].butterfly_n_68\,
      \dataQ_reg[5][19]\(1) => \butterfly_generator[3].butterfly_n_69\,
      \dataQ_reg[5][19]\(0) => \butterfly_generator[3].butterfly_n_70\,
      \dataQ_reg[5][19]_0\ => \dataQ[6][19]_i_3_n_0\,
      \dataQ_reg[5][19]_1\ => \butterfly_generator[2].butterfly_n_229\,
      \dataQ_reg[5][2]\ => \dataQ[6][2]_i_3_n_0\,
      \dataQ_reg[5][2]_0\ => \butterfly_generator[2].butterfly_n_226\,
      \dataQ_reg[5][7]\ => \butTwiddleI[0][10]_i_2_n_0\,
      \dataQ_reg[6][15]\ => \dataQ[6][15]_i_3_n_0\,
      \dataQ_reg[6][15]_0\ => \dataQ[6][15]_i_4_n_0\,
      \dataQ_reg[6][23]\ => \dataQ[6][23]_i_3_n_0\,
      \dataQ_reg[6][23]_0\(10 downto 9) => \but2Q_out[2]_12\(23 downto 22),
      \dataQ_reg[6][23]_0\(8) => \but2Q_out[2]_12\(15),
      \dataQ_reg[6][23]_0\(7) => \but2Q_out[2]_12\(11),
      \dataQ_reg[6][23]_0\(6 downto 0) => \but2Q_out[2]_12\(9 downto 3),
      \dataQ_reg[6][23]_1\ => \dataQ[6][23]_i_4_n_0\,
      \dataQ_reg[6][3]\ => \dataQ[6][3]_i_3_n_0\,
      \dataQ_reg[6][3]_0\ => \dataQ[6][3]_i_4_n_0\,
      \dataQ_reg[6][4]\ => \butterfly_generator[0].butterfly_n_2\,
      \dataQ_reg[6][4]_0\ => \dataQ[6][4]_i_3_n_0\,
      \dataQ_reg[6][4]_1\ => \dataI[6][21]_i_4_n_0\,
      \dataQ_reg[6][4]_2\ => \dataQ[6][4]_i_4_n_0\,
      \dataQ_reg[6][4]_3\ => \dataI[6][22]_i_5_n_0\,
      \dataQ_reg[6][5]\ => \dataQ[6][5]_i_3_n_0\,
      \dataQ_reg[6][5]_0\ => \dataQ[6][5]_i_4_n_0\,
      \dataQ_reg[6][7]\ => \dataQ[6][7]_i_3_n_0\,
      \dataQ_reg[6][7]_0\ => \dataQ[6][7]_i_4_n_0\,
      \dataQ_reg[6][9]\ => \dataQ[6][9]_i_3_n_0\,
      \dataQ_reg[6][9]_0\ => \dataQ[6][9]_i_4_n_0\,
      \dataQ_reg[7][23]\(23) => \butterfly_generator[3].butterfly_n_175\,
      \dataQ_reg[7][23]\(22) => \butterfly_generator[3].butterfly_n_176\,
      \dataQ_reg[7][23]\(21) => \butterfly_generator[3].butterfly_n_177\,
      \dataQ_reg[7][23]\(20) => \butterfly_generator[3].butterfly_n_178\,
      \dataQ_reg[7][23]\(19) => \butterfly_generator[3].butterfly_n_179\,
      \dataQ_reg[7][23]\(18) => \butterfly_generator[3].butterfly_n_180\,
      \dataQ_reg[7][23]\(17) => \butterfly_generator[3].butterfly_n_181\,
      \dataQ_reg[7][23]\(16) => \butterfly_generator[3].butterfly_n_182\,
      \dataQ_reg[7][23]\(15) => \butterfly_generator[3].butterfly_n_183\,
      \dataQ_reg[7][23]\(14) => \butterfly_generator[3].butterfly_n_184\,
      \dataQ_reg[7][23]\(13) => \butterfly_generator[3].butterfly_n_185\,
      \dataQ_reg[7][23]\(12) => \butterfly_generator[3].butterfly_n_186\,
      \dataQ_reg[7][23]\(11) => \butterfly_generator[3].butterfly_n_187\,
      \dataQ_reg[7][23]\(10) => \butterfly_generator[3].butterfly_n_188\,
      \dataQ_reg[7][23]\(9) => \butterfly_generator[3].butterfly_n_189\,
      \dataQ_reg[7][23]\(8) => \butterfly_generator[3].butterfly_n_190\,
      \dataQ_reg[7][23]\(7) => \butterfly_generator[3].butterfly_n_191\,
      \dataQ_reg[7][23]\(6) => \butterfly_generator[3].butterfly_n_192\,
      \dataQ_reg[7][23]\(5) => \butterfly_generator[3].butterfly_n_193\,
      \dataQ_reg[7][23]\(4) => \butterfly_generator[3].butterfly_n_194\,
      \dataQ_reg[7][23]\(3) => \butterfly_generator[3].butterfly_n_195\,
      \dataQ_reg[7][23]\(2) => \butterfly_generator[3].butterfly_n_196\,
      \dataQ_reg[7][23]\(1) => \butterfly_generator[3].butterfly_n_197\,
      \dataQ_reg[7][23]\(0) => \butterfly_generator[3].butterfly_n_198\,
      \mul1I_reg[23]_0\(23) => \but2Q_reg_n_0_[3][23]\,
      \mul1I_reg[23]_0\(22) => \but2Q_reg_n_0_[3][22]\,
      \mul1I_reg[23]_0\(21) => \but2Q_reg_n_0_[3][21]\,
      \mul1I_reg[23]_0\(20) => \but2Q_reg_n_0_[3][20]\,
      \mul1I_reg[23]_0\(19) => \but2Q_reg_n_0_[3][19]\,
      \mul1I_reg[23]_0\(18) => \but2Q_reg_n_0_[3][18]\,
      \mul1I_reg[23]_0\(17) => \but2Q_reg_n_0_[3][17]\,
      \mul1I_reg[23]_0\(16) => \but2Q_reg_n_0_[3][16]\,
      \mul1I_reg[23]_0\(15) => \but2Q_reg_n_0_[3][15]\,
      \mul1I_reg[23]_0\(14) => \but2Q_reg_n_0_[3][14]\,
      \mul1I_reg[23]_0\(13) => \but2Q_reg_n_0_[3][13]\,
      \mul1I_reg[23]_0\(12) => \but2Q_reg_n_0_[3][12]\,
      \mul1I_reg[23]_0\(11) => \but2Q_reg_n_0_[3][11]\,
      \mul1I_reg[23]_0\(10) => \but2Q_reg_n_0_[3][10]\,
      \mul1I_reg[23]_0\(9) => \but2Q_reg_n_0_[3][9]\,
      \mul1I_reg[23]_0\(8) => \but2Q_reg_n_0_[3][8]\,
      \mul1I_reg[23]_0\(7) => \but2Q_reg_n_0_[3][7]\,
      \mul1I_reg[23]_0\(6) => \but2Q_reg_n_0_[3][6]\,
      \mul1I_reg[23]_0\(5) => \but2Q_reg_n_0_[3][5]\,
      \mul1I_reg[23]_0\(4) => \but2Q_reg_n_0_[3][4]\,
      \mul1I_reg[23]_0\(3) => \but2Q_reg_n_0_[3][3]\,
      \mul1I_reg[23]_0\(2) => \but2Q_reg_n_0_[3][2]\,
      \mul1I_reg[23]_0\(1) => \but2Q_reg_n_0_[3][1]\,
      \mul1I_reg[23]_0\(0) => \but2Q_reg_n_0_[3][0]\,
      \mul1R_reg[23]_0\(23) => \but2I_reg_n_0_[3][23]\,
      \mul1R_reg[23]_0\(22) => \but2I_reg_n_0_[3][22]\,
      \mul1R_reg[23]_0\(21) => \but2I_reg_n_0_[3][21]\,
      \mul1R_reg[23]_0\(20) => \but2I_reg_n_0_[3][20]\,
      \mul1R_reg[23]_0\(19) => \but2I_reg_n_0_[3][19]\,
      \mul1R_reg[23]_0\(18) => \but2I_reg_n_0_[3][18]\,
      \mul1R_reg[23]_0\(17) => \but2I_reg_n_0_[3][17]\,
      \mul1R_reg[23]_0\(16) => \but2I_reg_n_0_[3][16]\,
      \mul1R_reg[23]_0\(15) => \but2I_reg_n_0_[3][15]\,
      \mul1R_reg[23]_0\(14) => \but2I_reg_n_0_[3][14]\,
      \mul1R_reg[23]_0\(13) => \but2I_reg_n_0_[3][13]\,
      \mul1R_reg[23]_0\(12) => \but2I_reg_n_0_[3][12]\,
      \mul1R_reg[23]_0\(11) => \but2I_reg_n_0_[3][11]\,
      \mul1R_reg[23]_0\(10) => \but2I_reg_n_0_[3][10]\,
      \mul1R_reg[23]_0\(9) => \but2I_reg_n_0_[3][9]\,
      \mul1R_reg[23]_0\(8) => \but2I_reg_n_0_[3][8]\,
      \mul1R_reg[23]_0\(7) => \but2I_reg_n_0_[3][7]\,
      \mul1R_reg[23]_0\(6) => \but2I_reg_n_0_[3][6]\,
      \mul1R_reg[23]_0\(5) => \but2I_reg_n_0_[3][5]\,
      \mul1R_reg[23]_0\(4) => \but2I_reg_n_0_[3][4]\,
      \mul1R_reg[23]_0\(3) => \but2I_reg_n_0_[3][3]\,
      \mul1R_reg[23]_0\(2) => \but2I_reg_n_0_[3][2]\,
      \mul1R_reg[23]_0\(1) => \but2I_reg_n_0_[3][1]\,
      \mul1R_reg[23]_0\(0) => \but2I_reg_n_0_[3][0]\,
      mul2I(0) => mul2I(22),
      \mul2R_reg[22]_0\(0) => mul2R_0(22),
      \mul2R_reg[22]_1\(2) => \butTwiddleI_reg_n_0_[3][23]\,
      \mul2R_reg[22]_1\(1) => \butTwiddleI_reg_n_0_[3][10]\,
      \mul2R_reg[22]_1\(0) => \butTwiddleI_reg_n_0_[3][9]\,
      \partialFftSizeBit__0\(1 downto 0) => \partialFftSizeBit__0\(1 downto 0),
      \partialFftSizeBit_reg[1]\ => \butterfly_generator[3].butterfly_n_199\,
      \partialFftSizeBit_reg[1]_0\ => \butterfly_generator[3].butterfly_n_224\,
      ready01_out => ready01_out,
      s00_axi_aclk => s00_axi_aclk,
      \tempI_reg[23]_0\(23) => \but1Q_reg_n_0_[3][23]\,
      \tempI_reg[23]_0\(22) => \but1Q_reg_n_0_[3][22]\,
      \tempI_reg[23]_0\(21) => \but1Q_reg_n_0_[3][21]\,
      \tempI_reg[23]_0\(20) => \but1Q_reg_n_0_[3][20]\,
      \tempI_reg[23]_0\(19) => \but1Q_reg_n_0_[3][19]\,
      \tempI_reg[23]_0\(18) => \but1Q_reg_n_0_[3][18]\,
      \tempI_reg[23]_0\(17) => \but1Q_reg_n_0_[3][17]\,
      \tempI_reg[23]_0\(16) => \but1Q_reg_n_0_[3][16]\,
      \tempI_reg[23]_0\(15) => \but1Q_reg_n_0_[3][15]\,
      \tempI_reg[23]_0\(14) => \but1Q_reg_n_0_[3][14]\,
      \tempI_reg[23]_0\(13) => \but1Q_reg_n_0_[3][13]\,
      \tempI_reg[23]_0\(12) => \but1Q_reg_n_0_[3][12]\,
      \tempI_reg[23]_0\(11) => \but1Q_reg_n_0_[3][11]\,
      \tempI_reg[23]_0\(10) => \but1Q_reg_n_0_[3][10]\,
      \tempI_reg[23]_0\(9) => \but1Q_reg_n_0_[3][9]\,
      \tempI_reg[23]_0\(8) => \but1Q_reg_n_0_[3][8]\,
      \tempI_reg[23]_0\(7) => \but1Q_reg_n_0_[3][7]\,
      \tempI_reg[23]_0\(6) => \but1Q_reg_n_0_[3][6]\,
      \tempI_reg[23]_0\(5) => \but1Q_reg_n_0_[3][5]\,
      \tempI_reg[23]_0\(4) => \but1Q_reg_n_0_[3][4]\,
      \tempI_reg[23]_0\(3) => \but1Q_reg_n_0_[3][3]\,
      \tempI_reg[23]_0\(2) => \but1Q_reg_n_0_[3][2]\,
      \tempI_reg[23]_0\(1) => \but1Q_reg_n_0_[3][1]\,
      \tempI_reg[23]_0\(0) => \but1Q_reg_n_0_[3][0]\,
      \tempR_reg[23]_0\(23) => \but1I_reg_n_0_[3][23]\,
      \tempR_reg[23]_0\(22) => \but1I_reg_n_0_[3][22]\,
      \tempR_reg[23]_0\(21) => \but1I_reg_n_0_[3][21]\,
      \tempR_reg[23]_0\(20) => \but1I_reg_n_0_[3][20]\,
      \tempR_reg[23]_0\(19) => \but1I_reg_n_0_[3][19]\,
      \tempR_reg[23]_0\(18) => \but1I_reg_n_0_[3][18]\,
      \tempR_reg[23]_0\(17) => \but1I_reg_n_0_[3][17]\,
      \tempR_reg[23]_0\(16) => \but1I_reg_n_0_[3][16]\,
      \tempR_reg[23]_0\(15) => \but1I_reg_n_0_[3][15]\,
      \tempR_reg[23]_0\(14) => \but1I_reg_n_0_[3][14]\,
      \tempR_reg[23]_0\(13) => \but1I_reg_n_0_[3][13]\,
      \tempR_reg[23]_0\(12) => \but1I_reg_n_0_[3][12]\,
      \tempR_reg[23]_0\(11) => \but1I_reg_n_0_[3][11]\,
      \tempR_reg[23]_0\(10) => \but1I_reg_n_0_[3][10]\,
      \tempR_reg[23]_0\(9) => \but1I_reg_n_0_[3][9]\,
      \tempR_reg[23]_0\(8) => \but1I_reg_n_0_[3][8]\,
      \tempR_reg[23]_0\(7) => \but1I_reg_n_0_[3][7]\,
      \tempR_reg[23]_0\(6) => \but1I_reg_n_0_[3][6]\,
      \tempR_reg[23]_0\(5) => \but1I_reg_n_0_[3][5]\,
      \tempR_reg[23]_0\(4) => \but1I_reg_n_0_[3][4]\,
      \tempR_reg[23]_0\(3) => \but1I_reg_n_0_[3][3]\,
      \tempR_reg[23]_0\(2) => \but1I_reg_n_0_[3][2]\,
      \tempR_reg[23]_0\(1) => \but1I_reg_n_0_[3][1]\,
      \tempR_reg[23]_0\(0) => \but1I_reg_n_0_[3][0]\,
      \topI_out_reg[0]_0\ => \butterfly_generator[3].butterfly_n_0\,
      \topI_out_reg[0]_1\ => \butterfly_generator[3].butterfly_n_162\,
      \topI_out_reg[10]_0\ => \butterfly_generator[3].butterfly_n_153\,
      \topI_out_reg[11]_0\ => \butterfly_generator[3].butterfly_n_171\,
      \topI_out_reg[12]_0\ => \butterfly_generator[3].butterfly_n_21\,
      \topI_out_reg[15]_0\ => \butterfly_generator[3].butterfly_n_165\,
      \topI_out_reg[17]_0\ => \butterfly_generator[3].butterfly_n_147\,
      \topI_out_reg[18]_0\ => \butterfly_generator[3].butterfly_n_22\,
      \topI_out_reg[18]_1\ => \butterfly_generator[3].butterfly_n_146\,
      \topI_out_reg[1]_0\ => \butterfly_generator[3].butterfly_n_161\,
      \topI_out_reg[22]_0\ => \butterfly_generator[3].butterfly_n_142\,
      \topI_out_reg[22]_1\ => \butterfly_generator[3].butterfly_n_166\,
      \topI_out_reg[23]_0\ => \butterfly_generator[3].butterfly_n_23\,
      \topI_out_reg[2]_0\ => \butterfly_generator[3].butterfly_n_160\,
      \topI_out_reg[6]_0\ => \butterfly_generator[3].butterfly_n_157\,
      \topI_out_reg[6]_1\ => \butterfly_generator[3].butterfly_n_169\,
      \topI_out_reg[7]_0\ => \butterfly_generator[3].butterfly_n_156\,
      \topI_out_reg[7]_1\ => \butterfly_generator[3].butterfly_n_163\,
      \topI_out_reg[8]_0\ => \butterfly_generator[3].butterfly_n_170\,
      \topI_out_reg[9]_0\ => \butterfly_generator[3].butterfly_n_164\,
      \topR_out_reg[0]_0\ => \butterfly_generator[3].butterfly_n_24\,
      \topR_out_reg[10]_0\ => \butterfly_generator[3].butterfly_n_50\,
      \topR_out_reg[11]_0\ => \butterfly_generator[3].butterfly_n_172\,
      \topR_out_reg[12]_0\ => \butterfly_generator[3].butterfly_n_106\,
      \topR_out_reg[13]_0\ => \butterfly_generator[3].butterfly_n_167\,
      \topR_out_reg[14]_0\ => \butterfly_generator[3].butterfly_n_104\,
      \topR_out_reg[15]_0\ => \butterfly_generator[3].butterfly_n_51\,
      \topR_out_reg[16]_0\ => \butterfly_generator[3].butterfly_n_173\,
      \topR_out_reg[18]_0\ => \butterfly_generator[3].butterfly_n_100\,
      \topR_out_reg[20]_0\ => \butterfly_generator[3].butterfly_n_98\,
      \topR_out_reg[21]_0\ => \butterfly_generator[3].butterfly_n_97\,
      \topR_out_reg[22]_0\ => \butterfly_generator[3].butterfly_n_174\,
      \topR_out_reg[23]_0\(21 downto 12) => \but1I_out[3]_13\(23 downto 14),
      \topR_out_reg[23]_0\(11 downto 3) => \but1I_out[3]_13\(12 downto 4),
      \topR_out_reg[23]_0\(2 downto 0) => \but1I_out[3]_13\(2 downto 0),
      \topR_out_reg[23]_1\ => \butterfly_generator[3].butterfly_n_71\,
      \topR_out_reg[23]_2\ => \butterfly_generator[3].butterfly_n_168\,
      \topR_out_reg[2]_0\ => \butterfly_generator[3].butterfly_n_114\,
      \topR_out_reg[3]_0\ => \butterfly_generator[3].butterfly_n_47\,
      \topR_out_reg[5]_0\ => \butterfly_generator[3].butterfly_n_48\,
      \topR_out_reg[7]_0\ => \butterfly_generator[3].butterfly_n_49\,
      twiddleI(1) => \butTwiddleQ_reg_n_0_[3][23]\,
      twiddleI(0) => \butTwiddleQ_reg_n_0_[1][8]\
    );
\dataI[0][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => idxreversed(0),
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      O => \dataI[0][23]_i_3_n_0\
    );
\dataI[1][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => idxreversed(0),
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      O => \dataI[1][23]_i_3_n_0\
    );
\dataI[2][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A80FF80"
    )
        port map (
      I0 => \idx[2]_i_4_n_0\,
      I1 => \dataI[6][12]_i_3_n_0\,
      I2 => \dataI[2][22]_i_3_n_0\,
      I3 => dataI(132),
      I4 => state(1),
      I5 => \^state_reg[0]_0\(0),
      O => \dataI[2][12]_i_2_n_0\
    );
\dataI[2][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A80FF80"
    )
        port map (
      I0 => \idx[2]_i_4_n_0\,
      I1 => \dataI[6][15]_i_3_n_0\,
      I2 => \dataI[2][22]_i_3_n_0\,
      I3 => dataI(135),
      I4 => state(1),
      I5 => \^state_reg[0]_0\(0),
      O => \dataI[2][15]_i_2_n_0\
    );
\dataI[2][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => state(1),
      I1 => \^state_reg[0]_0\(0),
      O => \dataI[2][15]_i_4_n_0\
    );
\dataI[2][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A80FF80"
    )
        port map (
      I0 => \idx[2]_i_4_n_0\,
      I1 => \dataI[6][1]_i_3_n_0\,
      I2 => \dataI[2][22]_i_3_n_0\,
      I3 => dataI(121),
      I4 => state(1),
      I5 => \^state_reg[0]_0\(0),
      O => \dataI[2][1]_i_2_n_0\
    );
\dataI[2][22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => idxreversed(0),
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      O => \dataI[2][22]_i_3_n_0\
    );
\dataI[2][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A80FF80"
    )
        port map (
      I0 => \idx[2]_i_4_n_0\,
      I1 => \dataI[4][3]_i_3_n_0\,
      I2 => \dataI[2][22]_i_3_n_0\,
      I3 => dataI(123),
      I4 => state(1),
      I5 => \^state_reg[0]_0\(0),
      O => \dataI[2][3]_i_2_n_0\
    );
\dataI[3][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \idx_reg[1]_rep_n_0\,
      I1 => idxreversed(2),
      I2 => idxreversed(0),
      O => \dataI[3][23]_i_3_n_0\
    );
\dataI[3][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => dataI(99),
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => \dataI[4][3]_i_3_n_0\,
      O => \dataI[3][3]_i_3_n_0\
    );
\dataI[3][9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => dataI(105),
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => \dataI[6][9]_i_3_n_0\,
      O => \dataI[3][9]_i_4_n_0\
    );
\dataI[4][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(72),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][0]_i_3_n_0\
    );
\dataI[4][10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(82),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][10]_i_3_n_0\
    );
\dataI[4][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(83),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][11]_i_3_n_0\
    );
\dataI[4][12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(84),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][12]_i_3_n_0\
    );
\dataI[4][13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(85),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][13]_i_3_n_0\
    );
\dataI[4][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(86),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][14]_i_3_n_0\
    );
\dataI[4][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(87),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][15]_i_3_n_0\
    );
\dataI[4][16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(88),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][16]_i_3_n_0\
    );
\dataI[4][17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(89),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][17]_i_3_n_0\
    );
\dataI[4][18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(90),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][18]_i_3_n_0\
    );
\dataI[4][19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(91),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][19]_i_3_n_0\
    );
\dataI[4][1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(73),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][1]_i_3_n_0\
    );
\dataI[4][20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(92),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][20]_i_3_n_0\
    );
\dataI[4][21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(93),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][21]_i_3_n_0\
    );
\dataI[4][22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(94),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][22]_i_3_n_0\
    );
\dataI[4][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => idxreversed(0),
      I1 => idxreversed(2),
      I2 => \idx_reg[1]_rep_n_0\,
      O => \dataI[4][23]_i_3_n_0\
    );
\dataI[4][23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(95),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][23]_i_4_n_0\
    );
\dataI[4][2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(74),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][2]_i_3_n_0\
    );
\dataI[4][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(3),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[4][3]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[4][3]_i_6_n_0\,
      O => \dataI[4][3]_i_3_n_0\
    );
\dataI[4][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(75),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][3]_i_4_n_0\
    );
\dataI[4][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(3),
      I1 => dataI(27),
      I2 => idxreversed(1),
      I3 => dataI(51),
      I4 => idxreversed(0),
      I5 => dataI(75),
      O => \dataI[4][3]_i_5_n_0\
    );
\dataI[4][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(99),
      I1 => dataI(123),
      I2 => idxreversed(1),
      I3 => dataI(147),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(3),
      O => \dataI[4][3]_i_6_n_0\
    );
\dataI[4][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(76),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][4]_i_3_n_0\
    );
\dataI[4][5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(77),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][5]_i_3_n_0\
    );
\dataI[4][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(78),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][6]_i_3_n_0\
    );
\dataI[4][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(79),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][7]_i_3_n_0\
    );
\dataI[4][8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(80),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][8]_i_3_n_0\
    );
\dataI[4][9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(81),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[4][9]_i_3_n_0\
    );
\dataI[5][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000DFFFFFFF"
    )
        port map (
      I0 => \dataI[6][0]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataI(48),
      O => \dataI[5][0]_i_4_n_0\
    );
\dataI[5][10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000DFFFFFFF"
    )
        port map (
      I0 => \dataI[6][10]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataI(58),
      O => \dataI[5][10]_i_4_n_0\
    );
\dataI[5][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \dataI[6][11]_i_3_n_0\,
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => dataI(59),
      O => \dataI[5][11]_i_3_n_0\
    );
\dataI[5][12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000F7FFFFFF"
    )
        port map (
      I0 => idxreversed(0),
      I1 => idxreversed(2),
      I2 => \idx_reg[1]_rep_n_0\,
      I3 => \dataI[6][12]_i_3_n_0\,
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataI(60),
      O => \dataI[5][12]_i_4_n_0\
    );
\dataI[5][13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \dataI[6][13]_i_3_n_0\,
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => dataI(61),
      O => \dataI[5][13]_i_3_n_0\
    );
\dataI[5][14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000F7FFFFFF"
    )
        port map (
      I0 => idxreversed(0),
      I1 => idxreversed(2),
      I2 => \idx_reg[1]_rep_n_0\,
      I3 => \dataI[6][14]_i_3_n_0\,
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataI(62),
      O => \dataI[5][14]_i_4_n_0\
    );
\dataI[5][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000DFFFFFFF"
    )
        port map (
      I0 => \dataI[6][15]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataI(63),
      O => \dataI[5][15]_i_4_n_0\
    );
\dataI[5][16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \dataI[6][16]_i_3_n_0\,
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => dataI(64),
      O => \dataI[5][16]_i_3_n_0\
    );
\dataI[5][17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => idxreversed(0),
      I1 => idxreversed(2),
      I2 => \idx_reg[1]_rep_n_0\,
      I3 => \dataI[6][17]_i_3_n_0\,
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataI(65),
      O => \dataI[5][17]_i_4_n_0\
    );
\dataI[5][21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000F7FFFFFF"
    )
        port map (
      I0 => idxreversed(0),
      I1 => idxreversed(2),
      I2 => \idx_reg[1]_rep_n_0\,
      I3 => \dataI[6][21]_i_3_n_0\,
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataI(69),
      O => \dataI[5][21]_i_4_n_0\
    );
\dataI[5][22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \dataI[6][22]_i_3_n_0\,
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => dataI(70),
      O => \dataI[5][22]_i_3_n_0\
    );
\dataI[5][23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \dataI[6][23]_i_3_n_0\,
      I1 => \idx_reg[2]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(1),
      I4 => dataI(71),
      O => \dataI[5][23]_i_3_n_0\
    );
\dataI[5][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000DFFFFFFF"
    )
        port map (
      I0 => \dataI[4][3]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataI(51),
      O => \dataI[5][3]_i_4_n_0\
    );
\dataI[5][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => idxreversed(0),
      I1 => idxreversed(2),
      I2 => \idx_reg[1]_rep_n_0\,
      I3 => \dataI[6][4]_i_3_n_0\,
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataI(52),
      O => \dataI[5][4]_i_4_n_0\
    );
\dataI[5][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000DFFFFFFF"
    )
        port map (
      I0 => \dataI[6][5]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataI(53),
      O => \dataI[5][5]_i_4_n_0\
    );
\dataI[5][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dataQ[7][22]_i_2_n_0\,
      I1 => \^state_reg[1]_0\,
      O => \dataI[5][6]_i_3_n_0\
    );
\dataI[5][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => idxreversed(0),
      I1 => idxreversed(2),
      I2 => \idx_reg[1]_rep_n_0\,
      O => \dataI[5][6]_i_4_n_0\
    );
\dataI[5][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000DFFFFFFF"
    )
        port map (
      I0 => \dataI[6][7]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataI(55),
      O => \dataI[5][7]_i_4_n_0\
    );
\dataI[5][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000F7FFFFFF"
    )
        port map (
      I0 => idxreversed(0),
      I1 => idxreversed(2),
      I2 => \idx_reg[1]_rep_n_0\,
      I3 => \dataI[6][8]_i_3_n_0\,
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataI(56),
      O => \dataI[5][8]_i_4_n_0\
    );
\dataI[5][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000F7FFFFFF"
    )
        port map (
      I0 => idxreversed(0),
      I1 => idxreversed(2),
      I2 => \idx_reg[1]_rep_n_0\,
      I3 => \dataI[6][9]_i_3_n_0\,
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataI(57),
      O => \dataI[5][9]_i_4_n_0\
    );
\dataI[6][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(0),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][0]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][0]_i_6_n_0\,
      O => \dataI[6][0]_i_3_n_0\
    );
\dataI[6][0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(24),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[6][0]_i_4_n_0\
    );
\dataI[6][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(0),
      I1 => dataI(24),
      I2 => idxreversed(1),
      I3 => dataI(48),
      I4 => idxreversed(0),
      I5 => dataI(72),
      O => \dataI[6][0]_i_5_n_0\
    );
\dataI[6][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(96),
      I1 => dataI(120),
      I2 => idxreversed(1),
      I3 => dataI(144),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(0),
      O => \dataI[6][0]_i_6_n_0\
    );
\dataI[6][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(10),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][10]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][10]_i_6_n_0\,
      O => \dataI[6][10]_i_3_n_0\
    );
\dataI[6][10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(34),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[6][10]_i_4_n_0\
    );
\dataI[6][10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(10),
      I1 => dataI(34),
      I2 => idxreversed(1),
      I3 => dataI(58),
      I4 => idxreversed(0),
      I5 => dataI(82),
      O => \dataI[6][10]_i_5_n_0\
    );
\dataI[6][10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(106),
      I1 => dataI(130),
      I2 => idxreversed(1),
      I3 => dataI(154),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(10),
      O => \dataI[6][10]_i_6_n_0\
    );
\dataI[6][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(11),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][11]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][11]_i_6_n_0\,
      O => \dataI[6][11]_i_3_n_0\
    );
\dataI[6][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(11),
      I1 => dataI(35),
      I2 => idxreversed(1),
      I3 => dataI(59),
      I4 => idxreversed(0),
      I5 => dataI(83),
      O => \dataI[6][11]_i_5_n_0\
    );
\dataI[6][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(107),
      I1 => dataI(131),
      I2 => idxreversed(1),
      I3 => dataI(155),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(11),
      O => \dataI[6][11]_i_6_n_0\
    );
\dataI[6][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(12),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][12]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][12]_i_6_n_0\,
      O => \dataI[6][12]_i_3_n_0\
    );
\dataI[6][12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(36),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[6][12]_i_4_n_0\
    );
\dataI[6][12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(12),
      I1 => dataI(36),
      I2 => idxreversed(1),
      I3 => dataI(60),
      I4 => idxreversed(0),
      I5 => dataI(84),
      O => \dataI[6][12]_i_5_n_0\
    );
\dataI[6][12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(108),
      I1 => dataI(132),
      I2 => idxreversed(1),
      I3 => dataI(156),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(12),
      O => \dataI[6][12]_i_6_n_0\
    );
\dataI[6][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(13),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][13]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][13]_i_6_n_0\,
      O => \dataI[6][13]_i_3_n_0\
    );
\dataI[6][13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx[2]_i_4_n_0\,
      I1 => dataI(37),
      O => \dataI[6][13]_i_4_n_0\
    );
\dataI[6][13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(13),
      I1 => dataI(37),
      I2 => idxreversed(1),
      I3 => dataI(61),
      I4 => idxreversed(0),
      I5 => dataI(85),
      O => \dataI[6][13]_i_5_n_0\
    );
\dataI[6][13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(109),
      I1 => dataI(133),
      I2 => idxreversed(1),
      I3 => dataI(157),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(13),
      O => \dataI[6][13]_i_6_n_0\
    );
\dataI[6][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(14),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][14]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][14]_i_6_n_0\,
      O => \dataI[6][14]_i_3_n_0\
    );
\dataI[6][14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(14),
      I1 => dataI(38),
      I2 => idxreversed(1),
      I3 => dataI(62),
      I4 => idxreversed(0),
      I5 => dataI(86),
      O => \dataI[6][14]_i_5_n_0\
    );
\dataI[6][14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(110),
      I1 => dataI(134),
      I2 => idxreversed(1),
      I3 => dataI(158),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(14),
      O => \dataI[6][14]_i_6_n_0\
    );
\dataI[6][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(15),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][15]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][15]_i_6_n_0\,
      O => \dataI[6][15]_i_3_n_0\
    );
\dataI[6][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(39),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[6][15]_i_4_n_0\
    );
\dataI[6][15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(15),
      I1 => dataI(39),
      I2 => idxreversed(1),
      I3 => dataI(63),
      I4 => idxreversed(0),
      I5 => dataI(87),
      O => \dataI[6][15]_i_5_n_0\
    );
\dataI[6][15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(111),
      I1 => dataI(135),
      I2 => idxreversed(1),
      I3 => dataI(159),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(15),
      O => \dataI[6][15]_i_6_n_0\
    );
\dataI[6][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(16),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][16]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][16]_i_6_n_0\,
      O => \dataI[6][16]_i_3_n_0\
    );
\dataI[6][16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(40),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[6][16]_i_4_n_0\
    );
\dataI[6][16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(16),
      I1 => dataI(40),
      I2 => idxreversed(1),
      I3 => dataI(64),
      I4 => idxreversed(0),
      I5 => dataI(88),
      O => \dataI[6][16]_i_5_n_0\
    );
\dataI[6][16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(112),
      I1 => dataI(136),
      I2 => idxreversed(1),
      I3 => dataI(160),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(16),
      O => \dataI[6][16]_i_6_n_0\
    );
\dataI[6][17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(17),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][17]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][17]_i_6_n_0\,
      O => \dataI[6][17]_i_3_n_0\
    );
\dataI[6][17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(17),
      I1 => dataI(41),
      I2 => idxreversed(1),
      I3 => dataI(65),
      I4 => idxreversed(0),
      I5 => dataI(89),
      O => \dataI[6][17]_i_5_n_0\
    );
\dataI[6][17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(113),
      I1 => dataI(137),
      I2 => idxreversed(1),
      I3 => dataI(161),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(17),
      O => \dataI[6][17]_i_6_n_0\
    );
\dataI[6][18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(18),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][18]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][18]_i_6_n_0\,
      O => \dataI[6][18]_i_3_n_0\
    );
\dataI[6][18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(18),
      I1 => dataI(42),
      I2 => idxreversed(1),
      I3 => dataI(66),
      I4 => idxreversed(0),
      I5 => dataI(90),
      O => \dataI[6][18]_i_5_n_0\
    );
\dataI[6][18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(114),
      I1 => dataI(138),
      I2 => idxreversed(1),
      I3 => dataI(162),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(18),
      O => \dataI[6][18]_i_6_n_0\
    );
\dataI[6][19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(19),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][19]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][19]_i_6_n_0\,
      O => \dataI[6][19]_i_3_n_0\
    );
\dataI[6][19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(43),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[6][19]_i_4_n_0\
    );
\dataI[6][19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(19),
      I1 => dataI(43),
      I2 => idxreversed(1),
      I3 => dataI(67),
      I4 => idxreversed(0),
      I5 => dataI(91),
      O => \dataI[6][19]_i_5_n_0\
    );
\dataI[6][19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(115),
      I1 => dataI(139),
      I2 => idxreversed(1),
      I3 => dataI(163),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(19),
      O => \dataI[6][19]_i_6_n_0\
    );
\dataI[6][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(1),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][1]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][1]_i_6_n_0\,
      O => \dataI[6][1]_i_3_n_0\
    );
\dataI[6][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(1),
      I1 => dataI(25),
      I2 => idxreversed(1),
      I3 => dataI(49),
      I4 => idxreversed(0),
      I5 => dataI(73),
      O => \dataI[6][1]_i_5_n_0\
    );
\dataI[6][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(97),
      I1 => dataI(121),
      I2 => idxreversed(1),
      I3 => dataI(145),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(1),
      O => \dataI[6][1]_i_6_n_0\
    );
\dataI[6][20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(20),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][20]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][20]_i_6_n_0\,
      O => \dataI[6][20]_i_3_n_0\
    );
\dataI[6][20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(20),
      I1 => dataI(44),
      I2 => idxreversed(1),
      I3 => dataI(68),
      I4 => idxreversed(0),
      I5 => dataI(92),
      O => \dataI[6][20]_i_5_n_0\
    );
\dataI[6][20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(116),
      I1 => dataI(140),
      I2 => idxreversed(1),
      I3 => dataI(164),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(20),
      O => \dataI[6][20]_i_6_n_0\
    );
\dataI[6][21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(21),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][21]_i_6_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][21]_i_7_n_0\,
      O => \dataI[6][21]_i_3_n_0\
    );
\dataI[6][21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \idx[2]_i_4_n_0\,
      I1 => idxreversed(2),
      I2 => \idx_reg[1]_rep_n_0\,
      I3 => idxreversed(0),
      O => \dataI[6][21]_i_4_n_0\
    );
\dataI[6][21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx[2]_i_4_n_0\,
      I1 => dataI(45),
      O => \dataI[6][21]_i_5_n_0\
    );
\dataI[6][21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(21),
      I1 => dataI(45),
      I2 => idxreversed(1),
      I3 => dataI(69),
      I4 => idxreversed(0),
      I5 => dataI(93),
      O => \dataI[6][21]_i_6_n_0\
    );
\dataI[6][21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(117),
      I1 => dataI(141),
      I2 => idxreversed(1),
      I3 => dataI(165),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(21),
      O => \dataI[6][21]_i_7_n_0\
    );
\dataI[6][22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(22),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][22]_i_6_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][22]_i_7_n_0\,
      O => \dataI[6][22]_i_3_n_0\
    );
\dataI[6][22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(46),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[6][22]_i_4_n_0\
    );
\dataI[6][22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \butterfly_generator[0].butterfly_n_4\,
      I1 => \partialFftSizeBit__0\(1),
      O => \dataI[6][22]_i_5_n_0\
    );
\dataI[6][22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(22),
      I1 => dataI(46),
      I2 => idxreversed(1),
      I3 => dataI(70),
      I4 => idxreversed(0),
      I5 => dataI(94),
      O => \dataI[6][22]_i_6_n_0\
    );
\dataI[6][22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(118),
      I1 => dataI(142),
      I2 => idxreversed(1),
      I3 => dataI(166),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(22),
      O => \dataI[6][22]_i_7_n_0\
    );
\dataI[6][23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(23),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][23]_i_6_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][23]_i_7_n_0\,
      O => \dataI[6][23]_i_3_n_0\
    );
\dataI[6][23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => idxreversed(0),
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      O => \dataI[6][23]_i_4_n_0\
    );
\dataI[6][23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(23),
      I1 => dataI(47),
      I2 => idxreversed(1),
      I3 => dataI(71),
      I4 => \idx_reg[2]_rep_n_0\,
      I5 => dataI(95),
      O => \dataI[6][23]_i_6_n_0\
    );
\dataI[6][23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(119),
      I1 => dataI(143),
      I2 => idxreversed(1),
      I3 => dataI(167),
      I4 => \idx_reg[2]_rep_n_0\,
      I5 => \dataI_reg[0]_17\(23),
      O => \dataI[6][23]_i_7_n_0\
    );
\dataI[6][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(2),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][2]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][2]_i_6_n_0\,
      O => \dataI[6][2]_i_3_n_0\
    );
\dataI[6][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(2),
      I1 => dataI(26),
      I2 => idxreversed(1),
      I3 => dataI(50),
      I4 => idxreversed(0),
      I5 => dataI(74),
      O => \dataI[6][2]_i_5_n_0\
    );
\dataI[6][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(98),
      I1 => dataI(122),
      I2 => idxreversed(1),
      I3 => dataI(146),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(2),
      O => \dataI[6][2]_i_6_n_0\
    );
\dataI[6][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => dataI(27),
      I1 => idxreversed(0),
      I2 => \idx_reg[1]_rep_n_0\,
      I3 => idxreversed(2),
      I4 => \dataI[4][3]_i_3_n_0\,
      O => \dataI[6][3]_i_3_n_0\
    );
\dataI[6][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(27),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[6][3]_i_4_n_0\
    );
\dataI[6][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(4),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][4]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][4]_i_6_n_0\,
      O => \dataI[6][4]_i_3_n_0\
    );
\dataI[6][4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(28),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[6][4]_i_4_n_0\
    );
\dataI[6][4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(4),
      I1 => dataI(28),
      I2 => idxreversed(1),
      I3 => dataI(52),
      I4 => idxreversed(0),
      I5 => dataI(76),
      O => \dataI[6][4]_i_5_n_0\
    );
\dataI[6][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(100),
      I1 => dataI(124),
      I2 => idxreversed(1),
      I3 => dataI(148),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(4),
      O => \dataI[6][4]_i_6_n_0\
    );
\dataI[6][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(5),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][5]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][5]_i_6_n_0\,
      O => \dataI[6][5]_i_3_n_0\
    );
\dataI[6][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(5),
      I1 => dataI(29),
      I2 => idxreversed(1),
      I3 => dataI(53),
      I4 => idxreversed(0),
      I5 => dataI(77),
      O => \dataI[6][5]_i_5_n_0\
    );
\dataI[6][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(101),
      I1 => dataI(125),
      I2 => idxreversed(1),
      I3 => dataI(149),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(5),
      O => \dataI[6][5]_i_6_n_0\
    );
\dataI[6][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(6),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][6]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][6]_i_6_n_0\,
      O => \dataI[6][6]_i_3_n_0\
    );
\dataI[6][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(30),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[6][6]_i_4_n_0\
    );
\dataI[6][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(6),
      I1 => dataI(30),
      I2 => idxreversed(1),
      I3 => dataI(54),
      I4 => idxreversed(0),
      I5 => dataI(78),
      O => \dataI[6][6]_i_5_n_0\
    );
\dataI[6][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(102),
      I1 => dataI(126),
      I2 => idxreversed(1),
      I3 => dataI(150),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(6),
      O => \dataI[6][6]_i_6_n_0\
    );
\dataI[6][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(7),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][7]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][7]_i_6_n_0\,
      O => \dataI[6][7]_i_3_n_0\
    );
\dataI[6][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataI(31),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataI[6][7]_i_4_n_0\
    );
\dataI[6][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(7),
      I1 => dataI(31),
      I2 => idxreversed(1),
      I3 => dataI(55),
      I4 => idxreversed(0),
      I5 => dataI(79),
      O => \dataI[6][7]_i_5_n_0\
    );
\dataI[6][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(103),
      I1 => dataI(127),
      I2 => idxreversed(1),
      I3 => dataI(151),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(7),
      O => \dataI[6][7]_i_6_n_0\
    );
\dataI[6][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(8),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][8]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][8]_i_6_n_0\,
      O => \dataI[6][8]_i_3_n_0\
    );
\dataI[6][8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(8),
      I1 => dataI(32),
      I2 => idxreversed(1),
      I3 => dataI(56),
      I4 => idxreversed(0),
      I5 => dataI(80),
      O => \dataI[6][8]_i_5_n_0\
    );
\dataI[6][8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(104),
      I1 => dataI(128),
      I2 => idxreversed(1),
      I3 => dataI(152),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(8),
      O => \dataI[6][8]_i_6_n_0\
    );
\dataI[6][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataI_reg[6][23]_0\(9),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataI[6][9]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataI[6][9]_i_6_n_0\,
      O => \dataI[6][9]_i_3_n_0\
    );
\dataI[6][9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(9),
      I1 => dataI(33),
      I2 => idxreversed(1),
      I3 => dataI(57),
      I4 => idxreversed(0),
      I5 => dataI(81),
      O => \dataI[6][9]_i_5_n_0\
    );
\dataI[6][9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(105),
      I1 => dataI(129),
      I2 => idxreversed(1),
      I3 => dataI(153),
      I4 => idxreversed(0),
      I5 => \dataI_reg[0]_17\(9),
      O => \dataI[6][9]_i_6_n_0\
    );
\dataI[7][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][0]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(0),
      I3 => \butterfly_generator[3].butterfly_n_224\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][0]_i_2_n_0\
    );
\dataI[7][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][0]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(0),
      O => \dataI[7][0]_i_3_n_0\
    );
\dataI[7][10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][10]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(10),
      I3 => \butterfly_generator[3].butterfly_n_224\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][10]_i_2_n_0\
    );
\dataI[7][10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][10]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(10),
      O => \dataI[7][10]_i_3_n_0\
    );
\dataI[7][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][11]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(11),
      I3 => \butterfly_generator[3].butterfly_n_224\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][11]_i_2_n_0\
    );
\dataI[7][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][11]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(11),
      O => \dataI[7][11]_i_3_n_0\
    );
\dataI[7][12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][12]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(12),
      I3 => \butterfly_generator[3].butterfly_n_224\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][12]_i_2_n_0\
    );
\dataI[7][12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][12]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(12),
      O => \dataI[7][12]_i_3_n_0\
    );
\dataI[7][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA00000000"
    )
        port map (
      I0 => dataI(13),
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => \dataI[6][13]_i_3_n_0\,
      I5 => \idx[2]_i_4_n_0\,
      O => \dataI[7][13]_i_3_n_0\
    );
\dataI[7][14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][14]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(14),
      I3 => \butterfly_generator[3].butterfly_n_224\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][14]_i_2_n_0\
    );
\dataI[7][14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][14]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(14),
      O => \dataI[7][14]_i_3_n_0\
    );
\dataI[7][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][15]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(15),
      I3 => \butterfly_generator[3].butterfly_n_224\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][15]_i_2_n_0\
    );
\dataI[7][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][15]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(15),
      O => \dataI[7][15]_i_3_n_0\
    );
\dataI[7][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][16]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(16),
      I3 => \butterfly_generator[3].butterfly_n_224\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][16]_i_2_n_0\
    );
\dataI[7][16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][16]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(16),
      O => \dataI[7][16]_i_3_n_0\
    );
\dataI[7][17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][17]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(17),
      I3 => \butterfly_generator[3].butterfly_n_224\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][17]_i_2_n_0\
    );
\dataI[7][17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][17]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(17),
      O => \dataI[7][17]_i_3_n_0\
    );
\dataI[7][18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][18]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(18),
      I3 => \butterfly_generator[3].butterfly_n_224\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][18]_i_2_n_0\
    );
\dataI[7][18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][18]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(18),
      O => \dataI[7][18]_i_3_n_0\
    );
\dataI[7][19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][19]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(19),
      I3 => \butterfly_generator[3].butterfly_n_224\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][19]_i_2_n_0\
    );
\dataI[7][19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][19]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(19),
      O => \dataI[7][19]_i_3_n_0\
    );
\dataI[7][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][1]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(1),
      I3 => \butterfly_generator[3].butterfly_n_224\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][1]_i_2_n_0\
    );
\dataI[7][1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][1]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(1),
      O => \dataI[7][1]_i_3_n_0\
    );
\dataI[7][20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][20]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(20),
      I3 => \butterfly_generator[2].butterfly_n_95\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][20]_i_2_n_0\
    );
\dataI[7][20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][20]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(20),
      O => \dataI[7][20]_i_3_n_0\
    );
\dataI[7][21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA00000000"
    )
        port map (
      I0 => dataI(21),
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => \dataI[6][21]_i_3_n_0\,
      I5 => \idx[2]_i_4_n_0\,
      O => \dataI[7][21]_i_3_n_0\
    );
\dataI[7][22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][22]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(22),
      I3 => \butterfly_generator[2].butterfly_n_95\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][22]_i_2_n_0\
    );
\dataI[7][22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][22]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(22),
      O => \dataI[7][22]_i_3_n_0\
    );
\dataI[7][23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][23]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(23),
      I3 => \butterfly_generator[2].butterfly_n_95\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][23]_i_2_n_0\
    );
\dataI[7][23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][23]_i_3_n_0\,
      I1 => idxreversed(1),
      I2 => idxreversed(2),
      I3 => \idx_reg[2]_rep_n_0\,
      I4 => dataI(23),
      O => \dataI[7][23]_i_3_n_0\
    );
\dataI[7][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][2]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(2),
      I3 => \butterfly_generator[3].butterfly_n_224\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][2]_i_2_n_0\
    );
\dataI[7][2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][2]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(2),
      O => \dataI[7][2]_i_3_n_0\
    );
\dataI[7][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][3]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(3),
      I3 => \butterfly_generator[3].butterfly_n_224\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][3]_i_2_n_0\
    );
\dataI[7][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[4][3]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(3),
      O => \dataI[7][3]_i_3_n_0\
    );
\dataI[7][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][4]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(4),
      I3 => \butterfly_generator[3].butterfly_n_224\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][4]_i_2_n_0\
    );
\dataI[7][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][4]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(4),
      O => \dataI[7][4]_i_3_n_0\
    );
\dataI[7][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA00000000"
    )
        port map (
      I0 => dataI(5),
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => \dataI[6][5]_i_3_n_0\,
      I5 => \idx[2]_i_4_n_0\,
      O => \dataI[7][5]_i_3_n_0\
    );
\dataI[7][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][6]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(6),
      I3 => \butterfly_generator[3].butterfly_n_224\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][6]_i_2_n_0\
    );
\dataI[7][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][6]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(6),
      O => \dataI[7][6]_i_3_n_0\
    );
\dataI[7][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][7]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(7),
      I3 => \butterfly_generator[3].butterfly_n_224\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][7]_i_2_n_0\
    );
\dataI[7][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][7]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(7),
      O => \dataI[7][7]_i_3_n_0\
    );
\dataI[7][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA00000000"
    )
        port map (
      I0 => dataI(8),
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => \dataI[6][8]_i_3_n_0\,
      I5 => \idx[2]_i_4_n_0\,
      O => \dataI[7][8]_i_3_n_0\
    );
\dataI[7][9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataI[7][9]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataI(9),
      I3 => \butterfly_generator[3].butterfly_n_224\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataI[7][9]_i_2_n_0\
    );
\dataI[7][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataI[6][9]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataI(9),
      O => \dataI[7][9]_i_3_n_0\
    );
\dataI_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_32\,
      Q => \dataI_reg[0]_17\(0),
      R => '0'
    );
\dataI_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_22\,
      Q => \dataI_reg[0]_17\(10),
      R => '0'
    );
\dataI_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_21\,
      Q => \dataI_reg[0]_17\(11),
      R => '0'
    );
\dataI_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_20\,
      Q => \dataI_reg[0]_17\(12),
      R => '0'
    );
\dataI_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_19\,
      Q => \dataI_reg[0]_17\(13),
      R => '0'
    );
\dataI_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_18\,
      Q => \dataI_reg[0]_17\(14),
      R => '0'
    );
\dataI_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_17\,
      Q => \dataI_reg[0]_17\(15),
      R => '0'
    );
\dataI_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_16\,
      Q => \dataI_reg[0]_17\(16),
      R => '0'
    );
\dataI_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_15\,
      Q => \dataI_reg[0]_17\(17),
      R => '0'
    );
\dataI_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_14\,
      Q => \dataI_reg[0]_17\(18),
      R => '0'
    );
\dataI_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_13\,
      Q => \dataI_reg[0]_17\(19),
      R => '0'
    );
\dataI_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_31\,
      Q => \dataI_reg[0]_17\(1),
      R => '0'
    );
\dataI_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_12\,
      Q => \dataI_reg[0]_17\(20),
      R => '0'
    );
\dataI_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_11\,
      Q => \dataI_reg[0]_17\(21),
      R => '0'
    );
\dataI_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_10\,
      Q => \dataI_reg[0]_17\(22),
      R => '0'
    );
\dataI_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_9\,
      Q => \dataI_reg[0]_17\(23),
      R => '0'
    );
\dataI_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_30\,
      Q => \dataI_reg[0]_17\(2),
      R => '0'
    );
\dataI_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_29\,
      Q => \dataI_reg[0]_17\(3),
      R => '0'
    );
\dataI_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_28\,
      Q => \dataI_reg[0]_17\(4),
      R => '0'
    );
\dataI_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_27\,
      Q => \dataI_reg[0]_17\(5),
      R => '0'
    );
\dataI_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_26\,
      Q => \dataI_reg[0]_17\(6),
      R => '0'
    );
\dataI_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_25\,
      Q => \dataI_reg[0]_17\(7),
      R => '0'
    );
\dataI_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_24\,
      Q => \dataI_reg[0]_17\(8),
      R => '0'
    );
\dataI_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_23\,
      Q => \dataI_reg[0]_17\(9),
      R => '0'
    );
\dataI_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_56\,
      Q => dataI(144),
      R => '0'
    );
\dataI_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_46\,
      Q => dataI(154),
      R => '0'
    );
\dataI_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_45\,
      Q => dataI(155),
      R => '0'
    );
\dataI_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_44\,
      Q => dataI(156),
      R => '0'
    );
\dataI_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_43\,
      Q => dataI(157),
      R => '0'
    );
\dataI_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_42\,
      Q => dataI(158),
      R => '0'
    );
\dataI_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_41\,
      Q => dataI(159),
      R => '0'
    );
\dataI_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_40\,
      Q => dataI(160),
      R => '0'
    );
\dataI_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_39\,
      Q => dataI(161),
      R => '0'
    );
\dataI_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_38\,
      Q => dataI(162),
      R => '0'
    );
\dataI_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_37\,
      Q => dataI(163),
      R => '0'
    );
\dataI_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_55\,
      Q => dataI(145),
      R => '0'
    );
\dataI_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_36\,
      Q => dataI(164),
      R => '0'
    );
\dataI_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_35\,
      Q => dataI(165),
      R => '0'
    );
\dataI_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_34\,
      Q => dataI(166),
      R => '0'
    );
\dataI_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_33\,
      Q => dataI(167),
      R => '0'
    );
\dataI_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_54\,
      Q => dataI(146),
      R => '0'
    );
\dataI_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_53\,
      Q => dataI(147),
      R => '0'
    );
\dataI_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_52\,
      Q => dataI(148),
      R => '0'
    );
\dataI_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_51\,
      Q => dataI(149),
      R => '0'
    );
\dataI_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_50\,
      Q => dataI(150),
      R => '0'
    );
\dataI_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_49\,
      Q => dataI(151),
      R => '0'
    );
\dataI_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_48\,
      Q => dataI(152),
      R => '0'
    );
\dataI_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_47\,
      Q => dataI(153),
      R => '0'
    );
\dataI_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_236\,
      Q => dataI(120),
      R => '0'
    );
\dataI_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_226\,
      Q => dataI(130),
      R => '0'
    );
\dataI_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_225\,
      Q => dataI(131),
      R => '0'
    );
\dataI_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_224\,
      Q => dataI(132),
      R => '0'
    );
\dataI_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_223\,
      Q => dataI(133),
      R => '0'
    );
\dataI_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_222\,
      Q => dataI(134),
      R => '0'
    );
\dataI_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_221\,
      Q => dataI(135),
      R => '0'
    );
\dataI_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_99\,
      Q => dataI(136),
      R => '0'
    );
\dataI_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_220\,
      Q => dataI(137),
      R => '0'
    );
\dataI_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_219\,
      Q => dataI(138),
      R => '0'
    );
\dataI_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_218\,
      Q => dataI(139),
      R => '0'
    );
\dataI_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_235\,
      Q => dataI(121),
      R => '0'
    );
\dataI_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_98\,
      Q => dataI(140),
      R => '0'
    );
\dataI_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_217\,
      Q => dataI(141),
      R => '0'
    );
\dataI_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_216\,
      Q => dataI(142),
      R => '0'
    );
\dataI_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_215\,
      Q => dataI(143),
      R => '0'
    );
\dataI_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_234\,
      Q => dataI(122),
      R => '0'
    );
\dataI_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_233\,
      Q => dataI(123),
      R => '0'
    );
\dataI_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_232\,
      Q => dataI(124),
      R => '0'
    );
\dataI_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_231\,
      Q => dataI(125),
      R => '0'
    );
\dataI_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_230\,
      Q => dataI(126),
      R => '0'
    );
\dataI_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_229\,
      Q => dataI(127),
      R => '0'
    );
\dataI_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_228\,
      Q => dataI(128),
      R => '0'
    );
\dataI_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_227\,
      Q => dataI(129),
      R => '0'
    );
\dataI_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_214\,
      Q => dataI(96),
      R => '0'
    );
\dataI_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_206\,
      Q => dataI(106),
      R => '0'
    );
\dataI_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_205\,
      Q => dataI(107),
      R => '0'
    );
\dataI_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_204\,
      Q => dataI(108),
      R => '0'
    );
\dataI_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_203\,
      Q => dataI(109),
      R => '0'
    );
\dataI_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_202\,
      Q => dataI(110),
      R => '0'
    );
\dataI_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_201\,
      Q => dataI(111),
      R => '0'
    );
\dataI_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_200\,
      Q => dataI(112),
      R => '0'
    );
\dataI_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_199\,
      Q => dataI(113),
      R => '0'
    );
\dataI_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_198\,
      Q => dataI(114),
      R => '0'
    );
\dataI_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_197\,
      Q => dataI(115),
      R => '0'
    );
\dataI_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_213\,
      Q => dataI(97),
      R => '0'
    );
\dataI_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_196\,
      Q => dataI(116),
      R => '0'
    );
\dataI_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_195\,
      Q => dataI(117),
      R => '0'
    );
\dataI_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_194\,
      Q => dataI(118),
      R => '0'
    );
\dataI_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_193\,
      Q => dataI(119),
      R => '0'
    );
\dataI_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_212\,
      Q => dataI(98),
      R => '0'
    );
\dataI_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[3].butterfly_n_64\,
      Q => dataI(99),
      R => '0'
    );
\dataI_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_211\,
      Q => dataI(100),
      R => '0'
    );
\dataI_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_210\,
      Q => dataI(101),
      R => '0'
    );
\dataI_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_209\,
      Q => dataI(102),
      R => '0'
    );
\dataI_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_208\,
      Q => dataI(103),
      R => '0'
    );
\dataI_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_207\,
      Q => dataI(104),
      R => '0'
    );
\dataI_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[3].butterfly_n_63\,
      Q => dataI(105),
      R => '0'
    );
\dataI_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_341\,
      Q => dataI(72),
      R => '0'
    );
\dataI_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_331\,
      Q => dataI(82),
      R => '0'
    );
\dataI_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_330\,
      Q => dataI(83),
      R => '0'
    );
\dataI_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_329\,
      Q => dataI(84),
      R => '0'
    );
\dataI_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_328\,
      Q => dataI(85),
      R => '0'
    );
\dataI_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_327\,
      Q => dataI(86),
      R => '0'
    );
\dataI_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_326\,
      Q => dataI(87),
      R => '0'
    );
\dataI_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_325\,
      Q => dataI(88),
      R => '0'
    );
\dataI_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_324\,
      Q => dataI(89),
      R => '0'
    );
\dataI_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_323\,
      Q => dataI(90),
      R => '0'
    );
\dataI_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_322\,
      Q => dataI(91),
      R => '0'
    );
\dataI_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_340\,
      Q => dataI(73),
      R => '0'
    );
\dataI_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_321\,
      Q => dataI(92),
      R => '0'
    );
\dataI_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_320\,
      Q => dataI(93),
      R => '0'
    );
\dataI_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_319\,
      Q => dataI(94),
      R => '0'
    );
\dataI_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_318\,
      Q => dataI(95),
      R => '0'
    );
\dataI_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_339\,
      Q => dataI(74),
      R => '0'
    );
\dataI_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_338\,
      Q => dataI(75),
      R => '0'
    );
\dataI_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_337\,
      Q => dataI(76),
      R => '0'
    );
\dataI_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_336\,
      Q => dataI(77),
      R => '0'
    );
\dataI_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_335\,
      Q => dataI(78),
      R => '0'
    );
\dataI_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_334\,
      Q => dataI(79),
      R => '0'
    );
\dataI_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_333\,
      Q => dataI(80),
      R => '0'
    );
\dataI_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_332\,
      Q => dataI(81),
      R => '0'
    );
\dataI_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[1].butterfly_n_105\,
      Q => dataI(48),
      R => '0'
    );
\dataI_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_294\,
      Q => dataI(58),
      R => '0'
    );
\dataI_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_293\,
      Q => dataI(59),
      R => '0'
    );
\dataI_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_292\,
      Q => dataI(60),
      R => '0'
    );
\dataI_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_291\,
      Q => dataI(61),
      R => '0'
    );
\dataI_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_290\,
      Q => dataI(62),
      R => '0'
    );
\dataI_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[1].butterfly_n_103\,
      Q => dataI(63),
      R => '0'
    );
\dataI_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_289\,
      Q => dataI(64),
      R => '0'
    );
\dataI_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_288\,
      Q => dataI(65),
      R => '0'
    );
\dataI_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_9\,
      Q => dataI(66),
      R => '0'
    );
\dataI_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_8\,
      Q => dataI(67),
      R => '0'
    );
\dataI_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_11\,
      Q => dataI(49),
      R => '0'
    );
\dataI_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_7\,
      Q => dataI(68),
      R => '0'
    );
\dataI_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_287\,
      Q => dataI(69),
      R => '0'
    );
\dataI_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_286\,
      Q => dataI(70),
      R => '0'
    );
\dataI_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_285\,
      Q => dataI(71),
      R => '0'
    );
\dataI_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_10\,
      Q => dataI(50),
      R => '0'
    );
\dataI_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_299\,
      Q => dataI(51),
      R => '0'
    );
\dataI_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_298\,
      Q => dataI(52),
      R => '0'
    );
\dataI_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_297\,
      Q => dataI(53),
      R => '0'
    );
\dataI_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[3].butterfly_n_67\,
      Q => dataI(54),
      R => '0'
    );
\dataI_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[1].butterfly_n_104\,
      Q => dataI(55),
      R => '0'
    );
\dataI_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_296\,
      Q => dataI(56),
      R => '0'
    );
\dataI_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_295\,
      Q => dataI(57),
      R => '0'
    );
\dataI_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(0),
      Q => dataI(24),
      R => '0'
    );
\dataI_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(10),
      Q => dataI(34),
      R => '0'
    );
\dataI_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(11),
      Q => dataI(35),
      R => '0'
    );
\dataI_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(12),
      Q => dataI(36),
      R => '0'
    );
\dataI_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(13),
      Q => dataI(37),
      R => '0'
    );
\dataI_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(14),
      Q => dataI(38),
      R => '0'
    );
\dataI_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(15),
      Q => dataI(39),
      R => '0'
    );
\dataI_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(16),
      Q => dataI(40),
      R => '0'
    );
\dataI_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(17),
      Q => dataI(41),
      R => '0'
    );
\dataI_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(18),
      Q => dataI(42),
      R => '0'
    );
\dataI_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(19),
      Q => dataI(43),
      R => '0'
    );
\dataI_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(1),
      Q => dataI(25),
      R => '0'
    );
\dataI_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(20),
      Q => dataI(44),
      R => '0'
    );
\dataI_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(21),
      Q => dataI(45),
      R => '0'
    );
\dataI_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(22),
      Q => dataI(46),
      R => '0'
    );
\dataI_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(23),
      Q => dataI(47),
      R => '0'
    );
\dataI_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(2),
      Q => dataI(26),
      R => '0'
    );
\dataI_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(3),
      Q => dataI(27),
      R => '0'
    );
\dataI_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(4),
      Q => dataI(28),
      R => '0'
    );
\dataI_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(5),
      Q => dataI(29),
      R => '0'
    );
\dataI_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(6),
      Q => dataI(30),
      R => '0'
    );
\dataI_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(7),
      Q => dataI(31),
      R => '0'
    );
\dataI_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(8),
      Q => dataI(32),
      R => '0'
    );
\dataI_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(9),
      Q => dataI(33),
      R => '0'
    );
\dataI_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_391\,
      Q => dataI(0),
      R => '0'
    );
\dataI_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_381\,
      Q => dataI(10),
      R => '0'
    );
\dataI_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_380\,
      Q => dataI(11),
      R => '0'
    );
\dataI_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_379\,
      Q => dataI(12),
      R => '0'
    );
\dataI_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_378\,
      Q => dataI(13),
      R => '0'
    );
\dataI_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_377\,
      Q => dataI(14),
      R => '0'
    );
\dataI_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_376\,
      Q => dataI(15),
      R => '0'
    );
\dataI_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_375\,
      Q => dataI(16),
      R => '0'
    );
\dataI_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_374\,
      Q => dataI(17),
      R => '0'
    );
\dataI_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_373\,
      Q => dataI(18),
      R => '0'
    );
\dataI_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_372\,
      Q => dataI(19),
      R => '0'
    );
\dataI_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_390\,
      Q => dataI(1),
      R => '0'
    );
\dataI_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_371\,
      Q => dataI(20),
      R => '0'
    );
\dataI_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_370\,
      Q => dataI(21),
      R => '0'
    );
\dataI_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_369\,
      Q => dataI(22),
      R => '0'
    );
\dataI_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_368\,
      Q => dataI(23),
      R => '0'
    );
\dataI_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_389\,
      Q => dataI(2),
      R => '0'
    );
\dataI_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_388\,
      Q => dataI(3),
      R => '0'
    );
\dataI_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_387\,
      Q => dataI(4),
      R => '0'
    );
\dataI_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_386\,
      Q => dataI(5),
      R => '0'
    );
\dataI_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_385\,
      Q => dataI(6),
      R => '0'
    );
\dataI_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_384\,
      Q => dataI(7),
      R => '0'
    );
\dataI_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_383\,
      Q => dataI(8),
      R => '0'
    );
\dataI_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_382\,
      Q => dataI(9),
      R => '0'
    );
\dataQ[2][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A80FF80"
    )
        port map (
      I0 => \idx[2]_i_4_n_0\,
      I1 => \dataQ[6][22]_i_3_n_0\,
      I2 => \dataI[2][22]_i_3_n_0\,
      I3 => dataQ(142),
      I4 => state(1),
      I5 => \^state_reg[0]_0\(0),
      O => \dataQ[2][22]_i_2_n_0\
    );
\dataQ[2][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A80FF80"
    )
        port map (
      I0 => \idx[2]_i_4_n_0\,
      I1 => \dataQ[6][7]_i_3_n_0\,
      I2 => \dataI[2][22]_i_3_n_0\,
      I3 => dataQ(127),
      I4 => state(1),
      I5 => \^state_reg[0]_0\(0),
      O => \dataQ[2][7]_i_2_n_0\
    );
\dataQ[2][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A80FF80"
    )
        port map (
      I0 => \idx[2]_i_4_n_0\,
      I1 => \dataQ[6][8]_i_3_n_0\,
      I2 => \dataI[2][22]_i_3_n_0\,
      I3 => dataQ(128),
      I4 => state(1),
      I5 => \^state_reg[0]_0\(0),
      O => \dataQ[2][8]_i_2_n_0\
    );
\dataQ[3][12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => dataQ(108),
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => \dataQ[6][12]_i_3_n_0\,
      O => \dataQ[3][12]_i_3_n_0\
    );
\dataQ[3][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => dataQ(99),
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => \dataQ[4][3]_i_3_n_0\,
      O => \dataQ[3][3]_i_3_n_0\
    );
\dataQ[4][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(72),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][0]_i_3_n_0\
    );
\dataQ[4][10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(82),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][10]_i_3_n_0\
    );
\dataQ[4][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(83),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][11]_i_3_n_0\
    );
\dataQ[4][12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(84),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][12]_i_3_n_0\
    );
\dataQ[4][13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(85),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][13]_i_3_n_0\
    );
\dataQ[4][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(86),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][14]_i_3_n_0\
    );
\dataQ[4][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(87),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][15]_i_3_n_0\
    );
\dataQ[4][16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(88),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][16]_i_3_n_0\
    );
\dataQ[4][17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(89),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][17]_i_3_n_0\
    );
\dataQ[4][18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(90),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][18]_i_3_n_0\
    );
\dataQ[4][19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(91),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][19]_i_3_n_0\
    );
\dataQ[4][1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(73),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][1]_i_3_n_0\
    );
\dataQ[4][20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(92),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][20]_i_3_n_0\
    );
\dataQ[4][21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(93),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][21]_i_3_n_0\
    );
\dataQ[4][22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(94),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][22]_i_3_n_0\
    );
\dataQ[4][23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(95),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][23]_i_3_n_0\
    );
\dataQ[4][2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(74),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][2]_i_3_n_0\
    );
\dataQ[4][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(3),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[4][3]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[4][3]_i_6_n_0\,
      O => \dataQ[4][3]_i_3_n_0\
    );
\dataQ[4][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(75),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][3]_i_4_n_0\
    );
\dataQ[4][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(3),
      I1 => dataQ(27),
      I2 => idxreversed(1),
      I3 => dataQ(51),
      I4 => idxreversed(0),
      I5 => dataQ(75),
      O => \dataQ[4][3]_i_5_n_0\
    );
\dataQ[4][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(99),
      I1 => dataQ(123),
      I2 => idxreversed(1),
      I3 => dataQ(147),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(3),
      O => \dataQ[4][3]_i_6_n_0\
    );
\dataQ[4][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(76),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][4]_i_3_n_0\
    );
\dataQ[4][5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(77),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][5]_i_3_n_0\
    );
\dataQ[4][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(78),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][6]_i_3_n_0\
    );
\dataQ[4][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(79),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][7]_i_3_n_0\
    );
\dataQ[4][8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(80),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][8]_i_3_n_0\
    );
\dataQ[4][9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(81),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[4][9]_i_3_n_0\
    );
\dataQ[5][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000DFFFFFFF"
    )
        port map (
      I0 => \dataQ[6][0]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataQ(48),
      O => \dataQ[5][0]_i_4_n_0\
    );
\dataQ[5][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \dataQ[6][11]_i_3_n_0\,
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => dataQ(59),
      O => \dataQ[5][11]_i_3_n_0\
    );
\dataQ[5][12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000DFFFFFFF"
    )
        port map (
      I0 => \dataQ[6][12]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataQ(60),
      O => \dataQ[5][12]_i_4_n_0\
    );
\dataQ[5][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \dataQ[6][15]_i_3_n_0\,
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => dataQ(63),
      O => \dataQ[5][15]_i_3_n_0\
    );
\dataQ[5][17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000F7FFFFFF"
    )
        port map (
      I0 => idxreversed(0),
      I1 => idxreversed(2),
      I2 => \idx_reg[1]_rep_n_0\,
      I3 => \dataQ[6][17]_i_3_n_0\,
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataQ(65),
      O => \dataQ[5][17]_i_4_n_0\
    );
\dataQ[5][18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000DFFFFFFF"
    )
        port map (
      I0 => \dataQ[6][18]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataQ(66),
      O => \dataQ[5][18]_i_4_n_0\
    );
\dataQ[5][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000F7FFFFFF"
    )
        port map (
      I0 => idxreversed(0),
      I1 => idxreversed(2),
      I2 => \idx_reg[1]_rep_n_0\,
      I3 => \dataQ[6][1]_i_3_n_0\,
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataQ(49),
      O => \dataQ[5][1]_i_4_n_0\
    );
\dataQ[5][20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000F7FFFFFF"
    )
        port map (
      I0 => idxreversed(0),
      I1 => idxreversed(2),
      I2 => \idx_reg[1]_rep_n_0\,
      I3 => \dataQ[6][20]_i_3_n_0\,
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataQ(68),
      O => \dataQ[5][20]_i_4_n_0\
    );
\dataQ[5][22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \dataQ[6][22]_i_3_n_0\,
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => dataQ(70),
      O => \dataQ[5][22]_i_3_n_0\
    );
\dataQ[5][23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000DFFFFFFF"
    )
        port map (
      I0 => \dataQ[6][23]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataQ(71),
      O => \dataQ[5][23]_i_4_n_0\
    );
\dataQ[5][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => idxreversed(0),
      I1 => idxreversed(2),
      I2 => \idx_reg[1]_rep_n_0\,
      I3 => \dataQ[6][4]_i_3_n_0\,
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataQ(52),
      O => \dataQ[5][4]_i_4_n_0\
    );
\dataQ[5][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000F7FFFFFF"
    )
        port map (
      I0 => idxreversed(0),
      I1 => idxreversed(2),
      I2 => \idx_reg[1]_rep_n_0\,
      I3 => \dataQ[6][5]_i_3_n_0\,
      I4 => \idx[2]_i_4_n_0\,
      I5 => dataQ(53),
      O => \dataQ[5][5]_i_4_n_0\
    );
\dataQ[5][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \dataQ[6][6]_i_3_n_0\,
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => dataQ(54),
      O => \dataQ[5][6]_i_3_n_0\
    );
\dataQ[5][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \dataQ[6][7]_i_3_n_0\,
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => dataQ(55),
      O => \dataQ[5][7]_i_3_n_0\
    );
\dataQ[5][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \dataQ[6][8]_i_3_n_0\,
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => dataQ(56),
      O => \dataQ[5][8]_i_3_n_0\
    );
\dataQ[5][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \dataQ[6][9]_i_3_n_0\,
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => dataQ(57),
      O => \dataQ[5][9]_i_3_n_0\
    );
\dataQ[6][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(0),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][0]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][0]_i_6_n_0\,
      O => \dataQ[6][0]_i_3_n_0\
    );
\dataQ[6][0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(24),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[6][0]_i_4_n_0\
    );
\dataQ[6][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(0),
      I1 => dataQ(24),
      I2 => \idx_reg[1]_rep_n_0\,
      I3 => dataQ(48),
      I4 => idxreversed(0),
      I5 => dataQ(72),
      O => \dataQ[6][0]_i_5_n_0\
    );
\dataQ[6][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(96),
      I1 => dataQ(120),
      I2 => \idx_reg[1]_rep_n_0\,
      I3 => dataQ(144),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(0),
      O => \dataQ[6][0]_i_6_n_0\
    );
\dataQ[6][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(10),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][10]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][10]_i_6_n_0\,
      O => \dataQ[6][10]_i_3_n_0\
    );
\dataQ[6][10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(34),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[6][10]_i_4_n_0\
    );
\dataQ[6][10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(10),
      I1 => dataQ(34),
      I2 => idxreversed(1),
      I3 => dataQ(58),
      I4 => idxreversed(0),
      I5 => dataQ(82),
      O => \dataQ[6][10]_i_5_n_0\
    );
\dataQ[6][10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(106),
      I1 => dataQ(130),
      I2 => idxreversed(1),
      I3 => dataQ(154),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(10),
      O => \dataQ[6][10]_i_6_n_0\
    );
\dataQ[6][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(11),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][11]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][11]_i_6_n_0\,
      O => \dataQ[6][11]_i_3_n_0\
    );
\dataQ[6][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(35),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[6][11]_i_4_n_0\
    );
\dataQ[6][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(11),
      I1 => dataQ(35),
      I2 => idxreversed(1),
      I3 => dataQ(59),
      I4 => idxreversed(0),
      I5 => dataQ(83),
      O => \dataQ[6][11]_i_5_n_0\
    );
\dataQ[6][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(107),
      I1 => dataQ(131),
      I2 => idxreversed(1),
      I3 => dataQ(155),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(11),
      O => \dataQ[6][11]_i_6_n_0\
    );
\dataQ[6][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(12),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][12]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][12]_i_6_n_0\,
      O => \dataQ[6][12]_i_3_n_0\
    );
\dataQ[6][12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(12),
      I1 => dataQ(36),
      I2 => idxreversed(1),
      I3 => dataQ(60),
      I4 => idxreversed(0),
      I5 => dataQ(84),
      O => \dataQ[6][12]_i_5_n_0\
    );
\dataQ[6][12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(108),
      I1 => dataQ(132),
      I2 => idxreversed(1),
      I3 => dataQ(156),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(12),
      O => \dataQ[6][12]_i_6_n_0\
    );
\dataQ[6][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(13),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][13]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][13]_i_6_n_0\,
      O => \dataQ[6][13]_i_3_n_0\
    );
\dataQ[6][13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(13),
      I1 => dataQ(37),
      I2 => idxreversed(1),
      I3 => dataQ(61),
      I4 => idxreversed(0),
      I5 => dataQ(85),
      O => \dataQ[6][13]_i_5_n_0\
    );
\dataQ[6][13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(109),
      I1 => dataQ(133),
      I2 => idxreversed(1),
      I3 => dataQ(157),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(13),
      O => \dataQ[6][13]_i_6_n_0\
    );
\dataQ[6][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(14),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][14]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][14]_i_6_n_0\,
      O => \dataQ[6][14]_i_3_n_0\
    );
\dataQ[6][14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(38),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[6][14]_i_4_n_0\
    );
\dataQ[6][14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(14),
      I1 => dataQ(38),
      I2 => idxreversed(1),
      I3 => dataQ(62),
      I4 => idxreversed(0),
      I5 => dataQ(86),
      O => \dataQ[6][14]_i_5_n_0\
    );
\dataQ[6][14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(110),
      I1 => dataQ(134),
      I2 => idxreversed(1),
      I3 => dataQ(158),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(14),
      O => \dataQ[6][14]_i_6_n_0\
    );
\dataQ[6][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(15),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][15]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][15]_i_6_n_0\,
      O => \dataQ[6][15]_i_3_n_0\
    );
\dataQ[6][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx[2]_i_4_n_0\,
      I1 => dataQ(39),
      O => \dataQ[6][15]_i_4_n_0\
    );
\dataQ[6][15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(15),
      I1 => dataQ(39),
      I2 => idxreversed(1),
      I3 => dataQ(63),
      I4 => idxreversed(0),
      I5 => dataQ(87),
      O => \dataQ[6][15]_i_5_n_0\
    );
\dataQ[6][15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(111),
      I1 => dataQ(135),
      I2 => idxreversed(1),
      I3 => dataQ(159),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(15),
      O => \dataQ[6][15]_i_6_n_0\
    );
\dataQ[6][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(16),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][16]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][16]_i_6_n_0\,
      O => \dataQ[6][16]_i_3_n_0\
    );
\dataQ[6][16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(40),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[6][16]_i_4_n_0\
    );
\dataQ[6][16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(16),
      I1 => dataQ(40),
      I2 => idxreversed(1),
      I3 => dataQ(64),
      I4 => idxreversed(0),
      I5 => dataQ(88),
      O => \dataQ[6][16]_i_5_n_0\
    );
\dataQ[6][16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(112),
      I1 => dataQ(136),
      I2 => idxreversed(1),
      I3 => dataQ(160),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(16),
      O => \dataQ[6][16]_i_6_n_0\
    );
\dataQ[6][17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(17),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][17]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][17]_i_6_n_0\,
      O => \dataQ[6][17]_i_3_n_0\
    );
\dataQ[6][17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(41),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[6][17]_i_4_n_0\
    );
\dataQ[6][17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(17),
      I1 => dataQ(41),
      I2 => idxreversed(1),
      I3 => dataQ(65),
      I4 => idxreversed(0),
      I5 => dataQ(89),
      O => \dataQ[6][17]_i_5_n_0\
    );
\dataQ[6][17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(113),
      I1 => dataQ(137),
      I2 => idxreversed(1),
      I3 => dataQ(161),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(17),
      O => \dataQ[6][17]_i_6_n_0\
    );
\dataQ[6][18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(18),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][18]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][18]_i_6_n_0\,
      O => \dataQ[6][18]_i_3_n_0\
    );
\dataQ[6][18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(18),
      I1 => dataQ(42),
      I2 => idxreversed(1),
      I3 => dataQ(66),
      I4 => idxreversed(0),
      I5 => dataQ(90),
      O => \dataQ[6][18]_i_5_n_0\
    );
\dataQ[6][18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(114),
      I1 => dataQ(138),
      I2 => idxreversed(1),
      I3 => dataQ(162),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(18),
      O => \dataQ[6][18]_i_6_n_0\
    );
\dataQ[6][19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(19),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][19]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][19]_i_6_n_0\,
      O => \dataQ[6][19]_i_3_n_0\
    );
\dataQ[6][19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(43),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[6][19]_i_4_n_0\
    );
\dataQ[6][19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(19),
      I1 => dataQ(43),
      I2 => idxreversed(1),
      I3 => dataQ(67),
      I4 => idxreversed(0),
      I5 => dataQ(91),
      O => \dataQ[6][19]_i_5_n_0\
    );
\dataQ[6][19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(115),
      I1 => dataQ(139),
      I2 => idxreversed(1),
      I3 => dataQ(163),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(19),
      O => \dataQ[6][19]_i_6_n_0\
    );
\dataQ[6][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(1),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][1]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][1]_i_6_n_0\,
      O => \dataQ[6][1]_i_3_n_0\
    );
\dataQ[6][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(1),
      I1 => dataQ(25),
      I2 => idxreversed(1),
      I3 => dataQ(49),
      I4 => idxreversed(0),
      I5 => dataQ(73),
      O => \dataQ[6][1]_i_5_n_0\
    );
\dataQ[6][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(97),
      I1 => dataQ(121),
      I2 => \idx_reg[1]_rep_n_0\,
      I3 => dataQ(145),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(1),
      O => \dataQ[6][1]_i_6_n_0\
    );
\dataQ[6][20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(20),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][20]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][20]_i_6_n_0\,
      O => \dataQ[6][20]_i_3_n_0\
    );
\dataQ[6][20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(44),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[6][20]_i_4_n_0\
    );
\dataQ[6][20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(20),
      I1 => dataQ(44),
      I2 => idxreversed(1),
      I3 => dataQ(68),
      I4 => idxreversed(0),
      I5 => dataQ(92),
      O => \dataQ[6][20]_i_5_n_0\
    );
\dataQ[6][20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(116),
      I1 => dataQ(140),
      I2 => idxreversed(1),
      I3 => dataQ(164),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(20),
      O => \dataQ[6][20]_i_6_n_0\
    );
\dataQ[6][21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(21),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][21]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][21]_i_6_n_0\,
      O => \dataQ[6][21]_i_3_n_0\
    );
\dataQ[6][21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(21),
      I1 => dataQ(45),
      I2 => idxreversed(1),
      I3 => dataQ(69),
      I4 => idxreversed(0),
      I5 => dataQ(93),
      O => \dataQ[6][21]_i_5_n_0\
    );
\dataQ[6][21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(117),
      I1 => dataQ(141),
      I2 => idxreversed(1),
      I3 => dataQ(165),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(21),
      O => \dataQ[6][21]_i_6_n_0\
    );
\dataQ[6][22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(22),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][22]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][22]_i_6_n_0\,
      O => \dataQ[6][22]_i_3_n_0\
    );
\dataQ[6][22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(22),
      I1 => dataQ(46),
      I2 => idxreversed(1),
      I3 => dataQ(70),
      I4 => idxreversed(0),
      I5 => dataQ(94),
      O => \dataQ[6][22]_i_5_n_0\
    );
\dataQ[6][22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(118),
      I1 => dataQ(142),
      I2 => idxreversed(1),
      I3 => dataQ(166),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(22),
      O => \dataQ[6][22]_i_6_n_0\
    );
\dataQ[6][23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(23),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][23]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][23]_i_6_n_0\,
      O => \dataQ[6][23]_i_3_n_0\
    );
\dataQ[6][23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx[2]_i_4_n_0\,
      I1 => dataQ(47),
      O => \dataQ[6][23]_i_4_n_0\
    );
\dataQ[6][23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(23),
      I1 => dataQ(47),
      I2 => idxreversed(1),
      I3 => dataQ(71),
      I4 => idxreversed(0),
      I5 => dataQ(95),
      O => \dataQ[6][23]_i_5_n_0\
    );
\dataQ[6][23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(119),
      I1 => dataQ(143),
      I2 => idxreversed(1),
      I3 => dataQ(167),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(23),
      O => \dataQ[6][23]_i_6_n_0\
    );
\dataQ[6][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(2),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][2]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][2]_i_6_n_0\,
      O => \dataQ[6][2]_i_3_n_0\
    );
\dataQ[6][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(2),
      I1 => dataQ(26),
      I2 => idxreversed(1),
      I3 => dataQ(50),
      I4 => idxreversed(0),
      I5 => dataQ(74),
      O => \dataQ[6][2]_i_5_n_0\
    );
\dataQ[6][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(98),
      I1 => dataQ(122),
      I2 => idxreversed(1),
      I3 => dataQ(146),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(2),
      O => \dataQ[6][2]_i_6_n_0\
    );
\dataQ[6][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => dataQ(27),
      I1 => idxreversed(0),
      I2 => \idx_reg[1]_rep_n_0\,
      I3 => idxreversed(2),
      I4 => \dataQ[4][3]_i_3_n_0\,
      O => \dataQ[6][3]_i_3_n_0\
    );
\dataQ[6][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(27),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[6][3]_i_4_n_0\
    );
\dataQ[6][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(4),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][4]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][4]_i_6_n_0\,
      O => \dataQ[6][4]_i_3_n_0\
    );
\dataQ[6][4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx[2]_i_4_n_0\,
      I1 => dataQ(28),
      O => \dataQ[6][4]_i_4_n_0\
    );
\dataQ[6][4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(4),
      I1 => dataQ(28),
      I2 => idxreversed(1),
      I3 => dataQ(52),
      I4 => idxreversed(0),
      I5 => dataQ(76),
      O => \dataQ[6][4]_i_5_n_0\
    );
\dataQ[6][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(100),
      I1 => dataQ(124),
      I2 => idxreversed(1),
      I3 => dataQ(148),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(4),
      O => \dataQ[6][4]_i_6_n_0\
    );
\dataQ[6][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(5),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][5]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][5]_i_6_n_0\,
      O => \dataQ[6][5]_i_3_n_0\
    );
\dataQ[6][5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx[2]_i_4_n_0\,
      I1 => dataQ(29),
      O => \dataQ[6][5]_i_4_n_0\
    );
\dataQ[6][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(5),
      I1 => dataQ(29),
      I2 => idxreversed(1),
      I3 => dataQ(53),
      I4 => idxreversed(0),
      I5 => dataQ(77),
      O => \dataQ[6][5]_i_5_n_0\
    );
\dataQ[6][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(101),
      I1 => dataQ(125),
      I2 => idxreversed(1),
      I3 => dataQ(149),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(5),
      O => \dataQ[6][5]_i_6_n_0\
    );
\dataQ[6][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(6),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][6]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][6]_i_6_n_0\,
      O => \dataQ[6][6]_i_3_n_0\
    );
\dataQ[6][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataQ(30),
      I1 => \idx[2]_i_4_n_0\,
      O => \dataQ[6][6]_i_4_n_0\
    );
\dataQ[6][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(6),
      I1 => dataQ(30),
      I2 => idxreversed(1),
      I3 => dataQ(54),
      I4 => idxreversed(0),
      I5 => dataQ(78),
      O => \dataQ[6][6]_i_5_n_0\
    );
\dataQ[6][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(102),
      I1 => dataQ(126),
      I2 => idxreversed(1),
      I3 => dataQ(150),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(6),
      O => \dataQ[6][6]_i_6_n_0\
    );
\dataQ[6][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(7),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][7]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][7]_i_6_n_0\,
      O => \dataQ[6][7]_i_3_n_0\
    );
\dataQ[6][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx[2]_i_4_n_0\,
      I1 => dataQ(31),
      O => \dataQ[6][7]_i_4_n_0\
    );
\dataQ[6][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(7),
      I1 => dataQ(31),
      I2 => idxreversed(1),
      I3 => dataQ(55),
      I4 => idxreversed(0),
      I5 => dataQ(79),
      O => \dataQ[6][7]_i_5_n_0\
    );
\dataQ[6][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(103),
      I1 => dataQ(127),
      I2 => idxreversed(1),
      I3 => dataQ(151),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(7),
      O => \dataQ[6][7]_i_6_n_0\
    );
\dataQ[6][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(8),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][8]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][8]_i_6_n_0\,
      O => \dataQ[6][8]_i_3_n_0\
    );
\dataQ[6][8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(8),
      I1 => dataQ(32),
      I2 => idxreversed(1),
      I3 => dataQ(56),
      I4 => idxreversed(0),
      I5 => dataQ(80),
      O => \dataQ[6][8]_i_5_n_0\
    );
\dataQ[6][8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(104),
      I1 => dataQ(128),
      I2 => idxreversed(1),
      I3 => dataQ(152),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(8),
      O => \dataQ[6][8]_i_6_n_0\
    );
\dataQ[6][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dataQ_reg[6][23]_0\(9),
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^last_data_en_state_reg_0\,
      I3 => \dataQ[6][9]_i_5_n_0\,
      I4 => idxreversed(2),
      I5 => \dataQ[6][9]_i_6_n_0\,
      O => \dataQ[6][9]_i_3_n_0\
    );
\dataQ[6][9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx[2]_i_4_n_0\,
      I1 => dataQ(33),
      O => \dataQ[6][9]_i_4_n_0\
    );
\dataQ[6][9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(9),
      I1 => dataQ(33),
      I2 => idxreversed(1),
      I3 => dataQ(57),
      I4 => idxreversed(0),
      I5 => dataQ(81),
      O => \dataQ[6][9]_i_5_n_0\
    );
\dataQ[6][9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(105),
      I1 => dataQ(129),
      I2 => idxreversed(1),
      I3 => dataQ(153),
      I4 => idxreversed(0),
      I5 => \dataQ_reg[0]_18\(9),
      O => \dataQ[6][9]_i_6_n_0\
    );
\dataQ[7][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][0]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(0),
      I3 => \butterfly_generator[3].butterfly_n_199\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][0]_i_2_n_0\
    );
\dataQ[7][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[6][0]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(0),
      O => \dataQ[7][0]_i_3_n_0\
    );
\dataQ[7][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA00000000"
    )
        port map (
      I0 => dataQ(10),
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => \dataQ[6][10]_i_3_n_0\,
      I5 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][10]_i_3_n_0\
    );
\dataQ[7][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][11]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(11),
      I3 => \butterfly_generator[3].butterfly_n_199\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][11]_i_2_n_0\
    );
\dataQ[7][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[6][11]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(11),
      O => \dataQ[7][11]_i_3_n_0\
    );
\dataQ[7][12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][12]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(12),
      I3 => \butterfly_generator[3].butterfly_n_199\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][12]_i_2_n_0\
    );
\dataQ[7][12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[6][12]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(12),
      O => \dataQ[7][12]_i_3_n_0\
    );
\dataQ[7][13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][13]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(13),
      I3 => \butterfly_generator[3].butterfly_n_199\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][13]_i_2_n_0\
    );
\dataQ[7][13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[6][13]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(13),
      O => \dataQ[7][13]_i_3_n_0\
    );
\dataQ[7][14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][14]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(14),
      I3 => \butterfly_generator[3].butterfly_n_199\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][14]_i_2_n_0\
    );
\dataQ[7][14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[6][14]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(14),
      O => \dataQ[7][14]_i_3_n_0\
    );
\dataQ[7][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][15]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(15),
      I3 => \butterfly_generator[3].butterfly_n_199\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][15]_i_2_n_0\
    );
\dataQ[7][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[6][15]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(15),
      O => \dataQ[7][15]_i_3_n_0\
    );
\dataQ[7][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][16]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(16),
      I3 => \butterfly_generator[3].butterfly_n_199\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][16]_i_2_n_0\
    );
\dataQ[7][16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[6][16]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(16),
      O => \dataQ[7][16]_i_3_n_0\
    );
\dataQ[7][17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][17]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(17),
      I3 => \butterfly_generator[3].butterfly_n_199\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][17]_i_2_n_0\
    );
\dataQ[7][17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[6][17]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(17),
      O => \dataQ[7][17]_i_3_n_0\
    );
\dataQ[7][18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA00000000"
    )
        port map (
      I0 => dataQ(18),
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => \dataQ[6][18]_i_3_n_0\,
      I5 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][18]_i_3_n_0\
    );
\dataQ[7][19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][19]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(19),
      I3 => \butterfly_generator[3].butterfly_n_199\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][19]_i_2_n_0\
    );
\dataQ[7][19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[6][19]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(19),
      O => \dataQ[7][19]_i_3_n_0\
    );
\dataQ[7][20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][20]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(20),
      I3 => \butterfly_generator[3].butterfly_n_199\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][20]_i_2_n_0\
    );
\dataQ[7][20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[6][20]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(20),
      O => \dataQ[7][20]_i_3_n_0\
    );
\dataQ[7][21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][21]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(21),
      I3 => \dataQ[7][22]_i_2_n_0\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][21]_i_2_n_0\
    );
\dataQ[7][21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[6][21]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(21),
      O => \dataQ[7][21]_i_3_n_0\
    );
\dataQ[7][22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \butterfly_generator[0].butterfly_n_4\,
      I1 => \partialFftSizeBit__0\(1),
      I2 => \partialFftSizeBit__0\(0),
      O => \dataQ[7][22]_i_2_n_0\
    );
\dataQ[7][22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][22]_i_4_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(22),
      I3 => \dataQ[7][22]_i_2_n_0\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][22]_i_3_n_0\
    );
\dataQ[7][22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[6][22]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(22),
      O => \dataQ[7][22]_i_4_n_0\
    );
\dataQ[7][23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA00000000"
    )
        port map (
      I0 => dataQ(23),
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => \dataQ[6][23]_i_3_n_0\,
      I5 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][23]_i_3_n_0\
    );
\dataQ[7][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA00000000"
    )
        port map (
      I0 => dataQ(2),
      I1 => idxreversed(0),
      I2 => idxreversed(2),
      I3 => \idx_reg[1]_rep_n_0\,
      I4 => \dataQ[6][2]_i_3_n_0\,
      I5 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][2]_i_3_n_0\
    );
\dataQ[7][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][3]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(3),
      I3 => \butterfly_generator[3].butterfly_n_199\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][3]_i_2_n_0\
    );
\dataQ[7][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[4][3]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(3),
      O => \dataQ[7][3]_i_3_n_0\
    );
\dataQ[7][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][4]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(4),
      I3 => \butterfly_generator[3].butterfly_n_199\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][4]_i_2_n_0\
    );
\dataQ[7][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[6][4]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(4),
      O => \dataQ[7][4]_i_3_n_0\
    );
\dataQ[7][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][5]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(5),
      I3 => \butterfly_generator[3].butterfly_n_199\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][5]_i_2_n_0\
    );
\dataQ[7][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[6][5]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(5),
      O => \dataQ[7][5]_i_3_n_0\
    );
\dataQ[7][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][6]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(6),
      I3 => \butterfly_generator[3].butterfly_n_199\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][6]_i_2_n_0\
    );
\dataQ[7][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[6][6]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(6),
      O => \dataQ[7][6]_i_3_n_0\
    );
\dataQ[7][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][7]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(7),
      I3 => \butterfly_generator[3].butterfly_n_199\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][7]_i_2_n_0\
    );
\dataQ[7][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[6][7]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(7),
      O => \dataQ[7][7]_i_3_n_0\
    );
\dataQ[7][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][8]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(8),
      I3 => \butterfly_generator[3].butterfly_n_199\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][8]_i_2_n_0\
    );
\dataQ[7][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[6][8]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(8),
      O => \dataQ[7][8]_i_3_n_0\
    );
\dataQ[7][9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30F0"
    )
        port map (
      I0 => \dataQ[7][9]_i_3_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => dataQ(9),
      I3 => \butterfly_generator[3].butterfly_n_199\,
      I4 => \idx[2]_i_4_n_0\,
      O => \dataQ[7][9]_i_2_n_0\
    );
\dataQ[7][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dataQ[6][9]_i_3_n_0\,
      I1 => \idx_reg[1]_rep_n_0\,
      I2 => idxreversed(2),
      I3 => idxreversed(0),
      I4 => dataQ(9),
      O => \dataQ[7][9]_i_3_n_0\
    );
\dataQ_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_80\,
      Q => \dataQ_reg[0]_18\(0),
      R => '0'
    );
\dataQ_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_70\,
      Q => \dataQ_reg[0]_18\(10),
      R => '0'
    );
\dataQ_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_69\,
      Q => \dataQ_reg[0]_18\(11),
      R => '0'
    );
\dataQ_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_68\,
      Q => \dataQ_reg[0]_18\(12),
      R => '0'
    );
\dataQ_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_67\,
      Q => \dataQ_reg[0]_18\(13),
      R => '0'
    );
\dataQ_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_66\,
      Q => \dataQ_reg[0]_18\(14),
      R => '0'
    );
\dataQ_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_65\,
      Q => \dataQ_reg[0]_18\(15),
      R => '0'
    );
\dataQ_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_64\,
      Q => \dataQ_reg[0]_18\(16),
      R => '0'
    );
\dataQ_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_63\,
      Q => \dataQ_reg[0]_18\(17),
      R => '0'
    );
\dataQ_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_62\,
      Q => \dataQ_reg[0]_18\(18),
      R => '0'
    );
\dataQ_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_61\,
      Q => \dataQ_reg[0]_18\(19),
      R => '0'
    );
\dataQ_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_79\,
      Q => \dataQ_reg[0]_18\(1),
      R => '0'
    );
\dataQ_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_60\,
      Q => \dataQ_reg[0]_18\(20),
      R => '0'
    );
\dataQ_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_59\,
      Q => \dataQ_reg[0]_18\(21),
      R => '0'
    );
\dataQ_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_58\,
      Q => \dataQ_reg[0]_18\(22),
      R => '0'
    );
\dataQ_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_57\,
      Q => \dataQ_reg[0]_18\(23),
      R => '0'
    );
\dataQ_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_78\,
      Q => \dataQ_reg[0]_18\(2),
      R => '0'
    );
\dataQ_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_77\,
      Q => \dataQ_reg[0]_18\(3),
      R => '0'
    );
\dataQ_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_76\,
      Q => \dataQ_reg[0]_18\(4),
      R => '0'
    );
\dataQ_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_75\,
      Q => \dataQ_reg[0]_18\(5),
      R => '0'
    );
\dataQ_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_74\,
      Q => \dataQ_reg[0]_18\(6),
      R => '0'
    );
\dataQ_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_73\,
      Q => \dataQ_reg[0]_18\(7),
      R => '0'
    );
\dataQ_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_72\,
      Q => \dataQ_reg[0]_18\(8),
      R => '0'
    );
\dataQ_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_71\,
      Q => \dataQ_reg[0]_18\(9),
      R => '0'
    );
\dataQ_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_104\,
      Q => dataQ(144),
      R => '0'
    );
\dataQ_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_94\,
      Q => dataQ(154),
      R => '0'
    );
\dataQ_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_93\,
      Q => dataQ(155),
      R => '0'
    );
\dataQ_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_92\,
      Q => dataQ(156),
      R => '0'
    );
\dataQ_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_91\,
      Q => dataQ(157),
      R => '0'
    );
\dataQ_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_90\,
      Q => dataQ(158),
      R => '0'
    );
\dataQ_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_89\,
      Q => dataQ(159),
      R => '0'
    );
\dataQ_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_88\,
      Q => dataQ(160),
      R => '0'
    );
\dataQ_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_87\,
      Q => dataQ(161),
      R => '0'
    );
\dataQ_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_86\,
      Q => dataQ(162),
      R => '0'
    );
\dataQ_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_85\,
      Q => dataQ(163),
      R => '0'
    );
\dataQ_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_103\,
      Q => dataQ(145),
      R => '0'
    );
\dataQ_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_84\,
      Q => dataQ(164),
      R => '0'
    );
\dataQ_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_83\,
      Q => dataQ(165),
      R => '0'
    );
\dataQ_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_82\,
      Q => dataQ(166),
      R => '0'
    );
\dataQ_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_81\,
      Q => dataQ(167),
      R => '0'
    );
\dataQ_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_102\,
      Q => dataQ(146),
      R => '0'
    );
\dataQ_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_101\,
      Q => dataQ(147),
      R => '0'
    );
\dataQ_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_100\,
      Q => dataQ(148),
      R => '0'
    );
\dataQ_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_99\,
      Q => dataQ(149),
      R => '0'
    );
\dataQ_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_98\,
      Q => dataQ(150),
      R => '0'
    );
\dataQ_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_97\,
      Q => dataQ(151),
      R => '0'
    );
\dataQ_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_96\,
      Q => dataQ(152),
      R => '0'
    );
\dataQ_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_95\,
      Q => dataQ(153),
      R => '0'
    );
\dataQ_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_182\,
      Q => dataQ(120),
      R => '0'
    );
\dataQ_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_172\,
      Q => dataQ(130),
      R => '0'
    );
\dataQ_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_171\,
      Q => dataQ(131),
      R => '0'
    );
\dataQ_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_170\,
      Q => dataQ(132),
      R => '0'
    );
\dataQ_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_169\,
      Q => dataQ(133),
      R => '0'
    );
\dataQ_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_12\,
      Q => dataQ(134),
      R => '0'
    );
\dataQ_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_168\,
      Q => dataQ(135),
      R => '0'
    );
\dataQ_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_167\,
      Q => dataQ(136),
      R => '0'
    );
\dataQ_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_166\,
      Q => dataQ(137),
      R => '0'
    );
\dataQ_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_165\,
      Q => dataQ(138),
      R => '0'
    );
\dataQ_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_164\,
      Q => dataQ(139),
      R => '0'
    );
\dataQ_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_181\,
      Q => dataQ(121),
      R => '0'
    );
\dataQ_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_163\,
      Q => dataQ(140),
      R => '0'
    );
\dataQ_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_162\,
      Q => dataQ(141),
      R => '0'
    );
\dataQ_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_161\,
      Q => dataQ(142),
      R => '0'
    );
\dataQ_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_160\,
      Q => dataQ(143),
      R => '0'
    );
\dataQ_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_180\,
      Q => dataQ(122),
      R => '0'
    );
\dataQ_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_179\,
      Q => dataQ(123),
      R => '0'
    );
\dataQ_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_178\,
      Q => dataQ(124),
      R => '0'
    );
\dataQ_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_177\,
      Q => dataQ(125),
      R => '0'
    );
\dataQ_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_176\,
      Q => dataQ(126),
      R => '0'
    );
\dataQ_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_175\,
      Q => dataQ(127),
      R => '0'
    );
\dataQ_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_174\,
      Q => dataQ(128),
      R => '0'
    );
\dataQ_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_173\,
      Q => dataQ(129),
      R => '0'
    );
\dataQ_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_159\,
      Q => dataQ(96),
      R => '0'
    );
\dataQ_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_150\,
      Q => dataQ(106),
      R => '0'
    );
\dataQ_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_149\,
      Q => dataQ(107),
      R => '0'
    );
\dataQ_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[3].butterfly_n_65\,
      Q => dataQ(108),
      R => '0'
    );
\dataQ_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_148\,
      Q => dataQ(109),
      R => '0'
    );
\dataQ_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_147\,
      Q => dataQ(110),
      R => '0'
    );
\dataQ_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_146\,
      Q => dataQ(111),
      R => '0'
    );
\dataQ_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_145\,
      Q => dataQ(112),
      R => '0'
    );
\dataQ_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_144\,
      Q => dataQ(113),
      R => '0'
    );
\dataQ_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_143\,
      Q => dataQ(114),
      R => '0'
    );
\dataQ_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_142\,
      Q => dataQ(115),
      R => '0'
    );
\dataQ_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_158\,
      Q => dataQ(97),
      R => '0'
    );
\dataQ_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_141\,
      Q => dataQ(116),
      R => '0'
    );
\dataQ_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_140\,
      Q => dataQ(117),
      R => '0'
    );
\dataQ_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_139\,
      Q => dataQ(118),
      R => '0'
    );
\dataQ_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_138\,
      Q => dataQ(119),
      R => '0'
    );
\dataQ_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_157\,
      Q => dataQ(98),
      R => '0'
    );
\dataQ_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[3].butterfly_n_66\,
      Q => dataQ(99),
      R => '0'
    );
\dataQ_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_156\,
      Q => dataQ(100),
      R => '0'
    );
\dataQ_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_155\,
      Q => dataQ(101),
      R => '0'
    );
\dataQ_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_154\,
      Q => dataQ(102),
      R => '0'
    );
\dataQ_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_153\,
      Q => dataQ(103),
      R => '0'
    );
\dataQ_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_152\,
      Q => dataQ(104),
      R => '0'
    );
\dataQ_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_151\,
      Q => dataQ(105),
      R => '0'
    );
\dataQ_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_365\,
      Q => dataQ(72),
      R => '0'
    );
\dataQ_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_355\,
      Q => dataQ(82),
      R => '0'
    );
\dataQ_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_354\,
      Q => dataQ(83),
      R => '0'
    );
\dataQ_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_353\,
      Q => dataQ(84),
      R => '0'
    );
\dataQ_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_352\,
      Q => dataQ(85),
      R => '0'
    );
\dataQ_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_351\,
      Q => dataQ(86),
      R => '0'
    );
\dataQ_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_350\,
      Q => dataQ(87),
      R => '0'
    );
\dataQ_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_349\,
      Q => dataQ(88),
      R => '0'
    );
\dataQ_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_348\,
      Q => dataQ(89),
      R => '0'
    );
\dataQ_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_347\,
      Q => dataQ(90),
      R => '0'
    );
\dataQ_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_346\,
      Q => dataQ(91),
      R => '0'
    );
\dataQ_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_364\,
      Q => dataQ(73),
      R => '0'
    );
\dataQ_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_345\,
      Q => dataQ(92),
      R => '0'
    );
\dataQ_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_344\,
      Q => dataQ(93),
      R => '0'
    );
\dataQ_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_343\,
      Q => dataQ(94),
      R => '0'
    );
\dataQ_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_342\,
      Q => dataQ(95),
      R => '0'
    );
\dataQ_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_363\,
      Q => dataQ(74),
      R => '0'
    );
\dataQ_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_362\,
      Q => dataQ(75),
      R => '0'
    );
\dataQ_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_361\,
      Q => dataQ(76),
      R => '0'
    );
\dataQ_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_360\,
      Q => dataQ(77),
      R => '0'
    );
\dataQ_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_359\,
      Q => dataQ(78),
      R => '0'
    );
\dataQ_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_358\,
      Q => dataQ(79),
      R => '0'
    );
\dataQ_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_357\,
      Q => dataQ(80),
      R => '0'
    );
\dataQ_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_356\,
      Q => dataQ(81),
      R => '0'
    );
\dataQ_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_314\,
      Q => dataQ(48),
      R => '0'
    );
\dataQ_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_54\,
      Q => dataQ(58),
      R => '0'
    );
\dataQ_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_306\,
      Q => dataQ(59),
      R => '0'
    );
\dataQ_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_305\,
      Q => dataQ(60),
      R => '0'
    );
\dataQ_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[3].butterfly_n_69\,
      Q => dataQ(61),
      R => '0'
    );
\dataQ_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_53\,
      Q => dataQ(62),
      R => '0'
    );
\dataQ_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_304\,
      Q => dataQ(63),
      R => '0'
    );
\dataQ_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_52\,
      Q => dataQ(64),
      R => '0'
    );
\dataQ_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_303\,
      Q => dataQ(65),
      R => '0'
    );
\dataQ_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[1].butterfly_n_101\,
      Q => dataQ(66),
      R => '0'
    );
\dataQ_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[3].butterfly_n_68\,
      Q => dataQ(67),
      R => '0'
    );
\dataQ_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_313\,
      Q => dataQ(49),
      R => '0'
    );
\dataQ_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_302\,
      Q => dataQ(68),
      R => '0'
    );
\dataQ_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_51\,
      Q => dataQ(69),
      R => '0'
    );
\dataQ_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_301\,
      Q => dataQ(70),
      R => '0'
    );
\dataQ_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_300\,
      Q => dataQ(71),
      R => '0'
    );
\dataQ_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[3].butterfly_n_70\,
      Q => dataQ(50),
      R => '0'
    );
\dataQ_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_55\,
      Q => dataQ(51),
      R => '0'
    );
\dataQ_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_312\,
      Q => dataQ(52),
      R => '0'
    );
\dataQ_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_311\,
      Q => dataQ(53),
      R => '0'
    );
\dataQ_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_310\,
      Q => dataQ(54),
      R => '0'
    );
\dataQ_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_309\,
      Q => dataQ(55),
      R => '0'
    );
\dataQ_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_308\,
      Q => dataQ(56),
      R => '0'
    );
\dataQ_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_307\,
      Q => dataQ(57),
      R => '0'
    );
\dataQ_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_137\,
      Q => dataQ(24),
      R => '0'
    );
\dataQ_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_135\,
      Q => dataQ(34),
      R => '0'
    );
\dataQ_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_134\,
      Q => dataQ(35),
      R => '0'
    );
\dataQ_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_158\,
      Q => dataQ(36),
      R => '0'
    );
\dataQ_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_157\,
      Q => dataQ(37),
      R => '0'
    );
\dataQ_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_133\,
      Q => dataQ(38),
      R => '0'
    );
\dataQ_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[3].butterfly_n_54\,
      Q => dataQ(39),
      R => '0'
    );
\dataQ_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_132\,
      Q => dataQ(40),
      R => '0'
    );
\dataQ_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_131\,
      Q => dataQ(41),
      R => '0'
    );
\dataQ_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_156\,
      Q => dataQ(42),
      R => '0'
    );
\dataQ_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_130\,
      Q => dataQ(43),
      R => '0'
    );
\dataQ_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_161\,
      Q => dataQ(25),
      R => '0'
    );
\dataQ_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_129\,
      Q => dataQ(44),
      R => '0'
    );
\dataQ_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_155\,
      Q => dataQ(45),
      R => '0'
    );
\dataQ_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_154\,
      Q => dataQ(46),
      R => '0'
    );
\dataQ_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[3].butterfly_n_53\,
      Q => dataQ(47),
      R => '0'
    );
\dataQ_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_160\,
      Q => dataQ(26),
      R => '0'
    );
\dataQ_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[3].butterfly_n_59\,
      Q => dataQ(27),
      R => '0'
    );
\dataQ_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[3].butterfly_n_58\,
      Q => dataQ(28),
      R => '0'
    );
\dataQ_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[3].butterfly_n_57\,
      Q => dataQ(29),
      R => '0'
    );
\dataQ_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_136\,
      Q => dataQ(30),
      R => '0'
    );
\dataQ_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[3].butterfly_n_56\,
      Q => dataQ(31),
      R => '0'
    );
\dataQ_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[2].butterfly_n_159\,
      Q => dataQ(32),
      R => '0'
    );
\dataQ_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[3].butterfly_n_55\,
      Q => dataQ(33),
      R => '0'
    );
\dataQ_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_128\,
      Q => dataQ(0),
      R => '0'
    );
\dataQ_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_118\,
      Q => dataQ(10),
      R => '0'
    );
\dataQ_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_117\,
      Q => dataQ(11),
      R => '0'
    );
\dataQ_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_116\,
      Q => dataQ(12),
      R => '0'
    );
\dataQ_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_115\,
      Q => dataQ(13),
      R => '0'
    );
\dataQ_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_114\,
      Q => dataQ(14),
      R => '0'
    );
\dataQ_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_113\,
      Q => dataQ(15),
      R => '0'
    );
\dataQ_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_112\,
      Q => dataQ(16),
      R => '0'
    );
\dataQ_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_111\,
      Q => dataQ(17),
      R => '0'
    );
\dataQ_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_110\,
      Q => dataQ(18),
      R => '0'
    );
\dataQ_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_109\,
      Q => dataQ(19),
      R => '0'
    );
\dataQ_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_127\,
      Q => dataQ(1),
      R => '0'
    );
\dataQ_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_108\,
      Q => dataQ(20),
      R => '0'
    );
\dataQ_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_107\,
      Q => dataQ(21),
      R => '0'
    );
\dataQ_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_106\,
      Q => dataQ(22),
      R => '0'
    );
\dataQ_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_105\,
      Q => dataQ(23),
      R => '0'
    );
\dataQ_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_126\,
      Q => dataQ(2),
      R => '0'
    );
\dataQ_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_125\,
      Q => dataQ(3),
      R => '0'
    );
\dataQ_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_124\,
      Q => dataQ(4),
      R => '0'
    );
\dataQ_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_123\,
      Q => dataQ(5),
      R => '0'
    );
\dataQ_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_122\,
      Q => dataQ(6),
      R => '0'
    );
\dataQ_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_121\,
      Q => dataQ(7),
      R => '0'
    );
\dataQ_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_120\,
      Q => dataQ(8),
      R => '0'
    );
\dataQ_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_119\,
      Q => dataQ(9),
      R => '0'
    );
\data_out_I[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(96),
      I1 => dataQ(120),
      I2 => \outIdx__0\(1),
      I3 => dataQ(144),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(0),
      O => \data_out_I[0]_i_2_n_0\
    );
\data_out_I[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(0),
      I1 => dataQ(24),
      I2 => \outIdx__0\(1),
      I3 => dataQ(48),
      I4 => \outIdx__0\(0),
      I5 => dataQ(72),
      O => \data_out_I[0]_i_3_n_0\
    );
\data_out_I[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(106),
      I1 => dataQ(130),
      I2 => \outIdx__0\(1),
      I3 => dataQ(154),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(10),
      O => \data_out_I[10]_i_2_n_0\
    );
\data_out_I[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(10),
      I1 => dataQ(34),
      I2 => \outIdx__0\(1),
      I3 => dataQ(58),
      I4 => \outIdx__0\(0),
      I5 => dataQ(82),
      O => \data_out_I[10]_i_3_n_0\
    );
\data_out_I[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(107),
      I1 => dataQ(131),
      I2 => \outIdx__0\(1),
      I3 => dataQ(155),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(11),
      O => \data_out_I[11]_i_2_n_0\
    );
\data_out_I[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(11),
      I1 => dataQ(35),
      I2 => \outIdx__0\(1),
      I3 => dataQ(59),
      I4 => \outIdx__0\(0),
      I5 => dataQ(83),
      O => \data_out_I[11]_i_3_n_0\
    );
\data_out_I[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(108),
      I1 => dataQ(132),
      I2 => \outIdx__0\(1),
      I3 => dataQ(156),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(12),
      O => \data_out_I[12]_i_2_n_0\
    );
\data_out_I[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(12),
      I1 => dataQ(36),
      I2 => \outIdx__0\(1),
      I3 => dataQ(60),
      I4 => \outIdx__0\(0),
      I5 => dataQ(84),
      O => \data_out_I[12]_i_3_n_0\
    );
\data_out_I[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(109),
      I1 => dataQ(133),
      I2 => \outIdx__0\(1),
      I3 => dataQ(157),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(13),
      O => \data_out_I[13]_i_2_n_0\
    );
\data_out_I[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(13),
      I1 => dataQ(37),
      I2 => \outIdx__0\(1),
      I3 => dataQ(61),
      I4 => \outIdx__0\(0),
      I5 => dataQ(85),
      O => \data_out_I[13]_i_3_n_0\
    );
\data_out_I[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(110),
      I1 => dataQ(134),
      I2 => \outIdx__0\(1),
      I3 => dataQ(158),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(14),
      O => \data_out_I[14]_i_2_n_0\
    );
\data_out_I[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(14),
      I1 => dataQ(38),
      I2 => \outIdx__0\(1),
      I3 => dataQ(62),
      I4 => \outIdx__0\(0),
      I5 => dataQ(86),
      O => \data_out_I[14]_i_3_n_0\
    );
\data_out_I[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(111),
      I1 => dataQ(135),
      I2 => \outIdx__0\(1),
      I3 => dataQ(159),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(15),
      O => \data_out_I[15]_i_2_n_0\
    );
\data_out_I[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(15),
      I1 => dataQ(39),
      I2 => \outIdx__0\(1),
      I3 => dataQ(63),
      I4 => \outIdx__0\(0),
      I5 => dataQ(87),
      O => \data_out_I[15]_i_3_n_0\
    );
\data_out_I[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(112),
      I1 => dataQ(136),
      I2 => \outIdx__0\(1),
      I3 => dataQ(160),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(16),
      O => \data_out_I[16]_i_2_n_0\
    );
\data_out_I[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(16),
      I1 => dataQ(40),
      I2 => \outIdx__0\(1),
      I3 => dataQ(64),
      I4 => \outIdx__0\(0),
      I5 => dataQ(88),
      O => \data_out_I[16]_i_3_n_0\
    );
\data_out_I[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(113),
      I1 => dataQ(137),
      I2 => \outIdx__0\(1),
      I3 => dataQ(161),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(17),
      O => \data_out_I[17]_i_2_n_0\
    );
\data_out_I[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(17),
      I1 => dataQ(41),
      I2 => \outIdx__0\(1),
      I3 => dataQ(65),
      I4 => \outIdx__0\(0),
      I5 => dataQ(89),
      O => \data_out_I[17]_i_3_n_0\
    );
\data_out_I[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(114),
      I1 => dataQ(138),
      I2 => \outIdx__0\(1),
      I3 => dataQ(162),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(18),
      O => \data_out_I[18]_i_2_n_0\
    );
\data_out_I[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(18),
      I1 => dataQ(42),
      I2 => \outIdx__0\(1),
      I3 => dataQ(66),
      I4 => \outIdx__0\(0),
      I5 => dataQ(90),
      O => \data_out_I[18]_i_3_n_0\
    );
\data_out_I[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(115),
      I1 => dataQ(139),
      I2 => \outIdx__0\(1),
      I3 => dataQ(163),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(19),
      O => \data_out_I[19]_i_2_n_0\
    );
\data_out_I[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(19),
      I1 => dataQ(43),
      I2 => \outIdx__0\(1),
      I3 => dataQ(67),
      I4 => \outIdx__0\(0),
      I5 => dataQ(91),
      O => \data_out_I[19]_i_3_n_0\
    );
\data_out_I[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(97),
      I1 => dataQ(121),
      I2 => \outIdx__0\(1),
      I3 => dataQ(145),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(1),
      O => \data_out_I[1]_i_2_n_0\
    );
\data_out_I[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(1),
      I1 => dataQ(25),
      I2 => \outIdx__0\(1),
      I3 => dataQ(49),
      I4 => \outIdx__0\(0),
      I5 => dataQ(73),
      O => \data_out_I[1]_i_3_n_0\
    );
\data_out_I[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(116),
      I1 => dataQ(140),
      I2 => \outIdx__0\(1),
      I3 => dataQ(164),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(20),
      O => \data_out_I[20]_i_2_n_0\
    );
\data_out_I[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(20),
      I1 => dataQ(44),
      I2 => \outIdx__0\(1),
      I3 => dataQ(68),
      I4 => \outIdx__0\(0),
      I5 => dataQ(92),
      O => \data_out_I[20]_i_3_n_0\
    );
\data_out_I[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(117),
      I1 => dataQ(141),
      I2 => \outIdx__0\(1),
      I3 => dataQ(165),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(21),
      O => \data_out_I[21]_i_2_n_0\
    );
\data_out_I[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(21),
      I1 => dataQ(45),
      I2 => \outIdx__0\(1),
      I3 => dataQ(69),
      I4 => \outIdx__0\(0),
      I5 => dataQ(93),
      O => \data_out_I[21]_i_3_n_0\
    );
\data_out_I[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(118),
      I1 => dataQ(142),
      I2 => \outIdx__0\(1),
      I3 => dataQ(166),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(22),
      O => \data_out_I[22]_i_2_n_0\
    );
\data_out_I[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(22),
      I1 => dataQ(46),
      I2 => \outIdx__0\(1),
      I3 => dataQ(70),
      I4 => \outIdx__0\(0),
      I5 => dataQ(94),
      O => \data_out_I[22]_i_3_n_0\
    );
\data_out_I[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(119),
      I1 => dataQ(143),
      I2 => \outIdx__0\(1),
      I3 => dataQ(167),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(23),
      O => \data_out_I[23]_i_2_n_0\
    );
\data_out_I[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(23),
      I1 => dataQ(47),
      I2 => \outIdx__0\(1),
      I3 => dataQ(71),
      I4 => \outIdx__0\(0),
      I5 => dataQ(95),
      O => \data_out_I[23]_i_3_n_0\
    );
\data_out_I[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(98),
      I1 => dataQ(122),
      I2 => \outIdx__0\(1),
      I3 => dataQ(146),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(2),
      O => \data_out_I[2]_i_2_n_0\
    );
\data_out_I[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(2),
      I1 => dataQ(26),
      I2 => \outIdx__0\(1),
      I3 => dataQ(50),
      I4 => \outIdx__0\(0),
      I5 => dataQ(74),
      O => \data_out_I[2]_i_3_n_0\
    );
\data_out_I[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(99),
      I1 => dataQ(123),
      I2 => \outIdx__0\(1),
      I3 => dataQ(147),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(3),
      O => \data_out_I[3]_i_2_n_0\
    );
\data_out_I[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(3),
      I1 => dataQ(27),
      I2 => \outIdx__0\(1),
      I3 => dataQ(51),
      I4 => \outIdx__0\(0),
      I5 => dataQ(75),
      O => \data_out_I[3]_i_3_n_0\
    );
\data_out_I[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(100),
      I1 => dataQ(124),
      I2 => \outIdx__0\(1),
      I3 => dataQ(148),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(4),
      O => \data_out_I[4]_i_2_n_0\
    );
\data_out_I[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(4),
      I1 => dataQ(28),
      I2 => \outIdx__0\(1),
      I3 => dataQ(52),
      I4 => \outIdx__0\(0),
      I5 => dataQ(76),
      O => \data_out_I[4]_i_3_n_0\
    );
\data_out_I[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(101),
      I1 => dataQ(125),
      I2 => \outIdx__0\(1),
      I3 => dataQ(149),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(5),
      O => \data_out_I[5]_i_2_n_0\
    );
\data_out_I[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(5),
      I1 => dataQ(29),
      I2 => \outIdx__0\(1),
      I3 => dataQ(53),
      I4 => \outIdx__0\(0),
      I5 => dataQ(77),
      O => \data_out_I[5]_i_3_n_0\
    );
\data_out_I[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(102),
      I1 => dataQ(126),
      I2 => \outIdx__0\(1),
      I3 => dataQ(150),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(6),
      O => \data_out_I[6]_i_2_n_0\
    );
\data_out_I[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(6),
      I1 => dataQ(30),
      I2 => \outIdx__0\(1),
      I3 => dataQ(54),
      I4 => \outIdx__0\(0),
      I5 => dataQ(78),
      O => \data_out_I[6]_i_3_n_0\
    );
\data_out_I[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(103),
      I1 => dataQ(127),
      I2 => \outIdx__0\(1),
      I3 => dataQ(151),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(7),
      O => \data_out_I[7]_i_2_n_0\
    );
\data_out_I[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(7),
      I1 => dataQ(31),
      I2 => \outIdx__0\(1),
      I3 => dataQ(55),
      I4 => \outIdx__0\(0),
      I5 => dataQ(79),
      O => \data_out_I[7]_i_3_n_0\
    );
\data_out_I[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(104),
      I1 => dataQ(128),
      I2 => \outIdx__0\(1),
      I3 => dataQ(152),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(8),
      O => \data_out_I[8]_i_2_n_0\
    );
\data_out_I[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(8),
      I1 => dataQ(32),
      I2 => \outIdx__0\(1),
      I3 => dataQ(56),
      I4 => \outIdx__0\(0),
      I5 => dataQ(80),
      O => \data_out_I[8]_i_3_n_0\
    );
\data_out_I[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(105),
      I1 => dataQ(129),
      I2 => \outIdx__0\(1),
      I3 => dataQ(153),
      I4 => \outIdx__0\(0),
      I5 => \dataQ_reg[0]_18\(9),
      O => \data_out_I[9]_i_2_n_0\
    );
\data_out_I[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataQ(9),
      I1 => dataQ(33),
      I2 => \outIdx__0\(1),
      I3 => dataQ(57),
      I4 => \outIdx__0\(0),
      I5 => dataQ(81),
      O => \data_out_I[9]_i_3_n_0\
    );
\data_out_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[0]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(0),
      R => '0'
    );
\data_out_I_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[0]_i_2_n_0\,
      I1 => \data_out_I[0]_i_3_n_0\,
      O => \data_out_I_reg[0]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[10]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(10),
      R => '0'
    );
\data_out_I_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[10]_i_2_n_0\,
      I1 => \data_out_I[10]_i_3_n_0\,
      O => \data_out_I_reg[10]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[11]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(11),
      R => '0'
    );
\data_out_I_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[11]_i_2_n_0\,
      I1 => \data_out_I[11]_i_3_n_0\,
      O => \data_out_I_reg[11]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[12]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(12),
      R => '0'
    );
\data_out_I_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[12]_i_2_n_0\,
      I1 => \data_out_I[12]_i_3_n_0\,
      O => \data_out_I_reg[12]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[13]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(13),
      R => '0'
    );
\data_out_I_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[13]_i_2_n_0\,
      I1 => \data_out_I[13]_i_3_n_0\,
      O => \data_out_I_reg[13]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[14]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(14),
      R => '0'
    );
\data_out_I_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[14]_i_2_n_0\,
      I1 => \data_out_I[14]_i_3_n_0\,
      O => \data_out_I_reg[14]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[15]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(15),
      R => '0'
    );
\data_out_I_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[15]_i_2_n_0\,
      I1 => \data_out_I[15]_i_3_n_0\,
      O => \data_out_I_reg[15]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[16]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(16),
      R => '0'
    );
\data_out_I_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[16]_i_2_n_0\,
      I1 => \data_out_I[16]_i_3_n_0\,
      O => \data_out_I_reg[16]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[17]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(17),
      R => '0'
    );
\data_out_I_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[17]_i_2_n_0\,
      I1 => \data_out_I[17]_i_3_n_0\,
      O => \data_out_I_reg[17]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[18]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(18),
      R => '0'
    );
\data_out_I_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[18]_i_2_n_0\,
      I1 => \data_out_I[18]_i_3_n_0\,
      O => \data_out_I_reg[18]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[19]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(19),
      R => '0'
    );
\data_out_I_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[19]_i_2_n_0\,
      I1 => \data_out_I[19]_i_3_n_0\,
      O => \data_out_I_reg[19]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[1]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(1),
      R => '0'
    );
\data_out_I_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[1]_i_2_n_0\,
      I1 => \data_out_I[1]_i_3_n_0\,
      O => \data_out_I_reg[1]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[20]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(20),
      R => '0'
    );
\data_out_I_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[20]_i_2_n_0\,
      I1 => \data_out_I[20]_i_3_n_0\,
      O => \data_out_I_reg[20]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[21]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(21),
      R => '0'
    );
\data_out_I_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[21]_i_2_n_0\,
      I1 => \data_out_I[21]_i_3_n_0\,
      O => \data_out_I_reg[21]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[22]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(22),
      R => '0'
    );
\data_out_I_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[22]_i_2_n_0\,
      I1 => \data_out_I[22]_i_3_n_0\,
      O => \data_out_I_reg[22]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[23]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(23),
      R => '0'
    );
\data_out_I_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[23]_i_2_n_0\,
      I1 => \data_out_I[23]_i_3_n_0\,
      O => \data_out_I_reg[23]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[2]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(2),
      R => '0'
    );
\data_out_I_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[2]_i_2_n_0\,
      I1 => \data_out_I[2]_i_3_n_0\,
      O => \data_out_I_reg[2]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[3]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(3),
      R => '0'
    );
\data_out_I_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[3]_i_2_n_0\,
      I1 => \data_out_I[3]_i_3_n_0\,
      O => \data_out_I_reg[3]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[4]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(4),
      R => '0'
    );
\data_out_I_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[4]_i_2_n_0\,
      I1 => \data_out_I[4]_i_3_n_0\,
      O => \data_out_I_reg[4]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[5]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(5),
      R => '0'
    );
\data_out_I_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[5]_i_2_n_0\,
      I1 => \data_out_I[5]_i_3_n_0\,
      O => \data_out_I_reg[5]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[6]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(6),
      R => '0'
    );
\data_out_I_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[6]_i_2_n_0\,
      I1 => \data_out_I[6]_i_3_n_0\,
      O => \data_out_I_reg[6]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[7]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(7),
      R => '0'
    );
\data_out_I_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[7]_i_2_n_0\,
      I1 => \data_out_I[7]_i_3_n_0\,
      O => \data_out_I_reg[7]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[8]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(8),
      R => '0'
    );
\data_out_I_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[8]_i_2_n_0\,
      I1 => \data_out_I[8]_i_3_n_0\,
      O => \data_out_I_reg[8]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_I_reg[9]_i_1_n_0\,
      Q => \data_out_I_reg[23]_0\(9),
      R => '0'
    );
\data_out_I_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_I[9]_i_2_n_0\,
      I1 => \data_out_I[9]_i_3_n_0\,
      O => \data_out_I_reg[9]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(96),
      I1 => dataI(120),
      I2 => \outIdx__0\(1),
      I3 => dataI(144),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(0),
      O => \data_out_R[0]_i_2_n_0\
    );
\data_out_R[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(0),
      I1 => dataI(24),
      I2 => \outIdx__0\(1),
      I3 => dataI(48),
      I4 => \outIdx__0\(0),
      I5 => dataI(72),
      O => \data_out_R[0]_i_3_n_0\
    );
\data_out_R[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(106),
      I1 => dataI(130),
      I2 => \outIdx__0\(1),
      I3 => dataI(154),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(10),
      O => \data_out_R[10]_i_2_n_0\
    );
\data_out_R[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(10),
      I1 => dataI(34),
      I2 => \outIdx__0\(1),
      I3 => dataI(58),
      I4 => \outIdx__0\(0),
      I5 => dataI(82),
      O => \data_out_R[10]_i_3_n_0\
    );
\data_out_R[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(107),
      I1 => dataI(131),
      I2 => \outIdx__0\(1),
      I3 => dataI(155),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(11),
      O => \data_out_R[11]_i_2_n_0\
    );
\data_out_R[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(11),
      I1 => dataI(35),
      I2 => \outIdx__0\(1),
      I3 => dataI(59),
      I4 => \outIdx__0\(0),
      I5 => dataI(83),
      O => \data_out_R[11]_i_3_n_0\
    );
\data_out_R[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(108),
      I1 => dataI(132),
      I2 => \outIdx__0\(1),
      I3 => dataI(156),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(12),
      O => \data_out_R[12]_i_2_n_0\
    );
\data_out_R[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(12),
      I1 => dataI(36),
      I2 => \outIdx__0\(1),
      I3 => dataI(60),
      I4 => \outIdx__0\(0),
      I5 => dataI(84),
      O => \data_out_R[12]_i_3_n_0\
    );
\data_out_R[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(109),
      I1 => dataI(133),
      I2 => \outIdx__0\(1),
      I3 => dataI(157),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(13),
      O => \data_out_R[13]_i_2_n_0\
    );
\data_out_R[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(13),
      I1 => dataI(37),
      I2 => \outIdx__0\(1),
      I3 => dataI(61),
      I4 => \outIdx__0\(0),
      I5 => dataI(85),
      O => \data_out_R[13]_i_3_n_0\
    );
\data_out_R[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(110),
      I1 => dataI(134),
      I2 => \outIdx__0\(1),
      I3 => dataI(158),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(14),
      O => \data_out_R[14]_i_2_n_0\
    );
\data_out_R[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(14),
      I1 => dataI(38),
      I2 => \outIdx__0\(1),
      I3 => dataI(62),
      I4 => \outIdx__0\(0),
      I5 => dataI(86),
      O => \data_out_R[14]_i_3_n_0\
    );
\data_out_R[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(111),
      I1 => dataI(135),
      I2 => \outIdx__0\(1),
      I3 => dataI(159),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(15),
      O => \data_out_R[15]_i_2_n_0\
    );
\data_out_R[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(15),
      I1 => dataI(39),
      I2 => \outIdx__0\(1),
      I3 => dataI(63),
      I4 => \outIdx__0\(0),
      I5 => dataI(87),
      O => \data_out_R[15]_i_3_n_0\
    );
\data_out_R[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(112),
      I1 => dataI(136),
      I2 => \outIdx__0\(1),
      I3 => dataI(160),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(16),
      O => \data_out_R[16]_i_2_n_0\
    );
\data_out_R[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(16),
      I1 => dataI(40),
      I2 => \outIdx__0\(1),
      I3 => dataI(64),
      I4 => \outIdx__0\(0),
      I5 => dataI(88),
      O => \data_out_R[16]_i_3_n_0\
    );
\data_out_R[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(113),
      I1 => dataI(137),
      I2 => \outIdx__0\(1),
      I3 => dataI(161),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(17),
      O => \data_out_R[17]_i_2_n_0\
    );
\data_out_R[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(17),
      I1 => dataI(41),
      I2 => \outIdx__0\(1),
      I3 => dataI(65),
      I4 => \outIdx__0\(0),
      I5 => dataI(89),
      O => \data_out_R[17]_i_3_n_0\
    );
\data_out_R[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(114),
      I1 => dataI(138),
      I2 => \outIdx__0\(1),
      I3 => dataI(162),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(18),
      O => \data_out_R[18]_i_2_n_0\
    );
\data_out_R[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(18),
      I1 => dataI(42),
      I2 => \outIdx__0\(1),
      I3 => dataI(66),
      I4 => \outIdx__0\(0),
      I5 => dataI(90),
      O => \data_out_R[18]_i_3_n_0\
    );
\data_out_R[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(115),
      I1 => dataI(139),
      I2 => \outIdx__0\(1),
      I3 => dataI(163),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(19),
      O => \data_out_R[19]_i_2_n_0\
    );
\data_out_R[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(19),
      I1 => dataI(43),
      I2 => \outIdx__0\(1),
      I3 => dataI(67),
      I4 => \outIdx__0\(0),
      I5 => dataI(91),
      O => \data_out_R[19]_i_3_n_0\
    );
\data_out_R[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(97),
      I1 => dataI(121),
      I2 => \outIdx__0\(1),
      I3 => dataI(145),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(1),
      O => \data_out_R[1]_i_2_n_0\
    );
\data_out_R[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(1),
      I1 => dataI(25),
      I2 => \outIdx__0\(1),
      I3 => dataI(49),
      I4 => \outIdx__0\(0),
      I5 => dataI(73),
      O => \data_out_R[1]_i_3_n_0\
    );
\data_out_R[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(116),
      I1 => dataI(140),
      I2 => \outIdx__0\(1),
      I3 => dataI(164),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(20),
      O => \data_out_R[20]_i_2_n_0\
    );
\data_out_R[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(20),
      I1 => dataI(44),
      I2 => \outIdx__0\(1),
      I3 => dataI(68),
      I4 => \outIdx__0\(0),
      I5 => dataI(92),
      O => \data_out_R[20]_i_3_n_0\
    );
\data_out_R[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(117),
      I1 => dataI(141),
      I2 => \outIdx__0\(1),
      I3 => dataI(165),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(21),
      O => \data_out_R[21]_i_2_n_0\
    );
\data_out_R[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(21),
      I1 => dataI(45),
      I2 => \outIdx__0\(1),
      I3 => dataI(69),
      I4 => \outIdx__0\(0),
      I5 => dataI(93),
      O => \data_out_R[21]_i_3_n_0\
    );
\data_out_R[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(118),
      I1 => dataI(142),
      I2 => \outIdx__0\(1),
      I3 => dataI(166),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(22),
      O => \data_out_R[22]_i_2_n_0\
    );
\data_out_R[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(22),
      I1 => dataI(46),
      I2 => \outIdx__0\(1),
      I3 => dataI(70),
      I4 => \outIdx__0\(0),
      I5 => dataI(94),
      O => \data_out_R[22]_i_3_n_0\
    );
\data_out_R[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^last_data_en_state_reg_0\,
      I1 => \partialFftSizeBit_reg[1]_0\(0),
      I2 => \^state_reg[0]_0\(0),
      I3 => state(1),
      O => \data_out_R[23]_i_1_n_0\
    );
\data_out_R[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(119),
      I1 => dataI(143),
      I2 => \outIdx__0\(1),
      I3 => dataI(167),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(23),
      O => \data_out_R[23]_i_3_n_0\
    );
\data_out_R[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(23),
      I1 => dataI(47),
      I2 => \outIdx__0\(1),
      I3 => dataI(71),
      I4 => \outIdx__0\(0),
      I5 => dataI(95),
      O => \data_out_R[23]_i_4_n_0\
    );
\data_out_R[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(98),
      I1 => dataI(122),
      I2 => \outIdx__0\(1),
      I3 => dataI(146),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(2),
      O => \data_out_R[2]_i_2_n_0\
    );
\data_out_R[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(2),
      I1 => dataI(26),
      I2 => \outIdx__0\(1),
      I3 => dataI(50),
      I4 => \outIdx__0\(0),
      I5 => dataI(74),
      O => \data_out_R[2]_i_3_n_0\
    );
\data_out_R[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(99),
      I1 => dataI(123),
      I2 => \outIdx__0\(1),
      I3 => dataI(147),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(3),
      O => \data_out_R[3]_i_2_n_0\
    );
\data_out_R[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(3),
      I1 => dataI(27),
      I2 => \outIdx__0\(1),
      I3 => dataI(51),
      I4 => \outIdx__0\(0),
      I5 => dataI(75),
      O => \data_out_R[3]_i_3_n_0\
    );
\data_out_R[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(100),
      I1 => dataI(124),
      I2 => \outIdx__0\(1),
      I3 => dataI(148),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(4),
      O => \data_out_R[4]_i_2_n_0\
    );
\data_out_R[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(4),
      I1 => dataI(28),
      I2 => \outIdx__0\(1),
      I3 => dataI(52),
      I4 => \outIdx__0\(0),
      I5 => dataI(76),
      O => \data_out_R[4]_i_3_n_0\
    );
\data_out_R[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(101),
      I1 => dataI(125),
      I2 => \outIdx__0\(1),
      I3 => dataI(149),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(5),
      O => \data_out_R[5]_i_2_n_0\
    );
\data_out_R[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(5),
      I1 => dataI(29),
      I2 => \outIdx__0\(1),
      I3 => dataI(53),
      I4 => \outIdx__0\(0),
      I5 => dataI(77),
      O => \data_out_R[5]_i_3_n_0\
    );
\data_out_R[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(102),
      I1 => dataI(126),
      I2 => \outIdx__0\(1),
      I3 => dataI(150),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(6),
      O => \data_out_R[6]_i_2_n_0\
    );
\data_out_R[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(6),
      I1 => dataI(30),
      I2 => \outIdx__0\(1),
      I3 => dataI(54),
      I4 => \outIdx__0\(0),
      I5 => dataI(78),
      O => \data_out_R[6]_i_3_n_0\
    );
\data_out_R[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(103),
      I1 => dataI(127),
      I2 => \outIdx__0\(1),
      I3 => dataI(151),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(7),
      O => \data_out_R[7]_i_2_n_0\
    );
\data_out_R[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(7),
      I1 => dataI(31),
      I2 => \outIdx__0\(1),
      I3 => dataI(55),
      I4 => \outIdx__0\(0),
      I5 => dataI(79),
      O => \data_out_R[7]_i_3_n_0\
    );
\data_out_R[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(104),
      I1 => dataI(128),
      I2 => \outIdx__0\(1),
      I3 => dataI(152),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(8),
      O => \data_out_R[8]_i_2_n_0\
    );
\data_out_R[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(8),
      I1 => dataI(32),
      I2 => \outIdx__0\(1),
      I3 => dataI(56),
      I4 => \outIdx__0\(0),
      I5 => dataI(80),
      O => \data_out_R[8]_i_3_n_0\
    );
\data_out_R[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(105),
      I1 => dataI(129),
      I2 => \outIdx__0\(1),
      I3 => dataI(153),
      I4 => \outIdx__0\(0),
      I5 => \dataI_reg[0]_17\(9),
      O => \data_out_R[9]_i_2_n_0\
    );
\data_out_R[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dataI(9),
      I1 => dataI(33),
      I2 => \outIdx__0\(1),
      I3 => dataI(57),
      I4 => \outIdx__0\(0),
      I5 => dataI(81),
      O => \data_out_R[9]_i_3_n_0\
    );
\data_out_R_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[0]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(0),
      R => '0'
    );
\data_out_R_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[0]_i_2_n_0\,
      I1 => \data_out_R[0]_i_3_n_0\,
      O => \data_out_R_reg[0]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[10]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(10),
      R => '0'
    );
\data_out_R_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[10]_i_2_n_0\,
      I1 => \data_out_R[10]_i_3_n_0\,
      O => \data_out_R_reg[10]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[11]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(11),
      R => '0'
    );
\data_out_R_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[11]_i_2_n_0\,
      I1 => \data_out_R[11]_i_3_n_0\,
      O => \data_out_R_reg[11]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[12]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(12),
      R => '0'
    );
\data_out_R_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[12]_i_2_n_0\,
      I1 => \data_out_R[12]_i_3_n_0\,
      O => \data_out_R_reg[12]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[13]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(13),
      R => '0'
    );
\data_out_R_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[13]_i_2_n_0\,
      I1 => \data_out_R[13]_i_3_n_0\,
      O => \data_out_R_reg[13]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[14]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(14),
      R => '0'
    );
\data_out_R_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[14]_i_2_n_0\,
      I1 => \data_out_R[14]_i_3_n_0\,
      O => \data_out_R_reg[14]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[15]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(15),
      R => '0'
    );
\data_out_R_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[15]_i_2_n_0\,
      I1 => \data_out_R[15]_i_3_n_0\,
      O => \data_out_R_reg[15]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[16]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(16),
      R => '0'
    );
\data_out_R_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[16]_i_2_n_0\,
      I1 => \data_out_R[16]_i_3_n_0\,
      O => \data_out_R_reg[16]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[17]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(17),
      R => '0'
    );
\data_out_R_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[17]_i_2_n_0\,
      I1 => \data_out_R[17]_i_3_n_0\,
      O => \data_out_R_reg[17]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[18]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(18),
      R => '0'
    );
\data_out_R_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[18]_i_2_n_0\,
      I1 => \data_out_R[18]_i_3_n_0\,
      O => \data_out_R_reg[18]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[19]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(19),
      R => '0'
    );
\data_out_R_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[19]_i_2_n_0\,
      I1 => \data_out_R[19]_i_3_n_0\,
      O => \data_out_R_reg[19]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[1]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(1),
      R => '0'
    );
\data_out_R_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[1]_i_2_n_0\,
      I1 => \data_out_R[1]_i_3_n_0\,
      O => \data_out_R_reg[1]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[20]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(20),
      R => '0'
    );
\data_out_R_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[20]_i_2_n_0\,
      I1 => \data_out_R[20]_i_3_n_0\,
      O => \data_out_R_reg[20]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[21]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(21),
      R => '0'
    );
\data_out_R_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[21]_i_2_n_0\,
      I1 => \data_out_R[21]_i_3_n_0\,
      O => \data_out_R_reg[21]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[22]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(22),
      R => '0'
    );
\data_out_R_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[22]_i_2_n_0\,
      I1 => \data_out_R[22]_i_3_n_0\,
      O => \data_out_R_reg[22]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[23]_i_2_n_0\,
      Q => \data_out_R_reg[23]_0\(23),
      R => '0'
    );
\data_out_R_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[23]_i_3_n_0\,
      I1 => \data_out_R[23]_i_4_n_0\,
      O => \data_out_R_reg[23]_i_2_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[2]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(2),
      R => '0'
    );
\data_out_R_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[2]_i_2_n_0\,
      I1 => \data_out_R[2]_i_3_n_0\,
      O => \data_out_R_reg[2]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[3]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(3),
      R => '0'
    );
\data_out_R_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[3]_i_2_n_0\,
      I1 => \data_out_R[3]_i_3_n_0\,
      O => \data_out_R_reg[3]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[4]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(4),
      R => '0'
    );
\data_out_R_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[4]_i_2_n_0\,
      I1 => \data_out_R[4]_i_3_n_0\,
      O => \data_out_R_reg[4]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[5]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(5),
      R => '0'
    );
\data_out_R_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[5]_i_2_n_0\,
      I1 => \data_out_R[5]_i_3_n_0\,
      O => \data_out_R_reg[5]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[6]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(6),
      R => '0'
    );
\data_out_R_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[6]_i_2_n_0\,
      I1 => \data_out_R[6]_i_3_n_0\,
      O => \data_out_R_reg[6]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[7]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(7),
      R => '0'
    );
\data_out_R_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[7]_i_2_n_0\,
      I1 => \data_out_R[7]_i_3_n_0\,
      O => \data_out_R_reg[7]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[8]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(8),
      R => '0'
    );
\data_out_R_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[8]_i_2_n_0\,
      I1 => \data_out_R[8]_i_3_n_0\,
      O => \data_out_R_reg[8]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\data_out_R_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \data_out_R[23]_i_1_n_0\,
      D => \data_out_R_reg[9]_i_1_n_0\,
      Q => \data_out_R_reg[23]_0\(9),
      R => '0'
    );
\data_out_R_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_R[9]_i_2_n_0\,
      I1 => \data_out_R[9]_i_3_n_0\,
      O => \data_out_R_reg[9]_i_1_n_0\,
      S => \outIdx__0\(2)
    );
\idx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => state(1),
      I1 => \^state_reg[0]_0\(0),
      I2 => s00_axi_aresetn,
      I3 => idxreversed(2),
      O => \idx[0]_i_1_n_0\
    );
\idx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E000"
    )
        port map (
      I0 => state(1),
      I1 => \^state_reg[0]_0\(0),
      I2 => s00_axi_aresetn,
      I3 => idxreversed(1),
      I4 => idxreversed(2),
      O => \idx[1]_i_1_n_0\
    );
\idx[1]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E000"
    )
        port map (
      I0 => state(1),
      I1 => \^state_reg[0]_0\(0),
      I2 => s00_axi_aresetn,
      I3 => idxreversed(1),
      I4 => idxreversed(2),
      O => \idx[1]_rep_i_1_n_0\
    );
\idx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808FFFFFFFFFF"
    )
        port map (
      I0 => \idx[2]_i_3_n_0\,
      I1 => \idx[2]_i_4_n_0\,
      I2 => \idx[2]_i_5_n_0\,
      I3 => state(1),
      I4 => \^state_reg[0]_0\(0),
      I5 => s00_axi_aresetn,
      O => \idx[2]_i_1_n_0\
    );
\idx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0E0E0E0000000"
    )
        port map (
      I0 => state(1),
      I1 => \^state_reg[0]_0\(0),
      I2 => s00_axi_aresetn,
      I3 => idxreversed(2),
      I4 => idxreversed(1),
      I5 => \idx_reg[2]_rep_n_0\,
      O => \idx[2]_i_2_n_0\
    );
\idx[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \partialFftSizeBit_reg[1]_0\(0),
      I1 => \^last_data_en_state_reg_0\,
      O => \idx[2]_i_3_n_0\
    );
\idx[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => state(1),
      O => \idx[2]_i_4_n_0\
    );
\idx[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \idx_reg[1]_rep_n_0\,
      I1 => idxreversed(2),
      I2 => idxreversed(0),
      O => \idx[2]_i_5_n_0\
    );
\idx[2]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0E0E0E0000000"
    )
        port map (
      I0 => state(1),
      I1 => \^state_reg[0]_0\(0),
      I2 => s00_axi_aresetn,
      I3 => idxreversed(2),
      I4 => idxreversed(1),
      I5 => \idx_reg[2]_rep_n_0\,
      O => \idx[2]_rep_i_1_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \idx[2]_i_1_n_0\,
      D => \idx[0]_i_1_n_0\,
      Q => idxreversed(2),
      R => '0'
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \idx[2]_i_1_n_0\,
      D => \idx[1]_i_1_n_0\,
      Q => idxreversed(1),
      R => '0'
    );
\idx_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \idx[2]_i_1_n_0\,
      D => \idx[1]_rep_i_1_n_0\,
      Q => \idx_reg[1]_rep_n_0\,
      R => '0'
    );
\idx_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \idx[2]_i_1_n_0\,
      D => \idx[2]_i_2_n_0\,
      Q => idxreversed(0),
      R => '0'
    );
\idx_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \idx[2]_i_1_n_0\,
      D => \idx[2]_rep_i_1_n_0\,
      Q => \idx_reg[2]_rep_n_0\,
      R => '0'
    );
lastStartState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => \^laststartstate\,
      R => '0'
    );
last_data_en_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => last_data_en_state_reg_1,
      Q => \^last_data_en_state_reg_0\,
      R => '0'
    );
\outIdx[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \outIdx__0\(0),
      O => \outIdx[0]_i_1_n_0\
    );
\outIdx[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \outIdx__0\(1),
      I1 => \outIdx__0\(0),
      O => \outIdx[1]_i_1_n_0\
    );
\outIdx[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \outIdx__0\(2),
      I1 => \outIdx__0\(0),
      I2 => \outIdx__0\(1),
      O => \outIdx[2]_i_1_n_0\
    );
\outIdx[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0000"
    )
        port map (
      I0 => \outIdx__0\(1),
      I1 => \outIdx__0\(0),
      I2 => \outIdx__0\(2),
      I3 => \outIdx__0\(3),
      I4 => \data_out_R[23]_i_1_n_0\,
      O => \outIdx[3]_i_2_n_0\
    );
\outIdx[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \outIdx__0\(3),
      I1 => \outIdx__0\(1),
      I2 => \outIdx__0\(0),
      I3 => \outIdx__0\(2),
      O => \outIdx[3]_i_3_n_0\
    );
\outIdx[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \partialFftSizeBit__0\(5),
      I1 => \partialFftSizeBit__0\(3),
      I2 => \partialFftSizeBit__0\(0),
      I3 => \partialFftSizeBit__0\(1),
      I4 => \partialFftSizeBit__0\(2),
      I5 => \partialFftSizeBit__0\(4),
      O => \outIdx[3]_i_4_n_0\
    );
\outIdx[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \partialFftSizeBit__0\(5),
      I1 => \partialFftSizeBit__0\(3),
      I2 => \partialFftSizeBit__0\(0),
      I3 => \partialFftSizeBit__0\(1),
      I4 => \partialFftSizeBit__0\(2),
      I5 => \partialFftSizeBit__0\(4),
      O => \outIdx[3]_i_5_n_0\
    );
\outIdx_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \outIdx[3]_i_2_n_0\,
      D => \outIdx[0]_i_1_n_0\,
      Q => \outIdx__0\(0),
      R => \^partialfftsizebit_reg[6]_0\
    );
\outIdx_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \outIdx[3]_i_2_n_0\,
      D => \outIdx[1]_i_1_n_0\,
      Q => \outIdx__0\(1),
      R => \^partialfftsizebit_reg[6]_0\
    );
\outIdx_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \outIdx[3]_i_2_n_0\,
      D => \outIdx[2]_i_1_n_0\,
      Q => \outIdx__0\(2),
      R => \^partialfftsizebit_reg[6]_0\
    );
\outIdx_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \outIdx[3]_i_2_n_0\,
      D => \outIdx[3]_i_3_n_0\,
      Q => \outIdx__0\(3),
      R => \^partialfftsizebit_reg[6]_0\
    );
\partialFftSizeBit[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \partialFftSizeBit__0\(0),
      I1 => \partialFftSizeBit__0\(1),
      O => \partialFftSizeBit[1]_i_1_n_0\
    );
\partialFftSizeBit[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \partialFftSizeBit__0\(2),
      I1 => \partialFftSizeBit__0\(1),
      I2 => \partialFftSizeBit__0\(0),
      O => \partialFftSizeBit[2]_i_1_n_0\
    );
\partialFftSizeBit[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \partialFftSizeBit__0\(3),
      I1 => \partialFftSizeBit__0\(0),
      I2 => \partialFftSizeBit__0\(1),
      I3 => \partialFftSizeBit__0\(2),
      O => \partialFftSizeBit[3]_i_1_n_0\
    );
\partialFftSizeBit[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \partialFftSizeBit__0\(4),
      I1 => \partialFftSizeBit__0\(2),
      I2 => \partialFftSizeBit__0\(1),
      I3 => \partialFftSizeBit__0\(0),
      I4 => \partialFftSizeBit__0\(3),
      O => \partialFftSizeBit[4]_i_1_n_0\
    );
\partialFftSizeBit[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \partialFftSizeBit__0\(5),
      I1 => \partialFftSizeBit__0\(3),
      I2 => \partialFftSizeBit__0\(0),
      I3 => \partialFftSizeBit__0\(1),
      I4 => \partialFftSizeBit__0\(2),
      I5 => \partialFftSizeBit__0\(4),
      O => \partialFftSizeBit[5]_i_1_n_0\
    );
\partialFftSizeBit[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \partialFftSizeBit__0\(6),
      I1 => \partialFftSizeBit__0\(4),
      I2 => \partialFftSizeBit__0\(2),
      I3 => \partialFftSizeBit[6]_i_2_n_0\,
      I4 => \partialFftSizeBit__0\(3),
      I5 => \partialFftSizeBit__0\(5),
      O => \partialFftSizeBit[6]_i_1_n_0\
    );
\partialFftSizeBit[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \partialFftSizeBit__0\(0),
      I1 => \partialFftSizeBit__0\(1),
      O => \partialFftSizeBit[6]_i_2_n_0\
    );
\partialFftSizeBit[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \idx[2]_i_5_n_0\,
      I1 => \idx[2]_i_4_n_0\,
      I2 => \partialFftSizeBit_reg[1]_0\(0),
      I3 => \^last_data_en_state_reg_0\,
      O => \partialFftSizeBit[7]_i_1_n_0\
    );
\partialFftSizeBit[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \partialFftSizeBit__0\(7),
      I1 => \outIdx[3]_i_4_n_0\,
      I2 => \partialFftSizeBit__0\(6),
      O => \partialFftSizeBit[7]_i_3_n_0\
    );
\partialFftSizeBit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \butterfly_generator[0].butterfly_n_237\,
      Q => \partialFftSizeBit__0\(0),
      R => '0'
    );
\partialFftSizeBit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[0].butterfly_n_367\,
      D => \partialFftSizeBit[1]_i_1_n_0\,
      Q => \partialFftSizeBit__0\(1),
      R => \partialFftSizeBit[7]_i_1_n_0\
    );
\partialFftSizeBit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[0].butterfly_n_367\,
      D => \partialFftSizeBit[2]_i_1_n_0\,
      Q => \partialFftSizeBit__0\(2),
      R => \partialFftSizeBit[7]_i_1_n_0\
    );
\partialFftSizeBit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[0].butterfly_n_367\,
      D => \partialFftSizeBit[3]_i_1_n_0\,
      Q => \partialFftSizeBit__0\(3),
      R => \partialFftSizeBit[7]_i_1_n_0\
    );
\partialFftSizeBit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[0].butterfly_n_367\,
      D => \partialFftSizeBit[4]_i_1_n_0\,
      Q => \partialFftSizeBit__0\(4),
      R => \partialFftSizeBit[7]_i_1_n_0\
    );
\partialFftSizeBit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[0].butterfly_n_367\,
      D => \partialFftSizeBit[5]_i_1_n_0\,
      Q => \partialFftSizeBit__0\(5),
      R => \partialFftSizeBit[7]_i_1_n_0\
    );
\partialFftSizeBit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[0].butterfly_n_367\,
      D => \partialFftSizeBit[6]_i_1_n_0\,
      Q => \partialFftSizeBit__0\(6),
      R => \partialFftSizeBit[7]_i_1_n_0\
    );
\partialFftSizeBit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[0].butterfly_n_367\,
      D => \partialFftSizeBit[7]_i_3_n_0\,
      Q => \partialFftSizeBit__0\(7),
      R => \partialFftSizeBit[7]_i_1_n_0\
    );
ready_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(1),
      I1 => \^state_reg[0]_0\(0),
      O => \state_reg[1]_1\
    );
ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ready_reg_0,
      Q => slv_wire4,
      R => '0'
    );
\state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \outIdx__0\(1),
      I1 => \outIdx__0\(0),
      I2 => \outIdx__0\(2),
      I3 => \outIdx__0\(3),
      O => \state[1]_i_4_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[0].butterfly_n_315\,
      D => \butterfly_generator[0].butterfly_n_317\,
      Q => \^state_reg[0]_0\(0),
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \butterfly_generator[0].butterfly_n_315\,
      D => \butterfly_generator[0].butterfly_n_316\,
      Q => state(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fft_parallel_ip_v1_0_S00_AXI is
  port (
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fft_parallel_ip_v1_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fft_parallel_ip_v1_0_S00_AXI is
  signal ARESET : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \butTwiddleI[2][10]_i_1_n_0\ : STD_LOGIC;
  signal butterflyPreviousReady : STD_LOGIC;
  signal butterflyPreviousReady_i_1_n_0 : STD_LOGIC;
  signal \butterflyReady[0]_0\ : STD_LOGIC;
  signal butterflyStarted : STD_LOGIC;
  signal \butterfly_generator[0].butterfly/lastStartState\ : STD_LOGIC;
  signal \butterfly_generator[0].butterfly/ready01_out\ : STD_LOGIC;
  signal fft_parallel_n_4 : STD_LOGIC;
  signal fft_parallel_n_59 : STD_LOGIC;
  signal fft_parallel_n_7 : STD_LOGIC;
  signal fft_parallel_n_9 : STD_LOGIC;
  signal lastStartState : STD_LOGIC;
  signal last_data_en_state_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal partialFftSizeHalved : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \ready_i_1__3_n_0\ : STD_LOGIC;
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg4 : STD_LOGIC;
  signal slv_reg5 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \slv_reg5[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[31]\ : STD_LOGIC;
  signal slv_reg6 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \slv_reg6[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[31]\ : STD_LOGIC;
  signal slv_reg7 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal slv_reg8 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal slv_reg9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg9[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
  signal slv_wire4 : STD_LOGIC;
  signal slv_wire7 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal slv_wire8 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \slv_reg2[31]_i_2\ : label is "soft_lutpair140";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^s_axi_awready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => ARESET
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => sel0(0),
      R => ARESET
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => sel0(1),
      R => ARESET
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(2),
      Q => sel0(2),
      R => ARESET
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(3),
      Q => sel0(3),
      R => ARESET
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => ARESET
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => p_0_in(0),
      R => ARESET
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => p_0_in(1),
      R => ARESET
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(2),
      Q => p_0_in(2),
      R => ARESET
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(3),
      Q => p_0_in(3),
      R => ARESET
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => ARESET
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^s_axi_awready\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => ARESET
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_awready\,
      I3 => \^s_axi_wready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => ARESET
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[0]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[0]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[0]_i_4_n_0\,
      O => reg_data_out(0)
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(0),
      I2 => sel0(0),
      I3 => slv_reg8(0),
      I4 => sel0(2),
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(0),
      I1 => slv_reg6(0),
      I2 => sel0(1),
      I3 => slv_reg5(0),
      I4 => sel0(0),
      I5 => slv_reg4,
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(0),
      I1 => slv_reg2(0),
      I2 => sel0(1),
      I3 => slv_reg1(0),
      I4 => sel0(0),
      I5 => slv_reg0(0),
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[10]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[10]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[10]_i_4_n_0\,
      O => reg_data_out(10)
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(10),
      I2 => sel0(0),
      I3 => slv_reg8(10),
      I4 => sel0(2),
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(10),
      I1 => slv_reg6(10),
      I2 => sel0(1),
      I3 => slv_reg5(10),
      I4 => sel0(0),
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[10]\,
      I1 => \slv_reg2_reg_n_0_[10]\,
      I2 => sel0(1),
      I3 => slv_reg1(10),
      I4 => sel0(0),
      I5 => slv_reg0(10),
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[11]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[11]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[11]_i_4_n_0\,
      O => reg_data_out(11)
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(11),
      I2 => sel0(0),
      I3 => slv_reg8(11),
      I4 => sel0(2),
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(11),
      I1 => slv_reg6(11),
      I2 => sel0(1),
      I3 => slv_reg5(11),
      I4 => sel0(0),
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[11]\,
      I1 => \slv_reg2_reg_n_0_[11]\,
      I2 => sel0(1),
      I3 => slv_reg1(11),
      I4 => sel0(0),
      I5 => slv_reg0(11),
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[12]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[12]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[12]_i_4_n_0\,
      O => reg_data_out(12)
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(12),
      I2 => sel0(0),
      I3 => slv_reg8(12),
      I4 => sel0(2),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(12),
      I1 => slv_reg6(12),
      I2 => sel0(1),
      I3 => slv_reg5(12),
      I4 => sel0(0),
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[12]\,
      I1 => \slv_reg2_reg_n_0_[12]\,
      I2 => sel0(1),
      I3 => slv_reg1(12),
      I4 => sel0(0),
      I5 => slv_reg0(12),
      O => \axi_rdata[12]_i_4_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[13]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[13]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[13]_i_4_n_0\,
      O => reg_data_out(13)
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(13),
      I2 => sel0(0),
      I3 => slv_reg8(13),
      I4 => sel0(2),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(13),
      I1 => slv_reg6(13),
      I2 => sel0(1),
      I3 => slv_reg5(13),
      I4 => sel0(0),
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[13]\,
      I1 => \slv_reg2_reg_n_0_[13]\,
      I2 => sel0(1),
      I3 => slv_reg1(13),
      I4 => sel0(0),
      I5 => slv_reg0(13),
      O => \axi_rdata[13]_i_4_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[14]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[14]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[14]_i_4_n_0\,
      O => reg_data_out(14)
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(14),
      I2 => sel0(0),
      I3 => slv_reg8(14),
      I4 => sel0(2),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(14),
      I1 => slv_reg6(14),
      I2 => sel0(1),
      I3 => slv_reg5(14),
      I4 => sel0(0),
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[14]\,
      I1 => \slv_reg2_reg_n_0_[14]\,
      I2 => sel0(1),
      I3 => slv_reg1(14),
      I4 => sel0(0),
      I5 => slv_reg0(14),
      O => \axi_rdata[14]_i_4_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[15]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[15]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[15]_i_4_n_0\,
      O => reg_data_out(15)
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(15),
      I2 => sel0(0),
      I3 => slv_reg8(15),
      I4 => sel0(2),
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(15),
      I1 => slv_reg6(15),
      I2 => sel0(1),
      I3 => slv_reg5(15),
      I4 => sel0(0),
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[15]\,
      I1 => \slv_reg2_reg_n_0_[15]\,
      I2 => sel0(1),
      I3 => slv_reg1(15),
      I4 => sel0(0),
      I5 => slv_reg0(15),
      O => \axi_rdata[15]_i_4_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[16]_i_4_n_0\,
      O => reg_data_out(16)
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(16),
      I2 => sel0(0),
      I3 => slv_reg8(16),
      I4 => sel0(2),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(16),
      I1 => slv_reg6(16),
      I2 => sel0(1),
      I3 => slv_reg5(16),
      I4 => sel0(0),
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[16]\,
      I1 => \slv_reg2_reg_n_0_[16]\,
      I2 => sel0(1),
      I3 => slv_reg1(16),
      I4 => sel0(0),
      I5 => slv_reg0(16),
      O => \axi_rdata[16]_i_4_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[17]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[17]_i_4_n_0\,
      O => reg_data_out(17)
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(17),
      I2 => sel0(0),
      I3 => slv_reg8(17),
      I4 => sel0(2),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(17),
      I1 => slv_reg6(17),
      I2 => sel0(1),
      I3 => slv_reg5(17),
      I4 => sel0(0),
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[17]\,
      I1 => \slv_reg2_reg_n_0_[17]\,
      I2 => sel0(1),
      I3 => slv_reg1(17),
      I4 => sel0(0),
      I5 => slv_reg0(17),
      O => \axi_rdata[17]_i_4_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[18]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[18]_i_4_n_0\,
      O => reg_data_out(18)
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(18),
      I2 => sel0(0),
      I3 => slv_reg8(18),
      I4 => sel0(2),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(18),
      I1 => slv_reg6(18),
      I2 => sel0(1),
      I3 => slv_reg5(18),
      I4 => sel0(0),
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[18]\,
      I1 => \slv_reg2_reg_n_0_[18]\,
      I2 => sel0(1),
      I3 => slv_reg1(18),
      I4 => sel0(0),
      I5 => slv_reg0(18),
      O => \axi_rdata[18]_i_4_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[19]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[19]_i_4_n_0\,
      O => reg_data_out(19)
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(19),
      I2 => sel0(0),
      I3 => slv_reg8(19),
      I4 => sel0(2),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(19),
      I1 => slv_reg6(19),
      I2 => sel0(1),
      I3 => slv_reg5(19),
      I4 => sel0(0),
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[19]\,
      I1 => \slv_reg2_reg_n_0_[19]\,
      I2 => sel0(1),
      I3 => slv_reg1(19),
      I4 => sel0(0),
      I5 => slv_reg0(19),
      O => \axi_rdata[19]_i_4_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[1]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[1]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[1]_i_4_n_0\,
      O => reg_data_out(1)
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(1),
      I2 => sel0(0),
      I3 => slv_reg8(1),
      I4 => sel0(2),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(1),
      I1 => slv_reg6(1),
      I2 => sel0(1),
      I3 => slv_reg5(1),
      I4 => sel0(0),
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[1]\,
      I1 => \slv_reg2_reg_n_0_[1]\,
      I2 => sel0(1),
      I3 => slv_reg1(1),
      I4 => sel0(0),
      I5 => slv_reg0(1),
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[20]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[20]_i_4_n_0\,
      O => reg_data_out(20)
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(20),
      I2 => sel0(0),
      I3 => slv_reg8(20),
      I4 => sel0(2),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(20),
      I1 => slv_reg6(20),
      I2 => sel0(1),
      I3 => slv_reg5(20),
      I4 => sel0(0),
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[20]\,
      I1 => \slv_reg2_reg_n_0_[20]\,
      I2 => sel0(1),
      I3 => slv_reg1(20),
      I4 => sel0(0),
      I5 => slv_reg0(20),
      O => \axi_rdata[20]_i_4_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[21]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[21]_i_4_n_0\,
      O => reg_data_out(21)
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(21),
      I2 => sel0(0),
      I3 => slv_reg8(21),
      I4 => sel0(2),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(21),
      I1 => slv_reg6(21),
      I2 => sel0(1),
      I3 => slv_reg5(21),
      I4 => sel0(0),
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[21]\,
      I1 => \slv_reg2_reg_n_0_[21]\,
      I2 => sel0(1),
      I3 => slv_reg1(21),
      I4 => sel0(0),
      I5 => slv_reg0(21),
      O => \axi_rdata[21]_i_4_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[22]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[22]_i_4_n_0\,
      O => reg_data_out(22)
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(22),
      I2 => sel0(0),
      I3 => slv_reg8(22),
      I4 => sel0(2),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(22),
      I1 => slv_reg6(22),
      I2 => sel0(1),
      I3 => slv_reg5(22),
      I4 => sel0(0),
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[22]\,
      I1 => \slv_reg2_reg_n_0_[22]\,
      I2 => sel0(1),
      I3 => slv_reg1(22),
      I4 => sel0(0),
      I5 => slv_reg0(22),
      O => \axi_rdata[22]_i_4_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[23]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[23]_i_4_n_0\,
      O => reg_data_out(23)
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(23),
      I2 => sel0(0),
      I3 => slv_reg8(23),
      I4 => sel0(2),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(23),
      I1 => slv_reg6(23),
      I2 => sel0(1),
      I3 => slv_reg5(23),
      I4 => sel0(0),
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[23]\,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => sel0(1),
      I3 => slv_reg1(23),
      I4 => sel0(0),
      I5 => slv_reg0(23),
      O => \axi_rdata[23]_i_4_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => slv_reg9(24),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => \axi_rdata[24]_i_2_n_0\,
      O => reg_data_out(24)
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088FFFF30880000"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[24]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[24]\,
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \axi_rdata[24]_i_3_n_0\,
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[24]\,
      I1 => \slv_reg2_reg_n_0_[24]\,
      I2 => sel0(1),
      I3 => slv_reg1(24),
      I4 => sel0(0),
      I5 => slv_reg0(24),
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => slv_reg9(25),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => \axi_rdata[25]_i_2_n_0\,
      O => reg_data_out(25)
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088FFFF30880000"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[25]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[25]\,
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \axi_rdata[25]_i_3_n_0\,
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[25]\,
      I1 => \slv_reg2_reg_n_0_[25]\,
      I2 => sel0(1),
      I3 => slv_reg1(25),
      I4 => sel0(0),
      I5 => slv_reg0(25),
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => slv_reg9(26),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => \axi_rdata[26]_i_2_n_0\,
      O => reg_data_out(26)
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088FFFF30880000"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[26]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[26]\,
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \axi_rdata[26]_i_3_n_0\,
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[26]\,
      I1 => \slv_reg2_reg_n_0_[26]\,
      I2 => sel0(1),
      I3 => slv_reg1(26),
      I4 => sel0(0),
      I5 => slv_reg0(26),
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => slv_reg9(27),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => \axi_rdata[27]_i_2_n_0\,
      O => reg_data_out(27)
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088FFFF30880000"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[27]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[27]\,
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \axi_rdata[27]_i_3_n_0\,
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[27]\,
      I1 => \slv_reg2_reg_n_0_[27]\,
      I2 => sel0(1),
      I3 => slv_reg1(27),
      I4 => sel0(0),
      I5 => slv_reg0(27),
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => slv_reg9(28),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => \axi_rdata[28]_i_2_n_0\,
      O => reg_data_out(28)
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088FFFF30880000"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[28]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[28]\,
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \axi_rdata[28]_i_3_n_0\,
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[28]\,
      I1 => \slv_reg2_reg_n_0_[28]\,
      I2 => sel0(1),
      I3 => slv_reg1(28),
      I4 => sel0(0),
      I5 => slv_reg0(28),
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => slv_reg9(29),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => \axi_rdata[29]_i_2_n_0\,
      O => reg_data_out(29)
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088FFFF30880000"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[29]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[29]\,
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \axi_rdata[29]_i_3_n_0\,
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[29]\,
      I1 => \slv_reg2_reg_n_0_[29]\,
      I2 => sel0(1),
      I3 => slv_reg1(29),
      I4 => sel0(0),
      I5 => slv_reg0(29),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[2]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[2]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[2]_i_4_n_0\,
      O => reg_data_out(2)
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(2),
      I2 => sel0(0),
      I3 => slv_reg8(2),
      I4 => sel0(2),
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(2),
      I1 => slv_reg6(2),
      I2 => sel0(1),
      I3 => slv_reg5(2),
      I4 => sel0(0),
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[2]\,
      I1 => \slv_reg2_reg_n_0_[2]\,
      I2 => sel0(1),
      I3 => slv_reg1(2),
      I4 => sel0(0),
      I5 => slv_reg0(2),
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => slv_reg9(30),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => \axi_rdata[30]_i_2_n_0\,
      O => reg_data_out(30)
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088FFFF30880000"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[30]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[30]\,
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \axi_rdata[30]_i_3_n_0\,
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[30]\,
      I1 => \slv_reg2_reg_n_0_[30]\,
      I2 => sel0(1),
      I3 => slv_reg1(30),
      I4 => sel0(0),
      I5 => slv_reg0(30),
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => slv_reg9(31),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => \axi_rdata[31]_i_2_n_0\,
      O => reg_data_out(31)
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088FFFF30880000"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[31]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[31]\,
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \axi_rdata[31]_i_3_n_0\,
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[31]\,
      I1 => \slv_reg2_reg_n_0_[31]\,
      I2 => sel0(1),
      I3 => slv_reg1(31),
      I4 => sel0(0),
      I5 => slv_reg0(31),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[3]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[3]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[3]_i_4_n_0\,
      O => reg_data_out(3)
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(3),
      I2 => sel0(0),
      I3 => slv_reg8(3),
      I4 => sel0(2),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(3),
      I1 => slv_reg6(3),
      I2 => sel0(1),
      I3 => slv_reg5(3),
      I4 => sel0(0),
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[3]\,
      I1 => \slv_reg2_reg_n_0_[3]\,
      I2 => sel0(1),
      I3 => slv_reg1(3),
      I4 => sel0(0),
      I5 => slv_reg0(3),
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[4]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[4]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[4]_i_4_n_0\,
      O => reg_data_out(4)
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(4),
      I2 => sel0(0),
      I3 => slv_reg8(4),
      I4 => sel0(2),
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(4),
      I1 => slv_reg6(4),
      I2 => sel0(1),
      I3 => slv_reg5(4),
      I4 => sel0(0),
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[4]\,
      I1 => \slv_reg2_reg_n_0_[4]\,
      I2 => sel0(1),
      I3 => slv_reg1(4),
      I4 => sel0(0),
      I5 => slv_reg0(4),
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[5]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[5]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[5]_i_4_n_0\,
      O => reg_data_out(5)
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(5),
      I2 => sel0(0),
      I3 => slv_reg8(5),
      I4 => sel0(2),
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(5),
      I1 => slv_reg6(5),
      I2 => sel0(1),
      I3 => slv_reg5(5),
      I4 => sel0(0),
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[5]\,
      I1 => \slv_reg2_reg_n_0_[5]\,
      I2 => sel0(1),
      I3 => slv_reg1(5),
      I4 => sel0(0),
      I5 => slv_reg0(5),
      O => \axi_rdata[5]_i_4_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[6]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[6]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[6]_i_4_n_0\,
      O => reg_data_out(6)
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(6),
      I2 => sel0(0),
      I3 => slv_reg8(6),
      I4 => sel0(2),
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(6),
      I1 => slv_reg6(6),
      I2 => sel0(1),
      I3 => slv_reg5(6),
      I4 => sel0(0),
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[6]\,
      I1 => \slv_reg2_reg_n_0_[6]\,
      I2 => sel0(1),
      I3 => slv_reg1(6),
      I4 => sel0(0),
      I5 => slv_reg0(6),
      O => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[7]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[7]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[7]_i_4_n_0\,
      O => reg_data_out(7)
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(7),
      I2 => sel0(0),
      I3 => slv_reg8(7),
      I4 => sel0(2),
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(7),
      I1 => slv_reg6(7),
      I2 => sel0(1),
      I3 => slv_reg5(7),
      I4 => sel0(0),
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[7]\,
      I1 => \slv_reg2_reg_n_0_[7]\,
      I2 => sel0(1),
      I3 => slv_reg1(7),
      I4 => sel0(0),
      I5 => slv_reg0(7),
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[8]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[8]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[8]_i_4_n_0\,
      O => reg_data_out(8)
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(8),
      I2 => sel0(0),
      I3 => slv_reg8(8),
      I4 => sel0(2),
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(8),
      I1 => slv_reg6(8),
      I2 => sel0(1),
      I3 => slv_reg5(8),
      I4 => sel0(0),
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[8]\,
      I1 => \slv_reg2_reg_n_0_[8]\,
      I2 => sel0(1),
      I3 => slv_reg1(8),
      I4 => sel0(0),
      I5 => slv_reg0(8),
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[9]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[9]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[9]_i_4_n_0\,
      O => reg_data_out(9)
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel0(1),
      I1 => slv_reg9(9),
      I2 => sel0(0),
      I3 => slv_reg8(9),
      I4 => sel0(2),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => slv_reg7(9),
      I1 => slv_reg6(9),
      I2 => sel0(1),
      I3 => slv_reg5(9),
      I4 => sel0(0),
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[9]\,
      I1 => \slv_reg2_reg_n_0_[9]\,
      I2 => sel0(1),
      I3 => slv_reg1(9),
      I4 => sel0(0),
      I5 => slv_reg0(9),
      O => \axi_rdata[9]_i_4_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => ARESET
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => ARESET
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => ARESET
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => ARESET
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => ARESET
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => ARESET
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => ARESET
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => ARESET
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => ARESET
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => ARESET
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => ARESET
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => ARESET
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => ARESET
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => ARESET
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => ARESET
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => ARESET
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => ARESET
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => ARESET
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => ARESET
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => ARESET
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => ARESET
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => ARESET
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => ARESET
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => ARESET
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => ARESET
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => ARESET
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => ARESET
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => ARESET
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => ARESET
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => ARESET
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => ARESET
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => ARESET
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => ARESET
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_wready\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => ARESET
    );
\butTwiddleI[2][10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => partialFftSizeHalved(2),
      O => \butTwiddleI[2][10]_i_1_n_0\
    );
butterflyPreviousReady_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \butterflyReady[0]_0\,
      I1 => fft_parallel_n_7,
      I2 => butterflyPreviousReady,
      O => butterflyPreviousReady_i_1_n_0
    );
fft_parallel: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fft
     port map (
      A(0) => partialFftSizeHalved(2),
      Q(0) => slv_reg2(0),
      \butTwiddleI_reg[2][10]_0\ => \butTwiddleI[2][10]_i_1_n_0\,
      butterflyPreviousReady => butterflyPreviousReady,
      butterflyPreviousReady_reg_0 => butterflyPreviousReady_i_1_n_0,
      butterflyStarted => butterflyStarted,
      \dataI_reg[6][23]_0\(23 downto 0) => slv_reg5(23 downto 0),
      \dataQ_reg[6][23]_0\(23 downto 0) => slv_reg6(23 downto 0),
      \data_out_I_reg[23]_0\(23 downto 0) => slv_wire8(23 downto 0),
      \data_out_R_reg[23]_0\(23 downto 0) => slv_wire7(23 downto 0),
      lastStartState => lastStartState,
      lastStartState_0 => \butterfly_generator[0].butterfly/lastStartState\,
      last_data_en_state_reg_0 => fft_parallel_n_4,
      last_data_en_state_reg_1 => last_data_en_state_i_1_n_0,
      \partialFftSizeBit_reg[1]_0\(0) => slv_reg3(0),
      \partialFftSizeBit_reg[6]_0\ => fft_parallel_n_9,
      ready => \butterflyReady[0]_0\,
      ready01_out => \butterfly_generator[0].butterfly/ready01_out\,
      ready_reg_0 => \ready_i_1__3_n_0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      slv_wire4 => slv_wire4,
      \state_reg[0]_0\(0) => state(0),
      \state_reg[1]_0\ => fft_parallel_n_7,
      \state_reg[1]_1\ => fft_parallel_n_59
    );
last_data_en_state_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => slv_reg3(0),
      I1 => state(0),
      I2 => fft_parallel_n_4,
      O => last_data_en_state_i_1_n_0
    );
\mulStart_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => butterflyStarted,
      I1 => \butterfly_generator[0].butterfly/lastStartState\,
      O => \butterfly_generator[0].butterfly/ready01_out\
    );
\ready_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FF00FF00FF00"
    )
        port map (
      I0 => fft_parallel_n_59,
      I1 => slv_reg2(0),
      I2 => lastStartState,
      I3 => fft_parallel_n_9,
      I4 => s00_axi_aresetn,
      I5 => slv_wire4,
      O => \ready_i_1__3_n_0\
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => ARESET
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg0(10),
      R => ARESET
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg0(11),
      R => ARESET
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg0(12),
      R => ARESET
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg0(13),
      R => ARESET
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg0(14),
      R => ARESET
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg0(15),
      R => ARESET
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg0(16),
      R => ARESET
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg0(17),
      R => ARESET
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg0(18),
      R => ARESET
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg0(19),
      R => ARESET
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => ARESET
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg0(20),
      R => ARESET
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg0(21),
      R => ARESET
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg0(22),
      R => ARESET
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg0(23),
      R => ARESET
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg0(24),
      R => ARESET
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg0(25),
      R => ARESET
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg0(26),
      R => ARESET
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg0(27),
      R => ARESET
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg0(28),
      R => ARESET
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg0(29),
      R => ARESET
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => ARESET
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg0(30),
      R => ARESET
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg0(31),
      R => ARESET
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg0(3),
      R => ARESET
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg0(4),
      R => ARESET
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg0(5),
      R => ARESET
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg0(6),
      R => ARESET
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg0(7),
      R => ARESET
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg0(8),
      R => ARESET
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg0(9),
      R => ARESET
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => ARESET
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => ARESET
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => ARESET
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => ARESET
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => ARESET
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => ARESET
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => ARESET
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => ARESET
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => ARESET
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => ARESET
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => ARESET
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => ARESET
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => ARESET
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => ARESET
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => ARESET
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => ARESET
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => ARESET
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => ARESET
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => ARESET
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => ARESET
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => ARESET
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => ARESET
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => ARESET
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => ARESET
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => ARESET
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => ARESET
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => ARESET
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => ARESET
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => ARESET
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => ARESET
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => ARESET
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => ARESET
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => \^s_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => \slv_reg_wren__0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => ARESET
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg2_reg_n_0_[10]\,
      R => ARESET
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg2_reg_n_0_[11]\,
      R => ARESET
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg2_reg_n_0_[12]\,
      R => ARESET
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg2_reg_n_0_[13]\,
      R => ARESET
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg2_reg_n_0_[14]\,
      R => ARESET
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg2_reg_n_0_[15]\,
      R => ARESET
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg2_reg_n_0_[16]\,
      R => ARESET
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg2_reg_n_0_[17]\,
      R => ARESET
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg2_reg_n_0_[18]\,
      R => ARESET
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg2_reg_n_0_[19]\,
      R => ARESET
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg2_reg_n_0_[1]\,
      R => ARESET
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg2_reg_n_0_[20]\,
      R => ARESET
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg2_reg_n_0_[21]\,
      R => ARESET
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg2_reg_n_0_[22]\,
      R => ARESET
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg2_reg_n_0_[23]\,
      R => ARESET
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg2_reg_n_0_[24]\,
      R => ARESET
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg2_reg_n_0_[25]\,
      R => ARESET
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg2_reg_n_0_[26]\,
      R => ARESET
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg2_reg_n_0_[27]\,
      R => ARESET
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg2_reg_n_0_[28]\,
      R => ARESET
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg2_reg_n_0_[29]\,
      R => ARESET
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg2_reg_n_0_[2]\,
      R => ARESET
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg2_reg_n_0_[30]\,
      R => ARESET
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg2_reg_n_0_[31]\,
      R => ARESET
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg2_reg_n_0_[3]\,
      R => ARESET
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg2_reg_n_0_[4]\,
      R => ARESET
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg2_reg_n_0_[5]\,
      R => ARESET
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg2_reg_n_0_[6]\,
      R => ARESET
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg2_reg_n_0_[7]\,
      R => ARESET
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg2_reg_n_0_[8]\,
      R => ARESET
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg2_reg_n_0_[9]\,
      R => ARESET
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => ARESET
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg3_reg_n_0_[10]\,
      R => ARESET
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg3_reg_n_0_[11]\,
      R => ARESET
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg3_reg_n_0_[12]\,
      R => ARESET
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg3_reg_n_0_[13]\,
      R => ARESET
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg3_reg_n_0_[14]\,
      R => ARESET
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg3_reg_n_0_[15]\,
      R => ARESET
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg3_reg_n_0_[16]\,
      R => ARESET
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg3_reg_n_0_[17]\,
      R => ARESET
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg3_reg_n_0_[18]\,
      R => ARESET
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg3_reg_n_0_[19]\,
      R => ARESET
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg3_reg_n_0_[1]\,
      R => ARESET
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg3_reg_n_0_[20]\,
      R => ARESET
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg3_reg_n_0_[21]\,
      R => ARESET
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg3_reg_n_0_[22]\,
      R => ARESET
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg3_reg_n_0_[23]\,
      R => ARESET
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg3_reg_n_0_[24]\,
      R => ARESET
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg3_reg_n_0_[25]\,
      R => ARESET
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg3_reg_n_0_[26]\,
      R => ARESET
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg3_reg_n_0_[27]\,
      R => ARESET
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg3_reg_n_0_[28]\,
      R => ARESET
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg3_reg_n_0_[29]\,
      R => ARESET
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg3_reg_n_0_[2]\,
      R => ARESET
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg3_reg_n_0_[30]\,
      R => ARESET
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg3_reg_n_0_[31]\,
      R => ARESET
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg3_reg_n_0_[3]\,
      R => ARESET
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg3_reg_n_0_[4]\,
      R => ARESET
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg3_reg_n_0_[5]\,
      R => ARESET
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg3_reg_n_0_[6]\,
      R => ARESET
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg3_reg_n_0_[7]\,
      R => ARESET
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg3_reg_n_0_[8]\,
      R => ARESET
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg3_reg_n_0_[9]\,
      R => ARESET
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4,
      Q => slv_reg4,
      R => '0'
    );
\slv_reg5[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[15]_i_1_n_0\
    );
\slv_reg5[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[23]_i_1_n_0\
    );
\slv_reg5[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[31]_i_1_n_0\
    );
\slv_reg5[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[7]_i_1_n_0\
    );
\slv_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg5(0),
      R => ARESET
    );
\slv_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg5(10),
      R => ARESET
    );
\slv_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg5(11),
      R => ARESET
    );
\slv_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg5(12),
      R => ARESET
    );
\slv_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg5(13),
      R => ARESET
    );
\slv_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg5(14),
      R => ARESET
    );
\slv_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg5(15),
      R => ARESET
    );
\slv_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg5(16),
      R => ARESET
    );
\slv_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg5(17),
      R => ARESET
    );
\slv_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg5(18),
      R => ARESET
    );
\slv_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg5(19),
      R => ARESET
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg5(1),
      R => ARESET
    );
\slv_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg5(20),
      R => ARESET
    );
\slv_reg5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg5(21),
      R => ARESET
    );
\slv_reg5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg5(22),
      R => ARESET
    );
\slv_reg5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg5(23),
      R => ARESET
    );
\slv_reg5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg5_reg_n_0_[24]\,
      R => ARESET
    );
\slv_reg5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg5_reg_n_0_[25]\,
      R => ARESET
    );
\slv_reg5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg5_reg_n_0_[26]\,
      R => ARESET
    );
\slv_reg5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg5_reg_n_0_[27]\,
      R => ARESET
    );
\slv_reg5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg5_reg_n_0_[28]\,
      R => ARESET
    );
\slv_reg5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg5_reg_n_0_[29]\,
      R => ARESET
    );
\slv_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg5(2),
      R => ARESET
    );
\slv_reg5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg5_reg_n_0_[30]\,
      R => ARESET
    );
\slv_reg5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg5_reg_n_0_[31]\,
      R => ARESET
    );
\slv_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg5(3),
      R => ARESET
    );
\slv_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg5(4),
      R => ARESET
    );
\slv_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg5(5),
      R => ARESET
    );
\slv_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg5(6),
      R => ARESET
    );
\slv_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg5(7),
      R => ARESET
    );
\slv_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg5(8),
      R => ARESET
    );
\slv_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg5(9),
      R => ARESET
    );
\slv_reg6[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[15]_i_1_n_0\
    );
\slv_reg6[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[23]_i_1_n_0\
    );
\slv_reg6[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[31]_i_1_n_0\
    );
\slv_reg6[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[7]_i_1_n_0\
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg6(0),
      R => ARESET
    );
\slv_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg6(10),
      R => ARESET
    );
\slv_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg6(11),
      R => ARESET
    );
\slv_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg6(12),
      R => ARESET
    );
\slv_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg6(13),
      R => ARESET
    );
\slv_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg6(14),
      R => ARESET
    );
\slv_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg6(15),
      R => ARESET
    );
\slv_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg6(16),
      R => ARESET
    );
\slv_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg6(17),
      R => ARESET
    );
\slv_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg6(18),
      R => ARESET
    );
\slv_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg6(19),
      R => ARESET
    );
\slv_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg6(1),
      R => ARESET
    );
\slv_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg6(20),
      R => ARESET
    );
\slv_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg6(21),
      R => ARESET
    );
\slv_reg6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg6(22),
      R => ARESET
    );
\slv_reg6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg6(23),
      R => ARESET
    );
\slv_reg6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg6_reg_n_0_[24]\,
      R => ARESET
    );
\slv_reg6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg6_reg_n_0_[25]\,
      R => ARESET
    );
\slv_reg6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg6_reg_n_0_[26]\,
      R => ARESET
    );
\slv_reg6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg6_reg_n_0_[27]\,
      R => ARESET
    );
\slv_reg6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg6_reg_n_0_[28]\,
      R => ARESET
    );
\slv_reg6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg6_reg_n_0_[29]\,
      R => ARESET
    );
\slv_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg6(2),
      R => ARESET
    );
\slv_reg6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg6_reg_n_0_[30]\,
      R => ARESET
    );
\slv_reg6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg6_reg_n_0_[31]\,
      R => ARESET
    );
\slv_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg6(3),
      R => ARESET
    );
\slv_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg6(4),
      R => ARESET
    );
\slv_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg6(5),
      R => ARESET
    );
\slv_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg6(6),
      R => ARESET
    );
\slv_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg6(7),
      R => ARESET
    );
\slv_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg6(8),
      R => ARESET
    );
\slv_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg6(9),
      R => ARESET
    );
\slv_reg7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(0),
      Q => slv_reg7(0),
      R => '0'
    );
\slv_reg7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(10),
      Q => slv_reg7(10),
      R => '0'
    );
\slv_reg7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(11),
      Q => slv_reg7(11),
      R => '0'
    );
\slv_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(12),
      Q => slv_reg7(12),
      R => '0'
    );
\slv_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(13),
      Q => slv_reg7(13),
      R => '0'
    );
\slv_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(14),
      Q => slv_reg7(14),
      R => '0'
    );
\slv_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(15),
      Q => slv_reg7(15),
      R => '0'
    );
\slv_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(16),
      Q => slv_reg7(16),
      R => '0'
    );
\slv_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(17),
      Q => slv_reg7(17),
      R => '0'
    );
\slv_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(18),
      Q => slv_reg7(18),
      R => '0'
    );
\slv_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(19),
      Q => slv_reg7(19),
      R => '0'
    );
\slv_reg7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(1),
      Q => slv_reg7(1),
      R => '0'
    );
\slv_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(20),
      Q => slv_reg7(20),
      R => '0'
    );
\slv_reg7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(21),
      Q => slv_reg7(21),
      R => '0'
    );
\slv_reg7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(22),
      Q => slv_reg7(22),
      R => '0'
    );
\slv_reg7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(23),
      Q => slv_reg7(23),
      R => '0'
    );
\slv_reg7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(2),
      Q => slv_reg7(2),
      R => '0'
    );
\slv_reg7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(3),
      Q => slv_reg7(3),
      R => '0'
    );
\slv_reg7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(4),
      Q => slv_reg7(4),
      R => '0'
    );
\slv_reg7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(5),
      Q => slv_reg7(5),
      R => '0'
    );
\slv_reg7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(6),
      Q => slv_reg7(6),
      R => '0'
    );
\slv_reg7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(7),
      Q => slv_reg7(7),
      R => '0'
    );
\slv_reg7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(8),
      Q => slv_reg7(8),
      R => '0'
    );
\slv_reg7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire7(9),
      Q => slv_reg7(9),
      R => '0'
    );
\slv_reg8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(0),
      Q => slv_reg8(0),
      R => '0'
    );
\slv_reg8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(10),
      Q => slv_reg8(10),
      R => '0'
    );
\slv_reg8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(11),
      Q => slv_reg8(11),
      R => '0'
    );
\slv_reg8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(12),
      Q => slv_reg8(12),
      R => '0'
    );
\slv_reg8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(13),
      Q => slv_reg8(13),
      R => '0'
    );
\slv_reg8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(14),
      Q => slv_reg8(14),
      R => '0'
    );
\slv_reg8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(15),
      Q => slv_reg8(15),
      R => '0'
    );
\slv_reg8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(16),
      Q => slv_reg8(16),
      R => '0'
    );
\slv_reg8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(17),
      Q => slv_reg8(17),
      R => '0'
    );
\slv_reg8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(18),
      Q => slv_reg8(18),
      R => '0'
    );
\slv_reg8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(19),
      Q => slv_reg8(19),
      R => '0'
    );
\slv_reg8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(1),
      Q => slv_reg8(1),
      R => '0'
    );
\slv_reg8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(20),
      Q => slv_reg8(20),
      R => '0'
    );
\slv_reg8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(21),
      Q => slv_reg8(21),
      R => '0'
    );
\slv_reg8_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(22),
      Q => slv_reg8(22),
      R => '0'
    );
\slv_reg8_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(23),
      Q => slv_reg8(23),
      R => '0'
    );
\slv_reg8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(2),
      Q => slv_reg8(2),
      R => '0'
    );
\slv_reg8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(3),
      Q => slv_reg8(3),
      R => '0'
    );
\slv_reg8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(4),
      Q => slv_reg8(4),
      R => '0'
    );
\slv_reg8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(5),
      Q => slv_reg8(5),
      R => '0'
    );
\slv_reg8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(6),
      Q => slv_reg8(6),
      R => '0'
    );
\slv_reg8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(7),
      Q => slv_reg8(7),
      R => '0'
    );
\slv_reg8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(8),
      Q => slv_reg8(8),
      R => '0'
    );
\slv_reg8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire8(9),
      Q => slv_reg8(9),
      R => '0'
    );
\slv_reg9[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[15]_i_1_n_0\
    );
\slv_reg9[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[23]_i_1_n_0\
    );
\slv_reg9[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[31]_i_1_n_0\
    );
\slv_reg9[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[7]_i_1_n_0\
    );
\slv_reg9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg9(0),
      R => ARESET
    );
\slv_reg9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg9(10),
      R => ARESET
    );
\slv_reg9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg9(11),
      R => ARESET
    );
\slv_reg9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg9(12),
      R => ARESET
    );
\slv_reg9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg9(13),
      R => ARESET
    );
\slv_reg9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg9(14),
      R => ARESET
    );
\slv_reg9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg9(15),
      R => ARESET
    );
\slv_reg9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg9(16),
      R => ARESET
    );
\slv_reg9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg9(17),
      R => ARESET
    );
\slv_reg9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg9(18),
      R => ARESET
    );
\slv_reg9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg9(19),
      R => ARESET
    );
\slv_reg9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg9(1),
      R => ARESET
    );
\slv_reg9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg9(20),
      R => ARESET
    );
\slv_reg9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg9(21),
      R => ARESET
    );
\slv_reg9_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg9(22),
      R => ARESET
    );
\slv_reg9_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg9(23),
      R => ARESET
    );
\slv_reg9_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg9(24),
      R => ARESET
    );
\slv_reg9_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg9(25),
      R => ARESET
    );
\slv_reg9_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg9(26),
      R => ARESET
    );
\slv_reg9_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg9(27),
      R => ARESET
    );
\slv_reg9_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg9(28),
      R => ARESET
    );
\slv_reg9_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg9(29),
      R => ARESET
    );
\slv_reg9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg9(2),
      R => ARESET
    );
\slv_reg9_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg9(30),
      R => ARESET
    );
\slv_reg9_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg9(31),
      R => ARESET
    );
\slv_reg9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg9(3),
      R => ARESET
    );
\slv_reg9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg9(4),
      R => ARESET
    );
\slv_reg9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg9(5),
      R => ARESET
    );
\slv_reg9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg9(6),
      R => ARESET
    );
\slv_reg9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg9(7),
      R => ARESET
    );
\slv_reg9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg9(8),
      R => ARESET
    );
\slv_reg9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg9(9),
      R => ARESET
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^s_axi_arready\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fft_parallel_ip_v1_0 is
  port (
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fft_parallel_ip_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fft_parallel_ip_v1_0 is
begin
fft_parallel_ip_v1_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fft_parallel_ip_v1_0_S00_AXI
     port map (
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(3 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "fft_parallel_fft_parallel_ip_0_0,fft_parallel_ip_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "fft_parallel_ip_v1_0,Vivado 2022.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN fft_parallel_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 10, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 99999001, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN fft_parallel_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fft_parallel_ip_v1_0
     port map (
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(5 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(5 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
