`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:39:47 CST (Jun  3 2025 16:39:47 UTC)

module dut_OrReduction_16U_1U_4(in1, out1);
  input [15:0] in1;
  output out1;
  wire [15:0] in1;
  wire out1;
  wire n_0, n_1, n_2, n_3;
  NAND4XL g16(.A (n_1), .B (n_2), .C (n_3), .D (n_0), .Y (out1));
  NOR4X1 g17(.A (in1[7]), .B (in1[6]), .C (in1[5]), .D (in1[4]), .Y
       (n_3));
  NOR4X1 g18(.A (in1[11]), .B (in1[10]), .C (in1[9]), .D (in1[8]), .Y
       (n_2));
  NOR4X1 g19(.A (in1[15]), .B (in1[14]), .C (in1[13]), .D (in1[12]), .Y
       (n_1));
  NOR4X1 g20(.A (in1[3]), .B (in1[2]), .C (in1[1]), .D (in1[0]), .Y
       (n_0));
endmodule


