<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_port.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_port.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_PORT_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_PORT_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 PORT</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Pin Control and Interrupts</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_PORT_PCRn - Pin Control Register n</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_PORT_GPCLR - Global Pin Control Low Register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_PORT_GPCHR - Global Pin Control High Register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_PORT_ISFR - Interrupt Status Flag Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_PORT_DFER - Digital Filter Enable Register</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_PORT_DFCR - Digital Filter Clock Register</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_PORT_DFWR - Digital Filter Width Register</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * - hw_port_t - Struct containing all module registers.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define HW_PORT_INSTANCE_COUNT (5U) </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define HW_PORTA (0U) </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define HW_PORTB (1U) </span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define HW_PORTC (2U) </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define HW_PORTD (3U) </span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define HW_PORTE (4U) </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * HW_PORT_PCRn - Pin Control Register n</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="union__hw__port__pcrn.html">  125</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__port__pcrn.html">_hw_port_pcrn</a></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;{</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    uint32_t U;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html">  128</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html">_hw_port_pcrn_bitfields</a></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    {</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a784c9197fb863e22005caf10eb5b8ae9">  130</a></span>&#160;        uint32_t <a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a784c9197fb863e22005caf10eb5b8ae9">PS</a> : 1;               </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#acd0f38d132b2bb283bbe9398953f9de8">  131</a></span>&#160;        uint32_t <a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#acd0f38d132b2bb283bbe9398953f9de8">PE</a> : 1;               </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a6c28e0f766aa718d138b21ed849749c7">  132</a></span>&#160;        uint32_t <a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a6c28e0f766aa718d138b21ed849749c7">SRE</a> : 1;              </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a1a44525d8cba1d7796cd8867304fe5e8">  133</a></span>&#160;        uint32_t <a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a1a44525d8cba1d7796cd8867304fe5e8">RESERVED0</a> : 1;        </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a1eeac125d8abd0b434eb05da5846c0c7">  134</a></span>&#160;        uint32_t <a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a1eeac125d8abd0b434eb05da5846c0c7">PFE</a> : 1;              </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a218e9d9f81234befe22c1f7b61af33a6">  135</a></span>&#160;        uint32_t <a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a218e9d9f81234befe22c1f7b61af33a6">ODE</a> : 1;              </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a51ea92d66de56d050ca7cc2f53d0d71e">  136</a></span>&#160;        uint32_t <a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a51ea92d66de56d050ca7cc2f53d0d71e">DSE</a> : 1;              </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a20634dc73b98658156f77f241f8bbc68">  137</a></span>&#160;        uint32_t <a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a20634dc73b98658156f77f241f8bbc68">RESERVED1</a> : 1;        </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a20d23a1c46fdfdaa50c20f194538e061">  138</a></span>&#160;        uint32_t <a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a20d23a1c46fdfdaa50c20f194538e061">MUX</a> : 3;              </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a3aac5ea853fccda3dbb7c0beb4822f51">  139</a></span>&#160;        uint32_t <a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a3aac5ea853fccda3dbb7c0beb4822f51">RESERVED2</a> : 4;        </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a1149dcdf28d0e399aabb0f98998eafc5">  140</a></span>&#160;        uint32_t <a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a1149dcdf28d0e399aabb0f98998eafc5">LK</a> : 1;               </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a993847de4137f080768b5c2fabf349ee">  141</a></span>&#160;        uint32_t <a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a993847de4137f080768b5c2fabf349ee">IRQC</a> : 4;             </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#af43f5ee9f987ce4614bcdbbf11126e02">  142</a></span>&#160;        uint32_t <a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#af43f5ee9f987ce4614bcdbbf11126e02">RESERVED3</a> : 4;        </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#abea03031abb366ba4ae2fab3cb9e95d7">  143</a></span>&#160;        uint32_t <a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#abea03031abb366ba4ae2fab3cb9e95d7">ISF</a> : 1;              </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a26ef496f3dca87b3adaa21cc432f6aa3">  144</a></span>&#160;        uint32_t <a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a26ef496f3dca87b3adaa21cc432f6aa3">RESERVED4</a> : 7;        </div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    } B;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;} <a class="code" href="union__hw__port__pcrn.html">hw_port_pcrn_t</a>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define HW_PORT_PCRn_COUNT (32U)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define HW_PORT_PCRn_ADDR(x, n)  ((x) + 0x0U + (0x4U * (n)))</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define HW_PORT_PCRn(x, n)       (*(__IO hw_port_pcrn_t *) HW_PORT_PCRn_ADDR(x, n))</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define HW_PORT_PCRn_RD(x, n)    (HW_PORT_PCRn(x, n).U)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define HW_PORT_PCRn_WR(x, n, v) (HW_PORT_PCRn(x, n).U = (v))</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define HW_PORT_PCRn_SET(x, n, v) (HW_PORT_PCRn_WR(x, n, HW_PORT_PCRn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define HW_PORT_PCRn_CLR(x, n, v) (HW_PORT_PCRn_WR(x, n, HW_PORT_PCRn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define HW_PORT_PCRn_TOG(x, n, v) (HW_PORT_PCRn_WR(x, n, HW_PORT_PCRn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> * Constants &amp; macros for individual PORT_PCRn bitfields</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define BP_PORT_PCRn_PS      (0U)          </span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define BM_PORT_PCRn_PS      (0x00000001U) </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define BS_PORT_PCRn_PS      (1U)          </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define BR_PORT_PCRn_PS(x, n) (BITBAND_ACCESS32(HW_PORT_PCRn_ADDR(x, n), BP_PORT_PCRn_PS))</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define BF_PORT_PCRn_PS(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PORT_PCRn_PS) &amp; BM_PORT_PCRn_PS)</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define BW_PORT_PCRn_PS(x, n, v) (BITBAND_ACCESS32(HW_PORT_PCRn_ADDR(x, n), BP_PORT_PCRn_PS) = (v))</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define BP_PORT_PCRn_PE      (1U)          </span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define BM_PORT_PCRn_PE      (0x00000002U) </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define BS_PORT_PCRn_PE      (1U)          </span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define BR_PORT_PCRn_PE(x, n) (BITBAND_ACCESS32(HW_PORT_PCRn_ADDR(x, n), BP_PORT_PCRn_PE))</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define BF_PORT_PCRn_PE(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PORT_PCRn_PE) &amp; BM_PORT_PCRn_PE)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define BW_PORT_PCRn_PE(x, n, v) (BITBAND_ACCESS32(HW_PORT_PCRn_ADDR(x, n), BP_PORT_PCRn_PE) = (v))</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define BP_PORT_PCRn_SRE     (2U)          </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define BM_PORT_PCRn_SRE     (0x00000004U) </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define BS_PORT_PCRn_SRE     (1U)          </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define BR_PORT_PCRn_SRE(x, n) (BITBAND_ACCESS32(HW_PORT_PCRn_ADDR(x, n), BP_PORT_PCRn_SRE))</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define BF_PORT_PCRn_SRE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PORT_PCRn_SRE) &amp; BM_PORT_PCRn_SRE)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define BW_PORT_PCRn_SRE(x, n, v) (BITBAND_ACCESS32(HW_PORT_PCRn_ADDR(x, n), BP_PORT_PCRn_SRE) = (v))</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define BP_PORT_PCRn_PFE     (4U)          </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define BM_PORT_PCRn_PFE     (0x00000010U) </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define BS_PORT_PCRn_PFE     (1U)          </span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define BR_PORT_PCRn_PFE(x, n) (BITBAND_ACCESS32(HW_PORT_PCRn_ADDR(x, n), BP_PORT_PCRn_PFE))</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define BF_PORT_PCRn_PFE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PORT_PCRn_PFE) &amp; BM_PORT_PCRn_PFE)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define BW_PORT_PCRn_PFE(x, n, v) (BITBAND_ACCESS32(HW_PORT_PCRn_ADDR(x, n), BP_PORT_PCRn_PFE) = (v))</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define BP_PORT_PCRn_ODE     (5U)          </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define BM_PORT_PCRn_ODE     (0x00000020U) </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define BS_PORT_PCRn_ODE     (1U)          </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define BR_PORT_PCRn_ODE(x, n) (BITBAND_ACCESS32(HW_PORT_PCRn_ADDR(x, n), BP_PORT_PCRn_ODE))</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define BF_PORT_PCRn_ODE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PORT_PCRn_ODE) &amp; BM_PORT_PCRn_ODE)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define BW_PORT_PCRn_ODE(x, n, v) (BITBAND_ACCESS32(HW_PORT_PCRn_ADDR(x, n), BP_PORT_PCRn_ODE) = (v))</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define BP_PORT_PCRn_DSE     (6U)          </span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define BM_PORT_PCRn_DSE     (0x00000040U) </span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define BS_PORT_PCRn_DSE     (1U)          </span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define BR_PORT_PCRn_DSE(x, n) (BITBAND_ACCESS32(HW_PORT_PCRn_ADDR(x, n), BP_PORT_PCRn_DSE))</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define BF_PORT_PCRn_DSE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PORT_PCRn_DSE) &amp; BM_PORT_PCRn_DSE)</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define BW_PORT_PCRn_DSE(x, n, v) (BITBAND_ACCESS32(HW_PORT_PCRn_ADDR(x, n), BP_PORT_PCRn_DSE) = (v))</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define BP_PORT_PCRn_MUX     (8U)          </span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define BM_PORT_PCRn_MUX     (0x00000700U) </span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define BS_PORT_PCRn_MUX     (3U)          </span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define BR_PORT_PCRn_MUX(x, n) (HW_PORT_PCRn(x, n).B.MUX)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define BF_PORT_PCRn_MUX(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PORT_PCRn_MUX) &amp; BM_PORT_PCRn_MUX)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define BW_PORT_PCRn_MUX(x, n, v) (HW_PORT_PCRn_WR(x, n, (HW_PORT_PCRn_RD(x, n) &amp; ~BM_PORT_PCRn_MUX) | BF_PORT_PCRn_MUX(v)))</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define BP_PORT_PCRn_LK      (15U)         </span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define BM_PORT_PCRn_LK      (0x00008000U) </span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define BS_PORT_PCRn_LK      (1U)          </span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define BR_PORT_PCRn_LK(x, n) (BITBAND_ACCESS32(HW_PORT_PCRn_ADDR(x, n), BP_PORT_PCRn_LK))</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define BF_PORT_PCRn_LK(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PORT_PCRn_LK) &amp; BM_PORT_PCRn_LK)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define BW_PORT_PCRn_LK(x, n, v) (BITBAND_ACCESS32(HW_PORT_PCRn_ADDR(x, n), BP_PORT_PCRn_LK) = (v))</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define BP_PORT_PCRn_IRQC    (16U)         </span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define BM_PORT_PCRn_IRQC    (0x000F0000U) </span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define BS_PORT_PCRn_IRQC    (4U)          </span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define BR_PORT_PCRn_IRQC(x, n) (HW_PORT_PCRn(x, n).B.IRQC)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define BF_PORT_PCRn_IRQC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PORT_PCRn_IRQC) &amp; BM_PORT_PCRn_IRQC)</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define BW_PORT_PCRn_IRQC(x, n, v) (HW_PORT_PCRn_WR(x, n, (HW_PORT_PCRn_RD(x, n) &amp; ~BM_PORT_PCRn_IRQC) | BF_PORT_PCRn_IRQC(v)))</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define BP_PORT_PCRn_ISF     (24U)         </span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define BM_PORT_PCRn_ISF     (0x01000000U) </span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define BS_PORT_PCRn_ISF     (1U)          </span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define BR_PORT_PCRn_ISF(x, n) (BITBAND_ACCESS32(HW_PORT_PCRn_ADDR(x, n), BP_PORT_PCRn_ISF))</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define BF_PORT_PCRn_ISF(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PORT_PCRn_ISF) &amp; BM_PORT_PCRn_ISF)</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define BW_PORT_PCRn_ISF(x, n, v) (BITBAND_ACCESS32(HW_PORT_PCRn_ADDR(x, n), BP_PORT_PCRn_ISF) = (v))</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"> * HW_PORT_GPCLR - Global Pin Control Low Register</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="union__hw__port__gpclr.html">  451</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__port__gpclr.html">_hw_port_gpclr</a></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;{</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    uint32_t U;</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="struct__hw__port__gpclr_1_1__hw__port__gpclr__bitfields.html">  454</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__port__gpclr_1_1__hw__port__gpclr__bitfields.html">_hw_port_gpclr_bitfields</a></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    {</div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="struct__hw__port__gpclr_1_1__hw__port__gpclr__bitfields.html#a1f31630f255df63dab7fcaa1fc482b1f">  456</a></span>&#160;        uint32_t GPWD : 16;            </div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="struct__hw__port__gpclr_1_1__hw__port__gpclr__bitfields.html#a3e11c185e7bd3c2fd12611fac0f86a69">  457</a></span>&#160;        uint32_t GPWE : 16;            </div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    } B;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;} <a class="code" href="union__hw__port__gpclr.html">hw_port_gpclr_t</a>;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define HW_PORT_GPCLR_ADDR(x)    ((x) + 0x80U)</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define HW_PORT_GPCLR(x)         (*(__O hw_port_gpclr_t *) HW_PORT_GPCLR_ADDR(x))</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define HW_PORT_GPCLR_RD(x)      (HW_PORT_GPCLR(x).U)</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define HW_PORT_GPCLR_WR(x, v)   (HW_PORT_GPCLR(x).U = (v))</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"> * Constants &amp; macros for individual PORT_GPCLR bitfields</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define BP_PORT_GPCLR_GPWD   (0U)          </span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define BM_PORT_GPCLR_GPWD   (0x0000FFFFU) </span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define BS_PORT_GPCLR_GPWD   (16U)         </span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define BF_PORT_GPCLR_GPWD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PORT_GPCLR_GPWD) &amp; BM_PORT_GPCLR_GPWD)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define BW_PORT_GPCLR_GPWD(x, v) (HW_PORT_GPCLR_WR(x, (HW_PORT_GPCLR_RD(x) &amp; ~BM_PORT_GPCLR_GPWD) | BF_PORT_GPCLR_GPWD(v)))</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define BP_PORT_GPCLR_GPWE   (16U)         </span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define BM_PORT_GPCLR_GPWE   (0xFFFF0000U) </span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define BS_PORT_GPCLR_GPWE   (16U)         </span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define BF_PORT_GPCLR_GPWE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PORT_GPCLR_GPWE) &amp; BM_PORT_GPCLR_GPWE)</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define BW_PORT_GPCLR_GPWE(x, v) (HW_PORT_GPCLR_WR(x, (HW_PORT_GPCLR_RD(x) &amp; ~BM_PORT_GPCLR_GPWE) | BF_PORT_GPCLR_GPWE(v)))</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"> * HW_PORT_GPCHR - Global Pin Control High Register</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="union__hw__port__gpchr.html">  529</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__port__gpchr.html">_hw_port_gpchr</a></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;{</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    uint32_t U;</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="struct__hw__port__gpchr_1_1__hw__port__gpchr__bitfields.html">  532</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__port__gpchr_1_1__hw__port__gpchr__bitfields.html">_hw_port_gpchr_bitfields</a></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    {</div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="struct__hw__port__gpchr_1_1__hw__port__gpchr__bitfields.html#a26f9798f6bf5860a6dfcca84f3ee58a8">  534</a></span>&#160;        uint32_t GPWD : 16;            </div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="struct__hw__port__gpchr_1_1__hw__port__gpchr__bitfields.html#adcfba2c98b242c902fc11680789314e7">  535</a></span>&#160;        uint32_t GPWE : 16;            </div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    } B;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;} <a class="code" href="union__hw__port__gpchr.html">hw_port_gpchr_t</a>;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define HW_PORT_GPCHR_ADDR(x)    ((x) + 0x84U)</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define HW_PORT_GPCHR(x)         (*(__O hw_port_gpchr_t *) HW_PORT_GPCHR_ADDR(x))</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define HW_PORT_GPCHR_RD(x)      (HW_PORT_GPCHR(x).U)</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define HW_PORT_GPCHR_WR(x, v)   (HW_PORT_GPCHR(x).U = (v))</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"> * Constants &amp; macros for individual PORT_GPCHR bitfields</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define BP_PORT_GPCHR_GPWD   (0U)          </span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define BM_PORT_GPCHR_GPWD   (0x0000FFFFU) </span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define BS_PORT_GPCHR_GPWD   (16U)         </span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define BF_PORT_GPCHR_GPWD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PORT_GPCHR_GPWD) &amp; BM_PORT_GPCHR_GPWD)</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define BW_PORT_GPCHR_GPWD(x, v) (HW_PORT_GPCHR_WR(x, (HW_PORT_GPCHR_RD(x) &amp; ~BM_PORT_GPCHR_GPWD) | BF_PORT_GPCHR_GPWD(v)))</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define BP_PORT_GPCHR_GPWE   (16U)         </span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define BM_PORT_GPCHR_GPWE   (0xFFFF0000U) </span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define BS_PORT_GPCHR_GPWE   (16U)         </span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define BF_PORT_GPCHR_GPWE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PORT_GPCHR_GPWE) &amp; BM_PORT_GPCHR_GPWE)</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define BW_PORT_GPCHR_GPWE(x, v) (HW_PORT_GPCHR_WR(x, (HW_PORT_GPCHR_RD(x) &amp; ~BM_PORT_GPCHR_GPWE) | BF_PORT_GPCHR_GPWE(v)))</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment"> * HW_PORT_ISFR - Interrupt Status Flag Register</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="union__hw__port__isfr.html">  609</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__port__isfr.html">_hw_port_isfr</a></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;{</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    uint32_t U;</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct__hw__port__isfr_1_1__hw__port__isfr__bitfields.html">  612</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__port__isfr_1_1__hw__port__isfr__bitfields.html">_hw_port_isfr_bitfields</a></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    {</div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="struct__hw__port__isfr_1_1__hw__port__isfr__bitfields.html#a0cc94f3cc191fc0246ae2b5faa5eb84b">  614</a></span>&#160;        uint32_t <a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#abea03031abb366ba4ae2fab3cb9e95d7">ISF</a> : 32;             </div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    } B;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;} <a class="code" href="union__hw__port__isfr.html">hw_port_isfr_t</a>;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define HW_PORT_ISFR_ADDR(x)     ((x) + 0xA0U)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define HW_PORT_ISFR(x)          (*(__IO hw_port_isfr_t *) HW_PORT_ISFR_ADDR(x))</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define HW_PORT_ISFR_RD(x)       (HW_PORT_ISFR(x).U)</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define HW_PORT_ISFR_WR(x, v)    (HW_PORT_ISFR(x).U = (v))</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define HW_PORT_ISFR_SET(x, v)   (HW_PORT_ISFR_WR(x, HW_PORT_ISFR_RD(x) |  (v)))</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define HW_PORT_ISFR_CLR(x, v)   (HW_PORT_ISFR_WR(x, HW_PORT_ISFR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define HW_PORT_ISFR_TOG(x, v)   (HW_PORT_ISFR_WR(x, HW_PORT_ISFR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment"> * Constants &amp; macros for individual PORT_ISFR bitfields</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define BP_PORT_ISFR_ISF     (0U)          </span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define BM_PORT_ISFR_ISF     (0xFFFFFFFFU) </span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define BS_PORT_ISFR_ISF     (32U)         </span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define BR_PORT_ISFR_ISF(x)  (HW_PORT_ISFR(x).U)</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define BF_PORT_ISFR_ISF(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PORT_ISFR_ISF) &amp; BM_PORT_ISFR_ISF)</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define BW_PORT_ISFR_ISF(x, v) (HW_PORT_ISFR_WR(x, v))</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment"> * HW_PORT_DFER - Digital Filter Enable Register</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="union__hw__port__dfer.html">  680</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__port__dfer.html">_hw_port_dfer</a></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;{</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    uint32_t U;</div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="struct__hw__port__dfer_1_1__hw__port__dfer__bitfields.html">  683</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__port__dfer_1_1__hw__port__dfer__bitfields.html">_hw_port_dfer_bitfields</a></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    {</div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="struct__hw__port__dfer_1_1__hw__port__dfer__bitfields.html#a5e203ee72beaa241d5407129ab20e801">  685</a></span>&#160;        uint32_t DFE : 32;             </div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    } B;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;} <a class="code" href="union__hw__port__dfer.html">hw_port_dfer_t</a>;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define HW_PORT_DFER_ADDR(x)     ((x) + 0xC0U)</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define HW_PORT_DFER(x)          (*(__IO hw_port_dfer_t *) HW_PORT_DFER_ADDR(x))</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define HW_PORT_DFER_RD(x)       (HW_PORT_DFER(x).U)</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define HW_PORT_DFER_WR(x, v)    (HW_PORT_DFER(x).U = (v))</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define HW_PORT_DFER_SET(x, v)   (HW_PORT_DFER_WR(x, HW_PORT_DFER_RD(x) |  (v)))</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define HW_PORT_DFER_CLR(x, v)   (HW_PORT_DFER_WR(x, HW_PORT_DFER_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define HW_PORT_DFER_TOG(x, v)   (HW_PORT_DFER_WR(x, HW_PORT_DFER_RD(x) ^  (v)))</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment"> * Constants &amp; macros for individual PORT_DFER bitfields</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define BP_PORT_DFER_DFE     (0U)          </span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define BM_PORT_DFER_DFE     (0xFFFFFFFFU) </span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define BS_PORT_DFER_DFE     (32U)         </span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define BR_PORT_DFER_DFE(x)  (HW_PORT_DFER(x).U)</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define BF_PORT_DFER_DFE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PORT_DFER_DFE) &amp; BM_PORT_DFER_DFE)</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define BW_PORT_DFER_DFE(x, v) (HW_PORT_DFER_WR(x, v))</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment"> * HW_PORT_DFCR - Digital Filter Clock Register</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="union__hw__port__dfcr.html">  748</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__port__dfcr.html">_hw_port_dfcr</a></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;{</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    uint32_t U;</div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="struct__hw__port__dfcr_1_1__hw__port__dfcr__bitfields.html">  751</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__port__dfcr_1_1__hw__port__dfcr__bitfields.html">_hw_port_dfcr_bitfields</a></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    {</div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="struct__hw__port__dfcr_1_1__hw__port__dfcr__bitfields.html#a7a1e0f51a96ded0dbde58e731143298e">  753</a></span>&#160;        uint32_t CS : 1;               </div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="struct__hw__port__dfcr_1_1__hw__port__dfcr__bitfields.html#a2276d06210214e4696e90a25474c6c0b">  754</a></span>&#160;        uint32_t <a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a1a44525d8cba1d7796cd8867304fe5e8">RESERVED0</a> : 31;       </div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    } B;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;} <a class="code" href="union__hw__port__dfcr.html">hw_port_dfcr_t</a>;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define HW_PORT_DFCR_ADDR(x)     ((x) + 0xC4U)</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define HW_PORT_DFCR(x)          (*(__IO hw_port_dfcr_t *) HW_PORT_DFCR_ADDR(x))</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define HW_PORT_DFCR_RD(x)       (HW_PORT_DFCR(x).U)</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define HW_PORT_DFCR_WR(x, v)    (HW_PORT_DFCR(x).U = (v))</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define HW_PORT_DFCR_SET(x, v)   (HW_PORT_DFCR_WR(x, HW_PORT_DFCR_RD(x) |  (v)))</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define HW_PORT_DFCR_CLR(x, v)   (HW_PORT_DFCR_WR(x, HW_PORT_DFCR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define HW_PORT_DFCR_TOG(x, v)   (HW_PORT_DFCR_WR(x, HW_PORT_DFCR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment"> * Constants &amp; macros for individual PORT_DFCR bitfields</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define BP_PORT_DFCR_CS      (0U)          </span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define BM_PORT_DFCR_CS      (0x00000001U) </span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define BS_PORT_DFCR_CS      (1U)          </span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define BR_PORT_DFCR_CS(x)   (BITBAND_ACCESS32(HW_PORT_DFCR_ADDR(x), BP_PORT_DFCR_CS))</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define BF_PORT_DFCR_CS(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PORT_DFCR_CS) &amp; BM_PORT_DFCR_CS)</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define BW_PORT_DFCR_CS(x, v) (BITBAND_ACCESS32(HW_PORT_DFCR_ADDR(x), BP_PORT_DFCR_CS) = (v))</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment"> * HW_PORT_DFWR - Digital Filter Width Register</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="union__hw__port__dfwr.html">  814</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__port__dfwr.html">_hw_port_dfwr</a></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;{</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    uint32_t U;</div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="struct__hw__port__dfwr_1_1__hw__port__dfwr__bitfields.html">  817</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__port__dfwr_1_1__hw__port__dfwr__bitfields.html">_hw_port_dfwr_bitfields</a></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    {</div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="struct__hw__port__dfwr_1_1__hw__port__dfwr__bitfields.html#a0cfa31591a853087d298f7951142982a">  819</a></span>&#160;        uint32_t FILT : 5;             </div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="struct__hw__port__dfwr_1_1__hw__port__dfwr__bitfields.html#a50cc6568fabd9801f2bd3a756e04dd8f">  820</a></span>&#160;        uint32_t <a class="code" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a1a44525d8cba1d7796cd8867304fe5e8">RESERVED0</a> : 27;       </div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    } B;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;} <a class="code" href="union__hw__port__dfwr.html">hw_port_dfwr_t</a>;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define HW_PORT_DFWR_ADDR(x)     ((x) + 0xC8U)</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define HW_PORT_DFWR(x)          (*(__IO hw_port_dfwr_t *) HW_PORT_DFWR_ADDR(x))</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define HW_PORT_DFWR_RD(x)       (HW_PORT_DFWR(x).U)</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define HW_PORT_DFWR_WR(x, v)    (HW_PORT_DFWR(x).U = (v))</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define HW_PORT_DFWR_SET(x, v)   (HW_PORT_DFWR_WR(x, HW_PORT_DFWR_RD(x) |  (v)))</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define HW_PORT_DFWR_CLR(x, v)   (HW_PORT_DFWR_WR(x, HW_PORT_DFWR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define HW_PORT_DFWR_TOG(x, v)   (HW_PORT_DFWR_WR(x, HW_PORT_DFWR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment"> * Constants &amp; macros for individual PORT_DFWR bitfields</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define BP_PORT_DFWR_FILT    (0U)          </span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define BM_PORT_DFWR_FILT    (0x0000001FU) </span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define BS_PORT_DFWR_FILT    (5U)          </span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define BR_PORT_DFWR_FILT(x) (HW_PORT_DFWR(x).B.FILT)</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define BF_PORT_DFWR_FILT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PORT_DFWR_FILT) &amp; BM_PORT_DFWR_FILT)</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define BW_PORT_DFWR_FILT(x, v) (HW_PORT_DFWR_WR(x, (HW_PORT_DFWR_RD(x) &amp; ~BM_PORT_DFWR_FILT) | BF_PORT_DFWR_FILT(v)))</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment"> * hw_port_t - module struct</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="struct__hw__port.html">  874</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__port.html">_hw_port</a></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;{</div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="struct__hw__port.html#aa4e9f4b2d1c9b0eaf3ce105949af7748">  876</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__port__pcrn.html">hw_port_pcrn_t</a> PCRn[32];          </div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="struct__hw__port.html#a7be1ea0e268b67694b7a5b26c162271c">  877</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__port__gpclr.html">hw_port_gpclr_t</a> <a class="code" href="struct__hw__port.html#a7be1ea0e268b67694b7a5b26c162271c">GPCLR</a>;             </div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="struct__hw__port.html#ad965ade02f781e2e39a2653daaa7cb35">  878</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__port__gpchr.html">hw_port_gpchr_t</a> <a class="code" href="struct__hw__port.html#ad965ade02f781e2e39a2653daaa7cb35">GPCHR</a>;             </div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    uint8_t _reserved0[24];</div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="struct__hw__port.html#add269ad945dcbd8df299be8865de7619">  880</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__port__isfr.html">hw_port_isfr_t</a> <a class="code" href="struct__hw__port.html#add269ad945dcbd8df299be8865de7619">ISFR</a>;              </div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    uint8_t _reserved1[28];</div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="struct__hw__port.html#a29394161f4e22165c9312a6a4573ecfe">  882</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__port__dfer.html">hw_port_dfer_t</a> <a class="code" href="struct__hw__port.html#a29394161f4e22165c9312a6a4573ecfe">DFER</a>;              </div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="struct__hw__port.html#a18a12b36c91a12fc7c448c5287ba0078">  883</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__port__dfcr.html">hw_port_dfcr_t</a> <a class="code" href="struct__hw__port.html#a18a12b36c91a12fc7c448c5287ba0078">DFCR</a>;              </div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="struct__hw__port.html#adedf67c6ef7d710b5d501beb3ad5a0d7">  884</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__port__dfwr.html">hw_port_dfwr_t</a> <a class="code" href="struct__hw__port.html#adedf67c6ef7d710b5d501beb3ad5a0d7">DFWR</a>;              </div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;} <a class="code" href="struct__hw__port.html">hw_port_t</a>;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define HW_PORT(x)     (*(hw_port_t *)(x))</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_PORT_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="core__ca9_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_ca9.h:225</div></div>
<div class="ttc" id="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_html_a26ef496f3dca87b3adaa21cc432f6aa3"><div class="ttname"><a href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a26ef496f3dca87b3adaa21cc432f6aa3">_hw_port_pcrn::_hw_port_pcrn_bitfields::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:144</div></div>
<div class="ttc" id="union__hw__port__gpchr_html"><div class="ttname"><a href="union__hw__port__gpchr.html">_hw_port_gpchr</a></div><div class="ttdoc">HW_PORT_GPCHR - Global Pin Control High Register (WORZ) </div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:529</div></div>
<div class="ttc" id="union__hw__port__dfer_html"><div class="ttname"><a href="union__hw__port__dfer.html">_hw_port_dfer</a></div><div class="ttdoc">HW_PORT_DFER - Digital Filter Enable Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:680</div></div>
<div class="ttc" id="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_html_abea03031abb366ba4ae2fab3cb9e95d7"><div class="ttname"><a href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#abea03031abb366ba4ae2fab3cb9e95d7">_hw_port_pcrn::_hw_port_pcrn_bitfields::ISF</a></div><div class="ttdeci">uint32_t ISF</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:143</div></div>
<div class="ttc" id="union__hw__port__pcrn_html"><div class="ttname"><a href="union__hw__port__pcrn.html">_hw_port_pcrn</a></div><div class="ttdoc">HW_PORT_PCRn - Pin Control Register n (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:125</div></div>
<div class="ttc" id="struct__hw__port__gpclr_1_1__hw__port__gpclr__bitfields_html"><div class="ttname"><a href="struct__hw__port__gpclr_1_1__hw__port__gpclr__bitfields.html">_hw_port_gpclr::_hw_port_gpclr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:454</div></div>
<div class="ttc" id="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_html"><div class="ttname"><a href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html">_hw_port_pcrn::_hw_port_pcrn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:128</div></div>
<div class="ttc" id="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_html_acd0f38d132b2bb283bbe9398953f9de8"><div class="ttname"><a href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#acd0f38d132b2bb283bbe9398953f9de8">_hw_port_pcrn::_hw_port_pcrn_bitfields::PE</a></div><div class="ttdeci">uint32_t PE</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:131</div></div>
<div class="ttc" id="struct__hw__port__dfwr_1_1__hw__port__dfwr__bitfields_html"><div class="ttname"><a href="struct__hw__port__dfwr_1_1__hw__port__dfwr__bitfields.html">_hw_port_dfwr::_hw_port_dfwr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:817</div></div>
<div class="ttc" id="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_html_a6c28e0f766aa718d138b21ed849749c7"><div class="ttname"><a href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a6c28e0f766aa718d138b21ed849749c7">_hw_port_pcrn::_hw_port_pcrn_bitfields::SRE</a></div><div class="ttdeci">uint32_t SRE</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:132</div></div>
<div class="ttc" id="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_html_a218e9d9f81234befe22c1f7b61af33a6"><div class="ttname"><a href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a218e9d9f81234befe22c1f7b61af33a6">_hw_port_pcrn::_hw_port_pcrn_bitfields::ODE</a></div><div class="ttdeci">uint32_t ODE</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:135</div></div>
<div class="ttc" id="union__hw__port__isfr_html"><div class="ttname"><a href="union__hw__port__isfr.html">_hw_port_isfr</a></div><div class="ttdoc">HW_PORT_ISFR - Interrupt Status Flag Register (W1C) </div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:609</div></div>
<div class="ttc" id="struct__hw__port__dfer_1_1__hw__port__dfer__bitfields_html"><div class="ttname"><a href="struct__hw__port__dfer_1_1__hw__port__dfer__bitfields.html">_hw_port_dfer::_hw_port_dfer_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:683</div></div>
<div class="ttc" id="struct__hw__port_html_a18a12b36c91a12fc7c448c5287ba0078"><div class="ttname"><a href="struct__hw__port.html#a18a12b36c91a12fc7c448c5287ba0078">_hw_port::DFCR</a></div><div class="ttdeci">__IO hw_port_dfcr_t DFCR</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:883</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_html_a51ea92d66de56d050ca7cc2f53d0d71e"><div class="ttname"><a href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a51ea92d66de56d050ca7cc2f53d0d71e">_hw_port_pcrn::_hw_port_pcrn_bitfields::DSE</a></div><div class="ttdeci">uint32_t DSE</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:136</div></div>
<div class="ttc" id="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_html_a3aac5ea853fccda3dbb7c0beb4822f51"><div class="ttname"><a href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a3aac5ea853fccda3dbb7c0beb4822f51">_hw_port_pcrn::_hw_port_pcrn_bitfields::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:139</div></div>
<div class="ttc" id="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_html_a993847de4137f080768b5c2fabf349ee"><div class="ttname"><a href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a993847de4137f080768b5c2fabf349ee">_hw_port_pcrn::_hw_port_pcrn_bitfields::IRQC</a></div><div class="ttdeci">uint32_t IRQC</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:141</div></div>
<div class="ttc" id="struct__hw__port_html_add269ad945dcbd8df299be8865de7619"><div class="ttname"><a href="struct__hw__port.html#add269ad945dcbd8df299be8865de7619">_hw_port::ISFR</a></div><div class="ttdeci">__IO hw_port_isfr_t ISFR</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:880</div></div>
<div class="ttc" id="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_html_a1149dcdf28d0e399aabb0f98998eafc5"><div class="ttname"><a href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a1149dcdf28d0e399aabb0f98998eafc5">_hw_port_pcrn::_hw_port_pcrn_bitfields::LK</a></div><div class="ttdeci">uint32_t LK</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:140</div></div>
<div class="ttc" id="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_html_a20634dc73b98658156f77f241f8bbc68"><div class="ttname"><a href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a20634dc73b98658156f77f241f8bbc68">_hw_port_pcrn::_hw_port_pcrn_bitfields::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:137</div></div>
<div class="ttc" id="struct__hw__port_html_a7be1ea0e268b67694b7a5b26c162271c"><div class="ttname"><a href="struct__hw__port.html#a7be1ea0e268b67694b7a5b26c162271c">_hw_port::GPCLR</a></div><div class="ttdeci">__O hw_port_gpclr_t GPCLR</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:877</div></div>
<div class="ttc" id="struct__hw__port_html_a29394161f4e22165c9312a6a4573ecfe"><div class="ttname"><a href="struct__hw__port.html#a29394161f4e22165c9312a6a4573ecfe">_hw_port::DFER</a></div><div class="ttdeci">__IO hw_port_dfer_t DFER</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:882</div></div>
<div class="ttc" id="struct__hw__port__dfcr_1_1__hw__port__dfcr__bitfields_html"><div class="ttname"><a href="struct__hw__port__dfcr_1_1__hw__port__dfcr__bitfields.html">_hw_port_dfcr::_hw_port_dfcr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:751</div></div>
<div class="ttc" id="struct__hw__port_html_ad965ade02f781e2e39a2653daaa7cb35"><div class="ttname"><a href="struct__hw__port.html#ad965ade02f781e2e39a2653daaa7cb35">_hw_port::GPCHR</a></div><div class="ttdeci">__O hw_port_gpchr_t GPCHR</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:878</div></div>
<div class="ttc" id="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_html_a1eeac125d8abd0b434eb05da5846c0c7"><div class="ttname"><a href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a1eeac125d8abd0b434eb05da5846c0c7">_hw_port_pcrn::_hw_port_pcrn_bitfields::PFE</a></div><div class="ttdeci">uint32_t PFE</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:134</div></div>
<div class="ttc" id="struct__hw__port_html"><div class="ttname"><a href="struct__hw__port.html">_hw_port</a></div><div class="ttdoc">All PORT module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:874</div></div>
<div class="ttc" id="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_html_af43f5ee9f987ce4614bcdbbf11126e02"><div class="ttname"><a href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#af43f5ee9f987ce4614bcdbbf11126e02">_hw_port_pcrn::_hw_port_pcrn_bitfields::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:142</div></div>
<div class="ttc" id="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_html_a784c9197fb863e22005caf10eb5b8ae9"><div class="ttname"><a href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a784c9197fb863e22005caf10eb5b8ae9">_hw_port_pcrn::_hw_port_pcrn_bitfields::PS</a></div><div class="ttdeci">uint32_t PS</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:130</div></div>
<div class="ttc" id="union__hw__port__dfcr_html"><div class="ttname"><a href="union__hw__port__dfcr.html">_hw_port_dfcr</a></div><div class="ttdoc">HW_PORT_DFCR - Digital Filter Clock Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:748</div></div>
<div class="ttc" id="struct__hw__port_html_adedf67c6ef7d710b5d501beb3ad5a0d7"><div class="ttname"><a href="struct__hw__port.html#adedf67c6ef7d710b5d501beb3ad5a0d7">_hw_port::DFWR</a></div><div class="ttdeci">__IO hw_port_dfwr_t DFWR</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:884</div></div>
<div class="ttc" id="struct__hw__port__isfr_1_1__hw__port__isfr__bitfields_html"><div class="ttname"><a href="struct__hw__port__isfr_1_1__hw__port__isfr__bitfields.html">_hw_port_isfr::_hw_port_isfr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:612</div></div>
<div class="ttc" id="struct__hw__port__gpchr_1_1__hw__port__gpchr__bitfields_html"><div class="ttname"><a href="struct__hw__port__gpchr_1_1__hw__port__gpchr__bitfields.html">_hw_port_gpchr::_hw_port_gpchr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:532</div></div>
<div class="ttc" id="union__hw__port__gpclr_html"><div class="ttname"><a href="union__hw__port__gpclr.html">_hw_port_gpclr</a></div><div class="ttdoc">HW_PORT_GPCLR - Global Pin Control Low Register (WORZ) </div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:451</div></div>
<div class="ttc" id="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_html_a20d23a1c46fdfdaa50c20f194538e061"><div class="ttname"><a href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a20d23a1c46fdfdaa50c20f194538e061">_hw_port_pcrn::_hw_port_pcrn_bitfields::MUX</a></div><div class="ttdeci">uint32_t MUX</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:138</div></div>
<div class="ttc" id="union__hw__port__dfwr_html"><div class="ttname"><a href="union__hw__port__dfwr.html">_hw_port_dfwr</a></div><div class="ttdoc">HW_PORT_DFWR - Digital Filter Width Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:814</div></div>
<div class="ttc" id="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_html_a1a44525d8cba1d7796cd8867304fe5e8"><div class="ttname"><a href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html#a1a44525d8cba1d7796cd8867304fe5e8">_hw_port_pcrn::_hw_port_pcrn_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_port.h:133</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
