#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x15bff4090 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15bff3da0 .scope module, "cu" "cu" 3 15;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cu_enable";
    .port_info 3 /OUTPUT 1 "cu_complete";
    .port_info 4 /INPUT 3 "active_threads";
    .port_info 5 /OUTPUT 4 "compute_state";
    .port_info 6 /INPUT 1 "fetch_req_rdy";
    .port_info 7 /OUTPUT 1 "fetch_req_val";
    .port_info 8 /OUTPUT 8 "fetch_req_addr";
    .port_info 9 /OUTPUT 1 "fetch_resp_rdy";
    .port_info 10 /INPUT 1 "fetch_resp_val";
    .port_info 11 /INPUT 16 "fetch_resp_inst";
    .port_info 12 /INPUT 4 "read_req_rdy";
    .port_info 13 /OUTPUT 32 "read_req_addr";
    .port_info 14 /OUTPUT 4 "read_req_addr_val";
    .port_info 15 /OUTPUT 4 "read_resp_rdy";
    .port_info 16 /INPUT 64 "read_resp_data";
    .port_info 17 /INPUT 4 "read_resp_data_val";
    .port_info 18 /INPUT 4 "write_req_rdy";
    .port_info 19 /OUTPUT 32 "write_req_addr";
    .port_info 20 /OUTPUT 64 "write_req_data";
    .port_info 21 /OUTPUT 4 "write_req_val";
    .port_info 22 /INPUT 4 "write_resp_val";
P_0x15bfee480 .param/l "CU_IDX" 0 3 21, +C4<00000000000000000000000000000000>;
P_0x15bfee4c0 .param/l "DATA_ADDR_WIDTH" 0 3 18, +C4<00000000000000000000000000001000>;
P_0x15bfee500 .param/l "DATA_WIDTH" 0 3 17, +C4<00000000000000000000000000010000>;
P_0x15bfee540 .param/l "INST_MSG_WIDTH" 0 3 20, +C4<00000000000000000000000000010000>;
P_0x15bfee580 .param/l "NUM_THREADS" 0 3 16, +C4<00000000000000000000000000000100>;
P_0x15bfee5c0 .param/l "PC_ADDR_WIDTH" 0 3 19, +C4<00000000000000000000000000001000>;
L_0x14be15f50 .functor BUFZ 4, v0x14be0e900_0, C4<0000>, C4<0000>, C4<0000>;
L_0x14be165b0 .functor BUFZ 2, v0x15bfb6b70_0, C4<00>, C4<00>, C4<00>;
L_0x14be16640 .functor BUFZ 2, v0x15bfb3020_0, C4<00>, C4<00>, C4<00>;
L_0x14be166d0 .functor BUFZ 2, v0x15bfca1e0_0, C4<00>, C4<00>, C4<00>;
L_0x14be16760 .functor BUFZ 2, v0x14be059d0_0, C4<00>, C4<00>, C4<00>;
v0x14be100d0 .array "a", 0 3, 15 0;
o0x15000eaf0 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x14be10180_0 .net "active_threads", 2 0, o0x15000eaf0;  0 drivers
v0x14be10210_0 .net "alu_func", 3 0, L_0x14be16e80;  1 drivers
v0x14be102a0 .array "alu_out_data", 0 3;
v0x14be102a0_0 .net v0x14be102a0 0, 15 0, L_0x14be132a0; 1 drivers
v0x14be102a0_1 .net v0x14be102a0 1, 15 0, L_0x14be13e30; 1 drivers
v0x14be102a0_2 .net v0x14be102a0 2, 15 0, L_0x14be149e0; 1 drivers
v0x14be102a0_3 .net v0x14be102a0 3, 15 0, L_0x14be15650; 1 drivers
v0x14be10330 .array "b", 0 3, 15 0;
o0x150008100 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be10460_0 .net "clk", 0 0, o0x150008100;  0 drivers
v0x14be104f0 .array "cmp_eq", 0 3;
v0x14be104f0_0 .net v0x14be104f0 0, 0 0, L_0x14be133b0; 1 drivers
v0x14be104f0_1 .net v0x14be104f0 1, 0 0, L_0x14be13f40; 1 drivers
v0x14be104f0_2 .net v0x14be104f0 2, 0 0, L_0x14be14af0; 1 drivers
v0x14be104f0_3 .net v0x14be104f0 3, 0 0, L_0x14be156e0; 1 drivers
v0x14be106a0 .array "cmp_lt", 0 3;
v0x14be106a0_0 .net v0x14be106a0 0, 0 0, L_0x14be13420; 1 drivers
v0x14be106a0_1 .net v0x14be106a0 1, 0 0, L_0x14be13fb0; 1 drivers
v0x14be106a0_2 .net v0x14be106a0 2, 0 0, L_0x14be14b60; 1 drivers
v0x14be106a0_3 .net v0x14be106a0 3, 0 0, L_0x14be15750; 1 drivers
v0x14be10830_0 .net "compute_state", 3 0, L_0x14be15f50;  1 drivers
v0x14be10940_0 .net "cu_complete", 0 0, L_0x14be16270;  1 drivers
o0x15000e3a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be109d0_0 .net "cu_enable", 0 0, o0x15000e3a0;  0 drivers
v0x14be10a60_0 .net "cu_state", 3 0, v0x14be0e900_0;  1 drivers
v0x14be10af0 .array "curr_pc", 0 3;
v0x14be10af0_0 .net v0x14be10af0 0, 7 0, L_0x15bfae8f0; 1 drivers
o0x15000a4a0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x14be10af0_1 .net v0x14be10af0 1, 7 0, o0x15000a4a0; 0 drivers
o0x15000b9d0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x14be10af0_2 .net v0x14be10af0 2, 7 0, o0x15000b9d0; 0 drivers
o0x15000cf00 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x14be10af0_3 .net v0x14be10af0 3, 7 0, o0x15000cf00; 0 drivers
v0x14be10b80_0 .net "fetch_instr", 15 0, v0x14be0d040_0;  1 drivers
v0x14be10c10_0 .net "fetch_req_addr", 7 0, L_0x14be168d0;  1 drivers
o0x15000df50 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be10ca0_0 .net "fetch_req_rdy", 0 0, o0x15000df50;  0 drivers
v0x14be10d30_0 .net "fetch_req_val", 0 0, L_0x14be16820;  1 drivers
o0x15000dfe0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x14be10ee0_0 .net "fetch_resp_inst", 15 0, o0x15000dfe0;  0 drivers
v0x14be10f70_0 .net "fetch_resp_rdy", 0 0, L_0x14be16980;  1 drivers
o0x15000e070 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be11000_0 .net "fetch_resp_val", 0 0, o0x15000e070;  0 drivers
v0x14be11090_0 .net "fetch_state", 1 0, L_0x14be16ac0;  1 drivers
v0x14be11160_0 .net "imm", 7 0, L_0x14be16dc0;  1 drivers
v0x14be111f0_0 .net "is_alu", 0 0, L_0x14be16ef0;  1 drivers
v0x14be11280_0 .net "is_branch", 0 0, L_0x14be16fc0;  1 drivers
v0x14be11350_0 .net "is_const", 0 0, L_0x14be17050;  1 drivers
v0x14be113e0_0 .net "is_jr", 0 0, L_0x14be172e0;  1 drivers
v0x14be114b0_0 .net "is_load", 0 0, L_0x14be17110;  1 drivers
v0x14be11580_0 .net "is_nop", 0 0, L_0x14be17270;  1 drivers
v0x14be11650_0 .net "is_store", 0 0, L_0x14be171a0;  1 drivers
v0x14be11720 .array "lsu_load_data", 0 3;
v0x14be11720_0 .net v0x14be11720 0, 15 0, L_0x14be13630; 1 drivers
v0x14be11720_1 .net v0x14be11720 1, 15 0, L_0x14be141c0; 1 drivers
v0x14be11720_2 .net v0x14be11720 2, 15 0, L_0x14be14d70; 1 drivers
v0x14be11720_3 .net v0x14be11720 3, 15 0, L_0x14be15960; 1 drivers
v0x14be118b0 .array "lsu_state", 0 3;
v0x14be118b0_0 .net v0x14be118b0 0, 1 0, v0x15bfb6b70_0; 1 drivers
v0x14be118b0_1 .net v0x14be118b0 1, 1 0, v0x15bfb3020_0; 1 drivers
v0x14be118b0_2 .net v0x14be118b0 2, 1 0, v0x15bfca1e0_0; 1 drivers
v0x14be118b0_3 .net v0x14be118b0 3, 1 0, v0x14be059d0_0; 1 drivers
v0x14be11940_0 .net "mem_ren", 0 0, L_0x14be164e0;  1 drivers
v0x14be119d0_0 .net "mem_wen", 0 0, L_0x14be16470;  1 drivers
v0x14be10dc0 .array "next_pc", 0 3;
v0x14be10dc0_0 .net v0x14be10dc0 0, 7 0, L_0x14be13b70; 1 drivers
v0x14be10dc0_1 .net v0x14be10dc0 1, 7 0, L_0x14be14760; 1 drivers
v0x14be10dc0_2 .net v0x14be10dc0 2, 7 0, L_0x14be15290; 1 drivers
v0x14be10dc0_3 .net v0x14be10dc0 3, 7 0, L_0x14be15ea0; 1 drivers
v0x14be11c60_0 .net "opcode", 3 0, L_0x14be173c0;  1 drivers
v0x14be11cf0_0 .net "rd", 3 0, L_0x14be16b80;  1 drivers
v0x14be11d80 .array "read_req_addr", 0 3;
v0x14be11d80_0 .net v0x14be11d80 0, 7 0, L_0x14be13920; 1 drivers
v0x14be11d80_1 .net v0x14be11d80 1, 7 0, L_0x14be14490; 1 drivers
v0x14be11d80_2 .net v0x14be11d80 2, 7 0, L_0x14be15040; 1 drivers
v0x14be11d80_3 .net v0x14be11d80 3, 7 0, L_0x14be15c50; 1 drivers
v0x14be11e50 .array "read_req_addr_val", 0 3;
v0x14be11e50_0 .net v0x14be11e50 0, 0 0, L_0x14be136c0; 1 drivers
v0x14be11e50_1 .net v0x14be11e50 1, 0 0, L_0x14be14230; 1 drivers
v0x14be11e50_2 .net v0x14be11e50 2, 0 0, L_0x14be14de0; 1 drivers
v0x14be11e50_3 .net v0x14be11e50 3, 0 0, L_0x14be159f0; 1 drivers
o0x1500086a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be11f80 .array "read_req_rdy", 0 3;
v0x14be11f80_0 .net v0x14be11f80 0, 0 0, o0x1500086a0; 0 drivers
o0x150009db0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be11f80_1 .net v0x14be11f80 1, 0 0, o0x150009db0; 0 drivers
o0x15000b2e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be11f80_2 .net v0x14be11f80 2, 0 0, o0x15000b2e0; 0 drivers
o0x15000c810 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be11f80_3 .net v0x14be11f80 3, 0 0, o0x15000c810; 0 drivers
o0x1500086d0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x14be120b0 .array "read_resp_data", 0 3;
v0x14be120b0_0 .net v0x14be120b0 0, 15 0, o0x1500086d0; 0 drivers
o0x150009de0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x14be120b0_1 .net v0x14be120b0 1, 15 0, o0x150009de0; 0 drivers
o0x15000b310 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x14be120b0_2 .net v0x14be120b0 2, 15 0, o0x15000b310; 0 drivers
o0x15000c840 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x14be120b0_3 .net v0x14be120b0 3, 15 0, o0x15000c840; 0 drivers
o0x150008700 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be121e0 .array "read_resp_data_val", 0 3;
v0x14be121e0_0 .net v0x14be121e0 0, 0 0, o0x150008700; 0 drivers
o0x150009e10 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be121e0_1 .net v0x14be121e0 1, 0 0, o0x150009e10; 0 drivers
o0x15000b340 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be121e0_2 .net v0x14be121e0 2, 0 0, o0x15000b340; 0 drivers
o0x15000c870 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be121e0_3 .net v0x14be121e0 3, 0 0, o0x15000c870; 0 drivers
v0x14be122d0 .array "read_resp_rdy", 0 3;
v0x14be122d0_0 .net v0x14be122d0 0, 0 0, L_0x14be13790; 1 drivers
v0x14be122d0_1 .net v0x14be122d0 1, 0 0, L_0x14be14300; 1 drivers
v0x14be122d0_2 .net v0x14be122d0 2, 0 0, L_0x14be14eb0; 1 drivers
v0x14be122d0_3 .net v0x14be122d0 3, 0 0, L_0x14be15ac0; 1 drivers
o0x150008280 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be123e0_0 .net "reset", 0 0, o0x150008280;  0 drivers
v0x14be12470_0 .net "rf_ren", 0 0, L_0x14be163b0;  1 drivers
v0x14be12500_0 .net "rf_wen", 0 0, L_0x14be16320;  1 drivers
v0x14be12590_0 .net "rimm", 3 0, L_0x14be16d30;  1 drivers
v0x14be12620 .array "rimm_data", 0 3;
v0x14be12620_0 .net v0x14be12620 0, 15 0, L_0x14be131b0; 1 drivers
v0x14be12620_1 .net v0x14be12620 1, 15 0, L_0x14be13d40; 1 drivers
v0x14be12620_2 .net v0x14be12620 2, 15 0, L_0x14be148f0; 1 drivers
v0x14be12620_3 .net v0x14be12620 3, 15 0, L_0x14be15460; 1 drivers
v0x14be127d0_0 .net "rs1", 3 0, L_0x14be16bf0;  1 drivers
v0x14be12860 .array "rs1_data", 0 3;
v0x14be12860_0 .net v0x14be12860 0, 15 0, L_0x14be13120; 1 drivers
v0x14be12860_1 .net v0x14be12860 1, 15 0, L_0x14be13c40; 1 drivers
v0x14be12860_2 .net v0x14be12860 2, 15 0, L_0x14be147d0; 1 drivers
v0x14be12860_3 .net v0x14be12860 3, 15 0, L_0x14be15340; 1 drivers
v0x14be129b0_0 .net "rs2", 3 0, L_0x14be16c80;  1 drivers
v0x14be12a40 .array "rs2_data", 0 3;
v0x14be12a40_0 .net v0x14be12a40 0, 15 0, L_0x15bf537b0; 1 drivers
v0x14be12a40_1 .net v0x14be12a40 1, 15 0, L_0x14be13cb0; 1 drivers
v0x14be12a40_2 .net v0x14be12a40 2, 15 0, L_0x14be14860; 1 drivers
v0x14be12a40_3 .net v0x14be12a40 3, 15 0, L_0x14be153d0; 1 drivers
v0x14be12bd0 .array "write_req_addr", 0 3;
v0x14be12bd0_0 .net v0x14be12bd0 0, 7 0, L_0x14be139d0; 1 drivers
v0x14be12bd0_1 .net v0x14be12bd0 1, 7 0, L_0x14be14540; 1 drivers
v0x14be12bd0_2 .net v0x14be12bd0 2, 7 0, L_0x14be150f0; 1 drivers
v0x14be12bd0_3 .net v0x14be12bd0 3, 7 0, L_0x14be15d00; 1 drivers
v0x14be12c60 .array "write_req_data", 0 3;
v0x14be12c60_0 .net v0x14be12c60 0, 15 0, L_0x14be13ac0; 1 drivers
v0x14be12c60_1 .net v0x14be12c60 1, 15 0, L_0x14be14630; 1 drivers
v0x14be12c60_2 .net v0x14be12c60 2, 15 0, L_0x14be151e0; 1 drivers
v0x14be12c60_3 .net v0x14be12c60 3, 15 0, L_0x14be15df0; 1 drivers
o0x1500088b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be12d30 .array "write_req_rdy", 0 3;
v0x14be12d30_0 .net v0x14be12d30 0, 0 0, o0x1500088b0; 0 drivers
o0x150009fc0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be12d30_1 .net v0x14be12d30 1, 0 0, o0x150009fc0; 0 drivers
o0x15000b4f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be12d30_2 .net v0x14be12d30 2, 0 0, o0x15000b4f0; 0 drivers
o0x15000ca20 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be12d30_3 .net v0x14be12d30 3, 0 0, o0x15000ca20; 0 drivers
v0x14be12e60 .array "write_req_val", 0 3;
v0x14be12e60_0 .net v0x14be12e60 0, 0 0, L_0x14be13840; 1 drivers
v0x14be12e60_1 .net v0x14be12e60 1, 0 0, L_0x14be143b0; 1 drivers
v0x14be12e60_2 .net v0x14be12e60 2, 0 0, L_0x14be14f60; 1 drivers
v0x14be12e60_3 .net v0x14be12e60 3, 0 0, L_0x14be15b70; 1 drivers
o0x150008940 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be12f50 .array "write_resp_val", 0 3;
v0x14be12f50_0 .net v0x14be12f50 0, 0 0, o0x150008940; 0 drivers
o0x15000a050 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be12f50_1 .net v0x14be12f50 1, 0 0, o0x15000a050; 0 drivers
o0x15000b580 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be12f50_2 .net v0x14be12f50 2, 0 0, o0x15000b580; 0 drivers
o0x15000cab0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be12f50_3 .net v0x14be12f50 3, 0 0, o0x15000cab0; 0 drivers
S_0x15bff6ed0 .scope generate, "genblk1[0]" "genblk1[0]" 3 197, 3 197 0, S_0x15bff3da0;
 .timescale 0 0;
P_0x15bfc87d0 .param/l "i" 1 3 197, +C4<00>;
o0x150009270 .functor BUFZ 1, C4<z>; HiZ drive
v0x15bfd83b0_0 .net "is_read", 0 0, o0x150009270;  0 drivers
S_0x15bff6b90 .scope module, "inst_alu" "alu" 3 229, 4 13 0, S_0x15bff6ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x15bf040f0 .param/l "alu_add" 1 4 32, C4<0000>;
P_0x15bf04130 .param/l "alu_and" 1 4 36, C4<0100>;
P_0x15bf04170 .param/l "alu_cmp" 1 4 40, C4<1000>;
P_0x15bf041b0 .param/l "alu_div" 1 4 35, C4<0011>;
P_0x15bf041f0 .param/l "alu_mul" 1 4 34, C4<0010>;
P_0x15bf04230 .param/l "alu_or" 1 4 37, C4<0101>;
P_0x15bf04270 .param/l "alu_sll" 1 4 39, C4<1111>;
P_0x15bf042b0 .param/l "alu_srl" 1 4 38, C4<0110>;
P_0x15bf042f0 .param/l "alu_sub" 1 4 33, C4<0001>;
L_0x14be132a0 .functor BUFZ 16, v0x15bfbb280_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14be133b0 .functor BUFZ 1, v0x15bfc5b30_0, C4<0>, C4<0>, C4<0>;
L_0x14be13420 .functor BUFZ 1, v0x15bfc5bc0_0, C4<0>, C4<0>, C4<0>;
L_0x14be134b0 .functor BUFZ 1, v0x15bfc5890_0, C4<0>, C4<0>, C4<0>;
v0x14be100d0_0 .array/port v0x14be100d0, 0;
v0x15bff63c0_0 .net "a", 15 0, v0x14be100d0_0;  1 drivers
L_0x1500400a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15bfbec30_0 .net "alu_en", 0 0, L_0x1500400a0;  1 drivers
v0x15bfbecc0_0 .net "alu_func", 3 0, L_0x14be16e80;  alias, 1 drivers
v0x15bfbb280_0 .var "alu_reg_out", 15 0;
v0x14be10330_0 .array/port v0x14be10330, 0;
v0x15bfbb310_0 .net "b", 15 0, v0x14be10330_0;  1 drivers
v0x15bfc98f0_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
v0x15bfc8c10_0 .net "cmp_eq", 0 0, L_0x14be133b0;  alias, 1 drivers
v0x15bfc8ca0_0 .net "cmp_lt", 0 0, L_0x14be13420;  alias, 1 drivers
v0x15bfc6780_0 .net "cmp_lte", 0 0, L_0x14be134b0;  1 drivers
v0x15bfc5b30_0 .var "cmp_reg_eq", 0 0;
v0x15bfc5bc0_0 .var "cmp_reg_lt", 0 0;
v0x15bfc5890_0 .var "cmp_reg_lte", 0 0;
v0x15bfc5920_0 .net "out", 15 0, L_0x14be132a0;  alias, 1 drivers
v0x15bfbf0e0_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
E_0x15bf46e60 .event posedge, v0x15bfc98f0_0;
S_0x15bfdffd0 .scope module, "inst_lsu" "lsu" 3 244, 5 23 0, S_0x15bff6ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x15bffda90 .param/l "DATA_ADDR_WIDTH" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x15bffdad0 .param/l "DATA_WIDTH" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x15bffdb10 .param/l "DECODE" 1 5 66, C4<0010>;
P_0x15bffdb50 .param/l "DONE" 1 5 71, C4<0111>;
P_0x15bffdb90 .param/l "EXECUTE" 1 5 69, C4<0101>;
P_0x15bffdbd0 .param/l "FETCH" 1 5 65, C4<0001>;
P_0x15bffdc10 .param/l "IDLE" 1 5 64, C4<0000>;
P_0x15bffdc50 .param/l "LSU_DONE" 1 5 77, C4<11>;
P_0x15bffdc90 .param/l "LSU_IDLE" 1 5 74, C4<00>;
P_0x15bffdcd0 .param/l "LSU_REQ" 1 5 75, C4<01>;
P_0x15bffdd10 .param/l "LSU_WAIT" 1 5 76, C4<10>;
P_0x15bffdd50 .param/l "REQ" 1 5 67, C4<0011>;
P_0x15bffdd90 .param/l "WAIT" 1 5 68, C4<0100>;
P_0x15bffddd0 .param/l "WRITEBACK" 1 5 70, C4<0110>;
L_0x14be13630 .functor BUFZ 16, v0x15bfb7540_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14be136c0 .functor BUFZ 1, v0x15bfb3440_0, C4<0>, C4<0>, C4<0>;
L_0x14be13790 .functor BUFZ 1, v0x15bfb23f0_0, C4<0>, C4<0>, C4<0>;
L_0x14be13840 .functor BUFZ 1, v0x15bfdf2a0_0, C4<0>, C4<0>, C4<0>;
L_0x14be13920 .functor BUFZ 8, v0x15bfb36e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x14be139d0 .functor BUFZ 8, v0x15bfdfdb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x14be13ac0 .functor BUFZ 16, v0x15bfdf5e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x15bf3d550_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
v0x15bfa8b20_0 .net "cu_state", 3 0, v0x14be0e900_0;  alias, 1 drivers
v0x15bfa8bb0_0 .net "lsu_data_out", 15 0, L_0x14be13630;  alias, 1 drivers
v0x15bfb7540_0 .var "lsu_data_out_reg", 15 0;
L_0x1500400e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15bfb75d0_0 .net "lsu_en", 0 0, L_0x1500400e8;  1 drivers
v0x15bfb6ae0_0 .net "lsu_state", 1 0, v0x15bfb6b70_0;  alias, 1 drivers
v0x15bfb6b70_0 .var "lsu_state_reg", 1 0;
v0x15bfb67c0_0 .net "mem_ren", 0 0, L_0x14be164e0;  alias, 1 drivers
v0x15bfb6850_0 .net "mem_wen", 0 0, L_0x14be16470;  alias, 1 drivers
v0x15bfb43b0_0 .net "read_req_addr", 7 0, L_0x14be13920;  alias, 1 drivers
v0x15bfb36e0_0 .var "read_req_addr_reg", 7 0;
v0x15bfb3770_0 .net "read_req_addr_val", 0 0, L_0x14be136c0;  alias, 1 drivers
v0x15bfb3440_0 .var "read_req_addr_val_reg", 0 0;
v0x15bfb34d0_0 .net "read_req_rdy", 0 0, o0x1500086a0;  alias, 0 drivers
v0x15bfa7df0_0 .net "read_resp_data", 15 0, o0x1500086d0;  alias, 0 drivers
v0x15bfa7e80_0 .net "read_resp_data_val", 0 0, o0x150008700;  alias, 0 drivers
v0x15bfb2360_0 .net "read_resp_rdy", 0 0, L_0x14be13790;  alias, 1 drivers
v0x15bfb23f0_0 .var "read_resp_rdy_reg", 0 0;
v0x15bfac630_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
v0x15bfac6c0_0 .net "rs1", 15 0, L_0x14be13120;  alias, 1 drivers
v0x15bf33ef0_0 .net "rs2", 15 0, L_0x15bf537b0;  alias, 1 drivers
v0x15bf33f80_0 .net "write_req_addr", 7 0, L_0x14be139d0;  alias, 1 drivers
v0x15bfdfdb0_0 .var "write_req_addr_reg", 7 0;
v0x15bfdfe40_0 .net "write_req_data", 15 0, L_0x14be13ac0;  alias, 1 drivers
v0x15bfdf5e0_0 .var "write_req_data_reg", 15 0;
v0x15bfdf670_0 .net "write_req_rdy", 0 0, o0x1500088b0;  alias, 0 drivers
v0x15bfdf210_0 .net "write_req_val", 0 0, L_0x14be13840;  alias, 1 drivers
v0x15bfdf2a0_0 .var "write_req_val_reg", 0 0;
v0x15bfdef00_0 .net "write_resp_val", 0 0, o0x150008940;  alias, 0 drivers
S_0x15bfea8e0 .scope module, "inst_pc" "pc" 3 272, 6 15 0, S_0x15bff6ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x15bf30080 .param/l "BEQ" 1 6 44, C4<0101>;
P_0x15bf300c0 .param/l "BGT" 1 6 46, C4<0111>;
P_0x15bf30100 .param/l "BLT" 1 6 45, C4<0110>;
P_0x15bf30140 .param/l "BNE" 1 6 43, C4<0100>;
P_0x15bf30180 .param/l "CMP" 1 6 49, C4<1000>;
P_0x15bf301c0 .param/l "DATA_WIDTH" 0 6 17, +C4<00000000000000000000000000010000>;
P_0x15bf30200 .param/l "EXECUTE" 1 6 48, C4<0101>;
P_0x15bf30240 .param/l "PC_ADDR_WIDTH" 0 6 16, +C4<00000000000000000000000000001000>;
L_0x14be13b70 .functor BUFZ 8, v0x15bfb45b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x15bfccbf0_0 .net "alu_func", 3 0, L_0x14be16e80;  alias, 1 drivers
v0x15bfccc80_0 .net "alu_out", 15 0, L_0x14be132a0;  alias, 1 drivers
v0x15bfbb790_0 .net "br_imm", 15 0, L_0x14be131b0;  alias, 1 drivers
v0x15bfbb820_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
v0x15bfbafc0_0 .net "cmp_eq", 0 0, L_0x14be133b0;  alias, 1 drivers
v0x15bfbb050_0 .net "cmp_lt", 0 0, L_0x14be13420;  alias, 1 drivers
v0x15bfbabf0_0 .net "cu_state", 3 0, v0x14be0e900_0;  alias, 1 drivers
v0x15bfbac80_0 .net "curr_pc", 7 0, L_0x15bfae8f0;  alias, 1 drivers
v0x15bfba8e0_0 .net "next_pc", 7 0, L_0x14be13b70;  alias, 1 drivers
v0x15bfb45b0_0 .var "next_pc_reg", 7 0;
v0x15bfb4640_0 .net "opcode", 3 0, L_0x14be173c0;  alias, 1 drivers
L_0x150040130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15bfea450_0 .net "pc_en", 0 0, L_0x150040130;  1 drivers
v0x15bfea4e0_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
S_0x15bfea6c0 .scope module, "inst_rf" "xblock_rf" 3 203, 7 18 0, S_0x15bff6ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x15bf11c80 .param/l "CU_IDX" 0 7 19, +C4<00000000000000000000000000000000>;
P_0x15bf11cc0 .param/l "CU_WIDTH" 0 7 20, +C4<00000000000000000000000000000100>;
P_0x15bf11d00 .param/l "DATA_WIDTH" 0 7 22, +C4<00000000000000000000000000010000>;
P_0x15bf11d40 .param/l "DECODE" 1 7 74, C4<0010>;
P_0x15bf11d80 .param/l "DONE" 1 7 79, C4<0111>;
P_0x15bf11dc0 .param/l "EXECUTE" 1 7 77, C4<0101>;
P_0x15bf11e00 .param/l "FETCH" 1 7 73, C4<0001>;
P_0x15bf11e40 .param/l "IDLE" 1 7 72, C4<0000>;
P_0x15bf11e80 .param/l "REQ" 1 7 75, C4<0011>;
P_0x15bf11ec0 .param/l "THREAD_ID" 0 7 21, +C4<00000000000000000000000000000000>;
P_0x15bf11f00 .param/l "WAIT" 1 7 76, C4<0100>;
P_0x15bf11f40 .param/l "WRITEBACK" 1 7 78, C4<0110>;
L_0x14be13120 .functor BUFZ 16, v0x15bfcdcc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15bf537b0 .functor BUFZ 16, v0x15bfd85d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14be131b0 .functor BUFZ 16, v0x15bfb3a70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x15bfc5ee0_0 .net "alu_out_data", 15 0, L_0x14be132a0;  alias, 1 drivers
v0x15bf19e00_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
L_0x150040058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15bfc4f40_0 .net "cu_id", 15 0, L_0x150040058;  1 drivers
v0x15bfc4fd0_0 .net "cu_state", 3 0, v0x14be0e900_0;  alias, 1 drivers
v0x15bfa9080_0 .net "decoded_imm", 7 0, L_0x14be16dc0;  alias, 1 drivers
v0x15bfa9150_0 .net "decoded_rd", 3 0, L_0x14be16b80;  alias, 1 drivers
v0x15bfa86f0_0 .net "decoded_rimm", 3 0, L_0x14be16d30;  alias, 1 drivers
v0x15bfa8780_0 .net "decoded_rs1", 3 0, L_0x14be16bf0;  alias, 1 drivers
v0x15bfb39e0_0 .net "decoded_rs2", 3 0, L_0x14be16c80;  alias, 1 drivers
v0x15bfad150_0 .var/i "i", 31 0;
v0x15bfad1e0_0 .net "is_alu", 0 0, L_0x14be16ef0;  alias, 1 drivers
v0x15bf08ae0_0 .net "is_const", 0 0, L_0x14be17050;  alias, 1 drivers
v0x15bf08b70_0 .net "is_read", 0 0, o0x150009270;  alias, 0 drivers
v0x15bfe99f0_0 .net "lsu_load_data", 15 0, L_0x14be13630;  alias, 1 drivers
v0x15bfe9a80 .array "registers", 0 15, 15 0;
v0x15bfe97d0_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
o0x1500092a0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x15bfe9860_0 .net "rf_addr", 3 0, o0x1500092a0;  0 drivers
o0x1500092d0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x15bfe3b60_0 .net "rf_data", 15 0, o0x1500092d0;  0 drivers
L_0x150040010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15bfe3bf0_0 .net "rf_enable", 0 0, L_0x150040010;  1 drivers
v0x15bfe3950_0 .net "rf_ren", 0 0, L_0x14be163b0;  alias, 1 drivers
v0x15bfe39e0_0 .net "rf_wen", 0 0, L_0x14be16320;  alias, 1 drivers
v0x15bfe0530_0 .net "rimm_data", 15 0, L_0x14be131b0;  alias, 1 drivers
v0x15bfb3a70_0 .var "rimm_data_reg", 15 0;
v0x15bfe05c0_0 .net "rs1_data", 15 0, L_0x14be13120;  alias, 1 drivers
v0x15bfcdcc0_0 .var "rs1_data_reg", 15 0;
v0x15bfcdd50_0 .net "rs2_data", 15 0, L_0x15bf537b0;  alias, 1 drivers
v0x15bfd85d0_0 .var "rs2_data_reg", 15 0;
S_0x15bfd76e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 197, 3 197 0, S_0x15bff3da0;
 .timescale 0 0;
P_0x15bfc5e30 .param/l "i" 1 3 197, +C4<01>;
o0x15000a800 .functor BUFZ 1, C4<z>; HiZ drive
v0x15bff72c0_0 .net "is_read", 0 0, o0x15000a800;  0 drivers
S_0x15bfd74c0 .scope module, "inst_alu" "alu" 3 229, 4 13 0, S_0x15bfd76e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x15bf4e0e0 .param/l "alu_add" 1 4 32, C4<0000>;
P_0x15bf4e120 .param/l "alu_and" 1 4 36, C4<0100>;
P_0x15bf4e160 .param/l "alu_cmp" 1 4 40, C4<1000>;
P_0x15bf4e1a0 .param/l "alu_div" 1 4 35, C4<0011>;
P_0x15bf4e1e0 .param/l "alu_mul" 1 4 34, C4<0010>;
P_0x15bf4e220 .param/l "alu_or" 1 4 37, C4<0101>;
P_0x15bf4e260 .param/l "alu_sll" 1 4 39, C4<1111>;
P_0x15bf4e2a0 .param/l "alu_srl" 1 4 38, C4<0110>;
P_0x15bf4e2e0 .param/l "alu_sub" 1 4 33, C4<0001>;
L_0x14be13e30 .functor BUFZ 16, v0x15bfce2b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14be13f40 .functor BUFZ 1, v0x15bfc5450_0, C4<0>, C4<0>, C4<0>;
L_0x14be13fb0 .functor BUFZ 1, v0x15bfc51b0_0, C4<0>, C4<0>, C4<0>;
L_0x14be14040 .functor BUFZ 1, v0x15bfc5240_0, C4<0>, C4<0>, C4<0>;
v0x14be100d0_1 .array/port v0x14be100d0, 1;
v0x15bfd1640_0 .net "a", 15 0, v0x14be100d0_1;  1 drivers
L_0x150040208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15bfd16d0_0 .net "alu_en", 0 0, L_0x150040208;  1 drivers
v0x15bfce220_0 .net "alu_func", 3 0, L_0x14be16e80;  alias, 1 drivers
v0x15bfce2b0_0 .var "alu_reg_out", 15 0;
v0x14be10330_1 .array/port v0x14be10330, 1;
v0x15bfbb9b0_0 .net "b", 15 0, v0x14be10330_1;  1 drivers
v0x15bfbba40_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
v0x15bfc6340_0 .net "cmp_eq", 0 0, L_0x14be13f40;  alias, 1 drivers
v0x15bfc60a0_0 .net "cmp_lt", 0 0, L_0x14be13fb0;  alias, 1 drivers
v0x15bfc6130_0 .net "cmp_lte", 0 0, L_0x14be14040;  1 drivers
v0x15bfc5450_0 .var "cmp_reg_eq", 0 0;
v0x15bfc51b0_0 .var "cmp_reg_lt", 0 0;
v0x15bfc5240_0 .var "cmp_reg_lte", 0 0;
v0x15bfbf7b0_0 .net "out", 15 0, L_0x14be13e30;  alias, 1 drivers
v0x15bfbf840_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
S_0x15bfbf330 .scope module, "inst_lsu" "lsu" 3 244, 5 23 0, S_0x15bfd76e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x15bffde10 .param/l "DATA_ADDR_WIDTH" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x15bffde50 .param/l "DATA_WIDTH" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x15bffde90 .param/l "DECODE" 1 5 66, C4<0010>;
P_0x15bffded0 .param/l "DONE" 1 5 71, C4<0111>;
P_0x15bffdf10 .param/l "EXECUTE" 1 5 69, C4<0101>;
P_0x15bffdf50 .param/l "FETCH" 1 5 65, C4<0001>;
P_0x15bffdf90 .param/l "IDLE" 1 5 64, C4<0000>;
P_0x15bffdfd0 .param/l "LSU_DONE" 1 5 77, C4<11>;
P_0x15bffe010 .param/l "LSU_IDLE" 1 5 74, C4<00>;
P_0x15bffe050 .param/l "LSU_REQ" 1 5 75, C4<01>;
P_0x15bffe090 .param/l "LSU_WAIT" 1 5 76, C4<10>;
P_0x15bffe0d0 .param/l "REQ" 1 5 67, C4<0011>;
P_0x15bffe110 .param/l "WAIT" 1 5 68, C4<0100>;
P_0x15bffe150 .param/l "WRITEBACK" 1 5 70, C4<0110>;
L_0x14be141c0 .functor BUFZ 16, v0x15bfb3c50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14be14230 .functor BUFZ 1, v0x15bfad500_0, C4<0>, C4<0>, C4<0>;
L_0x14be14300 .functor BUFZ 1, v0x15bfedcd0_0, C4<0>, C4<0>, C4<0>;
L_0x14be143b0 .functor BUFZ 1, v0x15bfdb9c0_0, C4<0>, C4<0>, C4<0>;
L_0x14be14490 .functor BUFZ 8, v0x15bfacc40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x14be14540 .functor BUFZ 8, v0x15bfe8bc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x14be14630 .functor BUFZ 16, v0x15bfdc1a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x15bf294c0_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
v0x15bfb3e70_0 .net "cu_state", 3 0, v0x14be0e900_0;  alias, 1 drivers
v0x15bfb3f00_0 .net "lsu_data_out", 15 0, L_0x14be141c0;  alias, 1 drivers
v0x15bfb3c50_0 .var "lsu_data_out_reg", 15 0;
L_0x150040250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15bfb3ce0_0 .net "lsu_en", 0 0, L_0x150040250;  1 drivers
v0x15bfb2f90_0 .net "lsu_state", 1 0, v0x15bfb3020_0;  alias, 1 drivers
v0x15bfb3020_0 .var "lsu_state_reg", 1 0;
v0x15bfb2d50_0 .net "mem_ren", 0 0, L_0x14be164e0;  alias, 1 drivers
v0x15bfb2de0_0 .net "mem_wen", 0 0, L_0x14be16470;  alias, 1 drivers
v0x15bfac9b0_0 .net "read_req_addr", 7 0, L_0x14be14490;  alias, 1 drivers
v0x15bfacc40_0 .var "read_req_addr_reg", 7 0;
v0x15bfaccd0_0 .net "read_req_addr_val", 0 0, L_0x14be14230;  alias, 1 drivers
v0x15bfad500_0 .var "read_req_addr_val_reg", 0 0;
v0x15bfad590_0 .net "read_req_rdy", 0 0, o0x150009db0;  alias, 0 drivers
v0x15bfa9360_0 .net "read_resp_data", 15 0, o0x150009de0;  alias, 0 drivers
v0x15bfa93f0_0 .net "read_resp_data_val", 0 0, o0x150009e10;  alias, 0 drivers
v0x15bfedc40_0 .net "read_resp_rdy", 0 0, L_0x14be14300;  alias, 1 drivers
v0x15bfedcd0_0 .var "read_resp_rdy_reg", 0 0;
v0x15bfeab20_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
v0x15bfeabb0_0 .net "rs1", 15 0, L_0x14be13c40;  alias, 1 drivers
v0x15bfe9c30_0 .net "rs2", 15 0, L_0x14be13cb0;  alias, 1 drivers
v0x15bfe9cc0_0 .net "write_req_addr", 7 0, L_0x14be14540;  alias, 1 drivers
v0x15bfe8bc0_0 .var "write_req_addr_reg", 7 0;
v0x15bfe8c50_0 .net "write_req_data", 15 0, L_0x14be14630;  alias, 1 drivers
v0x15bfdc1a0_0 .var "write_req_data_reg", 15 0;
v0x15bfdc230_0 .net "write_req_rdy", 0 0, o0x150009fc0;  alias, 0 drivers
v0x15bfdb930_0 .net "write_req_val", 0 0, L_0x14be143b0;  alias, 1 drivers
v0x15bfdb9c0_0 .var "write_req_val_reg", 0 0;
v0x15bfe4080_0 .net "write_resp_val", 0 0, o0x15000a050;  alias, 0 drivers
S_0x15bfdb170 .scope module, "inst_pc" "pc" 3 272, 6 15 0, S_0x15bfd76e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x15bffe190 .param/l "BEQ" 1 6 44, C4<0101>;
P_0x15bffe1d0 .param/l "BGT" 1 6 46, C4<0111>;
P_0x15bffe210 .param/l "BLT" 1 6 45, C4<0110>;
P_0x15bffe250 .param/l "BNE" 1 6 43, C4<0100>;
P_0x15bffe290 .param/l "CMP" 1 6 49, C4<1000>;
P_0x15bffe2d0 .param/l "DATA_WIDTH" 0 6 17, +C4<00000000000000000000000000010000>;
P_0x15bffe310 .param/l "EXECUTE" 1 6 48, C4<0101>;
P_0x15bffe350 .param/l "PC_ADDR_WIDTH" 0 6 16, +C4<00000000000000000000000000001000>;
L_0x14be14760 .functor BUFZ 8, v0x15bfc8e60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x15bfd7920_0 .net "alu_func", 3 0, L_0x14be16e80;  alias, 1 drivers
v0x15bfd79b0_0 .net "alu_out", 15 0, L_0x14be13e30;  alias, 1 drivers
v0x15bfd68b0_0 .net "br_imm", 15 0, L_0x14be13d40;  alias, 1 drivers
v0x15bfd6940_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
v0x15bfc9e90_0 .net "cmp_eq", 0 0, L_0x14be13f40;  alias, 1 drivers
v0x15bfc9f20_0 .net "cmp_lt", 0 0, L_0x14be13fb0;  alias, 1 drivers
v0x15bfc9620_0 .net "cu_state", 3 0, v0x14be0e900_0;  alias, 1 drivers
v0x15bfc96b0_0 .net "curr_pc", 7 0, o0x15000a4a0;  alias, 0 drivers
v0x15bfd1d70_0 .net "next_pc", 7 0, L_0x14be14760;  alias, 1 drivers
v0x15bfc8e60_0 .var "next_pc_reg", 7 0;
v0x15bfc8ef0_0 .net "opcode", 3 0, L_0x14be173c0;  alias, 1 drivers
L_0x150040298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15bfc6500_0 .net "pc_en", 0 0, L_0x150040298;  1 drivers
v0x15bfc6590_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
S_0x15bfc5610 .scope module, "inst_rf" "xblock_rf" 3 203, 7 18 0, S_0x15bfd76e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x15bffe390 .param/l "CU_IDX" 0 7 19, +C4<00000000000000000000000000000000>;
P_0x15bffe3d0 .param/l "CU_WIDTH" 0 7 20, +C4<00000000000000000000000000000100>;
P_0x15bffe410 .param/l "DATA_WIDTH" 0 7 22, +C4<00000000000000000000000000010000>;
P_0x15bffe450 .param/l "DECODE" 1 7 74, C4<0010>;
P_0x15bffe490 .param/l "DONE" 1 7 79, C4<0111>;
P_0x15bffe4d0 .param/l "EXECUTE" 1 7 77, C4<0101>;
P_0x15bffe510 .param/l "FETCH" 1 7 73, C4<0001>;
P_0x15bffe550 .param/l "IDLE" 1 7 72, C4<0000>;
P_0x15bffe590 .param/l "REQ" 1 7 75, C4<0011>;
P_0x15bffe5d0 .param/l "THREAD_ID" 0 7 21, +C4<00000000000000000000000000000001>;
P_0x15bffe610 .param/l "WAIT" 1 7 76, C4<0100>;
P_0x15bffe650 .param/l "WRITEBACK" 1 7 78, C4<0110>;
L_0x14be13c40 .functor BUFZ 16, v0x15bff7960_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14be13cb0 .functor BUFZ 16, v0x15bff7600_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14be13d40 .functor BUFZ 16, v0x15bff4420_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x15bfbfb50_0 .net "alu_out_data", 15 0, L_0x14be13e30;  alias, 1 drivers
v0x15bfb40f0_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
L_0x1500401c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15bfb4180_0 .net "cu_id", 15 0, L_0x1500401c0;  1 drivers
v0x15bfb31c0_0 .net "cu_state", 3 0, v0x14be0e900_0;  alias, 1 drivers
v0x15bfb3250_0 .net "decoded_imm", 7 0, L_0x14be16dc0;  alias, 1 drivers
v0x15bfa4960_0 .net "decoded_rd", 3 0, L_0x14be16b80;  alias, 1 drivers
v0x15bfa49f0_0 .net "decoded_rimm", 3 0, L_0x14be16d30;  alias, 1 drivers
v0x15bfad820_0 .net "decoded_rs1", 3 0, L_0x14be16bf0;  alias, 1 drivers
v0x15bfad8b0_0 .net "decoded_rs2", 3 0, L_0x14be16c80;  alias, 1 drivers
v0x15bfa9720_0 .var/i "i", 31 0;
v0x15bfef1f0_0 .net "is_alu", 0 0, L_0x14be16ef0;  alias, 1 drivers
v0x15bfef280_0 .net "is_const", 0 0, L_0x14be17050;  alias, 1 drivers
v0x15bfeee90_0 .net "is_read", 0 0, o0x15000a800;  alias, 0 drivers
v0x15bfeef20_0 .net "lsu_load_data", 15 0, L_0x14be141c0;  alias, 1 drivers
v0x15bfeeb30 .array "registers", 0 15, 15 0;
v0x15bfeebc0_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
o0x15000a830 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x15bfef8b0_0 .net "rf_addr", 3 0, o0x15000a830;  0 drivers
o0x15000a860 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x15bfef550_0 .net "rf_data", 15 0, o0x15000a860;  0 drivers
L_0x150040178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15bfef5e0_0 .net "rf_enable", 0 0, L_0x150040178;  1 drivers
v0x15bff4a50_0 .net "rf_ren", 0 0, L_0x14be163b0;  alias, 1 drivers
v0x15bff4ae0_0 .net "rf_wen", 0 0, L_0x14be16320;  alias, 1 drivers
v0x15bff4390_0 .net "rimm_data", 15 0, L_0x14be13d40;  alias, 1 drivers
v0x15bff4420_0 .var "rimm_data_reg", 15 0;
v0x15bff78d0_0 .net "rs1_data", 15 0, L_0x14be13c40;  alias, 1 drivers
v0x15bff7960_0 .var "rs1_data_reg", 15 0;
v0x15bff7570_0 .net "rs2_data", 15 0, L_0x14be13cb0;  alias, 1 drivers
v0x15bff7600_0 .var "rs2_data_reg", 15 0;
S_0x15bff93d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 197, 3 197 0, S_0x15bff3da0;
 .timescale 0 0;
P_0x15bfeefb0 .param/l "i" 1 3 197, +C4<010>;
o0x15000bd30 .functor BUFZ 1, C4<z>; HiZ drive
v0x15bfb25a0_0 .net "is_read", 0 0, o0x15000bd30;  0 drivers
S_0x15bff9070 .scope module, "inst_alu" "alu" 3 229, 4 13 0, S_0x15bff93d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x15bffe8a0 .param/l "alu_add" 1 4 32, C4<0000>;
P_0x15bffe8e0 .param/l "alu_and" 1 4 36, C4<0100>;
P_0x15bffe920 .param/l "alu_cmp" 1 4 40, C4<1000>;
P_0x15bffe960 .param/l "alu_div" 1 4 35, C4<0011>;
P_0x15bffe9a0 .param/l "alu_mul" 1 4 34, C4<0010>;
P_0x15bffe9e0 .param/l "alu_or" 1 4 37, C4<0101>;
P_0x15bffea20 .param/l "alu_sll" 1 4 39, C4<1111>;
P_0x15bffea60 .param/l "alu_srl" 1 4 38, C4<0110>;
P_0x15bffeaa0 .param/l "alu_sub" 1 4 33, C4<0001>;
L_0x14be149e0 .functor BUFZ 16, v0x15bff8370_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14be14af0 .functor BUFZ 1, v0x15bfe4df0_0, C4<0>, C4<0>, C4<0>;
L_0x14be14b60 .functor BUFZ 1, v0x15bfe4e80_0, C4<0>, C4<0>, C4<0>;
L_0x14be14bf0 .functor BUFZ 1, v0x15bfe4a90_0, C4<0>, C4<0>, C4<0>;
v0x14be100d0_2 .array/port v0x14be100d0, 2;
v0x15bff8a90_0 .net "a", 15 0, v0x14be100d0_2;  1 drivers
L_0x150040370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15bff8650_0 .net "alu_en", 0 0, L_0x150040370;  1 drivers
v0x15bff86e0_0 .net "alu_func", 3 0, L_0x14be16e80;  alias, 1 drivers
v0x15bff8370_0 .var "alu_reg_out", 15 0;
v0x14be10330_2 .array/port v0x14be10330, 2;
v0x15bff7f90_0 .net "b", 15 0, v0x14be10330_2;  1 drivers
v0x15bff8020_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
v0x15bff7d30_0 .net "cmp_eq", 0 0, L_0x14be14af0;  alias, 1 drivers
v0x15bfdc4f0_0 .net "cmp_lt", 0 0, L_0x14be14b60;  alias, 1 drivers
v0x15bfdc580_0 .net "cmp_lte", 0 0, L_0x14be14bf0;  1 drivers
v0x15bfe4df0_0 .var "cmp_reg_eq", 0 0;
v0x15bfe4e80_0 .var "cmp_reg_lt", 0 0;
v0x15bfe4a90_0 .var "cmp_reg_lte", 0 0;
v0x15bfe4b20_0 .net "out", 15 0, L_0x14be149e0;  alias, 1 drivers
v0x15bfe4730_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
S_0x15bfe43d0 .scope module, "inst_lsu" "lsu" 3 244, 5 23 0, S_0x15bff93d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x15bffeae0 .param/l "DATA_ADDR_WIDTH" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x15bffeb20 .param/l "DATA_WIDTH" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x15bffeb60 .param/l "DECODE" 1 5 66, C4<0010>;
P_0x15bffeba0 .param/l "DONE" 1 5 71, C4<0111>;
P_0x15bffebe0 .param/l "EXECUTE" 1 5 69, C4<0101>;
P_0x15bffec20 .param/l "FETCH" 1 5 65, C4<0001>;
P_0x15bffec60 .param/l "IDLE" 1 5 64, C4<0000>;
P_0x15bffeca0 .param/l "LSU_DONE" 1 5 77, C4<11>;
P_0x15bffece0 .param/l "LSU_IDLE" 1 5 74, C4<00>;
P_0x15bffed20 .param/l "LSU_REQ" 1 5 75, C4<01>;
P_0x15bffed60 .param/l "LSU_WAIT" 1 5 76, C4<10>;
P_0x15bffeda0 .param/l "REQ" 1 5 67, C4<0011>;
P_0x15bffede0 .param/l "WAIT" 1 5 68, C4<0100>;
P_0x15bffee20 .param/l "WRITEBACK" 1 5 70, C4<0110>;
L_0x14be14d70 .functor BUFZ 16, v0x15bfe0c60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14be14de0 .functor BUFZ 1, v0x15bfd24b0_0, C4<0>, C4<0>, C4<0>;
L_0x14be14eb0 .functor BUFZ 1, v0x15bfd32a0_0, C4<0>, C4<0>, C4<0>;
L_0x14be14f60 .functor BUFZ 1, v0x15bfb7c00_0, C4<0>, C4<0>, C4<0>;
L_0x14be15040 .functor BUFZ 8, v0x15bfd2810_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x14be150f0 .functor BUFZ 8, v0x15bfce560_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x14be151e0 .functor BUFZ 16, v0x15bfb7ed0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x15bfe5150_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
v0x15bfe51e0_0 .net "cu_state", 3 0, v0x14be0e900_0;  alias, 1 drivers
v0x15bfe0bd0_0 .net "lsu_data_out", 15 0, L_0x14be14d70;  alias, 1 drivers
v0x15bfe0c60_0 .var "lsu_data_out_reg", 15 0;
L_0x1500403b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15bfe0870_0 .net "lsu_en", 0 0, L_0x1500403b8;  1 drivers
v0x15bfe0900_0 .net "lsu_state", 1 0, v0x15bfca1e0_0;  alias, 1 drivers
v0x15bfca1e0_0 .var "lsu_state_reg", 1 0;
v0x15bfca270_0 .net "mem_ren", 0 0, L_0x14be164e0;  alias, 1 drivers
v0x15bfd2ae0_0 .net "mem_wen", 0 0, L_0x14be16470;  alias, 1 drivers
v0x15bfd2780_0 .net "read_req_addr", 7 0, L_0x14be15040;  alias, 1 drivers
v0x15bfd2810_0 .var "read_req_addr_reg", 7 0;
v0x15bfd2420_0 .net "read_req_addr_val", 0 0, L_0x14be14de0;  alias, 1 drivers
v0x15bfd24b0_0 .var "read_req_addr_val_reg", 0 0;
v0x15bfd20c0_0 .net "read_req_rdy", 0 0, o0x15000b2e0;  alias, 0 drivers
v0x15bfd2150_0 .net "read_resp_data", 15 0, o0x15000b310;  alias, 0 drivers
v0x15bfd3500_0 .net "read_resp_data_val", 0 0, o0x15000b340;  alias, 0 drivers
v0x15bfd3590_0 .net "read_resp_rdy", 0 0, L_0x14be14eb0;  alias, 1 drivers
v0x15bfd32a0_0 .var "read_resp_rdy_reg", 0 0;
v0x15bfd2e40_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
v0x15bfd2ed0_0 .net "rs1", 15 0, L_0x14be147d0;  alias, 1 drivers
v0x15bfce8c0_0 .net "rs2", 15 0, L_0x14be14860;  alias, 1 drivers
v0x15bfce950_0 .net "write_req_addr", 7 0, L_0x14be150f0;  alias, 1 drivers
v0x15bfce560_0 .var "write_req_addr_reg", 7 0;
v0x15bfce5f0_0 .net "write_req_data", 15 0, L_0x14be151e0;  alias, 1 drivers
v0x15bfb7ed0_0 .var "write_req_data_reg", 15 0;
v0x15bfb7f60_0 .net "write_req_rdy", 0 0, o0x15000b4f0;  alias, 0 drivers
v0x15bfb7b70_0 .net "write_req_val", 0 0, L_0x14be14f60;  alias, 1 drivers
v0x15bfb7c00_0 .var "write_req_val_reg", 0 0;
v0x15bfc07d0_0 .net "write_resp_val", 0 0, o0x15000b580;  alias, 0 drivers
S_0x15bfc0470 .scope module, "inst_pc" "pc" 3 272, 6 15 0, S_0x15bff93d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x15bfff060 .param/l "BEQ" 1 6 44, C4<0101>;
P_0x15bfff0a0 .param/l "BGT" 1 6 46, C4<0111>;
P_0x15bfff0e0 .param/l "BLT" 1 6 45, C4<0110>;
P_0x15bfff120 .param/l "BNE" 1 6 43, C4<0100>;
P_0x15bfff160 .param/l "CMP" 1 6 49, C4<1000>;
P_0x15bfff1a0 .param/l "DATA_WIDTH" 0 6 17, +C4<00000000000000000000000000010000>;
P_0x15bfff1e0 .param/l "EXECUTE" 1 6 48, C4<0101>;
P_0x15bfff220 .param/l "PC_ADDR_WIDTH" 0 6 16, +C4<00000000000000000000000000001000>;
L_0x14be15290 .functor BUFZ 8, v0x15bfbc640_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x15bfbfdb0_0 .net "alu_func", 3 0, L_0x14be16e80;  alias, 1 drivers
v0x15bfbfe40_0 .net "alu_out", 15 0, L_0x14be149e0;  alias, 1 drivers
v0x15bfc11f0_0 .net "br_imm", 15 0, L_0x14be148f0;  alias, 1 drivers
v0x15bfc1280_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
v0x15bfc0e90_0 .net "cmp_eq", 0 0, L_0x14be14af0;  alias, 1 drivers
v0x15bfc0f20_0 .net "cmp_lt", 0 0, L_0x14be14b60;  alias, 1 drivers
v0x15bfc0b30_0 .net "cu_state", 3 0, v0x14be0e900_0;  alias, 1 drivers
v0x15bfc0bc0_0 .net "curr_pc", 7 0, o0x15000b9d0;  alias, 0 drivers
v0x15bfbc5b0_0 .net "next_pc", 7 0, L_0x14be15290;  alias, 1 drivers
v0x15bfbc640_0 .var "next_pc_reg", 7 0;
v0x15bfbc250_0 .net "opcode", 3 0, L_0x14be173c0;  alias, 1 drivers
L_0x150040400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15bfbc2e0_0 .net "pc_en", 0 0, L_0x150040400;  1 drivers
v0x15bfa5010_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
S_0x15bfa4cb0 .scope module, "inst_rf" "xblock_rf" 3 203, 7 18 0, S_0x15bff93d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x15bfff260 .param/l "CU_IDX" 0 7 19, +C4<00000000000000000000000000000000>;
P_0x15bfff2a0 .param/l "CU_WIDTH" 0 7 20, +C4<00000000000000000000000000000100>;
P_0x15bfff2e0 .param/l "DATA_WIDTH" 0 7 22, +C4<00000000000000000000000000010000>;
P_0x15bfff320 .param/l "DECODE" 1 7 74, C4<0010>;
P_0x15bfff360 .param/l "DONE" 1 7 79, C4<0111>;
P_0x15bfff3a0 .param/l "EXECUTE" 1 7 77, C4<0101>;
P_0x15bfff3e0 .param/l "FETCH" 1 7 73, C4<0001>;
P_0x15bfff420 .param/l "IDLE" 1 7 72, C4<0000>;
P_0x15bfff460 .param/l "REQ" 1 7 75, C4<0011>;
P_0x15bfff4a0 .param/l "THREAD_ID" 0 7 21, +C4<00000000000000000000000000000010>;
P_0x15bfff4e0 .param/l "WAIT" 1 7 76, C4<0100>;
P_0x15bfff520 .param/l "WRITEBACK" 1 7 78, C4<0110>;
L_0x14be147d0 .functor BUFZ 16, v0x15bfd6e50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14be14860 .functor BUFZ 16, v0x15bfc4ab0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14be148f0 .functor BUFZ 16, v0x15bfe91f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x15bfadb70_0 .net "alu_out_data", 15 0, L_0x14be149e0;  alias, 1 drivers
v0x15bfadc00_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
L_0x150040328 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15bfaec50_0 .net "cu_id", 15 0, L_0x150040328;  1 drivers
v0x15bfaece0_0 .net "cu_state", 3 0, v0x14be0e900_0;  alias, 1 drivers
v0x15bfae9f0_0 .net "decoded_imm", 7 0, L_0x14be16dc0;  alias, 1 drivers
v0x15bfae590_0 .net "decoded_rd", 3 0, L_0x14be16b80;  alias, 1 drivers
v0x15bfae620_0 .net "decoded_rimm", 3 0, L_0x14be16d30;  alias, 1 drivers
v0x15bfa9d50_0 .net "decoded_rs1", 3 0, L_0x14be16bf0;  alias, 1 drivers
v0x15bfa9de0_0 .net "decoded_rs2", 3 0, L_0x14be16c80;  alias, 1 drivers
v0x15bfa9a70_0 .var/i "i", 31 0;
v0x15bfdfb60_0 .net "is_alu", 0 0, L_0x14be16ef0;  alias, 1 drivers
v0x15bfdfbf0_0 .net "is_const", 0 0, L_0x14be17050;  alias, 1 drivers
v0x15bfcd850_0 .net "is_read", 0 0, o0x15000bd30;  alias, 0 drivers
v0x15bfcd8e0_0 .net "lsu_load_data", 15 0, L_0x14be14d70;  alias, 1 drivers
v0x15bfbb540 .array "registers", 0 15, 15 0;
v0x15bfbb5d0_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
o0x15000bd60 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x15bfee7d0_0 .net "rf_addr", 3 0, o0x15000bd60;  0 drivers
o0x15000bd90 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x15bff46f0_0 .net "rf_data", 15 0, o0x15000bd90;  0 drivers
L_0x1500402e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15bff4780_0 .net "rf_enable", 0 0, L_0x1500402e0;  1 drivers
v0x15bff4810_0 .net "rf_ren", 0 0, L_0x14be163b0;  alias, 1 drivers
v0x15bfe90d0_0 .net "rf_wen", 0 0, L_0x14be16320;  alias, 1 drivers
v0x15bfe9160_0 .net "rimm_data", 15 0, L_0x14be148f0;  alias, 1 drivers
v0x15bfe91f0_0 .var "rimm_data_reg", 15 0;
v0x15bfd6dc0_0 .net "rs1_data", 15 0, L_0x14be147d0;  alias, 1 drivers
v0x15bfd6e50_0 .var "rs1_data_reg", 15 0;
v0x15bfd6ee0_0 .net "rs2_data", 15 0, L_0x14be14860;  alias, 1 drivers
v0x15bfc4ab0_0 .var "rs2_data_reg", 15 0;
S_0x15bfff770 .scope generate, "genblk1[3]" "genblk1[3]" 3 197, 3 197 0, S_0x15bff3da0;
 .timescale 0 0;
P_0x15bfbb6a0 .param/l "i" 1 3 197, +C4<011>;
o0x15000d260 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be09bf0_0 .net "is_read", 0 0, o0x15000d260;  0 drivers
S_0x15bfff8e0 .scope module, "inst_alu" "alu" 3 229, 4 13 0, S_0x15bfff770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x15bfffa50 .param/l "alu_add" 1 4 32, C4<0000>;
P_0x15bfffa90 .param/l "alu_and" 1 4 36, C4<0100>;
P_0x15bfffad0 .param/l "alu_cmp" 1 4 40, C4<1000>;
P_0x15bfffb10 .param/l "alu_div" 1 4 35, C4<0011>;
P_0x15bfffb50 .param/l "alu_mul" 1 4 34, C4<0010>;
P_0x15bfffb90 .param/l "alu_or" 1 4 37, C4<0101>;
P_0x15bfffbd0 .param/l "alu_sll" 1 4 39, C4<1111>;
P_0x15bfffc10 .param/l "alu_srl" 1 4 38, C4<0110>;
P_0x15bfffc50 .param/l "alu_sub" 1 4 33, C4<0001>;
L_0x14be15650 .functor BUFZ 16, v0x14be04140_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14be156e0 .functor BUFZ 1, v0x14be045c0_0, C4<0>, C4<0>, C4<0>;
L_0x14be15750 .functor BUFZ 1, v0x14be04650_0, C4<0>, C4<0>, C4<0>;
L_0x14be157e0 .functor BUFZ 1, v0x14be046f0_0, C4<0>, C4<0>, C4<0>;
v0x14be100d0_3 .array/port v0x14be100d0, 3;
v0x15bfffec0_0 .net "a", 15 0, v0x14be100d0_3;  1 drivers
L_0x1500404d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15bffff70_0 .net "alu_en", 0 0, L_0x1500404d8;  1 drivers
v0x14be04090_0 .net "alu_func", 3 0, L_0x14be16e80;  alias, 1 drivers
v0x14be04140_0 .var "alu_reg_out", 15 0;
v0x14be10330_3 .array/port v0x14be10330, 3;
v0x14be041f0_0 .net "b", 15 0, v0x14be10330_3;  1 drivers
v0x14be042e0_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
v0x14be04370_0 .net "cmp_eq", 0 0, L_0x14be156e0;  alias, 1 drivers
v0x14be04410_0 .net "cmp_lt", 0 0, L_0x14be15750;  alias, 1 drivers
v0x14be044b0_0 .net "cmp_lte", 0 0, L_0x14be157e0;  1 drivers
v0x14be045c0_0 .var "cmp_reg_eq", 0 0;
v0x14be04650_0 .var "cmp_reg_lt", 0 0;
v0x14be046f0_0 .var "cmp_reg_lte", 0 0;
v0x14be04790_0 .net "out", 15 0, L_0x14be15650;  alias, 1 drivers
v0x14be04840_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
S_0x14be049b0 .scope module, "inst_lsu" "lsu" 3 244, 5 23 0, S_0x15bfff770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x14be04b20 .param/l "DATA_ADDR_WIDTH" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x14be04b60 .param/l "DATA_WIDTH" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x14be04ba0 .param/l "DECODE" 1 5 66, C4<0010>;
P_0x14be04be0 .param/l "DONE" 1 5 71, C4<0111>;
P_0x14be04c20 .param/l "EXECUTE" 1 5 69, C4<0101>;
P_0x14be04c60 .param/l "FETCH" 1 5 65, C4<0001>;
P_0x14be04ca0 .param/l "IDLE" 1 5 64, C4<0000>;
P_0x14be04ce0 .param/l "LSU_DONE" 1 5 77, C4<11>;
P_0x14be04d20 .param/l "LSU_IDLE" 1 5 74, C4<00>;
P_0x14be04d60 .param/l "LSU_REQ" 1 5 75, C4<01>;
P_0x14be04da0 .param/l "LSU_WAIT" 1 5 76, C4<10>;
P_0x14be04de0 .param/l "REQ" 1 5 67, C4<0011>;
P_0x14be04e20 .param/l "WAIT" 1 5 68, C4<0100>;
P_0x14be04e60 .param/l "WRITEBACK" 1 5 70, C4<0110>;
L_0x14be15960 .functor BUFZ 16, v0x14be05790_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14be159f0 .functor BUFZ 1, v0x14be05e00_0, C4<0>, C4<0>, C4<0>;
L_0x14be15ac0 .functor BUFZ 1, v0x14be06220_0, C4<0>, C4<0>, C4<0>;
L_0x14be15b70 .functor BUFZ 1, v0x14be06880_0, C4<0>, C4<0>, C4<0>;
L_0x14be15c50 .functor BUFZ 8, v0x14be05cb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x14be15d00 .functor BUFZ 8, v0x14be06530_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x14be15df0 .functor BUFZ 16, v0x14be06690_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x14be055a0_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
v0x14be05630_0 .net "cu_state", 3 0, v0x14be0e900_0;  alias, 1 drivers
v0x14be056d0_0 .net "lsu_data_out", 15 0, L_0x14be15960;  alias, 1 drivers
v0x14be05790_0 .var "lsu_data_out_reg", 15 0;
L_0x150040520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14be05840_0 .net "lsu_en", 0 0, L_0x150040520;  1 drivers
v0x14be05920_0 .net "lsu_state", 1 0, v0x14be059d0_0;  alias, 1 drivers
v0x14be059d0_0 .var "lsu_state_reg", 1 0;
v0x14be05a80_0 .net "mem_ren", 0 0, L_0x14be164e0;  alias, 1 drivers
v0x14be05b10_0 .net "mem_wen", 0 0, L_0x14be16470;  alias, 1 drivers
v0x14be05c20_0 .net "read_req_addr", 7 0, L_0x14be15c50;  alias, 1 drivers
v0x14be05cb0_0 .var "read_req_addr_reg", 7 0;
v0x14be05d60_0 .net "read_req_addr_val", 0 0, L_0x14be159f0;  alias, 1 drivers
v0x14be05e00_0 .var "read_req_addr_val_reg", 0 0;
v0x14be05ea0_0 .net "read_req_rdy", 0 0, o0x15000c810;  alias, 0 drivers
v0x14be05f40_0 .net "read_resp_data", 15 0, o0x15000c840;  alias, 0 drivers
v0x14be05ff0_0 .net "read_resp_data_val", 0 0, o0x15000c870;  alias, 0 drivers
v0x14be06090_0 .net "read_resp_rdy", 0 0, L_0x14be15ac0;  alias, 1 drivers
v0x14be06220_0 .var "read_resp_rdy_reg", 0 0;
v0x14be062b0_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
v0x14be06340_0 .net "rs1", 15 0, L_0x14be15340;  alias, 1 drivers
v0x14be063d0_0 .net "rs2", 15 0, L_0x14be153d0;  alias, 1 drivers
v0x14be06480_0 .net "write_req_addr", 7 0, L_0x14be15d00;  alias, 1 drivers
v0x14be06530_0 .var "write_req_addr_reg", 7 0;
v0x14be065e0_0 .net "write_req_data", 15 0, L_0x14be15df0;  alias, 1 drivers
v0x14be06690_0 .var "write_req_data_reg", 15 0;
v0x14be06740_0 .net "write_req_rdy", 0 0, o0x15000ca20;  alias, 0 drivers
v0x14be067e0_0 .net "write_req_val", 0 0, L_0x14be15b70;  alias, 1 drivers
v0x14be06880_0 .var "write_req_val_reg", 0 0;
v0x14be06920_0 .net "write_resp_val", 0 0, o0x15000cab0;  alias, 0 drivers
S_0x14be06bc0 .scope module, "inst_pc" "pc" 3 272, 6 15 0, S_0x15bfff770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x14be06d30 .param/l "BEQ" 1 6 44, C4<0101>;
P_0x14be06d70 .param/l "BGT" 1 6 46, C4<0111>;
P_0x14be06db0 .param/l "BLT" 1 6 45, C4<0110>;
P_0x14be06df0 .param/l "BNE" 1 6 43, C4<0100>;
P_0x14be06e30 .param/l "CMP" 1 6 49, C4<1000>;
P_0x14be06e70 .param/l "DATA_WIDTH" 0 6 17, +C4<00000000000000000000000000010000>;
P_0x14be06eb0 .param/l "EXECUTE" 1 6 48, C4<0101>;
P_0x14be06ef0 .param/l "PC_ADDR_WIDTH" 0 6 16, +C4<00000000000000000000000000001000>;
L_0x14be15ea0 .functor BUFZ 8, v0x14be07910_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x14be07330_0 .net "alu_func", 3 0, L_0x14be16e80;  alias, 1 drivers
v0x14be073c0_0 .net "alu_out", 15 0, L_0x14be15650;  alias, 1 drivers
v0x14be07450_0 .net "br_imm", 15 0, L_0x14be15460;  alias, 1 drivers
v0x14be074e0_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
v0x14be07570_0 .net "cmp_eq", 0 0, L_0x14be156e0;  alias, 1 drivers
v0x14be07600_0 .net "cmp_lt", 0 0, L_0x14be15750;  alias, 1 drivers
v0x14be076b0_0 .net "cu_state", 3 0, v0x14be0e900_0;  alias, 1 drivers
v0x14be07740_0 .net "curr_pc", 7 0, o0x15000cf00;  alias, 0 drivers
v0x14be077e0_0 .net "next_pc", 7 0, L_0x14be15ea0;  alias, 1 drivers
v0x14be07910_0 .var "next_pc_reg", 7 0;
v0x14be079c0_0 .net "opcode", 3 0, L_0x14be173c0;  alias, 1 drivers
L_0x150040568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14be07a60_0 .net "pc_en", 0 0, L_0x150040568;  1 drivers
v0x14be07b00_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
S_0x14be07cb0 .scope module, "inst_rf" "xblock_rf" 3 203, 7 18 0, S_0x15bfff770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x14be07e70 .param/l "CU_IDX" 0 7 19, +C4<00000000000000000000000000000000>;
P_0x14be07eb0 .param/l "CU_WIDTH" 0 7 20, +C4<00000000000000000000000000000100>;
P_0x14be07ef0 .param/l "DATA_WIDTH" 0 7 22, +C4<00000000000000000000000000010000>;
P_0x14be07f30 .param/l "DECODE" 1 7 74, C4<0010>;
P_0x14be07f70 .param/l "DONE" 1 7 79, C4<0111>;
P_0x14be07fb0 .param/l "EXECUTE" 1 7 77, C4<0101>;
P_0x14be07ff0 .param/l "FETCH" 1 7 73, C4<0001>;
P_0x14be08030 .param/l "IDLE" 1 7 72, C4<0000>;
P_0x14be08070 .param/l "REQ" 1 7 75, C4<0011>;
P_0x14be080b0 .param/l "THREAD_ID" 0 7 21, +C4<00000000000000000000000000000011>;
P_0x14be080f0 .param/l "WAIT" 1 7 76, C4<0100>;
P_0x14be08130 .param/l "WRITEBACK" 1 7 78, C4<0110>;
L_0x14be15340 .functor BUFZ 16, v0x14be09820_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14be153d0 .functor BUFZ 16, v0x14be09940_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14be15460 .functor BUFZ 16, v0x14be09700_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x14be087d0_0 .net "alu_out_data", 15 0, L_0x14be15650;  alias, 1 drivers
v0x14be088a0_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
L_0x150040490 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be08930_0 .net "cu_id", 15 0, L_0x150040490;  1 drivers
v0x14be089c0_0 .net "cu_state", 3 0, v0x14be0e900_0;  alias, 1 drivers
v0x14be08a50_0 .net "decoded_imm", 7 0, L_0x14be16dc0;  alias, 1 drivers
v0x14be08b30_0 .net "decoded_rd", 3 0, L_0x14be16b80;  alias, 1 drivers
v0x14be08bd0_0 .net "decoded_rimm", 3 0, L_0x14be16d30;  alias, 1 drivers
v0x14be08c70_0 .net "decoded_rs1", 3 0, L_0x14be16bf0;  alias, 1 drivers
v0x14be08d10_0 .net "decoded_rs2", 3 0, L_0x14be16c80;  alias, 1 drivers
v0x14be08e20_0 .var/i "i", 31 0;
v0x14be08ec0_0 .net "is_alu", 0 0, L_0x14be16ef0;  alias, 1 drivers
v0x14be08f50_0 .net "is_const", 0 0, L_0x14be17050;  alias, 1 drivers
v0x14be08fe0_0 .net "is_read", 0 0, o0x15000d260;  alias, 0 drivers
v0x14be09080_0 .net "lsu_load_data", 15 0, L_0x14be15960;  alias, 1 drivers
v0x14be09140 .array "registers", 0 15, 15 0;
v0x14be091d0_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
o0x15000d290 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x14be09260_0 .net "rf_addr", 3 0, o0x15000d290;  0 drivers
o0x15000d2c0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x14be093f0_0 .net "rf_data", 15 0, o0x15000d2c0;  0 drivers
L_0x150040448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14be09480_0 .net "rf_enable", 0 0, L_0x150040448;  1 drivers
v0x14be09520_0 .net "rf_ren", 0 0, L_0x14be163b0;  alias, 1 drivers
v0x14be095b0_0 .net "rf_wen", 0 0, L_0x14be16320;  alias, 1 drivers
v0x14be09640_0 .net "rimm_data", 15 0, L_0x14be15460;  alias, 1 drivers
v0x14be09700_0 .var "rimm_data_reg", 15 0;
v0x14be09790_0 .net "rs1_data", 15 0, L_0x14be15340;  alias, 1 drivers
v0x14be09820_0 .var "rs1_data_reg", 15 0;
v0x14be098b0_0 .net "rs2_data", 15 0, L_0x14be153d0;  alias, 1 drivers
v0x14be09940_0 .var "rs2_data_reg", 15 0;
S_0x14be09cb0 .scope module, "inst_decoder" "decoder" 3 160, 8 9 0, S_0x15bff3da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /OUTPUT 4 "rd";
    .port_info 5 /OUTPUT 4 "rs1";
    .port_info 6 /OUTPUT 4 "rs2";
    .port_info 7 /OUTPUT 4 "rimm";
    .port_info 8 /OUTPUT 8 "imm";
    .port_info 9 /OUTPUT 4 "alu_func";
    .port_info 10 /OUTPUT 4 "opcode";
    .port_info 11 /OUTPUT 1 "is_alu";
    .port_info 12 /OUTPUT 1 "is_branch";
    .port_info 13 /OUTPUT 1 "is_const";
    .port_info 14 /OUTPUT 1 "is_load";
    .port_info 15 /OUTPUT 1 "is_store";
    .port_info 16 /OUTPUT 1 "is_nop";
    .port_info 17 /OUTPUT 1 "is_jr";
P_0x15c809200 .param/l "ADD" 1 8 41, C4<0000>;
P_0x15c809240 .param/l "BEQ" 1 8 46, C4<0101>;
P_0x15c809280 .param/l "BGT" 1 8 48, C4<0111>;
P_0x15c8092c0 .param/l "BLT" 1 8 47, C4<0110>;
P_0x15c809300 .param/l "BNE" 1 8 45, C4<0100>;
P_0x15c809340 .param/l "CONST" 1 8 49, C4<1000>;
P_0x15c809380 .param/l "DECODE" 1 8 66, C4<0010>;
P_0x15c8093c0 .param/l "DIV" 1 8 44, C4<0011>;
P_0x15c809400 .param/l "INST_MSG_WIDTH" 0 8 11, +C4<00000000000000000000000000010000>;
P_0x15c809440 .param/l "JR" 1 8 53, C4<1100>;
P_0x15c809480 .param/l "LW" 1 8 50, C4<1001>;
P_0x15c8094c0 .param/l "MUL" 1 8 43, C4<0010>;
P_0x15c809500 .param/l "NOP" 1 8 52, C4<1011>;
P_0x15c809540 .param/l "PC_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000001000>;
P_0x15c809580 .param/l "SUB" 1 8 42, C4<0001>;
P_0x15c8095c0 .param/l "SW" 1 8 51, C4<1010>;
P_0x15c809600 .param/l "alu_add" 1 8 56, C4<0000>;
P_0x15c809640 .param/l "alu_and" 1 8 60, C4<0100>;
P_0x15c809680 .param/l "alu_cmp" 1 8 64, C4<1000>;
P_0x15c8096c0 .param/l "alu_div" 1 8 59, C4<0011>;
P_0x15c809700 .param/l "alu_mul" 1 8 58, C4<0010>;
P_0x15c809740 .param/l "alu_or" 1 8 61, C4<0101>;
P_0x15c809780 .param/l "alu_sll" 1 8 63, C4<1111>;
P_0x15c8097c0 .param/l "alu_srl" 1 8 62, C4<0110>;
P_0x15c809800 .param/l "alu_sub" 1 8 57, C4<0001>;
L_0x14be16b80 .functor BUFZ 4, v0x14be0bb10_0, C4<0000>, C4<0000>, C4<0000>;
L_0x14be16bf0 .functor BUFZ 4, v0x14be0c050_0, C4<0000>, C4<0000>, C4<0000>;
L_0x14be16c80 .functor BUFZ 4, v0x14be0c170_0, C4<0000>, C4<0000>, C4<0000>;
L_0x14be16d30 .functor BUFZ 4, v0x14be0beb0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x14be16dc0 .functor BUFZ 8, v0x14be0adf0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x14be16e80 .functor BUFZ 4, v0x14be0a9b0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x14be16ef0 .functor BUFZ 1, v0x14be0b020_0, C4<0>, C4<0>, C4<0>;
L_0x14be16fc0 .functor BUFZ 1, v0x14be0b1c0_0, C4<0>, C4<0>, C4<0>;
L_0x14be17050 .functor BUFZ 1, v0x14be0b360_0, C4<0>, C4<0>, C4<0>;
L_0x14be17110 .functor BUFZ 1, v0x14be0b5a0_0, C4<0>, C4<0>, C4<0>;
L_0x14be171a0 .functor BUFZ 1, v0x14be0b8e0_0, C4<0>, C4<0>, C4<0>;
L_0x14be17270 .functor BUFZ 1, v0x14be0b7c0_0, C4<0>, C4<0>, C4<0>;
L_0x14be172e0 .functor BUFZ 1, v0x14be0b480_0, C4<0>, C4<0>, C4<0>;
v0x14be0a810_0 .net "alu_func", 3 0, L_0x14be16e80;  alias, 1 drivers
v0x14be0a9b0_0 .var "alu_func_reg", 3 0;
v0x14be0aa50_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
v0x15bff7c30_0 .net "cu_state", 3 0, v0x14be0e900_0;  alias, 1 drivers
v0x14be0ace0_0 .net "imm", 7 0, L_0x14be16dc0;  alias, 1 drivers
v0x14be0adf0_0 .var "imm_reg", 7 0;
v0x14be0ae80_0 .net "instr", 15 0, v0x14be0d040_0;  alias, 1 drivers
v0x14be0af10_0 .net "is_alu", 0 0, L_0x14be16ef0;  alias, 1 drivers
v0x14be0b020_0 .var "is_alu_reg", 0 0;
v0x14be0b130_0 .net "is_branch", 0 0, L_0x14be16fc0;  alias, 1 drivers
v0x14be0b1c0_0 .var "is_branch_reg", 0 0;
v0x14be0b250_0 .net "is_const", 0 0, L_0x14be17050;  alias, 1 drivers
v0x14be0b360_0 .var "is_const_reg", 0 0;
v0x14be0b3f0_0 .net "is_jr", 0 0, L_0x14be172e0;  alias, 1 drivers
v0x14be0b480_0 .var "is_jr_reg", 0 0;
v0x14be0b510_0 .net "is_load", 0 0, L_0x14be17110;  alias, 1 drivers
v0x14be0b5a0_0 .var "is_load_reg", 0 0;
v0x14be0b730_0 .net "is_nop", 0 0, L_0x14be17270;  alias, 1 drivers
v0x14be0b7c0_0 .var "is_nop_reg", 0 0;
v0x14be0b850_0 .net "is_store", 0 0, L_0x14be171a0;  alias, 1 drivers
v0x14be0b8e0_0 .var "is_store_reg", 0 0;
v0x14be0b970_0 .net "opcode", 3 0, L_0x14be173c0;  alias, 1 drivers
v0x14be0ba00_0 .net "rd", 3 0, L_0x14be16b80;  alias, 1 drivers
v0x14be0bb10_0 .var "rd_reg", 3 0;
v0x14be0bba0_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
v0x15bfe47c0_0 .net "rimm", 3 0, L_0x14be16d30;  alias, 1 drivers
v0x14be0beb0_0 .var "rimm_reg", 3 0;
v0x14be0bf40_0 .net "rs1", 3 0, L_0x14be16bf0;  alias, 1 drivers
v0x14be0c050_0 .var "rs1_reg", 3 0;
v0x14be0c0e0_0 .net "rs2", 3 0, L_0x14be16c80;  alias, 1 drivers
v0x14be0c170_0 .var "rs2_reg", 3 0;
L_0x14be173c0 .part v0x14be0d040_0, 12, 4;
S_0x14be0c300 .scope module, "inst_fetcher" "fetcher" 3 141, 9 12 0, S_0x15bff3da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 8 "curr_pc";
    .port_info 4 /OUTPUT 2 "fetch_state";
    .port_info 5 /OUTPUT 16 "fetch_instr";
    .port_info 6 /INPUT 1 "fetch_req_rdy";
    .port_info 7 /OUTPUT 1 "fetch_req_val";
    .port_info 8 /OUTPUT 8 "fetch_req_addr";
    .port_info 9 /OUTPUT 1 "fetch_resp_rdy";
    .port_info 10 /INPUT 1 "fetch_resp_val";
    .port_info 11 /INPUT 16 "fetch_resp_inst";
P_0x14be0c4c0 .param/l "DECODE" 1 9 41, C4<0010>;
P_0x14be0c500 .param/l "DONE" 1 9 46, C4<0111>;
P_0x14be0c540 .param/l "EXECUTE" 1 9 44, C4<0101>;
P_0x14be0c580 .param/l "FETCH" 1 9 40, C4<0001>;
P_0x14be0c5c0 .param/l "FT_DONE" 1 9 52, C4<11>;
P_0x14be0c600 .param/l "FT_IDLE" 1 9 49, C4<00>;
P_0x14be0c640 .param/l "FT_REQ" 1 9 50, C4<01>;
P_0x14be0c680 .param/l "FT_WAIT" 1 9 51, C4<10>;
P_0x14be0c6c0 .param/l "IDLE" 1 9 39, C4<0000>;
P_0x14be0c700 .param/l "INST_MSG_WIDTH" 0 9 14, +C4<00000000000000000000000000010000>;
P_0x14be0c740 .param/l "PC_ADDR_WIDTH" 0 9 13, +C4<00000000000000000000000000001000>;
P_0x14be0c780 .param/l "REQ" 1 9 42, C4<0011>;
P_0x14be0c7c0 .param/l "WAIT" 1 9 43, C4<0100>;
P_0x14be0c800 .param/l "WRITEBACK" 1 9 45, C4<0110>;
L_0x14be16820 .functor BUFZ 1, v0x14be0d420_0, C4<0>, C4<0>, C4<0>;
L_0x14be168d0 .functor BUFZ 8, v0x14be0d1c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x14be16980 .functor BUFZ 1, v0x14be0d600_0, C4<0>, C4<0>, C4<0>;
L_0x14be16ac0 .functor BUFZ 2, v0x14be0d7f0_0, C4<00>, C4<00>, C4<00>;
v0x14be0cda0_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
v0x14be0ce30_0 .net "cu_state", 3 0, v0x14be0e900_0;  alias, 1 drivers
v0x14be0cec0_0 .net "curr_pc", 7 0, L_0x15bfae8f0;  alias, 1 drivers
v0x14be0cf90_0 .net "fetch_instr", 15 0, v0x14be0d040_0;  alias, 1 drivers
v0x14be0d040_0 .var "fetch_instr_reg", 15 0;
v0x14be0d110_0 .net "fetch_req_addr", 7 0, L_0x14be168d0;  alias, 1 drivers
v0x14be0d1c0_0 .var "fetch_req_addr_reg", 7 0;
v0x14be0d270_0 .net "fetch_req_rdy", 0 0, o0x15000df50;  alias, 0 drivers
v0x14be0d310_0 .net "fetch_req_val", 0 0, L_0x14be16820;  alias, 1 drivers
v0x14be0d420_0 .var "fetch_req_val_reg", 0 0;
v0x14be0d4b0_0 .net "fetch_resp_inst", 15 0, o0x15000dfe0;  alias, 0 drivers
v0x14be0d560_0 .net "fetch_resp_rdy", 0 0, L_0x14be16980;  alias, 1 drivers
v0x14be0d600_0 .var "fetch_resp_rdy_reg", 0 0;
v0x14be0d6a0_0 .net "fetch_resp_val", 0 0, o0x15000e070;  alias, 0 drivers
v0x14be0d740_0 .net "fetch_state", 1 0, L_0x14be16ac0;  alias, 1 drivers
v0x14be0d7f0_0 .var "fetch_state_reg", 1 0;
v0x14be0d8a0_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
S_0x14be0db10 .scope module, "inst_scheduler" "scheduler" 3 104, 10 23 0, S_0x15bff3da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cu_enable";
    .port_info 3 /INPUT 4 "rd";
    .port_info 4 /INPUT 4 "rs1";
    .port_info 5 /INPUT 4 "rs2";
    .port_info 6 /INPUT 4 "rimm";
    .port_info 7 /INPUT 8 "imm";
    .port_info 8 /INPUT 4 "alu_func";
    .port_info 9 /INPUT 1 "is_alu";
    .port_info 10 /INPUT 1 "is_branch";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_load";
    .port_info 13 /INPUT 1 "is_store";
    .port_info 14 /INPUT 1 "is_nop";
    .port_info 15 /INPUT 1 "is_jr";
    .port_info 16 /INPUT 2 "fetch_state";
    .port_info 17 /INPUT 8 "lsu_state";
    .port_info 18 /INPUT 8 "next_pc";
    .port_info 19 /OUTPUT 8 "curr_pc";
    .port_info 20 /OUTPUT 1 "rf_wen";
    .port_info 21 /OUTPUT 1 "rf_ren";
    .port_info 22 /OUTPUT 1 "mem_ren";
    .port_info 23 /OUTPUT 1 "mem_wen";
    .port_info 24 /OUTPUT 4 "cu_state";
    .port_info 25 /OUTPUT 1 "cu_complete";
P_0x15c809a00 .param/l "CU_WIDTH" 0 10 25, +C4<00000000000000000000000000000100>;
P_0x15c809a40 .param/l "DECODE" 1 10 68, C4<0010>;
P_0x15c809a80 .param/l "DONE" 1 10 73, C4<0111>;
P_0x15c809ac0 .param/l "EXECUTE" 1 10 71, C4<0101>;
P_0x15c809b00 .param/l "FETCH" 1 10 67, C4<0001>;
P_0x15c809b40 .param/l "FT_DONE" 1 10 79, C4<11>;
P_0x15c809b80 .param/l "FT_IDLE" 1 10 76, C4<00>;
P_0x15c809bc0 .param/l "FT_REQ" 1 10 77, C4<01>;
P_0x15c809c00 .param/l "FT_WAIT" 1 10 78, C4<10>;
P_0x15c809c40 .param/l "IDLE" 1 10 66, C4<0000>;
P_0x15c809c80 .param/l "LSU_DONE" 1 10 85, C4<11>;
P_0x15c809cc0 .param/l "LSU_IDLE" 1 10 82, C4<00>;
P_0x15c809d00 .param/l "LSU_REQ" 1 10 83, C4<01>;
P_0x15c809d40 .param/l "LSU_WAIT" 1 10 84, C4<10>;
P_0x15c809d80 .param/l "PC_ADDR_WIDTH" 0 10 24, +C4<00000000000000000000000000001000>;
P_0x15c809dc0 .param/l "REQ" 1 10 69, C4<0011>;
P_0x15c809e00 .param/l "WAIT" 1 10 70, C4<0100>;
P_0x15c809e40 .param/l "WRITEBACK" 1 10 72, C4<0110>;
L_0x15bfae8f0 .functor BUFZ 8, v0x14be0ea90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x14be16270 .functor BUFZ 1, v0x14be0e6f0_0, C4<0>, C4<0>, C4<0>;
L_0x14be16320 .functor BUFZ 1, v0x14be0fad0_0, C4<0>, C4<0>, C4<0>;
L_0x14be163b0 .functor BUFZ 1, v0x14be0f930_0, C4<0>, C4<0>, C4<0>;
L_0x14be16470 .functor BUFZ 1, v0x14be0f5e0_0, C4<0>, C4<0>, C4<0>;
L_0x14be164e0 .functor BUFZ 1, v0x14be0f440_0, C4<0>, C4<0>, C4<0>;
v0x14be0e520_0 .net "alu_func", 3 0, L_0x14be16e80;  alias, 1 drivers
v0x14be0e5b0_0 .net "clk", 0 0, o0x150008100;  alias, 0 drivers
v0x14be0e640_0 .net "cu_complete", 0 0, L_0x14be16270;  alias, 1 drivers
v0x14be0e6f0_0 .var "cu_complete_reg", 0 0;
v0x14be0e780_0 .net "cu_enable", 0 0, o0x15000e3a0;  alias, 0 drivers
v0x14be0e860_0 .net "cu_state", 3 0, v0x14be0e900_0;  alias, 1 drivers
v0x14be0e900_0 .var "cu_state_reg", 3 0;
v0x14be0e9b0_0 .net "curr_pc", 7 0, L_0x15bfae8f0;  alias, 1 drivers
v0x14be0ea90_0 .var "curr_pc_reg", 7 0;
v0x14be0eba0_0 .net "fetch_state", 1 0, L_0x14be16ac0;  alias, 1 drivers
v0x14be0ec50_0 .var/i "ii", 31 0;
v0x14be0ece0_0 .net "imm", 7 0, L_0x14be16dc0;  alias, 1 drivers
v0x14be0ed70_0 .net "is_alu", 0 0, L_0x14be16ef0;  alias, 1 drivers
v0x14be0ee00_0 .net "is_branch", 0 0, L_0x14be16fc0;  alias, 1 drivers
v0x14be0ee90_0 .net "is_const", 0 0, L_0x14be17050;  alias, 1 drivers
v0x14be0ef20_0 .net "is_jr", 0 0, L_0x14be172e0;  alias, 1 drivers
v0x14be0efd0_0 .net "is_load", 0 0, L_0x14be17110;  alias, 1 drivers
v0x14be0f180_0 .net "is_nop", 0 0, L_0x14be17270;  alias, 1 drivers
v0x14be0f210_0 .net "is_store", 0 0, L_0x14be171a0;  alias, 1 drivers
v0x14be0f2a0 .array "lsu_state", 0 3;
v0x14be0f2a0_0 .net v0x14be0f2a0 0, 1 0, L_0x14be165b0; 1 drivers
v0x14be0f2a0_1 .net v0x14be0f2a0 1, 1 0, L_0x14be16640; 1 drivers
v0x14be0f2a0_2 .net v0x14be0f2a0 2, 1 0, L_0x14be166d0; 1 drivers
v0x14be0f2a0_3 .net v0x14be0f2a0 3, 1 0, L_0x14be16760; 1 drivers
v0x14be0f330_0 .net "mem_ren", 0 0, L_0x14be164e0;  alias, 1 drivers
v0x14be0f440_0 .var "mem_ren_reg", 0 0;
v0x14be0f4d0_0 .net "mem_wen", 0 0, L_0x14be16470;  alias, 1 drivers
v0x14be0f5e0_0 .var "mem_wen_reg", 0 0;
v0x14be0f670_0 .net "next_pc", 7 0, L_0x14be13b70;  alias, 1 drivers
v0x14be0f700_0 .net "rd", 3 0, L_0x14be16b80;  alias, 1 drivers
v0x14be0f790_0 .net "reset", 0 0, o0x150008280;  alias, 0 drivers
v0x14be0f820_0 .net "rf_ren", 0 0, L_0x14be163b0;  alias, 1 drivers
v0x14be0f930_0 .var "rf_ren_reg", 0 0;
v0x14be0f9c0_0 .net "rf_wen", 0 0, L_0x14be16320;  alias, 1 drivers
v0x14be0fad0_0 .var "rf_wen_reg", 0 0;
v0x14be0fb60_0 .net "rimm", 3 0, L_0x14be16d30;  alias, 1 drivers
v0x14be0fbf0_0 .net "rs1", 3 0, L_0x14be16bf0;  alias, 1 drivers
v0x14be0f060_0 .net "rs2", 3 0, L_0x14be16c80;  alias, 1 drivers
v0x14be0fe80_0 .var "wait_check", 0 0;
    .scope S_0x15bfea6c0;
T_0 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x15bfe97d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15bfad150_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x15bfad150_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x15bfad150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfe9a80, 0, 4;
    %load/vec4 v0x15bfad150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15bfad150_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfe9a80, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfe9a80, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfe9a80, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bfcdcc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bfd85d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bfb3a70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x15bfe3bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x15bfc4f40_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfe9a80, 0, 4;
    %load/vec4 v0x15bfc4fd0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x15bfe3950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0x15bfa8780_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15bfe9a80, 4;
    %assign/vec4 v0x15bfcdcc0_0, 0;
    %load/vec4 v0x15bfb39e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15bfe9a80, 4;
    %assign/vec4 v0x15bfd85d0_0, 0;
    %load/vec4 v0x15bfa86f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15bfe9a80, 4;
    %assign/vec4 v0x15bfb3a70_0, 0;
T_0.9 ;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x15bfe39e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v0x15bf08b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %load/vec4 v0x15bfe99f0_0;
    %load/vec4 v0x15bfa8780_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfe9a80, 0, 4;
T_0.13 ;
    %load/vec4 v0x15bf08ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %load/vec4 v0x15bfa9080_0;
    %pad/u 16;
    %load/vec4 v0x15bfa9150_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfe9a80, 0, 4;
T_0.15 ;
    %load/vec4 v0x15bfad1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.17, 8;
    %load/vec4 v0x15bfc5ee0_0;
    %load/vec4 v0x15bfa9150_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfe9a80, 0, 4;
T_0.17 ;
T_0.11 ;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15bff6b90;
T_1 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x15bfbf0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bfbb280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfc5bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfc5890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfc5b30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x15bfbec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x15bfbecc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bfbb280_0, 0;
    %jmp T_1.15;
T_1.4 ;
    %load/vec4 v0x15bff63c0_0;
    %load/vec4 v0x15bfbb310_0;
    %add;
    %assign/vec4 v0x15bfbb280_0, 0;
    %jmp T_1.15;
T_1.5 ;
    %load/vec4 v0x15bff63c0_0;
    %load/vec4 v0x15bfbb310_0;
    %sub;
    %assign/vec4 v0x15bfbb280_0, 0;
    %jmp T_1.15;
T_1.6 ;
    %load/vec4 v0x15bff63c0_0;
    %load/vec4 v0x15bfbb310_0;
    %mul;
    %assign/vec4 v0x15bfbb280_0, 0;
    %jmp T_1.15;
T_1.7 ;
    %load/vec4 v0x15bff63c0_0;
    %load/vec4 v0x15bfbb310_0;
    %div;
    %assign/vec4 v0x15bfbb280_0, 0;
    %jmp T_1.15;
T_1.8 ;
    %load/vec4 v0x15bff63c0_0;
    %load/vec4 v0x15bfbb310_0;
    %and;
    %assign/vec4 v0x15bfbb280_0, 0;
    %jmp T_1.15;
T_1.9 ;
    %load/vec4 v0x15bff63c0_0;
    %load/vec4 v0x15bfbb310_0;
    %or;
    %assign/vec4 v0x15bfbb280_0, 0;
    %jmp T_1.15;
T_1.10 ;
    %load/vec4 v0x15bff63c0_0;
    %load/vec4 v0x15bfbb310_0;
    %and;
    %assign/vec4 v0x15bfbb280_0, 0;
    %jmp T_1.15;
T_1.11 ;
    %load/vec4 v0x15bff63c0_0;
    %load/vec4 v0x15bfbb310_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x15bfbb280_0, 0;
    %jmp T_1.15;
T_1.12 ;
    %load/vec4 v0x15bff63c0_0;
    %load/vec4 v0x15bfbb310_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x15bfbb280_0, 0;
    %jmp T_1.15;
T_1.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bfbb280_0, 0;
    %load/vec4 v0x15bff63c0_0;
    %load/vec4 v0x15bfbb310_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x15bfc5bc0_0, 0;
    %load/vec4 v0x15bff63c0_0;
    %load/vec4 v0x15bfbb310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x15bfc5b30_0, 0;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15bfdffd0;
T_2 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x15bfac630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bfb7540_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15bfb6b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfb3440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfb23f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfdf2a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x15bfb75d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x15bfb67c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x15bfb6b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15bfb6b70_0, 0;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0x15bfa8b20_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x15bfb6b70_0, 0;
T_2.12 ;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0x15bfb34d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x15bf33ef0_0;
    %pad/u 8;
    %assign/vec4 v0x15bfb36e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15bfb3440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15bfb23f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x15bfb6b70_0, 0;
T_2.14 ;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v0x15bfa7e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfb3440_0, 0;
    %load/vec4 v0x15bfa7df0_0;
    %assign/vec4 v0x15bfb7540_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x15bfb6b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfb23f0_0, 0;
T_2.16 ;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0x15bfa8b20_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_2.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15bfb6b70_0, 0;
T_2.18 ;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x15bfb6850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %load/vec4 v0x15bfb6b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15bfb6b70_0, 0;
    %jmp T_2.27;
T_2.22 ;
    %load/vec4 v0x15bfa8b20_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_2.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x15bfb6b70_0, 0;
T_2.28 ;
    %jmp T_2.27;
T_2.23 ;
    %load/vec4 v0x15bfdf670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.30, 8;
    %load/vec4 v0x15bf33ef0_0;
    %pad/u 8;
    %assign/vec4 v0x15bfdfdb0_0, 0;
    %load/vec4 v0x15bfac6c0_0;
    %assign/vec4 v0x15bfdf5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15bfdf2a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x15bfb6b70_0, 0;
T_2.30 ;
    %jmp T_2.27;
T_2.24 ;
    %load/vec4 v0x15bfdef00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfdf2a0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x15bfb6b70_0, 0;
T_2.32 ;
    %jmp T_2.27;
T_2.25 ;
    %load/vec4 v0x15bfa8b20_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_2.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15bfb6b70_0, 0;
T_2.34 ;
    %jmp T_2.27;
T_2.27 ;
    %pop/vec4 1;
T_2.20 ;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15bfea8e0;
T_3 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x15bfea4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15bfb45b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x15bfea450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x15bfbabf0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x15bfccbf0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x15bfb4640_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %load/vec4 v0x15bfbac80_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x15bfb45b0_0, 0;
    %jmp T_3.13;
T_3.8 ;
    %load/vec4 v0x15bfbafc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0x15bfbb790_0;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %load/vec4 v0x15bfbac80_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/u 8;
    %assign/vec4 v0x15bfb45b0_0, 0;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x15bfbafc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %load/vec4 v0x15bfbb790_0;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %load/vec4 v0x15bfbac80_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/u 8;
    %assign/vec4 v0x15bfb45b0_0, 0;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x15bfbb050_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.20, 9;
    %load/vec4 v0x15bfbafc0_0;
    %inv;
    %and;
T_3.20;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %load/vec4 v0x15bfbb790_0;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %load/vec4 v0x15bfbac80_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/u 8;
    %assign/vec4 v0x15bfb45b0_0, 0;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x15bfbb050_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.23, 9;
    %load/vec4 v0x15bfbafc0_0;
    %inv;
    %and;
T_3.23;
    %flag_set/vec4 8;
    %jmp/0 T_3.21, 8;
    %load/vec4 v0x15bfbb790_0;
    %jmp/1 T_3.22, 8;
T_3.21 ; End of true expr.
    %load/vec4 v0x15bfbac80_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_3.22, 8;
 ; End of false expr.
    %blend;
T_3.22;
    %pad/u 8;
    %assign/vec4 v0x15bfb45b0_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x15bfbac80_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x15bfb45b0_0, 0;
T_3.7 ;
T_3.4 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15bfb45b0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x15bfc5610;
T_4 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x15bfeebc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15bfa9720_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x15bfa9720_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x15bfa9720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfeeb30, 0, 4;
    %load/vec4 v0x15bfa9720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15bfa9720_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfeeb30, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfeeb30, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfeeb30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bff7960_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bff7600_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bff4420_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15bfef5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x15bfb4180_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfeeb30, 0, 4;
    %load/vec4 v0x15bfb31c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x15bff4a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %load/vec4 v0x15bfad820_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15bfeeb30, 4;
    %assign/vec4 v0x15bff7960_0, 0;
    %load/vec4 v0x15bfad8b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15bfeeb30, 4;
    %assign/vec4 v0x15bff7600_0, 0;
    %load/vec4 v0x15bfa49f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15bfeeb30, 4;
    %assign/vec4 v0x15bff4420_0, 0;
T_4.9 ;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x15bff4ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %load/vec4 v0x15bfeee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %load/vec4 v0x15bfeef20_0;
    %load/vec4 v0x15bfad820_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfeeb30, 0, 4;
T_4.13 ;
    %load/vec4 v0x15bfef280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %load/vec4 v0x15bfb3250_0;
    %pad/u 16;
    %load/vec4 v0x15bfa4960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfeeb30, 0, 4;
T_4.15 ;
    %load/vec4 v0x15bfef1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %load/vec4 v0x15bfbfb50_0;
    %load/vec4 v0x15bfa4960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfeeb30, 0, 4;
T_4.17 ;
T_4.11 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15bfd74c0;
T_5 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x15bfbf840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bfce2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfc51b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfc5240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfc5450_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15bfd16d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x15bfce220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bfce2b0_0, 0;
    %jmp T_5.15;
T_5.4 ;
    %load/vec4 v0x15bfd1640_0;
    %load/vec4 v0x15bfbb9b0_0;
    %add;
    %assign/vec4 v0x15bfce2b0_0, 0;
    %jmp T_5.15;
T_5.5 ;
    %load/vec4 v0x15bfd1640_0;
    %load/vec4 v0x15bfbb9b0_0;
    %sub;
    %assign/vec4 v0x15bfce2b0_0, 0;
    %jmp T_5.15;
T_5.6 ;
    %load/vec4 v0x15bfd1640_0;
    %load/vec4 v0x15bfbb9b0_0;
    %mul;
    %assign/vec4 v0x15bfce2b0_0, 0;
    %jmp T_5.15;
T_5.7 ;
    %load/vec4 v0x15bfd1640_0;
    %load/vec4 v0x15bfbb9b0_0;
    %div;
    %assign/vec4 v0x15bfce2b0_0, 0;
    %jmp T_5.15;
T_5.8 ;
    %load/vec4 v0x15bfd1640_0;
    %load/vec4 v0x15bfbb9b0_0;
    %and;
    %assign/vec4 v0x15bfce2b0_0, 0;
    %jmp T_5.15;
T_5.9 ;
    %load/vec4 v0x15bfd1640_0;
    %load/vec4 v0x15bfbb9b0_0;
    %or;
    %assign/vec4 v0x15bfce2b0_0, 0;
    %jmp T_5.15;
T_5.10 ;
    %load/vec4 v0x15bfd1640_0;
    %load/vec4 v0x15bfbb9b0_0;
    %and;
    %assign/vec4 v0x15bfce2b0_0, 0;
    %jmp T_5.15;
T_5.11 ;
    %load/vec4 v0x15bfd1640_0;
    %load/vec4 v0x15bfbb9b0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x15bfce2b0_0, 0;
    %jmp T_5.15;
T_5.12 ;
    %load/vec4 v0x15bfd1640_0;
    %load/vec4 v0x15bfbb9b0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x15bfce2b0_0, 0;
    %jmp T_5.15;
T_5.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bfce2b0_0, 0;
    %load/vec4 v0x15bfd1640_0;
    %load/vec4 v0x15bfbb9b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x15bfc51b0_0, 0;
    %load/vec4 v0x15bfd1640_0;
    %load/vec4 v0x15bfbb9b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x15bfc5450_0, 0;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15bfbf330;
T_6 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x15bfeab20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bfb3c50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15bfb3020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfad500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfedcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfdb9c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x15bfb3ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x15bfb2d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x15bfb3020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15bfb3020_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x15bfb3e70_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x15bfb3020_0, 0;
T_6.12 ;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x15bfad590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x15bfe9c30_0;
    %pad/u 8;
    %assign/vec4 v0x15bfacc40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15bfad500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15bfedcd0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x15bfb3020_0, 0;
T_6.14 ;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x15bfa93f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfad500_0, 0;
    %load/vec4 v0x15bfa9360_0;
    %assign/vec4 v0x15bfb3c50_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x15bfb3020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfedcd0_0, 0;
T_6.16 ;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x15bfb3e70_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15bfb3020_0, 0;
T_6.18 ;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x15bfb2de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %load/vec4 v0x15bfb3020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15bfb3020_0, 0;
    %jmp T_6.27;
T_6.22 ;
    %load/vec4 v0x15bfb3e70_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_6.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x15bfb3020_0, 0;
T_6.28 ;
    %jmp T_6.27;
T_6.23 ;
    %load/vec4 v0x15bfdc230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.30, 8;
    %load/vec4 v0x15bfe9c30_0;
    %pad/u 8;
    %assign/vec4 v0x15bfe8bc0_0, 0;
    %load/vec4 v0x15bfeabb0_0;
    %assign/vec4 v0x15bfdc1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15bfdb9c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x15bfb3020_0, 0;
T_6.30 ;
    %jmp T_6.27;
T_6.24 ;
    %load/vec4 v0x15bfe4080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfdb9c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x15bfb3020_0, 0;
T_6.32 ;
    %jmp T_6.27;
T_6.25 ;
    %load/vec4 v0x15bfb3e70_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_6.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15bfb3020_0, 0;
T_6.34 ;
    %jmp T_6.27;
T_6.27 ;
    %pop/vec4 1;
T_6.20 ;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x15bfdb170;
T_7 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x15bfc6590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15bfc8e60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x15bfc6500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x15bfc9620_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x15bfd7920_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x15bfc8ef0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %load/vec4 v0x15bfc96b0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x15bfc8e60_0, 0;
    %jmp T_7.13;
T_7.8 ;
    %load/vec4 v0x15bfc9e90_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.14, 8;
    %load/vec4 v0x15bfd68b0_0;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %load/vec4 v0x15bfc96b0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %pad/u 8;
    %assign/vec4 v0x15bfc8e60_0, 0;
    %jmp T_7.13;
T_7.9 ;
    %load/vec4 v0x15bfc9e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_7.16, 8;
    %load/vec4 v0x15bfd68b0_0;
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %load/vec4 v0x15bfc96b0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %pad/u 8;
    %assign/vec4 v0x15bfc8e60_0, 0;
    %jmp T_7.13;
T_7.10 ;
    %load/vec4 v0x15bfc9f20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.20, 9;
    %load/vec4 v0x15bfc9e90_0;
    %inv;
    %and;
T_7.20;
    %flag_set/vec4 8;
    %jmp/0 T_7.18, 8;
    %load/vec4 v0x15bfd68b0_0;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %load/vec4 v0x15bfc96b0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %pad/u 8;
    %assign/vec4 v0x15bfc8e60_0, 0;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x15bfc9f20_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.23, 9;
    %load/vec4 v0x15bfc9e90_0;
    %inv;
    %and;
T_7.23;
    %flag_set/vec4 8;
    %jmp/0 T_7.21, 8;
    %load/vec4 v0x15bfd68b0_0;
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %load/vec4 v0x15bfc96b0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %pad/u 8;
    %assign/vec4 v0x15bfc8e60_0, 0;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x15bfc96b0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x15bfc8e60_0, 0;
T_7.7 ;
T_7.4 ;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15bfc8e60_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x15bfa4cb0;
T_8 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x15bfbb5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15bfa9a70_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x15bfa9a70_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x15bfa9a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfbb540, 0, 4;
    %load/vec4 v0x15bfa9a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15bfa9a70_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfbb540, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfbb540, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfbb540, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bfd6e50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bfc4ab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bfe91f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x15bff4780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x15bfaec50_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfbb540, 0, 4;
    %load/vec4 v0x15bfaece0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x15bff4810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %load/vec4 v0x15bfa9d50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15bfbb540, 4;
    %assign/vec4 v0x15bfd6e50_0, 0;
    %load/vec4 v0x15bfa9de0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15bfbb540, 4;
    %assign/vec4 v0x15bfc4ab0_0, 0;
    %load/vec4 v0x15bfae620_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15bfbb540, 4;
    %assign/vec4 v0x15bfe91f0_0, 0;
T_8.9 ;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x15bfe90d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %load/vec4 v0x15bfcd850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %load/vec4 v0x15bfcd8e0_0;
    %load/vec4 v0x15bfa9d50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfbb540, 0, 4;
T_8.13 ;
    %load/vec4 v0x15bfdfbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %load/vec4 v0x15bfae9f0_0;
    %pad/u 16;
    %load/vec4 v0x15bfae590_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfbb540, 0, 4;
T_8.15 ;
    %load/vec4 v0x15bfdfb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %load/vec4 v0x15bfadb70_0;
    %load/vec4 v0x15bfae590_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15bfbb540, 0, 4;
T_8.17 ;
T_8.11 ;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x15bff9070;
T_9 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x15bfe4730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bff8370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfe4e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfe4a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfe4df0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x15bff8650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x15bff86e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bff8370_0, 0;
    %jmp T_9.15;
T_9.4 ;
    %load/vec4 v0x15bff8a90_0;
    %load/vec4 v0x15bff7f90_0;
    %add;
    %assign/vec4 v0x15bff8370_0, 0;
    %jmp T_9.15;
T_9.5 ;
    %load/vec4 v0x15bff8a90_0;
    %load/vec4 v0x15bff7f90_0;
    %sub;
    %assign/vec4 v0x15bff8370_0, 0;
    %jmp T_9.15;
T_9.6 ;
    %load/vec4 v0x15bff8a90_0;
    %load/vec4 v0x15bff7f90_0;
    %mul;
    %assign/vec4 v0x15bff8370_0, 0;
    %jmp T_9.15;
T_9.7 ;
    %load/vec4 v0x15bff8a90_0;
    %load/vec4 v0x15bff7f90_0;
    %div;
    %assign/vec4 v0x15bff8370_0, 0;
    %jmp T_9.15;
T_9.8 ;
    %load/vec4 v0x15bff8a90_0;
    %load/vec4 v0x15bff7f90_0;
    %and;
    %assign/vec4 v0x15bff8370_0, 0;
    %jmp T_9.15;
T_9.9 ;
    %load/vec4 v0x15bff8a90_0;
    %load/vec4 v0x15bff7f90_0;
    %or;
    %assign/vec4 v0x15bff8370_0, 0;
    %jmp T_9.15;
T_9.10 ;
    %load/vec4 v0x15bff8a90_0;
    %load/vec4 v0x15bff7f90_0;
    %and;
    %assign/vec4 v0x15bff8370_0, 0;
    %jmp T_9.15;
T_9.11 ;
    %load/vec4 v0x15bff8a90_0;
    %load/vec4 v0x15bff7f90_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x15bff8370_0, 0;
    %jmp T_9.15;
T_9.12 ;
    %load/vec4 v0x15bff8a90_0;
    %load/vec4 v0x15bff7f90_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x15bff8370_0, 0;
    %jmp T_9.15;
T_9.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bff8370_0, 0;
    %load/vec4 v0x15bff8a90_0;
    %load/vec4 v0x15bff7f90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x15bfe4e80_0, 0;
    %load/vec4 v0x15bff8a90_0;
    %load/vec4 v0x15bff7f90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x15bfe4df0_0, 0;
    %jmp T_9.15;
T_9.15 ;
    %pop/vec4 1;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x15bfe43d0;
T_10 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x15bfd2e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15bfe0c60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15bfca1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfd24b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfd32a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfb7c00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x15bfe0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x15bfca270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x15bfca1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15bfca1e0_0, 0;
    %jmp T_10.11;
T_10.6 ;
    %load/vec4 v0x15bfe51e0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x15bfca1e0_0, 0;
T_10.12 ;
    %jmp T_10.11;
T_10.7 ;
    %load/vec4 v0x15bfd20c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0x15bfce8c0_0;
    %pad/u 8;
    %assign/vec4 v0x15bfd2810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15bfd24b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15bfd32a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x15bfca1e0_0, 0;
T_10.14 ;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v0x15bfd3500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfd24b0_0, 0;
    %load/vec4 v0x15bfd2150_0;
    %assign/vec4 v0x15bfe0c60_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x15bfca1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfd32a0_0, 0;
T_10.16 ;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v0x15bfe51e0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_10.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15bfca1e0_0, 0;
T_10.18 ;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x15bfd2ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %load/vec4 v0x15bfca1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15bfca1e0_0, 0;
    %jmp T_10.27;
T_10.22 ;
    %load/vec4 v0x15bfe51e0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_10.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x15bfca1e0_0, 0;
T_10.28 ;
    %jmp T_10.27;
T_10.23 ;
    %load/vec4 v0x15bfb7f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.30, 8;
    %load/vec4 v0x15bfce8c0_0;
    %pad/u 8;
    %assign/vec4 v0x15bfce560_0, 0;
    %load/vec4 v0x15bfd2ed0_0;
    %assign/vec4 v0x15bfb7ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15bfb7c00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x15bfca1e0_0, 0;
T_10.30 ;
    %jmp T_10.27;
T_10.24 ;
    %load/vec4 v0x15bfc07d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bfb7c00_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x15bfca1e0_0, 0;
T_10.32 ;
    %jmp T_10.27;
T_10.25 ;
    %load/vec4 v0x15bfe51e0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_10.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15bfca1e0_0, 0;
T_10.34 ;
    %jmp T_10.27;
T_10.27 ;
    %pop/vec4 1;
T_10.20 ;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x15bfc0470;
T_11 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x15bfa5010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15bfbc640_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x15bfbc2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x15bfc0b30_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x15bfbfdb0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x15bfbc250_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %load/vec4 v0x15bfc0bc0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x15bfbc640_0, 0;
    %jmp T_11.13;
T_11.8 ;
    %load/vec4 v0x15bfc0e90_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.14, 8;
    %load/vec4 v0x15bfc11f0_0;
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %load/vec4 v0x15bfc0bc0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %pad/u 8;
    %assign/vec4 v0x15bfbc640_0, 0;
    %jmp T_11.13;
T_11.9 ;
    %load/vec4 v0x15bfc0e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_11.16, 8;
    %load/vec4 v0x15bfc11f0_0;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %load/vec4 v0x15bfc0bc0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %pad/u 8;
    %assign/vec4 v0x15bfbc640_0, 0;
    %jmp T_11.13;
T_11.10 ;
    %load/vec4 v0x15bfc0f20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.20, 9;
    %load/vec4 v0x15bfc0e90_0;
    %inv;
    %and;
T_11.20;
    %flag_set/vec4 8;
    %jmp/0 T_11.18, 8;
    %load/vec4 v0x15bfc11f0_0;
    %jmp/1 T_11.19, 8;
T_11.18 ; End of true expr.
    %load/vec4 v0x15bfc0bc0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_11.19, 8;
 ; End of false expr.
    %blend;
T_11.19;
    %pad/u 8;
    %assign/vec4 v0x15bfbc640_0, 0;
    %jmp T_11.13;
T_11.11 ;
    %load/vec4 v0x15bfc0f20_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.23, 9;
    %load/vec4 v0x15bfc0e90_0;
    %inv;
    %and;
T_11.23;
    %flag_set/vec4 8;
    %jmp/0 T_11.21, 8;
    %load/vec4 v0x15bfc11f0_0;
    %jmp/1 T_11.22, 8;
T_11.21 ; End of true expr.
    %load/vec4 v0x15bfc0bc0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_11.22, 8;
 ; End of false expr.
    %blend;
T_11.22;
    %pad/u 8;
    %assign/vec4 v0x15bfbc640_0, 0;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x15bfc0bc0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x15bfbc640_0, 0;
T_11.7 ;
T_11.4 ;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15bfbc640_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14be07cb0;
T_12 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x14be091d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14be08e20_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x14be08e20_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x14be08e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be09140, 0, 4;
    %load/vec4 v0x14be08e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14be08e20_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be09140, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be09140, 0, 4;
    %pushi/vec4 3, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be09140, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14be09820_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14be09940_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14be09700_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x14be09480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x14be08930_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be09140, 0, 4;
    %load/vec4 v0x14be089c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v0x14be09520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.9, 8;
    %load/vec4 v0x14be08c70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x14be09140, 4;
    %assign/vec4 v0x14be09820_0, 0;
    %load/vec4 v0x14be08d10_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x14be09140, 4;
    %assign/vec4 v0x14be09940_0, 0;
    %load/vec4 v0x14be08bd0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x14be09140, 4;
    %assign/vec4 v0x14be09700_0, 0;
T_12.9 ;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v0x14be095b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.11, 8;
    %load/vec4 v0x14be08fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.13, 8;
    %load/vec4 v0x14be09080_0;
    %load/vec4 v0x14be08c70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be09140, 0, 4;
T_12.13 ;
    %load/vec4 v0x14be08f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.15, 8;
    %load/vec4 v0x14be08a50_0;
    %pad/u 16;
    %load/vec4 v0x14be08b30_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be09140, 0, 4;
T_12.15 ;
    %load/vec4 v0x14be08ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.17, 8;
    %load/vec4 v0x14be087d0_0;
    %load/vec4 v0x14be08b30_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be09140, 0, 4;
T_12.17 ;
T_12.11 ;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x15bfff8e0;
T_13 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x14be04840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14be04140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be04650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be046f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be045c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x15bffff70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x14be04090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14be04140_0, 0;
    %jmp T_13.15;
T_13.4 ;
    %load/vec4 v0x15bfffec0_0;
    %load/vec4 v0x14be041f0_0;
    %add;
    %assign/vec4 v0x14be04140_0, 0;
    %jmp T_13.15;
T_13.5 ;
    %load/vec4 v0x15bfffec0_0;
    %load/vec4 v0x14be041f0_0;
    %sub;
    %assign/vec4 v0x14be04140_0, 0;
    %jmp T_13.15;
T_13.6 ;
    %load/vec4 v0x15bfffec0_0;
    %load/vec4 v0x14be041f0_0;
    %mul;
    %assign/vec4 v0x14be04140_0, 0;
    %jmp T_13.15;
T_13.7 ;
    %load/vec4 v0x15bfffec0_0;
    %load/vec4 v0x14be041f0_0;
    %div;
    %assign/vec4 v0x14be04140_0, 0;
    %jmp T_13.15;
T_13.8 ;
    %load/vec4 v0x15bfffec0_0;
    %load/vec4 v0x14be041f0_0;
    %and;
    %assign/vec4 v0x14be04140_0, 0;
    %jmp T_13.15;
T_13.9 ;
    %load/vec4 v0x15bfffec0_0;
    %load/vec4 v0x14be041f0_0;
    %or;
    %assign/vec4 v0x14be04140_0, 0;
    %jmp T_13.15;
T_13.10 ;
    %load/vec4 v0x15bfffec0_0;
    %load/vec4 v0x14be041f0_0;
    %and;
    %assign/vec4 v0x14be04140_0, 0;
    %jmp T_13.15;
T_13.11 ;
    %load/vec4 v0x15bfffec0_0;
    %load/vec4 v0x14be041f0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x14be04140_0, 0;
    %jmp T_13.15;
T_13.12 ;
    %load/vec4 v0x15bfffec0_0;
    %load/vec4 v0x14be041f0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x14be04140_0, 0;
    %jmp T_13.15;
T_13.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14be04140_0, 0;
    %load/vec4 v0x15bfffec0_0;
    %load/vec4 v0x14be041f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x14be04650_0, 0;
    %load/vec4 v0x15bfffec0_0;
    %load/vec4 v0x14be041f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x14be045c0_0, 0;
    %jmp T_13.15;
T_13.15 ;
    %pop/vec4 1;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14be049b0;
T_14 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x14be062b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14be05790_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14be059d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be05e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be06220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be06880_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x14be05840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x14be05a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x14be059d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14be059d0_0, 0;
    %jmp T_14.11;
T_14.6 ;
    %load/vec4 v0x14be05630_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_14.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x14be059d0_0, 0;
T_14.12 ;
    %jmp T_14.11;
T_14.7 ;
    %load/vec4 v0x14be05ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %load/vec4 v0x14be063d0_0;
    %pad/u 8;
    %assign/vec4 v0x14be05cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be05e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be06220_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x14be059d0_0, 0;
T_14.14 ;
    %jmp T_14.11;
T_14.8 ;
    %load/vec4 v0x14be05ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be05e00_0, 0;
    %load/vec4 v0x14be05f40_0;
    %assign/vec4 v0x14be05790_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x14be059d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be06220_0, 0;
T_14.16 ;
    %jmp T_14.11;
T_14.9 ;
    %load/vec4 v0x14be05630_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_14.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14be059d0_0, 0;
T_14.18 ;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x14be05b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.20, 8;
    %load/vec4 v0x14be059d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14be059d0_0, 0;
    %jmp T_14.27;
T_14.22 ;
    %load/vec4 v0x14be05630_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_14.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x14be059d0_0, 0;
T_14.28 ;
    %jmp T_14.27;
T_14.23 ;
    %load/vec4 v0x14be06740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.30, 8;
    %load/vec4 v0x14be063d0_0;
    %pad/u 8;
    %assign/vec4 v0x14be06530_0, 0;
    %load/vec4 v0x14be06340_0;
    %assign/vec4 v0x14be06690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be06880_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x14be059d0_0, 0;
T_14.30 ;
    %jmp T_14.27;
T_14.24 ;
    %load/vec4 v0x14be06920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be06880_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x14be059d0_0, 0;
T_14.32 ;
    %jmp T_14.27;
T_14.25 ;
    %load/vec4 v0x14be05630_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_14.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14be059d0_0, 0;
T_14.34 ;
    %jmp T_14.27;
T_14.27 ;
    %pop/vec4 1;
T_14.20 ;
T_14.5 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14be06bc0;
T_15 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x14be07b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14be07910_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x14be07a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x14be076b0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x14be07330_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x14be079c0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %load/vec4 v0x14be07740_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x14be07910_0, 0;
    %jmp T_15.13;
T_15.8 ;
    %load/vec4 v0x14be07570_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.14, 8;
    %load/vec4 v0x14be07450_0;
    %jmp/1 T_15.15, 8;
T_15.14 ; End of true expr.
    %load/vec4 v0x14be07740_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_15.15, 8;
 ; End of false expr.
    %blend;
T_15.15;
    %pad/u 8;
    %assign/vec4 v0x14be07910_0, 0;
    %jmp T_15.13;
T_15.9 ;
    %load/vec4 v0x14be07570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_15.16, 8;
    %load/vec4 v0x14be07450_0;
    %jmp/1 T_15.17, 8;
T_15.16 ; End of true expr.
    %load/vec4 v0x14be07740_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_15.17, 8;
 ; End of false expr.
    %blend;
T_15.17;
    %pad/u 8;
    %assign/vec4 v0x14be07910_0, 0;
    %jmp T_15.13;
T_15.10 ;
    %load/vec4 v0x14be07600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.20, 9;
    %load/vec4 v0x14be07570_0;
    %inv;
    %and;
T_15.20;
    %flag_set/vec4 8;
    %jmp/0 T_15.18, 8;
    %load/vec4 v0x14be07450_0;
    %jmp/1 T_15.19, 8;
T_15.18 ; End of true expr.
    %load/vec4 v0x14be07740_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_15.19, 8;
 ; End of false expr.
    %blend;
T_15.19;
    %pad/u 8;
    %assign/vec4 v0x14be07910_0, 0;
    %jmp T_15.13;
T_15.11 ;
    %load/vec4 v0x14be07600_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.23, 9;
    %load/vec4 v0x14be07570_0;
    %inv;
    %and;
T_15.23;
    %flag_set/vec4 8;
    %jmp/0 T_15.21, 8;
    %load/vec4 v0x14be07450_0;
    %jmp/1 T_15.22, 8;
T_15.21 ; End of true expr.
    %load/vec4 v0x14be07740_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_15.22, 8;
 ; End of false expr.
    %blend;
T_15.22;
    %pad/u 8;
    %assign/vec4 v0x14be07910_0, 0;
    %jmp T_15.13;
T_15.13 ;
    %pop/vec4 1;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x14be07740_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x14be07910_0, 0;
T_15.7 ;
T_15.4 ;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14be07910_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14be0db10;
T_16 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x14be0f790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14be0ea90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14be0e900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0e6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0f930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0fad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0f440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0f5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0fe80_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x14be0e900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %jmp T_16.9;
T_16.2 ;
    %load/vec4 v0x14be0e780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x14be0e900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14be0ea90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0e6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0f930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0fad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0f440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0f5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0fe80_0, 0;
T_16.10 ;
    %jmp T_16.9;
T_16.3 ;
    %load/vec4 v0x14be0eba0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_16.12, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x14be0e900_0, 0;
T_16.12 ;
    %jmp T_16.9;
T_16.4 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x14be0e900_0, 0;
    %load/vec4 v0x14be0efd0_0;
    %load/vec4 v0x14be0f210_0;
    %or;
    %load/vec4 v0x14be0ed70_0;
    %or;
    %load/vec4 v0x14be0ee00_0;
    %or;
    %assign/vec4 v0x14be0f930_0, 0;
    %load/vec4 v0x14be0efd0_0;
    %load/vec4 v0x14be0ed70_0;
    %or;
    %load/vec4 v0x14be0ee90_0;
    %or;
    %assign/vec4 v0x14be0fad0_0, 0;
    %load/vec4 v0x14be0efd0_0;
    %assign/vec4 v0x14be0f440_0, 0;
    %load/vec4 v0x14be0f210_0;
    %assign/vec4 v0x14be0f5e0_0, 0;
    %jmp T_16.9;
T_16.5 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x14be0e900_0, 0;
    %jmp T_16.9;
T_16.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14be0ec50_0, 0, 32;
T_16.14 ;
    %load/vec4 v0x14be0ec50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.15, 5;
    %ix/getv/s 4, v0x14be0ec50_0;
    %load/vec4a v0x14be0f2a0, 4;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_16.18, 4;
    %flag_mov 8, 4;
    %ix/getv/s 4, v0x14be0ec50_0;
    %load/vec4a v0x14be0f2a0, 4;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_16.18;
    %jmp/0xz  T_16.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14be0fe80_0, 0, 1;
T_16.16 ;
    %load/vec4 v0x14be0ec50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14be0ec50_0, 0, 32;
    %jmp T_16.14;
T_16.15 ;
    %load/vec4 v0x14be0fe80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.19, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x14be0e900_0, 0;
T_16.19 ;
    %jmp T_16.9;
T_16.7 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x14be0e900_0, 0;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x14be0ef20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0e6f0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x14be0e900_0, 0;
    %jmp T_16.22;
T_16.21 ;
    %load/vec4 v0x14be0f670_0;
    %assign/vec4 v0x14be0ea90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x14be0e900_0, 0;
T_16.22 ;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14be0c300;
T_17 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x14be0d8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0d420_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14be0d1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0d600_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14be0d7f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x14be0d7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14be0d7f0_0, 0;
    %jmp T_17.7;
T_17.2 ;
    %load/vec4 v0x14be0ce30_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_17.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x14be0d7f0_0, 0;
T_17.8 ;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v0x14be0d270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0d420_0, 0;
    %load/vec4 v0x14be0cec0_0;
    %assign/vec4 v0x14be0d1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0d600_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x14be0d7f0_0, 0;
T_17.10 ;
    %jmp T_17.7;
T_17.4 ;
    %load/vec4 v0x14be0d6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0d420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0d600_0, 0;
    %load/vec4 v0x14be0d4b0_0;
    %assign/vec4 v0x14be0d040_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x14be0d7f0_0, 0;
T_17.12 ;
    %jmp T_17.7;
T_17.5 ;
    %load/vec4 v0x14be0ce30_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_17.14, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14be0d7f0_0, 0;
T_17.14 ;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14be09cb0;
T_18 ;
    %wait E_0x15bf46e60;
    %load/vec4 v0x14be0bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14be0bb10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14be0c050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14be0c170_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14be0beb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14be0adf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14be0a9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0b020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0b1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0b360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0b480_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x15bff7c30_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x14be0ae80_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x14be0bb10_0, 0;
    %load/vec4 v0x14be0ae80_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x14be0c050_0, 0;
    %load/vec4 v0x14be0ae80_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x14be0c170_0, 0;
    %load/vec4 v0x14be0ae80_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x14be0beb0_0, 0;
    %load/vec4 v0x14be0ae80_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x14be0adf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14be0a9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0b020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0b1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0b360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be0b480_0, 0;
    %load/vec4 v0x14be0b970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %jmp T_18.17;
T_18.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14be0a9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0b020_0, 0;
    %jmp T_18.17;
T_18.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x14be0a9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0b020_0, 0;
    %jmp T_18.17;
T_18.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x14be0a9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0b020_0, 0;
    %jmp T_18.17;
T_18.7 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x14be0a9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0b020_0, 0;
    %jmp T_18.17;
T_18.8 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x14be0a9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0b020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0b1c0_0, 0;
    %jmp T_18.17;
T_18.9 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x14be0a9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0b020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0b1c0_0, 0;
    %jmp T_18.17;
T_18.10 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x14be0a9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0b020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0b1c0_0, 0;
    %jmp T_18.17;
T_18.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x14be0a9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0b020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0b1c0_0, 0;
    %jmp T_18.17;
T_18.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0b360_0, 0;
    %jmp T_18.17;
T_18.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0b5a0_0, 0;
    %jmp T_18.17;
T_18.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0b8e0_0, 0;
    %jmp T_18.17;
T_18.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0b7c0_0, 0;
    %jmp T_18.17;
T_18.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be0b480_0, 0;
    %jmp T_18.17;
T_18.17 ;
    %pop/vec4 1;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "cu.v";
    "./../../src/alu/alu.v";
    "./../../src/lsu/lsu.v";
    "./../../src/pc/pc.v";
    "./../../src/rf/xblock_rf.v";
    "./../../src/decoder/decoder.v";
    "./../../src/fetcher/fetcher.v";
    "./../../src/scheduler/scheduler.v";
