 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : s15850
Version: M-2016.12-SP1
Date   : Mon Mar  6 15:57:47 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: g42 (input port clocked by ideal_clock1)
  Endpoint: DFF_263/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s15850             8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g42 (in)                                 0.00       2.00 r
  U1721/Y (NAND2X0_RVT)                    2.31       4.31 f
  U1479/Y (INVX1_RVT)                      0.10       4.41 r
  U1724/Y (NAND2X0_RVT)                    0.09       4.50 f
  U1725/Y (INVX1_RVT)                      0.11       4.61 r
  U1787/Y (AOI22X1_RVT)                    1.29       5.89 f
  U1790/Y (NAND4X0_RVT)                    0.05       5.94 r
  U1794/Y (NOR4X1_RVT)                     0.14       6.08 f
  U1573/Y (NAND4X1_RVT)                    0.14       6.21 r
  U1451/Y (INVX1_RVT)                      0.70       6.92 f
  U1864/Y (AND3X1_RVT)                     0.38       7.30 f
  U1865/Y (AND2X1_RVT)                     0.07       7.36 f
  U1866/Y (NAND2X0_RVT)                    0.04       7.40 r
  U1868/Y (AO21X1_RVT)                     0.08       7.49 r
  U1870/Y (NAND2X0_RVT)                    0.04       7.53 f
  U1871/Y (NOR4X1_RVT)                     0.13       7.66 r
  U1495/Y (INVX1_RVT)                      0.33       7.99 f
  U1689/Y (INVX1_RVT)                      0.12       8.11 r
  U1916/Y (MUX41X1_RVT)                    1.30       9.41 f
  U1567/Y (XOR3X2_RVT)                     0.25       9.67 f
  U1669/Y (XOR3X1_RVT)                     0.24       9.91 f
  U1928/Y (XOR3X1_RVT)                     0.11      10.02 f
  U2168/Y (MUX21X1_RVT)                    0.17      10.18 f
  U2169/Y (OAI22X1_RVT)                    0.11      10.29 r
  DFF_263/q_reg/D (DFFX1_RVT)              0.01      10.30 r
  data arrival time                                  10.30

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_263/q_reg/CLK (DFFX1_RVT)            0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
