{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669335870789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669335870789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 21:24:30 2022 " "Processing started: Thu Nov 24 21:24:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669335870789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669335870789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Snooping -c Snooping " "Command: quartus_map --read_settings_files=on --write_settings_files=off Snooping -c Snooping" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669335870789 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669335871189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emissor.v 1 1 " "Found 1 design units, including 1 entities, in source file emissor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Emissor " "Found entity 1: Emissor" {  } { { "Emissor.v" "" { Text "C:/Users/Vitão/Desktop/Codes/4 Periodo/LAOC2/projetoSnooping/Parte1/Emissor.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669335871237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669335871237 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "op Emissor.v(73) " "Verilog HDL error at Emissor.v(73): object \"op\" is not declared" {  } { { "Emissor.v" "" { Text "C:/Users/Vitão/Desktop/Codes/4 Periodo/LAOC2/projetoSnooping/Parte1/Emissor.v" 73 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1669335871238 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "op Emissor.v(93) " "Verilog HDL error at Emissor.v(93): object \"op\" is not declared" {  } { { "Emissor.v" "" { Text "C:/Users/Vitão/Desktop/Codes/4 Periodo/LAOC2/projetoSnooping/Parte1/Emissor.v" 93 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1669335871238 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669335871293 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 24 21:24:31 2022 " "Processing ended: Thu Nov 24 21:24:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669335871293 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669335871293 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669335871293 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669335871293 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669335871888 ""}
