
test-F303.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f48c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002560  0800f620  0800f620  00010620  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011b80  08011b80  00013250  2**0
                  CONTENTS
  4 .ARM          00000008  08011b80  08011b80  00012b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011b88  08011b88  00013250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011b88  08011b88  00012b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011b8c  08011b8c  00012b8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000250  20000000  08011b90  00013000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00013250  2**0
                  CONTENTS
 10 .bss          00008308  20000250  20000250  00013250  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20008558  20008558  00013250  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00013250  2**0
                  CONTENTS, READONLY
 13 .debug_info   000342b2  00000000  00000000  00013280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006d53  00000000  00000000  00047532  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00010b18  00000000  00000000  0004e285  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001da8  00000000  00000000  0005eda0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001f7d  00000000  00000000  00060b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00025930  00000000  00000000  00062ac5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00032774  00000000  00000000  000883f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d7e22  00000000  00000000  000bab69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0019298b  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006e20  00000000  00000000  001929d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000051  00000000  00000000  001997f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000250 	.word	0x20000250
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f604 	.word	0x0800f604

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000254 	.word	0x20000254
 80001cc:	0800f604 	.word	0x0800f604

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_d2lz>:
 8000ca8:	b538      	push	{r3, r4, r5, lr}
 8000caa:	2200      	movs	r2, #0
 8000cac:	2300      	movs	r3, #0
 8000cae:	4604      	mov	r4, r0
 8000cb0:	460d      	mov	r5, r1
 8000cb2:	f7ff ff23 	bl	8000afc <__aeabi_dcmplt>
 8000cb6:	b928      	cbnz	r0, 8000cc4 <__aeabi_d2lz+0x1c>
 8000cb8:	4620      	mov	r0, r4
 8000cba:	4629      	mov	r1, r5
 8000cbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cc0:	f000 b80a 	b.w	8000cd8 <__aeabi_d2ulz>
 8000cc4:	4620      	mov	r0, r4
 8000cc6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cca:	f000 f805 	bl	8000cd8 <__aeabi_d2ulz>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	bd38      	pop	{r3, r4, r5, pc}
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2ulz>:
 8000cd8:	b5d0      	push	{r4, r6, r7, lr}
 8000cda:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <__aeabi_d2ulz+0x34>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	4606      	mov	r6, r0
 8000ce0:	460f      	mov	r7, r1
 8000ce2:	f7ff fc99 	bl	8000618 <__aeabi_dmul>
 8000ce6:	f7ff ff6f 	bl	8000bc8 <__aeabi_d2uiz>
 8000cea:	4604      	mov	r4, r0
 8000cec:	f7ff fc1a 	bl	8000524 <__aeabi_ui2d>
 8000cf0:	4b07      	ldr	r3, [pc, #28]	@ (8000d10 <__aeabi_d2ulz+0x38>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f7ff fc90 	bl	8000618 <__aeabi_dmul>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	4630      	mov	r0, r6
 8000cfe:	4639      	mov	r1, r7
 8000d00:	f7ff fad2 	bl	80002a8 <__aeabi_dsub>
 8000d04:	f7ff ff60 	bl	8000bc8 <__aeabi_d2uiz>
 8000d08:	4621      	mov	r1, r4
 8000d0a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d0c:	3df00000 	.word	0x3df00000
 8000d10:	41f00000 	.word	0x41f00000

08000d14 <validateChecksum>:
	osDelay(1000);

}

// Function to validate the checksum of an NMEA sentence
int validateChecksum(uint8_t *nmeaSentence, size_t len) {
 8000d14:	b538      	push	{r3, r4, r5, lr}
 8000d16:	4401      	add	r1, r0
 8000d18:	4603      	mov	r3, r0
    const uint8_t *start = nmeaSentence;  // Start of the sentence (after '$')
    const uint8_t *checksumStart = NULL;

    // Find the checksum part (after '*')
    for (size_t i = 0; i < len; i++) {
 8000d1a:	4299      	cmp	r1, r3
 8000d1c:	d101      	bne.n	8000d22 <validateChecksum+0xe>
            break;
        }
    }

    if (!checksumStart) {
        return 0;  // Invalid sentence format
 8000d1e:	2000      	movs	r0, #0
 8000d20:	e021      	b.n	8000d66 <validateChecksum+0x52>
        if (nmeaSentence[i] == '*') {
 8000d22:	461c      	mov	r4, r3
 8000d24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000d28:	2a2a      	cmp	r2, #42	@ 0x2a
 8000d2a:	d1f6      	bne.n	8000d1a <validateChecksum+0x6>

    uint8_t calculatedChecksum = 0;
    uint8_t receivedChecksum = 1;

    // XOR all characters between '$' and '*', excluding both symbols
    for (const uint8_t *p = start + 1; p < checksumStart; ++p) {
 8000d2c:	3001      	adds	r0, #1
    uint8_t calculatedChecksum = 0;
 8000d2e:	2500      	movs	r5, #0
    for (const uint8_t *p = start + 1; p < checksumStart; ++p) {
 8000d30:	e002      	b.n	8000d38 <validateChecksum+0x24>
        calculatedChecksum ^= *p;
 8000d32:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000d36:	405d      	eors	r5, r3
    for (const uint8_t *p = start + 1; p < checksumStart; ++p) {
 8000d38:	4284      	cmp	r4, r0
 8000d3a:	d8fa      	bhi.n	8000d32 <validateChecksum+0x1e>
    }

    // Extract the received checksum (after '*')
    if (checksumStart + 2 < nmeaSentence + len) {
 8000d3c:	1ca3      	adds	r3, r4, #2
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d212      	bcs.n	8000d68 <validateChecksum+0x54>
        receivedChecksum = (uint8_t)strtol((char *)(checksumStart + 1), NULL, 16);
 8000d42:	2210      	movs	r2, #16
 8000d44:	2100      	movs	r1, #0
 8000d46:	1c60      	adds	r0, r4, #1
 8000d48:	f009 fbe4 	bl	800a514 <strtol>
 8000d4c:	4604      	mov	r4, r0

        // Debugging: Print calculated and received checksums
//        snprintf()
        printf("Calculated checksum: %02x\n", calculatedChecksum);
 8000d4e:	4629      	mov	r1, r5
        printf("Received checksum: %02x\n", receivedChecksum);
 8000d50:	b2e4      	uxtb	r4, r4
        printf("Calculated checksum: %02x\n", calculatedChecksum);
 8000d52:	4808      	ldr	r0, [pc, #32]	@ (8000d74 <validateChecksum+0x60>)
 8000d54:	f00a fb16 	bl	800b384 <iprintf>
        printf("Received checksum: %02x\n", receivedChecksum);
 8000d58:	4807      	ldr	r0, [pc, #28]	@ (8000d78 <validateChecksum+0x64>)
 8000d5a:	4621      	mov	r1, r4
 8000d5c:	f00a fb12 	bl	800b384 <iprintf>

        // Compare the calculated checksum with the received checksum
        return calculatedChecksum == receivedChecksum;
 8000d60:	1b63      	subs	r3, r4, r5
 8000d62:	4258      	negs	r0, r3
 8000d64:	4158      	adcs	r0, r3
    }
    printf("Checksum mismatch: calculated 0x%02X, received 0x%02X\n",
                         calculatedChecksum, receivedChecksum);
    return 0; // Invalid checksum
}
 8000d66:	bd38      	pop	{r3, r4, r5, pc}
    printf("Checksum mismatch: calculated 0x%02X, received 0x%02X\n",
 8000d68:	2201      	movs	r2, #1
 8000d6a:	4629      	mov	r1, r5
 8000d6c:	4803      	ldr	r0, [pc, #12]	@ (8000d7c <validateChecksum+0x68>)
 8000d6e:	f00a fb09 	bl	800b384 <iprintf>
    return 0; // Invalid checksum
 8000d72:	e7d4      	b.n	8000d1e <validateChecksum+0xa>
 8000d74:	0800f750 	.word	0x0800f750
 8000d78:	0800f76b 	.word	0x0800f76b
 8000d7c:	0800f784 	.word	0x0800f784

08000d80 <convertToEpoch>:
    printf("Course: %.1f\r\n", rmc.course);

    printf("Validity: %s\r\n", rmc.isValid ? "Valid" : "Invalid");
}

time_t convertToEpoch(int year, int month, int day, int hour, int min, int sec) {
 8000d80:	b510      	push	{r4, lr}
 8000d82:	b08a      	sub	sp, #40	@ 0x28
    struct tm timeinfo = {0};

    // Set timeinfo fields
    timeinfo.tm_year = year + 100; // Year since 1900
 8000d84:	3064      	adds	r0, #100	@ 0x64
    timeinfo.tm_mon = month - 1;    // Month (0-11, so subtract 1)
    timeinfo.tm_mday = day;         // Day of the month
    timeinfo.tm_hour = hour;        // Hour (0-23)
 8000d86:	9303      	str	r3, [sp, #12]
    timeinfo.tm_min = min;          // Minute (0-59)
 8000d88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000d8a:	9302      	str	r3, [sp, #8]
    timeinfo.tm_sec = sec;          // Second (0-59)
 8000d8c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
    timeinfo.tm_year = year + 100; // Year since 1900
 8000d8e:	9006      	str	r0, [sp, #24]
    timeinfo.tm_sec = sec;          // Second (0-59)
 8000d90:	9301      	str	r3, [sp, #4]
    struct tm timeinfo = {0};
 8000d92:	2400      	movs	r4, #0
    timeinfo.tm_isdst = -1;         // Automatically determine Daylight Saving Time
 8000d94:	f04f 33ff 	mov.w	r3, #4294967295
    timeinfo.tm_mon = month - 1;    // Month (0-11, so subtract 1)
 8000d98:	3901      	subs	r1, #1

    // Convert to epoch time (seconds since 1970-01-01 00:00:00 UTC)
    time_t epoch = mktime(&timeinfo);
 8000d9a:	a801      	add	r0, sp, #4
    struct tm timeinfo = {0};
 8000d9c:	e9cd 4407 	strd	r4, r4, [sp, #28]
    timeinfo.tm_mday = day;         // Day of the month
 8000da0:	e9cd 2104 	strd	r2, r1, [sp, #16]
    timeinfo.tm_isdst = -1;         // Automatically determine Daylight Saving Time
 8000da4:	9309      	str	r3, [sp, #36]	@ 0x24
    time_t epoch = mktime(&timeinfo);
 8000da6:	f00a fdf7 	bl	800b998 <mktime>

    return epoch;
}
 8000daa:	b00a      	add	sp, #40	@ 0x28
 8000dac:	bd10      	pop	{r4, pc}
	...

08000db0 <parse_rmc>:

void parse_rmc(uint8_t *rmc_sentence) {
 8000db0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000db4:	ed2d 8b02 	vpush	{d8}
 8000db8:	b0a3      	sub	sp, #140	@ 0x8c
    int field = 0;
    uint8_t str_cpy[128];
    strcpy((char*)str_cpy,(char*) rmc_sentence);
 8000dba:	4601      	mov	r1, r0
void parse_rmc(uint8_t *rmc_sentence) {
 8000dbc:	4604      	mov	r4, r0
    strcpy((char*)str_cpy,(char*) rmc_sentence);
 8000dbe:	a802      	add	r0, sp, #8
 8000dc0:	f00b fb52 	bl	800c468 <strcpy>
    str_cpy[sizeof(str_cpy) - 1] = '\0';
 8000dc4:	2600      	movs	r6, #0

    printf("\n");
 8000dc6:	200a      	movs	r0, #10
    str_cpy[sizeof(str_cpy) - 1] = '\0';
 8000dc8:	f88d 6087 	strb.w	r6, [sp, #135]	@ 0x87
    printf("\n");
 8000dcc:	f00a faec 	bl	800b3a8 <putchar>
    printf((char *)rmc_sentence);
 8000dd0:	4620      	mov	r0, r4
 8000dd2:	f00a fad7 	bl	800b384 <iprintf>
    printf("\n");
 8000dd6:	200a      	movs	r0, #10
 8000dd8:	f00a fae6 	bl	800b3a8 <putchar>

	if(validateChecksum(rmc_sentence, 128) == 0){
 8000ddc:	2180      	movs	r1, #128	@ 0x80
 8000dde:	4620      	mov	r0, r4
 8000de0:	f7ff ff98 	bl	8000d14 <validateChecksum>
 8000de4:	b1a0      	cbz	r0, 8000e10 <parse_rmc+0x60>
 8000de6:	ad02      	add	r5, sp, #8

    uint8_t *ptr = str_cpy;

    while (*ptr) {
        if (*ptr == ',' || *ptr == '*') {
            *ptr = '\0';
 8000de8:	4637      	mov	r7, r6
    while (*ptr) {
 8000dea:	f815 3b01 	ldrb.w	r3, [r5], #1
 8000dee:	b9a3      	cbnz	r3, 8000e1a <parse_rmc+0x6a>
            rmc_sentence = ptr + 1;
            field++;
        }
        ptr++;
    }
	if(rmc.isValid == 1)
 8000df0:	4c77      	ldr	r4, [pc, #476]	@ (8000fd0 <parse_rmc+0x220>)
 8000df2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8000df4:	2b01      	cmp	r3, #1
 8000df6:	d10b      	bne.n	8000e10 <parse_rmc+0x60>
		rmc.date.epoch = convertToEpoch(rmc.date.Yr, rmc.date.Mon, rmc.date.Day, rmc.tim.hour, rmc.tim.min, rmc.tim.sec);
 8000df8:	68a3      	ldr	r3, [r4, #8]
 8000dfa:	9301      	str	r3, [sp, #4]
 8000dfc:	6863      	ldr	r3, [r4, #4]
 8000dfe:	9300      	str	r3, [sp, #0]
 8000e00:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
 8000e04:	6823      	ldr	r3, [r4, #0]
 8000e06:	69a0      	ldr	r0, [r4, #24]
 8000e08:	f7ff ffba 	bl	8000d80 <convertToEpoch>
 8000e0c:	e9c4 0108 	strd	r0, r1, [r4, #32]
}
 8000e10:	b023      	add	sp, #140	@ 0x8c
 8000e12:	ecbd 8b02 	vpop	{d8}
 8000e16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if (*ptr == ',' || *ptr == '*') {
 8000e1a:	2b2c      	cmp	r3, #44	@ 0x2c
 8000e1c:	d001      	beq.n	8000e22 <parse_rmc+0x72>
 8000e1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8000e20:	d1e3      	bne.n	8000dea <parse_rmc+0x3a>
            switch (field) {
 8000e22:	1e73      	subs	r3, r6, #1
            *ptr = '\0';
 8000e24:	f805 7c01 	strb.w	r7, [r5, #-1]
            switch (field) {
 8000e28:	2b08      	cmp	r3, #8
 8000e2a:	d81d      	bhi.n	8000e68 <parse_rmc+0xb8>
 8000e2c:	e8df f003 	tbb	[pc, r3]
 8000e30:	5d271f05 	.word	0x5d271f05
 8000e34:	a79d9862 	.word	0xa79d9862
 8000e38:	b1          	.byte	0xb1
 8000e39:	00          	.byte	0x00
                    rmc.tim.hour = (rmc_sentence[0] - '0') * 10 + (rmc_sentence[1] - '0');
 8000e3a:	7820      	ldrb	r0, [r4, #0]
 8000e3c:	7863      	ldrb	r3, [r4, #1]
 8000e3e:	4a64      	ldr	r2, [pc, #400]	@ (8000fd0 <parse_rmc+0x220>)
 8000e40:	210a      	movs	r1, #10
 8000e42:	3830      	subs	r0, #48	@ 0x30
 8000e44:	3b30      	subs	r3, #48	@ 0x30
 8000e46:	fb01 3300 	mla	r3, r1, r0, r3
 8000e4a:	6013      	str	r3, [r2, #0]
                    rmc.tim.min = (rmc_sentence[2] - '0') * 10 + (rmc_sentence[3] - '0');
 8000e4c:	78a0      	ldrb	r0, [r4, #2]
 8000e4e:	78e3      	ldrb	r3, [r4, #3]
 8000e50:	3830      	subs	r0, #48	@ 0x30
 8000e52:	3b30      	subs	r3, #48	@ 0x30
 8000e54:	fb01 3300 	mla	r3, r1, r0, r3
 8000e58:	6053      	str	r3, [r2, #4]
                    rmc.tim.sec = (rmc_sentence[4] - '0') * 10 + (rmc_sentence[5] - '0');
 8000e5a:	7920      	ldrb	r0, [r4, #4]
 8000e5c:	7963      	ldrb	r3, [r4, #5]
 8000e5e:	3830      	subs	r0, #48	@ 0x30
 8000e60:	3b30      	subs	r3, #48	@ 0x30
 8000e62:	fb01 3300 	mla	r3, r1, r0, r3
 8000e66:	6093      	str	r3, [r2, #8]
            field++;
 8000e68:	3601      	adds	r6, #1
            rmc_sentence = ptr + 1;
 8000e6a:	462c      	mov	r4, r5
        ptr++;
 8000e6c:	e7bd      	b.n	8000dea <parse_rmc+0x3a>
                    rmc.isValid = (rmc_sentence[0] == 'A') ? 1 : 0;
 8000e6e:	7823      	ldrb	r3, [r4, #0]
 8000e70:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8000e74:	4253      	negs	r3, r2
 8000e76:	4153      	adcs	r3, r2
 8000e78:	4a55      	ldr	r2, [pc, #340]	@ (8000fd0 <parse_rmc+0x220>)
 8000e7a:	6313      	str	r3, [r2, #48]	@ 0x30
                    break;
 8000e7c:	e7f4      	b.n	8000e68 <parse_rmc+0xb8>
                    rmc.lcation.latitude = (atof((char *)rmc_sentence) )/100;
 8000e7e:	4620      	mov	r0, r4
 8000e80:	f008 fbf0 	bl	8009664 <atof>
 8000e84:	4b53      	ldr	r3, [pc, #332]	@ (8000fd4 <parse_rmc+0x224>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	ec51 0b10 	vmov	r0, r1, d0
 8000e8c:	f7ff fcee 	bl	800086c <__aeabi_ddiv>
 8000e90:	4680      	mov	r8, r0
 8000e92:	4689      	mov	r9, r1
                    int lati_int = (int)floor(rmc.lcation.latitude);
 8000e94:	ec49 8b10 	vmov	d0, r8, r9
 8000e98:	f00e faf2 	bl	800f480 <floor>
 8000e9c:	ec51 0b10 	vmov	r0, r1, d0
 8000ea0:	f7ff fe6a 	bl	8000b78 <__aeabi_d2iz>
 8000ea4:	ee08 0a10 	vmov	s16, r0
					float lati_float = rmc.lcation.latitude - lati_int;
 8000ea8:	f7ff fb4c 	bl	8000544 <__aeabi_i2d>
 8000eac:	4602      	mov	r2, r0
 8000eae:	460b      	mov	r3, r1
 8000eb0:	4640      	mov	r0, r8
 8000eb2:	4649      	mov	r1, r9
 8000eb4:	f7ff f9f8 	bl	80002a8 <__aeabi_dsub>
 8000eb8:	f7ff fea6 	bl	8000c08 <__aeabi_d2f>
					lati_float = lati_float/0.6;
 8000ebc:	f7ff fb54 	bl	8000568 <__aeabi_f2d>
 8000ec0:	a341      	add	r3, pc, #260	@ (adr r3, 8000fc8 <parse_rmc+0x218>)
 8000ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ec6:	f7ff fcd1 	bl	800086c <__aeabi_ddiv>
 8000eca:	f7ff fe9d 	bl	8000c08 <__aeabi_d2f>
					rmc.lcation.latitude = lati_int + lati_float;
 8000ece:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
					lati_float = lati_float/0.6;
 8000ed2:	ee07 0a90 	vmov	s15, r0
					rmc.lcation.latitude = lati_int + lati_float;
 8000ed6:	ee78 7a27 	vadd.f32	s15, s16, s15
 8000eda:	ee17 0a90 	vmov	r0, s15
 8000ede:	f7ff fb43 	bl	8000568 <__aeabi_f2d>
 8000ee2:	4b3b      	ldr	r3, [pc, #236]	@ (8000fd0 <parse_rmc+0x220>)
 8000ee4:	e9c3 010e 	strd	r0, r1, [r3, #56]	@ 0x38
                    break;
 8000ee8:	e7be      	b.n	8000e68 <parse_rmc+0xb8>
                    rmc.lcation.NS = rmc_sentence[0];
 8000eea:	4b39      	ldr	r3, [pc, #228]	@ (8000fd0 <parse_rmc+0x220>)
 8000eec:	7822      	ldrb	r2, [r4, #0]
 8000eee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                    break;
 8000ef2:	e7b9      	b.n	8000e68 <parse_rmc+0xb8>
                    rmc.lcation.longitude = (atof((char *)rmc_sentence))/100;
 8000ef4:	4620      	mov	r0, r4
 8000ef6:	f008 fbb5 	bl	8009664 <atof>
 8000efa:	4b36      	ldr	r3, [pc, #216]	@ (8000fd4 <parse_rmc+0x224>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	ec51 0b10 	vmov	r0, r1, d0
 8000f02:	f7ff fcb3 	bl	800086c <__aeabi_ddiv>
 8000f06:	4680      	mov	r8, r0
 8000f08:	4689      	mov	r9, r1
                    int longi_int = (int)floor(rmc.lcation.longitude);
 8000f0a:	ec49 8b10 	vmov	d0, r8, r9
 8000f0e:	f00e fab7 	bl	800f480 <floor>
 8000f12:	ec51 0b10 	vmov	r0, r1, d0
 8000f16:	f7ff fe2f 	bl	8000b78 <__aeabi_d2iz>
 8000f1a:	ee08 0a10 	vmov	s16, r0
					float longi_float = rmc.lcation.longitude - longi_int;
 8000f1e:	f7ff fb11 	bl	8000544 <__aeabi_i2d>
 8000f22:	4602      	mov	r2, r0
 8000f24:	460b      	mov	r3, r1
 8000f26:	4640      	mov	r0, r8
 8000f28:	4649      	mov	r1, r9
 8000f2a:	f7ff f9bd 	bl	80002a8 <__aeabi_dsub>
 8000f2e:	f7ff fe6b 	bl	8000c08 <__aeabi_d2f>
					longi_float = longi_float / 0.6;
 8000f32:	f7ff fb19 	bl	8000568 <__aeabi_f2d>
 8000f36:	a324      	add	r3, pc, #144	@ (adr r3, 8000fc8 <parse_rmc+0x218>)
 8000f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f3c:	f7ff fc96 	bl	800086c <__aeabi_ddiv>
 8000f40:	f7ff fe62 	bl	8000c08 <__aeabi_d2f>
					rmc.lcation.longitude = longi_int + longi_float;
 8000f44:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
					longi_float = longi_float / 0.6;
 8000f48:	ee07 0a90 	vmov	s15, r0
					rmc.lcation.longitude = longi_int + longi_float;
 8000f4c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8000f50:	ee17 0a90 	vmov	r0, s15
 8000f54:	f7ff fb08 	bl	8000568 <__aeabi_f2d>
 8000f58:	4b1d      	ldr	r3, [pc, #116]	@ (8000fd0 <parse_rmc+0x220>)
 8000f5a:	e9c3 0112 	strd	r0, r1, [r3, #72]	@ 0x48
                    break;
 8000f5e:	e783      	b.n	8000e68 <parse_rmc+0xb8>
                    rmc.lcation.EW = rmc_sentence[0];
 8000f60:	4b1b      	ldr	r3, [pc, #108]	@ (8000fd0 <parse_rmc+0x220>)
 8000f62:	7822      	ldrb	r2, [r4, #0]
 8000f64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                    break;
 8000f68:	e77e      	b.n	8000e68 <parse_rmc+0xb8>
                    rmc.speed = atof((char *)rmc_sentence);
 8000f6a:	4620      	mov	r0, r4
 8000f6c:	f008 fb7a 	bl	8009664 <atof>
 8000f70:	ec51 0b10 	vmov	r0, r1, d0
 8000f74:	f7ff fe48 	bl	8000c08 <__aeabi_d2f>
 8000f78:	4b15      	ldr	r3, [pc, #84]	@ (8000fd0 <parse_rmc+0x220>)
 8000f7a:	6298      	str	r0, [r3, #40]	@ 0x28
                    break;
 8000f7c:	e774      	b.n	8000e68 <parse_rmc+0xb8>
                    rmc.course = atof((char *)rmc_sentence);
 8000f7e:	4620      	mov	r0, r4
 8000f80:	f008 fb70 	bl	8009664 <atof>
 8000f84:	ec51 0b10 	vmov	r0, r1, d0
 8000f88:	f7ff fe3e 	bl	8000c08 <__aeabi_d2f>
 8000f8c:	4b10      	ldr	r3, [pc, #64]	@ (8000fd0 <parse_rmc+0x220>)
 8000f8e:	62d8      	str	r0, [r3, #44]	@ 0x2c
                    break;
 8000f90:	e76a      	b.n	8000e68 <parse_rmc+0xb8>
                    rmc.date.Day = (rmc_sentence[0] - '0') * 10 + (rmc_sentence[1] - '0');
 8000f92:	7820      	ldrb	r0, [r4, #0]
 8000f94:	7863      	ldrb	r3, [r4, #1]
 8000f96:	4a0e      	ldr	r2, [pc, #56]	@ (8000fd0 <parse_rmc+0x220>)
 8000f98:	210a      	movs	r1, #10
 8000f9a:	3830      	subs	r0, #48	@ 0x30
 8000f9c:	3b30      	subs	r3, #48	@ 0x30
 8000f9e:	fb01 3300 	mla	r3, r1, r0, r3
 8000fa2:	6113      	str	r3, [r2, #16]
                    rmc.date.Mon = (rmc_sentence[2] - '0') * 10 + (rmc_sentence[3] - '0');
 8000fa4:	78a0      	ldrb	r0, [r4, #2]
 8000fa6:	78e3      	ldrb	r3, [r4, #3]
 8000fa8:	3830      	subs	r0, #48	@ 0x30
 8000faa:	3b30      	subs	r3, #48	@ 0x30
 8000fac:	fb01 3300 	mla	r3, r1, r0, r3
 8000fb0:	6153      	str	r3, [r2, #20]
                    rmc.date.Yr = (rmc_sentence[4] - '0') * 10 + (rmc_sentence[5] - '0');
 8000fb2:	7920      	ldrb	r0, [r4, #4]
 8000fb4:	7963      	ldrb	r3, [r4, #5]
 8000fb6:	3830      	subs	r0, #48	@ 0x30
 8000fb8:	3b30      	subs	r3, #48	@ 0x30
 8000fba:	fb01 3300 	mla	r3, r1, r0, r3
 8000fbe:	6193      	str	r3, [r2, #24]
                    break;
 8000fc0:	e752      	b.n	8000e68 <parse_rmc+0xb8>
 8000fc2:	bf00      	nop
 8000fc4:	f3af 8000 	nop.w
 8000fc8:	33333333 	.word	0x33333333
 8000fcc:	3fe33333 	.word	0x3fe33333
 8000fd0:	200003d0 	.word	0x200003d0
 8000fd4:	40590000 	.word	0x40590000

08000fd8 <sendRMCDataToFlash>:


void sendRMCDataToFlash(RMCSTRUCT *rmcData) {
 8000fd8:	b570      	push	{r4, r5, r6, lr}
	 RMCSTRUCT *mail = (RMCSTRUCT *)osMailAlloc(RMC_MailQFLASHId, osWaitForever); // Allocate memory for mail
 8000fda:	4e0f      	ldr	r6, [pc, #60]	@ (8001018 <sendRMCDataToFlash+0x40>)
void sendRMCDataToFlash(RMCSTRUCT *rmcData) {
 8000fdc:	4605      	mov	r5, r0
	 RMCSTRUCT *mail = (RMCSTRUCT *)osMailAlloc(RMC_MailQFLASHId, osWaitForever); // Allocate memory for mail
 8000fde:	f04f 31ff 	mov.w	r1, #4294967295
 8000fe2:	6830      	ldr	r0, [r6, #0]
 8000fe4:	f006 fff5 	bl	8007fd2 <osMailAlloc>
 8000fe8:	4604      	mov	r4, r0
	if (mail != NULL) {
 8000fea:	b180      	cbz	r0, 800100e <sendRMCDataToFlash+0x36>
		*mail = *rmcData; // Copy data into allocated memory
 8000fec:	2258      	movs	r2, #88	@ 0x58
 8000fee:	4629      	mov	r1, r5
 8000ff0:	f00b fa42 	bl	800c478 <memcpy>
		osStatus status = osMailPut(RMC_MailQFLASHId, mail); // Put message in queue
 8000ff4:	4621      	mov	r1, r4
 8000ff6:	6830      	ldr	r0, [r6, #0]
 8000ff8:	f006 fff0 	bl	8007fdc <osMailPut>
		if (status != osOK) {
 8000ffc:	4601      	mov	r1, r0
 8000ffe:	b120      	cbz	r0, 800100a <sendRMCDataToFlash+0x32>
			printf("\n\n-------------------------Failed to send message: %d ------------------------\n\n", status);
 8001000:	4806      	ldr	r0, [pc, #24]	@ (800101c <sendRMCDataToFlash+0x44>)
	}
	else{
		printf("CANNOT MALLOC MAIL");
	}

}
 8001002:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			printf("\n\n-------------------------SEND message successfullly at GPS: %d ------------------------\n\n", status);
 8001006:	f00a b9bd 	b.w	800b384 <iprintf>
 800100a:	4805      	ldr	r0, [pc, #20]	@ (8001020 <sendRMCDataToFlash+0x48>)
 800100c:	e7f9      	b.n	8001002 <sendRMCDataToFlash+0x2a>
}
 800100e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printf("CANNOT MALLOC MAIL");
 8001012:	4804      	ldr	r0, [pc, #16]	@ (8001024 <sendRMCDataToFlash+0x4c>)
 8001014:	f00a b9b6 	b.w	800b384 <iprintf>
 8001018:	20001c88 	.word	0x20001c88
 800101c:	0800f7bb 	.word	0x0800f7bb
 8001020:	0800f80c 	.word	0x0800f80c
 8001024:	0800f868 	.word	0x0800f868

08001028 <handleIncomingChar>:

int handleIncomingChar(char c) {
 8001028:	b570      	push	{r4, r5, r6, lr}
    static char tempBuffer[256]; // Increased size for safety
    static uint16_t tempIndex = 0;

    if (c == '\n') { // Sentence delimiter
        tempBuffer[tempIndex] = '\0'; // Null-terminate the string
 800102a:	4c12      	ldr	r4, [pc, #72]	@ (8001074 <handleIncomingChar+0x4c>)
    if (c == '\n') { // Sentence delimiter
 800102c:	280a      	cmp	r0, #10
        tempBuffer[tempIndex] = '\0'; // Null-terminate the string
 800102e:	8823      	ldrh	r3, [r4, #0]
    if (c == '\n') { // Sentence delimiter
 8001030:	d112      	bne.n	8001058 <handleIncomingChar+0x30>
        tempBuffer[tempIndex] = '\0'; // Null-terminate the string
 8001032:	4d11      	ldr	r5, [pc, #68]	@ (8001078 <handleIncomingChar+0x50>)
        if (strstr(tempBuffer, "$GNRMC")){ // Detect `$GNRMC`
 8001034:	4911      	ldr	r1, [pc, #68]	@ (800107c <handleIncomingChar+0x54>)
        tempBuffer[tempIndex] = '\0'; // Null-terminate the string
 8001036:	2600      	movs	r6, #0
        if (strstr(tempBuffer, "$GNRMC")){ // Detect `$GNRMC`
 8001038:	4628      	mov	r0, r5
        tempBuffer[tempIndex] = '\0'; // Null-terminate the string
 800103a:	54ee      	strb	r6, [r5, r3]
        if (strstr(tempBuffer, "$GNRMC")){ // Detect `$GNRMC`
 800103c:	f00a fbc2 	bl	800b7c4 <strstr>
 8001040:	b138      	cbz	r0, 8001052 <handleIncomingChar+0x2a>
            strncpy((char*)rmc_str, tempBuffer, sizeof(rmc_str)); // Copy sentence
 8001042:	480f      	ldr	r0, [pc, #60]	@ (8001080 <handleIncomingChar+0x58>)
 8001044:	2280      	movs	r2, #128	@ 0x80
 8001046:	4629      	mov	r1, r5
 8001048:	f00a fb93 	bl	800b772 <strncpy>
            tempIndex = 0;
 800104c:	8026      	strh	r6, [r4, #0]
 800104e:	2001      	movs	r0, #1
    } else {
        printf("Warning: Sentence too long, discarding\n");
        tempIndex = 0; // Reset if line too long
    }
    return 0;
}
 8001050:	bd70      	pop	{r4, r5, r6, pc}
        tempIndex = 0; // Reset for the next sentence
 8001052:	8020      	strh	r0, [r4, #0]
    return 0;
 8001054:	2000      	movs	r0, #0
 8001056:	e7fb      	b.n	8001050 <handleIncomingChar+0x28>
    } else if (tempIndex < sizeof(tempBuffer) - 1) {
 8001058:	2bfe      	cmp	r3, #254	@ 0xfe
 800105a:	d804      	bhi.n	8001066 <handleIncomingChar+0x3e>
        tempBuffer[tempIndex++] = c;
 800105c:	1c5a      	adds	r2, r3, #1
 800105e:	8022      	strh	r2, [r4, #0]
 8001060:	4a05      	ldr	r2, [pc, #20]	@ (8001078 <handleIncomingChar+0x50>)
 8001062:	54d0      	strb	r0, [r2, r3]
 8001064:	e7f6      	b.n	8001054 <handleIncomingChar+0x2c>
        printf("Warning: Sentence too long, discarding\n");
 8001066:	4807      	ldr	r0, [pc, #28]	@ (8001084 <handleIncomingChar+0x5c>)
 8001068:	f00a f9fc 	bl	800b464 <puts>
        tempIndex = 0; // Reset if line too long
 800106c:	2300      	movs	r3, #0
 800106e:	8023      	strh	r3, [r4, #0]
 8001070:	e7f0      	b.n	8001054 <handleIncomingChar+0x2c>
 8001072:	bf00      	nop
 8001074:	2000036e 	.word	0x2000036e
 8001078:	2000026e 	.word	0x2000026e
 800107c:	0800f87b 	.word	0x0800f87b
 8001080:	200015b8 	.word	0x200015b8
 8001084:	0800f882 	.word	0x0800f882

08001088 <getRMC>:
}


void getRMC() {
    static uint16_t lastReadIndex = 0; // Tracks the last read position in DMA
    uint16_t writeIndex = GPS_STACK_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 8001088:	4b36      	ldr	r3, [pc, #216]	@ (8001164 <getRMC+0xdc>)
 800108a:	681b      	ldr	r3, [r3, #0]
void getRMC() {
 800108c:	b570      	push	{r4, r5, r6, lr}
    uint16_t writeIndex = GPS_STACK_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 800108e:	685c      	ldr	r4, [r3, #4]

    // Process new data in the buffer
    while (lastReadIndex != writeIndex) {
 8001090:	4d35      	ldr	r5, [pc, #212]	@ (8001168 <getRMC+0xe0>)
        char c = gpsSentence[lastReadIndex];
 8001092:	4e36      	ldr	r6, [pc, #216]	@ (800116c <getRMC+0xe4>)
    uint16_t writeIndex = GPS_STACK_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 8001094:	f5c4 548c 	rsb	r4, r4, #4480	@ 0x1180
 8001098:	b2a4      	uxth	r4, r4
    while (lastReadIndex != writeIndex) {
 800109a:	882b      	ldrh	r3, [r5, #0]
 800109c:	42a3      	cmp	r3, r4
 800109e:	d13b      	bne.n	8001118 <getRMC+0x90>

        lastReadIndex = (lastReadIndex + 1) % GPS_STACK_SIZE;
    }

    // Process `$GNRMC` sentence if detected
    if (isRMCExist){
 80010a0:	4e33      	ldr	r6, [pc, #204]	@ (8001170 <getRMC+0xe8>)
 80010a2:	4c34      	ldr	r4, [pc, #208]	@ (8001174 <getRMC+0xec>)
 80010a4:	6833      	ldr	r3, [r6, #0]
 80010a6:	b1eb      	cbz	r3, 80010e4 <getRMC+0x5c>
		parse_rmc(rmc_str);// Parse the `$GNRMC` sentence
//		display_rmc_data();
		get_RTC_time_date(&rmc);
 80010a8:	4d33      	ldr	r5, [pc, #204]	@ (8001178 <getRMC+0xf0>)
		parse_rmc(rmc_str);// Parse the `$GNRMC` sentence
 80010aa:	4834      	ldr	r0, [pc, #208]	@ (800117c <getRMC+0xf4>)
 80010ac:	f7ff fe80 	bl	8000db0 <parse_rmc>
		get_RTC_time_date(&rmc);
 80010b0:	4628      	mov	r0, r5
 80010b2:	f002 f8b5 	bl	8003220 <get_RTC_time_date>

//		if (rmc.isValid &&
//			(rmc_saved.isValid == 0 ||
//			 isWithinThreshold(rmc_saved.lcation.latitude, rmc_saved.lcation.longitude,
//							   rmc.lcation.latitude, rmc.lcation.longitude, 1.0))) {
		if (rmc.isValid){
 80010b6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d03e      	beq.n	800113a <getRMC+0xb2>
			printf("\n\n------------ Sending RMC ------------\n\n");
 80010bc:	4830      	ldr	r0, [pc, #192]	@ (8001180 <getRMC+0xf8>)
 80010be:	f00a f9d1 	bl	800b464 <puts>
			sendRMCDataToFlash(&rmc);
 80010c2:	4628      	mov	r0, r5
 80010c4:	f7ff ff88 	bl	8000fd8 <sendRMCDataToFlash>
			getRMC_time = 0;
 80010c8:	2300      	movs	r3, #0
			rmc_saved = rmc;
 80010ca:	482e      	ldr	r0, [pc, #184]	@ (8001184 <getRMC+0xfc>)
			getRMC_time = 0;
 80010cc:	6023      	str	r3, [r4, #0]
			rmc_saved = rmc;
 80010ce:	2258      	movs	r2, #88	@ 0x58
 80010d0:	4629      	mov	r1, r5
 80010d2:	f00b f9d1 	bl	800c478 <memcpy>
			printf("\n\n------------ DATA FROM GPS MODULE IS NOT VALID YET ------------\n\n");
			getRMC_time++;
		}

        // Clear RMC data after processing
        memset(rmc_str, 0x00, sizeof(rmc_str));
 80010d6:	4829      	ldr	r0, [pc, #164]	@ (800117c <getRMC+0xf4>)
 80010d8:	2280      	movs	r2, #128	@ 0x80
 80010da:	2100      	movs	r1, #0
 80010dc:	f00a fb22 	bl	800b724 <memset>
        isRMCExist = 0;
 80010e0:	2300      	movs	r3, #0
 80010e2:	6033      	str	r3, [r6, #0]
//    if (getRMC_time >= 150 && getRMC_time % 150 == 0) {
//        printf("\n\n-------------------  COLD START GPS module -----------------------\n\n");
//        coldStart();
//    }

    if (getRMC_time >= 1200) {
 80010e4:	6823      	ldr	r3, [r4, #0]
 80010e6:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 80010ea:	db0f      	blt.n	800110c <getRMC+0x84>
        GPS_DISABLE();
 80010ec:	2201      	movs	r2, #1
 80010ee:	2104      	movs	r1, #4
 80010f0:	4825      	ldr	r0, [pc, #148]	@ (8001188 <getRMC+0x100>)
 80010f2:	f004 fdeb 	bl	8005ccc <HAL_GPIO_WritePin>
        osDelay(500);
 80010f6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010fa:	f006 feb9 	bl	8007e70 <osDelay>
        GPS_ENABLE();
 80010fe:	4822      	ldr	r0, [pc, #136]	@ (8001188 <getRMC+0x100>)
 8001100:	2200      	movs	r2, #0
 8001102:	2104      	movs	r1, #4
 8001104:	f004 fde2 	bl	8005ccc <HAL_GPIO_WritePin>
        getRMC_time = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	6023      	str	r3, [r4, #0]
    }

    printf("Elapsed Time: %d\n", getRMC_time);
 800110c:	6821      	ldr	r1, [r4, #0]
 800110e:	481f      	ldr	r0, [pc, #124]	@ (800118c <getRMC+0x104>)
}
 8001110:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    printf("Elapsed Time: %d\n", getRMC_time);
 8001114:	f00a b936 	b.w	800b384 <iprintf>
        if (handleIncomingChar(c)){
 8001118:	5cf0      	ldrb	r0, [r6, r3]
 800111a:	f7ff ff85 	bl	8001028 <handleIncomingChar>
 800111e:	b110      	cbz	r0, 8001126 <getRMC+0x9e>
        	isRMCExist = 1; // `$GNRMC` sentence is ready
 8001120:	4b13      	ldr	r3, [pc, #76]	@ (8001170 <getRMC+0xe8>)
 8001122:	2201      	movs	r2, #1
 8001124:	601a      	str	r2, [r3, #0]
        lastReadIndex = (lastReadIndex + 1) % GPS_STACK_SIZE;
 8001126:	882b      	ldrh	r3, [r5, #0]
 8001128:	f44f 528c 	mov.w	r2, #4480	@ 0x1180
 800112c:	3301      	adds	r3, #1
 800112e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001132:	fb02 3311 	mls	r3, r2, r1, r3
 8001136:	802b      	strh	r3, [r5, #0]
 8001138:	e7af      	b.n	800109a <getRMC+0x12>
		} else if (rmc_saved.isValid) {
 800113a:	4d12      	ldr	r5, [pc, #72]	@ (8001184 <getRMC+0xfc>)
 800113c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800113e:	b163      	cbz	r3, 800115a <getRMC+0xd2>
			printf("\n\n------------ GPS BUG: Sending latest RMC ------------\n\n");
 8001140:	4813      	ldr	r0, [pc, #76]	@ (8001190 <getRMC+0x108>)
 8001142:	f00a f98f 	bl	800b464 <puts>
			get_RTC_time_date(&rmc_saved);
 8001146:	4628      	mov	r0, r5
 8001148:	f002 f86a 	bl	8003220 <get_RTC_time_date>
			sendRMCDataToFlash(&rmc_saved);
 800114c:	4628      	mov	r0, r5
 800114e:	f7ff ff43 	bl	8000fd8 <sendRMCDataToFlash>
			getRMC_time++;
 8001152:	6823      	ldr	r3, [r4, #0]
 8001154:	3301      	adds	r3, #1
 8001156:	6023      	str	r3, [r4, #0]
 8001158:	e7bd      	b.n	80010d6 <getRMC+0x4e>
			printf("\n\n------------ DATA FROM GPS MODULE IS NOT VALID YET ------------\n\n");
 800115a:	480e      	ldr	r0, [pc, #56]	@ (8001194 <getRMC+0x10c>)
 800115c:	f00a f982 	bl	800b464 <puts>
 8001160:	e7f7      	b.n	8001152 <getRMC+0xca>
 8001162:	bf00      	nop
 8001164:	20001ce4 	.word	0x20001ce4
 8001168:	2000026c 	.word	0x2000026c
 800116c:	20000428 	.word	0x20000428
 8001170:	20000374 	.word	0x20000374
 8001174:	20000370 	.word	0x20000370
 8001178:	200003d0 	.word	0x200003d0
 800117c:	200015b8 	.word	0x200015b8
 8001180:	0800f8a9 	.word	0x0800f8a9
 8001184:	20000378 	.word	0x20000378
 8001188:	48000800 	.word	0x48000800
 800118c:	0800f94e 	.word	0x0800f94e
 8001190:	0800f8d2 	.word	0x0800f8d2
 8001194:	0800f90b 	.word	0x0800f90b

08001198 <StartGPS>:

void StartGPS(void const * argument)
{
 8001198:	b508      	push	{r3, lr}
	printf("\n\n--------------------STARTING GPS ---------------------\n\n");
 800119a:	4816      	ldr	r0, [pc, #88]	@ (80011f4 <StartGPS+0x5c>)
	RingBufferDmaU8_initUSARTRx(&GPSRxDMARing, &huart2, gpsSentence, GPS_STACK_SIZE);
	memset(gpsSentence, 0x00, GPS_STACK_SIZE);
	while(1)
	{
//		if (osMutexWait(myMutexHandle, osWaitForever) == osOK){
		printf("\n\n----------------------- Inside GPS ------------------------\n\n");
 800119c:	4d16      	ldr	r5, [pc, #88]	@ (80011f8 <StartGPS+0x60>)
//		uint32_t freeStack2 = osThreadGetStackSpace(GPSHandle);
//		printf("Thread GPS %p is running low on stack: %04ld bytes remaining\n", GPSHandle, freeStack2);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800119e:	4c17      	ldr	r4, [pc, #92]	@ (80011fc <StartGPS+0x64>)
	printf("\n\n--------------------STARTING GPS ---------------------\n\n");
 80011a0:	f00a f960 	bl	800b464 <puts>
	RingBufferDmaU8_initUSARTRx(&GPSRxDMARing, &huart2, gpsSentence, GPS_STACK_SIZE);
 80011a4:	4a16      	ldr	r2, [pc, #88]	@ (8001200 <StartGPS+0x68>)
 80011a6:	4917      	ldr	r1, [pc, #92]	@ (8001204 <StartGPS+0x6c>)
 80011a8:	4817      	ldr	r0, [pc, #92]	@ (8001208 <StartGPS+0x70>)
 80011aa:	f44f 538c 	mov.w	r3, #4480	@ 0x1180
 80011ae:	f001 fff3 	bl	8003198 <RingBufferDmaU8_initUSARTRx>
	memset(gpsSentence, 0x00, GPS_STACK_SIZE);
 80011b2:	4813      	ldr	r0, [pc, #76]	@ (8001200 <StartGPS+0x68>)
 80011b4:	f44f 528c 	mov.w	r2, #4480	@ 0x1180
 80011b8:	2100      	movs	r1, #0
 80011ba:	f00a fab3 	bl	800b724 <memset>
		printf("\n\n----------------------- Inside GPS ------------------------\n\n");
 80011be:	4628      	mov	r0, r5
 80011c0:	f00a f950 	bl	800b464 <puts>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 80011c4:	2201      	movs	r2, #1
 80011c6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011ca:	4620      	mov	r0, r4
 80011cc:	f004 fd7e 	bl	8005ccc <HAL_GPIO_WritePin>
		osDelay(500);
 80011d0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011d4:	f006 fe4c 	bl	8007e70 <osDelay>
//			printf("Hello World!!!!\n");
		getRMC();
 80011d8:	f7ff ff56 	bl	8001088 <getRMC>
//			osMutexRelease(myMutexHandle);
//		printf("\n------------------------------ GPS SENTENCE ------------------------------\n");
//		printf((char*) gpsSentence);

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80011dc:	4620      	mov	r0, r4
 80011de:	2200      	movs	r2, #0
 80011e0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011e4:	f004 fd72 	bl	8005ccc <HAL_GPIO_WritePin>
		osDelay(500);
 80011e8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011ec:	f006 fe40 	bl	8007e70 <osDelay>
	while(1)
 80011f0:	e7e5      	b.n	80011be <StartGPS+0x26>
 80011f2:	bf00      	nop
 80011f4:	0800f960 	.word	0x0800f960
 80011f8:	0800f99a 	.word	0x0800f99a
 80011fc:	48000800 	.word	0x48000800
 8001200:	20000428 	.word	0x20000428
 8001204:	20001e38 	.word	0x20001e38
 8001208:	200015a8 	.word	0x200015a8

0800120c <create_terminal_registration>:
RMCSTRUCT rmc_jt = {0};
uint8_t terminal_phone_number[6] = {0};
GSM_MAIL_STRUCT receivedDataGSM = {0};


JT808_TerminalRegistration create_terminal_registration(){
 800120c:	b5f0      	push	{r4, r5, r6, r7, lr}
	JT808_TerminalRegistration reg_msg = {
 800120e:	4b11      	ldr	r3, [pc, #68]	@ (8001254 <create_terminal_registration+0x48>)
JT808_TerminalRegistration create_terminal_registration(){
 8001210:	b091      	sub	sp, #68	@ 0x44
	JT808_TerminalRegistration reg_msg = {
 8001212:	ac01      	add	r4, sp, #4
JT808_TerminalRegistration create_terminal_registration(){
 8001214:	4605      	mov	r5, r0
	JT808_TerminalRegistration reg_msg = {
 8001216:	f103 0738 	add.w	r7, r3, #56	@ 0x38
 800121a:	4622      	mov	r2, r4
 800121c:	6818      	ldr	r0, [r3, #0]
 800121e:	6859      	ldr	r1, [r3, #4]
 8001220:	4626      	mov	r6, r4
 8001222:	c603      	stmia	r6!, {r0, r1}
 8001224:	3308      	adds	r3, #8
 8001226:	42bb      	cmp	r3, r7
 8001228:	4634      	mov	r4, r6
 800122a:	d1f7      	bne.n	800121c <create_terminal_registration+0x10>
 800122c:	6818      	ldr	r0, [r3, #0]
 800122e:	6030      	str	r0, [r6, #0]
        .plate_no = {0x00, 0x00, 0x00, 0x00, 0x35, 0x36, 0x37, 0x38, 0x39, 0x31, 0x20, 0x32, 0x39, 0x4C, 0x31, 0x33, 0x34, 0x31, 0x35, 0x34},
        .check_sum = 0x00,  // Placeholder, will be set by the function
        .end_mask = 0x7E
    };

	return reg_msg;
 8001230:	4613      	mov	r3, r2
 8001232:	ae0f      	add	r6, sp, #60	@ 0x3c
 8001234:	462a      	mov	r2, r5
 8001236:	461c      	mov	r4, r3
 8001238:	cc03      	ldmia	r4!, {r0, r1}
 800123a:	42b4      	cmp	r4, r6
 800123c:	6010      	str	r0, [r2, #0]
 800123e:	6051      	str	r1, [r2, #4]
 8001240:	4623      	mov	r3, r4
 8001242:	f102 0208 	add.w	r2, r2, #8
 8001246:	d1f6      	bne.n	8001236 <create_terminal_registration+0x2a>
 8001248:	6820      	ldr	r0, [r4, #0]
 800124a:	6010      	str	r0, [r2, #0]
}
 800124c:	4628      	mov	r0, r5
 800124e:	b011      	add	sp, #68	@ 0x44
 8001250:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001252:	bf00      	nop
 8001254:	0800f620 	.word	0x0800f620

08001258 <create_location_info_report>:


JT808_LocationInfoReport create_location_info_report() {
 8001258:	b530      	push	{r4, r5, lr}
	JT808_LocationInfoReport location_info = {
 800125a:	2541      	movs	r5, #65	@ 0x41
JT808_LocationInfoReport create_location_info_report() {
 800125c:	b093      	sub	sp, #76	@ 0x4c
 800125e:	4604      	mov	r4, r0
	JT808_LocationInfoReport location_info = {
 8001260:	462a      	mov	r2, r5
 8001262:	4906      	ldr	r1, [pc, #24]	@ (800127c <create_location_info_report+0x24>)
 8001264:	a801      	add	r0, sp, #4
 8001266:	f00b f907 	bl	800c478 <memcpy>
        .additional = {0x01, 0x00, 0xFD, 0x04, 0x03, 0xF1, 0x00, 0x00, 0x0A}, // 01 00 FD 04 03 F1 00 00 0A
        .end_mask = 0x7E                       // 7E
    };
	// Copy the terminal phone number into the structure

    return location_info;
 800126a:	462a      	mov	r2, r5
 800126c:	a901      	add	r1, sp, #4
 800126e:	4620      	mov	r0, r4
 8001270:	f00b f902 	bl	800c478 <memcpy>
}
 8001274:	4620      	mov	r0, r4
 8001276:	b013      	add	sp, #76	@ 0x4c
 8001278:	bd30      	pop	{r4, r5, pc}
 800127a:	bf00      	nop
 800127c:	0800f65c 	.word	0x0800f65c

08001280 <set_status_bit>:
void clearBit(uint8_t *status, int bitPosition) {
    *status &= ~(1 << bitPosition); // Clear the specific bit to 0
}

void set_status_bit(uint8_t *status_bit){
	if(rmc_jt.lcation.NS == 'N') clearBit(status_bit+3, 2);
 8001280:	4a0a      	ldr	r2, [pc, #40]	@ (80012ac <set_status_bit+0x2c>)
    *status &= ~(1 << bitPosition); // Clear the specific bit to 0
 8001282:	78c3      	ldrb	r3, [r0, #3]
	if(rmc_jt.lcation.NS == 'N') clearBit(status_bit+3, 2);
 8001284:	f892 1040 	ldrb.w	r1, [r2, #64]	@ 0x40
 8001288:	294e      	cmp	r1, #78	@ 0x4e
    *status &= ~(1 << bitPosition); // Clear the specific bit to 0
 800128a:	bf0c      	ite	eq
 800128c:	f003 03fb 	andeq.w	r3, r3, #251	@ 0xfb
    *status |= (1 << bitPosition);  // Set the specific bit to 1
 8001290:	f043 0304 	orrne.w	r3, r3, #4
 8001294:	70c3      	strb	r3, [r0, #3]
	else setBit(status_bit+3, 2);

	if(rmc_jt.lcation.EW == 'E') clearBit(status_bit+3, 3);
 8001296:	f892 2050 	ldrb.w	r2, [r2, #80]	@ 0x50
 800129a:	2a45      	cmp	r2, #69	@ 0x45
    *status &= ~(1 << bitPosition); // Clear the specific bit to 0
 800129c:	bf0c      	ite	eq
 800129e:	f003 03f7 	andeq.w	r3, r3, #247	@ 0xf7
    *status |= (1 << bitPosition);  // Set the specific bit to 1
 80012a2:	f043 0308 	orrne.w	r3, r3, #8
 80012a6:	70c3      	strb	r3, [r0, #3]
	else setBit(status_bit+3, 3);
}
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	20001640 	.word	0x20001640

080012b0 <send_AT_command>:
    memcpy(message_array, location_info, *array_length);  // Copy struct data into message array

    return message_array;
}

void send_AT_command(const char *command) {
 80012b0:	b510      	push	{r4, lr}
 80012b2:	4604      	mov	r4, r0
    HAL_UART_Transmit(&huart3, (uint8_t *)command, strlen(command), 5000);
 80012b4:	f7fe ffec 	bl	8000290 <strlen>
 80012b8:	4621      	mov	r1, r4
 80012ba:	b282      	uxth	r2, r0
}
 80012bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_UART_Transmit(&huart3, (uint8_t *)command, strlen(command), 5000);
 80012c0:	4802      	ldr	r0, [pc, #8]	@ (80012cc <send_AT_command+0x1c>)
 80012c2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80012c6:	f006 bc63 	b.w	8007b90 <HAL_UART_Transmit>
 80012ca:	bf00      	nop
 80012cc:	20001db0 	.word	0x20001db0

080012d0 <SIM_UART_ReInitializeRxDMA>:

void SIM_UART_ReInitializeRxDMA(void){
 80012d0:	b510      	push	{r4, lr}
	HAL_StatusTypeDef ret = HAL_UART_Abort(&huart3);
 80012d2:	4809      	ldr	r0, [pc, #36]	@ (80012f8 <SIM_UART_ReInitializeRxDMA+0x28>)
 80012d4:	f006 f9ef 	bl	80076b6 <HAL_UART_Abort>
	if(ret != HAL_OK)
 80012d8:	b108      	cbz	r0, 80012de <SIM_UART_ReInitializeRxDMA+0xe>
	{
		Error_Handler();			
 80012da:	f002 fb20 	bl	800391e <Error_Handler>
	}		
	osDelay(50);	//	50 is OK
 80012de:	2032      	movs	r0, #50	@ 0x32
 80012e0:	f006 fdc6 	bl	8007e70 <osDelay>
	//memset(gnssDmaRingBufferMemory, 0x20, sizeof(gnssDmaRingBufferMemory));	// insert buffer with space character	
	RingBufferDmaU8_initUSARTRx(&SIMRxDMARing, &huart3, response, SIM_RESPONSE_MAX_SIZE);
}
 80012e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	RingBufferDmaU8_initUSARTRx(&SIMRxDMARing, &huart3, response, SIM_RESPONSE_MAX_SIZE);
 80012e8:	4a04      	ldr	r2, [pc, #16]	@ (80012fc <SIM_UART_ReInitializeRxDMA+0x2c>)
 80012ea:	4903      	ldr	r1, [pc, #12]	@ (80012f8 <SIM_UART_ReInitializeRxDMA+0x28>)
 80012ec:	4804      	ldr	r0, [pc, #16]	@ (8001300 <SIM_UART_ReInitializeRxDMA+0x30>)
 80012ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012f2:	f001 bf51 	b.w	8003198 <RingBufferDmaU8_initUSARTRx>
 80012f6:	bf00      	nop
 80012f8:	20001db0 	.word	0x20001db0
 80012fc:	200018e4 	.word	0x200018e4
 8001300:	200018d4 	.word	0x200018d4

08001304 <receive_response>:
	}
	return i;
		
}

void receive_response() {
 8001304:	b508      	push	{r3, lr}
	printf("\n");
 8001306:	200a      	movs	r0, #10
 8001308:	f00a f84e 	bl	800b3a8 <putchar>
	//while(response[1] == '\0'){}
	printf((char *)response);
 800130c:	4803      	ldr	r0, [pc, #12]	@ (800131c <receive_response+0x18>)
 800130e:	f00a f839 	bl	800b384 <iprintf>
	printf("\n");
//	osDelay(1000);
}
 8001312:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	printf("\n");
 8001316:	200a      	movs	r0, #10
 8001318:	f00a b846 	b.w	800b3a8 <putchar>
 800131c:	200018e4 	.word	0x200018e4

08001320 <init_SIM_module>:

void init_SIM_module() {
 8001320:	b510      	push	{r4, lr}
    
    // Check if module responds
	SIM_ENABLE();
 8001322:	4c0b      	ldr	r4, [pc, #44]	@ (8001350 <init_SIM_module+0x30>)
 8001324:	2201      	movs	r2, #1
 8001326:	4611      	mov	r1, r2
 8001328:	4620      	mov	r0, r4
 800132a:	f004 fccf 	bl	8005ccc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 800132e:	2200      	movs	r2, #0
 8001330:	2102      	movs	r1, #2
 8001332:	4620      	mov	r0, r4
 8001334:	f004 fcca 	bl	8005ccc <HAL_GPIO_WritePin>
	osDelay(2000);
 8001338:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800133c:	f006 fd98 	bl	8007e70 <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001340:	4620      	mov	r0, r4
 8001342:	2201      	movs	r2, #1
}
 8001344:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001348:	2102      	movs	r1, #2
 800134a:	f004 bcbf 	b.w	8005ccc <HAL_GPIO_WritePin>
 800134e:	bf00      	nop
 8001350:	48000800 	.word	0x48000800

08001354 <reboot_SIM_module>:

void reboot_SIM_module(){
 8001354:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8001356:	4c11      	ldr	r4, [pc, #68]	@ (800139c <reboot_SIM_module+0x48>)
 8001358:	2200      	movs	r2, #0
 800135a:	2102      	movs	r1, #2
 800135c:	4620      	mov	r0, r4
 800135e:	f004 fcb5 	bl	8005ccc <HAL_GPIO_WritePin>
	osDelay(1500);
 8001362:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001366:	f006 fd83 	bl	8007e70 <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 800136a:	2201      	movs	r2, #1
 800136c:	2102      	movs	r1, #2
 800136e:	4620      	mov	r0, r4
 8001370:	f004 fcac 	bl	8005ccc <HAL_GPIO_WritePin>
	osDelay(10000);
 8001374:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001378:	f006 fd7a 	bl	8007e70 <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 800137c:	2200      	movs	r2, #0
 800137e:	2102      	movs	r1, #2
 8001380:	4620      	mov	r0, r4
 8001382:	f004 fca3 	bl	8005ccc <HAL_GPIO_WritePin>
	osDelay(1500);
 8001386:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800138a:	f006 fd71 	bl	8007e70 <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 800138e:	4620      	mov	r0, r4
 8001390:	2201      	movs	r2, #1
}
 8001392:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001396:	2102      	movs	r1, #2
 8001398:	f004 bc98 	b.w	8005ccc <HAL_GPIO_WritePin>
 800139c:	48000800 	.word	0x48000800

080013a0 <convert_dec_to_hex_value>:

int convert_dec_to_hex_value(int int_value){
    return (int_value /10*16) + (int_value%10);
 80013a0:	220a      	movs	r2, #10
 80013a2:	fb90 f3f2 	sdiv	r3, r0, r2
 80013a6:	fb02 0013 	mls	r0, r2, r3, r0
}
 80013aa:	eb00 1003 	add.w	r0, r0, r3, lsl #4
 80013ae:	4770      	bx	lr

080013b0 <save_rmc_to_location_info>:


void save_rmc_to_location_info(JT808_LocationInfoReport* location_info){
 80013b0:	b570      	push	{r4, r5, r6, lr}
	location_info->timestamp[0] = (uint8_t)convert_dec_to_hex_value(rmc_jt.date.Yr);  // Assign year (0x23)
 80013b2:	4d43      	ldr	r5, [pc, #268]	@ (80014c0 <save_rmc_to_location_info+0x110>)
void save_rmc_to_location_info(JT808_LocationInfoReport* location_info){
 80013b4:	4604      	mov	r4, r0
	location_info->timestamp[0] = (uint8_t)convert_dec_to_hex_value(rmc_jt.date.Yr);  // Assign year (0x23)
 80013b6:	69a8      	ldr	r0, [r5, #24]
 80013b8:	f7ff fff2 	bl	80013a0 <convert_dec_to_hex_value>
 80013bc:	f884 0023 	strb.w	r0, [r4, #35]	@ 0x23
	location_info->timestamp[1] = (uint8_t)convert_dec_to_hex_value(rmc_jt.date.Mon);          // Assign month (0x11)
 80013c0:	6968      	ldr	r0, [r5, #20]
 80013c2:	f7ff ffed 	bl	80013a0 <convert_dec_to_hex_value>
 80013c6:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
	location_info->timestamp[2] = (uint8_t)convert_dec_to_hex_value(rmc_jt.date.Day);            // Assign day (0x08)
 80013ca:	6928      	ldr	r0, [r5, #16]
 80013cc:	f7ff ffe8 	bl	80013a0 <convert_dec_to_hex_value>
 80013d0:	f884 0025 	strb.w	r0, [r4, #37]	@ 0x25
	location_info->timestamp[3] = (uint8_t)convert_dec_to_hex_value(rmc_jt.tim.hour);           // Assign hour (0x14)
 80013d4:	6828      	ldr	r0, [r5, #0]
 80013d6:	f7ff ffe3 	bl	80013a0 <convert_dec_to_hex_value>
 80013da:	f884 0026 	strb.w	r0, [r4, #38]	@ 0x26
	location_info->timestamp[4] = (uint8_t)convert_dec_to_hex_value(rmc_jt.tim.min);         // Assign minute (0x55)
 80013de:	6868      	ldr	r0, [r5, #4]
 80013e0:	f7ff ffde 	bl	80013a0 <convert_dec_to_hex_value>
 80013e4:	f884 0027 	strb.w	r0, [r4, #39]	@ 0x27
	location_info->timestamp[5] = (uint8_t)convert_dec_to_hex_value(rmc_jt.tim.sec);  
 80013e8:	68a8      	ldr	r0, [r5, #8]
 80013ea:	f7ff ffd9 	bl	80013a0 <convert_dec_to_hex_value>
 80013ee:	f884 0028 	strb.w	r0, [r4, #40]	@ 0x28
	double latitude = rmc_jt.lcation.latitude * 1000000;
 80013f2:	e9d5 010e 	ldrd	r0, r1, [r5, #56]	@ 0x38
 80013f6:	a32e      	add	r3, pc, #184	@ (adr r3, 80014b0 <save_rmc_to_location_info+0x100>)
 80013f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013fc:	f7ff f90c 	bl	8000618 <__aeabi_dmul>
	double longitude = rmc_jt.lcation.longitude * 1000000;
	int32_t latitude_int = (int32_t)round(latitude);  // Convert to integer, rounding if needed
 8001400:	ec41 0b10 	vmov	d0, r0, r1
 8001404:	f00e f8b8 	bl	800f578 <round>
 8001408:	ec51 0b10 	vmov	r0, r1, d0
 800140c:	f7ff fbb4 	bl	8000b78 <__aeabi_d2iz>
	double longitude = rmc_jt.lcation.longitude * 1000000;
 8001410:	a327      	add	r3, pc, #156	@ (adr r3, 80014b0 <save_rmc_to_location_info+0x100>)
 8001412:	e9d3 2300 	ldrd	r2, r3, [r3]
	int32_t latitude_int = (int32_t)round(latitude);  // Convert to integer, rounding if needed
 8001416:	4606      	mov	r6, r0
	double longitude = rmc_jt.lcation.longitude * 1000000;
 8001418:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	@ 0x48
 800141c:	f7ff f8fc 	bl	8000618 <__aeabi_dmul>
	int32_t longitude_int = (int32_t)round(longitude);
 8001420:	ec41 0b10 	vmov	d0, r0, r1
 8001424:	f00e f8a8 	bl	800f578 <round>
 8001428:	ec51 0b10 	vmov	r0, r1, d0
 800142c:	f7ff fba4 	bl	8000b78 <__aeabi_d2iz>
	
	location_info->latitude[0] = (latitude_int >> 24) & 0xFF;  // Most significant byte
 8001430:	0e33      	lsrs	r3, r6, #24
 8001432:	7563      	strb	r3, [r4, #21]
	location_info->latitude[1] = (latitude_int >> 16) & 0xFF;
 8001434:	1433      	asrs	r3, r6, #16
 8001436:	75a3      	strb	r3, [r4, #22]
	location_info->latitude[2] = (latitude_int >> 8) & 0xFF;
 8001438:	1233      	asrs	r3, r6, #8
 800143a:	75e3      	strb	r3, [r4, #23]
	location_info->latitude[3] = latitude_int & 0xFF;
	
	location_info->longitude[0] = (longitude_int >> 24) & 0xFF;  // Most significant byte
 800143c:	0e03      	lsrs	r3, r0, #24
 800143e:	7663      	strb	r3, [r4, #25]
	location_info->longitude[1] = (longitude_int >> 16) & 0xFF;
 8001440:	1403      	asrs	r3, r0, #16
 8001442:	76a3      	strb	r3, [r4, #26]
	location_info->longitude[2] = (longitude_int >> 8) & 0xFF;
 8001444:	1203      	asrs	r3, r0, #8
 8001446:	76e3      	strb	r3, [r4, #27]
	location_info->longitude[3] = longitude_int & 0xFF;
 8001448:	7720      	strb	r0, [r4, #28]
	location_info->latitude[3] = latitude_int & 0xFF;
 800144a:	7626      	strb	r6, [r4, #24]
	
	int speed = round(rmc_jt.speed * 10 * 1.852);
 800144c:	ed95 7a0a 	vldr	s14, [r5, #40]	@ 0x28
 8001450:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 8001454:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001458:	ee17 0a90 	vmov	r0, s15
 800145c:	f7ff f884 	bl	8000568 <__aeabi_f2d>
 8001460:	a315      	add	r3, pc, #84	@ (adr r3, 80014b8 <save_rmc_to_location_info+0x108>)
 8001462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001466:	f7ff f8d7 	bl	8000618 <__aeabi_dmul>
 800146a:	ec41 0b10 	vmov	d0, r0, r1
 800146e:	f00e f883 	bl	800f578 <round>
 8001472:	ec51 0b10 	vmov	r0, r1, d0
 8001476:	f7ff fb7f 	bl	8000b78 <__aeabi_d2iz>
	location_info->speed[0] = (speed >> 8) & 0xFF;
 800147a:	1203      	asrs	r3, r0, #8
 800147c:	77e3      	strb	r3, [r4, #31]
	location_info->speed[1] =  speed & 0xFF;
 800147e:	f884 0020 	strb.w	r0, [r4, #32]
	
	int direction = round(rmc_jt.course);
 8001482:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8001484:	f7ff f870 	bl	8000568 <__aeabi_f2d>
 8001488:	ec41 0b10 	vmov	d0, r0, r1
 800148c:	f00e f874 	bl	800f578 <round>
 8001490:	ec51 0b10 	vmov	r0, r1, d0
 8001494:	f7ff fb70 	bl	8000b78 <__aeabi_d2iz>
	location_info->direction[0] = (direction >> 8) & 0xFF;
 8001498:	1203      	asrs	r3, r0, #8
	location_info->direction[1] =  direction & 0xFF;
 800149a:	f884 0022 	strb.w	r0, [r4, #34]	@ 0x22
	location_info->direction[0] = (direction >> 8) & 0xFF;
 800149e:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
	
	set_status_bit(location_info->status);
 80014a2:	f104 0011 	add.w	r0, r4, #17
}
 80014a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	set_status_bit(location_info->status);
 80014aa:	f7ff bee9 	b.w	8001280 <set_status_bit>
 80014ae:	bf00      	nop
 80014b0:	00000000 	.word	0x00000000
 80014b4:	412e8480 	.word	0x412e8480
 80014b8:	c083126f 	.word	0xc083126f
 80014bc:	3ffda1ca 	.word	0x3ffda1ca
 80014c0:	20001640 	.word	0x20001640

080014c4 <first_check_SIM>:

//AT
int first_check_SIM()
{
 80014c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80014c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014ca:	2100      	movs	r1, #0
 80014cc:	4849      	ldr	r0, [pc, #292]	@ (80015f4 <first_check_SIM+0x130>)
	SIM_UART_ReInitializeRxDMA();
	const char *substring = "PB DONE";
	int count_check = 0;
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();
	while(strstr((char *) response, substring) == NULL)
 80014ce:	4d4a      	ldr	r5, [pc, #296]	@ (80015f8 <first_check_SIM+0x134>)
 80014d0:	4c48      	ldr	r4, [pc, #288]	@ (80015f4 <first_check_SIM+0x130>)
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80014d2:	f00a f927 	bl	800b724 <memset>
	SIM_UART_ReInitializeRxDMA();
 80014d6:	f7ff fefb 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80014da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014de:	2100      	movs	r1, #0
 80014e0:	4844      	ldr	r0, [pc, #272]	@ (80015f4 <first_check_SIM+0x130>)
 80014e2:	f00a f91f 	bl	800b724 <memset>
	SIM_UART_ReInitializeRxDMA();
 80014e6:	f7ff fef3 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
	while(strstr((char *) response, substring) == NULL)
 80014ea:	4629      	mov	r1, r5
 80014ec:	4620      	mov	r0, r4
 80014ee:	f00a f969 	bl	800b7c4 <strstr>
 80014f2:	2800      	cmp	r0, #0
 80014f4:	d04d      	beq.n	8001592 <first_check_SIM+0xce>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
	}
	receive_response();
 80014f6:	f7ff ff05 	bl	8001304 <receive_response>
	osDelay(100);
 80014fa:	2064      	movs	r0, #100	@ 0x64
 80014fc:	f006 fcb8 	bl	8007e70 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001500:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001504:	2100      	movs	r1, #0
 8001506:	483b      	ldr	r0, [pc, #236]	@ (80015f4 <first_check_SIM+0x130>)
	count_check = 0;
	osDelay(100);


	for(size_t i = 0; i < 3 ; i++){
		send_AT_command(FIRST_CHECK);
 8001508:	4f3c      	ldr	r7, [pc, #240]	@ (80015fc <first_check_SIM+0x138>)
		osDelay(300);
		receive_response();
		if(strstr((char *) response, CHECK_RESPONSE) != NULL){
 800150a:	4e3d      	ldr	r6, [pc, #244]	@ (8001600 <first_check_SIM+0x13c>)
 800150c:	4d39      	ldr	r5, [pc, #228]	@ (80015f4 <first_check_SIM+0x130>)
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800150e:	f00a f909 	bl	800b724 <memset>
	SIM_UART_ReInitializeRxDMA();
 8001512:	f7ff fedd 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
	osDelay(100);
 8001516:	2064      	movs	r0, #100	@ 0x64
 8001518:	f006 fcaa 	bl	8007e70 <osDelay>
	for(size_t i = 0; i < 3 ; i++){
 800151c:	2403      	movs	r4, #3
		send_AT_command(FIRST_CHECK);
 800151e:	4638      	mov	r0, r7
 8001520:	f7ff fec6 	bl	80012b0 <send_AT_command>
		osDelay(300);
 8001524:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001528:	f006 fca2 	bl	8007e70 <osDelay>
		receive_response();
 800152c:	f7ff feea 	bl	8001304 <receive_response>
		if(strstr((char *) response, CHECK_RESPONSE) != NULL){
 8001530:	4631      	mov	r1, r6
 8001532:	4628      	mov	r0, r5
 8001534:	f00a f946 	bl	800b7c4 <strstr>
 8001538:	4601      	mov	r1, r0
 800153a:	b388      	cbz	r0, 80015a0 <first_check_SIM+0xdc>
			printf("SEND AT successfully");
 800153c:	4831      	ldr	r0, [pc, #196]	@ (8001604 <first_check_SIM+0x140>)
		memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
		SIM_UART_ReInitializeRxDMA();
		osDelay(100);
	}
	for(size_t i = 0; i < 3 ; i++){
		send_AT_command("AT+CMEE=2\r\n");
 800153e:	4f32      	ldr	r7, [pc, #200]	@ (8001608 <first_check_SIM+0x144>)
		osDelay(300);
		receive_response();
		if(strstr((char *) response, CHECK_RESPONSE) != NULL){
 8001540:	4e2f      	ldr	r6, [pc, #188]	@ (8001600 <first_check_SIM+0x13c>)
 8001542:	4d2c      	ldr	r5, [pc, #176]	@ (80015f4 <first_check_SIM+0x130>)
			printf("SEND AT successfully");
 8001544:	f009 ff1e 	bl	800b384 <iprintf>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001548:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800154c:	2100      	movs	r1, #0
 800154e:	4829      	ldr	r0, [pc, #164]	@ (80015f4 <first_check_SIM+0x130>)
 8001550:	f00a f8e8 	bl	800b724 <memset>
			SIM_UART_ReInitializeRxDMA();
 8001554:	f7ff febc 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
	for(size_t i = 0; i < 3 ; i++){
 8001558:	2403      	movs	r4, #3
		send_AT_command("AT+CMEE=2\r\n");
 800155a:	4638      	mov	r0, r7
 800155c:	f7ff fea8 	bl	80012b0 <send_AT_command>
		osDelay(300);
 8001560:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001564:	f006 fc84 	bl	8007e70 <osDelay>
		receive_response();
 8001568:	f7ff fecc 	bl	8001304 <receive_response>
		if(strstr((char *) response, CHECK_RESPONSE) != NULL){
 800156c:	4631      	mov	r1, r6
 800156e:	4628      	mov	r0, r5
 8001570:	f00a f928 	bl	800b7c4 <strstr>
 8001574:	4601      	mov	r1, r0
 8001576:	b368      	cbz	r0, 80015d4 <first_check_SIM+0x110>
			printf("SEND CMEE successfully");
 8001578:	4824      	ldr	r0, [pc, #144]	@ (800160c <first_check_SIM+0x148>)
 800157a:	f009 ff03 	bl	800b384 <iprintf>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800157e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001582:	2100      	movs	r1, #0
 8001584:	481b      	ldr	r0, [pc, #108]	@ (80015f4 <first_check_SIM+0x130>)
 8001586:	f00a f8cd 	bl	800b724 <memset>
			SIM_UART_ReInitializeRxDMA();
 800158a:	f7ff fea1 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
		memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
		SIM_UART_ReInitializeRxDMA();
		osDelay(100);
	}

	return 1;
 800158e:	2001      	movs	r0, #1
}
 8001590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		receive_response();
 8001592:	f7ff feb7 	bl	8001304 <receive_response>
		osDelay(1000);
 8001596:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800159a:	f006 fc69 	bl	8007e70 <osDelay>
		if (count_check >= 60){
 800159e:	e7a4      	b.n	80014ea <first_check_SIM+0x26>
			if(i == 2){
 80015a0:	3c01      	subs	r4, #1
 80015a2:	d10c      	bne.n	80015be <first_check_SIM+0xfa>
				printf("Send AT failed -> RESTART SIM MODULE\n");
 80015a4:	481a      	ldr	r0, [pc, #104]	@ (8001610 <first_check_SIM+0x14c>)
				printf("Send AT+CMEE failed -> RESTART SIM MODULE\n");
 80015a6:	f009 ff5d 	bl	800b464 <puts>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80015aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015ae:	4621      	mov	r1, r4
 80015b0:	4810      	ldr	r0, [pc, #64]	@ (80015f4 <first_check_SIM+0x130>)
 80015b2:	f00a f8b7 	bl	800b724 <memset>
				SIM_UART_ReInitializeRxDMA();
 80015b6:	f7ff fe8b 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
				return 0;
 80015ba:	2000      	movs	r0, #0
 80015bc:	e7e8      	b.n	8001590 <first_check_SIM+0xcc>
		memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80015be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015c2:	4628      	mov	r0, r5
 80015c4:	f00a f8ae 	bl	800b724 <memset>
		SIM_UART_ReInitializeRxDMA();
 80015c8:	f7ff fe82 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
		osDelay(100);
 80015cc:	2064      	movs	r0, #100	@ 0x64
 80015ce:	f006 fc4f 	bl	8007e70 <osDelay>
	for(size_t i = 0; i < 3 ; i++){
 80015d2:	e7a4      	b.n	800151e <first_check_SIM+0x5a>
			if(i == 2){
 80015d4:	3c01      	subs	r4, #1
 80015d6:	d101      	bne.n	80015dc <first_check_SIM+0x118>
				printf("Send AT+CMEE failed -> RESTART SIM MODULE\n");
 80015d8:	480e      	ldr	r0, [pc, #56]	@ (8001614 <first_check_SIM+0x150>)
 80015da:	e7e4      	b.n	80015a6 <first_check_SIM+0xe2>
		memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80015dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015e0:	4628      	mov	r0, r5
 80015e2:	f00a f89f 	bl	800b724 <memset>
		SIM_UART_ReInitializeRxDMA();
 80015e6:	f7ff fe73 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
		osDelay(100);
 80015ea:	2064      	movs	r0, #100	@ 0x64
 80015ec:	f006 fc40 	bl	8007e70 <osDelay>
	for(size_t i = 0; i < 3 ; i++){
 80015f0:	e7b3      	b.n	800155a <first_check_SIM+0x96>
 80015f2:	bf00      	nop
 80015f4:	200018e4 	.word	0x200018e4
 80015f8:	0800f9d9 	.word	0x0800f9d9
 80015fc:	0800fa1b 	.word	0x0800fa1b
 8001600:	0800fa20 	.word	0x0800fa20
 8001604:	0800f9e1 	.word	0x0800f9e1
 8001608:	0800fa64 	.word	0x0800fa64
 800160c:	0800fa23 	.word	0x0800fa23
 8001610:	0800f9f6 	.word	0x0800f9f6
 8001614:	0800fa3a 	.word	0x0800fa3a

08001618 <extract_last_12_digits_bcd>:


void extract_last_12_digits_bcd(const uint8_t *response, uint8_t *output) {
 8001618:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800161a:	460d      	mov	r5, r1
	uint8_t output_buffer[10];
	const uint8_t *start = response;
	while (*start && !(start[0] == 'A' && start[1] == 'T' && start[2] == '+' &&
 800161c:	4602      	mov	r2, r0
 800161e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001622:	2b00      	cmp	r3, #0
 8001624:	d044      	beq.n	80016b0 <extract_last_12_digits_bcd+0x98>
 8001626:	2b41      	cmp	r3, #65	@ 0x41
 8001628:	d1f8      	bne.n	800161c <extract_last_12_digits_bcd+0x4>
 800162a:	7803      	ldrb	r3, [r0, #0]
 800162c:	2b54      	cmp	r3, #84	@ 0x54
 800162e:	d1f5      	bne.n	800161c <extract_last_12_digits_bcd+0x4>
 8001630:	7843      	ldrb	r3, [r0, #1]
 8001632:	2b2b      	cmp	r3, #43	@ 0x2b
 8001634:	d1f2      	bne.n	800161c <extract_last_12_digits_bcd+0x4>
 8001636:	7883      	ldrb	r3, [r0, #2]
 8001638:	2b43      	cmp	r3, #67	@ 0x43
 800163a:	d1ef      	bne.n	800161c <extract_last_12_digits_bcd+0x4>
					   start[3] == 'C' && start[4] == 'G' && start[5] == 'S' &&
 800163c:	78c3      	ldrb	r3, [r0, #3]
 800163e:	2b47      	cmp	r3, #71	@ 0x47
 8001640:	d1ec      	bne.n	800161c <extract_last_12_digits_bcd+0x4>
 8001642:	7903      	ldrb	r3, [r0, #4]
 8001644:	2b53      	cmp	r3, #83	@ 0x53
 8001646:	d1e9      	bne.n	800161c <extract_last_12_digits_bcd+0x4>
 8001648:	7943      	ldrb	r3, [r0, #5]
 800164a:	2b4e      	cmp	r3, #78	@ 0x4e
 800164c:	d1e6      	bne.n	800161c <extract_last_12_digits_bcd+0x4>
					   start[6] == 'N' && start[7] == '=' && start[8] == '1')) {
 800164e:	7983      	ldrb	r3, [r0, #6]
 8001650:	2b3d      	cmp	r3, #61	@ 0x3d
 8001652:	d1e3      	bne.n	800161c <extract_last_12_digits_bcd+0x4>
	while (*start && !(start[0] == 'A' && start[1] == 'T' && start[2] == '+' &&
 8001654:	79c3      	ldrb	r3, [r0, #7]
 8001656:	2b31      	cmp	r3, #49	@ 0x31
 8001658:	d1e0      	bne.n	800161c <extract_last_12_digits_bcd+0x4>
	}
//	printf("Inside Checking terminal Number: ");
//	printf((char*)start);
	// If "AT+CGSN=1" is found, move to the start of the number (skip "AT+CGSN=1 ")
	if (*start) {
		start += 10;  // Move pointer past "AT+CGSN=1 "
 800165a:	320a      	adds	r2, #10

		// Move past any non-numeric characters
		while (*start && (*start < '0' || *start > '9')) {
 800165c:	7810      	ldrb	r0, [r2, #0]
 800165e:	f1a0 0130 	sub.w	r1, r0, #48	@ 0x30
 8001662:	4613      	mov	r3, r2
 8001664:	b2c9      	uxtb	r1, r1
 8001666:	3201      	adds	r2, #1
 8001668:	b108      	cbz	r0, 800166e <extract_last_12_digits_bcd+0x56>
 800166a:	2909      	cmp	r1, #9
 800166c:	d8f6      	bhi.n	800165c <extract_last_12_digits_bcd+0x44>
 800166e:	461a      	mov	r2, r3
		}

		// Find the length of numeric sequence and start at the last 12 digits
		const uint8_t *end = start;
		size_t digit_count = 0;
		while (*end && (*end >= '0' && *end <= '9')) {
 8001670:	4616      	mov	r6, r2
 8001672:	f812 1b01 	ldrb.w	r1, [r2], #1
 8001676:	3930      	subs	r1, #48	@ 0x30
 8001678:	2909      	cmp	r1, #9
 800167a:	d9f9      	bls.n	8001670 <extract_last_12_digits_bcd+0x58>
 800167c:	1af4      	subs	r4, r6, r3
			end++;
			digit_count++;
		}
		printf("Inside Checking terminal Number-2: LEN ");
 800167e:	480d      	ldr	r0, [pc, #52]	@ (80016b4 <extract_last_12_digits_bcd+0x9c>)
 8001680:	f009 fe80 	bl	800b384 <iprintf>
		snprintf((char*)output_buffer, 10, "%d", digit_count);
 8001684:	4a0c      	ldr	r2, [pc, #48]	@ (80016b8 <extract_last_12_digits_bcd+0xa0>)
 8001686:	4623      	mov	r3, r4
 8001688:	210a      	movs	r1, #10
 800168a:	a801      	add	r0, sp, #4
 800168c:	f009 fef2 	bl	800b474 <sniprintf>


		if (digit_count >= 12) {
 8001690:	2c0b      	cmp	r4, #11
 8001692:	d90d      	bls.n	80016b0 <extract_last_12_digits_bcd+0x98>
			const uint8_t *last_12 = end - 12;
 8001694:	f1a6 030c 	sub.w	r3, r6, #12
 8001698:	3d01      	subs	r5, #1

			// Convert each pair of digits to BCD
			for (int i = 0; i < 6; i++) {
				output[i] = ((last_12[i * 2] - '0') << 4) | (last_12[i * 2 + 1] - '0');
 800169a:	7819      	ldrb	r1, [r3, #0]
 800169c:	785a      	ldrb	r2, [r3, #1]
 800169e:	3930      	subs	r1, #48	@ 0x30
 80016a0:	3a30      	subs	r2, #48	@ 0x30
			for (int i = 0; i < 6; i++) {
 80016a2:	3302      	adds	r3, #2
				output[i] = ((last_12[i * 2] - '0') << 4) | (last_12[i * 2 + 1] - '0');
 80016a4:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
			for (int i = 0; i < 6; i++) {
 80016a8:	429e      	cmp	r6, r3
				output[i] = ((last_12[i * 2] - '0') << 4) | (last_12[i * 2 + 1] - '0');
 80016aa:	f805 2f01 	strb.w	r2, [r5, #1]!
			for (int i = 0; i < 6; i++) {
 80016ae:	d1f4      	bne.n	800169a <extract_last_12_digits_bcd+0x82>
		}
	}
//	printf(&huart1, (uint8_t *)" Check terminal Number-0: ");
//	printf(&huart1, output);
//	printf(&huart1, (uint8_t *)" \n");
}
 80016b0:	b004      	add	sp, #16
 80016b2:	bd70      	pop	{r4, r5, r6, pc}
 80016b4:	0800fa70 	.word	0x0800fa70
 80016b8:	0800fd3c 	.word	0x0800fd3c

080016bc <has_number>:
    }
    return -1; // Failure
}

int has_number(const char *str) {
    while (*str) {
 80016bc:	1e43      	subs	r3, r0, #1
 80016be:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 80016c2:	b900      	cbnz	r0, 80016c6 <has_number+0xa>
 80016c4:	4770      	bx	lr
        if (*str >= '0' && *str <= '9') {
 80016c6:	3830      	subs	r0, #48	@ 0x30
 80016c8:	2809      	cmp	r0, #9
 80016ca:	d8f8      	bhi.n	80016be <has_number+0x2>
            return 1; // Found a digit
 80016cc:	2001      	movs	r0, #1
        }
        str++;
    }
    return 0; // No digits found
}
 80016ce:	4770      	bx	lr

080016d0 <check_SIM_ready>:


int check_SIM_ready(){
 80016d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	const int TIME_LIMIT = 5;
	int count_check_sim = 0;
	//GET IMEI
	send_AT_command(GET_IMEI);
 80016d4:	4888      	ldr	r0, [pc, #544]	@ (80018f8 <check_SIM_ready+0x228>)
	while(strstr((char *) response, CHECK_RESPONSE) == NULL && has_number((char*) response) == 0){
 80016d6:	4e89      	ldr	r6, [pc, #548]	@ (80018fc <check_SIM_ready+0x22c>)
 80016d8:	4d89      	ldr	r5, [pc, #548]	@ (8001900 <check_SIM_ready+0x230>)
	send_AT_command(GET_IMEI);
 80016da:	f7ff fde9 	bl	80012b0 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL && has_number((char*) response) == 0){
 80016de:	2405      	movs	r4, #5
 80016e0:	4631      	mov	r1, r6
 80016e2:	4628      	mov	r0, r5
 80016e4:	f00a f86e 	bl	800b7c4 <strstr>
 80016e8:	b928      	cbnz	r0, 80016f6 <check_SIM_ready+0x26>
 80016ea:	4628      	mov	r0, r5
 80016ec:	f7ff ffe6 	bl	80016bc <has_number>
 80016f0:	2800      	cmp	r0, #0
 80016f2:	f000 80d8 	beq.w	80018a6 <check_SIM_ready+0x1d6>
			return 0;
		}
//		receive_response();
		osDelay(1000);
	}
	receive_response();
 80016f6:	f7ff fe05 	bl	8001304 <receive_response>
	extract_last_12_digits_bcd(response, terminal_phone_number);
 80016fa:	4982      	ldr	r1, [pc, #520]	@ (8001904 <check_SIM_ready+0x234>)
 80016fc:	4880      	ldr	r0, [pc, #512]	@ (8001900 <check_SIM_ready+0x230>)
	count_check_sim = 0;

	// Check if SIM is ready
	send_AT_command(CHECK_SIM_READY);
	osDelay(100);
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80016fe:	4e7f      	ldr	r6, [pc, #508]	@ (80018fc <check_SIM_ready+0x22c>)
 8001700:	4d7f      	ldr	r5, [pc, #508]	@ (8001900 <check_SIM_ready+0x230>)
	extract_last_12_digits_bcd(response, terminal_phone_number);
 8001702:	f7ff ff89 	bl	8001618 <extract_last_12_digits_bcd>
	printf(" Check terminal Number: %s\n", terminal_phone_number);
 8001706:	497f      	ldr	r1, [pc, #508]	@ (8001904 <check_SIM_ready+0x234>)
 8001708:	487f      	ldr	r0, [pc, #508]	@ (8001908 <check_SIM_ready+0x238>)
 800170a:	f009 fe3b 	bl	800b384 <iprintf>
	osDelay(100);
 800170e:	2064      	movs	r0, #100	@ 0x64
 8001710:	f006 fbae 	bl	8007e70 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001714:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001718:	2100      	movs	r1, #0
 800171a:	4879      	ldr	r0, [pc, #484]	@ (8001900 <check_SIM_ready+0x230>)
 800171c:	f00a f802 	bl	800b724 <memset>
	SIM_UART_ReInitializeRxDMA();
 8001720:	f7ff fdd6 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(CHECK_SIM_READY);
 8001724:	4879      	ldr	r0, [pc, #484]	@ (800190c <check_SIM_ready+0x23c>)
 8001726:	f7ff fdc3 	bl	80012b0 <send_AT_command>
	osDelay(100);
 800172a:	2064      	movs	r0, #100	@ 0x64
 800172c:	f006 fba0 	bl	8007e70 <osDelay>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001730:	2405      	movs	r4, #5
 8001732:	4631      	mov	r1, r6
 8001734:	4628      	mov	r0, r5
 8001736:	f00a f845 	bl	800b7c4 <strstr>
 800173a:	2800      	cmp	r0, #0
 800173c:	f000 80c5 	beq.w	80018ca <check_SIM_ready+0x1fa>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
	}
	receive_response();
 8001740:	f7ff fde0 	bl	8001304 <receive_response>
	osDelay(100);
 8001744:	2064      	movs	r0, #100	@ 0x64
 8001746:	f006 fb93 	bl	8007e70 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800174a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800174e:	2100      	movs	r1, #0
 8001750:	486b      	ldr	r0, [pc, #428]	@ (8001900 <check_SIM_ready+0x230>)
	count_check_sim = 0;


	//GET SIM CCID
	send_AT_command(GET_SIM_CCID);
	while(strstr((char *) response, "+QCCID:") == NULL){
 8001752:	4e6f      	ldr	r6, [pc, #444]	@ (8001910 <check_SIM_ready+0x240>)
 8001754:	4d6a      	ldr	r5, [pc, #424]	@ (8001900 <check_SIM_ready+0x230>)
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001756:	f009 ffe5 	bl	800b724 <memset>
	SIM_UART_ReInitializeRxDMA();
 800175a:	f7ff fdb9 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
	osDelay(100);
 800175e:	2064      	movs	r0, #100	@ 0x64
 8001760:	f006 fb86 	bl	8007e70 <osDelay>
	send_AT_command(GET_SIM_CCID);
 8001764:	486b      	ldr	r0, [pc, #428]	@ (8001914 <check_SIM_ready+0x244>)
 8001766:	f7ff fda3 	bl	80012b0 <send_AT_command>
	while(strstr((char *) response, "+QCCID:") == NULL){
 800176a:	2405      	movs	r4, #5
 800176c:	4631      	mov	r1, r6
 800176e:	4628      	mov	r0, r5
 8001770:	f00a f828 	bl	800b7c4 <strstr>
 8001774:	2800      	cmp	r0, #0
 8001776:	f000 80b0 	beq.w	80018da <check_SIM_ready+0x20a>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
	}
	receive_response();
 800177a:	f7ff fdc3 	bl	8001304 <receive_response>
	osDelay(100);
 800177e:	2064      	movs	r0, #100	@ 0x64
 8001780:	f006 fb76 	bl	8007e70 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001784:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001788:	2100      	movs	r1, #0
 800178a:	485d      	ldr	r0, [pc, #372]	@ (8001900 <check_SIM_ready+0x230>)
	send_AT_command(CONFIGURE_CS_SERVICE);
	char *first_pointer = NULL;
	char *second_pointer = NULL;
	receive_response("Configuring Network Registration Status (CS Service)");
	while (first_pointer == NULL || second_pointer == NULL){
		send_AT_command("AT+CREG?\r\n");
 800178c:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8001928 <check_SIM_ready+0x258>
		osDelay(150);
//		receive_response("Check Network Registration Status (CS Service)\n");
		osDelay(1000);
		osDelay(300);
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 8001790:	4f5a      	ldr	r7, [pc, #360]	@ (80018fc <check_SIM_ready+0x22c>)
 8001792:	f8df 916c 	ldr.w	r9, [pc, #364]	@ 8001900 <check_SIM_ready+0x230>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001796:	f009 ffc5 	bl	800b724 <memset>
	SIM_UART_ReInitializeRxDMA();
 800179a:	f7ff fd99 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(CONFIGURE_CS_SERVICE);
 800179e:	485e      	ldr	r0, [pc, #376]	@ (8001918 <check_SIM_ready+0x248>)
 80017a0:	f7ff fd86 	bl	80012b0 <send_AT_command>
	receive_response("Configuring Network Registration Status (CS Service)");
 80017a4:	485d      	ldr	r0, [pc, #372]	@ (800191c <check_SIM_ready+0x24c>)
 80017a6:	f7ff fdad 	bl	8001304 <receive_response>
 80017aa:	2606      	movs	r6, #6
	char *second_pointer = NULL;
 80017ac:	2500      	movs	r5, #0
		send_AT_command("AT+CREG?\r\n");
 80017ae:	4640      	mov	r0, r8
 80017b0:	f7ff fd7e 	bl	80012b0 <send_AT_command>
		osDelay(150);
 80017b4:	2096      	movs	r0, #150	@ 0x96
 80017b6:	f006 fb5b 	bl	8007e70 <osDelay>
		osDelay(1000);
 80017ba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80017be:	f006 fb57 	bl	8007e70 <osDelay>
		osDelay(300);
 80017c2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80017c6:	f006 fb53 	bl	8007e70 <osDelay>
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 80017ca:	4639      	mov	r1, r7
 80017cc:	4648      	mov	r0, r9
 80017ce:	f009 fff9 	bl	800b7c4 <strstr>
		if(first_pointer != NULL){
 80017d2:	4604      	mov	r4, r0
 80017d4:	b120      	cbz	r0, 80017e0 <check_SIM_ready+0x110>
			second_pointer = strstr(first_pointer+1, CHECK_RESPONSE);
 80017d6:	4639      	mov	r1, r7
 80017d8:	3001      	adds	r0, #1
 80017da:	f009 fff3 	bl	800b7c4 <strstr>
 80017de:	4605      	mov	r5, r0
		}
		if (count_check_sim >= TIME_LIMIT){
 80017e0:	3e01      	subs	r6, #1
 80017e2:	d062      	beq.n	80018aa <check_SIM_ready+0x1da>
	while (first_pointer == NULL || second_pointer == NULL){
 80017e4:	2c00      	cmp	r4, #0
 80017e6:	d0e2      	beq.n	80017ae <check_SIM_ready+0xde>
 80017e8:	2d00      	cmp	r5, #0
 80017ea:	d0e0      	beq.n	80017ae <check_SIM_ready+0xde>
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
		count_check_sim++;
	}
	receive_response();
 80017ec:	f7ff fd8a 	bl	8001304 <receive_response>
	osDelay(100);
 80017f0:	2064      	movs	r0, #100	@ 0x64
 80017f2:	f006 fb3d 	bl	8007e70 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80017f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017fa:	2100      	movs	r1, #0
 80017fc:	4840      	ldr	r0, [pc, #256]	@ (8001900 <check_SIM_ready+0x230>)
	send_AT_command(CONFIGURE_PS_SERVICE);
	first_pointer = NULL;
	second_pointer = NULL;
//	receive_response("Configuring Network Registration Status (PS Service)");
	while (first_pointer == NULL || second_pointer == NULL){
		send_AT_command("AT+CGREG?\r\n");
 80017fe:	f8df 812c 	ldr.w	r8, [pc, #300]	@ 800192c <check_SIM_ready+0x25c>
		osDelay(150);
//		receive_response("Check Network Registration Status (PS Service)\n");
		osDelay(1000);
		osDelay(300);
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 8001802:	4f3e      	ldr	r7, [pc, #248]	@ (80018fc <check_SIM_ready+0x22c>)
 8001804:	f8df 90f8 	ldr.w	r9, [pc, #248]	@ 8001900 <check_SIM_ready+0x230>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001808:	f009 ff8c 	bl	800b724 <memset>
	SIM_UART_ReInitializeRxDMA();
 800180c:	f7ff fd60 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(CONFIGURE_PS_SERVICE);
 8001810:	4843      	ldr	r0, [pc, #268]	@ (8001920 <check_SIM_ready+0x250>)
 8001812:	f7ff fd4d 	bl	80012b0 <send_AT_command>
 8001816:	2606      	movs	r6, #6
	second_pointer = NULL;
 8001818:	2500      	movs	r5, #0
		send_AT_command("AT+CGREG?\r\n");
 800181a:	4640      	mov	r0, r8
 800181c:	f7ff fd48 	bl	80012b0 <send_AT_command>
		osDelay(150);
 8001820:	2096      	movs	r0, #150	@ 0x96
 8001822:	f006 fb25 	bl	8007e70 <osDelay>
		osDelay(1000);
 8001826:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800182a:	f006 fb21 	bl	8007e70 <osDelay>
		osDelay(300);
 800182e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001832:	f006 fb1d 	bl	8007e70 <osDelay>
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 8001836:	4639      	mov	r1, r7
 8001838:	4648      	mov	r0, r9
 800183a:	f009 ffc3 	bl	800b7c4 <strstr>
		if(first_pointer != NULL){
 800183e:	4604      	mov	r4, r0
 8001840:	b120      	cbz	r0, 800184c <check_SIM_ready+0x17c>
			second_pointer = strstr(first_pointer + 1, CHECK_RESPONSE);
 8001842:	4639      	mov	r1, r7
 8001844:	3001      	adds	r0, #1
 8001846:	f009 ffbd 	bl	800b7c4 <strstr>
 800184a:	4605      	mov	r5, r0
		}
		if (count_check_sim >= TIME_LIMIT){
 800184c:	3e01      	subs	r6, #1
 800184e:	d02c      	beq.n	80018aa <check_SIM_ready+0x1da>
	while (first_pointer == NULL || second_pointer == NULL){
 8001850:	2c00      	cmp	r4, #0
 8001852:	d0e2      	beq.n	800181a <check_SIM_ready+0x14a>
 8001854:	2d00      	cmp	r5, #0
 8001856:	d0e0      	beq.n	800181a <check_SIM_ready+0x14a>
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
		count_check_sim++;
	}
	receive_response();
 8001858:	f7ff fd54 	bl	8001304 <receive_response>
	osDelay(100);
 800185c:	2064      	movs	r0, #100	@ 0x64
 800185e:	f006 fb07 	bl	8007e70 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001862:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001866:	2100      	movs	r1, #0
 8001868:	4825      	ldr	r0, [pc, #148]	@ (8001900 <check_SIM_ready+0x230>)
	count_check_sim = 0;


	//CHECK SIGNAL QUALITY
	send_AT_command(CHECK_SIGNAL_QUALITY);
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 800186a:	4e24      	ldr	r6, [pc, #144]	@ (80018fc <check_SIM_ready+0x22c>)
 800186c:	4d24      	ldr	r5, [pc, #144]	@ (8001900 <check_SIM_ready+0x230>)
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800186e:	f009 ff59 	bl	800b724 <memset>
	SIM_UART_ReInitializeRxDMA();
 8001872:	f7ff fd2d 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(CHECK_SIGNAL_QUALITY);
 8001876:	482b      	ldr	r0, [pc, #172]	@ (8001924 <check_SIM_ready+0x254>)
 8001878:	f7ff fd1a 	bl	80012b0 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 800187c:	2406      	movs	r4, #6
 800187e:	4631      	mov	r1, r6
 8001880:	4628      	mov	r0, r5
 8001882:	f009 ff9f 	bl	800b7c4 <strstr>
 8001886:	b380      	cbz	r0, 80018ea <check_SIM_ready+0x21a>
		}
		count_check_sim++;
		osDelay(1000);
//		receive_response("Check Signal Quality Report\n");
	}
	receive_response();
 8001888:	f7ff fd3c 	bl	8001304 <receive_response>
	osDelay(100);
 800188c:	2064      	movs	r0, #100	@ 0x64
 800188e:	f006 faef 	bl	8007e70 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001892:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001896:	2100      	movs	r1, #0
 8001898:	4819      	ldr	r0, [pc, #100]	@ (8001900 <check_SIM_ready+0x230>)
 800189a:	f009 ff43 	bl	800b724 <memset>
	SIM_UART_ReInitializeRxDMA();
 800189e:	f7ff fd17 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
	count_check_sim = 0;
	return 1;
 80018a2:	2001      	movs	r0, #1
 80018a4:	e00a      	b.n	80018bc <check_SIM_ready+0x1ec>
		if (count_check_sim >= 5){
 80018a6:	3c01      	subs	r4, #1
 80018a8:	d10a      	bne.n	80018c0 <check_SIM_ready+0x1f0>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80018aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018ae:	2100      	movs	r1, #0
 80018b0:	4813      	ldr	r0, [pc, #76]	@ (8001900 <check_SIM_ready+0x230>)
 80018b2:	f009 ff37 	bl	800b724 <memset>
			SIM_UART_ReInitializeRxDMA();
 80018b6:	f7ff fd0b 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
			return 0;
 80018ba:	2000      	movs	r0, #0


}
 80018bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		osDelay(1000);
 80018c0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018c4:	f006 fad4 	bl	8007e70 <osDelay>
 80018c8:	e70a      	b.n	80016e0 <check_SIM_ready+0x10>
		osDelay(1000);
 80018ca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018ce:	f006 facf 	bl	8007e70 <osDelay>
		if (count_check_sim >= 5){
 80018d2:	3c01      	subs	r4, #1
 80018d4:	f47f af2d 	bne.w	8001732 <check_SIM_ready+0x62>
 80018d8:	e7e7      	b.n	80018aa <check_SIM_ready+0x1da>
		osDelay(1000);
 80018da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018de:	f006 fac7 	bl	8007e70 <osDelay>
		if (count_check_sim >= TIME_LIMIT){
 80018e2:	3c01      	subs	r4, #1
 80018e4:	f47f af42 	bne.w	800176c <check_SIM_ready+0x9c>
 80018e8:	e7df      	b.n	80018aa <check_SIM_ready+0x1da>
		if (count_check_sim >= TIME_LIMIT){
 80018ea:	3c01      	subs	r4, #1
 80018ec:	d0dd      	beq.n	80018aa <check_SIM_ready+0x1da>
		osDelay(1000);
 80018ee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018f2:	f006 fabd 	bl	8007e70 <osDelay>
 80018f6:	e7c2      	b.n	800187e <check_SIM_ready+0x1ae>
 80018f8:	0800fa98 	.word	0x0800fa98
 80018fc:	0800fa20 	.word	0x0800fa20
 8001900:	200018e4 	.word	0x200018e4
 8001904:	20001638 	.word	0x20001638
 8001908:	0800faa4 	.word	0x0800faa4
 800190c:	0800fac0 	.word	0x0800fac0
 8001910:	0800fad6 	.word	0x0800fad6
 8001914:	0800facb 	.word	0x0800facb
 8001918:	0800fade 	.word	0x0800fade
 800191c:	0800faea 	.word	0x0800faea
 8001920:	0800fb2a 	.word	0x0800fb2a
 8001924:	0800fb43 	.word	0x0800fb43
 8001928:	0800fb1f 	.word	0x0800fb1f
 800192c:	0800fb37 	.word	0x0800fb37

08001930 <check_configure_APN>:

void check_configure_APN(){
 8001930:	b508      	push	{r3, lr}
	send_AT_command(CHECK_CONFIGURE_APN);
 8001932:	4805      	ldr	r0, [pc, #20]	@ (8001948 <check_configure_APN+0x18>)
 8001934:	f7ff fcbc 	bl	80012b0 <send_AT_command>
	osDelay(150);
 8001938:	2096      	movs	r0, #150	@ 0x96
 800193a:	f006 fa99 	bl	8007e70 <osDelay>
	receive_response();
}
 800193e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	receive_response();
 8001942:	f7ff bcdf 	b.w	8001304 <receive_response>
 8001946:	bf00      	nop
 8001948:	0800fb4c 	.word	0x0800fb4c

0800194c <configure_APN>:

int configure_APN(int context_id){
 800194c:	b530      	push	{r4, r5, lr}
	uint8_t command[256];
	snprintf((char *)command, sizeof(command), "AT+QICSGP=%d,%d,\"%s\",\"%s\",\"%s\",%d,0\r\n", context_id, 1, APN_NAME, APN_USERNAME, APN_PASSWD, APN_AUTHEN);
 800194e:	4917      	ldr	r1, [pc, #92]	@ (80019ac <configure_APN+0x60>)
	char *first_pointer = NULL;
	char *second_pointer = NULL; 	
	while (first_pointer == NULL || second_pointer == NULL){
		check_configure_APN();
		osDelay(1300);
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 8001950:	4c17      	ldr	r4, [pc, #92]	@ (80019b0 <configure_APN+0x64>)
 8001952:	4d18      	ldr	r5, [pc, #96]	@ (80019b4 <configure_APN+0x68>)
int configure_APN(int context_id){
 8001954:	b0c7      	sub	sp, #284	@ 0x11c
	snprintf((char *)command, sizeof(command), "AT+QICSGP=%d,%d,\"%s\",\"%s\",\"%s\",%d,0\r\n", context_id, 1, APN_NAME, APN_USERNAME, APN_PASSWD, APN_AUTHEN);
 8001956:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800195a:	4917      	ldr	r1, [pc, #92]	@ (80019b8 <configure_APN+0x6c>)
 800195c:	2201      	movs	r2, #1
int configure_APN(int context_id){
 800195e:	4603      	mov	r3, r0
	snprintf((char *)command, sizeof(command), "AT+QICSGP=%d,%d,\"%s\",\"%s\",\"%s\",%d,0\r\n", context_id, 1, APN_NAME, APN_USERNAME, APN_PASSWD, APN_AUTHEN);
 8001960:	e9cd 2100 	strd	r2, r1, [sp]
 8001964:	9204      	str	r2, [sp, #16]
 8001966:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800196a:	4a14      	ldr	r2, [pc, #80]	@ (80019bc <configure_APN+0x70>)
 800196c:	a806      	add	r0, sp, #24
 800196e:	f009 fd81 	bl	800b474 <sniprintf>
	send_AT_command((char*)command);
 8001972:	a806      	add	r0, sp, #24
 8001974:	f7ff fc9c 	bl	80012b0 <send_AT_command>
	osDelay(150);
 8001978:	2096      	movs	r0, #150	@ 0x96
 800197a:	f006 fa79 	bl	8007e70 <osDelay>
	receive_response();
 800197e:	f7ff fcc1 	bl	8001304 <receive_response>
		check_configure_APN();
 8001982:	f7ff ffd5 	bl	8001930 <check_configure_APN>
		osDelay(1300);
 8001986:	f240 5014 	movw	r0, #1300	@ 0x514
 800198a:	f006 fa71 	bl	8007e70 <osDelay>
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 800198e:	4908      	ldr	r1, [pc, #32]	@ (80019b0 <configure_APN+0x64>)
 8001990:	4628      	mov	r0, r5
 8001992:	f009 ff17 	bl	800b7c4 <strstr>
		if(first_pointer != NULL){
 8001996:	2800      	cmp	r0, #0
 8001998:	d0f3      	beq.n	8001982 <configure_APN+0x36>
			second_pointer = strstr(first_pointer+1, CHECK_RESPONSE);
 800199a:	4621      	mov	r1, r4
 800199c:	3001      	adds	r0, #1
 800199e:	f009 ff11 	bl	800b7c4 <strstr>
	while (first_pointer == NULL || second_pointer == NULL){
 80019a2:	2800      	cmp	r0, #0
 80019a4:	d0ed      	beq.n	8001982 <configure_APN+0x36>
		}
	}
	return 1;
}
 80019a6:	2001      	movs	r0, #1
 80019a8:	b047      	add	sp, #284	@ 0x11c
 80019aa:	bd30      	pop	{r4, r5, pc}
 80019ac:	0801085a 	.word	0x0801085a
 80019b0:	0800fa20 	.word	0x0800fa20
 80019b4:	200018e4 	.word	0x200018e4
 80019b8:	0800fb80 	.word	0x0800fb80
 80019bc:	0800fb5a 	.word	0x0800fb5a

080019c0 <check_activate_context>:

void check_activate_context(){
 80019c0:	b500      	push	{lr}
 80019c2:	b0a1      	sub	sp, #132	@ 0x84
	uint8_t command[128];
	snprintf((char *)command, sizeof(command), CHECK_ACTIVATE_CONTEXT);
 80019c4:	4906      	ldr	r1, [pc, #24]	@ (80019e0 <check_activate_context+0x20>)
 80019c6:	4668      	mov	r0, sp
 80019c8:	f00a fd4e 	bl	800c468 <strcpy>
	send_AT_command((char*)command);
 80019cc:	4668      	mov	r0, sp
 80019ce:	f7ff fc6f 	bl	80012b0 <send_AT_command>
	receive_response("CHECK Activate CONTEXT\n");
 80019d2:	4804      	ldr	r0, [pc, #16]	@ (80019e4 <check_activate_context+0x24>)
 80019d4:	f7ff fc96 	bl	8001304 <receive_response>
}
 80019d8:	b021      	add	sp, #132	@ 0x84
 80019da:	f85d fb04 	ldr.w	pc, [sp], #4
 80019de:	bf00      	nop
 80019e0:	0800fb8a 	.word	0x0800fb8a
 80019e4:	0800fb96 	.word	0x0800fb96

080019e8 <activate_context>:
//		// Wait until the counter reaches 1000
//		while (__HAL_TIM_GET_COUNTER(&htim3) < 1000);
//	}
//	is_40s = 1;
//}
int activate_context(int context_id){
 80019e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80019ec:	b0a0      	sub	sp, #128	@ 0x80
 80019ee:	4603      	mov	r3, r0
	uint8_t command[128];
	snprintf((char *)command, sizeof(command), "AT+QIACT=%d\r\n", context_id);
 80019f0:	4a2b      	ldr	r2, [pc, #172]	@ (8001aa0 <activate_context+0xb8>)
		if(count_check >= 50){
			count_check = 0;
//			return 0;
			break;
		}
		if (strstr((char*)response, "ERROR") != NULL){
 80019f2:	f8df 80b8 	ldr.w	r8, [pc, #184]	@ 8001aac <activate_context+0xc4>
 80019f6:	4e2b      	ldr	r6, [pc, #172]	@ (8001aa4 <activate_context+0xbc>)
//			return 0;
			break;
		}

		receive_response();
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 80019f8:	4f2b      	ldr	r7, [pc, #172]	@ (8001aa8 <activate_context+0xc0>)
	snprintf((char *)command, sizeof(command), "AT+QIACT=%d\r\n", context_id);
 80019fa:	2180      	movs	r1, #128	@ 0x80
 80019fc:	4668      	mov	r0, sp
 80019fe:	f009 fd39 	bl	800b474 <sniprintf>
	send_AT_command((char*)command);
 8001a02:	4668      	mov	r0, sp
 8001a04:	f7ff fc54 	bl	80012b0 <send_AT_command>
	osDelay(150);
 8001a08:	2096      	movs	r0, #150	@ 0x96
 8001a0a:	f006 fa31 	bl	8007e70 <osDelay>
	receive_response();
 8001a0e:	f7ff fc79 	bl	8001304 <receive_response>
 8001a12:	2533      	movs	r5, #51	@ 0x33
	int count_error = 0;
 8001a14:	2400      	movs	r4, #0
		check_activate_context();
 8001a16:	f7ff ffd3 	bl	80019c0 <check_activate_context>
		osDelay(300);
 8001a1a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001a1e:	f006 fa27 	bl	8007e70 <osDelay>
		if(count_check >= 50){
 8001a22:	3d01      	subs	r5, #1
 8001a24:	d021      	beq.n	8001a6a <activate_context+0x82>
		if (strstr((char*)response, "ERROR") != NULL){
 8001a26:	4641      	mov	r1, r8
 8001a28:	4630      	mov	r0, r6
 8001a2a:	f009 fecb 	bl	800b7c4 <strstr>
 8001a2e:	b340      	cbz	r0, 8001a82 <activate_context+0x9a>
			osDelay(500);
 8001a30:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a34:	f006 fa1c 	bl	8007e70 <osDelay>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001a38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	4630      	mov	r0, r6
 8001a40:	f009 fe70 	bl	800b724 <memset>
			SIM_UART_ReInitializeRxDMA();
 8001a44:	f7ff fc44 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
			send_AT_command((char *) command);
 8001a48:	4668      	mov	r0, sp
 8001a4a:	f7ff fc31 	bl	80012b0 <send_AT_command>
			count_error++;
 8001a4e:	3401      	adds	r4, #1
			osDelay(200);
 8001a50:	20c8      	movs	r0, #200	@ 0xc8
 8001a52:	f006 fa0d 	bl	8007e70 <osDelay>
		if(count_error >= 3){
 8001a56:	2c03      	cmp	r4, #3
 8001a58:	d113      	bne.n	8001a82 <activate_context+0x9a>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001a5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a5e:	2100      	movs	r1, #0
 8001a60:	4810      	ldr	r0, [pc, #64]	@ (8001aa4 <activate_context+0xbc>)
 8001a62:	f009 fe5f 	bl	800b724 <memset>
			SIM_UART_ReInitializeRxDMA();
 8001a66:	f7ff fc33 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
			second_pointer = strstr(first_pointer+1, CHECK_RESPONSE);
		}
		count_check++;
	}
//	HAL_TIM_Base_Start(&htim3);
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001a6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a6e:	2100      	movs	r1, #0
 8001a70:	480c      	ldr	r0, [pc, #48]	@ (8001aa4 <activate_context+0xbc>)
 8001a72:	f009 fe57 	bl	800b724 <memset>
	SIM_UART_ReInitializeRxDMA();
 8001a76:	f7ff fc2b 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
	return 1;
}
 8001a7a:	2001      	movs	r0, #1
 8001a7c:	b020      	add	sp, #128	@ 0x80
 8001a7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		receive_response();
 8001a82:	f7ff fc3f 	bl	8001304 <receive_response>
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 8001a86:	4639      	mov	r1, r7
 8001a88:	4630      	mov	r0, r6
 8001a8a:	f009 fe9b 	bl	800b7c4 <strstr>
		if(first_pointer != NULL){
 8001a8e:	2800      	cmp	r0, #0
 8001a90:	d0c1      	beq.n	8001a16 <activate_context+0x2e>
			second_pointer = strstr(first_pointer+1, CHECK_RESPONSE);
 8001a92:	4639      	mov	r1, r7
 8001a94:	3001      	adds	r0, #1
 8001a96:	f009 fe95 	bl	800b7c4 <strstr>
	while ((first_pointer == NULL || second_pointer == NULL)){
 8001a9a:	2800      	cmp	r0, #0
 8001a9c:	d0bb      	beq.n	8001a16 <activate_context+0x2e>
 8001a9e:	e7e4      	b.n	8001a6a <activate_context+0x82>
 8001aa0:	0800fbae 	.word	0x0800fbae
 8001aa4:	200018e4 	.word	0x200018e4
 8001aa8:	0800fa20 	.word	0x0800fa20
 8001aac:	080109cc 	.word	0x080109cc

08001ab0 <deactivate_context>:

int deactivate_context(int context_id){
 8001ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ab2:	4604      	mov	r4, r0
 8001ab4:	b0a1      	sub	sp, #132	@ 0x84
	uint8_t command[128];
	int count_check = 0;
	osDelay(100);
 8001ab6:	2064      	movs	r0, #100	@ 0x64
 8001ab8:	f006 f9da 	bl	8007e70 <osDelay>
	snprintf((char *)command, sizeof(command), "AT+QIDEACT=%d\r\n", context_id);
 8001abc:	4623      	mov	r3, r4
 8001abe:	4a1b      	ldr	r2, [pc, #108]	@ (8001b2c <deactivate_context+0x7c>)
	send_AT_command((char*)command);
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001ac0:	4e1b      	ldr	r6, [pc, #108]	@ (8001b30 <deactivate_context+0x80>)
 8001ac2:	4d1c      	ldr	r5, [pc, #112]	@ (8001b34 <deactivate_context+0x84>)
//		receive_response("DEACTIVATE CONTEXT\n");
		if (strstr((char *) response, "ERROR") != NULL){
 8001ac4:	4f1c      	ldr	r7, [pc, #112]	@ (8001b38 <deactivate_context+0x88>)
	snprintf((char *)command, sizeof(command), "AT+QIDEACT=%d\r\n", context_id);
 8001ac6:	2180      	movs	r1, #128	@ 0x80
 8001ac8:	4668      	mov	r0, sp
 8001aca:	f009 fcd3 	bl	800b474 <sniprintf>
	send_AT_command((char*)command);
 8001ace:	4668      	mov	r0, sp
 8001ad0:	f7ff fbee 	bl	80012b0 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001ad4:	2415      	movs	r4, #21
 8001ad6:	4631      	mov	r1, r6
 8001ad8:	4628      	mov	r0, r5
 8001ada:	f009 fe73 	bl	800b7c4 <strstr>
 8001ade:	b170      	cbz	r0, 8001afe <deactivate_context+0x4e>
			return 0;
		}
		count_check++;
		osDelay(1200);
	}
	receive_response();
 8001ae0:	f7ff fc10 	bl	8001304 <receive_response>
	osDelay(100);
 8001ae4:	2064      	movs	r0, #100	@ 0x64
 8001ae6:	f006 f9c3 	bl	8007e70 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001aea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001aee:	2100      	movs	r1, #0
 8001af0:	4810      	ldr	r0, [pc, #64]	@ (8001b34 <deactivate_context+0x84>)
 8001af2:	f009 fe17 	bl	800b724 <memset>
	SIM_UART_ReInitializeRxDMA();
 8001af6:	f7ff fbeb 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
	return 1;
 8001afa:	2001      	movs	r0, #1
 8001afc:	e00d      	b.n	8001b1a <deactivate_context+0x6a>
		if (strstr((char *) response, "ERROR") != NULL){
 8001afe:	4639      	mov	r1, r7
 8001b00:	4628      	mov	r0, r5
 8001b02:	f009 fe5f 	bl	800b7c4 <strstr>
 8001b06:	b150      	cbz	r0, 8001b1e <deactivate_context+0x6e>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001b08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	4809      	ldr	r0, [pc, #36]	@ (8001b34 <deactivate_context+0x84>)
 8001b10:	f009 fe08 	bl	800b724 <memset>
			SIM_UART_ReInitializeRxDMA();
 8001b14:	f7ff fbdc 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8001b18:	2000      	movs	r0, #0
}
 8001b1a:	b021      	add	sp, #132	@ 0x84
 8001b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(count_check >= 20){
 8001b1e:	3c01      	subs	r4, #1
 8001b20:	d0f2      	beq.n	8001b08 <deactivate_context+0x58>
		osDelay(1200);
 8001b22:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001b26:	f006 f9a3 	bl	8007e70 <osDelay>
 8001b2a:	e7d4      	b.n	8001ad6 <deactivate_context+0x26>
 8001b2c:	0800fbbc 	.word	0x0800fbbc
 8001b30:	0800fa20 	.word	0x0800fa20
 8001b34:	200018e4 	.word	0x200018e4
 8001b38:	080109cc 	.word	0x080109cc

08001b3c <open_socket_service>:


int open_socket_service(int context_id, int connect_id, int local_port, int access_mode){
 8001b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b40:	b0c6      	sub	sp, #280	@ 0x118
	const int timeout_seconds = 50; // Receive response each second
	//TODO: CHANGE timeout to 150 after testing
	int elapsed_time_ms = 0;
	uint8_t command[256];
	snprintf((char *)command, sizeof(command), "AT+QIOPEN=%d,%d,\"%s\",\"%s\",%d,%d,%d\r\n",context_id, connect_id, SERVICE_TYPE, IP_ADDRESS, REMOTE_PORT, local_port, access_mode);
 8001b42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001b46:	f241 3397 	movw	r3, #5015	@ 0x1397
 8001b4a:	9303      	str	r3, [sp, #12]
 8001b4c:	4b43      	ldr	r3, [pc, #268]	@ (8001c5c <open_socket_service+0x120>)
 8001b4e:	9302      	str	r3, [sp, #8]
 8001b50:	4b43      	ldr	r3, [pc, #268]	@ (8001c60 <open_socket_service+0x124>)
 8001b52:	4a44      	ldr	r2, [pc, #272]	@ (8001c64 <open_socket_service+0x128>)
	//time_t start = time(NULL);
	int count_error = 0;
//	while(elapsed_time_ms < timeout_seconds){
	while(first_pointer == NULL && elapsed_time_ms < timeout_seconds){
//		receive_response();
		if (strstr((char *) response, "ERROR") != NULL){
 8001b54:	f8df 9120 	ldr.w	r9, [pc, #288]	@ 8001c78 <open_socket_service+0x13c>
 8001b58:	f8df 810c 	ldr.w	r8, [pc, #268]	@ 8001c68 <open_socket_service+0x12c>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			count_error = 0;
			return 0;
		}
		first_pointer = strstr((char*)response, "+QIOPEN:");
 8001b5c:	f8df a11c 	ldr.w	sl, [pc, #284]	@ 8001c7c <open_socket_service+0x140>
	snprintf((char *)command, sizeof(command), "AT+QIOPEN=%d,%d,\"%s\",\"%s\",%d,%d,%d\r\n",context_id, connect_id, SERVICE_TYPE, IP_ADDRESS, REMOTE_PORT, local_port, access_mode);
 8001b60:	e9cd 1300 	strd	r1, r3, [sp]
int open_socket_service(int context_id, int connect_id, int local_port, int access_mode){
 8001b64:	460c      	mov	r4, r1
	snprintf((char *)command, sizeof(command), "AT+QIOPEN=%d,%d,\"%s\",\"%s\",%d,%d,%d\r\n",context_id, connect_id, SERVICE_TYPE, IP_ADDRESS, REMOTE_PORT, local_port, access_mode);
 8001b66:	4603      	mov	r3, r0
 8001b68:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b6c:	a806      	add	r0, sp, #24
 8001b6e:	f009 fc81 	bl	800b474 <sniprintf>
	send_AT_command((char *) command);
 8001b72:	a806      	add	r0, sp, #24
 8001b74:	f7ff fb9c 	bl	80012b0 <send_AT_command>
	osDelay(100);
 8001b78:	2064      	movs	r0, #100	@ 0x64
 8001b7a:	f006 f979 	bl	8007e70 <osDelay>
	int count_error = 0;
 8001b7e:	2700      	movs	r7, #0
	int elapsed_time_ms = 0;
 8001b80:	463e      	mov	r6, r7
		if (strstr((char *) response, "ERROR") != NULL){
 8001b82:	4649      	mov	r1, r9
 8001b84:	4640      	mov	r0, r8
 8001b86:	f009 fe1d 	bl	800b7c4 <strstr>
 8001b8a:	b1e8      	cbz	r0, 8001bc8 <open_socket_service+0x8c>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001b8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b90:	2100      	movs	r1, #0
 8001b92:	4640      	mov	r0, r8
 8001b94:	f009 fdc6 	bl	800b724 <memset>
			SIM_UART_ReInitializeRxDMA();
 8001b98:	f7ff fb9a 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
			osDelay(500);
 8001b9c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001ba0:	f006 f966 	bl	8007e70 <osDelay>
			count_error++;
 8001ba4:	3701      	adds	r7, #1
			send_AT_command((char *) command);
 8001ba6:	a806      	add	r0, sp, #24
 8001ba8:	f7ff fb82 	bl	80012b0 <send_AT_command>
		if(count_error >= 6){
 8001bac:	2f06      	cmp	r7, #6
 8001bae:	d10b      	bne.n	8001bc8 <open_socket_service+0x8c>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001bb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	482c      	ldr	r0, [pc, #176]	@ (8001c68 <open_socket_service+0x12c>)
 8001bb8:	f009 fdb4 	bl	800b724 <memset>
			SIM_UART_ReInitializeRxDMA();
 8001bbc:	f7ff fb88 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8001bc0:	2000      	movs	r0, #0
		memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
		SIM_UART_ReInitializeRxDMA();
		return 1;
	}
	else return 0;
}
 8001bc2:	b046      	add	sp, #280	@ 0x118
 8001bc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		first_pointer = strstr((char*)response, "+QIOPEN:");
 8001bc8:	4651      	mov	r1, sl
 8001bca:	4640      	mov	r0, r8
 8001bcc:	f009 fdfa 	bl	800b7c4 <strstr>
		elapsed_time_ms++;
 8001bd0:	3601      	adds	r6, #1
		first_pointer = strstr((char*)response, "+QIOPEN:");
 8001bd2:	4605      	mov	r5, r0
		printf("Elapsed Time: %d\n", elapsed_time_ms);
 8001bd4:	4631      	mov	r1, r6
 8001bd6:	4825      	ldr	r0, [pc, #148]	@ (8001c6c <open_socket_service+0x130>)
 8001bd8:	f009 fbd4 	bl	800b384 <iprintf>
		osDelay(1000);
 8001bdc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001be0:	f006 f946 	bl	8007e70 <osDelay>
	while(first_pointer == NULL && elapsed_time_ms < timeout_seconds){
 8001be4:	b90d      	cbnz	r5, 8001bea <open_socket_service+0xae>
 8001be6:	2e32      	cmp	r6, #50	@ 0x32
 8001be8:	d1cb      	bne.n	8001b82 <open_socket_service+0x46>
	receive_response();
 8001bea:	f7ff fb8b 	bl	8001304 <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001bee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	481c      	ldr	r0, [pc, #112]	@ (8001c68 <open_socket_service+0x12c>)
 8001bf6:	f009 fd95 	bl	800b724 <memset>
	SIM_UART_ReInitializeRxDMA();
 8001bfa:	f7ff fb69 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
	if(first_pointer != NULL)
 8001bfe:	2d00      	cmp	r5, #0
 8001c00:	d0de      	beq.n	8001bc0 <open_socket_service+0x84>
		snprintf((char *)command, sizeof(command), "AT+QISTATE=1,%d\r\n",connect_id);
 8001c02:	4623      	mov	r3, r4
 8001c04:	4a1a      	ldr	r2, [pc, #104]	@ (8001c70 <open_socket_service+0x134>)
		while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001c06:	4d1b      	ldr	r5, [pc, #108]	@ (8001c74 <open_socket_service+0x138>)
 8001c08:	4c17      	ldr	r4, [pc, #92]	@ (8001c68 <open_socket_service+0x12c>)
			if (strstr((char *) response, "ERROR") != NULL){
 8001c0a:	4e1b      	ldr	r6, [pc, #108]	@ (8001c78 <open_socket_service+0x13c>)
		snprintf((char *)command, sizeof(command), "AT+QISTATE=1,%d\r\n",connect_id);
 8001c0c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c10:	a806      	add	r0, sp, #24
 8001c12:	f009 fc2f 	bl	800b474 <sniprintf>
		send_AT_command((char*) command);
 8001c16:	a806      	add	r0, sp, #24
 8001c18:	f7ff fb4a 	bl	80012b0 <send_AT_command>
		while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001c1c:	4629      	mov	r1, r5
 8001c1e:	4620      	mov	r0, r4
 8001c20:	f009 fdd0 	bl	800b7c4 <strstr>
 8001c24:	b170      	cbz	r0, 8001c44 <open_socket_service+0x108>
		receive_response();
 8001c26:	f7ff fb6d 	bl	8001304 <receive_response>
		osDelay(100);
 8001c2a:	2064      	movs	r0, #100	@ 0x64
 8001c2c:	f006 f920 	bl	8007e70 <osDelay>
		memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001c30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c34:	2100      	movs	r1, #0
 8001c36:	480c      	ldr	r0, [pc, #48]	@ (8001c68 <open_socket_service+0x12c>)
 8001c38:	f009 fd74 	bl	800b724 <memset>
		SIM_UART_ReInitializeRxDMA();
 8001c3c:	f7ff fb48 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
		return 1;
 8001c40:	2001      	movs	r0, #1
 8001c42:	e7be      	b.n	8001bc2 <open_socket_service+0x86>
			if (strstr((char *) response, "ERROR") != NULL){
 8001c44:	4631      	mov	r1, r6
 8001c46:	4620      	mov	r0, r4
 8001c48:	f009 fdbc 	bl	800b7c4 <strstr>
 8001c4c:	2800      	cmp	r0, #0
 8001c4e:	d1af      	bne.n	8001bb0 <open_socket_service+0x74>
			osDelay(1000);
 8001c50:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c54:	f006 f90c 	bl	8007e70 <osDelay>
 8001c58:	e7e0      	b.n	8001c1c <open_socket_service+0xe0>
 8001c5a:	bf00      	nop
 8001c5c:	0800fbf1 	.word	0x0800fbf1
 8001c60:	0800fbfe 	.word	0x0800fbfe
 8001c64:	0800fbcc 	.word	0x0800fbcc
 8001c68:	200018e4 	.word	0x200018e4
 8001c6c:	0800f94e 	.word	0x0800f94e
 8001c70:	0800fc0b 	.word	0x0800fc0b
 8001c74:	0800fa20 	.word	0x0800fa20
 8001c78:	080109cc 	.word	0x080109cc
 8001c7c:	0800fc02 	.word	0x0800fc02

08001c80 <formatToHexString>:
	SIM_UART_ReInitializeRxDMA();
	return 1;
}

// Function to format data into a hex string
int formatToHexString( const uint8_t* data, int length, char* output, int max_len, int writeIndex) {
 8001c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    for (int i = 0; i < length; i++) {
 8001c84:	9c08      	ldr	r4, [sp, #32]
        if (writeIndex + 2 >= max_len) {
            // Prevent buffer overflow
            return -1;
        }
        sprintf(output + writeIndex, "%02X", data[i]);
 8001c86:	f8df a034 	ldr.w	sl, [pc, #52]	@ 8001cbc <formatToHexString+0x3c>
int formatToHexString( const uint8_t* data, int length, char* output, int max_len, int writeIndex) {
 8001c8a:	4607      	mov	r7, r0
 8001c8c:	460e      	mov	r6, r1
 8001c8e:	4698      	mov	r8, r3
    for (int i = 0; i < length; i++) {
 8001c90:	2500      	movs	r5, #0
        sprintf(output + writeIndex, "%02X", data[i]);
 8001c92:	f1a2 0902 	sub.w	r9, r2, #2
    for (int i = 0; i < length; i++) {
 8001c96:	42b5      	cmp	r5, r6
 8001c98:	db02      	blt.n	8001ca0 <formatToHexString+0x20>
        writeIndex += 2;
    }
    return writeIndex;
}
 8001c9a:	4620      	mov	r0, r4
 8001c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (writeIndex + 2 >= max_len) {
 8001ca0:	3402      	adds	r4, #2
 8001ca2:	4544      	cmp	r4, r8
 8001ca4:	da07      	bge.n	8001cb6 <formatToHexString+0x36>
        sprintf(output + writeIndex, "%02X", data[i]);
 8001ca6:	5d7a      	ldrb	r2, [r7, r5]
 8001ca8:	4651      	mov	r1, sl
 8001caa:	eb09 0004 	add.w	r0, r9, r4
 8001cae:	f009 fc15 	bl	800b4dc <siprintf>
    for (int i = 0; i < length; i++) {
 8001cb2:	3501      	adds	r5, #1
 8001cb4:	e7ef      	b.n	8001c96 <formatToHexString+0x16>
            return -1;
 8001cb6:	f04f 34ff 	mov.w	r4, #4294967295
 8001cba:	e7ee      	b.n	8001c9a <formatToHexString+0x1a>
 8001cbc:	08010e32 	.word	0x08010e32

08001cc0 <generateRegistrationMessage>:

int generateRegistrationMessage(const JT808_TerminalRegistration *data, char *hexString, int max_len) {
 8001cc0:	b573      	push	{r0, r1, r4, r5, r6, lr}
    int writeIndex = 0;
    writeIndex = formatToHexString(&(data->start_mask), sizeof(data->start_mask), hexString, max_len, writeIndex);
 8001cc2:	2300      	movs	r3, #0
int generateRegistrationMessage(const JT808_TerminalRegistration *data, char *hexString, int max_len) {
 8001cc4:	460c      	mov	r4, r1
 8001cc6:	4615      	mov	r5, r2
    writeIndex = formatToHexString(&(data->start_mask), sizeof(data->start_mask), hexString, max_len, writeIndex);
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	4613      	mov	r3, r2
 8001ccc:	460a      	mov	r2, r1
 8001cce:	2101      	movs	r1, #1
int generateRegistrationMessage(const JT808_TerminalRegistration *data, char *hexString, int max_len) {
 8001cd0:	4606      	mov	r6, r0
    writeIndex = formatToHexString(&(data->start_mask), sizeof(data->start_mask), hexString, max_len, writeIndex);
 8001cd2:	f7ff ffd5 	bl	8001c80 <formatToHexString>
    writeIndex = formatToHexString(data->message_type, sizeof(data->message_type), hexString, max_len, writeIndex);
 8001cd6:	462b      	mov	r3, r5
 8001cd8:	9000      	str	r0, [sp, #0]
 8001cda:	4622      	mov	r2, r4
 8001cdc:	2102      	movs	r1, #2
 8001cde:	1c70      	adds	r0, r6, #1
 8001ce0:	f7ff ffce 	bl	8001c80 <formatToHexString>
    writeIndex = formatToHexString(data->message_length, sizeof(data->message_length), hexString, max_len, writeIndex);
 8001ce4:	462b      	mov	r3, r5
 8001ce6:	9000      	str	r0, [sp, #0]
 8001ce8:	4622      	mov	r2, r4
 8001cea:	2102      	movs	r1, #2
 8001cec:	1cf0      	adds	r0, r6, #3
 8001cee:	f7ff ffc7 	bl	8001c80 <formatToHexString>
    writeIndex = formatToHexString(data->terminal_phone_number, sizeof(data->terminal_phone_number), hexString, max_len, writeIndex);
 8001cf2:	462b      	mov	r3, r5
 8001cf4:	9000      	str	r0, [sp, #0]
 8001cf6:	4622      	mov	r2, r4
 8001cf8:	2106      	movs	r1, #6
 8001cfa:	1d70      	adds	r0, r6, #5
 8001cfc:	f7ff ffc0 	bl	8001c80 <formatToHexString>
    writeIndex = formatToHexString(data->message_serial_number, sizeof(data->message_serial_number), hexString, max_len, writeIndex);
 8001d00:	462b      	mov	r3, r5
 8001d02:	9000      	str	r0, [sp, #0]
 8001d04:	4622      	mov	r2, r4
 8001d06:	2102      	movs	r1, #2
 8001d08:	f106 000b 	add.w	r0, r6, #11
 8001d0c:	f7ff ffb8 	bl	8001c80 <formatToHexString>
    writeIndex = formatToHexString(data->province_ID, sizeof(data->province_ID), hexString, max_len, writeIndex);
 8001d10:	462b      	mov	r3, r5
 8001d12:	9000      	str	r0, [sp, #0]
 8001d14:	4622      	mov	r2, r4
 8001d16:	2102      	movs	r1, #2
 8001d18:	f106 000d 	add.w	r0, r6, #13
 8001d1c:	f7ff ffb0 	bl	8001c80 <formatToHexString>
    writeIndex = formatToHexString(data->city_ID, sizeof(data->city_ID), hexString, max_len, writeIndex);
 8001d20:	462b      	mov	r3, r5
 8001d22:	9000      	str	r0, [sp, #0]
 8001d24:	4622      	mov	r2, r4
 8001d26:	2102      	movs	r1, #2
 8001d28:	f106 000f 	add.w	r0, r6, #15
 8001d2c:	f7ff ffa8 	bl	8001c80 <formatToHexString>
    writeIndex = formatToHexString(data->manufacturer_ID, sizeof(data->manufacturer_ID), hexString, max_len, writeIndex);
 8001d30:	462b      	mov	r3, r5
 8001d32:	9000      	str	r0, [sp, #0]
 8001d34:	4622      	mov	r2, r4
 8001d36:	2105      	movs	r1, #5
 8001d38:	f106 0011 	add.w	r0, r6, #17
 8001d3c:	f7ff ffa0 	bl	8001c80 <formatToHexString>
    writeIndex = formatToHexString(data->terminal_type, sizeof(data->terminal_type), hexString, max_len, writeIndex);
 8001d40:	462b      	mov	r3, r5
 8001d42:	9000      	str	r0, [sp, #0]
 8001d44:	4622      	mov	r2, r4
 8001d46:	2108      	movs	r1, #8
 8001d48:	f106 0016 	add.w	r0, r6, #22
 8001d4c:	f7ff ff98 	bl	8001c80 <formatToHexString>
    writeIndex = formatToHexString(data->terminal_ID, sizeof(data->terminal_ID), hexString, max_len, writeIndex);
 8001d50:	462b      	mov	r3, r5
 8001d52:	9000      	str	r0, [sp, #0]
 8001d54:	4622      	mov	r2, r4
 8001d56:	2107      	movs	r1, #7
 8001d58:	f106 001e 	add.w	r0, r6, #30
 8001d5c:	f7ff ff90 	bl	8001c80 <formatToHexString>
    writeIndex = formatToHexString(&(data->plate_color), sizeof(data->plate_color), hexString, max_len, writeIndex);
 8001d60:	462b      	mov	r3, r5
 8001d62:	9000      	str	r0, [sp, #0]
 8001d64:	4622      	mov	r2, r4
 8001d66:	2101      	movs	r1, #1
 8001d68:	f106 0025 	add.w	r0, r6, #37	@ 0x25
 8001d6c:	f7ff ff88 	bl	8001c80 <formatToHexString>
    writeIndex = formatToHexString(data->plate_no, sizeof(data->plate_no), hexString, max_len, writeIndex);
 8001d70:	462b      	mov	r3, r5
 8001d72:	9000      	str	r0, [sp, #0]
 8001d74:	4622      	mov	r2, r4
 8001d76:	2114      	movs	r1, #20
 8001d78:	f106 0026 	add.w	r0, r6, #38	@ 0x26
 8001d7c:	f7ff ff80 	bl	8001c80 <formatToHexString>
    writeIndex = formatToHexString(&(data->check_sum), sizeof(data->check_sum), hexString, max_len, writeIndex);
 8001d80:	462b      	mov	r3, r5
 8001d82:	9000      	str	r0, [sp, #0]
 8001d84:	4622      	mov	r2, r4
 8001d86:	2101      	movs	r1, #1
 8001d88:	f106 003a 	add.w	r0, r6, #58	@ 0x3a
 8001d8c:	f7ff ff78 	bl	8001c80 <formatToHexString>
    writeIndex = formatToHexString(&(data->end_mask), sizeof(data->end_mask), hexString, max_len, writeIndex);
 8001d90:	462b      	mov	r3, r5
 8001d92:	9000      	str	r0, [sp, #0]
 8001d94:	4622      	mov	r2, r4
 8001d96:	2101      	movs	r1, #1
 8001d98:	f106 003b 	add.w	r0, r6, #59	@ 0x3b
 8001d9c:	f7ff ff70 	bl	8001c80 <formatToHexString>
    if (writeIndex < 0) {
        // Handle error in formatting
        return -1;
    }
    return writeIndex;
}
 8001da0:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 8001da4:	b002      	add	sp, #8
 8001da6:	bd70      	pop	{r4, r5, r6, pc}

08001da8 <generateLocationInfoMessage>:

int generateLocationInfoMessage(const JT808_LocationInfoReport* report, char* hexString, int max_len) {
 8001da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001dac:	b0aa      	sub	sp, #168	@ 0xa8
   const uint8_t* fields[] = {
        &(report->start_mask), report->message_type, report->message_length,
 8001dae:	1c43      	adds	r3, r0, #1
   const uint8_t* fields[] = {
 8001db0:	9303      	str	r3, [sp, #12]
        &(report->start_mask), report->message_type, report->message_length,
 8001db2:	1cc3      	adds	r3, r0, #3
   const uint8_t* fields[] = {
 8001db4:	9304      	str	r3, [sp, #16]
        report->terminal_phone_number, report->terminal_serial_number, report->alarm,
 8001db6:	1d43      	adds	r3, r0, #5
   const uint8_t* fields[] = {
 8001db8:	9305      	str	r3, [sp, #20]
        report->terminal_phone_number, report->terminal_serial_number, report->alarm,
 8001dba:	f100 030b 	add.w	r3, r0, #11
   const uint8_t* fields[] = {
 8001dbe:	9306      	str	r3, [sp, #24]
        report->terminal_phone_number, report->terminal_serial_number, report->alarm,
 8001dc0:	f100 030d 	add.w	r3, r0, #13
   const uint8_t* fields[] = {
 8001dc4:	9307      	str	r3, [sp, #28]
        report->status, report->latitude, report->longitude, report->altitude,
 8001dc6:	f100 0311 	add.w	r3, r0, #17
   const uint8_t* fields[] = {
 8001dca:	9308      	str	r3, [sp, #32]
        report->status, report->latitude, report->longitude, report->altitude,
 8001dcc:	f100 0315 	add.w	r3, r0, #21
   const uint8_t* fields[] = {
 8001dd0:	9309      	str	r3, [sp, #36]	@ 0x24
        report->status, report->latitude, report->longitude, report->altitude,
 8001dd2:	f100 0319 	add.w	r3, r0, #25
   const uint8_t* fields[] = {
 8001dd6:	930a      	str	r3, [sp, #40]	@ 0x28
        report->status, report->latitude, report->longitude, report->altitude,
 8001dd8:	f100 031d 	add.w	r3, r0, #29
   const uint8_t* fields[] = {
 8001ddc:	930b      	str	r3, [sp, #44]	@ 0x2c
        report->speed, report->direction, report->timestamp, report->mileage,
 8001dde:	f100 031f 	add.w	r3, r0, #31
   const uint8_t* fields[] = {
 8001de2:	930c      	str	r3, [sp, #48]	@ 0x30
        report->speed, report->direction, report->timestamp, report->mileage,
 8001de4:	f100 0321 	add.w	r3, r0, #33	@ 0x21
   const uint8_t* fields[] = {
 8001de8:	930d      	str	r3, [sp, #52]	@ 0x34
        report->speed, report->direction, report->timestamp, report->mileage,
 8001dea:	f100 0323 	add.w	r3, r0, #35	@ 0x23
   const uint8_t* fields[] = {
 8001dee:	930e      	str	r3, [sp, #56]	@ 0x38
        report->speed, report->direction, report->timestamp, report->mileage,
 8001df0:	f100 0329 	add.w	r3, r0, #41	@ 0x29
   const uint8_t* fields[] = {
 8001df4:	930f      	str	r3, [sp, #60]	@ 0x3c
        report->oil, report->driving_record_speed, report->vehicle_id, report->signal,
 8001df6:	f100 032f 	add.w	r3, r0, #47	@ 0x2f
   const uint8_t* fields[] = {
 8001dfa:	9310      	str	r3, [sp, #64]	@ 0x40
        report->oil, report->driving_record_speed, report->vehicle_id, report->signal,
 8001dfc:	f100 0331 	add.w	r3, r0, #49	@ 0x31
   const uint8_t* fields[] = {
 8001e00:	9311      	str	r3, [sp, #68]	@ 0x44
        report->oil, report->driving_record_speed, report->vehicle_id, report->signal,
 8001e02:	f100 0333 	add.w	r3, r0, #51	@ 0x33
   const uint8_t* fields[] = {
 8001e06:	9312      	str	r3, [sp, #72]	@ 0x48
        report->oil, report->driving_record_speed, report->vehicle_id, report->signal,
 8001e08:	f100 0336 	add.w	r3, r0, #54	@ 0x36
   const uint8_t* fields[] = {
 8001e0c:	9002      	str	r0, [sp, #8]
 8001e0e:	9313      	str	r3, [sp, #76]	@ 0x4c
        report->additional, &(report->end_mask)
    };
    int lengths[] = { 1, 2, 2, 6, 2, 4, 4, 4, 4, 2, 2, 2, 6, 6, 2, 2, 3, 1, 9, 1 };
 8001e10:	af16      	add	r7, sp, #88	@ 0x58
        report->additional, &(report->end_mask)
 8001e12:	f100 0337 	add.w	r3, r0, #55	@ 0x37
 8001e16:	3040      	adds	r0, #64	@ 0x40
   const uint8_t* fields[] = {
 8001e18:	9015      	str	r0, [sp, #84]	@ 0x54
int generateLocationInfoMessage(const JT808_LocationInfoReport* report, char* hexString, int max_len) {
 8001e1a:	460d      	mov	r5, r1
 8001e1c:	4616      	mov	r6, r2
    int lengths[] = { 1, 2, 2, 6, 2, 4, 4, 4, 4, 2, 2, 2, 6, 6, 2, 2, 3, 1, 9, 1 };
 8001e1e:	490f      	ldr	r1, [pc, #60]	@ (8001e5c <generateLocationInfoMessage+0xb4>)
   const uint8_t* fields[] = {
 8001e20:	9314      	str	r3, [sp, #80]	@ 0x50
    int lengths[] = { 1, 2, 2, 6, 2, 4, 4, 4, 4, 2, 2, 2, 6, 6, 2, 2, 3, 1, 9, 1 };
 8001e22:	2250      	movs	r2, #80	@ 0x50
 8001e24:	4638      	mov	r0, r7

    int writeIndex = 0;
    for (int i = 0; i < sizeof(fields) / sizeof(fields[0]); i++) {
 8001e26:	2400      	movs	r4, #0
    int lengths[] = { 1, 2, 2, 6, 2, 4, 4, 4, 4, 2, 2, 2, 6, 6, 2, 2, 3, 1, 9, 1 };
 8001e28:	f00a fb26 	bl	800c478 <memcpy>
        writeIndex = formatToHexString(fields[i], lengths[i], hexString, max_len, writeIndex);
 8001e2c:	f10d 0808 	add.w	r8, sp, #8
    int writeIndex = 0;
 8001e30:	4620      	mov	r0, r4
        writeIndex = formatToHexString(fields[i], lengths[i], hexString, max_len, writeIndex);
 8001e32:	9000      	str	r0, [sp, #0]
 8001e34:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8001e38:	f858 0024 	ldr.w	r0, [r8, r4, lsl #2]
 8001e3c:	4633      	mov	r3, r6
 8001e3e:	462a      	mov	r2, r5
 8001e40:	f7ff ff1e 	bl	8001c80 <formatToHexString>
        if (writeIndex < 0) return -1;
 8001e44:	2800      	cmp	r0, #0
 8001e46:	db05      	blt.n	8001e54 <generateLocationInfoMessage+0xac>
    for (int i = 0; i < sizeof(fields) / sizeof(fields[0]); i++) {
 8001e48:	3401      	adds	r4, #1
 8001e4a:	2c14      	cmp	r4, #20
 8001e4c:	d1f1      	bne.n	8001e32 <generateLocationInfoMessage+0x8a>
    }
    return writeIndex;
}
 8001e4e:	b02a      	add	sp, #168	@ 0xa8
 8001e50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (writeIndex < 0) return -1;
 8001e54:	f04f 30ff 	mov.w	r0, #4294967295
 8001e58:	e7f9      	b.n	8001e4e <generateLocationInfoMessage+0xa6>
 8001e5a:	bf00      	nop
 8001e5c:	0800f6a0 	.word	0x0800f6a0

08001e60 <login_to_server>:



int login_to_server(int connect_id, const JT808_TerminalRegistration *reg_msg){
 8001e60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e64:	b0e2      	sub	sp, #392	@ 0x188
	uint8_t command[256];  // Increased buffer size
	char hexString[128] = {0};
 8001e66:	2400      	movs	r4, #0
int login_to_server(int connect_id, const JT808_TerminalRegistration *reg_msg){
 8001e68:	460f      	mov	r7, r1
	char hexString[128] = {0};
 8001e6a:	ae02      	add	r6, sp, #8
 8001e6c:	227c      	movs	r2, #124	@ 0x7c
 8001e6e:	4621      	mov	r1, r4
int login_to_server(int connect_id, const JT808_TerminalRegistration *reg_msg){
 8001e70:	4605      	mov	r5, r0
	char hexString[128] = {0};
 8001e72:	a803      	add	r0, sp, #12
 8001e74:	6034      	str	r4, [r6, #0]
 8001e76:	f009 fc55 	bl	800b724 <memset>
	int count_check = 0;
	int result = generateRegistrationMessage(reg_msg, hexString, 128);
 8001e7a:	2280      	movs	r2, #128	@ 0x80
 8001e7c:	4631      	mov	r1, r6
 8001e7e:	4638      	mov	r0, r7
 8001e80:	f7ff ff1e 	bl	8001cc0 <generateRegistrationMessage>
	if (result < 0) {
 8001e84:	42a0      	cmp	r0, r4
 8001e86:	da04      	bge.n	8001e92 <login_to_server+0x32>
		printf("ERROR: FAILED to generate message string\n");
 8001e88:	482b      	ldr	r0, [pc, #172]	@ (8001f38 <login_to_server+0xd8>)
 8001e8a:	f009 faeb 	bl	800b464 <puts>
		return 1;
 8001e8e:	2001      	movs	r0, #1
 8001e90:	e02e      	b.n	8001ef0 <login_to_server+0x90>
	}

	// Format the AT command with the hex message
	snprintf((char*)command, sizeof(command), "AT+QISENDEX=%d,\"%s\"\r\n", connect_id, hexString);
 8001e92:	4a2a      	ldr	r2, [pc, #168]	@ (8001f3c <login_to_server+0xdc>)
 8001e94:	9600      	str	r6, [sp, #0]
 8001e96:	462b      	mov	r3, r5
 8001e98:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e9c:	a822      	add	r0, sp, #136	@ 0x88
 8001e9e:	f009 fae9 	bl	800b474 <sniprintf>
	//snprintf((char *)command, sizeof(command), "AT+QISENDEX=%d,\"%s\"\r\n", connect_id, message);
	send_AT_command((char*)command);
 8001ea2:	a822      	add	r0, sp, #136	@ 0x88
 8001ea4:	f7ff fa04 	bl	80012b0 <send_AT_command>

//	while(1){
	while(strstr((char *) response, "+QIURC") == NULL){
 8001ea8:	4f25      	ldr	r7, [pc, #148]	@ (8001f40 <login_to_server+0xe0>)
 8001eaa:	4e26      	ldr	r6, [pc, #152]	@ (8001f44 <login_to_server+0xe4>)
			count_check = 0;
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
		if (strstr((char*) response, "ERROR") != NULL){
 8001eac:	f8df 80a0 	ldr.w	r8, [pc, #160]	@ 8001f50 <login_to_server+0xf0>
	while(strstr((char *) response, "+QIURC") == NULL){
 8001eb0:	4639      	mov	r1, r7
 8001eb2:	4630      	mov	r0, r6
 8001eb4:	f009 fc86 	bl	800b7c4 <strstr>
 8001eb8:	b168      	cbz	r0, 8001ed6 <login_to_server+0x76>
		count_check++;
		printf("Elapsed Time: %d\n", count_check);
//		receive_response("Check sending to server\n");
		osDelay(100);
	}
	receive_response();
 8001eba:	f7ff fa23 	bl	8001304 <receive_response>
	osDelay(100);
 8001ebe:	2064      	movs	r0, #100	@ 0x64
 8001ec0:	f005 ffd6 	bl	8007e70 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001ec4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ec8:	2100      	movs	r1, #0
 8001eca:	481e      	ldr	r0, [pc, #120]	@ (8001f44 <login_to_server+0xe4>)
 8001ecc:	f009 fc2a 	bl	800b724 <memset>
	SIM_UART_ReInitializeRxDMA();
 8001ed0:	f7ff f9fe 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
	return 1;
 8001ed4:	e7db      	b.n	8001e8e <login_to_server+0x2e>
		if(count_check >= 50){
 8001ed6:	2c32      	cmp	r4, #50	@ 0x32
 8001ed8:	d10d      	bne.n	8001ef6 <login_to_server+0x96>
			receive_response();
 8001eda:	f7ff fa13 	bl	8001304 <receive_response>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001ede:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	4817      	ldr	r0, [pc, #92]	@ (8001f44 <login_to_server+0xe4>)
 8001ee6:	f009 fc1d 	bl	800b724 <memset>
			SIM_UART_ReInitializeRxDMA();
 8001eea:	f7ff f9f1 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8001eee:	2000      	movs	r0, #0
}
 8001ef0:	b062      	add	sp, #392	@ 0x188
 8001ef2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (strstr((char*) response, "ERROR") != NULL){
 8001ef6:	4641      	mov	r1, r8
 8001ef8:	4630      	mov	r0, r6
 8001efa:	f009 fc63 	bl	800b7c4 <strstr>
 8001efe:	4605      	mov	r5, r0
 8001f00:	2800      	cmp	r0, #0
 8001f02:	d1ea      	bne.n	8001eda <login_to_server+0x7a>
		if (strstr((char*)response, "closed") != NULL) {
 8001f04:	4910      	ldr	r1, [pc, #64]	@ (8001f48 <login_to_server+0xe8>)
 8001f06:	4630      	mov	r0, r6
 8001f08:	f009 fc5c 	bl	800b7c4 <strstr>
 8001f0c:	b158      	cbz	r0, 8001f26 <login_to_server+0xc6>
			receive_response();
 8001f0e:	f7ff f9f9 	bl	8001304 <receive_response>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001f12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f16:	4629      	mov	r1, r5
 8001f18:	480a      	ldr	r0, [pc, #40]	@ (8001f44 <login_to_server+0xe4>)
 8001f1a:	f009 fc03 	bl	800b724 <memset>
			SIM_UART_ReInitializeRxDMA();
 8001f1e:	f7ff f9d7 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
			return 2;
 8001f22:	2002      	movs	r0, #2
 8001f24:	e7e4      	b.n	8001ef0 <login_to_server+0x90>
		count_check++;
 8001f26:	3401      	adds	r4, #1
		printf("Elapsed Time: %d\n", count_check);
 8001f28:	4621      	mov	r1, r4
 8001f2a:	4808      	ldr	r0, [pc, #32]	@ (8001f4c <login_to_server+0xec>)
 8001f2c:	f009 fa2a 	bl	800b384 <iprintf>
		osDelay(100);
 8001f30:	2064      	movs	r0, #100	@ 0x64
 8001f32:	f005 ff9d 	bl	8007e70 <osDelay>
 8001f36:	e7bb      	b.n	8001eb0 <login_to_server+0x50>
 8001f38:	0800fc1d 	.word	0x0800fc1d
 8001f3c:	0800fc46 	.word	0x0800fc46
 8001f40:	0800fc63 	.word	0x0800fc63
 8001f44:	200018e4 	.word	0x200018e4
 8001f48:	0800fc5c 	.word	0x0800fc5c
 8001f4c:	0800f94e 	.word	0x0800f94e
 8001f50:	080109cc 	.word	0x080109cc

08001f54 <send_location_to_server>:

int send_location_to_server(int connect_id, const JT808_LocationInfoReport *location_info){
 8001f54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f58:	b0e4      	sub	sp, #400	@ 0x190
	uint8_t command[256];  // Increased buffer size
	char hexString[131] = {0};
 8001f5a:	2400      	movs	r4, #0
int send_location_to_server(int connect_id, const JT808_LocationInfoReport *location_info){
 8001f5c:	460f      	mov	r7, r1
	char hexString[131] = {0};
 8001f5e:	ae03      	add	r6, sp, #12
 8001f60:	227f      	movs	r2, #127	@ 0x7f
 8001f62:	4621      	mov	r1, r4
int send_location_to_server(int connect_id, const JT808_LocationInfoReport *location_info){
 8001f64:	4605      	mov	r5, r0
	char hexString[131] = {0};
 8001f66:	a804      	add	r0, sp, #16
 8001f68:	6034      	str	r4, [r6, #0]
 8001f6a:	f009 fbdb 	bl	800b724 <memset>
	int count_check = 0;

	int count_resend = 0;
	int result = generateLocationInfoMessage(location_info, hexString, 131);
 8001f6e:	2283      	movs	r2, #131	@ 0x83
 8001f70:	4631      	mov	r1, r6
 8001f72:	4638      	mov	r0, r7
 8001f74:	f7ff ff18 	bl	8001da8 <generateLocationInfoMessage>
	if (result < 0) {
 8001f78:	42a0      	cmp	r0, r4
 8001f7a:	da04      	bge.n	8001f86 <send_location_to_server+0x32>
		printf("ERROR: FAILED to generate message string\n");
 8001f7c:	482b      	ldr	r0, [pc, #172]	@ (800202c <send_location_to_server+0xd8>)
 8001f7e:	f009 fa71 	bl	800b464 <puts>
		return 1;
 8001f82:	2001      	movs	r0, #1
 8001f84:	e032      	b.n	8001fec <send_location_to_server+0x98>
	}

		// Format the AT command with the hex message
	snprintf((char *) command, sizeof(command), "AT+QISENDEX=%d,\"%s\"\r\n", connect_id, hexString);
 8001f86:	4a2a      	ldr	r2, [pc, #168]	@ (8002030 <send_location_to_server+0xdc>)
 8001f88:	9600      	str	r6, [sp, #0]
 8001f8a:	462b      	mov	r3, r5
 8001f8c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f90:	a824      	add	r0, sp, #144	@ 0x90
 8001f92:	f009 fa6f 	bl	800b474 <sniprintf>
	send_AT_command((char*)command);
 8001f96:	a824      	add	r0, sp, #144	@ 0x90
 8001f98:	f7ff f98a 	bl	80012b0 <send_AT_command>
	while(strstr((char *) response, "+QIURC") == NULL){
 8001f9c:	4f25      	ldr	r7, [pc, #148]	@ (8002034 <send_location_to_server+0xe0>)
 8001f9e:	4e26      	ldr	r6, [pc, #152]	@ (8002038 <send_location_to_server+0xe4>)
		osDelay(100);
		if (strstr((char*)response, "closed") != NULL) {
 8001fa0:	f8df 80a0 	ldr.w	r8, [pc, #160]	@ 8002044 <send_location_to_server+0xf0>
	while(strstr((char *) response, "+QIURC") == NULL){
 8001fa4:	4639      	mov	r1, r7
 8001fa6:	4630      	mov	r0, r6
 8001fa8:	f009 fc0c 	bl	800b7c4 <strstr>
 8001fac:	4605      	mov	r5, r0
 8001fae:	b150      	cbz	r0, 8001fc6 <send_location_to_server+0x72>
		}
		count_check++;
		printf("Elapsed Time: %d\n", count_check);
		receive_response();
	}
	receive_response();
 8001fb0:	f7ff f9a8 	bl	8001304 <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001fb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fb8:	2100      	movs	r1, #0
 8001fba:	481f      	ldr	r0, [pc, #124]	@ (8002038 <send_location_to_server+0xe4>)
 8001fbc:	f009 fbb2 	bl	800b724 <memset>
	SIM_UART_ReInitializeRxDMA();
 8001fc0:	f7ff f986 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
	return 1;
 8001fc4:	e7dd      	b.n	8001f82 <send_location_to_server+0x2e>
		osDelay(100);
 8001fc6:	2064      	movs	r0, #100	@ 0x64
 8001fc8:	f005 ff52 	bl	8007e70 <osDelay>
		if (strstr((char*)response, "closed") != NULL) {
 8001fcc:	4641      	mov	r1, r8
 8001fce:	4630      	mov	r0, r6
 8001fd0:	f009 fbf8 	bl	800b7c4 <strstr>
 8001fd4:	b168      	cbz	r0, 8001ff2 <send_location_to_server+0x9e>
			 receive_response();
 8001fd6:	f7ff f995 	bl	8001304 <receive_response>
			 memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001fda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fde:	4629      	mov	r1, r5
 8001fe0:	4815      	ldr	r0, [pc, #84]	@ (8002038 <send_location_to_server+0xe4>)
 8001fe2:	f009 fb9f 	bl	800b724 <memset>
			 SIM_UART_ReInitializeRxDMA();
 8001fe6:	f7ff f973 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
			 return 2;
 8001fea:	2002      	movs	r0, #2
}
 8001fec:	b064      	add	sp, #400	@ 0x190
 8001fee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if(count_check >= 50){
 8001ff2:	2c32      	cmp	r4, #50	@ 0x32
 8001ff4:	d10b      	bne.n	800200e <send_location_to_server+0xba>
			receive_response();
 8001ff6:	f7ff f985 	bl	8001304 <receive_response>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001ffa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ffe:	2100      	movs	r1, #0
 8002000:	480d      	ldr	r0, [pc, #52]	@ (8002038 <send_location_to_server+0xe4>)
 8002002:	f009 fb8f 	bl	800b724 <memset>
			SIM_UART_ReInitializeRxDMA();
 8002006:	f7ff f963 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
			return 0;
 800200a:	2000      	movs	r0, #0
 800200c:	e7ee      	b.n	8001fec <send_location_to_server+0x98>
		if (strstr((char*) response, "ERROR") != NULL){
 800200e:	490b      	ldr	r1, [pc, #44]	@ (800203c <send_location_to_server+0xe8>)
 8002010:	4630      	mov	r0, r6
 8002012:	f009 fbd7 	bl	800b7c4 <strstr>
 8002016:	2800      	cmp	r0, #0
 8002018:	d1ed      	bne.n	8001ff6 <send_location_to_server+0xa2>
		count_check++;
 800201a:	3401      	adds	r4, #1
		printf("Elapsed Time: %d\n", count_check);
 800201c:	4621      	mov	r1, r4
 800201e:	4808      	ldr	r0, [pc, #32]	@ (8002040 <send_location_to_server+0xec>)
 8002020:	f009 f9b0 	bl	800b384 <iprintf>
		receive_response();
 8002024:	f7ff f96e 	bl	8001304 <receive_response>
 8002028:	e7bc      	b.n	8001fa4 <send_location_to_server+0x50>
 800202a:	bf00      	nop
 800202c:	0800fc1d 	.word	0x0800fc1d
 8002030:	0800fc46 	.word	0x0800fc46
 8002034:	0800fc63 	.word	0x0800fc63
 8002038:	200018e4 	.word	0x200018e4
 800203c:	080109cc 	.word	0x080109cc
 8002040:	0800f94e 	.word	0x0800f94e
 8002044:	0800fc5c 	.word	0x0800fc5c

08002048 <acknowledgeResponse>:

int acknowledgeResponse(int connect_id){
 8002048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t command[256];
	int count_check = 0;
	int count_resend = 0;
 800204c:	2600      	movs	r6, #0
	int is_sent_ok = 0;

	while(count_resend <= 5){
		is_sent_ok = 1;
		snprintf((char *)command, sizeof(command), "AT+QISEND=%d,0\r\n", connect_id);
 800204e:	f8df 9100 	ldr.w	r9, [pc, #256]	@ 8002150 <acknowledgeResponse+0x108>
		send_AT_command((char*)command);
		printf("\n\n---------------- IN QISEND:0X0 SENDING COUNT: %d ------------------\n\n", count_resend);
 8002052:	f8df a100 	ldr.w	sl, [pc, #256]	@ 8002154 <acknowledgeResponse+0x10c>
int acknowledgeResponse(int connect_id){
 8002056:	b0c7      	sub	sp, #284	@ 0x11c
 8002058:	4680      	mov	r8, r0
	int count_check = 0;
 800205a:	4635      	mov	r5, r6
		snprintf((char *)command, sizeof(command), "AT+QISEND=%d,0\r\n", connect_id);
 800205c:	4643      	mov	r3, r8
 800205e:	464a      	mov	r2, r9
 8002060:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002064:	a806      	add	r0, sp, #24
 8002066:	f009 fa05 	bl	800b474 <sniprintf>
		send_AT_command((char*)command);
 800206a:	a806      	add	r0, sp, #24
 800206c:	f7ff f920 	bl	80012b0 <send_AT_command>
		printf("\n\n---------------- IN QISEND:0X0 SENDING COUNT: %d ------------------\n\n", count_resend);
 8002070:	4631      	mov	r1, r6
 8002072:	4650      	mov	r0, sl
 8002074:	f009 f986 	bl	800b384 <iprintf>
		while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8002078:	4f2e      	ldr	r7, [pc, #184]	@ (8002134 <acknowledgeResponse+0xec>)
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
				SIM_UART_ReInitializeRxDMA();
				is_sent_ok = 0;
				break;
			}
			if (strstr((char*) response, "ERROR") != NULL){
 800207a:	f8df b0dc 	ldr.w	fp, [pc, #220]	@ 8002158 <acknowledgeResponse+0x110>
		while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 800207e:	492e      	ldr	r1, [pc, #184]	@ (8002138 <acknowledgeResponse+0xf0>)
 8002080:	4638      	mov	r0, r7
 8002082:	f009 fb9f 	bl	800b7c4 <strstr>
 8002086:	4604      	mov	r4, r0
 8002088:	b108      	cbz	r0, 800208e <acknowledgeResponse+0x46>
 800208a:	2401      	movs	r4, #1
 800208c:	e00d      	b.n	80020aa <acknowledgeResponse+0x62>
			osDelay(100);
 800208e:	2064      	movs	r0, #100	@ 0x64
 8002090:	f005 feee 	bl	8007e70 <osDelay>
			if(count_check >= 50){
 8002094:	2d31      	cmp	r5, #49	@ 0x31
 8002096:	dd12      	ble.n	80020be <acknowledgeResponse+0x76>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002098:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800209c:	4621      	mov	r1, r4
 800209e:	4825      	ldr	r0, [pc, #148]	@ (8002134 <acknowledgeResponse+0xec>)
 80020a0:	f009 fb40 	bl	800b724 <memset>
				SIM_UART_ReInitializeRxDMA();
 80020a4:	f7ff f914 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
				is_sent_ok = 0;
 80020a8:	4625      	mov	r5, r4
			count_check++;

			printf("Elapsed Time +QISEND: 0,0: %d\n", count_check);
			receive_response();
		}
		receive_response();
 80020aa:	f7ff f92b 	bl	8001304 <receive_response>
		if(is_sent_ok == 0) {
 80020ae:	b9fc      	cbnz	r4, 80020f0 <acknowledgeResponse+0xa8>
			count_resend++;
 80020b0:	3601      	adds	r6, #1
	while(count_resend <= 5){
 80020b2:	2e06      	cmp	r6, #6
 80020b4:	d1d2      	bne.n	800205c <acknowledgeResponse+0x14>
				break;
			}
		}
	}
	return is_sent_ok;
}
 80020b6:	4620      	mov	r0, r4
 80020b8:	b047      	add	sp, #284	@ 0x11c
 80020ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (strstr((char*) response, "ERROR") != NULL){
 80020be:	4659      	mov	r1, fp
 80020c0:	4638      	mov	r0, r7
 80020c2:	f009 fb7f 	bl	800b7c4 <strstr>
 80020c6:	b158      	cbz	r0, 80020e0 <acknowledgeResponse+0x98>
				printf("\n\n---------------- IN QISEND: 0X0: ERROR ------------------\n\n");
 80020c8:	481c      	ldr	r0, [pc, #112]	@ (800213c <acknowledgeResponse+0xf4>)
 80020ca:	f009 f9cb 	bl	800b464 <puts>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80020ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020d2:	4621      	mov	r1, r4
 80020d4:	4817      	ldr	r0, [pc, #92]	@ (8002134 <acknowledgeResponse+0xec>)
 80020d6:	f009 fb25 	bl	800b724 <memset>
				SIM_UART_ReInitializeRxDMA();
 80020da:	f7ff f8f9 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
				break;
 80020de:	e7e4      	b.n	80020aa <acknowledgeResponse+0x62>
			count_check++;
 80020e0:	3501      	adds	r5, #1
			printf("Elapsed Time +QISEND: 0,0: %d\n", count_check);
 80020e2:	4629      	mov	r1, r5
 80020e4:	4816      	ldr	r0, [pc, #88]	@ (8002140 <acknowledgeResponse+0xf8>)
 80020e6:	f009 f94d 	bl	800b384 <iprintf>
			receive_response();
 80020ea:	f7ff f90b 	bl	8001304 <receive_response>
 80020ee:	e7c6      	b.n	800207e <acknowledgeResponse+0x36>
		int result = sscanf((char*)response, "AT+QISEND=0,0 +QISEND: %d,%d,%d", &sentBytes, &ackedBytes, &unackedBytes);
 80020f0:	af05      	add	r7, sp, #20
 80020f2:	ab04      	add	r3, sp, #16
 80020f4:	aa03      	add	r2, sp, #12
 80020f6:	4913      	ldr	r1, [pc, #76]	@ (8002144 <acknowledgeResponse+0xfc>)
 80020f8:	480e      	ldr	r0, [pc, #56]	@ (8002134 <acknowledgeResponse+0xec>)
 80020fa:	9700      	str	r7, [sp, #0]
 80020fc:	f009 fa0e 	bl	800b51c <siscanf>
		printf("Lost Transmit BYTES: %d\n", unackedBytes);
 8002100:	9905      	ldr	r1, [sp, #20]
		int result = sscanf((char*)response, "AT+QISEND=0,0 +QISEND: %d,%d,%d", &sentBytes, &ackedBytes, &unackedBytes);
 8002102:	4683      	mov	fp, r0
		printf("Lost Transmit BYTES: %d\n", unackedBytes);
 8002104:	4810      	ldr	r0, [pc, #64]	@ (8002148 <acknowledgeResponse+0x100>)
 8002106:	f009 f93d 	bl	800b384 <iprintf>
		memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800210a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800210e:	2100      	movs	r1, #0
 8002110:	4808      	ldr	r0, [pc, #32]	@ (8002134 <acknowledgeResponse+0xec>)
 8002112:	f009 fb07 	bl	800b724 <memset>
		SIM_UART_ReInitializeRxDMA();
 8002116:	f7ff f8db 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
		if (result == 3) {
 800211a:	f1bb 0f03 	cmp.w	fp, #3
 800211e:	d19d      	bne.n	800205c <acknowledgeResponse+0x14>
			if (unackedBytes > 0) {
 8002120:	9b05      	ldr	r3, [sp, #20]
 8002122:	2b00      	cmp	r3, #0
 8002124:	dc03      	bgt.n	800212e <acknowledgeResponse+0xe6>
				printf("NO DATA LOSS\n");
 8002126:	4809      	ldr	r0, [pc, #36]	@ (800214c <acknowledgeResponse+0x104>)
 8002128:	f009 f99c 	bl	800b464 <puts>
				break;
 800212c:	e7c3      	b.n	80020b6 <acknowledgeResponse+0x6e>
				is_sent_ok = 0;
 800212e:	2400      	movs	r4, #0
 8002130:	e7c1      	b.n	80020b6 <acknowledgeResponse+0x6e>
 8002132:	bf00      	nop
 8002134:	200018e4 	.word	0x200018e4
 8002138:	0800fa20 	.word	0x0800fa20
 800213c:	0800fcc3 	.word	0x0800fcc3
 8002140:	0800fd00 	.word	0x0800fd00
 8002144:	0800fd1f 	.word	0x0800fd1f
 8002148:	0800fd3f 	.word	0x0800fd3f
 800214c:	0800fd58 	.word	0x0800fd58
 8002150:	0800fc6a 	.word	0x0800fc6a
 8002154:	0800fc7b 	.word	0x0800fc7b
 8002158:	080109cc 	.word	0x080109cc

0800215c <getResponseFromServer>:

int getResponseFromServer(int connect_id){
 800215c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002160:	4680      	mov	r8, r0
 8002162:	b0c1      	sub	sp, #260	@ 0x104
	uint8_t command[256];
	int count_check = 0;
	int count_resend = 0;
	int is_sent_ok = 0;
	printf("\n\n---------------- IN QIRD: 0X1500h ------------------\n\n");
 8002164:	4839      	ldr	r0, [pc, #228]	@ (800224c <getResponseFromServer+0xf0>)
	for(size_t i = 0; i < 7; i++){
		snprintf((char *)command, sizeof(command), "AT+QIRD=%d,100\r\n", connect_id);
 8002166:	f8df 9108 	ldr.w	r9, [pc, #264]	@ 8002270 <getResponseFromServer+0x114>
		send_AT_command((char*)command);
		printf("\n\n---------------- IN QIRD:0X100 SENDING COUNT: %d ------------------\n\n", count_resend);
 800216a:	f8df a108 	ldr.w	sl, [pc, #264]	@ 8002274 <getResponseFromServer+0x118>
	printf("\n\n---------------- IN QIRD: 0X1500h ------------------\n\n");
 800216e:	f009 f979 	bl	800b464 <puts>
 8002172:	2607      	movs	r6, #7
		snprintf((char *)command, sizeof(command), "AT+QIRD=%d,100\r\n", connect_id);
 8002174:	4643      	mov	r3, r8
 8002176:	464a      	mov	r2, r9
 8002178:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800217c:	4668      	mov	r0, sp
 800217e:	f009 f979 	bl	800b474 <sniprintf>
		send_AT_command((char*)command);
 8002182:	4668      	mov	r0, sp
 8002184:	f7ff f894 	bl	80012b0 <send_AT_command>
		printf("\n\n---------------- IN QIRD:0X100 SENDING COUNT: %d ------------------\n\n", count_resend);
 8002188:	2100      	movs	r1, #0
 800218a:	4650      	mov	r0, sl
 800218c:	f009 f8fa 	bl	800b384 <iprintf>
		is_sent_ok = 1;
		while(strstr((char *) response, "+QIRD") == NULL){
 8002190:	4f2f      	ldr	r7, [pc, #188]	@ (8002250 <getResponseFromServer+0xf4>)
			if (strstr((char*)response, "ERROR") != NULL){
 8002192:	f8df b0e4 	ldr.w	fp, [pc, #228]	@ 8002278 <getResponseFromServer+0x11c>
		while(strstr((char *) response, "+QIRD") == NULL){
 8002196:	2500      	movs	r5, #0
 8002198:	492e      	ldr	r1, [pc, #184]	@ (8002254 <getResponseFromServer+0xf8>)
 800219a:	4638      	mov	r0, r7
 800219c:	f009 fb12 	bl	800b7c4 <strstr>
 80021a0:	4604      	mov	r4, r0
 80021a2:	b1e8      	cbz	r0, 80021e0 <getResponseFromServer+0x84>
			printf( "Elapsed Time +QISEND: 0,0: %d\n", count_check);
			count_check++;
			receive_response();
		}

		receive_response();
 80021a4:	f7ff f8ae 	bl	8001304 <receive_response>
			count_check = 0;
			osDelay(100);
			continue;
		}

		char *token = strstr((char*)response, "+QIRD: ");
 80021a8:	492b      	ldr	r1, [pc, #172]	@ (8002258 <getResponseFromServer+0xfc>)
 80021aa:	4829      	ldr	r0, [pc, #164]	@ (8002250 <getResponseFromServer+0xf4>)
 80021ac:	f009 fb0a 	bl	800b7c4 <strstr>
		int value = 0;

		if (token != NULL) {
 80021b0:	4604      	mov	r4, r0
 80021b2:	2800      	cmp	r0, #0
 80021b4:	d140      	bne.n	8002238 <getResponseFromServer+0xdc>
			printf("TOKEN in QIRD is not NULL");
			value = atoi(token + 7);  // Move past "+QIRD: " and convert to integer
		}
		printf("\nNumber of character received: %d\n", value);
 80021b6:	4621      	mov	r1, r4
 80021b8:	4828      	ldr	r0, [pc, #160]	@ (800225c <getResponseFromServer+0x100>)
 80021ba:	f009 f8e3 	bl	800b384 <iprintf>

		printf("OUT OF receive data from server\n");
 80021be:	4828      	ldr	r0, [pc, #160]	@ (8002260 <getResponseFromServer+0x104>)
 80021c0:	f009 f950 	bl	800b464 <puts>
		memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80021c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021c8:	2100      	movs	r1, #0
 80021ca:	4821      	ldr	r0, [pc, #132]	@ (8002250 <getResponseFromServer+0xf4>)
 80021cc:	f009 faaa 	bl	800b724 <memset>
		SIM_UART_ReInitializeRxDMA();
 80021d0:	f7ff f87e 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
		if(value == 0) {
 80021d4:	bbc4      	cbnz	r4, 8002248 <getResponseFromServer+0xec>
			count_check = 0;
			osDelay(100);
 80021d6:	2064      	movs	r0, #100	@ 0x64
 80021d8:	f005 fe4a 	bl	8007e70 <osDelay>
		is_sent_ok = 1;
 80021dc:	2001      	movs	r0, #1
 80021de:	e016      	b.n	800220e <getResponseFromServer+0xb2>
			if (strstr((char*)response, "ERROR") != NULL){
 80021e0:	4659      	mov	r1, fp
 80021e2:	4638      	mov	r0, r7
 80021e4:	f009 faee 	bl	800b7c4 <strstr>
 80021e8:	4601      	mov	r1, r0
 80021ea:	b1a8      	cbz	r0, 8002218 <getResponseFromServer+0xbc>
				printf("\n\n---------------- IN QIRD: 0X1500h: ERROR ------------------\n\n");
 80021ec:	481d      	ldr	r0, [pc, #116]	@ (8002264 <getResponseFromServer+0x108>)
 80021ee:	f009 f939 	bl	800b464 <puts>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80021f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021f6:	4621      	mov	r1, r4
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80021f8:	4815      	ldr	r0, [pc, #84]	@ (8002250 <getResponseFromServer+0xf4>)
 80021fa:	f009 fa93 	bl	800b724 <memset>
				SIM_UART_ReInitializeRxDMA();
 80021fe:	f7ff f867 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
		receive_response();
 8002202:	f7ff f87f 	bl	8001304 <receive_response>
			osDelay(100);
 8002206:	2064      	movs	r0, #100	@ 0x64
 8002208:	f005 fe32 	bl	8007e70 <osDelay>
			continue;
 800220c:	2000      	movs	r0, #0
	for(size_t i = 0; i < 7; i++){
 800220e:	3e01      	subs	r6, #1
 8002210:	d1b0      	bne.n	8002174 <getResponseFromServer+0x18>
		}
		else break;
	}
	return is_sent_ok;
}
 8002212:	b041      	add	sp, #260	@ 0x104
 8002214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if(count_check >= 50){
 8002218:	2d32      	cmp	r5, #50	@ 0x32
 800221a:	d102      	bne.n	8002222 <getResponseFromServer+0xc6>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800221c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002220:	e7ea      	b.n	80021f8 <getResponseFromServer+0x9c>
			osDelay(100);
 8002222:	2064      	movs	r0, #100	@ 0x64
 8002224:	f005 fe24 	bl	8007e70 <osDelay>
			printf( "Elapsed Time +QISEND: 0,0: %d\n", count_check);
 8002228:	4629      	mov	r1, r5
 800222a:	480f      	ldr	r0, [pc, #60]	@ (8002268 <getResponseFromServer+0x10c>)
 800222c:	f009 f8aa 	bl	800b384 <iprintf>
			count_check++;
 8002230:	3501      	adds	r5, #1
			receive_response();
 8002232:	f7ff f867 	bl	8001304 <receive_response>
 8002236:	e7af      	b.n	8002198 <getResponseFromServer+0x3c>
			printf("TOKEN in QIRD is not NULL");
 8002238:	480c      	ldr	r0, [pc, #48]	@ (800226c <getResponseFromServer+0x110>)
 800223a:	f009 f8a3 	bl	800b384 <iprintf>
			value = atoi(token + 7);  // Move past "+QIRD: " and convert to integer
 800223e:	1de0      	adds	r0, r4, #7
 8002240:	f007 fa13 	bl	800966a <atoi>
 8002244:	4604      	mov	r4, r0
 8002246:	e7b6      	b.n	80021b6 <getResponseFromServer+0x5a>
		is_sent_ok = 1;
 8002248:	2001      	movs	r0, #1
	return is_sent_ok;
 800224a:	e7e2      	b.n	8002212 <getResponseFromServer+0xb6>
 800224c:	0800fd65 	.word	0x0800fd65
 8002250:	200018e4 	.word	0x200018e4
 8002254:	0800fe35 	.word	0x0800fe35
 8002258:	0800fe3b 	.word	0x0800fe3b
 800225c:	0800fe5d 	.word	0x0800fe5d
 8002260:	0800fe80 	.word	0x0800fe80
 8002264:	0800fdf6 	.word	0x0800fdf6
 8002268:	0800fd00 	.word	0x0800fd00
 800226c:	0800fe43 	.word	0x0800fe43
 8002270:	0800fd9d 	.word	0x0800fd9d
 8002274:	0800fdae 	.word	0x0800fdae
 8002278:	080109cc 	.word	0x080109cc

0800227c <check_data_sent_to_server>:

int check_data_sent_to_server(int connect_id){
 800227c:	b508      	push	{r3, lr}
	if(acknowledgeResponse(0)){
 800227e:	2000      	movs	r0, #0
 8002280:	f7ff fee2 	bl	8002048 <acknowledgeResponse>
 8002284:	b180      	cbz	r0, 80022a8 <check_data_sent_to_server+0x2c>
		printf("\n---------------------------- ACKNOWLEDGE SENDING SUCCESSFULLY -------------------------------\n");
 8002286:	4809      	ldr	r0, [pc, #36]	@ (80022ac <check_data_sent_to_server+0x30>)
 8002288:	f009 f8ec 	bl	800b464 <puts>
		if(getResponseFromServer(0)){
 800228c:	2000      	movs	r0, #0
 800228e:	f7ff ff65 	bl	800215c <getResponseFromServer>
 8002292:	b120      	cbz	r0, 800229e <check_data_sent_to_server+0x22>
			printf("\n------------------------------ GET RESPONSE from SERVER successfully -------------------------------\n");
 8002294:	4806      	ldr	r0, [pc, #24]	@ (80022b0 <check_data_sent_to_server+0x34>)
 8002296:	f009 f8e5 	bl	800b464 <puts>
			return 1;
 800229a:	2001      	movs	r0, #1
	}
	else{
		printf("\n---------------------------- ACKNOWLEDGE SENDING FAILED -------------------------------\n");
		return 0;
	}
}
 800229c:	bd08      	pop	{r3, pc}
			printf("\n---------------------------- GET RESPONSE FROM SERVER FAILED -------------------------------\n");
 800229e:	4805      	ldr	r0, [pc, #20]	@ (80022b4 <check_data_sent_to_server+0x38>)
		printf("\n---------------------------- ACKNOWLEDGE SENDING FAILED -------------------------------\n");
 80022a0:	f009 f8e0 	bl	800b464 <puts>
			return 0;
 80022a4:	2000      	movs	r0, #0
 80022a6:	e7f9      	b.n	800229c <check_data_sent_to_server+0x20>
		printf("\n---------------------------- ACKNOWLEDGE SENDING FAILED -------------------------------\n");
 80022a8:	4803      	ldr	r0, [pc, #12]	@ (80022b8 <check_data_sent_to_server+0x3c>)
 80022aa:	e7f9      	b.n	80022a0 <check_data_sent_to_server+0x24>
 80022ac:	0800fea0 	.word	0x0800fea0
 80022b0:	0800feff 	.word	0x0800feff
 80022b4:	0800ff65 	.word	0x0800ff65
 80022b8:	0800ffc3 	.word	0x0800ffc3

080022bc <close_connection>:


int close_connection(int connect_id){
 80022bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022c0:	b0c0      	sub	sp, #256	@ 0x100
 80022c2:	4603      	mov	r3, r0
	uint8_t command[256];
	snprintf((char *)command, sizeof(command), "AT+QICLOSE=%d\r\n", connect_id);
 80022c4:	4a21      	ldr	r2, [pc, #132]	@ (800234c <close_connection+0x90>)
	send_AT_command((char*)command);
	int count_check = 0;
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80022c6:	4f22      	ldr	r7, [pc, #136]	@ (8002350 <close_connection+0x94>)
 80022c8:	4e22      	ldr	r6, [pc, #136]	@ (8002354 <close_connection+0x98>)
		receive_response();
		if (strstr((char*)response, "ERROR") != NULL){
 80022ca:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 800235c <close_connection+0xa0>
	snprintf((char *)command, sizeof(command), "AT+QICLOSE=%d\r\n", connect_id);
 80022ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80022d2:	4668      	mov	r0, sp
 80022d4:	f009 f8ce 	bl	800b474 <sniprintf>
	send_AT_command((char*)command);
 80022d8:	4668      	mov	r0, sp
 80022da:	f7fe ffe9 	bl	80012b0 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80022de:	2506      	movs	r5, #6
 80022e0:	481b      	ldr	r0, [pc, #108]	@ (8002350 <close_connection+0x94>)
 80022e2:	4631      	mov	r1, r6
 80022e4:	f009 fa6e 	bl	800b7c4 <strstr>
 80022e8:	4604      	mov	r4, r0
 80022ea:	b170      	cbz	r0, 800230a <close_connection+0x4e>
			return 0;
		}
		osDelay(1000);
		count_check++;
	}
	receive_response();
 80022ec:	f7ff f80a 	bl	8001304 <receive_response>
	osDelay(100);
 80022f0:	2064      	movs	r0, #100	@ 0x64
 80022f2:	f005 fdbd 	bl	8007e70 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80022f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022fa:	2100      	movs	r1, #0
 80022fc:	4814      	ldr	r0, [pc, #80]	@ (8002350 <close_connection+0x94>)
 80022fe:	f009 fa11 	bl	800b724 <memset>
	SIM_UART_ReInitializeRxDMA();
 8002302:	f7fe ffe5 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
	return 1;
 8002306:	2001      	movs	r0, #1
 8002308:	e00f      	b.n	800232a <close_connection+0x6e>
		receive_response();
 800230a:	f7fe fffb 	bl	8001304 <receive_response>
		if (strstr((char*)response, "ERROR") != NULL){
 800230e:	4641      	mov	r1, r8
 8002310:	4638      	mov	r0, r7
 8002312:	f009 fa57 	bl	800b7c4 <strstr>
 8002316:	b158      	cbz	r0, 8002330 <close_connection+0x74>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002318:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800231c:	4621      	mov	r1, r4
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800231e:	480c      	ldr	r0, [pc, #48]	@ (8002350 <close_connection+0x94>)
 8002320:	f009 fa00 	bl	800b724 <memset>
			SIM_UART_ReInitializeRxDMA();
 8002324:	f7fe ffd4 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8002328:	2000      	movs	r0, #0
}
 800232a:	b040      	add	sp, #256	@ 0x100
 800232c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if(count_check >= 5){
 8002330:	3d01      	subs	r5, #1
 8002332:	d106      	bne.n	8002342 <close_connection+0x86>
			printf("Close Server failed");
 8002334:	4808      	ldr	r0, [pc, #32]	@ (8002358 <close_connection+0x9c>)
 8002336:	f009 f825 	bl	800b384 <iprintf>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800233a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800233e:	4629      	mov	r1, r5
 8002340:	e7ed      	b.n	800231e <close_connection+0x62>
		osDelay(1000);
 8002342:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002346:	f005 fd93 	bl	8007e70 <osDelay>
		count_check++;
 800234a:	e7c9      	b.n	80022e0 <close_connection+0x24>
 800234c:	0801001c 	.word	0x0801001c
 8002350:	200018e4 	.word	0x200018e4
 8002354:	0800fa20 	.word	0x0800fa20
 8002358:	0801002c 	.word	0x0801002c
 800235c:	080109cc 	.word	0x080109cc

08002360 <extract_time_CCLK>:


int extract_time_CCLK(uint8_t* message){
 8002360:	b510      	push	{r4, lr}
 8002362:	b08e      	sub	sp, #56	@ 0x38
	int year, month, day, hour, minute, second, timezone;

	sscanf((char*) message, "AT+CCLK?\r\n+CCLK: \"%2d/%2d/%2d,%2d:%2d:%2d%2d\"",
 8002364:	ab0d      	add	r3, sp, #52	@ 0x34
 8002366:	9304      	str	r3, [sp, #16]
 8002368:	ab0c      	add	r3, sp, #48	@ 0x30
 800236a:	9303      	str	r3, [sp, #12]
 800236c:	ab0b      	add	r3, sp, #44	@ 0x2c
 800236e:	9302      	str	r3, [sp, #8]
 8002370:	ab0a      	add	r3, sp, #40	@ 0x28
 8002372:	9301      	str	r3, [sp, #4]
 8002374:	ab09      	add	r3, sp, #36	@ 0x24
 8002376:	9300      	str	r3, [sp, #0]
 8002378:	aa07      	add	r2, sp, #28
 800237a:	ab08      	add	r3, sp, #32
 800237c:	491d      	ldr	r1, [pc, #116]	@ (80023f4 <extract_time_CCLK+0x94>)
 800237e:	f009 f8cd 	bl	800b51c <siscanf>
						&year, &month, &day, &hour, &minute, &second, &timezone);
	hour += 1;
 8002382:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002384:	1c5a      	adds	r2, r3, #1
	if (hour >= 24) {
 8002386:	2a17      	cmp	r2, #23
		hour -= 24;
 8002388:	bfc3      	ittte	gt
 800238a:	3b17      	subgt	r3, #23
 800238c:	930a      	strgt	r3, [sp, #40]	@ 0x28
		day += 1;
 800238e:	9b09      	ldrgt	r3, [sp, #36]	@ 0x24
	hour += 1;
 8002390:	920a      	strle	r2, [sp, #40]	@ 0x28
		day += 1;
 8002392:	bfc4      	itt	gt
 8002394:	3301      	addgt	r3, #1
 8002396:	9309      	strgt	r3, [sp, #36]	@ 0x24
		// Simplified example: Add code here to handle month/day overflow as needed
	}
	if(year < 24) return 0;
 8002398:	9b07      	ldr	r3, [sp, #28]
 800239a:	2b17      	cmp	r3, #23
 800239c:	dd27      	ble.n	80023ee <extract_time_CCLK+0x8e>
	rmc_jt.date.Yr = year;
 800239e:	4c16      	ldr	r4, [pc, #88]	@ (80023f8 <extract_time_CCLK+0x98>)
	rmc_jt.date.Mon = month;
	rmc_jt.date.Day = day;
	rmc_jt.tim.hour = hour;
 80023a0:	980a      	ldr	r0, [sp, #40]	@ 0x28
	rmc_jt.tim.min = minute;
 80023a2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
	rmc_jt.tim.sec = second;
 80023a4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
	rmc_jt.date.Yr = year;
 80023a6:	61a3      	str	r3, [r4, #24]
	rmc_jt.date.Mon = month;
 80023a8:	9b08      	ldr	r3, [sp, #32]
 80023aa:	6163      	str	r3, [r4, #20]
	rmc_jt.tim.hour = hour;
 80023ac:	6020      	str	r0, [r4, #0]
	rmc_jt.date.Day = day;
 80023ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
	rmc_jt.tim.min = minute;
 80023b0:	6061      	str	r1, [r4, #4]
	rmc_jt.tim.sec = second;
 80023b2:	60a2      	str	r2, [r4, #8]
	set_time(hour, minute, second);
 80023b4:	b2c9      	uxtb	r1, r1
 80023b6:	b2d2      	uxtb	r2, r2
 80023b8:	b2c0      	uxtb	r0, r0
	rmc_jt.date.Day = day;
 80023ba:	6123      	str	r3, [r4, #16]
	set_time(hour, minute, second);
 80023bc:	f000 fefa 	bl	80031b4 <set_time>
	set_date(year, month, day);
 80023c0:	f89d 2024 	ldrb.w	r2, [sp, #36]	@ 0x24
 80023c4:	f89d 1020 	ldrb.w	r1, [sp, #32]
 80023c8:	f89d 001c 	ldrb.w	r0, [sp, #28]
 80023cc:	f000 ff10 	bl	80031f0 <set_date>
	printf("RTC TIME with GMT+8: 20%02d/%02d/%02d, %02d:%02d:%02d\n", rmc_jt.date.Yr, rmc_jt.date.Mon, rmc_jt.date.Day, rmc_jt.tim.hour, rmc_jt.tim.min, rmc_jt.tim.sec);
 80023d0:	68a3      	ldr	r3, [r4, #8]
 80023d2:	9302      	str	r3, [sp, #8]
 80023d4:	6863      	ldr	r3, [r4, #4]
 80023d6:	9301      	str	r3, [sp, #4]
 80023d8:	6823      	ldr	r3, [r4, #0]
 80023da:	9300      	str	r3, [sp, #0]
 80023dc:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 80023e0:	69a1      	ldr	r1, [r4, #24]
 80023e2:	4806      	ldr	r0, [pc, #24]	@ (80023fc <extract_time_CCLK+0x9c>)
 80023e4:	f008 ffce 	bl	800b384 <iprintf>

	return 1;
 80023e8:	2001      	movs	r0, #1
}
 80023ea:	b00e      	add	sp, #56	@ 0x38
 80023ec:	bd10      	pop	{r4, pc}
	if(year < 24) return 0;
 80023ee:	2000      	movs	r0, #0
 80023f0:	e7fb      	b.n	80023ea <extract_time_CCLK+0x8a>
 80023f2:	bf00      	nop
 80023f4:	08010040 	.word	0x08010040
 80023f8:	20001640 	.word	0x20001640
 80023fc:	0801006e 	.word	0x0801006e

08002400 <getCurrentTime>:


int getCurrentTime(){
 8002400:	b538      	push	{r3, r4, r5, lr}
	int count_check = 0;
	send_AT_command("AT+CCLK?\r\n");
 8002402:	4817      	ldr	r0, [pc, #92]	@ (8002460 <getCurrentTime+0x60>)
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8002404:	4d17      	ldr	r5, [pc, #92]	@ (8002464 <getCurrentTime+0x64>)
	send_AT_command("AT+CCLK?\r\n");
 8002406:	f7fe ff53 	bl	80012b0 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 800240a:	2404      	movs	r4, #4
 800240c:	4816      	ldr	r0, [pc, #88]	@ (8002468 <getCurrentTime+0x68>)
 800240e:	4629      	mov	r1, r5
 8002410:	f009 f9d8 	bl	800b7c4 <strstr>
 8002414:	b188      	cbz	r0, 800243a <getCurrentTime+0x3a>
		}
		receive_response();
		osDelay(100);
		count_check++;
	}
	receive_response();
 8002416:	f7fe ff75 	bl	8001304 <receive_response>
	int result_extract = extract_time_CCLK(response);
 800241a:	4813      	ldr	r0, [pc, #76]	@ (8002468 <getCurrentTime+0x68>)
 800241c:	f7ff ffa0 	bl	8002360 <extract_time_CCLK>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002420:	f44f 7200 	mov.w	r2, #512	@ 0x200
	int result_extract = extract_time_CCLK(response);
 8002424:	4604      	mov	r4, r0
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002426:	2100      	movs	r1, #0
 8002428:	480f      	ldr	r0, [pc, #60]	@ (8002468 <getCurrentTime+0x68>)
 800242a:	f009 f97b 	bl	800b724 <memset>
	SIM_UART_ReInitializeRxDMA();
 800242e:	f7fe ff4f 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
	if(result_extract)
 8002432:	1e20      	subs	r0, r4, #0
 8002434:	bf18      	it	ne
 8002436:	2001      	movne	r0, #1
 8002438:	e00a      	b.n	8002450 <getCurrentTime+0x50>
		if(count_check >= 3 ){
 800243a:	3c01      	subs	r4, #1
 800243c:	d109      	bne.n	8002452 <getCurrentTime+0x52>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800243e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002442:	4621      	mov	r1, r4
 8002444:	4808      	ldr	r0, [pc, #32]	@ (8002468 <getCurrentTime+0x68>)
 8002446:	f009 f96d 	bl	800b724 <memset>
			SIM_UART_ReInitializeRxDMA();
 800244a:	f7fe ff41 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
			return 0;
 800244e:	4620      	mov	r0, r4
		return 1;
	else return 0;
}
 8002450:	bd38      	pop	{r3, r4, r5, pc}
		receive_response();
 8002452:	f7fe ff57 	bl	8001304 <receive_response>
		osDelay(100);
 8002456:	2064      	movs	r0, #100	@ 0x64
 8002458:	f005 fd0a 	bl	8007e70 <osDelay>
		count_check++;
 800245c:	e7d6      	b.n	800240c <getCurrentTime+0xc>
 800245e:	bf00      	nop
 8002460:	080100a5 	.word	0x080100a5
 8002464:	0800fa20 	.word	0x0800fa20
 8002468:	200018e4 	.word	0x200018e4

0800246c <receiveRMCDataWithAddrGSM>:


void receiveRMCDataWithAddrGSM(){
 800246c:	b5f0      	push	{r4, r5, r6, r7, lr}
	printf("Inside Receiving Data at GSM\n\n");
	osEvent evt = osMailGet(RMC_MailQGSMId, 3000); // Wait for mail
 800246e:	4f3e      	ldr	r7, [pc, #248]	@ (8002568 <receiveRMCDataWithAddrGSM+0xfc>)
	printf("Inside Receiving Data at GSM\n\n");
 8002470:	483e      	ldr	r0, [pc, #248]	@ (800256c <receiveRMCDataWithAddrGSM+0x100>)
void receiveRMCDataWithAddrGSM(){
 8002472:	b089      	sub	sp, #36	@ 0x24
	printf("Inside Receiving Data at GSM\n\n");
 8002474:	f008 fff6 	bl	800b464 <puts>
	osEvent evt = osMailGet(RMC_MailQGSMId, 3000); // Wait for mail
 8002478:	6839      	ldr	r1, [r7, #0]
 800247a:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800247e:	a805      	add	r0, sp, #20
 8002480:	f005 fdd7 	bl	8008032 <osMailGet>
	if(evt.status == osEventMail){
 8002484:	9b05      	ldr	r3, [sp, #20]
 8002486:	2b20      	cmp	r3, #32
 8002488:	d15c      	bne.n	8002544 <receiveRMCDataWithAddrGSM+0xd8>
		GSM_MAIL_STRUCT *receivedData = (GSM_MAIL_STRUCT *)evt.value.p;
 800248a:	9d06      	ldr	r5, [sp, #24]
		printf("Address received from MAIL QUEUE: \n");
		current_addr_gsm = receivedData->address;
 800248c:	4e38      	ldr	r6, [pc, #224]	@ (8002570 <receiveRMCDataWithAddrGSM+0x104>)
		printf("Address received from MAIL QUEUE: \n");
 800248e:	4839      	ldr	r0, [pc, #228]	@ (8002574 <receiveRMCDataWithAddrGSM+0x108>)
 8002490:	f008 ffe8 	bl	800b464 <puts>
		current_addr_gsm = receivedData->address;
 8002494:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8002496:	6033      	str	r3, [r6, #0]
		if(checkAddrExistInQueue(current_addr_gsm, &result_addr_queue) == 0 || (current_addr_gsm >= end_addr_disconnect && current_addr_gsm <= (FLASH_END_ADDRESS - 0x100))){
 8002498:	6830      	ldr	r0, [r6, #0]
 800249a:	4937      	ldr	r1, [pc, #220]	@ (8002578 <receiveRMCDataWithAddrGSM+0x10c>)
 800249c:	f000 fe0c 	bl	80030b8 <checkAddrExistInQueue>
 80024a0:	b140      	cbz	r0, 80024b4 <receiveRMCDataWithAddrGSM+0x48>
 80024a2:	4b36      	ldr	r3, [pc, #216]	@ (800257c <receiveRMCDataWithAddrGSM+0x110>)
 80024a4:	6832      	ldr	r2, [r6, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d344      	bcc.n	8002536 <receiveRMCDataWithAddrGSM+0xca>
 80024ac:	6833      	ldr	r3, [r6, #0]
 80024ae:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
 80024b2:	d840      	bhi.n	8002536 <receiveRMCDataWithAddrGSM+0xca>
//			current_addr_gsm = receivedDataGSM->address;
			printf("Saving data to variable to send to the server\n");
 80024b4:	4832      	ldr	r0, [pc, #200]	@ (8002580 <receiveRMCDataWithAddrGSM+0x114>)
			printf("\n---------- Current data accepted at address: %08lx----------\n", current_addr_gsm);
			rmc_jt.lcation.latitude = receivedData->rmc.lcation.latitude;
 80024b6:	4c33      	ldr	r4, [pc, #204]	@ (8002584 <receiveRMCDataWithAddrGSM+0x118>)
			printf("Saving data to variable to send to the server\n");
 80024b8:	f008 ffd4 	bl	800b464 <puts>
			printf("\n---------- Current data accepted at address: %08lx----------\n", current_addr_gsm);
 80024bc:	6831      	ldr	r1, [r6, #0]
 80024be:	4832      	ldr	r0, [pc, #200]	@ (8002588 <receiveRMCDataWithAddrGSM+0x11c>)
 80024c0:	f008 ff60 	bl	800b384 <iprintf>
			rmc_jt.lcation.latitude = receivedData->rmc.lcation.latitude;
 80024c4:	e9d5 230e 	ldrd	r2, r3, [r5, #56]	@ 0x38
 80024c8:	e9c4 230e 	strd	r2, r3, [r4, #56]	@ 0x38
			rmc_jt.lcation.longitude = receivedData->rmc.lcation.longitude;
 80024cc:	e9d5 2312 	ldrd	r2, r3, [r5, #72]	@ 0x48
 80024d0:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
			rmc_jt.speed = receivedData->rmc.speed;
 80024d4:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80024d6:	62a3      	str	r3, [r4, #40]	@ 0x28
			rmc_jt.course = receivedData->rmc.course;
 80024d8:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80024da:	62e3      	str	r3, [r4, #44]	@ 0x2c
			rmc_jt.lcation.NS = receivedData->rmc.lcation.NS;
 80024dc:	f895 3040 	ldrb.w	r3, [r5, #64]	@ 0x40
 80024e0:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
			rmc_jt.lcation.EW = receivedData->rmc.lcation.EW;
 80024e4:	f895 3050 	ldrb.w	r3, [r5, #80]	@ 0x50
 80024e8:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
			rmc_jt.isValid = receivedData->rmc.isValid;
 80024ec:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80024ee:	6323      	str	r3, [r4, #48]	@ 0x30
			rmc_jt.date.Yr = receivedData->rmc.date.Yr;
 80024f0:	69ab      	ldr	r3, [r5, #24]
 80024f2:	61a3      	str	r3, [r4, #24]
			rmc_jt.date.Mon = receivedData->rmc.date.Mon;
 80024f4:	696b      	ldr	r3, [r5, #20]
 80024f6:	6163      	str	r3, [r4, #20]
			rmc_jt.date.Day = receivedData->rmc.date.Day;
 80024f8:	692b      	ldr	r3, [r5, #16]
 80024fa:	6123      	str	r3, [r4, #16]
			rmc_jt.tim.hour = receivedData->rmc.tim.hour;
 80024fc:	682b      	ldr	r3, [r5, #0]
 80024fe:	6023      	str	r3, [r4, #0]
			rmc_jt.tim.min = receivedData->rmc.tim.min;
 8002500:	686b      	ldr	r3, [r5, #4]
 8002502:	6063      	str	r3, [r4, #4]
			rmc_jt.tim.sec = receivedData->rmc.tim.sec;
			osMailFree(RMC_MailQGSMId, receivedData);
 8002504:	4629      	mov	r1, r5
			rmc_jt.tim.sec = receivedData->rmc.tim.sec;
 8002506:	68ab      	ldr	r3, [r5, #8]
			osMailFree(RMC_MailQGSMId, receivedData);
 8002508:	6838      	ldr	r0, [r7, #0]
			rmc_jt.tim.sec = receivedData->rmc.tim.sec;
 800250a:	60a3      	str	r3, [r4, #8]
			osMailFree(RMC_MailQGSMId, receivedData);
 800250c:	f005 fdca 	bl	80080a4 <osMailFree>
			printf("\n@@@ GSM-> time: %d:%d:%d --------- date: %d/%d/%d  --------- current_addr: %08lx @@@\n", rmc_jt.tim.hour, rmc_jt.tim.min, rmc_jt.tim.sec, rmc_jt.date.Day, rmc_jt.date.Mon, rmc_jt.date.Yr, current_addr_gsm);
 8002510:	6833      	ldr	r3, [r6, #0]
 8002512:	9303      	str	r3, [sp, #12]
 8002514:	69a3      	ldr	r3, [r4, #24]
 8002516:	9302      	str	r3, [sp, #8]
 8002518:	6963      	ldr	r3, [r4, #20]
 800251a:	9301      	str	r3, [sp, #4]
 800251c:	6923      	ldr	r3, [r4, #16]
 800251e:	9300      	str	r3, [sp, #0]
 8002520:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8002524:	6821      	ldr	r1, [r4, #0]
 8002526:	4819      	ldr	r0, [pc, #100]	@ (800258c <receiveRMCDataWithAddrGSM+0x120>)
 8002528:	f008 ff2c 	bl	800b384 <iprintf>

			received_RMC = 1;
 800252c:	4b18      	ldr	r3, [pc, #96]	@ (8002590 <receiveRMCDataWithAddrGSM+0x124>)
 800252e:	2201      	movs	r2, #1
 8002530:	601a      	str	r2, [r3, #0]
		if(is_disconnect == 0 && is_using_flash == 1 && is_keep_up == 0) {
			printf("----------------------KEEP UP WITH THE MOST CURRENT DATA ---------------------------");
			is_keep_up = 1;
		}
	}
}
 8002532:	b009      	add	sp, #36	@ 0x24
 8002534:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printf("\n----------------Have sent data in this address successfully already: %08lx ----------------\n", receivedData->address);
 8002536:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8002538:	4816      	ldr	r0, [pc, #88]	@ (8002594 <receiveRMCDataWithAddrGSM+0x128>)
}
 800253a:	b009      	add	sp, #36	@ 0x24
 800253c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
			printf("\n----------------Have sent data in this address successfully already: %08lx ----------------\n", receivedData->address);
 8002540:	f008 bf20 	b.w	800b384 <iprintf>
		printf("There is no address mail left\n");
 8002544:	4814      	ldr	r0, [pc, #80]	@ (8002598 <receiveRMCDataWithAddrGSM+0x12c>)
 8002546:	f008 ff8d 	bl	800b464 <puts>
		if(is_disconnect == 0 && is_using_flash == 1 && is_keep_up == 0) {
 800254a:	4b14      	ldr	r3, [pc, #80]	@ (800259c <receiveRMCDataWithAddrGSM+0x130>)
 800254c:	681d      	ldr	r5, [r3, #0]
 800254e:	2d01      	cmp	r5, #1
 8002550:	d1ef      	bne.n	8002532 <receiveRMCDataWithAddrGSM+0xc6>
 8002552:	4c13      	ldr	r4, [pc, #76]	@ (80025a0 <receiveRMCDataWithAddrGSM+0x134>)
 8002554:	4b13      	ldr	r3, [pc, #76]	@ (80025a4 <receiveRMCDataWithAddrGSM+0x138>)
 8002556:	6822      	ldr	r2, [r4, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4313      	orrs	r3, r2
 800255c:	d1e9      	bne.n	8002532 <receiveRMCDataWithAddrGSM+0xc6>
			printf("----------------------KEEP UP WITH THE MOST CURRENT DATA ---------------------------");
 800255e:	4812      	ldr	r0, [pc, #72]	@ (80025a8 <receiveRMCDataWithAddrGSM+0x13c>)
 8002560:	f008 ff10 	bl	800b384 <iprintf>
			is_keep_up = 1;
 8002564:	6025      	str	r5, [r4, #0]
}
 8002566:	e7e4      	b.n	8002532 <receiveRMCDataWithAddrGSM+0xc6>
 8002568:	20001c84 	.word	0x20001c84
 800256c:	080100b0 	.word	0x080100b0
 8002570:	2000169c 	.word	0x2000169c
 8002574:	080100ce 	.word	0x080100ce
 8002578:	200016a4 	.word	0x200016a4
 800257c:	20001698 	.word	0x20001698
 8002580:	080100f1 	.word	0x080100f1
 8002584:	20001640 	.word	0x20001640
 8002588:	0801011f 	.word	0x0801011f
 800258c:	0801015e 	.word	0x0801015e
 8002590:	200018d0 	.word	0x200018d0
 8002594:	080101b5 	.word	0x080101b5
 8002598:	08010213 	.word	0x08010213
 800259c:	200018bc 	.word	0x200018bc
 80025a0:	200018b8 	.word	0x200018b8
 80025a4:	200018c0 	.word	0x200018c0
 80025a8:	08010231 	.word	0x08010231

080025ac <processUploadDataToServer>:

int processUploadDataToServer(JT808_LocationInfoReport *location_info){
 80025ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int result_send_location = 1;
	int result_check = 0;
	while(count_resend < 3){
//		uint32_t freeStack1 = osThreadGetStackSpace(GSMHandle);
//		printf("\n\n --------------Thread GSM %p is running low on stack: %04ld bytes remaining----------\n\n",GSMHandle, freeStack1);
		printf(" \n\n--------------------------- GOING TO SEND DATA TO SERVER: RESEND COUNT %d -----------------------\n\n", count_resend);
 80025b0:	f8df 80e4 	ldr.w	r8, [pc, #228]	@ 8002698 <processUploadDataToServer+0xec>
		else if(result_send_location == 2){
			printf("The connection to server is closed. \n");
			count_resend++;
		}
		else{
			printf("\n\n---------------------  Sending ERROR (SENDING ERROR)  -------------------\n\n");
 80025b4:	f8df 90e4 	ldr.w	r9, [pc, #228]	@ 800269c <processUploadDataToServer+0xf0>
int processUploadDataToServer(JT808_LocationInfoReport *location_info){
 80025b8:	4607      	mov	r7, r0
 80025ba:	2501      	movs	r5, #1
		printf(" \n\n--------------------------- GOING TO SEND DATA TO SERVER: RESEND COUNT %d -----------------------\n\n", count_resend);
 80025bc:	1e69      	subs	r1, r5, #1
 80025be:	4640      	mov	r0, r8
 80025c0:	f008 fee0 	bl	800b384 <iprintf>
		result_send_location = send_location_to_server(0, location_info);
 80025c4:	4639      	mov	r1, r7
 80025c6:	2000      	movs	r0, #0
 80025c8:	f7ff fcc4 	bl	8001f54 <send_location_to_server>
		if(result_send_location == 1){
 80025cc:	2801      	cmp	r0, #1
		result_send_location = send_location_to_server(0, location_info);
 80025ce:	4604      	mov	r4, r0
		if(result_send_location == 1){
 80025d0:	d135      	bne.n	800263e <processUploadDataToServer+0x92>
			printf("Inside process: Check Sending Location Report\r\n");
 80025d2:	4829      	ldr	r0, [pc, #164]	@ (8002678 <processUploadDataToServer+0xcc>)
 80025d4:	f008 ff46 	bl	800b464 <puts>
			result_check = check_data_sent_to_server(0);
 80025d8:	2000      	movs	r0, #0
 80025da:	f7ff fe4f 	bl	800227c <check_data_sent_to_server>
			if(result_check){
 80025de:	4606      	mov	r6, r0
 80025e0:	b158      	cbz	r0, 80025fa <processUploadDataToServer+0x4e>
				printf("Sending SUCCESS\n");
 80025e2:	4826      	ldr	r0, [pc, #152]	@ (800267c <processUploadDataToServer+0xd0>)
 80025e4:	f008 ff3e 	bl	800b464 <puts>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80025e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025ec:	2100      	movs	r1, #0
		}
		count_check++;
		osDelay(100);
	}
	receive_response();
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80025ee:	4824      	ldr	r0, [pc, #144]	@ (8002680 <processUploadDataToServer+0xd4>)
 80025f0:	f009 f898 	bl	800b724 <memset>
	SIM_UART_ReInitializeRxDMA();
 80025f4:	f7fe fe6c 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>

	return 0;
 80025f8:	e036      	b.n	8002668 <processUploadDataToServer+0xbc>
				printf("Sending ERROR (CHECKING SENDING RESULT ERROR)\n");
 80025fa:	4822      	ldr	r0, [pc, #136]	@ (8002684 <processUploadDataToServer+0xd8>)
 80025fc:	f008 ff32 	bl	800b464 <puts>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002600:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002604:	4631      	mov	r1, r6
 8002606:	481e      	ldr	r0, [pc, #120]	@ (8002680 <processUploadDataToServer+0xd4>)
 8002608:	f009 f88c 	bl	800b724 <memset>
				SIM_UART_ReInitializeRxDMA();
 800260c:	f7fe fe60 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
		osDelay(200);
 8002610:	20c8      	movs	r0, #200	@ 0xc8
	while(count_resend < 3){
 8002612:	3501      	adds	r5, #1
		osDelay(200);
 8002614:	f005 fc2c 	bl	8007e70 <osDelay>
	while(count_resend < 3){
 8002618:	2d04      	cmp	r5, #4
 800261a:	d1cf      	bne.n	80025bc <processUploadDataToServer+0x10>
	send_AT_command(FIRST_CHECK);
 800261c:	481a      	ldr	r0, [pc, #104]	@ (8002688 <processUploadDataToServer+0xdc>)
	while(strstr((char *) response, CHECK_RESPONSE) != NULL){
 800261e:	4e1b      	ldr	r6, [pc, #108]	@ (800268c <processUploadDataToServer+0xe0>)
	send_AT_command(FIRST_CHECK);
 8002620:	f7fe fe46 	bl	80012b0 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) != NULL){
 8002624:	250c      	movs	r5, #12
 8002626:	4816      	ldr	r0, [pc, #88]	@ (8002680 <processUploadDataToServer+0xd4>)
 8002628:	4631      	mov	r1, r6
 800262a:	f009 f8cb 	bl	800b7c4 <strstr>
 800262e:	4604      	mov	r4, r0
 8002630:	b960      	cbnz	r0, 800264c <processUploadDataToServer+0xa0>
	receive_response();
 8002632:	f7fe fe67 	bl	8001304 <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002636:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800263a:	4621      	mov	r1, r4
 800263c:	e7d7      	b.n	80025ee <processUploadDataToServer+0x42>
		else if(result_send_location == 2){
 800263e:	2802      	cmp	r0, #2
			printf("The connection to server is closed. \n");
 8002640:	bf0c      	ite	eq
 8002642:	4813      	ldreq	r0, [pc, #76]	@ (8002690 <processUploadDataToServer+0xe4>)
			printf("\n\n---------------------  Sending ERROR (SENDING ERROR)  -------------------\n\n");
 8002644:	4648      	movne	r0, r9
 8002646:	f008 ff0d 	bl	800b464 <puts>
			count_resend++;
 800264a:	e7e1      	b.n	8002610 <processUploadDataToServer+0x64>
		receive_response();
 800264c:	f7fe fe5a 	bl	8001304 <receive_response>
		if(count_check > 10){
 8002650:	3d01      	subs	r5, #1
 8002652:	d10c      	bne.n	800266e <processUploadDataToServer+0xc2>
			printf("SIM MODULE BUG");
 8002654:	480f      	ldr	r0, [pc, #60]	@ (8002694 <processUploadDataToServer+0xe8>)
 8002656:	f008 fe95 	bl	800b384 <iprintf>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800265a:	4809      	ldr	r0, [pc, #36]	@ (8002680 <processUploadDataToServer+0xd4>)
 800265c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002660:	4629      	mov	r1, r5
 8002662:	f009 f85f 	bl	800b724 <memset>
			return 2;
 8002666:	2402      	movs	r4, #2
}
 8002668:	4620      	mov	r0, r4
 800266a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		osDelay(100);
 800266e:	2064      	movs	r0, #100	@ 0x64
 8002670:	f005 fbfe 	bl	8007e70 <osDelay>
 8002674:	e7d7      	b.n	8002626 <processUploadDataToServer+0x7a>
 8002676:	bf00      	nop
 8002678:	080102ed 	.word	0x080102ed
 800267c:	0801031c 	.word	0x0801031c
 8002680:	200018e4 	.word	0x200018e4
 8002684:	0801032c 	.word	0x0801032c
 8002688:	0800fa1b 	.word	0x0800fa1b
 800268c:	0800fa20 	.word	0x0800fa20
 8002690:	0801035a 	.word	0x0801035a
 8002694:	080103cc 	.word	0x080103cc
 8002698:	08010286 	.word	0x08010286
 800269c:	0801037f 	.word	0x0801037f

080026a0 <StartGSM>:

void StartGSM(void const * argument)
{
 80026a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  /* USER CODE BEGIN StartGSM */
	printf("------------------------ Starting GSM: Pushing data to Server ------------------------");
 80026a4:	4889      	ldr	r0, [pc, #548]	@ (80028cc <StartGSM+0x22c>)
						printf("REOPEN CONNECTION TO SERVER\n");
						process = 4;
					}
				}
				else{
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80026a6:	4c8a      	ldr	r4, [pc, #552]	@ (80028d0 <StartGSM+0x230>)
							result_final = processUploadDataToServer(&location_info);
 80026a8:	f8df 827c 	ldr.w	r8, [pc, #636]	@ 8002928 <StartGSM+0x288>
{
 80026ac:	b0a5      	sub	sp, #148	@ 0x94
	printf("------------------------ Starting GSM: Pushing data to Server ------------------------");
 80026ae:	f008 fe69 	bl	800b384 <iprintf>
	RingBufferDmaU8_initUSARTRx(&SIMRxDMARing, &huart3, response, SIM_RESPONSE_MAX_SIZE);
 80026b2:	4a87      	ldr	r2, [pc, #540]	@ (80028d0 <StartGSM+0x230>)
 80026b4:	4987      	ldr	r1, [pc, #540]	@ (80028d4 <StartGSM+0x234>)
 80026b6:	4888      	ldr	r0, [pc, #544]	@ (80028d8 <StartGSM+0x238>)
 80026b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80026bc:	f000 fd6c 	bl	8003198 <RingBufferDmaU8_initUSARTRx>
	JT808_TerminalRegistration reg_msg = create_terminal_registration();
 80026c0:	a804      	add	r0, sp, #16
 80026c2:	f7fe fda3 	bl	800120c <create_terminal_registration>
	JT808_LocationInfoReport location_info = create_location_info_report();
 80026c6:	a813      	add	r0, sp, #76	@ 0x4c
 80026c8:	f7fe fdc6 	bl	8001258 <create_location_info_report>
	initQueue_GSM(&result_addr_queue);
 80026cc:	4883      	ldr	r0, [pc, #524]	@ (80028dc <StartGSM+0x23c>)
 80026ce:	f000 fc89 	bl	8002fe4 <initQueue_GSM>
	init_SIM_module();
 80026d2:	f7fe fe25 	bl	8001320 <init_SIM_module>
	int is_set_uniqueID = 0;
 80026d6:	2600      	movs	r6, #0
	int process = 0;
 80026d8:	4635      	mov	r5, r6
		osDelay(300);
 80026da:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80026de:	f005 fbc7 	bl	8007e70 <osDelay>
		switch(process){
 80026e2:	2d08      	cmp	r5, #8
 80026e4:	d861      	bhi.n	80027aa <StartGSM+0x10a>
 80026e6:	e8df f015 	tbh	[pc, r5, lsl #1]
 80026ea:	0009      	.short	0x0009
 80026ec:	00490020 	.word	0x00490020
 80026f0:	00a3006f 	.word	0x00a3006f
 80026f4:	00e400cc 	.word	0x00e400cc
 80026f8:	04590121 	.word	0x04590121
				printf("First CHECK\r\n");
 80026fc:	4878      	ldr	r0, [pc, #480]	@ (80028e0 <StartGSM+0x240>)
 80026fe:	f008 feb1 	bl	800b464 <puts>
				isReady = first_check_SIM();
 8002702:	f7fe fedf 	bl	80014c4 <first_check_SIM>
				if(isReady) process++;
 8002706:	4601      	mov	r1, r0
 8002708:	2800      	cmp	r0, #0
 800270a:	f040 80ae 	bne.w	800286a <StartGSM+0x1ca>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800270e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002712:	4620      	mov	r0, r4
 8002714:	f009 f806 	bl	800b724 <memset>
					SIM_UART_ReInitializeRxDMA();
 8002718:	f7fe fdda 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
					printf("\n------------------------ Rebooting SIM module -------------------\n");
 800271c:	4871      	ldr	r0, [pc, #452]	@ (80028e4 <StartGSM+0x244>)
					SIM_UART_ReInitializeRxDMA();
					printf("\n ------------------------------ Rebooting SIM module -------------------------\n");
 800271e:	f008 fea1 	bl	800b464 <puts>
									process++;
 8002722:	2500      	movs	r5, #0
					reboot_SIM_module();
 8002724:	f7fe fe16 	bl	8001354 <reboot_SIM_module>
					process = 0;
 8002728:	e03f      	b.n	80027aa <StartGSM+0x10a>
				printf("Check EVERYTHING READY\r\n");
 800272a:	486f      	ldr	r0, [pc, #444]	@ (80028e8 <StartGSM+0x248>)
 800272c:	f008 fe9a 	bl	800b464 <puts>
				osDelay(100);
 8002730:	2064      	movs	r0, #100	@ 0x64
 8002732:	f005 fb9d 	bl	8007e70 <osDelay>
				int check_SIM = check_SIM_ready();
 8002736:	f7fe ffcb 	bl	80016d0 <check_SIM_ready>
 800273a:	4607      	mov	r7, r0
				if(is_set_uniqueID == 0 && check_SIM == 1){
 800273c:	b186      	cbz	r6, 8002760 <StartGSM+0xc0>
	int process = 0;
 800273e:	462e      	mov	r6, r5
				osDelay(150);
 8002740:	2096      	movs	r0, #150	@ 0x96
 8002742:	f005 fb95 	bl	8007e70 <osDelay>
				if (check_SIM == 0){
 8002746:	2f00      	cmp	r7, #0
 8002748:	f040 8441 	bne.w	8002fce <StartGSM+0x92e>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800274c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002750:	4639      	mov	r1, r7
 8002752:	4620      	mov	r0, r4
 8002754:	f008 ffe6 	bl	800b724 <memset>
					SIM_UART_ReInitializeRxDMA();
 8002758:	f7fe fdba 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
					printf("\n --------------------------- Rebooting SIM module --------------------------\n");
 800275c:	4863      	ldr	r0, [pc, #396]	@ (80028ec <StartGSM+0x24c>)
 800275e:	e7de      	b.n	800271e <StartGSM+0x7e>
				if(is_set_uniqueID == 0 && check_SIM == 1){
 8002760:	2801      	cmp	r0, #1
 8002762:	d1ed      	bne.n	8002740 <StartGSM+0xa0>
					memcpy(reg_msg.terminal_phone_number, terminal_phone_number, sizeof(terminal_phone_number));
 8002764:	4b62      	ldr	r3, [pc, #392]	@ (80028f0 <StartGSM+0x250>)
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	889b      	ldrh	r3, [r3, #4]
 800276a:	f8cd 2015 	str.w	r2, [sp, #21]
 800276e:	f8ad 3019 	strh.w	r3, [sp, #25]
					memcpy(location_info.terminal_phone_number, terminal_phone_number, sizeof(terminal_phone_number));
 8002772:	f8cd 2051 	str.w	r2, [sp, #81]	@ 0x51
 8002776:	f8ad 3055 	strh.w	r3, [sp, #85]	@ 0x55
					is_set_uniqueID = 1;
 800277a:	e7e0      	b.n	800273e <StartGSM+0x9e>
				printf("Inside process: Configure PDP context\r\n");
 800277c:	485d      	ldr	r0, [pc, #372]	@ (80028f4 <StartGSM+0x254>)
 800277e:	f008 fe71 	bl	800b464 <puts>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002782:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002786:	2100      	movs	r1, #0
 8002788:	4620      	mov	r0, r4
 800278a:	f008 ffcb 	bl	800b724 <memset>
				SIM_UART_ReInitializeRxDMA();
 800278e:	f7fe fd9f 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
				configure_APN(1);
 8002792:	2001      	movs	r0, #1
 8002794:	f7ff f8da 	bl	800194c <configure_APN>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002798:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800279c:	2100      	movs	r1, #0
 800279e:	4620      	mov	r0, r4
 80027a0:	f008 ffc0 	bl	800b724 <memset>
				SIM_UART_ReInitializeRxDMA();
 80027a4:	f7fe fd94 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
				process++;
 80027a8:	2503      	movs	r5, #3
				}
				break;
		}
		if(is_in_sending == 0 && is_disconnect == 1){
 80027aa:	4f53      	ldr	r7, [pc, #332]	@ (80028f8 <StartGSM+0x258>)
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	b92b      	cbnz	r3, 80027bc <StartGSM+0x11c>
 80027b0:	4b52      	ldr	r3, [pc, #328]	@ (80028fc <StartGSM+0x25c>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d190      	bne.n	80026da <StartGSM+0x3a>
			receiveRMCDataWithAddrGSM();
 80027b8:	f7ff fe58 	bl	800246c <receiveRMCDataWithAddrGSM>
		}
		if(is_in_sending == 1){
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d18b      	bne.n	80026da <StartGSM+0x3a>
			is_in_sending = 0;
 80027c2:	2300      	movs	r3, #0
 80027c4:	603b      	str	r3, [r7, #0]
 80027c6:	e788      	b.n	80026da <StartGSM+0x3a>
				printf("Inside process: Activate PDP context\r\n");
 80027c8:	484d      	ldr	r0, [pc, #308]	@ (8002900 <StartGSM+0x260>)
 80027ca:	f008 fe4b 	bl	800b464 <puts>
				int receive_activate = activate_context(1);
 80027ce:	2001      	movs	r0, #1
 80027d0:	f7ff f90a 	bl	80019e8 <activate_context>
				if(receive_activate){
 80027d4:	4607      	mov	r7, r0
 80027d6:	b188      	cbz	r0, 80027fc <StartGSM+0x15c>
					getCurrentTime();
 80027d8:	f7ff fe12 	bl	8002400 <getCurrentTime>
					printf("Activate PDP context successfully\n");
 80027dc:	4849      	ldr	r0, [pc, #292]	@ (8002904 <StartGSM+0x264>)
 80027de:	f008 fe41 	bl	800b464 <puts>
					osDelay(200);
 80027e2:	20c8      	movs	r0, #200	@ 0xc8
 80027e4:	f005 fb44 	bl	8007e70 <osDelay>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80027e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027ec:	2100      	movs	r1, #0
 80027ee:	4620      	mov	r0, r4
 80027f0:	f008 ff98 	bl	800b724 <memset>
					SIM_UART_ReInitializeRxDMA();
 80027f4:	f7fe fd6c 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
					process++;
 80027f8:	2504      	movs	r5, #4
 80027fa:	e7d6      	b.n	80027aa <StartGSM+0x10a>
					printf("Activate PDP Context Failed\n");
 80027fc:	4842      	ldr	r0, [pc, #264]	@ (8002908 <StartGSM+0x268>)
 80027fe:	f008 fe31 	bl	800b464 <puts>
					int receive_deactivate = deactivate_context(1);
 8002802:	2001      	movs	r0, #1
 8002804:	f7ff f954 	bl	8001ab0 <deactivate_context>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002808:	f44f 7200 	mov.w	r2, #512	@ 0x200
					int receive_deactivate = deactivate_context(1);
 800280c:	4605      	mov	r5, r0
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800280e:	4639      	mov	r1, r7
 8002810:	4620      	mov	r0, r4
 8002812:	f008 ff87 	bl	800b724 <memset>
					SIM_UART_ReInitializeRxDMA();
 8002816:	f7fe fd5b 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
					if (receive_deactivate) process = 1;
 800281a:	bb35      	cbnz	r5, 800286a <StartGSM+0x1ca>
						memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800281c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002820:	4629      	mov	r1, r5
 8002822:	4620      	mov	r0, r4
 8002824:	f008 ff7e 	bl	800b724 <memset>
						SIM_UART_ReInitializeRxDMA();
 8002828:	f7fe fd52 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
						printf("\n --------------------------- Rebooting SIM module ---------------------------\n");
 800282c:	4837      	ldr	r0, [pc, #220]	@ (800290c <StartGSM+0x26c>)
 800282e:	e776      	b.n	800271e <StartGSM+0x7e>
				printf("Inside process: OPEN SOCKET SERVICE\r\n");
 8002830:	4837      	ldr	r0, [pc, #220]	@ (8002910 <StartGSM+0x270>)
 8002832:	f008 fe17 	bl	800b464 <puts>
				int received_res = open_socket_service(1, 0, 0, 0);
 8002836:	2300      	movs	r3, #0
 8002838:	461a      	mov	r2, r3
 800283a:	4619      	mov	r1, r3
 800283c:	2001      	movs	r0, #1
 800283e:	f7ff f97d 	bl	8001b3c <open_socket_service>
				if(received_res){
 8002842:	4607      	mov	r7, r0
 8002844:	2800      	cmp	r0, #0
 8002846:	f040 83c5 	bne.w	8002fd4 <StartGSM+0x934>
					printf("Connect to Server Failed\n");
 800284a:	4832      	ldr	r0, [pc, #200]	@ (8002914 <StartGSM+0x274>)
 800284c:	f008 fe0a 	bl	800b464 <puts>
					int receive_deactivate = deactivate_context(1);
 8002850:	2001      	movs	r0, #1
 8002852:	f7ff f92d 	bl	8001ab0 <deactivate_context>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002856:	f44f 7200 	mov.w	r2, #512	@ 0x200
					int receive_deactivate = deactivate_context(1);
 800285a:	4605      	mov	r5, r0
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800285c:	4639      	mov	r1, r7
 800285e:	4620      	mov	r0, r4
 8002860:	f008 ff60 	bl	800b724 <memset>
					SIM_UART_ReInitializeRxDMA();
 8002864:	f7fe fd34 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
					if (receive_deactivate) process = 1;
 8002868:	b10d      	cbz	r5, 800286e <StartGSM+0x1ce>
					if (receive_deactivate) process = 1;
 800286a:	2501      	movs	r5, #1
 800286c:	e79d      	b.n	80027aa <StartGSM+0x10a>
						memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800286e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002872:	4629      	mov	r1, r5
 8002874:	4620      	mov	r0, r4
 8002876:	f008 ff55 	bl	800b724 <memset>
						SIM_UART_ReInitializeRxDMA();
 800287a:	f7fe fd29 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
						printf("\n ------------------------- Rebooting SIM module -----------------------\n");
 800287e:	4826      	ldr	r0, [pc, #152]	@ (8002918 <StartGSM+0x278>)
 8002880:	e74d      	b.n	800271e <StartGSM+0x7e>
				printf("Inside process: Register/Login to the server.\r\n");
 8002882:	4826      	ldr	r0, [pc, #152]	@ (800291c <StartGSM+0x27c>)
 8002884:	f008 fdee 	bl	800b464 <puts>
 8002888:	2503      	movs	r5, #3
					int result_send_login = login_to_server(0,&reg_msg);
 800288a:	a904      	add	r1, sp, #16
 800288c:	2000      	movs	r0, #0
 800288e:	f7ff fae7 	bl	8001e60 <login_to_server>
 8002892:	4607      	mov	r7, r0
					receive_response();
 8002894:	f7fe fd36 	bl	8001304 <receive_response>
					if(result_send_login){
 8002898:	b127      	cbz	r7, 80028a4 <StartGSM+0x204>
						printf("LOGIN TO SERVER SUCCESSFULLY\n");
 800289a:	4821      	ldr	r0, [pc, #132]	@ (8002920 <StartGSM+0x280>)
 800289c:	f008 fde2 	bl	800b464 <puts>
				else process++;
 80028a0:	2506      	movs	r5, #6
 80028a2:	e782      	b.n	80027aa <StartGSM+0x10a>
					osDelay(200);
 80028a4:	20c8      	movs	r0, #200	@ 0xc8
 80028a6:	f005 fae3 	bl	8007e70 <osDelay>
				while(count_resend_login < 3){
 80028aa:	3d01      	subs	r5, #1
 80028ac:	d1ed      	bne.n	800288a <StartGSM+0x1ea>
				else process = 8;
 80028ae:	2508      	movs	r5, #8
 80028b0:	e77b      	b.n	80027aa <StartGSM+0x10a>
				printf("Inside process: Check Register/Login\r\n");
 80028b2:	481c      	ldr	r0, [pc, #112]	@ (8002924 <StartGSM+0x284>)
 80028b4:	f008 fdd6 	bl	800b464 <puts>
				int result_check_login = check_data_sent_to_server(0);
 80028b8:	2000      	movs	r0, #0
 80028ba:	f7ff fcdf 	bl	800227c <check_data_sent_to_server>
				if(result_check_login){
 80028be:	2800      	cmp	r0, #0
 80028c0:	d0f5      	beq.n	80028ae <StartGSM+0x20e>
					receive_response();
 80028c2:	f7fe fd1f 	bl	8001304 <receive_response>
					process++;
 80028c6:	2507      	movs	r5, #7
 80028c8:	e76f      	b.n	80027aa <StartGSM+0x10a>
 80028ca:	bf00      	nop
 80028cc:	080103db 	.word	0x080103db
 80028d0:	200018e4 	.word	0x200018e4
 80028d4:	20001db0 	.word	0x20001db0
 80028d8:	200018d4 	.word	0x200018d4
 80028dc:	200016a4 	.word	0x200016a4
 80028e0:	08010432 	.word	0x08010432
 80028e4:	0801043f 	.word	0x0801043f
 80028e8:	08010482 	.word	0x08010482
 80028ec:	0801049a 	.word	0x0801049a
 80028f0:	20001638 	.word	0x20001638
 80028f4:	080104e8 	.word	0x080104e8
 80028f8:	200018cc 	.word	0x200018cc
 80028fc:	200018c0 	.word	0x200018c0
 8002900:	0801050f 	.word	0x0801050f
 8002904:	08010535 	.word	0x08010535
 8002908:	08010557 	.word	0x08010557
 800290c:	08010573 	.word	0x08010573
 8002910:	080105c2 	.word	0x080105c2
 8002914:	080105e7 	.word	0x080105e7
 8002918:	08010600 	.word	0x08010600
 800291c:	08010649 	.word	0x08010649
 8002920:	08010678 	.word	0x08010678
 8002924:	08010695 	.word	0x08010695
 8002928:	20000000 	.word	0x20000000
				is_in_sending = 1;
 800292c:	4ba6      	ldr	r3, [pc, #664]	@ (8002bc8 <StartGSM+0x528>)
				printf("Inside process: Send Location\r\n");
 800292e:	48a7      	ldr	r0, [pc, #668]	@ (8002bcc <StartGSM+0x52c>)
				is_in_sending = 1;
 8002930:	2201      	movs	r2, #1
 8002932:	601a      	str	r2, [r3, #0]
				printf("Inside process: Send Location\r\n");
 8002934:	f008 fd96 	bl	800b464 <puts>
				int result_get_current = getCurrentTime();
 8002938:	f7ff fd62 	bl	8002400 <getCurrentTime>
				if(result_get_current == 0){
 800293c:	2800      	cmp	r0, #0
 800293e:	d0b6      	beq.n	80028ae <StartGSM+0x20e>
					if(received_RMC == 1){
 8002940:	f8df 9300 	ldr.w	r9, [pc, #768]	@ 8002c44 <StartGSM+0x5a4>
					receiveRMCDataWithAddrGSM();
 8002944:	f7ff fd92 	bl	800246c <receiveRMCDataWithAddrGSM>
					if(received_RMC == 1){
 8002948:	f8d9 3000 	ldr.w	r3, [r9]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d1f9      	bne.n	8002944 <StartGSM+0x2a4>
						received_RMC = 0;
 8002950:	2300      	movs	r3, #0
						printf("RECEIVED RMC DATA AT GSM MODULE\n");
 8002952:	489f      	ldr	r0, [pc, #636]	@ (8002bd0 <StartGSM+0x530>)
						received_RMC = 0;
 8002954:	f8c9 3000 	str.w	r3, [r9]
						printf("RECEIVED RMC DATA AT GSM MODULE\n");
 8002958:	f008 fd84 	bl	800b464 <puts>
						save_rmc_to_location_info(&location_info);
 800295c:	a813      	add	r0, sp, #76	@ 0x4c
 800295e:	f7fe fd27 	bl	80013b0 <save_rmc_to_location_info>
							send_AT_command(CHECK_SIGNAL_QUALITY);
 8002962:	4f9c      	ldr	r7, [pc, #624]	@ (8002bd4 <StartGSM+0x534>)
							if(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8002964:	f8df a2e0 	ldr.w	sl, [pc, #736]	@ 8002c48 <StartGSM+0x5a8>
						save_rmc_to_location_info(&location_info);
 8002968:	2503      	movs	r5, #3
							send_AT_command(CHECK_SIGNAL_QUALITY);
 800296a:	4638      	mov	r0, r7
 800296c:	f7fe fca0 	bl	80012b0 <send_AT_command>
							osDelay(300);
 8002970:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002974:	f005 fa7c 	bl	8007e70 <osDelay>
							if(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8002978:	4651      	mov	r1, sl
 800297a:	4620      	mov	r0, r4
 800297c:	f008 ff22 	bl	800b7c4 <strstr>
 8002980:	2800      	cmp	r0, #0
 8002982:	f040 808e 	bne.w	8002aa2 <StartGSM+0x402>
								printf("\n CSQ OK:");
 8002986:	4894      	ldr	r0, [pc, #592]	@ (8002bd8 <StartGSM+0x538>)
 8002988:	f008 fcfc 	bl	800b384 <iprintf>
								receive_response();
 800298c:	f7fe fcba 	bl	8001304 <receive_response>
								printf("\n");
 8002990:	200a      	movs	r0, #10
 8002992:	f008 fd09 	bl	800b3a8 <putchar>
						HAL_TIM_Base_Start(&htim3);
 8002996:	4f91      	ldr	r7, [pc, #580]	@ (8002bdc <StartGSM+0x53c>)
 8002998:	4d91      	ldr	r5, [pc, #580]	@ (8002be0 <StartGSM+0x540>)
 800299a:	4638      	mov	r0, r7
 800299c:	f004 fbda 	bl	8007154 <HAL_TIM_Base_Start>
						__HAL_TIM_SET_COUNTER(&htim3, 0);
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	f04f 0a00 	mov.w	sl, #0
 80029a6:	f8c3 a024 	str.w	sl, [r3, #36]	@ 0x24
							result_final = processUploadDataToServer(&location_info);
 80029aa:	a813      	add	r0, sp, #76	@ 0x4c
 80029ac:	f7ff fdfe 	bl	80025ac <processUploadDataToServer>
							if(result_final == 1){
 80029b0:	2801      	cmp	r0, #1
							result_final = processUploadDataToServer(&location_info);
 80029b2:	f8c8 0000 	str.w	r0, [r8]
							if(result_final == 1){
 80029b6:	f040 814b 	bne.w	8002c50 <StartGSM+0x5b0>
								printf("Sending SUCCESS\n");
 80029ba:	488a      	ldr	r0, [pc, #552]	@ (8002be4 <StartGSM+0x544>)
 80029bc:	f008 fd52 	bl	800b464 <puts>
								receive_response();
 80029c0:	f7fe fca0 	bl	8001304 <receive_response>
								memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80029c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029c8:	4651      	mov	r1, sl
 80029ca:	4620      	mov	r0, r4
 80029cc:	f008 feaa 	bl	800b724 <memset>
								SIM_UART_ReInitializeRxDMA();
 80029d0:	f7fe fc7e 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
								if(is_disconnect == 1 || is_using_flash == 1){
 80029d4:	682a      	ldr	r2, [r5, #0]
 80029d6:	2a01      	cmp	r2, #1
 80029d8:	d077      	beq.n	8002aca <StartGSM+0x42a>
 80029da:	4b83      	ldr	r3, [pc, #524]	@ (8002be8 <StartGSM+0x548>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2b01      	cmp	r3, #1
 80029e0:	f040 80dc 	bne.w	8002b9c <StartGSM+0x4fc>
									printf("\n-----------ADDING current address to the result queue----------\n");
 80029e4:	4881      	ldr	r0, [pc, #516]	@ (8002bec <StartGSM+0x54c>)
									enqueue_GSM(&result_addr_queue, current_addr_gsm);
 80029e6:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8002c00 <StartGSM+0x560>
									printf("\n-----------ADDING current address to the result queue----------\n");
 80029ea:	f008 fd3b 	bl	800b464 <puts>
									enqueue_GSM(&result_addr_queue, current_addr_gsm);
 80029ee:	4b80      	ldr	r3, [pc, #512]	@ (8002bf0 <StartGSM+0x550>)
 80029f0:	4658      	mov	r0, fp
 80029f2:	6819      	ldr	r1, [r3, #0]
 80029f4:	f000 fafe 	bl	8002ff4 <enqueue_GSM>
									if(is_keep_up == 0) num_in_mail_sent++;
 80029f8:	4b7e      	ldr	r3, [pc, #504]	@ (8002bf4 <StartGSM+0x554>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d16f      	bne.n	8002ae0 <StartGSM+0x440>
 8002a00:	4a7d      	ldr	r2, [pc, #500]	@ (8002bf8 <StartGSM+0x558>)
 8002a02:	6813      	ldr	r3, [r2, #0]
 8002a04:	3301      	adds	r3, #1
 8002a06:	6013      	str	r3, [r2, #0]
									printf("\n--------------RESULT ADDRESS QUEUE----------------\n");
 8002a08:	487c      	ldr	r0, [pc, #496]	@ (8002bfc <StartGSM+0x55c>)
									if(start_addr_disconnect >= end_addr_disconnect - 128 && checkAddrExistInQueue(end_addr_disconnect - 128, &result_addr_queue)){
 8002a0a:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8002c20 <StartGSM+0x580>
 8002a0e:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8002c28 <StartGSM+0x588>
									printf("\n--------------RESULT ADDRESS QUEUE----------------\n");
 8002a12:	f008 fd27 	bl	800b464 <puts>
									printQueue_GSM(&result_addr_queue);
 8002a16:	487a      	ldr	r0, [pc, #488]	@ (8002c00 <StartGSM+0x560>)
 8002a18:	f000 fb1c 	bl	8003054 <printQueue_GSM>
									if(start_addr_disconnect >= end_addr_disconnect - 128 && checkAddrExistInQueue(end_addr_disconnect - 128, &result_addr_queue)){
 8002a1c:	f8da 3000 	ldr.w	r3, [sl]
 8002a20:	f8db 1000 	ldr.w	r1, [fp]
 8002a24:	3b80      	subs	r3, #128	@ 0x80
 8002a26:	428b      	cmp	r3, r1
 8002a28:	f200 80c7 	bhi.w	8002bba <StartGSM+0x51a>
 8002a2c:	f8da 0000 	ldr.w	r0, [sl]
 8002a30:	4973      	ldr	r1, [pc, #460]	@ (8002c00 <StartGSM+0x560>)
 8002a32:	3880      	subs	r0, #128	@ 0x80
 8002a34:	f000 fb40 	bl	80030b8 <checkAddrExistInQueue>
 8002a38:	2800      	cmp	r0, #0
 8002a3a:	f000 80be 	beq.w	8002bba <StartGSM+0x51a>
										printf("\n\n\n\n---------------END GETTING FROM FLASH-------------\n\n\n\n");
 8002a3e:	4871      	ldr	r0, [pc, #452]	@ (8002c04 <StartGSM+0x564>)
 8002a40:	f008 fd10 	bl	800b464 <puts>
										is_using_flash = 0;
 8002a44:	4a68      	ldr	r2, [pc, #416]	@ (8002be8 <StartGSM+0x548>)
										clearQueue_GSM(&result_addr_queue);
 8002a46:	486e      	ldr	r0, [pc, #440]	@ (8002c00 <StartGSM+0x560>)
										is_using_flash = 0;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	6013      	str	r3, [r2, #0]
										clearQueue_GSM(&result_addr_queue);
 8002a4c:	f000 faf2 	bl	8003034 <clearQueue_GSM>
										count_shiftleft = 0;
 8002a50:	4a6d      	ldr	r2, [pc, #436]	@ (8002c08 <StartGSM+0x568>)
										printf("\n\n---------------- CLEAR THE MAIL QUEUE ---------------------\n\n");
 8002a52:	486e      	ldr	r0, [pc, #440]	@ (8002c0c <StartGSM+0x56c>)
										start_addr_disconnect = 0;
 8002a54:	2300      	movs	r3, #0
										count_shiftleft = 0;
 8002a56:	7013      	strb	r3, [r2, #0]
										is_keep_up = 0;
 8002a58:	4a66      	ldr	r2, [pc, #408]	@ (8002bf4 <StartGSM+0x554>)
										start_addr_disconnect = 0;
 8002a5a:	f8cb 3000 	str.w	r3, [fp]
										is_keep_up = 0;
 8002a5e:	6013      	str	r3, [r2, #0]
										end_addr_disconnect = 0;
 8002a60:	f8ca 3000 	str.w	r3, [sl]
										printf("\n\n---------------- CLEAR THE MAIL QUEUE ---------------------\n\n");
 8002a64:	f008 fcfe 	bl	800b464 <puts>
											osEvent evt = osMailGet(RMC_MailQGSMId, 3000); // Wait for mail
 8002a68:	f8df a1e0 	ldr.w	sl, [pc, #480]	@ 8002c4c <StartGSM+0x5ac>
											printf("Receiving MAIL\n");
 8002a6c:	4868      	ldr	r0, [pc, #416]	@ (8002c10 <StartGSM+0x570>)
 8002a6e:	f008 fcf9 	bl	800b464 <puts>
											osEvent evt = osMailGet(RMC_MailQGSMId, 3000); // Wait for mail
 8002a72:	f8da 1000 	ldr.w	r1, [sl]
 8002a76:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002a7a:	a801      	add	r0, sp, #4
 8002a7c:	f005 fad9 	bl	8008032 <osMailGet>
											if(evt.status == osEventMail){// Wait for mail
 8002a80:	9b01      	ldr	r3, [sp, #4]
 8002a82:	2b20      	cmp	r3, #32
 8002a84:	f040 8085 	bne.w	8002b92 <StartGSM+0x4f2>
												GSM_MAIL_STRUCT *receivedData = (GSM_MAIL_STRUCT *)evt.value.p;
 8002a88:	f8dd b008 	ldr.w	fp, [sp, #8]
												printf("Receiving MAIL For CLEARING: %08lx\n", receivedData->address);
 8002a8c:	4861      	ldr	r0, [pc, #388]	@ (8002c14 <StartGSM+0x574>)
 8002a8e:	f8db 1058 	ldr.w	r1, [fp, #88]	@ 0x58
 8002a92:	f008 fc77 	bl	800b384 <iprintf>
												osMailFree(RMC_MailQGSMId, receivedData);
 8002a96:	f8da 0000 	ldr.w	r0, [sl]
 8002a9a:	4659      	mov	r1, fp
 8002a9c:	f005 fb02 	bl	80080a4 <osMailFree>
 8002aa0:	e7e4      	b.n	8002a6c <StartGSM+0x3cc>
								printf("\n CSQ NOT OK -> RESEND:");
 8002aa2:	485d      	ldr	r0, [pc, #372]	@ (8002c18 <StartGSM+0x578>)
 8002aa4:	f008 fc6e 	bl	800b384 <iprintf>
								receive_response();
 8002aa8:	f7fe fc2c 	bl	8001304 <receive_response>
								printf("\n");
 8002aac:	200a      	movs	r0, #10
 8002aae:	f008 fc7b 	bl	800b3a8 <putchar>
							memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002ab2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ab6:	2100      	movs	r1, #0
 8002ab8:	4620      	mov	r0, r4
 8002aba:	f008 fe33 	bl	800b724 <memset>
							SIM_UART_ReInitializeRxDMA();
 8002abe:	f7fe fc07 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
						for(size_t i = 0; i < 3 ; i++){
 8002ac2:	3d01      	subs	r5, #1
 8002ac4:	f47f af51 	bne.w	800296a <StartGSM+0x2ca>
 8002ac8:	e765      	b.n	8002996 <StartGSM+0x2f6>
										end_addr_disconnect = current_addr_gsm;
 8002aca:	4b49      	ldr	r3, [pc, #292]	@ (8002bf0 <StartGSM+0x550>)
										printf("End address of network outage. RECONNECTED SUCCESSFULLY: %08lx\n", end_addr_disconnect);
 8002acc:	4853      	ldr	r0, [pc, #332]	@ (8002c1c <StartGSM+0x57c>)
										end_addr_disconnect = current_addr_gsm;
 8002ace:	6819      	ldr	r1, [r3, #0]
 8002ad0:	4b53      	ldr	r3, [pc, #332]	@ (8002c20 <StartGSM+0x580>)
 8002ad2:	6019      	str	r1, [r3, #0]
										in_getting_mail_stack = 1;
 8002ad4:	4953      	ldr	r1, [pc, #332]	@ (8002c24 <StartGSM+0x584>)
 8002ad6:	600a      	str	r2, [r1, #0]
										printf("End address of network outage. RECONNECTED SUCCESSFULLY: %08lx\n", end_addr_disconnect);
 8002ad8:	6819      	ldr	r1, [r3, #0]
 8002ada:	f008 fc53 	bl	800b384 <iprintf>
 8002ade:	e781      	b.n	80029e4 <StartGSM+0x344>
									if(is_keep_up == 1 && in_getting_mail_stack == 1){
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d191      	bne.n	8002a08 <StartGSM+0x368>
 8002ae4:	4b4f      	ldr	r3, [pc, #316]	@ (8002c24 <StartGSM+0x584>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d18d      	bne.n	8002a08 <StartGSM+0x368>
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002aec:	f8db 1208 	ldr.w	r1, [fp, #520]	@ 0x208
											int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002af0:	f8db c200 	ldr.w	ip, [fp, #512]	@ 0x200
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002af4:	f04f 0e00 	mov.w	lr, #0
 8002af8:	3901      	subs	r1, #1
										int count_stack = 0;
 8002afa:	4672      	mov	r2, lr
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002afc:	4571      	cmp	r1, lr
 8002afe:	dc12      	bgt.n	8002b26 <StartGSM+0x486>
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002b00:	f04f 0e00 	mov.w	lr, #0
 8002b04:	4571      	cmp	r1, lr
 8002b06:	dc26      	bgt.n	8002b56 <StartGSM+0x4b6>
										start_addr_disconnect -= count_shiftleft * 128;
 8002b08:	4947      	ldr	r1, [pc, #284]	@ (8002c28 <StartGSM+0x588>)
 8002b0a:	4a3f      	ldr	r2, [pc, #252]	@ (8002c08 <StartGSM+0x568>)
 8002b0c:	680b      	ldr	r3, [r1, #0]
 8002b0e:	7810      	ldrb	r0, [r2, #0]
 8002b10:	eba3 13c0 	sub.w	r3, r3, r0, lsl #7
 8002b14:	600b      	str	r3, [r1, #0]
										count_shiftleft = 0;
 8002b16:	2300      	movs	r3, #0
 8002b18:	7013      	strb	r3, [r2, #0]
										in_getting_mail_stack = 0;
 8002b1a:	4a42      	ldr	r2, [pc, #264]	@ (8002c24 <StartGSM+0x584>)
										printf("\n\n-------------- HAVE SENT ALL THE STACKED DATA IN MAIL QUEUE ----------------\n\n");
 8002b1c:	4843      	ldr	r0, [pc, #268]	@ (8002c2c <StartGSM+0x58c>)
										in_getting_mail_stack = 0;
 8002b1e:	6013      	str	r3, [r2, #0]
										printf("\n\n-------------- HAVE SENT ALL THE STACKED DATA IN MAIL QUEUE ----------------\n\n");
 8002b20:	f008 fca0 	bl	800b464 <puts>
 8002b24:	e770      	b.n	8002a08 <StartGSM+0x368>
											int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002b26:	eb0e 030c 	add.w	r3, lr, ip
 8002b2a:	4258      	negs	r0, r3
 8002b2c:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 8002b30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b34:	bf58      	it	pl
 8002b36:	4243      	negpl	r3, r0
											if(result_addr_queue.data[idx] == (FLASH_END_ADDRESS - 0x100) && result_addr_queue.data[idx+1] == (FLASH_END_ADDRESS - 0x100)){
 8002b38:	f85b 0023 	ldr.w	r0, [fp, r3, lsl #2]
 8002b3c:	f5b0 4f9e 	cmp.w	r0, #20224	@ 0x4f00
 8002b40:	d106      	bne.n	8002b50 <StartGSM+0x4b0>
 8002b42:	3301      	adds	r3, #1
 8002b44:	f85b 3023 	ldr.w	r3, [fp, r3, lsl #2]
 8002b48:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
												count_stack++;
 8002b4c:	bf08      	it	eq
 8002b4e:	3201      	addeq	r2, #1
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002b50:	f10e 0e01 	add.w	lr, lr, #1
 8002b54:	e7d2      	b.n	8002afc <StartGSM+0x45c>
											int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002b56:	eb0e 000c 	add.w	r0, lr, ip
 8002b5a:	4243      	negs	r3, r0
 8002b5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b60:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 8002b64:	bf58      	it	pl
 8002b66:	4258      	negpl	r0, r3
											if(result_addr_queue.data[idx] == (FLASH_END_ADDRESS - 0x100) && result_addr_queue.data[idx+1] == (FLASH_END_ADDRESS - 0x100)){
 8002b68:	f85b 3020 	ldr.w	r3, [fp, r0, lsl #2]
 8002b6c:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
 8002b70:	d10c      	bne.n	8002b8c <StartGSM+0x4ec>
 8002b72:	1c43      	adds	r3, r0, #1
 8002b74:	f85b 3023 	ldr.w	r3, [fp, r3, lsl #2]
 8002b78:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
												result_addr_queue.data[idx] -= 128 * count_stack;
 8002b7c:	bf01      	itttt	eq
 8002b7e:	01d3      	lsleq	r3, r2, #7
 8002b80:	f5c3 439e 	rsbeq	r3, r3, #20224	@ 0x4f00
 8002b84:	f84b 3020 	streq.w	r3, [fp, r0, lsl #2]
												count_stack--;
 8002b88:	f102 32ff 	addeq.w	r2, r2, #4294967295
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002b8c:	f10e 0e01 	add.w	lr, lr, #1
 8002b90:	e7b8      	b.n	8002b04 <StartGSM+0x464>
												printf("Have cleared out all mail queue\n");
 8002b92:	4827      	ldr	r0, [pc, #156]	@ (8002c30 <StartGSM+0x590>)
 8002b94:	f008 fc66 	bl	800b464 <puts>
									is_disconnect = 0;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	602b      	str	r3, [r5, #0]
								is_pushing_data = 0;
 8002b9c:	4b25      	ldr	r3, [pc, #148]	@ (8002c34 <StartGSM+0x594>)
							printf("\n--------------------Sending to SERVER takes %d -----------------------\n\n",period);
 8002b9e:	4826      	ldr	r0, [pc, #152]	@ (8002c38 <StartGSM+0x598>)
								is_pushing_data = 0;
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]
							int period = __HAL_TIM_GET_COUNTER(&htim3);
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
							printf("\n--------------------Sending to SERVER takes %d -----------------------\n\n",period);
 8002ba8:	f008 fbec 	bl	800b384 <iprintf>
							printf("\n--------------------END OF SENDING SERVER --------------------------\n\n");
 8002bac:	4823      	ldr	r0, [pc, #140]	@ (8002c3c <StartGSM+0x59c>)
 8002bae:	f008 fc59 	bl	800b464 <puts>
							osDelay(200);
 8002bb2:	20c8      	movs	r0, #200	@ 0xc8
 8002bb4:	f005 f95c 	bl	8007e70 <osDelay>
 8002bb8:	e6c4      	b.n	8002944 <StartGSM+0x2a4>
										printf("\n\n------------------ USING FLASH TO PUSH TO SERVER -----------------\n\n");
 8002bba:	4821      	ldr	r0, [pc, #132]	@ (8002c40 <StartGSM+0x5a0>)
 8002bbc:	f008 fc52 	bl	800b464 <puts>
										is_using_flash = 1;
 8002bc0:	4a09      	ldr	r2, [pc, #36]	@ (8002be8 <StartGSM+0x548>)
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	6013      	str	r3, [r2, #0]
 8002bc6:	e7e7      	b.n	8002b98 <StartGSM+0x4f8>
 8002bc8:	200018cc 	.word	0x200018cc
 8002bcc:	080106bb 	.word	0x080106bb
 8002bd0:	080106da 	.word	0x080106da
 8002bd4:	0800fb43 	.word	0x0800fb43
 8002bd8:	080106fa 	.word	0x080106fa
 8002bdc:	20001f48 	.word	0x20001f48
 8002be0:	200018c0 	.word	0x200018c0
 8002be4:	0801031c 	.word	0x0801031c
 8002be8:	200018bc 	.word	0x200018bc
 8002bec:	0801075c 	.word	0x0801075c
 8002bf0:	2000169c 	.word	0x2000169c
 8002bf4:	200018b8 	.word	0x200018b8
 8002bf8:	200018c4 	.word	0x200018c4
 8002bfc:	080107ed 	.word	0x080107ed
 8002c00:	200016a4 	.word	0x200016a4
 8002c04:	08010821 	.word	0x08010821
 8002c08:	200018b4 	.word	0x200018b4
 8002c0c:	0801085b 	.word	0x0801085b
 8002c10:	0801089a 	.word	0x0801089a
 8002c14:	080108a9 	.word	0x080108a9
 8002c18:	08010704 	.word	0x08010704
 8002c1c:	0801071c 	.word	0x0801071c
 8002c20:	20001698 	.word	0x20001698
 8002c24:	200018c8 	.word	0x200018c8
 8002c28:	200016a0 	.word	0x200016a0
 8002c2c:	0801079d 	.word	0x0801079d
 8002c30:	080108cd 	.word	0x080108cd
 8002c34:	200018b0 	.word	0x200018b0
 8002c38:	08010933 	.word	0x08010933
 8002c3c:	0801097d 	.word	0x0801097d
 8002c40:	080108ed 	.word	0x080108ed
 8002c44:	200018d0 	.word	0x200018d0
 8002c48:	0800fa20 	.word	0x0800fa20
 8002c4c:	20001c84 	.word	0x20001c84
								printf("Sending ERROR\n");
 8002c50:	48b9      	ldr	r0, [pc, #740]	@ (8002f38 <StartGSM+0x898>)
 8002c52:	4fba      	ldr	r7, [pc, #744]	@ (8002f3c <StartGSM+0x89c>)
 8002c54:	f008 fc06 	bl	800b464 <puts>
								memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002c58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c5c:	4651      	mov	r1, sl
 8002c5e:	4620      	mov	r0, r4
 8002c60:	f008 fd60 	bl	800b724 <memset>
								SIM_UART_ReInitializeRxDMA();
 8002c64:	f7fe fb34 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
								if(is_disconnect == 0){
 8002c68:	682b      	ldr	r3, [r5, #0]
 8002c6a:	b95b      	cbnz	r3, 8002c84 <StartGSM+0x5e4>
									if(is_using_flash == 0){
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	b93b      	cbnz	r3, 8002c80 <StartGSM+0x5e0>
										start_addr_disconnect = current_addr_gsm;
 8002c70:	4bb3      	ldr	r3, [pc, #716]	@ (8002f40 <StartGSM+0x8a0>)
										printf("Saving start address of connection outage: %08lx\n", start_addr_disconnect);
 8002c72:	48b4      	ldr	r0, [pc, #720]	@ (8002f44 <StartGSM+0x8a4>)
										start_addr_disconnect = current_addr_gsm;
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	4bb4      	ldr	r3, [pc, #720]	@ (8002f48 <StartGSM+0x8a8>)
 8002c78:	601a      	str	r2, [r3, #0]
										printf("Saving start address of connection outage: %08lx\n", start_addr_disconnect);
 8002c7a:	6819      	ldr	r1, [r3, #0]
 8002c7c:	f008 fb82 	bl	800b384 <iprintf>
									is_disconnect = 1;
 8002c80:	2301      	movs	r3, #1
 8002c82:	602b      	str	r3, [r5, #0]
								if(is_using_flash == 1){
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	f040 8116 	bne.w	8002eb8 <StartGSM+0x818>
									if(is_keep_up){
 8002c8c:	f8df 9304 	ldr.w	r9, [pc, #772]	@ 8002f94 <StartGSM+0x8f4>
 8002c90:	4dae      	ldr	r5, [pc, #696]	@ (8002f4c <StartGSM+0x8ac>)
 8002c92:	f8d9 2000 	ldr.w	r2, [r9]
 8002c96:	bb4a      	cbnz	r2, 8002cec <StartGSM+0x64c>
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002c98:	f8d5 3208 	ldr.w	r3, [r5, #520]	@ 0x208
											int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002c9c:	f8d5 e200 	ldr.w	lr, [r5, #512]	@ 0x200
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002ca0:	f103 3cff 	add.w	ip, r3, #4294967295
 8002ca4:	4692      	mov	sl, r2
										int count_stack = 0;
 8002ca6:	4610      	mov	r0, r2
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002ca8:	45d4      	cmp	ip, sl
 8002caa:	f300 80ac 	bgt.w	8002e06 <StartGSM+0x766>
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002cae:	4594      	cmp	ip, r2
 8002cb0:	dd37      	ble.n	8002d22 <StartGSM+0x682>
											int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002cb2:	eb02 010e 	add.w	r1, r2, lr
 8002cb6:	424b      	negs	r3, r1
 8002cb8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002cbc:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8002cc0:	bf58      	it	pl
 8002cc2:	4259      	negpl	r1, r3
											if(result_addr_queue.data[idx] == (FLASH_END_ADDRESS - 0x100) && result_addr_queue.data[idx+1] == (FLASH_END_ADDRESS - 0x100)){
 8002cc4:	f855 3021 	ldr.w	r3, [r5, r1, lsl #2]
 8002cc8:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
 8002ccc:	d10c      	bne.n	8002ce8 <StartGSM+0x648>
 8002cce:	1c4b      	adds	r3, r1, #1
 8002cd0:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 8002cd4:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
												result_addr_queue.data[idx] -= 128 * count_stack;
 8002cd8:	bf01      	itttt	eq
 8002cda:	01c3      	lsleq	r3, r0, #7
 8002cdc:	f5c3 439e 	rsbeq	r3, r3, #20224	@ 0x4f00
 8002ce0:	f845 3021 	streq.w	r3, [r5, r1, lsl #2]
												count_stack--;
 8002ce4:	f100 30ff 	addeq.w	r0, r0, #4294967295
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002ce8:	3201      	adds	r2, #1
 8002cea:	e7e0      	b.n	8002cae <StartGSM+0x60e>
										printf("\n-----------------BEFORE update the result address data: GSM --------------\n");
 8002cec:	4898      	ldr	r0, [pc, #608]	@ (8002f50 <StartGSM+0x8b0>)
 8002cee:	f008 fbb9 	bl	800b464 <puts>
										printQueue_GSM(&result_addr_queue);
 8002cf2:	4628      	mov	r0, r5
 8002cf4:	f000 f9ae 	bl	8003054 <printQueue_GSM>
										printf("\n--------------- Update the result address data: GSM --------------\n");
 8002cf8:	4896      	ldr	r0, [pc, #600]	@ (8002f54 <StartGSM+0x8b4>)
 8002cfa:	f008 fbb3 	bl	800b464 <puts>
											if(result_addr_queue.data[idx] < start_addr_disconnect){
 8002cfe:	4b92      	ldr	r3, [pc, #584]	@ (8002f48 <StartGSM+0x8a8>)
										for (int i = 0; i < result_addr_queue.size; i++) {
 8002d00:	f04f 0b00 	mov.w	fp, #0
 8002d04:	f8d5 0208 	ldr.w	r0, [r5, #520]	@ 0x208
											int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002d08:	f8d5 1200 	ldr.w	r1, [r5, #512]	@ 0x200
										for (int i = 0; i < result_addr_queue.size; i++) {
 8002d0c:	4558      	cmp	r0, fp
 8002d0e:	dc43      	bgt.n	8002d98 <StartGSM+0x6f8>
										int count_shiftleft_dub = count_shiftleft;
 8002d10:	4b91      	ldr	r3, [pc, #580]	@ (8002f58 <StartGSM+0x8b8>)
 8002d12:	f893 a000 	ldrb.w	sl, [r3]
										for (int i = 0; i < result_addr_queue.size; i++){
 8002d16:	f04f 0c00 	mov.w	ip, #0
												result_addr_queue.data[idx] -= 128 * count_shiftleft;
 8002d1a:	ea4f 1eca 	mov.w	lr, sl, lsl #7
										for (int i = 0; i < result_addr_queue.size; i++){
 8002d1e:	4560      	cmp	r0, ip
 8002d20:	dc55      	bgt.n	8002dce <StartGSM+0x72e>
									printQueue_GSM(&result_addr_queue);
 8002d22:	488a      	ldr	r0, [pc, #552]	@ (8002f4c <StartGSM+0x8ac>)
 8002d24:	f000 f996 	bl	8003054 <printQueue_GSM>
									start_addr_disconnect -= 128 * count_shiftleft;
 8002d28:	4b87      	ldr	r3, [pc, #540]	@ (8002f48 <StartGSM+0x8a8>)
 8002d2a:	498b      	ldr	r1, [pc, #556]	@ (8002f58 <StartGSM+0x8b8>)
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	7808      	ldrb	r0, [r1, #0]
 8002d30:	eba2 12c0 	sub.w	r2, r2, r0, lsl #7
 8002d34:	601a      	str	r2, [r3, #0]
									if(start_addr_disconnect < 0x3000) start_addr_disconnect = 0x3000;
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	f5b2 5f40 	cmp.w	r2, #12288	@ 0x3000
									start_addr_disconnect -= 128 * count_shiftleft;
 8002d3c:	ea4f 1cc0 	mov.w	ip, r0, lsl #7
									if(start_addr_disconnect < 0x3000) start_addr_disconnect = 0x3000;
 8002d40:	d379      	bcc.n	8002e36 <StartGSM+0x796>
									end_addr_disconnect -= 128 *count_shiftleft;
 8002d42:	4a86      	ldr	r2, [pc, #536]	@ (8002f5c <StartGSM+0x8bc>)
									printf("\n\n---------------- CLEAR THE MAIL QUEUE ---------------------\n\n");
 8002d44:	4886      	ldr	r0, [pc, #536]	@ (8002f60 <StartGSM+0x8c0>)
									end_addr_disconnect -= 128 *count_shiftleft;
 8002d46:	6813      	ldr	r3, [r2, #0]
										osEvent evt = osMailGet(RMC_MailQGSMId, 3000); // Wait for mail
 8002d48:	f8df a24c 	ldr.w	sl, [pc, #588]	@ 8002f98 <StartGSM+0x8f8>
									end_addr_disconnect -= 128 *count_shiftleft;
 8002d4c:	eba3 030c 	sub.w	r3, r3, ip
 8002d50:	6013      	str	r3, [r2, #0]
									count_shiftleft = 0;
 8002d52:	2300      	movs	r3, #0
 8002d54:	700b      	strb	r3, [r1, #0]
									printf("\n\n---------------- CLEAR THE MAIL QUEUE ---------------------\n\n");
 8002d56:	f008 fb85 	bl	800b464 <puts>
										printf("Receiving MAIL\n");
 8002d5a:	4882      	ldr	r0, [pc, #520]	@ (8002f64 <StartGSM+0x8c4>)
 8002d5c:	f008 fb82 	bl	800b464 <puts>
										osEvent evt = osMailGet(RMC_MailQGSMId, 3000); // Wait for mail
 8002d60:	f8da 1000 	ldr.w	r1, [sl]
 8002d64:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002d68:	a801      	add	r0, sp, #4
 8002d6a:	f005 f962 	bl	8008032 <osMailGet>
										if(evt.status == osEventMail){
 8002d6e:	9b01      	ldr	r3, [sp, #4]
 8002d70:	2b20      	cmp	r3, #32
 8002d72:	f040 8081 	bne.w	8002e78 <StartGSM+0x7d8>
											GSM_MAIL_STRUCT *receivedData = (GSM_MAIL_STRUCT *)evt.value.p;
 8002d76:	f8dd b008 	ldr.w	fp, [sp, #8]
											printf("Receiving MAIL FOR CLEARING: %08lx\n", receivedData->address);
 8002d7a:	487b      	ldr	r0, [pc, #492]	@ (8002f68 <StartGSM+0x8c8>)
 8002d7c:	f8db 1058 	ldr.w	r1, [fp, #88]	@ 0x58
 8002d80:	f008 fb00 	bl	800b384 <iprintf>
											if(is_keep_up == 0 && receivedData->address == 0x4F00){
 8002d84:	f8d9 0000 	ldr.w	r0, [r9]
 8002d88:	2800      	cmp	r0, #0
 8002d8a:	d058      	beq.n	8002e3e <StartGSM+0x79e>
											osMailFree(RMC_MailQGSMId, receivedData);
 8002d8c:	f8da 0000 	ldr.w	r0, [sl]
 8002d90:	4659      	mov	r1, fp
 8002d92:	f005 f987 	bl	80080a4 <osMailFree>
 8002d96:	e7e0      	b.n	8002d5a <StartGSM+0x6ba>
											int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002d98:	4459      	add	r1, fp
 8002d9a:	4248      	negs	r0, r1
 8002d9c:	f001 0a7f 	and.w	sl, r1, #127	@ 0x7f
 8002da0:	f000 017f 	and.w	r1, r0, #127	@ 0x7f
 8002da4:	bf58      	it	pl
 8002da6:	f1c1 0a00 	rsbpl	sl, r1, #0
											if(result_addr_queue.data[idx] < start_addr_disconnect){
 8002daa:	6818      	ldr	r0, [r3, #0]
 8002dac:	f855 102a 	ldr.w	r1, [r5, sl, lsl #2]
 8002db0:	4281      	cmp	r1, r0
 8002db2:	d209      	bcs.n	8002dc8 <StartGSM+0x728>
												printf("CURRENT INDEX TO CHECK DELETING: %08lx", result_addr_queue.data[idx]);
 8002db4:	486d      	ldr	r0, [pc, #436]	@ (8002f6c <StartGSM+0x8cc>)
 8002db6:	f008 fae5 	bl	800b384 <iprintf>
												deleteMiddle_GSM(&result_addr_queue, idx);
 8002dba:	4651      	mov	r1, sl
 8002dbc:	4628      	mov	r0, r5
 8002dbe:	f000 f9a1 	bl	8003104 <deleteMiddle_GSM>
												i--;
 8002dc2:	4b61      	ldr	r3, [pc, #388]	@ (8002f48 <StartGSM+0x8a8>)
 8002dc4:	f10b 3bff 	add.w	fp, fp, #4294967295
										for (int i = 0; i < result_addr_queue.size; i++) {
 8002dc8:	f10b 0b01 	add.w	fp, fp, #1
 8002dcc:	e79a      	b.n	8002d04 <StartGSM+0x664>
											int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002dce:	eb0c 0301 	add.w	r3, ip, r1
 8002dd2:	425a      	negs	r2, r3
 8002dd4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002dd8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ddc:	bf58      	it	pl
 8002dde:	4253      	negpl	r3, r2
										for (int i = 0; i < result_addr_queue.size; i++){
 8002de0:	f10c 0c01 	add.w	ip, ip, #1
											if(result_addr_queue.data[idx] == FLASH_END_ADDRESS-0x100){
 8002de4:	f855 2023 	ldr.w	r2, [r5, r3, lsl #2]
 8002de8:	f5b2 4f9e 	cmp.w	r2, #20224	@ 0x4f00
												result_addr_queue.data[idx] -= 128 * count_shiftleft_dub;
 8002dec:	bf06      	itte	eq
 8002dee:	ea4f 12ca 	moveq.w	r2, sl, lsl #7
 8002df2:	f5c2 429e 	rsbeq	r2, r2, #20224	@ 0x4f00
												result_addr_queue.data[idx] -= 128 * count_shiftleft;
 8002df6:	eba2 020e 	subne.w	r2, r2, lr
 8002dfa:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
												count_shiftleft_dub -= 1;
 8002dfe:	bf08      	it	eq
 8002e00:	f10a 3aff 	addeq.w	sl, sl, #4294967295
										for (int i = 0; i < result_addr_queue.size; i++){
 8002e04:	e78b      	b.n	8002d1e <StartGSM+0x67e>
											int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002e06:	eb0a 030e 	add.w	r3, sl, lr
 8002e0a:	4259      	negs	r1, r3
 8002e0c:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8002e10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e14:	bf58      	it	pl
 8002e16:	424b      	negpl	r3, r1
											if(result_addr_queue.data[idx] == (FLASH_END_ADDRESS - 0x100) && result_addr_queue.data[idx+1] == (FLASH_END_ADDRESS - 0x100)){
 8002e18:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8002e1c:	f5b1 4f9e 	cmp.w	r1, #20224	@ 0x4f00
 8002e20:	d106      	bne.n	8002e30 <StartGSM+0x790>
 8002e22:	3301      	adds	r3, #1
 8002e24:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 8002e28:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
												count_stack++;
 8002e2c:	bf08      	it	eq
 8002e2e:	3001      	addeq	r0, #1
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002e30:	f10a 0a01 	add.w	sl, sl, #1
 8002e34:	e738      	b.n	8002ca8 <StartGSM+0x608>
									if(start_addr_disconnect < 0x3000) start_addr_disconnect = 0x3000;
 8002e36:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8002e3a:	601a      	str	r2, [r3, #0]
 8002e3c:	e781      	b.n	8002d42 <StartGSM+0x6a2>
											if(is_keep_up == 0 && receivedData->address == 0x4F00){
 8002e3e:	f8db 3058 	ldr.w	r3, [fp, #88]	@ 0x58
 8002e42:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
 8002e46:	d1a1      	bne.n	8002d8c <StartGSM+0x6ec>
												for (int i = 0; i < num_in_mail_sent; i++) {
 8002e48:	4b49      	ldr	r3, [pc, #292]	@ (8002f70 <StartGSM+0x8d0>)
 8002e4a:	681a      	ldr	r2, [r3, #0]
													int idx = (result_addr_queue.rear - i + MAX_SIZE) % MAX_SIZE; // Calculate the index in reverse
 8002e4c:	f8d5 3204 	ldr.w	r3, [r5, #516]	@ 0x204
 8002e50:	f103 0e80 	add.w	lr, r3, #128	@ 0x80
												for (int i = 0; i < num_in_mail_sent; i++) {
 8002e54:	4282      	cmp	r2, r0
 8002e56:	dd99      	ble.n	8002d8c <StartGSM+0x6ec>
													int idx = (result_addr_queue.rear - i + MAX_SIZE) % MAX_SIZE; // Calculate the index in reverse
 8002e58:	ebae 0300 	sub.w	r3, lr, r0
 8002e5c:	4259      	negs	r1, r3
 8002e5e:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8002e62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e66:	bf58      	it	pl
 8002e68:	424b      	negpl	r3, r1
												for (int i = 0; i < num_in_mail_sent; i++) {
 8002e6a:	3001      	adds	r0, #1
													result_addr_queue.data[idx] -= 128;
 8002e6c:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8002e70:	3980      	subs	r1, #128	@ 0x80
 8002e72:	f845 1023 	str.w	r1, [r5, r3, lsl #2]
												for (int i = 0; i < num_in_mail_sent; i++) {
 8002e76:	e7ed      	b.n	8002e54 <StartGSM+0x7b4>
											printf("Have cleared out all mail queue\n");
 8002e78:	483e      	ldr	r0, [pc, #248]	@ (8002f74 <StartGSM+0x8d4>)
 8002e7a:	f008 faf3 	bl	800b464 <puts>
									is_using_flash = 0;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	603b      	str	r3, [r7, #0]
								is_pushing_data = 0;
 8002e82:	4b3d      	ldr	r3, [pc, #244]	@ (8002f78 <StartGSM+0x8d8>)
 8002e84:	2500      	movs	r5, #0
 8002e86:	601d      	str	r5, [r3, #0]
								if(result_final == 2){
 8002e88:	f8d8 3000 	ldr.w	r3, [r8]
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d14d      	bne.n	8002f2c <StartGSM+0x88c>
									printf("---------------------SIM ERROR ----------------------\n");
 8002e90:	483a      	ldr	r0, [pc, #232]	@ (8002f7c <StartGSM+0x8dc>)
 8002e92:	f008 fae7 	bl	800b464 <puts>
									memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002e96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e9a:	4629      	mov	r1, r5
 8002e9c:	4838      	ldr	r0, [pc, #224]	@ (8002f80 <StartGSM+0x8e0>)
 8002e9e:	f008 fc41 	bl	800b724 <memset>
									SIM_UART_ReInitializeRxDMA();
 8002ea2:	f7fe fa15 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
									printf("Rebooting SIM module\n");
 8002ea6:	4837      	ldr	r0, [pc, #220]	@ (8002f84 <StartGSM+0x8e4>)
 8002ea8:	f008 fadc 	bl	800b464 <puts>
									reboot_SIM_module();
 8002eac:	f7fe fa52 	bl	8001354 <reboot_SIM_module>
				printf("\n--------------------END OF CASE 7 --------------------------\n\n");
 8002eb0:	4835      	ldr	r0, [pc, #212]	@ (8002f88 <StartGSM+0x8e8>)
 8002eb2:	f008 fad7 	bl	800b464 <puts>
				break;
 8002eb6:	e478      	b.n	80027aa <StartGSM+0x10a>
									printf("\n\n---------------- CLEAR THE MAIL QUEUE ---------------------\n\n");
 8002eb8:	4829      	ldr	r0, [pc, #164]	@ (8002f60 <StartGSM+0x8c0>)
										printf("Receiving MAIL\n");
 8002eba:	f8df a0a8 	ldr.w	sl, [pc, #168]	@ 8002f64 <StartGSM+0x8c4>
										osEvent evt = osMailGet(RMC_MailQGSMId, 3000); // Wait for mail
 8002ebe:	f8df 90d8 	ldr.w	r9, [pc, #216]	@ 8002f98 <StartGSM+0x8f8>
									printf("\n\n---------------- CLEAR THE MAIL QUEUE ---------------------\n\n");
 8002ec2:	f008 facf 	bl	800b464 <puts>
									int count_mail_end_addr = 0;
 8002ec6:	2500      	movs	r5, #0
										printf("Receiving MAIL\n");
 8002ec8:	4650      	mov	r0, sl
 8002eca:	f008 facb 	bl	800b464 <puts>
										osEvent evt = osMailGet(RMC_MailQGSMId, 3000); // Wait for mail
 8002ece:	f8d9 1000 	ldr.w	r1, [r9]
 8002ed2:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002ed6:	a801      	add	r0, sp, #4
 8002ed8:	f005 f8ab 	bl	8008032 <osMailGet>
										if(evt.status == osEventMail){
 8002edc:	9b01      	ldr	r3, [sp, #4]
 8002ede:	2b20      	cmp	r3, #32
 8002ee0:	d10f      	bne.n	8002f02 <StartGSM+0x862>
											GSM_MAIL_STRUCT *receivedData = (GSM_MAIL_STRUCT *)evt.value.p;
 8002ee2:	9f02      	ldr	r7, [sp, #8]
											printf("Receiving MAIL for CLEARING: %08lx\n", receivedData->address);
 8002ee4:	4829      	ldr	r0, [pc, #164]	@ (8002f8c <StartGSM+0x8ec>)
 8002ee6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8002ee8:	f008 fa4c 	bl	800b384 <iprintf>
											if(receivedData->address == (FLASH_END_ADDRESS - 0X100)){
 8002eec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
											osMailFree(RMC_MailQGSMId, receivedData);
 8002eee:	f8d9 0000 	ldr.w	r0, [r9]
											if(receivedData->address == (FLASH_END_ADDRESS - 0X100)){
 8002ef2:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
											osMailFree(RMC_MailQGSMId, receivedData);
 8002ef6:	4639      	mov	r1, r7
												count_mail_end_addr++;
 8002ef8:	bf08      	it	eq
 8002efa:	3501      	addeq	r5, #1
											osMailFree(RMC_MailQGSMId, receivedData);
 8002efc:	f005 f8d2 	bl	80080a4 <osMailFree>
 8002f00:	e7e2      	b.n	8002ec8 <StartGSM+0x828>
											printf("Have cleared out all mail queue\n");
 8002f02:	481c      	ldr	r0, [pc, #112]	@ (8002f74 <StartGSM+0x8d4>)
 8002f04:	f008 faae 	bl	800b464 <puts>
									if(count_mail_end_addr > 0){
 8002f08:	2d00      	cmp	r5, #0
 8002f0a:	d0ba      	beq.n	8002e82 <StartGSM+0x7e2>
										if(start_addr_disconnect == (FLASH_END_ADDRESS - 0x100)){
 8002f0c:	4a0e      	ldr	r2, [pc, #56]	@ (8002f48 <StartGSM+0x8a8>)
 8002f0e:	6813      	ldr	r3, [r2, #0]
 8002f10:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
											start_addr_disconnect -= count_mail_end_addr * 128;
 8002f14:	bf0d      	iteet	eq
 8002f16:	6813      	ldreq	r3, [r2, #0]
											start_addr_disconnect -= (count_mail_end_addr - 1) * 128;
 8002f18:	6811      	ldrne	r1, [r2, #0]
 8002f1a:	f105 33ff 	addne.w	r3, r5, #4294967295
											start_addr_disconnect -= count_mail_end_addr * 128;
 8002f1e:	eba3 13c5 	subeq.w	r3, r3, r5, lsl #7
											start_addr_disconnect -= (count_mail_end_addr - 1) * 128;
 8002f22:	bf18      	it	ne
 8002f24:	eba1 13c3 	subne.w	r3, r1, r3, lsl #7
 8002f28:	6013      	str	r3, [r2, #0]
 8002f2a:	e7aa      	b.n	8002e82 <StartGSM+0x7e2>
									printf("\n--------------------SENDING ERROR -----------------------\n");
 8002f2c:	4818      	ldr	r0, [pc, #96]	@ (8002f90 <StartGSM+0x8f0>)
 8002f2e:	f008 fa99 	bl	800b464 <puts>
									process++;
 8002f32:	2508      	movs	r5, #8
									break;
 8002f34:	e7bc      	b.n	8002eb0 <StartGSM+0x810>
 8002f36:	bf00      	nop
 8002f38:	080109c4 	.word	0x080109c4
 8002f3c:	200018bc 	.word	0x200018bc
 8002f40:	2000169c 	.word	0x2000169c
 8002f44:	080109d2 	.word	0x080109d2
 8002f48:	200016a0 	.word	0x200016a0
 8002f4c:	200016a4 	.word	0x200016a4
 8002f50:	08010a04 	.word	0x08010a04
 8002f54:	08010a50 	.word	0x08010a50
 8002f58:	200018b4 	.word	0x200018b4
 8002f5c:	20001698 	.word	0x20001698
 8002f60:	0801085b 	.word	0x0801085b
 8002f64:	0801089a 	.word	0x0801089a
 8002f68:	08010abb 	.word	0x08010abb
 8002f6c:	08010a94 	.word	0x08010a94
 8002f70:	200018c4 	.word	0x200018c4
 8002f74:	080108cd 	.word	0x080108cd
 8002f78:	200018b0 	.word	0x200018b0
 8002f7c:	08010b03 	.word	0x08010b03
 8002f80:	200018e4 	.word	0x200018e4
 8002f84:	08010b39 	.word	0x08010b39
 8002f88:	08010b89 	.word	0x08010b89
 8002f8c:	08010adf 	.word	0x08010adf
 8002f90:	08010b4e 	.word	0x08010b4e
 8002f94:	200018b8 	.word	0x200018b8
 8002f98:	20001c84 	.word	0x20001c84
				int result_close = close_connection(0);
 8002f9c:	2000      	movs	r0, #0
 8002f9e:	f7ff f98d 	bl	80022bc <close_connection>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002fa2:	f44f 7200 	mov.w	r2, #512	@ 0x200
				if(result_close){
 8002fa6:	4601      	mov	r1, r0
 8002fa8:	b148      	cbz	r0, 8002fbe <StartGSM+0x91e>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002faa:	2100      	movs	r1, #0
 8002fac:	4620      	mov	r0, r4
 8002fae:	f008 fbb9 	bl	800b724 <memset>
					SIM_UART_ReInitializeRxDMA();
 8002fb2:	f7fe f98d 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
						printf("REOPEN CONNECTION TO SERVER\n");
 8002fb6:	4809      	ldr	r0, [pc, #36]	@ (8002fdc <StartGSM+0x93c>)
 8002fb8:	f008 fa54 	bl	800b464 <puts>
						process = 4;
 8002fbc:	e41c      	b.n	80027f8 <StartGSM+0x158>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002fbe:	4620      	mov	r0, r4
 8002fc0:	f008 fbb0 	bl	800b724 <memset>
					SIM_UART_ReInitializeRxDMA();
 8002fc4:	f7fe f984 	bl	80012d0 <SIM_UART_ReInitializeRxDMA>
					printf("\n ------------------------------ Rebooting SIM module -------------------------\n");
 8002fc8:	4805      	ldr	r0, [pc, #20]	@ (8002fe0 <StartGSM+0x940>)
 8002fca:	f7ff bba8 	b.w	800271e <StartGSM+0x7e>
				else process++;
 8002fce:	2502      	movs	r5, #2
 8002fd0:	f7ff bbeb 	b.w	80027aa <StartGSM+0x10a>
						process++;
 8002fd4:	2505      	movs	r5, #5
 8002fd6:	f7ff bbe8 	b.w	80027aa <StartGSM+0x10a>
 8002fda:	bf00      	nop
 8002fdc:	08010bc8 	.word	0x08010bc8
 8002fe0:	08010be4 	.word	0x08010be4

08002fe4 <initQueue_GSM>:


// Function to initialize the Queue_GSM
void initQueue_GSM(Queue_GSM* q) {
    q->front = 0;
    q->rear = -1;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	f04f 32ff 	mov.w	r2, #4294967295
 8002fea:	e9c0 3280 	strd	r3, r2, [r0, #512]	@ 0x200
    q->size = 0;
 8002fee:	f8c0 3208 	str.w	r3, [r0, #520]	@ 0x208
}
 8002ff2:	4770      	bx	lr

08002ff4 <enqueue_GSM>:
    return q->size == 0;
}

// Function to check if the Queue_GSM is full
int isFull_GSM(Queue_GSM* q) {
    return q->size == MAX_SIZE;
 8002ff4:	f8d0 2208 	ldr.w	r2, [r0, #520]	@ 0x208
}

// Function to enqueue (add) a uint32_t value to the Queue_GSM
void enqueue_GSM(Queue_GSM* q, uint32_t value) {
    if (isFull_GSM(q)) {
 8002ff8:	2a80      	cmp	r2, #128	@ 0x80
void enqueue_GSM(Queue_GSM* q, uint32_t value) {
 8002ffa:	b410      	push	{r4}
    if (isFull_GSM(q)) {
 8002ffc:	d104      	bne.n	8003008 <enqueue_GSM+0x14>
        printf("Queue_GSM is full\n");
 8002ffe:	480c      	ldr	r0, [pc, #48]	@ (8003030 <enqueue_GSM+0x3c>)
        return;
    }
    q->rear = (q->rear + 1) % MAX_SIZE; // Circular increment
    q->data[q->rear] = value;
    q->size++;
}
 8003000:	f85d 4b04 	ldr.w	r4, [sp], #4
        printf("Queue_GSM is full\n");
 8003004:	f008 ba2e 	b.w	800b464 <puts>
    q->rear = (q->rear + 1) % MAX_SIZE; // Circular increment
 8003008:	f8d0 3204 	ldr.w	r3, [r0, #516]	@ 0x204
 800300c:	3301      	adds	r3, #1
 800300e:	425c      	negs	r4, r3
 8003010:	f004 047f 	and.w	r4, r4, #127	@ 0x7f
 8003014:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003018:	bf58      	it	pl
 800301a:	4263      	negpl	r3, r4
    q->size++;
 800301c:	3201      	adds	r2, #1
    q->rear = (q->rear + 1) % MAX_SIZE; // Circular increment
 800301e:	f8c0 3204 	str.w	r3, [r0, #516]	@ 0x204
}
 8003022:	f85d 4b04 	ldr.w	r4, [sp], #4
    q->data[q->rear] = value;
 8003026:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
    q->size++;
 800302a:	f8c0 2208 	str.w	r2, [r0, #520]	@ 0x208
}
 800302e:	4770      	bx	lr
 8003030:	08010c34 	.word	0x08010c34

08003034 <clearQueue_GSM>:
    }
    return q->data[q->front];
}

// Function to clear the entire Queue_GSM
void clearQueue_GSM(Queue_GSM* q) {
 8003034:	b510      	push	{r4, lr}
	for (int i = 0; i < MAX_SIZE; i++) {
		q->data[i] = 0; // Clear the data explicitly
 8003036:	f44f 7200 	mov.w	r2, #512	@ 0x200
void clearQueue_GSM(Queue_GSM* q) {
 800303a:	4604      	mov	r4, r0
		q->data[i] = 0; // Clear the data explicitly
 800303c:	2100      	movs	r1, #0
 800303e:	f008 fb71 	bl	800b724 <memset>
	}
    q->front = 0;
    q->rear = -1;
 8003042:	2300      	movs	r3, #0
 8003044:	f04f 32ff 	mov.w	r2, #4294967295
 8003048:	e9c4 3280 	strd	r3, r2, [r4, #512]	@ 0x200
    q->size = 0;
 800304c:	f8c4 3208 	str.w	r3, [r4, #520]	@ 0x208
}
 8003050:	bd10      	pop	{r4, pc}
	...

08003054 <printQueue_GSM>:

// Function to print the Queue_GSM contents (for debugging)
int printQueue_GSM(Queue_GSM* q) {
 8003054:	b570      	push	{r4, r5, r6, lr}
    return q->size == 0;
 8003056:	f8d0 5208 	ldr.w	r5, [r0, #520]	@ 0x208
int printQueue_GSM(Queue_GSM* q) {
 800305a:	4604      	mov	r4, r0
    if (isEmpty_GSM(q)) {
 800305c:	b925      	cbnz	r5, 8003068 <printQueue_GSM+0x14>
        printf("Queue_GSM is empty\n");
 800305e:	4813      	ldr	r0, [pc, #76]	@ (80030ac <printQueue_GSM+0x58>)
 8003060:	f008 fa00 	bl	800b464 <puts>
        int idx = (q->front + i) % MAX_SIZE;
        printf("Index %d: %08lx\n", i, q->data[idx]);
    }
    printf("\n");
    return q->size;
}
 8003064:	4628      	mov	r0, r5
 8003066:	bd70      	pop	{r4, r5, r6, pc}
    printf("Queue_GSM contents: \n");
 8003068:	4811      	ldr	r0, [pc, #68]	@ (80030b0 <printQueue_GSM+0x5c>)
        printf("Index %d: %08lx\n", i, q->data[idx]);
 800306a:	4e12      	ldr	r6, [pc, #72]	@ (80030b4 <printQueue_GSM+0x60>)
    printf("Queue_GSM contents: \n");
 800306c:	f008 f9fa 	bl	800b464 <puts>
    for (int i = 0; i < q->size; i++) {
 8003070:	2500      	movs	r5, #0
 8003072:	f8d4 3208 	ldr.w	r3, [r4, #520]	@ 0x208
 8003076:	42ab      	cmp	r3, r5
 8003078:	dc05      	bgt.n	8003086 <printQueue_GSM+0x32>
    printf("\n");
 800307a:	200a      	movs	r0, #10
 800307c:	f008 f994 	bl	800b3a8 <putchar>
    return q->size;
 8003080:	f8d4 5208 	ldr.w	r5, [r4, #520]	@ 0x208
 8003084:	e7ee      	b.n	8003064 <printQueue_GSM+0x10>
        int idx = (q->front + i) % MAX_SIZE;
 8003086:	f8d4 3200 	ldr.w	r3, [r4, #512]	@ 0x200
 800308a:	442b      	add	r3, r5
 800308c:	425a      	negs	r2, r3
 800308e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003092:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003096:	bf58      	it	pl
 8003098:	4253      	negpl	r3, r2
        printf("Index %d: %08lx\n", i, q->data[idx]);
 800309a:	4629      	mov	r1, r5
 800309c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
 80030a0:	4630      	mov	r0, r6
 80030a2:	f008 f96f 	bl	800b384 <iprintf>
    for (int i = 0; i < q->size; i++) {
 80030a6:	3501      	adds	r5, #1
 80030a8:	e7e3      	b.n	8003072 <printQueue_GSM+0x1e>
 80030aa:	bf00      	nop
 80030ac:	08010c46 	.word	0x08010c46
 80030b0:	08010c59 	.word	0x08010c59
 80030b4:	08010c6e 	.word	0x08010c6e

080030b8 <checkAddrExistInQueue>:

// Function to check if an address exists in the Queue_GSM
int checkAddrExistInQueue(uint32_t addr, Queue_GSM* q) {
 80030b8:	b538      	push	{r3, r4, r5, lr}
    for (int i = 0; i < q->size; i++) {
 80030ba:	f8d1 5208 	ldr.w	r5, [r1, #520]	@ 0x208
 80030be:	2200      	movs	r2, #0
 80030c0:	4295      	cmp	r5, r2
 80030c2:	dc05      	bgt.n	80030d0 <checkAddrExistInQueue+0x18>
        }
//        if(addr > q->data[idx] && addr < end_addr){
//        	printf("INVALID ADDRESS: %08lx\n", addr);
//        }
    }
    printf("NOT FOUND ADDRESS: %08lx\n", addr);
 80030c4:	4601      	mov	r1, r0
 80030c6:	480d      	ldr	r0, [pc, #52]	@ (80030fc <checkAddrExistInQueue+0x44>)
 80030c8:	f008 f95c 	bl	800b384 <iprintf>
    return 0;
 80030cc:	2000      	movs	r0, #0
 80030ce:	e012      	b.n	80030f6 <checkAddrExistInQueue+0x3e>
        int idx = (q->front + i) % MAX_SIZE;
 80030d0:	f8d1 3200 	ldr.w	r3, [r1, #512]	@ 0x200
 80030d4:	4413      	add	r3, r2
 80030d6:	425c      	negs	r4, r3
 80030d8:	f004 047f 	and.w	r4, r4, #127	@ 0x7f
 80030dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80030e0:	bf58      	it	pl
 80030e2:	4263      	negpl	r3, r4
        if (q->data[idx] == addr) {
 80030e4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80030e8:	4283      	cmp	r3, r0
 80030ea:	d105      	bne.n	80030f8 <checkAddrExistInQueue+0x40>
            printf("FOUND ADDRESS: %08lx\n", addr);
 80030ec:	4601      	mov	r1, r0
 80030ee:	4804      	ldr	r0, [pc, #16]	@ (8003100 <checkAddrExistInQueue+0x48>)
 80030f0:	f008 f948 	bl	800b384 <iprintf>
            return 1;
 80030f4:	2001      	movs	r0, #1
}
 80030f6:	bd38      	pop	{r3, r4, r5, pc}
    for (int i = 0; i < q->size; i++) {
 80030f8:	3201      	adds	r2, #1
 80030fa:	e7e1      	b.n	80030c0 <checkAddrExistInQueue+0x8>
 80030fc:	08010c7f 	.word	0x08010c7f
 8003100:	08010c83 	.word	0x08010c83

08003104 <deleteMiddle_GSM>:

// Function to delete a parameter in the middle of the Queue_GSM
void deleteMiddle_GSM(Queue_GSM* q, int indexToDelete) {
 8003104:	b4f0      	push	{r4, r5, r6, r7}
    return q->size == 0;
 8003106:	f8d0 5208 	ldr.w	r5, [r0, #520]	@ 0x208
    if (isEmpty_GSM(q)) {
 800310a:	b91d      	cbnz	r5, 8003114 <deleteMiddle_GSM+0x10>
        printf("Queue_GSM is empty. Nothing to delete.\n");
 800310c:	481f      	ldr	r0, [pc, #124]	@ (800318c <deleteMiddle_GSM+0x88>)

    // Update rear and size
    q->rear = (q->rear - 1 + MAX_SIZE) % MAX_SIZE;
    q->size--;
    printf("Element at index %d deleted successfully.\n", indexToDelete);
}
 800310e:	bcf0      	pop	{r4, r5, r6, r7}
        printf("Invalid index. Cannot delete.\n");
 8003110:	f008 b9a8 	b.w	800b464 <puts>
    if (indexToDelete < 0 || indexToDelete >= q->size) {
 8003114:	2900      	cmp	r1, #0
 8003116:	db01      	blt.n	800311c <deleteMiddle_GSM+0x18>
 8003118:	428d      	cmp	r5, r1
 800311a:	dc01      	bgt.n	8003120 <deleteMiddle_GSM+0x1c>
        printf("Invalid index. Cannot delete.\n");
 800311c:	481c      	ldr	r0, [pc, #112]	@ (8003190 <deleteMiddle_GSM+0x8c>)
 800311e:	e7f6      	b.n	800310e <deleteMiddle_GSM+0xa>
    int actualIndex = (q->front + indexToDelete) % MAX_SIZE;
 8003120:	f8d0 3200 	ldr.w	r3, [r0, #512]	@ 0x200
 8003124:	440b      	add	r3, r1
 8003126:	425a      	negs	r2, r3
 8003128:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800312c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
    for (int i = 0; i < q->size - 1; i++) {
 8003130:	f04f 0600 	mov.w	r6, #0
    int actualIndex = (q->front + indexToDelete) % MAX_SIZE;
 8003134:	bf58      	it	pl
 8003136:	4253      	negpl	r3, r2
    for (int i = 0; i < q->size - 1; i++) {
 8003138:	3d01      	subs	r5, #1
 800313a:	42b5      	cmp	r5, r6
 800313c:	dc0f      	bgt.n	800315e <deleteMiddle_GSM+0x5a>
    q->rear = (q->rear - 1 + MAX_SIZE) % MAX_SIZE;
 800313e:	f8d0 3204 	ldr.w	r3, [r0, #516]	@ 0x204
 8003142:	337f      	adds	r3, #127	@ 0x7f
 8003144:	425a      	negs	r2, r3
 8003146:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800314a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800314e:	bf58      	it	pl
 8003150:	4253      	negpl	r3, r2
    q->size--;
 8003152:	e9c0 3581 	strd	r3, r5, [r0, #516]	@ 0x204
}
 8003156:	bcf0      	pop	{r4, r5, r6, r7}
    printf("Element at index %d deleted successfully.\n", indexToDelete);
 8003158:	480e      	ldr	r0, [pc, #56]	@ (8003194 <deleteMiddle_GSM+0x90>)
 800315a:	f008 b913 	b.w	800b384 <iprintf>
        int currentIdx = (actualIndex + i) % MAX_SIZE;
 800315e:	199a      	adds	r2, r3, r6
 8003160:	4254      	negs	r4, r2
 8003162:	f004 047f 	and.w	r4, r4, #127	@ 0x7f
 8003166:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800316a:	bf58      	it	pl
 800316c:	4262      	negpl	r2, r4
        int nextIdx = (currentIdx + 1) % MAX_SIZE;
 800316e:	1c54      	adds	r4, r2, #1
 8003170:	4267      	negs	r7, r4
 8003172:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 8003176:	f004 047f 	and.w	r4, r4, #127	@ 0x7f
 800317a:	bf58      	it	pl
 800317c:	427c      	negpl	r4, r7
    for (int i = 0; i < q->size - 1; i++) {
 800317e:	3601      	adds	r6, #1
        q->data[currentIdx] = q->data[nextIdx];
 8003180:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8003184:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
    for (int i = 0; i < q->size - 1; i++) {
 8003188:	e7d7      	b.n	800313a <deleteMiddle_GSM+0x36>
 800318a:	bf00      	nop
 800318c:	08010c99 	.word	0x08010c99
 8003190:	08010cc0 	.word	0x08010cc0
 8003194:	08010cde 	.word	0x08010cde

08003198 <RingBufferDmaU8_initUSARTRx>:
// int daychange = 0;

uint8_t message1[] = "Hello from DSS\n";

void RingBufferDmaU8_initUSARTRx(RingBufferDmaU8_TypeDef* ring, UART_HandleTypeDef* husart, uint8_t* buffer, uint16_t size) // cai dat dma
{
 8003198:	b410      	push	{r4}
 800319a:	4604      	mov	r4, r0
 800319c:	4608      	mov	r0, r1
  ring->buffer = buffer;
  ring->size = size;
 800319e:	80a3      	strh	r3, [r4, #4]
{
 80031a0:	4611      	mov	r1, r2
 80031a2:	461a      	mov	r2, r3
  ring->tailPtr = buffer;
  ring->dmaHandle = husart->hdmarx;
 80031a4:	6f43      	ldr	r3, [r0, #116]	@ 0x74
  ring->buffer = buffer;
 80031a6:	6021      	str	r1, [r4, #0]
  ring->tailPtr = buffer;
 80031a8:	60a1      	str	r1, [r4, #8]
  ring->dmaHandle = husart->hdmarx;
 80031aa:	60e3      	str	r3, [r4, #12]
  HAL_UART_Receive_DMA(husart, buffer, size);
}
 80031ac:	f85d 4b04 	ldr.w	r4, [sp], #4
  HAL_UART_Receive_DMA(husart, buffer, size);
 80031b0:	f004 be14 	b.w	8007ddc <HAL_UART_Receive_DMA>

080031b4 <set_time>:
#include "RTC.h"
#include "system_management.h"
#include "spi_flash.h"

void set_time (uint8_t hr, uint8_t min, uint8_t sec)
{
 80031b4:	b570      	push	{r4, r5, r6, lr}
 80031b6:	b086      	sub	sp, #24
 80031b8:	4606      	mov	r6, r0
 80031ba:	460d      	mov	r5, r1
 80031bc:	4614      	mov	r4, r2
	RTC_TimeTypeDef sTime = {0};
 80031be:	2100      	movs	r1, #0
 80031c0:	2211      	movs	r2, #17
 80031c2:	f10d 0007 	add.w	r0, sp, #7
 80031c6:	f008 faad 	bl	800b724 <memset>
	sTime.Hours = hr;
	sTime.Minutes = min;
	sTime.Seconds = sec;
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80031ca:	4808      	ldr	r0, [pc, #32]	@ (80031ec <set_time+0x38>)
	sTime.Hours = hr;
 80031cc:	f88d 6004 	strb.w	r6, [sp, #4]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80031d0:	2200      	movs	r2, #0
 80031d2:	a901      	add	r1, sp, #4
	sTime.Minutes = min;
 80031d4:	f88d 5005 	strb.w	r5, [sp, #5]
	sTime.Seconds = sec;
 80031d8:	f88d 4006 	strb.w	r4, [sp, #6]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80031dc:	f003 fa98 	bl	8006710 <HAL_RTC_SetTime>
 80031e0:	b108      	cbz	r0, 80031e6 <set_time+0x32>
	{
		Error_Handler();
 80031e2:	f000 fb9c 	bl	800391e <Error_Handler>
	}
}
 80031e6:	b006      	add	sp, #24
 80031e8:	bd70      	pop	{r4, r5, r6, pc}
 80031ea:	bf00      	nop
 80031ec:	2000205c 	.word	0x2000205c

080031f0 <set_date>:

void set_date (uint8_t year, uint8_t month, uint8_t date)  // monday = 1
{
 80031f0:	b507      	push	{r0, r1, r2, lr}
	RTC_DateTypeDef sDate = {0};
 80031f2:	2300      	movs	r3, #0
	sDate.Month = month;
 80031f4:	f88d 1005 	strb.w	r1, [sp, #5]
	sDate.Date = date;
 80031f8:	f88d 2006 	strb.w	r2, [sp, #6]
	sDate.Year = year;
 80031fc:	f88d 0007 	strb.w	r0, [sp, #7]
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8003200:	461a      	mov	r2, r3
 8003202:	4806      	ldr	r0, [pc, #24]	@ (800321c <set_date+0x2c>)
	RTC_DateTypeDef sDate = {0};
 8003204:	f88d 3004 	strb.w	r3, [sp, #4]
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8003208:	a901      	add	r1, sp, #4
 800320a:	f003 fadb 	bl	80067c4 <HAL_RTC_SetDate>
 800320e:	b108      	cbz	r0, 8003214 <set_date+0x24>
	{
		Error_Handler();
 8003210:	f000 fb85 	bl	800391e <Error_Handler>
	}
}
 8003214:	b003      	add	sp, #12
 8003216:	f85d fb04 	ldr.w	pc, [sp], #4
 800321a:	bf00      	nop
 800321c:	2000205c 	.word	0x2000205c

08003220 <get_RTC_time_date>:

void get_RTC_time_date(RMCSTRUCT *rmc)
{
 8003220:	b530      	push	{r4, r5, lr}
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	  /* Get the RTC current Time */
	HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8003222:	4d19      	ldr	r5, [pc, #100]	@ (8003288 <get_RTC_time_date+0x68>)
{
 8003224:	b087      	sub	sp, #28
 8003226:	4604      	mov	r4, r0
	HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8003228:	a901      	add	r1, sp, #4
 800322a:	2200      	movs	r2, #0
 800322c:	4628      	mov	r0, r5
 800322e:	f003 fb19 	bl	8006864 <HAL_RTC_GetTime>
	/* Get the RTC current Date */
	HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 8003232:	4669      	mov	r1, sp
 8003234:	2200      	movs	r2, #0
 8003236:	4628      	mov	r0, r5
 8003238:	f003 fb37 	bl	80068aa <HAL_RTC_GetDate>

  /* Display time Format: hh:mm:ss */
  /* Format time as "HH:MM:SS" */
	printf("%02d:%02d:%02d\n", gTime.Hours, gTime.Minutes, gTime.Seconds);
 800323c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8003240:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8003244:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8003248:	4810      	ldr	r0, [pc, #64]	@ (800328c <get_RTC_time_date+0x6c>)
 800324a:	f008 f89b 	bl	800b384 <iprintf>

	/* Format date as "YYYY-MM-DD" */
	printf("20%02d-%02d-%02d\n", gDate.Year, gDate.Month, gDate.Date);
 800324e:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8003252:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8003256:	f89d 1003 	ldrb.w	r1, [sp, #3]
 800325a:	480d      	ldr	r0, [pc, #52]	@ (8003290 <get_RTC_time_date+0x70>)
 800325c:	f008 f892 	bl	800b384 <iprintf>

	rmc->date.Yr = gDate.Year;
 8003260:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003264:	61a3      	str	r3, [r4, #24]
	rmc->date.Mon = gDate.Month;
 8003266:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800326a:	6163      	str	r3, [r4, #20]
	rmc->date.Day = gDate.Date;
 800326c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8003270:	6123      	str	r3, [r4, #16]
	rmc->tim.hour = gTime.Hours;
 8003272:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003276:	6023      	str	r3, [r4, #0]
	rmc->tim.min = gTime.Minutes;
 8003278:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800327c:	6063      	str	r3, [r4, #4]
	rmc->tim.sec = gTime.Seconds;
 800327e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8003282:	60a3      	str	r3, [r4, #8]

	//save_rmc_to_location_info(location_info);
//	snprintf((char*)output_buffer, 128, "Time to GMT+8 saved to RMC: 20%02d/%02d/%02d, %02d:%02d:%02d\n", rmc->date.Yr, rmc->date.Mon, rmc->date.Day, rmc->tim.hour, rmc->tim.min, rmc->tim.sec);
//	uart_transmit_string(&huart1, (uint8_t*) output_buffer);
}
 8003284:	b007      	add	sp, #28
 8003286:	bd30      	pop	{r4, r5, pc}
 8003288:	2000205c 	.word	0x2000205c
 800328c:	08010095 	.word	0x08010095
 8003290:	08010d09 	.word	0x08010d09

08003294 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8003294:	4b03      	ldr	r3, [pc, #12]	@ (80032a4 <vApplicationGetIdleTaskMemory+0x10>)
 8003296:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8003298:	4b03      	ldr	r3, [pc, #12]	@ (80032a8 <vApplicationGetIdleTaskMemory+0x14>)
 800329a:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800329c:	2340      	movs	r3, #64	@ 0x40
 800329e:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	20001be4 	.word	0x20001be4
 80032a8:	20001ae4 	.word	0x20001ae4

080032ac <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80032ac:	b507      	push	{r0, r1, r2, lr}
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 1000);
 80032ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
{
 80032b2:	9001      	str	r0, [sp, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 1000);
 80032b4:	2201      	movs	r2, #1
 80032b6:	a901      	add	r1, sp, #4
 80032b8:	4803      	ldr	r0, [pc, #12]	@ (80032c8 <__io_putchar+0x1c>)
 80032ba:	f004 fc69 	bl	8007b90 <HAL_UART_Transmit>
  return ch;
}
 80032be:	9801      	ldr	r0, [sp, #4]
 80032c0:	b003      	add	sp, #12
 80032c2:	f85d fb04 	ldr.w	pc, [sp], #4
 80032c6:	bf00      	nop
 80032c8:	20001ec0 	.word	0x20001ec0

080032cc <Initialize_RTC>:


void Initialize_RTC(void) {
    // Enable Power Clock
    __HAL_RCC_PWR_CLK_ENABLE();
 80032cc:	4b30      	ldr	r3, [pc, #192]	@ (8003390 <Initialize_RTC+0xc4>)
void Initialize_RTC(void) {
 80032ce:	b570      	push	{r4, r5, r6, lr}
    __HAL_RCC_PWR_CLK_ENABLE();
 80032d0:	69da      	ldr	r2, [r3, #28]

    // Allow access to the backup domain
    hrtc.Instance = RTC;
 80032d2:	4c30      	ldr	r4, [pc, #192]	@ (8003394 <Initialize_RTC+0xc8>)
 80032d4:	4e30      	ldr	r6, [pc, #192]	@ (8003398 <Initialize_RTC+0xcc>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80032d6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80032da:	61da      	str	r2, [r3, #28]
 80032dc:	69db      	ldr	r3, [r3, #28]
    hrtc.Instance = RTC;
 80032de:	6026      	str	r6, [r4, #0]
void Initialize_RTC(void) {
 80032e0:	b088      	sub	sp, #32
    __HAL_RCC_PWR_CLK_ENABLE();
 80032e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032e6:	9301      	str	r3, [sp, #4]
 80032e8:	9b01      	ldr	r3, [sp, #4]
    HAL_PWR_EnableBkUpAccess();
 80032ea:	f002 fcf5 	bl	8005cd8 <HAL_PWR_EnableBkUpAccess>
    if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != RTC_INIT_FLAG) {
 80032ee:	2101      	movs	r1, #1
 80032f0:	4620      	mov	r0, r4
 80032f2:	f003 fafc 	bl	80068ee <HAL_RTCEx_BKUPRead>
 80032f6:	f243 25f2 	movw	r5, #13042	@ 0x32f2
 80032fa:	42a8      	cmp	r0, r5
 80032fc:	d038      	beq.n	8003370 <Initialize_RTC+0xa4>
    	printf("\n--------------------------------------------- FIRST TIME RTC INITIALISATION ----------------------------------------------\n");
 80032fe:	4827      	ldr	r0, [pc, #156]	@ (800339c <Initialize_RTC+0xd0>)
 8003300:	f008 f8b0 	bl	800b464 <puts>

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003304:	2214      	movs	r2, #20
 8003306:	2100      	movs	r1, #0
 8003308:	a803      	add	r0, sp, #12
 800330a:	f008 fa0b 	bl	800b724 <memset>
  RTC_DateTypeDef sDate = {0};
 800330e:	2300      	movs	r3, #0
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
  hrtc.Init.AsynchPrediv = 127;
  hrtc.Init.SynchPrediv = 255;
 8003310:	22ff      	movs	r2, #255	@ 0xff
 8003312:	217f      	movs	r1, #127	@ 0x7f
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003314:	4620      	mov	r0, r4
  hrtc.Init.SynchPrediv = 255;
 8003316:	e9c4 1202 	strd	r1, r2, [r4, #8]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800331a:	e9c4 6300 	strd	r6, r3, [r4]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800331e:	e9c4 3304 	strd	r3, r3, [r4, #16]
  RTC_DateTypeDef sDate = {0};
 8003322:	9302      	str	r3, [sp, #8]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003324:	61a3      	str	r3, [r4, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003326:	f003 f9a0 	bl	800666a <HAL_RTC_Init>
 800332a:	4602      	mov	r2, r0
 800332c:	b108      	cbz	r0, 8003332 <Initialize_RTC+0x66>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800332e:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003330:	e7fe      	b.n	8003330 <Initialize_RTC+0x64>
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003332:	e9cd 0006 	strd	r0, r0, [sp, #24]
  sTime.Hours = 0;
 8003336:	f8ad 000c 	strh.w	r0, [sp, #12]
  sTime.Seconds = 0;
 800333a:	f88d 000e 	strb.w	r0, [sp, #14]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800333e:	a903      	add	r1, sp, #12
 8003340:	4620      	mov	r0, r4
 8003342:	f003 f9e5 	bl	8006710 <HAL_RTC_SetTime>
 8003346:	4602      	mov	r2, r0
 8003348:	b108      	cbz	r0, 800334e <Initialize_RTC+0x82>
 800334a:	b672      	cpsid	i
  while (1)
 800334c:	e7fe      	b.n	800334c <Initialize_RTC+0x80>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800334e:	4b14      	ldr	r3, [pc, #80]	@ (80033a0 <Initialize_RTC+0xd4>)
 8003350:	9302      	str	r3, [sp, #8]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8003352:	a902      	add	r1, sp, #8
 8003354:	4620      	mov	r0, r4
 8003356:	f003 fa35 	bl	80067c4 <HAL_RTC_SetDate>
 800335a:	b108      	cbz	r0, 8003360 <Initialize_RTC+0x94>
 800335c:	b672      	cpsid	i
  while (1)
 800335e:	e7fe      	b.n	800335e <Initialize_RTC+0x92>
        HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, RTC_INIT_FLAG);  // Store initialization flag
 8003360:	462a      	mov	r2, r5
 8003362:	2101      	movs	r1, #1
 8003364:	4620      	mov	r0, r4
}
 8003366:	b008      	add	sp, #32
 8003368:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, RTC_INIT_FLAG);  // Store initialization flag
 800336c:	f003 baba 	b.w	80068e4 <HAL_RTCEx_BKUPWrite>
    	printf("\n-------------------------------------------- BACK UP RTC:  GETTING RTC FROM BACK UP ----------------------------------------\n");
 8003370:	480c      	ldr	r0, [pc, #48]	@ (80033a4 <Initialize_RTC+0xd8>)
 8003372:	f008 f877 	bl	800b464 <puts>
        HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8003376:	a903      	add	r1, sp, #12
 8003378:	2200      	movs	r2, #0
 800337a:	4620      	mov	r0, r4
 800337c:	f003 fa72 	bl	8006864 <HAL_RTC_GetTime>
        HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8003380:	2200      	movs	r2, #0
 8003382:	a902      	add	r1, sp, #8
 8003384:	4620      	mov	r0, r4
 8003386:	f003 fa90 	bl	80068aa <HAL_RTC_GetDate>
}
 800338a:	b008      	add	sp, #32
 800338c:	bd70      	pop	{r4, r5, r6, pc}
 800338e:	bf00      	nop
 8003390:	40021000 	.word	0x40021000
 8003394:	2000205c 	.word	0x2000205c
 8003398:	40002800 	.word	0x40002800
 800339c:	08010d1b 	.word	0x08010d1b
 80033a0:	00010101 	.word	0x00010101
 80033a4:	08010d97 	.word	0x08010d97

080033a8 <SystemClock_Config>:
{
 80033a8:	b500      	push	{lr}
 80033aa:	b09f      	sub	sp, #124	@ 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80033ac:	2228      	movs	r2, #40	@ 0x28
 80033ae:	2100      	movs	r1, #0
 80033b0:	a805      	add	r0, sp, #20
 80033b2:	f008 f9b7 	bl	800b724 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80033b6:	2214      	movs	r2, #20
 80033b8:	2100      	movs	r1, #0
 80033ba:	4668      	mov	r0, sp
 80033bc:	f008 f9b2 	bl	800b724 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80033c0:	223c      	movs	r2, #60	@ 0x3c
 80033c2:	2100      	movs	r1, #0
 80033c4:	eb0d 0002 	add.w	r0, sp, r2
 80033c8:	f008 f9ac 	bl	800b724 <memset>
  HAL_PWR_EnableBkUpAccess();
 80033cc:	f002 fc84 	bl	8005cd8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80033d0:	4a1d      	ldr	r2, [pc, #116]	@ (8003448 <SystemClock_Config+0xa0>)
 80033d2:	6a13      	ldr	r3, [r2, #32]
 80033d4:	f023 0318 	bic.w	r3, r3, #24
 80033d8:	6213      	str	r3, [r2, #32]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80033da:	2306      	movs	r3, #6
 80033dc:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80033de:	2301      	movs	r3, #1
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80033e0:	e9cd 3308 	strd	r3, r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80033e4:	2310      	movs	r3, #16
 80033e6:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80033e8:	2002      	movs	r0, #2
 80033ea:	2300      	movs	r3, #0
 80033ec:	e9cd 030c 	strd	r0, r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80033f0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80033f4:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80033f6:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80033f8:	f002 fc76 	bl	8005ce8 <HAL_RCC_OscConfig>
 80033fc:	4601      	mov	r1, r0
 80033fe:	b108      	cbz	r0, 8003404 <SystemClock_Config+0x5c>
 8003400:	b672      	cpsid	i
  while (1)
 8003402:	e7fe      	b.n	8003402 <SystemClock_Config+0x5a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003404:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003406:	e9cd 3000 	strd	r3, r0, [sp]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800340a:	e9cd 0002 	strd	r0, r0, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800340e:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003410:	4668      	mov	r0, sp
 8003412:	f002 fee9 	bl	80061e8 <HAL_RCC_ClockConfig>
 8003416:	b108      	cbz	r0, 800341c <SystemClock_Config+0x74>
 8003418:	b672      	cpsid	i
  while (1)
 800341a:	e7fe      	b.n	800341a <SystemClock_Config+0x72>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 800341c:	4b0b      	ldr	r3, [pc, #44]	@ (800344c <SystemClock_Config+0xa4>)
 800341e:	930f      	str	r3, [sp, #60]	@ 0x3c
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003420:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8003424:	f44f 7380 	mov.w	r3, #256	@ 0x100
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003428:	9013      	str	r0, [sp, #76]	@ 0x4c
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 800342a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800342e:	a80f      	add	r0, sp, #60	@ 0x3c
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8003430:	e9cd 3218 	strd	r3, r2, [sp, #96]	@ 0x60
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003434:	9310      	str	r3, [sp, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003436:	f002 ffcd 	bl	80063d4 <HAL_RCCEx_PeriphCLKConfig>
 800343a:	b108      	cbz	r0, 8003440 <SystemClock_Config+0x98>
 800343c:	b672      	cpsid	i
  while (1)
 800343e:	e7fe      	b.n	800343e <SystemClock_Config+0x96>
}
 8003440:	b01f      	add	sp, #124	@ 0x7c
 8003442:	f85d fb04 	ldr.w	pc, [sp], #4
 8003446:	bf00      	nop
 8003448:	40021000 	.word	0x40021000
 800344c:	00010187 	.word	0x00010187

08003450 <main>:
{
 8003450:	b580      	push	{r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003452:	4dbd      	ldr	r5, [pc, #756]	@ (8003748 <main+0x2f8>)
{
 8003454:	b0a8      	sub	sp, #160	@ 0xa0
  HAL_Init();
 8003456:	f001 fcdb 	bl	8004e10 <HAL_Init>
  SystemClock_Config();
 800345a:	f7ff ffa5 	bl	80033a8 <SystemClock_Config>
  	Initialize_RTC();
 800345e:	f7ff ff35 	bl	80032cc <Initialize_RTC>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003462:	2214      	movs	r2, #20
 8003464:	2100      	movs	r1, #0
 8003466:	a821      	add	r0, sp, #132	@ 0x84
 8003468:	f008 f95c 	bl	800b724 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800346c:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 800346e:	48b7      	ldr	r0, [pc, #732]	@ (800374c <main+0x2fc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003470:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003474:	616b      	str	r3, [r5, #20]
 8003476:	696b      	ldr	r3, [r5, #20]
 8003478:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800347c:	9305      	str	r3, [sp, #20]
 800347e:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003480:	696b      	ldr	r3, [r5, #20]
 8003482:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003486:	616b      	str	r3, [r5, #20]
 8003488:	696b      	ldr	r3, [r5, #20]
 800348a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800348e:	9306      	str	r3, [sp, #24]
 8003490:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003492:	696b      	ldr	r3, [r5, #20]
 8003494:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003498:	616b      	str	r3, [r5, #20]
 800349a:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 800349c:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800349e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80034a2:	4611      	mov	r1, r2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80034a4:	9307      	str	r3, [sp, #28]
 80034a6:	9b07      	ldr	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80034a8:	f002 fc10 	bl	8005ccc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6
 80034ac:	48a7      	ldr	r0, [pc, #668]	@ (800374c <main+0x2fc>)
 80034ae:	2200      	movs	r2, #0
 80034b0:	f240 3156 	movw	r1, #854	@ 0x356
 80034b4:	f002 fc0a 	bl	8005ccc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80034b8:	48a5      	ldr	r0, [pc, #660]	@ (8003750 <main+0x300>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	2104      	movs	r1, #4
 80034be:	f002 fc05 	bl	8005ccc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80034c2:	48a3      	ldr	r0, [pc, #652]	@ (8003750 <main+0x300>)
 80034c4:	2201      	movs	r2, #1
 80034c6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80034ca:	f002 fbff 	bl	8005ccc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80034ce:	2201      	movs	r2, #1
 80034d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80034d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034d8:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80034da:	f002 fbf7 	bl	8005ccc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034de:	2601      	movs	r6, #1
 80034e0:	f240 2303 	movw	r3, #515	@ 0x203
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034e4:	4899      	ldr	r0, [pc, #612]	@ (800374c <main+0x2fc>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80034e6:	9623      	str	r6, [sp, #140]	@ 0x8c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034e8:	a921      	add	r1, sp, #132	@ 0x84
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034ea:	e9cd 3621 	strd	r3, r6, [sp, #132]	@ 0x84
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034ee:	9424      	str	r4, [sp, #144]	@ 0x90
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034f0:	f002 fb28 	bl	8005b44 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8;
 80034f4:	f44f 73aa 	mov.w	r3, #340	@ 0x154
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034f8:	4894      	ldr	r0, [pc, #592]	@ (800374c <main+0x2fc>)
 80034fa:	a921      	add	r1, sp, #132	@ 0x84
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034fc:	e9cd 3621 	strd	r3, r6, [sp, #132]	@ 0x84
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003500:	f04f 0802 	mov.w	r8, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003504:	e9cd 4423 	strd	r4, r4, [sp, #140]	@ 0x8c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003508:	f002 fb1c 	bl	8005b44 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800350c:	4890      	ldr	r0, [pc, #576]	@ (8003750 <main+0x300>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800350e:	9423      	str	r4, [sp, #140]	@ 0x8c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003510:	a921      	add	r1, sp, #132	@ 0x84
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003512:	e9cd 8421 	strd	r8, r4, [sp, #132]	@ 0x84
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003516:	2704      	movs	r7, #4
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003518:	f002 fb14 	bl	8005b44 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800351c:	488c      	ldr	r0, [pc, #560]	@ (8003750 <main+0x300>)
 800351e:	a921      	add	r1, sp, #132	@ 0x84
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003520:	f04f 0a03 	mov.w	sl, #3
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003524:	e9cd 7621 	strd	r7, r6, [sp, #132]	@ 0x84
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003528:	e9cd 4423 	strd	r4, r4, [sp, #140]	@ 0x8c
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800352c:	f44f 5980 	mov.w	r9, #4096	@ 0x1000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003530:	f002 fb08 	bl	8005b44 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003534:	4886      	ldr	r0, [pc, #536]	@ (8003750 <main+0x300>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003536:	f8cd a090 	str.w	sl, [sp, #144]	@ 0x90
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800353a:	a921      	add	r1, sp, #132	@ 0x84
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800353c:	e9cd 9621 	strd	r9, r6, [sp, #132]	@ 0x84
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003540:	9623      	str	r6, [sp, #140]	@ 0x8c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003542:	f002 faff 	bl	8005b44 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003546:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800354a:	a921      	add	r1, sp, #132	@ 0x84
 800354c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003550:	e9cd 3621 	strd	r3, r6, [sp, #132]	@ 0x84
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003554:	e9cd 6a23 	strd	r6, sl, [sp, #140]	@ 0x8c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003558:	f002 faf4 	bl	8005b44 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800355c:	696b      	ldr	r3, [r5, #20]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800355e:	f8df a218 	ldr.w	sl, [pc, #536]	@ 8003778 <main+0x328>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003562:	4333      	orrs	r3, r6
 8003564:	616b      	str	r3, [r5, #20]
 8003566:	696b      	ldr	r3, [r5, #20]
 8003568:	4033      	ands	r3, r6
 800356a:	9303      	str	r3, [sp, #12]
 800356c:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800356e:	696b      	ldr	r3, [r5, #20]
 8003570:	ea43 0308 	orr.w	r3, r3, r8
 8003574:	616b      	str	r3, [r5, #20]
 8003576:	696b      	ldr	r3, [r5, #20]
 8003578:	ea03 0308 	and.w	r3, r3, r8
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 800357c:	4622      	mov	r2, r4
 800357e:	2105      	movs	r1, #5
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003580:	9304      	str	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8003582:	200d      	movs	r0, #13
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003584:	9b04      	ldr	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8003586:	f002 f9b9 	bl	80058fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800358a:	200d      	movs	r0, #13
 800358c:	f002 f9e8 	bl	8005960 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8003590:	4622      	mov	r2, r4
 8003592:	2105      	movs	r1, #5
 8003594:	200e      	movs	r0, #14
 8003596:	f002 f9b1 	bl	80058fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800359a:	200e      	movs	r0, #14
 800359c:	f002 f9e0 	bl	8005960 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 80035a0:	4622      	mov	r2, r4
 80035a2:	2105      	movs	r1, #5
 80035a4:	200f      	movs	r0, #15
 80035a6:	f002 f9a9 	bl	80058fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80035aa:	200f      	movs	r0, #15
 80035ac:	f002 f9d8 	bl	8005960 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80035b0:	4622      	mov	r2, r4
 80035b2:	2105      	movs	r1, #5
 80035b4:	2010      	movs	r0, #16
 80035b6:	f002 f9a1 	bl	80058fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80035ba:	2010      	movs	r0, #16
 80035bc:	f002 f9d0 	bl	8005960 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 5, 0);
 80035c0:	4622      	mov	r2, r4
 80035c2:	2105      	movs	r1, #5
 80035c4:	2038      	movs	r0, #56	@ 0x38
 80035c6:	f002 f999 	bl	80058fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 80035ca:	2038      	movs	r0, #56	@ 0x38
 80035cc:	f002 f9c8 	bl	8005960 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 5, 0);
 80035d0:	4622      	mov	r2, r4
 80035d2:	2105      	movs	r1, #5
 80035d4:	203c      	movs	r0, #60	@ 0x3c
 80035d6:	f002 f991 	bl	80058fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 80035da:	203c      	movs	r0, #60	@ 0x3c
 80035dc:	f002 f9c0 	bl	8005960 <HAL_NVIC_EnableIRQ>
  hspi1.Instance = SPI1;
 80035e0:	485c      	ldr	r0, [pc, #368]	@ (8003754 <main+0x304>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80035e2:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80035e6:	e9c0 a300 	strd	sl, r3, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80035ea:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80035ee:	e9c0 3403 	strd	r3, r4, [r0, #12]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80035f2:	2510      	movs	r5, #16
 80035f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80035f8:	e9c0 3506 	strd	r3, r5, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 80035fc:	2307      	movs	r3, #7
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80035fe:	e9c0 340b 	strd	r3, r4, [r0, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003602:	2308      	movs	r3, #8
 8003604:	6343      	str	r3, [r0, #52]	@ 0x34
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003606:	e9c0 4408 	strd	r4, r4, [r0, #32]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800360a:	6084      	str	r4, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800360c:	6144      	str	r4, [r0, #20]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800360e:	6284      	str	r4, [r0, #40]	@ 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003610:	f003 fa81 	bl	8006b16 <HAL_SPI_Init>
 8003614:	4603      	mov	r3, r0
 8003616:	b108      	cbz	r0, 800361c <main+0x1cc>
 8003618:	b672      	cpsid	i
  while (1)
 800361a:	e7fe      	b.n	800361a <main+0x1ca>
  huart1.Instance = USART1;
 800361c:	484e      	ldr	r0, [pc, #312]	@ (8003758 <main+0x308>)
  huart1.Init.BaudRate = 115200;
 800361e:	4a4f      	ldr	r2, [pc, #316]	@ (800375c <main+0x30c>)
  huart1.Init.Parity = UART_PARITY_NONE;
 8003620:	6103      	str	r3, [r0, #16]
  huart1.Init.BaudRate = 115200;
 8003622:	f44f 34e1 	mov.w	r4, #115200	@ 0x1c200
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003626:	f04f 0a0c 	mov.w	sl, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 800362a:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800362e:	e9c0 a305 	strd	sl, r3, [r0, #20]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003632:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003636:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.Init.BaudRate = 115200;
 8003638:	e9c0 2400 	strd	r2, r4, [r0]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800363c:	f004 fb52 	bl	8007ce4 <HAL_UART_Init>
 8003640:	4603      	mov	r3, r0
 8003642:	b108      	cbz	r0, 8003648 <main+0x1f8>
 8003644:	b672      	cpsid	i
  while (1)
 8003646:	e7fe      	b.n	8003646 <main+0x1f6>
  huart2.Instance = USART2;
 8003648:	4845      	ldr	r0, [pc, #276]	@ (8003760 <main+0x310>)
  huart2.Init.BaudRate = 9600;
 800364a:	f8df e130 	ldr.w	lr, [pc, #304]	@ 800377c <main+0x32c>
 800364e:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003652:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003656:	e9c0 3a04 	strd	r3, sl, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800365a:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800365e:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart2.Init.BaudRate = 9600;
 8003662:	e9c0 e200 	strd	lr, r2, [r0]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003666:	f004 fb3d 	bl	8007ce4 <HAL_UART_Init>
 800366a:	4603      	mov	r3, r0
 800366c:	b108      	cbz	r0, 8003672 <main+0x222>
 800366e:	b672      	cpsid	i
  while (1)
 8003670:	e7fe      	b.n	8003670 <main+0x220>
  huart3.Instance = USART3;
 8003672:	483c      	ldr	r0, [pc, #240]	@ (8003764 <main+0x314>)
 8003674:	4a3c      	ldr	r2, [pc, #240]	@ (8003768 <main+0x318>)
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003676:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.BaudRate = 115200;
 800367a:	e9c0 2400 	strd	r2, r4, [r0]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800367e:	e9c0 3a04 	strd	r3, sl, [r0, #16]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003682:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003686:	e9c0 3308 	strd	r3, r3, [r0, #32]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800368a:	f004 fb2b 	bl	8007ce4 <HAL_UART_Init>
 800368e:	4604      	mov	r4, r0
 8003690:	b108      	cbz	r0, 8003696 <main+0x246>
 8003692:	b672      	cpsid	i
  while (1)
 8003694:	e7fe      	b.n	8003694 <main+0x244>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003696:	462a      	mov	r2, r5
 8003698:	4601      	mov	r1, r0
 800369a:	a821      	add	r0, sp, #132	@ 0x84
 800369c:	f008 f842 	bl	800b724 <memset>
  htim3.Instance = TIM3;
 80036a0:	4d32      	ldr	r5, [pc, #200]	@ (800376c <main+0x31c>)
  htim3.Init.Prescaler = 8000;
 80036a2:	f8df c0dc 	ldr.w	ip, [pc, #220]	@ 8003780 <main+0x330>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036a6:	941c      	str	r4, [sp, #112]	@ 0x70
  htim3.Init.Prescaler = 8000;
 80036a8:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80036ac:	e9c5 c300 	strd	ip, r3, [r5]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80036b0:	4628      	mov	r0, r5
  htim3.Init.Period = 65535;
 80036b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036b6:	e9cd 441a 	strd	r4, r4, [sp, #104]	@ 0x68
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036ba:	e9c5 3403 	strd	r3, r4, [r5, #12]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036be:	60ac      	str	r4, [r5, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036c0:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80036c2:	f003 feb7 	bl	8007434 <HAL_TIM_Base_Init>
 80036c6:	b108      	cbz	r0, 80036cc <main+0x27c>
 80036c8:	b672      	cpsid	i
  while (1)
 80036ca:	e7fe      	b.n	80036ca <main+0x27a>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80036cc:	a921      	add	r1, sp, #132	@ 0x84
 80036ce:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80036d0:	f8cd 9084 	str.w	r9, [sp, #132]	@ 0x84
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80036d4:	f003 fee8 	bl	80074a8 <HAL_TIM_ConfigClockSource>
 80036d8:	b108      	cbz	r0, 80036de <main+0x28e>
 80036da:	b672      	cpsid	i
  while (1)
 80036dc:	e7fe      	b.n	80036dc <main+0x28c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036de:	901a      	str	r0, [sp, #104]	@ 0x68
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036e0:	901c      	str	r0, [sp, #112]	@ 0x70
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80036e2:	a91a      	add	r1, sp, #104	@ 0x68
 80036e4:	4628      	mov	r0, r5
 80036e6:	f003 ff79 	bl	80075dc <HAL_TIMEx_MasterConfigSynchronization>
 80036ea:	4605      	mov	r5, r0
 80036ec:	b108      	cbz	r0, 80036f2 <main+0x2a2>
 80036ee:	b672      	cpsid	i
  while (1)
 80036f0:	e7fe      	b.n	80036f0 <main+0x2a0>
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80036f2:	4c1f      	ldr	r4, [pc, #124]	@ (8003770 <main+0x320>)
  ADC_ChannelConfTypeDef sConfig = {0};
 80036f4:	4601      	mov	r1, r0
 80036f6:	2218      	movs	r2, #24
 80036f8:	a821      	add	r0, sp, #132	@ 0x84
 80036fa:	f008 f813 	bl	800b724 <memset>
  hadc2.Instance = ADC2;
 80036fe:	4b1d      	ldr	r3, [pc, #116]	@ (8003774 <main+0x324>)
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003700:	f884 5020 	strb.w	r5, [r4, #32]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003704:	4620      	mov	r0, r4
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003706:	e9c4 650a 	strd	r6, r5, [r4, #40]	@ 0x28
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800370a:	e9c4 3500 	strd	r3, r5, [r4]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800370e:	e9c4 5502 	strd	r5, r5, [r4, #8]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003712:	e9c4 5704 	strd	r5, r7, [r4, #16]
  hadc2.Init.NbrOfConversion = 1;
 8003716:	61e6      	str	r6, [r4, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8003718:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800371c:	8325      	strh	r5, [r4, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800371e:	6365      	str	r5, [r4, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003720:	f001 fbd0 	bl	8004ec4 <HAL_ADC_Init>
 8003724:	b108      	cbz	r0, 800372a <main+0x2da>
 8003726:	b672      	cpsid	i
  while (1)
 8003728:	e7fe      	b.n	8003728 <main+0x2d8>
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800372a:	e9cd 0023 	strd	r0, r0, [sp, #140]	@ 0x8c
  sConfig.Offset = 0;
 800372e:	e9cd 0025 	strd	r0, r0, [sp, #148]	@ 0x94
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003732:	a921      	add	r1, sp, #132	@ 0x84
 8003734:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003736:	e9cd 8621 	strd	r8, r6, [sp, #132]	@ 0x84
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800373a:	f001 fec5 	bl	80054c8 <HAL_ADC_ConfigChannel>
 800373e:	4604      	mov	r4, r0
 8003740:	b300      	cbz	r0, 8003784 <main+0x334>
 8003742:	b672      	cpsid	i
  while (1)
 8003744:	e7fe      	b.n	8003744 <main+0x2f4>
 8003746:	bf00      	nop
 8003748:	40021000 	.word	0x40021000
 800374c:	48000800 	.word	0x48000800
 8003750:	48000400 	.word	0x48000400
 8003754:	20001ff8 	.word	0x20001ff8
 8003758:	20001ec0 	.word	0x20001ec0
 800375c:	40013800 	.word	0x40013800
 8003760:	20001e38 	.word	0x20001e38
 8003764:	20001db0 	.word	0x20001db0
 8003768:	40004800 	.word	0x40004800
 800376c:	20001f48 	.word	0x20001f48
 8003770:	20002154 	.word	0x20002154
 8003774:	50000100 	.word	0x50000100
 8003778:	40013000 	.word	0x40013000
 800377c:	40004400 	.word	0x40004400
 8003780:	40000400 	.word	0x40000400
  ADC_MultiModeTypeDef multimode = {0};
 8003784:	e9cd 001a 	strd	r0, r0, [sp, #104]	@ 0x68
 8003788:	901c      	str	r0, [sp, #112]	@ 0x70
  ADC_ChannelConfTypeDef sConfig = {0};
 800378a:	4601      	mov	r1, r0
 800378c:	2218      	movs	r2, #24
 800378e:	a821      	add	r0, sp, #132	@ 0x84
 8003790:	f007 ffc8 	bl	800b724 <memset>
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8003794:	4852      	ldr	r0, [pc, #328]	@ (80038e0 <main+0x490>)
  hadc3.Instance = ADC3;
 8003796:	4b53      	ldr	r3, [pc, #332]	@ (80038e4 <main+0x494>)
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8003798:	f880 4020 	strb.w	r4, [r0, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800379c:	e9c0 640a 	strd	r6, r4, [r0, #40]	@ 0x28
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80037a0:	e9c0 3400 	strd	r3, r4, [r0]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80037a4:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80037a8:	e9c0 4704 	strd	r4, r7, [r0, #16]
  hadc3.Init.NbrOfConversion = 1;
 80037ac:	61c6      	str	r6, [r0, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80037ae:	f880 4030 	strb.w	r4, [r0, #48]	@ 0x30
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80037b2:	8304      	strh	r4, [r0, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80037b4:	6344      	str	r4, [r0, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80037b6:	f001 fb85 	bl	8004ec4 <HAL_ADC_Init>
 80037ba:	b108      	cbz	r0, 80037c0 <main+0x370>
 80037bc:	b672      	cpsid	i
  while (1)
 80037be:	e7fe      	b.n	80037be <main+0x36e>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80037c0:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80037c2:	4847      	ldr	r0, [pc, #284]	@ (80038e0 <main+0x490>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80037c4:	931a      	str	r3, [sp, #104]	@ 0x68
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80037c6:	a91a      	add	r1, sp, #104	@ 0x68
 80037c8:	f002 f802 	bl	80057d0 <HAL_ADCEx_MultiModeConfigChannel>
 80037cc:	b108      	cbz	r0, 80037d2 <main+0x382>
 80037ce:	b672      	cpsid	i
  while (1)
 80037d0:	e7fe      	b.n	80037d0 <main+0x380>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80037d2:	230c      	movs	r3, #12
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80037d4:	e9cd 0023 	strd	r0, r0, [sp, #140]	@ 0x8c
  sConfig.Offset = 0;
 80037d8:	e9cd 0025 	strd	r0, r0, [sp, #148]	@ 0x94
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80037dc:	2401      	movs	r4, #1
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80037de:	4840      	ldr	r0, [pc, #256]	@ (80038e0 <main+0x490>)
 80037e0:	a921      	add	r1, sp, #132	@ 0x84
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80037e2:	e9cd 3421 	strd	r3, r4, [sp, #132]	@ 0x84
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80037e6:	f001 fe6f 	bl	80054c8 <HAL_ADC_ConfigChannel>
 80037ea:	4603      	mov	r3, r0
 80037ec:	b108      	cbz	r0, 80037f2 <main+0x3a2>
 80037ee:	b672      	cpsid	i
  while (1)
 80037f0:	e7fe      	b.n	80037f0 <main+0x3a0>
  hspi2.Instance = SPI2;
 80037f2:	483d      	ldr	r0, [pc, #244]	@ (80038e8 <main+0x498>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80037f4:	4d3d      	ldr	r5, [pc, #244]	@ (80038ec <main+0x49c>)
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80037f6:	6083      	str	r3, [r0, #8]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80037f8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80037fc:	e9c0 5200 	strd	r5, r2, [r0]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8003800:	f44f 7240 	mov.w	r2, #768	@ 0x300
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003804:	e9c0 2303 	strd	r2, r3, [r0, #12]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003808:	f44f 7200 	mov.w	r2, #512	@ 0x200
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800380c:	e9c0 2306 	strd	r2, r3, [r0, #24]
  hspi2.Init.CRCPolynomial = 7;
 8003810:	2207      	movs	r2, #7
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003812:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003816:	e9c0 230b 	strd	r2, r3, [r0, #44]	@ 0x2c
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800381a:	6143      	str	r3, [r0, #20]
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800381c:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800381e:	2308      	movs	r3, #8
 8003820:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003822:	f003 f978 	bl	8006b16 <HAL_SPI_Init>
 8003826:	4605      	mov	r5, r0
 8003828:	b108      	cbz	r0, 800382e <main+0x3de>
 800382a:	b672      	cpsid	i
  while (1)
 800382c:	e7fe      	b.n	800382c <main+0x3dc>
  osMutexDef(myMutex);
 800382e:	e9cd 0008 	strd	r0, r0, [sp, #32]
  myMutexHandle = osMutexCreate(osMutex(myMutex));
 8003832:	a808      	add	r0, sp, #32
 8003834:	f004 fb24 	bl	8007e80 <osMutexCreate>
 8003838:	4b2d      	ldr	r3, [pc, #180]	@ (80038f0 <main+0x4a0>)
  osMailQDef(GSM_MailQ, 32, GSM_MAIL_STRUCT);
 800383a:	f8cd d030 	str.w	sp, [sp, #48]	@ 0x30
 800383e:	2220      	movs	r2, #32
  myMutexHandle = osMutexCreate(osMutex(myMutex));
 8003840:	6018      	str	r0, [r3, #0]
  RMC_MailQGSMId = osMailCreate(osMailQ(GSM_MailQ), NULL);
 8003842:	4629      	mov	r1, r5
  osMailQDef(GSM_MailQ, 32, GSM_MAIL_STRUCT);
 8003844:	2360      	movs	r3, #96	@ 0x60
  RMC_MailQGSMId = osMailCreate(osMailQ(GSM_MailQ), NULL);
 8003846:	a80a      	add	r0, sp, #40	@ 0x28
  osMailQDef(GSM_MailQ, 32, GSM_MAIL_STRUCT);
 8003848:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
  RMC_MailQGSMId = osMailCreate(osMailQ(GSM_MailQ), NULL);
 800384c:	f004 fb96 	bl	8007f7c <osMailCreate>
 8003850:	4b28      	ldr	r3, [pc, #160]	@ (80038f4 <main+0x4a4>)
  osMailQDef(FLASH_MailQ, 5, RMCSTRUCT);
 8003852:	2105      	movs	r1, #5
  RMC_MailQGSMId = osMailCreate(osMailQ(GSM_MailQ), NULL);
 8003854:	6018      	str	r0, [r3, #0]
  osMailQDef(FLASH_MailQ, 5, RMCSTRUCT);
 8003856:	2358      	movs	r3, #88	@ 0x58
 8003858:	e9cd 130d 	strd	r1, r3, [sp, #52]	@ 0x34
  RMC_MailQFLASHId = osMailCreate(osMailQ(FLASH_MailQ), NULL);
 800385c:	a80d      	add	r0, sp, #52	@ 0x34
  osMailQDef(FLASH_MailQ, 5, RMCSTRUCT);
 800385e:	ab01      	add	r3, sp, #4
  RMC_MailQFLASHId = osMailCreate(osMailQ(FLASH_MailQ), NULL);
 8003860:	4629      	mov	r1, r5
  osMailQDef(FLASH_MailQ, 5, RMCSTRUCT);
 8003862:	930f      	str	r3, [sp, #60]	@ 0x3c
  RMC_MailQFLASHId = osMailCreate(osMailQ(FLASH_MailQ), NULL);
 8003864:	f004 fb8a 	bl	8007f7c <osMailCreate>
 8003868:	4b23      	ldr	r3, [pc, #140]	@ (80038f8 <main+0x4a8>)
  osMailQDef(Tax_MailQ, 1, TAX_MAIL_STRUCT);
 800386a:	9410      	str	r4, [sp, #64]	@ 0x40
  RMC_MailQFLASHId = osMailCreate(osMailQ(FLASH_MailQ), NULL);
 800386c:	6018      	str	r0, [r3, #0]
  osMailQDef(Tax_MailQ, 1, TAX_MAIL_STRUCT);
 800386e:	2380      	movs	r3, #128	@ 0x80
 8003870:	9311      	str	r3, [sp, #68]	@ 0x44
  tax_MailQId = osMailCreate(osMailQ(Tax_MailQ), NULL);
 8003872:	4629      	mov	r1, r5
  osMailQDef(Tax_MailQ, 1, TAX_MAIL_STRUCT);
 8003874:	ab02      	add	r3, sp, #8
  tax_MailQId = osMailCreate(osMailQ(Tax_MailQ), NULL);
 8003876:	a810      	add	r0, sp, #64	@ 0x40
  osMailQDef(Tax_MailQ, 1, TAX_MAIL_STRUCT);
 8003878:	9312      	str	r3, [sp, #72]	@ 0x48
  tax_MailQId = osMailCreate(osMailQ(Tax_MailQ), NULL);
 800387a:	f004 fb7f 	bl	8007f7c <osMailCreate>
  osThreadDef(SpiFlash, StartSpiFlash, osPriorityLow, 0, 1280);
 800387e:	4c1f      	ldr	r4, [pc, #124]	@ (80038fc <main+0x4ac>)
  tax_MailQId = osMailCreate(osMailQ(Tax_MailQ), NULL);
 8003880:	4b1f      	ldr	r3, [pc, #124]	@ (8003900 <main+0x4b0>)
 8003882:	6018      	str	r0, [r3, #0]
  osThreadDef(SpiFlash, StartSpiFlash, osPriorityLow, 0, 1280);
 8003884:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003886:	ae13      	add	r6, sp, #76	@ 0x4c
 8003888:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800388a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800388e:	e886 0007 	stmia.w	r6, {r0, r1, r2}
  SpiFlashHandle = osThreadCreate(osThread(SpiFlash), NULL);
 8003892:	4629      	mov	r1, r5
 8003894:	a813      	add	r0, sp, #76	@ 0x4c
 8003896:	f004 fac3 	bl	8007e20 <osThreadCreate>
 800389a:	4b1a      	ldr	r3, [pc, #104]	@ (8003904 <main+0x4b4>)
  osThreadDef(GPS, StartGPS, osPriorityLow, 0, 480);
 800389c:	f104 070c 	add.w	r7, r4, #12
  SpiFlashHandle = osThreadCreate(osThread(SpiFlash), NULL);
 80038a0:	6018      	str	r0, [r3, #0]
  osThreadDef(GPS, StartGPS, osPriorityLow, 0, 480);
 80038a2:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80038a4:	ae1a      	add	r6, sp, #104	@ 0x68
 80038a6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80038a8:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 80038ac:	e886 0007 	stmia.w	r6, {r0, r1, r2}
  GPSHandle = osThreadCreate(osThread(GPS), NULL);
 80038b0:	4629      	mov	r1, r5
 80038b2:	a81a      	add	r0, sp, #104	@ 0x68
 80038b4:	f004 fab4 	bl	8007e20 <osThreadCreate>
 80038b8:	4b13      	ldr	r3, [pc, #76]	@ (8003908 <main+0x4b8>)
  osThreadDef(GSM, StartGSM, osPriorityLow, 0, 896);
 80038ba:	3428      	adds	r4, #40	@ 0x28
  GPSHandle = osThreadCreate(osThread(GPS), NULL);
 80038bc:	6018      	str	r0, [r3, #0]
  osThreadDef(GSM, StartGSM, osPriorityLow, 0, 896);
 80038be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038c0:	ae21      	add	r6, sp, #132	@ 0x84
 80038c2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80038c4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80038c8:	e886 0007 	stmia.w	r6, {r0, r1, r2}
  GSMHandle = osThreadCreate(osThread(GSM), NULL);
 80038cc:	4629      	mov	r1, r5
 80038ce:	a821      	add	r0, sp, #132	@ 0x84
 80038d0:	f004 faa6 	bl	8007e20 <osThreadCreate>
 80038d4:	4b0d      	ldr	r3, [pc, #52]	@ (800390c <main+0x4bc>)
 80038d6:	6018      	str	r0, [r3, #0]
  osKernelStart();
 80038d8:	f004 fa9d 	bl	8007e16 <osKernelStart>
  while (1)
 80038dc:	e7fe      	b.n	80038dc <main+0x48c>
 80038de:	bf00      	nop
 80038e0:	20002104 	.word	0x20002104
 80038e4:	50000400 	.word	0x50000400
 80038e8:	20001f94 	.word	0x20001f94
 80038ec:	40003800 	.word	0x40003800
 80038f0:	20001c90 	.word	0x20001c90
 80038f4:	20001c84 	.word	0x20001c84
 80038f8:	20001c88 	.word	0x20001c88
 80038fc:	0800f6f0 	.word	0x0800f6f0
 8003900:	20001c8c 	.word	0x20001c8c
 8003904:	20001c9c 	.word	0x20001c9c
 8003908:	20001c98 	.word	0x20001c98
 800390c:	20001c94 	.word	0x20001c94

08003910 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM2) {
 8003910:	6803      	ldr	r3, [r0, #0]
 8003912:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003916:	d101      	bne.n	800391c <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8003918:	f001 ba8c 	b.w	8004e34 <HAL_IncTick>
}
 800391c:	4770      	bx	lr

0800391e <Error_Handler>:
 800391e:	b672      	cpsid	i
  while (1)
 8003920:	e7fe      	b.n	8003920 <Error_Handler+0x2>
	...

08003924 <W25_ReadStatusReg1>:
	W25_CS_DISABLE();
	W25_DelayWhileBusy(CHIP_ERASE_TIMEOUT);
	return retval;
} // W25_ChipErase()

uint8_t W25_ReadStatusReg1(void) {
 8003924:	b513      	push	{r0, r1, r4, lr}
	uint8_t cmd = W25_CMD_READ_STATUS_REG_1;
 8003926:	2305      	movs	r3, #5
	uint8_t status_reg1;
	int retval;
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003928:	2200      	movs	r2, #0
 800392a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800392e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
	uint8_t cmd = W25_CMD_READ_STATUS_REG_1;
 8003932:	f88d 3006 	strb.w	r3, [sp, #6]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003936:	f002 f9c9 	bl	8005ccc <HAL_GPIO_WritePin>
	retval = HAL_SPI_Transmit(&hspi1, &cmd , sizeof(cmd), TIMEOUT); // Send Read Status Reg 1 command
 800393a:	4810      	ldr	r0, [pc, #64]	@ (800397c <W25_ReadStatusReg1+0x58>)
 800393c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003940:	2201      	movs	r2, #1
 8003942:	f10d 0106 	add.w	r1, sp, #6
 8003946:	f003 f954 	bl	8006bf2 <HAL_SPI_Transmit>
	if(retval == HAL_OK)
 800394a:	4604      	mov	r4, r0
 800394c:	b940      	cbnz	r0, 8003960 <W25_ReadStatusReg1+0x3c>
	retval = HAL_SPI_Receive(&hspi1, &status_reg1, sizeof(status_reg1), TIMEOUT);
 800394e:	480b      	ldr	r0, [pc, #44]	@ (800397c <W25_ReadStatusReg1+0x58>)
 8003950:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003954:	2201      	movs	r2, #1
 8003956:	f10d 0107 	add.w	r1, sp, #7
 800395a:	f003 fb44 	bl	8006fe6 <HAL_SPI_Receive>
 800395e:	4604      	mov	r4, r0
	W25_CS_DISABLE();
 8003960:	2201      	movs	r2, #1
 8003962:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003966:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800396a:	f002 f9af 	bl	8005ccc <HAL_GPIO_WritePin>
	return retval == HAL_OK ? status_reg1:0xFF; // return 0xFF if error
 800396e:	b91c      	cbnz	r4, 8003978 <W25_ReadStatusReg1+0x54>
 8003970:	f89d 0007 	ldrb.w	r0, [sp, #7]
} // W25_ReadStatusReg1()
 8003974:	b002      	add	sp, #8
 8003976:	bd10      	pop	{r4, pc}
	return retval == HAL_OK ? status_reg1:0xFF; // return 0xFF if error
 8003978:	20ff      	movs	r0, #255	@ 0xff
 800397a:	e7fb      	b.n	8003974 <W25_ReadStatusReg1+0x50>
 800397c:	20001ff8 	.word	0x20001ff8

08003980 <W25_Busy>:

int W25_Busy(void)
{
 8003980:	b508      	push	{r3, lr}
	return (W25_ReadStatusReg1() & W25_STATUS1_BUSY);
 8003982:	f7ff ffcf 	bl	8003924 <W25_ReadStatusReg1>
}
 8003986:	f000 0001 	and.w	r0, r0, #1
 800398a:	bd08      	pop	{r3, pc}

0800398c <W25_DelayWhileBusy>:

int W25_DelayWhileBusy(uint32_t msTimeout)
{
 800398c:	b570      	push	{r4, r5, r6, lr}
 800398e:	4605      	mov	r5, r0
	uint32_t initial_count = HAL_GetTick();
 8003990:	f001 fa5c 	bl	8004e4c <HAL_GetTick>
 8003994:	4606      	mov	r6, r0
	int busy;
	uint32_t deltaticks;
	uint32_t count = 0;
	do {
	busy = W25_Busy();
 8003996:	f7ff fff3 	bl	8003980 <W25_Busy>
 800399a:	4604      	mov	r4, r0
	deltaticks = HAL_GetTick() - initial_count;
 800399c:	f001 fa56 	bl	8004e4c <HAL_GetTick>
 80039a0:	1b83      	subs	r3, r0, r6
	count++;
	} while(busy && deltaticks < msTimeout);
 80039a2:	b114      	cbz	r4, 80039aa <W25_DelayWhileBusy+0x1e>
 80039a4:	42ab      	cmp	r3, r5
 80039a6:	d3f6      	bcc.n	8003996 <W25_DelayWhileBusy+0xa>
	int retval = busy ? HAL_TIMEOUT:HAL_OK;
 80039a8:	2403      	movs	r4, #3
	return retval;
}
 80039aa:	4620      	mov	r0, r4
 80039ac:	bd70      	pop	{r4, r5, r6, pc}

080039ae <W25_Reset>:
void W25_Reset(){
 80039ae:	b508      	push	{r3, lr}
	W25_CS_ENABLE();
 80039b0:	2200      	movs	r2, #0
 80039b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80039b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039ba:	f002 f987 	bl	8005ccc <HAL_GPIO_WritePin>
	W25_CS_DISABLE();
 80039be:	2201      	movs	r2, #1
 80039c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80039c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039c8:	f002 f980 	bl	8005ccc <HAL_GPIO_WritePin>
	W25_CS_ENABLE();
 80039cc:	2200      	movs	r2, #0
 80039ce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80039d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039d6:	f002 f979 	bl	8005ccc <HAL_GPIO_WritePin>
	W25_CS_DISABLE();
 80039da:	2201      	movs	r2, #1
 80039dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80039e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039e4:	f002 f972 	bl	8005ccc <HAL_GPIO_WritePin>
	W25_CS_ENABLE();
 80039e8:	2200      	movs	r2, #0
 80039ea:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80039ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039f2:	f002 f96b 	bl	8005ccc <HAL_GPIO_WritePin>
	W25_CS_DISABLE();
}
 80039f6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	W25_CS_DISABLE();
 80039fa:	2201      	movs	r2, #1
 80039fc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003a00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a04:	f002 b962 	b.w	8005ccc <HAL_GPIO_WritePin>

08003a08 <W25_ReadJedecID>:

int W25_ReadJedecID() {
 8003a08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a0a:	b08d      	sub	sp, #52	@ 0x34
	int retval;
	uint8_t idcmd = W25_CMD_READ_JEDEC_ID;
 8003a0c:	239f      	movs	r3, #159	@ 0x9f
	uint8_t jdec_id[4];
	char result[11];
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003a14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
	uint8_t idcmd = W25_CMD_READ_JEDEC_ID;
 8003a18:	f88d 300b 	strb.w	r3, [sp, #11]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003a1c:	f002 f956 	bl	8005ccc <HAL_GPIO_WritePin>
	retval = HAL_SPI_TransmitReceive(&hspi1, &idcmd, jdec_id, 4, 4000);
 8003a20:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8003a24:	9300      	str	r3, [sp, #0]
 8003a26:	aa03      	add	r2, sp, #12
 8003a28:	2304      	movs	r3, #4
 8003a2a:	f10d 010b 	add.w	r1, sp, #11
 8003a2e:	4820      	ldr	r0, [pc, #128]	@ (8003ab0 <W25_ReadJedecID+0xa8>)
 8003a30:	f003 f9a9 	bl	8006d86 <HAL_SPI_TransmitReceive>
	W25_CS_DISABLE();
 8003a34:	2201      	movs	r2, #1
	retval = HAL_SPI_TransmitReceive(&hspi1, &idcmd, jdec_id, 4, 4000);
 8003a36:	4605      	mov	r5, r0
	W25_CS_DISABLE();
 8003a38:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003a3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a40:	f002 f944 	bl	8005ccc <HAL_GPIO_WritePin>
	char spi_flash_intro[] = "Flash ID received: ";
 8003a44:	4b1b      	ldr	r3, [pc, #108]	@ (8003ab4 <W25_ReadJedecID+0xac>)
 8003a46:	aa07      	add	r2, sp, #28
 8003a48:	f103 0710 	add.w	r7, r3, #16
 8003a4c:	4616      	mov	r6, r2
 8003a4e:	6818      	ldr	r0, [r3, #0]
 8003a50:	6859      	ldr	r1, [r3, #4]
 8003a52:	4614      	mov	r4, r2
 8003a54:	c403      	stmia	r4!, {r0, r1}
 8003a56:	3308      	adds	r3, #8
 8003a58:	42bb      	cmp	r3, r7
 8003a5a:	4622      	mov	r2, r4
 8003a5c:	d1f7      	bne.n	8003a4e <W25_ReadJedecID+0x46>
 8003a5e:	6818      	ldr	r0, [r3, #0]
 8003a60:	6020      	str	r0, [r4, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_intro, strlen(spi_flash_intro), 1000);
 8003a62:	4630      	mov	r0, r6
 8003a64:	f7fc fc14 	bl	8000290 <strlen>
 8003a68:	4631      	mov	r1, r6
 8003a6a:	b282      	uxth	r2, r0
 8003a6c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003a70:	4811      	ldr	r0, [pc, #68]	@ (8003ab8 <W25_ReadJedecID+0xb0>)
 8003a72:	f004 f88d 	bl	8007b90 <HAL_UART_Transmit>

	sprintf(result, "%02X, %02X, %02X", jdec_id[1], jdec_id[2], jdec_id[3]);
 8003a76:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8003a7a:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8003a7e:	9300      	str	r3, [sp, #0]
 8003a80:	490e      	ldr	r1, [pc, #56]	@ (8003abc <W25_ReadJedecID+0xb4>)
 8003a82:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8003a86:	a804      	add	r0, sp, #16
 8003a88:	f007 fd28 	bl	800b4dc <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) result, 11, 1000);
 8003a8c:	a904      	add	r1, sp, #16
 8003a8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003a92:	220b      	movs	r2, #11
 8003a94:	4808      	ldr	r0, [pc, #32]	@ (8003ab8 <W25_ReadJedecID+0xb0>)
 8003a96:	f004 f87b 	bl	8007b90 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)"\n", 1, 1000);
 8003a9a:	4909      	ldr	r1, [pc, #36]	@ (8003ac0 <W25_ReadJedecID+0xb8>)
 8003a9c:	4806      	ldr	r0, [pc, #24]	@ (8003ab8 <W25_ReadJedecID+0xb0>)
 8003a9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f004 f874 	bl	8007b90 <HAL_UART_Transmit>
	return retval;
} // W25_ReadJEDECID()
 8003aa8:	4628      	mov	r0, r5
 8003aaa:	b00d      	add	sp, #52	@ 0x34
 8003aac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	20001ff8 	.word	0x20001ff8
 8003ab4:	08010e37 	.word	0x08010e37
 8003ab8:	20001ec0 	.word	0x20001ec0
 8003abc:	08010e26 	.word	0x08010e26
 8003ac0:	08010859 	.word	0x08010859

08003ac4 <W25_WriteEnable>:

	return retval;
} // W25_ReadUniqueID()


int W25_WriteEnable(void) {
 8003ac4:	b513      	push	{r0, r1, r4, lr}
	uint8_t cmd = W25_CMD_WRITE_ENABLE;
 8003ac6:	2306      	movs	r3, #6
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003ace:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
	uint8_t cmd = W25_CMD_WRITE_ENABLE;
 8003ad2:	f88d 3007 	strb.w	r3, [sp, #7]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003ad6:	f002 f8f9 	bl	8005ccc <HAL_GPIO_WritePin>
	int retval = HAL_SPI_Transmit(&hspi1, &cmd , sizeof(cmd), TIMEOUT); // Send Write Enable command
 8003ada:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003ade:	f10d 0107 	add.w	r1, sp, #7
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	4806      	ldr	r0, [pc, #24]	@ (8003b00 <W25_WriteEnable+0x3c>)
 8003ae6:	f003 f884 	bl	8006bf2 <HAL_SPI_Transmit>
	W25_CS_DISABLE();
 8003aea:	2201      	movs	r2, #1
	int retval = HAL_SPI_Transmit(&hspi1, &cmd , sizeof(cmd), TIMEOUT); // Send Write Enable command
 8003aec:	4604      	mov	r4, r0
	W25_CS_DISABLE();
 8003aee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003af2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003af6:	f002 f8e9 	bl	8005ccc <HAL_GPIO_WritePin>
	return retval;
} // W25_WriteEnable()
 8003afa:	4620      	mov	r0, r4
 8003afc:	b002      	add	sp, #8
 8003afe:	bd10      	pop	{r4, pc}
 8003b00:	20001ff8 	.word	0x20001ff8

08003b04 <W25_SectorErase>:

int W25_SectorErase(uint32_t address)
{
 8003b04:	b513      	push	{r0, r1, r4, lr}
	int retval;
	uint8_t cmdaddr[4] = {W25_CMD_SECTOR_ERASE,address>>16,address>>8,address};
 8003b06:	2320      	movs	r3, #32
 8003b08:	f88d 3004 	strb.w	r3, [sp, #4]
 8003b0c:	0c03      	lsrs	r3, r0, #16
 8003b0e:	ba40      	rev16	r0, r0
 8003b10:	f88d 3005 	strb.w	r3, [sp, #5]
 8003b14:	f8ad 0006 	strh.w	r0, [sp, #6]
	W25_WriteEnable(); // Make sure we can write...
 8003b18:	f7ff ffd4 	bl	8003ac4 <W25_WriteEnable>
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003b22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b26:	f002 f8d1 	bl	8005ccc <HAL_GPIO_WritePin>
	retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Sector Erase command with address
 8003b2a:	2204      	movs	r2, #4
 8003b2c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b30:	eb0d 0102 	add.w	r1, sp, r2
 8003b34:	4808      	ldr	r0, [pc, #32]	@ (8003b58 <W25_SectorErase+0x54>)
 8003b36:	f003 f85c 	bl	8006bf2 <HAL_SPI_Transmit>
	W25_CS_DISABLE();
 8003b3a:	2201      	movs	r2, #1
	retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Sector Erase command with address
 8003b3c:	4604      	mov	r4, r0
	W25_CS_DISABLE();
 8003b3e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003b42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b46:	f002 f8c1 	bl	8005ccc <HAL_GPIO_WritePin>
	W25_DelayWhileBusy(SECTOR_ERASE_TIMEOUT);
 8003b4a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003b4e:	f7ff ff1d 	bl	800398c <W25_DelayWhileBusy>
	return retval;
} // W25_SectorErase()
 8003b52:	4620      	mov	r0, r4
 8003b54:	b002      	add	sp, #8
 8003b56:	bd10      	pop	{r4, pc}
 8003b58:	20001ff8 	.word	0x20001ff8

08003b5c <W25_PageProgram>:

int W25_PageProgram(uint32_t address, uint8_t *buf, uint32_t count)
{
 8003b5c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b60:	4606      	mov	r6, r0
 8003b62:	4688      	mov	r8, r1
 8003b64:	4617      	mov	r7, r2
	int retval = HAL_OK;
	W25_WriteEnable(); // Make sure we can write...
 8003b66:	f7ff ffad 	bl	8003ac4 <W25_WriteEnable>
	while(count) {
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
		uint32_t space_left_in_page = 0x100 - (address & 0xFF);
		uint32_t count_this_pass = count <= space_left_in_page? count:space_left_in_page;
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
		retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Page Program command with address
 8003b6a:	f8df a080 	ldr.w	sl, [pc, #128]	@ 8003bec <W25_PageProgram+0x90>
	int retval = HAL_OK;
 8003b6e:	2400      	movs	r4, #0
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8003b70:	f04f 0902 	mov.w	r9, #2
	while(count) {
 8003b74:	b91f      	cbnz	r7, 8003b7e <W25_PageProgram+0x22>
		address += count_this_pass;
		buf += count_this_pass;
		W25_DelayWhileBusy(PAGE_PROGRAM_TIMEOUT);
	}
	return retval;
} 
 8003b76:	4620      	mov	r0, r4
 8003b78:	b002      	add	sp, #8
 8003b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		uint32_t space_left_in_page = 0x100 - (address & 0xFF);
 8003b7e:	b2f5      	uxtb	r5, r6
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8003b80:	0c33      	lsrs	r3, r6, #16
		uint32_t space_left_in_page = 0x100 - (address & 0xFF);
 8003b82:	f5c5 7580 	rsb	r5, r5, #256	@ 0x100
		uint32_t count_this_pass = count <= space_left_in_page? count:space_left_in_page;
 8003b86:	42bd      	cmp	r5, r7
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8003b88:	f88d 3005 	strb.w	r3, [sp, #5]
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003b8c:	f04f 0200 	mov.w	r2, #0
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8003b90:	ba73      	rev16	r3, r6
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003b92:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003b96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8003b9a:	f8ad 3006 	strh.w	r3, [sp, #6]
		uint32_t count_this_pass = count <= space_left_in_page? count:space_left_in_page;
 8003b9e:	bf28      	it	cs
 8003ba0:	463d      	movcs	r5, r7
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8003ba2:	f88d 9004 	strb.w	r9, [sp, #4]
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003ba6:	f002 f891 	bl	8005ccc <HAL_GPIO_WritePin>
		retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Page Program command with address
 8003baa:	2204      	movs	r2, #4
 8003bac:	480f      	ldr	r0, [pc, #60]	@ (8003bec <W25_PageProgram+0x90>)
 8003bae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003bb2:	eb0d 0102 	add.w	r1, sp, r2
 8003bb6:	f003 f81c 	bl	8006bf2 <HAL_SPI_Transmit>
		if(retval == HAL_OK)
 8003bba:	4604      	mov	r4, r0
 8003bbc:	b938      	cbnz	r0, 8003bce <W25_PageProgram+0x72>
		  retval = HAL_SPI_Transmit(&hspi1, buf, count_this_pass, TIMEOUT); // Write page data
 8003bbe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003bc2:	b2aa      	uxth	r2, r5
 8003bc4:	4641      	mov	r1, r8
 8003bc6:	4650      	mov	r0, sl
 8003bc8:	f003 f813 	bl	8006bf2 <HAL_SPI_Transmit>
 8003bcc:	4604      	mov	r4, r0
		W25_CS_DISABLE();
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003bd4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003bd8:	f002 f878 	bl	8005ccc <HAL_GPIO_WritePin>
		W25_DelayWhileBusy(PAGE_PROGRAM_TIMEOUT);
 8003bdc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
		count -= count_this_pass;
 8003be0:	1b7f      	subs	r7, r7, r5
		address += count_this_pass;
 8003be2:	442e      	add	r6, r5
		buf += count_this_pass;
 8003be4:	44a8      	add	r8, r5
		W25_DelayWhileBusy(PAGE_PROGRAM_TIMEOUT);
 8003be6:	f7ff fed1 	bl	800398c <W25_DelayWhileBusy>
 8003bea:	e7c3      	b.n	8003b74 <W25_PageProgram+0x18>
 8003bec:	20001ff8 	.word	0x20001ff8

08003bf0 <W25_ReadData>:

// Winbond 8.2.6 Read Data (03h)
// The only limit for quantity of data is memory / device size
int W25_ReadData(uint32_t address, uint8_t *buf, int bufSize)
{
 8003bf0:	b573      	push	{r0, r1, r4, r5, r6, lr}
	int retval;
	uint8_t cmdaddr[4] = {W25_CMD_READ_DATA,address>>16,address>>8,address};
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	f88d 3004 	strb.w	r3, [sp, #4]
 8003bf8:	0c03      	lsrs	r3, r0, #16
 8003bfa:	ba40      	rev16	r0, r0
 8003bfc:	f8ad 0006 	strh.w	r0, [sp, #6]
{
 8003c00:	460d      	mov	r5, r1
	//printf("+%s(Addr 0x%06X, buf 0x%08X, Len 0x%04X)\r\n",__func__,address,buf,bufSize);
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003c02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003c06:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
{
 8003c0a:	4616      	mov	r6, r2
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003c0c:	2200      	movs	r2, #0
	uint8_t cmdaddr[4] = {W25_CMD_READ_DATA,address>>16,address>>8,address};
 8003c0e:	f88d 3005 	strb.w	r3, [sp, #5]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003c12:	f002 f85b 	bl	8005ccc <HAL_GPIO_WritePin>
	retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr), 500); // Send Read Data command with address
 8003c16:	2204      	movs	r2, #4
 8003c18:	480d      	ldr	r0, [pc, #52]	@ (8003c50 <W25_ReadData+0x60>)
 8003c1a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003c1e:	eb0d 0102 	add.w	r1, sp, r2
 8003c22:	f002 ffe6 	bl	8006bf2 <HAL_SPI_Transmit>
	if(retval != HAL_OK) {
 8003c26:	4604      	mov	r4, r0
 8003c28:	b978      	cbnz	r0, 8003c4a <W25_ReadData+0x5a>
		return retval;
	}
	//memset(buf,0,bufSize); // Buffer is transmitted during receive
	retval = HAL_SPI_Receive(&hspi1, buf, bufSize, 2000); // need longer time-outs when using slow SPI clock
 8003c2a:	4809      	ldr	r0, [pc, #36]	@ (8003c50 <W25_ReadData+0x60>)
 8003c2c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8003c30:	b2b2      	uxth	r2, r6
 8003c32:	4629      	mov	r1, r5
 8003c34:	f003 f9d7 	bl	8006fe6 <HAL_SPI_Receive>
	if(retval != HAL_OK)
 8003c38:	4604      	mov	r4, r0
 8003c3a:	b130      	cbz	r0, 8003c4a <W25_ReadData+0x5a>

	W25_CS_DISABLE();
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003c42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003c46:	f002 f841 	bl	8005ccc <HAL_GPIO_WritePin>

	return retval;
} // W25_ReadData()
 8003c4a:	4620      	mov	r0, r4
 8003c4c:	b002      	add	sp, #8
 8003c4e:	bd70      	pop	{r4, r5, r6, pc}
 8003c50:	20001ff8 	.word	0x20001ff8

08003c54 <IsPageValid>:


// Function to check if a page contains valid data
int IsPageValid(uint8_t *page) {
 8003c54:	b510      	push	{r4, lr}
    char *last_semicolon = strrchr((char *)page, ';'); // Find the last semicolon
 8003c56:	213b      	movs	r1, #59	@ 0x3b
 8003c58:	f007 fd9e 	bl	800b798 <strrchr>
    if (!last_semicolon) {
 8003c5c:	4604      	mov	r4, r0
 8003c5e:	b1a0      	cbz	r0, 8003c8a <IsPageValid+0x36>
        return 0; // No semicolon found, invalid page
    }

    char *last_param = last_semicolon + 1; // Last parameter starts after the last semicolon
    size_t len = strlen(last_param);
 8003c60:	3001      	adds	r0, #1
 8003c62:	f7fc fb15 	bl	8000290 <strlen>

    // Ensure the last parameter is exactly 6 characters and numeric
    if (len < 6) {
 8003c66:	2805      	cmp	r0, #5
 8003c68:	d90f      	bls.n	8003c8a <IsPageValid+0x36>
 8003c6a:	1da2      	adds	r2, r4, #6
        return 0; // Too short to be valid
    }

    for (int i = 0; i < 6; ++i) {
        if ((last_param[i] < '0' || last_param[i] > '9' ) &&
 8003c6c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8003c70:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 8003c74:	2909      	cmp	r1, #9
 8003c76:	d904      	bls.n	8003c82 <IsPageValid+0x2e>
 8003c78:	f023 0320 	bic.w	r3, r3, #32
 8003c7c:	3b41      	subs	r3, #65	@ 0x41
 8003c7e:	2b05      	cmp	r3, #5
 8003c80:	d803      	bhi.n	8003c8a <IsPageValid+0x36>
    for (int i = 0; i < 6; ++i) {
 8003c82:	4294      	cmp	r4, r2
 8003c84:	d1f2      	bne.n	8003c6c <IsPageValid+0x18>
				(last_param[i] < 'A' || last_param[i] > 'F')) {
            return 0; // Not numeric
        }
    }

    return 1; // Page contains valid data
 8003c86:	2001      	movs	r0, #1
}
 8003c88:	bd10      	pop	{r4, pc}
        return 0; // No semicolon found, invalid page
 8003c8a:	2000      	movs	r0, #0
 8003c8c:	e7fc      	b.n	8003c88 <IsPageValid+0x34>

08003c8e <UpdatePageAddress>:


// Function to update the last parameter of the page (address)
void UpdatePageAddress(uint8_t *page, uint32_t new_address) {
 8003c8e:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003c90:	4604      	mov	r4, r0
    char new_address_str[10];
    Uint32ToHex(new_address, new_address_str, 8);
 8003c92:	2208      	movs	r2, #8
void UpdatePageAddress(uint8_t *page, uint32_t new_address) {
 8003c94:	4608      	mov	r0, r1
    Uint32ToHex(new_address, new_address_str, 8);
 8003c96:	a901      	add	r1, sp, #4
 8003c98:	f001 f81a 	bl	8004cd0 <Uint32ToHex>
    memcpy(page + strlen((char *)page) - 6, new_address_str+2, 6); // Overwrite last 6 characters
 8003c9c:	4620      	mov	r0, r4
 8003c9e:	f7fc faf7 	bl	8000290 <strlen>
 8003ca2:	3806      	subs	r0, #6
 8003ca4:	f8dd 2006 	ldr.w	r2, [sp, #6]
 8003ca8:	5022      	str	r2, [r4, r0]
 8003caa:	1823      	adds	r3, r4, r0
 8003cac:	f8bd 200a 	ldrh.w	r2, [sp, #10]
 8003cb0:	809a      	strh	r2, [r3, #4]
}
 8003cb2:	b004      	add	sp, #16
 8003cb4:	bd10      	pop	{r4, pc}
	...

08003cb8 <W25_ShiftLeftFlashDataByPage>:

int W25_ShiftLeftFlashDataByPage(void) {
 8003cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    uint32_t current_sector_start = FLASH_START_ADDRESS;

    printf("\n\n ------------------------------ IN SHIFT LEFT: ----------------------------\n\n");
 8003cbc:	483f      	ldr	r0, [pc, #252]	@ (8003dbc <W25_ShiftLeftFlashDataByPage+0x104>)
    while (current_sector_start < FLASH_END_ADDRESS) {
        uint32_t next_sector_start = current_sector_start + SECTOR_SIZE;

        W25_Reset();
        // Step 1: Read the entire current sector into the buffer
        if (W25_ReadData(current_sector_start, current_sector_buffer, SECTOR_SIZE) != HAL_OK) {
 8003cbe:	f8df 910c 	ldr.w	r9, [pc, #268]	@ 8003dcc <W25_ShiftLeftFlashDataByPage+0x114>
    printf("\n\n ------------------------------ IN SHIFT LEFT: ----------------------------\n\n");
 8003cc2:	f007 fbcf 	bl	800b464 <puts>
    uint32_t current_sector_start = FLASH_START_ADDRESS;
 8003cc6:	f44f 5540 	mov.w	r5, #12288	@ 0x3000
        W25_Reset();
 8003cca:	f7ff fe70 	bl	80039ae <W25_Reset>
        if (W25_ReadData(current_sector_start, current_sector_buffer, SECTOR_SIZE) != HAL_OK) {
 8003cce:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003cd2:	4649      	mov	r1, r9
 8003cd4:	4628      	mov	r0, r5
        uint32_t next_sector_start = current_sector_start + SECTOR_SIZE;
 8003cd6:	f505 5780 	add.w	r7, r5, #4096	@ 0x1000
        if (W25_ReadData(current_sector_start, current_sector_buffer, SECTOR_SIZE) != HAL_OK) {
 8003cda:	f7ff ff89 	bl	8003bf0 <W25_ReadData>
 8003cde:	b118      	cbz	r0, 8003ce8 <W25_ShiftLeftFlashDataByPage+0x30>
//        	printf("READING ALL THE SECTOR: ERROR\n");
            return HAL_ERROR; // Exit if read fails
 8003ce0:	2401      	movs	r4, #1
        current_sector_start = next_sector_start;
    }

    printf("\n\n ----------------------END OF SHIFT LEFT -----------------------------\n\n");
    return HAL_OK;
}
 8003ce2:	4620      	mov	r0, r4
 8003ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (next_sector_start < FLASH_END_ADDRESS) {
 8003ce8:	f5b7 4fa0 	cmp.w	r7, #20480	@ 0x5000
 8003cec:	d147      	bne.n	8003d7e <W25_ShiftLeftFlashDataByPage+0xc6>
 8003cee:	f8df 80dc 	ldr.w	r8, [pc, #220]	@ 8003dcc <W25_ShiftLeftFlashDataByPage+0x114>
    uint32_t current_sector_start = FLASH_START_ADDRESS;
 8003cf2:	2600      	movs	r6, #0
 8003cf4:	4644      	mov	r4, r8
            if (IsPageValid(current_sector_buffer + offset + PAGE_SIZE)) {
 8003cf6:	46a2      	mov	sl, r4
 8003cf8:	3480      	adds	r4, #128	@ 0x80
 8003cfa:	4620      	mov	r0, r4
 8003cfc:	f7ff ffaa 	bl	8003c54 <IsPageValid>
                memcpy(current_sector_buffer + offset, current_sector_buffer + offset + PAGE_SIZE, PAGE_SIZE);
 8003d00:	2280      	movs	r2, #128	@ 0x80
            if (IsPageValid(current_sector_buffer + offset + PAGE_SIZE)) {
 8003d02:	2800      	cmp	r0, #0
 8003d04:	d046      	beq.n	8003d94 <W25_ShiftLeftFlashDataByPage+0xdc>
                memcpy(current_sector_buffer + offset, current_sector_buffer + offset + PAGE_SIZE, PAGE_SIZE);
 8003d06:	4621      	mov	r1, r4
 8003d08:	4650      	mov	r0, sl
 8003d0a:	f008 fbb5 	bl	800c478 <memcpy>
                UpdatePageAddress(current_sector_buffer + offset, current_sector_start + offset);
 8003d0e:	1971      	adds	r1, r6, r5
 8003d10:	4650      	mov	r0, sl
 8003d12:	f7ff ffbc 	bl	8003c8e <UpdatePageAddress>
        for (uint32_t offset = 0; offset < SECTOR_SIZE - PAGE_SIZE; offset += PAGE_SIZE) {
 8003d16:	3680      	adds	r6, #128	@ 0x80
 8003d18:	f5b6 6f78 	cmp.w	r6, #3968	@ 0xf80
 8003d1c:	d1eb      	bne.n	8003cf6 <W25_ShiftLeftFlashDataByPage+0x3e>
        if (next_sector_start < FLASH_END_ADDRESS && IsPageValid(next_page_buffer)) {
 8003d1e:	f5b7 4fa0 	cmp.w	r7, #20480	@ 0x5000
 8003d22:	d03c      	beq.n	8003d9e <W25_ShiftLeftFlashDataByPage+0xe6>
 8003d24:	4826      	ldr	r0, [pc, #152]	@ (8003dc0 <W25_ShiftLeftFlashDataByPage+0x108>)
 8003d26:	f7ff ff95 	bl	8003c54 <IsPageValid>
 8003d2a:	2800      	cmp	r0, #0
 8003d2c:	d037      	beq.n	8003d9e <W25_ShiftLeftFlashDataByPage+0xe6>
            memcpy(current_sector_buffer + (SECTOR_SIZE - PAGE_SIZE), next_page_buffer, PAGE_SIZE);
 8003d2e:	4924      	ldr	r1, [pc, #144]	@ (8003dc0 <W25_ShiftLeftFlashDataByPage+0x108>)
 8003d30:	4824      	ldr	r0, [pc, #144]	@ (8003dc4 <W25_ShiftLeftFlashDataByPage+0x10c>)
 8003d32:	2280      	movs	r2, #128	@ 0x80
 8003d34:	f008 fba0 	bl	800c478 <memcpy>
            UpdatePageAddress(current_sector_buffer + (SECTOR_SIZE - PAGE_SIZE), current_sector_start + (SECTOR_SIZE - PAGE_SIZE));
 8003d38:	4822      	ldr	r0, [pc, #136]	@ (8003dc4 <W25_ShiftLeftFlashDataByPage+0x10c>)
 8003d3a:	f44f 517e 	mov.w	r1, #16256	@ 0x3f80
 8003d3e:	f7ff ffa6 	bl	8003c8e <UpdatePageAddress>
        W25_Reset();
 8003d42:	f7ff fe34 	bl	80039ae <W25_Reset>
        if (W25_SectorErase(current_sector_start) != HAL_OK) {
 8003d46:	4628      	mov	r0, r5
 8003d48:	f7ff fedc 	bl	8003b04 <W25_SectorErase>
 8003d4c:	4604      	mov	r4, r0
 8003d4e:	2800      	cmp	r0, #0
 8003d50:	d1c6      	bne.n	8003ce0 <W25_ShiftLeftFlashDataByPage+0x28>
        for (uint32_t offset = 0; offset < SECTOR_SIZE; offset += PAGE_SIZE) {
 8003d52:	4606      	mov	r6, r0
        	uint8_t *page_data = current_sector_buffer + offset;
 8003d54:	eb08 0a06 	add.w	sl, r8, r6
        	W25_Reset();
 8003d58:	f7ff fe29 	bl	80039ae <W25_Reset>
        	if (IsPageValid(page_data)) {
 8003d5c:	4650      	mov	r0, sl
 8003d5e:	f7ff ff79 	bl	8003c54 <IsPageValid>
 8003d62:	bb10      	cbnz	r0, 8003daa <W25_ShiftLeftFlashDataByPage+0xf2>
        for (uint32_t offset = 0; offset < SECTOR_SIZE; offset += PAGE_SIZE) {
 8003d64:	3680      	adds	r6, #128	@ 0x80
 8003d66:	f5b6 5f80 	cmp.w	r6, #4096	@ 0x1000
 8003d6a:	d1f3      	bne.n	8003d54 <W25_ShiftLeftFlashDataByPage+0x9c>
    while (current_sector_start < FLASH_END_ADDRESS) {
 8003d6c:	f5b7 4fa0 	cmp.w	r7, #20480	@ 0x5000
        uint32_t next_sector_start = current_sector_start + SECTOR_SIZE;
 8003d70:	f44f 4580 	mov.w	r5, #16384	@ 0x4000
    while (current_sector_start < FLASH_END_ADDRESS) {
 8003d74:	d1a9      	bne.n	8003cca <W25_ShiftLeftFlashDataByPage+0x12>
    printf("\n\n ----------------------END OF SHIFT LEFT -----------------------------\n\n");
 8003d76:	4814      	ldr	r0, [pc, #80]	@ (8003dc8 <W25_ShiftLeftFlashDataByPage+0x110>)
 8003d78:	f007 fb74 	bl	800b464 <puts>
    return HAL_OK;
 8003d7c:	e7b1      	b.n	8003ce2 <W25_ShiftLeftFlashDataByPage+0x2a>
        	W25_Reset();
 8003d7e:	f7ff fe16 	bl	80039ae <W25_Reset>
            if (W25_ReadData(next_sector_start, next_page_buffer, PAGE_SIZE) != HAL_OK) {
 8003d82:	490f      	ldr	r1, [pc, #60]	@ (8003dc0 <W25_ShiftLeftFlashDataByPage+0x108>)
 8003d84:	2280      	movs	r2, #128	@ 0x80
 8003d86:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003d8a:	f7ff ff31 	bl	8003bf0 <W25_ReadData>
 8003d8e:	2800      	cmp	r0, #0
 8003d90:	d0ad      	beq.n	8003cee <W25_ShiftLeftFlashDataByPage+0x36>
 8003d92:	e7a5      	b.n	8003ce0 <W25_ShiftLeftFlashDataByPage+0x28>
                memset(current_sector_buffer + offset, 0xFF, PAGE_SIZE); // Invalidate the page
 8003d94:	21ff      	movs	r1, #255	@ 0xff
 8003d96:	4650      	mov	r0, sl
 8003d98:	f007 fcc4 	bl	800b724 <memset>
 8003d9c:	e7bb      	b.n	8003d16 <W25_ShiftLeftFlashDataByPage+0x5e>
        	memset(current_sector_buffer + (SECTOR_SIZE - PAGE_SIZE), 0xFF, PAGE_SIZE); // Invalidate the last page
 8003d9e:	2280      	movs	r2, #128	@ 0x80
 8003da0:	21ff      	movs	r1, #255	@ 0xff
 8003da2:	4808      	ldr	r0, [pc, #32]	@ (8003dc4 <W25_ShiftLeftFlashDataByPage+0x10c>)
 8003da4:	f007 fcbe 	bl	800b724 <memset>
 8003da8:	e7cb      	b.n	8003d42 <W25_ShiftLeftFlashDataByPage+0x8a>
        		if (W25_PageProgram(current_sector_start + offset, current_sector_buffer + offset, PAGE_SIZE) != HAL_OK) {
 8003daa:	2280      	movs	r2, #128	@ 0x80
 8003dac:	4651      	mov	r1, sl
 8003dae:	19a8      	adds	r0, r5, r6
 8003db0:	f7ff fed4 	bl	8003b5c <W25_PageProgram>
 8003db4:	2800      	cmp	r0, #0
 8003db6:	d0d5      	beq.n	8003d64 <W25_ShiftLeftFlashDataByPage+0xac>
 8003db8:	e792      	b.n	8003ce0 <W25_ShiftLeftFlashDataByPage+0x28>
 8003dba:	bf00      	nop
 8003dbc:	08010e4b 	.word	0x08010e4b
 8003dc0:	20002270 	.word	0x20002270
 8003dc4:	20003270 	.word	0x20003270
 8003dc8:	08010e9a 	.word	0x08010e9a
 8003dcc:	200022f0 	.word	0x200022f0

08003dd0 <calculate_epoch_time_utc>:
		address_tax += 128;
		osDelay(1000);
		memset(flashBufferTaxReceived, 0x00,128);
	}
}
uint32_t calculate_epoch_time_utc(DATE *date, TIME *time) {
 8003dd0:	b500      	push	{lr}
    struct tm timeinfo;
    // Set up time structure
    timeinfo.tm_year = date->Yr - 1900; // - 1900 + 2000
 8003dd2:	6883      	ldr	r3, [r0, #8]
uint32_t calculate_epoch_time_utc(DATE *date, TIME *time) {
 8003dd4:	b08b      	sub	sp, #44	@ 0x2c
    timeinfo.tm_year = date->Yr - 1900; // - 1900 + 2000
 8003dd6:	f2a3 736c 	subw	r3, r3, #1900	@ 0x76c
 8003dda:	9306      	str	r3, [sp, #24]
    timeinfo.tm_mon = date->Mon - 1;
 8003ddc:	6843      	ldr	r3, [r0, #4]
 8003dde:	3b01      	subs	r3, #1
 8003de0:	9305      	str	r3, [sp, #20]
    timeinfo.tm_mday = date->Day;
 8003de2:	6803      	ldr	r3, [r0, #0]
 8003de4:	9304      	str	r3, [sp, #16]
    timeinfo.tm_hour = time->hour;
 8003de6:	680b      	ldr	r3, [r1, #0]
 8003de8:	9303      	str	r3, [sp, #12]
    timeinfo.tm_min = time->min;
 8003dea:	684b      	ldr	r3, [r1, #4]
 8003dec:	9302      	str	r3, [sp, #8]
    timeinfo.tm_sec = time->sec;
 8003dee:	688b      	ldr	r3, [r1, #8]
 8003df0:	9301      	str	r3, [sp, #4]
    timeinfo.tm_isdst = -1; // Let mktime determine DST if necessary

    // Get the local epoch time and then adjust for timezone offset
    time_t local_epoch = mktime(&timeinfo);
 8003df2:	a801      	add	r0, sp, #4
    timeinfo.tm_isdst = -1; // Let mktime determine DST if necessary
 8003df4:	f04f 33ff 	mov.w	r3, #4294967295
 8003df8:	9309      	str	r3, [sp, #36]	@ 0x24
    time_t local_epoch = mktime(&timeinfo);
 8003dfa:	f007 fdcd 	bl	800b998 <mktime>
    return (uint32_t)(local_epoch + 25200); // Subtract timezone offset
}
 8003dfe:	f500 40c4 	add.w	r0, r0, #25088	@ 0x6200
 8003e02:	3070      	adds	r0, #112	@ 0x70
 8003e04:	b00b      	add	sp, #44	@ 0x2c
 8003e06:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08003e0c <format_rmc_data>:

void format_rmc_data(RMCSTRUCT *rmc_data, char *output_buffer, size_t buffer_size) {
 8003e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e10:	ed2d 8b04 	vpush	{d8-d9}
 8003e14:	4604      	mov	r4, r0
 8003e16:	b09b      	sub	sp, #108	@ 0x6c
 8003e18:	e9cd 1218 	strd	r1, r2, [sp, #96]	@ 0x60
	//uart_transmit_string(&huart1, (uint8_t*) "Format RMC data");
    uint32_t epoch_time = calculate_epoch_time_utc(&rmc_data->date, &rmc_data->tim);
 8003e1c:	4601      	mov	r1, r0
 8003e1e:	3010      	adds	r0, #16
 8003e20:	f7ff ffd6 	bl	8003dd0 <calculate_epoch_time_utc>

    // Format all fields in a single line with semicolon separation, including date
    snprintf(output_buffer, buffer_size, "%d;%d;%d;%d;%d;%d;%.6f;%c;%.6f;%c;%.1f;%.1f;%s;%lu", rmc_data->date.Yr, rmc_data->date.Mon, rmc_data->date.Day, rmc_data->tim.hour, rmc_data->tim.min, rmc_data->tim.sec, rmc_data->lcation.latitude, rmc_data->lcation.NS, rmc_data->lcation.longitude, rmc_data->lcation.EW, rmc_data->speed, rmc_data->course, rmc_data->isValid ? "Valid" : "Invalid", epoch_time);
 8003e24:	69a3      	ldr	r3, [r4, #24]
 8003e26:	9314      	str	r3, [sp, #80]	@ 0x50
 8003e28:	e9d4 3504 	ldrd	r3, r5, [r4, #16]
    uint32_t epoch_time = calculate_epoch_time_utc(&rmc_data->date, &rmc_data->tim);
 8003e2c:	4607      	mov	r7, r0
    snprintf(output_buffer, buffer_size, "%d;%d;%d;%d;%d;%d;%.6f;%c;%.6f;%c;%.1f;%.1f;%s;%lu", rmc_data->date.Yr, rmc_data->date.Mon, rmc_data->date.Day, rmc_data->tim.hour, rmc_data->tim.min, rmc_data->tim.sec, rmc_data->lcation.latitude, rmc_data->lcation.NS, rmc_data->lcation.longitude, rmc_data->lcation.EW, rmc_data->speed, rmc_data->course, rmc_data->isValid ? "Valid" : "Invalid", epoch_time);
 8003e2e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003e30:	9315      	str	r3, [sp, #84]	@ 0x54
 8003e32:	f7fc fb99 	bl	8000568 <__aeabi_f2d>
 8003e36:	e9cd 0116 	strd	r0, r1, [sp, #88]	@ 0x58
 8003e3a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8003e3c:	f8d4 b008 	ldr.w	fp, [r4, #8]
 8003e40:	f894 6040 	ldrb.w	r6, [r4, #64]	@ 0x40
 8003e44:	f894 8050 	ldrb.w	r8, [r4, #80]	@ 0x50
 8003e48:	f7fc fb8e 	bl	8000568 <__aeabi_f2d>
 8003e4c:	e9d4 9a00 	ldrd	r9, sl, [r4]
 8003e50:	ed94 8b0e 	vldr	d8, [r4, #56]	@ 0x38
 8003e54:	ed94 9b12 	vldr	d9, [r4, #72]	@ 0x48
 8003e58:	ed9d 7b16 	vldr	d7, [sp, #88]	@ 0x58
 8003e5c:	6b24      	ldr	r4, [r4, #48]	@ 0x30
 8003e5e:	f8cd 8030 	str.w	r8, [sp, #48]	@ 0x30
 8003e62:	4602      	mov	r2, r0
 8003e64:	460b      	mov	r3, r1
 8003e66:	4811      	ldr	r0, [pc, #68]	@ (8003eac <format_rmc_data+0xa0>)
 8003e68:	4911      	ldr	r1, [pc, #68]	@ (8003eb0 <format_rmc_data+0xa4>)
 8003e6a:	9608      	str	r6, [sp, #32]
 8003e6c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8003e70:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003e72:	4a10      	ldr	r2, [pc, #64]	@ (8003eb4 <format_rmc_data+0xa8>)
 8003e74:	f8cd 9008 	str.w	r9, [sp, #8]
 8003e78:	2c00      	cmp	r4, #0
 8003e7a:	bf08      	it	eq
 8003e7c:	4601      	moveq	r1, r0
 8003e7e:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8003e82:	e9cd 5300 	strd	r5, r3, [sp]
 8003e86:	e9cd 1712 	strd	r1, r7, [sp, #72]	@ 0x48
 8003e8a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003e8c:	ed8d 9b0a 	vstr	d9, [sp, #40]	@ 0x28
 8003e90:	ed8d 8b06 	vstr	d8, [sp, #24]
 8003e94:	e9cd ab03 	strd	sl, fp, [sp, #12]
 8003e98:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8003e9c:	f007 faea 	bl	800b474 <sniprintf>
}
 8003ea0:	b01b      	add	sp, #108	@ 0x6c
 8003ea2:	ecbd 8b04 	vpop	{d8-d9}
 8003ea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003eaa:	bf00      	nop
 8003eac:	08010eea 	.word	0x08010eea
 8003eb0:	08010ee4 	.word	0x08010ee4
 8003eb4:	08010ef2 	.word	0x08010ef2

08003eb8 <saveRMC>:


void saveRMC(){
 8003eb8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	printf("\n\n Inside SAVING RMC TO FLASH \n\n");
	int k = 0;
	int j = 0;
	W25_Reset();
	if (is_erased_rmc == 0){
 8003ebc:	4cb8      	ldr	r4, [pc, #736]	@ (80041a0 <saveRMC+0x2e8>)
	printf("\n\n Inside SAVING RMC TO FLASH \n\n");
 8003ebe:	48b9      	ldr	r0, [pc, #740]	@ (80041a4 <saveRMC+0x2ec>)
void saveRMC(){
 8003ec0:	b093      	sub	sp, #76	@ 0x4c
	printf("\n\n Inside SAVING RMC TO FLASH \n\n");
 8003ec2:	f007 facf 	bl	800b464 <puts>
	W25_Reset();
 8003ec6:	f7ff fd72 	bl	80039ae <W25_Reset>
	if (is_erased_rmc == 0){
 8003eca:	6823      	ldr	r3, [r4, #0]
 8003ecc:	b92b      	cbnz	r3, 8003eda <saveRMC+0x22>
		W25_SectorErase(address_rmc);
 8003ece:	4bb6      	ldr	r3, [pc, #728]	@ (80041a8 <saveRMC+0x2f0>)
 8003ed0:	6818      	ldr	r0, [r3, #0]
 8003ed2:	f7ff fe17 	bl	8003b04 <W25_SectorErase>
		is_erased_rmc = 1;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	6023      	str	r3, [r4, #0]
	}
	
	for(size_t i = 0; i < 128; i++){
 8003eda:	4ab4      	ldr	r2, [pc, #720]	@ (80041ac <saveRMC+0x2f4>)
 8003edc:	2300      	movs	r3, #0
 8003ede:	4616      	mov	r6, r2
		if(rmcBufferDemo[i] != 0x00 && rmcBufferDemo[i+1] == 0x00){
 8003ee0:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003ee4:	461d      	mov	r5, r3
 8003ee6:	3301      	adds	r3, #1
 8003ee8:	b109      	cbz	r1, 8003eee <saveRMC+0x36>
 8003eea:	7811      	ldrb	r1, [r2, #0]
 8003eec:	b111      	cbz	r1, 8003ef4 <saveRMC+0x3c>
	for(size_t i = 0; i < 128; i++){
 8003eee:	2b80      	cmp	r3, #128	@ 0x80
 8003ef0:	d1f6      	bne.n	8003ee0 <saveRMC+0x28>
	int k = 0;
 8003ef2:	2500      	movs	r5, #0
			k = i;
			break;
		}
	}
	Uint32ToHex(address_rmc, addr_out_flash, 8);
 8003ef4:	4fae      	ldr	r7, [pc, #696]	@ (80041b0 <saveRMC+0x2f8>)
 8003ef6:	4cac      	ldr	r4, [pc, #688]	@ (80041a8 <saveRMC+0x2f0>)
 8003ef8:	2208      	movs	r2, #8
 8003efa:	6820      	ldr	r0, [r4, #0]
 8003efc:	4639      	mov	r1, r7
 8003efe:	f000 fee7 	bl	8004cd0 <Uint32ToHex>
	HAL_UART_Transmit(&huart1, (uint8_t*) addr_out_flash, 8, 1000);
 8003f02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003f06:	2208      	movs	r2, #8
 8003f08:	4639      	mov	r1, r7
 8003f0a:	48aa      	ldr	r0, [pc, #680]	@ (80041b4 <saveRMC+0x2fc>)
 8003f0c:	f003 fe40 	bl	8007b90 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)"\r\n", 1, 1000);
 8003f10:	49a9      	ldr	r1, [pc, #676]	@ (80041b8 <saveRMC+0x300>)
 8003f12:	48a8      	ldr	r0, [pc, #672]	@ (80041b4 <saveRMC+0x2fc>)
 8003f14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003f18:	2201      	movs	r2, #1
 8003f1a:	f003 fe39 	bl	8007b90 <HAL_UART_Transmit>

	k++;
	rmcBufferDemo[k] = ';';
 8003f1e:	1973      	adds	r3, r6, r5
 8003f20:	223b      	movs	r2, #59	@ 0x3b
 8003f22:	705a      	strb	r2, [r3, #1]
	for(size_t idx = 6; idx > 0 ; idx--){
		k++;
		rmcBufferDemo[k] = addr_out_flash[8 - idx];
 8003f24:	1cab      	adds	r3, r5, #2
 8003f26:	f8d7 1002 	ldr.w	r1, [r7, #2]
 8003f2a:	50f1      	str	r1, [r6, r3]
 8003f2c:	18f2      	adds	r2, r6, r3
 8003f2e:	88fb      	ldrh	r3, [r7, #6]
 8003f30:	8093      	strh	r3, [r2, #4]
	}
	
	for (j=0;j<110-k-1;j++)
	{
		rmcBufferDemo[j+k+1]=0x00;
 8003f32:	f105 0008 	add.w	r0, r5, #8
 8003f36:	f1c5 0266 	rsb	r2, r5, #102	@ 0x66
 8003f3a:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8003f3e:	2100      	movs	r1, #0
 8003f40:	4430      	add	r0, r6
 8003f42:	f007 fbef 	bl	800b724 <memset>
	}

	if(address_rmc % 0x1000 == 0x0000){
 8003f46:	6820      	ldr	r0, [r4, #0]
 8003f48:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8003f4c:	b90b      	cbnz	r3, 8003f52 <saveRMC+0x9a>
//		printf("\n\nErasing SECTOR IN ADVANCE\n");
		W25_SectorErase(address_rmc);
 8003f4e:	f7ff fdd9 	bl	8003b04 <W25_SectorErase>
	}

	W25_Reset();
 8003f52:	f7ff fd2c 	bl	80039ae <W25_Reset>
	W25_PageProgram(address_rmc, rmcBufferDemo, 128);
//	printf("Buffer before saving to FLASH: ");
//	printf((char*)rmcBufferDemo);
//	printf("\n");

	current_addr = address_rmc;
 8003f56:	4d99      	ldr	r5, [pc, #612]	@ (80041bc <saveRMC+0x304>)
	W25_PageProgram(address_rmc, rmcBufferDemo, 128);
 8003f58:	4994      	ldr	r1, [pc, #592]	@ (80041ac <saveRMC+0x2f4>)
 8003f5a:	6820      	ldr	r0, [r4, #0]
 8003f5c:	2280      	movs	r2, #128	@ 0x80
 8003f5e:	f7ff fdfd 	bl	8003b5c <W25_PageProgram>
	current_addr = address_rmc;
 8003f62:	6823      	ldr	r3, [r4, #0]
 8003f64:	602b      	str	r3, [r5, #0]
//	printf("Buffer after saving to FLASH: ");
	W25_Reset();
 8003f66:	f7ff fd22 	bl	80039ae <W25_Reset>
	W25_ReadData(current_addr, flashBufferRMCReceived, 128);
 8003f6a:	2280      	movs	r2, #128	@ 0x80
 8003f6c:	4994      	ldr	r1, [pc, #592]	@ (80041c0 <saveRMC+0x308>)
 8003f6e:	6828      	ldr	r0, [r5, #0]
 8003f70:	f7ff fe3e 	bl	8003bf0 <W25_ReadData>
	char spi_flash_data_intro[] = "Flash DATA received: ";
 8003f74:	4b93      	ldr	r3, [pc, #588]	@ (80041c4 <saveRMC+0x30c>)
 8003f76:	aa01      	add	r2, sp, #4
 8003f78:	f103 0c10 	add.w	ip, r3, #16
 8003f7c:	4617      	mov	r7, r2
 8003f7e:	6818      	ldr	r0, [r3, #0]
 8003f80:	6859      	ldr	r1, [r3, #4]
 8003f82:	4616      	mov	r6, r2
 8003f84:	c603      	stmia	r6!, {r0, r1}
 8003f86:	3308      	adds	r3, #8
 8003f88:	4563      	cmp	r3, ip
 8003f8a:	4632      	mov	r2, r6
 8003f8c:	d1f7      	bne.n	8003f7e <saveRMC+0xc6>
 8003f8e:	6818      	ldr	r0, [r3, #0]
 8003f90:	889b      	ldrh	r3, [r3, #4]
 8003f92:	6030      	str	r0, [r6, #0]
 8003f94:	80b3      	strh	r3, [r6, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 8003f96:	4638      	mov	r0, r7
 8003f98:	f7fc f97a 	bl	8000290 <strlen>
 8003f9c:	4639      	mov	r1, r7
 8003f9e:	b282      	uxth	r2, r0
 8003fa0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003fa4:	4883      	ldr	r0, [pc, #524]	@ (80041b4 <saveRMC+0x2fc>)
 8003fa6:	f003 fdf3 	bl	8007b90 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 8003faa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003fae:	4984      	ldr	r1, [pc, #528]	@ (80041c0 <saveRMC+0x308>)
 8003fb0:	4880      	ldr	r0, [pc, #512]	@ (80041b4 <saveRMC+0x2fc>)
 8003fb2:	2280      	movs	r2, #128	@ 0x80
 8003fb4:	f003 fdec 	bl	8007b90 <HAL_UART_Transmit>

	memset(flashBufferRMCReceived, 0x00,128);
 8003fb8:	2280      	movs	r2, #128	@ 0x80
 8003fba:	2100      	movs	r1, #0
 8003fbc:	4880      	ldr	r0, [pc, #512]	@ (80041c0 <saveRMC+0x308>)
 8003fbe:	f007 fbb1 	bl	800b724 <memset>


	printf("\n-------------------------- Updating the latest location info----------------\n");
 8003fc2:	4881      	ldr	r0, [pc, #516]	@ (80041c8 <saveRMC+0x310>)
 8003fc4:	f007 fa4e 	bl	800b464 <puts>
	W25_Reset();
 8003fc8:	f7ff fcf1 	bl	80039ae <W25_Reset>
	W25_SectorErase(0x9000);
 8003fcc:	f44f 4010 	mov.w	r0, #36864	@ 0x9000
 8003fd0:	f7ff fd98 	bl	8003b04 <W25_SectorErase>
	W25_Reset();
 8003fd4:	f7ff fceb 	bl	80039ae <W25_Reset>
	W25_PageProgram(0x9000, rmcBufferDemo, 128);
 8003fd8:	4974      	ldr	r1, [pc, #464]	@ (80041ac <saveRMC+0x2f4>)
 8003fda:	2280      	movs	r2, #128	@ 0x80
 8003fdc:	f44f 4010 	mov.w	r0, #36864	@ 0x9000
 8003fe0:	f7ff fdbc 	bl	8003b5c <W25_PageProgram>
	W25_ReadData(0x9000, flashBufferRMCReceived, 128);
 8003fe4:	2280      	movs	r2, #128	@ 0x80
 8003fe6:	4976      	ldr	r1, [pc, #472]	@ (80041c0 <saveRMC+0x308>)
 8003fe8:	f44f 4010 	mov.w	r0, #36864	@ 0x9000
 8003fec:	f7ff fe00 	bl	8003bf0 <W25_ReadData>
	char spi_flash_data_intro_backup[] = "Flash DATA received at 0x9000 (BACKUP): ";
 8003ff0:	4b76      	ldr	r3, [pc, #472]	@ (80041cc <saveRMC+0x314>)
 8003ff2:	aa07      	add	r2, sp, #28
 8003ff4:	f103 0c28 	add.w	ip, r3, #40	@ 0x28
 8003ff8:	4617      	mov	r7, r2
 8003ffa:	6818      	ldr	r0, [r3, #0]
 8003ffc:	6859      	ldr	r1, [r3, #4]
 8003ffe:	4616      	mov	r6, r2
 8004000:	c603      	stmia	r6!, {r0, r1}
 8004002:	3308      	adds	r3, #8
 8004004:	4563      	cmp	r3, ip
 8004006:	4632      	mov	r2, r6
 8004008:	d1f7      	bne.n	8003ffa <saveRMC+0x142>
 800400a:	781b      	ldrb	r3, [r3, #0]
 800400c:	7033      	strb	r3, [r6, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro_backup, strlen(spi_flash_data_intro_backup), 1000);
 800400e:	4638      	mov	r0, r7
 8004010:	f7fc f93e 	bl	8000290 <strlen>
 8004014:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004018:	b282      	uxth	r2, r0
 800401a:	4639      	mov	r1, r7
 800401c:	4865      	ldr	r0, [pc, #404]	@ (80041b4 <saveRMC+0x2fc>)
 800401e:	f003 fdb7 	bl	8007b90 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 8004022:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004026:	4966      	ldr	r1, [pc, #408]	@ (80041c0 <saveRMC+0x308>)
 8004028:	4862      	ldr	r0, [pc, #392]	@ (80041b4 <saveRMC+0x2fc>)
 800402a:	2280      	movs	r2, #128	@ 0x80
 800402c:	f003 fdb0 	bl	8007b90 <HAL_UART_Transmit>
	memset(flashBufferRMCReceived, 0x00,128);
 8004030:	4863      	ldr	r0, [pc, #396]	@ (80041c0 <saveRMC+0x308>)
 8004032:	2280      	movs	r2, #128	@ 0x80
 8004034:	2100      	movs	r1, #0
 8004036:	f007 fb75 	bl	800b724 <memset>

	if(address_rmc == FLASH_END_ADDRESS-128){
 800403a:	6823      	ldr	r3, [r4, #0]
 800403c:	f5b3 4f9f 	cmp.w	r3, #20352	@ 0x4f80
 8004040:	4b63      	ldr	r3, [pc, #396]	@ (80041d0 <saveRMC+0x318>)
 8004042:	f040 80aa 	bne.w	800419a <saveRMC+0x2e2>
		is_flash_overflow = 1;
 8004046:	2201      	movs	r2, #1
 8004048:	601a      	str	r2, [r3, #0]
//		printf(" ADDRESS RMC before SHIFT LEFT BY ONE PAGE");
		W25_Reset();
 800404a:	f7ff fcb0 	bl	80039ae <W25_Reset>
		W25_ReadData(address_rmc, flashBufferRMCReceived, 128);
 800404e:	495c      	ldr	r1, [pc, #368]	@ (80041c0 <saveRMC+0x308>)
 8004050:	6820      	ldr	r0, [r4, #0]
 8004052:	4f60      	ldr	r7, [pc, #384]	@ (80041d4 <saveRMC+0x31c>)
 8004054:	2280      	movs	r2, #128	@ 0x80
 8004056:	f7ff fdcb 	bl	8003bf0 <W25_ReadData>
		printf((char*) flashBufferRMCReceived);
 800405a:	4859      	ldr	r0, [pc, #356]	@ (80041c0 <saveRMC+0x308>)
 800405c:	f007 f992 	bl	800b384 <iprintf>

		W25_ShiftLeftFlashDataByPage();
 8004060:	f7ff fe2a 	bl	8003cb8 <W25_ShiftLeftFlashDataByPage>
		address_rmc -= 128;
 8004064:	6823      	ldr	r3, [r4, #0]
 8004066:	3b80      	subs	r3, #128	@ 0x80
 8004068:	6023      	str	r3, [r4, #0]
		if(is_using_flash == 0){
 800406a:	4b5b      	ldr	r3, [pc, #364]	@ (80041d8 <saveRMC+0x320>)
 800406c:	f8d3 8000 	ldr.w	r8, [r3]
 8004070:	f1b8 0f00 	cmp.w	r8, #0
 8004074:	f040 808c 	bne.w	8004190 <saveRMC+0x2d8>
			if(start_addr_disconnect > FLASH_START_ADDRESS)
 8004078:	683b      	ldr	r3, [r7, #0]
				start_addr_disconnect -= 128;
			printf("\n-----------------BEFORE update the result address data --------------\n");
			printQueue_GSM(&result_addr_queue);
 800407a:	4e58      	ldr	r6, [pc, #352]	@ (80041dc <saveRMC+0x324>)
			printf("\n-----------------BEFORE update the result address data --------------\n");
 800407c:	4858      	ldr	r0, [pc, #352]	@ (80041e0 <saveRMC+0x328>)
			if(start_addr_disconnect > FLASH_START_ADDRESS)
 800407e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
				start_addr_disconnect -= 128;
 8004082:	bf82      	ittt	hi
 8004084:	683b      	ldrhi	r3, [r7, #0]
 8004086:	3b80      	subhi	r3, #128	@ 0x80
 8004088:	603b      	strhi	r3, [r7, #0]
			printf("\n-----------------BEFORE update the result address data --------------\n");
 800408a:	f007 f9eb 	bl	800b464 <puts>
			printQueue_GSM(&result_addr_queue);
 800408e:	4630      	mov	r0, r6
 8004090:	f7fe ffe0 	bl	8003054 <printQueue_GSM>
			printf("\n---------------Update the result address data--------------\n");
 8004094:	4853      	ldr	r0, [pc, #332]	@ (80041e4 <saveRMC+0x32c>)
 8004096:	f007 f9e5 	bl	800b464 <puts>
			for (int i = 0; i < result_addr_queue.size; i++) {
 800409a:	f8d6 0208 	ldr.w	r0, [r6, #520]	@ 0x208
				int idx = (result_addr_queue.front + i) % MAX_SIZE;
 800409e:	f8d6 c200 	ldr.w	ip, [r6, #512]	@ 0x200
			for (int i = 0; i < result_addr_queue.size; i++) {
 80040a2:	2200      	movs	r2, #0
 80040a4:	4290      	cmp	r0, r2
 80040a6:	dc4b      	bgt.n	8004140 <saveRMC+0x288>
					result_addr_queue.data[idx] -= 128;
			}
			for (int i = 0; i < result_addr_queue.size; i++) {
				int idx = (result_addr_queue.front + i) % MAX_SIZE;
				if(result_addr_queue.data[idx] < 0x3000)
					deleteMiddle_GSM(&result_addr_queue, idx);
 80040a8:	f8df 9130 	ldr.w	r9, [pc, #304]	@ 80041dc <saveRMC+0x324>
			for (int i = 0; i < result_addr_queue.size; i++) {
 80040ac:	f8d6 3208 	ldr.w	r3, [r6, #520]	@ 0x208
 80040b0:	4543      	cmp	r3, r8
 80040b2:	dc58      	bgt.n	8004166 <saveRMC+0x2ae>
			}
			printQueue_GSM(&result_addr_queue);
 80040b4:	4849      	ldr	r0, [pc, #292]	@ (80041dc <saveRMC+0x324>)
 80040b6:	f7fe ffcd 	bl	8003054 <printQueue_GSM>
			if(end_addr_disconnect > start_addr_disconnect)
 80040ba:	4b4b      	ldr	r3, [pc, #300]	@ (80041e8 <saveRMC+0x330>)
 80040bc:	6819      	ldr	r1, [r3, #0]
 80040be:	683a      	ldr	r2, [r7, #0]
 80040c0:	4291      	cmp	r1, r2
 80040c2:	d902      	bls.n	80040ca <saveRMC+0x212>
				end_addr_disconnect -= 128;
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	3a80      	subs	r2, #128	@ 0x80
 80040c8:	601a      	str	r2, [r3, #0]
		}
		else{
			count_shiftleft++;
		}
		Uint32ToHex(start_addr_disconnect, addr_out_flash, 8);
 80040ca:	2208      	movs	r2, #8
 80040cc:	6838      	ldr	r0, [r7, #0]
 80040ce:	4938      	ldr	r1, [pc, #224]	@ (80041b0 <saveRMC+0x2f8>)
 80040d0:	f000 fdfe 	bl	8004cd0 <Uint32ToHex>
		printf("\n\n------------------ CURRENT START ADDRESS DISCONNECT: %s ---------------\n\n", addr_out_flash);
 80040d4:	4936      	ldr	r1, [pc, #216]	@ (80041b0 <saveRMC+0x2f8>)
 80040d6:	4845      	ldr	r0, [pc, #276]	@ (80041ec <saveRMC+0x334>)
 80040d8:	f007 f954 	bl	800b384 <iprintf>
		printf("\n--------------SHIFT LEFT COUNT: %d-------------\n", count_shiftleft);
 80040dc:	4b44      	ldr	r3, [pc, #272]	@ (80041f0 <saveRMC+0x338>)
 80040de:	4845      	ldr	r0, [pc, #276]	@ (80041f4 <saveRMC+0x33c>)
 80040e0:	7819      	ldrb	r1, [r3, #0]
 80040e2:	f007 f94f 	bl	800b384 <iprintf>
		current_addr -= 128;
 80040e6:	682b      	ldr	r3, [r5, #0]
	    printf("\n");
 80040e8:	200a      	movs	r0, #10
		current_addr -= 128;
 80040ea:	3b80      	subs	r3, #128	@ 0x80
 80040ec:	602b      	str	r3, [r5, #0]
	    printf("\n");
 80040ee:	f007 f95b 	bl	800b3a8 <putchar>
		printf(" ADDRESS RMC after SHIFT LEFT BY ONE PAGE:");
 80040f2:	4841      	ldr	r0, [pc, #260]	@ (80041f8 <saveRMC+0x340>)
 80040f4:	f007 f946 	bl	800b384 <iprintf>
		W25_Reset();
 80040f8:	f7ff fc59 	bl	80039ae <W25_Reset>
		W25_ReadData(address_rmc, flashBufferRMCReceived, 128);
 80040fc:	4930      	ldr	r1, [pc, #192]	@ (80041c0 <saveRMC+0x308>)
 80040fe:	6820      	ldr	r0, [r4, #0]
 8004100:	2280      	movs	r2, #128	@ 0x80
 8004102:	f7ff fd75 	bl	8003bf0 <W25_ReadData>
		HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 8004106:	492e      	ldr	r1, [pc, #184]	@ (80041c0 <saveRMC+0x308>)
 8004108:	482a      	ldr	r0, [pc, #168]	@ (80041b4 <saveRMC+0x2fc>)
 800410a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800410e:	2280      	movs	r2, #128	@ 0x80
 8004110:	f003 fd3e 	bl	8007b90 <HAL_UART_Transmit>
	}
	else {
		is_flash_overflow = 0;
	}
	if(address_rmc < FLASH_END_ADDRESS-128)
 8004114:	6823      	ldr	r3, [r4, #0]
 8004116:	f5b3 4f9f 	cmp.w	r3, #20352	@ 0x4f80
		address_rmc += 128;
 800411a:	bf38      	it	cc
 800411c:	3380      	addcc	r3, #128	@ 0x80
	osDelay(1000);
 800411e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
		address_rmc += 128;
 8004122:	bf38      	it	cc
 8004124:	6023      	strcc	r3, [r4, #0]
	osDelay(1000);
 8004126:	f003 fea3 	bl	8007e70 <osDelay>
	printf("\n");
 800412a:	200a      	movs	r0, #10
 800412c:	f007 f93c 	bl	800b3a8 <putchar>
	memset(flashBufferRMCReceived, 0x00,128);
 8004130:	4823      	ldr	r0, [pc, #140]	@ (80041c0 <saveRMC+0x308>)
 8004132:	2280      	movs	r2, #128	@ 0x80
 8004134:	2100      	movs	r1, #0
}
 8004136:	b013      	add	sp, #76	@ 0x4c
 8004138:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	memset(flashBufferRMCReceived, 0x00,128);
 800413c:	f007 baf2 	b.w	800b724 <memset>
				int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8004140:	eb02 030c 	add.w	r3, r2, ip
 8004144:	4259      	negs	r1, r3
 8004146:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 800414a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800414e:	bf58      	it	pl
 8004150:	424b      	negpl	r3, r1
			for (int i = 0; i < result_addr_queue.size; i++) {
 8004152:	3201      	adds	r2, #1
				if(result_addr_queue.data[idx] >= 0x3000)
 8004154:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8004158:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
					result_addr_queue.data[idx] -= 128;
 800415c:	bf24      	itt	cs
 800415e:	3980      	subcs	r1, #128	@ 0x80
 8004160:	f846 1023 	strcs.w	r1, [r6, r3, lsl #2]
			for (int i = 0; i < result_addr_queue.size; i++) {
 8004164:	e79e      	b.n	80040a4 <saveRMC+0x1ec>
				int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8004166:	f8d6 1200 	ldr.w	r1, [r6, #512]	@ 0x200
 800416a:	4441      	add	r1, r8
 800416c:	424b      	negs	r3, r1
 800416e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004172:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8004176:	bf58      	it	pl
 8004178:	4259      	negpl	r1, r3
				if(result_addr_queue.data[idx] < 0x3000)
 800417a:	f856 3021 	ldr.w	r3, [r6, r1, lsl #2]
 800417e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004182:	d202      	bcs.n	800418a <saveRMC+0x2d2>
					deleteMiddle_GSM(&result_addr_queue, idx);
 8004184:	4648      	mov	r0, r9
 8004186:	f7fe ffbd 	bl	8003104 <deleteMiddle_GSM>
			for (int i = 0; i < result_addr_queue.size; i++) {
 800418a:	f108 0801 	add.w	r8, r8, #1
 800418e:	e78d      	b.n	80040ac <saveRMC+0x1f4>
			count_shiftleft++;
 8004190:	4a17      	ldr	r2, [pc, #92]	@ (80041f0 <saveRMC+0x338>)
 8004192:	7813      	ldrb	r3, [r2, #0]
 8004194:	3301      	adds	r3, #1
 8004196:	7013      	strb	r3, [r2, #0]
 8004198:	e797      	b.n	80040ca <saveRMC+0x212>
		is_flash_overflow = 0;
 800419a:	2200      	movs	r2, #0
 800419c:	601a      	str	r2, [r3, #0]
 800419e:	e7b9      	b.n	8004114 <saveRMC+0x25c>
 80041a0:	200033f0 	.word	0x200033f0
 80041a4:	08010f25 	.word	0x08010f25
 80041a8:	2000000c 	.word	0x2000000c
 80041ac:	200032f0 	.word	0x200032f0
 80041b0:	200021a8 	.word	0x200021a8
 80041b4:	20001ec0 	.word	0x20001ec0
 80041b8:	0800fc59 	.word	0x0800fc59
 80041bc:	20000008 	.word	0x20000008
 80041c0:	20003370 	.word	0x20003370
 80041c4:	080110c0 	.word	0x080110c0
 80041c8:	08010f45 	.word	0x08010f45
 80041cc:	080110d6 	.word	0x080110d6
 80041d0:	200033f8 	.word	0x200033f8
 80041d4:	200016a0 	.word	0x200016a0
 80041d8:	200018bc 	.word	0x200018bc
 80041dc:	200016a4 	.word	0x200016a4
 80041e0:	08010f93 	.word	0x08010f93
 80041e4:	08010fda 	.word	0x08010fda
 80041e8:	20001698 	.word	0x20001698
 80041ec:	08011017 	.word	0x08011017
 80041f0:	200018b4 	.word	0x200018b4
 80041f4:	08011063 	.word	0x08011063
 80041f8:	08011095 	.word	0x08011095

080041fc <sendRMCDataWithAddrToGSM>:


void sendRMCDataWithAddrToGSM(GSM_MAIL_STRUCT *mail_data){
	if(mail_data->rmc.date.Yr >= 24){
 80041fc:	6983      	ldr	r3, [r0, #24]
 80041fe:	2b17      	cmp	r3, #23
void sendRMCDataWithAddrToGSM(GSM_MAIL_STRUCT *mail_data){
 8004200:	b570      	push	{r4, r5, r6, lr}
 8004202:	4605      	mov	r5, r0
	if(mail_data->rmc.date.Yr >= 24){
 8004204:	dd14      	ble.n	8004230 <sendRMCDataWithAddrToGSM+0x34>
		printf("\n\n\nSENDING RMC with Addr TO GSM\n\n");
		GSM_MAIL_STRUCT *mail = (GSM_MAIL_STRUCT *)osMailAlloc(RMC_MailQGSMId, osWaitForever); // Allocate memory for mail
 8004206:	4e0b      	ldr	r6, [pc, #44]	@ (8004234 <sendRMCDataWithAddrToGSM+0x38>)
		printf("\n\n\nSENDING RMC with Addr TO GSM\n\n");
 8004208:	480b      	ldr	r0, [pc, #44]	@ (8004238 <sendRMCDataWithAddrToGSM+0x3c>)
 800420a:	f007 f92b 	bl	800b464 <puts>
		GSM_MAIL_STRUCT *mail = (GSM_MAIL_STRUCT *)osMailAlloc(RMC_MailQGSMId, osWaitForever); // Allocate memory for mail
 800420e:	6830      	ldr	r0, [r6, #0]
 8004210:	f04f 31ff 	mov.w	r1, #4294967295
 8004214:	f003 fedd 	bl	8007fd2 <osMailAlloc>
 8004218:	4604      	mov	r4, r0
		if (mail != NULL) {
 800421a:	b148      	cbz	r0, 8004230 <sendRMCDataWithAddrToGSM+0x34>
			*mail = *mail_data; // Copy data into allocated memory
 800421c:	4629      	mov	r1, r5
 800421e:	2260      	movs	r2, #96	@ 0x60
 8004220:	f008 f92a 	bl	800c478 <memcpy>
			osMailPut(RMC_MailQGSMId, mail); // Put message in queue
 8004224:	6830      	ldr	r0, [r6, #0]
 8004226:	4621      	mov	r1, r4
		}
	}
}
 8004228:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			osMailPut(RMC_MailQGSMId, mail); // Put message in queue
 800422c:	f003 bed6 	b.w	8007fdc <osMailPut>
}
 8004230:	bd70      	pop	{r4, r5, r6, pc}
 8004232:	bf00      	nop
 8004234:	20001c84 	.word	0x20001c84
 8004238:	080110ff 	.word	0x080110ff

0800423c <parseRMCString>:

void parseRMCString(uint8_t *str, RMCSTRUCT *rmc) {
 800423c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004240:	b0d4      	sub	sp, #336	@ 0x150
 8004242:	460c      	mov	r4, r1
    // Cast the uint8_t* to char* for string operations
    char buffer[256];
    strncpy(buffer, (char*)str, sizeof(buffer));
 8004244:	22ff      	movs	r2, #255	@ 0xff
 8004246:	4601      	mov	r1, r0
 8004248:	a814      	add	r0, sp, #80	@ 0x50
 800424a:	f007 fa92 	bl	800b772 <strncpy>
    buffer[sizeof(buffer) - 1] = '\0'; // Ensure null termination
 800424e:	2500      	movs	r5, #0

    // Remove the last parameter by locating the last ';'
    char *lastSemicolon = strrchr(buffer, ';');
 8004250:	213b      	movs	r1, #59	@ 0x3b
 8004252:	a814      	add	r0, sp, #80	@ 0x50
    buffer[sizeof(buffer) - 1] = '\0'; // Ensure null termination
 8004254:	f88d 514f 	strb.w	r5, [sp, #335]	@ 0x14f
    char *lastSemicolon = strrchr(buffer, ';');
 8004258:	f007 fa9e 	bl	800b798 <strrchr>
    if (lastSemicolon) {
 800425c:	b100      	cbz	r0, 8004260 <parseRMCString+0x24>
        *lastSemicolon = '\0'; // Terminate the string here to exclude the last parameter
 800425e:	7005      	strb	r5, [r0, #0]

    // Parse the string (now excluding the last parameter)
    char validStr[10];
   // unsigned long long epoch;
    int epoch0, epoch1, epoch2;
    sscanf(buffer, "%d;%d;%d;%d;%d;%d;%lf;%c;%lf;%c;%f;%f;%9[^;];%04d%04d%02d",
 8004260:	f104 032c 	add.w	r3, r4, #44	@ 0x2c
 8004264:	9309      	str	r3, [sp, #36]	@ 0x24
 8004266:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 800426a:	9308      	str	r3, [sp, #32]
 800426c:	f104 0350 	add.w	r3, r4, #80	@ 0x50
 8004270:	9307      	str	r3, [sp, #28]
 8004272:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8004276:	9306      	str	r3, [sp, #24]
 8004278:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800427c:	9305      	str	r3, [sp, #20]
 800427e:	f104 0338 	add.w	r3, r4, #56	@ 0x38
 8004282:	9304      	str	r3, [sp, #16]
 8004284:	f104 0308 	add.w	r3, r4, #8
 8004288:	9303      	str	r3, [sp, #12]
 800428a:	1d23      	adds	r3, r4, #4
 800428c:	e9cd 4301 	strd	r4, r3, [sp, #4]
 8004290:	f10d 0844 	add.w	r8, sp, #68	@ 0x44
 8004294:	f104 0310 	add.w	r3, r4, #16
 8004298:	ad10      	add	r5, sp, #64	@ 0x40
 800429a:	ae0f      	add	r6, sp, #60	@ 0x3c
 800429c:	af0e      	add	r7, sp, #56	@ 0x38
 800429e:	f104 0218 	add.w	r2, r4, #24
 80042a2:	9300      	str	r3, [sp, #0]
 80042a4:	4911      	ldr	r1, [pc, #68]	@ (80042ec <parseRMCString+0xb0>)
 80042a6:	950d      	str	r5, [sp, #52]	@ 0x34
 80042a8:	f104 0314 	add.w	r3, r4, #20
 80042ac:	960c      	str	r6, [sp, #48]	@ 0x30
 80042ae:	970b      	str	r7, [sp, #44]	@ 0x2c
 80042b0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80042b4:	a814      	add	r0, sp, #80	@ 0x50
 80042b6:	f007 f931 	bl	800b51c <siscanf>
		   &epoch1,
		   &epoch2// Epoch time
    );

    // Set validity as an integer (1 for "Valid", 0 for others)
    rmc->isValid = (strcmp(validStr, "Valid") == 0) ? 1 : 0;
 80042ba:	490d      	ldr	r1, [pc, #52]	@ (80042f0 <parseRMCString+0xb4>)
 80042bc:	4640      	mov	r0, r8
 80042be:	f7fb ff87 	bl	80001d0 <strcmp>

    // Store the epoch value
    rmc->date.epoch = ((uint64_t)epoch0 << 32) | ((uint64_t)epoch1 << 16) | (uint64_t)epoch2;
 80042c2:	e9dd 320e 	ldrd	r3, r2, [sp, #56]	@ 0x38
 80042c6:	17d1      	asrs	r1, r2, #31
 80042c8:	0409      	lsls	r1, r1, #16
 80042ca:	ea41 4112 	orr.w	r1, r1, r2, lsr #16
 80042ce:	430b      	orrs	r3, r1
 80042d0:	9910      	ldr	r1, [sp, #64]	@ 0x40
    rmc->isValid = (strcmp(validStr, "Valid") == 0) ? 1 : 0;
 80042d2:	fab0 f080 	clz	r0, r0
 80042d6:	0940      	lsrs	r0, r0, #5
    rmc->date.epoch = ((uint64_t)epoch0 << 32) | ((uint64_t)epoch1 << 16) | (uint64_t)epoch2;
 80042d8:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80042dc:	ea43 73e1 	orr.w	r3, r3, r1, asr #31
 80042e0:	e9c4 2308 	strd	r2, r3, [r4, #32]
    rmc->isValid = (strcmp(validStr, "Valid") == 0) ? 1 : 0;
 80042e4:	6320      	str	r0, [r4, #48]	@ 0x30
}
 80042e6:	b054      	add	sp, #336	@ 0x150
 80042e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042ec:	08011120 	.word	0x08011120
 80042f0:	08010ee4 	.word	0x08010ee4

080042f4 <readFlash>:

RMCSTRUCT readFlash(uint32_t addr){
 80042f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042f6:	460d      	mov	r5, r1
 80042f8:	b0a1      	sub	sp, #132	@ 0x84
	Uint32ToHex(addr, addr_out_flash, 8);
 80042fa:	2208      	movs	r2, #8
 80042fc:	4927      	ldr	r1, [pc, #156]	@ (800439c <readFlash+0xa8>)
RMCSTRUCT readFlash(uint32_t addr){
 80042fe:	4604      	mov	r4, r0
	Uint32ToHex(addr, addr_out_flash, 8);
 8004300:	4628      	mov	r0, r5
 8004302:	f000 fce5 	bl	8004cd0 <Uint32ToHex>
	printf("Address received from FLASH: %s \n", addr_out_flash);
 8004306:	4925      	ldr	r1, [pc, #148]	@ (800439c <readFlash+0xa8>)
 8004308:	4825      	ldr	r0, [pc, #148]	@ (80043a0 <readFlash+0xac>)
 800430a:	f007 f83b 	bl	800b384 <iprintf>
	W25_Reset();
 800430e:	f7ff fb4e 	bl	80039ae <W25_Reset>
	W25_ReadData(addr, flashBufferRMCReceived, 128);
 8004312:	2280      	movs	r2, #128	@ 0x80
 8004314:	4923      	ldr	r1, [pc, #140]	@ (80043a4 <readFlash+0xb0>)
 8004316:	4628      	mov	r0, r5
 8004318:	f7ff fc6a 	bl	8003bf0 <W25_ReadData>
	char spi_flash_data_intro[] = "Flash DATA at READ FLASH received: ";
 800431c:	4b22      	ldr	r3, [pc, #136]	@ (80043a8 <readFlash+0xb4>)
 800431e:	aa01      	add	r2, sp, #4
 8004320:	f103 0720 	add.w	r7, r3, #32
 8004324:	4616      	mov	r6, r2
 8004326:	6818      	ldr	r0, [r3, #0]
 8004328:	6859      	ldr	r1, [r3, #4]
 800432a:	4615      	mov	r5, r2
 800432c:	c503      	stmia	r5!, {r0, r1}
 800432e:	3308      	adds	r3, #8
 8004330:	42bb      	cmp	r3, r7
 8004332:	462a      	mov	r2, r5
 8004334:	d1f7      	bne.n	8004326 <readFlash+0x32>
 8004336:	6818      	ldr	r0, [r3, #0]
 8004338:	6028      	str	r0, [r5, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 800433a:	4630      	mov	r0, r6
 800433c:	f7fb ffa8 	bl	8000290 <strlen>
 8004340:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004344:	b282      	uxth	r2, r0
 8004346:	4631      	mov	r1, r6
 8004348:	4818      	ldr	r0, [pc, #96]	@ (80043ac <readFlash+0xb8>)
 800434a:	f003 fc21 	bl	8007b90 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 800434e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004352:	4914      	ldr	r1, [pc, #80]	@ (80043a4 <readFlash+0xb0>)
 8004354:	4815      	ldr	r0, [pc, #84]	@ (80043ac <readFlash+0xb8>)
 8004356:	2280      	movs	r2, #128	@ 0x80
 8004358:	f003 fc1a 	bl	8007b90 <HAL_UART_Transmit>

	RMCSTRUCT rmc = {0};
 800435c:	2258      	movs	r2, #88	@ 0x58
 800435e:	2100      	movs	r1, #0
 8004360:	a80a      	add	r0, sp, #40	@ 0x28
 8004362:	f007 f9df 	bl	800b724 <memset>
	parseRMCString(flashBufferRMCReceived, &rmc);
 8004366:	480f      	ldr	r0, [pc, #60]	@ (80043a4 <readFlash+0xb0>)
 8004368:	a90a      	add	r1, sp, #40	@ 0x28
 800436a:	f7ff ff67 	bl	800423c <parseRMCString>

	if(IsPageValid(flashBufferRMCReceived) == 0){
 800436e:	480d      	ldr	r0, [pc, #52]	@ (80043a4 <readFlash+0xb0>)
 8004370:	f7ff fc70 	bl	8003c54 <IsPageValid>
 8004374:	4a0e      	ldr	r2, [pc, #56]	@ (80043b0 <readFlash+0xbc>)
 8004376:	b960      	cbnz	r0, 8004392 <readFlash+0x9e>
		is_read_flash_valid = 0;
 8004378:	6010      	str	r0, [r2, #0]
		rmc.isValid = 0;
 800437a:	9016      	str	r0, [sp, #88]	@ 0x58
		printf("\n\n--------------------- READING FLASH (RMC) ERROR ----------------------------\n\n");
 800437c:	480d      	ldr	r0, [pc, #52]	@ (80043b4 <readFlash+0xc0>)
	}
	else{
		is_read_flash_valid = 1;
		rmc.isValid = 1;
		printf("\n\n--------------------- READING FLASH (RMC) SUCCESSFULLY ----------------------------\n\n");
 800437e:	f007 f871 	bl	800b464 <puts>
//
//	printf("Course: %.2f\n", rmc.course);
//
//	printf("Validity: %s\n", rmc.isValid ? "Valid" : "Invalid");

	return rmc;
 8004382:	2258      	movs	r2, #88	@ 0x58
 8004384:	a90a      	add	r1, sp, #40	@ 0x28
 8004386:	4620      	mov	r0, r4
 8004388:	f008 f876 	bl	800c478 <memcpy>
}
 800438c:	4620      	mov	r0, r4
 800438e:	b021      	add	sp, #132	@ 0x84
 8004390:	bdf0      	pop	{r4, r5, r6, r7, pc}
		is_read_flash_valid = 1;
 8004392:	2301      	movs	r3, #1
		printf("\n\n--------------------- READING FLASH (RMC) SUCCESSFULLY ----------------------------\n\n");
 8004394:	4808      	ldr	r0, [pc, #32]	@ (80043b8 <readFlash+0xc4>)
		is_read_flash_valid = 1;
 8004396:	6013      	str	r3, [r2, #0]
		rmc.isValid = 1;
 8004398:	9316      	str	r3, [sp, #88]	@ 0x58
		printf("\n\n--------------------- READING FLASH (RMC) SUCCESSFULLY ----------------------------\n\n");
 800439a:	e7f0      	b.n	800437e <readFlash+0x8a>
 800439c:	200021a8 	.word	0x200021a8
 80043a0:	0801115a 	.word	0x0801115a
 80043a4:	20003370 	.word	0x20003370
 80043a8:	08011223 	.word	0x08011223
 80043ac:	20001ec0 	.word	0x20001ec0
 80043b0:	20000004 	.word	0x20000004
 80043b4:	0801117c 	.word	0x0801117c
 80043b8:	080111cc 	.word	0x080111cc

080043bc <receiveRMCDataFromGPS>:


void receiveRMCDataFromGPS(void) {
 80043bc:	b570      	push	{r4, r5, r6, lr}
	static int countRMCReceived = 0;
//	uint8_t output_buffer[70];

	// Wait until there are at least 10 messages in the queue

	osEvent evt = osMailGet(RMC_MailQFLASHId, 1000); // Wait for mail
 80043be:	4d6b      	ldr	r5, [pc, #428]	@ (800456c <receiveRMCDataFromGPS+0x1b0>)
void receiveRMCDataFromGPS(void) {
 80043c0:	b09a      	sub	sp, #104	@ 0x68
	osEvent evt = osMailGet(RMC_MailQFLASHId, 1000); // Wait for mail
 80043c2:	6829      	ldr	r1, [r5, #0]
 80043c4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80043c8:	a817      	add	r0, sp, #92	@ 0x5c
 80043ca:	f003 fe32 	bl	8008032 <osMailGet>
 80043ce:	9917      	ldr	r1, [sp, #92]	@ 0x5c
	if(evt.status == osEventMail){
 80043d0:	2920      	cmp	r1, #32
 80043d2:	f040 80c4 	bne.w	800455e <receiveRMCDataFromGPS+0x1a2>
		printf("\nReceived  RMC Data SPI FLASH: \n");
 80043d6:	4866      	ldr	r0, [pc, #408]	@ (8004570 <receiveRMCDataFromGPS+0x1b4>)
		RMCSTRUCT *receivedData = (RMCSTRUCT *)evt.value.p;
		//Sending DATA to GSM
		rmc_flash.lcation.latitude = receivedData->lcation.latitude;
 80043d8:	4c66      	ldr	r4, [pc, #408]	@ (8004574 <receiveRMCDataFromGPS+0x1b8>)
		printf("\nReceived  RMC Data SPI FLASH: \n");
 80043da:	f007 f843 	bl	800b464 <puts>
		RMCSTRUCT *receivedData = (RMCSTRUCT *)evt.value.p;
 80043de:	9918      	ldr	r1, [sp, #96]	@ 0x60
		rmc_flash.tim.min = receivedData->tim.min;
		rmc_flash.tim.sec = receivedData->tim.sec;
		rmc_flash.date.Yr = receivedData->date.Yr;
		rmc_flash.date.Mon = receivedData->date.Mon;
		rmc_flash.date.Day = receivedData->date.Day;
		osMailFree(RMC_MailQFLASHId, receivedData);
 80043e0:	6828      	ldr	r0, [r5, #0]
		rmc_flash.lcation.latitude = receivedData->lcation.latitude;
 80043e2:	e9d1 230e 	ldrd	r2, r3, [r1, #56]	@ 0x38
 80043e6:	e9c4 230e 	strd	r2, r3, [r4, #56]	@ 0x38
		rmc_flash.lcation.longitude = receivedData->lcation.longitude;
 80043ea:	e9d1 2312 	ldrd	r2, r3, [r1, #72]	@ 0x48
 80043ee:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
		rmc_flash.speed = receivedData->speed;
 80043f2:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 80043f4:	62a3      	str	r3, [r4, #40]	@ 0x28
		rmc_flash.course = receivedData->course;
 80043f6:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 80043f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
		rmc_flash.lcation.NS = receivedData->lcation.NS;
 80043fa:	f891 3040 	ldrb.w	r3, [r1, #64]	@ 0x40
 80043fe:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
		rmc_flash.lcation.EW = receivedData->lcation.EW;
 8004402:	f891 3050 	ldrb.w	r3, [r1, #80]	@ 0x50
 8004406:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
		rmc_flash.isValid = receivedData->isValid;
 800440a:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 800440c:	6323      	str	r3, [r4, #48]	@ 0x30
		rmc_flash.tim.hour = receivedData->tim.hour;
 800440e:	680b      	ldr	r3, [r1, #0]
 8004410:	6023      	str	r3, [r4, #0]
		rmc_flash.tim.min = receivedData->tim.min;
 8004412:	684b      	ldr	r3, [r1, #4]
 8004414:	6063      	str	r3, [r4, #4]
		rmc_flash.tim.sec = receivedData->tim.sec;
 8004416:	688b      	ldr	r3, [r1, #8]
 8004418:	60a3      	str	r3, [r4, #8]
		rmc_flash.date.Yr = receivedData->date.Yr;
 800441a:	698b      	ldr	r3, [r1, #24]
 800441c:	61a3      	str	r3, [r4, #24]
		rmc_flash.date.Mon = receivedData->date.Mon;
 800441e:	694b      	ldr	r3, [r1, #20]
 8004420:	6163      	str	r3, [r4, #20]
		rmc_flash.date.Day = receivedData->date.Day;
 8004422:	690b      	ldr	r3, [r1, #16]
 8004424:	6123      	str	r3, [r4, #16]
		osMailFree(RMC_MailQFLASHId, receivedData);
 8004426:	f003 fe3d 	bl	80080a4 <osMailFree>
		if(rmc_flash.date.Yr >= 24){
 800442a:	69a3      	ldr	r3, [r4, #24]
 800442c:	2b17      	cmp	r3, #23
 800442e:	dd47      	ble.n	80044c0 <receiveRMCDataFromGPS+0x104>
			countRMCReceived++;
 8004430:	4e51      	ldr	r6, [pc, #324]	@ (8004578 <receiveRMCDataFromGPS+0x1bc>)
			printf("\n\n --------------------------------- COUNT RMC RECEIVED AT SPI FLASH is %d --------------------------\n\n", countRMCReceived);
 8004432:	4852      	ldr	r0, [pc, #328]	@ (800457c <receiveRMCDataFromGPS+0x1c0>)
			countRMCReceived++;
 8004434:	6831      	ldr	r1, [r6, #0]
 8004436:	3101      	adds	r1, #1
 8004438:	6031      	str	r1, [r6, #0]
			printf("\n\n --------------------------------- COUNT RMC RECEIVED AT SPI FLASH is %d --------------------------\n\n", countRMCReceived);
 800443a:	f006 ffa3 	bl	800b384 <iprintf>


			printf("Time Received from GPS AT SPI FLASH: %d:%d:%d\n", rmc_flash.tim.hour, rmc_flash.tim.min, rmc_flash.tim.sec);
 800443e:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8004442:	6821      	ldr	r1, [r4, #0]
 8004444:	484e      	ldr	r0, [pc, #312]	@ (8004580 <receiveRMCDataFromGPS+0x1c4>)
 8004446:	f006 ff9d 	bl	800b384 <iprintf>
//
//		printf("Location Received FROM GPS AT SPI FLASH: %.6f %c, %.6f %c\n", rmc_flash.lcation.latitude, rmc_flash.lcation.NS, rmc_flash.lcation.longitude, rmc_flash.lcation.EW);
//
//		printf("Speed FROM GPS AT SPI FLASH: %.2f, Course: %.2f, Valid: %d\n\n\n", rmc_flash.speed, rmc_flash.course, rmc_flash.isValid);

			format_rmc_data(&rmc_flash,(char*) rmcBufferDemo, 128);
 800444a:	494e      	ldr	r1, [pc, #312]	@ (8004584 <receiveRMCDataFromGPS+0x1c8>)
 800444c:	2280      	movs	r2, #128	@ 0x80
 800444e:	4620      	mov	r0, r4
 8004450:	f7ff fcdc 	bl	8003e0c <format_rmc_data>

			if(countRMCReceived == 28){
 8004454:	6833      	ldr	r3, [r6, #0]
 8004456:	2b1c      	cmp	r3, #28
 8004458:	d134      	bne.n	80044c4 <receiveRMCDataFromGPS+0x108>

				saveRMC();
 800445a:	f7ff fd2d 	bl	8003eb8 <saveRMC>
				printf("---------------------Sending the current data----------------");
 800445e:	484a      	ldr	r0, [pc, #296]	@ (8004588 <receiveRMCDataFromGPS+0x1cc>)
				mail_gsm.rmc.lcation.latitude = rmc_flash.lcation.latitude;
 8004460:	4d4a      	ldr	r5, [pc, #296]	@ (800458c <receiveRMCDataFromGPS+0x1d0>)
				printf("---------------------Sending the current data----------------");
 8004462:	f006 ff8f 	bl	800b384 <iprintf>
				mail_gsm.rmc.lcation.latitude = rmc_flash.lcation.latitude;
 8004466:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 800446a:	e9c5 230e 	strd	r2, r3, [r5, #56]	@ 0x38
				mail_gsm.rmc.lcation.longitude = rmc_flash.lcation.longitude;
 800446e:	e9d4 2312 	ldrd	r2, r3, [r4, #72]	@ 0x48
 8004472:	e9c5 2312 	strd	r2, r3, [r5, #72]	@ 0x48
				mail_gsm.rmc.speed = rmc_flash.speed;
 8004476:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004478:	62ab      	str	r3, [r5, #40]	@ 0x28
				mail_gsm.rmc.course = rmc_flash.course;
 800447a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800447c:	62eb      	str	r3, [r5, #44]	@ 0x2c
				mail_gsm.rmc.lcation.NS = rmc_flash.lcation.NS;
 800447e:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8004482:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
				mail_gsm.rmc.lcation.EW = rmc_flash.lcation.EW;
 8004486:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 800448a:	f885 3050 	strb.w	r3, [r5, #80]	@ 0x50
				mail_gsm.rmc.isValid = rmc_flash.isValid;
 800448e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004490:	632b      	str	r3, [r5, #48]	@ 0x30
				mail_gsm.rmc.tim.hour = rmc_flash.tim.hour;
 8004492:	6823      	ldr	r3, [r4, #0]
 8004494:	602b      	str	r3, [r5, #0]
				mail_gsm.rmc.tim.min = rmc_flash.tim.min;
 8004496:	6863      	ldr	r3, [r4, #4]
 8004498:	606b      	str	r3, [r5, #4]
				mail_gsm.rmc.tim.sec = rmc_flash.tim.sec;
 800449a:	68a3      	ldr	r3, [r4, #8]
 800449c:	60ab      	str	r3, [r5, #8]
				mail_gsm.rmc.date.Yr = rmc_flash.date.Yr;
 800449e:	69a3      	ldr	r3, [r4, #24]
 80044a0:	61ab      	str	r3, [r5, #24]
				mail_gsm.rmc.date.Mon = rmc_flash.date.Mon;
 80044a2:	6963      	ldr	r3, [r4, #20]
 80044a4:	616b      	str	r3, [r5, #20]
				mail_gsm.rmc.date.Day = rmc_flash.date.Day;
 80044a6:	6923      	ldr	r3, [r4, #16]
 80044a8:	612b      	str	r3, [r5, #16]
				mail_gsm.address = current_addr;
 80044aa:	4b39      	ldr	r3, [pc, #228]	@ (8004590 <receiveRMCDataFromGPS+0x1d4>)

				printf("-------------------SENDING CURRENT ADDR DATA: %08lx----------------------", mail_gsm.address);
 80044ac:	4839      	ldr	r0, [pc, #228]	@ (8004594 <receiveRMCDataFromGPS+0x1d8>)
				mail_gsm.address = current_addr;
 80044ae:	6819      	ldr	r1, [r3, #0]
 80044b0:	65a9      	str	r1, [r5, #88]	@ 0x58
				printf("-------------------SENDING CURRENT ADDR DATA: %08lx----------------------", mail_gsm.address);
 80044b2:	f006 ff67 	bl	800b384 <iprintf>
				sendRMCDataWithAddrToGSM(&mail_gsm);
 80044b6:	4628      	mov	r0, r5
 80044b8:	f7ff fea0 	bl	80041fc <sendRMCDataWithAddrToGSM>
				countRMCReceived = 0;
 80044bc:	2300      	movs	r3, #0
 80044be:	6033      	str	r3, [r6, #0]
		}
	}
	else{
		printf("\n\n-------------------------- RECEIVED MAIL FROM GPS AT SPI FLASH FAILED: %d ------------------------\n\n",evt.status);
	}
}
 80044c0:	b01a      	add	sp, #104	@ 0x68
 80044c2:	bd70      	pop	{r4, r5, r6, pc}
				printf("\n\n ---------------------------- NOT SENDING CURRENT ADDR DATA yet ------------------\n\n");
 80044c4:	4834      	ldr	r0, [pc, #208]	@ (8004598 <receiveRMCDataFromGPS+0x1dc>)
 80044c6:	f006 ffcd 	bl	800b464 <puts>
				if(is_using_flash == 1 && is_disconnect == 0 && is_keep_up == 1){
 80044ca:	4b34      	ldr	r3, [pc, #208]	@ (800459c <receiveRMCDataFromGPS+0x1e0>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	d1f6      	bne.n	80044c0 <receiveRMCDataFromGPS+0x104>
 80044d2:	4b33      	ldr	r3, [pc, #204]	@ (80045a0 <receiveRMCDataFromGPS+0x1e4>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1f2      	bne.n	80044c0 <receiveRMCDataFromGPS+0x104>
 80044da:	4b32      	ldr	r3, [pc, #200]	@ (80045a4 <receiveRMCDataFromGPS+0x1e8>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	2b01      	cmp	r3, #1
 80044e0:	d1ee      	bne.n	80044c0 <receiveRMCDataFromGPS+0x104>
					if(checkAddrExistInQueue(start_addr_disconnect, &result_addr_queue) && (start_addr_disconnect <= (FLASH_END_ADDRESS - 0x100))){
 80044e2:	4c31      	ldr	r4, [pc, #196]	@ (80045a8 <receiveRMCDataFromGPS+0x1ec>)
 80044e4:	4931      	ldr	r1, [pc, #196]	@ (80045ac <receiveRMCDataFromGPS+0x1f0>)
 80044e6:	6820      	ldr	r0, [r4, #0]
 80044e8:	f7fe fde6 	bl	80030b8 <checkAddrExistInQueue>
 80044ec:	b188      	cbz	r0, 8004512 <receiveRMCDataFromGPS+0x156>
 80044ee:	6823      	ldr	r3, [r4, #0]
 80044f0:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
 80044f4:	d80d      	bhi.n	8004512 <receiveRMCDataFromGPS+0x156>
						printf("\n-------SKIPPING address cause it was sent already: %08lx--------\n", start_addr_disconnect);
 80044f6:	6821      	ldr	r1, [r4, #0]
 80044f8:	482d      	ldr	r0, [pc, #180]	@ (80045b0 <receiveRMCDataFromGPS+0x1f4>)
 80044fa:	f006 ff43 	bl	800b384 <iprintf>
						if(start_addr_disconnect <= (current_addr - 128)) start_addr_disconnect +=128;
 80044fe:	4b24      	ldr	r3, [pc, #144]	@ (8004590 <receiveRMCDataFromGPS+0x1d4>)
 8004500:	6822      	ldr	r2, [r4, #0]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	3b80      	subs	r3, #128	@ 0x80
 8004506:	4293      	cmp	r3, r2
 8004508:	d3da      	bcc.n	80044c0 <receiveRMCDataFromGPS+0x104>
 800450a:	6823      	ldr	r3, [r4, #0]
 800450c:	3380      	adds	r3, #128	@ 0x80
 800450e:	6023      	str	r3, [r4, #0]
 8004510:	e7d6      	b.n	80044c0 <receiveRMCDataFromGPS+0x104>
						addr_to_get_from_FLASH = start_addr_disconnect - (count_shiftleft * 128);
 8004512:	4a28      	ldr	r2, [pc, #160]	@ (80045b4 <receiveRMCDataFromGPS+0x1f8>)
 8004514:	6823      	ldr	r3, [r4, #0]
 8004516:	7812      	ldrb	r2, [r2, #0]
 8004518:	4e27      	ldr	r6, [pc, #156]	@ (80045b8 <receiveRMCDataFromGPS+0x1fc>)
						printf("\n---------------- Sending data in disconnected phase to GSM: %08lx -------------------\n", start_addr_disconnect);
 800451a:	6821      	ldr	r1, [r4, #0]
						mail_gsm.rmc = readFlash(addr_to_get_from_FLASH);
 800451c:	4d1b      	ldr	r5, [pc, #108]	@ (800458c <receiveRMCDataFromGPS+0x1d0>)
						printf("\n---------------- Sending data in disconnected phase to GSM: %08lx -------------------\n", start_addr_disconnect);
 800451e:	4827      	ldr	r0, [pc, #156]	@ (80045bc <receiveRMCDataFromGPS+0x200>)
						addr_to_get_from_FLASH = start_addr_disconnect - (count_shiftleft * 128);
 8004520:	eba3 13c2 	sub.w	r3, r3, r2, lsl #7
						if(addr_to_get_from_FLASH < FLASH_START_ADDRESS) addr_to_get_from_FLASH = FLASH_START_ADDRESS;
 8004524:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004528:	bf38      	it	cc
 800452a:	f44f 5340 	movcc.w	r3, #12288	@ 0x3000
						addr_to_get_from_FLASH = start_addr_disconnect - (count_shiftleft * 128);
 800452e:	6033      	str	r3, [r6, #0]
						printf("\n---------------- Sending data in disconnected phase to GSM: %08lx -------------------\n", start_addr_disconnect);
 8004530:	f006 ff28 	bl	800b384 <iprintf>
						mail_gsm.rmc = readFlash(addr_to_get_from_FLASH);
 8004534:	6831      	ldr	r1, [r6, #0]
 8004536:	4668      	mov	r0, sp
 8004538:	f7ff fedc 	bl	80042f4 <readFlash>
 800453c:	2258      	movs	r2, #88	@ 0x58
 800453e:	4669      	mov	r1, sp
 8004540:	4628      	mov	r0, r5
 8004542:	f007 ff99 	bl	800c478 <memcpy>
						mail_gsm.address = start_addr_disconnect;
 8004546:	6823      	ldr	r3, [r4, #0]
 8004548:	65ab      	str	r3, [r5, #88]	@ 0x58
						if(is_read_flash_valid == 1)
 800454a:	4b1d      	ldr	r3, [pc, #116]	@ (80045c0 <receiveRMCDataFromGPS+0x204>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2b01      	cmp	r3, #1
 8004550:	d1b6      	bne.n	80044c0 <receiveRMCDataFromGPS+0x104>
							sendRMCDataWithAddrToGSM(&mail_gsm);
 8004552:	4628      	mov	r0, r5
}
 8004554:	b01a      	add	sp, #104	@ 0x68
 8004556:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
							sendRMCDataWithAddrToGSM(&mail_gsm);
 800455a:	f7ff be4f 	b.w	80041fc <sendRMCDataWithAddrToGSM>
		printf("\n\n-------------------------- RECEIVED MAIL FROM GPS AT SPI FLASH FAILED: %d ------------------------\n\n",evt.status);
 800455e:	4819      	ldr	r0, [pc, #100]	@ (80045c4 <receiveRMCDataFromGPS+0x208>)
}
 8004560:	b01a      	add	sp, #104	@ 0x68
 8004562:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printf("\n\n-------------------------- RECEIVED MAIL FROM GPS AT SPI FLASH FAILED: %d ------------------------\n\n",evt.status);
 8004566:	f006 bf0d 	b.w	800b384 <iprintf>
 800456a:	bf00      	nop
 800456c:	20001c88 	.word	0x20001c88
 8004570:	08011247 	.word	0x08011247
 8004574:	20002218 	.word	0x20002218
 8004578:	200021a4 	.word	0x200021a4
 800457c:	08011267 	.word	0x08011267
 8004580:	080112cf 	.word	0x080112cf
 8004584:	200032f0 	.word	0x200032f0
 8004588:	080112fe 	.word	0x080112fe
 800458c:	200021b8 	.word	0x200021b8
 8004590:	20000008 	.word	0x20000008
 8004594:	0801133c 	.word	0x0801133c
 8004598:	08011386 	.word	0x08011386
 800459c:	200018bc 	.word	0x200018bc
 80045a0:	200018c0 	.word	0x200018c0
 80045a4:	200018b8 	.word	0x200018b8
 80045a8:	200016a0 	.word	0x200016a0
 80045ac:	200016a4 	.word	0x200016a4
 80045b0:	080113dc 	.word	0x080113dc
 80045b4:	200018b4 	.word	0x200018b4
 80045b8:	200033f4 	.word	0x200033f4
 80045bc:	0801141f 	.word	0x0801141f
 80045c0:	20000004 	.word	0x20000004
 80045c4:	08011477 	.word	0x08011477

080045c8 <StartSpiFlash>:



void StartSpiFlash(void const * argument)
{
 80045c8:	b580      	push	{r7, lr}
  /* USER CODE BEGIN StartSpiFlash */
  /* Infinite loop */
	printf("\n\n\n------------------------------- STARTING SPI FLASH ------------------------------\n\n\n");
 80045ca:	483d      	ldr	r0, [pc, #244]	@ (80046c0 <StartSpiFlash+0xf8>)
//	myMutex = osMutexNew(NULL);  // NULL means default attributes
//	if (myMutex == NULL) {
//		printf("\n\n ----------------- Failed to create mutex -----------------\n\n");
//	}
//	printf("\n\n --------------------Creating a MESSAGE QUEUE --------------------- \n\n");
	rmc_saved = readFlash(0x9000);
 80045cc:	4c3d      	ldr	r4, [pc, #244]	@ (80046c4 <StartSpiFlash+0xfc>)
	current_addr = address_rmc;
 80045ce:	4e3e      	ldr	r6, [pc, #248]	@ (80046c8 <StartSpiFlash+0x100>)
{
 80045d0:	b09c      	sub	sp, #112	@ 0x70
	printf("\n\n\n------------------------------- STARTING SPI FLASH ------------------------------\n\n\n");
 80045d2:	f006 ff47 	bl	800b464 <puts>
	current_addr = address_rmc;
 80045d6:	4b3d      	ldr	r3, [pc, #244]	@ (80046cc <StartSpiFlash+0x104>)
	rmc_saved = readFlash(0x9000);
 80045d8:	f44f 4110 	mov.w	r1, #36864	@ 0x9000
	current_addr = address_rmc;
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	6033      	str	r3, [r6, #0]
	rmc_saved = readFlash(0x9000);
 80045e0:	4668      	mov	r0, sp
 80045e2:	f7ff fe87 	bl	80042f4 <readFlash>
 80045e6:	2258      	movs	r2, #88	@ 0x58
 80045e8:	4669      	mov	r1, sp
 80045ea:	4620      	mov	r0, r4
 80045ec:	f007 ff44 	bl	800c478 <memcpy>
	printf("\n-------------------------- BACK UP GPS FROM FLASH ----------------------- \n");
 80045f0:	4837      	ldr	r0, [pc, #220]	@ (80046d0 <StartSpiFlash+0x108>)
 80045f2:	f006 ff37 	bl	800b464 <puts>
	if(rmc_saved.isValid == 0){
 80045f6:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80045f8:	b9f5      	cbnz	r5, 8004638 <StartSpiFlash+0x70>
		printf("There is not back up GPS from FLASH");
 80045fa:	4836      	ldr	r0, [pc, #216]	@ (80046d4 <StartSpiFlash+0x10c>)
 80045fc:	f006 fec2 	bl	800b384 <iprintf>
		rmc_saved.tim.hour = 0;
		rmc_saved.tim.min = 0;
		rmc_saved.tim.sec = 0;
		rmc_saved.lcation.latitude = 20.998022;
 8004600:	a32b      	add	r3, pc, #172	@ (adr r3, 80046b0 <StartSpiFlash+0xe8>)
 8004602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004606:	e9c4 230e 	strd	r2, r3, [r4, #56]	@ 0x38
		rmc_saved.lcation.longitude = 105.794756;
 800460a:	a32b      	add	r3, pc, #172	@ (adr r3, 80046b8 <StartSpiFlash+0xf0>)
 800460c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004610:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
		rmc_saved.speed = 22.4;
 8004614:	4b30      	ldr	r3, [pc, #192]	@ (80046d8 <StartSpiFlash+0x110>)
 8004616:	62a3      	str	r3, [r4, #40]	@ 0x28
		rmc_saved.course = 30.5;
 8004618:	4b30      	ldr	r3, [pc, #192]	@ (80046dc <StartSpiFlash+0x114>)
 800461a:	62e3      	str	r3, [r4, #44]	@ 0x2c
		rmc_saved.lcation.NS = 'N';
 800461c:	234e      	movs	r3, #78	@ 0x4e
 800461e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
		rmc_saved.tim.min = 0;
 8004622:	e9c4 5500 	strd	r5, r5, [r4]
		rmc_saved.lcation.EW = 'E';
 8004626:	2345      	movs	r3, #69	@ 0x45
		rmc_saved.isValid = 1;
		rmc_saved.date.Day = 0;
		rmc_saved.date.Mon = 0;
 8004628:	e9c4 5504 	strd	r5, r5, [r4, #16]
		rmc_saved.lcation.EW = 'E';
 800462c:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
		rmc_saved.isValid = 1;
 8004630:	2301      	movs	r3, #1
		rmc_saved.tim.sec = 0;
 8004632:	60a5      	str	r5, [r4, #8]
		rmc_saved.isValid = 1;
 8004634:	6323      	str	r3, [r4, #48]	@ 0x30
		rmc_saved.date.Yr = 0;
 8004636:	61a5      	str	r5, [r4, #24]
	}

	for(;;){
		osDelay(500);
		printf("\n\n--------------------------- INSIDE SPI FLASH --------------------------------\n\n");
 8004638:	4f29      	ldr	r7, [pc, #164]	@ (80046e0 <StartSpiFlash+0x118>)
//		uint32_t freeStack2 = osThreadGetStackSpace(SpiFlashHandle);
//		printf("\n\n --------------Thread SPI FLASH %p stack: %04ld bytes remaining----------\n\n", SpiFlashHandle, freeStack2);
		W25_Reset();
		W25_ReadJedecID();
		W25_Reset();
		W25_ReadData(current_addr, flashBufferRMCReceived, 128);
 800463a:	f8df 80b4 	ldr.w	r8, [pc, #180]	@ 80046f0 <StartSpiFlash+0x128>
		osDelay(500);
 800463e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004642:	f003 fc15 	bl	8007e70 <osDelay>
		printf("\n\n--------------------------- INSIDE SPI FLASH --------------------------------\n\n");
 8004646:	4638      	mov	r0, r7
 8004648:	f006 ff0c 	bl	800b464 <puts>
		W25_Reset();
 800464c:	f7ff f9af 	bl	80039ae <W25_Reset>
		W25_ReadJedecID();
 8004650:	f7ff f9da 	bl	8003a08 <W25_ReadJedecID>
		W25_Reset();
 8004654:	f7ff f9ab 	bl	80039ae <W25_Reset>
		W25_ReadData(current_addr, flashBufferRMCReceived, 128);
 8004658:	2280      	movs	r2, #128	@ 0x80
 800465a:	6830      	ldr	r0, [r6, #0]
 800465c:	4641      	mov	r1, r8
 800465e:	f7ff fac7 	bl	8003bf0 <W25_ReadData>
		char spi_flash_data_intro[] = "Flash DATA received: ";
 8004662:	4b20      	ldr	r3, [pc, #128]	@ (80046e4 <StartSpiFlash+0x11c>)
 8004664:	aa16      	add	r2, sp, #88	@ 0x58
 8004666:	f103 0c10 	add.w	ip, r3, #16
 800466a:	4615      	mov	r5, r2
 800466c:	6818      	ldr	r0, [r3, #0]
 800466e:	6859      	ldr	r1, [r3, #4]
 8004670:	4614      	mov	r4, r2
 8004672:	c403      	stmia	r4!, {r0, r1}
 8004674:	3308      	adds	r3, #8
 8004676:	4563      	cmp	r3, ip
 8004678:	4622      	mov	r2, r4
 800467a:	d1f7      	bne.n	800466c <StartSpiFlash+0xa4>
 800467c:	6818      	ldr	r0, [r3, #0]
 800467e:	889b      	ldrh	r3, [r3, #4]
 8004680:	6020      	str	r0, [r4, #0]
 8004682:	80a3      	strh	r3, [r4, #4]
		HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 8004684:	4628      	mov	r0, r5
 8004686:	f7fb fe03 	bl	8000290 <strlen>
 800468a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800468e:	b282      	uxth	r2, r0
 8004690:	4629      	mov	r1, r5
 8004692:	4815      	ldr	r0, [pc, #84]	@ (80046e8 <StartSpiFlash+0x120>)
 8004694:	f003 fa7c 	bl	8007b90 <HAL_UART_Transmit>
		//receiveTaxData();
		receiveRMCDataFromGPS();
 8004698:	f7ff fe90 	bl	80043bc <receiveRMCDataFromGPS>
		printf("\n\n");
 800469c:	4813      	ldr	r0, [pc, #76]	@ (80046ec <StartSpiFlash+0x124>)
 800469e:	f006 fee1 	bl	800b464 <puts>
		osDelay(500);
 80046a2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80046a6:	f003 fbe3 	bl	8007e70 <osDelay>
	for(;;){
 80046aa:	e7c8      	b.n	800463e <StartSpiFlash+0x76>
 80046ac:	f3af 8000 	nop.w
 80046b0:	5eaab042 	.word	0x5eaab042
 80046b4:	4034ff7e 	.word	0x4034ff7e
 80046b8:	48451330 	.word	0x48451330
 80046bc:	405a72dd 	.word	0x405a72dd
 80046c0:	080114de 	.word	0x080114de
 80046c4:	20000378 	.word	0x20000378
 80046c8:	20000008 	.word	0x20000008
 80046cc:	2000000c 	.word	0x2000000c
 80046d0:	08011535 	.word	0x08011535
 80046d4:	08011581 	.word	0x08011581
 80046d8:	41b33333 	.word	0x41b33333
 80046dc:	41f40000 	.word	0x41f40000
 80046e0:	080115a5 	.word	0x080115a5
 80046e4:	080110c0 	.word	0x080110c0
 80046e8:	20001ec0 	.word	0x20001ec0
 80046ec:	08010859 	.word	0x08010859
 80046f0:	20003370 	.word	0x20003370

080046f4 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046f4:	4b0d      	ldr	r3, [pc, #52]	@ (800472c <HAL_MspInit+0x38>)
 80046f6:	699a      	ldr	r2, [r3, #24]
 80046f8:	f042 0201 	orr.w	r2, r2, #1
 80046fc:	619a      	str	r2, [r3, #24]
 80046fe:	699a      	ldr	r2, [r3, #24]
{
 8004700:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004702:	f002 0201 	and.w	r2, r2, #1
 8004706:	9200      	str	r2, [sp, #0]
 8004708:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800470a:	69da      	ldr	r2, [r3, #28]
 800470c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004710:	61da      	str	r2, [r3, #28]
 8004712:	69db      	ldr	r3, [r3, #28]
 8004714:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004718:	9301      	str	r3, [sp, #4]
 800471a:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800471c:	2200      	movs	r2, #0
 800471e:	210f      	movs	r1, #15
 8004720:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004724:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004726:	f001 b8e9 	b.w	80058fc <HAL_NVIC_SetPriority>
 800472a:	bf00      	nop
 800472c:	40021000 	.word	0x40021000

08004730 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004730:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004732:	2214      	movs	r2, #20
{
 8004734:	b08a      	sub	sp, #40	@ 0x28
 8004736:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004738:	2100      	movs	r1, #0
 800473a:	eb0d 0002 	add.w	r0, sp, r2
 800473e:	f006 fff1 	bl	800b724 <memset>
  if(hadc->Instance==ADC2)
 8004742:	682b      	ldr	r3, [r5, #0]
 8004744:	4a3d      	ldr	r2, [pc, #244]	@ (800483c <HAL_ADC_MspInit+0x10c>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d137      	bne.n	80047ba <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800474a:	4b3d      	ldr	r3, [pc, #244]	@ (8004840 <HAL_ADC_MspInit+0x110>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Channel1;
 800474c:	4c3d      	ldr	r4, [pc, #244]	@ (8004844 <HAL_ADC_MspInit+0x114>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 800474e:	695a      	ldr	r2, [r3, #20]
 8004750:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004754:	615a      	str	r2, [r3, #20]
 8004756:	695a      	ldr	r2, [r3, #20]
 8004758:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 800475c:	9201      	str	r2, [sp, #4]
 800475e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004760:	695a      	ldr	r2, [r3, #20]
 8004762:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004766:	615a      	str	r2, [r3, #20]
 8004768:	695b      	ldr	r3, [r3, #20]
 800476a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800476e:	9302      	str	r3, [sp, #8]
 8004770:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004772:	2620      	movs	r6, #32
 8004774:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004776:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800477a:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800477c:	e9cd 6305 	strd	r6, r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004780:	f001 f9e0 	bl	8005b44 <HAL_GPIO_Init>
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004784:	f44f 7280 	mov.w	r2, #256	@ 0x100
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004788:	f8df c0cc 	ldr.w	ip, [pc, #204]	@ 8004858 <HAL_ADC_MspInit+0x128>
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800478c:	f04f 0e80 	mov.w	lr, #128	@ 0x80
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004790:	2300      	movs	r3, #0
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004792:	e9c4 e203 	strd	lr, r2, [r4, #12]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8004796:	4620      	mov	r0, r4
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004798:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800479c:	e9c4 c300 	strd	ip, r3, [r4]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80047a0:	e9c4 2605 	strd	r2, r6, [r4, #20]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80047a4:	60a3      	str	r3, [r4, #8]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80047a6:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80047a8:	f001 f908 	bl	80059bc <HAL_DMA_Init>
 80047ac:	b108      	cbz	r0, 80047b2 <HAL_ADC_MspInit+0x82>
    {
      Error_Handler();
 80047ae:	f7ff f8b6 	bl	800391e <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80047b2:	63ac      	str	r4, [r5, #56]	@ 0x38
 80047b4:	6265      	str	r5, [r4, #36]	@ 0x24
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80047b6:	b00a      	add	sp, #40	@ 0x28
 80047b8:	bd70      	pop	{r4, r5, r6, pc}
  else if(hadc->Instance==ADC3)
 80047ba:	4a23      	ldr	r2, [pc, #140]	@ (8004848 <HAL_ADC_MspInit+0x118>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d1fa      	bne.n	80047b6 <HAL_ADC_MspInit+0x86>
    __HAL_RCC_ADC34_CLK_ENABLE();
 80047c0:	4b1f      	ldr	r3, [pc, #124]	@ (8004840 <HAL_ADC_MspInit+0x110>)
    hdma_adc3.Instance = DMA2_Channel5;
 80047c2:	4c22      	ldr	r4, [pc, #136]	@ (800484c <HAL_ADC_MspInit+0x11c>)
    __HAL_RCC_ADC34_CLK_ENABLE();
 80047c4:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047c6:	4822      	ldr	r0, [pc, #136]	@ (8004850 <HAL_ADC_MspInit+0x120>)
    __HAL_RCC_ADC34_CLK_ENABLE();
 80047c8:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80047cc:	615a      	str	r2, [r3, #20]
 80047ce:	695a      	ldr	r2, [r3, #20]
 80047d0:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 80047d4:	9203      	str	r2, [sp, #12]
 80047d6:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047d8:	695a      	ldr	r2, [r3, #20]
 80047da:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80047de:	615a      	str	r2, [r3, #20]
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047e6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047e8:	2201      	movs	r2, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047ea:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047ec:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047ee:	2303      	movs	r3, #3
 80047f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047f4:	f001 f9a6 	bl	8005b44 <HAL_GPIO_Init>
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80047f8:	2080      	movs	r0, #128	@ 0x80
 80047fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80047fe:	4915      	ldr	r1, [pc, #84]	@ (8004854 <HAL_ADC_MspInit+0x124>)
 8004800:	2300      	movs	r3, #0
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004802:	e9c4 0203 	strd	r0, r2, [r4, #12]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8004806:	f44f 6680 	mov.w	r6, #1024	@ 0x400
 800480a:	2220      	movs	r2, #32
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800480c:	4620      	mov	r0, r4
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800480e:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8004812:	e9c4 6205 	strd	r6, r2, [r4, #20]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8004816:	60a3      	str	r3, [r4, #8]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8004818:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800481a:	f001 f8cf 	bl	80059bc <HAL_DMA_Init>
 800481e:	b108      	cbz	r0, 8004824 <HAL_ADC_MspInit+0xf4>
      Error_Handler();
 8004820:	f7ff f87d 	bl	800391e <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8004824:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC3_IRQn, 5, 0);
 8004826:	2200      	movs	r2, #0
 8004828:	2105      	movs	r1, #5
 800482a:	202f      	movs	r0, #47	@ 0x2f
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 800482c:	6265      	str	r5, [r4, #36]	@ 0x24
    HAL_NVIC_SetPriority(ADC3_IRQn, 5, 0);
 800482e:	f001 f865 	bl	80058fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8004832:	202f      	movs	r0, #47	@ 0x2f
 8004834:	f001 f894 	bl	8005960 <HAL_NVIC_EnableIRQ>
}
 8004838:	e7bd      	b.n	80047b6 <HAL_ADC_MspInit+0x86>
 800483a:	bf00      	nop
 800483c:	50000100 	.word	0x50000100
 8004840:	40021000 	.word	0x40021000
 8004844:	200020c0 	.word	0x200020c0
 8004848:	50000400 	.word	0x50000400
 800484c:	2000207c 	.word	0x2000207c
 8004850:	48000400 	.word	0x48000400
 8004854:	40020458 	.word	0x40020458
 8004858:	40020408 	.word	0x40020408

0800485c <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 800485c:	6802      	ldr	r2, [r0, #0]
 800485e:	4b07      	ldr	r3, [pc, #28]	@ (800487c <HAL_RTC_MspInit+0x20>)
 8004860:	429a      	cmp	r2, r3
 8004862:	d10a      	bne.n	800487a <HAL_RTC_MspInit+0x1e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004864:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004868:	fa92 f2a2 	rbit	r2, r2
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800486c:	4b04      	ldr	r3, [pc, #16]	@ (8004880 <HAL_RTC_MspInit+0x24>)
 800486e:	fab2 f282 	clz	r2, r2
 8004872:	4413      	add	r3, r2
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	2201      	movs	r2, #1
 8004878:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 800487a:	4770      	bx	lr
 800487c:	40002800 	.word	0x40002800
 8004880:	10908100 	.word	0x10908100

08004884 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004884:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004886:	2214      	movs	r2, #20
{
 8004888:	b08a      	sub	sp, #40	@ 0x28
 800488a:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800488c:	2100      	movs	r1, #0
 800488e:	eb0d 0002 	add.w	r0, sp, r2
 8004892:	f006 ff47 	bl	800b724 <memset>
  if(hspi->Instance==SPI1)
 8004896:	6823      	ldr	r3, [r4, #0]
 8004898:	4a1e      	ldr	r2, [pc, #120]	@ (8004914 <HAL_SPI_MspInit+0x90>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d120      	bne.n	80048e0 <HAL_SPI_MspInit+0x5c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800489e:	4b1e      	ldr	r3, [pc, #120]	@ (8004918 <HAL_SPI_MspInit+0x94>)
 80048a0:	699a      	ldr	r2, [r3, #24]
 80048a2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80048a6:	619a      	str	r2, [r3, #24]
 80048a8:	699a      	ldr	r2, [r3, #24]
 80048aa:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80048ae:	9201      	str	r2, [sp, #4]
 80048b0:	9a01      	ldr	r2, [sp, #4]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048b2:	695a      	ldr	r2, [r3, #20]
 80048b4:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80048b8:	615a      	str	r2, [r3, #20]
 80048ba:	695b      	ldr	r3, [r3, #20]
 80048bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048c0:	9302      	str	r3, [sp, #8]
 80048c2:	9b02      	ldr	r3, [sp, #8]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80048c4:	2338      	movs	r3, #56	@ 0x38
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80048c6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048c8:	2302      	movs	r3, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80048ca:	2103      	movs	r1, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048cc:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80048ce:	2305      	movs	r3, #5
 80048d0:	e9cd 1308 	strd	r1, r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048d4:	4811      	ldr	r0, [pc, #68]	@ (800491c <HAL_SPI_MspInit+0x98>)
 80048d6:	a905      	add	r1, sp, #20
 80048d8:	f001 f934 	bl	8005b44 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80048dc:	b00a      	add	sp, #40	@ 0x28
 80048de:	bd10      	pop	{r4, pc}
  else if(hspi->Instance==SPI2)
 80048e0:	4a0f      	ldr	r2, [pc, #60]	@ (8004920 <HAL_SPI_MspInit+0x9c>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d1fa      	bne.n	80048dc <HAL_SPI_MspInit+0x58>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80048e6:	4b0c      	ldr	r3, [pc, #48]	@ (8004918 <HAL_SPI_MspInit+0x94>)
 80048e8:	69da      	ldr	r2, [r3, #28]
 80048ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048ee:	61da      	str	r2, [r3, #28]
 80048f0:	69da      	ldr	r2, [r3, #28]
 80048f2:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80048f6:	9203      	str	r2, [sp, #12]
 80048f8:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048fa:	695a      	ldr	r2, [r3, #20]
 80048fc:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004900:	615a      	str	r2, [r3, #20]
 8004902:	695b      	ldr	r3, [r3, #20]
 8004904:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004908:	9304      	str	r3, [sp, #16]
 800490a:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800490c:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8004910:	e7d9      	b.n	80048c6 <HAL_SPI_MspInit+0x42>
 8004912:	bf00      	nop
 8004914:	40013000 	.word	0x40013000
 8004918:	40021000 	.word	0x40021000
 800491c:	48000400 	.word	0x48000400
 8004920:	40003800 	.word	0x40003800

08004924 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004924:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM3)
 8004926:	4b0e      	ldr	r3, [pc, #56]	@ (8004960 <HAL_TIM_Base_MspInit+0x3c>)
 8004928:	6802      	ldr	r2, [r0, #0]
 800492a:	429a      	cmp	r2, r3
 800492c:	d115      	bne.n	800495a <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800492e:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8004932:	2105      	movs	r1, #5
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004934:	69da      	ldr	r2, [r3, #28]
 8004936:	f042 0202 	orr.w	r2, r2, #2
 800493a:	61da      	str	r2, [r3, #28]
 800493c:	69db      	ldr	r3, [r3, #28]
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8004944:	2200      	movs	r2, #0
 8004946:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004948:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800494a:	f000 ffd7 	bl	80058fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800494e:	201d      	movs	r0, #29

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8004950:	b003      	add	sp, #12
 8004952:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004956:	f001 b803 	b.w	8005960 <HAL_NVIC_EnableIRQ>
}
 800495a:	b003      	add	sp, #12
 800495c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004960:	40000400 	.word	0x40000400

08004964 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004964:	b530      	push	{r4, r5, lr}
 8004966:	4605      	mov	r5, r0
 8004968:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800496a:	2214      	movs	r2, #20
 800496c:	2100      	movs	r1, #0
 800496e:	a807      	add	r0, sp, #28
 8004970:	f006 fed8 	bl	800b724 <memset>
  if(huart->Instance==USART1)
 8004974:	682b      	ldr	r3, [r5, #0]
 8004976:	4a59      	ldr	r2, [pc, #356]	@ (8004adc <HAL_UART_MspInit+0x178>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d14d      	bne.n	8004a18 <HAL_UART_MspInit+0xb4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800497c:	4b58      	ldr	r3, [pc, #352]	@ (8004ae0 <HAL_UART_MspInit+0x17c>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800497e:	4c59      	ldr	r4, [pc, #356]	@ (8004ae4 <HAL_UART_MspInit+0x180>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8004980:	699a      	ldr	r2, [r3, #24]
 8004982:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004986:	619a      	str	r2, [r3, #24]
 8004988:	699a      	ldr	r2, [r3, #24]
 800498a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800498e:	9201      	str	r2, [sp, #4]
 8004990:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004992:	695a      	ldr	r2, [r3, #20]
 8004994:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004998:	615a      	str	r2, [r3, #20]
 800499a:	695b      	ldr	r3, [r3, #20]
 800499c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049a0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049a2:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049a6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049a8:	2302      	movs	r3, #2
 80049aa:	e9cd 2307 	strd	r2, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80049ae:	2103      	movs	r1, #3
 80049b0:	2307      	movs	r3, #7
 80049b2:	e9cd 130a 	strd	r1, r3, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80049ba:	a907      	add	r1, sp, #28
 80049bc:	f001 f8c2 	bl	8005b44 <HAL_GPIO_Init>
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80049c0:	4849      	ldr	r0, [pc, #292]	@ (8004ae8 <HAL_UART_MspInit+0x184>)
 80049c2:	2300      	movs	r3, #0
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80049c4:	2280      	movs	r2, #128	@ 0x80
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80049c6:	e9c4 0300 	strd	r0, r3, [r4]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80049ca:	e9c4 2303 	strd	r2, r3, [r4, #12]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80049ce:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80049d0:	2220      	movs	r2, #32
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80049d2:	e9c4 2306 	strd	r2, r3, [r4, #24]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80049d6:	60a3      	str	r3, [r4, #8]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80049d8:	6163      	str	r3, [r4, #20]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80049da:	f000 ffef 	bl	80059bc <HAL_DMA_Init>
 80049de:	b108      	cbz	r0, 80049e4 <HAL_UART_MspInit+0x80>
    {
      Error_Handler();
 80049e0:	f7fe ff9d 	bl	800391e <Error_Handler>

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80049e4:	f8df e124 	ldr.w	lr, [pc, #292]	@ 8004b0c <HAL_UART_MspInit+0x1a8>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80049e8:	676c      	str	r4, [r5, #116]	@ 0x74
 80049ea:	6265      	str	r5, [r4, #36]	@ 0x24
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80049ec:	4c3f      	ldr	r4, [pc, #252]	@ (8004aec <HAL_UART_MspInit+0x188>)
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80049ee:	2310      	movs	r3, #16
 80049f0:	e9c4 e300 	strd	lr, r3, [r4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80049f4:	2280      	movs	r2, #128	@ 0x80
 80049f6:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80049f8:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80049fa:	e9c4 3202 	strd	r3, r2, [r4, #8]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80049fe:	e9c4 3304 	strd	r3, r3, [r4, #16]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004a02:	e9c4 3306 	strd	r3, r3, [r4, #24]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004a06:	f000 ffd9 	bl	80059bc <HAL_DMA_Init>
 8004a0a:	b108      	cbz	r0, 8004a10 <HAL_UART_MspInit+0xac>
    {
      Error_Handler();
 8004a0c:	f7fe ff87 	bl	800391e <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004a10:	672c      	str	r4, [r5, #112]	@ 0x70
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8004a12:	6265      	str	r5, [r4, #36]	@ 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004a14:	b00d      	add	sp, #52	@ 0x34
 8004a16:	bd30      	pop	{r4, r5, pc}
  else if(huart->Instance==USART2)
 8004a18:	4a35      	ldr	r2, [pc, #212]	@ (8004af0 <HAL_UART_MspInit+0x18c>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d137      	bne.n	8004a8e <HAL_UART_MspInit+0x12a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004a1e:	4b30      	ldr	r3, [pc, #192]	@ (8004ae0 <HAL_UART_MspInit+0x17c>)
 8004a20:	69da      	ldr	r2, [r3, #28]
 8004a22:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004a26:	61da      	str	r2, [r3, #28]
 8004a28:	69da      	ldr	r2, [r3, #28]
 8004a2a:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8004a2e:	9203      	str	r2, [sp, #12]
 8004a30:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a32:	695a      	ldr	r2, [r3, #20]
 8004a34:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004a38:	615a      	str	r2, [r3, #20]
 8004a3a:	695b      	ldr	r3, [r3, #20]
 8004a3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a40:	9304      	str	r3, [sp, #16]
 8004a42:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a44:	240c      	movs	r4, #12
 8004a46:	2302      	movs	r3, #2
 8004a48:	e9cd 4307 	strd	r4, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004a4c:	f04f 0c03 	mov.w	ip, #3
 8004a50:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a52:	a907      	add	r1, sp, #28
 8004a54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004a58:	e9cd c30a 	strd	ip, r3, [sp, #40]	@ 0x28
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8004a5c:	4c25      	ldr	r4, [pc, #148]	@ (8004af4 <HAL_UART_MspInit+0x190>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a5e:	f001 f871 	bl	8005b44 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8004a62:	4b25      	ldr	r3, [pc, #148]	@ (8004af8 <HAL_UART_MspInit+0x194>)
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8004a64:	6023      	str	r3, [r4, #0]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004a66:	2280      	movs	r2, #128	@ 0x80
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a68:	2300      	movs	r3, #0
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a6a:	e9c4 2303 	strd	r2, r3, [r4, #12]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a6e:	e9c4 3301 	strd	r3, r3, [r4, #4]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a72:	6163      	str	r3, [r4, #20]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004a74:	2220      	movs	r2, #32
 8004a76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a7a:	e9c4 2306 	strd	r2, r3, [r4, #24]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004a7e:	4620      	mov	r0, r4
 8004a80:	f000 ff9c 	bl	80059bc <HAL_DMA_Init>
 8004a84:	b108      	cbz	r0, 8004a8a <HAL_UART_MspInit+0x126>
      Error_Handler();
 8004a86:	f7fe ff4a 	bl	800391e <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8004a8a:	676c      	str	r4, [r5, #116]	@ 0x74
 8004a8c:	e7c1      	b.n	8004a12 <HAL_UART_MspInit+0xae>
  else if(huart->Instance==USART3)
 8004a8e:	4a1b      	ldr	r2, [pc, #108]	@ (8004afc <HAL_UART_MspInit+0x198>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d1bf      	bne.n	8004a14 <HAL_UART_MspInit+0xb0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004a94:	4b12      	ldr	r3, [pc, #72]	@ (8004ae0 <HAL_UART_MspInit+0x17c>)
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8004a96:	4c1a      	ldr	r4, [pc, #104]	@ (8004b00 <HAL_UART_MspInit+0x19c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8004a98:	69da      	ldr	r2, [r3, #28]
 8004a9a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004a9e:	61da      	str	r2, [r3, #28]
 8004aa0:	69da      	ldr	r2, [r3, #28]
 8004aa2:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 8004aa6:	9205      	str	r2, [sp, #20]
 8004aa8:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004aaa:	695a      	ldr	r2, [r3, #20]
 8004aac:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004ab0:	615a      	str	r2, [r3, #20]
 8004ab2:	695b      	ldr	r3, [r3, #20]
 8004ab4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ab8:	9306      	str	r3, [sp, #24]
 8004aba:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004abc:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8004ac0:	2302      	movs	r3, #2
 8004ac2:	e9cd 1307 	strd	r1, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004ac6:	2003      	movs	r0, #3
 8004ac8:	2307      	movs	r3, #7
 8004aca:	e9cd 030a 	strd	r0, r3, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ace:	a907      	add	r1, sp, #28
 8004ad0:	480c      	ldr	r0, [pc, #48]	@ (8004b04 <HAL_UART_MspInit+0x1a0>)
 8004ad2:	f001 f837 	bl	8005b44 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8004ad6:	4b0c      	ldr	r3, [pc, #48]	@ (8004b08 <HAL_UART_MspInit+0x1a4>)
 8004ad8:	e7c4      	b.n	8004a64 <HAL_UART_MspInit+0x100>
 8004ada:	bf00      	nop
 8004adc:	40013800 	.word	0x40013800
 8004ae0:	40021000 	.word	0x40021000
 8004ae4:	20001d6c 	.word	0x20001d6c
 8004ae8:	40020058 	.word	0x40020058
 8004aec:	20001d28 	.word	0x20001d28
 8004af0:	40004400 	.word	0x40004400
 8004af4:	20001ce4 	.word	0x20001ce4
 8004af8:	4002006c 	.word	0x4002006c
 8004afc:	40004800 	.word	0x40004800
 8004b00:	20001ca0 	.word	0x20001ca0
 8004b04:	48000400 	.word	0x48000400
 8004b08:	40020030 	.word	0x40020030
 8004b0c:	40020044 	.word	0x40020044

08004b10 <HAL_InitTick>:
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8004b10:	4b21      	ldr	r3, [pc, #132]	@ (8004b98 <HAL_InitTick+0x88>)
{
 8004b12:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_TIM2_CLK_ENABLE();
 8004b14:	69da      	ldr	r2, [r3, #28]
 8004b16:	f042 0201 	orr.w	r2, r2, #1
 8004b1a:	61da      	str	r2, [r3, #28]
 8004b1c:	69db      	ldr	r3, [r3, #28]
{
 8004b1e:	b088      	sub	sp, #32
  __HAL_RCC_TIM2_CLK_ENABLE();
 8004b20:	f003 0301 	and.w	r3, r3, #1
 8004b24:	9302      	str	r3, [sp, #8]
{
 8004b26:	4605      	mov	r5, r0
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004b28:	a901      	add	r1, sp, #4
 8004b2a:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM2_CLK_ENABLE();
 8004b2c:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004b2e:	f001 fc33 	bl	8006398 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004b32:	9b06      	ldr	r3, [sp, #24]
 8004b34:	bb53      	cbnz	r3, 8004b8c <HAL_InitTick+0x7c>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004b36:	f001 fbff 	bl	8006338 <HAL_RCC_GetPCLK1Freq>

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8004b3a:	4e18      	ldr	r6, [pc, #96]	@ (8004b9c <HAL_InitTick+0x8c>)
 8004b3c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004b40:	6033      	str	r3, [r6, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8004b42:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8004b46:	60f3      	str	r3, [r6, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004b48:	4b15      	ldr	r3, [pc, #84]	@ (8004ba0 <HAL_InitTick+0x90>)
 8004b4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b4e:	3b01      	subs	r3, #1
  htim2.Init.Prescaler = uwPrescalerValue;
 8004b50:	6073      	str	r3, [r6, #4]
  htim2.Init.ClockDivision = 0;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim2);
 8004b52:	4630      	mov	r0, r6
  htim2.Init.ClockDivision = 0;
 8004b54:	2300      	movs	r3, #0
 8004b56:	6133      	str	r3, [r6, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b58:	60b3      	str	r3, [r6, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b5a:	61b3      	str	r3, [r6, #24]
  status = HAL_TIM_Base_Init(&htim2);
 8004b5c:	f002 fc6a 	bl	8007434 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8004b60:	4604      	mov	r4, r0
 8004b62:	b980      	cbnz	r0, 8004b86 <HAL_InitTick+0x76>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8004b64:	4630      	mov	r0, r6
 8004b66:	f002 fb27 	bl	80071b8 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 8004b6a:	4604      	mov	r4, r0
 8004b6c:	b958      	cbnz	r0, 8004b86 <HAL_InitTick+0x76>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004b6e:	201c      	movs	r0, #28
 8004b70:	f000 fef6 	bl	8005960 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004b74:	2d0f      	cmp	r5, #15
 8004b76:	d80d      	bhi.n	8004b94 <HAL_InitTick+0x84>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8004b78:	4622      	mov	r2, r4
 8004b7a:	4629      	mov	r1, r5
 8004b7c:	201c      	movs	r0, #28
 8004b7e:	f000 febd 	bl	80058fc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004b82:	4b08      	ldr	r3, [pc, #32]	@ (8004ba4 <HAL_InitTick+0x94>)
 8004b84:	601d      	str	r5, [r3, #0]
    }
  }

 /* Return function status */
  return status;
}
 8004b86:	4620      	mov	r0, r4
 8004b88:	b008      	add	sp, #32
 8004b8a:	bd70      	pop	{r4, r5, r6, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004b8c:	f001 fbd4 	bl	8006338 <HAL_RCC_GetPCLK1Freq>
 8004b90:	0040      	lsls	r0, r0, #1
 8004b92:	e7d2      	b.n	8004b3a <HAL_InitTick+0x2a>
        status = HAL_ERROR;
 8004b94:	2401      	movs	r4, #1
 8004b96:	e7f6      	b.n	8004b86 <HAL_InitTick+0x76>
 8004b98:	40021000 	.word	0x40021000
 8004b9c:	200033fc 	.word	0x200033fc
 8004ba0:	000f4240 	.word	0x000f4240
 8004ba4:	2000001c 	.word	0x2000001c

08004ba8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004ba8:	e7fe      	b.n	8004ba8 <NMI_Handler>

08004baa <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004baa:	e7fe      	b.n	8004baa <HardFault_Handler>

08004bac <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004bac:	e7fe      	b.n	8004bac <MemManage_Handler>

08004bae <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004bae:	e7fe      	b.n	8004bae <BusFault_Handler>

08004bb0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004bb0:	e7fe      	b.n	8004bb0 <UsageFault_Handler>

08004bb2 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004bb2:	4770      	bx	lr

08004bb4 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004bb4:	4801      	ldr	r0, [pc, #4]	@ (8004bbc <DMA1_Channel3_IRQHandler+0x8>)
 8004bb6:	f000 bf7d 	b.w	8005ab4 <HAL_DMA_IRQHandler>
 8004bba:	bf00      	nop
 8004bbc:	20001ca0 	.word	0x20001ca0

08004bc0 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004bc0:	4801      	ldr	r0, [pc, #4]	@ (8004bc8 <DMA1_Channel4_IRQHandler+0x8>)
 8004bc2:	f000 bf77 	b.w	8005ab4 <HAL_DMA_IRQHandler>
 8004bc6:	bf00      	nop
 8004bc8:	20001d28 	.word	0x20001d28

08004bcc <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004bcc:	4801      	ldr	r0, [pc, #4]	@ (8004bd4 <DMA1_Channel5_IRQHandler+0x8>)
 8004bce:	f000 bf71 	b.w	8005ab4 <HAL_DMA_IRQHandler>
 8004bd2:	bf00      	nop
 8004bd4:	20001d6c 	.word	0x20001d6c

08004bd8 <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004bd8:	4801      	ldr	r0, [pc, #4]	@ (8004be0 <DMA1_Channel6_IRQHandler+0x8>)
 8004bda:	f000 bf6b 	b.w	8005ab4 <HAL_DMA_IRQHandler>
 8004bde:	bf00      	nop
 8004be0:	20001ce4 	.word	0x20001ce4

08004be4 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004be4:	4801      	ldr	r0, [pc, #4]	@ (8004bec <TIM2_IRQHandler+0x8>)
 8004be6:	f002 bb21 	b.w	800722c <HAL_TIM_IRQHandler>
 8004bea:	bf00      	nop
 8004bec:	200033fc 	.word	0x200033fc

08004bf0 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004bf0:	4801      	ldr	r0, [pc, #4]	@ (8004bf8 <TIM3_IRQHandler+0x8>)
 8004bf2:	f002 bb1b 	b.w	800722c <HAL_TIM_IRQHandler>
 8004bf6:	bf00      	nop
 8004bf8:	20001f48 	.word	0x20001f48

08004bfc <ADC3_IRQHandler>:
void ADC3_IRQHandler(void)
{
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8004bfc:	4801      	ldr	r0, [pc, #4]	@ (8004c04 <ADC3_IRQHandler+0x8>)
 8004bfe:	f000 ba81 	b.w	8005104 <HAL_ADC_IRQHandler>
 8004c02:	bf00      	nop
 8004c04:	20002104 	.word	0x20002104

08004c08 <DMA2_Channel1_IRQHandler>:
void DMA2_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8004c08:	4801      	ldr	r0, [pc, #4]	@ (8004c10 <DMA2_Channel1_IRQHandler+0x8>)
 8004c0a:	f000 bf53 	b.w	8005ab4 <HAL_DMA_IRQHandler>
 8004c0e:	bf00      	nop
 8004c10:	200020c0 	.word	0x200020c0

08004c14 <DMA2_Channel5_IRQHandler>:
void DMA2_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8004c14:	4801      	ldr	r0, [pc, #4]	@ (8004c1c <DMA2_Channel5_IRQHandler+0x8>)
 8004c16:	f000 bf4d 	b.w	8005ab4 <HAL_DMA_IRQHandler>
 8004c1a:	bf00      	nop
 8004c1c:	2000207c 	.word	0x2000207c

08004c20 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8004c20:	2001      	movs	r0, #1
 8004c22:	4770      	bx	lr

08004c24 <_kill>:

int _kill(int pid, int sig)
{
 8004c24:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004c26:	f007 fbf5 	bl	800c414 <__errno>
 8004c2a:	2316      	movs	r3, #22
 8004c2c:	6003      	str	r3, [r0, #0]
  return -1;
}
 8004c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8004c32:	bd08      	pop	{r3, pc}

08004c34 <_exit>:

void _exit (int status)
{
 8004c34:	b508      	push	{r3, lr}
  errno = EINVAL;
 8004c36:	f007 fbed 	bl	800c414 <__errno>
 8004c3a:	2316      	movs	r3, #22
 8004c3c:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8004c3e:	e7fe      	b.n	8004c3e <_exit+0xa>

08004c40 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004c40:	b570      	push	{r4, r5, r6, lr}
 8004c42:	460d      	mov	r5, r1
 8004c44:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c46:	460e      	mov	r6, r1
 8004c48:	1b73      	subs	r3, r6, r5
 8004c4a:	429c      	cmp	r4, r3
 8004c4c:	dc01      	bgt.n	8004c52 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8004c4e:	4620      	mov	r0, r4
 8004c50:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8004c52:	f3af 8000 	nop.w
 8004c56:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c5a:	e7f5      	b.n	8004c48 <_read+0x8>

08004c5c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004c5c:	b570      	push	{r4, r5, r6, lr}
 8004c5e:	460d      	mov	r5, r1
 8004c60:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c62:	460e      	mov	r6, r1
 8004c64:	1b73      	subs	r3, r6, r5
 8004c66:	429c      	cmp	r4, r3
 8004c68:	dc01      	bgt.n	8004c6e <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8004c6a:	4620      	mov	r0, r4
 8004c6c:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8004c6e:	f816 0b01 	ldrb.w	r0, [r6], #1
 8004c72:	f7fe fb1b 	bl	80032ac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c76:	e7f5      	b.n	8004c64 <_write+0x8>

08004c78 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8004c78:	f04f 30ff 	mov.w	r0, #4294967295
 8004c7c:	4770      	bx	lr

08004c7e <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8004c7e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004c82:	604b      	str	r3, [r1, #4]
  return 0;
}
 8004c84:	2000      	movs	r0, #0
 8004c86:	4770      	bx	lr

08004c88 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8004c88:	2001      	movs	r0, #1
 8004c8a:	4770      	bx	lr

08004c8c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8004c8c:	2000      	movs	r0, #0
 8004c8e:	4770      	bx	lr

08004c90 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004c90:	4a0b      	ldr	r2, [pc, #44]	@ (8004cc0 <_sbrk+0x30>)
 8004c92:	6811      	ldr	r1, [r2, #0]
{
 8004c94:	b510      	push	{r4, lr}
 8004c96:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8004c98:	b909      	cbnz	r1, 8004c9e <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8004c9a:	490a      	ldr	r1, [pc, #40]	@ (8004cc4 <_sbrk+0x34>)
 8004c9c:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004c9e:	6810      	ldr	r0, [r2, #0]
 8004ca0:	4909      	ldr	r1, [pc, #36]	@ (8004cc8 <_sbrk+0x38>)
 8004ca2:	4c0a      	ldr	r4, [pc, #40]	@ (8004ccc <_sbrk+0x3c>)
 8004ca4:	4403      	add	r3, r0
 8004ca6:	1b09      	subs	r1, r1, r4
 8004ca8:	428b      	cmp	r3, r1
 8004caa:	d906      	bls.n	8004cba <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8004cac:	f007 fbb2 	bl	800c414 <__errno>
 8004cb0:	230c      	movs	r3, #12
 8004cb2:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8004cb4:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8004cb8:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8004cba:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8004cbc:	e7fc      	b.n	8004cb8 <_sbrk+0x28>
 8004cbe:	bf00      	nop
 8004cc0:	2000344c 	.word	0x2000344c
 8004cc4:	20008558 	.word	0x20008558
 8004cc8:	2000a000 	.word	0x2000a000
 8004ccc:	00000400 	.word	0x00000400

08004cd0 <Uint32ToHex>:

uint32_t current_addr_debug = DEBUG_START_ADDRESS;
uint8_t output_debug_buffer[512] = {0};


void Uint32ToHex(uint32_t value, char *output, uint8_t width) {
 8004cd0:	b530      	push	{r4, r5, lr}
 8004cd2:	1e54      	subs	r4, r2, #1
 8004cd4:	1e4d      	subs	r5, r1, #1
 8004cd6:	00a4      	lsls	r4, r4, #2
    for (int i = 0; i < width; i++) {
 8004cd8:	1d23      	adds	r3, r4, #4
 8004cda:	d102      	bne.n	8004ce2 <Uint32ToHex+0x12>
        uint8_t nibble = (value >> (4 * (width - 1 - i))) & 0xF; // Extract each nibble
        output[i] = (nibble < 10) ? ('0' + nibble) : ('A' + nibble - 10); // Convert to hex char
    }
    output[width] = '\0'; // Null-terminate
 8004cdc:	2300      	movs	r3, #0
 8004cde:	548b      	strb	r3, [r1, r2]
}
 8004ce0:	bd30      	pop	{r4, r5, pc}
        uint8_t nibble = (value >> (4 * (width - 1 - i))) & 0xF; // Extract each nibble
 8004ce2:	fa20 f304 	lsr.w	r3, r0, r4
 8004ce6:	f003 030f 	and.w	r3, r3, #15
        output[i] = (nibble < 10) ? ('0' + nibble) : ('A' + nibble - 10); // Convert to hex char
 8004cea:	2b09      	cmp	r3, #9
 8004cec:	bf94      	ite	ls
 8004cee:	3330      	addls	r3, #48	@ 0x30
 8004cf0:	3337      	addhi	r3, #55	@ 0x37
 8004cf2:	f805 3f01 	strb.w	r3, [r5, #1]!
    for (int i = 0; i < width; i++) {
 8004cf6:	3c04      	subs	r4, #4
 8004cf8:	e7ee      	b.n	8004cd8 <Uint32ToHex+0x8>
	...

08004cfc <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004cfc:	4a03      	ldr	r2, [pc, #12]	@ (8004d0c <SystemInit+0x10>)
 8004cfe:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004d02:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004d06:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004d0a:	4770      	bx	lr
 8004d0c:	e000ed00 	.word	0xe000ed00

08004d10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004d10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004d48 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8004d14:	f7ff fff2 	bl	8004cfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004d18:	480c      	ldr	r0, [pc, #48]	@ (8004d4c <LoopForever+0x6>)
  ldr r1, =_edata
 8004d1a:	490d      	ldr	r1, [pc, #52]	@ (8004d50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004d1c:	4a0d      	ldr	r2, [pc, #52]	@ (8004d54 <LoopForever+0xe>)
  movs r3, #0
 8004d1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004d20:	e002      	b.n	8004d28 <LoopCopyDataInit>

08004d22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004d22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004d24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004d26:	3304      	adds	r3, #4

08004d28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004d28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004d2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004d2c:	d3f9      	bcc.n	8004d22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004d2e:	4a0a      	ldr	r2, [pc, #40]	@ (8004d58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004d30:	4c0a      	ldr	r4, [pc, #40]	@ (8004d5c <LoopForever+0x16>)
  movs r3, #0
 8004d32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004d34:	e001      	b.n	8004d3a <LoopFillZerobss>

08004d36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004d36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004d38:	3204      	adds	r2, #4

08004d3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004d3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004d3c:	d3fb      	bcc.n	8004d36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004d3e:	f007 fb6f 	bl	800c420 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004d42:	f7fe fb85 	bl	8003450 <main>

08004d46 <LoopForever>:

LoopForever:
    b LoopForever
 8004d46:	e7fe      	b.n	8004d46 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004d48:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8004d4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004d50:	20000250 	.word	0x20000250
  ldr r2, =_sidata
 8004d54:	08011b90 	.word	0x08011b90
  ldr r2, =_sbss
 8004d58:	20000250 	.word	0x20000250
  ldr r4, =_ebss
 8004d5c:	20008558 	.word	0x20008558

08004d60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004d60:	e7fe      	b.n	8004d60 <ADC1_2_IRQHandler>

08004d62 <__cxa_guard_abort.part.0>:

/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
 8004d62:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
 8004d64:	b672      	cpsid	i
{
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004d66:	f7fe fdda 	bl	800391e <Error_Handler>
 8004d6a:	e7fe      	b.n	8004d6a <__cxa_guard_abort.part.0+0x8>

08004d6c <stm32_lock_acquire>:
{
 8004d6c:	b508      	push	{r3, lr}
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8004d6e:	7a03      	ldrb	r3, [r0, #8]
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d903      	bls.n	8004d7c <stm32_lock_acquire+0x10>
 8004d74:	b672      	cpsid	i
 8004d76:	f7fe fdd2 	bl	800391e <Error_Handler>
 8004d7a:	e7fe      	b.n	8004d7a <stm32_lock_acquire+0xe>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 8004d7c:	1c5a      	adds	r2, r3, #1
 8004d7e:	7202      	strb	r2, [r0, #8]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004d80:	f3ef 8211 	mrs	r2, BASEPRI
 8004d84:	f04f 0150 	mov.w	r1, #80	@ 0x50
 8004d88:	f381 8811 	msr	BASEPRI, r1
 8004d8c:	f3bf 8f6f 	isb	sy
 8004d90:	f3bf 8f4f 	dsb	sy
 8004d94:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8004d98:	bd08      	pop	{r3, pc}

08004d9a <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8004d9a:	b508      	push	{r3, lr}
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
  lock->nesting_level--;
 8004d9c:	7a03      	ldrb	r3, [r0, #8]
 8004d9e:	3b01      	subs	r3, #1
 8004da0:	b2db      	uxtb	r3, r3
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8004da2:	2b01      	cmp	r3, #1
  lock->nesting_level--;
 8004da4:	7203      	strb	r3, [r0, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8004da6:	d903      	bls.n	8004db0 <stm32_lock_release+0x16>
 8004da8:	b672      	cpsid	i
 8004daa:	f7fe fdb8 	bl	800391e <Error_Handler>
 8004dae:	e7fe      	b.n	8004dae <stm32_lock_release+0x14>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004db0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004db4:	f383 8811 	msr	BASEPRI, r3
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
}
 8004db8:	bd08      	pop	{r3, pc}

08004dba <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8004dba:	b510      	push	{r4, lr}
  if (lock == NULL)
 8004dbc:	4604      	mov	r4, r0
 8004dbe:	b920      	cbnz	r0, 8004dca <__retarget_lock_init_recursive+0x10>
  {
    errno = EINVAL;
 8004dc0:	f007 fb28 	bl	800c414 <__errno>
 8004dc4:	2316      	movs	r3, #22
 8004dc6:	6003      	str	r3, [r0, #0]
    return;
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
}
 8004dc8:	bd10      	pop	{r4, pc}
  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 8004dca:	200c      	movs	r0, #12
 8004dcc:	f004 fc52 	bl	8009674 <malloc>
 8004dd0:	6020      	str	r0, [r4, #0]
  if (*lock != NULL)
 8004dd2:	b120      	cbz	r0, 8004dde <__retarget_lock_init_recursive+0x24>
    lock->basepri[i] = 0;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	e9c0 3300 	strd	r3, r3, [r0]
  lock->nesting_level = 0;
 8004dda:	7203      	strb	r3, [r0, #8]
}
 8004ddc:	e7f4      	b.n	8004dc8 <__retarget_lock_init_recursive+0xe>
 8004dde:	f7ff ffc0 	bl	8004d62 <__cxa_guard_abort.part.0>

08004de2 <__retarget_lock_acquire>:
/**
  * @brief Acquire lock
  * @param lock The lock
  */
void __retarget_lock_acquire(_LOCK_T lock)
{
 8004de2:	b508      	push	{r3, lr}
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004de4:	b908      	cbnz	r0, 8004dea <__retarget_lock_acquire+0x8>
 8004de6:	f7ff ffbc 	bl	8004d62 <__cxa_guard_abort.part.0>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
}
 8004dea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8004dee:	f7ff bfbd 	b.w	8004d6c <stm32_lock_acquire>

08004df2 <__retarget_lock_acquire_recursive>:
#define __lock_close(lock) __retarget_lock_close(lock)
extern void __retarget_lock_close_recursive(_LOCK_T lock);
#define __lock_close_recursive(lock) __retarget_lock_close_recursive(lock)
extern void __retarget_lock_acquire(_LOCK_T lock);
#define __lock_acquire(lock) __retarget_lock_acquire(lock)
extern void __retarget_lock_acquire_recursive(_LOCK_T lock);
 8004df2:	f7ff bff6 	b.w	8004de2 <__retarget_lock_acquire>

08004df6 <__retarget_lock_release>:
/**
  * @brief Release lock
  * @param lock The lock
  */
void __retarget_lock_release(_LOCK_T lock)
{
 8004df6:	b508      	push	{r3, lr}
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004df8:	b918      	cbnz	r0, 8004e02 <__retarget_lock_release+0xc>
 8004dfa:	b672      	cpsid	i
 8004dfc:	f7fe fd8f 	bl	800391e <Error_Handler>
 8004e00:	e7fe      	b.n	8004e00 <__retarget_lock_release+0xa>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
}
 8004e02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8004e06:	f7ff bfc8 	b.w	8004d9a <stm32_lock_release>

08004e0a <__retarget_lock_release_recursive>:
extern int __retarget_lock_try_acquire_recursive(_LOCK_T lock);
#define __lock_try_acquire_recursive(lock) \
  __retarget_lock_try_acquire_recursive(lock)
extern void __retarget_lock_release(_LOCK_T lock);
#define __lock_release(lock) __retarget_lock_release(lock)
extern void __retarget_lock_release_recursive(_LOCK_T lock);
 8004e0a:	f7ff bff4 	b.w	8004df6 <__retarget_lock_release>
	...

08004e10 <HAL_Init>:
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004e10:	4a07      	ldr	r2, [pc, #28]	@ (8004e30 <HAL_Init+0x20>)
{
 8004e12:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004e14:	6813      	ldr	r3, [r2, #0]
 8004e16:	f043 0310 	orr.w	r3, r3, #16
 8004e1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e1c:	2003      	movs	r0, #3
 8004e1e:	f000 fd5b 	bl	80058d8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004e22:	200f      	movs	r0, #15
 8004e24:	f7ff fe74 	bl	8004b10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004e28:	f7ff fc64 	bl	80046f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8004e2c:	2000      	movs	r0, #0
 8004e2e:	bd08      	pop	{r3, pc}
 8004e30:	40022000 	.word	0x40022000

08004e34 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004e34:	4a03      	ldr	r2, [pc, #12]	@ (8004e44 <HAL_IncTick+0x10>)
 8004e36:	4b04      	ldr	r3, [pc, #16]	@ (8004e48 <HAL_IncTick+0x14>)
 8004e38:	6811      	ldr	r1, [r2, #0]
 8004e3a:	781b      	ldrb	r3, [r3, #0]
 8004e3c:	440b      	add	r3, r1
 8004e3e:	6013      	str	r3, [r2, #0]
}
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	20003480 	.word	0x20003480
 8004e48:	20000018 	.word	0x20000018

08004e4c <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8004e4c:	4b01      	ldr	r3, [pc, #4]	@ (8004e54 <HAL_GetTick+0x8>)
 8004e4e:	6818      	ldr	r0, [r3, #0]
}
 8004e50:	4770      	bx	lr
 8004e52:	bf00      	nop
 8004e54:	20003480 	.word	0x20003480

08004e58 <HAL_ADC_ConvCpltCallback>:
/**
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
 8004e58:	4770      	bx	lr

08004e5a <HAL_ADC_LevelOutOfWindowCallback>:
/**
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
 8004e5a:	4770      	bx	lr

08004e5c <HAL_ADC_ErrorCallback>:
  * @brief  ADC error callback in non blocking mode
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8004e5c:	4770      	bx	lr

08004e5e <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8004e5e:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004e60:	6803      	ldr	r3, [r0, #0]
 8004e62:	689a      	ldr	r2, [r3, #8]
 8004e64:	f002 0203 	and.w	r2, r2, #3
 8004e68:	2a01      	cmp	r2, #1
{
 8004e6a:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004e6c:	d001      	beq.n	8004e72 <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004e6e:	2000      	movs	r0, #0
}
 8004e70:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	07d1      	lsls	r1, r2, #31
 8004e76:	d5fa      	bpl.n	8004e6e <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8004e78:	689a      	ldr	r2, [r3, #8]
 8004e7a:	f002 020d 	and.w	r2, r2, #13
 8004e7e:	2a01      	cmp	r2, #1
 8004e80:	d115      	bne.n	8004eae <ADC_Disable+0x50>
      __HAL_ADC_DISABLE(hadc);
 8004e82:	689a      	ldr	r2, [r3, #8]
 8004e84:	f042 0202 	orr.w	r2, r2, #2
 8004e88:	609a      	str	r2, [r3, #8]
 8004e8a:	2203      	movs	r2, #3
 8004e8c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8004e8e:	f7ff ffdd 	bl	8004e4c <HAL_GetTick>
 8004e92:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004e94:	6823      	ldr	r3, [r4, #0]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	07db      	lsls	r3, r3, #31
 8004e9a:	d5e8      	bpl.n	8004e6e <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004e9c:	f7ff ffd6 	bl	8004e4c <HAL_GetTick>
 8004ea0:	1b40      	subs	r0, r0, r5
 8004ea2:	2802      	cmp	r0, #2
 8004ea4:	d9f6      	bls.n	8004e94 <ADC_Disable+0x36>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004ea6:	6823      	ldr	r3, [r4, #0]
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	07da      	lsls	r2, r3, #31
 8004eac:	d5f2      	bpl.n	8004e94 <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004eae:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004eb0:	f043 0310 	orr.w	r3, r3, #16
 8004eb4:	6423      	str	r3, [r4, #64]	@ 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004eb6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004eb8:	f043 0301 	orr.w	r3, r3, #1
 8004ebc:	6463      	str	r3, [r4, #68]	@ 0x44
      return HAL_ERROR;
 8004ebe:	2001      	movs	r0, #1
 8004ec0:	e7d6      	b.n	8004e70 <ADC_Disable+0x12>
	...

08004ec4 <HAL_ADC_Init>:
{
 8004ec4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wait_loop_index = 0U;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8004eca:	4604      	mov	r4, r0
 8004ecc:	2800      	cmp	r0, #0
 8004ece:	f000 8103 	beq.w	80050d8 <HAL_ADC_Init+0x214>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004ed2:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8004ed4:	06d5      	lsls	r5, r2, #27
 8004ed6:	d46a      	bmi.n	8004fae <HAL_ADC_Init+0xea>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8004ed8:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d035      	beq.n	8004f4a <HAL_ADC_Init+0x86>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ede:	2000      	movs	r0, #0
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8004ee0:	6823      	ldr	r3, [r4, #0]
 8004ee2:	689a      	ldr	r2, [r3, #8]
 8004ee4:	00d2      	lsls	r2, r2, #3
 8004ee6:	d502      	bpl.n	8004eee <HAL_ADC_Init+0x2a>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8004ee8:	689b      	ldr	r3, [r3, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8004eea:	009d      	lsls	r5, r3, #2
 8004eec:	d50a      	bpl.n	8004f04 <HAL_ADC_Init+0x40>
      ADC_STATE_CLR_SET(hadc->State,
 8004eee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004ef0:	f023 0312 	bic.w	r3, r3, #18
 8004ef4:	f043 0310 	orr.w	r3, r3, #16
 8004ef8:	6423      	str	r3, [r4, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004efa:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004efc:	f043 0301 	orr.w	r3, r3, #1
 8004f00:	6463      	str	r3, [r4, #68]	@ 0x44
      tmp_hal_status = HAL_ERROR;
 8004f02:	2001      	movs	r0, #1
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004f04:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004f06:	06d9      	lsls	r1, r3, #27
 8004f08:	f100 80e0 	bmi.w	80050cc <HAL_ADC_Init+0x208>
 8004f0c:	2800      	cmp	r0, #0
 8004f0e:	f040 80dd 	bne.w	80050cc <HAL_ADC_Init+0x208>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8004f12:	6823      	ldr	r3, [r4, #0]
 8004f14:	689a      	ldr	r2, [r3, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8004f16:	0752      	lsls	r2, r2, #29
 8004f18:	f100 80d8 	bmi.w	80050cc <HAL_ADC_Init+0x208>
    ADC_STATE_CLR_SET(hadc->State,
 8004f1c:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004f1e:	f422 7281 	bic.w	r2, r2, #258	@ 0x102
 8004f22:	f042 0202 	orr.w	r2, r2, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004f26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 8004f2a:	6422      	str	r2, [r4, #64]	@ 0x40
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004f2c:	4a6b      	ldr	r2, [pc, #428]	@ (80050dc <HAL_ADC_Init+0x218>)
 8004f2e:	d042      	beq.n	8004fb6 <HAL_ADC_Init+0xf2>
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d03e      	beq.n	8004fb2 <HAL_ADC_Init+0xee>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004f34:	f502 7240 	add.w	r2, r2, #768	@ 0x300
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	4969      	ldr	r1, [pc, #420]	@ (80050e0 <HAL_ADC_Init+0x21c>)
 8004f3c:	f000 80b3 	beq.w	80050a6 <HAL_ADC_Init+0x1e2>
 8004f40:	428b      	cmp	r3, r1
 8004f42:	bf18      	it	ne
 8004f44:	2200      	movne	r2, #0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004f46:	4967      	ldr	r1, [pc, #412]	@ (80050e4 <HAL_ADC_Init+0x220>)
 8004f48:	e036      	b.n	8004fb8 <HAL_ADC_Init+0xf4>
      hadc->InjectionConfig.ContextQueue = 0U;
 8004f4a:	e9c0 3312 	strd	r3, r3, [r0, #72]	@ 0x48
      ADC_CLEAR_ERRORCODE(hadc);
 8004f4e:	6443      	str	r3, [r0, #68]	@ 0x44
      hadc->Lock = HAL_UNLOCKED;
 8004f50:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_ADC_MspInit(hadc);
 8004f54:	f7ff fbec 	bl	8004730 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8004f58:	6823      	ldr	r3, [r4, #0]
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	00d8      	lsls	r0, r3, #3
 8004f5e:	d4be      	bmi.n	8004ede <HAL_ADC_Init+0x1a>
        tmp_hal_status = ADC_Disable(hadc);
 8004f60:	4620      	mov	r0, r4
 8004f62:	f7ff ff7c 	bl	8004e5e <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004f66:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004f68:	06d1      	lsls	r1, r2, #27
 8004f6a:	d4b9      	bmi.n	8004ee0 <HAL_ADC_Init+0x1c>
 8004f6c:	2800      	cmp	r0, #0
 8004f6e:	d1b7      	bne.n	8004ee0 <HAL_ADC_Init+0x1c>
          ADC_STATE_CLR_SET(hadc->State,
 8004f70:	6c23      	ldr	r3, [r4, #64]	@ 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8004f72:	6822      	ldr	r2, [r4, #0]
          ADC_STATE_CLR_SET(hadc->State,
 8004f74:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004f78:	f023 0302 	bic.w	r3, r3, #2
 8004f7c:	f043 0302 	orr.w	r3, r3, #2
 8004f80:	6423      	str	r3, [r4, #64]	@ 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8004f82:	6893      	ldr	r3, [r2, #8]
 8004f84:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8004f88:	6093      	str	r3, [r2, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8004f8a:	6893      	ldr	r3, [r2, #8]
 8004f8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f90:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004f92:	4b55      	ldr	r3, [pc, #340]	@ (80050e8 <HAL_ADC_Init+0x224>)
 8004f94:	4a55      	ldr	r2, [pc, #340]	@ (80050ec <HAL_ADC_Init+0x228>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f9c:	220a      	movs	r2, #10
 8004f9e:	4353      	muls	r3, r2
            wait_loop_index--;
 8004fa0:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8004fa2:	9b01      	ldr	r3, [sp, #4]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d09a      	beq.n	8004ede <HAL_ADC_Init+0x1a>
            wait_loop_index--;
 8004fa8:	9b01      	ldr	r3, [sp, #4]
 8004faa:	3b01      	subs	r3, #1
 8004fac:	e7f8      	b.n	8004fa0 <HAL_ADC_Init+0xdc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fae:	4618      	mov	r0, r3
 8004fb0:	e7a8      	b.n	8004f04 <HAL_ADC_Init+0x40>
 8004fb2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004fb6:	494e      	ldr	r1, [pc, #312]	@ (80050f0 <HAL_ADC_Init+0x22c>)
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8004fb8:	689d      	ldr	r5, [r3, #8]
 8004fba:	f005 0503 	and.w	r5, r5, #3
 8004fbe:	2d01      	cmp	r5, #1
 8004fc0:	d102      	bne.n	8004fc8 <HAL_ADC_Init+0x104>
 8004fc2:	681d      	ldr	r5, [r3, #0]
 8004fc4:	07ed      	lsls	r5, r5, #31
 8004fc6:	d40e      	bmi.n	8004fe6 <HAL_ADC_Init+0x122>
 8004fc8:	b13a      	cbz	r2, 8004fda <HAL_ADC_Init+0x116>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8004fca:	6895      	ldr	r5, [r2, #8]
 8004fcc:	f005 0503 	and.w	r5, r5, #3
 8004fd0:	2d01      	cmp	r5, #1
 8004fd2:	d102      	bne.n	8004fda <HAL_ADC_Init+0x116>
 8004fd4:	6812      	ldr	r2, [r2, #0]
 8004fd6:	07d2      	lsls	r2, r2, #31
 8004fd8:	d405      	bmi.n	8004fe6 <HAL_ADC_Init+0x122>
      MODIFY_REG(tmpADC_Common->CCR       ,
 8004fda:	688a      	ldr	r2, [r1, #8]
 8004fdc:	6865      	ldr	r5, [r4, #4]
 8004fde:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8004fe2:	432a      	orrs	r2, r5
 8004fe4:	608a      	str	r2, [r1, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8004fe6:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8004fea:	430a      	orrs	r2, r1
 8004fec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004fee:	7e65      	ldrb	r5, [r4, #25]
 8004ff0:	3901      	subs	r1, #1
 8004ff2:	bf18      	it	ne
 8004ff4:	2101      	movne	r1, #1
 8004ff6:	ea42 3245 	orr.w	r2, r2, r5, lsl #13
 8004ffa:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004ffe:	f894 1020 	ldrb.w	r1, [r4, #32]
 8005002:	2901      	cmp	r1, #1
 8005004:	d107      	bne.n	8005016 <HAL_ADC_Init+0x152>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8005006:	2d00      	cmp	r5, #0
 8005008:	d14f      	bne.n	80050aa <HAL_ADC_Init+0x1e6>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800500a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800500c:	3901      	subs	r1, #1
 800500e:	ea42 4141 	orr.w	r1, r2, r1, lsl #17
 8005012:	f441 3280 	orr.w	r2, r1, #65536	@ 0x10000
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005016:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8005018:	2901      	cmp	r1, #1
 800501a:	d015      	beq.n	8005048 <HAL_ADC_Init+0x184>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800501c:	4d35      	ldr	r5, [pc, #212]	@ (80050f4 <HAL_ADC_Init+0x230>)
 800501e:	42ab      	cmp	r3, r5
 8005020:	d003      	beq.n	800502a <HAL_ADC_Init+0x166>
 8005022:	f505 7580 	add.w	r5, r5, #256	@ 0x100
 8005026:	42ab      	cmp	r3, r5
 8005028:	d10a      	bne.n	8005040 <HAL_ADC_Init+0x17c>
 800502a:	f5b1 7f30 	cmp.w	r1, #704	@ 0x2c0
 800502e:	d047      	beq.n	80050c0 <HAL_ADC_Init+0x1fc>
 8005030:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8005034:	d047      	beq.n	80050c6 <HAL_ADC_Init+0x202>
 8005036:	f5b1 7fe0 	cmp.w	r1, #448	@ 0x1c0
 800503a:	bf08      	it	eq
 800503c:	f44f 7180 	moveq.w	r1, #256	@ 0x100
 8005040:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8005042:	4315      	orrs	r5, r2
 8005044:	ea45 0201 	orr.w	r2, r5, r1
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8005048:	6899      	ldr	r1, [r3, #8]
 800504a:	f011 0f0c 	tst.w	r1, #12
 800504e:	d10c      	bne.n	800506a <HAL_ADC_Init+0x1a6>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8005050:	68d9      	ldr	r1, [r3, #12]
 8005052:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8005056:	f021 0102 	bic.w	r1, r1, #2
 800505a:	60d9      	str	r1, [r3, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800505c:	f894 1030 	ldrb.w	r1, [r4, #48]	@ 0x30
 8005060:	7e25      	ldrb	r5, [r4, #24]
 8005062:	0049      	lsls	r1, r1, #1
 8005064:	ea41 3185 	orr.w	r1, r1, r5, lsl #14
 8005068:	430a      	orrs	r2, r1
    MODIFY_REG(hadc->Instance->CFGR,
 800506a:	68dd      	ldr	r5, [r3, #12]
 800506c:	4922      	ldr	r1, [pc, #136]	@ (80050f8 <HAL_ADC_Init+0x234>)
 800506e:	4029      	ands	r1, r5
 8005070:	4311      	orrs	r1, r2
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005072:	6922      	ldr	r2, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 8005074:	60d9      	str	r1, [r3, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005076:	2a01      	cmp	r2, #1
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8005078:	bf05      	ittet	eq
 800507a:	6b19      	ldreq	r1, [r3, #48]	@ 0x30
 800507c:	69e2      	ldreq	r2, [r4, #28]
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800507e:	6b1a      	ldrne	r2, [r3, #48]	@ 0x30
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8005080:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8005084:	bf06      	itte	eq
 8005086:	f021 010f 	biceq.w	r1, r1, #15
 800508a:	430a      	orreq	r2, r1
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800508c:	f022 020f 	bicne.w	r2, r2, #15
 8005090:	631a      	str	r2, [r3, #48]	@ 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 8005092:	2300      	movs	r3, #0
 8005094:	6463      	str	r3, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8005096:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005098:	f023 0303 	bic.w	r3, r3, #3
 800509c:	f043 0301 	orr.w	r3, r3, #1
 80050a0:	6423      	str	r3, [r4, #64]	@ 0x40
}
 80050a2:	b003      	add	sp, #12
 80050a4:	bd30      	pop	{r4, r5, pc}
 80050a6:	460a      	mov	r2, r1
 80050a8:	e74d      	b.n	8004f46 <HAL_ADC_Init+0x82>
        ADC_STATE_CLR_SET(hadc->State,
 80050aa:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80050ac:	f021 0122 	bic.w	r1, r1, #34	@ 0x22
 80050b0:	f041 0120 	orr.w	r1, r1, #32
 80050b4:	6421      	str	r1, [r4, #64]	@ 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050b6:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80050b8:	f041 0101 	orr.w	r1, r1, #1
 80050bc:	6461      	str	r1, [r4, #68]	@ 0x44
 80050be:	e7aa      	b.n	8005016 <HAL_ADC_Init+0x152>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80050c0:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 80050c4:	e7bc      	b.n	8005040 <HAL_ADC_Init+0x17c>
 80050c6:	f44f 7130 	mov.w	r1, #704	@ 0x2c0
 80050ca:	e7b9      	b.n	8005040 <HAL_ADC_Init+0x17c>
    ADC_STATE_CLR_SET(hadc->State,
 80050cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80050ce:	f023 0312 	bic.w	r3, r3, #18
 80050d2:	f043 0310 	orr.w	r3, r3, #16
 80050d6:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_ERROR;
 80050d8:	2001      	movs	r0, #1
 80050da:	e7e2      	b.n	80050a2 <HAL_ADC_Init+0x1de>
 80050dc:	50000100 	.word	0x50000100
 80050e0:	50000500 	.word	0x50000500
 80050e4:	50000700 	.word	0x50000700
 80050e8:	20000014 	.word	0x20000014
 80050ec:	000f4240 	.word	0x000f4240
 80050f0:	50000300 	.word	0x50000300
 80050f4:	50000400 	.word	0x50000400
 80050f8:	fff0c007 	.word	0xfff0c007

080050fc <HAL_ADCEx_InjectedConvCpltCallback>:
}
 80050fc:	4770      	bx	lr

080050fe <HAL_ADCEx_InjectedQueueOverflowCallback>:
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
 80050fe:	4770      	bx	lr

08005100 <HAL_ADCEx_LevelOutOfWindow2Callback>:
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
 8005100:	4770      	bx	lr

08005102 <HAL_ADCEx_LevelOutOfWindow3Callback>:
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
 8005102:	4770      	bx	lr

08005104 <HAL_ADC_IRQHandler>:
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005104:	6803      	ldr	r3, [r0, #0]
{
 8005106:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005108:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 800510a:	685e      	ldr	r6, [r3, #4]
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800510c:	076a      	lsls	r2, r5, #29
{
 800510e:	4604      	mov	r4, r0
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005110:	d501      	bpl.n	8005116 <HAL_ADC_IRQHandler+0x12>
 8005112:	0770      	lsls	r0, r6, #29
 8005114:	d403      	bmi.n	800511e <HAL_ADC_IRQHandler+0x1a>
 8005116:	0729      	lsls	r1, r5, #28
 8005118:	d543      	bpl.n	80051a2 <HAL_ADC_IRQHandler+0x9e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 800511a:	0732      	lsls	r2, r6, #28
 800511c:	d541      	bpl.n	80051a2 <HAL_ADC_IRQHandler+0x9e>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800511e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8005120:	06d0      	lsls	r0, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8005122:	bf5e      	ittt	pl
 8005124:	6c22      	ldrpl	r2, [r4, #64]	@ 0x40
 8005126:	f442 7200 	orrpl.w	r2, r2, #512	@ 0x200
 800512a:	6422      	strpl	r2, [r4, #64]	@ 0x40
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800512c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005130:	d003      	beq.n	800513a <HAL_ADC_IRQHandler+0x36>
 8005132:	4a90      	ldr	r2, [pc, #576]	@ (8005374 <HAL_ADC_IRQHandler+0x270>)
 8005134:	4293      	cmp	r3, r2
 8005136:	f040 8105 	bne.w	8005344 <HAL_ADC_IRQHandler+0x240>
 800513a:	4a8f      	ldr	r2, [pc, #572]	@ (8005378 <HAL_ADC_IRQHandler+0x274>)
 800513c:	6891      	ldr	r1, [r2, #8]
 800513e:	06c9      	lsls	r1, r1, #27
 8005140:	d00c      	beq.n	800515c <HAL_ADC_IRQHandler+0x58>
 8005142:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005146:	d003      	beq.n	8005150 <HAL_ADC_IRQHandler+0x4c>
 8005148:	498a      	ldr	r1, [pc, #552]	@ (8005374 <HAL_ADC_IRQHandler+0x270>)
 800514a:	428b      	cmp	r3, r1
 800514c:	f040 80ff 	bne.w	800534e <HAL_ADC_IRQHandler+0x24a>
 8005150:	6892      	ldr	r2, [r2, #8]
 8005152:	f002 021f 	and.w	r2, r2, #31
 8005156:	2a05      	cmp	r2, #5
 8005158:	f040 8114 	bne.w	8005384 <HAL_ADC_IRQHandler+0x280>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800515c:	68da      	ldr	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 800515e:	68d9      	ldr	r1, [r3, #12]
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8005160:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8005164:	f401 6140 	and.w	r1, r1, #3072	@ 0xc00
 8005168:	4311      	orrs	r1, r2
 800516a:	d114      	bne.n	8005196 <HAL_ADC_IRQHandler+0x92>
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 800516c:	0729      	lsls	r1, r5, #28
 800516e:	d512      	bpl.n	8005196 <HAL_ADC_IRQHandler+0x92>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005170:	689a      	ldr	r2, [r3, #8]
 8005172:	0752      	lsls	r2, r2, #29
 8005174:	f100 8122 	bmi.w	80053bc <HAL_ADC_IRQHandler+0x2b8>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005178:	685a      	ldr	r2, [r3, #4]
 800517a:	f022 020c 	bic.w	r2, r2, #12
 800517e:	605a      	str	r2, [r3, #4]
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005180:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005182:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005186:	6423      	str	r3, [r4, #64]	@ 0x40
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005188:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800518a:	04d8      	lsls	r0, r3, #19
 800518c:	d403      	bmi.n	8005196 <HAL_ADC_IRQHandler+0x92>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800518e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005190:	f043 0301 	orr.w	r3, r3, #1
 8005194:	6423      	str	r3, [r4, #64]	@ 0x40
      HAL_ADC_ConvCpltCallback(hadc);
 8005196:	4620      	mov	r0, r4
 8005198:	f7ff fe5e 	bl	8004e58 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 800519c:	6823      	ldr	r3, [r4, #0]
 800519e:	220c      	movs	r2, #12
 80051a0:	601a      	str	r2, [r3, #0]
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80051a2:	06a9      	lsls	r1, r5, #26
 80051a4:	d501      	bpl.n	80051aa <HAL_ADC_IRQHandler+0xa6>
 80051a6:	06b2      	lsls	r2, r6, #26
 80051a8:	d403      	bmi.n	80051b2 <HAL_ADC_IRQHandler+0xae>
 80051aa:	066b      	lsls	r3, r5, #25
 80051ac:	d562      	bpl.n	8005274 <HAL_ADC_IRQHandler+0x170>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 80051ae:	0670      	lsls	r0, r6, #25
 80051b0:	d560      	bpl.n	8005274 <HAL_ADC_IRQHandler+0x170>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80051b2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80051b4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80051b8:	6423      	str	r3, [r4, #64]	@ 0x40
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80051ba:	6823      	ldr	r3, [r4, #0]
 80051bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80051c0:	d003      	beq.n	80051ca <HAL_ADC_IRQHandler+0xc6>
 80051c2:	4a6c      	ldr	r2, [pc, #432]	@ (8005374 <HAL_ADC_IRQHandler+0x270>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	f040 8102 	bne.w	80053ce <HAL_ADC_IRQHandler+0x2ca>
 80051ca:	4a6b      	ldr	r2, [pc, #428]	@ (8005378 <HAL_ADC_IRQHandler+0x274>)
 80051cc:	6891      	ldr	r1, [r2, #8]
 80051ce:	06c9      	lsls	r1, r1, #27
 80051d0:	d00c      	beq.n	80051ec <HAL_ADC_IRQHandler+0xe8>
 80051d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80051d6:	d003      	beq.n	80051e0 <HAL_ADC_IRQHandler+0xdc>
 80051d8:	4966      	ldr	r1, [pc, #408]	@ (8005374 <HAL_ADC_IRQHandler+0x270>)
 80051da:	428b      	cmp	r3, r1
 80051dc:	f040 80fc 	bne.w	80053d8 <HAL_ADC_IRQHandler+0x2d4>
 80051e0:	6892      	ldr	r2, [r2, #8]
 80051e2:	f002 021f 	and.w	r2, r2, #31
 80051e6:	2a05      	cmp	r2, #5
 80051e8:	f040 8108 	bne.w	80053fc <HAL_ADC_IRQHandler+0x2f8>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80051ec:	68da      	ldr	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 80051ee:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80051f0:	f011 0fc0 	tst.w	r1, #192	@ 0xc0
 80051f4:	d138      	bne.n	8005268 <HAL_ADC_IRQHandler+0x164>
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80051f6:	0191      	lsls	r1, r2, #6
 80051f8:	d506      	bpl.n	8005208 <HAL_ADC_IRQHandler+0x104>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80051fa:	68d9      	ldr	r1, [r3, #12]
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 80051fc:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8005200:	f401 6140 	and.w	r1, r1, #3072	@ 0xc00
 8005204:	4311      	orrs	r1, r2
 8005206:	d12f      	bne.n	8005268 <HAL_ADC_IRQHandler+0x164>
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8005208:	0668      	lsls	r0, r5, #25
 800520a:	d52d      	bpl.n	8005268 <HAL_ADC_IRQHandler+0x164>
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 800520c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005210:	d003      	beq.n	800521a <HAL_ADC_IRQHandler+0x116>
 8005212:	4a58      	ldr	r2, [pc, #352]	@ (8005374 <HAL_ADC_IRQHandler+0x270>)
 8005214:	4293      	cmp	r3, r2
 8005216:	f040 810d 	bne.w	8005434 <HAL_ADC_IRQHandler+0x330>
 800521a:	4a57      	ldr	r2, [pc, #348]	@ (8005378 <HAL_ADC_IRQHandler+0x274>)
 800521c:	6891      	ldr	r1, [r2, #8]
 800521e:	06c9      	lsls	r1, r1, #27
 8005220:	d00c      	beq.n	800523c <HAL_ADC_IRQHandler+0x138>
 8005222:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005226:	d003      	beq.n	8005230 <HAL_ADC_IRQHandler+0x12c>
 8005228:	4952      	ldr	r1, [pc, #328]	@ (8005374 <HAL_ADC_IRQHandler+0x270>)
 800522a:	428b      	cmp	r3, r1
 800522c:	f040 8107 	bne.w	800543e <HAL_ADC_IRQHandler+0x33a>
 8005230:	6892      	ldr	r2, [r2, #8]
 8005232:	f002 021f 	and.w	r2, r2, #31
 8005236:	2a06      	cmp	r2, #6
 8005238:	f040 8113 	bne.w	8005462 <HAL_ADC_IRQHandler+0x35e>
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 800523c:	68da      	ldr	r2, [r3, #12]
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 800523e:	0291      	lsls	r1, r2, #10
 8005240:	d412      	bmi.n	8005268 <HAL_ADC_IRQHandler+0x164>
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8005242:	689a      	ldr	r2, [r3, #8]
 8005244:	0712      	lsls	r2, r2, #28
 8005246:	f100 8128 	bmi.w	800549a <HAL_ADC_IRQHandler+0x396>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800524a:	685a      	ldr	r2, [r3, #4]
 800524c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005250:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005252:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005254:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005258:	6423      	str	r3, [r4, #64]	@ 0x40
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800525a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800525c:	05d8      	lsls	r0, r3, #23
 800525e:	d403      	bmi.n	8005268 <HAL_ADC_IRQHandler+0x164>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005260:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005262:	f043 0301 	orr.w	r3, r3, #1
 8005266:	6423      	str	r3, [r4, #64]	@ 0x40
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005268:	4620      	mov	r0, r4
 800526a:	f7ff ff47 	bl	80050fc <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800526e:	6823      	ldr	r3, [r4, #0]
 8005270:	2260      	movs	r2, #96	@ 0x60
 8005272:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005274:	0629      	lsls	r1, r5, #24
 8005276:	d50b      	bpl.n	8005290 <HAL_ADC_IRQHandler+0x18c>
 8005278:	0632      	lsls	r2, r6, #24
 800527a:	d509      	bpl.n	8005290 <HAL_ADC_IRQHandler+0x18c>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800527c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800527e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005282:	6423      	str	r3, [r4, #64]	@ 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005284:	4620      	mov	r0, r4
 8005286:	f7ff fde8 	bl	8004e5a <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800528a:	6823      	ldr	r3, [r4, #0]
 800528c:	2280      	movs	r2, #128	@ 0x80
 800528e:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005290:	05eb      	lsls	r3, r5, #23
 8005292:	d50c      	bpl.n	80052ae <HAL_ADC_IRQHandler+0x1aa>
 8005294:	05f0      	lsls	r0, r6, #23
 8005296:	d50a      	bpl.n	80052ae <HAL_ADC_IRQHandler+0x1aa>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005298:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800529a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800529e:	6423      	str	r3, [r4, #64]	@ 0x40
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80052a0:	4620      	mov	r0, r4
 80052a2:	f7ff ff2d 	bl	8005100 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80052a6:	6823      	ldr	r3, [r4, #0]
 80052a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80052ac:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80052ae:	05a9      	lsls	r1, r5, #22
 80052b0:	d50c      	bpl.n	80052cc <HAL_ADC_IRQHandler+0x1c8>
 80052b2:	05b2      	lsls	r2, r6, #22
 80052b4:	d50a      	bpl.n	80052cc <HAL_ADC_IRQHandler+0x1c8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80052b6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80052b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80052bc:	6423      	str	r3, [r4, #64]	@ 0x40
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80052be:	4620      	mov	r0, r4
 80052c0:	f7ff ff1f 	bl	8005102 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80052c4:	6823      	ldr	r3, [r4, #0]
 80052c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80052ca:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80052cc:	06eb      	lsls	r3, r5, #27
 80052ce:	d525      	bpl.n	800531c <HAL_ADC_IRQHandler+0x218>
 80052d0:	06f0      	lsls	r0, r6, #27
 80052d2:	d523      	bpl.n	800531c <HAL_ADC_IRQHandler+0x218>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80052d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d012      	beq.n	8005300 <HAL_ADC_IRQHandler+0x1fc>
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80052da:	6822      	ldr	r2, [r4, #0]
 80052dc:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 80052e0:	f000 80e4 	beq.w	80054ac <HAL_ADC_IRQHandler+0x3a8>
 80052e4:	4823      	ldr	r0, [pc, #140]	@ (8005374 <HAL_ADC_IRQHandler+0x270>)
 80052e6:	4b25      	ldr	r3, [pc, #148]	@ (800537c <HAL_ADC_IRQHandler+0x278>)
 80052e8:	4923      	ldr	r1, [pc, #140]	@ (8005378 <HAL_ADC_IRQHandler+0x274>)
 80052ea:	4282      	cmp	r2, r0
 80052ec:	bf08      	it	eq
 80052ee:	460b      	moveq	r3, r1
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80052f0:	6899      	ldr	r1, [r3, #8]
 80052f2:	06c9      	lsls	r1, r1, #27
 80052f4:	f040 80dc 	bne.w	80054b0 <HAL_ADC_IRQHandler+0x3ac>
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80052f8:	68d3      	ldr	r3, [r2, #12]
 80052fa:	f013 0f01 	tst.w	r3, #1
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80052fe:	d00a      	beq.n	8005316 <HAL_ADC_IRQHandler+0x212>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005300:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005302:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005306:	6423      	str	r3, [r4, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005308:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800530a:	f043 0302 	orr.w	r3, r3, #2
 800530e:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_ADC_ErrorCallback(hadc);
 8005310:	4620      	mov	r0, r4
 8005312:	f7ff fda3 	bl	8004e5c <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005316:	6823      	ldr	r3, [r4, #0]
 8005318:	2210      	movs	r2, #16
 800531a:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800531c:	056a      	lsls	r2, r5, #21
 800531e:	d510      	bpl.n	8005342 <HAL_ADC_IRQHandler+0x23e>
 8005320:	0573      	lsls	r3, r6, #21
 8005322:	d50e      	bpl.n	8005342 <HAL_ADC_IRQHandler+0x23e>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8005324:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005326:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800532a:	6423      	str	r3, [r4, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800532c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800532e:	f043 0308 	orr.w	r3, r3, #8
 8005332:	6463      	str	r3, [r4, #68]	@ 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005334:	6823      	ldr	r3, [r4, #0]
 8005336:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800533a:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800533c:	4620      	mov	r0, r4
 800533e:	f7ff fede 	bl	80050fe <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 8005342:	bd70      	pop	{r4, r5, r6, pc}
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8005344:	4a0d      	ldr	r2, [pc, #52]	@ (800537c <HAL_ADC_IRQHandler+0x278>)
 8005346:	6892      	ldr	r2, [r2, #8]
 8005348:	06d0      	lsls	r0, r2, #27
 800534a:	f43f af07 	beq.w	800515c <HAL_ADC_IRQHandler+0x58>
 800534e:	4a0b      	ldr	r2, [pc, #44]	@ (800537c <HAL_ADC_IRQHandler+0x278>)
 8005350:	6892      	ldr	r2, [r2, #8]
 8005352:	f002 021f 	and.w	r2, r2, #31
 8005356:	2a05      	cmp	r2, #5
 8005358:	f43f af00 	beq.w	800515c <HAL_ADC_IRQHandler+0x58>
 800535c:	4a07      	ldr	r2, [pc, #28]	@ (800537c <HAL_ADC_IRQHandler+0x278>)
 800535e:	6892      	ldr	r2, [r2, #8]
 8005360:	f002 021f 	and.w	r2, r2, #31
 8005364:	2a09      	cmp	r2, #9
 8005366:	f43f aef9 	beq.w	800515c <HAL_ADC_IRQHandler+0x58>
 800536a:	4a05      	ldr	r2, [pc, #20]	@ (8005380 <HAL_ADC_IRQHandler+0x27c>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d123      	bne.n	80053b8 <HAL_ADC_IRQHandler+0x2b4>
 8005370:	e6f4      	b.n	800515c <HAL_ADC_IRQHandler+0x58>
 8005372:	bf00      	nop
 8005374:	50000100 	.word	0x50000100
 8005378:	50000300 	.word	0x50000300
 800537c:	50000700 	.word	0x50000700
 8005380:	50000400 	.word	0x50000400
 8005384:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005388:	d002      	beq.n	8005390 <HAL_ADC_IRQHandler+0x28c>
 800538a:	4a4b      	ldr	r2, [pc, #300]	@ (80054b8 <HAL_ADC_IRQHandler+0x3b4>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d1e5      	bne.n	800535c <HAL_ADC_IRQHandler+0x258>
 8005390:	4a4a      	ldr	r2, [pc, #296]	@ (80054bc <HAL_ADC_IRQHandler+0x3b8>)
 8005392:	6892      	ldr	r2, [r2, #8]
 8005394:	f002 021f 	and.w	r2, r2, #31
 8005398:	2a09      	cmp	r2, #9
 800539a:	f43f aedf 	beq.w	800515c <HAL_ADC_IRQHandler+0x58>
 800539e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80053a2:	f43f aedb 	beq.w	800515c <HAL_ADC_IRQHandler+0x58>
 80053a6:	4a46      	ldr	r2, [pc, #280]	@ (80054c0 <HAL_ADC_IRQHandler+0x3bc>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	f43f aed7 	beq.w	800515c <HAL_ADC_IRQHandler+0x58>
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80053ae:	4942      	ldr	r1, [pc, #264]	@ (80054b8 <HAL_ADC_IRQHandler+0x3b4>)
 80053b0:	428b      	cmp	r3, r1
 80053b2:	bf08      	it	eq
 80053b4:	f04f 42a0 	moveq.w	r2, #1342177280	@ 0x50000000
 80053b8:	68d2      	ldr	r2, [r2, #12]
 80053ba:	e6d0      	b.n	800515e <HAL_ADC_IRQHandler+0x5a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80053be:	f043 0310 	orr.w	r3, r3, #16
 80053c2:	6423      	str	r3, [r4, #64]	@ 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80053c4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80053c6:	f043 0301 	orr.w	r3, r3, #1
 80053ca:	6463      	str	r3, [r4, #68]	@ 0x44
 80053cc:	e6e3      	b.n	8005196 <HAL_ADC_IRQHandler+0x92>
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80053ce:	4a3d      	ldr	r2, [pc, #244]	@ (80054c4 <HAL_ADC_IRQHandler+0x3c0>)
 80053d0:	6892      	ldr	r2, [r2, #8]
 80053d2:	06d0      	lsls	r0, r2, #27
 80053d4:	f43f af0a 	beq.w	80051ec <HAL_ADC_IRQHandler+0xe8>
 80053d8:	4a3a      	ldr	r2, [pc, #232]	@ (80054c4 <HAL_ADC_IRQHandler+0x3c0>)
 80053da:	6892      	ldr	r2, [r2, #8]
 80053dc:	f002 021f 	and.w	r2, r2, #31
 80053e0:	2a05      	cmp	r2, #5
 80053e2:	f43f af03 	beq.w	80051ec <HAL_ADC_IRQHandler+0xe8>
 80053e6:	4a37      	ldr	r2, [pc, #220]	@ (80054c4 <HAL_ADC_IRQHandler+0x3c0>)
 80053e8:	6892      	ldr	r2, [r2, #8]
 80053ea:	f002 021f 	and.w	r2, r2, #31
 80053ee:	2a09      	cmp	r2, #9
 80053f0:	f43f aefc 	beq.w	80051ec <HAL_ADC_IRQHandler+0xe8>
 80053f4:	4a32      	ldr	r2, [pc, #200]	@ (80054c0 <HAL_ADC_IRQHandler+0x3bc>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d11a      	bne.n	8005430 <HAL_ADC_IRQHandler+0x32c>
 80053fa:	e6f7      	b.n	80051ec <HAL_ADC_IRQHandler+0xe8>
 80053fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005400:	d002      	beq.n	8005408 <HAL_ADC_IRQHandler+0x304>
 8005402:	4a2d      	ldr	r2, [pc, #180]	@ (80054b8 <HAL_ADC_IRQHandler+0x3b4>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d1ee      	bne.n	80053e6 <HAL_ADC_IRQHandler+0x2e2>
 8005408:	4a2c      	ldr	r2, [pc, #176]	@ (80054bc <HAL_ADC_IRQHandler+0x3b8>)
 800540a:	6892      	ldr	r2, [r2, #8]
 800540c:	f002 021f 	and.w	r2, r2, #31
 8005410:	2a09      	cmp	r2, #9
 8005412:	f43f aeeb 	beq.w	80051ec <HAL_ADC_IRQHandler+0xe8>
 8005416:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800541a:	f43f aee7 	beq.w	80051ec <HAL_ADC_IRQHandler+0xe8>
 800541e:	4a28      	ldr	r2, [pc, #160]	@ (80054c0 <HAL_ADC_IRQHandler+0x3bc>)
 8005420:	4293      	cmp	r3, r2
 8005422:	f43f aee3 	beq.w	80051ec <HAL_ADC_IRQHandler+0xe8>
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8005426:	4924      	ldr	r1, [pc, #144]	@ (80054b8 <HAL_ADC_IRQHandler+0x3b4>)
 8005428:	428b      	cmp	r3, r1
 800542a:	bf08      	it	eq
 800542c:	f04f 42a0 	moveq.w	r2, #1342177280	@ 0x50000000
 8005430:	68d2      	ldr	r2, [r2, #12]
 8005432:	e6dc      	b.n	80051ee <HAL_ADC_IRQHandler+0xea>
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8005434:	4a23      	ldr	r2, [pc, #140]	@ (80054c4 <HAL_ADC_IRQHandler+0x3c0>)
 8005436:	6892      	ldr	r2, [r2, #8]
 8005438:	06d0      	lsls	r0, r2, #27
 800543a:	f43f aeff 	beq.w	800523c <HAL_ADC_IRQHandler+0x138>
 800543e:	4a21      	ldr	r2, [pc, #132]	@ (80054c4 <HAL_ADC_IRQHandler+0x3c0>)
 8005440:	6892      	ldr	r2, [r2, #8]
 8005442:	f002 021f 	and.w	r2, r2, #31
 8005446:	2a06      	cmp	r2, #6
 8005448:	f43f aef8 	beq.w	800523c <HAL_ADC_IRQHandler+0x138>
 800544c:	4a1d      	ldr	r2, [pc, #116]	@ (80054c4 <HAL_ADC_IRQHandler+0x3c0>)
 800544e:	6892      	ldr	r2, [r2, #8]
 8005450:	f002 021f 	and.w	r2, r2, #31
 8005454:	2a07      	cmp	r2, #7
 8005456:	f43f aef1 	beq.w	800523c <HAL_ADC_IRQHandler+0x138>
 800545a:	4a19      	ldr	r2, [pc, #100]	@ (80054c0 <HAL_ADC_IRQHandler+0x3bc>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d11a      	bne.n	8005496 <HAL_ADC_IRQHandler+0x392>
 8005460:	e6ec      	b.n	800523c <HAL_ADC_IRQHandler+0x138>
 8005462:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005466:	d002      	beq.n	800546e <HAL_ADC_IRQHandler+0x36a>
 8005468:	4a13      	ldr	r2, [pc, #76]	@ (80054b8 <HAL_ADC_IRQHandler+0x3b4>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d1ee      	bne.n	800544c <HAL_ADC_IRQHandler+0x348>
 800546e:	4a13      	ldr	r2, [pc, #76]	@ (80054bc <HAL_ADC_IRQHandler+0x3b8>)
 8005470:	6892      	ldr	r2, [r2, #8]
 8005472:	f002 021f 	and.w	r2, r2, #31
 8005476:	2a07      	cmp	r2, #7
 8005478:	f43f aee0 	beq.w	800523c <HAL_ADC_IRQHandler+0x138>
 800547c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005480:	f43f aedc 	beq.w	800523c <HAL_ADC_IRQHandler+0x138>
 8005484:	4a0e      	ldr	r2, [pc, #56]	@ (80054c0 <HAL_ADC_IRQHandler+0x3bc>)
 8005486:	4293      	cmp	r3, r2
 8005488:	f43f aed8 	beq.w	800523c <HAL_ADC_IRQHandler+0x138>
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800548c:	490a      	ldr	r1, [pc, #40]	@ (80054b8 <HAL_ADC_IRQHandler+0x3b4>)
 800548e:	428b      	cmp	r3, r1
 8005490:	bf08      	it	eq
 8005492:	f04f 42a0 	moveq.w	r2, #1342177280	@ 0x50000000
 8005496:	68d2      	ldr	r2, [r2, #12]
 8005498:	e6d1      	b.n	800523e <HAL_ADC_IRQHandler+0x13a>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800549a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800549c:	f043 0310 	orr.w	r3, r3, #16
 80054a0:	6423      	str	r3, [r4, #64]	@ 0x40
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054a2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80054a4:	f043 0301 	orr.w	r3, r3, #1
 80054a8:	6463      	str	r3, [r4, #68]	@ 0x44
 80054aa:	e6dd      	b.n	8005268 <HAL_ADC_IRQHandler+0x164>
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80054ac:	4b03      	ldr	r3, [pc, #12]	@ (80054bc <HAL_ADC_IRQHandler+0x3b8>)
 80054ae:	e71f      	b.n	80052f0 <HAL_ADC_IRQHandler+0x1ec>
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	f413 4f40 	tst.w	r3, #49152	@ 0xc000
 80054b6:	e722      	b.n	80052fe <HAL_ADC_IRQHandler+0x1fa>
 80054b8:	50000100 	.word	0x50000100
 80054bc:	50000300 	.word	0x50000300
 80054c0:	50000400 	.word	0x50000400
 80054c4:	50000700 	.word	0x50000700

080054c8 <HAL_ADC_ConfigChannel>:
{
 80054c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80054ca:	4605      	mov	r5, r0
  __IO uint32_t wait_loop_index = 0U;
 80054cc:	2300      	movs	r3, #0
 80054ce:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80054d0:	f895 303c 	ldrb.w	r3, [r5, #60]	@ 0x3c
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80054d4:	68c8      	ldr	r0, [r1, #12]
  __HAL_LOCK(hadc);
 80054d6:	2b01      	cmp	r3, #1
 80054d8:	f000 816a 	beq.w	80057b0 <HAL_ADC_ConfigChannel+0x2e8>
 80054dc:	2301      	movs	r3, #1
 80054de:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80054e2:	682b      	ldr	r3, [r5, #0]
 80054e4:	689a      	ldr	r2, [r3, #8]
 80054e6:	0757      	lsls	r7, r2, #29
 80054e8:	f100 815c 	bmi.w	80057a4 <HAL_ADC_ConfigChannel+0x2dc>
    if (sConfig->Rank < 5U)
 80054ec:	684e      	ldr	r6, [r1, #4]
      MODIFY_REG(hadc->Instance->SQR1,
 80054ee:	680c      	ldr	r4, [r1, #0]
 80054f0:	2206      	movs	r2, #6
    if (sConfig->Rank < 5U)
 80054f2:	2e04      	cmp	r6, #4
      MODIFY_REG(hadc->Instance->SQR1,
 80054f4:	fb06 f202 	mul.w	r2, r6, r2
    if (sConfig->Rank < 5U)
 80054f8:	d82c      	bhi.n	8005554 <HAL_ADC_ConfigChannel+0x8c>
      MODIFY_REG(hadc->Instance->SQR1,
 80054fa:	6b1e      	ldr	r6, [r3, #48]	@ 0x30
 80054fc:	271f      	movs	r7, #31
 80054fe:	4097      	lsls	r7, r2
 8005500:	ea26 0607 	bic.w	r6, r6, r7
 8005504:	fa04 f202 	lsl.w	r2, r4, r2
 8005508:	4332      	orrs	r2, r6
 800550a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800550c:	689a      	ldr	r2, [r3, #8]
 800550e:	f012 0f0c 	tst.w	r2, #12
 8005512:	d158      	bne.n	80055c6 <HAL_ADC_ConfigChannel+0xfe>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8005514:	2c09      	cmp	r4, #9
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8005516:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800551a:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 800551e:	f04f 0607 	mov.w	r6, #7
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8005522:	d93c      	bls.n	800559e <HAL_ADC_ConfigChannel+0xd6>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8005524:	699f      	ldr	r7, [r3, #24]
 8005526:	3a1e      	subs	r2, #30
 8005528:	4096      	lsls	r6, r2
 800552a:	ea27 0606 	bic.w	r6, r7, r6
 800552e:	fa0c f202 	lsl.w	r2, ip, r2
 8005532:	4332      	orrs	r2, r6
 8005534:	619a      	str	r2, [r3, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8005536:	68da      	ldr	r2, [r3, #12]
 8005538:	694e      	ldr	r6, [r1, #20]
 800553a:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800553e:	0052      	lsls	r2, r2, #1
 8005540:	4096      	lsls	r6, r2
    switch (sConfig->OffsetNumber)
 8005542:	690a      	ldr	r2, [r1, #16]
 8005544:	3a01      	subs	r2, #1
      MODIFY_REG(hadc->Instance->OFR1               ,
 8005546:	06a7      	lsls	r7, r4, #26
    switch (sConfig->OffsetNumber)
 8005548:	2a03      	cmp	r2, #3
 800554a:	d86b      	bhi.n	8005624 <HAL_ADC_ConfigChannel+0x15c>
 800554c:	e8df f002 	tbb	[pc, r2]
 8005550:	5f544931 	.word	0x5f544931
    else if (sConfig->Rank < 10U)
 8005554:	2e09      	cmp	r6, #9
 8005556:	d80a      	bhi.n	800556e <HAL_ADC_ConfigChannel+0xa6>
      MODIFY_REG(hadc->Instance->SQR2,
 8005558:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
 800555a:	3a1e      	subs	r2, #30
 800555c:	271f      	movs	r7, #31
 800555e:	4097      	lsls	r7, r2
 8005560:	ea26 0607 	bic.w	r6, r6, r7
 8005564:	fa04 f202 	lsl.w	r2, r4, r2
 8005568:	4332      	orrs	r2, r6
 800556a:	635a      	str	r2, [r3, #52]	@ 0x34
 800556c:	e7ce      	b.n	800550c <HAL_ADC_ConfigChannel+0x44>
    else if (sConfig->Rank < 15U)
 800556e:	2e0e      	cmp	r6, #14
 8005570:	f04f 061f 	mov.w	r6, #31
 8005574:	d809      	bhi.n	800558a <HAL_ADC_ConfigChannel+0xc2>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8005576:	6b9f      	ldr	r7, [r3, #56]	@ 0x38
 8005578:	3a3c      	subs	r2, #60	@ 0x3c
 800557a:	4096      	lsls	r6, r2
 800557c:	ea27 0606 	bic.w	r6, r7, r6
 8005580:	fa04 f202 	lsl.w	r2, r4, r2
 8005584:	4332      	orrs	r2, r6
 8005586:	639a      	str	r2, [r3, #56]	@ 0x38
 8005588:	e7c0      	b.n	800550c <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800558a:	6bdf      	ldr	r7, [r3, #60]	@ 0x3c
 800558c:	3a5a      	subs	r2, #90	@ 0x5a
 800558e:	4096      	lsls	r6, r2
 8005590:	ea27 0606 	bic.w	r6, r7, r6
 8005594:	fa04 f202 	lsl.w	r2, r4, r2
 8005598:	4332      	orrs	r2, r6
 800559a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800559c:	e7b6      	b.n	800550c <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800559e:	695f      	ldr	r7, [r3, #20]
 80055a0:	4096      	lsls	r6, r2
 80055a2:	ea27 0606 	bic.w	r6, r7, r6
 80055a6:	fa0c fc02 	lsl.w	ip, ip, r2
 80055aa:	ea46 060c 	orr.w	r6, r6, ip
 80055ae:	615e      	str	r6, [r3, #20]
 80055b0:	e7c1      	b.n	8005536 <HAL_ADC_ConfigChannel+0x6e>
      MODIFY_REG(hadc->Instance->OFR1               ,
 80055b2:	f8d3 c060 	ldr.w	ip, [r3, #96]	@ 0x60
 80055b6:	4a7f      	ldr	r2, [pc, #508]	@ (80057b4 <HAL_ADC_ConfigChannel+0x2ec>)
 80055b8:	ea0c 0202 	and.w	r2, ip, r2
 80055bc:	433a      	orrs	r2, r7
 80055be:	4332      	orrs	r2, r6
 80055c0:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80055c4:	661a      	str	r2, [r3, #96]	@ 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 80055c6:	689a      	ldr	r2, [r3, #8]
 80055c8:	f002 0203 	and.w	r2, r2, #3
 80055cc:	2a01      	cmp	r2, #1
 80055ce:	d14d      	bne.n	800566c <HAL_ADC_ConfigChannel+0x1a4>
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	07d6      	lsls	r6, r2, #31
 80055d4:	d54a      	bpl.n	800566c <HAL_ADC_ConfigChannel+0x1a4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055d6:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80055d8:	2300      	movs	r3, #0
 80055da:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
}
 80055de:	b003      	add	sp, #12
 80055e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      MODIFY_REG(hadc->Instance->OFR2               ,
 80055e2:	f8d3 c064 	ldr.w	ip, [r3, #100]	@ 0x64
 80055e6:	4a73      	ldr	r2, [pc, #460]	@ (80057b4 <HAL_ADC_ConfigChannel+0x2ec>)
 80055e8:	ea0c 0202 	and.w	r2, ip, r2
 80055ec:	433a      	orrs	r2, r7
 80055ee:	4332      	orrs	r2, r6
 80055f0:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80055f4:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 80055f6:	e7e6      	b.n	80055c6 <HAL_ADC_ConfigChannel+0xfe>
      MODIFY_REG(hadc->Instance->OFR3               ,
 80055f8:	f8d3 c068 	ldr.w	ip, [r3, #104]	@ 0x68
 80055fc:	4a6d      	ldr	r2, [pc, #436]	@ (80057b4 <HAL_ADC_ConfigChannel+0x2ec>)
 80055fe:	ea0c 0202 	and.w	r2, ip, r2
 8005602:	433a      	orrs	r2, r7
 8005604:	4332      	orrs	r2, r6
 8005606:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800560a:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 800560c:	e7db      	b.n	80055c6 <HAL_ADC_ConfigChannel+0xfe>
      MODIFY_REG(hadc->Instance->OFR4               ,
 800560e:	f8d3 c06c 	ldr.w	ip, [r3, #108]	@ 0x6c
 8005612:	4a68      	ldr	r2, [pc, #416]	@ (80057b4 <HAL_ADC_ConfigChannel+0x2ec>)
 8005614:	ea0c 0202 	and.w	r2, ip, r2
 8005618:	433a      	orrs	r2, r7
 800561a:	4332      	orrs	r2, r6
 800561c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8005620:	66da      	str	r2, [r3, #108]	@ 0x6c
 8005622:	e7d0      	b.n	80055c6 <HAL_ADC_ConfigChannel+0xfe>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005624:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005626:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 800562a:	42ba      	cmp	r2, r7
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800562c:	bf02      	ittt	eq
 800562e:	6e1a      	ldreq	r2, [r3, #96]	@ 0x60
 8005630:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 8005634:	661a      	streq	r2, [r3, #96]	@ 0x60
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005636:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8005638:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 800563c:	42ba      	cmp	r2, r7
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800563e:	bf02      	ittt	eq
 8005640:	6e5a      	ldreq	r2, [r3, #100]	@ 0x64
 8005642:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 8005646:	665a      	streq	r2, [r3, #100]	@ 0x64
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005648:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800564a:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 800564e:	42ba      	cmp	r2, r7
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8005650:	bf02      	ittt	eq
 8005652:	6e9a      	ldreq	r2, [r3, #104]	@ 0x68
 8005654:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 8005658:	669a      	streq	r2, [r3, #104]	@ 0x68
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800565a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800565c:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8005660:	42ba      	cmp	r2, r7
 8005662:	d1b0      	bne.n	80055c6 <HAL_ADC_ConfigChannel+0xfe>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8005664:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005666:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800566a:	e7d9      	b.n	8005620 <HAL_ADC_ConfigChannel+0x158>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800566c:	2201      	movs	r2, #1
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800566e:	2801      	cmp	r0, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8005670:	fa02 f204 	lsl.w	r2, r2, r4
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005674:	d047      	beq.n	8005706 <HAL_ADC_ConfigChannel+0x23e>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8005676:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 800567a:	ea21 0202 	bic.w	r2, r1, r2
 800567e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005682:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005686:	d164      	bne.n	8005752 <HAL_ADC_ConfigChannel+0x28a>
 8005688:	494b      	ldr	r1, [pc, #300]	@ (80057b8 <HAL_ADC_ConfigChannel+0x2f0>)
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800568a:	2c10      	cmp	r4, #16
 800568c:	d166      	bne.n	800575c <HAL_ADC_ConfigChannel+0x294>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800568e:	688a      	ldr	r2, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005690:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8005694:	d19f      	bne.n	80055d6 <HAL_ADC_ConfigChannel+0x10e>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005696:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800569a:	4a48      	ldr	r2, [pc, #288]	@ (80057bc <HAL_ADC_ConfigChannel+0x2f4>)
 800569c:	d009      	beq.n	80056b2 <HAL_ADC_ConfigChannel+0x1ea>
 800569e:	4293      	cmp	r3, r2
 80056a0:	d069      	beq.n	8005776 <HAL_ADC_ConfigChannel+0x2ae>
 80056a2:	f502 7240 	add.w	r2, r2, #768	@ 0x300
 80056a6:	4293      	cmp	r3, r2
 80056a8:	4845      	ldr	r0, [pc, #276]	@ (80057c0 <HAL_ADC_ConfigChannel+0x2f8>)
 80056aa:	d067      	beq.n	800577c <HAL_ADC_ConfigChannel+0x2b4>
 80056ac:	4283      	cmp	r3, r0
 80056ae:	bf18      	it	ne
 80056b0:	2200      	movne	r2, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80056b2:	6898      	ldr	r0, [r3, #8]
 80056b4:	f000 0003 	and.w	r0, r0, #3
 80056b8:	2801      	cmp	r0, #1
 80056ba:	d102      	bne.n	80056c2 <HAL_ADC_ConfigChannel+0x1fa>
 80056bc:	6818      	ldr	r0, [r3, #0]
 80056be:	07c0      	lsls	r0, r0, #31
 80056c0:	d470      	bmi.n	80057a4 <HAL_ADC_ConfigChannel+0x2dc>
 80056c2:	b13a      	cbz	r2, 80056d4 <HAL_ADC_ConfigChannel+0x20c>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80056c4:	6890      	ldr	r0, [r2, #8]
 80056c6:	f000 0003 	and.w	r0, r0, #3
 80056ca:	2801      	cmp	r0, #1
 80056cc:	d102      	bne.n	80056d4 <HAL_ADC_ConfigChannel+0x20c>
 80056ce:	6812      	ldr	r2, [r2, #0]
 80056d0:	07d2      	lsls	r2, r2, #31
 80056d2:	d467      	bmi.n	80057a4 <HAL_ADC_ConfigChannel+0x2dc>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80056d4:	2c10      	cmp	r4, #16
 80056d6:	d153      	bne.n	8005780 <HAL_ADC_ConfigChannel+0x2b8>
 80056d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80056dc:	f47f af7b 	bne.w	80055d6 <HAL_ADC_ConfigChannel+0x10e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80056e0:	688b      	ldr	r3, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80056e2:	4a38      	ldr	r2, [pc, #224]	@ (80057c4 <HAL_ADC_ConfigChannel+0x2fc>)
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80056e4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80056e8:	608b      	str	r3, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80056ea:	4b37      	ldr	r3, [pc, #220]	@ (80057c8 <HAL_ADC_ConfigChannel+0x300>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80056f2:	220a      	movs	r2, #10
 80056f4:	4353      	muls	r3, r2
            wait_loop_index--;
 80056f6:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80056f8:	9b01      	ldr	r3, [sp, #4]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	f43f af6b 	beq.w	80055d6 <HAL_ADC_ConfigChannel+0x10e>
            wait_loop_index--;
 8005700:	9b01      	ldr	r3, [sp, #4]
 8005702:	3b01      	subs	r3, #1
 8005704:	e7f7      	b.n	80056f6 <HAL_ADC_ConfigChannel+0x22e>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8005706:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800570a:	2c09      	cmp	r4, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800570c:	ea42 0200 	orr.w	r2, r2, r0
 8005710:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8005714:	6888      	ldr	r0, [r1, #8]
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8005716:	d90c      	bls.n	8005732 <HAL_ADC_ConfigChannel+0x26a>
        MODIFY_REG(hadc->Instance->SMPR2,
 8005718:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 800571c:	6999      	ldr	r1, [r3, #24]
 800571e:	3a1b      	subs	r2, #27
 8005720:	2607      	movs	r6, #7
 8005722:	4096      	lsls	r6, r2
 8005724:	ea21 0106 	bic.w	r1, r1, r6
 8005728:	fa00 f202 	lsl.w	r2, r0, r2
 800572c:	430a      	orrs	r2, r1
 800572e:	619a      	str	r2, [r3, #24]
 8005730:	e7a7      	b.n	8005682 <HAL_ADC_ConfigChannel+0x1ba>
        MODIFY_REG(hadc->Instance->SMPR1,
 8005732:	1c61      	adds	r1, r4, #1
 8005734:	695a      	ldr	r2, [r3, #20]
 8005736:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800573a:	2607      	movs	r6, #7
 800573c:	408e      	lsls	r6, r1
 800573e:	ea22 0206 	bic.w	r2, r2, r6
 8005742:	fa00 f101 	lsl.w	r1, r0, r1
 8005746:	430a      	orrs	r2, r1
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005748:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
        MODIFY_REG(hadc->Instance->SMPR1,
 800574c:	615a      	str	r2, [r3, #20]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800574e:	f43f af42 	beq.w	80055d6 <HAL_ADC_ConfigChannel+0x10e>
 8005752:	4a1a      	ldr	r2, [pc, #104]	@ (80057bc <HAL_ADC_ConfigChannel+0x2f4>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d097      	beq.n	8005688 <HAL_ADC_ConfigChannel+0x1c0>
 8005758:	491c      	ldr	r1, [pc, #112]	@ (80057cc <HAL_ADC_ConfigChannel+0x304>)
 800575a:	e796      	b.n	800568a <HAL_ADC_ConfigChannel+0x1c2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800575c:	2c11      	cmp	r4, #17
 800575e:	d103      	bne.n	8005768 <HAL_ADC_ConfigChannel+0x2a0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8005760:	688a      	ldr	r2, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8005762:	f012 7f80 	tst.w	r2, #16777216	@ 0x1000000
 8005766:	e795      	b.n	8005694 <HAL_ADC_ConfigChannel+0x1cc>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8005768:	2c12      	cmp	r4, #18
 800576a:	f47f af34 	bne.w	80055d6 <HAL_ADC_ConfigChannel+0x10e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800576e:	688a      	ldr	r2, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8005770:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
 8005774:	e78e      	b.n	8005694 <HAL_ADC_ConfigChannel+0x1cc>
 8005776:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800577a:	e79a      	b.n	80056b2 <HAL_ADC_ConfigChannel+0x1ea>
 800577c:	4602      	mov	r2, r0
 800577e:	e798      	b.n	80056b2 <HAL_ADC_ConfigChannel+0x1ea>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8005780:	2c11      	cmp	r4, #17
 8005782:	d108      	bne.n	8005796 <HAL_ADC_ConfigChannel+0x2ce>
 8005784:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005788:	f47f af25 	bne.w	80055d6 <HAL_ADC_ConfigChannel+0x10e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800578c:	688b      	ldr	r3, [r1, #8]
 800578e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8005792:	608b      	str	r3, [r1, #8]
 8005794:	e71f      	b.n	80055d6 <HAL_ADC_ConfigChannel+0x10e>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005796:	2c12      	cmp	r4, #18
 8005798:	f47f af1d 	bne.w	80055d6 <HAL_ADC_ConfigChannel+0x10e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800579c:	688b      	ldr	r3, [r1, #8]
 800579e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80057a2:	e7f6      	b.n	8005792 <HAL_ADC_ConfigChannel+0x2ca>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80057a4:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 80057a6:	f043 0320 	orr.w	r3, r3, #32
 80057aa:	642b      	str	r3, [r5, #64]	@ 0x40
    tmp_hal_status = HAL_ERROR;
 80057ac:	2001      	movs	r0, #1
 80057ae:	e713      	b.n	80055d8 <HAL_ADC_ConfigChannel+0x110>
  __HAL_LOCK(hadc);
 80057b0:	2002      	movs	r0, #2
 80057b2:	e714      	b.n	80055de <HAL_ADC_ConfigChannel+0x116>
 80057b4:	83fff000 	.word	0x83fff000
 80057b8:	50000300 	.word	0x50000300
 80057bc:	50000100 	.word	0x50000100
 80057c0:	50000500 	.word	0x50000500
 80057c4:	000f4240 	.word	0x000f4240
 80057c8:	20000014 	.word	0x20000014
 80057cc:	50000700 	.word	0x50000700

080057d0 <HAL_ADCEx_MultiModeConfigChannel>:
{
 80057d0:	b5f0      	push	{r4, r5, r6, r7, lr}
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80057d2:	6804      	ldr	r4, [r0, #0]
 80057d4:	4b3c      	ldr	r3, [pc, #240]	@ (80058c8 <HAL_ADCEx_MultiModeConfigChannel+0xf8>)
 80057d6:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
{
 80057da:	4605      	mov	r5, r0
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80057dc:	d009      	beq.n	80057f2 <HAL_ADCEx_MultiModeConfigChannel+0x22>
 80057de:	429c      	cmp	r4, r3
 80057e0:	d047      	beq.n	8005872 <HAL_ADCEx_MultiModeConfigChannel+0xa2>
 80057e2:	4a3a      	ldr	r2, [pc, #232]	@ (80058cc <HAL_ADCEx_MultiModeConfigChannel+0xfc>)
 80057e4:	4294      	cmp	r4, r2
 80057e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80057ea:	d002      	beq.n	80057f2 <HAL_ADCEx_MultiModeConfigChannel+0x22>
 80057ec:	429c      	cmp	r4, r3
 80057ee:	d166      	bne.n	80058be <HAL_ADCEx_MultiModeConfigChannel+0xee>
 80057f0:	4613      	mov	r3, r2
  __HAL_LOCK(hadc);
 80057f2:	f895 203c 	ldrb.w	r2, [r5, #60]	@ 0x3c
 80057f6:	2a01      	cmp	r2, #1
 80057f8:	d063      	beq.n	80058c2 <HAL_ADCEx_MultiModeConfigChannel+0xf2>
 80057fa:	2201      	movs	r2, #1
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80057fc:	6808      	ldr	r0, [r1, #0]
  __HAL_LOCK(hadc);
 80057fe:	f885 203c 	strb.w	r2, [r5, #60]	@ 0x3c
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8005802:	68a2      	ldr	r2, [r4, #8]
 8005804:	0752      	lsls	r2, r2, #29
 8005806:	d454      	bmi.n	80058b2 <HAL_ADCEx_MultiModeConfigChannel+0xe2>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8005808:	689a      	ldr	r2, [r3, #8]
 800580a:	0757      	lsls	r7, r2, #29
 800580c:	d451      	bmi.n	80058b2 <HAL_ADCEx_MultiModeConfigChannel+0xe2>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800580e:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
 8005812:	d031      	beq.n	8005878 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8005814:	4f2c      	ldr	r7, [pc, #176]	@ (80058c8 <HAL_ADCEx_MultiModeConfigChannel+0xf8>)
 8005816:	4a2e      	ldr	r2, [pc, #184]	@ (80058d0 <HAL_ADCEx_MultiModeConfigChannel+0x100>)
 8005818:	4e2e      	ldr	r6, [pc, #184]	@ (80058d4 <HAL_ADCEx_MultiModeConfigChannel+0x104>)
 800581a:	42bc      	cmp	r4, r7
 800581c:	bf08      	it	eq
 800581e:	4632      	moveq	r2, r6
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8005820:	b360      	cbz	r0, 800587c <HAL_ADCEx_MultiModeConfigChannel+0xac>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8005822:	6897      	ldr	r7, [r2, #8]
 8005824:	f895 c030 	ldrb.w	ip, [r5, #48]	@ 0x30
 8005828:	684e      	ldr	r6, [r1, #4]
 800582a:	f427 4760 	bic.w	r7, r7, #57344	@ 0xe000
 800582e:	ea46 364c 	orr.w	r6, r6, ip, lsl #13
 8005832:	433e      	orrs	r6, r7
 8005834:	6096      	str	r6, [r2, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005836:	68a6      	ldr	r6, [r4, #8]
 8005838:	f006 0603 	and.w	r6, r6, #3
 800583c:	2e01      	cmp	r6, #1
 800583e:	d102      	bne.n	8005846 <HAL_ADCEx_MultiModeConfigChannel+0x76>
 8005840:	6824      	ldr	r4, [r4, #0]
 8005842:	07e6      	lsls	r6, r4, #31
 8005844:	d410      	bmi.n	8005868 <HAL_ADCEx_MultiModeConfigChannel+0x98>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8005846:	689c      	ldr	r4, [r3, #8]
 8005848:	f004 0403 	and.w	r4, r4, #3
 800584c:	2c01      	cmp	r4, #1
 800584e:	d102      	bne.n	8005856 <HAL_ADCEx_MultiModeConfigChannel+0x86>
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	07dc      	lsls	r4, r3, #31
 8005854:	d408      	bmi.n	8005868 <HAL_ADCEx_MultiModeConfigChannel+0x98>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8005856:	6893      	ldr	r3, [r2, #8]
 8005858:	6889      	ldr	r1, [r1, #8]
 800585a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800585e:	4308      	orrs	r0, r1
 8005860:	f023 030f 	bic.w	r3, r3, #15
 8005864:	4318      	orrs	r0, r3
 8005866:	6090      	str	r0, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005868:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 800586a:	2300      	movs	r3, #0
 800586c:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
} 
 8005870:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005872:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005876:	e7bc      	b.n	80057f2 <HAL_ADCEx_MultiModeConfigChannel+0x22>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005878:	4a16      	ldr	r2, [pc, #88]	@ (80058d4 <HAL_ADCEx_MultiModeConfigChannel+0x104>)
 800587a:	e7d1      	b.n	8005820 <HAL_ADCEx_MultiModeConfigChannel+0x50>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800587c:	6891      	ldr	r1, [r2, #8]
 800587e:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8005882:	6091      	str	r1, [r2, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005884:	68a1      	ldr	r1, [r4, #8]
 8005886:	f001 0103 	and.w	r1, r1, #3
 800588a:	2901      	cmp	r1, #1
 800588c:	d102      	bne.n	8005894 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
 800588e:	6821      	ldr	r1, [r4, #0]
 8005890:	07c9      	lsls	r1, r1, #31
 8005892:	d4e9      	bmi.n	8005868 <HAL_ADCEx_MultiModeConfigChannel+0x98>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8005894:	6899      	ldr	r1, [r3, #8]
 8005896:	f001 0103 	and.w	r1, r1, #3
 800589a:	2901      	cmp	r1, #1
 800589c:	d102      	bne.n	80058a4 <HAL_ADCEx_MultiModeConfigChannel+0xd4>
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	07db      	lsls	r3, r3, #31
 80058a2:	d4e1      	bmi.n	8005868 <HAL_ADCEx_MultiModeConfigChannel+0x98>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80058a4:	6893      	ldr	r3, [r2, #8]
 80058a6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80058aa:	f023 030f 	bic.w	r3, r3, #15
 80058ae:	6093      	str	r3, [r2, #8]
 80058b0:	e7da      	b.n	8005868 <HAL_ADCEx_MultiModeConfigChannel+0x98>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80058b2:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 80058b4:	f043 0320 	orr.w	r3, r3, #32
 80058b8:	642b      	str	r3, [r5, #64]	@ 0x40
    tmp_hal_status = HAL_ERROR;
 80058ba:	2001      	movs	r0, #1
 80058bc:	e7d5      	b.n	800586a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
    return HAL_ERROR;
 80058be:	2001      	movs	r0, #1
 80058c0:	e7d6      	b.n	8005870 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
  __HAL_LOCK(hadc);
 80058c2:	2002      	movs	r0, #2
 80058c4:	e7d4      	b.n	8005870 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 80058c6:	bf00      	nop
 80058c8:	50000100 	.word	0x50000100
 80058cc:	50000400 	.word	0x50000400
 80058d0:	50000700 	.word	0x50000700
 80058d4:	50000300 	.word	0x50000300

080058d8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80058d8:	4907      	ldr	r1, [pc, #28]	@ (80058f8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80058da:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80058dc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80058e0:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80058e2:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80058e4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80058e8:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80058ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80058ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80058f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80058f4:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80058f6:	4770      	bx	lr
 80058f8:	e000ed00 	.word	0xe000ed00

080058fc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80058fc:	4b16      	ldr	r3, [pc, #88]	@ (8005958 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80058fe:	b530      	push	{r4, r5, lr}
 8005900:	68dc      	ldr	r4, [r3, #12]
 8005902:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005906:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800590a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800590c:	2b04      	cmp	r3, #4
 800590e:	bf28      	it	cs
 8005910:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005912:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005914:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005918:	bf8c      	ite	hi
 800591a:	3c03      	subhi	r4, #3
 800591c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800591e:	fa05 f303 	lsl.w	r3, r5, r3
 8005922:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005926:	40a5      	lsls	r5, r4
 8005928:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800592c:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 800592e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005930:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005934:	bfac      	ite	ge
 8005936:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800593a:	4a08      	ldrlt	r2, [pc, #32]	@ (800595c <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800593c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005940:	bfb8      	it	lt
 8005942:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005946:	b2db      	uxtb	r3, r3
 8005948:	bfaa      	itet	ge
 800594a:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800594e:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005950:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005954:	bd30      	pop	{r4, r5, pc}
 8005956:	bf00      	nop
 8005958:	e000ed00 	.word	0xe000ed00
 800595c:	e000ed14 	.word	0xe000ed14

08005960 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005960:	2800      	cmp	r0, #0
 8005962:	db07      	blt.n	8005974 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005964:	0941      	lsrs	r1, r0, #5
 8005966:	4a04      	ldr	r2, [pc, #16]	@ (8005978 <HAL_NVIC_EnableIRQ+0x18>)
 8005968:	f000 001f 	and.w	r0, r0, #31
 800596c:	2301      	movs	r3, #1
 800596e:	4083      	lsls	r3, r0
 8005970:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop
 8005978:	e000e100 	.word	0xe000e100

0800597c <DMA_CalcBaseAndBitshift>:
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800597c:	6802      	ldr	r2, [r0, #0]
 800597e:	4b0a      	ldr	r3, [pc, #40]	@ (80059a8 <DMA_CalcBaseAndBitshift+0x2c>)
 8005980:	429a      	cmp	r2, r3
 8005982:	f04f 0114 	mov.w	r1, #20
 8005986:	d808      	bhi.n	800599a <DMA_CalcBaseAndBitshift+0x1e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005988:	4b08      	ldr	r3, [pc, #32]	@ (80059ac <DMA_CalcBaseAndBitshift+0x30>)
 800598a:	4413      	add	r3, r2
 800598c:	4a08      	ldr	r2, [pc, #32]	@ (80059b0 <DMA_CalcBaseAndBitshift+0x34>)
 800598e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005992:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 8005994:	e9c0 230f 	strd	r2, r3, [r0, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8005998:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800599a:	4b06      	ldr	r3, [pc, #24]	@ (80059b4 <DMA_CalcBaseAndBitshift+0x38>)
 800599c:	4413      	add	r3, r2
 800599e:	4a06      	ldr	r2, [pc, #24]	@ (80059b8 <DMA_CalcBaseAndBitshift+0x3c>)
 80059a0:	fbb3 f3f1 	udiv	r3, r3, r1
 80059a4:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA2;
 80059a6:	e7f5      	b.n	8005994 <DMA_CalcBaseAndBitshift+0x18>
 80059a8:	40020407 	.word	0x40020407
 80059ac:	bffdfff8 	.word	0xbffdfff8
 80059b0:	40020000 	.word	0x40020000
 80059b4:	bffdfbf8 	.word	0xbffdfbf8
 80059b8:	40020400 	.word	0x40020400

080059bc <HAL_DMA_Init>:
{
 80059bc:	b538      	push	{r3, r4, r5, lr}
  if(NULL == hdma)
 80059be:	4604      	mov	r4, r0
 80059c0:	b1e0      	cbz	r0, 80059fc <HAL_DMA_Init+0x40>
  tmp |=  hdma->Init.Direction        |
 80059c2:	e9d0 3501 	ldrd	r3, r5, [r0, #4]
 80059c6:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059c8:	68c5      	ldr	r5, [r0, #12]
  tmp = hdma->Instance->CCR;
 80059ca:	6801      	ldr	r1, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059cc:	432b      	orrs	r3, r5
 80059ce:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 80059d0:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059d2:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059d4:	6945      	ldr	r5, [r0, #20]
 80059d6:	432b      	orrs	r3, r5
 80059d8:	6985      	ldr	r5, [r0, #24]
 80059da:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 80059dc:	69c5      	ldr	r5, [r0, #28]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80059de:	f422 527f 	bic.w	r2, r2, #16320	@ 0x3fc0
 80059e2:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
          hdma->Init.Mode                | hdma->Init.Priority;
 80059e6:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 80059e8:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 80059ea:	600b      	str	r3, [r1, #0]
  DMA_CalcBaseAndBitshift(hdma);
 80059ec:	f7ff ffc6 	bl	800597c <DMA_CalcBaseAndBitshift>
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80059f0:	2000      	movs	r0, #0
  hdma->Lock = HAL_UNLOCKED;
 80059f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80059f6:	63a0      	str	r0, [r4, #56]	@ 0x38
  hdma->Lock = HAL_UNLOCKED;
 80059f8:	8423      	strh	r3, [r4, #32]
}
 80059fa:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80059fc:	2001      	movs	r0, #1
 80059fe:	e7fc      	b.n	80059fa <HAL_DMA_Init+0x3e>

08005a00 <HAL_DMA_Start_IT>:
{
 8005a00:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8005a02:	f890 4020 	ldrb.w	r4, [r0, #32]
 8005a06:	2c01      	cmp	r4, #1
 8005a08:	d033      	beq.n	8005a72 <HAL_DMA_Start_IT+0x72>
  if(HAL_DMA_STATE_READY == hdma->State)
 8005a0a:	f890 5021 	ldrb.w	r5, [r0, #33]	@ 0x21
  __HAL_LOCK(hdma);
 8005a0e:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8005a10:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 8005a12:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8005a16:	f04f 0400 	mov.w	r4, #0
 8005a1a:	d128      	bne.n	8005a6e <HAL_DMA_Start_IT+0x6e>
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a1c:	6384      	str	r4, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_BUSY;
 8005a1e:	2602      	movs	r6, #2
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005a20:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8005a22:	f880 6021 	strb.w	r6, [r0, #33]	@ 0x21
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005a26:	6826      	ldr	r6, [r4, #0]
 8005a28:	f026 0601 	bic.w	r6, r6, #1
 8005a2c:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005a2e:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	@ 0x3c
 8005a32:	40bd      	lsls	r5, r7
 8005a34:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8005a36:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005a38:	6843      	ldr	r3, [r0, #4]
 8005a3a:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 8005a3c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->Instance->CPAR = DstAddress;
 8005a3e:	bf0b      	itete	eq
 8005a40:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8005a42:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8005a44:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8005a46:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8005a48:	b14b      	cbz	r3, 8005a5e <HAL_DMA_Start_IT+0x5e>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005a4a:	6823      	ldr	r3, [r4, #0]
 8005a4c:	f043 030e 	orr.w	r3, r3, #14
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8005a50:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8005a52:	6823      	ldr	r3, [r4, #0]
 8005a54:	f043 0301 	orr.w	r3, r3, #1
 8005a58:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a5a:	2000      	movs	r0, #0
}
 8005a5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8005a5e:	6823      	ldr	r3, [r4, #0]
 8005a60:	f043 030a 	orr.w	r3, r3, #10
 8005a64:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8005a66:	6823      	ldr	r3, [r4, #0]
 8005a68:	f023 0304 	bic.w	r3, r3, #4
 8005a6c:	e7f0      	b.n	8005a50 <HAL_DMA_Start_IT+0x50>
    __HAL_UNLOCK(hdma);
 8005a6e:	f880 4020 	strb.w	r4, [r0, #32]
  __HAL_LOCK(hdma);
 8005a72:	2002      	movs	r0, #2
 8005a74:	e7f2      	b.n	8005a5c <HAL_DMA_Start_IT+0x5c>

08005a76 <HAL_DMA_Abort>:
  if(NULL == hdma)
 8005a76:	b140      	cbz	r0, 8005a8a <HAL_DMA_Abort+0x14>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a78:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8005a7c:	2b02      	cmp	r3, #2
 8005a7e:	d006      	beq.n	8005a8e <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a80:	2304      	movs	r3, #4
 8005a82:	6383      	str	r3, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 8005a84:	2300      	movs	r3, #0
 8005a86:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 8005a8a:	2001      	movs	r0, #1
 8005a8c:	4770      	bx	lr
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005a8e:	6803      	ldr	r3, [r0, #0]
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	f022 020e 	bic.w	r2, r2, #14
 8005a96:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	f022 0201 	bic.w	r2, r2, #1
 8005a9e:	601a      	str	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005aa0:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	408b      	lsls	r3, r1
 8005aa8:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hdma);
 8005aaa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005aae:	8403      	strh	r3, [r0, #32]
  return HAL_OK;
 8005ab0:	2000      	movs	r0, #0
}
 8005ab2:	4770      	bx	lr

08005ab4 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005ab4:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8005ab6:	6c02      	ldr	r2, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8005ab8:	6803      	ldr	r3, [r0, #0]
{
 8005aba:	b470      	push	{r4, r5, r6}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005abc:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8005abe:	681d      	ldr	r5, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8005ac0:	2404      	movs	r4, #4
 8005ac2:	4094      	lsls	r4, r2
 8005ac4:	4234      	tst	r4, r6
 8005ac6:	d00e      	beq.n	8005ae6 <HAL_DMA_IRQHandler+0x32>
 8005ac8:	f015 0f04 	tst.w	r5, #4
 8005acc:	d00b      	beq.n	8005ae6 <HAL_DMA_IRQHandler+0x32>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	0692      	lsls	r2, r2, #26
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8005ad2:	bf5e      	ittt	pl
 8005ad4:	681a      	ldrpl	r2, [r3, #0]
 8005ad6:	f022 0204 	bicpl.w	r2, r2, #4
 8005ada:	601a      	strpl	r2, [r3, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8005adc:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8005ade:	604c      	str	r4, [r1, #4]
    if(hdma->XferErrorCallback != NULL)
 8005ae0:	b363      	cbz	r3, 8005b3c <HAL_DMA_IRQHandler+0x88>
}
 8005ae2:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8005ae4:	4718      	bx	r3
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8005ae6:	2402      	movs	r4, #2
 8005ae8:	4094      	lsls	r4, r2
 8005aea:	4234      	tst	r4, r6
 8005aec:	d012      	beq.n	8005b14 <HAL_DMA_IRQHandler+0x60>
 8005aee:	f015 0f02 	tst.w	r5, #2
 8005af2:	d00f      	beq.n	8005b14 <HAL_DMA_IRQHandler+0x60>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	0695      	lsls	r5, r2, #26
 8005af8:	d406      	bmi.n	8005b08 <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8005afa:	681a      	ldr	r2, [r3, #0]
 8005afc:	f022 020a 	bic.w	r2, r2, #10
 8005b00:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8005b02:	2301      	movs	r3, #1
 8005b04:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8005b08:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8005b0a:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 8005b0c:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8005b10:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8005b12:	e7e5      	b.n	8005ae0 <HAL_DMA_IRQHandler+0x2c>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005b14:	2408      	movs	r4, #8
 8005b16:	4094      	lsls	r4, r2
 8005b18:	4234      	tst	r4, r6
 8005b1a:	d00f      	beq.n	8005b3c <HAL_DMA_IRQHandler+0x88>
 8005b1c:	072c      	lsls	r4, r5, #28
 8005b1e:	d50d      	bpl.n	8005b3c <HAL_DMA_IRQHandler+0x88>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005b20:	681c      	ldr	r4, [r3, #0]
 8005b22:	f024 040e 	bic.w	r4, r4, #14
 8005b26:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	fa03 f202 	lsl.w	r2, r3, r2
 8005b2e:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005b30:	6383      	str	r3, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 8005b32:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b36:	8403      	strh	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8005b38:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8005b3a:	e7d1      	b.n	8005ae0 <HAL_DMA_IRQHandler+0x2c>
}
 8005b3c:	bc70      	pop	{r4, r5, r6}
 8005b3e:	4770      	bx	lr

08005b40 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8005b40:	6b80      	ldr	r0, [r0, #56]	@ 0x38
}
 8005b42:	4770      	bx	lr

08005b44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005b44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b48:	f8df 917c 	ldr.w	r9, [pc, #380]	@ 8005cc8 <HAL_GPIO_Init+0x184>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005b4c:	4c5c      	ldr	r4, [pc, #368]	@ (8005cc0 <HAL_GPIO_Init+0x17c>)
  uint32_t position = 0x00u;
 8005b4e:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b50:	680a      	ldr	r2, [r1, #0]
 8005b52:	fa32 f503 	lsrs.w	r5, r2, r3
 8005b56:	d102      	bne.n	8005b5e <HAL_GPIO_Init+0x1a>
      }
    }

    position++;
  }
}
 8005b58:	b003      	add	sp, #12
 8005b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005b5e:	2501      	movs	r5, #1
 8005b60:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00u)
 8005b64:	ea18 0202 	ands.w	r2, r8, r2
 8005b68:	f000 80a0 	beq.w	8005cac <HAL_GPIO_Init+0x168>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005b6c:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005b6e:	2703      	movs	r7, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005b70:	f006 0503 	and.w	r5, r6, #3
 8005b74:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005b78:	fa07 fc0e 	lsl.w	ip, r7, lr
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005b7c:	1e6f      	subs	r7, r5, #1
 8005b7e:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005b80:	ea6f 0c0c 	mvn.w	ip, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005b84:	d834      	bhi.n	8005bf0 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 8005b86:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005b88:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005b8c:	68cf      	ldr	r7, [r1, #12]
 8005b8e:	fa07 f70e 	lsl.w	r7, r7, lr
 8005b92:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8005b96:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8005b98:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005b9a:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b9e:	f3c6 1700 	ubfx	r7, r6, #4, #1
 8005ba2:	409f      	lsls	r7, r3
 8005ba4:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8005ba8:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8005baa:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8005bac:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005bb0:	688f      	ldr	r7, [r1, #8]
 8005bb2:	fa07 f70e 	lsl.w	r7, r7, lr
 8005bb6:	ea47 0708 	orr.w	r7, r7, r8
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005bba:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
 8005bbc:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005bbe:	d119      	bne.n	8005bf4 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3u];
 8005bc0:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 8005bc4:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005bc8:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8005bcc:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005bd0:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8005bd4:	f04f 0b0f 	mov.w	fp, #15
 8005bd8:	fa0b fb0a 	lsl.w	fp, fp, sl
 8005bdc:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005be0:	690f      	ldr	r7, [r1, #16]
 8005be2:	fa07 f70a 	lsl.w	r7, r7, sl
 8005be6:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3u] = temp;
 8005bea:	f8c8 7020 	str.w	r7, [r8, #32]
 8005bee:	e001      	b.n	8005bf4 <HAL_GPIO_Init+0xb0>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005bf0:	2d03      	cmp	r5, #3
 8005bf2:	d1da      	bne.n	8005baa <HAL_GPIO_Init+0x66>
      temp = GPIOx->MODER;
 8005bf4:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005bf6:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8005bfa:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005bfe:	433d      	orrs	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005c00:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8005c04:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005c06:	d051      	beq.n	8005cac <HAL_GPIO_Init+0x168>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c08:	f8d9 5018 	ldr.w	r5, [r9, #24]
 8005c0c:	f045 0501 	orr.w	r5, r5, #1
 8005c10:	f8c9 5018 	str.w	r5, [r9, #24]
 8005c14:	f8d9 5018 	ldr.w	r5, [r9, #24]
 8005c18:	f023 0703 	bic.w	r7, r3, #3
 8005c1c:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 8005c20:	f005 0501 	and.w	r5, r5, #1
 8005c24:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
 8005c28:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005c2a:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c2e:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8005c30:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005c32:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8005c36:	f04f 0e0f 	mov.w	lr, #15
 8005c3a:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005c3e:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005c42:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005c46:	d033      	beq.n	8005cb0 <HAL_GPIO_Init+0x16c>
 8005c48:	4d1e      	ldr	r5, [pc, #120]	@ (8005cc4 <HAL_GPIO_Init+0x180>)
 8005c4a:	42a8      	cmp	r0, r5
 8005c4c:	d032      	beq.n	8005cb4 <HAL_GPIO_Init+0x170>
 8005c4e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005c52:	42a8      	cmp	r0, r5
 8005c54:	d030      	beq.n	8005cb8 <HAL_GPIO_Init+0x174>
 8005c56:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005c5a:	42a8      	cmp	r0, r5
 8005c5c:	d02e      	beq.n	8005cbc <HAL_GPIO_Init+0x178>
 8005c5e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005c62:	42a8      	cmp	r0, r5
 8005c64:	bf14      	ite	ne
 8005c66:	2505      	movne	r5, #5
 8005c68:	2504      	moveq	r5, #4
 8005c6a:	fa05 f50c 	lsl.w	r5, r5, ip
 8005c6e:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005c72:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR;
 8005c74:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8005c76:	43d7      	mvns	r7, r2
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005c78:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~(iocurrent);
 8005c7c:	bf0c      	ite	eq
 8005c7e:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8005c80:	4315      	orrne	r5, r2
        EXTI->RTSR = temp;
 8005c82:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR;
 8005c84:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005c86:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~(iocurrent);
 8005c8a:	bf0c      	ite	eq
 8005c8c:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8005c8e:	4315      	orrne	r5, r2
        EXTI->FTSR = temp;
 8005c90:	60e5      	str	r5, [r4, #12]
        temp = EXTI->EMR;
 8005c92:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005c94:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~(iocurrent);
 8005c98:	bf0c      	ite	eq
 8005c9a:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8005c9c:	4315      	orrne	r5, r2
        EXTI->EMR = temp;
 8005c9e:	6065      	str	r5, [r4, #4]
        temp = EXTI->IMR;
 8005ca0:	6825      	ldr	r5, [r4, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005ca2:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 8005ca4:	bf54      	ite	pl
 8005ca6:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8005ca8:	4315      	orrmi	r5, r2
        EXTI->IMR = temp;
 8005caa:	6025      	str	r5, [r4, #0]
    position++;
 8005cac:	3301      	adds	r3, #1
 8005cae:	e74f      	b.n	8005b50 <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005cb0:	2500      	movs	r5, #0
 8005cb2:	e7da      	b.n	8005c6a <HAL_GPIO_Init+0x126>
 8005cb4:	2501      	movs	r5, #1
 8005cb6:	e7d8      	b.n	8005c6a <HAL_GPIO_Init+0x126>
 8005cb8:	2502      	movs	r5, #2
 8005cba:	e7d6      	b.n	8005c6a <HAL_GPIO_Init+0x126>
 8005cbc:	2503      	movs	r5, #3
 8005cbe:	e7d4      	b.n	8005c6a <HAL_GPIO_Init+0x126>
 8005cc0:	40010400 	.word	0x40010400
 8005cc4:	48000400 	.word	0x48000400
 8005cc8:	40021000 	.word	0x40021000

08005ccc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005ccc:	b10a      	cbz	r2, 8005cd2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005cce:	6181      	str	r1, [r0, #24]
 8005cd0:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005cd2:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8005cd4:	4770      	bx	lr
	...

08005cd8 <HAL_PWR_EnableBkUpAccess>:
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR, PWR_CR_DBP);  
 8005cd8:	4a02      	ldr	r2, [pc, #8]	@ (8005ce4 <HAL_PWR_EnableBkUpAccess+0xc>)
 8005cda:	6813      	ldr	r3, [r2, #0]
 8005cdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ce0:	6013      	str	r3, [r2, #0]
}
 8005ce2:	4770      	bx	lr
 8005ce4:	40007000 	.word	0x40007000

08005ce8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ce8:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005cec:	4605      	mov	r5, r0
 8005cee:	2800      	cmp	r0, #0
 8005cf0:	d033      	beq.n	8005d5a <HAL_RCC_OscConfig+0x72>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005cf2:	6803      	ldr	r3, [r0, #0]
 8005cf4:	07da      	lsls	r2, r3, #31
 8005cf6:	d411      	bmi.n	8005d1c <HAL_RCC_OscConfig+0x34>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005cf8:	682b      	ldr	r3, [r5, #0]
 8005cfa:	079b      	lsls	r3, r3, #30
 8005cfc:	f100 8081 	bmi.w	8005e02 <HAL_RCC_OscConfig+0x11a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d00:	682b      	ldr	r3, [r5, #0]
 8005d02:	071c      	lsls	r4, r3, #28
 8005d04:	f100 80eb 	bmi.w	8005ede <HAL_RCC_OscConfig+0x1f6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d08:	682b      	ldr	r3, [r5, #0]
 8005d0a:	0758      	lsls	r0, r3, #29
 8005d0c:	f100 8130 	bmi.w	8005f70 <HAL_RCC_OscConfig+0x288>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d10:	69eb      	ldr	r3, [r5, #28]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	f040 81b5 	bne.w	8006082 <HAL_RCC_OscConfig+0x39a>
        }
      }
    }
  }

  return HAL_OK;
 8005d18:	2000      	movs	r0, #0
 8005d1a:	e047      	b.n	8005dac <HAL_RCC_OscConfig+0xc4>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005d1c:	4cb0      	ldr	r4, [pc, #704]	@ (8005fe0 <HAL_RCC_OscConfig+0x2f8>)
 8005d1e:	6863      	ldr	r3, [r4, #4]
 8005d20:	f003 030c 	and.w	r3, r3, #12
 8005d24:	2b04      	cmp	r3, #4
 8005d26:	d007      	beq.n	8005d38 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005d28:	6863      	ldr	r3, [r4, #4]
 8005d2a:	f003 030c 	and.w	r3, r3, #12
 8005d2e:	2b08      	cmp	r3, #8
 8005d30:	d115      	bne.n	8005d5e <HAL_RCC_OscConfig+0x76>
 8005d32:	6863      	ldr	r3, [r4, #4]
 8005d34:	03df      	lsls	r7, r3, #15
 8005d36:	d512      	bpl.n	8005d5e <HAL_RCC_OscConfig+0x76>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d38:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005d3c:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d40:	6821      	ldr	r1, [r4, #0]
 8005d42:	fa93 f3a3 	rbit	r3, r3
 8005d46:	2201      	movs	r2, #1
 8005d48:	fab3 f383 	clz	r3, r3
 8005d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d50:	420b      	tst	r3, r1
 8005d52:	d0d1      	beq.n	8005cf8 <HAL_RCC_OscConfig+0x10>
 8005d54:	686b      	ldr	r3, [r5, #4]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d1ce      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8005d5a:	2001      	movs	r0, #1
 8005d5c:	e026      	b.n	8005dac <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d5e:	686a      	ldr	r2, [r5, #4]
 8005d60:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8005d64:	d125      	bne.n	8005db2 <HAL_RCC_OscConfig+0xca>
 8005d66:	6823      	ldr	r3, [r4, #0]
 8005d68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d6c:	6023      	str	r3, [r4, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005d6e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005d70:	68a9      	ldr	r1, [r5, #8]
 8005d72:	f023 030f 	bic.w	r3, r3, #15
 8005d76:	430b      	orrs	r3, r1
 8005d78:	62e3      	str	r3, [r4, #44]	@ 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005d7a:	b352      	cbz	r2, 8005dd2 <HAL_RCC_OscConfig+0xea>
        tickstart = HAL_GetTick();
 8005d7c:	f7ff f866 	bl	8004e4c <HAL_GetTick>
 8005d80:	f44f 3700 	mov.w	r7, #131072	@ 0x20000
 8005d84:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d86:	f04f 0801 	mov.w	r8, #1
 8005d8a:	fa97 f3a7 	rbit	r3, r7
 8005d8e:	6822      	ldr	r2, [r4, #0]
 8005d90:	fa97 f3a7 	rbit	r3, r7
 8005d94:	fab3 f383 	clz	r3, r3
 8005d98:	fa08 f303 	lsl.w	r3, r8, r3
 8005d9c:	4213      	tst	r3, r2
 8005d9e:	d1ab      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005da0:	f7ff f854 	bl	8004e4c <HAL_GetTick>
 8005da4:	1b80      	subs	r0, r0, r6
 8005da6:	2864      	cmp	r0, #100	@ 0x64
 8005da8:	d9ef      	bls.n	8005d8a <HAL_RCC_OscConfig+0xa2>
            return HAL_TIMEOUT;
 8005daa:	2003      	movs	r0, #3
}
 8005dac:	b002      	add	sp, #8
 8005dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005db2:	6823      	ldr	r3, [r4, #0]
 8005db4:	b932      	cbnz	r2, 8005dc4 <HAL_RCC_OscConfig+0xdc>
 8005db6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005dba:	6023      	str	r3, [r4, #0]
 8005dbc:	6823      	ldr	r3, [r4, #0]
 8005dbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005dc2:	e7d3      	b.n	8005d6c <HAL_RCC_OscConfig+0x84>
 8005dc4:	f5b2 2fa0 	cmp.w	r2, #327680	@ 0x50000
 8005dc8:	d1f5      	bne.n	8005db6 <HAL_RCC_OscConfig+0xce>
 8005dca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005dce:	6023      	str	r3, [r4, #0]
 8005dd0:	e7c9      	b.n	8005d66 <HAL_RCC_OscConfig+0x7e>
        tickstart = HAL_GetTick();
 8005dd2:	f7ff f83b 	bl	8004e4c <HAL_GetTick>
 8005dd6:	f44f 3700 	mov.w	r7, #131072	@ 0x20000
 8005dda:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ddc:	f04f 0801 	mov.w	r8, #1
 8005de0:	fa97 f3a7 	rbit	r3, r7
 8005de4:	6822      	ldr	r2, [r4, #0]
 8005de6:	fa97 f3a7 	rbit	r3, r7
 8005dea:	fab3 f383 	clz	r3, r3
 8005dee:	fa08 f303 	lsl.w	r3, r8, r3
 8005df2:	4213      	tst	r3, r2
 8005df4:	d080      	beq.n	8005cf8 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005df6:	f7ff f829 	bl	8004e4c <HAL_GetTick>
 8005dfa:	1b80      	subs	r0, r0, r6
 8005dfc:	2864      	cmp	r0, #100	@ 0x64
 8005dfe:	d9ef      	bls.n	8005de0 <HAL_RCC_OscConfig+0xf8>
 8005e00:	e7d3      	b.n	8005daa <HAL_RCC_OscConfig+0xc2>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005e02:	4c77      	ldr	r4, [pc, #476]	@ (8005fe0 <HAL_RCC_OscConfig+0x2f8>)
 8005e04:	6863      	ldr	r3, [r4, #4]
 8005e06:	f013 0f0c 	tst.w	r3, #12
 8005e0a:	d007      	beq.n	8005e1c <HAL_RCC_OscConfig+0x134>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005e0c:	6863      	ldr	r3, [r4, #4]
 8005e0e:	f003 030c 	and.w	r3, r3, #12
 8005e12:	2b08      	cmp	r3, #8
 8005e14:	d11f      	bne.n	8005e56 <HAL_RCC_OscConfig+0x16e>
 8005e16:	6863      	ldr	r3, [r4, #4]
 8005e18:	03de      	lsls	r6, r3, #15
 8005e1a:	d41c      	bmi.n	8005e56 <HAL_RCC_OscConfig+0x16e>
 8005e1c:	2302      	movs	r3, #2
 8005e1e:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e22:	6821      	ldr	r1, [r4, #0]
 8005e24:	fa93 f3a3 	rbit	r3, r3
 8005e28:	2201      	movs	r2, #1
 8005e2a:	fab3 f383 	clz	r3, r3
 8005e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e32:	420b      	tst	r3, r1
 8005e34:	d002      	beq.n	8005e3c <HAL_RCC_OscConfig+0x154>
 8005e36:	692b      	ldr	r3, [r5, #16]
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d18e      	bne.n	8005d5a <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e3c:	6821      	ldr	r1, [r4, #0]
 8005e3e:	22f8      	movs	r2, #248	@ 0xf8
 8005e40:	fa92 f2a2 	rbit	r2, r2
 8005e44:	696b      	ldr	r3, [r5, #20]
 8005e46:	fab2 f282 	clz	r2, r2
 8005e4a:	4093      	lsls	r3, r2
 8005e4c:	f021 02f8 	bic.w	r2, r1, #248	@ 0xf8
 8005e50:	4313      	orrs	r3, r2
 8005e52:	6023      	str	r3, [r4, #0]
 8005e54:	e754      	b.n	8005d00 <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005e56:	692a      	ldr	r2, [r5, #16]
 8005e58:	2601      	movs	r6, #1
 8005e5a:	b1fa      	cbz	r2, 8005e9c <HAL_RCC_OscConfig+0x1b4>
 8005e5c:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 8005e60:	fab3 f383 	clz	r3, r3
 8005e64:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005e68:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005e6c:	009b      	lsls	r3, r3, #2
 8005e6e:	f04f 0802 	mov.w	r8, #2
 8005e72:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8005e74:	f7fe ffea 	bl	8004e4c <HAL_GetTick>
 8005e78:	4607      	mov	r7, r0
 8005e7a:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e7e:	6822      	ldr	r2, [r4, #0]
 8005e80:	fa98 f3a8 	rbit	r3, r8
 8005e84:	fab3 f383 	clz	r3, r3
 8005e88:	fa06 f303 	lsl.w	r3, r6, r3
 8005e8c:	4213      	tst	r3, r2
 8005e8e:	d1d5      	bne.n	8005e3c <HAL_RCC_OscConfig+0x154>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e90:	f7fe ffdc 	bl	8004e4c <HAL_GetTick>
 8005e94:	1bc0      	subs	r0, r0, r7
 8005e96:	2802      	cmp	r0, #2
 8005e98:	d9ef      	bls.n	8005e7a <HAL_RCC_OscConfig+0x192>
 8005e9a:	e786      	b.n	8005daa <HAL_RCC_OscConfig+0xc2>
 8005e9c:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 8005ea0:	fab3 f383 	clz	r3, r3
 8005ea4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005ea8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005eac:	009b      	lsls	r3, r3, #2
 8005eae:	f04f 0802 	mov.w	r8, #2
 8005eb2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005eb4:	f7fe ffca 	bl	8004e4c <HAL_GetTick>
 8005eb8:	4607      	mov	r7, r0
 8005eba:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ebe:	6822      	ldr	r2, [r4, #0]
 8005ec0:	fa98 f3a8 	rbit	r3, r8
 8005ec4:	fab3 f383 	clz	r3, r3
 8005ec8:	fa06 f303 	lsl.w	r3, r6, r3
 8005ecc:	4213      	tst	r3, r2
 8005ece:	f43f af17 	beq.w	8005d00 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ed2:	f7fe ffbb 	bl	8004e4c <HAL_GetTick>
 8005ed6:	1bc0      	subs	r0, r0, r7
 8005ed8:	2802      	cmp	r0, #2
 8005eda:	d9ee      	bls.n	8005eba <HAL_RCC_OscConfig+0x1d2>
 8005edc:	e765      	b.n	8005daa <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005ede:	69aa      	ldr	r2, [r5, #24]
 8005ee0:	4e3f      	ldr	r6, [pc, #252]	@ (8005fe0 <HAL_RCC_OscConfig+0x2f8>)
 8005ee2:	4940      	ldr	r1, [pc, #256]	@ (8005fe4 <HAL_RCC_OscConfig+0x2fc>)
 8005ee4:	2401      	movs	r4, #1
 8005ee6:	b30a      	cbz	r2, 8005f2c <HAL_RCC_OscConfig+0x244>
 8005ee8:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 8005eec:	fab3 f383 	clz	r3, r3
 8005ef0:	440b      	add	r3, r1
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	2702      	movs	r7, #2
 8005ef6:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 8005ef8:	f7fe ffa8 	bl	8004e4c <HAL_GetTick>
 8005efc:	4680      	mov	r8, r0
 8005efe:	fa97 f3a7 	rbit	r3, r7
 8005f02:	fa97 f3a7 	rbit	r3, r7
 8005f06:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f0a:	6a72      	ldr	r2, [r6, #36]	@ 0x24
 8005f0c:	fa97 f3a7 	rbit	r3, r7
 8005f10:	fab3 f383 	clz	r3, r3
 8005f14:	fa04 f303 	lsl.w	r3, r4, r3
 8005f18:	4213      	tst	r3, r2
 8005f1a:	f47f aef5 	bne.w	8005d08 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f1e:	f7fe ff95 	bl	8004e4c <HAL_GetTick>
 8005f22:	eba0 0008 	sub.w	r0, r0, r8
 8005f26:	2802      	cmp	r0, #2
 8005f28:	d9e9      	bls.n	8005efe <HAL_RCC_OscConfig+0x216>
 8005f2a:	e73e      	b.n	8005daa <HAL_RCC_OscConfig+0xc2>
 8005f2c:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 8005f30:	fab3 f383 	clz	r3, r3
 8005f34:	440b      	add	r3, r1
 8005f36:	009b      	lsls	r3, r3, #2
 8005f38:	2702      	movs	r7, #2
 8005f3a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8005f3c:	f7fe ff86 	bl	8004e4c <HAL_GetTick>
 8005f40:	4680      	mov	r8, r0
 8005f42:	fa97 f3a7 	rbit	r3, r7
 8005f46:	fa97 f3a7 	rbit	r3, r7
 8005f4a:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f4e:	6a72      	ldr	r2, [r6, #36]	@ 0x24
 8005f50:	fa97 f3a7 	rbit	r3, r7
 8005f54:	fab3 f383 	clz	r3, r3
 8005f58:	fa04 f303 	lsl.w	r3, r4, r3
 8005f5c:	4213      	tst	r3, r2
 8005f5e:	f43f aed3 	beq.w	8005d08 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f62:	f7fe ff73 	bl	8004e4c <HAL_GetTick>
 8005f66:	eba0 0008 	sub.w	r0, r0, r8
 8005f6a:	2802      	cmp	r0, #2
 8005f6c:	d9e9      	bls.n	8005f42 <HAL_RCC_OscConfig+0x25a>
 8005f6e:	e71c      	b.n	8005daa <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f70:	4c1b      	ldr	r4, [pc, #108]	@ (8005fe0 <HAL_RCC_OscConfig+0x2f8>)
 8005f72:	69e3      	ldr	r3, [r4, #28]
 8005f74:	00d9      	lsls	r1, r3, #3
 8005f76:	d431      	bmi.n	8005fdc <HAL_RCC_OscConfig+0x2f4>
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f78:	69e3      	ldr	r3, [r4, #28]
 8005f7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f7e:	61e3      	str	r3, [r4, #28]
 8005f80:	69e3      	ldr	r3, [r4, #28]
 8005f82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f86:	9301      	str	r3, [sp, #4]
 8005f88:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005f8a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f8c:	4f16      	ldr	r7, [pc, #88]	@ (8005fe8 <HAL_RCC_OscConfig+0x300>)
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	05da      	lsls	r2, r3, #23
 8005f92:	d52b      	bpl.n	8005fec <HAL_RCC_OscConfig+0x304>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f94:	68eb      	ldr	r3, [r5, #12]
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d139      	bne.n	800600e <HAL_RCC_OscConfig+0x326>
 8005f9a:	6a23      	ldr	r3, [r4, #32]
 8005f9c:	f043 0301 	orr.w	r3, r3, #1
 8005fa0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8005fa2:	f7fe ff53 	bl	8004e4c <HAL_GetTick>
 8005fa6:	2702      	movs	r7, #2
 8005fa8:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005faa:	f04f 0901 	mov.w	r9, #1
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005fae:	f241 3a88 	movw	sl, #5000	@ 0x1388
 8005fb2:	fa97 f3a7 	rbit	r3, r7
 8005fb6:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fba:	6a22      	ldr	r2, [r4, #32]
 8005fbc:	fa97 f3a7 	rbit	r3, r7
 8005fc0:	fab3 f383 	clz	r3, r3
 8005fc4:	fa09 f303 	lsl.w	r3, r9, r3
 8005fc8:	4213      	tst	r3, r2
 8005fca:	d053      	beq.n	8006074 <HAL_RCC_OscConfig+0x38c>
    if(pwrclkchanged == SET)
 8005fcc:	2e00      	cmp	r6, #0
 8005fce:	f43f ae9f 	beq.w	8005d10 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fd2:	69e3      	ldr	r3, [r4, #28]
 8005fd4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005fd8:	61e3      	str	r3, [r4, #28]
 8005fda:	e699      	b.n	8005d10 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8005fdc:	2600      	movs	r6, #0
 8005fde:	e7d5      	b.n	8005f8c <HAL_RCC_OscConfig+0x2a4>
 8005fe0:	40021000 	.word	0x40021000
 8005fe4:	10908120 	.word	0x10908120
 8005fe8:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ff2:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8005ff4:	f7fe ff2a 	bl	8004e4c <HAL_GetTick>
 8005ff8:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	05db      	lsls	r3, r3, #23
 8005ffe:	d4c9      	bmi.n	8005f94 <HAL_RCC_OscConfig+0x2ac>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006000:	f7fe ff24 	bl	8004e4c <HAL_GetTick>
 8006004:	eba0 0008 	sub.w	r0, r0, r8
 8006008:	2864      	cmp	r0, #100	@ 0x64
 800600a:	d9f6      	bls.n	8005ffa <HAL_RCC_OscConfig+0x312>
 800600c:	e6cd      	b.n	8005daa <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800600e:	bb1b      	cbnz	r3, 8006058 <HAL_RCC_OscConfig+0x370>
 8006010:	6a23      	ldr	r3, [r4, #32]
 8006012:	f023 0301 	bic.w	r3, r3, #1
 8006016:	6223      	str	r3, [r4, #32]
 8006018:	6a23      	ldr	r3, [r4, #32]
 800601a:	f023 0304 	bic.w	r3, r3, #4
 800601e:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8006020:	f7fe ff14 	bl	8004e4c <HAL_GetTick>
 8006024:	2702      	movs	r7, #2
 8006026:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006028:	f04f 0901 	mov.w	r9, #1
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800602c:	f241 3a88 	movw	sl, #5000	@ 0x1388
 8006030:	fa97 f3a7 	rbit	r3, r7
 8006034:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006038:	6a22      	ldr	r2, [r4, #32]
 800603a:	fa97 f3a7 	rbit	r3, r7
 800603e:	fab3 f383 	clz	r3, r3
 8006042:	fa09 f303 	lsl.w	r3, r9, r3
 8006046:	4213      	tst	r3, r2
 8006048:	d0c0      	beq.n	8005fcc <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800604a:	f7fe feff 	bl	8004e4c <HAL_GetTick>
 800604e:	eba0 0008 	sub.w	r0, r0, r8
 8006052:	4550      	cmp	r0, sl
 8006054:	d9ec      	bls.n	8006030 <HAL_RCC_OscConfig+0x348>
 8006056:	e6a8      	b.n	8005daa <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006058:	2b05      	cmp	r3, #5
 800605a:	6a23      	ldr	r3, [r4, #32]
 800605c:	d103      	bne.n	8006066 <HAL_RCC_OscConfig+0x37e>
 800605e:	f043 0304 	orr.w	r3, r3, #4
 8006062:	6223      	str	r3, [r4, #32]
 8006064:	e799      	b.n	8005f9a <HAL_RCC_OscConfig+0x2b2>
 8006066:	f023 0301 	bic.w	r3, r3, #1
 800606a:	6223      	str	r3, [r4, #32]
 800606c:	6a23      	ldr	r3, [r4, #32]
 800606e:	f023 0304 	bic.w	r3, r3, #4
 8006072:	e795      	b.n	8005fa0 <HAL_RCC_OscConfig+0x2b8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006074:	f7fe feea 	bl	8004e4c <HAL_GetTick>
 8006078:	eba0 0008 	sub.w	r0, r0, r8
 800607c:	4550      	cmp	r0, sl
 800607e:	d998      	bls.n	8005fb2 <HAL_RCC_OscConfig+0x2ca>
 8006080:	e693      	b.n	8005daa <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006082:	4c46      	ldr	r4, [pc, #280]	@ (800619c <HAL_RCC_OscConfig+0x4b4>)
 8006084:	6862      	ldr	r2, [r4, #4]
 8006086:	f002 020c 	and.w	r2, r2, #12
 800608a:	2a08      	cmp	r2, #8
 800608c:	d074      	beq.n	8006178 <HAL_RCC_OscConfig+0x490>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800608e:	2b02      	cmp	r3, #2
 8006090:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006094:	d14d      	bne.n	8006132 <HAL_RCC_OscConfig+0x44a>
 8006096:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 800609a:	fab3 f383 	clz	r3, r3
 800609e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80060a2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80060a6:	009b      	lsls	r3, r3, #2
 80060a8:	2200      	movs	r2, #0
 80060aa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80060ac:	f7fe fece 	bl	8004e4c <HAL_GetTick>
 80060b0:	f04f 7800 	mov.w	r8, #33554432	@ 0x2000000
 80060b4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80060b6:	2601      	movs	r6, #1
 80060b8:	fa98 f3a8 	rbit	r3, r8
 80060bc:	6822      	ldr	r2, [r4, #0]
 80060be:	fa98 f3a8 	rbit	r3, r8
 80060c2:	fab3 f383 	clz	r3, r3
 80060c6:	fa06 f303 	lsl.w	r3, r6, r3
 80060ca:	4213      	tst	r3, r2
 80060cc:	d12b      	bne.n	8006126 <HAL_RCC_OscConfig+0x43e>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80060ce:	e9d5 1308 	ldrd	r1, r3, [r5, #32]
 80060d2:	6862      	ldr	r2, [r4, #4]
 80060d4:	430b      	orrs	r3, r1
 80060d6:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
 80060da:	4313      	orrs	r3, r2
 80060dc:	6063      	str	r3, [r4, #4]
 80060de:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80060e2:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 80060e6:	fab3 f383 	clz	r3, r3
 80060ea:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80060ee:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80060f2:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80060f4:	2701      	movs	r7, #1
        __HAL_RCC_PLL_ENABLE();
 80060f6:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 80060f8:	f7fe fea8 	bl	8004e4c <HAL_GetTick>
 80060fc:	f04f 7600 	mov.w	r6, #33554432	@ 0x2000000
 8006100:	4605      	mov	r5, r0
 8006102:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006106:	6822      	ldr	r2, [r4, #0]
 8006108:	fa96 f3a6 	rbit	r3, r6
 800610c:	fab3 f383 	clz	r3, r3
 8006110:	fa07 f303 	lsl.w	r3, r7, r3
 8006114:	4213      	tst	r3, r2
 8006116:	f47f adff 	bne.w	8005d18 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800611a:	f7fe fe97 	bl	8004e4c <HAL_GetTick>
 800611e:	1b40      	subs	r0, r0, r5
 8006120:	2802      	cmp	r0, #2
 8006122:	d9ee      	bls.n	8006102 <HAL_RCC_OscConfig+0x41a>
 8006124:	e641      	b.n	8005daa <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006126:	f7fe fe91 	bl	8004e4c <HAL_GetTick>
 800612a:	1bc0      	subs	r0, r0, r7
 800612c:	2802      	cmp	r0, #2
 800612e:	d9c3      	bls.n	80060b8 <HAL_RCC_OscConfig+0x3d0>
 8006130:	e63b      	b.n	8005daa <HAL_RCC_OscConfig+0xc2>
 8006132:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8006136:	fab3 f383 	clz	r3, r3
 800613a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800613e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8006142:	009b      	lsls	r3, r3, #2
 8006144:	2200      	movs	r2, #0
 8006146:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006148:	f7fe fe80 	bl	8004e4c <HAL_GetTick>
 800614c:	f04f 7600 	mov.w	r6, #33554432	@ 0x2000000
 8006150:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006152:	2701      	movs	r7, #1
 8006154:	fa96 f3a6 	rbit	r3, r6
 8006158:	6822      	ldr	r2, [r4, #0]
 800615a:	fa96 f3a6 	rbit	r3, r6
 800615e:	fab3 f383 	clz	r3, r3
 8006162:	fa07 f303 	lsl.w	r3, r7, r3
 8006166:	4213      	tst	r3, r2
 8006168:	f43f add6 	beq.w	8005d18 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800616c:	f7fe fe6e 	bl	8004e4c <HAL_GetTick>
 8006170:	1b40      	subs	r0, r0, r5
 8006172:	2802      	cmp	r0, #2
 8006174:	d9ee      	bls.n	8006154 <HAL_RCC_OscConfig+0x46c>
 8006176:	e618      	b.n	8005daa <HAL_RCC_OscConfig+0xc2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006178:	2b01      	cmp	r3, #1
 800617a:	f43f adee 	beq.w	8005d5a <HAL_RCC_OscConfig+0x72>
        pll_config = RCC->CFGR;
 800617e:	6860      	ldr	r0, [r4, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006180:	6a2b      	ldr	r3, [r5, #32]
 8006182:	f400 3280 	and.w	r2, r0, #65536	@ 0x10000
 8006186:	429a      	cmp	r2, r3
 8006188:	f47f ade7 	bne.w	8005d5a <HAL_RCC_OscConfig+0x72>
 800618c:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800618e:	f400 1070 	and.w	r0, r0, #3932160	@ 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006192:	1ac0      	subs	r0, r0, r3
 8006194:	bf18      	it	ne
 8006196:	2001      	movne	r0, #1
 8006198:	e608      	b.n	8005dac <HAL_RCC_OscConfig+0xc4>
 800619a:	bf00      	nop
 800619c:	40021000 	.word	0x40021000

080061a0 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80061a0:	4b0c      	ldr	r3, [pc, #48]	@ (80061d4 <HAL_RCC_GetSysClockFreq+0x34>)
 80061a2:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80061a4:	f002 010c 	and.w	r1, r2, #12
 80061a8:	2908      	cmp	r1, #8
 80061aa:	d111      	bne.n	80061d0 <HAL_RCC_GetSysClockFreq+0x30>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80061ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80061ae:	480a      	ldr	r0, [pc, #40]	@ (80061d8 <HAL_RCC_GetSysClockFreq+0x38>)
 80061b0:	f3c2 4183 	ubfx	r1, r2, #18, #4
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80061b4:	03d2      	lsls	r2, r2, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80061b6:	bf44      	itt	mi
 80061b8:	f003 030f 	andmi.w	r3, r3, #15
 80061bc:	4a07      	ldrmi	r2, [pc, #28]	@ (80061dc <HAL_RCC_GetSysClockFreq+0x3c>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80061be:	5c40      	ldrb	r0, [r0, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80061c0:	bf49      	itett	mi
 80061c2:	5cd2      	ldrbmi	r2, [r2, r3]
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80061c4:	4b06      	ldrpl	r3, [pc, #24]	@ (80061e0 <HAL_RCC_GetSysClockFreq+0x40>)
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80061c6:	4b07      	ldrmi	r3, [pc, #28]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x44>)
 80061c8:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80061cc:	4358      	muls	r0, r3
 80061ce:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80061d0:	4804      	ldr	r0, [pc, #16]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x44>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80061d2:	4770      	bx	lr
 80061d4:	40021000 	.word	0x40021000
 80061d8:	0801161e 	.word	0x0801161e
 80061dc:	0801160e 	.word	0x0801160e
 80061e0:	003d0900 	.word	0x003d0900
 80061e4:	007a1200 	.word	0x007a1200

080061e8 <HAL_RCC_ClockConfig>:
{
 80061e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061ec:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80061ee:	4604      	mov	r4, r0
 80061f0:	b910      	cbnz	r0, 80061f8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80061f2:	2001      	movs	r0, #1
}
 80061f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80061f8:	4a4a      	ldr	r2, [pc, #296]	@ (8006324 <HAL_RCC_ClockConfig+0x13c>)
 80061fa:	6813      	ldr	r3, [r2, #0]
 80061fc:	f003 0307 	and.w	r3, r3, #7
 8006200:	428b      	cmp	r3, r1
 8006202:	d32e      	bcc.n	8006262 <HAL_RCC_ClockConfig+0x7a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006204:	6822      	ldr	r2, [r4, #0]
 8006206:	0791      	lsls	r1, r2, #30
 8006208:	d436      	bmi.n	8006278 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800620a:	07d2      	lsls	r2, r2, #31
 800620c:	d43c      	bmi.n	8006288 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800620e:	4a45      	ldr	r2, [pc, #276]	@ (8006324 <HAL_RCC_ClockConfig+0x13c>)
 8006210:	6813      	ldr	r3, [r2, #0]
 8006212:	f003 0307 	and.w	r3, r3, #7
 8006216:	42ab      	cmp	r3, r5
 8006218:	d870      	bhi.n	80062fc <HAL_RCC_ClockConfig+0x114>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800621a:	6822      	ldr	r2, [r4, #0]
 800621c:	4d42      	ldr	r5, [pc, #264]	@ (8006328 <HAL_RCC_ClockConfig+0x140>)
 800621e:	f012 0f04 	tst.w	r2, #4
 8006222:	d177      	bne.n	8006314 <HAL_RCC_ClockConfig+0x12c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006224:	0713      	lsls	r3, r2, #28
 8006226:	d506      	bpl.n	8006236 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006228:	686b      	ldr	r3, [r5, #4]
 800622a:	6922      	ldr	r2, [r4, #16]
 800622c:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8006230:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8006234:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006236:	f7ff ffb3 	bl	80061a0 <HAL_RCC_GetSysClockFreq>
 800623a:	686b      	ldr	r3, [r5, #4]
 800623c:	22f0      	movs	r2, #240	@ 0xf0
 800623e:	fa92 f2a2 	rbit	r2, r2
 8006242:	fab2 f282 	clz	r2, r2
 8006246:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800624a:	40d3      	lsrs	r3, r2
 800624c:	4a37      	ldr	r2, [pc, #220]	@ (800632c <HAL_RCC_ClockConfig+0x144>)
 800624e:	5cd3      	ldrb	r3, [r2, r3]
 8006250:	40d8      	lsrs	r0, r3
 8006252:	4b37      	ldr	r3, [pc, #220]	@ (8006330 <HAL_RCC_ClockConfig+0x148>)
 8006254:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8006256:	4b37      	ldr	r3, [pc, #220]	@ (8006334 <HAL_RCC_ClockConfig+0x14c>)
 8006258:	6818      	ldr	r0, [r3, #0]
 800625a:	f7fe fc59 	bl	8004b10 <HAL_InitTick>
  return HAL_OK;
 800625e:	2000      	movs	r0, #0
 8006260:	e7c8      	b.n	80061f4 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006262:	6813      	ldr	r3, [r2, #0]
 8006264:	f023 0307 	bic.w	r3, r3, #7
 8006268:	430b      	orrs	r3, r1
 800626a:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800626c:	6813      	ldr	r3, [r2, #0]
 800626e:	f003 0307 	and.w	r3, r3, #7
 8006272:	428b      	cmp	r3, r1
 8006274:	d1bd      	bne.n	80061f2 <HAL_RCC_ClockConfig+0xa>
 8006276:	e7c5      	b.n	8006204 <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006278:	492b      	ldr	r1, [pc, #172]	@ (8006328 <HAL_RCC_ClockConfig+0x140>)
 800627a:	68a0      	ldr	r0, [r4, #8]
 800627c:	684b      	ldr	r3, [r1, #4]
 800627e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006282:	4303      	orrs	r3, r0
 8006284:	604b      	str	r3, [r1, #4]
 8006286:	e7c0      	b.n	800620a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006288:	6862      	ldr	r2, [r4, #4]
 800628a:	4e27      	ldr	r6, [pc, #156]	@ (8006328 <HAL_RCC_ClockConfig+0x140>)
 800628c:	2a01      	cmp	r2, #1
 800628e:	d124      	bne.n	80062da <HAL_RCC_ClockConfig+0xf2>
 8006290:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006294:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006298:	6831      	ldr	r1, [r6, #0]
 800629a:	fa93 f3a3 	rbit	r3, r3
 800629e:	fab3 f383 	clz	r3, r3
 80062a2:	fa02 f303 	lsl.w	r3, r2, r3
 80062a6:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062a8:	d0a3      	beq.n	80061f2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80062aa:	6873      	ldr	r3, [r6, #4]
 80062ac:	f023 0303 	bic.w	r3, r3, #3
 80062b0:	4313      	orrs	r3, r2
 80062b2:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80062b4:	f7fe fdca 	bl	8004e4c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062b8:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80062bc:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062be:	6873      	ldr	r3, [r6, #4]
 80062c0:	6862      	ldr	r2, [r4, #4]
 80062c2:	f003 030c 	and.w	r3, r3, #12
 80062c6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80062ca:	d0a0      	beq.n	800620e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062cc:	f7fe fdbe 	bl	8004e4c <HAL_GetTick>
 80062d0:	1bc0      	subs	r0, r0, r7
 80062d2:	4540      	cmp	r0, r8
 80062d4:	d9f3      	bls.n	80062be <HAL_RCC_ClockConfig+0xd6>
        return HAL_TIMEOUT;
 80062d6:	2003      	movs	r0, #3
 80062d8:	e78c      	b.n	80061f4 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80062da:	2a02      	cmp	r2, #2
 80062dc:	bf0c      	ite	eq
 80062de:	f04f 7300 	moveq.w	r3, #33554432	@ 0x2000000
 80062e2:	2302      	movne	r3, #2
 80062e4:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062e8:	6830      	ldr	r0, [r6, #0]
 80062ea:	fa93 f3a3 	rbit	r3, r3
 80062ee:	2101      	movs	r1, #1
 80062f0:	fab3 f383 	clz	r3, r3
 80062f4:	fa01 f303 	lsl.w	r3, r1, r3
 80062f8:	4203      	tst	r3, r0
 80062fa:	e7d5      	b.n	80062a8 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062fc:	6813      	ldr	r3, [r2, #0]
 80062fe:	f023 0307 	bic.w	r3, r3, #7
 8006302:	432b      	orrs	r3, r5
 8006304:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006306:	6813      	ldr	r3, [r2, #0]
 8006308:	f003 0307 	and.w	r3, r3, #7
 800630c:	42ab      	cmp	r3, r5
 800630e:	f47f af70 	bne.w	80061f2 <HAL_RCC_ClockConfig+0xa>
 8006312:	e782      	b.n	800621a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006314:	686b      	ldr	r3, [r5, #4]
 8006316:	68e1      	ldr	r1, [r4, #12]
 8006318:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800631c:	430b      	orrs	r3, r1
 800631e:	606b      	str	r3, [r5, #4]
 8006320:	e780      	b.n	8006224 <HAL_RCC_ClockConfig+0x3c>
 8006322:	bf00      	nop
 8006324:	40022000 	.word	0x40022000
 8006328:	40021000 	.word	0x40021000
 800632c:	080115fe 	.word	0x080115fe
 8006330:	20000014 	.word	0x20000014
 8006334:	2000001c 	.word	0x2000001c

08006338 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006338:	4b08      	ldr	r3, [pc, #32]	@ (800635c <HAL_RCC_GetPCLK1Freq+0x24>)
 800633a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	fa92 f2a2 	rbit	r2, r2
 8006344:	fab2 f282 	clz	r2, r2
 8006348:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800634c:	40d3      	lsrs	r3, r2
 800634e:	4a04      	ldr	r2, [pc, #16]	@ (8006360 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006350:	5cd3      	ldrb	r3, [r2, r3]
 8006352:	4a04      	ldr	r2, [pc, #16]	@ (8006364 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8006354:	6810      	ldr	r0, [r2, #0]
}    
 8006356:	40d8      	lsrs	r0, r3
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop
 800635c:	40021000 	.word	0x40021000
 8006360:	080115f6 	.word	0x080115f6
 8006364:	20000014 	.word	0x20000014

08006368 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8006368:	4b08      	ldr	r3, [pc, #32]	@ (800638c <HAL_RCC_GetPCLK2Freq+0x24>)
 800636a:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	fa92 f2a2 	rbit	r2, r2
 8006374:	fab2 f282 	clz	r2, r2
 8006378:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 800637c:	40d3      	lsrs	r3, r2
 800637e:	4a04      	ldr	r2, [pc, #16]	@ (8006390 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006380:	5cd3      	ldrb	r3, [r2, r3]
 8006382:	4a04      	ldr	r2, [pc, #16]	@ (8006394 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8006384:	6810      	ldr	r0, [r2, #0]
} 
 8006386:	40d8      	lsrs	r0, r3
 8006388:	4770      	bx	lr
 800638a:	bf00      	nop
 800638c:	40021000 	.word	0x40021000
 8006390:	080115f6 	.word	0x080115f6
 8006394:	20000014 	.word	0x20000014

08006398 <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006398:	230f      	movs	r3, #15
 800639a:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800639c:	4b0b      	ldr	r3, [pc, #44]	@ (80063cc <HAL_RCC_GetClockConfig+0x34>)
 800639e:	685a      	ldr	r2, [r3, #4]
 80063a0:	f002 0203 	and.w	r2, r2, #3
 80063a4:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80063a6:	685a      	ldr	r2, [r3, #4]
 80063a8:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 80063ac:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80063ae:	685a      	ldr	r2, [r3, #4]
 80063b0:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 80063b4:	60c2      	str	r2, [r0, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	08db      	lsrs	r3, r3, #3
 80063ba:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80063be:	6103      	str	r3, [r0, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80063c0:	4b03      	ldr	r3, [pc, #12]	@ (80063d0 <HAL_RCC_GetClockConfig+0x38>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 0307 	and.w	r3, r3, #7
 80063c8:	600b      	str	r3, [r1, #0]
}
 80063ca:	4770      	bx	lr
 80063cc:	40021000 	.word	0x40021000
 80063d0:	40022000 	.word	0x40022000

080063d4 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80063d4:	6803      	ldr	r3, [r0, #0]
{
 80063d6:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80063da:	03dd      	lsls	r5, r3, #15
{
 80063dc:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80063de:	d524      	bpl.n	800642a <HAL_RCCEx_PeriphCLKConfig+0x56>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063e0:	4d78      	ldr	r5, [pc, #480]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80063e2:	69eb      	ldr	r3, [r5, #28]
 80063e4:	00d8      	lsls	r0, r3, #3
 80063e6:	f100 8091 	bmi.w	800650c <HAL_RCCEx_PeriphCLKConfig+0x138>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063ea:	69eb      	ldr	r3, [r5, #28]
 80063ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063f0:	61eb      	str	r3, [r5, #28]
 80063f2:	69eb      	ldr	r3, [r5, #28]
 80063f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063f8:	9301      	str	r3, [sp, #4]
 80063fa:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80063fc:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063fe:	4f72      	ldr	r7, [pc, #456]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	05d9      	lsls	r1, r3, #23
 8006404:	f140 8084 	bpl.w	8006510 <HAL_RCCEx_PeriphCLKConfig+0x13c>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006408:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800640a:	6862      	ldr	r2, [r4, #4]
 800640c:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8006410:	f040 8093 	bne.w	800653a <HAL_RCCEx_PeriphCLKConfig+0x166>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006414:	6a2b      	ldr	r3, [r5, #32]
 8006416:	6862      	ldr	r2, [r4, #4]
 8006418:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800641c:	4313      	orrs	r3, r2
 800641e:	622b      	str	r3, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006420:	b11e      	cbz	r6, 800642a <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006422:	69eb      	ldr	r3, [r5, #28]
 8006424:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006428:	61eb      	str	r3, [r5, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800642a:	6823      	ldr	r3, [r4, #0]
 800642c:	07df      	lsls	r7, r3, #31
 800642e:	d506      	bpl.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006430:	4964      	ldr	r1, [pc, #400]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006432:	68a0      	ldr	r0, [r4, #8]
 8006434:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8006436:	f022 0203 	bic.w	r2, r2, #3
 800643a:	4302      	orrs	r2, r0
 800643c:	630a      	str	r2, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800643e:	079e      	lsls	r6, r3, #30
 8006440:	d506      	bpl.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006442:	4960      	ldr	r1, [pc, #384]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006444:	68e0      	ldr	r0, [r4, #12]
 8006446:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8006448:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 800644c:	4302      	orrs	r2, r0
 800644e:	630a      	str	r2, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006450:	075d      	lsls	r5, r3, #29
 8006452:	d506      	bpl.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006454:	495b      	ldr	r1, [pc, #364]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006456:	6920      	ldr	r0, [r4, #16]
 8006458:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 800645a:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 800645e:	4302      	orrs	r2, r0
 8006460:	630a      	str	r2, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006462:	0698      	lsls	r0, r3, #26
 8006464:	d506      	bpl.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006466:	4957      	ldr	r1, [pc, #348]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006468:	69e0      	ldr	r0, [r4, #28]
 800646a:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 800646c:	f022 0210 	bic.w	r2, r2, #16
 8006470:	4302      	orrs	r2, r0
 8006472:	630a      	str	r2, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006474:	0399      	lsls	r1, r3, #14
 8006476:	d506      	bpl.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8006478:	4952      	ldr	r1, [pc, #328]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800647a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800647c:	684a      	ldr	r2, [r1, #4]
 800647e:	f422 0280 	bic.w	r2, r2, #4194304	@ 0x400000
 8006482:	4302      	orrs	r2, r0
 8006484:	604a      	str	r2, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006486:	065a      	lsls	r2, r3, #25
 8006488:	d506      	bpl.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800648a:	494e      	ldr	r1, [pc, #312]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800648c:	6a20      	ldr	r0, [r4, #32]
 800648e:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8006490:	f022 0220 	bic.w	r2, r2, #32
 8006494:	4302      	orrs	r2, r0
 8006496:	630a      	str	r2, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006498:	071f      	lsls	r7, r3, #28
 800649a:	d506      	bpl.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800649c:	4949      	ldr	r1, [pc, #292]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800649e:	6960      	ldr	r0, [r4, #20]
 80064a0:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80064a2:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 80064a6:	4302      	orrs	r2, r0
 80064a8:	630a      	str	r2, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80064aa:	06de      	lsls	r6, r3, #27
 80064ac:	d506      	bpl.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80064ae:	4945      	ldr	r1, [pc, #276]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80064b0:	69a0      	ldr	r0, [r4, #24]
 80064b2:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80064b4:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 80064b8:	4302      	orrs	r2, r0
 80064ba:	630a      	str	r2, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80064bc:	059d      	lsls	r5, r3, #22
 80064be:	d506      	bpl.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80064c0:	4940      	ldr	r1, [pc, #256]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80064c2:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80064c4:	684a      	ldr	r2, [r1, #4]
 80064c6:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 80064ca:	4302      	orrs	r2, r0
 80064cc:	604a      	str	r2, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80064ce:	0618      	lsls	r0, r3, #24
 80064d0:	d506      	bpl.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80064d2:	493c      	ldr	r1, [pc, #240]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80064d4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80064d6:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 80064d8:	f422 72f8 	bic.w	r2, r2, #496	@ 0x1f0
 80064dc:	4302      	orrs	r2, r0
 80064de:	62ca      	str	r2, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80064e0:	05d9      	lsls	r1, r3, #23
 80064e2:	d506      	bpl.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80064e4:	4937      	ldr	r1, [pc, #220]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80064e6:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80064e8:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 80064ea:	f422 5278 	bic.w	r2, r2, #15872	@ 0x3e00
 80064ee:	4302      	orrs	r2, r0
 80064f0:	62ca      	str	r2, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80064f2:	04da      	lsls	r2, r3, #19
 80064f4:	d506      	bpl.n	8006504 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80064f6:	4933      	ldr	r1, [pc, #204]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80064f8:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80064fa:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80064fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006500:	4302      	orrs	r2, r0
 8006502:	630a      	str	r2, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006504:	049b      	lsls	r3, r3, #18
 8006506:	d454      	bmi.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006508:	2000      	movs	r0, #0
 800650a:	e013      	b.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x160>
  FlagStatus       pwrclkchanged = RESET;
 800650c:	2600      	movs	r6, #0
 800650e:	e776      	b.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006516:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8006518:	f7fe fc98 	bl	8004e4c <HAL_GetTick>
 800651c:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	05da      	lsls	r2, r3, #23
 8006522:	f53f af71 	bmi.w	8006408 <HAL_RCCEx_PeriphCLKConfig+0x34>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006526:	f7fe fc91 	bl	8004e4c <HAL_GetTick>
 800652a:	eba0 0008 	sub.w	r0, r0, r8
 800652e:	2864      	cmp	r0, #100	@ 0x64
 8006530:	d9f5      	bls.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x14a>
          return HAL_TIMEOUT;
 8006532:	2003      	movs	r0, #3
}
 8006534:	b002      	add	sp, #8
 8006536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800653a:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 800653e:	429a      	cmp	r2, r3
 8006540:	f43f af68 	beq.w	8006414 <HAL_RCCEx_PeriphCLKConfig+0x40>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006544:	6a29      	ldr	r1, [r5, #32]
 8006546:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800654a:	f421 7040 	bic.w	r0, r1, #768	@ 0x300
 800654e:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8006552:	f8df c078 	ldr.w	ip, [pc, #120]	@ 80065cc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8006556:	fab2 f282 	clz	r2, r2
 800655a:	4462      	add	r2, ip
 800655c:	0092      	lsls	r2, r2, #2
 800655e:	2701      	movs	r7, #1
 8006560:	6017      	str	r7, [r2, #0]
 8006562:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006566:	fab3 f383 	clz	r3, r3
 800656a:	4463      	add	r3, ip
 800656c:	009b      	lsls	r3, r3, #2
 800656e:	2200      	movs	r2, #0
 8006570:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006572:	07cb      	lsls	r3, r1, #31
      RCC->BDCR = temp_reg;
 8006574:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006576:	f57f af4d 	bpl.w	8006414 <HAL_RCCEx_PeriphCLKConfig+0x40>
        tickstart = HAL_GetTick();
 800657a:	f7fe fc67 	bl	8004e4c <HAL_GetTick>
 800657e:	f04f 0802 	mov.w	r8, #2
 8006582:	4681      	mov	r9, r0
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006584:	f241 3a88 	movw	sl, #5000	@ 0x1388
 8006588:	fa98 f3a8 	rbit	r3, r8
 800658c:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006590:	6a2a      	ldr	r2, [r5, #32]
 8006592:	fa98 f3a8 	rbit	r3, r8
 8006596:	fab3 f383 	clz	r3, r3
 800659a:	fa07 f303 	lsl.w	r3, r7, r3
 800659e:	4213      	tst	r3, r2
 80065a0:	f47f af38 	bne.w	8006414 <HAL_RCCEx_PeriphCLKConfig+0x40>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065a4:	f7fe fc52 	bl	8004e4c <HAL_GetTick>
 80065a8:	eba0 0009 	sub.w	r0, r0, r9
 80065ac:	4550      	cmp	r0, sl
 80065ae:	d9eb      	bls.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 80065b0:	e7bf      	b.n	8006532 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80065b2:	4a04      	ldr	r2, [pc, #16]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80065b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80065b6:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80065b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80065bc:	430b      	orrs	r3, r1
 80065be:	6313      	str	r3, [r2, #48]	@ 0x30
 80065c0:	e7a2      	b.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x134>
 80065c2:	bf00      	nop
 80065c4:	40021000 	.word	0x40021000
 80065c8:	40007000 	.word	0x40007000
 80065cc:	10908100 	.word	0x10908100

080065d0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80065d0:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80065d2:	6803      	ldr	r3, [r0, #0]
 80065d4:	4a09      	ldr	r2, [pc, #36]	@ (80065fc <HAL_RTC_WaitForSynchro+0x2c>)
 80065d6:	60da      	str	r2, [r3, #12]
{
 80065d8:	4604      	mov	r4, r0

  /* Get tick */
  tickstart = HAL_GetTick();
 80065da:	f7fe fc37 	bl	8004e4c <HAL_GetTick>
 80065de:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80065e0:	6823      	ldr	r3, [r4, #0]
 80065e2:	68db      	ldr	r3, [r3, #12]
 80065e4:	069b      	lsls	r3, r3, #26
 80065e6:	d501      	bpl.n	80065ec <HAL_RTC_WaitForSynchro+0x1c>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 80065e8:	2000      	movs	r0, #0
}
 80065ea:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80065ec:	f7fe fc2e 	bl	8004e4c <HAL_GetTick>
 80065f0:	1b40      	subs	r0, r0, r5
 80065f2:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80065f6:	d9f3      	bls.n	80065e0 <HAL_RTC_WaitForSynchro+0x10>
      return HAL_TIMEOUT;
 80065f8:	2003      	movs	r0, #3
 80065fa:	e7f6      	b.n	80065ea <HAL_RTC_WaitForSynchro+0x1a>
 80065fc:	0001ff5f 	.word	0x0001ff5f

08006600 <RTC_EnterInitMode>:
{
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006600:	6803      	ldr	r3, [r0, #0]
{
 8006602:	b570      	push	{r4, r5, r6, lr}
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006604:	68dc      	ldr	r4, [r3, #12]
 8006606:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
{
 800660a:	4605      	mov	r5, r0
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800660c:	d117      	bne.n	800663e <RTC_EnterInitMode+0x3e>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800660e:	68da      	ldr	r2, [r3, #12]
 8006610:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006614:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006616:	f7fe fc19 	bl	8004e4c <HAL_GetTick>
 800661a:	4606      	mov	r6, r0

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800661c:	682b      	ldr	r3, [r5, #0]
 800661e:	68db      	ldr	r3, [r3, #12]
 8006620:	065b      	lsls	r3, r3, #25
 8006622:	d400      	bmi.n	8006626 <RTC_EnterInitMode+0x26>
 8006624:	b10c      	cbz	r4, 800662a <RTC_EnterInitMode+0x2a>
      }
    }
  }

  return status;
}
 8006626:	4620      	mov	r0, r4
 8006628:	bd70      	pop	{r4, r5, r6, pc}
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800662a:	f7fe fc0f 	bl	8004e4c <HAL_GetTick>
 800662e:	1b80      	subs	r0, r0, r6
 8006630:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006634:	bf82      	ittt	hi
 8006636:	2304      	movhi	r3, #4
 8006638:	776b      	strbhi	r3, [r5, #29]
        status = HAL_ERROR;
 800663a:	2401      	movhi	r4, #1
 800663c:	e7ee      	b.n	800661c <RTC_EnterInitMode+0x1c>
  HAL_StatusTypeDef status = HAL_OK;
 800663e:	2400      	movs	r4, #0
 8006640:	e7f1      	b.n	8006626 <RTC_EnterInitMode+0x26>

08006642 <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006642:	6803      	ldr	r3, [r0, #0]
 8006644:	68da      	ldr	r2, [r3, #12]
 8006646:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
{
 800664a:	b510      	push	{r4, lr}
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800664c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800664e:	689b      	ldr	r3, [r3, #8]
 8006650:	069b      	lsls	r3, r3, #26
{
 8006652:	4604      	mov	r4, r0
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006654:	d501      	bpl.n	800665a <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8006656:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 8006658:	bd10      	pop	{r4, pc}
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800665a:	f7ff ffb9 	bl	80065d0 <HAL_RTC_WaitForSynchro>
 800665e:	2800      	cmp	r0, #0
 8006660:	d0f9      	beq.n	8006656 <RTC_ExitInitMode+0x14>
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006662:	2304      	movs	r3, #4
 8006664:	7763      	strb	r3, [r4, #29]
      status = HAL_ERROR;
 8006666:	2001      	movs	r0, #1
 8006668:	e7f6      	b.n	8006658 <RTC_ExitInitMode+0x16>

0800666a <HAL_RTC_Init>:
{
 800666a:	b510      	push	{r4, lr}
  if (hrtc == NULL)
 800666c:	4604      	mov	r4, r0
 800666e:	2800      	cmp	r0, #0
 8006670:	d041      	beq.n	80066f6 <HAL_RTC_Init+0x8c>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006672:	7f43      	ldrb	r3, [r0, #29]
 8006674:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8006678:	b913      	cbnz	r3, 8006680 <HAL_RTC_Init+0x16>
    hrtc->Lock = HAL_UNLOCKED;
 800667a:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 800667c:	f7fe f8ee 	bl	800485c <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006680:	2302      	movs	r3, #2
 8006682:	7763      	strb	r3, [r4, #29]
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006684:	6823      	ldr	r3, [r4, #0]
 8006686:	68da      	ldr	r2, [r3, #12]
 8006688:	06d2      	lsls	r2, r2, #27
 800668a:	d503      	bpl.n	8006694 <HAL_RTC_Init+0x2a>
    hrtc->State = HAL_RTC_STATE_READY;
 800668c:	2301      	movs	r3, #1
 800668e:	7763      	strb	r3, [r4, #29]
 8006690:	2000      	movs	r0, #0
}
 8006692:	bd10      	pop	{r4, pc}
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006694:	22ca      	movs	r2, #202	@ 0xca
 8006696:	625a      	str	r2, [r3, #36]	@ 0x24
 8006698:	2253      	movs	r2, #83	@ 0x53
 800669a:	625a      	str	r2, [r3, #36]	@ 0x24
    status = RTC_EnterInitMode(hrtc);
 800669c:	4620      	mov	r0, r4
 800669e:	f7ff ffaf 	bl	8006600 <RTC_EnterInitMode>
    if (status == HAL_OK)
 80066a2:	bb10      	cbnz	r0, 80066ea <HAL_RTC_Init+0x80>
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80066a4:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80066a6:	6920      	ldr	r0, [r4, #16]
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80066a8:	689a      	ldr	r2, [r3, #8]
 80066aa:	f422 02e0 	bic.w	r2, r2, #7340032	@ 0x700000
 80066ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066b2:	609a      	str	r2, [r3, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80066b4:	6862      	ldr	r2, [r4, #4]
 80066b6:	6899      	ldr	r1, [r3, #8]
 80066b8:	4302      	orrs	r2, r0
 80066ba:	6960      	ldr	r0, [r4, #20]
 80066bc:	4302      	orrs	r2, r0
 80066be:	430a      	orrs	r2, r1
 80066c0:	609a      	str	r2, [r3, #8]
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80066c2:	68e2      	ldr	r2, [r4, #12]
 80066c4:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80066c6:	691a      	ldr	r2, [r3, #16]
 80066c8:	68a1      	ldr	r1, [r4, #8]
 80066ca:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80066ce:	611a      	str	r2, [r3, #16]
      status = RTC_ExitInitMode(hrtc);
 80066d0:	4620      	mov	r0, r4
 80066d2:	f7ff ffb6 	bl	8006642 <RTC_ExitInitMode>
    if (status == HAL_OK)
 80066d6:	b940      	cbnz	r0, 80066ea <HAL_RTC_Init+0x80>
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80066d8:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80066da:	69a1      	ldr	r1, [r4, #24]
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80066dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80066de:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80066e2:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80066e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80066e6:	430a      	orrs	r2, r1
 80066e8:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80066ea:	6823      	ldr	r3, [r4, #0]
 80066ec:	22ff      	movs	r2, #255	@ 0xff
 80066ee:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 80066f0:	2800      	cmp	r0, #0
 80066f2:	d0cb      	beq.n	800668c <HAL_RTC_Init+0x22>
 80066f4:	e7cd      	b.n	8006692 <HAL_RTC_Init+0x28>
    return HAL_ERROR;
 80066f6:	2001      	movs	r0, #1
 80066f8:	e7cb      	b.n	8006692 <HAL_RTC_Init+0x28>

080066fa <RTC_ByteToBcd2>:
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
  uint32_t bcdhigh = 0U;
 80066fa:	2300      	movs	r3, #0

  while (number >= 10U)
 80066fc:	2809      	cmp	r0, #9
 80066fe:	d803      	bhi.n	8006708 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    number -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006700:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8006704:	b2c0      	uxtb	r0, r0
 8006706:	4770      	bx	lr
    number -= 10U;
 8006708:	380a      	subs	r0, #10
    bcdhigh++;
 800670a:	3301      	adds	r3, #1
    number -= 10U;
 800670c:	b2c0      	uxtb	r0, r0
 800670e:	e7f5      	b.n	80066fc <RTC_ByteToBcd2+0x2>

08006710 <HAL_RTC_SetTime>:
{
 8006710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hrtc);
 8006714:	7f03      	ldrb	r3, [r0, #28]
 8006716:	2b01      	cmp	r3, #1
{
 8006718:	4606      	mov	r6, r0
 800671a:	460f      	mov	r7, r1
 800671c:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8006720:	d041      	beq.n	80067a6 <HAL_RTC_SetTime+0x96>
 8006722:	2301      	movs	r3, #1
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006724:	6831      	ldr	r1, [r6, #0]
  __HAL_LOCK(hrtc);
 8006726:	7733      	strb	r3, [r6, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006728:	7770      	strb	r0, [r6, #29]
  if (Format == RTC_FORMAT_BIN)
 800672a:	7838      	ldrb	r0, [r7, #0]
 800672c:	787d      	ldrb	r5, [r7, #1]
 800672e:	78bc      	ldrb	r4, [r7, #2]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006730:	688b      	ldr	r3, [r1, #8]
  if (Format == RTC_FORMAT_BIN)
 8006732:	2a00      	cmp	r2, #0
 8006734:	d139      	bne.n	80067aa <HAL_RTC_SetTime+0x9a>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006736:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
      sTime->TimeFormat = 0x00U;
 800673a:	bf08      	it	eq
 800673c:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800673e:	f7ff ffdc 	bl	80066fa <RTC_ByteToBcd2>
 8006742:	4680      	mov	r8, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006744:	4628      	mov	r0, r5
 8006746:	f7ff ffd8 	bl	80066fa <RTC_ByteToBcd2>
 800674a:	4602      	mov	r2, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800674c:	4620      	mov	r0, r4
 800674e:	f7ff ffd4 	bl	80066fa <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006752:	78fb      	ldrb	r3, [r7, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006754:	ea40 5383 	orr.w	r3, r0, r3, lsl #22
 8006758:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800675c:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006760:	23ca      	movs	r3, #202	@ 0xca
 8006762:	624b      	str	r3, [r1, #36]	@ 0x24
 8006764:	2353      	movs	r3, #83	@ 0x53
 8006766:	624b      	str	r3, [r1, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 8006768:	4630      	mov	r0, r6
 800676a:	f7ff ff49 	bl	8006600 <RTC_EnterInitMode>
  if (status == HAL_OK)
 800676e:	b9a8      	cbnz	r0, 800679c <HAL_RTC_SetTime+0x8c>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006770:	6832      	ldr	r2, [r6, #0]
 8006772:	f004 347f 	and.w	r4, r4, #2139062143	@ 0x7f7f7f7f
 8006776:	f024 44fe 	bic.w	r4, r4, #2130706432	@ 0x7f000000
 800677a:	6014      	str	r4, [r2, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800677c:	6893      	ldr	r3, [r2, #8]
 800677e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006782:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006784:	e9d7 3003 	ldrd	r3, r0, [r7, #12]
 8006788:	6891      	ldr	r1, [r2, #8]
 800678a:	4303      	orrs	r3, r0
 800678c:	430b      	orrs	r3, r1
 800678e:	6093      	str	r3, [r2, #8]
    status = RTC_ExitInitMode(hrtc);
 8006790:	4630      	mov	r0, r6
 8006792:	f7ff ff56 	bl	8006642 <RTC_ExitInitMode>
  if (status == HAL_OK)
 8006796:	b908      	cbnz	r0, 800679c <HAL_RTC_SetTime+0x8c>
    hrtc->State = HAL_RTC_STATE_READY;
 8006798:	2301      	movs	r3, #1
 800679a:	7773      	strb	r3, [r6, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800679c:	6833      	ldr	r3, [r6, #0]
 800679e:	22ff      	movs	r2, #255	@ 0xff
 80067a0:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 80067a2:	2300      	movs	r3, #0
 80067a4:	7733      	strb	r3, [r6, #28]
}
 80067a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80067aa:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
      sTime->TimeFormat = 0x00U;
 80067ae:	bf08      	it	eq
 80067b0:	70fb      	strbeq	r3, [r7, #3]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80067b2:	022d      	lsls	r5, r5, #8
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80067b4:	78fa      	ldrb	r2, [r7, #3]
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80067b6:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80067ba:	ea45 0304 	orr.w	r3, r5, r4
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80067be:	ea43 5482 	orr.w	r4, r3, r2, lsl #22
 80067c2:	e7cd      	b.n	8006760 <HAL_RTC_SetTime+0x50>

080067c4 <HAL_RTC_SetDate>:
{
 80067c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 80067c6:	7f03      	ldrb	r3, [r0, #28]
 80067c8:	2b01      	cmp	r3, #1
{
 80067ca:	4605      	mov	r5, r0
 80067cc:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 80067d0:	d027      	beq.n	8006822 <HAL_RTC_SetDate+0x5e>
 80067d2:	2301      	movs	r3, #1
 80067d4:	772b      	strb	r3, [r5, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80067d6:	7768      	strb	r0, [r5, #29]
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80067d8:	780e      	ldrb	r6, [r1, #0]
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80067da:	78c8      	ldrb	r0, [r1, #3]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80067dc:	784c      	ldrb	r4, [r1, #1]
                  ((uint32_t) sDate->Date)                      | \
 80067de:	788f      	ldrb	r7, [r1, #2]
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80067e0:	0376      	lsls	r6, r6, #13
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80067e2:	b1fa      	cbz	r2, 8006824 <HAL_RTC_SetDate+0x60>
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80067e4:	ea46 4300 	orr.w	r3, r6, r0, lsl #16
 80067e8:	433b      	orrs	r3, r7
 80067ea:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80067ee:	682b      	ldr	r3, [r5, #0]
 80067f0:	22ca      	movs	r2, #202	@ 0xca
 80067f2:	625a      	str	r2, [r3, #36]	@ 0x24
 80067f4:	2253      	movs	r2, #83	@ 0x53
 80067f6:	625a      	str	r2, [r3, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 80067f8:	4628      	mov	r0, r5
 80067fa:	f7ff ff01 	bl	8006600 <RTC_EnterInitMode>
  if (status == HAL_OK)
 80067fe:	b958      	cbnz	r0, 8006818 <HAL_RTC_SetDate+0x54>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006800:	682a      	ldr	r2, [r5, #0]
 8006802:	f024 447f 	bic.w	r4, r4, #4278190080	@ 0xff000000
 8006806:	f024 04c0 	bic.w	r4, r4, #192	@ 0xc0
 800680a:	6054      	str	r4, [r2, #4]
    status = RTC_ExitInitMode(hrtc);
 800680c:	4628      	mov	r0, r5
 800680e:	f7ff ff18 	bl	8006642 <RTC_ExitInitMode>
  if (status == HAL_OK)
 8006812:	b908      	cbnz	r0, 8006818 <HAL_RTC_SetDate+0x54>
    hrtc->State = HAL_RTC_STATE_READY;
 8006814:	2301      	movs	r3, #1
 8006816:	776b      	strb	r3, [r5, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006818:	682b      	ldr	r3, [r5, #0]
 800681a:	22ff      	movs	r2, #255	@ 0xff
 800681c:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 800681e:	2300      	movs	r3, #0
 8006820:	772b      	strb	r3, [r5, #28]
}
 8006822:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006824:	06e3      	lsls	r3, r4, #27
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006826:	bf42      	ittt	mi
 8006828:	f024 0410 	bicmi.w	r4, r4, #16
 800682c:	340a      	addmi	r4, #10
 800682e:	704c      	strbmi	r4, [r1, #1]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006830:	f7ff ff63 	bl	80066fa <RTC_ByteToBcd2>
 8006834:	4604      	mov	r4, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006836:	7848      	ldrb	r0, [r1, #1]
 8006838:	f7ff ff5f 	bl	80066fa <RTC_ByteToBcd2>
 800683c:	4602      	mov	r2, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800683e:	4638      	mov	r0, r7
 8006840:	f7ff ff5b 	bl	80066fa <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006844:	ea40 0306 	orr.w	r3, r0, r6
 8006848:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800684c:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
 8006850:	e7cd      	b.n	80067ee <HAL_RTC_SetDate+0x2a>

08006852 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
  uint32_t tens = 0U;
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8006852:	0903      	lsrs	r3, r0, #4
 8006854:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8006858:	f000 000f 	and.w	r0, r0, #15
 800685c:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 8006860:	b2c0      	uxtb	r0, r0
 8006862:	4770      	bx	lr

08006864 <HAL_RTC_GetTime>:
{
 8006864:	b538      	push	{r3, r4, r5, lr}
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006866:	6803      	ldr	r3, [r0, #0]
 8006868:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800686a:	6048      	str	r0, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800686c:	6918      	ldr	r0, [r3, #16]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800686e:	681b      	ldr	r3, [r3, #0]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006870:	f3c0 000e 	ubfx	r0, r0, #0, #15
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006874:	f3c3 2506 	ubfx	r5, r3, #8, #7
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8006878:	f003 047f 	and.w	r4, r3, #127	@ 0x7f
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800687c:	6088      	str	r0, [r1, #8]
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800687e:	f3c3 4005 	ubfx	r0, r3, #16, #6
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8006882:	f3c3 5380 	ubfx	r3, r3, #22, #1
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006886:	7008      	strb	r0, [r1, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006888:	704d      	strb	r5, [r1, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800688a:	708c      	strb	r4, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800688c:	70cb      	strb	r3, [r1, #3]
  if (Format == RTC_FORMAT_BIN)
 800688e:	b952      	cbnz	r2, 80068a6 <HAL_RTC_GetTime+0x42>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006890:	f7ff ffdf 	bl	8006852 <RTC_Bcd2ToByte>
 8006894:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006896:	4628      	mov	r0, r5
 8006898:	f7ff ffdb 	bl	8006852 <RTC_Bcd2ToByte>
 800689c:	7048      	strb	r0, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800689e:	4620      	mov	r0, r4
 80068a0:	f7ff ffd7 	bl	8006852 <RTC_Bcd2ToByte>
 80068a4:	7088      	strb	r0, [r1, #2]
}
 80068a6:	2000      	movs	r0, #0
 80068a8:	bd38      	pop	{r3, r4, r5, pc}

080068aa <HAL_RTC_GetDate>:
{
 80068aa:	b538      	push	{r3, r4, r5, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80068ac:	6803      	ldr	r3, [r0, #0]
 80068ae:	685b      	ldr	r3, [r3, #4]
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80068b0:	f3c3 4007 	ubfx	r0, r3, #16, #8
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80068b4:	f3c3 2504 	ubfx	r5, r3, #8, #5
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80068b8:	f003 043f 	and.w	r4, r3, #63	@ 0x3f
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80068bc:	f3c3 3342 	ubfx	r3, r3, #13, #3
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80068c0:	70c8      	strb	r0, [r1, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80068c2:	704d      	strb	r5, [r1, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80068c4:	708c      	strb	r4, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80068c6:	700b      	strb	r3, [r1, #0]
  if (Format == RTC_FORMAT_BIN)
 80068c8:	b952      	cbnz	r2, 80068e0 <HAL_RTC_GetDate+0x36>
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80068ca:	f7ff ffc2 	bl	8006852 <RTC_Bcd2ToByte>
 80068ce:	70c8      	strb	r0, [r1, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80068d0:	4628      	mov	r0, r5
 80068d2:	f7ff ffbe 	bl	8006852 <RTC_Bcd2ToByte>
 80068d6:	7048      	strb	r0, [r1, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80068d8:	4620      	mov	r0, r4
 80068da:	f7ff ffba 	bl	8006852 <RTC_Bcd2ToByte>
 80068de:	7088      	strb	r0, [r1, #2]
}
 80068e0:	2000      	movs	r0, #0
 80068e2:	bd38      	pop	{r3, r4, r5, pc}

080068e4 <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 80068e4:	6803      	ldr	r3, [r0, #0]
 80068e6:	3350      	adds	r3, #80	@ 0x50
  tmp += (BackupRegister * 4U);

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80068e8:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 80068ec:	4770      	bx	lr

080068ee <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 80068ee:	6803      	ldr	r3, [r0, #0]
 80068f0:	3350      	adds	r3, #80	@ 0x50
  tmp += (BackupRegister * 4U);

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80068f2:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 80068f6:	4770      	bx	lr

080068f8 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80068f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80068fa:	460e      	mov	r6, r1
 80068fc:	4614      	mov	r4, r2
 80068fe:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006900:	f7fe faa4 	bl	8004e4c <HAL_GetTick>
 8006904:	4434      	add	r4, r6
 8006906:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 8006908:	f7fe faa0 	bl	8004e4c <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800690c:	4b22      	ldr	r3, [pc, #136]	@ (8006998 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa0>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8006914:	4363      	muls	r3, r4
  tmp_tickstart = HAL_GetTick();
 8006916:	4607      	mov	r7, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006918:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800691a:	682a      	ldr	r2, [r5, #0]
 800691c:	6890      	ldr	r0, [r2, #8]
 800691e:	f010 0080 	ands.w	r0, r0, #128	@ 0x80
 8006922:	d02d      	beq.n	8006980 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x88>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006924:	1c73      	adds	r3, r6, #1
 8006926:	d0f9      	beq.n	800691c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006928:	f7fe fa90 	bl	8004e4c <HAL_GetTick>
 800692c:	1bc0      	subs	r0, r0, r7
 800692e:	42a0      	cmp	r0, r4
 8006930:	d328      	bcc.n	8006984 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x8c>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006932:	682b      	ldr	r3, [r5, #0]
 8006934:	685a      	ldr	r2, [r3, #4]
 8006936:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800693a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800693c:	686a      	ldr	r2, [r5, #4]
 800693e:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8006942:	d10a      	bne.n	800695a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x62>
 8006944:	68aa      	ldr	r2, [r5, #8]
 8006946:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 800694a:	d002      	beq.n	8006952 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x5a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800694c:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8006950:	d103      	bne.n	800695a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x62>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006952:	681a      	ldr	r2, [r3, #0]
 8006954:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006958:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800695a:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 800695c:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8006960:	d107      	bne.n	8006972 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
        {
          SPI_RESET_CRC(hspi);
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006968:	601a      	str	r2, [r3, #0]
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006970:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006972:	2301      	movs	r3, #1
 8006974:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006978:	2300      	movs	r3, #0
 800697a:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800697e:	2003      	movs	r0, #3
      count--;
    }
  }

  return HAL_OK;
}
 8006980:	b003      	add	sp, #12
 8006982:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 8006984:	9a01      	ldr	r2, [sp, #4]
      count--;
 8006986:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 8006988:	2a00      	cmp	r2, #0
      count--;
 800698a:	f103 33ff 	add.w	r3, r3, #4294967295
 800698e:	9301      	str	r3, [sp, #4]
 8006990:	bf08      	it	eq
 8006992:	4614      	moveq	r4, r2
 8006994:	e7c1      	b.n	800691a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x22>
 8006996:	bf00      	nop
 8006998:	20000014 	.word	0x20000014

0800699c <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800699c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80069a0:	461c      	mov	r4, r3
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80069a2:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80069a4:	4617      	mov	r7, r2
  __IO uint8_t  tmpreg8 = 0;
 80069a6:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80069aa:	4605      	mov	r5, r0
 80069ac:	460e      	mov	r6, r1

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80069ae:	f7fe fa4d 	bl	8004e4c <HAL_GetTick>
 80069b2:	443c      	add	r4, r7
 80069b4:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 80069b6:	f7fe fa49 	bl	8004e4c <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80069ba:	4b29      	ldr	r3, [pc, #164]	@ (8006a60 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc4>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80069bc:	f8d5 9000 	ldr.w	r9, [r5]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	2223      	movs	r2, #35	@ 0x23
 80069c4:	4353      	muls	r3, r2
 80069c6:	0d1b      	lsrs	r3, r3, #20
 80069c8:	4363      	muls	r3, r4
  tmp_tickstart = HAL_GetTick();
 80069ca:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80069cc:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 80069ce:	682a      	ldr	r2, [r5, #0]
 80069d0:	6890      	ldr	r0, [r2, #8]
 80069d2:	4030      	ands	r0, r6
 80069d4:	d038      	beq.n	8006a48 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xac>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80069d6:	f5b6 6fc0 	cmp.w	r6, #1536	@ 0x600
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80069da:	bf01      	itttt	eq
 80069dc:	f899 300c 	ldrbeq.w	r3, [r9, #12]
 80069e0:	b2db      	uxtbeq	r3, r3
 80069e2:	f88d 3003 	strbeq.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80069e6:	f89d 3003 	ldrbeq.w	r3, [sp, #3]
    }

    if (Timeout != HAL_MAX_DELAY)
 80069ea:	1c7b      	adds	r3, r7, #1
 80069ec:	d0f0      	beq.n	80069d0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x34>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80069ee:	f7fe fa2d 	bl	8004e4c <HAL_GetTick>
 80069f2:	eba0 0008 	sub.w	r0, r0, r8
 80069f6:	42a0      	cmp	r0, r4
 80069f8:	d329      	bcc.n	8006a4e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xb2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80069fa:	682b      	ldr	r3, [r5, #0]
 80069fc:	685a      	ldr	r2, [r3, #4]
 80069fe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006a02:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a04:	686a      	ldr	r2, [r5, #4]
 8006a06:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8006a0a:	d10a      	bne.n	8006a22 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
 8006a0c:	68aa      	ldr	r2, [r5, #8]
 8006a0e:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8006a12:	d002      	beq.n	8006a1a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x7e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a14:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8006a18:	d103      	bne.n	8006a22 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006a1a:	681a      	ldr	r2, [r3, #0]
 8006a1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a20:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006a22:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8006a24:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8006a28:	d107      	bne.n	8006a3a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x9e>
        {
          SPI_RESET_CRC(hspi);
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a30:	601a      	str	r2, [r3, #0]
 8006a32:	681a      	ldr	r2, [r3, #0]
 8006a34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006a38:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006a40:	2300      	movs	r3, #0
 8006a42:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006a46:	2003      	movs	r0, #3
      count--;
    }
  }

  return HAL_OK;
}
 8006a48:	b003      	add	sp, #12
 8006a4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (count == 0U)
 8006a4e:	9a01      	ldr	r2, [sp, #4]
      count--;
 8006a50:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 8006a52:	2a00      	cmp	r2, #0
      count--;
 8006a54:	f103 33ff 	add.w	r3, r3, #4294967295
 8006a58:	9301      	str	r3, [sp, #4]
 8006a5a:	bf08      	it	eq
 8006a5c:	4614      	moveq	r4, r2
 8006a5e:	e7b6      	b.n	80069ce <SPI_WaitFifoStateUntilTimeout.constprop.0+0x32>
 8006a60:	20000014 	.word	0x20000014

08006a64 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a66:	6843      	ldr	r3, [r0, #4]
 8006a68:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
{
 8006a6c:	4604      	mov	r4, r0
 8006a6e:	460e      	mov	r6, r1
 8006a70:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a72:	d10b      	bne.n	8006a8c <SPI_EndRxTransaction+0x28>
 8006a74:	6883      	ldr	r3, [r0, #8]
 8006a76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a7a:	d002      	beq.n	8006a82 <SPI_EndRxTransaction+0x1e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a80:	d104      	bne.n	8006a8c <SPI_EndRxTransaction+0x28>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006a82:	6822      	ldr	r2, [r4, #0]
 8006a84:	6813      	ldr	r3, [r2, #0]
 8006a86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a8a:	6013      	str	r3, [r2, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006a8c:	463a      	mov	r2, r7
 8006a8e:	4631      	mov	r1, r6
 8006a90:	4620      	mov	r0, r4
 8006a92:	f7ff ff31 	bl	80068f8 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8006a96:	4605      	mov	r5, r0
 8006a98:	b128      	cbz	r0, 8006aa6 <SPI_EndRxTransaction+0x42>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a9a:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006a9c:	f043 0320 	orr.w	r3, r3, #32
 8006aa0:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006aa2:	2503      	movs	r5, #3
 8006aa4:	e013      	b.n	8006ace <SPI_EndRxTransaction+0x6a>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006aa6:	6863      	ldr	r3, [r4, #4]
 8006aa8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006aac:	d10f      	bne.n	8006ace <SPI_EndRxTransaction+0x6a>
 8006aae:	68a3      	ldr	r3, [r4, #8]
 8006ab0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ab4:	d002      	beq.n	8006abc <SPI_EndRxTransaction+0x58>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ab6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006aba:	d108      	bne.n	8006ace <SPI_EndRxTransaction+0x6a>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006abc:	463b      	mov	r3, r7
 8006abe:	4632      	mov	r2, r6
 8006ac0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006ac4:	4620      	mov	r0, r4
 8006ac6:	f7ff ff69 	bl	800699c <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8006aca:	2800      	cmp	r0, #0
 8006acc:	d1e5      	bne.n	8006a9a <SPI_EndRxTransaction+0x36>
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
}
 8006ace:	4628      	mov	r0, r5
 8006ad0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006ad2 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006ad2:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ad4:	4613      	mov	r3, r2
{
 8006ad6:	460d      	mov	r5, r1
 8006ad8:	4616      	mov	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ada:	460a      	mov	r2, r1
 8006adc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
{
 8006ae0:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ae2:	f7ff ff5b 	bl	800699c <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8006ae6:	b128      	cbz	r0, 8006af4 <SPI_EndRxTxTransaction+0x22>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ae8:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006aea:	f043 0320 	orr.w	r3, r3, #32
 8006aee:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006af0:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8006af2:	bd70      	pop	{r4, r5, r6, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006af4:	4632      	mov	r2, r6
 8006af6:	4629      	mov	r1, r5
 8006af8:	4620      	mov	r0, r4
 8006afa:	f7ff fefd 	bl	80068f8 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8006afe:	2800      	cmp	r0, #0
 8006b00:	d1f2      	bne.n	8006ae8 <SPI_EndRxTxTransaction+0x16>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006b02:	4633      	mov	r3, r6
 8006b04:	462a      	mov	r2, r5
 8006b06:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006b0a:	4620      	mov	r0, r4
 8006b0c:	f7ff ff46 	bl	800699c <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8006b10:	2800      	cmp	r0, #0
 8006b12:	d0ee      	beq.n	8006af2 <SPI_EndRxTxTransaction+0x20>
 8006b14:	e7e8      	b.n	8006ae8 <SPI_EndRxTxTransaction+0x16>

08006b16 <HAL_SPI_Init>:
{
 8006b16:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 8006b18:	4604      	mov	r4, r0
 8006b1a:	2800      	cmp	r0, #0
 8006b1c:	d067      	beq.n	8006bee <HAL_SPI_Init+0xd8>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006b1e:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d15d      	bne.n	8006be0 <HAL_SPI_Init+0xca>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b24:	6842      	ldr	r2, [r0, #4]
 8006b26:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8006b2a:	d000      	beq.n	8006b2e <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006b2c:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8006b32:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8006b36:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8006b3a:	b923      	cbnz	r3, 8006b46 <HAL_SPI_Init+0x30>
    hspi->Lock = HAL_UNLOCKED;
 8006b3c:	f884 205c 	strb.w	r2, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8006b40:	4620      	mov	r0, r4
 8006b42:	f7fd fe9f 	bl	8004884 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8006b46:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b48:	68e0      	ldr	r0, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8006b4a:	2302      	movs	r3, #2
 8006b4c:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 8006b50:	6813      	ldr	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b52:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 8006b56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b5a:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b5c:	f04f 0300 	mov.w	r3, #0
 8006b60:	d942      	bls.n	8006be8 <HAL_SPI_Init+0xd2>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006b62:	461d      	mov	r5, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006b64:	f5b0 6f70 	cmp.w	r0, #3840	@ 0xf00
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b68:	bf18      	it	ne
 8006b6a:	62a3      	strne	r3, [r4, #40]	@ 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006b6c:	68a6      	ldr	r6, [r4, #8]
 8006b6e:	6863      	ldr	r3, [r4, #4]
 8006b70:	69a1      	ldr	r1, [r4, #24]
 8006b72:	f406 4604 	and.w	r6, r6, #33792	@ 0x8400
 8006b76:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8006b7a:	4333      	orrs	r3, r6
 8006b7c:	6926      	ldr	r6, [r4, #16]
 8006b7e:	f006 0602 	and.w	r6, r6, #2
 8006b82:	4333      	orrs	r3, r6
 8006b84:	6966      	ldr	r6, [r4, #20]
 8006b86:	f006 0601 	and.w	r6, r6, #1
 8006b8a:	4333      	orrs	r3, r6
 8006b8c:	f401 7600 	and.w	r6, r1, #512	@ 0x200
 8006b90:	4333      	orrs	r3, r6
 8006b92:	69e6      	ldr	r6, [r4, #28]
 8006b94:	f006 0638 	and.w	r6, r6, #56	@ 0x38
 8006b98:	4333      	orrs	r3, r6
 8006b9a:	6a26      	ldr	r6, [r4, #32]
 8006b9c:	f006 0680 	and.w	r6, r6, #128	@ 0x80
 8006ba0:	4333      	orrs	r3, r6
 8006ba2:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006ba4:	f406 5600 	and.w	r6, r6, #8192	@ 0x2000
 8006ba8:	4333      	orrs	r3, r6
 8006baa:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006bac:	6b66      	ldr	r6, [r4, #52]	@ 0x34
 8006bae:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006bb0:	f006 0608 	and.w	r6, r6, #8
 8006bb4:	f003 0310 	and.w	r3, r3, #16
 8006bb8:	f400 6070 	and.w	r0, r0, #3840	@ 0xf00
 8006bbc:	4333      	orrs	r3, r6
 8006bbe:	0c09      	lsrs	r1, r1, #16
 8006bc0:	4303      	orrs	r3, r0
 8006bc2:	f001 0104 	and.w	r1, r1, #4
 8006bc6:	430b      	orrs	r3, r1
 8006bc8:	432b      	orrs	r3, r5
 8006bca:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006bcc:	69d3      	ldr	r3, [r2, #28]
 8006bce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006bd2:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006bd4:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8006bd6:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006bd8:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006bda:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
}
 8006bde:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006be0:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006be2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006be6:	e7a2      	b.n	8006b2e <HAL_SPI_Init+0x18>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006be8:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
 8006bec:	e7bc      	b.n	8006b68 <HAL_SPI_Init+0x52>
    return HAL_ERROR;
 8006bee:	2001      	movs	r0, #1
 8006bf0:	e7f5      	b.n	8006bde <HAL_SPI_Init+0xc8>

08006bf2 <HAL_SPI_Transmit>:
{
 8006bf2:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bf6:	461f      	mov	r7, r3
  __HAL_LOCK(hspi);
 8006bf8:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 8006bfc:	2b01      	cmp	r3, #1
{
 8006bfe:	4604      	mov	r4, r0
 8006c00:	460d      	mov	r5, r1
 8006c02:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8006c04:	f000 80bc 	beq.w	8006d80 <HAL_SPI_Transmit+0x18e>
 8006c08:	2301      	movs	r3, #1
 8006c0a:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 8006c0e:	f7fe f91d 	bl	8004e4c <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8006c12:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8006c16:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8006c18:	4682      	mov	sl, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8006c1a:	fa5f f983 	uxtb.w	r9, r3
 8006c1e:	f040 80ac 	bne.w	8006d7a <HAL_SPI_Transmit+0x188>
  if ((pData == NULL) || (Size == 0U))
 8006c22:	2d00      	cmp	r5, #0
 8006c24:	d069      	beq.n	8006cfa <HAL_SPI_Transmit+0x108>
 8006c26:	f1b8 0f00 	cmp.w	r8, #0
 8006c2a:	d066      	beq.n	8006cfa <HAL_SPI_Transmit+0x108>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006c2c:	2303      	movs	r3, #3
 8006c2e:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c32:	2300      	movs	r3, #0
 8006c34:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 8006c36:	e9c4 3313 	strd	r3, r3, [r4, #76]	@ 0x4c
  hspi->TxXferCount = Size;
 8006c3a:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006c3e:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006c40:	f8a4 3044 	strh.w	r3, [r4, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006c44:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c48:	68a3      	ldr	r3, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 8006c4a:	6826      	ldr	r6, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006c4c:	63a5      	str	r5, [r4, #56]	@ 0x38
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
  hspi->TxXferSize  = Size;
 8006c52:	f8a4 803c 	strh.w	r8, [r4, #60]	@ 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c56:	d107      	bne.n	8006c68 <HAL_SPI_Transmit+0x76>
    __HAL_SPI_DISABLE(hspi);
 8006c58:	6833      	ldr	r3, [r6, #0]
 8006c5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c5e:	6033      	str	r3, [r6, #0]
    SPI_1LINE_TX(hspi);
 8006c60:	6833      	ldr	r3, [r6, #0]
 8006c62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006c66:	6033      	str	r3, [r6, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c68:	6833      	ldr	r3, [r6, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c6a:	6862      	ldr	r2, [r4, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c6c:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8006c6e:	bf5e      	ittt	pl
 8006c70:	6833      	ldrpl	r3, [r6, #0]
 8006c72:	f043 0340 	orrpl.w	r3, r3, #64	@ 0x40
 8006c76:	6033      	strpl	r3, [r6, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006c78:	68e3      	ldr	r3, [r4, #12]
 8006c7a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006c7e:	d943      	bls.n	8006d08 <HAL_SPI_Transmit+0x116>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c80:	b112      	cbz	r2, 8006c88 <HAL_SPI_Transmit+0x96>
 8006c82:	f1b8 0f01 	cmp.w	r8, #1
 8006c86:	d107      	bne.n	8006c98 <HAL_SPI_Transmit+0xa6>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c88:	f835 3b02 	ldrh.w	r3, [r5], #2
 8006c8c:	60f3      	str	r3, [r6, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c8e:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006c90:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006c92:	3b01      	subs	r3, #1
 8006c94:	b29b      	uxth	r3, r3
 8006c96:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8006c98:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	b9b3      	cbnz	r3, 8006ccc <HAL_SPI_Transmit+0xda>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c9e:	4652      	mov	r2, sl
 8006ca0:	4639      	mov	r1, r7
 8006ca2:	4620      	mov	r0, r4
 8006ca4:	f7ff ff15 	bl	8006ad2 <SPI_EndRxTxTransaction>
 8006ca8:	2800      	cmp	r0, #0
 8006caa:	d163      	bne.n	8006d74 <HAL_SPI_Transmit+0x182>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006cac:	68a3      	ldr	r3, [r4, #8]
 8006cae:	b933      	cbnz	r3, 8006cbe <HAL_SPI_Transmit+0xcc>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006cb0:	9301      	str	r3, [sp, #4]
 8006cb2:	6823      	ldr	r3, [r4, #0]
 8006cb4:	68da      	ldr	r2, [r3, #12]
 8006cb6:	9201      	str	r2, [sp, #4]
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	9301      	str	r3, [sp, #4]
 8006cbc:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006cbe:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006cc0:	b9db      	cbnz	r3, 8006cfa <HAL_SPI_Transmit+0x108>
    hspi->State = HAL_SPI_STATE_READY;
 8006cc2:	2201      	movs	r2, #1
 8006cc4:	f884 205d 	strb.w	r2, [r4, #93]	@ 0x5d
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006cc8:	4699      	mov	r9, r3
 8006cca:	e016      	b.n	8006cfa <HAL_SPI_Transmit+0x108>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006ccc:	6822      	ldr	r2, [r4, #0]
 8006cce:	6893      	ldr	r3, [r2, #8]
 8006cd0:	079d      	lsls	r5, r3, #30
 8006cd2:	d505      	bpl.n	8006ce0 <HAL_SPI_Transmit+0xee>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006cd4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006cd6:	f833 1b02 	ldrh.w	r1, [r3], #2
 8006cda:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006cdc:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006cde:	e7d7      	b.n	8006c90 <HAL_SPI_Transmit+0x9e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ce0:	f7fe f8b4 	bl	8004e4c <HAL_GetTick>
 8006ce4:	eba0 000a 	sub.w	r0, r0, sl
 8006ce8:	42b8      	cmp	r0, r7
 8006cea:	d3d5      	bcc.n	8006c98 <HAL_SPI_Transmit+0xa6>
 8006cec:	1c78      	adds	r0, r7, #1
 8006cee:	d0d3      	beq.n	8006c98 <HAL_SPI_Transmit+0xa6>
          hspi->State = HAL_SPI_STATE_READY;
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          errorcode = HAL_TIMEOUT;
 8006cf6:	f04f 0903 	mov.w	r9, #3
  __HAL_UNLOCK(hspi);
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 8006d00:	4648      	mov	r0, r9
 8006d02:	b002      	add	sp, #8
 8006d04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d08:	b112      	cbz	r2, 8006d10 <HAL_SPI_Transmit+0x11e>
 8006d0a:	f1b8 0f01 	cmp.w	r8, #1
 8006d0e:	d113      	bne.n	8006d38 <HAL_SPI_Transmit+0x146>
      if (hspi->TxXferCount > 1U)
 8006d10:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006d12:	b29b      	uxth	r3, r3
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d906      	bls.n	8006d26 <HAL_SPI_Transmit+0x134>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d18:	f835 3b02 	ldrh.w	r3, [r5], #2
 8006d1c:	60f3      	str	r3, [r6, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d1e:	63a5      	str	r5, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006d20:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006d22:	3b02      	subs	r3, #2
 8006d24:	e006      	b.n	8006d34 <HAL_SPI_Transmit+0x142>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006d26:	782b      	ldrb	r3, [r5, #0]
 8006d28:	7333      	strb	r3, [r6, #12]
        hspi->pTxBuffPtr ++;
 8006d2a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006d30:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006d32:	3b01      	subs	r3, #1
 8006d34:	b29b      	uxth	r3, r3
 8006d36:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8006d38:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d0ae      	beq.n	8006c9e <HAL_SPI_Transmit+0xac>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d40:	6822      	ldr	r2, [r4, #0]
 8006d42:	6893      	ldr	r3, [r2, #8]
 8006d44:	0799      	lsls	r1, r3, #30
 8006d46:	d50c      	bpl.n	8006d62 <HAL_SPI_Transmit+0x170>
        if (hspi->TxXferCount > 1U)
 8006d48:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d4a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8006d4c:	b289      	uxth	r1, r1
 8006d4e:	2901      	cmp	r1, #1
 8006d50:	d904      	bls.n	8006d5c <HAL_SPI_Transmit+0x16a>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d52:	f833 1b02 	ldrh.w	r1, [r3], #2
 8006d56:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d58:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006d5a:	e7e1      	b.n	8006d20 <HAL_SPI_Transmit+0x12e>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006d5c:	781b      	ldrb	r3, [r3, #0]
 8006d5e:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8006d60:	e7e3      	b.n	8006d2a <HAL_SPI_Transmit+0x138>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d62:	f7fe f873 	bl	8004e4c <HAL_GetTick>
 8006d66:	eba0 000a 	sub.w	r0, r0, sl
 8006d6a:	42b8      	cmp	r0, r7
 8006d6c:	d3e4      	bcc.n	8006d38 <HAL_SPI_Transmit+0x146>
 8006d6e:	1c7b      	adds	r3, r7, #1
 8006d70:	d0e2      	beq.n	8006d38 <HAL_SPI_Transmit+0x146>
 8006d72:	e7bd      	b.n	8006cf0 <HAL_SPI_Transmit+0xfe>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d74:	2320      	movs	r3, #32
 8006d76:	6623      	str	r3, [r4, #96]	@ 0x60
 8006d78:	e798      	b.n	8006cac <HAL_SPI_Transmit+0xba>
    errorcode = HAL_BUSY;
 8006d7a:	f04f 0902 	mov.w	r9, #2
 8006d7e:	e7bc      	b.n	8006cfa <HAL_SPI_Transmit+0x108>
  __HAL_LOCK(hspi);
 8006d80:	f04f 0902 	mov.w	r9, #2
 8006d84:	e7bc      	b.n	8006d00 <HAL_SPI_Transmit+0x10e>

08006d86 <HAL_SPI_TransmitReceive>:
{
 8006d86:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d8a:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8006d8c:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
{
 8006d90:	9f08      	ldr	r7, [sp, #32]
  __HAL_LOCK(hspi);
 8006d92:	2b01      	cmp	r3, #1
{
 8006d94:	4604      	mov	r4, r0
 8006d96:	460d      	mov	r5, r1
 8006d98:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8006d9a:	f000 8122 	beq.w	8006fe2 <HAL_SPI_TransmitReceive+0x25c>
 8006d9e:	2301      	movs	r3, #1
 8006da0:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 8006da4:	f7fe f852 	bl	8004e4c <HAL_GetTick>
  tmp_state           = hspi->State;
 8006da8:	f894 205d 	ldrb.w	r2, [r4, #93]	@ 0x5d
  tmp_mode            = hspi->Init.Mode;
 8006dac:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006dae:	2a01      	cmp	r2, #1
  tickstart = HAL_GetTick();
 8006db0:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 8006db2:	b2d1      	uxtb	r1, r2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006db4:	d00a      	beq.n	8006dcc <HAL_SPI_TransmitReceive+0x46>
 8006db6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006dba:	f040 8110 	bne.w	8006fde <HAL_SPI_TransmitReceive+0x258>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006dbe:	68a2      	ldr	r2, [r4, #8]
 8006dc0:	2a00      	cmp	r2, #0
 8006dc2:	f040 810c 	bne.w	8006fde <HAL_SPI_TransmitReceive+0x258>
 8006dc6:	2904      	cmp	r1, #4
 8006dc8:	f040 8109 	bne.w	8006fde <HAL_SPI_TransmitReceive+0x258>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006dcc:	b92d      	cbnz	r5, 8006dda <HAL_SPI_TransmitReceive+0x54>
    errorcode = HAL_ERROR;
 8006dce:	2001      	movs	r0, #1
  __HAL_UNLOCK(hspi);
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 8006dd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006dda:	f1b9 0f00 	cmp.w	r9, #0
 8006dde:	d0f6      	beq.n	8006dce <HAL_SPI_TransmitReceive+0x48>
 8006de0:	2e00      	cmp	r6, #0
 8006de2:	d0f4      	beq.n	8006dce <HAL_SPI_TransmitReceive+0x48>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006de4:	f894 205d 	ldrb.w	r2, [r4, #93]	@ 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006de8:	68e0      	ldr	r0, [r4, #12]
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006dea:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006dec:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006df0:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006df2:	bf1c      	itt	ne
 8006df4:	2205      	movne	r2, #5
 8006df6:	f884 205d 	strbne.w	r2, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	6622      	str	r2, [r4, #96]	@ 0x60
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006dfe:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
  hspi->RxXferCount = Size;
 8006e02:	f8a4 6046 	strh.w	r6, [r4, #70]	@ 0x46
  hspi->TxXferCount = Size;
 8006e06:	87e6      	strh	r6, [r4, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006e08:	e9c4 2213 	strd	r2, r2, [r4, #76]	@ 0x4c
  hspi->RxXferSize  = Size;
 8006e0c:	f8a4 6044 	strh.w	r6, [r4, #68]	@ 0x44
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e10:	684a      	ldr	r2, [r1, #4]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006e12:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006e14:	87a6      	strh	r6, [r4, #60]	@ 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006e16:	d801      	bhi.n	8006e1c <HAL_SPI_TransmitReceive+0x96>
 8006e18:	2e01      	cmp	r6, #1
 8006e1a:	d02e      	beq.n	8006e7a <HAL_SPI_TransmitReceive+0xf4>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e1c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e20:	604a      	str	r2, [r1, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e22:	680a      	ldr	r2, [r1, #0]
 8006e24:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8006e26:	bf5e      	ittt	pl
 8006e28:	680a      	ldrpl	r2, [r1, #0]
 8006e2a:	f042 0240 	orrpl.w	r2, r2, #64	@ 0x40
 8006e2e:	600a      	strpl	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006e30:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
 8006e34:	d957      	bls.n	8006ee6 <HAL_SPI_TransmitReceive+0x160>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e36:	b10b      	cbz	r3, 8006e3c <HAL_SPI_TransmitReceive+0xb6>
 8006e38:	2e01      	cmp	r6, #1
 8006e3a:	d107      	bne.n	8006e4c <HAL_SPI_TransmitReceive+0xc6>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e3c:	f835 3b02 	ldrh.w	r3, [r5], #2
 8006e40:	60cb      	str	r3, [r1, #12]
      hspi->TxXferCount--;
 8006e42:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e44:	63a5      	str	r5, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8006e46:	3b01      	subs	r3, #1
 8006e48:	b29b      	uxth	r3, r3
 8006e4a:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8006e4c:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e4e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006e50:	b29b      	uxth	r3, r3
 8006e52:	b9ab      	cbnz	r3, 8006e80 <HAL_SPI_TransmitReceive+0xfa>
 8006e54:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	b98b      	cbnz	r3, 8006e80 <HAL_SPI_TransmitReceive+0xfa>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006e5c:	4642      	mov	r2, r8
 8006e5e:	4639      	mov	r1, r7
 8006e60:	4620      	mov	r0, r4
 8006e62:	f7ff fe36 	bl	8006ad2 <SPI_EndRxTxTransaction>
 8006e66:	2800      	cmp	r0, #0
 8006e68:	f040 80b5 	bne.w	8006fd6 <HAL_SPI_TransmitReceive+0x250>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e6c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d1ad      	bne.n	8006dce <HAL_SPI_TransmitReceive+0x48>
    hspi->State = HAL_SPI_STATE_READY;
 8006e72:	2301      	movs	r3, #1
 8006e74:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
 8006e78:	e7aa      	b.n	8006dd0 <HAL_SPI_TransmitReceive+0x4a>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e7a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006e7e:	e7cf      	b.n	8006e20 <HAL_SPI_TransmitReceive+0x9a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006e80:	6821      	ldr	r1, [r4, #0]
 8006e82:	688b      	ldr	r3, [r1, #8]
 8006e84:	079e      	lsls	r6, r3, #30
 8006e86:	d50d      	bpl.n	8006ea4 <HAL_SPI_TransmitReceive+0x11e>
 8006e88:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006e8a:	b29b      	uxth	r3, r3
 8006e8c:	b153      	cbz	r3, 8006ea4 <HAL_SPI_TransmitReceive+0x11e>
 8006e8e:	b145      	cbz	r5, 8006ea2 <HAL_SPI_TransmitReceive+0x11c>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e90:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006e92:	f833 2b02 	ldrh.w	r2, [r3], #2
 8006e96:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e98:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006e9a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006e9c:	3b01      	subs	r3, #1
 8006e9e:	b29b      	uxth	r3, r3
 8006ea0:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 0U;
 8006ea2:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006ea4:	688a      	ldr	r2, [r1, #8]
 8006ea6:	f012 0201 	ands.w	r2, r2, #1
 8006eaa:	d00f      	beq.n	8006ecc <HAL_SPI_TransmitReceive+0x146>
 8006eac:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	b15b      	cbz	r3, 8006ecc <HAL_SPI_TransmitReceive+0x146>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006eb4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006eb6:	68c9      	ldr	r1, [r1, #12]
 8006eb8:	f823 1b02 	strh.w	r1, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ebc:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8006ebe:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006ec2:	3b01      	subs	r3, #1
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
        txallowed = 1U;
 8006eca:	4615      	mov	r5, r2
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006ecc:	f7fd ffbe 	bl	8004e4c <HAL_GetTick>
 8006ed0:	eba0 0008 	sub.w	r0, r0, r8
 8006ed4:	42b8      	cmp	r0, r7
 8006ed6:	d3ba      	bcc.n	8006e4e <HAL_SPI_TransmitReceive+0xc8>
 8006ed8:	1c78      	adds	r0, r7, #1
 8006eda:	d0b8      	beq.n	8006e4e <HAL_SPI_TransmitReceive+0xc8>
        hspi->State = HAL_SPI_STATE_READY;
 8006edc:	2301      	movs	r3, #1
 8006ede:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
        errorcode = HAL_TIMEOUT;
 8006ee2:	2003      	movs	r0, #3
 8006ee4:	e774      	b.n	8006dd0 <HAL_SPI_TransmitReceive+0x4a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ee6:	b10b      	cbz	r3, 8006eec <HAL_SPI_TransmitReceive+0x166>
 8006ee8:	2e01      	cmp	r6, #1
 8006eea:	d10b      	bne.n	8006f04 <HAL_SPI_TransmitReceive+0x17e>
      if (hspi->TxXferCount > 1U)
 8006eec:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d909      	bls.n	8006f08 <HAL_SPI_TransmitReceive+0x182>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ef4:	f835 3b02 	ldrh.w	r3, [r5], #2
 8006ef8:	60cb      	str	r3, [r1, #12]
        hspi->TxXferCount -= 2U;
 8006efa:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006efc:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006efe:	3b02      	subs	r3, #2
        hspi->TxXferCount--;
 8006f00:	b29b      	uxth	r3, r3
 8006f02:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8006f04:	2501      	movs	r5, #1
 8006f06:	e048      	b.n	8006f9a <HAL_SPI_TransmitReceive+0x214>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006f08:	782b      	ldrb	r3, [r5, #0]
 8006f0a:	730b      	strb	r3, [r1, #12]
        hspi->pTxBuffPtr++;
 8006f0c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006f0e:	3301      	adds	r3, #1
 8006f10:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006f12:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006f14:	3b01      	subs	r3, #1
 8006f16:	e7f3      	b.n	8006f00 <HAL_SPI_TransmitReceive+0x17a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006f18:	6822      	ldr	r2, [r4, #0]
 8006f1a:	6893      	ldr	r3, [r2, #8]
 8006f1c:	0799      	lsls	r1, r3, #30
 8006f1e:	d511      	bpl.n	8006f44 <HAL_SPI_TransmitReceive+0x1be>
 8006f20:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	b173      	cbz	r3, 8006f44 <HAL_SPI_TransmitReceive+0x1be>
 8006f26:	b165      	cbz	r5, 8006f42 <HAL_SPI_TransmitReceive+0x1bc>
        if (hspi->TxXferCount > 1U)
 8006f28:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f2a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8006f2c:	b289      	uxth	r1, r1
 8006f2e:	2901      	cmp	r1, #1
 8006f30:	d93d      	bls.n	8006fae <HAL_SPI_TransmitReceive+0x228>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f32:	f833 1b02 	ldrh.w	r1, [r3], #2
 8006f36:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f38:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006f3a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006f3c:	3b02      	subs	r3, #2
 8006f3e:	b29b      	uxth	r3, r3
 8006f40:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 0U;
 8006f42:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f44:	6822      	ldr	r2, [r4, #0]
 8006f46:	6891      	ldr	r1, [r2, #8]
 8006f48:	f011 0101 	ands.w	r1, r1, #1
 8006f4c:	d01d      	beq.n	8006f8a <HAL_SPI_TransmitReceive+0x204>
 8006f4e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	b1cb      	cbz	r3, 8006f8a <HAL_SPI_TransmitReceive+0x204>
        if (hspi->RxXferCount > 1U)
 8006f56:	f8b4 0046 	ldrh.w	r0, [r4, #70]	@ 0x46
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f5a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
        if (hspi->RxXferCount > 1U)
 8006f5c:	b280      	uxth	r0, r0
 8006f5e:	2801      	cmp	r0, #1
 8006f60:	d92d      	bls.n	8006fbe <HAL_SPI_TransmitReceive+0x238>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f62:	68d0      	ldr	r0, [r2, #12]
 8006f64:	f823 0b02 	strh.w	r0, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f68:	6423      	str	r3, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006f6a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006f6e:	3b02      	subs	r3, #2
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006f76:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	2b01      	cmp	r3, #1
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006f7e:	bf9e      	ittt	ls
 8006f80:	6853      	ldrls	r3, [r2, #4]
 8006f82:	f443 5380 	orrls.w	r3, r3, #4096	@ 0x1000
 8006f86:	6053      	strls	r3, [r2, #4]
        txallowed = 1U;
 8006f88:	460d      	mov	r5, r1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006f8a:	f7fd ff5f 	bl	8004e4c <HAL_GetTick>
 8006f8e:	eba0 0008 	sub.w	r0, r0, r8
 8006f92:	42b8      	cmp	r0, r7
 8006f94:	d301      	bcc.n	8006f9a <HAL_SPI_TransmitReceive+0x214>
 8006f96:	1c7b      	adds	r3, r7, #1
 8006f98:	d1a0      	bne.n	8006edc <HAL_SPI_TransmitReceive+0x156>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f9a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006f9c:	b29b      	uxth	r3, r3
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d1ba      	bne.n	8006f18 <HAL_SPI_TransmitReceive+0x192>
 8006fa2:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006fa6:	b29b      	uxth	r3, r3
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d1b5      	bne.n	8006f18 <HAL_SPI_TransmitReceive+0x192>
 8006fac:	e756      	b.n	8006e5c <HAL_SPI_TransmitReceive+0xd6>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006fae:	781b      	ldrb	r3, [r3, #0]
 8006fb0:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8006fb2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006fb4:	3301      	adds	r3, #1
 8006fb6:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8006fb8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006fba:	3b01      	subs	r3, #1
 8006fbc:	e7bf      	b.n	8006f3e <HAL_SPI_TransmitReceive+0x1b8>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006fbe:	7b12      	ldrb	r2, [r2, #12]
 8006fc0:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006fc2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006fc4:	3301      	adds	r3, #1
 8006fc6:	6423      	str	r3, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 8006fc8:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006fcc:	3b01      	subs	r3, #1
 8006fce:	b29b      	uxth	r3, r3
 8006fd0:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
 8006fd4:	e7d8      	b.n	8006f88 <HAL_SPI_TransmitReceive+0x202>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fd6:	2320      	movs	r3, #32
 8006fd8:	6623      	str	r3, [r4, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8006fda:	2001      	movs	r0, #1
 8006fdc:	e746      	b.n	8006e6c <HAL_SPI_TransmitReceive+0xe6>
    errorcode = HAL_BUSY;
 8006fde:	2002      	movs	r0, #2
 8006fe0:	e6f6      	b.n	8006dd0 <HAL_SPI_TransmitReceive+0x4a>
  __HAL_LOCK(hspi);
 8006fe2:	2002      	movs	r0, #2
 8006fe4:	e6f7      	b.n	8006dd6 <HAL_SPI_TransmitReceive+0x50>

08006fe6 <HAL_SPI_Receive>:
{
 8006fe6:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8006fea:	461f      	mov	r7, r3
  if (hspi->State != HAL_SPI_STATE_READY)
 8006fec:	f890 305d 	ldrb.w	r3, [r0, #93]	@ 0x5d
 8006ff0:	2b01      	cmp	r3, #1
{
 8006ff2:	4604      	mov	r4, r0
 8006ff4:	468a      	mov	sl, r1
 8006ff6:	4690      	mov	r8, r2
  if (hspi->State != HAL_SPI_STATE_READY)
 8006ff8:	b2de      	uxtb	r6, r3
 8006ffa:	f040 80a7 	bne.w	800714c <HAL_SPI_Receive+0x166>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006ffe:	6843      	ldr	r3, [r0, #4]
 8007000:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007004:	d10e      	bne.n	8007024 <HAL_SPI_Receive+0x3e>
 8007006:	6883      	ldr	r3, [r0, #8]
 8007008:	b963      	cbnz	r3, 8007024 <HAL_SPI_Receive+0x3e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800700a:	2304      	movs	r3, #4
 800700c:	f880 305d 	strb.w	r3, [r0, #93]	@ 0x5d
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007010:	4613      	mov	r3, r2
 8007012:	9700      	str	r7, [sp, #0]
 8007014:	460a      	mov	r2, r1
 8007016:	f7ff feb6 	bl	8006d86 <HAL_SPI_TransmitReceive>
 800701a:	4606      	mov	r6, r0
}
 800701c:	4630      	mov	r0, r6
 800701e:	b002      	add	sp, #8
 8007020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(hspi);
 8007024:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 8007028:	2b01      	cmp	r3, #1
 800702a:	f000 8091 	beq.w	8007150 <HAL_SPI_Receive+0x16a>
 800702e:	2301      	movs	r3, #1
 8007030:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 8007034:	f7fd ff0a 	bl	8004e4c <HAL_GetTick>
 8007038:	4681      	mov	r9, r0
  if ((pData == NULL) || (Size == 0U))
 800703a:	f1ba 0f00 	cmp.w	sl, #0
 800703e:	d075      	beq.n	800712c <HAL_SPI_Receive+0x146>
 8007040:	f1b8 0f00 	cmp.w	r8, #0
 8007044:	d072      	beq.n	800712c <HAL_SPI_Receive+0x146>
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007046:	2500      	movs	r5, #0
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007048:	2304      	movs	r3, #4
 800704a:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->TxISR       = NULL;
 800704e:	e9c4 5513 	strd	r5, r5, [r4, #76]	@ 0x4c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007052:	6625      	str	r5, [r4, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007054:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007056:	f8a4 8046 	strh.w	r8, [r4, #70]	@ 0x46
  hspi->TxXferSize  = 0U;
 800705a:	87a5      	strh	r5, [r4, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800705c:	87e5      	strh	r5, [r4, #62]	@ 0x3e
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800705e:	6825      	ldr	r5, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007060:	68e2      	ldr	r2, [r4, #12]
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007062:	686b      	ldr	r3, [r5, #4]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007064:	f8c4 a040 	str.w	sl, [r4, #64]	@ 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007068:	f5b2 6fe0 	cmp.w	r2, #1792	@ 0x700
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800706c:	bf8c      	ite	hi
 800706e:	f423 5380 	bichi.w	r3, r3, #4096	@ 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007072:	f443 5380 	orrls.w	r3, r3, #4096	@ 0x1000
  hspi->RxXferSize  = Size;
 8007076:	f8a4 8044 	strh.w	r8, [r4, #68]	@ 0x44
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800707a:	606b      	str	r3, [r5, #4]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800707c:	68a3      	ldr	r3, [r4, #8]
 800707e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007082:	d107      	bne.n	8007094 <HAL_SPI_Receive+0xae>
    __HAL_SPI_DISABLE(hspi);
 8007084:	682b      	ldr	r3, [r5, #0]
 8007086:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800708a:	602b      	str	r3, [r5, #0]
    SPI_1LINE_RX(hspi);
 800708c:	682b      	ldr	r3, [r5, #0]
 800708e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007092:	602b      	str	r3, [r5, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007094:	682b      	ldr	r3, [r5, #0]
 8007096:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8007098:	bf5e      	ittt	pl
 800709a:	682b      	ldrpl	r3, [r5, #0]
 800709c:	f043 0340 	orrpl.w	r3, r3, #64	@ 0x40
 80070a0:	602b      	strpl	r3, [r5, #0]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80070a2:	f5b2 6fe0 	cmp.w	r2, #1792	@ 0x700
 80070a6:	d923      	bls.n	80070f0 <HAL_SPI_Receive+0x10a>
    while (hspi->RxXferCount > 0U)
 80070a8:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	b323      	cbz	r3, 80070fa <HAL_SPI_Receive+0x114>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80070b0:	6823      	ldr	r3, [r4, #0]
 80070b2:	689a      	ldr	r2, [r3, #8]
 80070b4:	07d2      	lsls	r2, r2, #31
 80070b6:	d53d      	bpl.n	8007134 <HAL_SPI_Receive+0x14e>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80070b8:	68da      	ldr	r2, [r3, #12]
 80070ba:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80070bc:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80070c0:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 80070c2:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80070c6:	3b01      	subs	r3, #1
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
 80070ce:	e7eb      	b.n	80070a8 <HAL_SPI_Receive+0xc2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80070d0:	6823      	ldr	r3, [r4, #0]
 80070d2:	689a      	ldr	r2, [r3, #8]
 80070d4:	07d0      	lsls	r0, r2, #31
 80070d6:	d51d      	bpl.n	8007114 <HAL_SPI_Receive+0x12e>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80070d8:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80070da:	7b1b      	ldrb	r3, [r3, #12]
 80070dc:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80070de:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80070e0:	3301      	adds	r3, #1
 80070e2:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 80070e4:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80070e8:	3b01      	subs	r3, #1
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
    while (hspi->RxXferCount > 0U)
 80070f0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80070f4:	b29b      	uxth	r3, r3
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d1ea      	bne.n	80070d0 <HAL_SPI_Receive+0xea>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80070fa:	464a      	mov	r2, r9
 80070fc:	4639      	mov	r1, r7
 80070fe:	4620      	mov	r0, r4
 8007100:	f7ff fcb0 	bl	8006a64 <SPI_EndRxTransaction>
 8007104:	b9f8      	cbnz	r0, 8007146 <HAL_SPI_Receive+0x160>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007106:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8007108:	b983      	cbnz	r3, 800712c <HAL_SPI_Receive+0x146>
    hspi->State = HAL_SPI_STATE_READY;
 800710a:	2201      	movs	r2, #1
 800710c:	f884 205d 	strb.w	r2, [r4, #93]	@ 0x5d
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007110:	461e      	mov	r6, r3
 8007112:	e00b      	b.n	800712c <HAL_SPI_Receive+0x146>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007114:	f7fd fe9a 	bl	8004e4c <HAL_GetTick>
 8007118:	eba0 0009 	sub.w	r0, r0, r9
 800711c:	42b8      	cmp	r0, r7
 800711e:	d3e7      	bcc.n	80070f0 <HAL_SPI_Receive+0x10a>
 8007120:	1c79      	adds	r1, r7, #1
 8007122:	d0e5      	beq.n	80070f0 <HAL_SPI_Receive+0x10a>
          hspi->State = HAL_SPI_STATE_READY;
 8007124:	2301      	movs	r3, #1
 8007126:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          errorcode = HAL_TIMEOUT;
 800712a:	2603      	movs	r6, #3
  __HAL_UNLOCK(hspi);
 800712c:	2300      	movs	r3, #0
 800712e:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  return errorcode;
 8007132:	e773      	b.n	800701c <HAL_SPI_Receive+0x36>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007134:	f7fd fe8a 	bl	8004e4c <HAL_GetTick>
 8007138:	eba0 0009 	sub.w	r0, r0, r9
 800713c:	42b8      	cmp	r0, r7
 800713e:	d3b3      	bcc.n	80070a8 <HAL_SPI_Receive+0xc2>
 8007140:	1c7b      	adds	r3, r7, #1
 8007142:	d0b1      	beq.n	80070a8 <HAL_SPI_Receive+0xc2>
 8007144:	e7ee      	b.n	8007124 <HAL_SPI_Receive+0x13e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007146:	2320      	movs	r3, #32
 8007148:	6623      	str	r3, [r4, #96]	@ 0x60
 800714a:	e7dc      	b.n	8007106 <HAL_SPI_Receive+0x120>
    errorcode = HAL_BUSY;
 800714c:	2602      	movs	r6, #2
 800714e:	e7ed      	b.n	800712c <HAL_SPI_Receive+0x146>
  __HAL_LOCK(hspi);
 8007150:	2602      	movs	r6, #2
 8007152:	e763      	b.n	800701c <HAL_SPI_Receive+0x36>

08007154 <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007154:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007158:	2b01      	cmp	r3, #1
 800715a:	d127      	bne.n	80071ac <HAL_TIM_Base_Start+0x58>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800715c:	2302      	movs	r3, #2

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800715e:	4a14      	ldr	r2, [pc, #80]	@ (80071b0 <HAL_TIM_Base_Start+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007160:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007164:	6803      	ldr	r3, [r0, #0]
 8007166:	4293      	cmp	r3, r2
 8007168:	d012      	beq.n	8007190 <HAL_TIM_Base_Start+0x3c>
 800716a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800716e:	d00f      	beq.n	8007190 <HAL_TIM_Base_Start+0x3c>
 8007170:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8007174:	4293      	cmp	r3, r2
 8007176:	d00b      	beq.n	8007190 <HAL_TIM_Base_Start+0x3c>
 8007178:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800717c:	4293      	cmp	r3, r2
 800717e:	d007      	beq.n	8007190 <HAL_TIM_Base_Start+0x3c>
 8007180:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8007184:	4293      	cmp	r3, r2
 8007186:	d003      	beq.n	8007190 <HAL_TIM_Base_Start+0x3c>
 8007188:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 800718c:	4293      	cmp	r3, r2
 800718e:	d107      	bne.n	80071a0 <HAL_TIM_Base_Start+0x4c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007190:	6899      	ldr	r1, [r3, #8]
 8007192:	4a08      	ldr	r2, [pc, #32]	@ (80071b4 <HAL_TIM_Base_Start+0x60>)
 8007194:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007196:	2a06      	cmp	r2, #6
 8007198:	d006      	beq.n	80071a8 <HAL_TIM_Base_Start+0x54>
 800719a:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 800719e:	d003      	beq.n	80071a8 <HAL_TIM_Base_Start+0x54>
    {
      __HAL_TIM_ENABLE(htim);
 80071a0:	681a      	ldr	r2, [r3, #0]
 80071a2:	f042 0201 	orr.w	r2, r2, #1
 80071a6:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 80071a8:	2000      	movs	r0, #0
 80071aa:	4770      	bx	lr
    return HAL_ERROR;
 80071ac:	2001      	movs	r0, #1
}
 80071ae:	4770      	bx	lr
 80071b0:	40012c00 	.word	0x40012c00
 80071b4:	00010007 	.word	0x00010007

080071b8 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80071b8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d12b      	bne.n	8007218 <HAL_TIM_Base_Start_IT+0x60>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071c0:	2302      	movs	r3, #2
 80071c2:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80071c6:	6803      	ldr	r3, [r0, #0]
 80071c8:	68da      	ldr	r2, [r3, #12]
 80071ca:	f042 0201 	orr.w	r2, r2, #1
 80071ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071d0:	4a12      	ldr	r2, [pc, #72]	@ (800721c <HAL_TIM_Base_Start_IT+0x64>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d012      	beq.n	80071fc <HAL_TIM_Base_Start_IT+0x44>
 80071d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071da:	d00f      	beq.n	80071fc <HAL_TIM_Base_Start_IT+0x44>
 80071dc:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d00b      	beq.n	80071fc <HAL_TIM_Base_Start_IT+0x44>
 80071e4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d007      	beq.n	80071fc <HAL_TIM_Base_Start_IT+0x44>
 80071ec:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d003      	beq.n	80071fc <HAL_TIM_Base_Start_IT+0x44>
 80071f4:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d107      	bne.n	800720c <HAL_TIM_Base_Start_IT+0x54>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80071fc:	6899      	ldr	r1, [r3, #8]
 80071fe:	4a08      	ldr	r2, [pc, #32]	@ (8007220 <HAL_TIM_Base_Start_IT+0x68>)
 8007200:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007202:	2a06      	cmp	r2, #6
 8007204:	d006      	beq.n	8007214 <HAL_TIM_Base_Start_IT+0x5c>
 8007206:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 800720a:	d003      	beq.n	8007214 <HAL_TIM_Base_Start_IT+0x5c>
    {
      __HAL_TIM_ENABLE(htim);
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	f042 0201 	orr.w	r2, r2, #1
 8007212:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 8007214:	2000      	movs	r0, #0
 8007216:	4770      	bx	lr
    return HAL_ERROR;
 8007218:	2001      	movs	r0, #1
}
 800721a:	4770      	bx	lr
 800721c:	40012c00 	.word	0x40012c00
 8007220:	00010007 	.word	0x00010007

08007224 <HAL_TIM_OC_DelayElapsedCallback>:
/**
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8007224:	4770      	bx	lr

08007226 <HAL_TIM_IC_CaptureCallback>:
/**
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8007226:	4770      	bx	lr

08007228 <HAL_TIM_PWM_PulseFinishedCallback>:
/**
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8007228:	4770      	bx	lr

0800722a <HAL_TIM_TriggerCallback>:
/**
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 800722a:	4770      	bx	lr

0800722c <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 800722c:	6803      	ldr	r3, [r0, #0]
{
 800722e:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8007230:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007232:	691e      	ldr	r6, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007234:	07b2      	lsls	r2, r6, #30
{
 8007236:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007238:	d50d      	bpl.n	8007256 <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800723a:	07a9      	lsls	r1, r5, #30
 800723c:	d50b      	bpl.n	8007256 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800723e:	f06f 0202 	mvn.w	r2, #2
 8007242:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007244:	2201      	movs	r2, #1
 8007246:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007248:	699b      	ldr	r3, [r3, #24]
 800724a:	079a      	lsls	r2, r3, #30
 800724c:	d074      	beq.n	8007338 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 800724e:	f7ff ffea 	bl	8007226 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007252:	2300      	movs	r3, #0
 8007254:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007256:	0773      	lsls	r3, r6, #29
 8007258:	d510      	bpl.n	800727c <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800725a:	0768      	lsls	r0, r5, #29
 800725c:	d50e      	bpl.n	800727c <HAL_TIM_IRQHandler+0x50>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800725e:	6823      	ldr	r3, [r4, #0]
 8007260:	f06f 0204 	mvn.w	r2, #4
 8007264:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007266:	2202      	movs	r2, #2
 8007268:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800726a:	699b      	ldr	r3, [r3, #24]
 800726c:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8007270:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007272:	d067      	beq.n	8007344 <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 8007274:	f7ff ffd7 	bl	8007226 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007278:	2300      	movs	r3, #0
 800727a:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800727c:	0731      	lsls	r1, r6, #28
 800727e:	d50f      	bpl.n	80072a0 <HAL_TIM_IRQHandler+0x74>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007280:	072a      	lsls	r2, r5, #28
 8007282:	d50d      	bpl.n	80072a0 <HAL_TIM_IRQHandler+0x74>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007284:	6823      	ldr	r3, [r4, #0]
 8007286:	f06f 0208 	mvn.w	r2, #8
 800728a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800728c:	2204      	movs	r2, #4
 800728e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007290:	69db      	ldr	r3, [r3, #28]
 8007292:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8007294:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007296:	d05b      	beq.n	8007350 <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 8007298:	f7ff ffc5 	bl	8007226 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800729c:	2300      	movs	r3, #0
 800729e:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80072a0:	06f0      	lsls	r0, r6, #27
 80072a2:	d510      	bpl.n	80072c6 <HAL_TIM_IRQHandler+0x9a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80072a4:	06e9      	lsls	r1, r5, #27
 80072a6:	d50e      	bpl.n	80072c6 <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80072a8:	6823      	ldr	r3, [r4, #0]
 80072aa:	f06f 0210 	mvn.w	r2, #16
 80072ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80072b0:	2208      	movs	r2, #8
 80072b2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80072b4:	69db      	ldr	r3, [r3, #28]
 80072b6:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80072ba:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80072bc:	d04e      	beq.n	800735c <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 80072be:	f7ff ffb2 	bl	8007226 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072c2:	2300      	movs	r3, #0
 80072c4:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80072c6:	07f2      	lsls	r2, r6, #31
 80072c8:	d508      	bpl.n	80072dc <HAL_TIM_IRQHandler+0xb0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80072ca:	07eb      	lsls	r3, r5, #31
 80072cc:	d506      	bpl.n	80072dc <HAL_TIM_IRQHandler+0xb0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80072ce:	6823      	ldr	r3, [r4, #0]
 80072d0:	f06f 0201 	mvn.w	r2, #1
 80072d4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80072d6:	4620      	mov	r0, r4
 80072d8:	f7fc fb1a 	bl	8003910 <HAL_TIM_PeriodElapsedCallback>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80072dc:	0630      	lsls	r0, r6, #24
 80072de:	d508      	bpl.n	80072f2 <HAL_TIM_IRQHandler+0xc6>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80072e0:	0629      	lsls	r1, r5, #24
 80072e2:	d506      	bpl.n	80072f2 <HAL_TIM_IRQHandler+0xc6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80072e4:	6823      	ldr	r3, [r4, #0]
 80072e6:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80072ea:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80072ec:	4620      	mov	r0, r4
 80072ee:	f000 f9b8 	bl	8007662 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80072f2:	05f2      	lsls	r2, r6, #23
 80072f4:	d508      	bpl.n	8007308 <HAL_TIM_IRQHandler+0xdc>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80072f6:	062b      	lsls	r3, r5, #24
 80072f8:	d506      	bpl.n	8007308 <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80072fa:	6823      	ldr	r3, [r4, #0]
 80072fc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007300:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8007302:	4620      	mov	r0, r4
 8007304:	f000 f9ae 	bl	8007664 <HAL_TIMEx_Break2Callback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007308:	0670      	lsls	r0, r6, #25
 800730a:	d508      	bpl.n	800731e <HAL_TIM_IRQHandler+0xf2>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800730c:	0669      	lsls	r1, r5, #25
 800730e:	d506      	bpl.n	800731e <HAL_TIM_IRQHandler+0xf2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007310:	6823      	ldr	r3, [r4, #0]
 8007312:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007316:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8007318:	4620      	mov	r0, r4
 800731a:	f7ff ff86 	bl	800722a <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800731e:	06b2      	lsls	r2, r6, #26
 8007320:	d522      	bpl.n	8007368 <HAL_TIM_IRQHandler+0x13c>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007322:	06ab      	lsls	r3, r5, #26
 8007324:	d520      	bpl.n	8007368 <HAL_TIM_IRQHandler+0x13c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007326:	6823      	ldr	r3, [r4, #0]
 8007328:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800732c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800732e:	611a      	str	r2, [r3, #16]
}
 8007330:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 8007334:	f000 b994 	b.w	8007660 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007338:	f7ff ff74 	bl	8007224 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800733c:	4620      	mov	r0, r4
 800733e:	f7ff ff73 	bl	8007228 <HAL_TIM_PWM_PulseFinishedCallback>
 8007342:	e786      	b.n	8007252 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007344:	f7ff ff6e 	bl	8007224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007348:	4620      	mov	r0, r4
 800734a:	f7ff ff6d 	bl	8007228 <HAL_TIM_PWM_PulseFinishedCallback>
 800734e:	e793      	b.n	8007278 <HAL_TIM_IRQHandler+0x4c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007350:	f7ff ff68 	bl	8007224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007354:	4620      	mov	r0, r4
 8007356:	f7ff ff67 	bl	8007228 <HAL_TIM_PWM_PulseFinishedCallback>
 800735a:	e79f      	b.n	800729c <HAL_TIM_IRQHandler+0x70>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800735c:	f7ff ff62 	bl	8007224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007360:	4620      	mov	r0, r4
 8007362:	f7ff ff61 	bl	8007228 <HAL_TIM_PWM_PulseFinishedCallback>
 8007366:	e7ac      	b.n	80072c2 <HAL_TIM_IRQHandler+0x96>
}
 8007368:	bd70      	pop	{r4, r5, r6, pc}
	...

0800736c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800736c:	4a2f      	ldr	r2, [pc, #188]	@ (800742c <TIM_Base_SetConfig+0xc0>)
  tmpcr1 = TIMx->CR1;
 800736e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007370:	4290      	cmp	r0, r2
 8007372:	d00e      	beq.n	8007392 <TIM_Base_SetConfig+0x26>
 8007374:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8007378:	d00b      	beq.n	8007392 <TIM_Base_SetConfig+0x26>
 800737a:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800737e:	4290      	cmp	r0, r2
 8007380:	d007      	beq.n	8007392 <TIM_Base_SetConfig+0x26>
 8007382:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007386:	4290      	cmp	r0, r2
 8007388:	d003      	beq.n	8007392 <TIM_Base_SetConfig+0x26>
 800738a:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 800738e:	4290      	cmp	r0, r2
 8007390:	d115      	bne.n	80073be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8007392:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007394:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8007398:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800739a:	4a24      	ldr	r2, [pc, #144]	@ (800742c <TIM_Base_SetConfig+0xc0>)
 800739c:	4290      	cmp	r0, r2
 800739e:	d019      	beq.n	80073d4 <TIM_Base_SetConfig+0x68>
 80073a0:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80073a4:	d016      	beq.n	80073d4 <TIM_Base_SetConfig+0x68>
 80073a6:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80073aa:	4290      	cmp	r0, r2
 80073ac:	d012      	beq.n	80073d4 <TIM_Base_SetConfig+0x68>
 80073ae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80073b2:	4290      	cmp	r0, r2
 80073b4:	d00e      	beq.n	80073d4 <TIM_Base_SetConfig+0x68>
 80073b6:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 80073ba:	4290      	cmp	r0, r2
 80073bc:	d00a      	beq.n	80073d4 <TIM_Base_SetConfig+0x68>
 80073be:	4a1c      	ldr	r2, [pc, #112]	@ (8007430 <TIM_Base_SetConfig+0xc4>)
 80073c0:	4290      	cmp	r0, r2
 80073c2:	d007      	beq.n	80073d4 <TIM_Base_SetConfig+0x68>
 80073c4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80073c8:	4290      	cmp	r0, r2
 80073ca:	d003      	beq.n	80073d4 <TIM_Base_SetConfig+0x68>
 80073cc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80073d0:	4290      	cmp	r0, r2
 80073d2:	d103      	bne.n	80073dc <TIM_Base_SetConfig+0x70>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80073d4:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80073d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80073da:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80073dc:	694a      	ldr	r2, [r1, #20]
 80073de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80073e2:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80073e4:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80073e6:	688b      	ldr	r3, [r1, #8]
 80073e8:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80073ea:	680b      	ldr	r3, [r1, #0]
 80073ec:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80073ee:	4b0f      	ldr	r3, [pc, #60]	@ (800742c <TIM_Base_SetConfig+0xc0>)
 80073f0:	4298      	cmp	r0, r3
 80073f2:	d00f      	beq.n	8007414 <TIM_Base_SetConfig+0xa8>
 80073f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073f8:	4298      	cmp	r0, r3
 80073fa:	d00b      	beq.n	8007414 <TIM_Base_SetConfig+0xa8>
 80073fc:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8007400:	4298      	cmp	r0, r3
 8007402:	d007      	beq.n	8007414 <TIM_Base_SetConfig+0xa8>
 8007404:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007408:	4298      	cmp	r0, r3
 800740a:	d003      	beq.n	8007414 <TIM_Base_SetConfig+0xa8>
 800740c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007410:	4298      	cmp	r0, r3
 8007412:	d101      	bne.n	8007418 <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007414:	690b      	ldr	r3, [r1, #16]
 8007416:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007418:	2301      	movs	r3, #1
 800741a:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800741c:	6903      	ldr	r3, [r0, #16]
 800741e:	07db      	lsls	r3, r3, #31
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007420:	bf42      	ittt	mi
 8007422:	6903      	ldrmi	r3, [r0, #16]
 8007424:	f023 0301 	bicmi.w	r3, r3, #1
 8007428:	6103      	strmi	r3, [r0, #16]
  }
}
 800742a:	4770      	bx	lr
 800742c:	40012c00 	.word	0x40012c00
 8007430:	40014000 	.word	0x40014000

08007434 <HAL_TIM_Base_Init>:
{
 8007434:	b510      	push	{r4, lr}
  if (htim == NULL)
 8007436:	4604      	mov	r4, r0
 8007438:	b350      	cbz	r0, 8007490 <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 800743a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800743e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8007442:	b91b      	cbnz	r3, 800744c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8007444:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8007448:	f7fd fa6c 	bl	8004924 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800744c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800744e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8007450:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007454:	1d21      	adds	r1, r4, #4
 8007456:	f7ff ff89 	bl	800736c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800745a:	2301      	movs	r3, #1
 800745c:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  return HAL_OK;
 8007460:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007462:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8007466:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800746a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800746e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8007472:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007476:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800747a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800747e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8007482:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8007486:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 800748a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 800748e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8007490:	2001      	movs	r0, #1
 8007492:	e7fc      	b.n	800748e <HAL_TIM_Base_Init+0x5a>

08007494 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007494:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007496:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007498:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800749a:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800749e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80074a2:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80074a4:	6082      	str	r2, [r0, #8]
}
 80074a6:	bd10      	pop	{r4, pc}

080074a8 <HAL_TIM_ConfigClockSource>:
{
 80074a8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80074aa:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80074ae:	2b01      	cmp	r3, #1
{
 80074b0:	4604      	mov	r4, r0
 80074b2:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80074b6:	f000 808c 	beq.w	80075d2 <HAL_TIM_ConfigClockSource+0x12a>
  htim->State = HAL_TIM_STATE_BUSY;
 80074ba:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_LOCK(htim);
 80074be:	2201      	movs	r2, #1
  tmpsmcr = htim->Instance->SMCR;
 80074c0:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 80074c2:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80074c6:	6885      	ldr	r5, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074c8:	4b43      	ldr	r3, [pc, #268]	@ (80075d8 <HAL_TIM_ConfigClockSource+0x130>)
 80074ca:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 80074cc:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80074ce:	680b      	ldr	r3, [r1, #0]
 80074d0:	2b60      	cmp	r3, #96	@ 0x60
 80074d2:	d04f      	beq.n	8007574 <HAL_TIM_ConfigClockSource+0xcc>
 80074d4:	d832      	bhi.n	800753c <HAL_TIM_ConfigClockSource+0x94>
 80074d6:	2b40      	cmp	r3, #64	@ 0x40
 80074d8:	d064      	beq.n	80075a4 <HAL_TIM_ConfigClockSource+0xfc>
 80074da:	d816      	bhi.n	800750a <HAL_TIM_ConfigClockSource+0x62>
 80074dc:	2b20      	cmp	r3, #32
 80074de:	d00d      	beq.n	80074fc <HAL_TIM_ConfigClockSource+0x54>
 80074e0:	d80a      	bhi.n	80074f8 <HAL_TIM_ConfigClockSource+0x50>
 80074e2:	f033 0110 	bics.w	r1, r3, #16
 80074e6:	d009      	beq.n	80074fc <HAL_TIM_ConfigClockSource+0x54>
  htim->State = HAL_TIM_STATE_READY;
 80074e8:	2301      	movs	r3, #1
 80074ea:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80074ee:	2300      	movs	r3, #0
 80074f0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80074f4:	4610      	mov	r0, r2
 80074f6:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 80074f8:	2b30      	cmp	r3, #48	@ 0x30
 80074fa:	d1f5      	bne.n	80074e8 <HAL_TIM_ConfigClockSource+0x40>
  tmpsmcr = TIMx->SMCR;
 80074fc:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80074fe:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007502:	4313      	orrs	r3, r2
 8007504:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8007508:	e028      	b.n	800755c <HAL_TIM_ConfigClockSource+0xb4>
  switch (sClockSourceConfig->ClockSource)
 800750a:	2b50      	cmp	r3, #80	@ 0x50
 800750c:	d1ec      	bne.n	80074e8 <HAL_TIM_ConfigClockSource+0x40>
                               sClockSourceConfig->ClockPolarity,
 800750e:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8007510:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8007512:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007514:	6a03      	ldr	r3, [r0, #32]
 8007516:	f023 0301 	bic.w	r3, r3, #1
 800751a:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800751c:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800751e:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007522:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007526:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 800752a:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800752c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800752e:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8007530:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8007532:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007536:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 800753a:	e00f      	b.n	800755c <HAL_TIM_ConfigClockSource+0xb4>
  switch (sClockSourceConfig->ClockSource)
 800753c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007540:	d00d      	beq.n	800755e <HAL_TIM_ConfigClockSource+0xb6>
 8007542:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007546:	d00c      	beq.n	8007562 <HAL_TIM_ConfigClockSource+0xba>
 8007548:	2b70      	cmp	r3, #112	@ 0x70
 800754a:	d1cd      	bne.n	80074e8 <HAL_TIM_ConfigClockSource+0x40>
      TIM_ETR_SetConfig(htim->Instance,
 800754c:	68cb      	ldr	r3, [r1, #12]
 800754e:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8007552:	f7ff ff9f 	bl	8007494 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007556:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007558:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800755c:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800755e:	2200      	movs	r2, #0
 8007560:	e7c2      	b.n	80074e8 <HAL_TIM_ConfigClockSource+0x40>
      TIM_ETR_SetConfig(htim->Instance,
 8007562:	68cb      	ldr	r3, [r1, #12]
 8007564:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8007568:	f7ff ff94 	bl	8007494 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800756c:	6883      	ldr	r3, [r0, #8]
 800756e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007572:	e7f3      	b.n	800755c <HAL_TIM_ConfigClockSource+0xb4>
  tmpccer = TIMx->CCER;
 8007574:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007576:	6a02      	ldr	r2, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 8007578:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800757a:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800757c:	f022 0210 	bic.w	r2, r2, #16
 8007580:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007582:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007584:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007588:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 800758c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007590:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8007594:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8007596:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8007598:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800759a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800759e:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 80075a2:	e7db      	b.n	800755c <HAL_TIM_ConfigClockSource+0xb4>
                               sClockSourceConfig->ClockPolarity,
 80075a4:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80075a6:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 80075a8:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075aa:	6a03      	ldr	r3, [r0, #32]
 80075ac:	f023 0301 	bic.w	r3, r3, #1
 80075b0:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075b2:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80075b4:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80075b8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80075bc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 80075c0:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80075c2:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80075c4:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80075c6:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80075c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80075cc:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 80075d0:	e7c4      	b.n	800755c <HAL_TIM_ConfigClockSource+0xb4>
  __HAL_LOCK(htim);
 80075d2:	4602      	mov	r2, r0
 80075d4:	e78e      	b.n	80074f4 <HAL_TIM_ConfigClockSource+0x4c>
 80075d6:	bf00      	nop
 80075d8:	fffe0088 	.word	0xfffe0088

080075dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80075dc:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075de:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80075e2:	2b01      	cmp	r3, #1
{
 80075e4:	4604      	mov	r4, r0
 80075e6:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80075ea:	d032      	beq.n	8007652 <HAL_TIMEx_MasterConfigSynchronization+0x76>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80075ec:	6823      	ldr	r3, [r4, #0]
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80075ee:	4d19      	ldr	r5, [pc, #100]	@ (8007654 <HAL_TIMEx_MasterConfigSynchronization+0x78>)
  htim->State = HAL_TIM_STATE_BUSY;
 80075f0:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80075f4:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 80075f6:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 80075f8:	6898      	ldr	r0, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80075fa:	d002      	beq.n	8007602 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 80075fc:	4e16      	ldr	r6, [pc, #88]	@ (8007658 <HAL_TIMEx_MasterConfigSynchronization+0x7c>)
 80075fe:	42b3      	cmp	r3, r6
 8007600:	d103      	bne.n	800760a <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007602:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007604:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007608:	4332      	orrs	r2, r6
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800760a:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800760c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007610:	4332      	orrs	r2, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007612:	42ab      	cmp	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8007614:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007616:	d011      	beq.n	800763c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8007618:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800761c:	d00e      	beq.n	800763c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800761e:	4a0f      	ldr	r2, [pc, #60]	@ (800765c <HAL_TIMEx_MasterConfigSynchronization+0x80>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d00b      	beq.n	800763c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8007624:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007628:	4293      	cmp	r3, r2
 800762a:	d007      	beq.n	800763c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800762c:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8007630:	4293      	cmp	r3, r2
 8007632:	d003      	beq.n	800763c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8007634:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8007638:	4293      	cmp	r3, r2
 800763a:	d104      	bne.n	8007646 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800763c:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800763e:	f020 0280 	bic.w	r2, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007642:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007644:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007646:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8007648:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800764a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800764e:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c

  return HAL_OK;
}
 8007652:	bd70      	pop	{r4, r5, r6, pc}
 8007654:	40012c00 	.word	0x40012c00
 8007658:	40013400 	.word	0x40013400
 800765c:	40000400 	.word	0x40000400

08007660 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8007660:	4770      	bx	lr

08007662 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8007662:	4770      	bx	lr

08007664 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8007664:	4770      	bx	lr

08007666 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007666:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007668:	e852 3f00 	ldrex	r3, [r2]
 800766c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007670:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8007674:	6802      	ldr	r2, [r0, #0]
 8007676:	2900      	cmp	r1, #0
 8007678:	d1f5      	bne.n	8007666 <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800767a:	f102 0308 	add.w	r3, r2, #8
 800767e:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007682:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007686:	f102 0c08 	add.w	ip, r2, #8
 800768a:	e84c 3100 	strex	r1, r3, [ip]
 800768e:	2900      	cmp	r1, #0
 8007690:	d1f3      	bne.n	800767a <UART_EndRxTransfer+0x14>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007692:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8007694:	2b01      	cmp	r3, #1
 8007696:	d107      	bne.n	80076a8 <UART_EndRxTransfer+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007698:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800769c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076a0:	e842 3100 	strex	r1, r3, [r2]
 80076a4:	2900      	cmp	r1, #0
 80076a6:	d1f7      	bne.n	8007698 <UART_EndRxTransfer+0x32>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80076a8:	2320      	movs	r3, #32
 80076aa:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076ae:	2300      	movs	r3, #0
 80076b0:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80076b2:	6683      	str	r3, [r0, #104]	@ 0x68
}
 80076b4:	4770      	bx	lr

080076b6 <HAL_UART_Abort>:
{
 80076b6:	b510      	push	{r4, lr}
 80076b8:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 80076ba:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076bc:	e852 3f00 	ldrex	r3, [r2]
 80076c0:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c4:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80076c8:	6823      	ldr	r3, [r4, #0]
 80076ca:	2900      	cmp	r1, #0
 80076cc:	d1f5      	bne.n	80076ba <HAL_UART_Abort+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ce:	f103 0208 	add.w	r2, r3, #8
 80076d2:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076d6:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076da:	f103 0008 	add.w	r0, r3, #8
 80076de:	e840 2100 	strex	r1, r2, [r0]
 80076e2:	2900      	cmp	r1, #0
 80076e4:	d1f3      	bne.n	80076ce <HAL_UART_Abort+0x18>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076e6:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80076e8:	2a01      	cmp	r2, #1
 80076ea:	d107      	bne.n	80076fc <HAL_UART_Abort+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ec:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80076f0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f4:	e843 2100 	strex	r1, r2, [r3]
 80076f8:	2900      	cmp	r1, #0
 80076fa:	d1f7      	bne.n	80076ec <HAL_UART_Abort+0x36>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80076fc:	689a      	ldr	r2, [r3, #8]
 80076fe:	0612      	lsls	r2, r2, #24
 8007700:	d51b      	bpl.n	800773a <HAL_UART_Abort+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007702:	f103 0208 	add.w	r2, r3, #8
 8007706:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800770a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770e:	f103 0008 	add.w	r0, r3, #8
 8007712:	e840 2100 	strex	r1, r2, [r0]
 8007716:	2900      	cmp	r1, #0
 8007718:	d1f3      	bne.n	8007702 <HAL_UART_Abort+0x4c>
    if (huart->hdmatx != NULL)
 800771a:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 800771c:	b168      	cbz	r0, 800773a <HAL_UART_Abort+0x84>
      huart->hdmatx->XferAbortCallback = NULL;
 800771e:	6341      	str	r1, [r0, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8007720:	f7fe f9a9 	bl	8005a76 <HAL_DMA_Abort>
 8007724:	b148      	cbz	r0, 800773a <HAL_UART_Abort+0x84>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8007726:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8007728:	f7fe fa0a 	bl	8005b40 <HAL_DMA_GetError>
 800772c:	2820      	cmp	r0, #32
 800772e:	d104      	bne.n	800773a <HAL_UART_Abort+0x84>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007730:	2310      	movs	r3, #16
 8007732:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          return HAL_TIMEOUT;
 8007736:	2003      	movs	r0, #3
}
 8007738:	bd10      	pop	{r4, pc}
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800773a:	6822      	ldr	r2, [r4, #0]
 800773c:	6893      	ldr	r3, [r2, #8]
 800773e:	065b      	lsls	r3, r3, #25
 8007740:	d516      	bpl.n	8007770 <HAL_UART_Abort+0xba>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007742:	f102 0308 	add.w	r3, r2, #8
 8007746:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800774a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774e:	f102 0008 	add.w	r0, r2, #8
 8007752:	e840 3100 	strex	r1, r3, [r0]
 8007756:	2900      	cmp	r1, #0
 8007758:	d1f3      	bne.n	8007742 <HAL_UART_Abort+0x8c>
    if (huart->hdmarx != NULL)
 800775a:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800775c:	b140      	cbz	r0, 8007770 <HAL_UART_Abort+0xba>
      huart->hdmarx->XferAbortCallback = NULL;
 800775e:	6341      	str	r1, [r0, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8007760:	f7fe f989 	bl	8005a76 <HAL_DMA_Abort>
 8007764:	b120      	cbz	r0, 8007770 <HAL_UART_Abort+0xba>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8007766:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8007768:	f7fe f9ea 	bl	8005b40 <HAL_DMA_GetError>
 800776c:	2820      	cmp	r0, #32
 800776e:	d0df      	beq.n	8007730 <HAL_UART_Abort+0x7a>
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8007770:	6823      	ldr	r3, [r4, #0]
  huart->TxXferCount = 0U;
 8007772:	2000      	movs	r0, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8007774:	220f      	movs	r2, #15
  huart->TxXferCount = 0U;
 8007776:	f8a4 0052 	strh.w	r0, [r4, #82]	@ 0x52
  huart->RxXferCount = 0U;
 800777a:	f8a4 005a 	strh.w	r0, [r4, #90]	@ 0x5a
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800777e:	621a      	str	r2, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007780:	699a      	ldr	r2, [r3, #24]
 8007782:	f042 0208 	orr.w	r2, r2, #8
 8007786:	619a      	str	r2, [r3, #24]
  huart->gState  = HAL_UART_STATE_READY;
 8007788:	2320      	movs	r3, #32
 800778a:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800778c:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007790:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007792:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
  return HAL_OK;
 8007796:	e7cf      	b.n	8007738 <HAL_UART_Abort+0x82>

08007798 <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 8007798:	4770      	bx	lr

0800779a <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 800779a:	4770      	bx	lr

0800779c <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 800779c:	4770      	bx	lr

0800779e <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800779e:	6a40      	ldr	r0, [r0, #36]	@ 0x24

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80077a0:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 80077a2:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80077a4:	f8d0 1080 	ldr.w	r1, [r0, #128]	@ 0x80
{
 80077a8:	b510      	push	{r4, lr}
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80077aa:	689c      	ldr	r4, [r3, #8]
 80077ac:	0624      	lsls	r4, r4, #24
 80077ae:	d50e      	bpl.n	80077ce <UART_DMAError+0x30>
 80077b0:	2a21      	cmp	r2, #33	@ 0x21
 80077b2:	d10c      	bne.n	80077ce <UART_DMAError+0x30>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80077b4:	2200      	movs	r2, #0
 80077b6:	f8a0 2052 	strh.w	r2, [r0, #82]	@ 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ba:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80077be:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c2:	e843 2400 	strex	r4, r2, [r3]
 80077c6:	2c00      	cmp	r4, #0
 80077c8:	d1f7      	bne.n	80077ba <UART_DMAError+0x1c>
  huart->gState = HAL_UART_STATE_READY;
 80077ca:	2220      	movs	r2, #32
 80077cc:	67c2      	str	r2, [r0, #124]	@ 0x7c
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	065b      	lsls	r3, r3, #25
 80077d2:	d506      	bpl.n	80077e2 <UART_DMAError+0x44>
 80077d4:	2922      	cmp	r1, #34	@ 0x22
 80077d6:	d104      	bne.n	80077e2 <UART_DMAError+0x44>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80077d8:	2300      	movs	r3, #0
 80077da:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 80077de:	f7ff ff42 	bl	8007666 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80077e2:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
 80077e6:	f043 0310 	orr.w	r3, r3, #16
 80077ea:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80077ee:	f7ff ffd5 	bl	800779c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077f2:	bd10      	pop	{r4, pc}

080077f4 <HAL_UARTEx_RxEventCallback>:
}
 80077f4:	4770      	bx	lr

080077f6 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80077f6:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 80077f8:	b508      	push	{r3, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80077fa:	2301      	movs	r3, #1
 80077fc:	6643      	str	r3, [r0, #100]	@ 0x64
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077fe:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8007800:	2b01      	cmp	r3, #1
 8007802:	d105      	bne.n	8007810 <UART_DMARxHalfCplt+0x1a>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007804:	f8b0 1058 	ldrh.w	r1, [r0, #88]	@ 0x58
 8007808:	0849      	lsrs	r1, r1, #1
 800780a:	f7ff fff3 	bl	80077f4 <HAL_UARTEx_RxEventCallback>
}
 800780e:	bd08      	pop	{r3, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 8007810:	f7ff ffc3 	bl	800779a <HAL_UART_RxHalfCpltCallback>
}
 8007814:	e7fb      	b.n	800780e <UART_DMARxHalfCplt+0x18>

08007816 <UART_DMAReceiveCplt>:
{
 8007816:	b508      	push	{r3, lr}
 8007818:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800781a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800781c:	699b      	ldr	r3, [r3, #24]
 800781e:	2b20      	cmp	r3, #32
 8007820:	d032      	beq.n	8007888 <UART_DMAReceiveCplt+0x72>
    huart->RxXferCount = 0U;
 8007822:	2300      	movs	r3, #0
 8007824:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007828:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800782a:	e852 3f00 	ldrex	r3, [r2]
 800782e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007832:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8007836:	6803      	ldr	r3, [r0, #0]
 8007838:	2900      	cmp	r1, #0
 800783a:	d1f5      	bne.n	8007828 <UART_DMAReceiveCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800783c:	f103 0208 	add.w	r2, r3, #8
 8007840:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007844:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007848:	f103 0c08 	add.w	ip, r3, #8
 800784c:	e84c 2100 	strex	r1, r2, [ip]
 8007850:	2900      	cmp	r1, #0
 8007852:	d1f3      	bne.n	800783c <UART_DMAReceiveCplt+0x26>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007854:	f103 0208 	add.w	r2, r3, #8
 8007858:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800785c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007860:	f103 0c08 	add.w	ip, r3, #8
 8007864:	e84c 2100 	strex	r1, r2, [ip]
 8007868:	2900      	cmp	r1, #0
 800786a:	d1f3      	bne.n	8007854 <UART_DMAReceiveCplt+0x3e>
    huart->RxState = HAL_UART_STATE_READY;
 800786c:	2220      	movs	r2, #32
 800786e:	f8c0 2080 	str.w	r2, [r0, #128]	@ 0x80
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007872:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8007874:	2a01      	cmp	r2, #1
 8007876:	d107      	bne.n	8007888 <UART_DMAReceiveCplt+0x72>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007878:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800787c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007880:	e843 2100 	strex	r1, r2, [r3]
 8007884:	2900      	cmp	r1, #0
 8007886:	d1f7      	bne.n	8007878 <UART_DMAReceiveCplt+0x62>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007888:	2300      	movs	r3, #0
 800788a:	6643      	str	r3, [r0, #100]	@ 0x64
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800788c:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800788e:	2b01      	cmp	r3, #1
 8007890:	d104      	bne.n	800789c <UART_DMAReceiveCplt+0x86>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007892:	f8b0 1058 	ldrh.w	r1, [r0, #88]	@ 0x58
 8007896:	f7ff ffad 	bl	80077f4 <HAL_UARTEx_RxEventCallback>
}
 800789a:	bd08      	pop	{r3, pc}
    HAL_UART_RxCpltCallback(huart);
 800789c:	f7ff ff7c 	bl	8007798 <HAL_UART_RxCpltCallback>
}
 80078a0:	e7fb      	b.n	800789a <UART_DMAReceiveCplt+0x84>
	...

080078a4 <UART_SetConfig>:
{
 80078a4:	b538      	push	{r3, r4, r5, lr}
 80078a6:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078a8:	69c0      	ldr	r0, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80078aa:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078ac:	6925      	ldr	r5, [r4, #16]
 80078ae:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80078b0:	6819      	ldr	r1, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078b2:	432a      	orrs	r2, r5
 80078b4:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80078b6:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078ba:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80078bc:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078c0:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80078c2:	430a      	orrs	r2, r1
 80078c4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078c6:	685a      	ldr	r2, [r3, #4]
 80078c8:	68e1      	ldr	r1, [r4, #12]
  tmpreg |= huart->Init.OneBitSampling;
 80078ca:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078cc:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80078d0:	430a      	orrs	r2, r1
 80078d2:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80078d4:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80078d6:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80078d8:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 80078dc:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80078de:	430a      	orrs	r2, r1
 80078e0:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80078e2:	4a56      	ldr	r2, [pc, #344]	@ (8007a3c <UART_SetConfig+0x198>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d112      	bne.n	800790e <UART_SetConfig+0x6a>
 80078e8:	4b55      	ldr	r3, [pc, #340]	@ (8007a40 <UART_SetConfig+0x19c>)
 80078ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078ec:	f003 0303 	and.w	r3, r3, #3
 80078f0:	2b02      	cmp	r3, #2
 80078f2:	f000 8091 	beq.w	8007a18 <UART_SetConfig+0x174>
 80078f6:	2b03      	cmp	r3, #3
 80078f8:	d022      	beq.n	8007940 <UART_SetConfig+0x9c>
 80078fa:	2b01      	cmp	r3, #1
 80078fc:	f040 8092 	bne.w	8007a24 <UART_SetConfig+0x180>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007900:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8007904:	f040 8085 	bne.w	8007a12 <UART_SetConfig+0x16e>
        pclk = HAL_RCC_GetSysClockFreq();
 8007908:	f7fe fc4a 	bl	80061a0 <HAL_RCC_GetSysClockFreq>
        break;
 800790c:	e06b      	b.n	80079e6 <UART_SetConfig+0x142>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800790e:	4a4d      	ldr	r2, [pc, #308]	@ (8007a44 <UART_SetConfig+0x1a0>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d12e      	bne.n	8007972 <UART_SetConfig+0xce>
 8007914:	4b4a      	ldr	r3, [pc, #296]	@ (8007a40 <UART_SetConfig+0x19c>)
 8007916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007918:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800791c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007920:	d07a      	beq.n	8007a18 <UART_SetConfig+0x174>
 8007922:	d80a      	bhi.n	800793a <UART_SetConfig+0x96>
 8007924:	2b00      	cmp	r3, #0
 8007926:	f000 8083 	beq.w	8007a30 <UART_SetConfig+0x18c>
 800792a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800792e:	d0e7      	beq.n	8007900 <UART_SetConfig+0x5c>
        ret = HAL_ERROR;
 8007930:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8007932:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8007934:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
}
 8007938:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800793a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800793e:	d1f7      	bne.n	8007930 <UART_SetConfig+0x8c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007940:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8007944:	4840      	ldr	r0, [pc, #256]	@ (8007a48 <UART_SetConfig+0x1a4>)
 8007946:	d156      	bne.n	80079f6 <UART_SetConfig+0x152>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007948:	6862      	ldr	r2, [r4, #4]
 800794a:	0853      	lsrs	r3, r2, #1
 800794c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8007950:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007954:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8007958:	f1a3 0110 	sub.w	r1, r3, #16
 800795c:	4291      	cmp	r1, r2
 800795e:	d8e7      	bhi.n	8007930 <UART_SetConfig+0x8c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007960:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8007964:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007966:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007968:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800796c:	4313      	orrs	r3, r2
 800796e:	60cb      	str	r3, [r1, #12]
 8007970:	e03b      	b.n	80079ea <UART_SetConfig+0x146>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007972:	4a36      	ldr	r2, [pc, #216]	@ (8007a4c <UART_SetConfig+0x1a8>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d10f      	bne.n	8007998 <UART_SetConfig+0xf4>
 8007978:	4b31      	ldr	r3, [pc, #196]	@ (8007a40 <UART_SetConfig+0x19c>)
 800797a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800797c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8007980:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007984:	d048      	beq.n	8007a18 <UART_SetConfig+0x174>
 8007986:	d804      	bhi.n	8007992 <UART_SetConfig+0xee>
 8007988:	2b00      	cmp	r3, #0
 800798a:	d051      	beq.n	8007a30 <UART_SetConfig+0x18c>
 800798c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007990:	e7cd      	b.n	800792e <UART_SetConfig+0x8a>
 8007992:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007996:	e7d2      	b.n	800793e <UART_SetConfig+0x9a>
 8007998:	4a2d      	ldr	r2, [pc, #180]	@ (8007a50 <UART_SetConfig+0x1ac>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d10f      	bne.n	80079be <UART_SetConfig+0x11a>
 800799e:	4b28      	ldr	r3, [pc, #160]	@ (8007a40 <UART_SetConfig+0x19c>)
 80079a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079a2:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80079a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80079aa:	d035      	beq.n	8007a18 <UART_SetConfig+0x174>
 80079ac:	d804      	bhi.n	80079b8 <UART_SetConfig+0x114>
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d03e      	beq.n	8007a30 <UART_SetConfig+0x18c>
 80079b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80079b6:	e7ba      	b.n	800792e <UART_SetConfig+0x8a>
 80079b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80079bc:	e7bf      	b.n	800793e <UART_SetConfig+0x9a>
 80079be:	4a25      	ldr	r2, [pc, #148]	@ (8007a54 <UART_SetConfig+0x1b0>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d1b5      	bne.n	8007930 <UART_SetConfig+0x8c>
 80079c4:	4b1e      	ldr	r3, [pc, #120]	@ (8007a40 <UART_SetConfig+0x19c>)
 80079c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079c8:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80079cc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80079d0:	d022      	beq.n	8007a18 <UART_SetConfig+0x174>
 80079d2:	d803      	bhi.n	80079dc <UART_SetConfig+0x138>
 80079d4:	b363      	cbz	r3, 8007a30 <UART_SetConfig+0x18c>
 80079d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80079da:	e7a8      	b.n	800792e <UART_SetConfig+0x8a>
 80079dc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80079e0:	e7ad      	b.n	800793e <UART_SetConfig+0x9a>
        pclk = HAL_RCC_GetPCLK2Freq();
 80079e2:	f7fe fcc1 	bl	8006368 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80079e6:	2800      	cmp	r0, #0
 80079e8:	d1ae      	bne.n	8007948 <UART_SetConfig+0xa4>
        pclk = (uint32_t) HSI_VALUE;
 80079ea:	2000      	movs	r0, #0
 80079ec:	e7a1      	b.n	8007932 <UART_SetConfig+0x8e>
        pclk = HAL_RCC_GetPCLK1Freq();
 80079ee:	f7fe fca3 	bl	8006338 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80079f2:	2800      	cmp	r0, #0
 80079f4:	d0f9      	beq.n	80079ea <UART_SetConfig+0x146>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80079f6:	6862      	ldr	r2, [r4, #4]
 80079f8:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80079fc:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a00:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8007a04:	f1a3 0110 	sub.w	r1, r3, #16
 8007a08:	4291      	cmp	r1, r2
 8007a0a:	d891      	bhi.n	8007930 <UART_SetConfig+0x8c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a0c:	6822      	ldr	r2, [r4, #0]
 8007a0e:	60d3      	str	r3, [r2, #12]
 8007a10:	e7eb      	b.n	80079ea <UART_SetConfig+0x146>
        pclk = HAL_RCC_GetSysClockFreq();
 8007a12:	f7fe fbc5 	bl	80061a0 <HAL_RCC_GetSysClockFreq>
        break;
 8007a16:	e7ec      	b.n	80079f2 <UART_SetConfig+0x14e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a18:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8007a1c:	d094      	beq.n	8007948 <UART_SetConfig+0xa4>
 8007a1e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8007a22:	e7e8      	b.n	80079f6 <UART_SetConfig+0x152>
 8007a24:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8007a28:	d0db      	beq.n	80079e2 <UART_SetConfig+0x13e>
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a2a:	f7fe fc9d 	bl	8006368 <HAL_RCC_GetPCLK2Freq>
        break;
 8007a2e:	e7e0      	b.n	80079f2 <UART_SetConfig+0x14e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a30:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8007a34:	d1db      	bne.n	80079ee <UART_SetConfig+0x14a>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a36:	f7fe fc7f 	bl	8006338 <HAL_RCC_GetPCLK1Freq>
        break;
 8007a3a:	e7d4      	b.n	80079e6 <UART_SetConfig+0x142>
 8007a3c:	40013800 	.word	0x40013800
 8007a40:	40021000 	.word	0x40021000
 8007a44:	40004400 	.word	0x40004400
 8007a48:	007a1200 	.word	0x007a1200
 8007a4c:	40004800 	.word	0x40004800
 8007a50:	40004c00 	.word	0x40004c00
 8007a54:	40005000 	.word	0x40005000

08007a58 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a58:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8007a5a:	071a      	lsls	r2, r3, #28
{
 8007a5c:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a5e:	d506      	bpl.n	8007a6e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a60:	6801      	ldr	r1, [r0, #0]
 8007a62:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8007a64:	684a      	ldr	r2, [r1, #4]
 8007a66:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007a6a:	4322      	orrs	r2, r4
 8007a6c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a6e:	07dc      	lsls	r4, r3, #31
 8007a70:	d506      	bpl.n	8007a80 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007a72:	6801      	ldr	r1, [r0, #0]
 8007a74:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 8007a76:	684a      	ldr	r2, [r1, #4]
 8007a78:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007a7c:	4322      	orrs	r2, r4
 8007a7e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007a80:	0799      	lsls	r1, r3, #30
 8007a82:	d506      	bpl.n	8007a92 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007a84:	6801      	ldr	r1, [r0, #0]
 8007a86:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8007a88:	684a      	ldr	r2, [r1, #4]
 8007a8a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007a8e:	4322      	orrs	r2, r4
 8007a90:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007a92:	075a      	lsls	r2, r3, #29
 8007a94:	d506      	bpl.n	8007aa4 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007a96:	6801      	ldr	r1, [r0, #0]
 8007a98:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8007a9a:	684a      	ldr	r2, [r1, #4]
 8007a9c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007aa0:	4322      	orrs	r2, r4
 8007aa2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007aa4:	06dc      	lsls	r4, r3, #27
 8007aa6:	d506      	bpl.n	8007ab6 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007aa8:	6801      	ldr	r1, [r0, #0]
 8007aaa:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8007aac:	688a      	ldr	r2, [r1, #8]
 8007aae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007ab2:	4322      	orrs	r2, r4
 8007ab4:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007ab6:	0699      	lsls	r1, r3, #26
 8007ab8:	d506      	bpl.n	8007ac8 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007aba:	6801      	ldr	r1, [r0, #0]
 8007abc:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8007abe:	688a      	ldr	r2, [r1, #8]
 8007ac0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007ac4:	4322      	orrs	r2, r4
 8007ac6:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007ac8:	065a      	lsls	r2, r3, #25
 8007aca:	d50f      	bpl.n	8007aec <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007acc:	6801      	ldr	r1, [r0, #0]
 8007ace:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8007ad0:	684a      	ldr	r2, [r1, #4]
 8007ad2:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8007ad6:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007ad8:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007adc:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007ade:	d105      	bne.n	8007aec <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007ae0:	684a      	ldr	r2, [r1, #4]
 8007ae2:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8007ae4:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8007ae8:	4322      	orrs	r2, r4
 8007aea:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007aec:	061b      	lsls	r3, r3, #24
 8007aee:	d506      	bpl.n	8007afe <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007af0:	6802      	ldr	r2, [r0, #0]
 8007af2:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8007af4:	6853      	ldr	r3, [r2, #4]
 8007af6:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8007afa:	430b      	orrs	r3, r1
 8007afc:	6053      	str	r3, [r2, #4]
}
 8007afe:	bd10      	pop	{r4, pc}

08007b00 <UART_WaitOnFlagUntilTimeout>:
{
 8007b00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007b08:	4604      	mov	r4, r0
 8007b0a:	460d      	mov	r5, r1
 8007b0c:	4617      	mov	r7, r2
 8007b0e:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b10:	6822      	ldr	r2, [r4, #0]
 8007b12:	69d3      	ldr	r3, [r2, #28]
 8007b14:	ea35 0303 	bics.w	r3, r5, r3
 8007b18:	bf0c      	ite	eq
 8007b1a:	2301      	moveq	r3, #1
 8007b1c:	2300      	movne	r3, #0
 8007b1e:	42bb      	cmp	r3, r7
 8007b20:	d001      	beq.n	8007b26 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8007b22:	2000      	movs	r0, #0
 8007b24:	e022      	b.n	8007b6c <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 8007b26:	f1b9 3fff 	cmp.w	r9, #4294967295
 8007b2a:	d0f2      	beq.n	8007b12 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b2c:	f7fd f98e 	bl	8004e4c <HAL_GetTick>
 8007b30:	eba0 0008 	sub.w	r0, r0, r8
 8007b34:	4548      	cmp	r0, r9
 8007b36:	d829      	bhi.n	8007b8c <UART_WaitOnFlagUntilTimeout+0x8c>
 8007b38:	f1b9 0f00 	cmp.w	r9, #0
 8007b3c:	d026      	beq.n	8007b8c <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007b3e:	6821      	ldr	r1, [r4, #0]
 8007b40:	680b      	ldr	r3, [r1, #0]
 8007b42:	075a      	lsls	r2, r3, #29
 8007b44:	d5e4      	bpl.n	8007b10 <UART_WaitOnFlagUntilTimeout+0x10>
 8007b46:	2d80      	cmp	r5, #128	@ 0x80
 8007b48:	d0e2      	beq.n	8007b10 <UART_WaitOnFlagUntilTimeout+0x10>
 8007b4a:	2d40      	cmp	r5, #64	@ 0x40
 8007b4c:	d0e0      	beq.n	8007b10 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007b4e:	69ce      	ldr	r6, [r1, #28]
 8007b50:	f016 0608 	ands.w	r6, r6, #8
 8007b54:	d00c      	beq.n	8007b70 <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b56:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 8007b58:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b5a:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 8007b5c:	f7ff fd83 	bl	8007666 <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 8007b60:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007b62:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 8007b66:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
          return HAL_ERROR;
 8007b6a:	2001      	movs	r0, #1
}
 8007b6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b70:	69cb      	ldr	r3, [r1, #28]
 8007b72:	051b      	lsls	r3, r3, #20
 8007b74:	d5cc      	bpl.n	8007b10 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b76:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007b7a:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 8007b7c:	4620      	mov	r0, r4
 8007b7e:	f7ff fd72 	bl	8007666 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007b82:	2320      	movs	r3, #32
 8007b84:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 8007b88:	f884 6078 	strb.w	r6, [r4, #120]	@ 0x78
        return HAL_TIMEOUT;
 8007b8c:	2003      	movs	r0, #3
 8007b8e:	e7ed      	b.n	8007b6c <UART_WaitOnFlagUntilTimeout+0x6c>

08007b90 <HAL_UART_Transmit>:
{
 8007b90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007b94:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8007b96:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8007b98:	2b20      	cmp	r3, #32
{
 8007b9a:	4604      	mov	r4, r0
 8007b9c:	460e      	mov	r6, r1
 8007b9e:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8007ba0:	d143      	bne.n	8007c2a <HAL_UART_Transmit+0x9a>
    if ((pData == NULL) || (Size == 0U))
 8007ba2:	2900      	cmp	r1, #0
 8007ba4:	d043      	beq.n	8007c2e <HAL_UART_Transmit+0x9e>
 8007ba6:	2a00      	cmp	r2, #0
 8007ba8:	d041      	beq.n	8007c2e <HAL_UART_Transmit+0x9e>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007baa:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bac:	2500      	movs	r5, #0
 8007bae:	f8c0 5084 	str.w	r5, [r0, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007bb2:	67c3      	str	r3, [r0, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 8007bb4:	f7fd f94a 	bl	8004e4c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007bb8:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 8007bba:	f8a4 7050 	strh.w	r7, [r4, #80]	@ 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007bbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    tickstart = HAL_GetTick();
 8007bc2:	4681      	mov	r9, r0
    huart->TxXferCount = Size;
 8007bc4:	f8a4 7052 	strh.w	r7, [r4, #82]	@ 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007bc8:	d103      	bne.n	8007bd2 <HAL_UART_Transmit+0x42>
 8007bca:	6923      	ldr	r3, [r4, #16]
 8007bcc:	b90b      	cbnz	r3, 8007bd2 <HAL_UART_Transmit+0x42>
 8007bce:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8007bd0:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 8007bd2:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007bd6:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8007bda:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007bdc:	464b      	mov	r3, r9
    while (huart->TxXferCount > 0U)
 8007bde:	b93a      	cbnz	r2, 8007bf0 <HAL_UART_Transmit+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007be0:	2140      	movs	r1, #64	@ 0x40
 8007be2:	4620      	mov	r0, r4
 8007be4:	f7ff ff8c 	bl	8007b00 <UART_WaitOnFlagUntilTimeout>
 8007be8:	2320      	movs	r3, #32
 8007bea:	b940      	cbnz	r0, 8007bfe <HAL_UART_Transmit+0x6e>
    huart->gState = HAL_UART_STATE_READY;
 8007bec:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 8007bee:	e008      	b.n	8007c02 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	2180      	movs	r1, #128	@ 0x80
 8007bf4:	4620      	mov	r0, r4
 8007bf6:	f7ff ff83 	bl	8007b00 <UART_WaitOnFlagUntilTimeout>
 8007bfa:	b128      	cbz	r0, 8007c08 <HAL_UART_Transmit+0x78>
        huart->gState = HAL_UART_STATE_READY;
 8007bfc:	2320      	movs	r3, #32
 8007bfe:	67e3      	str	r3, [r4, #124]	@ 0x7c
        return HAL_TIMEOUT;
 8007c00:	2003      	movs	r0, #3
}
 8007c02:	b003      	add	sp, #12
 8007c04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007c08:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8007c0a:	b95e      	cbnz	r6, 8007c24 <HAL_UART_Transmit+0x94>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007c0c:	f835 3b02 	ldrh.w	r3, [r5], #2
 8007c10:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007c14:	8513      	strh	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8007c16:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 8007c1a:	3a01      	subs	r2, #1
 8007c1c:	b292      	uxth	r2, r2
 8007c1e:	f8a4 2052 	strh.w	r2, [r4, #82]	@ 0x52
 8007c22:	e7d6      	b.n	8007bd2 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007c24:	f816 3b01 	ldrb.w	r3, [r6], #1
 8007c28:	e7f4      	b.n	8007c14 <HAL_UART_Transmit+0x84>
    return HAL_BUSY;
 8007c2a:	2002      	movs	r0, #2
 8007c2c:	e7e9      	b.n	8007c02 <HAL_UART_Transmit+0x72>
      return  HAL_ERROR;
 8007c2e:	2001      	movs	r0, #1
 8007c30:	e7e7      	b.n	8007c02 <HAL_UART_Transmit+0x72>

08007c32 <UART_CheckIdleState>:
{
 8007c32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007c34:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c36:	2600      	movs	r6, #0
 8007c38:	f8c0 6084 	str.w	r6, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 8007c3c:	f7fd f906 	bl	8004e4c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c40:	6823      	ldr	r3, [r4, #0]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8007c46:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c48:	d51b      	bpl.n	8007c82 <UART_CheckIdleState+0x50>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c4a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007c4e:	9300      	str	r3, [sp, #0]
 8007c50:	4632      	mov	r2, r6
 8007c52:	4603      	mov	r3, r0
 8007c54:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007c58:	4620      	mov	r0, r4
 8007c5a:	f7ff ff51 	bl	8007b00 <UART_WaitOnFlagUntilTimeout>
 8007c5e:	b180      	cbz	r0, 8007c82 <UART_CheckIdleState+0x50>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007c60:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c62:	e852 3f00 	ldrex	r3, [r2]
 8007c66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c6a:	e842 3100 	strex	r1, r3, [r2]
 8007c6e:	2900      	cmp	r1, #0
 8007c70:	d1f6      	bne.n	8007c60 <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 8007c72:	2320      	movs	r3, #32
 8007c74:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 8007c76:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8007c78:	2300      	movs	r3, #0
 8007c7a:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 8007c7e:	b002      	add	sp, #8
 8007c80:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c82:	6823      	ldr	r3, [r4, #0]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	075b      	lsls	r3, r3, #29
 8007c88:	d524      	bpl.n	8007cd4 <UART_CheckIdleState+0xa2>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c8a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007c8e:	9300      	str	r3, [sp, #0]
 8007c90:	2200      	movs	r2, #0
 8007c92:	462b      	mov	r3, r5
 8007c94:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007c98:	4620      	mov	r0, r4
 8007c9a:	f7ff ff31 	bl	8007b00 <UART_WaitOnFlagUntilTimeout>
 8007c9e:	b1c8      	cbz	r0, 8007cd4 <UART_CheckIdleState+0xa2>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ca0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ca2:	e852 3f00 	ldrex	r3, [r2]
 8007ca6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007caa:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8007cae:	6822      	ldr	r2, [r4, #0]
 8007cb0:	2900      	cmp	r1, #0
 8007cb2:	d1f5      	bne.n	8007ca0 <UART_CheckIdleState+0x6e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb4:	f102 0308 	add.w	r3, r2, #8
 8007cb8:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cbc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc0:	f102 0008 	add.w	r0, r2, #8
 8007cc4:	e840 3100 	strex	r1, r3, [r0]
 8007cc8:	2900      	cmp	r1, #0
 8007cca:	d1f3      	bne.n	8007cb4 <UART_CheckIdleState+0x82>
      huart->RxState = HAL_UART_STATE_READY;
 8007ccc:	2320      	movs	r3, #32
 8007cce:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
      return HAL_TIMEOUT;
 8007cd2:	e7d0      	b.n	8007c76 <UART_CheckIdleState+0x44>
  huart->gState = HAL_UART_STATE_READY;
 8007cd4:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cd6:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8007cd8:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007cda:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cde:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ce0:	6660      	str	r0, [r4, #100]	@ 0x64
  return HAL_OK;
 8007ce2:	e7c9      	b.n	8007c78 <UART_CheckIdleState+0x46>

08007ce4 <HAL_UART_Init>:
{
 8007ce4:	b510      	push	{r4, lr}
  if (huart == NULL)
 8007ce6:	4604      	mov	r4, r0
 8007ce8:	b340      	cbz	r0, 8007d3c <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8007cea:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8007cec:	b91b      	cbnz	r3, 8007cf6 <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8007cee:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 8007cf2:	f7fc fe37 	bl	8004964 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8007cf6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007cf8:	2324      	movs	r3, #36	@ 0x24
 8007cfa:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 8007cfc:	6813      	ldr	r3, [r2, #0]
 8007cfe:	f023 0301 	bic.w	r3, r3, #1
 8007d02:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007d04:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007d06:	b113      	cbz	r3, 8007d0e <HAL_UART_Init+0x2a>
    UART_AdvFeatureConfig(huart);
 8007d08:	4620      	mov	r0, r4
 8007d0a:	f7ff fea5 	bl	8007a58 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007d0e:	4620      	mov	r0, r4
 8007d10:	f7ff fdc8 	bl	80078a4 <UART_SetConfig>
 8007d14:	2801      	cmp	r0, #1
 8007d16:	d011      	beq.n	8007d3c <HAL_UART_Init+0x58>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d18:	6823      	ldr	r3, [r4, #0]
 8007d1a:	685a      	ldr	r2, [r3, #4]
 8007d1c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007d20:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d22:	689a      	ldr	r2, [r3, #8]
 8007d24:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007d28:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8007d2a:	681a      	ldr	r2, [r3, #0]
 8007d2c:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8007d30:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8007d32:	601a      	str	r2, [r3, #0]
}
 8007d34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8007d38:	f7ff bf7b 	b.w	8007c32 <UART_CheckIdleState>
}
 8007d3c:	2001      	movs	r0, #1
 8007d3e:	bd10      	pop	{r4, pc}

08007d40 <UART_Start_Receive_DMA>:
{
 8007d40:	b570      	push	{r4, r5, r6, lr}
 8007d42:	4613      	mov	r3, r2
 8007d44:	4604      	mov	r4, r0
  huart->RxXferSize = Size;
 8007d46:	f8a0 2058 	strh.w	r2, [r0, #88]	@ 0x58
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d4a:	2200      	movs	r2, #0
  huart->pRxBuffPtr = pData;
 8007d4c:	6541      	str	r1, [r0, #84]	@ 0x54
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d4e:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d52:	2022      	movs	r0, #34	@ 0x22
 8007d54:	f8c4 0080 	str.w	r0, [r4, #128]	@ 0x80
  if (huart->hdmarx != NULL)
 8007d58:	6f60      	ldr	r0, [r4, #116]	@ 0x74
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007d5a:	6825      	ldr	r5, [r4, #0]
  if (huart->hdmarx != NULL)
 8007d5c:	b1a0      	cbz	r0, 8007d88 <UART_Start_Receive_DMA+0x48>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007d5e:	4e1c      	ldr	r6, [pc, #112]	@ (8007dd0 <UART_Start_Receive_DMA+0x90>)
 8007d60:	6286      	str	r6, [r0, #40]	@ 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007d62:	4e1c      	ldr	r6, [pc, #112]	@ (8007dd4 <UART_Start_Receive_DMA+0x94>)
 8007d64:	62c6      	str	r6, [r0, #44]	@ 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007d66:	4e1c      	ldr	r6, [pc, #112]	@ (8007dd8 <UART_Start_Receive_DMA+0x98>)
    huart->hdmarx->XferAbortCallback = NULL;
 8007d68:	e9c0 620c 	strd	r6, r2, [r0, #48]	@ 0x30
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007d6c:	460a      	mov	r2, r1
 8007d6e:	f105 0124 	add.w	r1, r5, #36	@ 0x24
 8007d72:	f7fd fe45 	bl	8005a00 <HAL_DMA_Start_IT>
 8007d76:	b138      	cbz	r0, 8007d88 <UART_Start_Receive_DMA+0x48>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007d78:	2310      	movs	r3, #16
 8007d7a:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
      huart->RxState = HAL_UART_STATE_READY;
 8007d7e:	2320      	movs	r3, #32
 8007d80:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
      return HAL_ERROR;
 8007d84:	2001      	movs	r0, #1
}
 8007d86:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007d88:	6922      	ldr	r2, [r4, #16]
 8007d8a:	6823      	ldr	r3, [r4, #0]
 8007d8c:	b13a      	cbz	r2, 8007d9e <UART_Start_Receive_DMA+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d8e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d92:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d96:	e843 2100 	strex	r1, r2, [r3]
 8007d9a:	2900      	cmp	r1, #0
 8007d9c:	d1f7      	bne.n	8007d8e <UART_Start_Receive_DMA+0x4e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d9e:	f103 0208 	add.w	r2, r3, #8
 8007da2:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007da6:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007daa:	f103 0008 	add.w	r0, r3, #8
 8007dae:	e840 2100 	strex	r1, r2, [r0]
 8007db2:	2900      	cmp	r1, #0
 8007db4:	d1f3      	bne.n	8007d9e <UART_Start_Receive_DMA+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007db6:	f103 0208 	add.w	r2, r3, #8
 8007dba:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007dbe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dc2:	f103 0108 	add.w	r1, r3, #8
 8007dc6:	e841 2000 	strex	r0, r2, [r1]
 8007dca:	2800      	cmp	r0, #0
 8007dcc:	d1f3      	bne.n	8007db6 <UART_Start_Receive_DMA+0x76>
 8007dce:	e7da      	b.n	8007d86 <UART_Start_Receive_DMA+0x46>
 8007dd0:	08007817 	.word	0x08007817
 8007dd4:	080077f7 	.word	0x080077f7
 8007dd8:	0800779f 	.word	0x0800779f

08007ddc <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8007ddc:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 8007de0:	2b20      	cmp	r3, #32
{
 8007de2:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 8007de4:	d112      	bne.n	8007e0c <HAL_UART_Receive_DMA+0x30>
    if ((pData == NULL) || (Size == 0U))
 8007de6:	b1a1      	cbz	r1, 8007e12 <HAL_UART_Receive_DMA+0x36>
 8007de8:	b19a      	cbz	r2, 8007e12 <HAL_UART_Receive_DMA+0x36>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dea:	2300      	movs	r3, #0
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007dec:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dee:	6603      	str	r3, [r0, #96]	@ 0x60
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007df0:	6863      	ldr	r3, [r4, #4]
 8007df2:	021b      	lsls	r3, r3, #8
 8007df4:	d507      	bpl.n	8007e06 <HAL_UART_Receive_DMA+0x2a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007df6:	e854 3f00 	ldrex	r3, [r4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007dfa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dfe:	e844 3500 	strex	r5, r3, [r4]
 8007e02:	2d00      	cmp	r5, #0
 8007e04:	d1f7      	bne.n	8007df6 <HAL_UART_Receive_DMA+0x1a>
}
 8007e06:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007e08:	f7ff bf9a 	b.w	8007d40 <UART_Start_Receive_DMA>
    return HAL_BUSY;
 8007e0c:	2002      	movs	r0, #2
}
 8007e0e:	bc30      	pop	{r4, r5}
 8007e10:	4770      	bx	lr
      return HAL_ERROR;
 8007e12:	2001      	movs	r0, #1
 8007e14:	e7fb      	b.n	8007e0e <HAL_UART_Receive_DMA+0x32>

08007e16 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007e16:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8007e18:	f000 fec2 	bl	8008ba0 <vTaskStartScheduler>
  
  return osOK;
}
 8007e1c:	2000      	movs	r0, #0
 8007e1e:	bd08      	pop	{r3, pc}

08007e20 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007e20:	b570      	push	{r4, r5, r6, lr}
 8007e22:	4605      	mov	r5, r0
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007e24:	6946      	ldr	r6, [r0, #20]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007e26:	692a      	ldr	r2, [r5, #16]
 8007e28:	f9b5 4008 	ldrsh.w	r4, [r5, #8]
{
 8007e2c:	460b      	mov	r3, r1
 8007e2e:	b086      	sub	sp, #24
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007e30:	e9d0 1000 	ldrd	r1, r0, [r0]
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007e34:	b176      	cbz	r6, 8007e54 <osThreadCreate+0x34>
 8007e36:	69ad      	ldr	r5, [r5, #24]
 8007e38:	b165      	cbz	r5, 8007e54 <osThreadCreate+0x34>
  if (priority != osPriorityError) {
 8007e3a:	2c84      	cmp	r4, #132	@ 0x84
    fpriority += (priority - osPriorityIdle);
 8007e3c:	bf14      	ite	ne
 8007e3e:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007e40:	2400      	moveq	r4, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007e42:	e9cd 6501 	strd	r6, r5, [sp, #4]
 8007e46:	9400      	str	r4, [sp, #0]
 8007e48:	f000 fe44 	bl	8008ad4 <xTaskCreateStatic>
 8007e4c:	9005      	str	r0, [sp, #20]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007e4e:	9805      	ldr	r0, [sp, #20]
}
 8007e50:	b006      	add	sp, #24
 8007e52:	bd70      	pop	{r4, r5, r6, pc}
  if (priority != osPriorityError) {
 8007e54:	2c84      	cmp	r4, #132	@ 0x84
    fpriority += (priority - osPriorityIdle);
 8007e56:	bf14      	ite	ne
 8007e58:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007e5a:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007e5c:	ad05      	add	r5, sp, #20
 8007e5e:	e9cd 4500 	strd	r4, r5, [sp]
 8007e62:	b292      	uxth	r2, r2
 8007e64:	f000 fe6d 	bl	8008b42 <xTaskCreate>
 8007e68:	2801      	cmp	r0, #1
 8007e6a:	d0f0      	beq.n	8007e4e <osThreadCreate+0x2e>
      return NULL;
 8007e6c:	2000      	movs	r0, #0
 8007e6e:	e7ef      	b.n	8007e50 <osThreadCreate+0x30>

08007e70 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007e70:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007e72:	2801      	cmp	r0, #1
 8007e74:	bf38      	it	cc
 8007e76:	2001      	movcc	r0, #1
 8007e78:	f000 ffea 	bl	8008e50 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007e7c:	2000      	movs	r0, #0
 8007e7e:	bd08      	pop	{r3, pc}

08007e80 <osMutexCreate>:
{
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8007e80:	6841      	ldr	r1, [r0, #4]
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8007e82:	2001      	movs	r0, #1
  if (mutex_def->controlblock != NULL) {
 8007e84:	b109      	cbz	r1, 8007e8a <osMutexCreate+0xa>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8007e86:	f000 bb3d 	b.w	8008504 <xQueueCreateMutexStatic>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8007e8a:	f000 bb50 	b.w	800852e <xQueueCreateMutex>

08007e8e <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 8007e8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 8007e90:	6847      	ldr	r7, [r0, #4]
{
 8007e92:	4606      	mov	r6, r0
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8007e94:	2014      	movs	r0, #20
 8007e96:	f001 fb1b 	bl	80094d0 <pvPortMalloc>

  
  if (thePool) {
 8007e9a:	4604      	mov	r4, r0
 8007e9c:	b1b8      	cbz	r0, 8007ece <osPoolCreate+0x40>
    thePool->pool_sz = pool_def->pool_sz;
 8007e9e:	6830      	ldr	r0, [r6, #0]
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 8007ea0:	3703      	adds	r7, #3
 8007ea2:	f027 0703 	bic.w	r7, r7, #3
    thePool->item_sz = itemSize;
    thePool->currentIndex = 0;
 8007ea6:	2500      	movs	r5, #0
    thePool->item_sz = itemSize;
 8007ea8:	e9c4 0702 	strd	r0, r7, [r4, #8]
    thePool->currentIndex = 0;
 8007eac:	6125      	str	r5, [r4, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 8007eae:	f001 fb0f 	bl	80094d0 <pvPortMalloc>
 8007eb2:	6060      	str	r0, [r4, #4]
   
    if (thePool->markers) {
 8007eb4:	b140      	cbz	r0, 8007ec8 <osPoolCreate+0x3a>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8007eb6:	6830      	ldr	r0, [r6, #0]
 8007eb8:	4378      	muls	r0, r7
 8007eba:	f001 fb09 	bl	80094d0 <pvPortMalloc>
 8007ebe:	6020      	str	r0, [r4, #0]
      
      if (thePool->pool) {
 8007ec0:	b978      	cbnz	r0, 8007ee2 <osPoolCreate+0x54>
        for (i = 0; i < pool_def->pool_sz; i++) {
          thePool->markers[i] = 0;
        }
      }
      else {
        vPortFree(thePool->markers);
 8007ec2:	6860      	ldr	r0, [r4, #4]
 8007ec4:	f001 fb96 	bl	80095f4 <vPortFree>
        vPortFree(thePool);
 8007ec8:	4620      	mov	r0, r4
 8007eca:	f001 fb93 	bl	80095f4 <vPortFree>
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8007ece:	2400      	movs	r4, #0
 8007ed0:	e005      	b.n	8007ede <osPoolCreate+0x50>
          thePool->markers[i] = 0;
 8007ed2:	6862      	ldr	r2, [r4, #4]
 8007ed4:	54d1      	strb	r1, [r2, r3]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8007ed6:	3301      	adds	r3, #1
 8007ed8:	6832      	ldr	r2, [r6, #0]
 8007eda:	429a      	cmp	r2, r3
 8007edc:	d8f9      	bhi.n	8007ed2 <osPoolCreate+0x44>
  return thePool;
 
#else
  return NULL;
#endif
}
 8007ede:	4620      	mov	r0, r4
 8007ee0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i = 0; i < pool_def->pool_sz; i++) {
 8007ee2:	462b      	mov	r3, r5
          thePool->markers[i] = 0;
 8007ee4:	4629      	mov	r1, r5
 8007ee6:	e7f7      	b.n	8007ed8 <osPoolCreate+0x4a>

08007ee8 <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 8007ee8:	b570      	push	{r4, r5, r6, lr}
 8007eea:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007eec:	f3ef 8605 	mrs	r6, IPSR
  int dummy = 0;
  void *p = NULL;
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 8007ef0:	b186      	cbz	r6, 8007f14 <osPoolAlloc+0x2c>
	__asm volatile
 8007ef2:	f3ef 8511 	mrs	r5, BASEPRI
 8007ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007efa:	f383 8811 	msr	BASEPRI, r3
 8007efe:	f3bf 8f6f 	isb	sy
 8007f02:	f3bf 8f4f 	dsb	sy
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8007f06:	462e      	mov	r6, r5
  }
  else {
    vPortEnterCritical();
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 8007f08:	68a1      	ldr	r1, [r4, #8]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	4291      	cmp	r1, r2
 8007f0e:	d104      	bne.n	8007f1a <osPoolAlloc+0x32>
  void *p = NULL;
 8007f10:	2500      	movs	r5, #0
 8007f12:	e012      	b.n	8007f3a <osPoolAlloc+0x52>
    vPortEnterCritical();
 8007f14:	f001 f976 	bl	8009204 <vPortEnterCritical>
 8007f18:	e7f6      	b.n	8007f08 <osPoolAlloc+0x20>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8007f1a:	6923      	ldr	r3, [r4, #16]
 8007f1c:	4413      	add	r3, r2
 8007f1e:	fbb3 f0f1 	udiv	r0, r3, r1
 8007f22:	fb01 3310 	mls	r3, r1, r0, r3
    
    if (pool_id->markers[index] == 0) {
 8007f26:	6860      	ldr	r0, [r4, #4]
 8007f28:	5cc5      	ldrb	r5, [r0, r3]
 8007f2a:	b96d      	cbnz	r5, 8007f48 <osPoolAlloc+0x60>
      pool_id->markers[index] = 1;
 8007f2c:	2201      	movs	r2, #1
 8007f2e:	54c2      	strb	r2, [r0, r3]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8007f30:	68e2      	ldr	r2, [r4, #12]
 8007f32:	6825      	ldr	r5, [r4, #0]
      pool_id->currentIndex = index;
 8007f34:	6123      	str	r3, [r4, #16]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8007f36:	fb02 5503 	mla	r5, r2, r3, r5
 8007f3a:	f3ef 8305 	mrs	r3, IPSR
      break;
    }
  }
  
  if (inHandlerMode()) {
 8007f3e:	b12b      	cbz	r3, 8007f4c <osPoolAlloc+0x64>
	__asm volatile
 8007f40:	f386 8811 	msr	BASEPRI, r6
  else {
    vPortExitCritical();
  }
  
  return p;
}
 8007f44:	4628      	mov	r0, r5
 8007f46:	bd70      	pop	{r4, r5, r6, pc}
  for (i = 0; i < pool_id->pool_sz; i++) {
 8007f48:	3201      	adds	r2, #1
 8007f4a:	e7df      	b.n	8007f0c <osPoolAlloc+0x24>
    vPortExitCritical();
 8007f4c:	f001 f97a 	bl	8009244 <vPortExitCritical>
  return p;
 8007f50:	e7f8      	b.n	8007f44 <osPoolAlloc+0x5c>

08007f52 <osPoolFree>:
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
  uint32_t index;
  
  if (pool_id == NULL) {
 8007f52:	4603      	mov	r3, r0
 8007f54:	b180      	cbz	r0, 8007f78 <osPoolFree+0x26>
    return osErrorParameter;
  }
  
  if (block == NULL) {
 8007f56:	b179      	cbz	r1, 8007f78 <osPoolFree+0x26>
    return osErrorParameter;
  }
  
  if (block < pool_id->pool) {
 8007f58:	6802      	ldr	r2, [r0, #0]
 8007f5a:	428a      	cmp	r2, r1
 8007f5c:	d80c      	bhi.n	8007f78 <osPoolFree+0x26>
    return osErrorParameter;
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
  if (index % pool_id->item_sz) {
 8007f5e:	68c0      	ldr	r0, [r0, #12]
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 8007f60:	1a89      	subs	r1, r1, r2
  if (index % pool_id->item_sz) {
 8007f62:	fbb1 f2f0 	udiv	r2, r1, r0
 8007f66:	fb00 1012 	mls	r0, r0, r2, r1
 8007f6a:	b928      	cbnz	r0, 8007f78 <osPoolFree+0x26>
    return osErrorParameter;
  }
  index = index / pool_id->item_sz;
  if (index >= pool_id->pool_sz) {
 8007f6c:	6899      	ldr	r1, [r3, #8]
 8007f6e:	4291      	cmp	r1, r2
 8007f70:	d902      	bls.n	8007f78 <osPoolFree+0x26>
    return osErrorParameter;
  }
  
  pool_id->markers[index] = 0;
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	5498      	strb	r0, [r3, r2]
  
  return osOK;
 8007f76:	4770      	bx	lr
    return osErrorParameter;
 8007f78:	2080      	movs	r0, #128	@ 0x80
}
 8007f7a:	4770      	bx	lr

08007f7c <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 8007f7c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8007f7e:	6803      	ldr	r3, [r0, #0]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8007f80:	6885      	ldr	r5, [r0, #8]
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8007f82:	9301      	str	r3, [sp, #4]
{
 8007f84:	4604      	mov	r4, r0
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8007f86:	6843      	ldr	r3, [r0, #4]
 8007f88:	9302      	str	r3, [sp, #8]
 8007f8a:	2600      	movs	r6, #0
  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8007f8c:	200c      	movs	r0, #12
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8007f8e:	9603      	str	r6, [sp, #12]
  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8007f90:	f001 fa9e 	bl	80094d0 <pvPortMalloc>

  if (*(queue_def->cb) == NULL) {
 8007f94:	68a3      	ldr	r3, [r4, #8]
  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8007f96:	6028      	str	r0, [r5, #0]
  if (*(queue_def->cb) == NULL) {
 8007f98:	681d      	ldr	r5, [r3, #0]
 8007f9a:	b16d      	cbz	r5, 8007fb8 <osMailCreate+0x3c>
    return NULL;
  }
  (*(queue_def->cb))->queue_def = queue_def;
 8007f9c:	602c      	str	r4, [r5, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 8007f9e:	6820      	ldr	r0, [r4, #0]
 8007fa0:	4632      	mov	r2, r6
 8007fa2:	2104      	movs	r1, #4
 8007fa4:	f000 f9d8 	bl	8008358 <xQueueGenericCreate>


  if ((*(queue_def->cb))->handle == NULL) {
 8007fa8:	68a3      	ldr	r3, [r4, #8]
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 8007faa:	6068      	str	r0, [r5, #4]
  if ((*(queue_def->cb))->handle == NULL) {
 8007fac:	681d      	ldr	r5, [r3, #0]
 8007fae:	686b      	ldr	r3, [r5, #4]
 8007fb0:	b92b      	cbnz	r3, 8007fbe <osMailCreate+0x42>
    vPortFree(*(queue_def->cb));
 8007fb2:	4628      	mov	r0, r5
 8007fb4:	f001 fb1e 	bl	80095f4 <vPortFree>
    return NULL;
 8007fb8:	2000      	movs	r0, #0
  
  return *(queue_def->cb);
#else
  return NULL;
#endif
}
 8007fba:	b004      	add	sp, #16
 8007fbc:	bd70      	pop	{r4, r5, r6, pc}
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 8007fbe:	a801      	add	r0, sp, #4
 8007fc0:	f7ff ff65 	bl	8007e8e <osPoolCreate>
  if ((*(queue_def->cb))->pool == NULL) {
 8007fc4:	68a3      	ldr	r3, [r4, #8]
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 8007fc6:	60a8      	str	r0, [r5, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 8007fc8:	6818      	ldr	r0, [r3, #0]
 8007fca:	6883      	ldr	r3, [r0, #8]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d1f4      	bne.n	8007fba <osMailCreate+0x3e>
 8007fd0:	e7f0      	b.n	8007fb4 <osMailCreate+0x38>

08007fd2 <osMailAlloc>:
{
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 8007fd2:	b110      	cbz	r0, 8007fda <osMailAlloc+0x8>
    return NULL;
  }
  
  p = osPoolAlloc(queue_id->pool);
 8007fd4:	6880      	ldr	r0, [r0, #8]
 8007fd6:	f7ff bf87 	b.w	8007ee8 <osPoolAlloc>
  
  return p;
}
 8007fda:	4770      	bx	lr

08007fdc <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 8007fdc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007fde:	9101      	str	r1, [sp, #4]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 8007fe0:	b328      	cbz	r0, 800802e <osMailPut+0x52>
    return osErrorParameter;
  }
  
  taskWoken = pdFALSE;
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	9203      	str	r2, [sp, #12]
 8007fe6:	f3ef 8305 	mrs	r3, IPSR
  
  if (inHandlerMode()) {
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 8007fea:	6840      	ldr	r0, [r0, #4]
  if (inHandlerMode()) {
 8007fec:	b1c3      	cbz	r3, 8008020 <osMailPut+0x44>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 8007fee:	4613      	mov	r3, r2
 8007ff0:	a901      	add	r1, sp, #4
 8007ff2:	aa03      	add	r2, sp, #12
 8007ff4:	f000 fab5 	bl	8008562 <xQueueGenericSendFromISR>
 8007ff8:	2801      	cmp	r0, #1
 8007ffa:	d003      	beq.n	8008004 <osMailPut+0x28>
      return osErrorOS;
 8007ffc:	20ff      	movs	r0, #255	@ 0xff
      return osErrorOS;
    }
  }
  
  return osOK;
}
 8007ffe:	b005      	add	sp, #20
 8008000:	f85d fb04 	ldr.w	pc, [sp], #4
    portEND_SWITCHING_ISR(taskWoken);
 8008004:	9b03      	ldr	r3, [sp, #12]
 8008006:	b14b      	cbz	r3, 800801c <osMailPut+0x40>
 8008008:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800800c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008010:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008014:	f3bf 8f4f 	dsb	sy
 8008018:	f3bf 8f6f 	isb	sy
  return osOK;
 800801c:	2000      	movs	r0, #0
 800801e:	e7ee      	b.n	8007ffe <osMailPut+0x22>
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 8008020:	461a      	mov	r2, r3
 8008022:	a901      	add	r1, sp, #4
 8008024:	f000 f9bc 	bl	80083a0 <xQueueGenericSend>
 8008028:	2801      	cmp	r0, #1
 800802a:	d0f7      	beq.n	800801c <osMailPut+0x40>
 800802c:	e7e6      	b.n	8007ffc <osMailPut+0x20>
    return osErrorParameter;
 800802e:	2080      	movs	r0, #128	@ 0x80
 8008030:	e7e5      	b.n	8007ffe <osMailPut+0x22>

08008032 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 8008032:	b530      	push	{r4, r5, lr}
 8008034:	b085      	sub	sp, #20
 8008036:	4605      	mov	r5, r0
 8008038:	4614      	mov	r4, r2
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 800803a:	9103      	str	r1, [sp, #12]
  
  if (queue_id == NULL) {
 800803c:	b911      	cbnz	r1, 8008044 <osMailGet+0x12>
    event.status = osErrorParameter;
 800803e:	2380      	movs	r3, #128	@ 0x80
    portEND_SWITCHING_ISR(taskWoken);
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
      /* We have mail */
      event.status = osEventMail;
 8008040:	9301      	str	r3, [sp, #4]
 8008042:	e01a      	b.n	800807a <osMailGet+0x48>
  taskWoken = pdFALSE;
 8008044:	2300      	movs	r3, #0
 8008046:	9300      	str	r3, [sp, #0]
 8008048:	f3ef 8305 	mrs	r3, IPSR
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 800804c:	6848      	ldr	r0, [r1, #4]
  if (inHandlerMode()) {
 800804e:	b1e3      	cbz	r3, 800808a <osMailGet+0x58>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 8008050:	466a      	mov	r2, sp
 8008052:	a902      	add	r1, sp, #8
 8008054:	f000 fb7f 	bl	8008756 <xQueueReceiveFromISR>
 8008058:	1e43      	subs	r3, r0, #1
 800805a:	4258      	negs	r0, r3
 800805c:	4158      	adcs	r0, r3
    portEND_SWITCHING_ISR(taskWoken);
 800805e:	9b00      	ldr	r3, [sp, #0]
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 8008060:	0140      	lsls	r0, r0, #5
 8008062:	9001      	str	r0, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 8008064:	b14b      	cbz	r3, 800807a <osMailGet+0x48>
 8008066:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800806a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800806e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008072:	f3bf 8f4f 	dsb	sy
 8008076:	f3bf 8f6f 	isb	sy
    return event;
 800807a:	ab04      	add	r3, sp, #16
 800807c:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8008080:	e885 0007 	stmia.w	r5, {r0, r1, r2}
      event.status = (ticks == 0) ? osOK : osEventTimeout;
    }
  }
  
  return event;
}
 8008084:	4628      	mov	r0, r5
 8008086:	b005      	add	sp, #20
 8008088:	bd30      	pop	{r4, r5, pc}
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 800808a:	a902      	add	r1, sp, #8
 800808c:	f000 fac5 	bl	800861a <xQueueReceive>
 8008090:	2801      	cmp	r0, #1
 8008092:	d101      	bne.n	8008098 <osMailGet+0x66>
      event.status = osEventMail;
 8008094:	2320      	movs	r3, #32
 8008096:	e7d3      	b.n	8008040 <osMailGet+0xe>
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8008098:	3c00      	subs	r4, #0
 800809a:	bf18      	it	ne
 800809c:	2401      	movne	r4, #1
 800809e:	01a4      	lsls	r4, r4, #6
 80080a0:	9401      	str	r4, [sp, #4]
  return event;
 80080a2:	e7ea      	b.n	800807a <osMailGet+0x48>

080080a4 <osMailFree>:
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
  if (queue_id == NULL) {
 80080a4:	b110      	cbz	r0, 80080ac <osMailFree+0x8>
    return osErrorParameter;
  }
  
  return osPoolFree(queue_id->pool, mail);
 80080a6:	6880      	ldr	r0, [r0, #8]
 80080a8:	f7ff bf53 	b.w	8007f52 <osPoolFree>
}
 80080ac:	2080      	movs	r0, #128	@ 0x80
 80080ae:	4770      	bx	lr

080080b0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080b0:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80080b4:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080b8:	e9c0 2302 	strd	r2, r3, [r0, #8]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080bc:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080be:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80080c0:	2300      	movs	r3, #0
 80080c2:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80080c4:	4770      	bx	lr

080080c6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80080c6:	2300      	movs	r3, #0
 80080c8:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80080ca:	4770      	bx	lr

080080cc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80080cc:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80080ce:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80080d0:	689a      	ldr	r2, [r3, #8]
 80080d2:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80080d4:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80080d6:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80080d8:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80080da:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80080dc:	3301      	adds	r3, #1
 80080de:	6003      	str	r3, [r0, #0]
}
 80080e0:	4770      	bx	lr

080080e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80080e2:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80080e4:	680c      	ldr	r4, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80080e6:	1c63      	adds	r3, r4, #1
 80080e8:	d10a      	bne.n	8008100 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80080ea:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80080ec:	685a      	ldr	r2, [r3, #4]
 80080ee:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80080f0:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80080f2:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80080f4:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80080f6:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80080f8:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80080fa:	3301      	adds	r3, #1
 80080fc:	6003      	str	r3, [r0, #0]
}
 80080fe:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008100:	f100 0208 	add.w	r2, r0, #8
 8008104:	4613      	mov	r3, r2
 8008106:	6852      	ldr	r2, [r2, #4]
 8008108:	6815      	ldr	r5, [r2, #0]
 800810a:	42a5      	cmp	r5, r4
 800810c:	d9fa      	bls.n	8008104 <vListInsert+0x22>
 800810e:	e7ed      	b.n	80080ec <vListInsert+0xa>

08008110 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008110:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8008114:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008116:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008118:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800811a:	6859      	ldr	r1, [r3, #4]
 800811c:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800811e:	bf08      	it	eq
 8008120:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8008122:	2200      	movs	r2, #0
 8008124:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8008126:	681a      	ldr	r2, [r3, #0]
 8008128:	3a01      	subs	r2, #1
 800812a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800812c:	6818      	ldr	r0, [r3, #0]
}
 800812e:	4770      	bx	lr

08008130 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008130:	b510      	push	{r4, lr}
 8008132:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008134:	f001 f866 	bl	8009204 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008138:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800813a:	f001 f883 	bl	8009244 <vPortExitCritical>

	return xReturn;
}
 800813e:	fab4 f084 	clz	r0, r4
 8008142:	0940      	lsrs	r0, r0, #5
 8008144:	bd10      	pop	{r4, pc}

08008146 <prvCopyDataToQueue>:
{
 8008146:	b570      	push	{r4, r5, r6, lr}
 8008148:	4616      	mov	r6, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800814a:	6c02      	ldr	r2, [r0, #64]	@ 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800814c:	6b85      	ldr	r5, [r0, #56]	@ 0x38
{
 800814e:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008150:	b942      	cbnz	r2, 8008164 <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008152:	6806      	ldr	r6, [r0, #0]
 8008154:	b99e      	cbnz	r6, 800817e <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8008156:	6840      	ldr	r0, [r0, #4]
 8008158:	f000 ff98 	bl	800908c <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 800815c:	6066      	str	r6, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800815e:	3501      	adds	r5, #1
 8008160:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 8008162:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8008164:	b96e      	cbnz	r6, 8008182 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8008166:	6880      	ldr	r0, [r0, #8]
 8008168:	f004 f986 	bl	800c478 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800816c:	68a3      	ldr	r3, [r4, #8]
 800816e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8008170:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008172:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8008174:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008176:	4293      	cmp	r3, r2
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008178:	bf24      	itt	cs
 800817a:	6823      	ldrcs	r3, [r4, #0]
 800817c:	60a3      	strcs	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 800817e:	2000      	movs	r0, #0
 8008180:	e7ed      	b.n	800815e <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008182:	68c0      	ldr	r0, [r0, #12]
 8008184:	f004 f978 	bl	800c478 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8008188:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800818a:	68e3      	ldr	r3, [r4, #12]
 800818c:	4251      	negs	r1, r2
 800818e:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008190:	6822      	ldr	r2, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8008192:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008194:	4293      	cmp	r3, r2
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8008196:	bf3e      	ittt	cc
 8008198:	6863      	ldrcc	r3, [r4, #4]
 800819a:	185b      	addcc	r3, r3, r1
 800819c:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800819e:	2e02      	cmp	r6, #2
 80081a0:	d1ed      	bne.n	800817e <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80081a2:	b10d      	cbz	r5, 80081a8 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 80081a4:	3d01      	subs	r5, #1
 80081a6:	e7ea      	b.n	800817e <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 80081a8:	4628      	mov	r0, r5
 80081aa:	e7d8      	b.n	800815e <prvCopyDataToQueue+0x18>

080081ac <prvCopyDataFromQueue>:
{
 80081ac:	4603      	mov	r3, r0
 80081ae:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80081b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
{
 80081b2:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80081b4:	b16a      	cbz	r2, 80081d2 <prvCopyDataFromQueue+0x26>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80081b6:	68dc      	ldr	r4, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80081b8:	6859      	ldr	r1, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80081ba:	4414      	add	r4, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80081bc:	428c      	cmp	r4, r1
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80081be:	bf28      	it	cs
 80081c0:	6819      	ldrcs	r1, [r3, #0]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80081c2:	60dc      	str	r4, [r3, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80081c4:	bf28      	it	cs
 80081c6:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80081c8:	68d9      	ldr	r1, [r3, #12]
}
 80081ca:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80081ce:	f004 b953 	b.w	800c478 <memcpy>
}
 80081d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80081d6:	4770      	bx	lr

080081d8 <prvUnlockQueue>:
{
 80081d8:	b570      	push	{r4, r5, r6, lr}
 80081da:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80081dc:	f001 f812 	bl	8009204 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80081e0:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80081e4:	f104 0624 	add.w	r6, r4, #36	@ 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 80081e8:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80081ea:	2d00      	cmp	r5, #0
 80081ec:	dc14      	bgt.n	8008218 <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 80081ee:	23ff      	movs	r3, #255	@ 0xff
 80081f0:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80081f4:	f001 f826 	bl	8009244 <vPortExitCritical>
	taskENTER_CRITICAL();
 80081f8:	f001 f804 	bl	8009204 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80081fc:	f894 5044 	ldrb.w	r5, [r4, #68]	@ 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008200:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8008204:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008206:	2d00      	cmp	r5, #0
 8008208:	dc12      	bgt.n	8008230 <prvUnlockQueue+0x58>
		pxQueue->cRxLock = queueUNLOCKED;
 800820a:	23ff      	movs	r3, #255	@ 0xff
 800820c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
}
 8008210:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8008214:	f001 b816 	b.w	8009244 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008218:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800821a:	2b00      	cmp	r3, #0
 800821c:	d0e7      	beq.n	80081ee <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800821e:	4630      	mov	r0, r6
 8008220:	f000 fe94 	bl	8008f4c <xTaskRemoveFromEventList>
 8008224:	b108      	cbz	r0, 800822a <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8008226:	f000 ff1b 	bl	8009060 <vTaskMissedYield>
			--cTxLock;
 800822a:	3d01      	subs	r5, #1
 800822c:	b26d      	sxtb	r5, r5
 800822e:	e7dc      	b.n	80081ea <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008230:	6923      	ldr	r3, [r4, #16]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d0e9      	beq.n	800820a <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008236:	4630      	mov	r0, r6
 8008238:	f000 fe88 	bl	8008f4c <xTaskRemoveFromEventList>
 800823c:	b108      	cbz	r0, 8008242 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 800823e:	f000 ff0f 	bl	8009060 <vTaskMissedYield>
				--cRxLock;
 8008242:	3d01      	subs	r5, #1
 8008244:	b26d      	sxtb	r5, r5
 8008246:	e7de      	b.n	8008206 <prvUnlockQueue+0x2e>

08008248 <xQueueGenericReset>:
{
 8008248:	b538      	push	{r3, r4, r5, lr}
 800824a:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 800824c:	4604      	mov	r4, r0
 800824e:	b940      	cbnz	r0, 8008262 <xQueueGenericReset+0x1a>
	__asm volatile
 8008250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008254:	f383 8811 	msr	BASEPRI, r3
 8008258:	f3bf 8f6f 	isb	sy
 800825c:	f3bf 8f4f 	dsb	sy
 8008260:	e7fe      	b.n	8008260 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8008262:	f000 ffcf 	bl	8009204 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8008266:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	@ 0x3c
 800826a:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800826c:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800826e:	434b      	muls	r3, r1
 8008270:	18d0      	adds	r0, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8008272:	1a5b      	subs	r3, r3, r1
 8008274:	441a      	add	r2, r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8008276:	6060      	str	r0, [r4, #4]
		pxQueue->cRxLock = queueUNLOCKED;
 8008278:	23ff      	movs	r3, #255	@ 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800827a:	2000      	movs	r0, #0
 800827c:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800827e:	60e2      	str	r2, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008280:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008284:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 8008288:	b9a5      	cbnz	r5, 80082b4 <xQueueGenericReset+0x6c>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800828a:	6923      	ldr	r3, [r4, #16]
 800828c:	b173      	cbz	r3, 80082ac <xQueueGenericReset+0x64>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800828e:	f104 0010 	add.w	r0, r4, #16
 8008292:	f000 fe5b 	bl	8008f4c <xTaskRemoveFromEventList>
 8008296:	b148      	cbz	r0, 80082ac <xQueueGenericReset+0x64>
					queueYIELD_IF_USING_PREEMPTION();
 8008298:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800829c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082a0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80082a4:	f3bf 8f4f 	dsb	sy
 80082a8:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 80082ac:	f000 ffca 	bl	8009244 <vPortExitCritical>
}
 80082b0:	2001      	movs	r0, #1
 80082b2:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80082b4:	f104 0010 	add.w	r0, r4, #16
 80082b8:	f7ff fefa 	bl	80080b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80082bc:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80082c0:	f7ff fef6 	bl	80080b0 <vListInitialise>
 80082c4:	e7f2      	b.n	80082ac <xQueueGenericReset+0x64>

080082c6 <xQueueGenericCreateStatic>:
	{
 80082c6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80082c8:	460d      	mov	r5, r1
 80082ca:	461c      	mov	r4, r3
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80082cc:	b940      	cbnz	r0, 80082e0 <xQueueGenericCreateStatic+0x1a>
 80082ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d2:	f383 8811 	msr	BASEPRI, r3
 80082d6:	f3bf 8f6f 	isb	sy
 80082da:	f3bf 8f4f 	dsb	sy
 80082de:	e7fe      	b.n	80082de <xQueueGenericCreateStatic+0x18>
		configASSERT( pxStaticQueue != NULL );
 80082e0:	b943      	cbnz	r3, 80082f4 <xQueueGenericCreateStatic+0x2e>
 80082e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082e6:	f383 8811 	msr	BASEPRI, r3
 80082ea:	f3bf 8f6f 	isb	sy
 80082ee:	f3bf 8f4f 	dsb	sy
 80082f2:	e7fe      	b.n	80082f2 <xQueueGenericCreateStatic+0x2c>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80082f4:	b14a      	cbz	r2, 800830a <xQueueGenericCreateStatic+0x44>
 80082f6:	b991      	cbnz	r1, 800831e <xQueueGenericCreateStatic+0x58>
 80082f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082fc:	f383 8811 	msr	BASEPRI, r3
 8008300:	f3bf 8f6f 	isb	sy
 8008304:	f3bf 8f4f 	dsb	sy
 8008308:	e7fe      	b.n	8008308 <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800830a:	b141      	cbz	r1, 800831e <xQueueGenericCreateStatic+0x58>
 800830c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008310:	f383 8811 	msr	BASEPRI, r3
 8008314:	f3bf 8f6f 	isb	sy
 8008318:	f3bf 8f4f 	dsb	sy
 800831c:	e7fe      	b.n	800831c <xQueueGenericCreateStatic+0x56>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800831e:	2348      	movs	r3, #72	@ 0x48
 8008320:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008322:	9b01      	ldr	r3, [sp, #4]
 8008324:	2b48      	cmp	r3, #72	@ 0x48
 8008326:	d008      	beq.n	800833a <xQueueGenericCreateStatic+0x74>
 8008328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800832c:	f383 8811 	msr	BASEPRI, r3
 8008330:	f3bf 8f6f 	isb	sy
 8008334:	f3bf 8f4f 	dsb	sy
 8008338:	e7fe      	b.n	8008338 <xQueueGenericCreateStatic+0x72>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800833a:	2101      	movs	r1, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800833c:	2d00      	cmp	r5, #0
 800833e:	bf08      	it	eq
 8008340:	4622      	moveq	r2, r4
	pxNewQueue->uxItemSize = uxItemSize;
 8008342:	e9c4 050f 	strd	r0, r5, [r4, #60]	@ 0x3c
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008346:	f884 1046 	strb.w	r1, [r4, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 800834a:	6022      	str	r2, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800834c:	4620      	mov	r0, r4
 800834e:	f7ff ff7b 	bl	8008248 <xQueueGenericReset>
	}
 8008352:	4620      	mov	r0, r4
 8008354:	b003      	add	sp, #12
 8008356:	bd30      	pop	{r4, r5, pc}

08008358 <xQueueGenericCreate>:
	{
 8008358:	b570      	push	{r4, r5, r6, lr}
 800835a:	460d      	mov	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800835c:	4606      	mov	r6, r0
 800835e:	b940      	cbnz	r0, 8008372 <xQueueGenericCreate+0x1a>
 8008360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008364:	f383 8811 	msr	BASEPRI, r3
 8008368:	f3bf 8f6f 	isb	sy
 800836c:	f3bf 8f4f 	dsb	sy
 8008370:	e7fe      	b.n	8008370 <xQueueGenericCreate+0x18>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008372:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8008374:	3048      	adds	r0, #72	@ 0x48
 8008376:	f001 f8ab 	bl	80094d0 <pvPortMalloc>
		if( pxNewQueue != NULL )
 800837a:	4604      	mov	r4, r0
 800837c:	b160      	cbz	r0, 8008398 <xQueueGenericCreate+0x40>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800837e:	2300      	movs	r3, #0
 8008380:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8008384:	b155      	cbz	r5, 800839c <xQueueGenericCreate+0x44>
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8008386:	f100 0348 	add.w	r3, r0, #72	@ 0x48
	pxNewQueue->uxItemSize = uxItemSize;
 800838a:	e9c4 650f 	strd	r6, r5, [r4, #60]	@ 0x3c
 800838e:	6023      	str	r3, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008390:	2101      	movs	r1, #1
 8008392:	4620      	mov	r0, r4
 8008394:	f7ff ff58 	bl	8008248 <xQueueGenericReset>
	}
 8008398:	4620      	mov	r0, r4
 800839a:	bd70      	pop	{r4, r5, r6, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800839c:	4603      	mov	r3, r0
 800839e:	e7f4      	b.n	800838a <xQueueGenericCreate+0x32>

080083a0 <xQueueGenericSend>:
{
 80083a0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80083a4:	460f      	mov	r7, r1
 80083a6:	9201      	str	r2, [sp, #4]
 80083a8:	461e      	mov	r6, r3
	configASSERT( pxQueue );
 80083aa:	4604      	mov	r4, r0
 80083ac:	b940      	cbnz	r0, 80083c0 <xQueueGenericSend+0x20>
 80083ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083b2:	f383 8811 	msr	BASEPRI, r3
 80083b6:	f3bf 8f6f 	isb	sy
 80083ba:	f3bf 8f4f 	dsb	sy
 80083be:	e7fe      	b.n	80083be <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80083c0:	b951      	cbnz	r1, 80083d8 <xQueueGenericSend+0x38>
 80083c2:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80083c4:	b143      	cbz	r3, 80083d8 <xQueueGenericSend+0x38>
 80083c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ca:	f383 8811 	msr	BASEPRI, r3
 80083ce:	f3bf 8f6f 	isb	sy
 80083d2:	f3bf 8f4f 	dsb	sy
 80083d6:	e7fe      	b.n	80083d6 <xQueueGenericSend+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80083d8:	2e02      	cmp	r6, #2
 80083da:	d10b      	bne.n	80083f4 <xQueueGenericSend+0x54>
 80083dc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80083de:	2b01      	cmp	r3, #1
 80083e0:	d008      	beq.n	80083f4 <xQueueGenericSend+0x54>
 80083e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083e6:	f383 8811 	msr	BASEPRI, r3
 80083ea:	f3bf 8f6f 	isb	sy
 80083ee:	f3bf 8f4f 	dsb	sy
 80083f2:	e7fe      	b.n	80083f2 <xQueueGenericSend+0x52>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80083f4:	f000 fe3a 	bl	800906c <xTaskGetSchedulerState>
 80083f8:	4605      	mov	r5, r0
 80083fa:	b330      	cbz	r0, 800844a <xQueueGenericSend+0xaa>
 80083fc:	2500      	movs	r5, #0
		prvLockQueue( pxQueue );
 80083fe:	f04f 0800 	mov.w	r8, #0
		taskENTER_CRITICAL();
 8008402:	f000 feff 	bl	8009204 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008406:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8008408:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800840a:	429a      	cmp	r2, r3
 800840c:	d301      	bcc.n	8008412 <xQueueGenericSend+0x72>
 800840e:	2e02      	cmp	r6, #2
 8008410:	d127      	bne.n	8008462 <xQueueGenericSend+0xc2>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008412:	4632      	mov	r2, r6
 8008414:	4639      	mov	r1, r7
 8008416:	4620      	mov	r0, r4
 8008418:	f7ff fe95 	bl	8008146 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800841c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800841e:	b11b      	cbz	r3, 8008428 <xQueueGenericSend+0x88>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008420:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8008424:	f000 fd92 	bl	8008f4c <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8008428:	b148      	cbz	r0, 800843e <xQueueGenericSend+0x9e>
						queueYIELD_IF_USING_PREEMPTION();
 800842a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800842e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008432:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008436:	f3bf 8f4f 	dsb	sy
 800843a:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800843e:	f000 ff01 	bl	8009244 <vPortExitCritical>
				return pdPASS;
 8008442:	2001      	movs	r0, #1
}
 8008444:	b004      	add	sp, #16
 8008446:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800844a:	9b01      	ldr	r3, [sp, #4]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d0d6      	beq.n	80083fe <xQueueGenericSend+0x5e>
 8008450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008454:	f383 8811 	msr	BASEPRI, r3
 8008458:	f3bf 8f6f 	isb	sy
 800845c:	f3bf 8f4f 	dsb	sy
 8008460:	e7fe      	b.n	8008460 <xQueueGenericSend+0xc0>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008462:	9b01      	ldr	r3, [sp, #4]
 8008464:	b91b      	cbnz	r3, 800846e <xQueueGenericSend+0xce>
					taskEXIT_CRITICAL();
 8008466:	f000 feed 	bl	8009244 <vPortExitCritical>
					return errQUEUE_FULL;
 800846a:	2000      	movs	r0, #0
 800846c:	e7ea      	b.n	8008444 <xQueueGenericSend+0xa4>
				else if( xEntryTimeSet == pdFALSE )
 800846e:	b915      	cbnz	r5, 8008476 <xQueueGenericSend+0xd6>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008470:	a802      	add	r0, sp, #8
 8008472:	f000 fdad 	bl	8008fd0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8008476:	f000 fee5 	bl	8009244 <vPortExitCritical>
		vTaskSuspendAll();
 800847a:	f000 fbd3 	bl	8008c24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800847e:	f000 fec1 	bl	8009204 <vPortEnterCritical>
 8008482:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008486:	2bff      	cmp	r3, #255	@ 0xff
 8008488:	bf08      	it	eq
 800848a:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 800848e:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008492:	2bff      	cmp	r3, #255	@ 0xff
 8008494:	bf08      	it	eq
 8008496:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 800849a:	f000 fed3 	bl	8009244 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800849e:	a901      	add	r1, sp, #4
 80084a0:	a802      	add	r0, sp, #8
 80084a2:	f000 fda1 	bl	8008fe8 <xTaskCheckForTimeOut>
 80084a6:	bb38      	cbnz	r0, 80084f8 <xQueueGenericSend+0x158>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80084a8:	f000 feac 	bl	8009204 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80084ac:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80084ae:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80084b0:	429a      	cmp	r2, r3
 80084b2:	d10e      	bne.n	80084d2 <xQueueGenericSend+0x132>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80084b4:	f000 fec6 	bl	8009244 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80084b8:	9901      	ldr	r1, [sp, #4]
 80084ba:	f104 0010 	add.w	r0, r4, #16
 80084be:	f000 fd2b 	bl	8008f18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80084c2:	4620      	mov	r0, r4
 80084c4:	f7ff fe88 	bl	80081d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80084c8:	f000 fc4c 	bl	8008d64 <xTaskResumeAll>
 80084cc:	b148      	cbz	r0, 80084e2 <xQueueGenericSend+0x142>
 80084ce:	2501      	movs	r5, #1
 80084d0:	e797      	b.n	8008402 <xQueueGenericSend+0x62>
	taskEXIT_CRITICAL();
 80084d2:	f000 feb7 	bl	8009244 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 80084d6:	4620      	mov	r0, r4
 80084d8:	f7ff fe7e 	bl	80081d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80084dc:	f000 fc42 	bl	8008d64 <xTaskResumeAll>
 80084e0:	e7f5      	b.n	80084ce <xQueueGenericSend+0x12e>
					portYIELD_WITHIN_API();
 80084e2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80084e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084ea:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80084ee:	f3bf 8f4f 	dsb	sy
 80084f2:	f3bf 8f6f 	isb	sy
 80084f6:	e7ea      	b.n	80084ce <xQueueGenericSend+0x12e>
			prvUnlockQueue( pxQueue );
 80084f8:	4620      	mov	r0, r4
 80084fa:	f7ff fe6d 	bl	80081d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80084fe:	f000 fc31 	bl	8008d64 <xTaskResumeAll>
			return errQUEUE_FULL;
 8008502:	e7b2      	b.n	800846a <xQueueGenericSend+0xca>

08008504 <xQueueCreateMutexStatic>:
	{
 8008504:	b513      	push	{r0, r1, r4, lr}
		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8008506:	2200      	movs	r2, #0
	{
 8008508:	460b      	mov	r3, r1
		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800850a:	9000      	str	r0, [sp, #0]
 800850c:	4611      	mov	r1, r2
 800850e:	2001      	movs	r0, #1
 8008510:	f7ff fed9 	bl	80082c6 <xQueueGenericCreateStatic>
		if( pxNewQueue != NULL )
 8008514:	4604      	mov	r4, r0
 8008516:	b138      	cbz	r0, 8008528 <xQueueCreateMutexStatic+0x24>
			pxNewQueue->pxMutexHolder = NULL;
 8008518:	2300      	movs	r3, #0
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800851a:	e9c0 3300 	strd	r3, r3, [r0]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800851e:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008520:	461a      	mov	r2, r3
 8008522:	4619      	mov	r1, r3
 8008524:	f7ff ff3c 	bl	80083a0 <xQueueGenericSend>
	}
 8008528:	4620      	mov	r0, r4
 800852a:	b002      	add	sp, #8
 800852c:	bd10      	pop	{r4, pc}

0800852e <xQueueCreateMutex>:
	{
 800852e:	b538      	push	{r3, r4, r5, lr}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8008530:	2048      	movs	r0, #72	@ 0x48
 8008532:	f000 ffcd 	bl	80094d0 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8008536:	4604      	mov	r4, r0
 8008538:	b188      	cbz	r0, 800855e <xQueueCreateMutex+0x30>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800853a:	2500      	movs	r5, #0
	pxNewQueue->uxLength = uxQueueLength;
 800853c:	2101      	movs	r1, #1
	pxNewQueue->uxItemSize = uxItemSize;
 800853e:	e9c0 150f 	strd	r1, r5, [r0, #60]	@ 0x3c
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008542:	f880 5046 	strb.w	r5, [r0, #70]	@ 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008546:	6000      	str	r0, [r0, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008548:	f7ff fe7e 	bl	8008248 <xQueueGenericReset>
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800854c:	e9c4 5500 	strd	r5, r5, [r4]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8008550:	60e5      	str	r5, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008552:	462b      	mov	r3, r5
 8008554:	462a      	mov	r2, r5
 8008556:	4629      	mov	r1, r5
 8008558:	4620      	mov	r0, r4
 800855a:	f7ff ff21 	bl	80083a0 <xQueueGenericSend>
	}
 800855e:	4620      	mov	r0, r4
 8008560:	bd38      	pop	{r3, r4, r5, pc}

08008562 <xQueueGenericSendFromISR>:
{
 8008562:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008566:	4689      	mov	r9, r1
 8008568:	4617      	mov	r7, r2
 800856a:	461e      	mov	r6, r3
	configASSERT( pxQueue );
 800856c:	4604      	mov	r4, r0
 800856e:	b940      	cbnz	r0, 8008582 <xQueueGenericSendFromISR+0x20>
 8008570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008574:	f383 8811 	msr	BASEPRI, r3
 8008578:	f3bf 8f6f 	isb	sy
 800857c:	f3bf 8f4f 	dsb	sy
 8008580:	e7fe      	b.n	8008580 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008582:	b951      	cbnz	r1, 800859a <xQueueGenericSendFromISR+0x38>
 8008584:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8008586:	b143      	cbz	r3, 800859a <xQueueGenericSendFromISR+0x38>
 8008588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800858c:	f383 8811 	msr	BASEPRI, r3
 8008590:	f3bf 8f6f 	isb	sy
 8008594:	f3bf 8f4f 	dsb	sy
 8008598:	e7fe      	b.n	8008598 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800859a:	2e02      	cmp	r6, #2
 800859c:	d10b      	bne.n	80085b6 <xQueueGenericSendFromISR+0x54>
 800859e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80085a0:	2b01      	cmp	r3, #1
 80085a2:	d008      	beq.n	80085b6 <xQueueGenericSendFromISR+0x54>
 80085a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085a8:	f383 8811 	msr	BASEPRI, r3
 80085ac:	f3bf 8f6f 	isb	sy
 80085b0:	f3bf 8f4f 	dsb	sy
 80085b4:	e7fe      	b.n	80085b4 <xQueueGenericSendFromISR+0x52>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80085b6:	f000 ff37 	bl	8009428 <vPortValidateInterruptPriority>
	__asm volatile
 80085ba:	f3ef 8811 	mrs	r8, BASEPRI
 80085be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c2:	f383 8811 	msr	BASEPRI, r3
 80085c6:	f3bf 8f6f 	isb	sy
 80085ca:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80085ce:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80085d0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80085d2:	429a      	cmp	r2, r3
 80085d4:	d301      	bcc.n	80085da <xQueueGenericSendFromISR+0x78>
 80085d6:	2e02      	cmp	r6, #2
 80085d8:	d11d      	bne.n	8008616 <xQueueGenericSendFromISR+0xb4>
			const int8_t cTxLock = pxQueue->cTxLock;
 80085da:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80085de:	4632      	mov	r2, r6
			const int8_t cTxLock = pxQueue->cTxLock;
 80085e0:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80085e2:	4649      	mov	r1, r9
 80085e4:	4620      	mov	r0, r4
 80085e6:	f7ff fdae 	bl	8008146 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80085ea:	1c6b      	adds	r3, r5, #1
 80085ec:	d10e      	bne.n	800860c <xQueueGenericSendFromISR+0xaa>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80085ee:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80085f0:	b13b      	cbz	r3, 8008602 <xQueueGenericSendFromISR+0xa0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80085f2:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80085f6:	f000 fca9 	bl	8008f4c <xTaskRemoveFromEventList>
 80085fa:	b110      	cbz	r0, 8008602 <xQueueGenericSendFromISR+0xa0>
							if( pxHigherPriorityTaskWoken != NULL )
 80085fc:	b10f      	cbz	r7, 8008602 <xQueueGenericSendFromISR+0xa0>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80085fe:	2301      	movs	r3, #1
 8008600:	603b      	str	r3, [r7, #0]
			xReturn = pdPASS;
 8008602:	2001      	movs	r0, #1
	__asm volatile
 8008604:	f388 8811 	msr	BASEPRI, r8
}
 8008608:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800860c:	3501      	adds	r5, #1
 800860e:	b26d      	sxtb	r5, r5
 8008610:	f884 5045 	strb.w	r5, [r4, #69]	@ 0x45
 8008614:	e7f5      	b.n	8008602 <xQueueGenericSendFromISR+0xa0>
			xReturn = errQUEUE_FULL;
 8008616:	2000      	movs	r0, #0
 8008618:	e7f4      	b.n	8008604 <xQueueGenericSendFromISR+0xa2>

0800861a <xQueueReceive>:
{
 800861a:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 800861e:	460e      	mov	r6, r1
 8008620:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8008622:	4604      	mov	r4, r0
 8008624:	b940      	cbnz	r0, 8008638 <xQueueReceive+0x1e>
	__asm volatile
 8008626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800862a:	f383 8811 	msr	BASEPRI, r3
 800862e:	f3bf 8f6f 	isb	sy
 8008632:	f3bf 8f4f 	dsb	sy
 8008636:	e7fe      	b.n	8008636 <xQueueReceive+0x1c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008638:	b951      	cbnz	r1, 8008650 <xQueueReceive+0x36>
 800863a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800863c:	b143      	cbz	r3, 8008650 <xQueueReceive+0x36>
 800863e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008642:	f383 8811 	msr	BASEPRI, r3
 8008646:	f3bf 8f6f 	isb	sy
 800864a:	f3bf 8f4f 	dsb	sy
 800864e:	e7fe      	b.n	800864e <xQueueReceive+0x34>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008650:	f000 fd0c 	bl	800906c <xTaskGetSchedulerState>
 8008654:	4605      	mov	r5, r0
 8008656:	b318      	cbz	r0, 80086a0 <xQueueReceive+0x86>
 8008658:	2500      	movs	r5, #0
		prvLockQueue( pxQueue );
 800865a:	f04f 0800 	mov.w	r8, #0
		taskENTER_CRITICAL();
 800865e:	f000 fdd1 	bl	8009204 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008662:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008664:	b347      	cbz	r7, 80086b8 <xQueueReceive+0x9e>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008666:	4631      	mov	r1, r6
 8008668:	4620      	mov	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800866a:	3f01      	subs	r7, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800866c:	f7ff fd9e 	bl	80081ac <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008670:	63a7      	str	r7, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008672:	6923      	ldr	r3, [r4, #16]
 8008674:	b173      	cbz	r3, 8008694 <xQueueReceive+0x7a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008676:	f104 0010 	add.w	r0, r4, #16
 800867a:	f000 fc67 	bl	8008f4c <xTaskRemoveFromEventList>
 800867e:	b148      	cbz	r0, 8008694 <xQueueReceive+0x7a>
						queueYIELD_IF_USING_PREEMPTION();
 8008680:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008684:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008688:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800868c:	f3bf 8f4f 	dsb	sy
 8008690:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8008694:	f000 fdd6 	bl	8009244 <vPortExitCritical>
				return pdPASS;
 8008698:	2001      	movs	r0, #1
}
 800869a:	b004      	add	sp, #16
 800869c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80086a0:	9b01      	ldr	r3, [sp, #4]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d0d9      	beq.n	800865a <xQueueReceive+0x40>
 80086a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086aa:	f383 8811 	msr	BASEPRI, r3
 80086ae:	f3bf 8f6f 	isb	sy
 80086b2:	f3bf 8f4f 	dsb	sy
 80086b6:	e7fe      	b.n	80086b6 <xQueueReceive+0x9c>
				if( xTicksToWait == ( TickType_t ) 0 )
 80086b8:	9b01      	ldr	r3, [sp, #4]
 80086ba:	b91b      	cbnz	r3, 80086c4 <xQueueReceive+0xaa>
					taskEXIT_CRITICAL();
 80086bc:	f000 fdc2 	bl	8009244 <vPortExitCritical>
					return errQUEUE_EMPTY;
 80086c0:	2000      	movs	r0, #0
 80086c2:	e7ea      	b.n	800869a <xQueueReceive+0x80>
				else if( xEntryTimeSet == pdFALSE )
 80086c4:	b915      	cbnz	r5, 80086cc <xQueueReceive+0xb2>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80086c6:	a802      	add	r0, sp, #8
 80086c8:	f000 fc82 	bl	8008fd0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 80086cc:	f000 fdba 	bl	8009244 <vPortExitCritical>
		vTaskSuspendAll();
 80086d0:	f000 faa8 	bl	8008c24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80086d4:	f000 fd96 	bl	8009204 <vPortEnterCritical>
 80086d8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80086dc:	2bff      	cmp	r3, #255	@ 0xff
 80086de:	bf08      	it	eq
 80086e0:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 80086e4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80086e8:	2bff      	cmp	r3, #255	@ 0xff
 80086ea:	bf08      	it	eq
 80086ec:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 80086f0:	f000 fda8 	bl	8009244 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80086f4:	a901      	add	r1, sp, #4
 80086f6:	a802      	add	r0, sp, #8
 80086f8:	f000 fc76 	bl	8008fe8 <xTaskCheckForTimeOut>
 80086fc:	bb00      	cbnz	r0, 8008740 <xQueueReceive+0x126>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80086fe:	4620      	mov	r0, r4
 8008700:	f7ff fd16 	bl	8008130 <prvIsQueueEmpty>
 8008704:	b1b0      	cbz	r0, 8008734 <xQueueReceive+0x11a>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008706:	9901      	ldr	r1, [sp, #4]
 8008708:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800870c:	f000 fc04 	bl	8008f18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008710:	4620      	mov	r0, r4
 8008712:	f7ff fd61 	bl	80081d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008716:	f000 fb25 	bl	8008d64 <xTaskResumeAll>
 800871a:	b948      	cbnz	r0, 8008730 <xQueueReceive+0x116>
					portYIELD_WITHIN_API();
 800871c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008720:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008724:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008728:	f3bf 8f4f 	dsb	sy
 800872c:	f3bf 8f6f 	isb	sy
 8008730:	2501      	movs	r5, #1
 8008732:	e794      	b.n	800865e <xQueueReceive+0x44>
				prvUnlockQueue( pxQueue );
 8008734:	4620      	mov	r0, r4
 8008736:	f7ff fd4f 	bl	80081d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800873a:	f000 fb13 	bl	8008d64 <xTaskResumeAll>
 800873e:	e7f7      	b.n	8008730 <xQueueReceive+0x116>
			prvUnlockQueue( pxQueue );
 8008740:	4620      	mov	r0, r4
 8008742:	f7ff fd49 	bl	80081d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008746:	f000 fb0d 	bl	8008d64 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800874a:	4620      	mov	r0, r4
 800874c:	f7ff fcf0 	bl	8008130 <prvIsQueueEmpty>
 8008750:	2800      	cmp	r0, #0
 8008752:	d0ed      	beq.n	8008730 <xQueueReceive+0x116>
 8008754:	e7b4      	b.n	80086c0 <xQueueReceive+0xa6>

08008756 <xQueueReceiveFromISR>:
{
 8008756:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800875a:	4689      	mov	r9, r1
 800875c:	4690      	mov	r8, r2
	configASSERT( pxQueue );
 800875e:	4604      	mov	r4, r0
 8008760:	b940      	cbnz	r0, 8008774 <xQueueReceiveFromISR+0x1e>
 8008762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008766:	f383 8811 	msr	BASEPRI, r3
 800876a:	f3bf 8f6f 	isb	sy
 800876e:	f3bf 8f4f 	dsb	sy
 8008772:	e7fe      	b.n	8008772 <xQueueReceiveFromISR+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008774:	b951      	cbnz	r1, 800878c <xQueueReceiveFromISR+0x36>
 8008776:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8008778:	b143      	cbz	r3, 800878c <xQueueReceiveFromISR+0x36>
 800877a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800877e:	f383 8811 	msr	BASEPRI, r3
 8008782:	f3bf 8f6f 	isb	sy
 8008786:	f3bf 8f4f 	dsb	sy
 800878a:	e7fe      	b.n	800878a <xQueueReceiveFromISR+0x34>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800878c:	f000 fe4c 	bl	8009428 <vPortValidateInterruptPriority>
	__asm volatile
 8008790:	f3ef 8711 	mrs	r7, BASEPRI
 8008794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008798:	f383 8811 	msr	BASEPRI, r3
 800879c:	f3bf 8f6f 	isb	sy
 80087a0:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80087a4:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80087a6:	b30d      	cbz	r5, 80087ec <xQueueReceiveFromISR+0x96>
			const int8_t cRxLock = pxQueue->cRxLock;
 80087a8:	f894 6044 	ldrb.w	r6, [r4, #68]	@ 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80087ac:	4649      	mov	r1, r9
			const int8_t cRxLock = pxQueue->cRxLock;
 80087ae:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80087b0:	4620      	mov	r0, r4
 80087b2:	f7ff fcfb 	bl	80081ac <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80087b6:	3d01      	subs	r5, #1
			if( cRxLock == queueUNLOCKED )
 80087b8:	1c73      	adds	r3, r6, #1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80087ba:	63a5      	str	r5, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 80087bc:	d111      	bne.n	80087e2 <xQueueReceiveFromISR+0x8c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80087be:	6923      	ldr	r3, [r4, #16]
 80087c0:	b153      	cbz	r3, 80087d8 <xQueueReceiveFromISR+0x82>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80087c2:	f104 0010 	add.w	r0, r4, #16
 80087c6:	f000 fbc1 	bl	8008f4c <xTaskRemoveFromEventList>
 80087ca:	b128      	cbz	r0, 80087d8 <xQueueReceiveFromISR+0x82>
						if( pxHigherPriorityTaskWoken != NULL )
 80087cc:	f1b8 0f00 	cmp.w	r8, #0
 80087d0:	d002      	beq.n	80087d8 <xQueueReceiveFromISR+0x82>
							*pxHigherPriorityTaskWoken = pdTRUE;
 80087d2:	2301      	movs	r3, #1
 80087d4:	f8c8 3000 	str.w	r3, [r8]
			xReturn = pdPASS;
 80087d8:	2001      	movs	r0, #1
	__asm volatile
 80087da:	f387 8811 	msr	BASEPRI, r7
}
 80087de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80087e2:	3601      	adds	r6, #1
 80087e4:	b276      	sxtb	r6, r6
 80087e6:	f884 6044 	strb.w	r6, [r4, #68]	@ 0x44
 80087ea:	e7f5      	b.n	80087d8 <xQueueReceiveFromISR+0x82>
			xReturn = pdFAIL;
 80087ec:	4628      	mov	r0, r5
 80087ee:	e7f4      	b.n	80087da <xQueueReceiveFromISR+0x84>

080087f0 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80087f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087f4:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80087f6:	f000 fd05 	bl	8009204 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80087fa:	4b2f      	ldr	r3, [pc, #188]	@ (80088b8 <prvAddNewTaskToReadyList+0xc8>)
		if( pxCurrentTCB == NULL )
 80087fc:	4e2f      	ldr	r6, [pc, #188]	@ (80088bc <prvAddNewTaskToReadyList+0xcc>)
		uxCurrentNumberOfTasks++;
 80087fe:	681a      	ldr	r2, [r3, #0]
 8008800:	4f2f      	ldr	r7, [pc, #188]	@ (80088c0 <prvAddNewTaskToReadyList+0xd0>)
 8008802:	3201      	adds	r2, #1
 8008804:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8008806:	6835      	ldr	r5, [r6, #0]
 8008808:	2d00      	cmp	r5, #0
 800880a:	d14a      	bne.n	80088a2 <prvAddNewTaskToReadyList+0xb2>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800880c:	6034      	str	r4, [r6, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	2b01      	cmp	r3, #1
 8008812:	d11f      	bne.n	8008854 <prvAddNewTaskToReadyList+0x64>
 8008814:	46b8      	mov	r8, r7
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008816:	4640      	mov	r0, r8
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008818:	3501      	adds	r5, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800881a:	f7ff fc49 	bl	80080b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800881e:	2d07      	cmp	r5, #7
 8008820:	f108 0814 	add.w	r8, r8, #20
 8008824:	d1f7      	bne.n	8008816 <prvAddNewTaskToReadyList+0x26>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008826:	f8df 80c0 	ldr.w	r8, [pc, #192]	@ 80088e8 <prvAddNewTaskToReadyList+0xf8>
	vListInitialise( &xDelayedTaskList2 );
 800882a:	4d26      	ldr	r5, [pc, #152]	@ (80088c4 <prvAddNewTaskToReadyList+0xd4>)
	vListInitialise( &xDelayedTaskList1 );
 800882c:	4640      	mov	r0, r8
 800882e:	f7ff fc3f 	bl	80080b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008832:	4628      	mov	r0, r5
 8008834:	f7ff fc3c 	bl	80080b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008838:	4823      	ldr	r0, [pc, #140]	@ (80088c8 <prvAddNewTaskToReadyList+0xd8>)
 800883a:	f7ff fc39 	bl	80080b0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800883e:	4823      	ldr	r0, [pc, #140]	@ (80088cc <prvAddNewTaskToReadyList+0xdc>)
 8008840:	f7ff fc36 	bl	80080b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008844:	4822      	ldr	r0, [pc, #136]	@ (80088d0 <prvAddNewTaskToReadyList+0xe0>)
 8008846:	f7ff fc33 	bl	80080b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800884a:	4b22      	ldr	r3, [pc, #136]	@ (80088d4 <prvAddNewTaskToReadyList+0xe4>)
 800884c:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008850:	4b21      	ldr	r3, [pc, #132]	@ (80088d8 <prvAddNewTaskToReadyList+0xe8>)
 8008852:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8008854:	4a21      	ldr	r2, [pc, #132]	@ (80088dc <prvAddNewTaskToReadyList+0xec>)
		prvAddTaskToReadyList( pxNewTCB );
 8008856:	4922      	ldr	r1, [pc, #136]	@ (80088e0 <prvAddNewTaskToReadyList+0xf0>)
		uxTaskNumber++;
 8008858:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800885a:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 800885c:	3301      	adds	r3, #1
 800885e:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8008860:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008862:	2301      	movs	r3, #1
 8008864:	4093      	lsls	r3, r2
 8008866:	4303      	orrs	r3, r0
 8008868:	2014      	movs	r0, #20
 800886a:	600b      	str	r3, [r1, #0]
 800886c:	fb00 7002 	mla	r0, r0, r2, r7
 8008870:	1d21      	adds	r1, r4, #4
 8008872:	f7ff fc2b 	bl	80080cc <vListInsertEnd>
	taskEXIT_CRITICAL();
 8008876:	f000 fce5 	bl	8009244 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800887a:	4b1a      	ldr	r3, [pc, #104]	@ (80088e4 <prvAddNewTaskToReadyList+0xf4>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	b173      	cbz	r3, 800889e <prvAddNewTaskToReadyList+0xae>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008880:	6833      	ldr	r3, [r6, #0]
 8008882:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008884:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008886:	429a      	cmp	r2, r3
 8008888:	d209      	bcs.n	800889e <prvAddNewTaskToReadyList+0xae>
			taskYIELD_IF_USING_PREEMPTION();
 800888a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800888e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008892:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008896:	f3bf 8f4f 	dsb	sy
 800889a:	f3bf 8f6f 	isb	sy
}
 800889e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 80088a2:	4b10      	ldr	r3, [pc, #64]	@ (80088e4 <prvAddNewTaskToReadyList+0xf4>)
 80088a4:	681a      	ldr	r2, [r3, #0]
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80088a6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
			if( xSchedulerRunning == pdFALSE )
 80088a8:	2a00      	cmp	r2, #0
 80088aa:	d1d3      	bne.n	8008854 <prvAddNewTaskToReadyList+0x64>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80088ac:	6832      	ldr	r2, [r6, #0]
 80088ae:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80088b0:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 80088b2:	bf98      	it	ls
 80088b4:	6034      	strls	r4, [r6, #0]
 80088b6:	e7cd      	b.n	8008854 <prvAddNewTaskToReadyList+0x64>
 80088b8:	200034a8 	.word	0x200034a8
 80088bc:	200035a8 	.word	0x200035a8
 80088c0:	2000351c 	.word	0x2000351c
 80088c4:	200034f4 	.word	0x200034f4
 80088c8:	200034d8 	.word	0x200034d8
 80088cc:	200034c4 	.word	0x200034c4
 80088d0:	200034ac 	.word	0x200034ac
 80088d4:	200034f0 	.word	0x200034f0
 80088d8:	200034ec 	.word	0x200034ec
 80088dc:	2000348c 	.word	0x2000348c
 80088e0:	200034a0 	.word	0x200034a0
 80088e4:	2000349c 	.word	0x2000349c
 80088e8:	20003508 	.word	0x20003508

080088ec <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80088ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80088ee:	4b1a      	ldr	r3, [pc, #104]	@ (8008958 <prvAddCurrentTaskToDelayedList+0x6c>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80088f0:	4d1a      	ldr	r5, [pc, #104]	@ (800895c <prvAddCurrentTaskToDelayedList+0x70>)
const TickType_t xConstTickCount = xTickCount;
 80088f2:	681c      	ldr	r4, [r3, #0]
{
 80088f4:	4606      	mov	r6, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80088f6:	6828      	ldr	r0, [r5, #0]
 80088f8:	3004      	adds	r0, #4
{
 80088fa:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80088fc:	f7ff fc08 	bl	8008110 <uxListRemove>
 8008900:	b940      	cbnz	r0, 8008914 <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8008902:	682a      	ldr	r2, [r5, #0]
 8008904:	4916      	ldr	r1, [pc, #88]	@ (8008960 <prvAddCurrentTaskToDelayedList+0x74>)
 8008906:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
 8008908:	680b      	ldr	r3, [r1, #0]
 800890a:	2201      	movs	r2, #1
 800890c:	4082      	lsls	r2, r0
 800890e:	ea23 0302 	bic.w	r3, r3, r2
 8008912:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008914:	1c73      	adds	r3, r6, #1
 8008916:	d107      	bne.n	8008928 <prvAddCurrentTaskToDelayedList+0x3c>
 8008918:	b137      	cbz	r7, 8008928 <prvAddCurrentTaskToDelayedList+0x3c>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800891a:	6829      	ldr	r1, [r5, #0]
 800891c:	4811      	ldr	r0, [pc, #68]	@ (8008964 <prvAddCurrentTaskToDelayedList+0x78>)

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800891e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008922:	3104      	adds	r1, #4
 8008924:	f7ff bbd2 	b.w	80080cc <vListInsertEnd>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008928:	682b      	ldr	r3, [r5, #0]
 800892a:	19a4      	adds	r4, r4, r6
 800892c:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800892e:	d307      	bcc.n	8008940 <prvAddCurrentTaskToDelayedList+0x54>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008930:	4b0d      	ldr	r3, [pc, #52]	@ (8008968 <prvAddCurrentTaskToDelayedList+0x7c>)
 8008932:	6818      	ldr	r0, [r3, #0]
 8008934:	6829      	ldr	r1, [r5, #0]
}
 8008936:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800893a:	3104      	adds	r1, #4
 800893c:	f7ff bbd1 	b.w	80080e2 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008940:	4b0a      	ldr	r3, [pc, #40]	@ (800896c <prvAddCurrentTaskToDelayedList+0x80>)
 8008942:	6818      	ldr	r0, [r3, #0]
 8008944:	6829      	ldr	r1, [r5, #0]
 8008946:	3104      	adds	r1, #4
 8008948:	f7ff fbcb 	bl	80080e2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800894c:	4b08      	ldr	r3, [pc, #32]	@ (8008970 <prvAddCurrentTaskToDelayedList+0x84>)
 800894e:	681a      	ldr	r2, [r3, #0]
 8008950:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 8008952:	bf88      	it	hi
 8008954:	601c      	strhi	r4, [r3, #0]
}
 8008956:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008958:	200034a4 	.word	0x200034a4
 800895c:	200035a8 	.word	0x200035a8
 8008960:	200034a0 	.word	0x200034a0
 8008964:	200034ac 	.word	0x200034ac
 8008968:	200034ec 	.word	0x200034ec
 800896c:	200034f0 	.word	0x200034f0
 8008970:	20003488 	.word	0x20003488

08008974 <prvResetNextTaskUnblockTime>:
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008974:	4a06      	ldr	r2, [pc, #24]	@ (8008990 <prvResetNextTaskUnblockTime+0x1c>)
 8008976:	6813      	ldr	r3, [r2, #0]
 8008978:	6819      	ldr	r1, [r3, #0]
 800897a:	4b06      	ldr	r3, [pc, #24]	@ (8008994 <prvResetNextTaskUnblockTime+0x20>)
 800897c:	b919      	cbnz	r1, 8008986 <prvResetNextTaskUnblockTime+0x12>
		xNextTaskUnblockTime = portMAX_DELAY;
 800897e:	f04f 32ff 	mov.w	r2, #4294967295
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008982:	601a      	str	r2, [r3, #0]
}
 8008984:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008986:	6812      	ldr	r2, [r2, #0]
 8008988:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800898a:	68d2      	ldr	r2, [r2, #12]
 800898c:	6852      	ldr	r2, [r2, #4]
 800898e:	e7f8      	b.n	8008982 <prvResetNextTaskUnblockTime+0xe>
 8008990:	200034f0 	.word	0x200034f0
 8008994:	20003488 	.word	0x20003488

08008998 <prvDeleteTCB>:
	{
 8008998:	b510      	push	{r4, lr}
 800899a:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800899c:	304c      	adds	r0, #76	@ 0x4c
 800899e:	f003 fc9d 	bl	800c2dc <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80089a2:	f894 309d 	ldrb.w	r3, [r4, #157]	@ 0x9d
 80089a6:	b93b      	cbnz	r3, 80089b8 <prvDeleteTCB+0x20>
				vPortFree( pxTCB->pxStack );
 80089a8:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80089aa:	f000 fe23 	bl	80095f4 <vPortFree>
				vPortFree( pxTCB );
 80089ae:	4620      	mov	r0, r4
	}
 80089b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 80089b4:	f000 be1e 	b.w	80095f4 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d0f8      	beq.n	80089ae <prvDeleteTCB+0x16>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80089bc:	2b02      	cmp	r3, #2
 80089be:	d008      	beq.n	80089d2 <prvDeleteTCB+0x3a>
	__asm volatile
 80089c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089c4:	f383 8811 	msr	BASEPRI, r3
 80089c8:	f3bf 8f6f 	isb	sy
 80089cc:	f3bf 8f4f 	dsb	sy
 80089d0:	e7fe      	b.n	80089d0 <prvDeleteTCB+0x38>
	}
 80089d2:	bd10      	pop	{r4, pc}

080089d4 <prvIdleTask>:
{
 80089d4:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80089d6:	4c13      	ldr	r4, [pc, #76]	@ (8008a24 <prvIdleTask+0x50>)
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80089d8:	4f13      	ldr	r7, [pc, #76]	@ (8008a28 <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 80089da:	4d14      	ldr	r5, [pc, #80]	@ (8008a2c <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80089dc:	6823      	ldr	r3, [r4, #0]
 80089de:	b973      	cbnz	r3, 80089fe <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80089e0:	4b13      	ldr	r3, [pc, #76]	@ (8008a30 <prvIdleTask+0x5c>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	2b01      	cmp	r3, #1
 80089e6:	d9f8      	bls.n	80089da <prvIdleTask+0x6>
				taskYIELD();
 80089e8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80089ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089f0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80089f4:	f3bf 8f4f 	dsb	sy
 80089f8:	f3bf 8f6f 	isb	sy
 80089fc:	e7ed      	b.n	80089da <prvIdleTask+0x6>
			taskENTER_CRITICAL();
 80089fe:	f000 fc01 	bl	8009204 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a06:	1d30      	adds	r0, r6, #4
 8008a08:	f7ff fb82 	bl	8008110 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008a0c:	682b      	ldr	r3, [r5, #0]
 8008a0e:	3b01      	subs	r3, #1
 8008a10:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008a12:	6823      	ldr	r3, [r4, #0]
 8008a14:	3b01      	subs	r3, #1
 8008a16:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8008a18:	f000 fc14 	bl	8009244 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8008a1c:	4630      	mov	r0, r6
 8008a1e:	f7ff ffbb 	bl	8008998 <prvDeleteTCB>
 8008a22:	e7db      	b.n	80089dc <prvIdleTask+0x8>
 8008a24:	200034c0 	.word	0x200034c0
 8008a28:	200034c4 	.word	0x200034c4
 8008a2c:	200034a8 	.word	0x200034a8
 8008a30:	2000351c 	.word	0x2000351c

08008a34 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8008a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a38:	e9dd 9409 	ldrd	r9, r4, [sp, #36]	@ 0x24
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8008a3c:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8008a40:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 8008a42:	3a01      	subs	r2, #1
 8008a44:	eb06 0682 	add.w	r6, r6, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8008a48:	4698      	mov	r8, r3
 8008a4a:	4607      	mov	r7, r0
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8008a4c:	1e4b      	subs	r3, r1, #1
 8008a4e:	f026 0607 	bic.w	r6, r6, #7
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008a52:	f104 0233 	add.w	r2, r4, #51	@ 0x33
 8008a56:	310f      	adds	r1, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008a58:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 8008a5c:	f802 0f01 	strb.w	r0, [r2, #1]!
		if( pcName[ x ] == 0x00 )
 8008a60:	b108      	cbz	r0, 8008a66 <prvInitialiseNewTask.constprop.0+0x32>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008a62:	428b      	cmp	r3, r1
 8008a64:	d1f8      	bne.n	8008a58 <prvInitialiseNewTask.constprop.0+0x24>
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008a66:	9d08      	ldr	r5, [sp, #32]
 8008a68:	2d06      	cmp	r5, #6
 8008a6a:	bf28      	it	cs
 8008a6c:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008a6e:	f04f 0a00 	mov.w	sl, #0
		pxNewTCB->uxMutexesHeld = 0;
 8008a72:	e9c4 5a11 	strd	r5, sl, [r4, #68]	@ 0x44
	pxNewTCB->uxPriority = uxPriority;
 8008a76:	62e5      	str	r5, [r4, #44]	@ 0x2c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008a78:	1d20      	adds	r0, r4, #4
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008a7a:	f884 a043 	strb.w	sl, [r4, #67]	@ 0x43
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008a7e:	f7ff fb22 	bl	80080c6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008a82:	f104 0018 	add.w	r0, r4, #24
 8008a86:	f7ff fb1e 	bl	80080c6 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a8a:	f1c5 0507 	rsb	r5, r5, #7
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008a8e:	224c      	movs	r2, #76	@ 0x4c
		pxNewTCB->ulNotifiedValue = 0;
 8008a90:	f8c4 a098 	str.w	sl, [r4, #152]	@ 0x98
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008a94:	4651      	mov	r1, sl
 8008a96:	18a0      	adds	r0, r4, r2
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008a98:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a9a:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008a9c:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008a9e:	f884 a09c 	strb.w	sl, [r4, #156]	@ 0x9c
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008aa2:	f002 fe3f 	bl	800b724 <memset>
 8008aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8008ad0 <prvInitialiseNewTask.constprop.0+0x9c>)
 8008aa8:	6523      	str	r3, [r4, #80]	@ 0x50
 8008aaa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008aae:	33d0      	adds	r3, #208	@ 0xd0
 8008ab0:	6562      	str	r2, [r4, #84]	@ 0x54
 8008ab2:	65a3      	str	r3, [r4, #88]	@ 0x58
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008ab4:	4642      	mov	r2, r8
 8008ab6:	4639      	mov	r1, r7
 8008ab8:	4630      	mov	r0, r6
 8008aba:	f000 fb75 	bl	80091a8 <pxPortInitialiseStack>
 8008abe:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8008ac0:	f1b9 0f00 	cmp.w	r9, #0
 8008ac4:	d001      	beq.n	8008aca <prvInitialiseNewTask.constprop.0+0x96>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008ac6:	f8c9 4000 	str.w	r4, [r9]
}
 8008aca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ace:	bf00      	nop
 8008ad0:	200083f4 	.word	0x200083f4

08008ad4 <xTaskCreateStatic>:
	{
 8008ad4:	b570      	push	{r4, r5, r6, lr}
 8008ad6:	b086      	sub	sp, #24
 8008ad8:	e9dd 540b 	ldrd	r5, r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 8008adc:	b945      	cbnz	r5, 8008af0 <xTaskCreateStatic+0x1c>
 8008ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ae2:	f383 8811 	msr	BASEPRI, r3
 8008ae6:	f3bf 8f6f 	isb	sy
 8008aea:	f3bf 8f4f 	dsb	sy
 8008aee:	e7fe      	b.n	8008aee <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 8008af0:	b944      	cbnz	r4, 8008b04 <xTaskCreateStatic+0x30>
 8008af2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008af6:	f383 8811 	msr	BASEPRI, r3
 8008afa:	f3bf 8f6f 	isb	sy
 8008afe:	f3bf 8f4f 	dsb	sy
 8008b02:	e7fe      	b.n	8008b02 <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8008b04:	26a0      	movs	r6, #160	@ 0xa0
 8008b06:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008b08:	9e05      	ldr	r6, [sp, #20]
 8008b0a:	2ea0      	cmp	r6, #160	@ 0xa0
 8008b0c:	d008      	beq.n	8008b20 <xTaskCreateStatic+0x4c>
 8008b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b12:	f383 8811 	msr	BASEPRI, r3
 8008b16:	f3bf 8f6f 	isb	sy
 8008b1a:	f3bf 8f4f 	dsb	sy
 8008b1e:	e7fe      	b.n	8008b1e <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008b20:	6325      	str	r5, [r4, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008b22:	2502      	movs	r5, #2
 8008b24:	f884 509d 	strb.w	r5, [r4, #157]	@ 0x9d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008b28:	ad04      	add	r5, sp, #16
 8008b2a:	9501      	str	r5, [sp, #4]
 8008b2c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8008b2e:	9402      	str	r4, [sp, #8]
 8008b30:	9500      	str	r5, [sp, #0]
 8008b32:	f7ff ff7f 	bl	8008a34 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008b36:	4620      	mov	r0, r4
 8008b38:	f7ff fe5a 	bl	80087f0 <prvAddNewTaskToReadyList>
	}
 8008b3c:	9804      	ldr	r0, [sp, #16]
 8008b3e:	b006      	add	sp, #24
 8008b40:	bd70      	pop	{r4, r5, r6, pc}

08008b42 <xTaskCreate>:
	{
 8008b42:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008b46:	4607      	mov	r7, r0
 8008b48:	b085      	sub	sp, #20
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b4a:	0090      	lsls	r0, r2, #2
	{
 8008b4c:	4688      	mov	r8, r1
 8008b4e:	4616      	mov	r6, r2
 8008b50:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b52:	f000 fcbd 	bl	80094d0 <pvPortMalloc>
			if( pxStack != NULL )
 8008b56:	4605      	mov	r5, r0
 8008b58:	b920      	cbnz	r0, 8008b64 <xTaskCreate+0x22>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008b5a:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8008b5e:	b005      	add	sp, #20
 8008b60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8008b64:	20a0      	movs	r0, #160	@ 0xa0
 8008b66:	f000 fcb3 	bl	80094d0 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8008b6a:	4604      	mov	r4, r0
 8008b6c:	b198      	cbz	r0, 8008b96 <xTaskCreate+0x54>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008b6e:	2300      	movs	r3, #0
 8008b70:	f880 309d 	strb.w	r3, [r0, #157]	@ 0x9d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008b74:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
					pxNewTCB->pxStack = pxStack;
 8008b76:	6305      	str	r5, [r0, #48]	@ 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008b78:	9301      	str	r3, [sp, #4]
 8008b7a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b7c:	9002      	str	r0, [sp, #8]
 8008b7e:	9300      	str	r3, [sp, #0]
 8008b80:	4632      	mov	r2, r6
 8008b82:	464b      	mov	r3, r9
 8008b84:	4641      	mov	r1, r8
 8008b86:	4638      	mov	r0, r7
 8008b88:	f7ff ff54 	bl	8008a34 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008b8c:	4620      	mov	r0, r4
 8008b8e:	f7ff fe2f 	bl	80087f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008b92:	2001      	movs	r0, #1
 8008b94:	e7e3      	b.n	8008b5e <xTaskCreate+0x1c>
					vPortFree( pxStack );
 8008b96:	4628      	mov	r0, r5
 8008b98:	f000 fd2c 	bl	80095f4 <vPortFree>
		if( pxNewTCB != NULL )
 8008b9c:	e7dd      	b.n	8008b5a <xTaskCreate+0x18>
	...

08008ba0 <vTaskStartScheduler>:
{
 8008ba0:	b510      	push	{r4, lr}
 8008ba2:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008ba4:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008ba6:	aa07      	add	r2, sp, #28
 8008ba8:	a906      	add	r1, sp, #24
 8008baa:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008bac:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008bb0:	f7fa fb70 	bl	8003294 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008bb4:	9b05      	ldr	r3, [sp, #20]
 8008bb6:	9302      	str	r3, [sp, #8]
 8008bb8:	9b06      	ldr	r3, [sp, #24]
 8008bba:	9a07      	ldr	r2, [sp, #28]
 8008bbc:	4912      	ldr	r1, [pc, #72]	@ (8008c08 <vTaskStartScheduler+0x68>)
 8008bbe:	4813      	ldr	r0, [pc, #76]	@ (8008c0c <vTaskStartScheduler+0x6c>)
 8008bc0:	e9cd 4300 	strd	r4, r3, [sp]
 8008bc4:	4623      	mov	r3, r4
 8008bc6:	f7ff ff85 	bl	8008ad4 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8008bca:	b1d0      	cbz	r0, 8008c02 <vTaskStartScheduler+0x62>
 8008bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd0:	f383 8811 	msr	BASEPRI, r3
 8008bd4:	f3bf 8f6f 	isb	sy
 8008bd8:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8008c10 <vTaskStartScheduler+0x70>)
 8008bde:	4a0d      	ldr	r2, [pc, #52]	@ (8008c14 <vTaskStartScheduler+0x74>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	334c      	adds	r3, #76	@ 0x4c
 8008be4:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8008be6:	4b0c      	ldr	r3, [pc, #48]	@ (8008c18 <vTaskStartScheduler+0x78>)
 8008be8:	f04f 32ff 	mov.w	r2, #4294967295
 8008bec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008bee:	4b0b      	ldr	r3, [pc, #44]	@ (8008c1c <vTaskStartScheduler+0x7c>)
 8008bf0:	2201      	movs	r2, #1
 8008bf2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8008bf4:	4b0a      	ldr	r3, [pc, #40]	@ (8008c20 <vTaskStartScheduler+0x80>)
 8008bf6:	601c      	str	r4, [r3, #0]
}
 8008bf8:	b008      	add	sp, #32
 8008bfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8008bfe:	f000 bb91 	b.w	8009324 <xPortStartScheduler>
}
 8008c02:	b008      	add	sp, #32
 8008c04:	bd10      	pop	{r4, pc}
 8008c06:	bf00      	nop
 8008c08:	0801162e 	.word	0x0801162e
 8008c0c:	080089d5 	.word	0x080089d5
 8008c10:	200035a8 	.word	0x200035a8
 8008c14:	200001a4 	.word	0x200001a4
 8008c18:	20003488 	.word	0x20003488
 8008c1c:	2000349c 	.word	0x2000349c
 8008c20:	200034a4 	.word	0x200034a4

08008c24 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8008c24:	4a02      	ldr	r2, [pc, #8]	@ (8008c30 <vTaskSuspendAll+0xc>)
 8008c26:	6813      	ldr	r3, [r2, #0]
 8008c28:	3301      	adds	r3, #1
 8008c2a:	6013      	str	r3, [r2, #0]
}
 8008c2c:	4770      	bx	lr
 8008c2e:	bf00      	nop
 8008c30:	20003484 	.word	0x20003484

08008c34 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c34:	4b40      	ldr	r3, [pc, #256]	@ (8008d38 <xTaskIncrementTick+0x104>)
 8008c36:	681b      	ldr	r3, [r3, #0]
{
 8008c38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d174      	bne.n	8008d2a <xTaskIncrementTick+0xf6>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008c40:	4b3e      	ldr	r3, [pc, #248]	@ (8008d3c <xTaskIncrementTick+0x108>)
 8008c42:	681c      	ldr	r4, [r3, #0]
 8008c44:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8008c46:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008c48:	b9bc      	cbnz	r4, 8008c7a <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8008c4a:	4b3d      	ldr	r3, [pc, #244]	@ (8008d40 <xTaskIncrementTick+0x10c>)
 8008c4c:	681a      	ldr	r2, [r3, #0]
 8008c4e:	6812      	ldr	r2, [r2, #0]
 8008c50:	b142      	cbz	r2, 8008c64 <xTaskIncrementTick+0x30>
 8008c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c56:	f383 8811 	msr	BASEPRI, r3
 8008c5a:	f3bf 8f6f 	isb	sy
 8008c5e:	f3bf 8f4f 	dsb	sy
 8008c62:	e7fe      	b.n	8008c62 <xTaskIncrementTick+0x2e>
 8008c64:	4a37      	ldr	r2, [pc, #220]	@ (8008d44 <xTaskIncrementTick+0x110>)
 8008c66:	6819      	ldr	r1, [r3, #0]
 8008c68:	6810      	ldr	r0, [r2, #0]
 8008c6a:	6018      	str	r0, [r3, #0]
 8008c6c:	6011      	str	r1, [r2, #0]
 8008c6e:	4a36      	ldr	r2, [pc, #216]	@ (8008d48 <xTaskIncrementTick+0x114>)
 8008c70:	6813      	ldr	r3, [r2, #0]
 8008c72:	3301      	adds	r3, #1
 8008c74:	6013      	str	r3, [r2, #0]
 8008c76:	f7ff fe7d 	bl	8008974 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008c7a:	4d34      	ldr	r5, [pc, #208]	@ (8008d4c <xTaskIncrementTick+0x118>)
 8008c7c:	4e34      	ldr	r6, [pc, #208]	@ (8008d50 <xTaskIncrementTick+0x11c>)
 8008c7e:	682b      	ldr	r3, [r5, #0]
 8008c80:	4f34      	ldr	r7, [pc, #208]	@ (8008d54 <xTaskIncrementTick+0x120>)
 8008c82:	42a3      	cmp	r3, r4
BaseType_t xSwitchRequired = pdFALSE;
 8008c84:	f04f 0b00 	mov.w	fp, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008c88:	d911      	bls.n	8008cae <xTaskIncrementTick+0x7a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008c8a:	683a      	ldr	r2, [r7, #0]
 8008c8c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008c8e:	2114      	movs	r1, #20
 8008c90:	434a      	muls	r2, r1
 8008c92:	58b2      	ldr	r2, [r6, r2]
				xSwitchRequired = pdTRUE;
 8008c94:	2a02      	cmp	r2, #2
 8008c96:	bf28      	it	cs
 8008c98:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8008c9c:	4a2e      	ldr	r2, [pc, #184]	@ (8008d58 <xTaskIncrementTick+0x124>)
 8008c9e:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8008ca0:	2a00      	cmp	r2, #0
}
 8008ca2:	bf0c      	ite	eq
 8008ca4:	4658      	moveq	r0, fp
 8008ca6:	2001      	movne	r0, #1
 8008ca8:	b003      	add	sp, #12
 8008caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008cae:	f8df a090 	ldr.w	sl, [pc, #144]	@ 8008d40 <xTaskIncrementTick+0x10c>
					prvAddTaskToReadyList( pxTCB );
 8008cb2:	f8df 90ac 	ldr.w	r9, [pc, #172]	@ 8008d60 <xTaskIncrementTick+0x12c>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008cb6:	f8da 2000 	ldr.w	r2, [sl]
 8008cba:	6812      	ldr	r2, [r2, #0]
 8008cbc:	b91a      	cbnz	r2, 8008cc6 <xTaskIncrementTick+0x92>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008cbe:	f04f 32ff 	mov.w	r2, #4294967295
 8008cc2:	602a      	str	r2, [r5, #0]
					break;
 8008cc4:	e7e1      	b.n	8008c8a <xTaskIncrementTick+0x56>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008cc6:	f8da 2000 	ldr.w	r2, [sl]
 8008cca:	68d2      	ldr	r2, [r2, #12]
 8008ccc:	f8d2 800c 	ldr.w	r8, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008cd0:	f8d8 1004 	ldr.w	r1, [r8, #4]
					if( xConstTickCount < xItemValue )
 8008cd4:	428c      	cmp	r4, r1
 8008cd6:	d201      	bcs.n	8008cdc <xTaskIncrementTick+0xa8>
						xNextTaskUnblockTime = xItemValue;
 8008cd8:	6029      	str	r1, [r5, #0]
						break;
 8008cda:	e7d6      	b.n	8008c8a <xTaskIncrementTick+0x56>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008cdc:	f108 0304 	add.w	r3, r8, #4
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	9301      	str	r3, [sp, #4]
 8008ce4:	f7ff fa14 	bl	8008110 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008ce8:	f8d8 1028 	ldr.w	r1, [r8, #40]	@ 0x28
 8008cec:	b119      	cbz	r1, 8008cf6 <xTaskIncrementTick+0xc2>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008cee:	f108 0018 	add.w	r0, r8, #24
 8008cf2:	f7ff fa0d 	bl	8008110 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008cf6:	f8d8 002c 	ldr.w	r0, [r8, #44]	@ 0x2c
 8008cfa:	f8d9 3000 	ldr.w	r3, [r9]
 8008cfe:	2201      	movs	r2, #1
 8008d00:	fa02 f100 	lsl.w	r1, r2, r0
 8008d04:	4319      	orrs	r1, r3
 8008d06:	f04f 0c14 	mov.w	ip, #20
 8008d0a:	f8c9 1000 	str.w	r1, [r9]
 8008d0e:	fb0c 6000 	mla	r0, ip, r0, r6
 8008d12:	9901      	ldr	r1, [sp, #4]
 8008d14:	f7ff f9da 	bl	80080cc <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008d18:	6838      	ldr	r0, [r7, #0]
 8008d1a:	f8d8 102c 	ldr.w	r1, [r8, #44]	@ 0x2c
 8008d1e:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
							xSwitchRequired = pdTRUE;
 8008d20:	4291      	cmp	r1, r2
 8008d22:	bf28      	it	cs
 8008d24:	f04f 0b01 	movcs.w	fp, #1
 8008d28:	e7c5      	b.n	8008cb6 <xTaskIncrementTick+0x82>
		++uxPendedTicks;
 8008d2a:	4a0c      	ldr	r2, [pc, #48]	@ (8008d5c <xTaskIncrementTick+0x128>)
 8008d2c:	6813      	ldr	r3, [r2, #0]
 8008d2e:	3301      	adds	r3, #1
 8008d30:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8008d32:	f04f 0b00 	mov.w	fp, #0
 8008d36:	e7b1      	b.n	8008c9c <xTaskIncrementTick+0x68>
 8008d38:	20003484 	.word	0x20003484
 8008d3c:	200034a4 	.word	0x200034a4
 8008d40:	200034f0 	.word	0x200034f0
 8008d44:	200034ec 	.word	0x200034ec
 8008d48:	20003490 	.word	0x20003490
 8008d4c:	20003488 	.word	0x20003488
 8008d50:	2000351c 	.word	0x2000351c
 8008d54:	200035a8 	.word	0x200035a8
 8008d58:	20003494 	.word	0x20003494
 8008d5c:	20003498 	.word	0x20003498
 8008d60:	200034a0 	.word	0x200034a0

08008d64 <xTaskResumeAll>:
{
 8008d64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8008d68:	4c31      	ldr	r4, [pc, #196]	@ (8008e30 <xTaskResumeAll+0xcc>)
 8008d6a:	6823      	ldr	r3, [r4, #0]
 8008d6c:	b943      	cbnz	r3, 8008d80 <xTaskResumeAll+0x1c>
 8008d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d72:	f383 8811 	msr	BASEPRI, r3
 8008d76:	f3bf 8f6f 	isb	sy
 8008d7a:	f3bf 8f4f 	dsb	sy
 8008d7e:	e7fe      	b.n	8008d7e <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8008d80:	f000 fa40 	bl	8009204 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8008d84:	6823      	ldr	r3, [r4, #0]
 8008d86:	3b01      	subs	r3, #1
 8008d88:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d8a:	6824      	ldr	r4, [r4, #0]
 8008d8c:	b12c      	cbz	r4, 8008d9a <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8008d8e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8008d90:	f000 fa58 	bl	8009244 <vPortExitCritical>
}
 8008d94:	4620      	mov	r0, r4
 8008d96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008d9a:	4b26      	ldr	r3, [pc, #152]	@ (8008e34 <xTaskResumeAll+0xd0>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d0f5      	beq.n	8008d8e <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008da2:	4d25      	ldr	r5, [pc, #148]	@ (8008e38 <xTaskResumeAll+0xd4>)
					prvAddTaskToReadyList( pxTCB );
 8008da4:	4e25      	ldr	r6, [pc, #148]	@ (8008e3c <xTaskResumeAll+0xd8>)
 8008da6:	f8df 80a4 	ldr.w	r8, [pc, #164]	@ 8008e4c <xTaskResumeAll+0xe8>
 8008daa:	e01f      	b.n	8008dec <xTaskResumeAll+0x88>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8008dac:	68eb      	ldr	r3, [r5, #12]
 8008dae:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008db0:	f104 0904 	add.w	r9, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008db4:	f104 0018 	add.w	r0, r4, #24
 8008db8:	f7ff f9aa 	bl	8008110 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008dbc:	4648      	mov	r0, r9
 8008dbe:	f7ff f9a7 	bl	8008110 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008dc2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008dc4:	6831      	ldr	r1, [r6, #0]
 8008dc6:	2701      	movs	r7, #1
 8008dc8:	fa07 f302 	lsl.w	r3, r7, r2
 8008dcc:	2014      	movs	r0, #20
 8008dce:	430b      	orrs	r3, r1
 8008dd0:	fb00 8002 	mla	r0, r0, r2, r8
 8008dd4:	4649      	mov	r1, r9
 8008dd6:	6033      	str	r3, [r6, #0]
 8008dd8:	f7ff f978 	bl	80080cc <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008ddc:	4b18      	ldr	r3, [pc, #96]	@ (8008e40 <xTaskResumeAll+0xdc>)
 8008dde:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008de4:	429a      	cmp	r2, r3
 8008de6:	d301      	bcc.n	8008dec <xTaskResumeAll+0x88>
						xYieldPending = pdTRUE;
 8008de8:	4b16      	ldr	r3, [pc, #88]	@ (8008e44 <xTaskResumeAll+0xe0>)
 8008dea:	601f      	str	r7, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008dec:	682b      	ldr	r3, [r5, #0]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d1dc      	bne.n	8008dac <xTaskResumeAll+0x48>
				if( pxTCB != NULL )
 8008df2:	b10c      	cbz	r4, 8008df8 <xTaskResumeAll+0x94>
					prvResetNextTaskUnblockTime();
 8008df4:	f7ff fdbe 	bl	8008974 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008df8:	4d13      	ldr	r5, [pc, #76]	@ (8008e48 <xTaskResumeAll+0xe4>)
 8008dfa:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008dfc:	b144      	cbz	r4, 8008e10 <xTaskResumeAll+0xac>
								xYieldPending = pdTRUE;
 8008dfe:	4e11      	ldr	r6, [pc, #68]	@ (8008e44 <xTaskResumeAll+0xe0>)
 8008e00:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8008e02:	f7ff ff17 	bl	8008c34 <xTaskIncrementTick>
 8008e06:	b100      	cbz	r0, 8008e0a <xTaskResumeAll+0xa6>
								xYieldPending = pdTRUE;
 8008e08:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008e0a:	3c01      	subs	r4, #1
 8008e0c:	d1f9      	bne.n	8008e02 <xTaskResumeAll+0x9e>
						uxPendedTicks = 0;
 8008e0e:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8008e10:	4b0c      	ldr	r3, [pc, #48]	@ (8008e44 <xTaskResumeAll+0xe0>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d0ba      	beq.n	8008d8e <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8008e18:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008e1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e20:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008e24:	f3bf 8f4f 	dsb	sy
 8008e28:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8008e2c:	2401      	movs	r4, #1
 8008e2e:	e7af      	b.n	8008d90 <xTaskResumeAll+0x2c>
 8008e30:	20003484 	.word	0x20003484
 8008e34:	200034a8 	.word	0x200034a8
 8008e38:	200034d8 	.word	0x200034d8
 8008e3c:	200034a0 	.word	0x200034a0
 8008e40:	200035a8 	.word	0x200035a8
 8008e44:	20003494 	.word	0x20003494
 8008e48:	20003498 	.word	0x20003498
 8008e4c:	2000351c 	.word	0x2000351c

08008e50 <vTaskDelay>:
	{
 8008e50:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008e52:	b950      	cbnz	r0, 8008e6a <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 8008e54:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008e58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e5c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008e60:	f3bf 8f4f 	dsb	sy
 8008e64:	f3bf 8f6f 	isb	sy
	}
 8008e68:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8008e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8008e94 <vTaskDelay+0x44>)
 8008e6c:	6819      	ldr	r1, [r3, #0]
 8008e6e:	b141      	cbz	r1, 8008e82 <vTaskDelay+0x32>
 8008e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e74:	f383 8811 	msr	BASEPRI, r3
 8008e78:	f3bf 8f6f 	isb	sy
 8008e7c:	f3bf 8f4f 	dsb	sy
 8008e80:	e7fe      	b.n	8008e80 <vTaskDelay+0x30>
			vTaskSuspendAll();
 8008e82:	f7ff fecf 	bl	8008c24 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008e86:	f7ff fd31 	bl	80088ec <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8008e8a:	f7ff ff6b 	bl	8008d64 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8008e8e:	2800      	cmp	r0, #0
 8008e90:	d0e0      	beq.n	8008e54 <vTaskDelay+0x4>
 8008e92:	e7e9      	b.n	8008e68 <vTaskDelay+0x18>
 8008e94:	20003484 	.word	0x20003484

08008e98 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008e98:	4b19      	ldr	r3, [pc, #100]	@ (8008f00 <vTaskSwitchContext+0x68>)
 8008e9a:	681a      	ldr	r2, [r3, #0]
 8008e9c:	4b19      	ldr	r3, [pc, #100]	@ (8008f04 <vTaskSwitchContext+0x6c>)
{
 8008e9e:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008ea0:	b112      	cbz	r2, 8008ea8 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8008ea2:	2201      	movs	r2, #1
 8008ea4:	601a      	str	r2, [r3, #0]
}
 8008ea6:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8008ea8:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008eaa:	4b17      	ldr	r3, [pc, #92]	@ (8008f08 <vTaskSwitchContext+0x70>)
 8008eac:	681a      	ldr	r2, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008eae:	fab2 f282 	clz	r2, r2
 8008eb2:	b2d2      	uxtb	r2, r2
 8008eb4:	f1c2 021f 	rsb	r2, r2, #31
 8008eb8:	2314      	movs	r3, #20
 8008eba:	4914      	ldr	r1, [pc, #80]	@ (8008f0c <vTaskSwitchContext+0x74>)
 8008ebc:	4353      	muls	r3, r2
 8008ebe:	18c8      	adds	r0, r1, r3
 8008ec0:	58cc      	ldr	r4, [r1, r3]
 8008ec2:	b944      	cbnz	r4, 8008ed6 <vTaskSwitchContext+0x3e>
	__asm volatile
 8008ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ec8:	f383 8811 	msr	BASEPRI, r3
 8008ecc:	f3bf 8f6f 	isb	sy
 8008ed0:	f3bf 8f4f 	dsb	sy
 8008ed4:	e7fe      	b.n	8008ed4 <vTaskSwitchContext+0x3c>
 8008ed6:	6844      	ldr	r4, [r0, #4]
 8008ed8:	3308      	adds	r3, #8
 8008eda:	6864      	ldr	r4, [r4, #4]
 8008edc:	6044      	str	r4, [r0, #4]
 8008ede:	440b      	add	r3, r1
 8008ee0:	429c      	cmp	r4, r3
 8008ee2:	bf04      	itt	eq
 8008ee4:	6863      	ldreq	r3, [r4, #4]
 8008ee6:	6043      	streq	r3, [r0, #4]
 8008ee8:	2314      	movs	r3, #20
 8008eea:	fb03 1102 	mla	r1, r3, r2, r1
 8008eee:	684b      	ldr	r3, [r1, #4]
 8008ef0:	68da      	ldr	r2, [r3, #12]
 8008ef2:	4b07      	ldr	r3, [pc, #28]	@ (8008f10 <vTaskSwitchContext+0x78>)
 8008ef4:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4a06      	ldr	r2, [pc, #24]	@ (8008f14 <vTaskSwitchContext+0x7c>)
 8008efa:	334c      	adds	r3, #76	@ 0x4c
 8008efc:	6013      	str	r3, [r2, #0]
}
 8008efe:	e7d2      	b.n	8008ea6 <vTaskSwitchContext+0xe>
 8008f00:	20003484 	.word	0x20003484
 8008f04:	20003494 	.word	0x20003494
 8008f08:	200034a0 	.word	0x200034a0
 8008f0c:	2000351c 	.word	0x2000351c
 8008f10:	200035a8 	.word	0x200035a8
 8008f14:	200001a4 	.word	0x200001a4

08008f18 <vTaskPlaceOnEventList>:
{
 8008f18:	b510      	push	{r4, lr}
 8008f1a:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 8008f1c:	b940      	cbnz	r0, 8008f30 <vTaskPlaceOnEventList+0x18>
 8008f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f22:	f383 8811 	msr	BASEPRI, r3
 8008f26:	f3bf 8f6f 	isb	sy
 8008f2a:	f3bf 8f4f 	dsb	sy
 8008f2e:	e7fe      	b.n	8008f2e <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008f30:	4b05      	ldr	r3, [pc, #20]	@ (8008f48 <vTaskPlaceOnEventList+0x30>)
 8008f32:	6819      	ldr	r1, [r3, #0]
 8008f34:	3118      	adds	r1, #24
 8008f36:	f7ff f8d4 	bl	80080e2 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008f3a:	4620      	mov	r0, r4
 8008f3c:	2101      	movs	r1, #1
}
 8008f3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008f42:	f7ff bcd3 	b.w	80088ec <prvAddCurrentTaskToDelayedList>
 8008f46:	bf00      	nop
 8008f48:	200035a8 	.word	0x200035a8

08008f4c <xTaskRemoveFromEventList>:
{
 8008f4c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8008f4e:	68c3      	ldr	r3, [r0, #12]
 8008f50:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8008f52:	b944      	cbnz	r4, 8008f66 <xTaskRemoveFromEventList+0x1a>
 8008f54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f58:	f383 8811 	msr	BASEPRI, r3
 8008f5c:	f3bf 8f6f 	isb	sy
 8008f60:	f3bf 8f4f 	dsb	sy
 8008f64:	e7fe      	b.n	8008f64 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008f66:	f104 0518 	add.w	r5, r4, #24
 8008f6a:	4628      	mov	r0, r5
 8008f6c:	f7ff f8d0 	bl	8008110 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f70:	4b11      	ldr	r3, [pc, #68]	@ (8008fb8 <xTaskRemoveFromEventList+0x6c>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	b9e3      	cbnz	r3, 8008fb0 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008f76:	1d25      	adds	r5, r4, #4
 8008f78:	4628      	mov	r0, r5
 8008f7a:	f7ff f8c9 	bl	8008110 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008f7e:	490f      	ldr	r1, [pc, #60]	@ (8008fbc <xTaskRemoveFromEventList+0x70>)
 8008f80:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008f82:	6808      	ldr	r0, [r1, #0]
 8008f84:	2301      	movs	r3, #1
 8008f86:	4093      	lsls	r3, r2
 8008f88:	4303      	orrs	r3, r0
 8008f8a:	600b      	str	r3, [r1, #0]
 8008f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8008fc0 <xTaskRemoveFromEventList+0x74>)
 8008f8e:	2014      	movs	r0, #20
 8008f90:	4629      	mov	r1, r5
 8008f92:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008f96:	f7ff f899 	bl	80080cc <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8008fc4 <xTaskRemoveFromEventList+0x78>)
 8008f9c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fa2:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8008fa4:	bf83      	ittte	hi
 8008fa6:	4b08      	ldrhi	r3, [pc, #32]	@ (8008fc8 <xTaskRemoveFromEventList+0x7c>)
 8008fa8:	2001      	movhi	r0, #1
 8008faa:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 8008fac:	2000      	movls	r0, #0
}
 8008fae:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008fb0:	4806      	ldr	r0, [pc, #24]	@ (8008fcc <xTaskRemoveFromEventList+0x80>)
 8008fb2:	4629      	mov	r1, r5
 8008fb4:	e7ef      	b.n	8008f96 <xTaskRemoveFromEventList+0x4a>
 8008fb6:	bf00      	nop
 8008fb8:	20003484 	.word	0x20003484
 8008fbc:	200034a0 	.word	0x200034a0
 8008fc0:	2000351c 	.word	0x2000351c
 8008fc4:	200035a8 	.word	0x200035a8
 8008fc8:	20003494 	.word	0x20003494
 8008fcc:	200034d8 	.word	0x200034d8

08008fd0 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008fd0:	4b03      	ldr	r3, [pc, #12]	@ (8008fe0 <vTaskInternalSetTimeOutState+0x10>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008fd6:	4b03      	ldr	r3, [pc, #12]	@ (8008fe4 <vTaskInternalSetTimeOutState+0x14>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	6043      	str	r3, [r0, #4]
}
 8008fdc:	4770      	bx	lr
 8008fde:	bf00      	nop
 8008fe0:	20003490 	.word	0x20003490
 8008fe4:	200034a4 	.word	0x200034a4

08008fe8 <xTaskCheckForTimeOut>:
{
 8008fe8:	b570      	push	{r4, r5, r6, lr}
 8008fea:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 8008fec:	4605      	mov	r5, r0
 8008fee:	b940      	cbnz	r0, 8009002 <xTaskCheckForTimeOut+0x1a>
 8008ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ff4:	f383 8811 	msr	BASEPRI, r3
 8008ff8:	f3bf 8f6f 	isb	sy
 8008ffc:	f3bf 8f4f 	dsb	sy
 8009000:	e7fe      	b.n	8009000 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 8009002:	b941      	cbnz	r1, 8009016 <xTaskCheckForTimeOut+0x2e>
 8009004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009008:	f383 8811 	msr	BASEPRI, r3
 800900c:	f3bf 8f6f 	isb	sy
 8009010:	f3bf 8f4f 	dsb	sy
 8009014:	e7fe      	b.n	8009014 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 8009016:	f000 f8f5 	bl	8009204 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800901a:	4b0f      	ldr	r3, [pc, #60]	@ (8009058 <xTaskCheckForTimeOut+0x70>)
 800901c:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 800901e:	6823      	ldr	r3, [r4, #0]
 8009020:	1c5a      	adds	r2, r3, #1
 8009022:	d010      	beq.n	8009046 <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009024:	480d      	ldr	r0, [pc, #52]	@ (800905c <xTaskCheckForTimeOut+0x74>)
 8009026:	682e      	ldr	r6, [r5, #0]
 8009028:	6800      	ldr	r0, [r0, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800902a:	686a      	ldr	r2, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800902c:	4286      	cmp	r6, r0
 800902e:	d001      	beq.n	8009034 <xTaskCheckForTimeOut+0x4c>
 8009030:	428a      	cmp	r2, r1
 8009032:	d90f      	bls.n	8009054 <xTaskCheckForTimeOut+0x6c>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009034:	1a88      	subs	r0, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009036:	4283      	cmp	r3, r0
 8009038:	d90a      	bls.n	8009050 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
 800903a:	1a5b      	subs	r3, r3, r1
 800903c:	4413      	add	r3, r2
 800903e:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009040:	4628      	mov	r0, r5
 8009042:	f7ff ffc5 	bl	8008fd0 <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 8009046:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8009048:	f000 f8fc 	bl	8009244 <vPortExitCritical>
}
 800904c:	4620      	mov	r0, r4
 800904e:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 8009050:	2300      	movs	r3, #0
 8009052:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8009054:	2401      	movs	r4, #1
 8009056:	e7f7      	b.n	8009048 <xTaskCheckForTimeOut+0x60>
 8009058:	200034a4 	.word	0x200034a4
 800905c:	20003490 	.word	0x20003490

08009060 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8009060:	4b01      	ldr	r3, [pc, #4]	@ (8009068 <vTaskMissedYield+0x8>)
 8009062:	2201      	movs	r2, #1
 8009064:	601a      	str	r2, [r3, #0]
}
 8009066:	4770      	bx	lr
 8009068:	20003494 	.word	0x20003494

0800906c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800906c:	4b05      	ldr	r3, [pc, #20]	@ (8009084 <xTaskGetSchedulerState+0x18>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	b133      	cbz	r3, 8009080 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009072:	4b05      	ldr	r3, [pc, #20]	@ (8009088 <xTaskGetSchedulerState+0x1c>)
 8009074:	6818      	ldr	r0, [r3, #0]
 8009076:	fab0 f080 	clz	r0, r0
 800907a:	0940      	lsrs	r0, r0, #5
 800907c:	0040      	lsls	r0, r0, #1
 800907e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009080:	2001      	movs	r0, #1
	}
 8009082:	4770      	bx	lr
 8009084:	2000349c 	.word	0x2000349c
 8009088:	20003484 	.word	0x20003484

0800908c <xTaskPriorityDisinherit>:
	{
 800908c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 800908e:	4604      	mov	r4, r0
 8009090:	b908      	cbnz	r0, 8009096 <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 8009092:	2000      	movs	r0, #0
	}
 8009094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8009096:	4b22      	ldr	r3, [pc, #136]	@ (8009120 <xTaskPriorityDisinherit+0x94>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	4283      	cmp	r3, r0
 800909c:	d008      	beq.n	80090b0 <xTaskPriorityDisinherit+0x24>
 800909e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090a2:	f383 8811 	msr	BASEPRI, r3
 80090a6:	f3bf 8f6f 	isb	sy
 80090aa:	f3bf 8f4f 	dsb	sy
 80090ae:	e7fe      	b.n	80090ae <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 80090b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80090b2:	b943      	cbnz	r3, 80090c6 <xTaskPriorityDisinherit+0x3a>
 80090b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090b8:	f383 8811 	msr	BASEPRI, r3
 80090bc:	f3bf 8f6f 	isb	sy
 80090c0:	f3bf 8f4f 	dsb	sy
 80090c4:	e7fe      	b.n	80090c4 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80090c6:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80090c8:	6c42      	ldr	r2, [r0, #68]	@ 0x44
			( pxTCB->uxMutexesHeld )--;
 80090ca:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80090cc:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 80090ce:	6483      	str	r3, [r0, #72]	@ 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80090d0:	d0df      	beq.n	8009092 <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d1dd      	bne.n	8009092 <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80090d6:	1d06      	adds	r6, r0, #4
 80090d8:	4630      	mov	r0, r6
 80090da:	f7ff f819 	bl	8008110 <uxListRemove>
 80090de:	4f11      	ldr	r7, [pc, #68]	@ (8009124 <xTaskPriorityDisinherit+0x98>)
 80090e0:	4a11      	ldr	r2, [pc, #68]	@ (8009128 <xTaskPriorityDisinherit+0x9c>)
 80090e2:	b950      	cbnz	r0, 80090fa <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80090e4:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80090e6:	2314      	movs	r3, #20
 80090e8:	434b      	muls	r3, r1
 80090ea:	58fb      	ldr	r3, [r7, r3]
 80090ec:	b92b      	cbnz	r3, 80090fa <xTaskPriorityDisinherit+0x6e>
 80090ee:	6813      	ldr	r3, [r2, #0]
 80090f0:	2501      	movs	r5, #1
 80090f2:	408d      	lsls	r5, r1
 80090f4:	ea23 0305 	bic.w	r3, r3, r5
 80090f8:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80090fa:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80090fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090fe:	f1c3 0107 	rsb	r1, r3, #7
 8009102:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8009104:	6811      	ldr	r1, [r2, #0]
 8009106:	2401      	movs	r4, #1
 8009108:	fa04 f503 	lsl.w	r5, r4, r3
 800910c:	2014      	movs	r0, #20
 800910e:	430d      	orrs	r5, r1
 8009110:	fb00 7003 	mla	r0, r0, r3, r7
 8009114:	4631      	mov	r1, r6
 8009116:	6015      	str	r5, [r2, #0]
 8009118:	f7fe ffd8 	bl	80080cc <vListInsertEnd>
					xReturn = pdTRUE;
 800911c:	4620      	mov	r0, r4
		return xReturn;
 800911e:	e7b9      	b.n	8009094 <xTaskPriorityDisinherit+0x8>
 8009120:	200035a8 	.word	0x200035a8
 8009124:	2000351c 	.word	0x2000351c
 8009128:	200034a0 	.word	0x200034a0

0800912c <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800912c:	4808      	ldr	r0, [pc, #32]	@ (8009150 <prvPortStartFirstTask+0x24>)
 800912e:	6800      	ldr	r0, [r0, #0]
 8009130:	6800      	ldr	r0, [r0, #0]
 8009132:	f380 8808 	msr	MSP, r0
 8009136:	f04f 0000 	mov.w	r0, #0
 800913a:	f380 8814 	msr	CONTROL, r0
 800913e:	b662      	cpsie	i
 8009140:	b661      	cpsie	f
 8009142:	f3bf 8f4f 	dsb	sy
 8009146:	f3bf 8f6f 	isb	sy
 800914a:	df00      	svc	0
 800914c:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800914e:	0000      	.short	0x0000
 8009150:	e000ed08 	.word	0xe000ed08

08009154 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009154:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009164 <vPortEnableVFP+0x10>
 8009158:	6801      	ldr	r1, [r0, #0]
 800915a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800915e:	6001      	str	r1, [r0, #0]
 8009160:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009162:	0000      	.short	0x0000
 8009164:	e000ed88 	.word	0xe000ed88

08009168 <prvTaskExitError>:
{
 8009168:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 800916a:	2300      	movs	r3, #0
 800916c:	9301      	str	r3, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 800916e:	4b0d      	ldr	r3, [pc, #52]	@ (80091a4 <prvTaskExitError+0x3c>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	3301      	adds	r3, #1
 8009174:	d008      	beq.n	8009188 <prvTaskExitError+0x20>
 8009176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800917a:	f383 8811 	msr	BASEPRI, r3
 800917e:	f3bf 8f6f 	isb	sy
 8009182:	f3bf 8f4f 	dsb	sy
 8009186:	e7fe      	b.n	8009186 <prvTaskExitError+0x1e>
 8009188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800918c:	f383 8811 	msr	BASEPRI, r3
 8009190:	f3bf 8f6f 	isb	sy
 8009194:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8009198:	9b01      	ldr	r3, [sp, #4]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d0fc      	beq.n	8009198 <prvTaskExitError+0x30>
}
 800919e:	b002      	add	sp, #8
 80091a0:	4770      	bx	lr
 80091a2:	bf00      	nop
 80091a4:	20000020 	.word	0x20000020

080091a8 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80091a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80091ac:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80091b0:	4b07      	ldr	r3, [pc, #28]	@ (80091d0 <pxPortInitialiseStack+0x28>)
 80091b2:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80091b6:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80091ba:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80091be:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80091c2:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80091c6:	f840 3c24 	str.w	r3, [r0, #-36]
}
 80091ca:	3844      	subs	r0, #68	@ 0x44
 80091cc:	4770      	bx	lr
 80091ce:	bf00      	nop
 80091d0:	08009169 	.word	0x08009169
	...

080091e0 <SVC_Handler>:
	__asm volatile (
 80091e0:	4b07      	ldr	r3, [pc, #28]	@ (8009200 <pxCurrentTCBConst2>)
 80091e2:	6819      	ldr	r1, [r3, #0]
 80091e4:	6808      	ldr	r0, [r1, #0]
 80091e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091ea:	f380 8809 	msr	PSP, r0
 80091ee:	f3bf 8f6f 	isb	sy
 80091f2:	f04f 0000 	mov.w	r0, #0
 80091f6:	f380 8811 	msr	BASEPRI, r0
 80091fa:	4770      	bx	lr
 80091fc:	f3af 8000 	nop.w

08009200 <pxCurrentTCBConst2>:
 8009200:	200035a8 	.word	0x200035a8

08009204 <vPortEnterCritical>:
 8009204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009208:	f383 8811 	msr	BASEPRI, r3
 800920c:	f3bf 8f6f 	isb	sy
 8009210:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8009214:	4a0a      	ldr	r2, [pc, #40]	@ (8009240 <vPortEnterCritical+0x3c>)
 8009216:	6813      	ldr	r3, [r2, #0]
 8009218:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800921a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800921c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800921e:	d10e      	bne.n	800923e <vPortEnterCritical+0x3a>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009220:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009224:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 8009228:	b2db      	uxtb	r3, r3
 800922a:	b143      	cbz	r3, 800923e <vPortEnterCritical+0x3a>
 800922c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009230:	f383 8811 	msr	BASEPRI, r3
 8009234:	f3bf 8f6f 	isb	sy
 8009238:	f3bf 8f4f 	dsb	sy
 800923c:	e7fe      	b.n	800923c <vPortEnterCritical+0x38>
}
 800923e:	4770      	bx	lr
 8009240:	20000020 	.word	0x20000020

08009244 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8009244:	4a08      	ldr	r2, [pc, #32]	@ (8009268 <vPortExitCritical+0x24>)
 8009246:	6813      	ldr	r3, [r2, #0]
 8009248:	b943      	cbnz	r3, 800925c <vPortExitCritical+0x18>
 800924a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800924e:	f383 8811 	msr	BASEPRI, r3
 8009252:	f3bf 8f6f 	isb	sy
 8009256:	f3bf 8f4f 	dsb	sy
 800925a:	e7fe      	b.n	800925a <vPortExitCritical+0x16>
	uxCriticalNesting--;
 800925c:	3b01      	subs	r3, #1
 800925e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009260:	b90b      	cbnz	r3, 8009266 <vPortExitCritical+0x22>
	__asm volatile
 8009262:	f383 8811 	msr	BASEPRI, r3
}
 8009266:	4770      	bx	lr
 8009268:	20000020 	.word	0x20000020
 800926c:	00000000 	.word	0x00000000

08009270 <PendSV_Handler>:
	__asm volatile
 8009270:	f3ef 8009 	mrs	r0, PSP
 8009274:	f3bf 8f6f 	isb	sy
 8009278:	4b15      	ldr	r3, [pc, #84]	@ (80092d0 <pxCurrentTCBConst>)
 800927a:	681a      	ldr	r2, [r3, #0]
 800927c:	f01e 0f10 	tst.w	lr, #16
 8009280:	bf08      	it	eq
 8009282:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009286:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800928a:	6010      	str	r0, [r2, #0]
 800928c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009290:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009294:	f380 8811 	msr	BASEPRI, r0
 8009298:	f3bf 8f4f 	dsb	sy
 800929c:	f3bf 8f6f 	isb	sy
 80092a0:	f7ff fdfa 	bl	8008e98 <vTaskSwitchContext>
 80092a4:	f04f 0000 	mov.w	r0, #0
 80092a8:	f380 8811 	msr	BASEPRI, r0
 80092ac:	bc09      	pop	{r0, r3}
 80092ae:	6819      	ldr	r1, [r3, #0]
 80092b0:	6808      	ldr	r0, [r1, #0]
 80092b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092b6:	f01e 0f10 	tst.w	lr, #16
 80092ba:	bf08      	it	eq
 80092bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80092c0:	f380 8809 	msr	PSP, r0
 80092c4:	f3bf 8f6f 	isb	sy
 80092c8:	4770      	bx	lr
 80092ca:	bf00      	nop
 80092cc:	f3af 8000 	nop.w

080092d0 <pxCurrentTCBConst>:
 80092d0:	200035a8 	.word	0x200035a8

080092d4 <SysTick_Handler>:
{
 80092d4:	b508      	push	{r3, lr}
	__asm volatile
 80092d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092da:	f383 8811 	msr	BASEPRI, r3
 80092de:	f3bf 8f6f 	isb	sy
 80092e2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 80092e6:	f7ff fca5 	bl	8008c34 <xTaskIncrementTick>
 80092ea:	b128      	cbz	r0, 80092f8 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80092ec:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80092f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092f4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 80092f8:	2300      	movs	r3, #0
 80092fa:	f383 8811 	msr	BASEPRI, r3
}
 80092fe:	bd08      	pop	{r3, pc}

08009300 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009300:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8009304:	2300      	movs	r3, #0
 8009306:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009308:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800930a:	4b05      	ldr	r3, [pc, #20]	@ (8009320 <vPortSetupTimerInterrupt+0x20>)
 800930c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	fbb3 f3f1 	udiv	r3, r3, r1
 8009316:	3b01      	subs	r3, #1
 8009318:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800931a:	2307      	movs	r3, #7
 800931c:	6113      	str	r3, [r2, #16]
}
 800931e:	4770      	bx	lr
 8009320:	20000014 	.word	0x20000014

08009324 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009324:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
{
 8009328:	b537      	push	{r0, r1, r2, r4, r5, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800932a:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	@ 0xd00
 800932e:	4a38      	ldr	r2, [pc, #224]	@ (8009410 <xPortStartScheduler+0xec>)
 8009330:	4291      	cmp	r1, r2
 8009332:	d108      	bne.n	8009346 <xPortStartScheduler+0x22>
	__asm volatile
 8009334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009338:	f383 8811 	msr	BASEPRI, r3
 800933c:	f3bf 8f6f 	isb	sy
 8009340:	f3bf 8f4f 	dsb	sy
 8009344:	e7fe      	b.n	8009344 <xPortStartScheduler+0x20>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009346:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800934a:	4b32      	ldr	r3, [pc, #200]	@ (8009414 <xPortStartScheduler+0xf0>)
 800934c:	429a      	cmp	r2, r3
 800934e:	d108      	bne.n	8009362 <xPortStartScheduler+0x3e>
 8009350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009354:	f383 8811 	msr	BASEPRI, r3
 8009358:	f3bf 8f6f 	isb	sy
 800935c:	f3bf 8f4f 	dsb	sy
 8009360:	e7fe      	b.n	8009360 <xPortStartScheduler+0x3c>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009362:	4b2d      	ldr	r3, [pc, #180]	@ (8009418 <xPortStartScheduler+0xf4>)
 8009364:	781a      	ldrb	r2, [r3, #0]
 8009366:	b2d2      	uxtb	r2, r2
 8009368:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800936a:	22ff      	movs	r2, #255	@ 0xff
 800936c:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800936e:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009370:	4a2a      	ldr	r2, [pc, #168]	@ (800941c <xPortStartScheduler+0xf8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009372:	b2db      	uxtb	r3, r3
 8009374:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009378:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800937c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009380:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009382:	4a27      	ldr	r2, [pc, #156]	@ (8009420 <xPortStartScheduler+0xfc>)
 8009384:	2307      	movs	r3, #7
 8009386:	6013      	str	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009388:	f89d 1003 	ldrb.w	r1, [sp, #3]
			ulMaxPRIGROUPValue--;
 800938c:	6813      	ldr	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800938e:	0609      	lsls	r1, r1, #24
 8009390:	d40a      	bmi.n	80093a8 <xPortStartScheduler+0x84>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009392:	2b03      	cmp	r3, #3
 8009394:	d011      	beq.n	80093ba <xPortStartScheduler+0x96>
 8009396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800939a:	f383 8811 	msr	BASEPRI, r3
 800939e:	f3bf 8f6f 	isb	sy
 80093a2:	f3bf 8f4f 	dsb	sy
 80093a6:	e7fe      	b.n	80093a6 <xPortStartScheduler+0x82>
			ulMaxPRIGROUPValue--;
 80093a8:	3b01      	subs	r3, #1
 80093aa:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80093ac:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80093b0:	005b      	lsls	r3, r3, #1
 80093b2:	b2db      	uxtb	r3, r3
 80093b4:	f88d 3003 	strb.w	r3, [sp, #3]
 80093b8:	e7e6      	b.n	8009388 <xPortStartScheduler+0x64>
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80093ba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80093be:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80093c0:	9b01      	ldr	r3, [sp, #4]
 80093c2:	4a15      	ldr	r2, [pc, #84]	@ (8009418 <xPortStartScheduler+0xf4>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80093c4:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80093c8:	b2db      	uxtb	r3, r3
 80093ca:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80093cc:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 80093d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80093d4:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80093d8:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 80093dc:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80093e0:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 80093e4:	f7ff ff8c 	bl	8009300 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80093e8:	4b0e      	ldr	r3, [pc, #56]	@ (8009424 <xPortStartScheduler+0x100>)
 80093ea:	2500      	movs	r5, #0
 80093ec:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 80093ee:	f7ff feb1 	bl	8009154 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80093f2:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 80093f6:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80093fa:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 80093fe:	f7ff fe95 	bl	800912c <prvPortStartFirstTask>
	vTaskSwitchContext();
 8009402:	f7ff fd49 	bl	8008e98 <vTaskSwitchContext>
	prvTaskExitError();
 8009406:	f7ff feaf 	bl	8009168 <prvTaskExitError>
}
 800940a:	4628      	mov	r0, r5
 800940c:	b003      	add	sp, #12
 800940e:	bd30      	pop	{r4, r5, pc}
 8009410:	410fc271 	.word	0x410fc271
 8009414:	410fc270 	.word	0x410fc270
 8009418:	e000e400 	.word	0xe000e400
 800941c:	200035b0 	.word	0x200035b0
 8009420:	200035ac 	.word	0x200035ac
 8009424:	20000020 	.word	0x20000020

08009428 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009428:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800942c:	2b0f      	cmp	r3, #15
 800942e:	d90e      	bls.n	800944e <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009430:	4a11      	ldr	r2, [pc, #68]	@ (8009478 <vPortValidateInterruptPriority+0x50>)
 8009432:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009434:	4a11      	ldr	r2, [pc, #68]	@ (800947c <vPortValidateInterruptPriority+0x54>)
 8009436:	7812      	ldrb	r2, [r2, #0]
 8009438:	429a      	cmp	r2, r3
 800943a:	d908      	bls.n	800944e <vPortValidateInterruptPriority+0x26>
 800943c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009440:	f383 8811 	msr	BASEPRI, r3
 8009444:	f3bf 8f6f 	isb	sy
 8009448:	f3bf 8f4f 	dsb	sy
 800944c:	e7fe      	b.n	800944c <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800944e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009452:	4a0b      	ldr	r2, [pc, #44]	@ (8009480 <vPortValidateInterruptPriority+0x58>)
 8009454:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 8009458:	6812      	ldr	r2, [r2, #0]
 800945a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800945e:	4293      	cmp	r3, r2
 8009460:	d908      	bls.n	8009474 <vPortValidateInterruptPriority+0x4c>
 8009462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009466:	f383 8811 	msr	BASEPRI, r3
 800946a:	f3bf 8f6f 	isb	sy
 800946e:	f3bf 8f4f 	dsb	sy
 8009472:	e7fe      	b.n	8009472 <vPortValidateInterruptPriority+0x4a>
	}
 8009474:	4770      	bx	lr
 8009476:	bf00      	nop
 8009478:	e000e3f0 	.word	0xe000e3f0
 800947c:	200035b0 	.word	0x200035b0
 8009480:	200035ac 	.word	0x200035ac

08009484 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009484:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009486:	4b10      	ldr	r3, [pc, #64]	@ (80094c8 <prvInsertBlockIntoFreeList+0x44>)
 8009488:	461a      	mov	r2, r3
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	4283      	cmp	r3, r0
 800948e:	d3fb      	bcc.n	8009488 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009490:	6854      	ldr	r4, [r2, #4]
 8009492:	1911      	adds	r1, r2, r4
 8009494:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009496:	bf01      	itttt	eq
 8009498:	6841      	ldreq	r1, [r0, #4]
 800949a:	4610      	moveq	r0, r2
 800949c:	1909      	addeq	r1, r1, r4
 800949e:	6051      	streq	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80094a0:	6844      	ldr	r4, [r0, #4]
 80094a2:	1901      	adds	r1, r0, r4
 80094a4:	428b      	cmp	r3, r1
 80094a6:	d10c      	bne.n	80094c2 <prvInsertBlockIntoFreeList+0x3e>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80094a8:	4908      	ldr	r1, [pc, #32]	@ (80094cc <prvInsertBlockIntoFreeList+0x48>)
 80094aa:	6809      	ldr	r1, [r1, #0]
 80094ac:	428b      	cmp	r3, r1
 80094ae:	d003      	beq.n	80094b8 <prvInsertBlockIntoFreeList+0x34>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80094b0:	6859      	ldr	r1, [r3, #4]
 80094b2:	4421      	add	r1, r4
 80094b4:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80094b6:	6819      	ldr	r1, [r3, #0]
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80094b8:	6001      	str	r1, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80094ba:	4290      	cmp	r0, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80094bc:	bf18      	it	ne
 80094be:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80094c0:	bd10      	pop	{r4, pc}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80094c2:	4619      	mov	r1, r3
 80094c4:	e7f8      	b.n	80094b8 <prvInsertBlockIntoFreeList+0x34>
 80094c6:	bf00      	nop
 80094c8:	200035c4 	.word	0x200035c4
 80094cc:	200035c0 	.word	0x200035c0

080094d0 <pvPortMalloc>:
{
 80094d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094d4:	4604      	mov	r4, r0
	vTaskSuspendAll();
 80094d6:	f7ff fba5 	bl	8008c24 <vTaskSuspendAll>
		if( pxEnd == NULL )
 80094da:	493f      	ldr	r1, [pc, #252]	@ (80095d8 <pvPortMalloc+0x108>)
 80094dc:	4d3f      	ldr	r5, [pc, #252]	@ (80095dc <pvPortMalloc+0x10c>)
 80094de:	680b      	ldr	r3, [r1, #0]
 80094e0:	b9fb      	cbnz	r3, 8009522 <pvPortMalloc+0x52>
	uxAddress = ( size_t ) ucHeap;
 80094e2:	4a3f      	ldr	r2, [pc, #252]	@ (80095e0 <pvPortMalloc+0x110>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80094e4:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80094e6:	bf1c      	itt	ne
 80094e8:	3207      	addne	r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80094ea:	4b3e      	ldrne	r3, [pc, #248]	@ (80095e4 <pvPortMalloc+0x114>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80094ec:	4e3e      	ldr	r6, [pc, #248]	@ (80095e8 <pvPortMalloc+0x118>)
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80094ee:	bf1a      	itte	ne
 80094f0:	f022 0207 	bicne.w	r2, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80094f4:	1a9b      	subne	r3, r3, r2
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80094f6:	f644 6320 	movweq	r3, #20000	@ 0x4e20
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80094fa:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80094fc:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80094fe:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8009502:	2000      	movs	r0, #0
 8009504:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009506:	6032      	str	r2, [r6, #0]
	pxEnd->pxNextFreeBlock = NULL;
 8009508:	e9c3 0000 	strd	r0, r0, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800950c:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800950e:	e9c2 3000 	strd	r3, r0, [r2]
	pxEnd = ( void * ) uxAddress;
 8009512:	600b      	str	r3, [r1, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009514:	4b35      	ldr	r3, [pc, #212]	@ (80095ec <pvPortMalloc+0x11c>)
 8009516:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009518:	4b35      	ldr	r3, [pc, #212]	@ (80095f0 <pvPortMalloc+0x120>)
 800951a:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800951c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009520:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009522:	682e      	ldr	r6, [r5, #0]
 8009524:	4226      	tst	r6, r4
 8009526:	d152      	bne.n	80095ce <pvPortMalloc+0xfe>
			if( xWantedSize > 0 )
 8009528:	2c00      	cmp	r4, #0
 800952a:	d043      	beq.n	80095b4 <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 800952c:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009530:	0760      	lsls	r0, r4, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009532:	bf1c      	itt	ne
 8009534:	f023 0307 	bicne.w	r3, r3, #7
 8009538:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800953a:	2b00      	cmp	r3, #0
 800953c:	d047      	beq.n	80095ce <pvPortMalloc+0xfe>
 800953e:	4f2c      	ldr	r7, [pc, #176]	@ (80095f0 <pvPortMalloc+0x120>)
 8009540:	683c      	ldr	r4, [r7, #0]
 8009542:	429c      	cmp	r4, r3
 8009544:	d343      	bcc.n	80095ce <pvPortMalloc+0xfe>
				pxBlock = xStart.pxNextFreeBlock;
 8009546:	4a28      	ldr	r2, [pc, #160]	@ (80095e8 <pvPortMalloc+0x118>)
 8009548:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800954a:	6868      	ldr	r0, [r5, #4]
 800954c:	4298      	cmp	r0, r3
 800954e:	d204      	bcs.n	800955a <pvPortMalloc+0x8a>
 8009550:	f8d5 c000 	ldr.w	ip, [r5]
 8009554:	f1bc 0f00 	cmp.w	ip, #0
 8009558:	d115      	bne.n	8009586 <pvPortMalloc+0xb6>
				if( pxBlock != pxEnd )
 800955a:	6809      	ldr	r1, [r1, #0]
 800955c:	42a9      	cmp	r1, r5
 800955e:	d036      	beq.n	80095ce <pvPortMalloc+0xfe>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009560:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009562:	f8d2 8000 	ldr.w	r8, [r2]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009566:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009568:	1ac2      	subs	r2, r0, r3
 800956a:	2a10      	cmp	r2, #16
 800956c:	d912      	bls.n	8009594 <pvPortMalloc+0xc4>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800956e:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009570:	0741      	lsls	r1, r0, #29
 8009572:	d00b      	beq.n	800958c <pvPortMalloc+0xbc>
 8009574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009578:	f383 8811 	msr	BASEPRI, r3
 800957c:	f3bf 8f6f 	isb	sy
 8009580:	f3bf 8f4f 	dsb	sy
 8009584:	e7fe      	b.n	8009584 <pvPortMalloc+0xb4>
 8009586:	462a      	mov	r2, r5
 8009588:	4665      	mov	r5, ip
 800958a:	e7de      	b.n	800954a <pvPortMalloc+0x7a>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800958c:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800958e:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009590:	f7ff ff78 	bl	8009484 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009594:	4915      	ldr	r1, [pc, #84]	@ (80095ec <pvPortMalloc+0x11c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009596:	686a      	ldr	r2, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009598:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800959a:	1aa4      	subs	r4, r4, r2
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800959c:	4284      	cmp	r4, r0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800959e:	ea46 0602 	orr.w	r6, r6, r2
					pxBlock->pxNextFreeBlock = NULL;
 80095a2:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80095a6:	603c      	str	r4, [r7, #0]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80095a8:	bf38      	it	cc
 80095aa:	600c      	strcc	r4, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80095ac:	606e      	str	r6, [r5, #4]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80095ae:	f108 0408 	add.w	r4, r8, #8
					pxBlock->pxNextFreeBlock = NULL;
 80095b2:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 80095b4:	f7ff fbd6 	bl	8008d64 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80095b8:	0763      	lsls	r3, r4, #29
 80095ba:	d00a      	beq.n	80095d2 <pvPortMalloc+0x102>
 80095bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095c0:	f383 8811 	msr	BASEPRI, r3
 80095c4:	f3bf 8f6f 	isb	sy
 80095c8:	f3bf 8f4f 	dsb	sy
 80095cc:	e7fe      	b.n	80095cc <pvPortMalloc+0xfc>
void *pvReturn = NULL;
 80095ce:	2400      	movs	r4, #0
 80095d0:	e7f0      	b.n	80095b4 <pvPortMalloc+0xe4>
}
 80095d2:	4620      	mov	r0, r4
 80095d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095d8:	200035c0 	.word	0x200035c0
 80095dc:	200035b4 	.word	0x200035b4
 80095e0:	200035cc 	.word	0x200035cc
 80095e4:	200083ec 	.word	0x200083ec
 80095e8:	200035c4 	.word	0x200035c4
 80095ec:	200035b8 	.word	0x200035b8
 80095f0:	200035bc 	.word	0x200035bc

080095f4 <vPortFree>:
{
 80095f4:	b510      	push	{r4, lr}
	if( pv != NULL )
 80095f6:	4604      	mov	r4, r0
 80095f8:	b370      	cbz	r0, 8009658 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80095fa:	4a18      	ldr	r2, [pc, #96]	@ (800965c <vPortFree+0x68>)
 80095fc:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8009600:	6812      	ldr	r2, [r2, #0]
 8009602:	4213      	tst	r3, r2
 8009604:	d108      	bne.n	8009618 <vPortFree+0x24>
 8009606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800960a:	f383 8811 	msr	BASEPRI, r3
 800960e:	f3bf 8f6f 	isb	sy
 8009612:	f3bf 8f4f 	dsb	sy
 8009616:	e7fe      	b.n	8009616 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009618:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800961c:	b141      	cbz	r1, 8009630 <vPortFree+0x3c>
 800961e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009622:	f383 8811 	msr	BASEPRI, r3
 8009626:	f3bf 8f6f 	isb	sy
 800962a:	f3bf 8f4f 	dsb	sy
 800962e:	e7fe      	b.n	800962e <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009630:	ea23 0302 	bic.w	r3, r3, r2
 8009634:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8009638:	f7ff faf4 	bl	8008c24 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800963c:	4a08      	ldr	r2, [pc, #32]	@ (8009660 <vPortFree+0x6c>)
 800963e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009642:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009644:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009648:	440b      	add	r3, r1
 800964a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800964c:	f7ff ff1a 	bl	8009484 <prvInsertBlockIntoFreeList>
}
 8009650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8009654:	f7ff bb86 	b.w	8008d64 <xTaskResumeAll>
}
 8009658:	bd10      	pop	{r4, pc}
 800965a:	bf00      	nop
 800965c:	200035b4 	.word	0x200035b4
 8009660:	200035bc 	.word	0x200035bc

08009664 <atof>:
 8009664:	2100      	movs	r1, #0
 8009666:	f000 becd 	b.w	800a404 <strtod>

0800966a <atoi>:
 800966a:	220a      	movs	r2, #10
 800966c:	2100      	movs	r1, #0
 800966e:	f000 bf51 	b.w	800a514 <strtol>
	...

08009674 <malloc>:
 8009674:	4b02      	ldr	r3, [pc, #8]	@ (8009680 <malloc+0xc>)
 8009676:	4601      	mov	r1, r0
 8009678:	6818      	ldr	r0, [r3, #0]
 800967a:	f000 b82d 	b.w	80096d8 <_malloc_r>
 800967e:	bf00      	nop
 8009680:	200001a4 	.word	0x200001a4

08009684 <free>:
 8009684:	4b02      	ldr	r3, [pc, #8]	@ (8009690 <free+0xc>)
 8009686:	4601      	mov	r1, r0
 8009688:	6818      	ldr	r0, [r3, #0]
 800968a:	f003 bd69 	b.w	800d160 <_free_r>
 800968e:	bf00      	nop
 8009690:	200001a4 	.word	0x200001a4

08009694 <sbrk_aligned>:
 8009694:	b570      	push	{r4, r5, r6, lr}
 8009696:	4e0f      	ldr	r6, [pc, #60]	@ (80096d4 <sbrk_aligned+0x40>)
 8009698:	460c      	mov	r4, r1
 800969a:	6831      	ldr	r1, [r6, #0]
 800969c:	4605      	mov	r5, r0
 800969e:	b911      	cbnz	r1, 80096a6 <sbrk_aligned+0x12>
 80096a0:	f002 fe96 	bl	800c3d0 <_sbrk_r>
 80096a4:	6030      	str	r0, [r6, #0]
 80096a6:	4621      	mov	r1, r4
 80096a8:	4628      	mov	r0, r5
 80096aa:	f002 fe91 	bl	800c3d0 <_sbrk_r>
 80096ae:	1c43      	adds	r3, r0, #1
 80096b0:	d103      	bne.n	80096ba <sbrk_aligned+0x26>
 80096b2:	f04f 34ff 	mov.w	r4, #4294967295
 80096b6:	4620      	mov	r0, r4
 80096b8:	bd70      	pop	{r4, r5, r6, pc}
 80096ba:	1cc4      	adds	r4, r0, #3
 80096bc:	f024 0403 	bic.w	r4, r4, #3
 80096c0:	42a0      	cmp	r0, r4
 80096c2:	d0f8      	beq.n	80096b6 <sbrk_aligned+0x22>
 80096c4:	1a21      	subs	r1, r4, r0
 80096c6:	4628      	mov	r0, r5
 80096c8:	f002 fe82 	bl	800c3d0 <_sbrk_r>
 80096cc:	3001      	adds	r0, #1
 80096ce:	d1f2      	bne.n	80096b6 <sbrk_aligned+0x22>
 80096d0:	e7ef      	b.n	80096b2 <sbrk_aligned+0x1e>
 80096d2:	bf00      	nop
 80096d4:	200083ec 	.word	0x200083ec

080096d8 <_malloc_r>:
 80096d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096dc:	1ccd      	adds	r5, r1, #3
 80096de:	f025 0503 	bic.w	r5, r5, #3
 80096e2:	3508      	adds	r5, #8
 80096e4:	2d0c      	cmp	r5, #12
 80096e6:	bf38      	it	cc
 80096e8:	250c      	movcc	r5, #12
 80096ea:	2d00      	cmp	r5, #0
 80096ec:	4606      	mov	r6, r0
 80096ee:	db01      	blt.n	80096f4 <_malloc_r+0x1c>
 80096f0:	42a9      	cmp	r1, r5
 80096f2:	d904      	bls.n	80096fe <_malloc_r+0x26>
 80096f4:	230c      	movs	r3, #12
 80096f6:	6033      	str	r3, [r6, #0]
 80096f8:	2000      	movs	r0, #0
 80096fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80097d4 <_malloc_r+0xfc>
 8009702:	f000 f869 	bl	80097d8 <__malloc_lock>
 8009706:	f8d8 3000 	ldr.w	r3, [r8]
 800970a:	461c      	mov	r4, r3
 800970c:	bb44      	cbnz	r4, 8009760 <_malloc_r+0x88>
 800970e:	4629      	mov	r1, r5
 8009710:	4630      	mov	r0, r6
 8009712:	f7ff ffbf 	bl	8009694 <sbrk_aligned>
 8009716:	1c43      	adds	r3, r0, #1
 8009718:	4604      	mov	r4, r0
 800971a:	d158      	bne.n	80097ce <_malloc_r+0xf6>
 800971c:	f8d8 4000 	ldr.w	r4, [r8]
 8009720:	4627      	mov	r7, r4
 8009722:	2f00      	cmp	r7, #0
 8009724:	d143      	bne.n	80097ae <_malloc_r+0xd6>
 8009726:	2c00      	cmp	r4, #0
 8009728:	d04b      	beq.n	80097c2 <_malloc_r+0xea>
 800972a:	6823      	ldr	r3, [r4, #0]
 800972c:	4639      	mov	r1, r7
 800972e:	4630      	mov	r0, r6
 8009730:	eb04 0903 	add.w	r9, r4, r3
 8009734:	f002 fe4c 	bl	800c3d0 <_sbrk_r>
 8009738:	4581      	cmp	r9, r0
 800973a:	d142      	bne.n	80097c2 <_malloc_r+0xea>
 800973c:	6821      	ldr	r1, [r4, #0]
 800973e:	1a6d      	subs	r5, r5, r1
 8009740:	4629      	mov	r1, r5
 8009742:	4630      	mov	r0, r6
 8009744:	f7ff ffa6 	bl	8009694 <sbrk_aligned>
 8009748:	3001      	adds	r0, #1
 800974a:	d03a      	beq.n	80097c2 <_malloc_r+0xea>
 800974c:	6823      	ldr	r3, [r4, #0]
 800974e:	442b      	add	r3, r5
 8009750:	6023      	str	r3, [r4, #0]
 8009752:	f8d8 3000 	ldr.w	r3, [r8]
 8009756:	685a      	ldr	r2, [r3, #4]
 8009758:	bb62      	cbnz	r2, 80097b4 <_malloc_r+0xdc>
 800975a:	f8c8 7000 	str.w	r7, [r8]
 800975e:	e00f      	b.n	8009780 <_malloc_r+0xa8>
 8009760:	6822      	ldr	r2, [r4, #0]
 8009762:	1b52      	subs	r2, r2, r5
 8009764:	d420      	bmi.n	80097a8 <_malloc_r+0xd0>
 8009766:	2a0b      	cmp	r2, #11
 8009768:	d917      	bls.n	800979a <_malloc_r+0xc2>
 800976a:	1961      	adds	r1, r4, r5
 800976c:	42a3      	cmp	r3, r4
 800976e:	6025      	str	r5, [r4, #0]
 8009770:	bf18      	it	ne
 8009772:	6059      	strne	r1, [r3, #4]
 8009774:	6863      	ldr	r3, [r4, #4]
 8009776:	bf08      	it	eq
 8009778:	f8c8 1000 	streq.w	r1, [r8]
 800977c:	5162      	str	r2, [r4, r5]
 800977e:	604b      	str	r3, [r1, #4]
 8009780:	4630      	mov	r0, r6
 8009782:	f000 f82f 	bl	80097e4 <__malloc_unlock>
 8009786:	f104 000b 	add.w	r0, r4, #11
 800978a:	1d23      	adds	r3, r4, #4
 800978c:	f020 0007 	bic.w	r0, r0, #7
 8009790:	1ac2      	subs	r2, r0, r3
 8009792:	bf1c      	itt	ne
 8009794:	1a1b      	subne	r3, r3, r0
 8009796:	50a3      	strne	r3, [r4, r2]
 8009798:	e7af      	b.n	80096fa <_malloc_r+0x22>
 800979a:	6862      	ldr	r2, [r4, #4]
 800979c:	42a3      	cmp	r3, r4
 800979e:	bf0c      	ite	eq
 80097a0:	f8c8 2000 	streq.w	r2, [r8]
 80097a4:	605a      	strne	r2, [r3, #4]
 80097a6:	e7eb      	b.n	8009780 <_malloc_r+0xa8>
 80097a8:	4623      	mov	r3, r4
 80097aa:	6864      	ldr	r4, [r4, #4]
 80097ac:	e7ae      	b.n	800970c <_malloc_r+0x34>
 80097ae:	463c      	mov	r4, r7
 80097b0:	687f      	ldr	r7, [r7, #4]
 80097b2:	e7b6      	b.n	8009722 <_malloc_r+0x4a>
 80097b4:	461a      	mov	r2, r3
 80097b6:	685b      	ldr	r3, [r3, #4]
 80097b8:	42a3      	cmp	r3, r4
 80097ba:	d1fb      	bne.n	80097b4 <_malloc_r+0xdc>
 80097bc:	2300      	movs	r3, #0
 80097be:	6053      	str	r3, [r2, #4]
 80097c0:	e7de      	b.n	8009780 <_malloc_r+0xa8>
 80097c2:	230c      	movs	r3, #12
 80097c4:	6033      	str	r3, [r6, #0]
 80097c6:	4630      	mov	r0, r6
 80097c8:	f000 f80c 	bl	80097e4 <__malloc_unlock>
 80097cc:	e794      	b.n	80096f8 <_malloc_r+0x20>
 80097ce:	6005      	str	r5, [r0, #0]
 80097d0:	e7d6      	b.n	8009780 <_malloc_r+0xa8>
 80097d2:	bf00      	nop
 80097d4:	200083f0 	.word	0x200083f0

080097d8 <__malloc_lock>:
 80097d8:	4801      	ldr	r0, [pc, #4]	@ (80097e0 <__malloc_lock+0x8>)
 80097da:	f7fb bb0a 	b.w	8004df2 <__retarget_lock_acquire_recursive>
 80097de:	bf00      	nop
 80097e0:	20003468 	.word	0x20003468

080097e4 <__malloc_unlock>:
 80097e4:	4801      	ldr	r0, [pc, #4]	@ (80097ec <__malloc_unlock+0x8>)
 80097e6:	f7fb bb10 	b.w	8004e0a <__retarget_lock_release_recursive>
 80097ea:	bf00      	nop
 80097ec:	20003468 	.word	0x20003468

080097f0 <sulp>:
 80097f0:	b570      	push	{r4, r5, r6, lr}
 80097f2:	4604      	mov	r4, r0
 80097f4:	460d      	mov	r5, r1
 80097f6:	ec45 4b10 	vmov	d0, r4, r5
 80097fa:	4616      	mov	r6, r2
 80097fc:	f004 fbfe 	bl	800dffc <__ulp>
 8009800:	ec51 0b10 	vmov	r0, r1, d0
 8009804:	b17e      	cbz	r6, 8009826 <sulp+0x36>
 8009806:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800980a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800980e:	2b00      	cmp	r3, #0
 8009810:	dd09      	ble.n	8009826 <sulp+0x36>
 8009812:	051b      	lsls	r3, r3, #20
 8009814:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009818:	2400      	movs	r4, #0
 800981a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800981e:	4622      	mov	r2, r4
 8009820:	462b      	mov	r3, r5
 8009822:	f7f6 fef9 	bl	8000618 <__aeabi_dmul>
 8009826:	ec41 0b10 	vmov	d0, r0, r1
 800982a:	bd70      	pop	{r4, r5, r6, pc}
 800982c:	0000      	movs	r0, r0
	...

08009830 <_strtod_l>:
 8009830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009834:	b09f      	sub	sp, #124	@ 0x7c
 8009836:	460c      	mov	r4, r1
 8009838:	9217      	str	r2, [sp, #92]	@ 0x5c
 800983a:	2200      	movs	r2, #0
 800983c:	921a      	str	r2, [sp, #104]	@ 0x68
 800983e:	9005      	str	r0, [sp, #20]
 8009840:	f04f 0a00 	mov.w	sl, #0
 8009844:	f04f 0b00 	mov.w	fp, #0
 8009848:	460a      	mov	r2, r1
 800984a:	9219      	str	r2, [sp, #100]	@ 0x64
 800984c:	7811      	ldrb	r1, [r2, #0]
 800984e:	292b      	cmp	r1, #43	@ 0x2b
 8009850:	d04a      	beq.n	80098e8 <_strtod_l+0xb8>
 8009852:	d838      	bhi.n	80098c6 <_strtod_l+0x96>
 8009854:	290d      	cmp	r1, #13
 8009856:	d832      	bhi.n	80098be <_strtod_l+0x8e>
 8009858:	2908      	cmp	r1, #8
 800985a:	d832      	bhi.n	80098c2 <_strtod_l+0x92>
 800985c:	2900      	cmp	r1, #0
 800985e:	d03b      	beq.n	80098d8 <_strtod_l+0xa8>
 8009860:	2200      	movs	r2, #0
 8009862:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009864:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009866:	782a      	ldrb	r2, [r5, #0]
 8009868:	2a30      	cmp	r2, #48	@ 0x30
 800986a:	f040 80b3 	bne.w	80099d4 <_strtod_l+0x1a4>
 800986e:	786a      	ldrb	r2, [r5, #1]
 8009870:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009874:	2a58      	cmp	r2, #88	@ 0x58
 8009876:	d16e      	bne.n	8009956 <_strtod_l+0x126>
 8009878:	9302      	str	r3, [sp, #8]
 800987a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800987c:	9301      	str	r3, [sp, #4]
 800987e:	ab1a      	add	r3, sp, #104	@ 0x68
 8009880:	9300      	str	r3, [sp, #0]
 8009882:	4a8e      	ldr	r2, [pc, #568]	@ (8009abc <_strtod_l+0x28c>)
 8009884:	9805      	ldr	r0, [sp, #20]
 8009886:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009888:	a919      	add	r1, sp, #100	@ 0x64
 800988a:	f003 fd1b 	bl	800d2c4 <__gethex>
 800988e:	f010 060f 	ands.w	r6, r0, #15
 8009892:	4604      	mov	r4, r0
 8009894:	d005      	beq.n	80098a2 <_strtod_l+0x72>
 8009896:	2e06      	cmp	r6, #6
 8009898:	d128      	bne.n	80098ec <_strtod_l+0xbc>
 800989a:	3501      	adds	r5, #1
 800989c:	2300      	movs	r3, #0
 800989e:	9519      	str	r5, [sp, #100]	@ 0x64
 80098a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80098a2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	f040 858e 	bne.w	800a3c6 <_strtod_l+0xb96>
 80098aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098ac:	b1cb      	cbz	r3, 80098e2 <_strtod_l+0xb2>
 80098ae:	4652      	mov	r2, sl
 80098b0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80098b4:	ec43 2b10 	vmov	d0, r2, r3
 80098b8:	b01f      	add	sp, #124	@ 0x7c
 80098ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098be:	2920      	cmp	r1, #32
 80098c0:	d1ce      	bne.n	8009860 <_strtod_l+0x30>
 80098c2:	3201      	adds	r2, #1
 80098c4:	e7c1      	b.n	800984a <_strtod_l+0x1a>
 80098c6:	292d      	cmp	r1, #45	@ 0x2d
 80098c8:	d1ca      	bne.n	8009860 <_strtod_l+0x30>
 80098ca:	2101      	movs	r1, #1
 80098cc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80098ce:	1c51      	adds	r1, r2, #1
 80098d0:	9119      	str	r1, [sp, #100]	@ 0x64
 80098d2:	7852      	ldrb	r2, [r2, #1]
 80098d4:	2a00      	cmp	r2, #0
 80098d6:	d1c5      	bne.n	8009864 <_strtod_l+0x34>
 80098d8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80098da:	9419      	str	r4, [sp, #100]	@ 0x64
 80098dc:	2b00      	cmp	r3, #0
 80098de:	f040 8570 	bne.w	800a3c2 <_strtod_l+0xb92>
 80098e2:	4652      	mov	r2, sl
 80098e4:	465b      	mov	r3, fp
 80098e6:	e7e5      	b.n	80098b4 <_strtod_l+0x84>
 80098e8:	2100      	movs	r1, #0
 80098ea:	e7ef      	b.n	80098cc <_strtod_l+0x9c>
 80098ec:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80098ee:	b13a      	cbz	r2, 8009900 <_strtod_l+0xd0>
 80098f0:	2135      	movs	r1, #53	@ 0x35
 80098f2:	a81c      	add	r0, sp, #112	@ 0x70
 80098f4:	f004 fc7c 	bl	800e1f0 <__copybits>
 80098f8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80098fa:	9805      	ldr	r0, [sp, #20]
 80098fc:	f004 f84a 	bl	800d994 <_Bfree>
 8009900:	3e01      	subs	r6, #1
 8009902:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009904:	2e04      	cmp	r6, #4
 8009906:	d806      	bhi.n	8009916 <_strtod_l+0xe6>
 8009908:	e8df f006 	tbb	[pc, r6]
 800990c:	201d0314 	.word	0x201d0314
 8009910:	14          	.byte	0x14
 8009911:	00          	.byte	0x00
 8009912:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009916:	05e1      	lsls	r1, r4, #23
 8009918:	bf48      	it	mi
 800991a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800991e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009922:	0d1b      	lsrs	r3, r3, #20
 8009924:	051b      	lsls	r3, r3, #20
 8009926:	2b00      	cmp	r3, #0
 8009928:	d1bb      	bne.n	80098a2 <_strtod_l+0x72>
 800992a:	f002 fd73 	bl	800c414 <__errno>
 800992e:	2322      	movs	r3, #34	@ 0x22
 8009930:	6003      	str	r3, [r0, #0]
 8009932:	e7b6      	b.n	80098a2 <_strtod_l+0x72>
 8009934:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009938:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800993c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009940:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009944:	e7e7      	b.n	8009916 <_strtod_l+0xe6>
 8009946:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009ac4 <_strtod_l+0x294>
 800994a:	e7e4      	b.n	8009916 <_strtod_l+0xe6>
 800994c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009950:	f04f 3aff 	mov.w	sl, #4294967295
 8009954:	e7df      	b.n	8009916 <_strtod_l+0xe6>
 8009956:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009958:	1c5a      	adds	r2, r3, #1
 800995a:	9219      	str	r2, [sp, #100]	@ 0x64
 800995c:	785b      	ldrb	r3, [r3, #1]
 800995e:	2b30      	cmp	r3, #48	@ 0x30
 8009960:	d0f9      	beq.n	8009956 <_strtod_l+0x126>
 8009962:	2b00      	cmp	r3, #0
 8009964:	d09d      	beq.n	80098a2 <_strtod_l+0x72>
 8009966:	2301      	movs	r3, #1
 8009968:	9309      	str	r3, [sp, #36]	@ 0x24
 800996a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800996c:	930c      	str	r3, [sp, #48]	@ 0x30
 800996e:	2300      	movs	r3, #0
 8009970:	9308      	str	r3, [sp, #32]
 8009972:	930a      	str	r3, [sp, #40]	@ 0x28
 8009974:	461f      	mov	r7, r3
 8009976:	220a      	movs	r2, #10
 8009978:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800997a:	7805      	ldrb	r5, [r0, #0]
 800997c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009980:	b2d9      	uxtb	r1, r3
 8009982:	2909      	cmp	r1, #9
 8009984:	d928      	bls.n	80099d8 <_strtod_l+0x1a8>
 8009986:	494e      	ldr	r1, [pc, #312]	@ (8009ac0 <_strtod_l+0x290>)
 8009988:	2201      	movs	r2, #1
 800998a:	f001 fee0 	bl	800b74e <strncmp>
 800998e:	2800      	cmp	r0, #0
 8009990:	d032      	beq.n	80099f8 <_strtod_l+0x1c8>
 8009992:	2000      	movs	r0, #0
 8009994:	462a      	mov	r2, r5
 8009996:	4681      	mov	r9, r0
 8009998:	463d      	mov	r5, r7
 800999a:	4603      	mov	r3, r0
 800999c:	2a65      	cmp	r2, #101	@ 0x65
 800999e:	d001      	beq.n	80099a4 <_strtod_l+0x174>
 80099a0:	2a45      	cmp	r2, #69	@ 0x45
 80099a2:	d114      	bne.n	80099ce <_strtod_l+0x19e>
 80099a4:	b91d      	cbnz	r5, 80099ae <_strtod_l+0x17e>
 80099a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099a8:	4302      	orrs	r2, r0
 80099aa:	d095      	beq.n	80098d8 <_strtod_l+0xa8>
 80099ac:	2500      	movs	r5, #0
 80099ae:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80099b0:	1c62      	adds	r2, r4, #1
 80099b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80099b4:	7862      	ldrb	r2, [r4, #1]
 80099b6:	2a2b      	cmp	r2, #43	@ 0x2b
 80099b8:	d077      	beq.n	8009aaa <_strtod_l+0x27a>
 80099ba:	2a2d      	cmp	r2, #45	@ 0x2d
 80099bc:	d07b      	beq.n	8009ab6 <_strtod_l+0x286>
 80099be:	f04f 0c00 	mov.w	ip, #0
 80099c2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80099c6:	2909      	cmp	r1, #9
 80099c8:	f240 8082 	bls.w	8009ad0 <_strtod_l+0x2a0>
 80099cc:	9419      	str	r4, [sp, #100]	@ 0x64
 80099ce:	f04f 0800 	mov.w	r8, #0
 80099d2:	e0a2      	b.n	8009b1a <_strtod_l+0x2ea>
 80099d4:	2300      	movs	r3, #0
 80099d6:	e7c7      	b.n	8009968 <_strtod_l+0x138>
 80099d8:	2f08      	cmp	r7, #8
 80099da:	bfd5      	itete	le
 80099dc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80099de:	9908      	ldrgt	r1, [sp, #32]
 80099e0:	fb02 3301 	mlale	r3, r2, r1, r3
 80099e4:	fb02 3301 	mlagt	r3, r2, r1, r3
 80099e8:	f100 0001 	add.w	r0, r0, #1
 80099ec:	bfd4      	ite	le
 80099ee:	930a      	strle	r3, [sp, #40]	@ 0x28
 80099f0:	9308      	strgt	r3, [sp, #32]
 80099f2:	3701      	adds	r7, #1
 80099f4:	9019      	str	r0, [sp, #100]	@ 0x64
 80099f6:	e7bf      	b.n	8009978 <_strtod_l+0x148>
 80099f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099fa:	1c5a      	adds	r2, r3, #1
 80099fc:	9219      	str	r2, [sp, #100]	@ 0x64
 80099fe:	785a      	ldrb	r2, [r3, #1]
 8009a00:	b37f      	cbz	r7, 8009a62 <_strtod_l+0x232>
 8009a02:	4681      	mov	r9, r0
 8009a04:	463d      	mov	r5, r7
 8009a06:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009a0a:	2b09      	cmp	r3, #9
 8009a0c:	d912      	bls.n	8009a34 <_strtod_l+0x204>
 8009a0e:	2301      	movs	r3, #1
 8009a10:	e7c4      	b.n	800999c <_strtod_l+0x16c>
 8009a12:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a14:	1c5a      	adds	r2, r3, #1
 8009a16:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a18:	785a      	ldrb	r2, [r3, #1]
 8009a1a:	3001      	adds	r0, #1
 8009a1c:	2a30      	cmp	r2, #48	@ 0x30
 8009a1e:	d0f8      	beq.n	8009a12 <_strtod_l+0x1e2>
 8009a20:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009a24:	2b08      	cmp	r3, #8
 8009a26:	f200 84d3 	bhi.w	800a3d0 <_strtod_l+0xba0>
 8009a2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a2c:	930c      	str	r3, [sp, #48]	@ 0x30
 8009a2e:	4681      	mov	r9, r0
 8009a30:	2000      	movs	r0, #0
 8009a32:	4605      	mov	r5, r0
 8009a34:	3a30      	subs	r2, #48	@ 0x30
 8009a36:	f100 0301 	add.w	r3, r0, #1
 8009a3a:	d02a      	beq.n	8009a92 <_strtod_l+0x262>
 8009a3c:	4499      	add	r9, r3
 8009a3e:	eb00 0c05 	add.w	ip, r0, r5
 8009a42:	462b      	mov	r3, r5
 8009a44:	210a      	movs	r1, #10
 8009a46:	4563      	cmp	r3, ip
 8009a48:	d10d      	bne.n	8009a66 <_strtod_l+0x236>
 8009a4a:	1c69      	adds	r1, r5, #1
 8009a4c:	4401      	add	r1, r0
 8009a4e:	4428      	add	r0, r5
 8009a50:	2808      	cmp	r0, #8
 8009a52:	dc16      	bgt.n	8009a82 <_strtod_l+0x252>
 8009a54:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009a56:	230a      	movs	r3, #10
 8009a58:	fb03 2300 	mla	r3, r3, r0, r2
 8009a5c:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a5e:	2300      	movs	r3, #0
 8009a60:	e018      	b.n	8009a94 <_strtod_l+0x264>
 8009a62:	4638      	mov	r0, r7
 8009a64:	e7da      	b.n	8009a1c <_strtod_l+0x1ec>
 8009a66:	2b08      	cmp	r3, #8
 8009a68:	f103 0301 	add.w	r3, r3, #1
 8009a6c:	dc03      	bgt.n	8009a76 <_strtod_l+0x246>
 8009a6e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009a70:	434e      	muls	r6, r1
 8009a72:	960a      	str	r6, [sp, #40]	@ 0x28
 8009a74:	e7e7      	b.n	8009a46 <_strtod_l+0x216>
 8009a76:	2b10      	cmp	r3, #16
 8009a78:	bfde      	ittt	le
 8009a7a:	9e08      	ldrle	r6, [sp, #32]
 8009a7c:	434e      	mulle	r6, r1
 8009a7e:	9608      	strle	r6, [sp, #32]
 8009a80:	e7e1      	b.n	8009a46 <_strtod_l+0x216>
 8009a82:	280f      	cmp	r0, #15
 8009a84:	dceb      	bgt.n	8009a5e <_strtod_l+0x22e>
 8009a86:	9808      	ldr	r0, [sp, #32]
 8009a88:	230a      	movs	r3, #10
 8009a8a:	fb03 2300 	mla	r3, r3, r0, r2
 8009a8e:	9308      	str	r3, [sp, #32]
 8009a90:	e7e5      	b.n	8009a5e <_strtod_l+0x22e>
 8009a92:	4629      	mov	r1, r5
 8009a94:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009a96:	1c50      	adds	r0, r2, #1
 8009a98:	9019      	str	r0, [sp, #100]	@ 0x64
 8009a9a:	7852      	ldrb	r2, [r2, #1]
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	460d      	mov	r5, r1
 8009aa0:	e7b1      	b.n	8009a06 <_strtod_l+0x1d6>
 8009aa2:	f04f 0900 	mov.w	r9, #0
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	e77d      	b.n	80099a6 <_strtod_l+0x176>
 8009aaa:	f04f 0c00 	mov.w	ip, #0
 8009aae:	1ca2      	adds	r2, r4, #2
 8009ab0:	9219      	str	r2, [sp, #100]	@ 0x64
 8009ab2:	78a2      	ldrb	r2, [r4, #2]
 8009ab4:	e785      	b.n	80099c2 <_strtod_l+0x192>
 8009ab6:	f04f 0c01 	mov.w	ip, #1
 8009aba:	e7f8      	b.n	8009aae <_strtod_l+0x27e>
 8009abc:	08011648 	.word	0x08011648
 8009ac0:	08010cbe 	.word	0x08010cbe
 8009ac4:	7ff00000 	.word	0x7ff00000
 8009ac8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009aca:	1c51      	adds	r1, r2, #1
 8009acc:	9119      	str	r1, [sp, #100]	@ 0x64
 8009ace:	7852      	ldrb	r2, [r2, #1]
 8009ad0:	2a30      	cmp	r2, #48	@ 0x30
 8009ad2:	d0f9      	beq.n	8009ac8 <_strtod_l+0x298>
 8009ad4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009ad8:	2908      	cmp	r1, #8
 8009ada:	f63f af78 	bhi.w	80099ce <_strtod_l+0x19e>
 8009ade:	3a30      	subs	r2, #48	@ 0x30
 8009ae0:	920e      	str	r2, [sp, #56]	@ 0x38
 8009ae2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009ae4:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009ae6:	f04f 080a 	mov.w	r8, #10
 8009aea:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009aec:	1c56      	adds	r6, r2, #1
 8009aee:	9619      	str	r6, [sp, #100]	@ 0x64
 8009af0:	7852      	ldrb	r2, [r2, #1]
 8009af2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009af6:	f1be 0f09 	cmp.w	lr, #9
 8009afa:	d939      	bls.n	8009b70 <_strtod_l+0x340>
 8009afc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009afe:	1a76      	subs	r6, r6, r1
 8009b00:	2e08      	cmp	r6, #8
 8009b02:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009b06:	dc03      	bgt.n	8009b10 <_strtod_l+0x2e0>
 8009b08:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009b0a:	4588      	cmp	r8, r1
 8009b0c:	bfa8      	it	ge
 8009b0e:	4688      	movge	r8, r1
 8009b10:	f1bc 0f00 	cmp.w	ip, #0
 8009b14:	d001      	beq.n	8009b1a <_strtod_l+0x2ea>
 8009b16:	f1c8 0800 	rsb	r8, r8, #0
 8009b1a:	2d00      	cmp	r5, #0
 8009b1c:	d14e      	bne.n	8009bbc <_strtod_l+0x38c>
 8009b1e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b20:	4308      	orrs	r0, r1
 8009b22:	f47f aebe 	bne.w	80098a2 <_strtod_l+0x72>
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	f47f aed6 	bne.w	80098d8 <_strtod_l+0xa8>
 8009b2c:	2a69      	cmp	r2, #105	@ 0x69
 8009b2e:	d028      	beq.n	8009b82 <_strtod_l+0x352>
 8009b30:	dc25      	bgt.n	8009b7e <_strtod_l+0x34e>
 8009b32:	2a49      	cmp	r2, #73	@ 0x49
 8009b34:	d025      	beq.n	8009b82 <_strtod_l+0x352>
 8009b36:	2a4e      	cmp	r2, #78	@ 0x4e
 8009b38:	f47f aece 	bne.w	80098d8 <_strtod_l+0xa8>
 8009b3c:	499b      	ldr	r1, [pc, #620]	@ (8009dac <_strtod_l+0x57c>)
 8009b3e:	a819      	add	r0, sp, #100	@ 0x64
 8009b40:	f003 fde2 	bl	800d708 <__match>
 8009b44:	2800      	cmp	r0, #0
 8009b46:	f43f aec7 	beq.w	80098d8 <_strtod_l+0xa8>
 8009b4a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b4c:	781b      	ldrb	r3, [r3, #0]
 8009b4e:	2b28      	cmp	r3, #40	@ 0x28
 8009b50:	d12e      	bne.n	8009bb0 <_strtod_l+0x380>
 8009b52:	4997      	ldr	r1, [pc, #604]	@ (8009db0 <_strtod_l+0x580>)
 8009b54:	aa1c      	add	r2, sp, #112	@ 0x70
 8009b56:	a819      	add	r0, sp, #100	@ 0x64
 8009b58:	f003 fdea 	bl	800d730 <__hexnan>
 8009b5c:	2805      	cmp	r0, #5
 8009b5e:	d127      	bne.n	8009bb0 <_strtod_l+0x380>
 8009b60:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009b62:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009b66:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009b6a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009b6e:	e698      	b.n	80098a2 <_strtod_l+0x72>
 8009b70:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009b72:	fb08 2101 	mla	r1, r8, r1, r2
 8009b76:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009b7a:	920e      	str	r2, [sp, #56]	@ 0x38
 8009b7c:	e7b5      	b.n	8009aea <_strtod_l+0x2ba>
 8009b7e:	2a6e      	cmp	r2, #110	@ 0x6e
 8009b80:	e7da      	b.n	8009b38 <_strtod_l+0x308>
 8009b82:	498c      	ldr	r1, [pc, #560]	@ (8009db4 <_strtod_l+0x584>)
 8009b84:	a819      	add	r0, sp, #100	@ 0x64
 8009b86:	f003 fdbf 	bl	800d708 <__match>
 8009b8a:	2800      	cmp	r0, #0
 8009b8c:	f43f aea4 	beq.w	80098d8 <_strtod_l+0xa8>
 8009b90:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b92:	4989      	ldr	r1, [pc, #548]	@ (8009db8 <_strtod_l+0x588>)
 8009b94:	3b01      	subs	r3, #1
 8009b96:	a819      	add	r0, sp, #100	@ 0x64
 8009b98:	9319      	str	r3, [sp, #100]	@ 0x64
 8009b9a:	f003 fdb5 	bl	800d708 <__match>
 8009b9e:	b910      	cbnz	r0, 8009ba6 <_strtod_l+0x376>
 8009ba0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009ba2:	3301      	adds	r3, #1
 8009ba4:	9319      	str	r3, [sp, #100]	@ 0x64
 8009ba6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009dc8 <_strtod_l+0x598>
 8009baa:	f04f 0a00 	mov.w	sl, #0
 8009bae:	e678      	b.n	80098a2 <_strtod_l+0x72>
 8009bb0:	4882      	ldr	r0, [pc, #520]	@ (8009dbc <_strtod_l+0x58c>)
 8009bb2:	f002 fc71 	bl	800c498 <nan>
 8009bb6:	ec5b ab10 	vmov	sl, fp, d0
 8009bba:	e672      	b.n	80098a2 <_strtod_l+0x72>
 8009bbc:	eba8 0309 	sub.w	r3, r8, r9
 8009bc0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009bc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bc4:	2f00      	cmp	r7, #0
 8009bc6:	bf08      	it	eq
 8009bc8:	462f      	moveq	r7, r5
 8009bca:	2d10      	cmp	r5, #16
 8009bcc:	462c      	mov	r4, r5
 8009bce:	bfa8      	it	ge
 8009bd0:	2410      	movge	r4, #16
 8009bd2:	f7f6 fca7 	bl	8000524 <__aeabi_ui2d>
 8009bd6:	2d09      	cmp	r5, #9
 8009bd8:	4682      	mov	sl, r0
 8009bda:	468b      	mov	fp, r1
 8009bdc:	dc13      	bgt.n	8009c06 <_strtod_l+0x3d6>
 8009bde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	f43f ae5e 	beq.w	80098a2 <_strtod_l+0x72>
 8009be6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009be8:	dd78      	ble.n	8009cdc <_strtod_l+0x4ac>
 8009bea:	2b16      	cmp	r3, #22
 8009bec:	dc5f      	bgt.n	8009cae <_strtod_l+0x47e>
 8009bee:	4974      	ldr	r1, [pc, #464]	@ (8009dc0 <_strtod_l+0x590>)
 8009bf0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009bf4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009bf8:	4652      	mov	r2, sl
 8009bfa:	465b      	mov	r3, fp
 8009bfc:	f7f6 fd0c 	bl	8000618 <__aeabi_dmul>
 8009c00:	4682      	mov	sl, r0
 8009c02:	468b      	mov	fp, r1
 8009c04:	e64d      	b.n	80098a2 <_strtod_l+0x72>
 8009c06:	4b6e      	ldr	r3, [pc, #440]	@ (8009dc0 <_strtod_l+0x590>)
 8009c08:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009c0c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009c10:	f7f6 fd02 	bl	8000618 <__aeabi_dmul>
 8009c14:	4682      	mov	sl, r0
 8009c16:	9808      	ldr	r0, [sp, #32]
 8009c18:	468b      	mov	fp, r1
 8009c1a:	f7f6 fc83 	bl	8000524 <__aeabi_ui2d>
 8009c1e:	4602      	mov	r2, r0
 8009c20:	460b      	mov	r3, r1
 8009c22:	4650      	mov	r0, sl
 8009c24:	4659      	mov	r1, fp
 8009c26:	f7f6 fb41 	bl	80002ac <__adddf3>
 8009c2a:	2d0f      	cmp	r5, #15
 8009c2c:	4682      	mov	sl, r0
 8009c2e:	468b      	mov	fp, r1
 8009c30:	ddd5      	ble.n	8009bde <_strtod_l+0x3ae>
 8009c32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c34:	1b2c      	subs	r4, r5, r4
 8009c36:	441c      	add	r4, r3
 8009c38:	2c00      	cmp	r4, #0
 8009c3a:	f340 8096 	ble.w	8009d6a <_strtod_l+0x53a>
 8009c3e:	f014 030f 	ands.w	r3, r4, #15
 8009c42:	d00a      	beq.n	8009c5a <_strtod_l+0x42a>
 8009c44:	495e      	ldr	r1, [pc, #376]	@ (8009dc0 <_strtod_l+0x590>)
 8009c46:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c4a:	4652      	mov	r2, sl
 8009c4c:	465b      	mov	r3, fp
 8009c4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c52:	f7f6 fce1 	bl	8000618 <__aeabi_dmul>
 8009c56:	4682      	mov	sl, r0
 8009c58:	468b      	mov	fp, r1
 8009c5a:	f034 040f 	bics.w	r4, r4, #15
 8009c5e:	d073      	beq.n	8009d48 <_strtod_l+0x518>
 8009c60:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009c64:	dd48      	ble.n	8009cf8 <_strtod_l+0x4c8>
 8009c66:	2400      	movs	r4, #0
 8009c68:	46a0      	mov	r8, r4
 8009c6a:	940a      	str	r4, [sp, #40]	@ 0x28
 8009c6c:	46a1      	mov	r9, r4
 8009c6e:	9a05      	ldr	r2, [sp, #20]
 8009c70:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009dc8 <_strtod_l+0x598>
 8009c74:	2322      	movs	r3, #34	@ 0x22
 8009c76:	6013      	str	r3, [r2, #0]
 8009c78:	f04f 0a00 	mov.w	sl, #0
 8009c7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	f43f ae0f 	beq.w	80098a2 <_strtod_l+0x72>
 8009c84:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c86:	9805      	ldr	r0, [sp, #20]
 8009c88:	f003 fe84 	bl	800d994 <_Bfree>
 8009c8c:	9805      	ldr	r0, [sp, #20]
 8009c8e:	4649      	mov	r1, r9
 8009c90:	f003 fe80 	bl	800d994 <_Bfree>
 8009c94:	9805      	ldr	r0, [sp, #20]
 8009c96:	4641      	mov	r1, r8
 8009c98:	f003 fe7c 	bl	800d994 <_Bfree>
 8009c9c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009c9e:	9805      	ldr	r0, [sp, #20]
 8009ca0:	f003 fe78 	bl	800d994 <_Bfree>
 8009ca4:	9805      	ldr	r0, [sp, #20]
 8009ca6:	4621      	mov	r1, r4
 8009ca8:	f003 fe74 	bl	800d994 <_Bfree>
 8009cac:	e5f9      	b.n	80098a2 <_strtod_l+0x72>
 8009cae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cb0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009cb4:	4293      	cmp	r3, r2
 8009cb6:	dbbc      	blt.n	8009c32 <_strtod_l+0x402>
 8009cb8:	4c41      	ldr	r4, [pc, #260]	@ (8009dc0 <_strtod_l+0x590>)
 8009cba:	f1c5 050f 	rsb	r5, r5, #15
 8009cbe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009cc2:	4652      	mov	r2, sl
 8009cc4:	465b      	mov	r3, fp
 8009cc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cca:	f7f6 fca5 	bl	8000618 <__aeabi_dmul>
 8009cce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cd0:	1b5d      	subs	r5, r3, r5
 8009cd2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009cd6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009cda:	e78f      	b.n	8009bfc <_strtod_l+0x3cc>
 8009cdc:	3316      	adds	r3, #22
 8009cde:	dba8      	blt.n	8009c32 <_strtod_l+0x402>
 8009ce0:	4b37      	ldr	r3, [pc, #220]	@ (8009dc0 <_strtod_l+0x590>)
 8009ce2:	eba9 0808 	sub.w	r8, r9, r8
 8009ce6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009cea:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009cee:	4650      	mov	r0, sl
 8009cf0:	4659      	mov	r1, fp
 8009cf2:	f7f6 fdbb 	bl	800086c <__aeabi_ddiv>
 8009cf6:	e783      	b.n	8009c00 <_strtod_l+0x3d0>
 8009cf8:	4b32      	ldr	r3, [pc, #200]	@ (8009dc4 <_strtod_l+0x594>)
 8009cfa:	9308      	str	r3, [sp, #32]
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	1124      	asrs	r4, r4, #4
 8009d00:	4650      	mov	r0, sl
 8009d02:	4659      	mov	r1, fp
 8009d04:	461e      	mov	r6, r3
 8009d06:	2c01      	cmp	r4, #1
 8009d08:	dc21      	bgt.n	8009d4e <_strtod_l+0x51e>
 8009d0a:	b10b      	cbz	r3, 8009d10 <_strtod_l+0x4e0>
 8009d0c:	4682      	mov	sl, r0
 8009d0e:	468b      	mov	fp, r1
 8009d10:	492c      	ldr	r1, [pc, #176]	@ (8009dc4 <_strtod_l+0x594>)
 8009d12:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009d16:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009d1a:	4652      	mov	r2, sl
 8009d1c:	465b      	mov	r3, fp
 8009d1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d22:	f7f6 fc79 	bl	8000618 <__aeabi_dmul>
 8009d26:	4b28      	ldr	r3, [pc, #160]	@ (8009dc8 <_strtod_l+0x598>)
 8009d28:	460a      	mov	r2, r1
 8009d2a:	400b      	ands	r3, r1
 8009d2c:	4927      	ldr	r1, [pc, #156]	@ (8009dcc <_strtod_l+0x59c>)
 8009d2e:	428b      	cmp	r3, r1
 8009d30:	4682      	mov	sl, r0
 8009d32:	d898      	bhi.n	8009c66 <_strtod_l+0x436>
 8009d34:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009d38:	428b      	cmp	r3, r1
 8009d3a:	bf86      	itte	hi
 8009d3c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009dd0 <_strtod_l+0x5a0>
 8009d40:	f04f 3aff 	movhi.w	sl, #4294967295
 8009d44:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009d48:	2300      	movs	r3, #0
 8009d4a:	9308      	str	r3, [sp, #32]
 8009d4c:	e07a      	b.n	8009e44 <_strtod_l+0x614>
 8009d4e:	07e2      	lsls	r2, r4, #31
 8009d50:	d505      	bpl.n	8009d5e <_strtod_l+0x52e>
 8009d52:	9b08      	ldr	r3, [sp, #32]
 8009d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d58:	f7f6 fc5e 	bl	8000618 <__aeabi_dmul>
 8009d5c:	2301      	movs	r3, #1
 8009d5e:	9a08      	ldr	r2, [sp, #32]
 8009d60:	3208      	adds	r2, #8
 8009d62:	3601      	adds	r6, #1
 8009d64:	1064      	asrs	r4, r4, #1
 8009d66:	9208      	str	r2, [sp, #32]
 8009d68:	e7cd      	b.n	8009d06 <_strtod_l+0x4d6>
 8009d6a:	d0ed      	beq.n	8009d48 <_strtod_l+0x518>
 8009d6c:	4264      	negs	r4, r4
 8009d6e:	f014 020f 	ands.w	r2, r4, #15
 8009d72:	d00a      	beq.n	8009d8a <_strtod_l+0x55a>
 8009d74:	4b12      	ldr	r3, [pc, #72]	@ (8009dc0 <_strtod_l+0x590>)
 8009d76:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d7a:	4650      	mov	r0, sl
 8009d7c:	4659      	mov	r1, fp
 8009d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d82:	f7f6 fd73 	bl	800086c <__aeabi_ddiv>
 8009d86:	4682      	mov	sl, r0
 8009d88:	468b      	mov	fp, r1
 8009d8a:	1124      	asrs	r4, r4, #4
 8009d8c:	d0dc      	beq.n	8009d48 <_strtod_l+0x518>
 8009d8e:	2c1f      	cmp	r4, #31
 8009d90:	dd20      	ble.n	8009dd4 <_strtod_l+0x5a4>
 8009d92:	2400      	movs	r4, #0
 8009d94:	46a0      	mov	r8, r4
 8009d96:	940a      	str	r4, [sp, #40]	@ 0x28
 8009d98:	46a1      	mov	r9, r4
 8009d9a:	9a05      	ldr	r2, [sp, #20]
 8009d9c:	2322      	movs	r3, #34	@ 0x22
 8009d9e:	f04f 0a00 	mov.w	sl, #0
 8009da2:	f04f 0b00 	mov.w	fp, #0
 8009da6:	6013      	str	r3, [r2, #0]
 8009da8:	e768      	b.n	8009c7c <_strtod_l+0x44c>
 8009daa:	bf00      	nop
 8009dac:	08011796 	.word	0x08011796
 8009db0:	08011634 	.word	0x08011634
 8009db4:	0801178e 	.word	0x0801178e
 8009db8:	08011877 	.word	0x08011877
 8009dbc:	0801085a 	.word	0x0801085a
 8009dc0:	080119f0 	.word	0x080119f0
 8009dc4:	080119c8 	.word	0x080119c8
 8009dc8:	7ff00000 	.word	0x7ff00000
 8009dcc:	7ca00000 	.word	0x7ca00000
 8009dd0:	7fefffff 	.word	0x7fefffff
 8009dd4:	f014 0310 	ands.w	r3, r4, #16
 8009dd8:	bf18      	it	ne
 8009dda:	236a      	movne	r3, #106	@ 0x6a
 8009ddc:	4ea9      	ldr	r6, [pc, #676]	@ (800a084 <_strtod_l+0x854>)
 8009dde:	9308      	str	r3, [sp, #32]
 8009de0:	4650      	mov	r0, sl
 8009de2:	4659      	mov	r1, fp
 8009de4:	2300      	movs	r3, #0
 8009de6:	07e2      	lsls	r2, r4, #31
 8009de8:	d504      	bpl.n	8009df4 <_strtod_l+0x5c4>
 8009dea:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009dee:	f7f6 fc13 	bl	8000618 <__aeabi_dmul>
 8009df2:	2301      	movs	r3, #1
 8009df4:	1064      	asrs	r4, r4, #1
 8009df6:	f106 0608 	add.w	r6, r6, #8
 8009dfa:	d1f4      	bne.n	8009de6 <_strtod_l+0x5b6>
 8009dfc:	b10b      	cbz	r3, 8009e02 <_strtod_l+0x5d2>
 8009dfe:	4682      	mov	sl, r0
 8009e00:	468b      	mov	fp, r1
 8009e02:	9b08      	ldr	r3, [sp, #32]
 8009e04:	b1b3      	cbz	r3, 8009e34 <_strtod_l+0x604>
 8009e06:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009e0a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	4659      	mov	r1, fp
 8009e12:	dd0f      	ble.n	8009e34 <_strtod_l+0x604>
 8009e14:	2b1f      	cmp	r3, #31
 8009e16:	dd55      	ble.n	8009ec4 <_strtod_l+0x694>
 8009e18:	2b34      	cmp	r3, #52	@ 0x34
 8009e1a:	bfde      	ittt	le
 8009e1c:	f04f 33ff 	movle.w	r3, #4294967295
 8009e20:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009e24:	4093      	lslle	r3, r2
 8009e26:	f04f 0a00 	mov.w	sl, #0
 8009e2a:	bfcc      	ite	gt
 8009e2c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009e30:	ea03 0b01 	andle.w	fp, r3, r1
 8009e34:	2200      	movs	r2, #0
 8009e36:	2300      	movs	r3, #0
 8009e38:	4650      	mov	r0, sl
 8009e3a:	4659      	mov	r1, fp
 8009e3c:	f7f6 fe54 	bl	8000ae8 <__aeabi_dcmpeq>
 8009e40:	2800      	cmp	r0, #0
 8009e42:	d1a6      	bne.n	8009d92 <_strtod_l+0x562>
 8009e44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e46:	9300      	str	r3, [sp, #0]
 8009e48:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009e4a:	9805      	ldr	r0, [sp, #20]
 8009e4c:	462b      	mov	r3, r5
 8009e4e:	463a      	mov	r2, r7
 8009e50:	f003 fe08 	bl	800da64 <__s2b>
 8009e54:	900a      	str	r0, [sp, #40]	@ 0x28
 8009e56:	2800      	cmp	r0, #0
 8009e58:	f43f af05 	beq.w	8009c66 <_strtod_l+0x436>
 8009e5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e5e:	2a00      	cmp	r2, #0
 8009e60:	eba9 0308 	sub.w	r3, r9, r8
 8009e64:	bfa8      	it	ge
 8009e66:	2300      	movge	r3, #0
 8009e68:	9312      	str	r3, [sp, #72]	@ 0x48
 8009e6a:	2400      	movs	r4, #0
 8009e6c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009e70:	9316      	str	r3, [sp, #88]	@ 0x58
 8009e72:	46a0      	mov	r8, r4
 8009e74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e76:	9805      	ldr	r0, [sp, #20]
 8009e78:	6859      	ldr	r1, [r3, #4]
 8009e7a:	f003 fd4b 	bl	800d914 <_Balloc>
 8009e7e:	4681      	mov	r9, r0
 8009e80:	2800      	cmp	r0, #0
 8009e82:	f43f aef4 	beq.w	8009c6e <_strtod_l+0x43e>
 8009e86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e88:	691a      	ldr	r2, [r3, #16]
 8009e8a:	3202      	adds	r2, #2
 8009e8c:	f103 010c 	add.w	r1, r3, #12
 8009e90:	0092      	lsls	r2, r2, #2
 8009e92:	300c      	adds	r0, #12
 8009e94:	f002 faf0 	bl	800c478 <memcpy>
 8009e98:	ec4b ab10 	vmov	d0, sl, fp
 8009e9c:	9805      	ldr	r0, [sp, #20]
 8009e9e:	aa1c      	add	r2, sp, #112	@ 0x70
 8009ea0:	a91b      	add	r1, sp, #108	@ 0x6c
 8009ea2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009ea6:	f004 f919 	bl	800e0dc <__d2b>
 8009eaa:	901a      	str	r0, [sp, #104]	@ 0x68
 8009eac:	2800      	cmp	r0, #0
 8009eae:	f43f aede 	beq.w	8009c6e <_strtod_l+0x43e>
 8009eb2:	9805      	ldr	r0, [sp, #20]
 8009eb4:	2101      	movs	r1, #1
 8009eb6:	f003 fe6b 	bl	800db90 <__i2b>
 8009eba:	4680      	mov	r8, r0
 8009ebc:	b948      	cbnz	r0, 8009ed2 <_strtod_l+0x6a2>
 8009ebe:	f04f 0800 	mov.w	r8, #0
 8009ec2:	e6d4      	b.n	8009c6e <_strtod_l+0x43e>
 8009ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8009ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8009ecc:	ea03 0a0a 	and.w	sl, r3, sl
 8009ed0:	e7b0      	b.n	8009e34 <_strtod_l+0x604>
 8009ed2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009ed4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009ed6:	2d00      	cmp	r5, #0
 8009ed8:	bfab      	itete	ge
 8009eda:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009edc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009ede:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009ee0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009ee2:	bfac      	ite	ge
 8009ee4:	18ef      	addge	r7, r5, r3
 8009ee6:	1b5e      	sublt	r6, r3, r5
 8009ee8:	9b08      	ldr	r3, [sp, #32]
 8009eea:	1aed      	subs	r5, r5, r3
 8009eec:	4415      	add	r5, r2
 8009eee:	4b66      	ldr	r3, [pc, #408]	@ (800a088 <_strtod_l+0x858>)
 8009ef0:	3d01      	subs	r5, #1
 8009ef2:	429d      	cmp	r5, r3
 8009ef4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009ef8:	da50      	bge.n	8009f9c <_strtod_l+0x76c>
 8009efa:	1b5b      	subs	r3, r3, r5
 8009efc:	2b1f      	cmp	r3, #31
 8009efe:	eba2 0203 	sub.w	r2, r2, r3
 8009f02:	f04f 0101 	mov.w	r1, #1
 8009f06:	dc3d      	bgt.n	8009f84 <_strtod_l+0x754>
 8009f08:	fa01 f303 	lsl.w	r3, r1, r3
 8009f0c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009f0e:	2300      	movs	r3, #0
 8009f10:	9310      	str	r3, [sp, #64]	@ 0x40
 8009f12:	18bd      	adds	r5, r7, r2
 8009f14:	9b08      	ldr	r3, [sp, #32]
 8009f16:	42af      	cmp	r7, r5
 8009f18:	4416      	add	r6, r2
 8009f1a:	441e      	add	r6, r3
 8009f1c:	463b      	mov	r3, r7
 8009f1e:	bfa8      	it	ge
 8009f20:	462b      	movge	r3, r5
 8009f22:	42b3      	cmp	r3, r6
 8009f24:	bfa8      	it	ge
 8009f26:	4633      	movge	r3, r6
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	bfc2      	ittt	gt
 8009f2c:	1aed      	subgt	r5, r5, r3
 8009f2e:	1af6      	subgt	r6, r6, r3
 8009f30:	1aff      	subgt	r7, r7, r3
 8009f32:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	dd16      	ble.n	8009f66 <_strtod_l+0x736>
 8009f38:	4641      	mov	r1, r8
 8009f3a:	9805      	ldr	r0, [sp, #20]
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	f003 fee7 	bl	800dd10 <__pow5mult>
 8009f42:	4680      	mov	r8, r0
 8009f44:	2800      	cmp	r0, #0
 8009f46:	d0ba      	beq.n	8009ebe <_strtod_l+0x68e>
 8009f48:	4601      	mov	r1, r0
 8009f4a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009f4c:	9805      	ldr	r0, [sp, #20]
 8009f4e:	f003 fe35 	bl	800dbbc <__multiply>
 8009f52:	900e      	str	r0, [sp, #56]	@ 0x38
 8009f54:	2800      	cmp	r0, #0
 8009f56:	f43f ae8a 	beq.w	8009c6e <_strtod_l+0x43e>
 8009f5a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f5c:	9805      	ldr	r0, [sp, #20]
 8009f5e:	f003 fd19 	bl	800d994 <_Bfree>
 8009f62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f64:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f66:	2d00      	cmp	r5, #0
 8009f68:	dc1d      	bgt.n	8009fa6 <_strtod_l+0x776>
 8009f6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	dd23      	ble.n	8009fb8 <_strtod_l+0x788>
 8009f70:	4649      	mov	r1, r9
 8009f72:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009f74:	9805      	ldr	r0, [sp, #20]
 8009f76:	f003 fecb 	bl	800dd10 <__pow5mult>
 8009f7a:	4681      	mov	r9, r0
 8009f7c:	b9e0      	cbnz	r0, 8009fb8 <_strtod_l+0x788>
 8009f7e:	f04f 0900 	mov.w	r9, #0
 8009f82:	e674      	b.n	8009c6e <_strtod_l+0x43e>
 8009f84:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009f88:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009f8c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009f90:	35e2      	adds	r5, #226	@ 0xe2
 8009f92:	fa01 f305 	lsl.w	r3, r1, r5
 8009f96:	9310      	str	r3, [sp, #64]	@ 0x40
 8009f98:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009f9a:	e7ba      	b.n	8009f12 <_strtod_l+0x6e2>
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009fa4:	e7b5      	b.n	8009f12 <_strtod_l+0x6e2>
 8009fa6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009fa8:	9805      	ldr	r0, [sp, #20]
 8009faa:	462a      	mov	r2, r5
 8009fac:	f003 ff0a 	bl	800ddc4 <__lshift>
 8009fb0:	901a      	str	r0, [sp, #104]	@ 0x68
 8009fb2:	2800      	cmp	r0, #0
 8009fb4:	d1d9      	bne.n	8009f6a <_strtod_l+0x73a>
 8009fb6:	e65a      	b.n	8009c6e <_strtod_l+0x43e>
 8009fb8:	2e00      	cmp	r6, #0
 8009fba:	dd07      	ble.n	8009fcc <_strtod_l+0x79c>
 8009fbc:	4649      	mov	r1, r9
 8009fbe:	9805      	ldr	r0, [sp, #20]
 8009fc0:	4632      	mov	r2, r6
 8009fc2:	f003 feff 	bl	800ddc4 <__lshift>
 8009fc6:	4681      	mov	r9, r0
 8009fc8:	2800      	cmp	r0, #0
 8009fca:	d0d8      	beq.n	8009f7e <_strtod_l+0x74e>
 8009fcc:	2f00      	cmp	r7, #0
 8009fce:	dd08      	ble.n	8009fe2 <_strtod_l+0x7b2>
 8009fd0:	4641      	mov	r1, r8
 8009fd2:	9805      	ldr	r0, [sp, #20]
 8009fd4:	463a      	mov	r2, r7
 8009fd6:	f003 fef5 	bl	800ddc4 <__lshift>
 8009fda:	4680      	mov	r8, r0
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	f43f ae46 	beq.w	8009c6e <_strtod_l+0x43e>
 8009fe2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009fe4:	9805      	ldr	r0, [sp, #20]
 8009fe6:	464a      	mov	r2, r9
 8009fe8:	f003 ff74 	bl	800ded4 <__mdiff>
 8009fec:	4604      	mov	r4, r0
 8009fee:	2800      	cmp	r0, #0
 8009ff0:	f43f ae3d 	beq.w	8009c6e <_strtod_l+0x43e>
 8009ff4:	68c3      	ldr	r3, [r0, #12]
 8009ff6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	60c3      	str	r3, [r0, #12]
 8009ffc:	4641      	mov	r1, r8
 8009ffe:	f003 ff4d 	bl	800de9c <__mcmp>
 800a002:	2800      	cmp	r0, #0
 800a004:	da46      	bge.n	800a094 <_strtod_l+0x864>
 800a006:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a008:	ea53 030a 	orrs.w	r3, r3, sl
 800a00c:	d16c      	bne.n	800a0e8 <_strtod_l+0x8b8>
 800a00e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a012:	2b00      	cmp	r3, #0
 800a014:	d168      	bne.n	800a0e8 <_strtod_l+0x8b8>
 800a016:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a01a:	0d1b      	lsrs	r3, r3, #20
 800a01c:	051b      	lsls	r3, r3, #20
 800a01e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a022:	d961      	bls.n	800a0e8 <_strtod_l+0x8b8>
 800a024:	6963      	ldr	r3, [r4, #20]
 800a026:	b913      	cbnz	r3, 800a02e <_strtod_l+0x7fe>
 800a028:	6923      	ldr	r3, [r4, #16]
 800a02a:	2b01      	cmp	r3, #1
 800a02c:	dd5c      	ble.n	800a0e8 <_strtod_l+0x8b8>
 800a02e:	4621      	mov	r1, r4
 800a030:	2201      	movs	r2, #1
 800a032:	9805      	ldr	r0, [sp, #20]
 800a034:	f003 fec6 	bl	800ddc4 <__lshift>
 800a038:	4641      	mov	r1, r8
 800a03a:	4604      	mov	r4, r0
 800a03c:	f003 ff2e 	bl	800de9c <__mcmp>
 800a040:	2800      	cmp	r0, #0
 800a042:	dd51      	ble.n	800a0e8 <_strtod_l+0x8b8>
 800a044:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a048:	9a08      	ldr	r2, [sp, #32]
 800a04a:	0d1b      	lsrs	r3, r3, #20
 800a04c:	051b      	lsls	r3, r3, #20
 800a04e:	2a00      	cmp	r2, #0
 800a050:	d06b      	beq.n	800a12a <_strtod_l+0x8fa>
 800a052:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a056:	d868      	bhi.n	800a12a <_strtod_l+0x8fa>
 800a058:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a05c:	f67f ae9d 	bls.w	8009d9a <_strtod_l+0x56a>
 800a060:	4b0a      	ldr	r3, [pc, #40]	@ (800a08c <_strtod_l+0x85c>)
 800a062:	4650      	mov	r0, sl
 800a064:	4659      	mov	r1, fp
 800a066:	2200      	movs	r2, #0
 800a068:	f7f6 fad6 	bl	8000618 <__aeabi_dmul>
 800a06c:	4b08      	ldr	r3, [pc, #32]	@ (800a090 <_strtod_l+0x860>)
 800a06e:	400b      	ands	r3, r1
 800a070:	4682      	mov	sl, r0
 800a072:	468b      	mov	fp, r1
 800a074:	2b00      	cmp	r3, #0
 800a076:	f47f ae05 	bne.w	8009c84 <_strtod_l+0x454>
 800a07a:	9a05      	ldr	r2, [sp, #20]
 800a07c:	2322      	movs	r3, #34	@ 0x22
 800a07e:	6013      	str	r3, [r2, #0]
 800a080:	e600      	b.n	8009c84 <_strtod_l+0x454>
 800a082:	bf00      	nop
 800a084:	08011660 	.word	0x08011660
 800a088:	fffffc02 	.word	0xfffffc02
 800a08c:	39500000 	.word	0x39500000
 800a090:	7ff00000 	.word	0x7ff00000
 800a094:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a098:	d165      	bne.n	800a166 <_strtod_l+0x936>
 800a09a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a09c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a0a0:	b35a      	cbz	r2, 800a0fa <_strtod_l+0x8ca>
 800a0a2:	4a9f      	ldr	r2, [pc, #636]	@ (800a320 <_strtod_l+0xaf0>)
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	d12b      	bne.n	800a100 <_strtod_l+0x8d0>
 800a0a8:	9b08      	ldr	r3, [sp, #32]
 800a0aa:	4651      	mov	r1, sl
 800a0ac:	b303      	cbz	r3, 800a0f0 <_strtod_l+0x8c0>
 800a0ae:	4b9d      	ldr	r3, [pc, #628]	@ (800a324 <_strtod_l+0xaf4>)
 800a0b0:	465a      	mov	r2, fp
 800a0b2:	4013      	ands	r3, r2
 800a0b4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a0b8:	f04f 32ff 	mov.w	r2, #4294967295
 800a0bc:	d81b      	bhi.n	800a0f6 <_strtod_l+0x8c6>
 800a0be:	0d1b      	lsrs	r3, r3, #20
 800a0c0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a0c4:	fa02 f303 	lsl.w	r3, r2, r3
 800a0c8:	4299      	cmp	r1, r3
 800a0ca:	d119      	bne.n	800a100 <_strtod_l+0x8d0>
 800a0cc:	4b96      	ldr	r3, [pc, #600]	@ (800a328 <_strtod_l+0xaf8>)
 800a0ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a0d0:	429a      	cmp	r2, r3
 800a0d2:	d102      	bne.n	800a0da <_strtod_l+0x8aa>
 800a0d4:	3101      	adds	r1, #1
 800a0d6:	f43f adca 	beq.w	8009c6e <_strtod_l+0x43e>
 800a0da:	4b92      	ldr	r3, [pc, #584]	@ (800a324 <_strtod_l+0xaf4>)
 800a0dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a0de:	401a      	ands	r2, r3
 800a0e0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a0e4:	f04f 0a00 	mov.w	sl, #0
 800a0e8:	9b08      	ldr	r3, [sp, #32]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d1b8      	bne.n	800a060 <_strtod_l+0x830>
 800a0ee:	e5c9      	b.n	8009c84 <_strtod_l+0x454>
 800a0f0:	f04f 33ff 	mov.w	r3, #4294967295
 800a0f4:	e7e8      	b.n	800a0c8 <_strtod_l+0x898>
 800a0f6:	4613      	mov	r3, r2
 800a0f8:	e7e6      	b.n	800a0c8 <_strtod_l+0x898>
 800a0fa:	ea53 030a 	orrs.w	r3, r3, sl
 800a0fe:	d0a1      	beq.n	800a044 <_strtod_l+0x814>
 800a100:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a102:	b1db      	cbz	r3, 800a13c <_strtod_l+0x90c>
 800a104:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a106:	4213      	tst	r3, r2
 800a108:	d0ee      	beq.n	800a0e8 <_strtod_l+0x8b8>
 800a10a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a10c:	9a08      	ldr	r2, [sp, #32]
 800a10e:	4650      	mov	r0, sl
 800a110:	4659      	mov	r1, fp
 800a112:	b1bb      	cbz	r3, 800a144 <_strtod_l+0x914>
 800a114:	f7ff fb6c 	bl	80097f0 <sulp>
 800a118:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a11c:	ec53 2b10 	vmov	r2, r3, d0
 800a120:	f7f6 f8c4 	bl	80002ac <__adddf3>
 800a124:	4682      	mov	sl, r0
 800a126:	468b      	mov	fp, r1
 800a128:	e7de      	b.n	800a0e8 <_strtod_l+0x8b8>
 800a12a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a12e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a132:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a136:	f04f 3aff 	mov.w	sl, #4294967295
 800a13a:	e7d5      	b.n	800a0e8 <_strtod_l+0x8b8>
 800a13c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a13e:	ea13 0f0a 	tst.w	r3, sl
 800a142:	e7e1      	b.n	800a108 <_strtod_l+0x8d8>
 800a144:	f7ff fb54 	bl	80097f0 <sulp>
 800a148:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a14c:	ec53 2b10 	vmov	r2, r3, d0
 800a150:	f7f6 f8aa 	bl	80002a8 <__aeabi_dsub>
 800a154:	2200      	movs	r2, #0
 800a156:	2300      	movs	r3, #0
 800a158:	4682      	mov	sl, r0
 800a15a:	468b      	mov	fp, r1
 800a15c:	f7f6 fcc4 	bl	8000ae8 <__aeabi_dcmpeq>
 800a160:	2800      	cmp	r0, #0
 800a162:	d0c1      	beq.n	800a0e8 <_strtod_l+0x8b8>
 800a164:	e619      	b.n	8009d9a <_strtod_l+0x56a>
 800a166:	4641      	mov	r1, r8
 800a168:	4620      	mov	r0, r4
 800a16a:	f004 f80f 	bl	800e18c <__ratio>
 800a16e:	ec57 6b10 	vmov	r6, r7, d0
 800a172:	2200      	movs	r2, #0
 800a174:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a178:	4630      	mov	r0, r6
 800a17a:	4639      	mov	r1, r7
 800a17c:	f7f6 fcc8 	bl	8000b10 <__aeabi_dcmple>
 800a180:	2800      	cmp	r0, #0
 800a182:	d06f      	beq.n	800a264 <_strtod_l+0xa34>
 800a184:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a186:	2b00      	cmp	r3, #0
 800a188:	d17a      	bne.n	800a280 <_strtod_l+0xa50>
 800a18a:	f1ba 0f00 	cmp.w	sl, #0
 800a18e:	d158      	bne.n	800a242 <_strtod_l+0xa12>
 800a190:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a192:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a196:	2b00      	cmp	r3, #0
 800a198:	d15a      	bne.n	800a250 <_strtod_l+0xa20>
 800a19a:	4b64      	ldr	r3, [pc, #400]	@ (800a32c <_strtod_l+0xafc>)
 800a19c:	2200      	movs	r2, #0
 800a19e:	4630      	mov	r0, r6
 800a1a0:	4639      	mov	r1, r7
 800a1a2:	f7f6 fcab 	bl	8000afc <__aeabi_dcmplt>
 800a1a6:	2800      	cmp	r0, #0
 800a1a8:	d159      	bne.n	800a25e <_strtod_l+0xa2e>
 800a1aa:	4630      	mov	r0, r6
 800a1ac:	4639      	mov	r1, r7
 800a1ae:	4b60      	ldr	r3, [pc, #384]	@ (800a330 <_strtod_l+0xb00>)
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	f7f6 fa31 	bl	8000618 <__aeabi_dmul>
 800a1b6:	4606      	mov	r6, r0
 800a1b8:	460f      	mov	r7, r1
 800a1ba:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a1be:	9606      	str	r6, [sp, #24]
 800a1c0:	9307      	str	r3, [sp, #28]
 800a1c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a1c6:	4d57      	ldr	r5, [pc, #348]	@ (800a324 <_strtod_l+0xaf4>)
 800a1c8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a1cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1ce:	401d      	ands	r5, r3
 800a1d0:	4b58      	ldr	r3, [pc, #352]	@ (800a334 <_strtod_l+0xb04>)
 800a1d2:	429d      	cmp	r5, r3
 800a1d4:	f040 80b2 	bne.w	800a33c <_strtod_l+0xb0c>
 800a1d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1da:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a1de:	ec4b ab10 	vmov	d0, sl, fp
 800a1e2:	f003 ff0b 	bl	800dffc <__ulp>
 800a1e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a1ea:	ec51 0b10 	vmov	r0, r1, d0
 800a1ee:	f7f6 fa13 	bl	8000618 <__aeabi_dmul>
 800a1f2:	4652      	mov	r2, sl
 800a1f4:	465b      	mov	r3, fp
 800a1f6:	f7f6 f859 	bl	80002ac <__adddf3>
 800a1fa:	460b      	mov	r3, r1
 800a1fc:	4949      	ldr	r1, [pc, #292]	@ (800a324 <_strtod_l+0xaf4>)
 800a1fe:	4a4e      	ldr	r2, [pc, #312]	@ (800a338 <_strtod_l+0xb08>)
 800a200:	4019      	ands	r1, r3
 800a202:	4291      	cmp	r1, r2
 800a204:	4682      	mov	sl, r0
 800a206:	d942      	bls.n	800a28e <_strtod_l+0xa5e>
 800a208:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a20a:	4b47      	ldr	r3, [pc, #284]	@ (800a328 <_strtod_l+0xaf8>)
 800a20c:	429a      	cmp	r2, r3
 800a20e:	d103      	bne.n	800a218 <_strtod_l+0x9e8>
 800a210:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a212:	3301      	adds	r3, #1
 800a214:	f43f ad2b 	beq.w	8009c6e <_strtod_l+0x43e>
 800a218:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a328 <_strtod_l+0xaf8>
 800a21c:	f04f 3aff 	mov.w	sl, #4294967295
 800a220:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a222:	9805      	ldr	r0, [sp, #20]
 800a224:	f003 fbb6 	bl	800d994 <_Bfree>
 800a228:	9805      	ldr	r0, [sp, #20]
 800a22a:	4649      	mov	r1, r9
 800a22c:	f003 fbb2 	bl	800d994 <_Bfree>
 800a230:	9805      	ldr	r0, [sp, #20]
 800a232:	4641      	mov	r1, r8
 800a234:	f003 fbae 	bl	800d994 <_Bfree>
 800a238:	9805      	ldr	r0, [sp, #20]
 800a23a:	4621      	mov	r1, r4
 800a23c:	f003 fbaa 	bl	800d994 <_Bfree>
 800a240:	e618      	b.n	8009e74 <_strtod_l+0x644>
 800a242:	f1ba 0f01 	cmp.w	sl, #1
 800a246:	d103      	bne.n	800a250 <_strtod_l+0xa20>
 800a248:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	f43f ada5 	beq.w	8009d9a <_strtod_l+0x56a>
 800a250:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a300 <_strtod_l+0xad0>
 800a254:	4f35      	ldr	r7, [pc, #212]	@ (800a32c <_strtod_l+0xafc>)
 800a256:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a25a:	2600      	movs	r6, #0
 800a25c:	e7b1      	b.n	800a1c2 <_strtod_l+0x992>
 800a25e:	4f34      	ldr	r7, [pc, #208]	@ (800a330 <_strtod_l+0xb00>)
 800a260:	2600      	movs	r6, #0
 800a262:	e7aa      	b.n	800a1ba <_strtod_l+0x98a>
 800a264:	4b32      	ldr	r3, [pc, #200]	@ (800a330 <_strtod_l+0xb00>)
 800a266:	4630      	mov	r0, r6
 800a268:	4639      	mov	r1, r7
 800a26a:	2200      	movs	r2, #0
 800a26c:	f7f6 f9d4 	bl	8000618 <__aeabi_dmul>
 800a270:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a272:	4606      	mov	r6, r0
 800a274:	460f      	mov	r7, r1
 800a276:	2b00      	cmp	r3, #0
 800a278:	d09f      	beq.n	800a1ba <_strtod_l+0x98a>
 800a27a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a27e:	e7a0      	b.n	800a1c2 <_strtod_l+0x992>
 800a280:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a308 <_strtod_l+0xad8>
 800a284:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a288:	ec57 6b17 	vmov	r6, r7, d7
 800a28c:	e799      	b.n	800a1c2 <_strtod_l+0x992>
 800a28e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a292:	9b08      	ldr	r3, [sp, #32]
 800a294:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d1c1      	bne.n	800a220 <_strtod_l+0x9f0>
 800a29c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a2a0:	0d1b      	lsrs	r3, r3, #20
 800a2a2:	051b      	lsls	r3, r3, #20
 800a2a4:	429d      	cmp	r5, r3
 800a2a6:	d1bb      	bne.n	800a220 <_strtod_l+0x9f0>
 800a2a8:	4630      	mov	r0, r6
 800a2aa:	4639      	mov	r1, r7
 800a2ac:	f7f6 fcfc 	bl	8000ca8 <__aeabi_d2lz>
 800a2b0:	f7f6 f984 	bl	80005bc <__aeabi_l2d>
 800a2b4:	4602      	mov	r2, r0
 800a2b6:	460b      	mov	r3, r1
 800a2b8:	4630      	mov	r0, r6
 800a2ba:	4639      	mov	r1, r7
 800a2bc:	f7f5 fff4 	bl	80002a8 <__aeabi_dsub>
 800a2c0:	460b      	mov	r3, r1
 800a2c2:	4602      	mov	r2, r0
 800a2c4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a2c8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a2cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2ce:	ea46 060a 	orr.w	r6, r6, sl
 800a2d2:	431e      	orrs	r6, r3
 800a2d4:	d06f      	beq.n	800a3b6 <_strtod_l+0xb86>
 800a2d6:	a30e      	add	r3, pc, #56	@ (adr r3, 800a310 <_strtod_l+0xae0>)
 800a2d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2dc:	f7f6 fc0e 	bl	8000afc <__aeabi_dcmplt>
 800a2e0:	2800      	cmp	r0, #0
 800a2e2:	f47f accf 	bne.w	8009c84 <_strtod_l+0x454>
 800a2e6:	a30c      	add	r3, pc, #48	@ (adr r3, 800a318 <_strtod_l+0xae8>)
 800a2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a2f0:	f7f6 fc22 	bl	8000b38 <__aeabi_dcmpgt>
 800a2f4:	2800      	cmp	r0, #0
 800a2f6:	d093      	beq.n	800a220 <_strtod_l+0x9f0>
 800a2f8:	e4c4      	b.n	8009c84 <_strtod_l+0x454>
 800a2fa:	bf00      	nop
 800a2fc:	f3af 8000 	nop.w
 800a300:	00000000 	.word	0x00000000
 800a304:	bff00000 	.word	0xbff00000
 800a308:	00000000 	.word	0x00000000
 800a30c:	3ff00000 	.word	0x3ff00000
 800a310:	94a03595 	.word	0x94a03595
 800a314:	3fdfffff 	.word	0x3fdfffff
 800a318:	35afe535 	.word	0x35afe535
 800a31c:	3fe00000 	.word	0x3fe00000
 800a320:	000fffff 	.word	0x000fffff
 800a324:	7ff00000 	.word	0x7ff00000
 800a328:	7fefffff 	.word	0x7fefffff
 800a32c:	3ff00000 	.word	0x3ff00000
 800a330:	3fe00000 	.word	0x3fe00000
 800a334:	7fe00000 	.word	0x7fe00000
 800a338:	7c9fffff 	.word	0x7c9fffff
 800a33c:	9b08      	ldr	r3, [sp, #32]
 800a33e:	b323      	cbz	r3, 800a38a <_strtod_l+0xb5a>
 800a340:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a344:	d821      	bhi.n	800a38a <_strtod_l+0xb5a>
 800a346:	a328      	add	r3, pc, #160	@ (adr r3, 800a3e8 <_strtod_l+0xbb8>)
 800a348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a34c:	4630      	mov	r0, r6
 800a34e:	4639      	mov	r1, r7
 800a350:	f7f6 fbde 	bl	8000b10 <__aeabi_dcmple>
 800a354:	b1a0      	cbz	r0, 800a380 <_strtod_l+0xb50>
 800a356:	4639      	mov	r1, r7
 800a358:	4630      	mov	r0, r6
 800a35a:	f7f6 fc35 	bl	8000bc8 <__aeabi_d2uiz>
 800a35e:	2801      	cmp	r0, #1
 800a360:	bf38      	it	cc
 800a362:	2001      	movcc	r0, #1
 800a364:	f7f6 f8de 	bl	8000524 <__aeabi_ui2d>
 800a368:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a36a:	4606      	mov	r6, r0
 800a36c:	460f      	mov	r7, r1
 800a36e:	b9fb      	cbnz	r3, 800a3b0 <_strtod_l+0xb80>
 800a370:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a374:	9014      	str	r0, [sp, #80]	@ 0x50
 800a376:	9315      	str	r3, [sp, #84]	@ 0x54
 800a378:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a37c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a380:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a382:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a386:	1b5b      	subs	r3, r3, r5
 800a388:	9311      	str	r3, [sp, #68]	@ 0x44
 800a38a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a38e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a392:	f003 fe33 	bl	800dffc <__ulp>
 800a396:	4650      	mov	r0, sl
 800a398:	ec53 2b10 	vmov	r2, r3, d0
 800a39c:	4659      	mov	r1, fp
 800a39e:	f7f6 f93b 	bl	8000618 <__aeabi_dmul>
 800a3a2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a3a6:	f7f5 ff81 	bl	80002ac <__adddf3>
 800a3aa:	4682      	mov	sl, r0
 800a3ac:	468b      	mov	fp, r1
 800a3ae:	e770      	b.n	800a292 <_strtod_l+0xa62>
 800a3b0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a3b4:	e7e0      	b.n	800a378 <_strtod_l+0xb48>
 800a3b6:	a30e      	add	r3, pc, #56	@ (adr r3, 800a3f0 <_strtod_l+0xbc0>)
 800a3b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3bc:	f7f6 fb9e 	bl	8000afc <__aeabi_dcmplt>
 800a3c0:	e798      	b.n	800a2f4 <_strtod_l+0xac4>
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a3c6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a3c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a3ca:	6013      	str	r3, [r2, #0]
 800a3cc:	f7ff ba6d 	b.w	80098aa <_strtod_l+0x7a>
 800a3d0:	2a65      	cmp	r2, #101	@ 0x65
 800a3d2:	f43f ab66 	beq.w	8009aa2 <_strtod_l+0x272>
 800a3d6:	2a45      	cmp	r2, #69	@ 0x45
 800a3d8:	f43f ab63 	beq.w	8009aa2 <_strtod_l+0x272>
 800a3dc:	2301      	movs	r3, #1
 800a3de:	f7ff bb9e 	b.w	8009b1e <_strtod_l+0x2ee>
 800a3e2:	bf00      	nop
 800a3e4:	f3af 8000 	nop.w
 800a3e8:	ffc00000 	.word	0xffc00000
 800a3ec:	41dfffff 	.word	0x41dfffff
 800a3f0:	94a03595 	.word	0x94a03595
 800a3f4:	3fcfffff 	.word	0x3fcfffff

0800a3f8 <_strtod_r>:
 800a3f8:	4b01      	ldr	r3, [pc, #4]	@ (800a400 <_strtod_r+0x8>)
 800a3fa:	f7ff ba19 	b.w	8009830 <_strtod_l>
 800a3fe:	bf00      	nop
 800a400:	20000038 	.word	0x20000038

0800a404 <strtod>:
 800a404:	460a      	mov	r2, r1
 800a406:	4601      	mov	r1, r0
 800a408:	4802      	ldr	r0, [pc, #8]	@ (800a414 <strtod+0x10>)
 800a40a:	4b03      	ldr	r3, [pc, #12]	@ (800a418 <strtod+0x14>)
 800a40c:	6800      	ldr	r0, [r0, #0]
 800a40e:	f7ff ba0f 	b.w	8009830 <_strtod_l>
 800a412:	bf00      	nop
 800a414:	200001a4 	.word	0x200001a4
 800a418:	20000038 	.word	0x20000038

0800a41c <_strtol_l.constprop.0>:
 800a41c:	2b24      	cmp	r3, #36	@ 0x24
 800a41e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a422:	4686      	mov	lr, r0
 800a424:	4690      	mov	r8, r2
 800a426:	d801      	bhi.n	800a42c <_strtol_l.constprop.0+0x10>
 800a428:	2b01      	cmp	r3, #1
 800a42a:	d106      	bne.n	800a43a <_strtol_l.constprop.0+0x1e>
 800a42c:	f001 fff2 	bl	800c414 <__errno>
 800a430:	2316      	movs	r3, #22
 800a432:	6003      	str	r3, [r0, #0]
 800a434:	2000      	movs	r0, #0
 800a436:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a43a:	4834      	ldr	r0, [pc, #208]	@ (800a50c <_strtol_l.constprop.0+0xf0>)
 800a43c:	460d      	mov	r5, r1
 800a43e:	462a      	mov	r2, r5
 800a440:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a444:	5d06      	ldrb	r6, [r0, r4]
 800a446:	f016 0608 	ands.w	r6, r6, #8
 800a44a:	d1f8      	bne.n	800a43e <_strtol_l.constprop.0+0x22>
 800a44c:	2c2d      	cmp	r4, #45	@ 0x2d
 800a44e:	d12d      	bne.n	800a4ac <_strtol_l.constprop.0+0x90>
 800a450:	782c      	ldrb	r4, [r5, #0]
 800a452:	2601      	movs	r6, #1
 800a454:	1c95      	adds	r5, r2, #2
 800a456:	f033 0210 	bics.w	r2, r3, #16
 800a45a:	d109      	bne.n	800a470 <_strtol_l.constprop.0+0x54>
 800a45c:	2c30      	cmp	r4, #48	@ 0x30
 800a45e:	d12a      	bne.n	800a4b6 <_strtol_l.constprop.0+0x9a>
 800a460:	782a      	ldrb	r2, [r5, #0]
 800a462:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a466:	2a58      	cmp	r2, #88	@ 0x58
 800a468:	d125      	bne.n	800a4b6 <_strtol_l.constprop.0+0x9a>
 800a46a:	786c      	ldrb	r4, [r5, #1]
 800a46c:	2310      	movs	r3, #16
 800a46e:	3502      	adds	r5, #2
 800a470:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a474:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a478:	2200      	movs	r2, #0
 800a47a:	fbbc f9f3 	udiv	r9, ip, r3
 800a47e:	4610      	mov	r0, r2
 800a480:	fb03 ca19 	mls	sl, r3, r9, ip
 800a484:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a488:	2f09      	cmp	r7, #9
 800a48a:	d81b      	bhi.n	800a4c4 <_strtol_l.constprop.0+0xa8>
 800a48c:	463c      	mov	r4, r7
 800a48e:	42a3      	cmp	r3, r4
 800a490:	dd27      	ble.n	800a4e2 <_strtol_l.constprop.0+0xc6>
 800a492:	1c57      	adds	r7, r2, #1
 800a494:	d007      	beq.n	800a4a6 <_strtol_l.constprop.0+0x8a>
 800a496:	4581      	cmp	r9, r0
 800a498:	d320      	bcc.n	800a4dc <_strtol_l.constprop.0+0xc0>
 800a49a:	d101      	bne.n	800a4a0 <_strtol_l.constprop.0+0x84>
 800a49c:	45a2      	cmp	sl, r4
 800a49e:	db1d      	blt.n	800a4dc <_strtol_l.constprop.0+0xc0>
 800a4a0:	fb00 4003 	mla	r0, r0, r3, r4
 800a4a4:	2201      	movs	r2, #1
 800a4a6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a4aa:	e7eb      	b.n	800a484 <_strtol_l.constprop.0+0x68>
 800a4ac:	2c2b      	cmp	r4, #43	@ 0x2b
 800a4ae:	bf04      	itt	eq
 800a4b0:	782c      	ldrbeq	r4, [r5, #0]
 800a4b2:	1c95      	addeq	r5, r2, #2
 800a4b4:	e7cf      	b.n	800a456 <_strtol_l.constprop.0+0x3a>
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d1da      	bne.n	800a470 <_strtol_l.constprop.0+0x54>
 800a4ba:	2c30      	cmp	r4, #48	@ 0x30
 800a4bc:	bf0c      	ite	eq
 800a4be:	2308      	moveq	r3, #8
 800a4c0:	230a      	movne	r3, #10
 800a4c2:	e7d5      	b.n	800a470 <_strtol_l.constprop.0+0x54>
 800a4c4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a4c8:	2f19      	cmp	r7, #25
 800a4ca:	d801      	bhi.n	800a4d0 <_strtol_l.constprop.0+0xb4>
 800a4cc:	3c37      	subs	r4, #55	@ 0x37
 800a4ce:	e7de      	b.n	800a48e <_strtol_l.constprop.0+0x72>
 800a4d0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a4d4:	2f19      	cmp	r7, #25
 800a4d6:	d804      	bhi.n	800a4e2 <_strtol_l.constprop.0+0xc6>
 800a4d8:	3c57      	subs	r4, #87	@ 0x57
 800a4da:	e7d8      	b.n	800a48e <_strtol_l.constprop.0+0x72>
 800a4dc:	f04f 32ff 	mov.w	r2, #4294967295
 800a4e0:	e7e1      	b.n	800a4a6 <_strtol_l.constprop.0+0x8a>
 800a4e2:	1c53      	adds	r3, r2, #1
 800a4e4:	d108      	bne.n	800a4f8 <_strtol_l.constprop.0+0xdc>
 800a4e6:	2322      	movs	r3, #34	@ 0x22
 800a4e8:	f8ce 3000 	str.w	r3, [lr]
 800a4ec:	4660      	mov	r0, ip
 800a4ee:	f1b8 0f00 	cmp.w	r8, #0
 800a4f2:	d0a0      	beq.n	800a436 <_strtol_l.constprop.0+0x1a>
 800a4f4:	1e69      	subs	r1, r5, #1
 800a4f6:	e006      	b.n	800a506 <_strtol_l.constprop.0+0xea>
 800a4f8:	b106      	cbz	r6, 800a4fc <_strtol_l.constprop.0+0xe0>
 800a4fa:	4240      	negs	r0, r0
 800a4fc:	f1b8 0f00 	cmp.w	r8, #0
 800a500:	d099      	beq.n	800a436 <_strtol_l.constprop.0+0x1a>
 800a502:	2a00      	cmp	r2, #0
 800a504:	d1f6      	bne.n	800a4f4 <_strtol_l.constprop.0+0xd8>
 800a506:	f8c8 1000 	str.w	r1, [r8]
 800a50a:	e794      	b.n	800a436 <_strtol_l.constprop.0+0x1a>
 800a50c:	08011689 	.word	0x08011689

0800a510 <_strtol_r>:
 800a510:	f7ff bf84 	b.w	800a41c <_strtol_l.constprop.0>

0800a514 <strtol>:
 800a514:	4613      	mov	r3, r2
 800a516:	460a      	mov	r2, r1
 800a518:	4601      	mov	r1, r0
 800a51a:	4802      	ldr	r0, [pc, #8]	@ (800a524 <strtol+0x10>)
 800a51c:	6800      	ldr	r0, [r0, #0]
 800a51e:	f7ff bf7d 	b.w	800a41c <_strtol_l.constprop.0>
 800a522:	bf00      	nop
 800a524:	200001a4 	.word	0x200001a4

0800a528 <__cvt>:
 800a528:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a52c:	ec57 6b10 	vmov	r6, r7, d0
 800a530:	2f00      	cmp	r7, #0
 800a532:	460c      	mov	r4, r1
 800a534:	4619      	mov	r1, r3
 800a536:	463b      	mov	r3, r7
 800a538:	bfbb      	ittet	lt
 800a53a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a53e:	461f      	movlt	r7, r3
 800a540:	2300      	movge	r3, #0
 800a542:	232d      	movlt	r3, #45	@ 0x2d
 800a544:	700b      	strb	r3, [r1, #0]
 800a546:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a548:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a54c:	4691      	mov	r9, r2
 800a54e:	f023 0820 	bic.w	r8, r3, #32
 800a552:	bfbc      	itt	lt
 800a554:	4632      	movlt	r2, r6
 800a556:	4616      	movlt	r6, r2
 800a558:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a55c:	d005      	beq.n	800a56a <__cvt+0x42>
 800a55e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a562:	d100      	bne.n	800a566 <__cvt+0x3e>
 800a564:	3401      	adds	r4, #1
 800a566:	2102      	movs	r1, #2
 800a568:	e000      	b.n	800a56c <__cvt+0x44>
 800a56a:	2103      	movs	r1, #3
 800a56c:	ab03      	add	r3, sp, #12
 800a56e:	9301      	str	r3, [sp, #4]
 800a570:	ab02      	add	r3, sp, #8
 800a572:	9300      	str	r3, [sp, #0]
 800a574:	ec47 6b10 	vmov	d0, r6, r7
 800a578:	4653      	mov	r3, sl
 800a57a:	4622      	mov	r2, r4
 800a57c:	f002 f82c 	bl	800c5d8 <_dtoa_r>
 800a580:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a584:	4605      	mov	r5, r0
 800a586:	d119      	bne.n	800a5bc <__cvt+0x94>
 800a588:	f019 0f01 	tst.w	r9, #1
 800a58c:	d00e      	beq.n	800a5ac <__cvt+0x84>
 800a58e:	eb00 0904 	add.w	r9, r0, r4
 800a592:	2200      	movs	r2, #0
 800a594:	2300      	movs	r3, #0
 800a596:	4630      	mov	r0, r6
 800a598:	4639      	mov	r1, r7
 800a59a:	f7f6 faa5 	bl	8000ae8 <__aeabi_dcmpeq>
 800a59e:	b108      	cbz	r0, 800a5a4 <__cvt+0x7c>
 800a5a0:	f8cd 900c 	str.w	r9, [sp, #12]
 800a5a4:	2230      	movs	r2, #48	@ 0x30
 800a5a6:	9b03      	ldr	r3, [sp, #12]
 800a5a8:	454b      	cmp	r3, r9
 800a5aa:	d31e      	bcc.n	800a5ea <__cvt+0xc2>
 800a5ac:	9b03      	ldr	r3, [sp, #12]
 800a5ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a5b0:	1b5b      	subs	r3, r3, r5
 800a5b2:	4628      	mov	r0, r5
 800a5b4:	6013      	str	r3, [r2, #0]
 800a5b6:	b004      	add	sp, #16
 800a5b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a5c0:	eb00 0904 	add.w	r9, r0, r4
 800a5c4:	d1e5      	bne.n	800a592 <__cvt+0x6a>
 800a5c6:	7803      	ldrb	r3, [r0, #0]
 800a5c8:	2b30      	cmp	r3, #48	@ 0x30
 800a5ca:	d10a      	bne.n	800a5e2 <__cvt+0xba>
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	4630      	mov	r0, r6
 800a5d2:	4639      	mov	r1, r7
 800a5d4:	f7f6 fa88 	bl	8000ae8 <__aeabi_dcmpeq>
 800a5d8:	b918      	cbnz	r0, 800a5e2 <__cvt+0xba>
 800a5da:	f1c4 0401 	rsb	r4, r4, #1
 800a5de:	f8ca 4000 	str.w	r4, [sl]
 800a5e2:	f8da 3000 	ldr.w	r3, [sl]
 800a5e6:	4499      	add	r9, r3
 800a5e8:	e7d3      	b.n	800a592 <__cvt+0x6a>
 800a5ea:	1c59      	adds	r1, r3, #1
 800a5ec:	9103      	str	r1, [sp, #12]
 800a5ee:	701a      	strb	r2, [r3, #0]
 800a5f0:	e7d9      	b.n	800a5a6 <__cvt+0x7e>

0800a5f2 <__exponent>:
 800a5f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5f4:	2900      	cmp	r1, #0
 800a5f6:	bfba      	itte	lt
 800a5f8:	4249      	neglt	r1, r1
 800a5fa:	232d      	movlt	r3, #45	@ 0x2d
 800a5fc:	232b      	movge	r3, #43	@ 0x2b
 800a5fe:	2909      	cmp	r1, #9
 800a600:	7002      	strb	r2, [r0, #0]
 800a602:	7043      	strb	r3, [r0, #1]
 800a604:	dd29      	ble.n	800a65a <__exponent+0x68>
 800a606:	f10d 0307 	add.w	r3, sp, #7
 800a60a:	461d      	mov	r5, r3
 800a60c:	270a      	movs	r7, #10
 800a60e:	461a      	mov	r2, r3
 800a610:	fbb1 f6f7 	udiv	r6, r1, r7
 800a614:	fb07 1416 	mls	r4, r7, r6, r1
 800a618:	3430      	adds	r4, #48	@ 0x30
 800a61a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a61e:	460c      	mov	r4, r1
 800a620:	2c63      	cmp	r4, #99	@ 0x63
 800a622:	f103 33ff 	add.w	r3, r3, #4294967295
 800a626:	4631      	mov	r1, r6
 800a628:	dcf1      	bgt.n	800a60e <__exponent+0x1c>
 800a62a:	3130      	adds	r1, #48	@ 0x30
 800a62c:	1e94      	subs	r4, r2, #2
 800a62e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a632:	1c41      	adds	r1, r0, #1
 800a634:	4623      	mov	r3, r4
 800a636:	42ab      	cmp	r3, r5
 800a638:	d30a      	bcc.n	800a650 <__exponent+0x5e>
 800a63a:	f10d 0309 	add.w	r3, sp, #9
 800a63e:	1a9b      	subs	r3, r3, r2
 800a640:	42ac      	cmp	r4, r5
 800a642:	bf88      	it	hi
 800a644:	2300      	movhi	r3, #0
 800a646:	3302      	adds	r3, #2
 800a648:	4403      	add	r3, r0
 800a64a:	1a18      	subs	r0, r3, r0
 800a64c:	b003      	add	sp, #12
 800a64e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a650:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a654:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a658:	e7ed      	b.n	800a636 <__exponent+0x44>
 800a65a:	2330      	movs	r3, #48	@ 0x30
 800a65c:	3130      	adds	r1, #48	@ 0x30
 800a65e:	7083      	strb	r3, [r0, #2]
 800a660:	70c1      	strb	r1, [r0, #3]
 800a662:	1d03      	adds	r3, r0, #4
 800a664:	e7f1      	b.n	800a64a <__exponent+0x58>
	...

0800a668 <_printf_float>:
 800a668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a66c:	b08d      	sub	sp, #52	@ 0x34
 800a66e:	460c      	mov	r4, r1
 800a670:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a674:	4616      	mov	r6, r2
 800a676:	461f      	mov	r7, r3
 800a678:	4605      	mov	r5, r0
 800a67a:	f001 fe1b 	bl	800c2b4 <_localeconv_r>
 800a67e:	6803      	ldr	r3, [r0, #0]
 800a680:	9304      	str	r3, [sp, #16]
 800a682:	4618      	mov	r0, r3
 800a684:	f7f5 fe04 	bl	8000290 <strlen>
 800a688:	2300      	movs	r3, #0
 800a68a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a68c:	f8d8 3000 	ldr.w	r3, [r8]
 800a690:	9005      	str	r0, [sp, #20]
 800a692:	3307      	adds	r3, #7
 800a694:	f023 0307 	bic.w	r3, r3, #7
 800a698:	f103 0208 	add.w	r2, r3, #8
 800a69c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a6a0:	f8d4 b000 	ldr.w	fp, [r4]
 800a6a4:	f8c8 2000 	str.w	r2, [r8]
 800a6a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a6ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a6b0:	9307      	str	r3, [sp, #28]
 800a6b2:	f8cd 8018 	str.w	r8, [sp, #24]
 800a6b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a6ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6be:	4b9c      	ldr	r3, [pc, #624]	@ (800a930 <_printf_float+0x2c8>)
 800a6c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a6c4:	f7f6 fa42 	bl	8000b4c <__aeabi_dcmpun>
 800a6c8:	bb70      	cbnz	r0, 800a728 <_printf_float+0xc0>
 800a6ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6ce:	4b98      	ldr	r3, [pc, #608]	@ (800a930 <_printf_float+0x2c8>)
 800a6d0:	f04f 32ff 	mov.w	r2, #4294967295
 800a6d4:	f7f6 fa1c 	bl	8000b10 <__aeabi_dcmple>
 800a6d8:	bb30      	cbnz	r0, 800a728 <_printf_float+0xc0>
 800a6da:	2200      	movs	r2, #0
 800a6dc:	2300      	movs	r3, #0
 800a6de:	4640      	mov	r0, r8
 800a6e0:	4649      	mov	r1, r9
 800a6e2:	f7f6 fa0b 	bl	8000afc <__aeabi_dcmplt>
 800a6e6:	b110      	cbz	r0, 800a6ee <_printf_float+0x86>
 800a6e8:	232d      	movs	r3, #45	@ 0x2d
 800a6ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a6ee:	4a91      	ldr	r2, [pc, #580]	@ (800a934 <_printf_float+0x2cc>)
 800a6f0:	4b91      	ldr	r3, [pc, #580]	@ (800a938 <_printf_float+0x2d0>)
 800a6f2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a6f6:	bf94      	ite	ls
 800a6f8:	4690      	movls	r8, r2
 800a6fa:	4698      	movhi	r8, r3
 800a6fc:	2303      	movs	r3, #3
 800a6fe:	6123      	str	r3, [r4, #16]
 800a700:	f02b 0304 	bic.w	r3, fp, #4
 800a704:	6023      	str	r3, [r4, #0]
 800a706:	f04f 0900 	mov.w	r9, #0
 800a70a:	9700      	str	r7, [sp, #0]
 800a70c:	4633      	mov	r3, r6
 800a70e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a710:	4621      	mov	r1, r4
 800a712:	4628      	mov	r0, r5
 800a714:	f000 f9d2 	bl	800aabc <_printf_common>
 800a718:	3001      	adds	r0, #1
 800a71a:	f040 808d 	bne.w	800a838 <_printf_float+0x1d0>
 800a71e:	f04f 30ff 	mov.w	r0, #4294967295
 800a722:	b00d      	add	sp, #52	@ 0x34
 800a724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a728:	4642      	mov	r2, r8
 800a72a:	464b      	mov	r3, r9
 800a72c:	4640      	mov	r0, r8
 800a72e:	4649      	mov	r1, r9
 800a730:	f7f6 fa0c 	bl	8000b4c <__aeabi_dcmpun>
 800a734:	b140      	cbz	r0, 800a748 <_printf_float+0xe0>
 800a736:	464b      	mov	r3, r9
 800a738:	2b00      	cmp	r3, #0
 800a73a:	bfbc      	itt	lt
 800a73c:	232d      	movlt	r3, #45	@ 0x2d
 800a73e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a742:	4a7e      	ldr	r2, [pc, #504]	@ (800a93c <_printf_float+0x2d4>)
 800a744:	4b7e      	ldr	r3, [pc, #504]	@ (800a940 <_printf_float+0x2d8>)
 800a746:	e7d4      	b.n	800a6f2 <_printf_float+0x8a>
 800a748:	6863      	ldr	r3, [r4, #4]
 800a74a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a74e:	9206      	str	r2, [sp, #24]
 800a750:	1c5a      	adds	r2, r3, #1
 800a752:	d13b      	bne.n	800a7cc <_printf_float+0x164>
 800a754:	2306      	movs	r3, #6
 800a756:	6063      	str	r3, [r4, #4]
 800a758:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a75c:	2300      	movs	r3, #0
 800a75e:	6022      	str	r2, [r4, #0]
 800a760:	9303      	str	r3, [sp, #12]
 800a762:	ab0a      	add	r3, sp, #40	@ 0x28
 800a764:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a768:	ab09      	add	r3, sp, #36	@ 0x24
 800a76a:	9300      	str	r3, [sp, #0]
 800a76c:	6861      	ldr	r1, [r4, #4]
 800a76e:	ec49 8b10 	vmov	d0, r8, r9
 800a772:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a776:	4628      	mov	r0, r5
 800a778:	f7ff fed6 	bl	800a528 <__cvt>
 800a77c:	9b06      	ldr	r3, [sp, #24]
 800a77e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a780:	2b47      	cmp	r3, #71	@ 0x47
 800a782:	4680      	mov	r8, r0
 800a784:	d129      	bne.n	800a7da <_printf_float+0x172>
 800a786:	1cc8      	adds	r0, r1, #3
 800a788:	db02      	blt.n	800a790 <_printf_float+0x128>
 800a78a:	6863      	ldr	r3, [r4, #4]
 800a78c:	4299      	cmp	r1, r3
 800a78e:	dd41      	ble.n	800a814 <_printf_float+0x1ac>
 800a790:	f1aa 0a02 	sub.w	sl, sl, #2
 800a794:	fa5f fa8a 	uxtb.w	sl, sl
 800a798:	3901      	subs	r1, #1
 800a79a:	4652      	mov	r2, sl
 800a79c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a7a0:	9109      	str	r1, [sp, #36]	@ 0x24
 800a7a2:	f7ff ff26 	bl	800a5f2 <__exponent>
 800a7a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a7a8:	1813      	adds	r3, r2, r0
 800a7aa:	2a01      	cmp	r2, #1
 800a7ac:	4681      	mov	r9, r0
 800a7ae:	6123      	str	r3, [r4, #16]
 800a7b0:	dc02      	bgt.n	800a7b8 <_printf_float+0x150>
 800a7b2:	6822      	ldr	r2, [r4, #0]
 800a7b4:	07d2      	lsls	r2, r2, #31
 800a7b6:	d501      	bpl.n	800a7bc <_printf_float+0x154>
 800a7b8:	3301      	adds	r3, #1
 800a7ba:	6123      	str	r3, [r4, #16]
 800a7bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d0a2      	beq.n	800a70a <_printf_float+0xa2>
 800a7c4:	232d      	movs	r3, #45	@ 0x2d
 800a7c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a7ca:	e79e      	b.n	800a70a <_printf_float+0xa2>
 800a7cc:	9a06      	ldr	r2, [sp, #24]
 800a7ce:	2a47      	cmp	r2, #71	@ 0x47
 800a7d0:	d1c2      	bne.n	800a758 <_printf_float+0xf0>
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d1c0      	bne.n	800a758 <_printf_float+0xf0>
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	e7bd      	b.n	800a756 <_printf_float+0xee>
 800a7da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a7de:	d9db      	bls.n	800a798 <_printf_float+0x130>
 800a7e0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a7e4:	d118      	bne.n	800a818 <_printf_float+0x1b0>
 800a7e6:	2900      	cmp	r1, #0
 800a7e8:	6863      	ldr	r3, [r4, #4]
 800a7ea:	dd0b      	ble.n	800a804 <_printf_float+0x19c>
 800a7ec:	6121      	str	r1, [r4, #16]
 800a7ee:	b913      	cbnz	r3, 800a7f6 <_printf_float+0x18e>
 800a7f0:	6822      	ldr	r2, [r4, #0]
 800a7f2:	07d0      	lsls	r0, r2, #31
 800a7f4:	d502      	bpl.n	800a7fc <_printf_float+0x194>
 800a7f6:	3301      	adds	r3, #1
 800a7f8:	440b      	add	r3, r1
 800a7fa:	6123      	str	r3, [r4, #16]
 800a7fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a7fe:	f04f 0900 	mov.w	r9, #0
 800a802:	e7db      	b.n	800a7bc <_printf_float+0x154>
 800a804:	b913      	cbnz	r3, 800a80c <_printf_float+0x1a4>
 800a806:	6822      	ldr	r2, [r4, #0]
 800a808:	07d2      	lsls	r2, r2, #31
 800a80a:	d501      	bpl.n	800a810 <_printf_float+0x1a8>
 800a80c:	3302      	adds	r3, #2
 800a80e:	e7f4      	b.n	800a7fa <_printf_float+0x192>
 800a810:	2301      	movs	r3, #1
 800a812:	e7f2      	b.n	800a7fa <_printf_float+0x192>
 800a814:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a818:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a81a:	4299      	cmp	r1, r3
 800a81c:	db05      	blt.n	800a82a <_printf_float+0x1c2>
 800a81e:	6823      	ldr	r3, [r4, #0]
 800a820:	6121      	str	r1, [r4, #16]
 800a822:	07d8      	lsls	r0, r3, #31
 800a824:	d5ea      	bpl.n	800a7fc <_printf_float+0x194>
 800a826:	1c4b      	adds	r3, r1, #1
 800a828:	e7e7      	b.n	800a7fa <_printf_float+0x192>
 800a82a:	2900      	cmp	r1, #0
 800a82c:	bfd4      	ite	le
 800a82e:	f1c1 0202 	rsble	r2, r1, #2
 800a832:	2201      	movgt	r2, #1
 800a834:	4413      	add	r3, r2
 800a836:	e7e0      	b.n	800a7fa <_printf_float+0x192>
 800a838:	6823      	ldr	r3, [r4, #0]
 800a83a:	055a      	lsls	r2, r3, #21
 800a83c:	d407      	bmi.n	800a84e <_printf_float+0x1e6>
 800a83e:	6923      	ldr	r3, [r4, #16]
 800a840:	4642      	mov	r2, r8
 800a842:	4631      	mov	r1, r6
 800a844:	4628      	mov	r0, r5
 800a846:	47b8      	blx	r7
 800a848:	3001      	adds	r0, #1
 800a84a:	d12b      	bne.n	800a8a4 <_printf_float+0x23c>
 800a84c:	e767      	b.n	800a71e <_printf_float+0xb6>
 800a84e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a852:	f240 80dd 	bls.w	800aa10 <_printf_float+0x3a8>
 800a856:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a85a:	2200      	movs	r2, #0
 800a85c:	2300      	movs	r3, #0
 800a85e:	f7f6 f943 	bl	8000ae8 <__aeabi_dcmpeq>
 800a862:	2800      	cmp	r0, #0
 800a864:	d033      	beq.n	800a8ce <_printf_float+0x266>
 800a866:	4a37      	ldr	r2, [pc, #220]	@ (800a944 <_printf_float+0x2dc>)
 800a868:	2301      	movs	r3, #1
 800a86a:	4631      	mov	r1, r6
 800a86c:	4628      	mov	r0, r5
 800a86e:	47b8      	blx	r7
 800a870:	3001      	adds	r0, #1
 800a872:	f43f af54 	beq.w	800a71e <_printf_float+0xb6>
 800a876:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a87a:	4543      	cmp	r3, r8
 800a87c:	db02      	blt.n	800a884 <_printf_float+0x21c>
 800a87e:	6823      	ldr	r3, [r4, #0]
 800a880:	07d8      	lsls	r0, r3, #31
 800a882:	d50f      	bpl.n	800a8a4 <_printf_float+0x23c>
 800a884:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a888:	4631      	mov	r1, r6
 800a88a:	4628      	mov	r0, r5
 800a88c:	47b8      	blx	r7
 800a88e:	3001      	adds	r0, #1
 800a890:	f43f af45 	beq.w	800a71e <_printf_float+0xb6>
 800a894:	f04f 0900 	mov.w	r9, #0
 800a898:	f108 38ff 	add.w	r8, r8, #4294967295
 800a89c:	f104 0a1a 	add.w	sl, r4, #26
 800a8a0:	45c8      	cmp	r8, r9
 800a8a2:	dc09      	bgt.n	800a8b8 <_printf_float+0x250>
 800a8a4:	6823      	ldr	r3, [r4, #0]
 800a8a6:	079b      	lsls	r3, r3, #30
 800a8a8:	f100 8103 	bmi.w	800aab2 <_printf_float+0x44a>
 800a8ac:	68e0      	ldr	r0, [r4, #12]
 800a8ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a8b0:	4298      	cmp	r0, r3
 800a8b2:	bfb8      	it	lt
 800a8b4:	4618      	movlt	r0, r3
 800a8b6:	e734      	b.n	800a722 <_printf_float+0xba>
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	4652      	mov	r2, sl
 800a8bc:	4631      	mov	r1, r6
 800a8be:	4628      	mov	r0, r5
 800a8c0:	47b8      	blx	r7
 800a8c2:	3001      	adds	r0, #1
 800a8c4:	f43f af2b 	beq.w	800a71e <_printf_float+0xb6>
 800a8c8:	f109 0901 	add.w	r9, r9, #1
 800a8cc:	e7e8      	b.n	800a8a0 <_printf_float+0x238>
 800a8ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	dc39      	bgt.n	800a948 <_printf_float+0x2e0>
 800a8d4:	4a1b      	ldr	r2, [pc, #108]	@ (800a944 <_printf_float+0x2dc>)
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	4631      	mov	r1, r6
 800a8da:	4628      	mov	r0, r5
 800a8dc:	47b8      	blx	r7
 800a8de:	3001      	adds	r0, #1
 800a8e0:	f43f af1d 	beq.w	800a71e <_printf_float+0xb6>
 800a8e4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a8e8:	ea59 0303 	orrs.w	r3, r9, r3
 800a8ec:	d102      	bne.n	800a8f4 <_printf_float+0x28c>
 800a8ee:	6823      	ldr	r3, [r4, #0]
 800a8f0:	07d9      	lsls	r1, r3, #31
 800a8f2:	d5d7      	bpl.n	800a8a4 <_printf_float+0x23c>
 800a8f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8f8:	4631      	mov	r1, r6
 800a8fa:	4628      	mov	r0, r5
 800a8fc:	47b8      	blx	r7
 800a8fe:	3001      	adds	r0, #1
 800a900:	f43f af0d 	beq.w	800a71e <_printf_float+0xb6>
 800a904:	f04f 0a00 	mov.w	sl, #0
 800a908:	f104 0b1a 	add.w	fp, r4, #26
 800a90c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a90e:	425b      	negs	r3, r3
 800a910:	4553      	cmp	r3, sl
 800a912:	dc01      	bgt.n	800a918 <_printf_float+0x2b0>
 800a914:	464b      	mov	r3, r9
 800a916:	e793      	b.n	800a840 <_printf_float+0x1d8>
 800a918:	2301      	movs	r3, #1
 800a91a:	465a      	mov	r2, fp
 800a91c:	4631      	mov	r1, r6
 800a91e:	4628      	mov	r0, r5
 800a920:	47b8      	blx	r7
 800a922:	3001      	adds	r0, #1
 800a924:	f43f aefb 	beq.w	800a71e <_printf_float+0xb6>
 800a928:	f10a 0a01 	add.w	sl, sl, #1
 800a92c:	e7ee      	b.n	800a90c <_printf_float+0x2a4>
 800a92e:	bf00      	nop
 800a930:	7fefffff 	.word	0x7fefffff
 800a934:	08011789 	.word	0x08011789
 800a938:	0801178d 	.word	0x0801178d
 800a93c:	08011791 	.word	0x08011791
 800a940:	08011795 	.word	0x08011795
 800a944:	08011adf 	.word	0x08011adf
 800a948:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a94a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a94e:	4553      	cmp	r3, sl
 800a950:	bfa8      	it	ge
 800a952:	4653      	movge	r3, sl
 800a954:	2b00      	cmp	r3, #0
 800a956:	4699      	mov	r9, r3
 800a958:	dc36      	bgt.n	800a9c8 <_printf_float+0x360>
 800a95a:	f04f 0b00 	mov.w	fp, #0
 800a95e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a962:	f104 021a 	add.w	r2, r4, #26
 800a966:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a968:	9306      	str	r3, [sp, #24]
 800a96a:	eba3 0309 	sub.w	r3, r3, r9
 800a96e:	455b      	cmp	r3, fp
 800a970:	dc31      	bgt.n	800a9d6 <_printf_float+0x36e>
 800a972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a974:	459a      	cmp	sl, r3
 800a976:	dc3a      	bgt.n	800a9ee <_printf_float+0x386>
 800a978:	6823      	ldr	r3, [r4, #0]
 800a97a:	07da      	lsls	r2, r3, #31
 800a97c:	d437      	bmi.n	800a9ee <_printf_float+0x386>
 800a97e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a980:	ebaa 0903 	sub.w	r9, sl, r3
 800a984:	9b06      	ldr	r3, [sp, #24]
 800a986:	ebaa 0303 	sub.w	r3, sl, r3
 800a98a:	4599      	cmp	r9, r3
 800a98c:	bfa8      	it	ge
 800a98e:	4699      	movge	r9, r3
 800a990:	f1b9 0f00 	cmp.w	r9, #0
 800a994:	dc33      	bgt.n	800a9fe <_printf_float+0x396>
 800a996:	f04f 0800 	mov.w	r8, #0
 800a99a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a99e:	f104 0b1a 	add.w	fp, r4, #26
 800a9a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9a4:	ebaa 0303 	sub.w	r3, sl, r3
 800a9a8:	eba3 0309 	sub.w	r3, r3, r9
 800a9ac:	4543      	cmp	r3, r8
 800a9ae:	f77f af79 	ble.w	800a8a4 <_printf_float+0x23c>
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	465a      	mov	r2, fp
 800a9b6:	4631      	mov	r1, r6
 800a9b8:	4628      	mov	r0, r5
 800a9ba:	47b8      	blx	r7
 800a9bc:	3001      	adds	r0, #1
 800a9be:	f43f aeae 	beq.w	800a71e <_printf_float+0xb6>
 800a9c2:	f108 0801 	add.w	r8, r8, #1
 800a9c6:	e7ec      	b.n	800a9a2 <_printf_float+0x33a>
 800a9c8:	4642      	mov	r2, r8
 800a9ca:	4631      	mov	r1, r6
 800a9cc:	4628      	mov	r0, r5
 800a9ce:	47b8      	blx	r7
 800a9d0:	3001      	adds	r0, #1
 800a9d2:	d1c2      	bne.n	800a95a <_printf_float+0x2f2>
 800a9d4:	e6a3      	b.n	800a71e <_printf_float+0xb6>
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	4631      	mov	r1, r6
 800a9da:	4628      	mov	r0, r5
 800a9dc:	9206      	str	r2, [sp, #24]
 800a9de:	47b8      	blx	r7
 800a9e0:	3001      	adds	r0, #1
 800a9e2:	f43f ae9c 	beq.w	800a71e <_printf_float+0xb6>
 800a9e6:	9a06      	ldr	r2, [sp, #24]
 800a9e8:	f10b 0b01 	add.w	fp, fp, #1
 800a9ec:	e7bb      	b.n	800a966 <_printf_float+0x2fe>
 800a9ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9f2:	4631      	mov	r1, r6
 800a9f4:	4628      	mov	r0, r5
 800a9f6:	47b8      	blx	r7
 800a9f8:	3001      	adds	r0, #1
 800a9fa:	d1c0      	bne.n	800a97e <_printf_float+0x316>
 800a9fc:	e68f      	b.n	800a71e <_printf_float+0xb6>
 800a9fe:	9a06      	ldr	r2, [sp, #24]
 800aa00:	464b      	mov	r3, r9
 800aa02:	4442      	add	r2, r8
 800aa04:	4631      	mov	r1, r6
 800aa06:	4628      	mov	r0, r5
 800aa08:	47b8      	blx	r7
 800aa0a:	3001      	adds	r0, #1
 800aa0c:	d1c3      	bne.n	800a996 <_printf_float+0x32e>
 800aa0e:	e686      	b.n	800a71e <_printf_float+0xb6>
 800aa10:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800aa14:	f1ba 0f01 	cmp.w	sl, #1
 800aa18:	dc01      	bgt.n	800aa1e <_printf_float+0x3b6>
 800aa1a:	07db      	lsls	r3, r3, #31
 800aa1c:	d536      	bpl.n	800aa8c <_printf_float+0x424>
 800aa1e:	2301      	movs	r3, #1
 800aa20:	4642      	mov	r2, r8
 800aa22:	4631      	mov	r1, r6
 800aa24:	4628      	mov	r0, r5
 800aa26:	47b8      	blx	r7
 800aa28:	3001      	adds	r0, #1
 800aa2a:	f43f ae78 	beq.w	800a71e <_printf_float+0xb6>
 800aa2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa32:	4631      	mov	r1, r6
 800aa34:	4628      	mov	r0, r5
 800aa36:	47b8      	blx	r7
 800aa38:	3001      	adds	r0, #1
 800aa3a:	f43f ae70 	beq.w	800a71e <_printf_float+0xb6>
 800aa3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800aa42:	2200      	movs	r2, #0
 800aa44:	2300      	movs	r3, #0
 800aa46:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa4a:	f7f6 f84d 	bl	8000ae8 <__aeabi_dcmpeq>
 800aa4e:	b9c0      	cbnz	r0, 800aa82 <_printf_float+0x41a>
 800aa50:	4653      	mov	r3, sl
 800aa52:	f108 0201 	add.w	r2, r8, #1
 800aa56:	4631      	mov	r1, r6
 800aa58:	4628      	mov	r0, r5
 800aa5a:	47b8      	blx	r7
 800aa5c:	3001      	adds	r0, #1
 800aa5e:	d10c      	bne.n	800aa7a <_printf_float+0x412>
 800aa60:	e65d      	b.n	800a71e <_printf_float+0xb6>
 800aa62:	2301      	movs	r3, #1
 800aa64:	465a      	mov	r2, fp
 800aa66:	4631      	mov	r1, r6
 800aa68:	4628      	mov	r0, r5
 800aa6a:	47b8      	blx	r7
 800aa6c:	3001      	adds	r0, #1
 800aa6e:	f43f ae56 	beq.w	800a71e <_printf_float+0xb6>
 800aa72:	f108 0801 	add.w	r8, r8, #1
 800aa76:	45d0      	cmp	r8, sl
 800aa78:	dbf3      	blt.n	800aa62 <_printf_float+0x3fa>
 800aa7a:	464b      	mov	r3, r9
 800aa7c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800aa80:	e6df      	b.n	800a842 <_printf_float+0x1da>
 800aa82:	f04f 0800 	mov.w	r8, #0
 800aa86:	f104 0b1a 	add.w	fp, r4, #26
 800aa8a:	e7f4      	b.n	800aa76 <_printf_float+0x40e>
 800aa8c:	2301      	movs	r3, #1
 800aa8e:	4642      	mov	r2, r8
 800aa90:	e7e1      	b.n	800aa56 <_printf_float+0x3ee>
 800aa92:	2301      	movs	r3, #1
 800aa94:	464a      	mov	r2, r9
 800aa96:	4631      	mov	r1, r6
 800aa98:	4628      	mov	r0, r5
 800aa9a:	47b8      	blx	r7
 800aa9c:	3001      	adds	r0, #1
 800aa9e:	f43f ae3e 	beq.w	800a71e <_printf_float+0xb6>
 800aaa2:	f108 0801 	add.w	r8, r8, #1
 800aaa6:	68e3      	ldr	r3, [r4, #12]
 800aaa8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aaaa:	1a5b      	subs	r3, r3, r1
 800aaac:	4543      	cmp	r3, r8
 800aaae:	dcf0      	bgt.n	800aa92 <_printf_float+0x42a>
 800aab0:	e6fc      	b.n	800a8ac <_printf_float+0x244>
 800aab2:	f04f 0800 	mov.w	r8, #0
 800aab6:	f104 0919 	add.w	r9, r4, #25
 800aaba:	e7f4      	b.n	800aaa6 <_printf_float+0x43e>

0800aabc <_printf_common>:
 800aabc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aac0:	4616      	mov	r6, r2
 800aac2:	4698      	mov	r8, r3
 800aac4:	688a      	ldr	r2, [r1, #8]
 800aac6:	690b      	ldr	r3, [r1, #16]
 800aac8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aacc:	4293      	cmp	r3, r2
 800aace:	bfb8      	it	lt
 800aad0:	4613      	movlt	r3, r2
 800aad2:	6033      	str	r3, [r6, #0]
 800aad4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aad8:	4607      	mov	r7, r0
 800aada:	460c      	mov	r4, r1
 800aadc:	b10a      	cbz	r2, 800aae2 <_printf_common+0x26>
 800aade:	3301      	adds	r3, #1
 800aae0:	6033      	str	r3, [r6, #0]
 800aae2:	6823      	ldr	r3, [r4, #0]
 800aae4:	0699      	lsls	r1, r3, #26
 800aae6:	bf42      	ittt	mi
 800aae8:	6833      	ldrmi	r3, [r6, #0]
 800aaea:	3302      	addmi	r3, #2
 800aaec:	6033      	strmi	r3, [r6, #0]
 800aaee:	6825      	ldr	r5, [r4, #0]
 800aaf0:	f015 0506 	ands.w	r5, r5, #6
 800aaf4:	d106      	bne.n	800ab04 <_printf_common+0x48>
 800aaf6:	f104 0a19 	add.w	sl, r4, #25
 800aafa:	68e3      	ldr	r3, [r4, #12]
 800aafc:	6832      	ldr	r2, [r6, #0]
 800aafe:	1a9b      	subs	r3, r3, r2
 800ab00:	42ab      	cmp	r3, r5
 800ab02:	dc26      	bgt.n	800ab52 <_printf_common+0x96>
 800ab04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ab08:	6822      	ldr	r2, [r4, #0]
 800ab0a:	3b00      	subs	r3, #0
 800ab0c:	bf18      	it	ne
 800ab0e:	2301      	movne	r3, #1
 800ab10:	0692      	lsls	r2, r2, #26
 800ab12:	d42b      	bmi.n	800ab6c <_printf_common+0xb0>
 800ab14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ab18:	4641      	mov	r1, r8
 800ab1a:	4638      	mov	r0, r7
 800ab1c:	47c8      	blx	r9
 800ab1e:	3001      	adds	r0, #1
 800ab20:	d01e      	beq.n	800ab60 <_printf_common+0xa4>
 800ab22:	6823      	ldr	r3, [r4, #0]
 800ab24:	6922      	ldr	r2, [r4, #16]
 800ab26:	f003 0306 	and.w	r3, r3, #6
 800ab2a:	2b04      	cmp	r3, #4
 800ab2c:	bf02      	ittt	eq
 800ab2e:	68e5      	ldreq	r5, [r4, #12]
 800ab30:	6833      	ldreq	r3, [r6, #0]
 800ab32:	1aed      	subeq	r5, r5, r3
 800ab34:	68a3      	ldr	r3, [r4, #8]
 800ab36:	bf0c      	ite	eq
 800ab38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ab3c:	2500      	movne	r5, #0
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	bfc4      	itt	gt
 800ab42:	1a9b      	subgt	r3, r3, r2
 800ab44:	18ed      	addgt	r5, r5, r3
 800ab46:	2600      	movs	r6, #0
 800ab48:	341a      	adds	r4, #26
 800ab4a:	42b5      	cmp	r5, r6
 800ab4c:	d11a      	bne.n	800ab84 <_printf_common+0xc8>
 800ab4e:	2000      	movs	r0, #0
 800ab50:	e008      	b.n	800ab64 <_printf_common+0xa8>
 800ab52:	2301      	movs	r3, #1
 800ab54:	4652      	mov	r2, sl
 800ab56:	4641      	mov	r1, r8
 800ab58:	4638      	mov	r0, r7
 800ab5a:	47c8      	blx	r9
 800ab5c:	3001      	adds	r0, #1
 800ab5e:	d103      	bne.n	800ab68 <_printf_common+0xac>
 800ab60:	f04f 30ff 	mov.w	r0, #4294967295
 800ab64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab68:	3501      	adds	r5, #1
 800ab6a:	e7c6      	b.n	800aafa <_printf_common+0x3e>
 800ab6c:	18e1      	adds	r1, r4, r3
 800ab6e:	1c5a      	adds	r2, r3, #1
 800ab70:	2030      	movs	r0, #48	@ 0x30
 800ab72:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ab76:	4422      	add	r2, r4
 800ab78:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ab7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ab80:	3302      	adds	r3, #2
 800ab82:	e7c7      	b.n	800ab14 <_printf_common+0x58>
 800ab84:	2301      	movs	r3, #1
 800ab86:	4622      	mov	r2, r4
 800ab88:	4641      	mov	r1, r8
 800ab8a:	4638      	mov	r0, r7
 800ab8c:	47c8      	blx	r9
 800ab8e:	3001      	adds	r0, #1
 800ab90:	d0e6      	beq.n	800ab60 <_printf_common+0xa4>
 800ab92:	3601      	adds	r6, #1
 800ab94:	e7d9      	b.n	800ab4a <_printf_common+0x8e>
	...

0800ab98 <_printf_i>:
 800ab98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab9c:	7e0f      	ldrb	r7, [r1, #24]
 800ab9e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800aba0:	2f78      	cmp	r7, #120	@ 0x78
 800aba2:	4691      	mov	r9, r2
 800aba4:	4680      	mov	r8, r0
 800aba6:	460c      	mov	r4, r1
 800aba8:	469a      	mov	sl, r3
 800abaa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800abae:	d807      	bhi.n	800abc0 <_printf_i+0x28>
 800abb0:	2f62      	cmp	r7, #98	@ 0x62
 800abb2:	d80a      	bhi.n	800abca <_printf_i+0x32>
 800abb4:	2f00      	cmp	r7, #0
 800abb6:	f000 80d2 	beq.w	800ad5e <_printf_i+0x1c6>
 800abba:	2f58      	cmp	r7, #88	@ 0x58
 800abbc:	f000 80b9 	beq.w	800ad32 <_printf_i+0x19a>
 800abc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800abc4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800abc8:	e03a      	b.n	800ac40 <_printf_i+0xa8>
 800abca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800abce:	2b15      	cmp	r3, #21
 800abd0:	d8f6      	bhi.n	800abc0 <_printf_i+0x28>
 800abd2:	a101      	add	r1, pc, #4	@ (adr r1, 800abd8 <_printf_i+0x40>)
 800abd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800abd8:	0800ac31 	.word	0x0800ac31
 800abdc:	0800ac45 	.word	0x0800ac45
 800abe0:	0800abc1 	.word	0x0800abc1
 800abe4:	0800abc1 	.word	0x0800abc1
 800abe8:	0800abc1 	.word	0x0800abc1
 800abec:	0800abc1 	.word	0x0800abc1
 800abf0:	0800ac45 	.word	0x0800ac45
 800abf4:	0800abc1 	.word	0x0800abc1
 800abf8:	0800abc1 	.word	0x0800abc1
 800abfc:	0800abc1 	.word	0x0800abc1
 800ac00:	0800abc1 	.word	0x0800abc1
 800ac04:	0800ad45 	.word	0x0800ad45
 800ac08:	0800ac6f 	.word	0x0800ac6f
 800ac0c:	0800acff 	.word	0x0800acff
 800ac10:	0800abc1 	.word	0x0800abc1
 800ac14:	0800abc1 	.word	0x0800abc1
 800ac18:	0800ad67 	.word	0x0800ad67
 800ac1c:	0800abc1 	.word	0x0800abc1
 800ac20:	0800ac6f 	.word	0x0800ac6f
 800ac24:	0800abc1 	.word	0x0800abc1
 800ac28:	0800abc1 	.word	0x0800abc1
 800ac2c:	0800ad07 	.word	0x0800ad07
 800ac30:	6833      	ldr	r3, [r6, #0]
 800ac32:	1d1a      	adds	r2, r3, #4
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	6032      	str	r2, [r6, #0]
 800ac38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ac3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ac40:	2301      	movs	r3, #1
 800ac42:	e09d      	b.n	800ad80 <_printf_i+0x1e8>
 800ac44:	6833      	ldr	r3, [r6, #0]
 800ac46:	6820      	ldr	r0, [r4, #0]
 800ac48:	1d19      	adds	r1, r3, #4
 800ac4a:	6031      	str	r1, [r6, #0]
 800ac4c:	0606      	lsls	r6, r0, #24
 800ac4e:	d501      	bpl.n	800ac54 <_printf_i+0xbc>
 800ac50:	681d      	ldr	r5, [r3, #0]
 800ac52:	e003      	b.n	800ac5c <_printf_i+0xc4>
 800ac54:	0645      	lsls	r5, r0, #25
 800ac56:	d5fb      	bpl.n	800ac50 <_printf_i+0xb8>
 800ac58:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ac5c:	2d00      	cmp	r5, #0
 800ac5e:	da03      	bge.n	800ac68 <_printf_i+0xd0>
 800ac60:	232d      	movs	r3, #45	@ 0x2d
 800ac62:	426d      	negs	r5, r5
 800ac64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac68:	4859      	ldr	r0, [pc, #356]	@ (800add0 <_printf_i+0x238>)
 800ac6a:	230a      	movs	r3, #10
 800ac6c:	e011      	b.n	800ac92 <_printf_i+0xfa>
 800ac6e:	6821      	ldr	r1, [r4, #0]
 800ac70:	6833      	ldr	r3, [r6, #0]
 800ac72:	0608      	lsls	r0, r1, #24
 800ac74:	f853 5b04 	ldr.w	r5, [r3], #4
 800ac78:	d402      	bmi.n	800ac80 <_printf_i+0xe8>
 800ac7a:	0649      	lsls	r1, r1, #25
 800ac7c:	bf48      	it	mi
 800ac7e:	b2ad      	uxthmi	r5, r5
 800ac80:	2f6f      	cmp	r7, #111	@ 0x6f
 800ac82:	4853      	ldr	r0, [pc, #332]	@ (800add0 <_printf_i+0x238>)
 800ac84:	6033      	str	r3, [r6, #0]
 800ac86:	bf14      	ite	ne
 800ac88:	230a      	movne	r3, #10
 800ac8a:	2308      	moveq	r3, #8
 800ac8c:	2100      	movs	r1, #0
 800ac8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ac92:	6866      	ldr	r6, [r4, #4]
 800ac94:	60a6      	str	r6, [r4, #8]
 800ac96:	2e00      	cmp	r6, #0
 800ac98:	bfa2      	ittt	ge
 800ac9a:	6821      	ldrge	r1, [r4, #0]
 800ac9c:	f021 0104 	bicge.w	r1, r1, #4
 800aca0:	6021      	strge	r1, [r4, #0]
 800aca2:	b90d      	cbnz	r5, 800aca8 <_printf_i+0x110>
 800aca4:	2e00      	cmp	r6, #0
 800aca6:	d04b      	beq.n	800ad40 <_printf_i+0x1a8>
 800aca8:	4616      	mov	r6, r2
 800acaa:	fbb5 f1f3 	udiv	r1, r5, r3
 800acae:	fb03 5711 	mls	r7, r3, r1, r5
 800acb2:	5dc7      	ldrb	r7, [r0, r7]
 800acb4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800acb8:	462f      	mov	r7, r5
 800acba:	42bb      	cmp	r3, r7
 800acbc:	460d      	mov	r5, r1
 800acbe:	d9f4      	bls.n	800acaa <_printf_i+0x112>
 800acc0:	2b08      	cmp	r3, #8
 800acc2:	d10b      	bne.n	800acdc <_printf_i+0x144>
 800acc4:	6823      	ldr	r3, [r4, #0]
 800acc6:	07df      	lsls	r7, r3, #31
 800acc8:	d508      	bpl.n	800acdc <_printf_i+0x144>
 800acca:	6923      	ldr	r3, [r4, #16]
 800accc:	6861      	ldr	r1, [r4, #4]
 800acce:	4299      	cmp	r1, r3
 800acd0:	bfde      	ittt	le
 800acd2:	2330      	movle	r3, #48	@ 0x30
 800acd4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800acd8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800acdc:	1b92      	subs	r2, r2, r6
 800acde:	6122      	str	r2, [r4, #16]
 800ace0:	f8cd a000 	str.w	sl, [sp]
 800ace4:	464b      	mov	r3, r9
 800ace6:	aa03      	add	r2, sp, #12
 800ace8:	4621      	mov	r1, r4
 800acea:	4640      	mov	r0, r8
 800acec:	f7ff fee6 	bl	800aabc <_printf_common>
 800acf0:	3001      	adds	r0, #1
 800acf2:	d14a      	bne.n	800ad8a <_printf_i+0x1f2>
 800acf4:	f04f 30ff 	mov.w	r0, #4294967295
 800acf8:	b004      	add	sp, #16
 800acfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acfe:	6823      	ldr	r3, [r4, #0]
 800ad00:	f043 0320 	orr.w	r3, r3, #32
 800ad04:	6023      	str	r3, [r4, #0]
 800ad06:	4833      	ldr	r0, [pc, #204]	@ (800add4 <_printf_i+0x23c>)
 800ad08:	2778      	movs	r7, #120	@ 0x78
 800ad0a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ad0e:	6823      	ldr	r3, [r4, #0]
 800ad10:	6831      	ldr	r1, [r6, #0]
 800ad12:	061f      	lsls	r7, r3, #24
 800ad14:	f851 5b04 	ldr.w	r5, [r1], #4
 800ad18:	d402      	bmi.n	800ad20 <_printf_i+0x188>
 800ad1a:	065f      	lsls	r7, r3, #25
 800ad1c:	bf48      	it	mi
 800ad1e:	b2ad      	uxthmi	r5, r5
 800ad20:	6031      	str	r1, [r6, #0]
 800ad22:	07d9      	lsls	r1, r3, #31
 800ad24:	bf44      	itt	mi
 800ad26:	f043 0320 	orrmi.w	r3, r3, #32
 800ad2a:	6023      	strmi	r3, [r4, #0]
 800ad2c:	b11d      	cbz	r5, 800ad36 <_printf_i+0x19e>
 800ad2e:	2310      	movs	r3, #16
 800ad30:	e7ac      	b.n	800ac8c <_printf_i+0xf4>
 800ad32:	4827      	ldr	r0, [pc, #156]	@ (800add0 <_printf_i+0x238>)
 800ad34:	e7e9      	b.n	800ad0a <_printf_i+0x172>
 800ad36:	6823      	ldr	r3, [r4, #0]
 800ad38:	f023 0320 	bic.w	r3, r3, #32
 800ad3c:	6023      	str	r3, [r4, #0]
 800ad3e:	e7f6      	b.n	800ad2e <_printf_i+0x196>
 800ad40:	4616      	mov	r6, r2
 800ad42:	e7bd      	b.n	800acc0 <_printf_i+0x128>
 800ad44:	6833      	ldr	r3, [r6, #0]
 800ad46:	6825      	ldr	r5, [r4, #0]
 800ad48:	6961      	ldr	r1, [r4, #20]
 800ad4a:	1d18      	adds	r0, r3, #4
 800ad4c:	6030      	str	r0, [r6, #0]
 800ad4e:	062e      	lsls	r6, r5, #24
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	d501      	bpl.n	800ad58 <_printf_i+0x1c0>
 800ad54:	6019      	str	r1, [r3, #0]
 800ad56:	e002      	b.n	800ad5e <_printf_i+0x1c6>
 800ad58:	0668      	lsls	r0, r5, #25
 800ad5a:	d5fb      	bpl.n	800ad54 <_printf_i+0x1bc>
 800ad5c:	8019      	strh	r1, [r3, #0]
 800ad5e:	2300      	movs	r3, #0
 800ad60:	6123      	str	r3, [r4, #16]
 800ad62:	4616      	mov	r6, r2
 800ad64:	e7bc      	b.n	800ace0 <_printf_i+0x148>
 800ad66:	6833      	ldr	r3, [r6, #0]
 800ad68:	1d1a      	adds	r2, r3, #4
 800ad6a:	6032      	str	r2, [r6, #0]
 800ad6c:	681e      	ldr	r6, [r3, #0]
 800ad6e:	6862      	ldr	r2, [r4, #4]
 800ad70:	2100      	movs	r1, #0
 800ad72:	4630      	mov	r0, r6
 800ad74:	f7f5 fa3c 	bl	80001f0 <memchr>
 800ad78:	b108      	cbz	r0, 800ad7e <_printf_i+0x1e6>
 800ad7a:	1b80      	subs	r0, r0, r6
 800ad7c:	6060      	str	r0, [r4, #4]
 800ad7e:	6863      	ldr	r3, [r4, #4]
 800ad80:	6123      	str	r3, [r4, #16]
 800ad82:	2300      	movs	r3, #0
 800ad84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad88:	e7aa      	b.n	800ace0 <_printf_i+0x148>
 800ad8a:	6923      	ldr	r3, [r4, #16]
 800ad8c:	4632      	mov	r2, r6
 800ad8e:	4649      	mov	r1, r9
 800ad90:	4640      	mov	r0, r8
 800ad92:	47d0      	blx	sl
 800ad94:	3001      	adds	r0, #1
 800ad96:	d0ad      	beq.n	800acf4 <_printf_i+0x15c>
 800ad98:	6823      	ldr	r3, [r4, #0]
 800ad9a:	079b      	lsls	r3, r3, #30
 800ad9c:	d413      	bmi.n	800adc6 <_printf_i+0x22e>
 800ad9e:	68e0      	ldr	r0, [r4, #12]
 800ada0:	9b03      	ldr	r3, [sp, #12]
 800ada2:	4298      	cmp	r0, r3
 800ada4:	bfb8      	it	lt
 800ada6:	4618      	movlt	r0, r3
 800ada8:	e7a6      	b.n	800acf8 <_printf_i+0x160>
 800adaa:	2301      	movs	r3, #1
 800adac:	4632      	mov	r2, r6
 800adae:	4649      	mov	r1, r9
 800adb0:	4640      	mov	r0, r8
 800adb2:	47d0      	blx	sl
 800adb4:	3001      	adds	r0, #1
 800adb6:	d09d      	beq.n	800acf4 <_printf_i+0x15c>
 800adb8:	3501      	adds	r5, #1
 800adba:	68e3      	ldr	r3, [r4, #12]
 800adbc:	9903      	ldr	r1, [sp, #12]
 800adbe:	1a5b      	subs	r3, r3, r1
 800adc0:	42ab      	cmp	r3, r5
 800adc2:	dcf2      	bgt.n	800adaa <_printf_i+0x212>
 800adc4:	e7eb      	b.n	800ad9e <_printf_i+0x206>
 800adc6:	2500      	movs	r5, #0
 800adc8:	f104 0619 	add.w	r6, r4, #25
 800adcc:	e7f5      	b.n	800adba <_printf_i+0x222>
 800adce:	bf00      	nop
 800add0:	08011799 	.word	0x08011799
 800add4:	080117aa 	.word	0x080117aa

0800add8 <_scanf_float>:
 800add8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800addc:	b087      	sub	sp, #28
 800adde:	4617      	mov	r7, r2
 800ade0:	9303      	str	r3, [sp, #12]
 800ade2:	688b      	ldr	r3, [r1, #8]
 800ade4:	1e5a      	subs	r2, r3, #1
 800ade6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800adea:	bf81      	itttt	hi
 800adec:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800adf0:	eb03 0b05 	addhi.w	fp, r3, r5
 800adf4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800adf8:	608b      	strhi	r3, [r1, #8]
 800adfa:	680b      	ldr	r3, [r1, #0]
 800adfc:	460a      	mov	r2, r1
 800adfe:	f04f 0500 	mov.w	r5, #0
 800ae02:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800ae06:	f842 3b1c 	str.w	r3, [r2], #28
 800ae0a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ae0e:	4680      	mov	r8, r0
 800ae10:	460c      	mov	r4, r1
 800ae12:	bf98      	it	ls
 800ae14:	f04f 0b00 	movls.w	fp, #0
 800ae18:	9201      	str	r2, [sp, #4]
 800ae1a:	4616      	mov	r6, r2
 800ae1c:	46aa      	mov	sl, r5
 800ae1e:	46a9      	mov	r9, r5
 800ae20:	9502      	str	r5, [sp, #8]
 800ae22:	68a2      	ldr	r2, [r4, #8]
 800ae24:	b152      	cbz	r2, 800ae3c <_scanf_float+0x64>
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	781b      	ldrb	r3, [r3, #0]
 800ae2a:	2b4e      	cmp	r3, #78	@ 0x4e
 800ae2c:	d864      	bhi.n	800aef8 <_scanf_float+0x120>
 800ae2e:	2b40      	cmp	r3, #64	@ 0x40
 800ae30:	d83c      	bhi.n	800aeac <_scanf_float+0xd4>
 800ae32:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800ae36:	b2c8      	uxtb	r0, r1
 800ae38:	280e      	cmp	r0, #14
 800ae3a:	d93a      	bls.n	800aeb2 <_scanf_float+0xda>
 800ae3c:	f1b9 0f00 	cmp.w	r9, #0
 800ae40:	d003      	beq.n	800ae4a <_scanf_float+0x72>
 800ae42:	6823      	ldr	r3, [r4, #0]
 800ae44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ae48:	6023      	str	r3, [r4, #0]
 800ae4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ae4e:	f1ba 0f01 	cmp.w	sl, #1
 800ae52:	f200 8117 	bhi.w	800b084 <_scanf_float+0x2ac>
 800ae56:	9b01      	ldr	r3, [sp, #4]
 800ae58:	429e      	cmp	r6, r3
 800ae5a:	f200 8108 	bhi.w	800b06e <_scanf_float+0x296>
 800ae5e:	2001      	movs	r0, #1
 800ae60:	b007      	add	sp, #28
 800ae62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae66:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800ae6a:	2a0d      	cmp	r2, #13
 800ae6c:	d8e6      	bhi.n	800ae3c <_scanf_float+0x64>
 800ae6e:	a101      	add	r1, pc, #4	@ (adr r1, 800ae74 <_scanf_float+0x9c>)
 800ae70:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ae74:	0800afbb 	.word	0x0800afbb
 800ae78:	0800ae3d 	.word	0x0800ae3d
 800ae7c:	0800ae3d 	.word	0x0800ae3d
 800ae80:	0800ae3d 	.word	0x0800ae3d
 800ae84:	0800b01b 	.word	0x0800b01b
 800ae88:	0800aff3 	.word	0x0800aff3
 800ae8c:	0800ae3d 	.word	0x0800ae3d
 800ae90:	0800ae3d 	.word	0x0800ae3d
 800ae94:	0800afc9 	.word	0x0800afc9
 800ae98:	0800ae3d 	.word	0x0800ae3d
 800ae9c:	0800ae3d 	.word	0x0800ae3d
 800aea0:	0800ae3d 	.word	0x0800ae3d
 800aea4:	0800ae3d 	.word	0x0800ae3d
 800aea8:	0800af81 	.word	0x0800af81
 800aeac:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800aeb0:	e7db      	b.n	800ae6a <_scanf_float+0x92>
 800aeb2:	290e      	cmp	r1, #14
 800aeb4:	d8c2      	bhi.n	800ae3c <_scanf_float+0x64>
 800aeb6:	a001      	add	r0, pc, #4	@ (adr r0, 800aebc <_scanf_float+0xe4>)
 800aeb8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800aebc:	0800af71 	.word	0x0800af71
 800aec0:	0800ae3d 	.word	0x0800ae3d
 800aec4:	0800af71 	.word	0x0800af71
 800aec8:	0800b007 	.word	0x0800b007
 800aecc:	0800ae3d 	.word	0x0800ae3d
 800aed0:	0800af19 	.word	0x0800af19
 800aed4:	0800af57 	.word	0x0800af57
 800aed8:	0800af57 	.word	0x0800af57
 800aedc:	0800af57 	.word	0x0800af57
 800aee0:	0800af57 	.word	0x0800af57
 800aee4:	0800af57 	.word	0x0800af57
 800aee8:	0800af57 	.word	0x0800af57
 800aeec:	0800af57 	.word	0x0800af57
 800aef0:	0800af57 	.word	0x0800af57
 800aef4:	0800af57 	.word	0x0800af57
 800aef8:	2b6e      	cmp	r3, #110	@ 0x6e
 800aefa:	d809      	bhi.n	800af10 <_scanf_float+0x138>
 800aefc:	2b60      	cmp	r3, #96	@ 0x60
 800aefe:	d8b2      	bhi.n	800ae66 <_scanf_float+0x8e>
 800af00:	2b54      	cmp	r3, #84	@ 0x54
 800af02:	d07b      	beq.n	800affc <_scanf_float+0x224>
 800af04:	2b59      	cmp	r3, #89	@ 0x59
 800af06:	d199      	bne.n	800ae3c <_scanf_float+0x64>
 800af08:	2d07      	cmp	r5, #7
 800af0a:	d197      	bne.n	800ae3c <_scanf_float+0x64>
 800af0c:	2508      	movs	r5, #8
 800af0e:	e02c      	b.n	800af6a <_scanf_float+0x192>
 800af10:	2b74      	cmp	r3, #116	@ 0x74
 800af12:	d073      	beq.n	800affc <_scanf_float+0x224>
 800af14:	2b79      	cmp	r3, #121	@ 0x79
 800af16:	e7f6      	b.n	800af06 <_scanf_float+0x12e>
 800af18:	6821      	ldr	r1, [r4, #0]
 800af1a:	05c8      	lsls	r0, r1, #23
 800af1c:	d51b      	bpl.n	800af56 <_scanf_float+0x17e>
 800af1e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800af22:	6021      	str	r1, [r4, #0]
 800af24:	f109 0901 	add.w	r9, r9, #1
 800af28:	f1bb 0f00 	cmp.w	fp, #0
 800af2c:	d003      	beq.n	800af36 <_scanf_float+0x15e>
 800af2e:	3201      	adds	r2, #1
 800af30:	f10b 3bff 	add.w	fp, fp, #4294967295
 800af34:	60a2      	str	r2, [r4, #8]
 800af36:	68a3      	ldr	r3, [r4, #8]
 800af38:	3b01      	subs	r3, #1
 800af3a:	60a3      	str	r3, [r4, #8]
 800af3c:	6923      	ldr	r3, [r4, #16]
 800af3e:	3301      	adds	r3, #1
 800af40:	6123      	str	r3, [r4, #16]
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	3b01      	subs	r3, #1
 800af46:	2b00      	cmp	r3, #0
 800af48:	607b      	str	r3, [r7, #4]
 800af4a:	f340 8087 	ble.w	800b05c <_scanf_float+0x284>
 800af4e:	683b      	ldr	r3, [r7, #0]
 800af50:	3301      	adds	r3, #1
 800af52:	603b      	str	r3, [r7, #0]
 800af54:	e765      	b.n	800ae22 <_scanf_float+0x4a>
 800af56:	eb1a 0105 	adds.w	r1, sl, r5
 800af5a:	f47f af6f 	bne.w	800ae3c <_scanf_float+0x64>
 800af5e:	6822      	ldr	r2, [r4, #0]
 800af60:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800af64:	6022      	str	r2, [r4, #0]
 800af66:	460d      	mov	r5, r1
 800af68:	468a      	mov	sl, r1
 800af6a:	f806 3b01 	strb.w	r3, [r6], #1
 800af6e:	e7e2      	b.n	800af36 <_scanf_float+0x15e>
 800af70:	6822      	ldr	r2, [r4, #0]
 800af72:	0610      	lsls	r0, r2, #24
 800af74:	f57f af62 	bpl.w	800ae3c <_scanf_float+0x64>
 800af78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800af7c:	6022      	str	r2, [r4, #0]
 800af7e:	e7f4      	b.n	800af6a <_scanf_float+0x192>
 800af80:	f1ba 0f00 	cmp.w	sl, #0
 800af84:	d10e      	bne.n	800afa4 <_scanf_float+0x1cc>
 800af86:	f1b9 0f00 	cmp.w	r9, #0
 800af8a:	d10e      	bne.n	800afaa <_scanf_float+0x1d2>
 800af8c:	6822      	ldr	r2, [r4, #0]
 800af8e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800af92:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800af96:	d108      	bne.n	800afaa <_scanf_float+0x1d2>
 800af98:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800af9c:	6022      	str	r2, [r4, #0]
 800af9e:	f04f 0a01 	mov.w	sl, #1
 800afa2:	e7e2      	b.n	800af6a <_scanf_float+0x192>
 800afa4:	f1ba 0f02 	cmp.w	sl, #2
 800afa8:	d055      	beq.n	800b056 <_scanf_float+0x27e>
 800afaa:	2d01      	cmp	r5, #1
 800afac:	d002      	beq.n	800afb4 <_scanf_float+0x1dc>
 800afae:	2d04      	cmp	r5, #4
 800afb0:	f47f af44 	bne.w	800ae3c <_scanf_float+0x64>
 800afb4:	3501      	adds	r5, #1
 800afb6:	b2ed      	uxtb	r5, r5
 800afb8:	e7d7      	b.n	800af6a <_scanf_float+0x192>
 800afba:	f1ba 0f01 	cmp.w	sl, #1
 800afbe:	f47f af3d 	bne.w	800ae3c <_scanf_float+0x64>
 800afc2:	f04f 0a02 	mov.w	sl, #2
 800afc6:	e7d0      	b.n	800af6a <_scanf_float+0x192>
 800afc8:	b97d      	cbnz	r5, 800afea <_scanf_float+0x212>
 800afca:	f1b9 0f00 	cmp.w	r9, #0
 800afce:	f47f af38 	bne.w	800ae42 <_scanf_float+0x6a>
 800afd2:	6822      	ldr	r2, [r4, #0]
 800afd4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800afd8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800afdc:	f040 8108 	bne.w	800b1f0 <_scanf_float+0x418>
 800afe0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800afe4:	6022      	str	r2, [r4, #0]
 800afe6:	2501      	movs	r5, #1
 800afe8:	e7bf      	b.n	800af6a <_scanf_float+0x192>
 800afea:	2d03      	cmp	r5, #3
 800afec:	d0e2      	beq.n	800afb4 <_scanf_float+0x1dc>
 800afee:	2d05      	cmp	r5, #5
 800aff0:	e7de      	b.n	800afb0 <_scanf_float+0x1d8>
 800aff2:	2d02      	cmp	r5, #2
 800aff4:	f47f af22 	bne.w	800ae3c <_scanf_float+0x64>
 800aff8:	2503      	movs	r5, #3
 800affa:	e7b6      	b.n	800af6a <_scanf_float+0x192>
 800affc:	2d06      	cmp	r5, #6
 800affe:	f47f af1d 	bne.w	800ae3c <_scanf_float+0x64>
 800b002:	2507      	movs	r5, #7
 800b004:	e7b1      	b.n	800af6a <_scanf_float+0x192>
 800b006:	6822      	ldr	r2, [r4, #0]
 800b008:	0591      	lsls	r1, r2, #22
 800b00a:	f57f af17 	bpl.w	800ae3c <_scanf_float+0x64>
 800b00e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800b012:	6022      	str	r2, [r4, #0]
 800b014:	f8cd 9008 	str.w	r9, [sp, #8]
 800b018:	e7a7      	b.n	800af6a <_scanf_float+0x192>
 800b01a:	6822      	ldr	r2, [r4, #0]
 800b01c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800b020:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b024:	d006      	beq.n	800b034 <_scanf_float+0x25c>
 800b026:	0550      	lsls	r0, r2, #21
 800b028:	f57f af08 	bpl.w	800ae3c <_scanf_float+0x64>
 800b02c:	f1b9 0f00 	cmp.w	r9, #0
 800b030:	f000 80de 	beq.w	800b1f0 <_scanf_float+0x418>
 800b034:	0591      	lsls	r1, r2, #22
 800b036:	bf58      	it	pl
 800b038:	9902      	ldrpl	r1, [sp, #8]
 800b03a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b03e:	bf58      	it	pl
 800b040:	eba9 0101 	subpl.w	r1, r9, r1
 800b044:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800b048:	bf58      	it	pl
 800b04a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b04e:	6022      	str	r2, [r4, #0]
 800b050:	f04f 0900 	mov.w	r9, #0
 800b054:	e789      	b.n	800af6a <_scanf_float+0x192>
 800b056:	f04f 0a03 	mov.w	sl, #3
 800b05a:	e786      	b.n	800af6a <_scanf_float+0x192>
 800b05c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b060:	4639      	mov	r1, r7
 800b062:	4640      	mov	r0, r8
 800b064:	4798      	blx	r3
 800b066:	2800      	cmp	r0, #0
 800b068:	f43f aedb 	beq.w	800ae22 <_scanf_float+0x4a>
 800b06c:	e6e6      	b.n	800ae3c <_scanf_float+0x64>
 800b06e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b072:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b076:	463a      	mov	r2, r7
 800b078:	4640      	mov	r0, r8
 800b07a:	4798      	blx	r3
 800b07c:	6923      	ldr	r3, [r4, #16]
 800b07e:	3b01      	subs	r3, #1
 800b080:	6123      	str	r3, [r4, #16]
 800b082:	e6e8      	b.n	800ae56 <_scanf_float+0x7e>
 800b084:	1e6b      	subs	r3, r5, #1
 800b086:	2b06      	cmp	r3, #6
 800b088:	d824      	bhi.n	800b0d4 <_scanf_float+0x2fc>
 800b08a:	2d02      	cmp	r5, #2
 800b08c:	d836      	bhi.n	800b0fc <_scanf_float+0x324>
 800b08e:	9b01      	ldr	r3, [sp, #4]
 800b090:	429e      	cmp	r6, r3
 800b092:	f67f aee4 	bls.w	800ae5e <_scanf_float+0x86>
 800b096:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b09a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b09e:	463a      	mov	r2, r7
 800b0a0:	4640      	mov	r0, r8
 800b0a2:	4798      	blx	r3
 800b0a4:	6923      	ldr	r3, [r4, #16]
 800b0a6:	3b01      	subs	r3, #1
 800b0a8:	6123      	str	r3, [r4, #16]
 800b0aa:	e7f0      	b.n	800b08e <_scanf_float+0x2b6>
 800b0ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b0b0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800b0b4:	463a      	mov	r2, r7
 800b0b6:	4640      	mov	r0, r8
 800b0b8:	4798      	blx	r3
 800b0ba:	6923      	ldr	r3, [r4, #16]
 800b0bc:	3b01      	subs	r3, #1
 800b0be:	6123      	str	r3, [r4, #16]
 800b0c0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b0c4:	fa5f fa8a 	uxtb.w	sl, sl
 800b0c8:	f1ba 0f02 	cmp.w	sl, #2
 800b0cc:	d1ee      	bne.n	800b0ac <_scanf_float+0x2d4>
 800b0ce:	3d03      	subs	r5, #3
 800b0d0:	b2ed      	uxtb	r5, r5
 800b0d2:	1b76      	subs	r6, r6, r5
 800b0d4:	6823      	ldr	r3, [r4, #0]
 800b0d6:	05da      	lsls	r2, r3, #23
 800b0d8:	d530      	bpl.n	800b13c <_scanf_float+0x364>
 800b0da:	055b      	lsls	r3, r3, #21
 800b0dc:	d511      	bpl.n	800b102 <_scanf_float+0x32a>
 800b0de:	9b01      	ldr	r3, [sp, #4]
 800b0e0:	429e      	cmp	r6, r3
 800b0e2:	f67f aebc 	bls.w	800ae5e <_scanf_float+0x86>
 800b0e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b0ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b0ee:	463a      	mov	r2, r7
 800b0f0:	4640      	mov	r0, r8
 800b0f2:	4798      	blx	r3
 800b0f4:	6923      	ldr	r3, [r4, #16]
 800b0f6:	3b01      	subs	r3, #1
 800b0f8:	6123      	str	r3, [r4, #16]
 800b0fa:	e7f0      	b.n	800b0de <_scanf_float+0x306>
 800b0fc:	46aa      	mov	sl, r5
 800b0fe:	46b3      	mov	fp, r6
 800b100:	e7de      	b.n	800b0c0 <_scanf_float+0x2e8>
 800b102:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b106:	6923      	ldr	r3, [r4, #16]
 800b108:	2965      	cmp	r1, #101	@ 0x65
 800b10a:	f103 33ff 	add.w	r3, r3, #4294967295
 800b10e:	f106 35ff 	add.w	r5, r6, #4294967295
 800b112:	6123      	str	r3, [r4, #16]
 800b114:	d00c      	beq.n	800b130 <_scanf_float+0x358>
 800b116:	2945      	cmp	r1, #69	@ 0x45
 800b118:	d00a      	beq.n	800b130 <_scanf_float+0x358>
 800b11a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b11e:	463a      	mov	r2, r7
 800b120:	4640      	mov	r0, r8
 800b122:	4798      	blx	r3
 800b124:	6923      	ldr	r3, [r4, #16]
 800b126:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b12a:	3b01      	subs	r3, #1
 800b12c:	1eb5      	subs	r5, r6, #2
 800b12e:	6123      	str	r3, [r4, #16]
 800b130:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b134:	463a      	mov	r2, r7
 800b136:	4640      	mov	r0, r8
 800b138:	4798      	blx	r3
 800b13a:	462e      	mov	r6, r5
 800b13c:	6822      	ldr	r2, [r4, #0]
 800b13e:	f012 0210 	ands.w	r2, r2, #16
 800b142:	d001      	beq.n	800b148 <_scanf_float+0x370>
 800b144:	2000      	movs	r0, #0
 800b146:	e68b      	b.n	800ae60 <_scanf_float+0x88>
 800b148:	7032      	strb	r2, [r6, #0]
 800b14a:	6823      	ldr	r3, [r4, #0]
 800b14c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b150:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b154:	d11c      	bne.n	800b190 <_scanf_float+0x3b8>
 800b156:	9b02      	ldr	r3, [sp, #8]
 800b158:	454b      	cmp	r3, r9
 800b15a:	eba3 0209 	sub.w	r2, r3, r9
 800b15e:	d123      	bne.n	800b1a8 <_scanf_float+0x3d0>
 800b160:	9901      	ldr	r1, [sp, #4]
 800b162:	2200      	movs	r2, #0
 800b164:	4640      	mov	r0, r8
 800b166:	f7ff f947 	bl	800a3f8 <_strtod_r>
 800b16a:	9b03      	ldr	r3, [sp, #12]
 800b16c:	6821      	ldr	r1, [r4, #0]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f011 0f02 	tst.w	r1, #2
 800b174:	ec57 6b10 	vmov	r6, r7, d0
 800b178:	f103 0204 	add.w	r2, r3, #4
 800b17c:	d01f      	beq.n	800b1be <_scanf_float+0x3e6>
 800b17e:	9903      	ldr	r1, [sp, #12]
 800b180:	600a      	str	r2, [r1, #0]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	e9c3 6700 	strd	r6, r7, [r3]
 800b188:	68e3      	ldr	r3, [r4, #12]
 800b18a:	3301      	adds	r3, #1
 800b18c:	60e3      	str	r3, [r4, #12]
 800b18e:	e7d9      	b.n	800b144 <_scanf_float+0x36c>
 800b190:	9b04      	ldr	r3, [sp, #16]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d0e4      	beq.n	800b160 <_scanf_float+0x388>
 800b196:	9905      	ldr	r1, [sp, #20]
 800b198:	230a      	movs	r3, #10
 800b19a:	3101      	adds	r1, #1
 800b19c:	4640      	mov	r0, r8
 800b19e:	f7ff f9b7 	bl	800a510 <_strtol_r>
 800b1a2:	9b04      	ldr	r3, [sp, #16]
 800b1a4:	9e05      	ldr	r6, [sp, #20]
 800b1a6:	1ac2      	subs	r2, r0, r3
 800b1a8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800b1ac:	429e      	cmp	r6, r3
 800b1ae:	bf28      	it	cs
 800b1b0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800b1b4:	4910      	ldr	r1, [pc, #64]	@ (800b1f8 <_scanf_float+0x420>)
 800b1b6:	4630      	mov	r0, r6
 800b1b8:	f000 f990 	bl	800b4dc <siprintf>
 800b1bc:	e7d0      	b.n	800b160 <_scanf_float+0x388>
 800b1be:	f011 0f04 	tst.w	r1, #4
 800b1c2:	9903      	ldr	r1, [sp, #12]
 800b1c4:	600a      	str	r2, [r1, #0]
 800b1c6:	d1dc      	bne.n	800b182 <_scanf_float+0x3aa>
 800b1c8:	681d      	ldr	r5, [r3, #0]
 800b1ca:	4632      	mov	r2, r6
 800b1cc:	463b      	mov	r3, r7
 800b1ce:	4630      	mov	r0, r6
 800b1d0:	4639      	mov	r1, r7
 800b1d2:	f7f5 fcbb 	bl	8000b4c <__aeabi_dcmpun>
 800b1d6:	b128      	cbz	r0, 800b1e4 <_scanf_float+0x40c>
 800b1d8:	4808      	ldr	r0, [pc, #32]	@ (800b1fc <_scanf_float+0x424>)
 800b1da:	f001 f965 	bl	800c4a8 <nanf>
 800b1de:	ed85 0a00 	vstr	s0, [r5]
 800b1e2:	e7d1      	b.n	800b188 <_scanf_float+0x3b0>
 800b1e4:	4630      	mov	r0, r6
 800b1e6:	4639      	mov	r1, r7
 800b1e8:	f7f5 fd0e 	bl	8000c08 <__aeabi_d2f>
 800b1ec:	6028      	str	r0, [r5, #0]
 800b1ee:	e7cb      	b.n	800b188 <_scanf_float+0x3b0>
 800b1f0:	f04f 0900 	mov.w	r9, #0
 800b1f4:	e629      	b.n	800ae4a <_scanf_float+0x72>
 800b1f6:	bf00      	nop
 800b1f8:	080117bb 	.word	0x080117bb
 800b1fc:	0801085a 	.word	0x0801085a

0800b200 <std>:
 800b200:	2300      	movs	r3, #0
 800b202:	b510      	push	{r4, lr}
 800b204:	4604      	mov	r4, r0
 800b206:	e9c0 3300 	strd	r3, r3, [r0]
 800b20a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b20e:	6083      	str	r3, [r0, #8]
 800b210:	8181      	strh	r1, [r0, #12]
 800b212:	6643      	str	r3, [r0, #100]	@ 0x64
 800b214:	81c2      	strh	r2, [r0, #14]
 800b216:	6183      	str	r3, [r0, #24]
 800b218:	4619      	mov	r1, r3
 800b21a:	2208      	movs	r2, #8
 800b21c:	305c      	adds	r0, #92	@ 0x5c
 800b21e:	f000 fa81 	bl	800b724 <memset>
 800b222:	4b0d      	ldr	r3, [pc, #52]	@ (800b258 <std+0x58>)
 800b224:	6263      	str	r3, [r4, #36]	@ 0x24
 800b226:	4b0d      	ldr	r3, [pc, #52]	@ (800b25c <std+0x5c>)
 800b228:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b22a:	4b0d      	ldr	r3, [pc, #52]	@ (800b260 <std+0x60>)
 800b22c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b22e:	4b0d      	ldr	r3, [pc, #52]	@ (800b264 <std+0x64>)
 800b230:	6323      	str	r3, [r4, #48]	@ 0x30
 800b232:	4b0d      	ldr	r3, [pc, #52]	@ (800b268 <std+0x68>)
 800b234:	6224      	str	r4, [r4, #32]
 800b236:	429c      	cmp	r4, r3
 800b238:	d006      	beq.n	800b248 <std+0x48>
 800b23a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b23e:	4294      	cmp	r4, r2
 800b240:	d002      	beq.n	800b248 <std+0x48>
 800b242:	33d0      	adds	r3, #208	@ 0xd0
 800b244:	429c      	cmp	r4, r3
 800b246:	d105      	bne.n	800b254 <std+0x54>
 800b248:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b24c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b250:	f7f9 bdb3 	b.w	8004dba <__retarget_lock_init_recursive>
 800b254:	bd10      	pop	{r4, pc}
 800b256:	bf00      	nop
 800b258:	0800b571 	.word	0x0800b571
 800b25c:	0800b597 	.word	0x0800b597
 800b260:	0800b5cf 	.word	0x0800b5cf
 800b264:	0800b5f3 	.word	0x0800b5f3
 800b268:	200083f4 	.word	0x200083f4

0800b26c <stdio_exit_handler>:
 800b26c:	4a02      	ldr	r2, [pc, #8]	@ (800b278 <stdio_exit_handler+0xc>)
 800b26e:	4903      	ldr	r1, [pc, #12]	@ (800b27c <stdio_exit_handler+0x10>)
 800b270:	4803      	ldr	r0, [pc, #12]	@ (800b280 <stdio_exit_handler+0x14>)
 800b272:	f000 b869 	b.w	800b348 <_fwalk_sglue>
 800b276:	bf00      	nop
 800b278:	20000024 	.word	0x20000024
 800b27c:	0800eff5 	.word	0x0800eff5
 800b280:	200001a8 	.word	0x200001a8

0800b284 <cleanup_stdio>:
 800b284:	6841      	ldr	r1, [r0, #4]
 800b286:	4b0c      	ldr	r3, [pc, #48]	@ (800b2b8 <cleanup_stdio+0x34>)
 800b288:	4299      	cmp	r1, r3
 800b28a:	b510      	push	{r4, lr}
 800b28c:	4604      	mov	r4, r0
 800b28e:	d001      	beq.n	800b294 <cleanup_stdio+0x10>
 800b290:	f003 feb0 	bl	800eff4 <_fflush_r>
 800b294:	68a1      	ldr	r1, [r4, #8]
 800b296:	4b09      	ldr	r3, [pc, #36]	@ (800b2bc <cleanup_stdio+0x38>)
 800b298:	4299      	cmp	r1, r3
 800b29a:	d002      	beq.n	800b2a2 <cleanup_stdio+0x1e>
 800b29c:	4620      	mov	r0, r4
 800b29e:	f003 fea9 	bl	800eff4 <_fflush_r>
 800b2a2:	68e1      	ldr	r1, [r4, #12]
 800b2a4:	4b06      	ldr	r3, [pc, #24]	@ (800b2c0 <cleanup_stdio+0x3c>)
 800b2a6:	4299      	cmp	r1, r3
 800b2a8:	d004      	beq.n	800b2b4 <cleanup_stdio+0x30>
 800b2aa:	4620      	mov	r0, r4
 800b2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2b0:	f003 bea0 	b.w	800eff4 <_fflush_r>
 800b2b4:	bd10      	pop	{r4, pc}
 800b2b6:	bf00      	nop
 800b2b8:	200083f4 	.word	0x200083f4
 800b2bc:	2000845c 	.word	0x2000845c
 800b2c0:	200084c4 	.word	0x200084c4

0800b2c4 <global_stdio_init.part.0>:
 800b2c4:	b510      	push	{r4, lr}
 800b2c6:	4b0b      	ldr	r3, [pc, #44]	@ (800b2f4 <global_stdio_init.part.0+0x30>)
 800b2c8:	4c0b      	ldr	r4, [pc, #44]	@ (800b2f8 <global_stdio_init.part.0+0x34>)
 800b2ca:	4a0c      	ldr	r2, [pc, #48]	@ (800b2fc <global_stdio_init.part.0+0x38>)
 800b2cc:	601a      	str	r2, [r3, #0]
 800b2ce:	4620      	mov	r0, r4
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	2104      	movs	r1, #4
 800b2d4:	f7ff ff94 	bl	800b200 <std>
 800b2d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b2dc:	2201      	movs	r2, #1
 800b2de:	2109      	movs	r1, #9
 800b2e0:	f7ff ff8e 	bl	800b200 <std>
 800b2e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b2e8:	2202      	movs	r2, #2
 800b2ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2ee:	2112      	movs	r1, #18
 800b2f0:	f7ff bf86 	b.w	800b200 <std>
 800b2f4:	2000852c 	.word	0x2000852c
 800b2f8:	200083f4 	.word	0x200083f4
 800b2fc:	0800b26d 	.word	0x0800b26d

0800b300 <__sfp_lock_acquire>:
 800b300:	4801      	ldr	r0, [pc, #4]	@ (800b308 <__sfp_lock_acquire+0x8>)
 800b302:	f7f9 bd76 	b.w	8004df2 <__retarget_lock_acquire_recursive>
 800b306:	bf00      	nop
 800b308:	20003474 	.word	0x20003474

0800b30c <__sfp_lock_release>:
 800b30c:	4801      	ldr	r0, [pc, #4]	@ (800b314 <__sfp_lock_release+0x8>)
 800b30e:	f7f9 bd7c 	b.w	8004e0a <__retarget_lock_release_recursive>
 800b312:	bf00      	nop
 800b314:	20003474 	.word	0x20003474

0800b318 <__sinit>:
 800b318:	b510      	push	{r4, lr}
 800b31a:	4604      	mov	r4, r0
 800b31c:	f7ff fff0 	bl	800b300 <__sfp_lock_acquire>
 800b320:	6a23      	ldr	r3, [r4, #32]
 800b322:	b11b      	cbz	r3, 800b32c <__sinit+0x14>
 800b324:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b328:	f7ff bff0 	b.w	800b30c <__sfp_lock_release>
 800b32c:	4b04      	ldr	r3, [pc, #16]	@ (800b340 <__sinit+0x28>)
 800b32e:	6223      	str	r3, [r4, #32]
 800b330:	4b04      	ldr	r3, [pc, #16]	@ (800b344 <__sinit+0x2c>)
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d1f5      	bne.n	800b324 <__sinit+0xc>
 800b338:	f7ff ffc4 	bl	800b2c4 <global_stdio_init.part.0>
 800b33c:	e7f2      	b.n	800b324 <__sinit+0xc>
 800b33e:	bf00      	nop
 800b340:	0800b285 	.word	0x0800b285
 800b344:	2000852c 	.word	0x2000852c

0800b348 <_fwalk_sglue>:
 800b348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b34c:	4607      	mov	r7, r0
 800b34e:	4688      	mov	r8, r1
 800b350:	4614      	mov	r4, r2
 800b352:	2600      	movs	r6, #0
 800b354:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b358:	f1b9 0901 	subs.w	r9, r9, #1
 800b35c:	d505      	bpl.n	800b36a <_fwalk_sglue+0x22>
 800b35e:	6824      	ldr	r4, [r4, #0]
 800b360:	2c00      	cmp	r4, #0
 800b362:	d1f7      	bne.n	800b354 <_fwalk_sglue+0xc>
 800b364:	4630      	mov	r0, r6
 800b366:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b36a:	89ab      	ldrh	r3, [r5, #12]
 800b36c:	2b01      	cmp	r3, #1
 800b36e:	d907      	bls.n	800b380 <_fwalk_sglue+0x38>
 800b370:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b374:	3301      	adds	r3, #1
 800b376:	d003      	beq.n	800b380 <_fwalk_sglue+0x38>
 800b378:	4629      	mov	r1, r5
 800b37a:	4638      	mov	r0, r7
 800b37c:	47c0      	blx	r8
 800b37e:	4306      	orrs	r6, r0
 800b380:	3568      	adds	r5, #104	@ 0x68
 800b382:	e7e9      	b.n	800b358 <_fwalk_sglue+0x10>

0800b384 <iprintf>:
 800b384:	b40f      	push	{r0, r1, r2, r3}
 800b386:	b507      	push	{r0, r1, r2, lr}
 800b388:	4906      	ldr	r1, [pc, #24]	@ (800b3a4 <iprintf+0x20>)
 800b38a:	ab04      	add	r3, sp, #16
 800b38c:	6808      	ldr	r0, [r1, #0]
 800b38e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b392:	6881      	ldr	r1, [r0, #8]
 800b394:	9301      	str	r3, [sp, #4]
 800b396:	f003 fb43 	bl	800ea20 <_vfiprintf_r>
 800b39a:	b003      	add	sp, #12
 800b39c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b3a0:	b004      	add	sp, #16
 800b3a2:	4770      	bx	lr
 800b3a4:	200001a4 	.word	0x200001a4

0800b3a8 <putchar>:
 800b3a8:	4b02      	ldr	r3, [pc, #8]	@ (800b3b4 <putchar+0xc>)
 800b3aa:	4601      	mov	r1, r0
 800b3ac:	6818      	ldr	r0, [r3, #0]
 800b3ae:	6882      	ldr	r2, [r0, #8]
 800b3b0:	f003 beaa 	b.w	800f108 <_putc_r>
 800b3b4:	200001a4 	.word	0x200001a4

0800b3b8 <_puts_r>:
 800b3b8:	6a03      	ldr	r3, [r0, #32]
 800b3ba:	b570      	push	{r4, r5, r6, lr}
 800b3bc:	6884      	ldr	r4, [r0, #8]
 800b3be:	4605      	mov	r5, r0
 800b3c0:	460e      	mov	r6, r1
 800b3c2:	b90b      	cbnz	r3, 800b3c8 <_puts_r+0x10>
 800b3c4:	f7ff ffa8 	bl	800b318 <__sinit>
 800b3c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b3ca:	07db      	lsls	r3, r3, #31
 800b3cc:	d405      	bmi.n	800b3da <_puts_r+0x22>
 800b3ce:	89a3      	ldrh	r3, [r4, #12]
 800b3d0:	0598      	lsls	r0, r3, #22
 800b3d2:	d402      	bmi.n	800b3da <_puts_r+0x22>
 800b3d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b3d6:	f7f9 fd0c 	bl	8004df2 <__retarget_lock_acquire_recursive>
 800b3da:	89a3      	ldrh	r3, [r4, #12]
 800b3dc:	0719      	lsls	r1, r3, #28
 800b3de:	d502      	bpl.n	800b3e6 <_puts_r+0x2e>
 800b3e0:	6923      	ldr	r3, [r4, #16]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d135      	bne.n	800b452 <_puts_r+0x9a>
 800b3e6:	4621      	mov	r1, r4
 800b3e8:	4628      	mov	r0, r5
 800b3ea:	f000 f945 	bl	800b678 <__swsetup_r>
 800b3ee:	b380      	cbz	r0, 800b452 <_puts_r+0x9a>
 800b3f0:	f04f 35ff 	mov.w	r5, #4294967295
 800b3f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b3f6:	07da      	lsls	r2, r3, #31
 800b3f8:	d405      	bmi.n	800b406 <_puts_r+0x4e>
 800b3fa:	89a3      	ldrh	r3, [r4, #12]
 800b3fc:	059b      	lsls	r3, r3, #22
 800b3fe:	d402      	bmi.n	800b406 <_puts_r+0x4e>
 800b400:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b402:	f7f9 fd02 	bl	8004e0a <__retarget_lock_release_recursive>
 800b406:	4628      	mov	r0, r5
 800b408:	bd70      	pop	{r4, r5, r6, pc}
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	da04      	bge.n	800b418 <_puts_r+0x60>
 800b40e:	69a2      	ldr	r2, [r4, #24]
 800b410:	429a      	cmp	r2, r3
 800b412:	dc17      	bgt.n	800b444 <_puts_r+0x8c>
 800b414:	290a      	cmp	r1, #10
 800b416:	d015      	beq.n	800b444 <_puts_r+0x8c>
 800b418:	6823      	ldr	r3, [r4, #0]
 800b41a:	1c5a      	adds	r2, r3, #1
 800b41c:	6022      	str	r2, [r4, #0]
 800b41e:	7019      	strb	r1, [r3, #0]
 800b420:	68a3      	ldr	r3, [r4, #8]
 800b422:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b426:	3b01      	subs	r3, #1
 800b428:	60a3      	str	r3, [r4, #8]
 800b42a:	2900      	cmp	r1, #0
 800b42c:	d1ed      	bne.n	800b40a <_puts_r+0x52>
 800b42e:	2b00      	cmp	r3, #0
 800b430:	da11      	bge.n	800b456 <_puts_r+0x9e>
 800b432:	4622      	mov	r2, r4
 800b434:	210a      	movs	r1, #10
 800b436:	4628      	mov	r0, r5
 800b438:	f000 f8df 	bl	800b5fa <__swbuf_r>
 800b43c:	3001      	adds	r0, #1
 800b43e:	d0d7      	beq.n	800b3f0 <_puts_r+0x38>
 800b440:	250a      	movs	r5, #10
 800b442:	e7d7      	b.n	800b3f4 <_puts_r+0x3c>
 800b444:	4622      	mov	r2, r4
 800b446:	4628      	mov	r0, r5
 800b448:	f000 f8d7 	bl	800b5fa <__swbuf_r>
 800b44c:	3001      	adds	r0, #1
 800b44e:	d1e7      	bne.n	800b420 <_puts_r+0x68>
 800b450:	e7ce      	b.n	800b3f0 <_puts_r+0x38>
 800b452:	3e01      	subs	r6, #1
 800b454:	e7e4      	b.n	800b420 <_puts_r+0x68>
 800b456:	6823      	ldr	r3, [r4, #0]
 800b458:	1c5a      	adds	r2, r3, #1
 800b45a:	6022      	str	r2, [r4, #0]
 800b45c:	220a      	movs	r2, #10
 800b45e:	701a      	strb	r2, [r3, #0]
 800b460:	e7ee      	b.n	800b440 <_puts_r+0x88>
	...

0800b464 <puts>:
 800b464:	4b02      	ldr	r3, [pc, #8]	@ (800b470 <puts+0xc>)
 800b466:	4601      	mov	r1, r0
 800b468:	6818      	ldr	r0, [r3, #0]
 800b46a:	f7ff bfa5 	b.w	800b3b8 <_puts_r>
 800b46e:	bf00      	nop
 800b470:	200001a4 	.word	0x200001a4

0800b474 <sniprintf>:
 800b474:	b40c      	push	{r2, r3}
 800b476:	b530      	push	{r4, r5, lr}
 800b478:	4b17      	ldr	r3, [pc, #92]	@ (800b4d8 <sniprintf+0x64>)
 800b47a:	1e0c      	subs	r4, r1, #0
 800b47c:	681d      	ldr	r5, [r3, #0]
 800b47e:	b09d      	sub	sp, #116	@ 0x74
 800b480:	da08      	bge.n	800b494 <sniprintf+0x20>
 800b482:	238b      	movs	r3, #139	@ 0x8b
 800b484:	602b      	str	r3, [r5, #0]
 800b486:	f04f 30ff 	mov.w	r0, #4294967295
 800b48a:	b01d      	add	sp, #116	@ 0x74
 800b48c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b490:	b002      	add	sp, #8
 800b492:	4770      	bx	lr
 800b494:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b498:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b49c:	bf14      	ite	ne
 800b49e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b4a2:	4623      	moveq	r3, r4
 800b4a4:	9304      	str	r3, [sp, #16]
 800b4a6:	9307      	str	r3, [sp, #28]
 800b4a8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b4ac:	9002      	str	r0, [sp, #8]
 800b4ae:	9006      	str	r0, [sp, #24]
 800b4b0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b4b4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b4b6:	ab21      	add	r3, sp, #132	@ 0x84
 800b4b8:	a902      	add	r1, sp, #8
 800b4ba:	4628      	mov	r0, r5
 800b4bc:	9301      	str	r3, [sp, #4]
 800b4be:	f002 ffbd 	bl	800e43c <_svfiprintf_r>
 800b4c2:	1c43      	adds	r3, r0, #1
 800b4c4:	bfbc      	itt	lt
 800b4c6:	238b      	movlt	r3, #139	@ 0x8b
 800b4c8:	602b      	strlt	r3, [r5, #0]
 800b4ca:	2c00      	cmp	r4, #0
 800b4cc:	d0dd      	beq.n	800b48a <sniprintf+0x16>
 800b4ce:	9b02      	ldr	r3, [sp, #8]
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	701a      	strb	r2, [r3, #0]
 800b4d4:	e7d9      	b.n	800b48a <sniprintf+0x16>
 800b4d6:	bf00      	nop
 800b4d8:	200001a4 	.word	0x200001a4

0800b4dc <siprintf>:
 800b4dc:	b40e      	push	{r1, r2, r3}
 800b4de:	b500      	push	{lr}
 800b4e0:	b09c      	sub	sp, #112	@ 0x70
 800b4e2:	ab1d      	add	r3, sp, #116	@ 0x74
 800b4e4:	9002      	str	r0, [sp, #8]
 800b4e6:	9006      	str	r0, [sp, #24]
 800b4e8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b4ec:	4809      	ldr	r0, [pc, #36]	@ (800b514 <siprintf+0x38>)
 800b4ee:	9107      	str	r1, [sp, #28]
 800b4f0:	9104      	str	r1, [sp, #16]
 800b4f2:	4909      	ldr	r1, [pc, #36]	@ (800b518 <siprintf+0x3c>)
 800b4f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4f8:	9105      	str	r1, [sp, #20]
 800b4fa:	6800      	ldr	r0, [r0, #0]
 800b4fc:	9301      	str	r3, [sp, #4]
 800b4fe:	a902      	add	r1, sp, #8
 800b500:	f002 ff9c 	bl	800e43c <_svfiprintf_r>
 800b504:	9b02      	ldr	r3, [sp, #8]
 800b506:	2200      	movs	r2, #0
 800b508:	701a      	strb	r2, [r3, #0]
 800b50a:	b01c      	add	sp, #112	@ 0x70
 800b50c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b510:	b003      	add	sp, #12
 800b512:	4770      	bx	lr
 800b514:	200001a4 	.word	0x200001a4
 800b518:	ffff0208 	.word	0xffff0208

0800b51c <siscanf>:
 800b51c:	b40e      	push	{r1, r2, r3}
 800b51e:	b530      	push	{r4, r5, lr}
 800b520:	b09c      	sub	sp, #112	@ 0x70
 800b522:	ac1f      	add	r4, sp, #124	@ 0x7c
 800b524:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800b528:	f854 5b04 	ldr.w	r5, [r4], #4
 800b52c:	f8ad 2014 	strh.w	r2, [sp, #20]
 800b530:	9002      	str	r0, [sp, #8]
 800b532:	9006      	str	r0, [sp, #24]
 800b534:	f7f4 feac 	bl	8000290 <strlen>
 800b538:	4b0b      	ldr	r3, [pc, #44]	@ (800b568 <siscanf+0x4c>)
 800b53a:	9003      	str	r0, [sp, #12]
 800b53c:	9007      	str	r0, [sp, #28]
 800b53e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b540:	480a      	ldr	r0, [pc, #40]	@ (800b56c <siscanf+0x50>)
 800b542:	9401      	str	r4, [sp, #4]
 800b544:	2300      	movs	r3, #0
 800b546:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b548:	9314      	str	r3, [sp, #80]	@ 0x50
 800b54a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b54e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b552:	462a      	mov	r2, r5
 800b554:	4623      	mov	r3, r4
 800b556:	a902      	add	r1, sp, #8
 800b558:	6800      	ldr	r0, [r0, #0]
 800b55a:	f003 f8c3 	bl	800e6e4 <__ssvfiscanf_r>
 800b55e:	b01c      	add	sp, #112	@ 0x70
 800b560:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b564:	b003      	add	sp, #12
 800b566:	4770      	bx	lr
 800b568:	0800b593 	.word	0x0800b593
 800b56c:	200001a4 	.word	0x200001a4

0800b570 <__sread>:
 800b570:	b510      	push	{r4, lr}
 800b572:	460c      	mov	r4, r1
 800b574:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b578:	f000 ff18 	bl	800c3ac <_read_r>
 800b57c:	2800      	cmp	r0, #0
 800b57e:	bfab      	itete	ge
 800b580:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b582:	89a3      	ldrhlt	r3, [r4, #12]
 800b584:	181b      	addge	r3, r3, r0
 800b586:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b58a:	bfac      	ite	ge
 800b58c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b58e:	81a3      	strhlt	r3, [r4, #12]
 800b590:	bd10      	pop	{r4, pc}

0800b592 <__seofread>:
 800b592:	2000      	movs	r0, #0
 800b594:	4770      	bx	lr

0800b596 <__swrite>:
 800b596:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b59a:	461f      	mov	r7, r3
 800b59c:	898b      	ldrh	r3, [r1, #12]
 800b59e:	05db      	lsls	r3, r3, #23
 800b5a0:	4605      	mov	r5, r0
 800b5a2:	460c      	mov	r4, r1
 800b5a4:	4616      	mov	r6, r2
 800b5a6:	d505      	bpl.n	800b5b4 <__swrite+0x1e>
 800b5a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5ac:	2302      	movs	r3, #2
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	f000 feea 	bl	800c388 <_lseek_r>
 800b5b4:	89a3      	ldrh	r3, [r4, #12]
 800b5b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b5ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b5be:	81a3      	strh	r3, [r4, #12]
 800b5c0:	4632      	mov	r2, r6
 800b5c2:	463b      	mov	r3, r7
 800b5c4:	4628      	mov	r0, r5
 800b5c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5ca:	f000 bf11 	b.w	800c3f0 <_write_r>

0800b5ce <__sseek>:
 800b5ce:	b510      	push	{r4, lr}
 800b5d0:	460c      	mov	r4, r1
 800b5d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5d6:	f000 fed7 	bl	800c388 <_lseek_r>
 800b5da:	1c43      	adds	r3, r0, #1
 800b5dc:	89a3      	ldrh	r3, [r4, #12]
 800b5de:	bf15      	itete	ne
 800b5e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b5e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b5e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b5ea:	81a3      	strheq	r3, [r4, #12]
 800b5ec:	bf18      	it	ne
 800b5ee:	81a3      	strhne	r3, [r4, #12]
 800b5f0:	bd10      	pop	{r4, pc}

0800b5f2 <__sclose>:
 800b5f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5f6:	f000 be61 	b.w	800c2bc <_close_r>

0800b5fa <__swbuf_r>:
 800b5fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5fc:	460e      	mov	r6, r1
 800b5fe:	4614      	mov	r4, r2
 800b600:	4605      	mov	r5, r0
 800b602:	b118      	cbz	r0, 800b60c <__swbuf_r+0x12>
 800b604:	6a03      	ldr	r3, [r0, #32]
 800b606:	b90b      	cbnz	r3, 800b60c <__swbuf_r+0x12>
 800b608:	f7ff fe86 	bl	800b318 <__sinit>
 800b60c:	69a3      	ldr	r3, [r4, #24]
 800b60e:	60a3      	str	r3, [r4, #8]
 800b610:	89a3      	ldrh	r3, [r4, #12]
 800b612:	071a      	lsls	r2, r3, #28
 800b614:	d501      	bpl.n	800b61a <__swbuf_r+0x20>
 800b616:	6923      	ldr	r3, [r4, #16]
 800b618:	b943      	cbnz	r3, 800b62c <__swbuf_r+0x32>
 800b61a:	4621      	mov	r1, r4
 800b61c:	4628      	mov	r0, r5
 800b61e:	f000 f82b 	bl	800b678 <__swsetup_r>
 800b622:	b118      	cbz	r0, 800b62c <__swbuf_r+0x32>
 800b624:	f04f 37ff 	mov.w	r7, #4294967295
 800b628:	4638      	mov	r0, r7
 800b62a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b62c:	6823      	ldr	r3, [r4, #0]
 800b62e:	6922      	ldr	r2, [r4, #16]
 800b630:	1a98      	subs	r0, r3, r2
 800b632:	6963      	ldr	r3, [r4, #20]
 800b634:	b2f6      	uxtb	r6, r6
 800b636:	4283      	cmp	r3, r0
 800b638:	4637      	mov	r7, r6
 800b63a:	dc05      	bgt.n	800b648 <__swbuf_r+0x4e>
 800b63c:	4621      	mov	r1, r4
 800b63e:	4628      	mov	r0, r5
 800b640:	f003 fcd8 	bl	800eff4 <_fflush_r>
 800b644:	2800      	cmp	r0, #0
 800b646:	d1ed      	bne.n	800b624 <__swbuf_r+0x2a>
 800b648:	68a3      	ldr	r3, [r4, #8]
 800b64a:	3b01      	subs	r3, #1
 800b64c:	60a3      	str	r3, [r4, #8]
 800b64e:	6823      	ldr	r3, [r4, #0]
 800b650:	1c5a      	adds	r2, r3, #1
 800b652:	6022      	str	r2, [r4, #0]
 800b654:	701e      	strb	r6, [r3, #0]
 800b656:	6962      	ldr	r2, [r4, #20]
 800b658:	1c43      	adds	r3, r0, #1
 800b65a:	429a      	cmp	r2, r3
 800b65c:	d004      	beq.n	800b668 <__swbuf_r+0x6e>
 800b65e:	89a3      	ldrh	r3, [r4, #12]
 800b660:	07db      	lsls	r3, r3, #31
 800b662:	d5e1      	bpl.n	800b628 <__swbuf_r+0x2e>
 800b664:	2e0a      	cmp	r6, #10
 800b666:	d1df      	bne.n	800b628 <__swbuf_r+0x2e>
 800b668:	4621      	mov	r1, r4
 800b66a:	4628      	mov	r0, r5
 800b66c:	f003 fcc2 	bl	800eff4 <_fflush_r>
 800b670:	2800      	cmp	r0, #0
 800b672:	d0d9      	beq.n	800b628 <__swbuf_r+0x2e>
 800b674:	e7d6      	b.n	800b624 <__swbuf_r+0x2a>
	...

0800b678 <__swsetup_r>:
 800b678:	b538      	push	{r3, r4, r5, lr}
 800b67a:	4b29      	ldr	r3, [pc, #164]	@ (800b720 <__swsetup_r+0xa8>)
 800b67c:	4605      	mov	r5, r0
 800b67e:	6818      	ldr	r0, [r3, #0]
 800b680:	460c      	mov	r4, r1
 800b682:	b118      	cbz	r0, 800b68c <__swsetup_r+0x14>
 800b684:	6a03      	ldr	r3, [r0, #32]
 800b686:	b90b      	cbnz	r3, 800b68c <__swsetup_r+0x14>
 800b688:	f7ff fe46 	bl	800b318 <__sinit>
 800b68c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b690:	0719      	lsls	r1, r3, #28
 800b692:	d422      	bmi.n	800b6da <__swsetup_r+0x62>
 800b694:	06da      	lsls	r2, r3, #27
 800b696:	d407      	bmi.n	800b6a8 <__swsetup_r+0x30>
 800b698:	2209      	movs	r2, #9
 800b69a:	602a      	str	r2, [r5, #0]
 800b69c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6a0:	81a3      	strh	r3, [r4, #12]
 800b6a2:	f04f 30ff 	mov.w	r0, #4294967295
 800b6a6:	e033      	b.n	800b710 <__swsetup_r+0x98>
 800b6a8:	0758      	lsls	r0, r3, #29
 800b6aa:	d512      	bpl.n	800b6d2 <__swsetup_r+0x5a>
 800b6ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b6ae:	b141      	cbz	r1, 800b6c2 <__swsetup_r+0x4a>
 800b6b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b6b4:	4299      	cmp	r1, r3
 800b6b6:	d002      	beq.n	800b6be <__swsetup_r+0x46>
 800b6b8:	4628      	mov	r0, r5
 800b6ba:	f001 fd51 	bl	800d160 <_free_r>
 800b6be:	2300      	movs	r3, #0
 800b6c0:	6363      	str	r3, [r4, #52]	@ 0x34
 800b6c2:	89a3      	ldrh	r3, [r4, #12]
 800b6c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b6c8:	81a3      	strh	r3, [r4, #12]
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	6063      	str	r3, [r4, #4]
 800b6ce:	6923      	ldr	r3, [r4, #16]
 800b6d0:	6023      	str	r3, [r4, #0]
 800b6d2:	89a3      	ldrh	r3, [r4, #12]
 800b6d4:	f043 0308 	orr.w	r3, r3, #8
 800b6d8:	81a3      	strh	r3, [r4, #12]
 800b6da:	6923      	ldr	r3, [r4, #16]
 800b6dc:	b94b      	cbnz	r3, 800b6f2 <__swsetup_r+0x7a>
 800b6de:	89a3      	ldrh	r3, [r4, #12]
 800b6e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b6e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b6e8:	d003      	beq.n	800b6f2 <__swsetup_r+0x7a>
 800b6ea:	4621      	mov	r1, r4
 800b6ec:	4628      	mov	r0, r5
 800b6ee:	f003 fccf 	bl	800f090 <__smakebuf_r>
 800b6f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6f6:	f013 0201 	ands.w	r2, r3, #1
 800b6fa:	d00a      	beq.n	800b712 <__swsetup_r+0x9a>
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	60a2      	str	r2, [r4, #8]
 800b700:	6962      	ldr	r2, [r4, #20]
 800b702:	4252      	negs	r2, r2
 800b704:	61a2      	str	r2, [r4, #24]
 800b706:	6922      	ldr	r2, [r4, #16]
 800b708:	b942      	cbnz	r2, 800b71c <__swsetup_r+0xa4>
 800b70a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b70e:	d1c5      	bne.n	800b69c <__swsetup_r+0x24>
 800b710:	bd38      	pop	{r3, r4, r5, pc}
 800b712:	0799      	lsls	r1, r3, #30
 800b714:	bf58      	it	pl
 800b716:	6962      	ldrpl	r2, [r4, #20]
 800b718:	60a2      	str	r2, [r4, #8]
 800b71a:	e7f4      	b.n	800b706 <__swsetup_r+0x8e>
 800b71c:	2000      	movs	r0, #0
 800b71e:	e7f7      	b.n	800b710 <__swsetup_r+0x98>
 800b720:	200001a4 	.word	0x200001a4

0800b724 <memset>:
 800b724:	4402      	add	r2, r0
 800b726:	4603      	mov	r3, r0
 800b728:	4293      	cmp	r3, r2
 800b72a:	d100      	bne.n	800b72e <memset+0xa>
 800b72c:	4770      	bx	lr
 800b72e:	f803 1b01 	strb.w	r1, [r3], #1
 800b732:	e7f9      	b.n	800b728 <memset+0x4>

0800b734 <strchr>:
 800b734:	b2c9      	uxtb	r1, r1
 800b736:	4603      	mov	r3, r0
 800b738:	4618      	mov	r0, r3
 800b73a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b73e:	b112      	cbz	r2, 800b746 <strchr+0x12>
 800b740:	428a      	cmp	r2, r1
 800b742:	d1f9      	bne.n	800b738 <strchr+0x4>
 800b744:	4770      	bx	lr
 800b746:	2900      	cmp	r1, #0
 800b748:	bf18      	it	ne
 800b74a:	2000      	movne	r0, #0
 800b74c:	4770      	bx	lr

0800b74e <strncmp>:
 800b74e:	b510      	push	{r4, lr}
 800b750:	b16a      	cbz	r2, 800b76e <strncmp+0x20>
 800b752:	3901      	subs	r1, #1
 800b754:	1884      	adds	r4, r0, r2
 800b756:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b75a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b75e:	429a      	cmp	r2, r3
 800b760:	d103      	bne.n	800b76a <strncmp+0x1c>
 800b762:	42a0      	cmp	r0, r4
 800b764:	d001      	beq.n	800b76a <strncmp+0x1c>
 800b766:	2a00      	cmp	r2, #0
 800b768:	d1f5      	bne.n	800b756 <strncmp+0x8>
 800b76a:	1ad0      	subs	r0, r2, r3
 800b76c:	bd10      	pop	{r4, pc}
 800b76e:	4610      	mov	r0, r2
 800b770:	e7fc      	b.n	800b76c <strncmp+0x1e>

0800b772 <strncpy>:
 800b772:	b510      	push	{r4, lr}
 800b774:	3901      	subs	r1, #1
 800b776:	4603      	mov	r3, r0
 800b778:	b132      	cbz	r2, 800b788 <strncpy+0x16>
 800b77a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b77e:	f803 4b01 	strb.w	r4, [r3], #1
 800b782:	3a01      	subs	r2, #1
 800b784:	2c00      	cmp	r4, #0
 800b786:	d1f7      	bne.n	800b778 <strncpy+0x6>
 800b788:	441a      	add	r2, r3
 800b78a:	2100      	movs	r1, #0
 800b78c:	4293      	cmp	r3, r2
 800b78e:	d100      	bne.n	800b792 <strncpy+0x20>
 800b790:	bd10      	pop	{r4, pc}
 800b792:	f803 1b01 	strb.w	r1, [r3], #1
 800b796:	e7f9      	b.n	800b78c <strncpy+0x1a>

0800b798 <strrchr>:
 800b798:	b538      	push	{r3, r4, r5, lr}
 800b79a:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 800b79e:	4603      	mov	r3, r0
 800b7a0:	d10e      	bne.n	800b7c0 <strrchr+0x28>
 800b7a2:	4621      	mov	r1, r4
 800b7a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b7a8:	f7ff bfc4 	b.w	800b734 <strchr>
 800b7ac:	1c43      	adds	r3, r0, #1
 800b7ae:	4605      	mov	r5, r0
 800b7b0:	4621      	mov	r1, r4
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	f7ff ffbe 	bl	800b734 <strchr>
 800b7b8:	2800      	cmp	r0, #0
 800b7ba:	d1f7      	bne.n	800b7ac <strrchr+0x14>
 800b7bc:	4628      	mov	r0, r5
 800b7be:	bd38      	pop	{r3, r4, r5, pc}
 800b7c0:	2500      	movs	r5, #0
 800b7c2:	e7f5      	b.n	800b7b0 <strrchr+0x18>

0800b7c4 <strstr>:
 800b7c4:	780a      	ldrb	r2, [r1, #0]
 800b7c6:	b570      	push	{r4, r5, r6, lr}
 800b7c8:	b96a      	cbnz	r2, 800b7e6 <strstr+0x22>
 800b7ca:	bd70      	pop	{r4, r5, r6, pc}
 800b7cc:	429a      	cmp	r2, r3
 800b7ce:	d109      	bne.n	800b7e4 <strstr+0x20>
 800b7d0:	460c      	mov	r4, r1
 800b7d2:	4605      	mov	r5, r0
 800b7d4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d0f6      	beq.n	800b7ca <strstr+0x6>
 800b7dc:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800b7e0:	429e      	cmp	r6, r3
 800b7e2:	d0f7      	beq.n	800b7d4 <strstr+0x10>
 800b7e4:	3001      	adds	r0, #1
 800b7e6:	7803      	ldrb	r3, [r0, #0]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d1ef      	bne.n	800b7cc <strstr+0x8>
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	e7ec      	b.n	800b7ca <strstr+0x6>

0800b7f0 <validate_structure>:
 800b7f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b7f2:	6801      	ldr	r1, [r0, #0]
 800b7f4:	293b      	cmp	r1, #59	@ 0x3b
 800b7f6:	4604      	mov	r4, r0
 800b7f8:	d911      	bls.n	800b81e <validate_structure+0x2e>
 800b7fa:	223c      	movs	r2, #60	@ 0x3c
 800b7fc:	4668      	mov	r0, sp
 800b7fe:	f000 fe59 	bl	800c4b4 <div>
 800b802:	9a01      	ldr	r2, [sp, #4]
 800b804:	6863      	ldr	r3, [r4, #4]
 800b806:	9900      	ldr	r1, [sp, #0]
 800b808:	2a00      	cmp	r2, #0
 800b80a:	440b      	add	r3, r1
 800b80c:	6063      	str	r3, [r4, #4]
 800b80e:	bfbb      	ittet	lt
 800b810:	323c      	addlt	r2, #60	@ 0x3c
 800b812:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800b816:	6022      	strge	r2, [r4, #0]
 800b818:	6022      	strlt	r2, [r4, #0]
 800b81a:	bfb8      	it	lt
 800b81c:	6063      	strlt	r3, [r4, #4]
 800b81e:	6861      	ldr	r1, [r4, #4]
 800b820:	293b      	cmp	r1, #59	@ 0x3b
 800b822:	d911      	bls.n	800b848 <validate_structure+0x58>
 800b824:	223c      	movs	r2, #60	@ 0x3c
 800b826:	4668      	mov	r0, sp
 800b828:	f000 fe44 	bl	800c4b4 <div>
 800b82c:	9a01      	ldr	r2, [sp, #4]
 800b82e:	68a3      	ldr	r3, [r4, #8]
 800b830:	9900      	ldr	r1, [sp, #0]
 800b832:	2a00      	cmp	r2, #0
 800b834:	440b      	add	r3, r1
 800b836:	60a3      	str	r3, [r4, #8]
 800b838:	bfbb      	ittet	lt
 800b83a:	323c      	addlt	r2, #60	@ 0x3c
 800b83c:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800b840:	6062      	strge	r2, [r4, #4]
 800b842:	6062      	strlt	r2, [r4, #4]
 800b844:	bfb8      	it	lt
 800b846:	60a3      	strlt	r3, [r4, #8]
 800b848:	68a1      	ldr	r1, [r4, #8]
 800b84a:	2917      	cmp	r1, #23
 800b84c:	d911      	bls.n	800b872 <validate_structure+0x82>
 800b84e:	2218      	movs	r2, #24
 800b850:	4668      	mov	r0, sp
 800b852:	f000 fe2f 	bl	800c4b4 <div>
 800b856:	9a01      	ldr	r2, [sp, #4]
 800b858:	68e3      	ldr	r3, [r4, #12]
 800b85a:	9900      	ldr	r1, [sp, #0]
 800b85c:	2a00      	cmp	r2, #0
 800b85e:	440b      	add	r3, r1
 800b860:	60e3      	str	r3, [r4, #12]
 800b862:	bfbb      	ittet	lt
 800b864:	3218      	addlt	r2, #24
 800b866:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800b86a:	60a2      	strge	r2, [r4, #8]
 800b86c:	60a2      	strlt	r2, [r4, #8]
 800b86e:	bfb8      	it	lt
 800b870:	60e3      	strlt	r3, [r4, #12]
 800b872:	6921      	ldr	r1, [r4, #16]
 800b874:	290b      	cmp	r1, #11
 800b876:	d911      	bls.n	800b89c <validate_structure+0xac>
 800b878:	220c      	movs	r2, #12
 800b87a:	4668      	mov	r0, sp
 800b87c:	f000 fe1a 	bl	800c4b4 <div>
 800b880:	9a01      	ldr	r2, [sp, #4]
 800b882:	6963      	ldr	r3, [r4, #20]
 800b884:	9900      	ldr	r1, [sp, #0]
 800b886:	2a00      	cmp	r2, #0
 800b888:	440b      	add	r3, r1
 800b88a:	6163      	str	r3, [r4, #20]
 800b88c:	bfbb      	ittet	lt
 800b88e:	320c      	addlt	r2, #12
 800b890:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800b894:	6122      	strge	r2, [r4, #16]
 800b896:	6122      	strlt	r2, [r4, #16]
 800b898:	bfb8      	it	lt
 800b89a:	6163      	strlt	r3, [r4, #20]
 800b89c:	6963      	ldr	r3, [r4, #20]
 800b89e:	079a      	lsls	r2, r3, #30
 800b8a0:	d11c      	bne.n	800b8dc <validate_structure+0xec>
 800b8a2:	2164      	movs	r1, #100	@ 0x64
 800b8a4:	fb93 f2f1 	sdiv	r2, r3, r1
 800b8a8:	fb01 3212 	mls	r2, r1, r2, r3
 800b8ac:	b9c2      	cbnz	r2, 800b8e0 <validate_structure+0xf0>
 800b8ae:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 800b8b2:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800b8b6:	fb93 f1f2 	sdiv	r1, r3, r2
 800b8ba:	fb02 3311 	mls	r3, r2, r1, r3
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	bf14      	ite	ne
 800b8c2:	231c      	movne	r3, #28
 800b8c4:	231d      	moveq	r3, #29
 800b8c6:	68e2      	ldr	r2, [r4, #12]
 800b8c8:	2a00      	cmp	r2, #0
 800b8ca:	dc0b      	bgt.n	800b8e4 <validate_structure+0xf4>
 800b8cc:	4d31      	ldr	r5, [pc, #196]	@ (800b994 <validate_structure+0x1a4>)
 800b8ce:	200b      	movs	r0, #11
 800b8d0:	2164      	movs	r1, #100	@ 0x64
 800b8d2:	68e6      	ldr	r6, [r4, #12]
 800b8d4:	2e00      	cmp	r6, #0
 800b8d6:	dd30      	ble.n	800b93a <validate_structure+0x14a>
 800b8d8:	b003      	add	sp, #12
 800b8da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8dc:	231c      	movs	r3, #28
 800b8de:	e7f2      	b.n	800b8c6 <validate_structure+0xd6>
 800b8e0:	231d      	movs	r3, #29
 800b8e2:	e7f0      	b.n	800b8c6 <validate_structure+0xd6>
 800b8e4:	4d2b      	ldr	r5, [pc, #172]	@ (800b994 <validate_structure+0x1a4>)
 800b8e6:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 800b8ea:	2a01      	cmp	r2, #1
 800b8ec:	bf14      	ite	ne
 800b8ee:	f855 0022 	ldrne.w	r0, [r5, r2, lsl #2]
 800b8f2:	4618      	moveq	r0, r3
 800b8f4:	4281      	cmp	r1, r0
 800b8f6:	ddef      	ble.n	800b8d8 <validate_structure+0xe8>
 800b8f8:	3201      	adds	r2, #1
 800b8fa:	1a09      	subs	r1, r1, r0
 800b8fc:	2a0c      	cmp	r2, #12
 800b8fe:	60e1      	str	r1, [r4, #12]
 800b900:	6122      	str	r2, [r4, #16]
 800b902:	d1f0      	bne.n	800b8e6 <validate_structure+0xf6>
 800b904:	6963      	ldr	r3, [r4, #20]
 800b906:	2100      	movs	r1, #0
 800b908:	1c5a      	adds	r2, r3, #1
 800b90a:	6121      	str	r1, [r4, #16]
 800b90c:	0791      	lsls	r1, r2, #30
 800b90e:	6162      	str	r2, [r4, #20]
 800b910:	d13c      	bne.n	800b98c <validate_structure+0x19c>
 800b912:	2164      	movs	r1, #100	@ 0x64
 800b914:	fb92 f0f1 	sdiv	r0, r2, r1
 800b918:	fb01 2210 	mls	r2, r1, r0, r2
 800b91c:	2a00      	cmp	r2, #0
 800b91e:	d137      	bne.n	800b990 <validate_structure+0x1a0>
 800b920:	f203 736d 	addw	r3, r3, #1901	@ 0x76d
 800b924:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800b928:	fb93 f1f2 	sdiv	r1, r3, r2
 800b92c:	fb02 3311 	mls	r3, r2, r1, r3
 800b930:	2b00      	cmp	r3, #0
 800b932:	bf14      	ite	ne
 800b934:	231c      	movne	r3, #28
 800b936:	231d      	moveq	r3, #29
 800b938:	e7d5      	b.n	800b8e6 <validate_structure+0xf6>
 800b93a:	6922      	ldr	r2, [r4, #16]
 800b93c:	3a01      	subs	r2, #1
 800b93e:	6122      	str	r2, [r4, #16]
 800b940:	3201      	adds	r2, #1
 800b942:	d116      	bne.n	800b972 <validate_structure+0x182>
 800b944:	6963      	ldr	r3, [r4, #20]
 800b946:	1e5a      	subs	r2, r3, #1
 800b948:	0797      	lsls	r7, r2, #30
 800b94a:	e9c4 0204 	strd	r0, r2, [r4, #16]
 800b94e:	d119      	bne.n	800b984 <validate_structure+0x194>
 800b950:	fb92 f7f1 	sdiv	r7, r2, r1
 800b954:	fb01 2217 	mls	r2, r1, r7, r2
 800b958:	b9b2      	cbnz	r2, 800b988 <validate_structure+0x198>
 800b95a:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 800b95e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800b962:	fb93 f7f2 	sdiv	r7, r3, r2
 800b966:	fb02 3317 	mls	r3, r2, r7, r3
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	bf14      	ite	ne
 800b96e:	231c      	movne	r3, #28
 800b970:	231d      	moveq	r3, #29
 800b972:	6922      	ldr	r2, [r4, #16]
 800b974:	2a01      	cmp	r2, #1
 800b976:	bf14      	ite	ne
 800b978:	f855 2022 	ldrne.w	r2, [r5, r2, lsl #2]
 800b97c:	461a      	moveq	r2, r3
 800b97e:	4432      	add	r2, r6
 800b980:	60e2      	str	r2, [r4, #12]
 800b982:	e7a6      	b.n	800b8d2 <validate_structure+0xe2>
 800b984:	231c      	movs	r3, #28
 800b986:	e7f4      	b.n	800b972 <validate_structure+0x182>
 800b988:	231d      	movs	r3, #29
 800b98a:	e7f2      	b.n	800b972 <validate_structure+0x182>
 800b98c:	231c      	movs	r3, #28
 800b98e:	e7aa      	b.n	800b8e6 <validate_structure+0xf6>
 800b990:	231d      	movs	r3, #29
 800b992:	e7a8      	b.n	800b8e6 <validate_structure+0xf6>
 800b994:	080117f0 	.word	0x080117f0

0800b998 <mktime>:
 800b998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b99c:	b085      	sub	sp, #20
 800b99e:	4607      	mov	r7, r0
 800b9a0:	f003 fc74 	bl	800f28c <__gettzinfo>
 800b9a4:	4681      	mov	r9, r0
 800b9a6:	4638      	mov	r0, r7
 800b9a8:	f7ff ff22 	bl	800b7f0 <validate_structure>
 800b9ac:	e9d7 4300 	ldrd	r4, r3, [r7]
 800b9b0:	223c      	movs	r2, #60	@ 0x3c
 800b9b2:	fb02 4403 	mla	r4, r2, r3, r4
 800b9b6:	68bb      	ldr	r3, [r7, #8]
 800b9b8:	697d      	ldr	r5, [r7, #20]
 800b9ba:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800b9be:	fb02 4403 	mla	r4, r2, r3, r4
 800b9c2:	e9d7 6303 	ldrd	r6, r3, [r7, #12]
 800b9c6:	4ac1      	ldr	r2, [pc, #772]	@ (800bccc <mktime+0x334>)
 800b9c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800b9cc:	3e01      	subs	r6, #1
 800b9ce:	2b01      	cmp	r3, #1
 800b9d0:	4416      	add	r6, r2
 800b9d2:	dd11      	ble.n	800b9f8 <mktime+0x60>
 800b9d4:	07a9      	lsls	r1, r5, #30
 800b9d6:	d10f      	bne.n	800b9f8 <mktime+0x60>
 800b9d8:	2264      	movs	r2, #100	@ 0x64
 800b9da:	fb95 f3f2 	sdiv	r3, r5, r2
 800b9de:	fb02 5313 	mls	r3, r2, r3, r5
 800b9e2:	b943      	cbnz	r3, 800b9f6 <mktime+0x5e>
 800b9e4:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800b9e8:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800b9ec:	fb93 f1f2 	sdiv	r1, r3, r2
 800b9f0:	fb02 3311 	mls	r3, r2, r1, r3
 800b9f4:	b903      	cbnz	r3, 800b9f8 <mktime+0x60>
 800b9f6:	3601      	adds	r6, #1
 800b9f8:	f505 531c 	add.w	r3, r5, #9984	@ 0x2700
 800b9fc:	3310      	adds	r3, #16
 800b9fe:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800ba02:	4293      	cmp	r3, r2
 800ba04:	61fe      	str	r6, [r7, #28]
 800ba06:	f200 8167 	bhi.w	800bcd8 <mktime+0x340>
 800ba0a:	2d46      	cmp	r5, #70	@ 0x46
 800ba0c:	f340 808e 	ble.w	800bb2c <mktime+0x194>
 800ba10:	2346      	movs	r3, #70	@ 0x46
 800ba12:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800ba16:	2164      	movs	r1, #100	@ 0x64
 800ba18:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800ba1c:	079a      	lsls	r2, r3, #30
 800ba1e:	d17f      	bne.n	800bb20 <mktime+0x188>
 800ba20:	fb93 f2f1 	sdiv	r2, r3, r1
 800ba24:	fb01 3212 	mls	r2, r1, r2, r3
 800ba28:	2a00      	cmp	r2, #0
 800ba2a:	d17c      	bne.n	800bb26 <mktime+0x18e>
 800ba2c:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800ba30:	fb92 fef0 	sdiv	lr, r2, r0
 800ba34:	fb00 221e 	mls	r2, r0, lr, r2
 800ba38:	2a00      	cmp	r2, #0
 800ba3a:	bf14      	ite	ne
 800ba3c:	4662      	movne	r2, ip
 800ba3e:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800ba42:	3301      	adds	r3, #1
 800ba44:	429d      	cmp	r5, r3
 800ba46:	4416      	add	r6, r2
 800ba48:	d1e8      	bne.n	800ba1c <mktime+0x84>
 800ba4a:	4ba1      	ldr	r3, [pc, #644]	@ (800bcd0 <mktime+0x338>)
 800ba4c:	ea4f 78e4 	mov.w	r8, r4, asr #31
 800ba50:	fbc6 4803 	smlal	r4, r8, r6, r3
 800ba54:	f000 f9fa 	bl	800be4c <__tz_lock>
 800ba58:	f000 fa04 	bl	800be64 <_tzset_unlocked>
 800ba5c:	4b9d      	ldr	r3, [pc, #628]	@ (800bcd4 <mktime+0x33c>)
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	f000 8140 	beq.w	800bce6 <mktime+0x34e>
 800ba66:	f8d7 a020 	ldr.w	sl, [r7, #32]
 800ba6a:	6978      	ldr	r0, [r7, #20]
 800ba6c:	4653      	mov	r3, sl
 800ba6e:	2b01      	cmp	r3, #1
 800ba70:	bfa8      	it	ge
 800ba72:	2301      	movge	r3, #1
 800ba74:	9301      	str	r3, [sp, #4]
 800ba76:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ba7a:	f200 706c 	addw	r0, r0, #1900	@ 0x76c
 800ba7e:	4283      	cmp	r3, r0
 800ba80:	f040 8096 	bne.w	800bbb0 <mktime+0x218>
 800ba84:	e9d9 2108 	ldrd	r2, r1, [r9, #32]
 800ba88:	f8d9 0050 	ldr.w	r0, [r9, #80]	@ 0x50
 800ba8c:	f8d9 c04c 	ldr.w	ip, [r9, #76]	@ 0x4c
 800ba90:	1a13      	subs	r3, r2, r0
 800ba92:	9303      	str	r3, [sp, #12]
 800ba94:	f8d9 3048 	ldr.w	r3, [r9, #72]	@ 0x48
 800ba98:	9302      	str	r3, [sp, #8]
 800ba9a:	9a02      	ldr	r2, [sp, #8]
 800ba9c:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800baa0:	eb61 7be0 	sbc.w	fp, r1, r0, asr #31
 800baa4:	ebb2 0e03 	subs.w	lr, r2, r3
 800baa8:	eb6c 71e3 	sbc.w	r1, ip, r3, asr #31
 800baac:	4574      	cmp	r4, lr
 800baae:	eb78 0201 	sbcs.w	r2, r8, r1
 800bab2:	f280 8085 	bge.w	800bbc0 <mktime+0x228>
 800bab6:	f8d9 2000 	ldr.w	r2, [r9]
 800baba:	2a00      	cmp	r2, #0
 800babc:	f000 808d 	beq.w	800bbda <mktime+0x242>
 800bac0:	9a03      	ldr	r2, [sp, #12]
 800bac2:	4294      	cmp	r4, r2
 800bac4:	eb78 020b 	sbcs.w	r2, r8, fp
 800bac8:	f2c0 810a 	blt.w	800bce0 <mktime+0x348>
 800bacc:	4574      	cmp	r4, lr
 800bace:	eb78 0101 	sbcs.w	r1, r8, r1
 800bad2:	bfb4      	ite	lt
 800bad4:	f04f 0b01 	movlt.w	fp, #1
 800bad8:	f04f 0b00 	movge.w	fp, #0
 800badc:	f1ba 0f00 	cmp.w	sl, #0
 800bae0:	f280 8087 	bge.w	800bbf2 <mktime+0x25a>
 800bae4:	f1bb 0f01 	cmp.w	fp, #1
 800bae8:	f040 80ff 	bne.w	800bcea <mktime+0x352>
 800baec:	f8d9 3050 	ldr.w	r3, [r9, #80]	@ 0x50
 800baf0:	191c      	adds	r4, r3, r4
 800baf2:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800baf6:	f04f 0b01 	mov.w	fp, #1
 800bafa:	f000 f9ad 	bl	800be58 <__tz_unlock>
 800bafe:	3604      	adds	r6, #4
 800bb00:	2307      	movs	r3, #7
 800bb02:	fb96 f3f3 	sdiv	r3, r6, r3
 800bb06:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800bb0a:	1af6      	subs	r6, r6, r3
 800bb0c:	f100 80db 	bmi.w	800bcc6 <mktime+0x32e>
 800bb10:	f8c7 b020 	str.w	fp, [r7, #32]
 800bb14:	61be      	str	r6, [r7, #24]
 800bb16:	4620      	mov	r0, r4
 800bb18:	4641      	mov	r1, r8
 800bb1a:	b005      	add	sp, #20
 800bb1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb20:	f240 126d 	movw	r2, #365	@ 0x16d
 800bb24:	e78d      	b.n	800ba42 <mktime+0xaa>
 800bb26:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800bb2a:	e78a      	b.n	800ba42 <mktime+0xaa>
 800bb2c:	d08d      	beq.n	800ba4a <mktime+0xb2>
 800bb2e:	2345      	movs	r3, #69	@ 0x45
 800bb30:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800bb34:	2164      	movs	r1, #100	@ 0x64
 800bb36:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800bb3a:	e012      	b.n	800bb62 <mktime+0x1ca>
 800bb3c:	bb62      	cbnz	r2, 800bb98 <mktime+0x200>
 800bb3e:	fb93 f2f1 	sdiv	r2, r3, r1
 800bb42:	fb01 3212 	mls	r2, r1, r2, r3
 800bb46:	bb52      	cbnz	r2, 800bb9e <mktime+0x206>
 800bb48:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800bb4c:	fb92 fef0 	sdiv	lr, r2, r0
 800bb50:	fb00 221e 	mls	r2, r0, lr, r2
 800bb54:	2a00      	cmp	r2, #0
 800bb56:	bf14      	ite	ne
 800bb58:	4662      	movne	r2, ip
 800bb5a:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800bb5e:	1ab6      	subs	r6, r6, r2
 800bb60:	3b01      	subs	r3, #1
 800bb62:	429d      	cmp	r5, r3
 800bb64:	f003 0203 	and.w	r2, r3, #3
 800bb68:	dbe8      	blt.n	800bb3c <mktime+0x1a4>
 800bb6a:	b9da      	cbnz	r2, 800bba4 <mktime+0x20c>
 800bb6c:	2264      	movs	r2, #100	@ 0x64
 800bb6e:	fb95 f3f2 	sdiv	r3, r5, r2
 800bb72:	fb02 5313 	mls	r3, r2, r3, r5
 800bb76:	b9c3      	cbnz	r3, 800bbaa <mktime+0x212>
 800bb78:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800bb7c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800bb80:	fb93 f1f2 	sdiv	r1, r3, r2
 800bb84:	fb02 3311 	mls	r3, r2, r1, r3
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	f240 136d 	movw	r3, #365	@ 0x16d
 800bb8e:	bf08      	it	eq
 800bb90:	f44f 73b7 	moveq.w	r3, #366	@ 0x16e
 800bb94:	1af6      	subs	r6, r6, r3
 800bb96:	e758      	b.n	800ba4a <mktime+0xb2>
 800bb98:	f240 126d 	movw	r2, #365	@ 0x16d
 800bb9c:	e7df      	b.n	800bb5e <mktime+0x1c6>
 800bb9e:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800bba2:	e7dc      	b.n	800bb5e <mktime+0x1c6>
 800bba4:	f240 136d 	movw	r3, #365	@ 0x16d
 800bba8:	e7f4      	b.n	800bb94 <mktime+0x1fc>
 800bbaa:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 800bbae:	e7f1      	b.n	800bb94 <mktime+0x1fc>
 800bbb0:	f000 f8a2 	bl	800bcf8 <__tzcalc_limits>
 800bbb4:	2800      	cmp	r0, #0
 800bbb6:	f47f af65 	bne.w	800ba84 <mktime+0xec>
 800bbba:	f8dd b004 	ldr.w	fp, [sp, #4]
 800bbbe:	e791      	b.n	800bae4 <mktime+0x14c>
 800bbc0:	9a02      	ldr	r2, [sp, #8]
 800bbc2:	1a12      	subs	r2, r2, r0
 800bbc4:	9202      	str	r2, [sp, #8]
 800bbc6:	ea4f 72e0 	mov.w	r2, r0, asr #31
 800bbca:	eb6c 0c02 	sbc.w	ip, ip, r2
 800bbce:	9a02      	ldr	r2, [sp, #8]
 800bbd0:	4294      	cmp	r4, r2
 800bbd2:	eb78 0c0c 	sbcs.w	ip, r8, ip
 800bbd6:	dbf0      	blt.n	800bbba <mktime+0x222>
 800bbd8:	e76d      	b.n	800bab6 <mktime+0x11e>
 800bbda:	9a03      	ldr	r2, [sp, #12]
 800bbdc:	4294      	cmp	r4, r2
 800bbde:	eb78 020b 	sbcs.w	r2, r8, fp
 800bbe2:	f6ff af73 	blt.w	800bacc <mktime+0x134>
 800bbe6:	f1ba 0f00 	cmp.w	sl, #0
 800bbea:	f6ff af7f 	blt.w	800baec <mktime+0x154>
 800bbee:	f04f 0b01 	mov.w	fp, #1
 800bbf2:	9a01      	ldr	r2, [sp, #4]
 800bbf4:	ea82 020b 	eor.w	r2, r2, fp
 800bbf8:	2a01      	cmp	r2, #1
 800bbfa:	f47f af73 	bne.w	800bae4 <mktime+0x14c>
 800bbfe:	f1bb 0f00 	cmp.w	fp, #0
 800bc02:	d035      	beq.n	800bc70 <mktime+0x2d8>
 800bc04:	1a1b      	subs	r3, r3, r0
 800bc06:	683a      	ldr	r2, [r7, #0]
 800bc08:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 800bc0c:	441a      	add	r2, r3
 800bc0e:	191c      	adds	r4, r3, r4
 800bc10:	603a      	str	r2, [r7, #0]
 800bc12:	4638      	mov	r0, r7
 800bc14:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800bc18:	f7ff fdea 	bl	800b7f0 <validate_structure>
 800bc1c:	68fa      	ldr	r2, [r7, #12]
 800bc1e:	ebb2 020a 	subs.w	r2, r2, sl
 800bc22:	f43f af5f 	beq.w	800bae4 <mktime+0x14c>
 800bc26:	2a01      	cmp	r2, #1
 800bc28:	dc24      	bgt.n	800bc74 <mktime+0x2dc>
 800bc2a:	1c93      	adds	r3, r2, #2
 800bc2c:	bfd8      	it	le
 800bc2e:	2201      	movle	r2, #1
 800bc30:	69fb      	ldr	r3, [r7, #28]
 800bc32:	18d3      	adds	r3, r2, r3
 800bc34:	d527      	bpl.n	800bc86 <mktime+0x2ee>
 800bc36:	1e6b      	subs	r3, r5, #1
 800bc38:	0798      	lsls	r0, r3, #30
 800bc3a:	d11e      	bne.n	800bc7a <mktime+0x2e2>
 800bc3c:	2164      	movs	r1, #100	@ 0x64
 800bc3e:	fb93 f0f1 	sdiv	r0, r3, r1
 800bc42:	fb01 3310 	mls	r3, r1, r0, r3
 800bc46:	b9db      	cbnz	r3, 800bc80 <mktime+0x2e8>
 800bc48:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800bc4c:	f205 756b 	addw	r5, r5, #1899	@ 0x76b
 800bc50:	fb95 f1f3 	sdiv	r1, r5, r3
 800bc54:	fb03 5511 	mls	r5, r3, r1, r5
 800bc58:	2d00      	cmp	r5, #0
 800bc5a:	f240 136d 	movw	r3, #365	@ 0x16d
 800bc5e:	bf18      	it	ne
 800bc60:	f44f 73b6 	movne.w	r3, #364	@ 0x16c
 800bc64:	61fb      	str	r3, [r7, #28]
 800bc66:	4416      	add	r6, r2
 800bc68:	e73c      	b.n	800bae4 <mktime+0x14c>
 800bc6a:	f04f 0b00 	mov.w	fp, #0
 800bc6e:	e7c0      	b.n	800bbf2 <mktime+0x25a>
 800bc70:	1ac3      	subs	r3, r0, r3
 800bc72:	e7c8      	b.n	800bc06 <mktime+0x26e>
 800bc74:	f04f 32ff 	mov.w	r2, #4294967295
 800bc78:	e7da      	b.n	800bc30 <mktime+0x298>
 800bc7a:	f44f 73b6 	mov.w	r3, #364	@ 0x16c
 800bc7e:	e7f1      	b.n	800bc64 <mktime+0x2cc>
 800bc80:	f240 136d 	movw	r3, #365	@ 0x16d
 800bc84:	e7ee      	b.n	800bc64 <mktime+0x2cc>
 800bc86:	07a9      	lsls	r1, r5, #30
 800bc88:	d117      	bne.n	800bcba <mktime+0x322>
 800bc8a:	2064      	movs	r0, #100	@ 0x64
 800bc8c:	fb95 f1f0 	sdiv	r1, r5, r0
 800bc90:	fb00 5111 	mls	r1, r0, r1, r5
 800bc94:	b9a1      	cbnz	r1, 800bcc0 <mktime+0x328>
 800bc96:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800bc9a:	f205 756c 	addw	r5, r5, #1900	@ 0x76c
 800bc9e:	fb95 f0f1 	sdiv	r0, r5, r1
 800bca2:	fb01 5510 	mls	r5, r1, r0, r5
 800bca6:	2d00      	cmp	r5, #0
 800bca8:	f240 116d 	movw	r1, #365	@ 0x16d
 800bcac:	bf08      	it	eq
 800bcae:	f44f 71b7 	moveq.w	r1, #366	@ 0x16e
 800bcb2:	428b      	cmp	r3, r1
 800bcb4:	bfa8      	it	ge
 800bcb6:	1a5b      	subge	r3, r3, r1
 800bcb8:	e7d4      	b.n	800bc64 <mktime+0x2cc>
 800bcba:	f240 116d 	movw	r1, #365	@ 0x16d
 800bcbe:	e7f8      	b.n	800bcb2 <mktime+0x31a>
 800bcc0:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 800bcc4:	e7f5      	b.n	800bcb2 <mktime+0x31a>
 800bcc6:	3607      	adds	r6, #7
 800bcc8:	e722      	b.n	800bb10 <mktime+0x178>
 800bcca:	bf00      	nop
 800bccc:	080117c0 	.word	0x080117c0
 800bcd0:	00015180 	.word	0x00015180
 800bcd4:	20008550 	.word	0x20008550
 800bcd8:	f04f 34ff 	mov.w	r4, #4294967295
 800bcdc:	46a0      	mov	r8, r4
 800bcde:	e71a      	b.n	800bb16 <mktime+0x17e>
 800bce0:	f1ba 0f00 	cmp.w	sl, #0
 800bce4:	dac1      	bge.n	800bc6a <mktime+0x2d2>
 800bce6:	f04f 0b00 	mov.w	fp, #0
 800bcea:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800bcee:	191c      	adds	r4, r3, r4
 800bcf0:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800bcf4:	e701      	b.n	800bafa <mktime+0x162>
 800bcf6:	bf00      	nop

0800bcf8 <__tzcalc_limits>:
 800bcf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bcfc:	4604      	mov	r4, r0
 800bcfe:	f003 fac5 	bl	800f28c <__gettzinfo>
 800bd02:	f240 73b1 	movw	r3, #1969	@ 0x7b1
 800bd06:	429c      	cmp	r4, r3
 800bd08:	f340 8099 	ble.w	800be3e <__tzcalc_limits+0x146>
 800bd0c:	f46f 67f6 	mvn.w	r7, #1968	@ 0x7b0
 800bd10:	19e5      	adds	r5, r4, r7
 800bd12:	f2a4 73b2 	subw	r3, r4, #1970	@ 0x7b2
 800bd16:	f240 126d 	movw	r2, #365	@ 0x16d
 800bd1a:	10ad      	asrs	r5, r5, #2
 800bd1c:	fb02 5503 	mla	r5, r2, r3, r5
 800bd20:	f46f 6cc8 	mvn.w	ip, #1600	@ 0x640
 800bd24:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 800bd28:	f2a4 736d 	subw	r3, r4, #1901	@ 0x76d
 800bd2c:	4f45      	ldr	r7, [pc, #276]	@ (800be44 <__tzcalc_limits+0x14c>)
 800bd2e:	fb93 f3f2 	sdiv	r3, r3, r2
 800bd32:	441d      	add	r5, r3
 800bd34:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800bd38:	eb04 030c 	add.w	r3, r4, ip
 800bd3c:	6044      	str	r4, [r0, #4]
 800bd3e:	fbb3 f3f2 	udiv	r3, r3, r2
 800bd42:	4601      	mov	r1, r0
 800bd44:	441d      	add	r5, r3
 800bd46:	f100 0c50 	add.w	ip, r0, #80	@ 0x50
 800bd4a:	7a0b      	ldrb	r3, [r1, #8]
 800bd4c:	694a      	ldr	r2, [r1, #20]
 800bd4e:	2b4a      	cmp	r3, #74	@ 0x4a
 800bd50:	d133      	bne.n	800bdba <__tzcalc_limits+0xc2>
 800bd52:	07a6      	lsls	r6, r4, #30
 800bd54:	eb05 0302 	add.w	r3, r5, r2
 800bd58:	d106      	bne.n	800bd68 <__tzcalc_limits+0x70>
 800bd5a:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 800bd5e:	fb94 f6fe 	sdiv	r6, r4, lr
 800bd62:	fb0e 4616 	mls	r6, lr, r6, r4
 800bd66:	b936      	cbnz	r6, 800bd76 <__tzcalc_limits+0x7e>
 800bd68:	f44f 7ec8 	mov.w	lr, #400	@ 0x190
 800bd6c:	fb94 f6fe 	sdiv	r6, r4, lr
 800bd70:	fb0e 4616 	mls	r6, lr, r6, r4
 800bd74:	b9fe      	cbnz	r6, 800bdb6 <__tzcalc_limits+0xbe>
 800bd76:	2a3b      	cmp	r2, #59	@ 0x3b
 800bd78:	bfd4      	ite	le
 800bd7a:	2200      	movle	r2, #0
 800bd7c:	2201      	movgt	r2, #1
 800bd7e:	4413      	add	r3, r2
 800bd80:	3b01      	subs	r3, #1
 800bd82:	698a      	ldr	r2, [r1, #24]
 800bd84:	17d6      	asrs	r6, r2, #31
 800bd86:	fbc3 2607 	smlal	r2, r6, r3, r7
 800bd8a:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 800bd8c:	18d2      	adds	r2, r2, r3
 800bd8e:	eb46 73e3 	adc.w	r3, r6, r3, asr #31
 800bd92:	e9c1 2308 	strd	r2, r3, [r1, #32]
 800bd96:	3128      	adds	r1, #40	@ 0x28
 800bd98:	458c      	cmp	ip, r1
 800bd9a:	d1d6      	bne.n	800bd4a <__tzcalc_limits+0x52>
 800bd9c:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 800bda0:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	@ 0x48
 800bda4:	428c      	cmp	r4, r1
 800bda6:	4193      	sbcs	r3, r2
 800bda8:	bfb4      	ite	lt
 800bdaa:	2301      	movlt	r3, #1
 800bdac:	2300      	movge	r3, #0
 800bdae:	6003      	str	r3, [r0, #0]
 800bdb0:	2001      	movs	r0, #1
 800bdb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	e7e1      	b.n	800bd7e <__tzcalc_limits+0x86>
 800bdba:	2b44      	cmp	r3, #68	@ 0x44
 800bdbc:	d101      	bne.n	800bdc2 <__tzcalc_limits+0xca>
 800bdbe:	18ab      	adds	r3, r5, r2
 800bdc0:	e7df      	b.n	800bd82 <__tzcalc_limits+0x8a>
 800bdc2:	07a3      	lsls	r3, r4, #30
 800bdc4:	d105      	bne.n	800bdd2 <__tzcalc_limits+0xda>
 800bdc6:	2664      	movs	r6, #100	@ 0x64
 800bdc8:	fb94 f3f6 	sdiv	r3, r4, r6
 800bdcc:	fb06 4313 	mls	r3, r6, r3, r4
 800bdd0:	bb7b      	cbnz	r3, 800be32 <__tzcalc_limits+0x13a>
 800bdd2:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800bdd6:	fb94 f6f3 	sdiv	r6, r4, r3
 800bdda:	fb03 4616 	mls	r6, r3, r6, r4
 800bdde:	fab6 f686 	clz	r6, r6
 800bde2:	0976      	lsrs	r6, r6, #5
 800bde4:	f8df e060 	ldr.w	lr, [pc, #96]	@ 800be48 <__tzcalc_limits+0x150>
 800bde8:	f8d1 900c 	ldr.w	r9, [r1, #12]
 800bdec:	f04f 0a30 	mov.w	sl, #48	@ 0x30
 800bdf0:	462b      	mov	r3, r5
 800bdf2:	f04f 0800 	mov.w	r8, #0
 800bdf6:	fb0a e606 	mla	r6, sl, r6, lr
 800bdfa:	f108 0801 	add.w	r8, r8, #1
 800bdfe:	45c1      	cmp	r9, r8
 800be00:	f856 e028 	ldr.w	lr, [r6, r8, lsl #2]
 800be04:	dc17      	bgt.n	800be36 <__tzcalc_limits+0x13e>
 800be06:	f103 0804 	add.w	r8, r3, #4
 800be0a:	2607      	movs	r6, #7
 800be0c:	fb98 f6f6 	sdiv	r6, r8, r6
 800be10:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 800be14:	eba8 0606 	sub.w	r6, r8, r6
 800be18:	1b92      	subs	r2, r2, r6
 800be1a:	690e      	ldr	r6, [r1, #16]
 800be1c:	f106 36ff 	add.w	r6, r6, #4294967295
 800be20:	bf48      	it	mi
 800be22:	3207      	addmi	r2, #7
 800be24:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 800be28:	4432      	add	r2, r6
 800be2a:	4572      	cmp	r2, lr
 800be2c:	da05      	bge.n	800be3a <__tzcalc_limits+0x142>
 800be2e:	4413      	add	r3, r2
 800be30:	e7a7      	b.n	800bd82 <__tzcalc_limits+0x8a>
 800be32:	2601      	movs	r6, #1
 800be34:	e7d6      	b.n	800bde4 <__tzcalc_limits+0xec>
 800be36:	4473      	add	r3, lr
 800be38:	e7df      	b.n	800bdfa <__tzcalc_limits+0x102>
 800be3a:	3a07      	subs	r2, #7
 800be3c:	e7f5      	b.n	800be2a <__tzcalc_limits+0x132>
 800be3e:	2000      	movs	r0, #0
 800be40:	e7b7      	b.n	800bdb2 <__tzcalc_limits+0xba>
 800be42:	bf00      	nop
 800be44:	00015180 	.word	0x00015180
 800be48:	08011ae0 	.word	0x08011ae0

0800be4c <__tz_lock>:
 800be4c:	4801      	ldr	r0, [pc, #4]	@ (800be54 <__tz_lock+0x8>)
 800be4e:	f7f8 bfc8 	b.w	8004de2 <__retarget_lock_acquire>
 800be52:	bf00      	nop
 800be54:	20003450 	.word	0x20003450

0800be58 <__tz_unlock>:
 800be58:	4801      	ldr	r0, [pc, #4]	@ (800be60 <__tz_unlock+0x8>)
 800be5a:	f7f8 bfcc 	b.w	8004df6 <__retarget_lock_release>
 800be5e:	bf00      	nop
 800be60:	20003450 	.word	0x20003450

0800be64 <_tzset_unlocked>:
 800be64:	4b01      	ldr	r3, [pc, #4]	@ (800be6c <_tzset_unlocked+0x8>)
 800be66:	6818      	ldr	r0, [r3, #0]
 800be68:	f000 b802 	b.w	800be70 <_tzset_unlocked_r>
 800be6c:	200001a4 	.word	0x200001a4

0800be70 <_tzset_unlocked_r>:
 800be70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be74:	b08d      	sub	sp, #52	@ 0x34
 800be76:	4607      	mov	r7, r0
 800be78:	f003 fa08 	bl	800f28c <__gettzinfo>
 800be7c:	49bc      	ldr	r1, [pc, #752]	@ (800c170 <_tzset_unlocked_r+0x300>)
 800be7e:	4dbd      	ldr	r5, [pc, #756]	@ (800c174 <_tzset_unlocked_r+0x304>)
 800be80:	4604      	mov	r4, r0
 800be82:	4638      	mov	r0, r7
 800be84:	f001 fd2c 	bl	800d8e0 <_getenv_r>
 800be88:	4606      	mov	r6, r0
 800be8a:	bb10      	cbnz	r0, 800bed2 <_tzset_unlocked_r+0x62>
 800be8c:	4bba      	ldr	r3, [pc, #744]	@ (800c178 <_tzset_unlocked_r+0x308>)
 800be8e:	4abb      	ldr	r2, [pc, #748]	@ (800c17c <_tzset_unlocked_r+0x30c>)
 800be90:	6018      	str	r0, [r3, #0]
 800be92:	4bbb      	ldr	r3, [pc, #748]	@ (800c180 <_tzset_unlocked_r+0x310>)
 800be94:	62a0      	str	r0, [r4, #40]	@ 0x28
 800be96:	6018      	str	r0, [r3, #0]
 800be98:	4bba      	ldr	r3, [pc, #744]	@ (800c184 <_tzset_unlocked_r+0x314>)
 800be9a:	6520      	str	r0, [r4, #80]	@ 0x50
 800be9c:	e9c3 2200 	strd	r2, r2, [r3]
 800bea0:	214a      	movs	r1, #74	@ 0x4a
 800bea2:	2200      	movs	r2, #0
 800bea4:	2300      	movs	r3, #0
 800bea6:	e9c4 0003 	strd	r0, r0, [r4, #12]
 800beaa:	e9c4 0005 	strd	r0, r0, [r4, #20]
 800beae:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
 800beb2:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
 800beb6:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800beba:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800bebe:	6828      	ldr	r0, [r5, #0]
 800bec0:	7221      	strb	r1, [r4, #8]
 800bec2:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800bec6:	f7fd fbdd 	bl	8009684 <free>
 800beca:	602e      	str	r6, [r5, #0]
 800becc:	b00d      	add	sp, #52	@ 0x34
 800bece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bed2:	6829      	ldr	r1, [r5, #0]
 800bed4:	2900      	cmp	r1, #0
 800bed6:	f040 808e 	bne.w	800bff6 <_tzset_unlocked_r+0x186>
 800beda:	6828      	ldr	r0, [r5, #0]
 800bedc:	f7fd fbd2 	bl	8009684 <free>
 800bee0:	4630      	mov	r0, r6
 800bee2:	f7f4 f9d5 	bl	8000290 <strlen>
 800bee6:	1c41      	adds	r1, r0, #1
 800bee8:	4638      	mov	r0, r7
 800beea:	f7fd fbf5 	bl	80096d8 <_malloc_r>
 800beee:	6028      	str	r0, [r5, #0]
 800bef0:	2800      	cmp	r0, #0
 800bef2:	f040 8086 	bne.w	800c002 <_tzset_unlocked_r+0x192>
 800bef6:	4aa2      	ldr	r2, [pc, #648]	@ (800c180 <_tzset_unlocked_r+0x310>)
 800bef8:	f8df 8288 	ldr.w	r8, [pc, #648]	@ 800c184 <_tzset_unlocked_r+0x314>
 800befc:	f8df a278 	ldr.w	sl, [pc, #632]	@ 800c178 <_tzset_unlocked_r+0x308>
 800bf00:	2300      	movs	r3, #0
 800bf02:	6013      	str	r3, [r2, #0]
 800bf04:	4aa0      	ldr	r2, [pc, #640]	@ (800c188 <_tzset_unlocked_r+0x318>)
 800bf06:	f8ca 3000 	str.w	r3, [sl]
 800bf0a:	2000      	movs	r0, #0
 800bf0c:	2100      	movs	r1, #0
 800bf0e:	e9c8 2200 	strd	r2, r2, [r8]
 800bf12:	e9c4 3303 	strd	r3, r3, [r4, #12]
 800bf16:	e9c4 3305 	strd	r3, r3, [r4, #20]
 800bf1a:	e9c4 0108 	strd	r0, r1, [r4, #32]
 800bf1e:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 800bf22:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
 800bf26:	e9c4 0112 	strd	r0, r1, [r4, #72]	@ 0x48
 800bf2a:	224a      	movs	r2, #74	@ 0x4a
 800bf2c:	7222      	strb	r2, [r4, #8]
 800bf2e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bf30:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
 800bf34:	6523      	str	r3, [r4, #80]	@ 0x50
 800bf36:	7833      	ldrb	r3, [r6, #0]
 800bf38:	2b3a      	cmp	r3, #58	@ 0x3a
 800bf3a:	bf08      	it	eq
 800bf3c:	3601      	addeq	r6, #1
 800bf3e:	7833      	ldrb	r3, [r6, #0]
 800bf40:	2b3c      	cmp	r3, #60	@ 0x3c
 800bf42:	d162      	bne.n	800c00a <_tzset_unlocked_r+0x19a>
 800bf44:	1c75      	adds	r5, r6, #1
 800bf46:	4a91      	ldr	r2, [pc, #580]	@ (800c18c <_tzset_unlocked_r+0x31c>)
 800bf48:	4991      	ldr	r1, [pc, #580]	@ (800c190 <_tzset_unlocked_r+0x320>)
 800bf4a:	ab0a      	add	r3, sp, #40	@ 0x28
 800bf4c:	4628      	mov	r0, r5
 800bf4e:	f7ff fae5 	bl	800b51c <siscanf>
 800bf52:	2800      	cmp	r0, #0
 800bf54:	ddba      	ble.n	800becc <_tzset_unlocked_r+0x5c>
 800bf56:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf58:	1eda      	subs	r2, r3, #3
 800bf5a:	2a07      	cmp	r2, #7
 800bf5c:	d8b6      	bhi.n	800becc <_tzset_unlocked_r+0x5c>
 800bf5e:	5ceb      	ldrb	r3, [r5, r3]
 800bf60:	2b3e      	cmp	r3, #62	@ 0x3e
 800bf62:	d1b3      	bne.n	800becc <_tzset_unlocked_r+0x5c>
 800bf64:	3602      	adds	r6, #2
 800bf66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf68:	18f5      	adds	r5, r6, r3
 800bf6a:	5cf3      	ldrb	r3, [r6, r3]
 800bf6c:	2b2d      	cmp	r3, #45	@ 0x2d
 800bf6e:	d15a      	bne.n	800c026 <_tzset_unlocked_r+0x1b6>
 800bf70:	3501      	adds	r5, #1
 800bf72:	f04f 39ff 	mov.w	r9, #4294967295
 800bf76:	2300      	movs	r3, #0
 800bf78:	f8ad 301e 	strh.w	r3, [sp, #30]
 800bf7c:	f8ad 3020 	strh.w	r3, [sp, #32]
 800bf80:	af08      	add	r7, sp, #32
 800bf82:	ab0a      	add	r3, sp, #40	@ 0x28
 800bf84:	e9cd 3701 	strd	r3, r7, [sp, #4]
 800bf88:	9303      	str	r3, [sp, #12]
 800bf8a:	f10d 031e 	add.w	r3, sp, #30
 800bf8e:	9300      	str	r3, [sp, #0]
 800bf90:	4980      	ldr	r1, [pc, #512]	@ (800c194 <_tzset_unlocked_r+0x324>)
 800bf92:	ab0a      	add	r3, sp, #40	@ 0x28
 800bf94:	aa07      	add	r2, sp, #28
 800bf96:	4628      	mov	r0, r5
 800bf98:	f7ff fac0 	bl	800b51c <siscanf>
 800bf9c:	2800      	cmp	r0, #0
 800bf9e:	dd95      	ble.n	800becc <_tzset_unlocked_r+0x5c>
 800bfa0:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800bfa4:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 800bfa8:	223c      	movs	r2, #60	@ 0x3c
 800bfaa:	fb02 6603 	mla	r6, r2, r3, r6
 800bfae:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800bfb2:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800bfb6:	fb02 6603 	mla	r6, r2, r3, r6
 800bfba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bfbc:	fb09 f606 	mul.w	r6, r9, r6
 800bfc0:	eb05 0903 	add.w	r9, r5, r3
 800bfc4:	5ceb      	ldrb	r3, [r5, r3]
 800bfc6:	2b3c      	cmp	r3, #60	@ 0x3c
 800bfc8:	f040 80ee 	bne.w	800c1a8 <_tzset_unlocked_r+0x338>
 800bfcc:	f109 0501 	add.w	r5, r9, #1
 800bfd0:	4a71      	ldr	r2, [pc, #452]	@ (800c198 <_tzset_unlocked_r+0x328>)
 800bfd2:	496f      	ldr	r1, [pc, #444]	@ (800c190 <_tzset_unlocked_r+0x320>)
 800bfd4:	ab0a      	add	r3, sp, #40	@ 0x28
 800bfd6:	4628      	mov	r0, r5
 800bfd8:	f7ff faa0 	bl	800b51c <siscanf>
 800bfdc:	2800      	cmp	r0, #0
 800bfde:	dc28      	bgt.n	800c032 <_tzset_unlocked_r+0x1c2>
 800bfe0:	f899 3001 	ldrb.w	r3, [r9, #1]
 800bfe4:	2b3e      	cmp	r3, #62	@ 0x3e
 800bfe6:	d124      	bne.n	800c032 <_tzset_unlocked_r+0x1c2>
 800bfe8:	4b68      	ldr	r3, [pc, #416]	@ (800c18c <_tzset_unlocked_r+0x31c>)
 800bfea:	62a6      	str	r6, [r4, #40]	@ 0x28
 800bfec:	e9c8 3300 	strd	r3, r3, [r8]
 800bff0:	f8ca 6000 	str.w	r6, [sl]
 800bff4:	e76a      	b.n	800becc <_tzset_unlocked_r+0x5c>
 800bff6:	f7f4 f8eb 	bl	80001d0 <strcmp>
 800bffa:	2800      	cmp	r0, #0
 800bffc:	f47f af6d 	bne.w	800beda <_tzset_unlocked_r+0x6a>
 800c000:	e764      	b.n	800becc <_tzset_unlocked_r+0x5c>
 800c002:	4631      	mov	r1, r6
 800c004:	f000 fa30 	bl	800c468 <strcpy>
 800c008:	e775      	b.n	800bef6 <_tzset_unlocked_r+0x86>
 800c00a:	4a60      	ldr	r2, [pc, #384]	@ (800c18c <_tzset_unlocked_r+0x31c>)
 800c00c:	4963      	ldr	r1, [pc, #396]	@ (800c19c <_tzset_unlocked_r+0x32c>)
 800c00e:	ab0a      	add	r3, sp, #40	@ 0x28
 800c010:	4630      	mov	r0, r6
 800c012:	f7ff fa83 	bl	800b51c <siscanf>
 800c016:	2800      	cmp	r0, #0
 800c018:	f77f af58 	ble.w	800becc <_tzset_unlocked_r+0x5c>
 800c01c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c01e:	3b03      	subs	r3, #3
 800c020:	2b07      	cmp	r3, #7
 800c022:	d9a0      	bls.n	800bf66 <_tzset_unlocked_r+0xf6>
 800c024:	e752      	b.n	800becc <_tzset_unlocked_r+0x5c>
 800c026:	2b2b      	cmp	r3, #43	@ 0x2b
 800c028:	bf08      	it	eq
 800c02a:	3501      	addeq	r5, #1
 800c02c:	f04f 0901 	mov.w	r9, #1
 800c030:	e7a1      	b.n	800bf76 <_tzset_unlocked_r+0x106>
 800c032:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c034:	1eda      	subs	r2, r3, #3
 800c036:	2a07      	cmp	r2, #7
 800c038:	f63f af48 	bhi.w	800becc <_tzset_unlocked_r+0x5c>
 800c03c:	5ceb      	ldrb	r3, [r5, r3]
 800c03e:	2b3e      	cmp	r3, #62	@ 0x3e
 800c040:	f47f af44 	bne.w	800becc <_tzset_unlocked_r+0x5c>
 800c044:	f109 0902 	add.w	r9, r9, #2
 800c048:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c04a:	eb09 0503 	add.w	r5, r9, r3
 800c04e:	f819 3003 	ldrb.w	r3, [r9, r3]
 800c052:	2b2d      	cmp	r3, #45	@ 0x2d
 800c054:	f040 80b7 	bne.w	800c1c6 <_tzset_unlocked_r+0x356>
 800c058:	3501      	adds	r5, #1
 800c05a:	f04f 39ff 	mov.w	r9, #4294967295
 800c05e:	2300      	movs	r3, #0
 800c060:	f8ad 301c 	strh.w	r3, [sp, #28]
 800c064:	f8ad 301e 	strh.w	r3, [sp, #30]
 800c068:	f8ad 3020 	strh.w	r3, [sp, #32]
 800c06c:	930a      	str	r3, [sp, #40]	@ 0x28
 800c06e:	ab0a      	add	r3, sp, #40	@ 0x28
 800c070:	e9cd 7302 	strd	r7, r3, [sp, #8]
 800c074:	9301      	str	r3, [sp, #4]
 800c076:	f10d 031e 	add.w	r3, sp, #30
 800c07a:	9300      	str	r3, [sp, #0]
 800c07c:	4945      	ldr	r1, [pc, #276]	@ (800c194 <_tzset_unlocked_r+0x324>)
 800c07e:	ab0a      	add	r3, sp, #40	@ 0x28
 800c080:	aa07      	add	r2, sp, #28
 800c082:	4628      	mov	r0, r5
 800c084:	f7ff fa4a 	bl	800b51c <siscanf>
 800c088:	2800      	cmp	r0, #0
 800c08a:	f300 80a2 	bgt.w	800c1d2 <_tzset_unlocked_r+0x362>
 800c08e:	f5a6 6361 	sub.w	r3, r6, #3600	@ 0xe10
 800c092:	9304      	str	r3, [sp, #16]
 800c094:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c096:	4627      	mov	r7, r4
 800c098:	441d      	add	r5, r3
 800c09a:	f04f 0b00 	mov.w	fp, #0
 800c09e:	782b      	ldrb	r3, [r5, #0]
 800c0a0:	2b2c      	cmp	r3, #44	@ 0x2c
 800c0a2:	bf08      	it	eq
 800c0a4:	3501      	addeq	r5, #1
 800c0a6:	f895 9000 	ldrb.w	r9, [r5]
 800c0aa:	f1b9 0f4d 	cmp.w	r9, #77	@ 0x4d
 800c0ae:	f040 80a3 	bne.w	800c1f8 <_tzset_unlocked_r+0x388>
 800c0b2:	ab0a      	add	r3, sp, #40	@ 0x28
 800c0b4:	f10d 0226 	add.w	r2, sp, #38	@ 0x26
 800c0b8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800c0bc:	aa09      	add	r2, sp, #36	@ 0x24
 800c0be:	9200      	str	r2, [sp, #0]
 800c0c0:	4937      	ldr	r1, [pc, #220]	@ (800c1a0 <_tzset_unlocked_r+0x330>)
 800c0c2:	9303      	str	r3, [sp, #12]
 800c0c4:	f10d 0222 	add.w	r2, sp, #34	@ 0x22
 800c0c8:	4628      	mov	r0, r5
 800c0ca:	f7ff fa27 	bl	800b51c <siscanf>
 800c0ce:	2803      	cmp	r0, #3
 800c0d0:	f47f aefc 	bne.w	800becc <_tzset_unlocked_r+0x5c>
 800c0d4:	f8bd 1022 	ldrh.w	r1, [sp, #34]	@ 0x22
 800c0d8:	1e4b      	subs	r3, r1, #1
 800c0da:	2b0b      	cmp	r3, #11
 800c0dc:	f63f aef6 	bhi.w	800becc <_tzset_unlocked_r+0x5c>
 800c0e0:	f8bd 2024 	ldrh.w	r2, [sp, #36]	@ 0x24
 800c0e4:	1e53      	subs	r3, r2, #1
 800c0e6:	2b04      	cmp	r3, #4
 800c0e8:	f63f aef0 	bhi.w	800becc <_tzset_unlocked_r+0x5c>
 800c0ec:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 800c0f0:	2b06      	cmp	r3, #6
 800c0f2:	f63f aeeb 	bhi.w	800becc <_tzset_unlocked_r+0x5c>
 800c0f6:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800c0fa:	f887 9008 	strb.w	r9, [r7, #8]
 800c0fe:	617b      	str	r3, [r7, #20]
 800c100:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c102:	eb05 0903 	add.w	r9, r5, r3
 800c106:	2500      	movs	r5, #0
 800c108:	f04f 0302 	mov.w	r3, #2
 800c10c:	f8ad 301c 	strh.w	r3, [sp, #28]
 800c110:	f8ad 501e 	strh.w	r5, [sp, #30]
 800c114:	f8ad 5020 	strh.w	r5, [sp, #32]
 800c118:	950a      	str	r5, [sp, #40]	@ 0x28
 800c11a:	f899 3000 	ldrb.w	r3, [r9]
 800c11e:	2b2f      	cmp	r3, #47	@ 0x2f
 800c120:	f040 8096 	bne.w	800c250 <_tzset_unlocked_r+0x3e0>
 800c124:	ab0a      	add	r3, sp, #40	@ 0x28
 800c126:	aa08      	add	r2, sp, #32
 800c128:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800c12c:	f10d 021e 	add.w	r2, sp, #30
 800c130:	9200      	str	r2, [sp, #0]
 800c132:	491c      	ldr	r1, [pc, #112]	@ (800c1a4 <_tzset_unlocked_r+0x334>)
 800c134:	9303      	str	r3, [sp, #12]
 800c136:	aa07      	add	r2, sp, #28
 800c138:	4648      	mov	r0, r9
 800c13a:	f7ff f9ef 	bl	800b51c <siscanf>
 800c13e:	42a8      	cmp	r0, r5
 800c140:	f300 8086 	bgt.w	800c250 <_tzset_unlocked_r+0x3e0>
 800c144:	214a      	movs	r1, #74	@ 0x4a
 800c146:	2200      	movs	r2, #0
 800c148:	2300      	movs	r3, #0
 800c14a:	e9c4 5503 	strd	r5, r5, [r4, #12]
 800c14e:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800c152:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800c156:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 800c15a:	e9c4 550f 	strd	r5, r5, [r4, #60]	@ 0x3c
 800c15e:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800c162:	7221      	strb	r1, [r4, #8]
 800c164:	62a5      	str	r5, [r4, #40]	@ 0x28
 800c166:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800c16a:	6525      	str	r5, [r4, #80]	@ 0x50
 800c16c:	e6ae      	b.n	800becc <_tzset_unlocked_r+0x5c>
 800c16e:	bf00      	nop
 800c170:	08011820 	.word	0x08011820
 800c174:	20008530 	.word	0x20008530
 800c178:	2000854c 	.word	0x2000854c
 800c17c:	08011823 	.word	0x08011823
 800c180:	20008550 	.word	0x20008550
 800c184:	20000030 	.word	0x20000030
 800c188:	0801085a 	.word	0x0801085a
 800c18c:	20008540 	.word	0x20008540
 800c190:	08011827 	.word	0x08011827
 800c194:	0801185c 	.word	0x0801185c
 800c198:	20008534 	.word	0x20008534
 800c19c:	0801183a 	.word	0x0801183a
 800c1a0:	08011848 	.word	0x08011848
 800c1a4:	0801185b 	.word	0x0801185b
 800c1a8:	4a3e      	ldr	r2, [pc, #248]	@ (800c2a4 <_tzset_unlocked_r+0x434>)
 800c1aa:	493f      	ldr	r1, [pc, #252]	@ (800c2a8 <_tzset_unlocked_r+0x438>)
 800c1ac:	ab0a      	add	r3, sp, #40	@ 0x28
 800c1ae:	4648      	mov	r0, r9
 800c1b0:	f7ff f9b4 	bl	800b51c <siscanf>
 800c1b4:	2800      	cmp	r0, #0
 800c1b6:	f77f af17 	ble.w	800bfe8 <_tzset_unlocked_r+0x178>
 800c1ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c1bc:	3b03      	subs	r3, #3
 800c1be:	2b07      	cmp	r3, #7
 800c1c0:	f67f af42 	bls.w	800c048 <_tzset_unlocked_r+0x1d8>
 800c1c4:	e682      	b.n	800becc <_tzset_unlocked_r+0x5c>
 800c1c6:	2b2b      	cmp	r3, #43	@ 0x2b
 800c1c8:	bf08      	it	eq
 800c1ca:	3501      	addeq	r5, #1
 800c1cc:	f04f 0901 	mov.w	r9, #1
 800c1d0:	e745      	b.n	800c05e <_tzset_unlocked_r+0x1ee>
 800c1d2:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800c1d6:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800c1da:	213c      	movs	r1, #60	@ 0x3c
 800c1dc:	fb01 3302 	mla	r3, r1, r2, r3
 800c1e0:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800c1e4:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800c1e8:	fb01 3302 	mla	r3, r1, r2, r3
 800c1ec:	fb09 f303 	mul.w	r3, r9, r3
 800c1f0:	e74f      	b.n	800c092 <_tzset_unlocked_r+0x222>
 800c1f2:	f04f 0b01 	mov.w	fp, #1
 800c1f6:	e752      	b.n	800c09e <_tzset_unlocked_r+0x22e>
 800c1f8:	f1b9 0f4a 	cmp.w	r9, #74	@ 0x4a
 800c1fc:	bf06      	itte	eq
 800c1fe:	3501      	addeq	r5, #1
 800c200:	464b      	moveq	r3, r9
 800c202:	2344      	movne	r3, #68	@ 0x44
 800c204:	220a      	movs	r2, #10
 800c206:	a90b      	add	r1, sp, #44	@ 0x2c
 800c208:	4628      	mov	r0, r5
 800c20a:	9305      	str	r3, [sp, #20]
 800c20c:	f002 f8a4 	bl	800e358 <strtoul>
 800c210:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 800c214:	9b05      	ldr	r3, [sp, #20]
 800c216:	f8ad 0026 	strh.w	r0, [sp, #38]	@ 0x26
 800c21a:	45a9      	cmp	r9, r5
 800c21c:	d114      	bne.n	800c248 <_tzset_unlocked_r+0x3d8>
 800c21e:	234d      	movs	r3, #77	@ 0x4d
 800c220:	f1bb 0f00 	cmp.w	fp, #0
 800c224:	d107      	bne.n	800c236 <_tzset_unlocked_r+0x3c6>
 800c226:	7223      	strb	r3, [r4, #8]
 800c228:	2103      	movs	r1, #3
 800c22a:	2302      	movs	r3, #2
 800c22c:	e9c4 1303 	strd	r1, r3, [r4, #12]
 800c230:	f8c4 b014 	str.w	fp, [r4, #20]
 800c234:	e767      	b.n	800c106 <_tzset_unlocked_r+0x296>
 800c236:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 800c23a:	220b      	movs	r2, #11
 800c23c:	2301      	movs	r3, #1
 800c23e:	e9c4 230d 	strd	r2, r3, [r4, #52]	@ 0x34
 800c242:	2300      	movs	r3, #0
 800c244:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800c246:	e75e      	b.n	800c106 <_tzset_unlocked_r+0x296>
 800c248:	b280      	uxth	r0, r0
 800c24a:	723b      	strb	r3, [r7, #8]
 800c24c:	6178      	str	r0, [r7, #20]
 800c24e:	e75a      	b.n	800c106 <_tzset_unlocked_r+0x296>
 800c250:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800c254:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800c258:	213c      	movs	r1, #60	@ 0x3c
 800c25a:	fb01 3302 	mla	r3, r1, r2, r3
 800c25e:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800c262:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800c266:	fb01 3302 	mla	r3, r1, r2, r3
 800c26a:	61bb      	str	r3, [r7, #24]
 800c26c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800c26e:	3728      	adds	r7, #40	@ 0x28
 800c270:	444d      	add	r5, r9
 800c272:	f1bb 0f00 	cmp.w	fp, #0
 800c276:	d0bc      	beq.n	800c1f2 <_tzset_unlocked_r+0x382>
 800c278:	9b04      	ldr	r3, [sp, #16]
 800c27a:	6523      	str	r3, [r4, #80]	@ 0x50
 800c27c:	4b0b      	ldr	r3, [pc, #44]	@ (800c2ac <_tzset_unlocked_r+0x43c>)
 800c27e:	f8c8 3000 	str.w	r3, [r8]
 800c282:	6860      	ldr	r0, [r4, #4]
 800c284:	4b07      	ldr	r3, [pc, #28]	@ (800c2a4 <_tzset_unlocked_r+0x434>)
 800c286:	62a6      	str	r6, [r4, #40]	@ 0x28
 800c288:	f8c8 3004 	str.w	r3, [r8, #4]
 800c28c:	f7ff fd34 	bl	800bcf8 <__tzcalc_limits>
 800c290:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800c292:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800c294:	f8ca 2000 	str.w	r2, [sl]
 800c298:	1a9b      	subs	r3, r3, r2
 800c29a:	4a05      	ldr	r2, [pc, #20]	@ (800c2b0 <_tzset_unlocked_r+0x440>)
 800c29c:	bf18      	it	ne
 800c29e:	2301      	movne	r3, #1
 800c2a0:	6013      	str	r3, [r2, #0]
 800c2a2:	e613      	b.n	800becc <_tzset_unlocked_r+0x5c>
 800c2a4:	20008534 	.word	0x20008534
 800c2a8:	0801183a 	.word	0x0801183a
 800c2ac:	20008540 	.word	0x20008540
 800c2b0:	20008550 	.word	0x20008550

0800c2b4 <_localeconv_r>:
 800c2b4:	4800      	ldr	r0, [pc, #0]	@ (800c2b8 <_localeconv_r+0x4>)
 800c2b6:	4770      	bx	lr
 800c2b8:	20000128 	.word	0x20000128

0800c2bc <_close_r>:
 800c2bc:	b538      	push	{r3, r4, r5, lr}
 800c2be:	4d06      	ldr	r5, [pc, #24]	@ (800c2d8 <_close_r+0x1c>)
 800c2c0:	2300      	movs	r3, #0
 800c2c2:	4604      	mov	r4, r0
 800c2c4:	4608      	mov	r0, r1
 800c2c6:	602b      	str	r3, [r5, #0]
 800c2c8:	f7f8 fcd6 	bl	8004c78 <_close>
 800c2cc:	1c43      	adds	r3, r0, #1
 800c2ce:	d102      	bne.n	800c2d6 <_close_r+0x1a>
 800c2d0:	682b      	ldr	r3, [r5, #0]
 800c2d2:	b103      	cbz	r3, 800c2d6 <_close_r+0x1a>
 800c2d4:	6023      	str	r3, [r4, #0]
 800c2d6:	bd38      	pop	{r3, r4, r5, pc}
 800c2d8:	20008554 	.word	0x20008554

0800c2dc <_reclaim_reent>:
 800c2dc:	4b29      	ldr	r3, [pc, #164]	@ (800c384 <_reclaim_reent+0xa8>)
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	4283      	cmp	r3, r0
 800c2e2:	b570      	push	{r4, r5, r6, lr}
 800c2e4:	4604      	mov	r4, r0
 800c2e6:	d04b      	beq.n	800c380 <_reclaim_reent+0xa4>
 800c2e8:	69c3      	ldr	r3, [r0, #28]
 800c2ea:	b1ab      	cbz	r3, 800c318 <_reclaim_reent+0x3c>
 800c2ec:	68db      	ldr	r3, [r3, #12]
 800c2ee:	b16b      	cbz	r3, 800c30c <_reclaim_reent+0x30>
 800c2f0:	2500      	movs	r5, #0
 800c2f2:	69e3      	ldr	r3, [r4, #28]
 800c2f4:	68db      	ldr	r3, [r3, #12]
 800c2f6:	5959      	ldr	r1, [r3, r5]
 800c2f8:	2900      	cmp	r1, #0
 800c2fa:	d13b      	bne.n	800c374 <_reclaim_reent+0x98>
 800c2fc:	3504      	adds	r5, #4
 800c2fe:	2d80      	cmp	r5, #128	@ 0x80
 800c300:	d1f7      	bne.n	800c2f2 <_reclaim_reent+0x16>
 800c302:	69e3      	ldr	r3, [r4, #28]
 800c304:	4620      	mov	r0, r4
 800c306:	68d9      	ldr	r1, [r3, #12]
 800c308:	f000 ff2a 	bl	800d160 <_free_r>
 800c30c:	69e3      	ldr	r3, [r4, #28]
 800c30e:	6819      	ldr	r1, [r3, #0]
 800c310:	b111      	cbz	r1, 800c318 <_reclaim_reent+0x3c>
 800c312:	4620      	mov	r0, r4
 800c314:	f000 ff24 	bl	800d160 <_free_r>
 800c318:	6961      	ldr	r1, [r4, #20]
 800c31a:	b111      	cbz	r1, 800c322 <_reclaim_reent+0x46>
 800c31c:	4620      	mov	r0, r4
 800c31e:	f000 ff1f 	bl	800d160 <_free_r>
 800c322:	69e1      	ldr	r1, [r4, #28]
 800c324:	b111      	cbz	r1, 800c32c <_reclaim_reent+0x50>
 800c326:	4620      	mov	r0, r4
 800c328:	f000 ff1a 	bl	800d160 <_free_r>
 800c32c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c32e:	b111      	cbz	r1, 800c336 <_reclaim_reent+0x5a>
 800c330:	4620      	mov	r0, r4
 800c332:	f000 ff15 	bl	800d160 <_free_r>
 800c336:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c338:	b111      	cbz	r1, 800c340 <_reclaim_reent+0x64>
 800c33a:	4620      	mov	r0, r4
 800c33c:	f000 ff10 	bl	800d160 <_free_r>
 800c340:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800c342:	b111      	cbz	r1, 800c34a <_reclaim_reent+0x6e>
 800c344:	4620      	mov	r0, r4
 800c346:	f000 ff0b 	bl	800d160 <_free_r>
 800c34a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c34c:	b111      	cbz	r1, 800c354 <_reclaim_reent+0x78>
 800c34e:	4620      	mov	r0, r4
 800c350:	f000 ff06 	bl	800d160 <_free_r>
 800c354:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c356:	b111      	cbz	r1, 800c35e <_reclaim_reent+0x82>
 800c358:	4620      	mov	r0, r4
 800c35a:	f000 ff01 	bl	800d160 <_free_r>
 800c35e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c360:	b111      	cbz	r1, 800c368 <_reclaim_reent+0x8c>
 800c362:	4620      	mov	r0, r4
 800c364:	f000 fefc 	bl	800d160 <_free_r>
 800c368:	6a23      	ldr	r3, [r4, #32]
 800c36a:	b14b      	cbz	r3, 800c380 <_reclaim_reent+0xa4>
 800c36c:	4620      	mov	r0, r4
 800c36e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c372:	4718      	bx	r3
 800c374:	680e      	ldr	r6, [r1, #0]
 800c376:	4620      	mov	r0, r4
 800c378:	f000 fef2 	bl	800d160 <_free_r>
 800c37c:	4631      	mov	r1, r6
 800c37e:	e7bb      	b.n	800c2f8 <_reclaim_reent+0x1c>
 800c380:	bd70      	pop	{r4, r5, r6, pc}
 800c382:	bf00      	nop
 800c384:	200001a4 	.word	0x200001a4

0800c388 <_lseek_r>:
 800c388:	b538      	push	{r3, r4, r5, lr}
 800c38a:	4d07      	ldr	r5, [pc, #28]	@ (800c3a8 <_lseek_r+0x20>)
 800c38c:	4604      	mov	r4, r0
 800c38e:	4608      	mov	r0, r1
 800c390:	4611      	mov	r1, r2
 800c392:	2200      	movs	r2, #0
 800c394:	602a      	str	r2, [r5, #0]
 800c396:	461a      	mov	r2, r3
 800c398:	f7f8 fc78 	bl	8004c8c <_lseek>
 800c39c:	1c43      	adds	r3, r0, #1
 800c39e:	d102      	bne.n	800c3a6 <_lseek_r+0x1e>
 800c3a0:	682b      	ldr	r3, [r5, #0]
 800c3a2:	b103      	cbz	r3, 800c3a6 <_lseek_r+0x1e>
 800c3a4:	6023      	str	r3, [r4, #0]
 800c3a6:	bd38      	pop	{r3, r4, r5, pc}
 800c3a8:	20008554 	.word	0x20008554

0800c3ac <_read_r>:
 800c3ac:	b538      	push	{r3, r4, r5, lr}
 800c3ae:	4d07      	ldr	r5, [pc, #28]	@ (800c3cc <_read_r+0x20>)
 800c3b0:	4604      	mov	r4, r0
 800c3b2:	4608      	mov	r0, r1
 800c3b4:	4611      	mov	r1, r2
 800c3b6:	2200      	movs	r2, #0
 800c3b8:	602a      	str	r2, [r5, #0]
 800c3ba:	461a      	mov	r2, r3
 800c3bc:	f7f8 fc40 	bl	8004c40 <_read>
 800c3c0:	1c43      	adds	r3, r0, #1
 800c3c2:	d102      	bne.n	800c3ca <_read_r+0x1e>
 800c3c4:	682b      	ldr	r3, [r5, #0]
 800c3c6:	b103      	cbz	r3, 800c3ca <_read_r+0x1e>
 800c3c8:	6023      	str	r3, [r4, #0]
 800c3ca:	bd38      	pop	{r3, r4, r5, pc}
 800c3cc:	20008554 	.word	0x20008554

0800c3d0 <_sbrk_r>:
 800c3d0:	b538      	push	{r3, r4, r5, lr}
 800c3d2:	4d06      	ldr	r5, [pc, #24]	@ (800c3ec <_sbrk_r+0x1c>)
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	4604      	mov	r4, r0
 800c3d8:	4608      	mov	r0, r1
 800c3da:	602b      	str	r3, [r5, #0]
 800c3dc:	f7f8 fc58 	bl	8004c90 <_sbrk>
 800c3e0:	1c43      	adds	r3, r0, #1
 800c3e2:	d102      	bne.n	800c3ea <_sbrk_r+0x1a>
 800c3e4:	682b      	ldr	r3, [r5, #0]
 800c3e6:	b103      	cbz	r3, 800c3ea <_sbrk_r+0x1a>
 800c3e8:	6023      	str	r3, [r4, #0]
 800c3ea:	bd38      	pop	{r3, r4, r5, pc}
 800c3ec:	20008554 	.word	0x20008554

0800c3f0 <_write_r>:
 800c3f0:	b538      	push	{r3, r4, r5, lr}
 800c3f2:	4d07      	ldr	r5, [pc, #28]	@ (800c410 <_write_r+0x20>)
 800c3f4:	4604      	mov	r4, r0
 800c3f6:	4608      	mov	r0, r1
 800c3f8:	4611      	mov	r1, r2
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	602a      	str	r2, [r5, #0]
 800c3fe:	461a      	mov	r2, r3
 800c400:	f7f8 fc2c 	bl	8004c5c <_write>
 800c404:	1c43      	adds	r3, r0, #1
 800c406:	d102      	bne.n	800c40e <_write_r+0x1e>
 800c408:	682b      	ldr	r3, [r5, #0]
 800c40a:	b103      	cbz	r3, 800c40e <_write_r+0x1e>
 800c40c:	6023      	str	r3, [r4, #0]
 800c40e:	bd38      	pop	{r3, r4, r5, pc}
 800c410:	20008554 	.word	0x20008554

0800c414 <__errno>:
 800c414:	4b01      	ldr	r3, [pc, #4]	@ (800c41c <__errno+0x8>)
 800c416:	6818      	ldr	r0, [r3, #0]
 800c418:	4770      	bx	lr
 800c41a:	bf00      	nop
 800c41c:	200001a4 	.word	0x200001a4

0800c420 <__libc_init_array>:
 800c420:	b570      	push	{r4, r5, r6, lr}
 800c422:	4d0d      	ldr	r5, [pc, #52]	@ (800c458 <__libc_init_array+0x38>)
 800c424:	4c0d      	ldr	r4, [pc, #52]	@ (800c45c <__libc_init_array+0x3c>)
 800c426:	1b64      	subs	r4, r4, r5
 800c428:	10a4      	asrs	r4, r4, #2
 800c42a:	2600      	movs	r6, #0
 800c42c:	42a6      	cmp	r6, r4
 800c42e:	d109      	bne.n	800c444 <__libc_init_array+0x24>
 800c430:	4d0b      	ldr	r5, [pc, #44]	@ (800c460 <__libc_init_array+0x40>)
 800c432:	4c0c      	ldr	r4, [pc, #48]	@ (800c464 <__libc_init_array+0x44>)
 800c434:	f003 f8e6 	bl	800f604 <_init>
 800c438:	1b64      	subs	r4, r4, r5
 800c43a:	10a4      	asrs	r4, r4, #2
 800c43c:	2600      	movs	r6, #0
 800c43e:	42a6      	cmp	r6, r4
 800c440:	d105      	bne.n	800c44e <__libc_init_array+0x2e>
 800c442:	bd70      	pop	{r4, r5, r6, pc}
 800c444:	f855 3b04 	ldr.w	r3, [r5], #4
 800c448:	4798      	blx	r3
 800c44a:	3601      	adds	r6, #1
 800c44c:	e7ee      	b.n	800c42c <__libc_init_array+0xc>
 800c44e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c452:	4798      	blx	r3
 800c454:	3601      	adds	r6, #1
 800c456:	e7f2      	b.n	800c43e <__libc_init_array+0x1e>
 800c458:	08011b88 	.word	0x08011b88
 800c45c:	08011b88 	.word	0x08011b88
 800c460:	08011b88 	.word	0x08011b88
 800c464:	08011b8c 	.word	0x08011b8c

0800c468 <strcpy>:
 800c468:	4603      	mov	r3, r0
 800c46a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c46e:	f803 2b01 	strb.w	r2, [r3], #1
 800c472:	2a00      	cmp	r2, #0
 800c474:	d1f9      	bne.n	800c46a <strcpy+0x2>
 800c476:	4770      	bx	lr

0800c478 <memcpy>:
 800c478:	440a      	add	r2, r1
 800c47a:	4291      	cmp	r1, r2
 800c47c:	f100 33ff 	add.w	r3, r0, #4294967295
 800c480:	d100      	bne.n	800c484 <memcpy+0xc>
 800c482:	4770      	bx	lr
 800c484:	b510      	push	{r4, lr}
 800c486:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c48a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c48e:	4291      	cmp	r1, r2
 800c490:	d1f9      	bne.n	800c486 <memcpy+0xe>
 800c492:	bd10      	pop	{r4, pc}
 800c494:	0000      	movs	r0, r0
	...

0800c498 <nan>:
 800c498:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c4a0 <nan+0x8>
 800c49c:	4770      	bx	lr
 800c49e:	bf00      	nop
 800c4a0:	00000000 	.word	0x00000000
 800c4a4:	7ff80000 	.word	0x7ff80000

0800c4a8 <nanf>:
 800c4a8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c4b0 <nanf+0x8>
 800c4ac:	4770      	bx	lr
 800c4ae:	bf00      	nop
 800c4b0:	7fc00000 	.word	0x7fc00000

0800c4b4 <div>:
 800c4b4:	b510      	push	{r4, lr}
 800c4b6:	fb91 f4f2 	sdiv	r4, r1, r2
 800c4ba:	fb02 1114 	mls	r1, r2, r4, r1
 800c4be:	6004      	str	r4, [r0, #0]
 800c4c0:	6041      	str	r1, [r0, #4]
 800c4c2:	bd10      	pop	{r4, pc}

0800c4c4 <quorem>:
 800c4c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4c8:	6903      	ldr	r3, [r0, #16]
 800c4ca:	690c      	ldr	r4, [r1, #16]
 800c4cc:	42a3      	cmp	r3, r4
 800c4ce:	4607      	mov	r7, r0
 800c4d0:	db7e      	blt.n	800c5d0 <quorem+0x10c>
 800c4d2:	3c01      	subs	r4, #1
 800c4d4:	f101 0814 	add.w	r8, r1, #20
 800c4d8:	00a3      	lsls	r3, r4, #2
 800c4da:	f100 0514 	add.w	r5, r0, #20
 800c4de:	9300      	str	r3, [sp, #0]
 800c4e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c4e4:	9301      	str	r3, [sp, #4]
 800c4e6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c4ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c4ee:	3301      	adds	r3, #1
 800c4f0:	429a      	cmp	r2, r3
 800c4f2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c4f6:	fbb2 f6f3 	udiv	r6, r2, r3
 800c4fa:	d32e      	bcc.n	800c55a <quorem+0x96>
 800c4fc:	f04f 0a00 	mov.w	sl, #0
 800c500:	46c4      	mov	ip, r8
 800c502:	46ae      	mov	lr, r5
 800c504:	46d3      	mov	fp, sl
 800c506:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c50a:	b298      	uxth	r0, r3
 800c50c:	fb06 a000 	mla	r0, r6, r0, sl
 800c510:	0c02      	lsrs	r2, r0, #16
 800c512:	0c1b      	lsrs	r3, r3, #16
 800c514:	fb06 2303 	mla	r3, r6, r3, r2
 800c518:	f8de 2000 	ldr.w	r2, [lr]
 800c51c:	b280      	uxth	r0, r0
 800c51e:	b292      	uxth	r2, r2
 800c520:	1a12      	subs	r2, r2, r0
 800c522:	445a      	add	r2, fp
 800c524:	f8de 0000 	ldr.w	r0, [lr]
 800c528:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c52c:	b29b      	uxth	r3, r3
 800c52e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c532:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c536:	b292      	uxth	r2, r2
 800c538:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c53c:	45e1      	cmp	r9, ip
 800c53e:	f84e 2b04 	str.w	r2, [lr], #4
 800c542:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c546:	d2de      	bcs.n	800c506 <quorem+0x42>
 800c548:	9b00      	ldr	r3, [sp, #0]
 800c54a:	58eb      	ldr	r3, [r5, r3]
 800c54c:	b92b      	cbnz	r3, 800c55a <quorem+0x96>
 800c54e:	9b01      	ldr	r3, [sp, #4]
 800c550:	3b04      	subs	r3, #4
 800c552:	429d      	cmp	r5, r3
 800c554:	461a      	mov	r2, r3
 800c556:	d32f      	bcc.n	800c5b8 <quorem+0xf4>
 800c558:	613c      	str	r4, [r7, #16]
 800c55a:	4638      	mov	r0, r7
 800c55c:	f001 fc9e 	bl	800de9c <__mcmp>
 800c560:	2800      	cmp	r0, #0
 800c562:	db25      	blt.n	800c5b0 <quorem+0xec>
 800c564:	4629      	mov	r1, r5
 800c566:	2000      	movs	r0, #0
 800c568:	f858 2b04 	ldr.w	r2, [r8], #4
 800c56c:	f8d1 c000 	ldr.w	ip, [r1]
 800c570:	fa1f fe82 	uxth.w	lr, r2
 800c574:	fa1f f38c 	uxth.w	r3, ip
 800c578:	eba3 030e 	sub.w	r3, r3, lr
 800c57c:	4403      	add	r3, r0
 800c57e:	0c12      	lsrs	r2, r2, #16
 800c580:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c584:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c588:	b29b      	uxth	r3, r3
 800c58a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c58e:	45c1      	cmp	r9, r8
 800c590:	f841 3b04 	str.w	r3, [r1], #4
 800c594:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c598:	d2e6      	bcs.n	800c568 <quorem+0xa4>
 800c59a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c59e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c5a2:	b922      	cbnz	r2, 800c5ae <quorem+0xea>
 800c5a4:	3b04      	subs	r3, #4
 800c5a6:	429d      	cmp	r5, r3
 800c5a8:	461a      	mov	r2, r3
 800c5aa:	d30b      	bcc.n	800c5c4 <quorem+0x100>
 800c5ac:	613c      	str	r4, [r7, #16]
 800c5ae:	3601      	adds	r6, #1
 800c5b0:	4630      	mov	r0, r6
 800c5b2:	b003      	add	sp, #12
 800c5b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5b8:	6812      	ldr	r2, [r2, #0]
 800c5ba:	3b04      	subs	r3, #4
 800c5bc:	2a00      	cmp	r2, #0
 800c5be:	d1cb      	bne.n	800c558 <quorem+0x94>
 800c5c0:	3c01      	subs	r4, #1
 800c5c2:	e7c6      	b.n	800c552 <quorem+0x8e>
 800c5c4:	6812      	ldr	r2, [r2, #0]
 800c5c6:	3b04      	subs	r3, #4
 800c5c8:	2a00      	cmp	r2, #0
 800c5ca:	d1ef      	bne.n	800c5ac <quorem+0xe8>
 800c5cc:	3c01      	subs	r4, #1
 800c5ce:	e7ea      	b.n	800c5a6 <quorem+0xe2>
 800c5d0:	2000      	movs	r0, #0
 800c5d2:	e7ee      	b.n	800c5b2 <quorem+0xee>
 800c5d4:	0000      	movs	r0, r0
	...

0800c5d8 <_dtoa_r>:
 800c5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5dc:	69c7      	ldr	r7, [r0, #28]
 800c5de:	b099      	sub	sp, #100	@ 0x64
 800c5e0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c5e4:	ec55 4b10 	vmov	r4, r5, d0
 800c5e8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800c5ea:	9109      	str	r1, [sp, #36]	@ 0x24
 800c5ec:	4683      	mov	fp, r0
 800c5ee:	920e      	str	r2, [sp, #56]	@ 0x38
 800c5f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c5f2:	b97f      	cbnz	r7, 800c614 <_dtoa_r+0x3c>
 800c5f4:	2010      	movs	r0, #16
 800c5f6:	f7fd f83d 	bl	8009674 <malloc>
 800c5fa:	4602      	mov	r2, r0
 800c5fc:	f8cb 001c 	str.w	r0, [fp, #28]
 800c600:	b920      	cbnz	r0, 800c60c <_dtoa_r+0x34>
 800c602:	4ba7      	ldr	r3, [pc, #668]	@ (800c8a0 <_dtoa_r+0x2c8>)
 800c604:	21ef      	movs	r1, #239	@ 0xef
 800c606:	48a7      	ldr	r0, [pc, #668]	@ (800c8a4 <_dtoa_r+0x2cc>)
 800c608:	f002 fe66 	bl	800f2d8 <__assert_func>
 800c60c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c610:	6007      	str	r7, [r0, #0]
 800c612:	60c7      	str	r7, [r0, #12]
 800c614:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c618:	6819      	ldr	r1, [r3, #0]
 800c61a:	b159      	cbz	r1, 800c634 <_dtoa_r+0x5c>
 800c61c:	685a      	ldr	r2, [r3, #4]
 800c61e:	604a      	str	r2, [r1, #4]
 800c620:	2301      	movs	r3, #1
 800c622:	4093      	lsls	r3, r2
 800c624:	608b      	str	r3, [r1, #8]
 800c626:	4658      	mov	r0, fp
 800c628:	f001 f9b4 	bl	800d994 <_Bfree>
 800c62c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c630:	2200      	movs	r2, #0
 800c632:	601a      	str	r2, [r3, #0]
 800c634:	1e2b      	subs	r3, r5, #0
 800c636:	bfb9      	ittee	lt
 800c638:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c63c:	9303      	strlt	r3, [sp, #12]
 800c63e:	2300      	movge	r3, #0
 800c640:	6033      	strge	r3, [r6, #0]
 800c642:	9f03      	ldr	r7, [sp, #12]
 800c644:	4b98      	ldr	r3, [pc, #608]	@ (800c8a8 <_dtoa_r+0x2d0>)
 800c646:	bfbc      	itt	lt
 800c648:	2201      	movlt	r2, #1
 800c64a:	6032      	strlt	r2, [r6, #0]
 800c64c:	43bb      	bics	r3, r7
 800c64e:	d112      	bne.n	800c676 <_dtoa_r+0x9e>
 800c650:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c652:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c656:	6013      	str	r3, [r2, #0]
 800c658:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c65c:	4323      	orrs	r3, r4
 800c65e:	f000 854d 	beq.w	800d0fc <_dtoa_r+0xb24>
 800c662:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c664:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800c8bc <_dtoa_r+0x2e4>
 800c668:	2b00      	cmp	r3, #0
 800c66a:	f000 854f 	beq.w	800d10c <_dtoa_r+0xb34>
 800c66e:	f10a 0303 	add.w	r3, sl, #3
 800c672:	f000 bd49 	b.w	800d108 <_dtoa_r+0xb30>
 800c676:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c67a:	2200      	movs	r2, #0
 800c67c:	ec51 0b17 	vmov	r0, r1, d7
 800c680:	2300      	movs	r3, #0
 800c682:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800c686:	f7f4 fa2f 	bl	8000ae8 <__aeabi_dcmpeq>
 800c68a:	4680      	mov	r8, r0
 800c68c:	b158      	cbz	r0, 800c6a6 <_dtoa_r+0xce>
 800c68e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c690:	2301      	movs	r3, #1
 800c692:	6013      	str	r3, [r2, #0]
 800c694:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c696:	b113      	cbz	r3, 800c69e <_dtoa_r+0xc6>
 800c698:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c69a:	4b84      	ldr	r3, [pc, #528]	@ (800c8ac <_dtoa_r+0x2d4>)
 800c69c:	6013      	str	r3, [r2, #0]
 800c69e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800c8c0 <_dtoa_r+0x2e8>
 800c6a2:	f000 bd33 	b.w	800d10c <_dtoa_r+0xb34>
 800c6a6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c6aa:	aa16      	add	r2, sp, #88	@ 0x58
 800c6ac:	a917      	add	r1, sp, #92	@ 0x5c
 800c6ae:	4658      	mov	r0, fp
 800c6b0:	f001 fd14 	bl	800e0dc <__d2b>
 800c6b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c6b8:	4681      	mov	r9, r0
 800c6ba:	2e00      	cmp	r6, #0
 800c6bc:	d077      	beq.n	800c7ae <_dtoa_r+0x1d6>
 800c6be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c6c0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800c6c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c6c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c6cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c6d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c6d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c6d8:	4619      	mov	r1, r3
 800c6da:	2200      	movs	r2, #0
 800c6dc:	4b74      	ldr	r3, [pc, #464]	@ (800c8b0 <_dtoa_r+0x2d8>)
 800c6de:	f7f3 fde3 	bl	80002a8 <__aeabi_dsub>
 800c6e2:	a369      	add	r3, pc, #420	@ (adr r3, 800c888 <_dtoa_r+0x2b0>)
 800c6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6e8:	f7f3 ff96 	bl	8000618 <__aeabi_dmul>
 800c6ec:	a368      	add	r3, pc, #416	@ (adr r3, 800c890 <_dtoa_r+0x2b8>)
 800c6ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6f2:	f7f3 fddb 	bl	80002ac <__adddf3>
 800c6f6:	4604      	mov	r4, r0
 800c6f8:	4630      	mov	r0, r6
 800c6fa:	460d      	mov	r5, r1
 800c6fc:	f7f3 ff22 	bl	8000544 <__aeabi_i2d>
 800c700:	a365      	add	r3, pc, #404	@ (adr r3, 800c898 <_dtoa_r+0x2c0>)
 800c702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c706:	f7f3 ff87 	bl	8000618 <__aeabi_dmul>
 800c70a:	4602      	mov	r2, r0
 800c70c:	460b      	mov	r3, r1
 800c70e:	4620      	mov	r0, r4
 800c710:	4629      	mov	r1, r5
 800c712:	f7f3 fdcb 	bl	80002ac <__adddf3>
 800c716:	4604      	mov	r4, r0
 800c718:	460d      	mov	r5, r1
 800c71a:	f7f4 fa2d 	bl	8000b78 <__aeabi_d2iz>
 800c71e:	2200      	movs	r2, #0
 800c720:	4607      	mov	r7, r0
 800c722:	2300      	movs	r3, #0
 800c724:	4620      	mov	r0, r4
 800c726:	4629      	mov	r1, r5
 800c728:	f7f4 f9e8 	bl	8000afc <__aeabi_dcmplt>
 800c72c:	b140      	cbz	r0, 800c740 <_dtoa_r+0x168>
 800c72e:	4638      	mov	r0, r7
 800c730:	f7f3 ff08 	bl	8000544 <__aeabi_i2d>
 800c734:	4622      	mov	r2, r4
 800c736:	462b      	mov	r3, r5
 800c738:	f7f4 f9d6 	bl	8000ae8 <__aeabi_dcmpeq>
 800c73c:	b900      	cbnz	r0, 800c740 <_dtoa_r+0x168>
 800c73e:	3f01      	subs	r7, #1
 800c740:	2f16      	cmp	r7, #22
 800c742:	d851      	bhi.n	800c7e8 <_dtoa_r+0x210>
 800c744:	4b5b      	ldr	r3, [pc, #364]	@ (800c8b4 <_dtoa_r+0x2dc>)
 800c746:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c74a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c74e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c752:	f7f4 f9d3 	bl	8000afc <__aeabi_dcmplt>
 800c756:	2800      	cmp	r0, #0
 800c758:	d048      	beq.n	800c7ec <_dtoa_r+0x214>
 800c75a:	3f01      	subs	r7, #1
 800c75c:	2300      	movs	r3, #0
 800c75e:	9312      	str	r3, [sp, #72]	@ 0x48
 800c760:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c762:	1b9b      	subs	r3, r3, r6
 800c764:	1e5a      	subs	r2, r3, #1
 800c766:	bf44      	itt	mi
 800c768:	f1c3 0801 	rsbmi	r8, r3, #1
 800c76c:	2300      	movmi	r3, #0
 800c76e:	9208      	str	r2, [sp, #32]
 800c770:	bf54      	ite	pl
 800c772:	f04f 0800 	movpl.w	r8, #0
 800c776:	9308      	strmi	r3, [sp, #32]
 800c778:	2f00      	cmp	r7, #0
 800c77a:	db39      	blt.n	800c7f0 <_dtoa_r+0x218>
 800c77c:	9b08      	ldr	r3, [sp, #32]
 800c77e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800c780:	443b      	add	r3, r7
 800c782:	9308      	str	r3, [sp, #32]
 800c784:	2300      	movs	r3, #0
 800c786:	930a      	str	r3, [sp, #40]	@ 0x28
 800c788:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c78a:	2b09      	cmp	r3, #9
 800c78c:	d864      	bhi.n	800c858 <_dtoa_r+0x280>
 800c78e:	2b05      	cmp	r3, #5
 800c790:	bfc4      	itt	gt
 800c792:	3b04      	subgt	r3, #4
 800c794:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800c796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c798:	f1a3 0302 	sub.w	r3, r3, #2
 800c79c:	bfcc      	ite	gt
 800c79e:	2400      	movgt	r4, #0
 800c7a0:	2401      	movle	r4, #1
 800c7a2:	2b03      	cmp	r3, #3
 800c7a4:	d863      	bhi.n	800c86e <_dtoa_r+0x296>
 800c7a6:	e8df f003 	tbb	[pc, r3]
 800c7aa:	372a      	.short	0x372a
 800c7ac:	5535      	.short	0x5535
 800c7ae:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800c7b2:	441e      	add	r6, r3
 800c7b4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c7b8:	2b20      	cmp	r3, #32
 800c7ba:	bfc1      	itttt	gt
 800c7bc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c7c0:	409f      	lslgt	r7, r3
 800c7c2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c7c6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c7ca:	bfd6      	itet	le
 800c7cc:	f1c3 0320 	rsble	r3, r3, #32
 800c7d0:	ea47 0003 	orrgt.w	r0, r7, r3
 800c7d4:	fa04 f003 	lslle.w	r0, r4, r3
 800c7d8:	f7f3 fea4 	bl	8000524 <__aeabi_ui2d>
 800c7dc:	2201      	movs	r2, #1
 800c7de:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c7e2:	3e01      	subs	r6, #1
 800c7e4:	9214      	str	r2, [sp, #80]	@ 0x50
 800c7e6:	e777      	b.n	800c6d8 <_dtoa_r+0x100>
 800c7e8:	2301      	movs	r3, #1
 800c7ea:	e7b8      	b.n	800c75e <_dtoa_r+0x186>
 800c7ec:	9012      	str	r0, [sp, #72]	@ 0x48
 800c7ee:	e7b7      	b.n	800c760 <_dtoa_r+0x188>
 800c7f0:	427b      	negs	r3, r7
 800c7f2:	930a      	str	r3, [sp, #40]	@ 0x28
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	eba8 0807 	sub.w	r8, r8, r7
 800c7fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c7fc:	e7c4      	b.n	800c788 <_dtoa_r+0x1b0>
 800c7fe:	2300      	movs	r3, #0
 800c800:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c802:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c804:	2b00      	cmp	r3, #0
 800c806:	dc35      	bgt.n	800c874 <_dtoa_r+0x29c>
 800c808:	2301      	movs	r3, #1
 800c80a:	9300      	str	r3, [sp, #0]
 800c80c:	9307      	str	r3, [sp, #28]
 800c80e:	461a      	mov	r2, r3
 800c810:	920e      	str	r2, [sp, #56]	@ 0x38
 800c812:	e00b      	b.n	800c82c <_dtoa_r+0x254>
 800c814:	2301      	movs	r3, #1
 800c816:	e7f3      	b.n	800c800 <_dtoa_r+0x228>
 800c818:	2300      	movs	r3, #0
 800c81a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c81c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c81e:	18fb      	adds	r3, r7, r3
 800c820:	9300      	str	r3, [sp, #0]
 800c822:	3301      	adds	r3, #1
 800c824:	2b01      	cmp	r3, #1
 800c826:	9307      	str	r3, [sp, #28]
 800c828:	bfb8      	it	lt
 800c82a:	2301      	movlt	r3, #1
 800c82c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800c830:	2100      	movs	r1, #0
 800c832:	2204      	movs	r2, #4
 800c834:	f102 0514 	add.w	r5, r2, #20
 800c838:	429d      	cmp	r5, r3
 800c83a:	d91f      	bls.n	800c87c <_dtoa_r+0x2a4>
 800c83c:	6041      	str	r1, [r0, #4]
 800c83e:	4658      	mov	r0, fp
 800c840:	f001 f868 	bl	800d914 <_Balloc>
 800c844:	4682      	mov	sl, r0
 800c846:	2800      	cmp	r0, #0
 800c848:	d13c      	bne.n	800c8c4 <_dtoa_r+0x2ec>
 800c84a:	4b1b      	ldr	r3, [pc, #108]	@ (800c8b8 <_dtoa_r+0x2e0>)
 800c84c:	4602      	mov	r2, r0
 800c84e:	f240 11af 	movw	r1, #431	@ 0x1af
 800c852:	e6d8      	b.n	800c606 <_dtoa_r+0x2e>
 800c854:	2301      	movs	r3, #1
 800c856:	e7e0      	b.n	800c81a <_dtoa_r+0x242>
 800c858:	2401      	movs	r4, #1
 800c85a:	2300      	movs	r3, #0
 800c85c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c85e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c860:	f04f 33ff 	mov.w	r3, #4294967295
 800c864:	9300      	str	r3, [sp, #0]
 800c866:	9307      	str	r3, [sp, #28]
 800c868:	2200      	movs	r2, #0
 800c86a:	2312      	movs	r3, #18
 800c86c:	e7d0      	b.n	800c810 <_dtoa_r+0x238>
 800c86e:	2301      	movs	r3, #1
 800c870:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c872:	e7f5      	b.n	800c860 <_dtoa_r+0x288>
 800c874:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c876:	9300      	str	r3, [sp, #0]
 800c878:	9307      	str	r3, [sp, #28]
 800c87a:	e7d7      	b.n	800c82c <_dtoa_r+0x254>
 800c87c:	3101      	adds	r1, #1
 800c87e:	0052      	lsls	r2, r2, #1
 800c880:	e7d8      	b.n	800c834 <_dtoa_r+0x25c>
 800c882:	bf00      	nop
 800c884:	f3af 8000 	nop.w
 800c888:	636f4361 	.word	0x636f4361
 800c88c:	3fd287a7 	.word	0x3fd287a7
 800c890:	8b60c8b3 	.word	0x8b60c8b3
 800c894:	3fc68a28 	.word	0x3fc68a28
 800c898:	509f79fb 	.word	0x509f79fb
 800c89c:	3fd34413 	.word	0x3fd34413
 800c8a0:	08011881 	.word	0x08011881
 800c8a4:	08011898 	.word	0x08011898
 800c8a8:	7ff00000 	.word	0x7ff00000
 800c8ac:	08011ae0 	.word	0x08011ae0
 800c8b0:	3ff80000 	.word	0x3ff80000
 800c8b4:	080119f0 	.word	0x080119f0
 800c8b8:	080118f0 	.word	0x080118f0
 800c8bc:	0801187d 	.word	0x0801187d
 800c8c0:	08011adf 	.word	0x08011adf
 800c8c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c8c8:	6018      	str	r0, [r3, #0]
 800c8ca:	9b07      	ldr	r3, [sp, #28]
 800c8cc:	2b0e      	cmp	r3, #14
 800c8ce:	f200 80a4 	bhi.w	800ca1a <_dtoa_r+0x442>
 800c8d2:	2c00      	cmp	r4, #0
 800c8d4:	f000 80a1 	beq.w	800ca1a <_dtoa_r+0x442>
 800c8d8:	2f00      	cmp	r7, #0
 800c8da:	dd33      	ble.n	800c944 <_dtoa_r+0x36c>
 800c8dc:	4bad      	ldr	r3, [pc, #692]	@ (800cb94 <_dtoa_r+0x5bc>)
 800c8de:	f007 020f 	and.w	r2, r7, #15
 800c8e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c8e6:	ed93 7b00 	vldr	d7, [r3]
 800c8ea:	05f8      	lsls	r0, r7, #23
 800c8ec:	ed8d 7b04 	vstr	d7, [sp, #16]
 800c8f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c8f4:	d516      	bpl.n	800c924 <_dtoa_r+0x34c>
 800c8f6:	4ba8      	ldr	r3, [pc, #672]	@ (800cb98 <_dtoa_r+0x5c0>)
 800c8f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c8fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c900:	f7f3 ffb4 	bl	800086c <__aeabi_ddiv>
 800c904:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c908:	f004 040f 	and.w	r4, r4, #15
 800c90c:	2603      	movs	r6, #3
 800c90e:	4da2      	ldr	r5, [pc, #648]	@ (800cb98 <_dtoa_r+0x5c0>)
 800c910:	b954      	cbnz	r4, 800c928 <_dtoa_r+0x350>
 800c912:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c916:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c91a:	f7f3 ffa7 	bl	800086c <__aeabi_ddiv>
 800c91e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c922:	e028      	b.n	800c976 <_dtoa_r+0x39e>
 800c924:	2602      	movs	r6, #2
 800c926:	e7f2      	b.n	800c90e <_dtoa_r+0x336>
 800c928:	07e1      	lsls	r1, r4, #31
 800c92a:	d508      	bpl.n	800c93e <_dtoa_r+0x366>
 800c92c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c930:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c934:	f7f3 fe70 	bl	8000618 <__aeabi_dmul>
 800c938:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c93c:	3601      	adds	r6, #1
 800c93e:	1064      	asrs	r4, r4, #1
 800c940:	3508      	adds	r5, #8
 800c942:	e7e5      	b.n	800c910 <_dtoa_r+0x338>
 800c944:	f000 80d2 	beq.w	800caec <_dtoa_r+0x514>
 800c948:	427c      	negs	r4, r7
 800c94a:	4b92      	ldr	r3, [pc, #584]	@ (800cb94 <_dtoa_r+0x5bc>)
 800c94c:	4d92      	ldr	r5, [pc, #584]	@ (800cb98 <_dtoa_r+0x5c0>)
 800c94e:	f004 020f 	and.w	r2, r4, #15
 800c952:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c95a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c95e:	f7f3 fe5b 	bl	8000618 <__aeabi_dmul>
 800c962:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c966:	1124      	asrs	r4, r4, #4
 800c968:	2300      	movs	r3, #0
 800c96a:	2602      	movs	r6, #2
 800c96c:	2c00      	cmp	r4, #0
 800c96e:	f040 80b2 	bne.w	800cad6 <_dtoa_r+0x4fe>
 800c972:	2b00      	cmp	r3, #0
 800c974:	d1d3      	bne.n	800c91e <_dtoa_r+0x346>
 800c976:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c978:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	f000 80b7 	beq.w	800caf0 <_dtoa_r+0x518>
 800c982:	4b86      	ldr	r3, [pc, #536]	@ (800cb9c <_dtoa_r+0x5c4>)
 800c984:	2200      	movs	r2, #0
 800c986:	4620      	mov	r0, r4
 800c988:	4629      	mov	r1, r5
 800c98a:	f7f4 f8b7 	bl	8000afc <__aeabi_dcmplt>
 800c98e:	2800      	cmp	r0, #0
 800c990:	f000 80ae 	beq.w	800caf0 <_dtoa_r+0x518>
 800c994:	9b07      	ldr	r3, [sp, #28]
 800c996:	2b00      	cmp	r3, #0
 800c998:	f000 80aa 	beq.w	800caf0 <_dtoa_r+0x518>
 800c99c:	9b00      	ldr	r3, [sp, #0]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	dd37      	ble.n	800ca12 <_dtoa_r+0x43a>
 800c9a2:	1e7b      	subs	r3, r7, #1
 800c9a4:	9304      	str	r3, [sp, #16]
 800c9a6:	4620      	mov	r0, r4
 800c9a8:	4b7d      	ldr	r3, [pc, #500]	@ (800cba0 <_dtoa_r+0x5c8>)
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	4629      	mov	r1, r5
 800c9ae:	f7f3 fe33 	bl	8000618 <__aeabi_dmul>
 800c9b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c9b6:	9c00      	ldr	r4, [sp, #0]
 800c9b8:	3601      	adds	r6, #1
 800c9ba:	4630      	mov	r0, r6
 800c9bc:	f7f3 fdc2 	bl	8000544 <__aeabi_i2d>
 800c9c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c9c4:	f7f3 fe28 	bl	8000618 <__aeabi_dmul>
 800c9c8:	4b76      	ldr	r3, [pc, #472]	@ (800cba4 <_dtoa_r+0x5cc>)
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	f7f3 fc6e 	bl	80002ac <__adddf3>
 800c9d0:	4605      	mov	r5, r0
 800c9d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c9d6:	2c00      	cmp	r4, #0
 800c9d8:	f040 808d 	bne.w	800caf6 <_dtoa_r+0x51e>
 800c9dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c9e0:	4b71      	ldr	r3, [pc, #452]	@ (800cba8 <_dtoa_r+0x5d0>)
 800c9e2:	2200      	movs	r2, #0
 800c9e4:	f7f3 fc60 	bl	80002a8 <__aeabi_dsub>
 800c9e8:	4602      	mov	r2, r0
 800c9ea:	460b      	mov	r3, r1
 800c9ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c9f0:	462a      	mov	r2, r5
 800c9f2:	4633      	mov	r3, r6
 800c9f4:	f7f4 f8a0 	bl	8000b38 <__aeabi_dcmpgt>
 800c9f8:	2800      	cmp	r0, #0
 800c9fa:	f040 828b 	bne.w	800cf14 <_dtoa_r+0x93c>
 800c9fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ca02:	462a      	mov	r2, r5
 800ca04:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ca08:	f7f4 f878 	bl	8000afc <__aeabi_dcmplt>
 800ca0c:	2800      	cmp	r0, #0
 800ca0e:	f040 8128 	bne.w	800cc62 <_dtoa_r+0x68a>
 800ca12:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ca16:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800ca1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	f2c0 815a 	blt.w	800ccd6 <_dtoa_r+0x6fe>
 800ca22:	2f0e      	cmp	r7, #14
 800ca24:	f300 8157 	bgt.w	800ccd6 <_dtoa_r+0x6fe>
 800ca28:	4b5a      	ldr	r3, [pc, #360]	@ (800cb94 <_dtoa_r+0x5bc>)
 800ca2a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ca2e:	ed93 7b00 	vldr	d7, [r3]
 800ca32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	ed8d 7b00 	vstr	d7, [sp]
 800ca3a:	da03      	bge.n	800ca44 <_dtoa_r+0x46c>
 800ca3c:	9b07      	ldr	r3, [sp, #28]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	f340 8101 	ble.w	800cc46 <_dtoa_r+0x66e>
 800ca44:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ca48:	4656      	mov	r6, sl
 800ca4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ca4e:	4620      	mov	r0, r4
 800ca50:	4629      	mov	r1, r5
 800ca52:	f7f3 ff0b 	bl	800086c <__aeabi_ddiv>
 800ca56:	f7f4 f88f 	bl	8000b78 <__aeabi_d2iz>
 800ca5a:	4680      	mov	r8, r0
 800ca5c:	f7f3 fd72 	bl	8000544 <__aeabi_i2d>
 800ca60:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ca64:	f7f3 fdd8 	bl	8000618 <__aeabi_dmul>
 800ca68:	4602      	mov	r2, r0
 800ca6a:	460b      	mov	r3, r1
 800ca6c:	4620      	mov	r0, r4
 800ca6e:	4629      	mov	r1, r5
 800ca70:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ca74:	f7f3 fc18 	bl	80002a8 <__aeabi_dsub>
 800ca78:	f806 4b01 	strb.w	r4, [r6], #1
 800ca7c:	9d07      	ldr	r5, [sp, #28]
 800ca7e:	eba6 040a 	sub.w	r4, r6, sl
 800ca82:	42a5      	cmp	r5, r4
 800ca84:	4602      	mov	r2, r0
 800ca86:	460b      	mov	r3, r1
 800ca88:	f040 8117 	bne.w	800ccba <_dtoa_r+0x6e2>
 800ca8c:	f7f3 fc0e 	bl	80002ac <__adddf3>
 800ca90:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ca94:	4604      	mov	r4, r0
 800ca96:	460d      	mov	r5, r1
 800ca98:	f7f4 f84e 	bl	8000b38 <__aeabi_dcmpgt>
 800ca9c:	2800      	cmp	r0, #0
 800ca9e:	f040 80f9 	bne.w	800cc94 <_dtoa_r+0x6bc>
 800caa2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800caa6:	4620      	mov	r0, r4
 800caa8:	4629      	mov	r1, r5
 800caaa:	f7f4 f81d 	bl	8000ae8 <__aeabi_dcmpeq>
 800caae:	b118      	cbz	r0, 800cab8 <_dtoa_r+0x4e0>
 800cab0:	f018 0f01 	tst.w	r8, #1
 800cab4:	f040 80ee 	bne.w	800cc94 <_dtoa_r+0x6bc>
 800cab8:	4649      	mov	r1, r9
 800caba:	4658      	mov	r0, fp
 800cabc:	f000 ff6a 	bl	800d994 <_Bfree>
 800cac0:	2300      	movs	r3, #0
 800cac2:	7033      	strb	r3, [r6, #0]
 800cac4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cac6:	3701      	adds	r7, #1
 800cac8:	601f      	str	r7, [r3, #0]
 800caca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cacc:	2b00      	cmp	r3, #0
 800cace:	f000 831d 	beq.w	800d10c <_dtoa_r+0xb34>
 800cad2:	601e      	str	r6, [r3, #0]
 800cad4:	e31a      	b.n	800d10c <_dtoa_r+0xb34>
 800cad6:	07e2      	lsls	r2, r4, #31
 800cad8:	d505      	bpl.n	800cae6 <_dtoa_r+0x50e>
 800cada:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cade:	f7f3 fd9b 	bl	8000618 <__aeabi_dmul>
 800cae2:	3601      	adds	r6, #1
 800cae4:	2301      	movs	r3, #1
 800cae6:	1064      	asrs	r4, r4, #1
 800cae8:	3508      	adds	r5, #8
 800caea:	e73f      	b.n	800c96c <_dtoa_r+0x394>
 800caec:	2602      	movs	r6, #2
 800caee:	e742      	b.n	800c976 <_dtoa_r+0x39e>
 800caf0:	9c07      	ldr	r4, [sp, #28]
 800caf2:	9704      	str	r7, [sp, #16]
 800caf4:	e761      	b.n	800c9ba <_dtoa_r+0x3e2>
 800caf6:	4b27      	ldr	r3, [pc, #156]	@ (800cb94 <_dtoa_r+0x5bc>)
 800caf8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cafa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cafe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cb02:	4454      	add	r4, sl
 800cb04:	2900      	cmp	r1, #0
 800cb06:	d053      	beq.n	800cbb0 <_dtoa_r+0x5d8>
 800cb08:	4928      	ldr	r1, [pc, #160]	@ (800cbac <_dtoa_r+0x5d4>)
 800cb0a:	2000      	movs	r0, #0
 800cb0c:	f7f3 feae 	bl	800086c <__aeabi_ddiv>
 800cb10:	4633      	mov	r3, r6
 800cb12:	462a      	mov	r2, r5
 800cb14:	f7f3 fbc8 	bl	80002a8 <__aeabi_dsub>
 800cb18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cb1c:	4656      	mov	r6, sl
 800cb1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb22:	f7f4 f829 	bl	8000b78 <__aeabi_d2iz>
 800cb26:	4605      	mov	r5, r0
 800cb28:	f7f3 fd0c 	bl	8000544 <__aeabi_i2d>
 800cb2c:	4602      	mov	r2, r0
 800cb2e:	460b      	mov	r3, r1
 800cb30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb34:	f7f3 fbb8 	bl	80002a8 <__aeabi_dsub>
 800cb38:	3530      	adds	r5, #48	@ 0x30
 800cb3a:	4602      	mov	r2, r0
 800cb3c:	460b      	mov	r3, r1
 800cb3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cb42:	f806 5b01 	strb.w	r5, [r6], #1
 800cb46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cb4a:	f7f3 ffd7 	bl	8000afc <__aeabi_dcmplt>
 800cb4e:	2800      	cmp	r0, #0
 800cb50:	d171      	bne.n	800cc36 <_dtoa_r+0x65e>
 800cb52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cb56:	4911      	ldr	r1, [pc, #68]	@ (800cb9c <_dtoa_r+0x5c4>)
 800cb58:	2000      	movs	r0, #0
 800cb5a:	f7f3 fba5 	bl	80002a8 <__aeabi_dsub>
 800cb5e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cb62:	f7f3 ffcb 	bl	8000afc <__aeabi_dcmplt>
 800cb66:	2800      	cmp	r0, #0
 800cb68:	f040 8095 	bne.w	800cc96 <_dtoa_r+0x6be>
 800cb6c:	42a6      	cmp	r6, r4
 800cb6e:	f43f af50 	beq.w	800ca12 <_dtoa_r+0x43a>
 800cb72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cb76:	4b0a      	ldr	r3, [pc, #40]	@ (800cba0 <_dtoa_r+0x5c8>)
 800cb78:	2200      	movs	r2, #0
 800cb7a:	f7f3 fd4d 	bl	8000618 <__aeabi_dmul>
 800cb7e:	4b08      	ldr	r3, [pc, #32]	@ (800cba0 <_dtoa_r+0x5c8>)
 800cb80:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cb84:	2200      	movs	r2, #0
 800cb86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb8a:	f7f3 fd45 	bl	8000618 <__aeabi_dmul>
 800cb8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cb92:	e7c4      	b.n	800cb1e <_dtoa_r+0x546>
 800cb94:	080119f0 	.word	0x080119f0
 800cb98:	080119c8 	.word	0x080119c8
 800cb9c:	3ff00000 	.word	0x3ff00000
 800cba0:	40240000 	.word	0x40240000
 800cba4:	401c0000 	.word	0x401c0000
 800cba8:	40140000 	.word	0x40140000
 800cbac:	3fe00000 	.word	0x3fe00000
 800cbb0:	4631      	mov	r1, r6
 800cbb2:	4628      	mov	r0, r5
 800cbb4:	f7f3 fd30 	bl	8000618 <__aeabi_dmul>
 800cbb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cbbc:	9415      	str	r4, [sp, #84]	@ 0x54
 800cbbe:	4656      	mov	r6, sl
 800cbc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cbc4:	f7f3 ffd8 	bl	8000b78 <__aeabi_d2iz>
 800cbc8:	4605      	mov	r5, r0
 800cbca:	f7f3 fcbb 	bl	8000544 <__aeabi_i2d>
 800cbce:	4602      	mov	r2, r0
 800cbd0:	460b      	mov	r3, r1
 800cbd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cbd6:	f7f3 fb67 	bl	80002a8 <__aeabi_dsub>
 800cbda:	3530      	adds	r5, #48	@ 0x30
 800cbdc:	f806 5b01 	strb.w	r5, [r6], #1
 800cbe0:	4602      	mov	r2, r0
 800cbe2:	460b      	mov	r3, r1
 800cbe4:	42a6      	cmp	r6, r4
 800cbe6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cbea:	f04f 0200 	mov.w	r2, #0
 800cbee:	d124      	bne.n	800cc3a <_dtoa_r+0x662>
 800cbf0:	4bac      	ldr	r3, [pc, #688]	@ (800cea4 <_dtoa_r+0x8cc>)
 800cbf2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cbf6:	f7f3 fb59 	bl	80002ac <__adddf3>
 800cbfa:	4602      	mov	r2, r0
 800cbfc:	460b      	mov	r3, r1
 800cbfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cc02:	f7f3 ff99 	bl	8000b38 <__aeabi_dcmpgt>
 800cc06:	2800      	cmp	r0, #0
 800cc08:	d145      	bne.n	800cc96 <_dtoa_r+0x6be>
 800cc0a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cc0e:	49a5      	ldr	r1, [pc, #660]	@ (800cea4 <_dtoa_r+0x8cc>)
 800cc10:	2000      	movs	r0, #0
 800cc12:	f7f3 fb49 	bl	80002a8 <__aeabi_dsub>
 800cc16:	4602      	mov	r2, r0
 800cc18:	460b      	mov	r3, r1
 800cc1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cc1e:	f7f3 ff6d 	bl	8000afc <__aeabi_dcmplt>
 800cc22:	2800      	cmp	r0, #0
 800cc24:	f43f aef5 	beq.w	800ca12 <_dtoa_r+0x43a>
 800cc28:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800cc2a:	1e73      	subs	r3, r6, #1
 800cc2c:	9315      	str	r3, [sp, #84]	@ 0x54
 800cc2e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cc32:	2b30      	cmp	r3, #48	@ 0x30
 800cc34:	d0f8      	beq.n	800cc28 <_dtoa_r+0x650>
 800cc36:	9f04      	ldr	r7, [sp, #16]
 800cc38:	e73e      	b.n	800cab8 <_dtoa_r+0x4e0>
 800cc3a:	4b9b      	ldr	r3, [pc, #620]	@ (800cea8 <_dtoa_r+0x8d0>)
 800cc3c:	f7f3 fcec 	bl	8000618 <__aeabi_dmul>
 800cc40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cc44:	e7bc      	b.n	800cbc0 <_dtoa_r+0x5e8>
 800cc46:	d10c      	bne.n	800cc62 <_dtoa_r+0x68a>
 800cc48:	4b98      	ldr	r3, [pc, #608]	@ (800ceac <_dtoa_r+0x8d4>)
 800cc4a:	2200      	movs	r2, #0
 800cc4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cc50:	f7f3 fce2 	bl	8000618 <__aeabi_dmul>
 800cc54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cc58:	f7f3 ff64 	bl	8000b24 <__aeabi_dcmpge>
 800cc5c:	2800      	cmp	r0, #0
 800cc5e:	f000 8157 	beq.w	800cf10 <_dtoa_r+0x938>
 800cc62:	2400      	movs	r4, #0
 800cc64:	4625      	mov	r5, r4
 800cc66:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cc68:	43db      	mvns	r3, r3
 800cc6a:	9304      	str	r3, [sp, #16]
 800cc6c:	4656      	mov	r6, sl
 800cc6e:	2700      	movs	r7, #0
 800cc70:	4621      	mov	r1, r4
 800cc72:	4658      	mov	r0, fp
 800cc74:	f000 fe8e 	bl	800d994 <_Bfree>
 800cc78:	2d00      	cmp	r5, #0
 800cc7a:	d0dc      	beq.n	800cc36 <_dtoa_r+0x65e>
 800cc7c:	b12f      	cbz	r7, 800cc8a <_dtoa_r+0x6b2>
 800cc7e:	42af      	cmp	r7, r5
 800cc80:	d003      	beq.n	800cc8a <_dtoa_r+0x6b2>
 800cc82:	4639      	mov	r1, r7
 800cc84:	4658      	mov	r0, fp
 800cc86:	f000 fe85 	bl	800d994 <_Bfree>
 800cc8a:	4629      	mov	r1, r5
 800cc8c:	4658      	mov	r0, fp
 800cc8e:	f000 fe81 	bl	800d994 <_Bfree>
 800cc92:	e7d0      	b.n	800cc36 <_dtoa_r+0x65e>
 800cc94:	9704      	str	r7, [sp, #16]
 800cc96:	4633      	mov	r3, r6
 800cc98:	461e      	mov	r6, r3
 800cc9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc9e:	2a39      	cmp	r2, #57	@ 0x39
 800cca0:	d107      	bne.n	800ccb2 <_dtoa_r+0x6da>
 800cca2:	459a      	cmp	sl, r3
 800cca4:	d1f8      	bne.n	800cc98 <_dtoa_r+0x6c0>
 800cca6:	9a04      	ldr	r2, [sp, #16]
 800cca8:	3201      	adds	r2, #1
 800ccaa:	9204      	str	r2, [sp, #16]
 800ccac:	2230      	movs	r2, #48	@ 0x30
 800ccae:	f88a 2000 	strb.w	r2, [sl]
 800ccb2:	781a      	ldrb	r2, [r3, #0]
 800ccb4:	3201      	adds	r2, #1
 800ccb6:	701a      	strb	r2, [r3, #0]
 800ccb8:	e7bd      	b.n	800cc36 <_dtoa_r+0x65e>
 800ccba:	4b7b      	ldr	r3, [pc, #492]	@ (800cea8 <_dtoa_r+0x8d0>)
 800ccbc:	2200      	movs	r2, #0
 800ccbe:	f7f3 fcab 	bl	8000618 <__aeabi_dmul>
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	2300      	movs	r3, #0
 800ccc6:	4604      	mov	r4, r0
 800ccc8:	460d      	mov	r5, r1
 800ccca:	f7f3 ff0d 	bl	8000ae8 <__aeabi_dcmpeq>
 800ccce:	2800      	cmp	r0, #0
 800ccd0:	f43f aebb 	beq.w	800ca4a <_dtoa_r+0x472>
 800ccd4:	e6f0      	b.n	800cab8 <_dtoa_r+0x4e0>
 800ccd6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ccd8:	2a00      	cmp	r2, #0
 800ccda:	f000 80db 	beq.w	800ce94 <_dtoa_r+0x8bc>
 800ccde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cce0:	2a01      	cmp	r2, #1
 800cce2:	f300 80bf 	bgt.w	800ce64 <_dtoa_r+0x88c>
 800cce6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800cce8:	2a00      	cmp	r2, #0
 800ccea:	f000 80b7 	beq.w	800ce5c <_dtoa_r+0x884>
 800ccee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ccf2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ccf4:	4646      	mov	r6, r8
 800ccf6:	9a08      	ldr	r2, [sp, #32]
 800ccf8:	2101      	movs	r1, #1
 800ccfa:	441a      	add	r2, r3
 800ccfc:	4658      	mov	r0, fp
 800ccfe:	4498      	add	r8, r3
 800cd00:	9208      	str	r2, [sp, #32]
 800cd02:	f000 ff45 	bl	800db90 <__i2b>
 800cd06:	4605      	mov	r5, r0
 800cd08:	b15e      	cbz	r6, 800cd22 <_dtoa_r+0x74a>
 800cd0a:	9b08      	ldr	r3, [sp, #32]
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	dd08      	ble.n	800cd22 <_dtoa_r+0x74a>
 800cd10:	42b3      	cmp	r3, r6
 800cd12:	9a08      	ldr	r2, [sp, #32]
 800cd14:	bfa8      	it	ge
 800cd16:	4633      	movge	r3, r6
 800cd18:	eba8 0803 	sub.w	r8, r8, r3
 800cd1c:	1af6      	subs	r6, r6, r3
 800cd1e:	1ad3      	subs	r3, r2, r3
 800cd20:	9308      	str	r3, [sp, #32]
 800cd22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd24:	b1f3      	cbz	r3, 800cd64 <_dtoa_r+0x78c>
 800cd26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	f000 80b7 	beq.w	800ce9c <_dtoa_r+0x8c4>
 800cd2e:	b18c      	cbz	r4, 800cd54 <_dtoa_r+0x77c>
 800cd30:	4629      	mov	r1, r5
 800cd32:	4622      	mov	r2, r4
 800cd34:	4658      	mov	r0, fp
 800cd36:	f000 ffeb 	bl	800dd10 <__pow5mult>
 800cd3a:	464a      	mov	r2, r9
 800cd3c:	4601      	mov	r1, r0
 800cd3e:	4605      	mov	r5, r0
 800cd40:	4658      	mov	r0, fp
 800cd42:	f000 ff3b 	bl	800dbbc <__multiply>
 800cd46:	4649      	mov	r1, r9
 800cd48:	9004      	str	r0, [sp, #16]
 800cd4a:	4658      	mov	r0, fp
 800cd4c:	f000 fe22 	bl	800d994 <_Bfree>
 800cd50:	9b04      	ldr	r3, [sp, #16]
 800cd52:	4699      	mov	r9, r3
 800cd54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd56:	1b1a      	subs	r2, r3, r4
 800cd58:	d004      	beq.n	800cd64 <_dtoa_r+0x78c>
 800cd5a:	4649      	mov	r1, r9
 800cd5c:	4658      	mov	r0, fp
 800cd5e:	f000 ffd7 	bl	800dd10 <__pow5mult>
 800cd62:	4681      	mov	r9, r0
 800cd64:	2101      	movs	r1, #1
 800cd66:	4658      	mov	r0, fp
 800cd68:	f000 ff12 	bl	800db90 <__i2b>
 800cd6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd6e:	4604      	mov	r4, r0
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	f000 81cf 	beq.w	800d114 <_dtoa_r+0xb3c>
 800cd76:	461a      	mov	r2, r3
 800cd78:	4601      	mov	r1, r0
 800cd7a:	4658      	mov	r0, fp
 800cd7c:	f000 ffc8 	bl	800dd10 <__pow5mult>
 800cd80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd82:	2b01      	cmp	r3, #1
 800cd84:	4604      	mov	r4, r0
 800cd86:	f300 8095 	bgt.w	800ceb4 <_dtoa_r+0x8dc>
 800cd8a:	9b02      	ldr	r3, [sp, #8]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	f040 8087 	bne.w	800cea0 <_dtoa_r+0x8c8>
 800cd92:	9b03      	ldr	r3, [sp, #12]
 800cd94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	f040 8089 	bne.w	800ceb0 <_dtoa_r+0x8d8>
 800cd9e:	9b03      	ldr	r3, [sp, #12]
 800cda0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cda4:	0d1b      	lsrs	r3, r3, #20
 800cda6:	051b      	lsls	r3, r3, #20
 800cda8:	b12b      	cbz	r3, 800cdb6 <_dtoa_r+0x7de>
 800cdaa:	9b08      	ldr	r3, [sp, #32]
 800cdac:	3301      	adds	r3, #1
 800cdae:	9308      	str	r3, [sp, #32]
 800cdb0:	f108 0801 	add.w	r8, r8, #1
 800cdb4:	2301      	movs	r3, #1
 800cdb6:	930a      	str	r3, [sp, #40]	@ 0x28
 800cdb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	f000 81b0 	beq.w	800d120 <_dtoa_r+0xb48>
 800cdc0:	6923      	ldr	r3, [r4, #16]
 800cdc2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cdc6:	6918      	ldr	r0, [r3, #16]
 800cdc8:	f000 fe96 	bl	800daf8 <__hi0bits>
 800cdcc:	f1c0 0020 	rsb	r0, r0, #32
 800cdd0:	9b08      	ldr	r3, [sp, #32]
 800cdd2:	4418      	add	r0, r3
 800cdd4:	f010 001f 	ands.w	r0, r0, #31
 800cdd8:	d077      	beq.n	800ceca <_dtoa_r+0x8f2>
 800cdda:	f1c0 0320 	rsb	r3, r0, #32
 800cdde:	2b04      	cmp	r3, #4
 800cde0:	dd6b      	ble.n	800ceba <_dtoa_r+0x8e2>
 800cde2:	9b08      	ldr	r3, [sp, #32]
 800cde4:	f1c0 001c 	rsb	r0, r0, #28
 800cde8:	4403      	add	r3, r0
 800cdea:	4480      	add	r8, r0
 800cdec:	4406      	add	r6, r0
 800cdee:	9308      	str	r3, [sp, #32]
 800cdf0:	f1b8 0f00 	cmp.w	r8, #0
 800cdf4:	dd05      	ble.n	800ce02 <_dtoa_r+0x82a>
 800cdf6:	4649      	mov	r1, r9
 800cdf8:	4642      	mov	r2, r8
 800cdfa:	4658      	mov	r0, fp
 800cdfc:	f000 ffe2 	bl	800ddc4 <__lshift>
 800ce00:	4681      	mov	r9, r0
 800ce02:	9b08      	ldr	r3, [sp, #32]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	dd05      	ble.n	800ce14 <_dtoa_r+0x83c>
 800ce08:	4621      	mov	r1, r4
 800ce0a:	461a      	mov	r2, r3
 800ce0c:	4658      	mov	r0, fp
 800ce0e:	f000 ffd9 	bl	800ddc4 <__lshift>
 800ce12:	4604      	mov	r4, r0
 800ce14:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d059      	beq.n	800cece <_dtoa_r+0x8f6>
 800ce1a:	4621      	mov	r1, r4
 800ce1c:	4648      	mov	r0, r9
 800ce1e:	f001 f83d 	bl	800de9c <__mcmp>
 800ce22:	2800      	cmp	r0, #0
 800ce24:	da53      	bge.n	800cece <_dtoa_r+0x8f6>
 800ce26:	1e7b      	subs	r3, r7, #1
 800ce28:	9304      	str	r3, [sp, #16]
 800ce2a:	4649      	mov	r1, r9
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	220a      	movs	r2, #10
 800ce30:	4658      	mov	r0, fp
 800ce32:	f000 fdd1 	bl	800d9d8 <__multadd>
 800ce36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ce38:	4681      	mov	r9, r0
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	f000 8172 	beq.w	800d124 <_dtoa_r+0xb4c>
 800ce40:	2300      	movs	r3, #0
 800ce42:	4629      	mov	r1, r5
 800ce44:	220a      	movs	r2, #10
 800ce46:	4658      	mov	r0, fp
 800ce48:	f000 fdc6 	bl	800d9d8 <__multadd>
 800ce4c:	9b00      	ldr	r3, [sp, #0]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	4605      	mov	r5, r0
 800ce52:	dc67      	bgt.n	800cf24 <_dtoa_r+0x94c>
 800ce54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce56:	2b02      	cmp	r3, #2
 800ce58:	dc41      	bgt.n	800cede <_dtoa_r+0x906>
 800ce5a:	e063      	b.n	800cf24 <_dtoa_r+0x94c>
 800ce5c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ce5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ce62:	e746      	b.n	800ccf2 <_dtoa_r+0x71a>
 800ce64:	9b07      	ldr	r3, [sp, #28]
 800ce66:	1e5c      	subs	r4, r3, #1
 800ce68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce6a:	42a3      	cmp	r3, r4
 800ce6c:	bfbf      	itttt	lt
 800ce6e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800ce70:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800ce72:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800ce74:	1ae3      	sublt	r3, r4, r3
 800ce76:	bfb4      	ite	lt
 800ce78:	18d2      	addlt	r2, r2, r3
 800ce7a:	1b1c      	subge	r4, r3, r4
 800ce7c:	9b07      	ldr	r3, [sp, #28]
 800ce7e:	bfbc      	itt	lt
 800ce80:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800ce82:	2400      	movlt	r4, #0
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	bfb5      	itete	lt
 800ce88:	eba8 0603 	sublt.w	r6, r8, r3
 800ce8c:	9b07      	ldrge	r3, [sp, #28]
 800ce8e:	2300      	movlt	r3, #0
 800ce90:	4646      	movge	r6, r8
 800ce92:	e730      	b.n	800ccf6 <_dtoa_r+0x71e>
 800ce94:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ce96:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800ce98:	4646      	mov	r6, r8
 800ce9a:	e735      	b.n	800cd08 <_dtoa_r+0x730>
 800ce9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ce9e:	e75c      	b.n	800cd5a <_dtoa_r+0x782>
 800cea0:	2300      	movs	r3, #0
 800cea2:	e788      	b.n	800cdb6 <_dtoa_r+0x7de>
 800cea4:	3fe00000 	.word	0x3fe00000
 800cea8:	40240000 	.word	0x40240000
 800ceac:	40140000 	.word	0x40140000
 800ceb0:	9b02      	ldr	r3, [sp, #8]
 800ceb2:	e780      	b.n	800cdb6 <_dtoa_r+0x7de>
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	930a      	str	r3, [sp, #40]	@ 0x28
 800ceb8:	e782      	b.n	800cdc0 <_dtoa_r+0x7e8>
 800ceba:	d099      	beq.n	800cdf0 <_dtoa_r+0x818>
 800cebc:	9a08      	ldr	r2, [sp, #32]
 800cebe:	331c      	adds	r3, #28
 800cec0:	441a      	add	r2, r3
 800cec2:	4498      	add	r8, r3
 800cec4:	441e      	add	r6, r3
 800cec6:	9208      	str	r2, [sp, #32]
 800cec8:	e792      	b.n	800cdf0 <_dtoa_r+0x818>
 800ceca:	4603      	mov	r3, r0
 800cecc:	e7f6      	b.n	800cebc <_dtoa_r+0x8e4>
 800cece:	9b07      	ldr	r3, [sp, #28]
 800ced0:	9704      	str	r7, [sp, #16]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	dc20      	bgt.n	800cf18 <_dtoa_r+0x940>
 800ced6:	9300      	str	r3, [sp, #0]
 800ced8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ceda:	2b02      	cmp	r3, #2
 800cedc:	dd1e      	ble.n	800cf1c <_dtoa_r+0x944>
 800cede:	9b00      	ldr	r3, [sp, #0]
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	f47f aec0 	bne.w	800cc66 <_dtoa_r+0x68e>
 800cee6:	4621      	mov	r1, r4
 800cee8:	2205      	movs	r2, #5
 800ceea:	4658      	mov	r0, fp
 800ceec:	f000 fd74 	bl	800d9d8 <__multadd>
 800cef0:	4601      	mov	r1, r0
 800cef2:	4604      	mov	r4, r0
 800cef4:	4648      	mov	r0, r9
 800cef6:	f000 ffd1 	bl	800de9c <__mcmp>
 800cefa:	2800      	cmp	r0, #0
 800cefc:	f77f aeb3 	ble.w	800cc66 <_dtoa_r+0x68e>
 800cf00:	4656      	mov	r6, sl
 800cf02:	2331      	movs	r3, #49	@ 0x31
 800cf04:	f806 3b01 	strb.w	r3, [r6], #1
 800cf08:	9b04      	ldr	r3, [sp, #16]
 800cf0a:	3301      	adds	r3, #1
 800cf0c:	9304      	str	r3, [sp, #16]
 800cf0e:	e6ae      	b.n	800cc6e <_dtoa_r+0x696>
 800cf10:	9c07      	ldr	r4, [sp, #28]
 800cf12:	9704      	str	r7, [sp, #16]
 800cf14:	4625      	mov	r5, r4
 800cf16:	e7f3      	b.n	800cf00 <_dtoa_r+0x928>
 800cf18:	9b07      	ldr	r3, [sp, #28]
 800cf1a:	9300      	str	r3, [sp, #0]
 800cf1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	f000 8104 	beq.w	800d12c <_dtoa_r+0xb54>
 800cf24:	2e00      	cmp	r6, #0
 800cf26:	dd05      	ble.n	800cf34 <_dtoa_r+0x95c>
 800cf28:	4629      	mov	r1, r5
 800cf2a:	4632      	mov	r2, r6
 800cf2c:	4658      	mov	r0, fp
 800cf2e:	f000 ff49 	bl	800ddc4 <__lshift>
 800cf32:	4605      	mov	r5, r0
 800cf34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d05a      	beq.n	800cff0 <_dtoa_r+0xa18>
 800cf3a:	6869      	ldr	r1, [r5, #4]
 800cf3c:	4658      	mov	r0, fp
 800cf3e:	f000 fce9 	bl	800d914 <_Balloc>
 800cf42:	4606      	mov	r6, r0
 800cf44:	b928      	cbnz	r0, 800cf52 <_dtoa_r+0x97a>
 800cf46:	4b84      	ldr	r3, [pc, #528]	@ (800d158 <_dtoa_r+0xb80>)
 800cf48:	4602      	mov	r2, r0
 800cf4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cf4e:	f7ff bb5a 	b.w	800c606 <_dtoa_r+0x2e>
 800cf52:	692a      	ldr	r2, [r5, #16]
 800cf54:	3202      	adds	r2, #2
 800cf56:	0092      	lsls	r2, r2, #2
 800cf58:	f105 010c 	add.w	r1, r5, #12
 800cf5c:	300c      	adds	r0, #12
 800cf5e:	f7ff fa8b 	bl	800c478 <memcpy>
 800cf62:	2201      	movs	r2, #1
 800cf64:	4631      	mov	r1, r6
 800cf66:	4658      	mov	r0, fp
 800cf68:	f000 ff2c 	bl	800ddc4 <__lshift>
 800cf6c:	f10a 0301 	add.w	r3, sl, #1
 800cf70:	9307      	str	r3, [sp, #28]
 800cf72:	9b00      	ldr	r3, [sp, #0]
 800cf74:	4453      	add	r3, sl
 800cf76:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cf78:	9b02      	ldr	r3, [sp, #8]
 800cf7a:	f003 0301 	and.w	r3, r3, #1
 800cf7e:	462f      	mov	r7, r5
 800cf80:	930a      	str	r3, [sp, #40]	@ 0x28
 800cf82:	4605      	mov	r5, r0
 800cf84:	9b07      	ldr	r3, [sp, #28]
 800cf86:	4621      	mov	r1, r4
 800cf88:	3b01      	subs	r3, #1
 800cf8a:	4648      	mov	r0, r9
 800cf8c:	9300      	str	r3, [sp, #0]
 800cf8e:	f7ff fa99 	bl	800c4c4 <quorem>
 800cf92:	4639      	mov	r1, r7
 800cf94:	9002      	str	r0, [sp, #8]
 800cf96:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800cf9a:	4648      	mov	r0, r9
 800cf9c:	f000 ff7e 	bl	800de9c <__mcmp>
 800cfa0:	462a      	mov	r2, r5
 800cfa2:	9008      	str	r0, [sp, #32]
 800cfa4:	4621      	mov	r1, r4
 800cfa6:	4658      	mov	r0, fp
 800cfa8:	f000 ff94 	bl	800ded4 <__mdiff>
 800cfac:	68c2      	ldr	r2, [r0, #12]
 800cfae:	4606      	mov	r6, r0
 800cfb0:	bb02      	cbnz	r2, 800cff4 <_dtoa_r+0xa1c>
 800cfb2:	4601      	mov	r1, r0
 800cfb4:	4648      	mov	r0, r9
 800cfb6:	f000 ff71 	bl	800de9c <__mcmp>
 800cfba:	4602      	mov	r2, r0
 800cfbc:	4631      	mov	r1, r6
 800cfbe:	4658      	mov	r0, fp
 800cfc0:	920e      	str	r2, [sp, #56]	@ 0x38
 800cfc2:	f000 fce7 	bl	800d994 <_Bfree>
 800cfc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfc8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cfca:	9e07      	ldr	r6, [sp, #28]
 800cfcc:	ea43 0102 	orr.w	r1, r3, r2
 800cfd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cfd2:	4319      	orrs	r1, r3
 800cfd4:	d110      	bne.n	800cff8 <_dtoa_r+0xa20>
 800cfd6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800cfda:	d029      	beq.n	800d030 <_dtoa_r+0xa58>
 800cfdc:	9b08      	ldr	r3, [sp, #32]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	dd02      	ble.n	800cfe8 <_dtoa_r+0xa10>
 800cfe2:	9b02      	ldr	r3, [sp, #8]
 800cfe4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800cfe8:	9b00      	ldr	r3, [sp, #0]
 800cfea:	f883 8000 	strb.w	r8, [r3]
 800cfee:	e63f      	b.n	800cc70 <_dtoa_r+0x698>
 800cff0:	4628      	mov	r0, r5
 800cff2:	e7bb      	b.n	800cf6c <_dtoa_r+0x994>
 800cff4:	2201      	movs	r2, #1
 800cff6:	e7e1      	b.n	800cfbc <_dtoa_r+0x9e4>
 800cff8:	9b08      	ldr	r3, [sp, #32]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	db04      	blt.n	800d008 <_dtoa_r+0xa30>
 800cffe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d000:	430b      	orrs	r3, r1
 800d002:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d004:	430b      	orrs	r3, r1
 800d006:	d120      	bne.n	800d04a <_dtoa_r+0xa72>
 800d008:	2a00      	cmp	r2, #0
 800d00a:	dded      	ble.n	800cfe8 <_dtoa_r+0xa10>
 800d00c:	4649      	mov	r1, r9
 800d00e:	2201      	movs	r2, #1
 800d010:	4658      	mov	r0, fp
 800d012:	f000 fed7 	bl	800ddc4 <__lshift>
 800d016:	4621      	mov	r1, r4
 800d018:	4681      	mov	r9, r0
 800d01a:	f000 ff3f 	bl	800de9c <__mcmp>
 800d01e:	2800      	cmp	r0, #0
 800d020:	dc03      	bgt.n	800d02a <_dtoa_r+0xa52>
 800d022:	d1e1      	bne.n	800cfe8 <_dtoa_r+0xa10>
 800d024:	f018 0f01 	tst.w	r8, #1
 800d028:	d0de      	beq.n	800cfe8 <_dtoa_r+0xa10>
 800d02a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d02e:	d1d8      	bne.n	800cfe2 <_dtoa_r+0xa0a>
 800d030:	9a00      	ldr	r2, [sp, #0]
 800d032:	2339      	movs	r3, #57	@ 0x39
 800d034:	7013      	strb	r3, [r2, #0]
 800d036:	4633      	mov	r3, r6
 800d038:	461e      	mov	r6, r3
 800d03a:	3b01      	subs	r3, #1
 800d03c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d040:	2a39      	cmp	r2, #57	@ 0x39
 800d042:	d052      	beq.n	800d0ea <_dtoa_r+0xb12>
 800d044:	3201      	adds	r2, #1
 800d046:	701a      	strb	r2, [r3, #0]
 800d048:	e612      	b.n	800cc70 <_dtoa_r+0x698>
 800d04a:	2a00      	cmp	r2, #0
 800d04c:	dd07      	ble.n	800d05e <_dtoa_r+0xa86>
 800d04e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d052:	d0ed      	beq.n	800d030 <_dtoa_r+0xa58>
 800d054:	9a00      	ldr	r2, [sp, #0]
 800d056:	f108 0301 	add.w	r3, r8, #1
 800d05a:	7013      	strb	r3, [r2, #0]
 800d05c:	e608      	b.n	800cc70 <_dtoa_r+0x698>
 800d05e:	9b07      	ldr	r3, [sp, #28]
 800d060:	9a07      	ldr	r2, [sp, #28]
 800d062:	f803 8c01 	strb.w	r8, [r3, #-1]
 800d066:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d068:	4293      	cmp	r3, r2
 800d06a:	d028      	beq.n	800d0be <_dtoa_r+0xae6>
 800d06c:	4649      	mov	r1, r9
 800d06e:	2300      	movs	r3, #0
 800d070:	220a      	movs	r2, #10
 800d072:	4658      	mov	r0, fp
 800d074:	f000 fcb0 	bl	800d9d8 <__multadd>
 800d078:	42af      	cmp	r7, r5
 800d07a:	4681      	mov	r9, r0
 800d07c:	f04f 0300 	mov.w	r3, #0
 800d080:	f04f 020a 	mov.w	r2, #10
 800d084:	4639      	mov	r1, r7
 800d086:	4658      	mov	r0, fp
 800d088:	d107      	bne.n	800d09a <_dtoa_r+0xac2>
 800d08a:	f000 fca5 	bl	800d9d8 <__multadd>
 800d08e:	4607      	mov	r7, r0
 800d090:	4605      	mov	r5, r0
 800d092:	9b07      	ldr	r3, [sp, #28]
 800d094:	3301      	adds	r3, #1
 800d096:	9307      	str	r3, [sp, #28]
 800d098:	e774      	b.n	800cf84 <_dtoa_r+0x9ac>
 800d09a:	f000 fc9d 	bl	800d9d8 <__multadd>
 800d09e:	4629      	mov	r1, r5
 800d0a0:	4607      	mov	r7, r0
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	220a      	movs	r2, #10
 800d0a6:	4658      	mov	r0, fp
 800d0a8:	f000 fc96 	bl	800d9d8 <__multadd>
 800d0ac:	4605      	mov	r5, r0
 800d0ae:	e7f0      	b.n	800d092 <_dtoa_r+0xaba>
 800d0b0:	9b00      	ldr	r3, [sp, #0]
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	bfcc      	ite	gt
 800d0b6:	461e      	movgt	r6, r3
 800d0b8:	2601      	movle	r6, #1
 800d0ba:	4456      	add	r6, sl
 800d0bc:	2700      	movs	r7, #0
 800d0be:	4649      	mov	r1, r9
 800d0c0:	2201      	movs	r2, #1
 800d0c2:	4658      	mov	r0, fp
 800d0c4:	f000 fe7e 	bl	800ddc4 <__lshift>
 800d0c8:	4621      	mov	r1, r4
 800d0ca:	4681      	mov	r9, r0
 800d0cc:	f000 fee6 	bl	800de9c <__mcmp>
 800d0d0:	2800      	cmp	r0, #0
 800d0d2:	dcb0      	bgt.n	800d036 <_dtoa_r+0xa5e>
 800d0d4:	d102      	bne.n	800d0dc <_dtoa_r+0xb04>
 800d0d6:	f018 0f01 	tst.w	r8, #1
 800d0da:	d1ac      	bne.n	800d036 <_dtoa_r+0xa5e>
 800d0dc:	4633      	mov	r3, r6
 800d0de:	461e      	mov	r6, r3
 800d0e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d0e4:	2a30      	cmp	r2, #48	@ 0x30
 800d0e6:	d0fa      	beq.n	800d0de <_dtoa_r+0xb06>
 800d0e8:	e5c2      	b.n	800cc70 <_dtoa_r+0x698>
 800d0ea:	459a      	cmp	sl, r3
 800d0ec:	d1a4      	bne.n	800d038 <_dtoa_r+0xa60>
 800d0ee:	9b04      	ldr	r3, [sp, #16]
 800d0f0:	3301      	adds	r3, #1
 800d0f2:	9304      	str	r3, [sp, #16]
 800d0f4:	2331      	movs	r3, #49	@ 0x31
 800d0f6:	f88a 3000 	strb.w	r3, [sl]
 800d0fa:	e5b9      	b.n	800cc70 <_dtoa_r+0x698>
 800d0fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d0fe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d15c <_dtoa_r+0xb84>
 800d102:	b11b      	cbz	r3, 800d10c <_dtoa_r+0xb34>
 800d104:	f10a 0308 	add.w	r3, sl, #8
 800d108:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d10a:	6013      	str	r3, [r2, #0]
 800d10c:	4650      	mov	r0, sl
 800d10e:	b019      	add	sp, #100	@ 0x64
 800d110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d114:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d116:	2b01      	cmp	r3, #1
 800d118:	f77f ae37 	ble.w	800cd8a <_dtoa_r+0x7b2>
 800d11c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d11e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d120:	2001      	movs	r0, #1
 800d122:	e655      	b.n	800cdd0 <_dtoa_r+0x7f8>
 800d124:	9b00      	ldr	r3, [sp, #0]
 800d126:	2b00      	cmp	r3, #0
 800d128:	f77f aed6 	ble.w	800ced8 <_dtoa_r+0x900>
 800d12c:	4656      	mov	r6, sl
 800d12e:	4621      	mov	r1, r4
 800d130:	4648      	mov	r0, r9
 800d132:	f7ff f9c7 	bl	800c4c4 <quorem>
 800d136:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d13a:	f806 8b01 	strb.w	r8, [r6], #1
 800d13e:	9b00      	ldr	r3, [sp, #0]
 800d140:	eba6 020a 	sub.w	r2, r6, sl
 800d144:	4293      	cmp	r3, r2
 800d146:	ddb3      	ble.n	800d0b0 <_dtoa_r+0xad8>
 800d148:	4649      	mov	r1, r9
 800d14a:	2300      	movs	r3, #0
 800d14c:	220a      	movs	r2, #10
 800d14e:	4658      	mov	r0, fp
 800d150:	f000 fc42 	bl	800d9d8 <__multadd>
 800d154:	4681      	mov	r9, r0
 800d156:	e7ea      	b.n	800d12e <_dtoa_r+0xb56>
 800d158:	080118f0 	.word	0x080118f0
 800d15c:	08011874 	.word	0x08011874

0800d160 <_free_r>:
 800d160:	b538      	push	{r3, r4, r5, lr}
 800d162:	4605      	mov	r5, r0
 800d164:	2900      	cmp	r1, #0
 800d166:	d041      	beq.n	800d1ec <_free_r+0x8c>
 800d168:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d16c:	1f0c      	subs	r4, r1, #4
 800d16e:	2b00      	cmp	r3, #0
 800d170:	bfb8      	it	lt
 800d172:	18e4      	addlt	r4, r4, r3
 800d174:	f7fc fb30 	bl	80097d8 <__malloc_lock>
 800d178:	4a1d      	ldr	r2, [pc, #116]	@ (800d1f0 <_free_r+0x90>)
 800d17a:	6813      	ldr	r3, [r2, #0]
 800d17c:	b933      	cbnz	r3, 800d18c <_free_r+0x2c>
 800d17e:	6063      	str	r3, [r4, #4]
 800d180:	6014      	str	r4, [r2, #0]
 800d182:	4628      	mov	r0, r5
 800d184:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d188:	f7fc bb2c 	b.w	80097e4 <__malloc_unlock>
 800d18c:	42a3      	cmp	r3, r4
 800d18e:	d908      	bls.n	800d1a2 <_free_r+0x42>
 800d190:	6820      	ldr	r0, [r4, #0]
 800d192:	1821      	adds	r1, r4, r0
 800d194:	428b      	cmp	r3, r1
 800d196:	bf01      	itttt	eq
 800d198:	6819      	ldreq	r1, [r3, #0]
 800d19a:	685b      	ldreq	r3, [r3, #4]
 800d19c:	1809      	addeq	r1, r1, r0
 800d19e:	6021      	streq	r1, [r4, #0]
 800d1a0:	e7ed      	b.n	800d17e <_free_r+0x1e>
 800d1a2:	461a      	mov	r2, r3
 800d1a4:	685b      	ldr	r3, [r3, #4]
 800d1a6:	b10b      	cbz	r3, 800d1ac <_free_r+0x4c>
 800d1a8:	42a3      	cmp	r3, r4
 800d1aa:	d9fa      	bls.n	800d1a2 <_free_r+0x42>
 800d1ac:	6811      	ldr	r1, [r2, #0]
 800d1ae:	1850      	adds	r0, r2, r1
 800d1b0:	42a0      	cmp	r0, r4
 800d1b2:	d10b      	bne.n	800d1cc <_free_r+0x6c>
 800d1b4:	6820      	ldr	r0, [r4, #0]
 800d1b6:	4401      	add	r1, r0
 800d1b8:	1850      	adds	r0, r2, r1
 800d1ba:	4283      	cmp	r3, r0
 800d1bc:	6011      	str	r1, [r2, #0]
 800d1be:	d1e0      	bne.n	800d182 <_free_r+0x22>
 800d1c0:	6818      	ldr	r0, [r3, #0]
 800d1c2:	685b      	ldr	r3, [r3, #4]
 800d1c4:	6053      	str	r3, [r2, #4]
 800d1c6:	4408      	add	r0, r1
 800d1c8:	6010      	str	r0, [r2, #0]
 800d1ca:	e7da      	b.n	800d182 <_free_r+0x22>
 800d1cc:	d902      	bls.n	800d1d4 <_free_r+0x74>
 800d1ce:	230c      	movs	r3, #12
 800d1d0:	602b      	str	r3, [r5, #0]
 800d1d2:	e7d6      	b.n	800d182 <_free_r+0x22>
 800d1d4:	6820      	ldr	r0, [r4, #0]
 800d1d6:	1821      	adds	r1, r4, r0
 800d1d8:	428b      	cmp	r3, r1
 800d1da:	bf04      	itt	eq
 800d1dc:	6819      	ldreq	r1, [r3, #0]
 800d1de:	685b      	ldreq	r3, [r3, #4]
 800d1e0:	6063      	str	r3, [r4, #4]
 800d1e2:	bf04      	itt	eq
 800d1e4:	1809      	addeq	r1, r1, r0
 800d1e6:	6021      	streq	r1, [r4, #0]
 800d1e8:	6054      	str	r4, [r2, #4]
 800d1ea:	e7ca      	b.n	800d182 <_free_r+0x22>
 800d1ec:	bd38      	pop	{r3, r4, r5, pc}
 800d1ee:	bf00      	nop
 800d1f0:	200083f0 	.word	0x200083f0

0800d1f4 <rshift>:
 800d1f4:	6903      	ldr	r3, [r0, #16]
 800d1f6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d1fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d1fe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d202:	f100 0414 	add.w	r4, r0, #20
 800d206:	dd45      	ble.n	800d294 <rshift+0xa0>
 800d208:	f011 011f 	ands.w	r1, r1, #31
 800d20c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d210:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d214:	d10c      	bne.n	800d230 <rshift+0x3c>
 800d216:	f100 0710 	add.w	r7, r0, #16
 800d21a:	4629      	mov	r1, r5
 800d21c:	42b1      	cmp	r1, r6
 800d21e:	d334      	bcc.n	800d28a <rshift+0x96>
 800d220:	1a9b      	subs	r3, r3, r2
 800d222:	009b      	lsls	r3, r3, #2
 800d224:	1eea      	subs	r2, r5, #3
 800d226:	4296      	cmp	r6, r2
 800d228:	bf38      	it	cc
 800d22a:	2300      	movcc	r3, #0
 800d22c:	4423      	add	r3, r4
 800d22e:	e015      	b.n	800d25c <rshift+0x68>
 800d230:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d234:	f1c1 0820 	rsb	r8, r1, #32
 800d238:	40cf      	lsrs	r7, r1
 800d23a:	f105 0e04 	add.w	lr, r5, #4
 800d23e:	46a1      	mov	r9, r4
 800d240:	4576      	cmp	r6, lr
 800d242:	46f4      	mov	ip, lr
 800d244:	d815      	bhi.n	800d272 <rshift+0x7e>
 800d246:	1a9a      	subs	r2, r3, r2
 800d248:	0092      	lsls	r2, r2, #2
 800d24a:	3a04      	subs	r2, #4
 800d24c:	3501      	adds	r5, #1
 800d24e:	42ae      	cmp	r6, r5
 800d250:	bf38      	it	cc
 800d252:	2200      	movcc	r2, #0
 800d254:	18a3      	adds	r3, r4, r2
 800d256:	50a7      	str	r7, [r4, r2]
 800d258:	b107      	cbz	r7, 800d25c <rshift+0x68>
 800d25a:	3304      	adds	r3, #4
 800d25c:	1b1a      	subs	r2, r3, r4
 800d25e:	42a3      	cmp	r3, r4
 800d260:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d264:	bf08      	it	eq
 800d266:	2300      	moveq	r3, #0
 800d268:	6102      	str	r2, [r0, #16]
 800d26a:	bf08      	it	eq
 800d26c:	6143      	streq	r3, [r0, #20]
 800d26e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d272:	f8dc c000 	ldr.w	ip, [ip]
 800d276:	fa0c fc08 	lsl.w	ip, ip, r8
 800d27a:	ea4c 0707 	orr.w	r7, ip, r7
 800d27e:	f849 7b04 	str.w	r7, [r9], #4
 800d282:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d286:	40cf      	lsrs	r7, r1
 800d288:	e7da      	b.n	800d240 <rshift+0x4c>
 800d28a:	f851 cb04 	ldr.w	ip, [r1], #4
 800d28e:	f847 cf04 	str.w	ip, [r7, #4]!
 800d292:	e7c3      	b.n	800d21c <rshift+0x28>
 800d294:	4623      	mov	r3, r4
 800d296:	e7e1      	b.n	800d25c <rshift+0x68>

0800d298 <__hexdig_fun>:
 800d298:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d29c:	2b09      	cmp	r3, #9
 800d29e:	d802      	bhi.n	800d2a6 <__hexdig_fun+0xe>
 800d2a0:	3820      	subs	r0, #32
 800d2a2:	b2c0      	uxtb	r0, r0
 800d2a4:	4770      	bx	lr
 800d2a6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d2aa:	2b05      	cmp	r3, #5
 800d2ac:	d801      	bhi.n	800d2b2 <__hexdig_fun+0x1a>
 800d2ae:	3847      	subs	r0, #71	@ 0x47
 800d2b0:	e7f7      	b.n	800d2a2 <__hexdig_fun+0xa>
 800d2b2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d2b6:	2b05      	cmp	r3, #5
 800d2b8:	d801      	bhi.n	800d2be <__hexdig_fun+0x26>
 800d2ba:	3827      	subs	r0, #39	@ 0x27
 800d2bc:	e7f1      	b.n	800d2a2 <__hexdig_fun+0xa>
 800d2be:	2000      	movs	r0, #0
 800d2c0:	4770      	bx	lr
	...

0800d2c4 <__gethex>:
 800d2c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2c8:	b085      	sub	sp, #20
 800d2ca:	468a      	mov	sl, r1
 800d2cc:	9302      	str	r3, [sp, #8]
 800d2ce:	680b      	ldr	r3, [r1, #0]
 800d2d0:	9001      	str	r0, [sp, #4]
 800d2d2:	4690      	mov	r8, r2
 800d2d4:	1c9c      	adds	r4, r3, #2
 800d2d6:	46a1      	mov	r9, r4
 800d2d8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d2dc:	2830      	cmp	r0, #48	@ 0x30
 800d2de:	d0fa      	beq.n	800d2d6 <__gethex+0x12>
 800d2e0:	eba9 0303 	sub.w	r3, r9, r3
 800d2e4:	f1a3 0b02 	sub.w	fp, r3, #2
 800d2e8:	f7ff ffd6 	bl	800d298 <__hexdig_fun>
 800d2ec:	4605      	mov	r5, r0
 800d2ee:	2800      	cmp	r0, #0
 800d2f0:	d168      	bne.n	800d3c4 <__gethex+0x100>
 800d2f2:	49a0      	ldr	r1, [pc, #640]	@ (800d574 <__gethex+0x2b0>)
 800d2f4:	2201      	movs	r2, #1
 800d2f6:	4648      	mov	r0, r9
 800d2f8:	f7fe fa29 	bl	800b74e <strncmp>
 800d2fc:	4607      	mov	r7, r0
 800d2fe:	2800      	cmp	r0, #0
 800d300:	d167      	bne.n	800d3d2 <__gethex+0x10e>
 800d302:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d306:	4626      	mov	r6, r4
 800d308:	f7ff ffc6 	bl	800d298 <__hexdig_fun>
 800d30c:	2800      	cmp	r0, #0
 800d30e:	d062      	beq.n	800d3d6 <__gethex+0x112>
 800d310:	4623      	mov	r3, r4
 800d312:	7818      	ldrb	r0, [r3, #0]
 800d314:	2830      	cmp	r0, #48	@ 0x30
 800d316:	4699      	mov	r9, r3
 800d318:	f103 0301 	add.w	r3, r3, #1
 800d31c:	d0f9      	beq.n	800d312 <__gethex+0x4e>
 800d31e:	f7ff ffbb 	bl	800d298 <__hexdig_fun>
 800d322:	fab0 f580 	clz	r5, r0
 800d326:	096d      	lsrs	r5, r5, #5
 800d328:	f04f 0b01 	mov.w	fp, #1
 800d32c:	464a      	mov	r2, r9
 800d32e:	4616      	mov	r6, r2
 800d330:	3201      	adds	r2, #1
 800d332:	7830      	ldrb	r0, [r6, #0]
 800d334:	f7ff ffb0 	bl	800d298 <__hexdig_fun>
 800d338:	2800      	cmp	r0, #0
 800d33a:	d1f8      	bne.n	800d32e <__gethex+0x6a>
 800d33c:	498d      	ldr	r1, [pc, #564]	@ (800d574 <__gethex+0x2b0>)
 800d33e:	2201      	movs	r2, #1
 800d340:	4630      	mov	r0, r6
 800d342:	f7fe fa04 	bl	800b74e <strncmp>
 800d346:	2800      	cmp	r0, #0
 800d348:	d13f      	bne.n	800d3ca <__gethex+0x106>
 800d34a:	b944      	cbnz	r4, 800d35e <__gethex+0x9a>
 800d34c:	1c74      	adds	r4, r6, #1
 800d34e:	4622      	mov	r2, r4
 800d350:	4616      	mov	r6, r2
 800d352:	3201      	adds	r2, #1
 800d354:	7830      	ldrb	r0, [r6, #0]
 800d356:	f7ff ff9f 	bl	800d298 <__hexdig_fun>
 800d35a:	2800      	cmp	r0, #0
 800d35c:	d1f8      	bne.n	800d350 <__gethex+0x8c>
 800d35e:	1ba4      	subs	r4, r4, r6
 800d360:	00a7      	lsls	r7, r4, #2
 800d362:	7833      	ldrb	r3, [r6, #0]
 800d364:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d368:	2b50      	cmp	r3, #80	@ 0x50
 800d36a:	d13e      	bne.n	800d3ea <__gethex+0x126>
 800d36c:	7873      	ldrb	r3, [r6, #1]
 800d36e:	2b2b      	cmp	r3, #43	@ 0x2b
 800d370:	d033      	beq.n	800d3da <__gethex+0x116>
 800d372:	2b2d      	cmp	r3, #45	@ 0x2d
 800d374:	d034      	beq.n	800d3e0 <__gethex+0x11c>
 800d376:	1c71      	adds	r1, r6, #1
 800d378:	2400      	movs	r4, #0
 800d37a:	7808      	ldrb	r0, [r1, #0]
 800d37c:	f7ff ff8c 	bl	800d298 <__hexdig_fun>
 800d380:	1e43      	subs	r3, r0, #1
 800d382:	b2db      	uxtb	r3, r3
 800d384:	2b18      	cmp	r3, #24
 800d386:	d830      	bhi.n	800d3ea <__gethex+0x126>
 800d388:	f1a0 0210 	sub.w	r2, r0, #16
 800d38c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d390:	f7ff ff82 	bl	800d298 <__hexdig_fun>
 800d394:	f100 3cff 	add.w	ip, r0, #4294967295
 800d398:	fa5f fc8c 	uxtb.w	ip, ip
 800d39c:	f1bc 0f18 	cmp.w	ip, #24
 800d3a0:	f04f 030a 	mov.w	r3, #10
 800d3a4:	d91e      	bls.n	800d3e4 <__gethex+0x120>
 800d3a6:	b104      	cbz	r4, 800d3aa <__gethex+0xe6>
 800d3a8:	4252      	negs	r2, r2
 800d3aa:	4417      	add	r7, r2
 800d3ac:	f8ca 1000 	str.w	r1, [sl]
 800d3b0:	b1ed      	cbz	r5, 800d3ee <__gethex+0x12a>
 800d3b2:	f1bb 0f00 	cmp.w	fp, #0
 800d3b6:	bf0c      	ite	eq
 800d3b8:	2506      	moveq	r5, #6
 800d3ba:	2500      	movne	r5, #0
 800d3bc:	4628      	mov	r0, r5
 800d3be:	b005      	add	sp, #20
 800d3c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3c4:	2500      	movs	r5, #0
 800d3c6:	462c      	mov	r4, r5
 800d3c8:	e7b0      	b.n	800d32c <__gethex+0x68>
 800d3ca:	2c00      	cmp	r4, #0
 800d3cc:	d1c7      	bne.n	800d35e <__gethex+0x9a>
 800d3ce:	4627      	mov	r7, r4
 800d3d0:	e7c7      	b.n	800d362 <__gethex+0x9e>
 800d3d2:	464e      	mov	r6, r9
 800d3d4:	462f      	mov	r7, r5
 800d3d6:	2501      	movs	r5, #1
 800d3d8:	e7c3      	b.n	800d362 <__gethex+0x9e>
 800d3da:	2400      	movs	r4, #0
 800d3dc:	1cb1      	adds	r1, r6, #2
 800d3de:	e7cc      	b.n	800d37a <__gethex+0xb6>
 800d3e0:	2401      	movs	r4, #1
 800d3e2:	e7fb      	b.n	800d3dc <__gethex+0x118>
 800d3e4:	fb03 0002 	mla	r0, r3, r2, r0
 800d3e8:	e7ce      	b.n	800d388 <__gethex+0xc4>
 800d3ea:	4631      	mov	r1, r6
 800d3ec:	e7de      	b.n	800d3ac <__gethex+0xe8>
 800d3ee:	eba6 0309 	sub.w	r3, r6, r9
 800d3f2:	3b01      	subs	r3, #1
 800d3f4:	4629      	mov	r1, r5
 800d3f6:	2b07      	cmp	r3, #7
 800d3f8:	dc0a      	bgt.n	800d410 <__gethex+0x14c>
 800d3fa:	9801      	ldr	r0, [sp, #4]
 800d3fc:	f000 fa8a 	bl	800d914 <_Balloc>
 800d400:	4604      	mov	r4, r0
 800d402:	b940      	cbnz	r0, 800d416 <__gethex+0x152>
 800d404:	4b5c      	ldr	r3, [pc, #368]	@ (800d578 <__gethex+0x2b4>)
 800d406:	4602      	mov	r2, r0
 800d408:	21e4      	movs	r1, #228	@ 0xe4
 800d40a:	485c      	ldr	r0, [pc, #368]	@ (800d57c <__gethex+0x2b8>)
 800d40c:	f001 ff64 	bl	800f2d8 <__assert_func>
 800d410:	3101      	adds	r1, #1
 800d412:	105b      	asrs	r3, r3, #1
 800d414:	e7ef      	b.n	800d3f6 <__gethex+0x132>
 800d416:	f100 0a14 	add.w	sl, r0, #20
 800d41a:	2300      	movs	r3, #0
 800d41c:	4655      	mov	r5, sl
 800d41e:	469b      	mov	fp, r3
 800d420:	45b1      	cmp	r9, r6
 800d422:	d337      	bcc.n	800d494 <__gethex+0x1d0>
 800d424:	f845 bb04 	str.w	fp, [r5], #4
 800d428:	eba5 050a 	sub.w	r5, r5, sl
 800d42c:	10ad      	asrs	r5, r5, #2
 800d42e:	6125      	str	r5, [r4, #16]
 800d430:	4658      	mov	r0, fp
 800d432:	f000 fb61 	bl	800daf8 <__hi0bits>
 800d436:	016d      	lsls	r5, r5, #5
 800d438:	f8d8 6000 	ldr.w	r6, [r8]
 800d43c:	1a2d      	subs	r5, r5, r0
 800d43e:	42b5      	cmp	r5, r6
 800d440:	dd54      	ble.n	800d4ec <__gethex+0x228>
 800d442:	1bad      	subs	r5, r5, r6
 800d444:	4629      	mov	r1, r5
 800d446:	4620      	mov	r0, r4
 800d448:	f000 fef5 	bl	800e236 <__any_on>
 800d44c:	4681      	mov	r9, r0
 800d44e:	b178      	cbz	r0, 800d470 <__gethex+0x1ac>
 800d450:	1e6b      	subs	r3, r5, #1
 800d452:	1159      	asrs	r1, r3, #5
 800d454:	f003 021f 	and.w	r2, r3, #31
 800d458:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d45c:	f04f 0901 	mov.w	r9, #1
 800d460:	fa09 f202 	lsl.w	r2, r9, r2
 800d464:	420a      	tst	r2, r1
 800d466:	d003      	beq.n	800d470 <__gethex+0x1ac>
 800d468:	454b      	cmp	r3, r9
 800d46a:	dc36      	bgt.n	800d4da <__gethex+0x216>
 800d46c:	f04f 0902 	mov.w	r9, #2
 800d470:	4629      	mov	r1, r5
 800d472:	4620      	mov	r0, r4
 800d474:	f7ff febe 	bl	800d1f4 <rshift>
 800d478:	442f      	add	r7, r5
 800d47a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d47e:	42bb      	cmp	r3, r7
 800d480:	da42      	bge.n	800d508 <__gethex+0x244>
 800d482:	9801      	ldr	r0, [sp, #4]
 800d484:	4621      	mov	r1, r4
 800d486:	f000 fa85 	bl	800d994 <_Bfree>
 800d48a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d48c:	2300      	movs	r3, #0
 800d48e:	6013      	str	r3, [r2, #0]
 800d490:	25a3      	movs	r5, #163	@ 0xa3
 800d492:	e793      	b.n	800d3bc <__gethex+0xf8>
 800d494:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d498:	2a2e      	cmp	r2, #46	@ 0x2e
 800d49a:	d012      	beq.n	800d4c2 <__gethex+0x1fe>
 800d49c:	2b20      	cmp	r3, #32
 800d49e:	d104      	bne.n	800d4aa <__gethex+0x1e6>
 800d4a0:	f845 bb04 	str.w	fp, [r5], #4
 800d4a4:	f04f 0b00 	mov.w	fp, #0
 800d4a8:	465b      	mov	r3, fp
 800d4aa:	7830      	ldrb	r0, [r6, #0]
 800d4ac:	9303      	str	r3, [sp, #12]
 800d4ae:	f7ff fef3 	bl	800d298 <__hexdig_fun>
 800d4b2:	9b03      	ldr	r3, [sp, #12]
 800d4b4:	f000 000f 	and.w	r0, r0, #15
 800d4b8:	4098      	lsls	r0, r3
 800d4ba:	ea4b 0b00 	orr.w	fp, fp, r0
 800d4be:	3304      	adds	r3, #4
 800d4c0:	e7ae      	b.n	800d420 <__gethex+0x15c>
 800d4c2:	45b1      	cmp	r9, r6
 800d4c4:	d8ea      	bhi.n	800d49c <__gethex+0x1d8>
 800d4c6:	492b      	ldr	r1, [pc, #172]	@ (800d574 <__gethex+0x2b0>)
 800d4c8:	9303      	str	r3, [sp, #12]
 800d4ca:	2201      	movs	r2, #1
 800d4cc:	4630      	mov	r0, r6
 800d4ce:	f7fe f93e 	bl	800b74e <strncmp>
 800d4d2:	9b03      	ldr	r3, [sp, #12]
 800d4d4:	2800      	cmp	r0, #0
 800d4d6:	d1e1      	bne.n	800d49c <__gethex+0x1d8>
 800d4d8:	e7a2      	b.n	800d420 <__gethex+0x15c>
 800d4da:	1ea9      	subs	r1, r5, #2
 800d4dc:	4620      	mov	r0, r4
 800d4de:	f000 feaa 	bl	800e236 <__any_on>
 800d4e2:	2800      	cmp	r0, #0
 800d4e4:	d0c2      	beq.n	800d46c <__gethex+0x1a8>
 800d4e6:	f04f 0903 	mov.w	r9, #3
 800d4ea:	e7c1      	b.n	800d470 <__gethex+0x1ac>
 800d4ec:	da09      	bge.n	800d502 <__gethex+0x23e>
 800d4ee:	1b75      	subs	r5, r6, r5
 800d4f0:	4621      	mov	r1, r4
 800d4f2:	9801      	ldr	r0, [sp, #4]
 800d4f4:	462a      	mov	r2, r5
 800d4f6:	f000 fc65 	bl	800ddc4 <__lshift>
 800d4fa:	1b7f      	subs	r7, r7, r5
 800d4fc:	4604      	mov	r4, r0
 800d4fe:	f100 0a14 	add.w	sl, r0, #20
 800d502:	f04f 0900 	mov.w	r9, #0
 800d506:	e7b8      	b.n	800d47a <__gethex+0x1b6>
 800d508:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d50c:	42bd      	cmp	r5, r7
 800d50e:	dd6f      	ble.n	800d5f0 <__gethex+0x32c>
 800d510:	1bed      	subs	r5, r5, r7
 800d512:	42ae      	cmp	r6, r5
 800d514:	dc34      	bgt.n	800d580 <__gethex+0x2bc>
 800d516:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d51a:	2b02      	cmp	r3, #2
 800d51c:	d022      	beq.n	800d564 <__gethex+0x2a0>
 800d51e:	2b03      	cmp	r3, #3
 800d520:	d024      	beq.n	800d56c <__gethex+0x2a8>
 800d522:	2b01      	cmp	r3, #1
 800d524:	d115      	bne.n	800d552 <__gethex+0x28e>
 800d526:	42ae      	cmp	r6, r5
 800d528:	d113      	bne.n	800d552 <__gethex+0x28e>
 800d52a:	2e01      	cmp	r6, #1
 800d52c:	d10b      	bne.n	800d546 <__gethex+0x282>
 800d52e:	9a02      	ldr	r2, [sp, #8]
 800d530:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d534:	6013      	str	r3, [r2, #0]
 800d536:	2301      	movs	r3, #1
 800d538:	6123      	str	r3, [r4, #16]
 800d53a:	f8ca 3000 	str.w	r3, [sl]
 800d53e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d540:	2562      	movs	r5, #98	@ 0x62
 800d542:	601c      	str	r4, [r3, #0]
 800d544:	e73a      	b.n	800d3bc <__gethex+0xf8>
 800d546:	1e71      	subs	r1, r6, #1
 800d548:	4620      	mov	r0, r4
 800d54a:	f000 fe74 	bl	800e236 <__any_on>
 800d54e:	2800      	cmp	r0, #0
 800d550:	d1ed      	bne.n	800d52e <__gethex+0x26a>
 800d552:	9801      	ldr	r0, [sp, #4]
 800d554:	4621      	mov	r1, r4
 800d556:	f000 fa1d 	bl	800d994 <_Bfree>
 800d55a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d55c:	2300      	movs	r3, #0
 800d55e:	6013      	str	r3, [r2, #0]
 800d560:	2550      	movs	r5, #80	@ 0x50
 800d562:	e72b      	b.n	800d3bc <__gethex+0xf8>
 800d564:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d566:	2b00      	cmp	r3, #0
 800d568:	d1f3      	bne.n	800d552 <__gethex+0x28e>
 800d56a:	e7e0      	b.n	800d52e <__gethex+0x26a>
 800d56c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d1dd      	bne.n	800d52e <__gethex+0x26a>
 800d572:	e7ee      	b.n	800d552 <__gethex+0x28e>
 800d574:	08010cbe 	.word	0x08010cbe
 800d578:	080118f0 	.word	0x080118f0
 800d57c:	08011901 	.word	0x08011901
 800d580:	1e6f      	subs	r7, r5, #1
 800d582:	f1b9 0f00 	cmp.w	r9, #0
 800d586:	d130      	bne.n	800d5ea <__gethex+0x326>
 800d588:	b127      	cbz	r7, 800d594 <__gethex+0x2d0>
 800d58a:	4639      	mov	r1, r7
 800d58c:	4620      	mov	r0, r4
 800d58e:	f000 fe52 	bl	800e236 <__any_on>
 800d592:	4681      	mov	r9, r0
 800d594:	117a      	asrs	r2, r7, #5
 800d596:	2301      	movs	r3, #1
 800d598:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d59c:	f007 071f 	and.w	r7, r7, #31
 800d5a0:	40bb      	lsls	r3, r7
 800d5a2:	4213      	tst	r3, r2
 800d5a4:	4629      	mov	r1, r5
 800d5a6:	4620      	mov	r0, r4
 800d5a8:	bf18      	it	ne
 800d5aa:	f049 0902 	orrne.w	r9, r9, #2
 800d5ae:	f7ff fe21 	bl	800d1f4 <rshift>
 800d5b2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d5b6:	1b76      	subs	r6, r6, r5
 800d5b8:	2502      	movs	r5, #2
 800d5ba:	f1b9 0f00 	cmp.w	r9, #0
 800d5be:	d047      	beq.n	800d650 <__gethex+0x38c>
 800d5c0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d5c4:	2b02      	cmp	r3, #2
 800d5c6:	d015      	beq.n	800d5f4 <__gethex+0x330>
 800d5c8:	2b03      	cmp	r3, #3
 800d5ca:	d017      	beq.n	800d5fc <__gethex+0x338>
 800d5cc:	2b01      	cmp	r3, #1
 800d5ce:	d109      	bne.n	800d5e4 <__gethex+0x320>
 800d5d0:	f019 0f02 	tst.w	r9, #2
 800d5d4:	d006      	beq.n	800d5e4 <__gethex+0x320>
 800d5d6:	f8da 3000 	ldr.w	r3, [sl]
 800d5da:	ea49 0903 	orr.w	r9, r9, r3
 800d5de:	f019 0f01 	tst.w	r9, #1
 800d5e2:	d10e      	bne.n	800d602 <__gethex+0x33e>
 800d5e4:	f045 0510 	orr.w	r5, r5, #16
 800d5e8:	e032      	b.n	800d650 <__gethex+0x38c>
 800d5ea:	f04f 0901 	mov.w	r9, #1
 800d5ee:	e7d1      	b.n	800d594 <__gethex+0x2d0>
 800d5f0:	2501      	movs	r5, #1
 800d5f2:	e7e2      	b.n	800d5ba <__gethex+0x2f6>
 800d5f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d5f6:	f1c3 0301 	rsb	r3, r3, #1
 800d5fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d5fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d0f0      	beq.n	800d5e4 <__gethex+0x320>
 800d602:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d606:	f104 0314 	add.w	r3, r4, #20
 800d60a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d60e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d612:	f04f 0c00 	mov.w	ip, #0
 800d616:	4618      	mov	r0, r3
 800d618:	f853 2b04 	ldr.w	r2, [r3], #4
 800d61c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d620:	d01b      	beq.n	800d65a <__gethex+0x396>
 800d622:	3201      	adds	r2, #1
 800d624:	6002      	str	r2, [r0, #0]
 800d626:	2d02      	cmp	r5, #2
 800d628:	f104 0314 	add.w	r3, r4, #20
 800d62c:	d13c      	bne.n	800d6a8 <__gethex+0x3e4>
 800d62e:	f8d8 2000 	ldr.w	r2, [r8]
 800d632:	3a01      	subs	r2, #1
 800d634:	42b2      	cmp	r2, r6
 800d636:	d109      	bne.n	800d64c <__gethex+0x388>
 800d638:	1171      	asrs	r1, r6, #5
 800d63a:	2201      	movs	r2, #1
 800d63c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d640:	f006 061f 	and.w	r6, r6, #31
 800d644:	fa02 f606 	lsl.w	r6, r2, r6
 800d648:	421e      	tst	r6, r3
 800d64a:	d13a      	bne.n	800d6c2 <__gethex+0x3fe>
 800d64c:	f045 0520 	orr.w	r5, r5, #32
 800d650:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d652:	601c      	str	r4, [r3, #0]
 800d654:	9b02      	ldr	r3, [sp, #8]
 800d656:	601f      	str	r7, [r3, #0]
 800d658:	e6b0      	b.n	800d3bc <__gethex+0xf8>
 800d65a:	4299      	cmp	r1, r3
 800d65c:	f843 cc04 	str.w	ip, [r3, #-4]
 800d660:	d8d9      	bhi.n	800d616 <__gethex+0x352>
 800d662:	68a3      	ldr	r3, [r4, #8]
 800d664:	459b      	cmp	fp, r3
 800d666:	db17      	blt.n	800d698 <__gethex+0x3d4>
 800d668:	6861      	ldr	r1, [r4, #4]
 800d66a:	9801      	ldr	r0, [sp, #4]
 800d66c:	3101      	adds	r1, #1
 800d66e:	f000 f951 	bl	800d914 <_Balloc>
 800d672:	4681      	mov	r9, r0
 800d674:	b918      	cbnz	r0, 800d67e <__gethex+0x3ba>
 800d676:	4b1a      	ldr	r3, [pc, #104]	@ (800d6e0 <__gethex+0x41c>)
 800d678:	4602      	mov	r2, r0
 800d67a:	2184      	movs	r1, #132	@ 0x84
 800d67c:	e6c5      	b.n	800d40a <__gethex+0x146>
 800d67e:	6922      	ldr	r2, [r4, #16]
 800d680:	3202      	adds	r2, #2
 800d682:	f104 010c 	add.w	r1, r4, #12
 800d686:	0092      	lsls	r2, r2, #2
 800d688:	300c      	adds	r0, #12
 800d68a:	f7fe fef5 	bl	800c478 <memcpy>
 800d68e:	4621      	mov	r1, r4
 800d690:	9801      	ldr	r0, [sp, #4]
 800d692:	f000 f97f 	bl	800d994 <_Bfree>
 800d696:	464c      	mov	r4, r9
 800d698:	6923      	ldr	r3, [r4, #16]
 800d69a:	1c5a      	adds	r2, r3, #1
 800d69c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d6a0:	6122      	str	r2, [r4, #16]
 800d6a2:	2201      	movs	r2, #1
 800d6a4:	615a      	str	r2, [r3, #20]
 800d6a6:	e7be      	b.n	800d626 <__gethex+0x362>
 800d6a8:	6922      	ldr	r2, [r4, #16]
 800d6aa:	455a      	cmp	r2, fp
 800d6ac:	dd0b      	ble.n	800d6c6 <__gethex+0x402>
 800d6ae:	2101      	movs	r1, #1
 800d6b0:	4620      	mov	r0, r4
 800d6b2:	f7ff fd9f 	bl	800d1f4 <rshift>
 800d6b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d6ba:	3701      	adds	r7, #1
 800d6bc:	42bb      	cmp	r3, r7
 800d6be:	f6ff aee0 	blt.w	800d482 <__gethex+0x1be>
 800d6c2:	2501      	movs	r5, #1
 800d6c4:	e7c2      	b.n	800d64c <__gethex+0x388>
 800d6c6:	f016 061f 	ands.w	r6, r6, #31
 800d6ca:	d0fa      	beq.n	800d6c2 <__gethex+0x3fe>
 800d6cc:	4453      	add	r3, sl
 800d6ce:	f1c6 0620 	rsb	r6, r6, #32
 800d6d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d6d6:	f000 fa0f 	bl	800daf8 <__hi0bits>
 800d6da:	42b0      	cmp	r0, r6
 800d6dc:	dbe7      	blt.n	800d6ae <__gethex+0x3ea>
 800d6de:	e7f0      	b.n	800d6c2 <__gethex+0x3fe>
 800d6e0:	080118f0 	.word	0x080118f0

0800d6e4 <L_shift>:
 800d6e4:	f1c2 0208 	rsb	r2, r2, #8
 800d6e8:	0092      	lsls	r2, r2, #2
 800d6ea:	b570      	push	{r4, r5, r6, lr}
 800d6ec:	f1c2 0620 	rsb	r6, r2, #32
 800d6f0:	6843      	ldr	r3, [r0, #4]
 800d6f2:	6804      	ldr	r4, [r0, #0]
 800d6f4:	fa03 f506 	lsl.w	r5, r3, r6
 800d6f8:	432c      	orrs	r4, r5
 800d6fa:	40d3      	lsrs	r3, r2
 800d6fc:	6004      	str	r4, [r0, #0]
 800d6fe:	f840 3f04 	str.w	r3, [r0, #4]!
 800d702:	4288      	cmp	r0, r1
 800d704:	d3f4      	bcc.n	800d6f0 <L_shift+0xc>
 800d706:	bd70      	pop	{r4, r5, r6, pc}

0800d708 <__match>:
 800d708:	b530      	push	{r4, r5, lr}
 800d70a:	6803      	ldr	r3, [r0, #0]
 800d70c:	3301      	adds	r3, #1
 800d70e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d712:	b914      	cbnz	r4, 800d71a <__match+0x12>
 800d714:	6003      	str	r3, [r0, #0]
 800d716:	2001      	movs	r0, #1
 800d718:	bd30      	pop	{r4, r5, pc}
 800d71a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d71e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d722:	2d19      	cmp	r5, #25
 800d724:	bf98      	it	ls
 800d726:	3220      	addls	r2, #32
 800d728:	42a2      	cmp	r2, r4
 800d72a:	d0f0      	beq.n	800d70e <__match+0x6>
 800d72c:	2000      	movs	r0, #0
 800d72e:	e7f3      	b.n	800d718 <__match+0x10>

0800d730 <__hexnan>:
 800d730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d734:	680b      	ldr	r3, [r1, #0]
 800d736:	6801      	ldr	r1, [r0, #0]
 800d738:	115e      	asrs	r6, r3, #5
 800d73a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d73e:	f013 031f 	ands.w	r3, r3, #31
 800d742:	b087      	sub	sp, #28
 800d744:	bf18      	it	ne
 800d746:	3604      	addne	r6, #4
 800d748:	2500      	movs	r5, #0
 800d74a:	1f37      	subs	r7, r6, #4
 800d74c:	4682      	mov	sl, r0
 800d74e:	4690      	mov	r8, r2
 800d750:	9301      	str	r3, [sp, #4]
 800d752:	f846 5c04 	str.w	r5, [r6, #-4]
 800d756:	46b9      	mov	r9, r7
 800d758:	463c      	mov	r4, r7
 800d75a:	9502      	str	r5, [sp, #8]
 800d75c:	46ab      	mov	fp, r5
 800d75e:	784a      	ldrb	r2, [r1, #1]
 800d760:	1c4b      	adds	r3, r1, #1
 800d762:	9303      	str	r3, [sp, #12]
 800d764:	b342      	cbz	r2, 800d7b8 <__hexnan+0x88>
 800d766:	4610      	mov	r0, r2
 800d768:	9105      	str	r1, [sp, #20]
 800d76a:	9204      	str	r2, [sp, #16]
 800d76c:	f7ff fd94 	bl	800d298 <__hexdig_fun>
 800d770:	2800      	cmp	r0, #0
 800d772:	d151      	bne.n	800d818 <__hexnan+0xe8>
 800d774:	9a04      	ldr	r2, [sp, #16]
 800d776:	9905      	ldr	r1, [sp, #20]
 800d778:	2a20      	cmp	r2, #32
 800d77a:	d818      	bhi.n	800d7ae <__hexnan+0x7e>
 800d77c:	9b02      	ldr	r3, [sp, #8]
 800d77e:	459b      	cmp	fp, r3
 800d780:	dd13      	ble.n	800d7aa <__hexnan+0x7a>
 800d782:	454c      	cmp	r4, r9
 800d784:	d206      	bcs.n	800d794 <__hexnan+0x64>
 800d786:	2d07      	cmp	r5, #7
 800d788:	dc04      	bgt.n	800d794 <__hexnan+0x64>
 800d78a:	462a      	mov	r2, r5
 800d78c:	4649      	mov	r1, r9
 800d78e:	4620      	mov	r0, r4
 800d790:	f7ff ffa8 	bl	800d6e4 <L_shift>
 800d794:	4544      	cmp	r4, r8
 800d796:	d952      	bls.n	800d83e <__hexnan+0x10e>
 800d798:	2300      	movs	r3, #0
 800d79a:	f1a4 0904 	sub.w	r9, r4, #4
 800d79e:	f844 3c04 	str.w	r3, [r4, #-4]
 800d7a2:	f8cd b008 	str.w	fp, [sp, #8]
 800d7a6:	464c      	mov	r4, r9
 800d7a8:	461d      	mov	r5, r3
 800d7aa:	9903      	ldr	r1, [sp, #12]
 800d7ac:	e7d7      	b.n	800d75e <__hexnan+0x2e>
 800d7ae:	2a29      	cmp	r2, #41	@ 0x29
 800d7b0:	d157      	bne.n	800d862 <__hexnan+0x132>
 800d7b2:	3102      	adds	r1, #2
 800d7b4:	f8ca 1000 	str.w	r1, [sl]
 800d7b8:	f1bb 0f00 	cmp.w	fp, #0
 800d7bc:	d051      	beq.n	800d862 <__hexnan+0x132>
 800d7be:	454c      	cmp	r4, r9
 800d7c0:	d206      	bcs.n	800d7d0 <__hexnan+0xa0>
 800d7c2:	2d07      	cmp	r5, #7
 800d7c4:	dc04      	bgt.n	800d7d0 <__hexnan+0xa0>
 800d7c6:	462a      	mov	r2, r5
 800d7c8:	4649      	mov	r1, r9
 800d7ca:	4620      	mov	r0, r4
 800d7cc:	f7ff ff8a 	bl	800d6e4 <L_shift>
 800d7d0:	4544      	cmp	r4, r8
 800d7d2:	d936      	bls.n	800d842 <__hexnan+0x112>
 800d7d4:	f1a8 0204 	sub.w	r2, r8, #4
 800d7d8:	4623      	mov	r3, r4
 800d7da:	f853 1b04 	ldr.w	r1, [r3], #4
 800d7de:	f842 1f04 	str.w	r1, [r2, #4]!
 800d7e2:	429f      	cmp	r7, r3
 800d7e4:	d2f9      	bcs.n	800d7da <__hexnan+0xaa>
 800d7e6:	1b3b      	subs	r3, r7, r4
 800d7e8:	f023 0303 	bic.w	r3, r3, #3
 800d7ec:	3304      	adds	r3, #4
 800d7ee:	3401      	adds	r4, #1
 800d7f0:	3e03      	subs	r6, #3
 800d7f2:	42b4      	cmp	r4, r6
 800d7f4:	bf88      	it	hi
 800d7f6:	2304      	movhi	r3, #4
 800d7f8:	4443      	add	r3, r8
 800d7fa:	2200      	movs	r2, #0
 800d7fc:	f843 2b04 	str.w	r2, [r3], #4
 800d800:	429f      	cmp	r7, r3
 800d802:	d2fb      	bcs.n	800d7fc <__hexnan+0xcc>
 800d804:	683b      	ldr	r3, [r7, #0]
 800d806:	b91b      	cbnz	r3, 800d810 <__hexnan+0xe0>
 800d808:	4547      	cmp	r7, r8
 800d80a:	d128      	bne.n	800d85e <__hexnan+0x12e>
 800d80c:	2301      	movs	r3, #1
 800d80e:	603b      	str	r3, [r7, #0]
 800d810:	2005      	movs	r0, #5
 800d812:	b007      	add	sp, #28
 800d814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d818:	3501      	adds	r5, #1
 800d81a:	2d08      	cmp	r5, #8
 800d81c:	f10b 0b01 	add.w	fp, fp, #1
 800d820:	dd06      	ble.n	800d830 <__hexnan+0x100>
 800d822:	4544      	cmp	r4, r8
 800d824:	d9c1      	bls.n	800d7aa <__hexnan+0x7a>
 800d826:	2300      	movs	r3, #0
 800d828:	f844 3c04 	str.w	r3, [r4, #-4]
 800d82c:	2501      	movs	r5, #1
 800d82e:	3c04      	subs	r4, #4
 800d830:	6822      	ldr	r2, [r4, #0]
 800d832:	f000 000f 	and.w	r0, r0, #15
 800d836:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d83a:	6020      	str	r0, [r4, #0]
 800d83c:	e7b5      	b.n	800d7aa <__hexnan+0x7a>
 800d83e:	2508      	movs	r5, #8
 800d840:	e7b3      	b.n	800d7aa <__hexnan+0x7a>
 800d842:	9b01      	ldr	r3, [sp, #4]
 800d844:	2b00      	cmp	r3, #0
 800d846:	d0dd      	beq.n	800d804 <__hexnan+0xd4>
 800d848:	f1c3 0320 	rsb	r3, r3, #32
 800d84c:	f04f 32ff 	mov.w	r2, #4294967295
 800d850:	40da      	lsrs	r2, r3
 800d852:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d856:	4013      	ands	r3, r2
 800d858:	f846 3c04 	str.w	r3, [r6, #-4]
 800d85c:	e7d2      	b.n	800d804 <__hexnan+0xd4>
 800d85e:	3f04      	subs	r7, #4
 800d860:	e7d0      	b.n	800d804 <__hexnan+0xd4>
 800d862:	2004      	movs	r0, #4
 800d864:	e7d5      	b.n	800d812 <__hexnan+0xe2>
	...

0800d868 <_findenv_r>:
 800d868:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d86c:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 800d8dc <_findenv_r+0x74>
 800d870:	4606      	mov	r6, r0
 800d872:	4689      	mov	r9, r1
 800d874:	4617      	mov	r7, r2
 800d876:	f001 fd61 	bl	800f33c <__env_lock>
 800d87a:	f8da 4000 	ldr.w	r4, [sl]
 800d87e:	b134      	cbz	r4, 800d88e <_findenv_r+0x26>
 800d880:	464b      	mov	r3, r9
 800d882:	4698      	mov	r8, r3
 800d884:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d888:	b13a      	cbz	r2, 800d89a <_findenv_r+0x32>
 800d88a:	2a3d      	cmp	r2, #61	@ 0x3d
 800d88c:	d1f9      	bne.n	800d882 <_findenv_r+0x1a>
 800d88e:	4630      	mov	r0, r6
 800d890:	f001 fd5a 	bl	800f348 <__env_unlock>
 800d894:	2000      	movs	r0, #0
 800d896:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d89a:	eba8 0809 	sub.w	r8, r8, r9
 800d89e:	46a3      	mov	fp, r4
 800d8a0:	f854 0b04 	ldr.w	r0, [r4], #4
 800d8a4:	2800      	cmp	r0, #0
 800d8a6:	d0f2      	beq.n	800d88e <_findenv_r+0x26>
 800d8a8:	4642      	mov	r2, r8
 800d8aa:	4649      	mov	r1, r9
 800d8ac:	f7fd ff4f 	bl	800b74e <strncmp>
 800d8b0:	2800      	cmp	r0, #0
 800d8b2:	d1f4      	bne.n	800d89e <_findenv_r+0x36>
 800d8b4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d8b8:	eb03 0508 	add.w	r5, r3, r8
 800d8bc:	f813 3008 	ldrb.w	r3, [r3, r8]
 800d8c0:	2b3d      	cmp	r3, #61	@ 0x3d
 800d8c2:	d1ec      	bne.n	800d89e <_findenv_r+0x36>
 800d8c4:	f8da 3000 	ldr.w	r3, [sl]
 800d8c8:	ebab 0303 	sub.w	r3, fp, r3
 800d8cc:	109b      	asrs	r3, r3, #2
 800d8ce:	4630      	mov	r0, r6
 800d8d0:	603b      	str	r3, [r7, #0]
 800d8d2:	f001 fd39 	bl	800f348 <__env_unlock>
 800d8d6:	1c68      	adds	r0, r5, #1
 800d8d8:	e7dd      	b.n	800d896 <_findenv_r+0x2e>
 800d8da:	bf00      	nop
 800d8dc:	20000010 	.word	0x20000010

0800d8e0 <_getenv_r>:
 800d8e0:	b507      	push	{r0, r1, r2, lr}
 800d8e2:	aa01      	add	r2, sp, #4
 800d8e4:	f7ff ffc0 	bl	800d868 <_findenv_r>
 800d8e8:	b003      	add	sp, #12
 800d8ea:	f85d fb04 	ldr.w	pc, [sp], #4

0800d8ee <__ascii_mbtowc>:
 800d8ee:	b082      	sub	sp, #8
 800d8f0:	b901      	cbnz	r1, 800d8f4 <__ascii_mbtowc+0x6>
 800d8f2:	a901      	add	r1, sp, #4
 800d8f4:	b142      	cbz	r2, 800d908 <__ascii_mbtowc+0x1a>
 800d8f6:	b14b      	cbz	r3, 800d90c <__ascii_mbtowc+0x1e>
 800d8f8:	7813      	ldrb	r3, [r2, #0]
 800d8fa:	600b      	str	r3, [r1, #0]
 800d8fc:	7812      	ldrb	r2, [r2, #0]
 800d8fe:	1e10      	subs	r0, r2, #0
 800d900:	bf18      	it	ne
 800d902:	2001      	movne	r0, #1
 800d904:	b002      	add	sp, #8
 800d906:	4770      	bx	lr
 800d908:	4610      	mov	r0, r2
 800d90a:	e7fb      	b.n	800d904 <__ascii_mbtowc+0x16>
 800d90c:	f06f 0001 	mvn.w	r0, #1
 800d910:	e7f8      	b.n	800d904 <__ascii_mbtowc+0x16>
	...

0800d914 <_Balloc>:
 800d914:	b570      	push	{r4, r5, r6, lr}
 800d916:	69c6      	ldr	r6, [r0, #28]
 800d918:	4604      	mov	r4, r0
 800d91a:	460d      	mov	r5, r1
 800d91c:	b976      	cbnz	r6, 800d93c <_Balloc+0x28>
 800d91e:	2010      	movs	r0, #16
 800d920:	f7fb fea8 	bl	8009674 <malloc>
 800d924:	4602      	mov	r2, r0
 800d926:	61e0      	str	r0, [r4, #28]
 800d928:	b920      	cbnz	r0, 800d934 <_Balloc+0x20>
 800d92a:	4b18      	ldr	r3, [pc, #96]	@ (800d98c <_Balloc+0x78>)
 800d92c:	4818      	ldr	r0, [pc, #96]	@ (800d990 <_Balloc+0x7c>)
 800d92e:	216b      	movs	r1, #107	@ 0x6b
 800d930:	f001 fcd2 	bl	800f2d8 <__assert_func>
 800d934:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d938:	6006      	str	r6, [r0, #0]
 800d93a:	60c6      	str	r6, [r0, #12]
 800d93c:	69e6      	ldr	r6, [r4, #28]
 800d93e:	68f3      	ldr	r3, [r6, #12]
 800d940:	b183      	cbz	r3, 800d964 <_Balloc+0x50>
 800d942:	69e3      	ldr	r3, [r4, #28]
 800d944:	68db      	ldr	r3, [r3, #12]
 800d946:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d94a:	b9b8      	cbnz	r0, 800d97c <_Balloc+0x68>
 800d94c:	2101      	movs	r1, #1
 800d94e:	fa01 f605 	lsl.w	r6, r1, r5
 800d952:	1d72      	adds	r2, r6, #5
 800d954:	0092      	lsls	r2, r2, #2
 800d956:	4620      	mov	r0, r4
 800d958:	f001 fcdc 	bl	800f314 <_calloc_r>
 800d95c:	b160      	cbz	r0, 800d978 <_Balloc+0x64>
 800d95e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d962:	e00e      	b.n	800d982 <_Balloc+0x6e>
 800d964:	2221      	movs	r2, #33	@ 0x21
 800d966:	2104      	movs	r1, #4
 800d968:	4620      	mov	r0, r4
 800d96a:	f001 fcd3 	bl	800f314 <_calloc_r>
 800d96e:	69e3      	ldr	r3, [r4, #28]
 800d970:	60f0      	str	r0, [r6, #12]
 800d972:	68db      	ldr	r3, [r3, #12]
 800d974:	2b00      	cmp	r3, #0
 800d976:	d1e4      	bne.n	800d942 <_Balloc+0x2e>
 800d978:	2000      	movs	r0, #0
 800d97a:	bd70      	pop	{r4, r5, r6, pc}
 800d97c:	6802      	ldr	r2, [r0, #0]
 800d97e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d982:	2300      	movs	r3, #0
 800d984:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d988:	e7f7      	b.n	800d97a <_Balloc+0x66>
 800d98a:	bf00      	nop
 800d98c:	08011881 	.word	0x08011881
 800d990:	08011961 	.word	0x08011961

0800d994 <_Bfree>:
 800d994:	b570      	push	{r4, r5, r6, lr}
 800d996:	69c6      	ldr	r6, [r0, #28]
 800d998:	4605      	mov	r5, r0
 800d99a:	460c      	mov	r4, r1
 800d99c:	b976      	cbnz	r6, 800d9bc <_Bfree+0x28>
 800d99e:	2010      	movs	r0, #16
 800d9a0:	f7fb fe68 	bl	8009674 <malloc>
 800d9a4:	4602      	mov	r2, r0
 800d9a6:	61e8      	str	r0, [r5, #28]
 800d9a8:	b920      	cbnz	r0, 800d9b4 <_Bfree+0x20>
 800d9aa:	4b09      	ldr	r3, [pc, #36]	@ (800d9d0 <_Bfree+0x3c>)
 800d9ac:	4809      	ldr	r0, [pc, #36]	@ (800d9d4 <_Bfree+0x40>)
 800d9ae:	218f      	movs	r1, #143	@ 0x8f
 800d9b0:	f001 fc92 	bl	800f2d8 <__assert_func>
 800d9b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d9b8:	6006      	str	r6, [r0, #0]
 800d9ba:	60c6      	str	r6, [r0, #12]
 800d9bc:	b13c      	cbz	r4, 800d9ce <_Bfree+0x3a>
 800d9be:	69eb      	ldr	r3, [r5, #28]
 800d9c0:	6862      	ldr	r2, [r4, #4]
 800d9c2:	68db      	ldr	r3, [r3, #12]
 800d9c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d9c8:	6021      	str	r1, [r4, #0]
 800d9ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d9ce:	bd70      	pop	{r4, r5, r6, pc}
 800d9d0:	08011881 	.word	0x08011881
 800d9d4:	08011961 	.word	0x08011961

0800d9d8 <__multadd>:
 800d9d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9dc:	690d      	ldr	r5, [r1, #16]
 800d9de:	4607      	mov	r7, r0
 800d9e0:	460c      	mov	r4, r1
 800d9e2:	461e      	mov	r6, r3
 800d9e4:	f101 0c14 	add.w	ip, r1, #20
 800d9e8:	2000      	movs	r0, #0
 800d9ea:	f8dc 3000 	ldr.w	r3, [ip]
 800d9ee:	b299      	uxth	r1, r3
 800d9f0:	fb02 6101 	mla	r1, r2, r1, r6
 800d9f4:	0c1e      	lsrs	r6, r3, #16
 800d9f6:	0c0b      	lsrs	r3, r1, #16
 800d9f8:	fb02 3306 	mla	r3, r2, r6, r3
 800d9fc:	b289      	uxth	r1, r1
 800d9fe:	3001      	adds	r0, #1
 800da00:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800da04:	4285      	cmp	r5, r0
 800da06:	f84c 1b04 	str.w	r1, [ip], #4
 800da0a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800da0e:	dcec      	bgt.n	800d9ea <__multadd+0x12>
 800da10:	b30e      	cbz	r6, 800da56 <__multadd+0x7e>
 800da12:	68a3      	ldr	r3, [r4, #8]
 800da14:	42ab      	cmp	r3, r5
 800da16:	dc19      	bgt.n	800da4c <__multadd+0x74>
 800da18:	6861      	ldr	r1, [r4, #4]
 800da1a:	4638      	mov	r0, r7
 800da1c:	3101      	adds	r1, #1
 800da1e:	f7ff ff79 	bl	800d914 <_Balloc>
 800da22:	4680      	mov	r8, r0
 800da24:	b928      	cbnz	r0, 800da32 <__multadd+0x5a>
 800da26:	4602      	mov	r2, r0
 800da28:	4b0c      	ldr	r3, [pc, #48]	@ (800da5c <__multadd+0x84>)
 800da2a:	480d      	ldr	r0, [pc, #52]	@ (800da60 <__multadd+0x88>)
 800da2c:	21ba      	movs	r1, #186	@ 0xba
 800da2e:	f001 fc53 	bl	800f2d8 <__assert_func>
 800da32:	6922      	ldr	r2, [r4, #16]
 800da34:	3202      	adds	r2, #2
 800da36:	f104 010c 	add.w	r1, r4, #12
 800da3a:	0092      	lsls	r2, r2, #2
 800da3c:	300c      	adds	r0, #12
 800da3e:	f7fe fd1b 	bl	800c478 <memcpy>
 800da42:	4621      	mov	r1, r4
 800da44:	4638      	mov	r0, r7
 800da46:	f7ff ffa5 	bl	800d994 <_Bfree>
 800da4a:	4644      	mov	r4, r8
 800da4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800da50:	3501      	adds	r5, #1
 800da52:	615e      	str	r6, [r3, #20]
 800da54:	6125      	str	r5, [r4, #16]
 800da56:	4620      	mov	r0, r4
 800da58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da5c:	080118f0 	.word	0x080118f0
 800da60:	08011961 	.word	0x08011961

0800da64 <__s2b>:
 800da64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da68:	460c      	mov	r4, r1
 800da6a:	4615      	mov	r5, r2
 800da6c:	461f      	mov	r7, r3
 800da6e:	2209      	movs	r2, #9
 800da70:	3308      	adds	r3, #8
 800da72:	4606      	mov	r6, r0
 800da74:	fb93 f3f2 	sdiv	r3, r3, r2
 800da78:	2100      	movs	r1, #0
 800da7a:	2201      	movs	r2, #1
 800da7c:	429a      	cmp	r2, r3
 800da7e:	db09      	blt.n	800da94 <__s2b+0x30>
 800da80:	4630      	mov	r0, r6
 800da82:	f7ff ff47 	bl	800d914 <_Balloc>
 800da86:	b940      	cbnz	r0, 800da9a <__s2b+0x36>
 800da88:	4602      	mov	r2, r0
 800da8a:	4b19      	ldr	r3, [pc, #100]	@ (800daf0 <__s2b+0x8c>)
 800da8c:	4819      	ldr	r0, [pc, #100]	@ (800daf4 <__s2b+0x90>)
 800da8e:	21d3      	movs	r1, #211	@ 0xd3
 800da90:	f001 fc22 	bl	800f2d8 <__assert_func>
 800da94:	0052      	lsls	r2, r2, #1
 800da96:	3101      	adds	r1, #1
 800da98:	e7f0      	b.n	800da7c <__s2b+0x18>
 800da9a:	9b08      	ldr	r3, [sp, #32]
 800da9c:	6143      	str	r3, [r0, #20]
 800da9e:	2d09      	cmp	r5, #9
 800daa0:	f04f 0301 	mov.w	r3, #1
 800daa4:	6103      	str	r3, [r0, #16]
 800daa6:	dd16      	ble.n	800dad6 <__s2b+0x72>
 800daa8:	f104 0909 	add.w	r9, r4, #9
 800daac:	46c8      	mov	r8, r9
 800daae:	442c      	add	r4, r5
 800dab0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800dab4:	4601      	mov	r1, r0
 800dab6:	3b30      	subs	r3, #48	@ 0x30
 800dab8:	220a      	movs	r2, #10
 800daba:	4630      	mov	r0, r6
 800dabc:	f7ff ff8c 	bl	800d9d8 <__multadd>
 800dac0:	45a0      	cmp	r8, r4
 800dac2:	d1f5      	bne.n	800dab0 <__s2b+0x4c>
 800dac4:	f1a5 0408 	sub.w	r4, r5, #8
 800dac8:	444c      	add	r4, r9
 800daca:	1b2d      	subs	r5, r5, r4
 800dacc:	1963      	adds	r3, r4, r5
 800dace:	42bb      	cmp	r3, r7
 800dad0:	db04      	blt.n	800dadc <__s2b+0x78>
 800dad2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dad6:	340a      	adds	r4, #10
 800dad8:	2509      	movs	r5, #9
 800dada:	e7f6      	b.n	800daca <__s2b+0x66>
 800dadc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800dae0:	4601      	mov	r1, r0
 800dae2:	3b30      	subs	r3, #48	@ 0x30
 800dae4:	220a      	movs	r2, #10
 800dae6:	4630      	mov	r0, r6
 800dae8:	f7ff ff76 	bl	800d9d8 <__multadd>
 800daec:	e7ee      	b.n	800dacc <__s2b+0x68>
 800daee:	bf00      	nop
 800daf0:	080118f0 	.word	0x080118f0
 800daf4:	08011961 	.word	0x08011961

0800daf8 <__hi0bits>:
 800daf8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800dafc:	4603      	mov	r3, r0
 800dafe:	bf36      	itet	cc
 800db00:	0403      	lslcc	r3, r0, #16
 800db02:	2000      	movcs	r0, #0
 800db04:	2010      	movcc	r0, #16
 800db06:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800db0a:	bf3c      	itt	cc
 800db0c:	021b      	lslcc	r3, r3, #8
 800db0e:	3008      	addcc	r0, #8
 800db10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800db14:	bf3c      	itt	cc
 800db16:	011b      	lslcc	r3, r3, #4
 800db18:	3004      	addcc	r0, #4
 800db1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800db1e:	bf3c      	itt	cc
 800db20:	009b      	lslcc	r3, r3, #2
 800db22:	3002      	addcc	r0, #2
 800db24:	2b00      	cmp	r3, #0
 800db26:	db05      	blt.n	800db34 <__hi0bits+0x3c>
 800db28:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800db2c:	f100 0001 	add.w	r0, r0, #1
 800db30:	bf08      	it	eq
 800db32:	2020      	moveq	r0, #32
 800db34:	4770      	bx	lr

0800db36 <__lo0bits>:
 800db36:	6803      	ldr	r3, [r0, #0]
 800db38:	4602      	mov	r2, r0
 800db3a:	f013 0007 	ands.w	r0, r3, #7
 800db3e:	d00b      	beq.n	800db58 <__lo0bits+0x22>
 800db40:	07d9      	lsls	r1, r3, #31
 800db42:	d421      	bmi.n	800db88 <__lo0bits+0x52>
 800db44:	0798      	lsls	r0, r3, #30
 800db46:	bf49      	itett	mi
 800db48:	085b      	lsrmi	r3, r3, #1
 800db4a:	089b      	lsrpl	r3, r3, #2
 800db4c:	2001      	movmi	r0, #1
 800db4e:	6013      	strmi	r3, [r2, #0]
 800db50:	bf5c      	itt	pl
 800db52:	6013      	strpl	r3, [r2, #0]
 800db54:	2002      	movpl	r0, #2
 800db56:	4770      	bx	lr
 800db58:	b299      	uxth	r1, r3
 800db5a:	b909      	cbnz	r1, 800db60 <__lo0bits+0x2a>
 800db5c:	0c1b      	lsrs	r3, r3, #16
 800db5e:	2010      	movs	r0, #16
 800db60:	b2d9      	uxtb	r1, r3
 800db62:	b909      	cbnz	r1, 800db68 <__lo0bits+0x32>
 800db64:	3008      	adds	r0, #8
 800db66:	0a1b      	lsrs	r3, r3, #8
 800db68:	0719      	lsls	r1, r3, #28
 800db6a:	bf04      	itt	eq
 800db6c:	091b      	lsreq	r3, r3, #4
 800db6e:	3004      	addeq	r0, #4
 800db70:	0799      	lsls	r1, r3, #30
 800db72:	bf04      	itt	eq
 800db74:	089b      	lsreq	r3, r3, #2
 800db76:	3002      	addeq	r0, #2
 800db78:	07d9      	lsls	r1, r3, #31
 800db7a:	d403      	bmi.n	800db84 <__lo0bits+0x4e>
 800db7c:	085b      	lsrs	r3, r3, #1
 800db7e:	f100 0001 	add.w	r0, r0, #1
 800db82:	d003      	beq.n	800db8c <__lo0bits+0x56>
 800db84:	6013      	str	r3, [r2, #0]
 800db86:	4770      	bx	lr
 800db88:	2000      	movs	r0, #0
 800db8a:	4770      	bx	lr
 800db8c:	2020      	movs	r0, #32
 800db8e:	4770      	bx	lr

0800db90 <__i2b>:
 800db90:	b510      	push	{r4, lr}
 800db92:	460c      	mov	r4, r1
 800db94:	2101      	movs	r1, #1
 800db96:	f7ff febd 	bl	800d914 <_Balloc>
 800db9a:	4602      	mov	r2, r0
 800db9c:	b928      	cbnz	r0, 800dbaa <__i2b+0x1a>
 800db9e:	4b05      	ldr	r3, [pc, #20]	@ (800dbb4 <__i2b+0x24>)
 800dba0:	4805      	ldr	r0, [pc, #20]	@ (800dbb8 <__i2b+0x28>)
 800dba2:	f240 1145 	movw	r1, #325	@ 0x145
 800dba6:	f001 fb97 	bl	800f2d8 <__assert_func>
 800dbaa:	2301      	movs	r3, #1
 800dbac:	6144      	str	r4, [r0, #20]
 800dbae:	6103      	str	r3, [r0, #16]
 800dbb0:	bd10      	pop	{r4, pc}
 800dbb2:	bf00      	nop
 800dbb4:	080118f0 	.word	0x080118f0
 800dbb8:	08011961 	.word	0x08011961

0800dbbc <__multiply>:
 800dbbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbc0:	4614      	mov	r4, r2
 800dbc2:	690a      	ldr	r2, [r1, #16]
 800dbc4:	6923      	ldr	r3, [r4, #16]
 800dbc6:	429a      	cmp	r2, r3
 800dbc8:	bfa8      	it	ge
 800dbca:	4623      	movge	r3, r4
 800dbcc:	460f      	mov	r7, r1
 800dbce:	bfa4      	itt	ge
 800dbd0:	460c      	movge	r4, r1
 800dbd2:	461f      	movge	r7, r3
 800dbd4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800dbd8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800dbdc:	68a3      	ldr	r3, [r4, #8]
 800dbde:	6861      	ldr	r1, [r4, #4]
 800dbe0:	eb0a 0609 	add.w	r6, sl, r9
 800dbe4:	42b3      	cmp	r3, r6
 800dbe6:	b085      	sub	sp, #20
 800dbe8:	bfb8      	it	lt
 800dbea:	3101      	addlt	r1, #1
 800dbec:	f7ff fe92 	bl	800d914 <_Balloc>
 800dbf0:	b930      	cbnz	r0, 800dc00 <__multiply+0x44>
 800dbf2:	4602      	mov	r2, r0
 800dbf4:	4b44      	ldr	r3, [pc, #272]	@ (800dd08 <__multiply+0x14c>)
 800dbf6:	4845      	ldr	r0, [pc, #276]	@ (800dd0c <__multiply+0x150>)
 800dbf8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800dbfc:	f001 fb6c 	bl	800f2d8 <__assert_func>
 800dc00:	f100 0514 	add.w	r5, r0, #20
 800dc04:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800dc08:	462b      	mov	r3, r5
 800dc0a:	2200      	movs	r2, #0
 800dc0c:	4543      	cmp	r3, r8
 800dc0e:	d321      	bcc.n	800dc54 <__multiply+0x98>
 800dc10:	f107 0114 	add.w	r1, r7, #20
 800dc14:	f104 0214 	add.w	r2, r4, #20
 800dc18:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800dc1c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800dc20:	9302      	str	r3, [sp, #8]
 800dc22:	1b13      	subs	r3, r2, r4
 800dc24:	3b15      	subs	r3, #21
 800dc26:	f023 0303 	bic.w	r3, r3, #3
 800dc2a:	3304      	adds	r3, #4
 800dc2c:	f104 0715 	add.w	r7, r4, #21
 800dc30:	42ba      	cmp	r2, r7
 800dc32:	bf38      	it	cc
 800dc34:	2304      	movcc	r3, #4
 800dc36:	9301      	str	r3, [sp, #4]
 800dc38:	9b02      	ldr	r3, [sp, #8]
 800dc3a:	9103      	str	r1, [sp, #12]
 800dc3c:	428b      	cmp	r3, r1
 800dc3e:	d80c      	bhi.n	800dc5a <__multiply+0x9e>
 800dc40:	2e00      	cmp	r6, #0
 800dc42:	dd03      	ble.n	800dc4c <__multiply+0x90>
 800dc44:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d05b      	beq.n	800dd04 <__multiply+0x148>
 800dc4c:	6106      	str	r6, [r0, #16]
 800dc4e:	b005      	add	sp, #20
 800dc50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc54:	f843 2b04 	str.w	r2, [r3], #4
 800dc58:	e7d8      	b.n	800dc0c <__multiply+0x50>
 800dc5a:	f8b1 a000 	ldrh.w	sl, [r1]
 800dc5e:	f1ba 0f00 	cmp.w	sl, #0
 800dc62:	d024      	beq.n	800dcae <__multiply+0xf2>
 800dc64:	f104 0e14 	add.w	lr, r4, #20
 800dc68:	46a9      	mov	r9, r5
 800dc6a:	f04f 0c00 	mov.w	ip, #0
 800dc6e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dc72:	f8d9 3000 	ldr.w	r3, [r9]
 800dc76:	fa1f fb87 	uxth.w	fp, r7
 800dc7a:	b29b      	uxth	r3, r3
 800dc7c:	fb0a 330b 	mla	r3, sl, fp, r3
 800dc80:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800dc84:	f8d9 7000 	ldr.w	r7, [r9]
 800dc88:	4463      	add	r3, ip
 800dc8a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800dc8e:	fb0a c70b 	mla	r7, sl, fp, ip
 800dc92:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800dc96:	b29b      	uxth	r3, r3
 800dc98:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800dc9c:	4572      	cmp	r2, lr
 800dc9e:	f849 3b04 	str.w	r3, [r9], #4
 800dca2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800dca6:	d8e2      	bhi.n	800dc6e <__multiply+0xb2>
 800dca8:	9b01      	ldr	r3, [sp, #4]
 800dcaa:	f845 c003 	str.w	ip, [r5, r3]
 800dcae:	9b03      	ldr	r3, [sp, #12]
 800dcb0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800dcb4:	3104      	adds	r1, #4
 800dcb6:	f1b9 0f00 	cmp.w	r9, #0
 800dcba:	d021      	beq.n	800dd00 <__multiply+0x144>
 800dcbc:	682b      	ldr	r3, [r5, #0]
 800dcbe:	f104 0c14 	add.w	ip, r4, #20
 800dcc2:	46ae      	mov	lr, r5
 800dcc4:	f04f 0a00 	mov.w	sl, #0
 800dcc8:	f8bc b000 	ldrh.w	fp, [ip]
 800dccc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800dcd0:	fb09 770b 	mla	r7, r9, fp, r7
 800dcd4:	4457      	add	r7, sl
 800dcd6:	b29b      	uxth	r3, r3
 800dcd8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800dcdc:	f84e 3b04 	str.w	r3, [lr], #4
 800dce0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800dce4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dce8:	f8be 3000 	ldrh.w	r3, [lr]
 800dcec:	fb09 330a 	mla	r3, r9, sl, r3
 800dcf0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800dcf4:	4562      	cmp	r2, ip
 800dcf6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dcfa:	d8e5      	bhi.n	800dcc8 <__multiply+0x10c>
 800dcfc:	9f01      	ldr	r7, [sp, #4]
 800dcfe:	51eb      	str	r3, [r5, r7]
 800dd00:	3504      	adds	r5, #4
 800dd02:	e799      	b.n	800dc38 <__multiply+0x7c>
 800dd04:	3e01      	subs	r6, #1
 800dd06:	e79b      	b.n	800dc40 <__multiply+0x84>
 800dd08:	080118f0 	.word	0x080118f0
 800dd0c:	08011961 	.word	0x08011961

0800dd10 <__pow5mult>:
 800dd10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd14:	4615      	mov	r5, r2
 800dd16:	f012 0203 	ands.w	r2, r2, #3
 800dd1a:	4607      	mov	r7, r0
 800dd1c:	460e      	mov	r6, r1
 800dd1e:	d007      	beq.n	800dd30 <__pow5mult+0x20>
 800dd20:	4c25      	ldr	r4, [pc, #148]	@ (800ddb8 <__pow5mult+0xa8>)
 800dd22:	3a01      	subs	r2, #1
 800dd24:	2300      	movs	r3, #0
 800dd26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dd2a:	f7ff fe55 	bl	800d9d8 <__multadd>
 800dd2e:	4606      	mov	r6, r0
 800dd30:	10ad      	asrs	r5, r5, #2
 800dd32:	d03d      	beq.n	800ddb0 <__pow5mult+0xa0>
 800dd34:	69fc      	ldr	r4, [r7, #28]
 800dd36:	b97c      	cbnz	r4, 800dd58 <__pow5mult+0x48>
 800dd38:	2010      	movs	r0, #16
 800dd3a:	f7fb fc9b 	bl	8009674 <malloc>
 800dd3e:	4602      	mov	r2, r0
 800dd40:	61f8      	str	r0, [r7, #28]
 800dd42:	b928      	cbnz	r0, 800dd50 <__pow5mult+0x40>
 800dd44:	4b1d      	ldr	r3, [pc, #116]	@ (800ddbc <__pow5mult+0xac>)
 800dd46:	481e      	ldr	r0, [pc, #120]	@ (800ddc0 <__pow5mult+0xb0>)
 800dd48:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800dd4c:	f001 fac4 	bl	800f2d8 <__assert_func>
 800dd50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dd54:	6004      	str	r4, [r0, #0]
 800dd56:	60c4      	str	r4, [r0, #12]
 800dd58:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800dd5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dd60:	b94c      	cbnz	r4, 800dd76 <__pow5mult+0x66>
 800dd62:	f240 2171 	movw	r1, #625	@ 0x271
 800dd66:	4638      	mov	r0, r7
 800dd68:	f7ff ff12 	bl	800db90 <__i2b>
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	f8c8 0008 	str.w	r0, [r8, #8]
 800dd72:	4604      	mov	r4, r0
 800dd74:	6003      	str	r3, [r0, #0]
 800dd76:	f04f 0900 	mov.w	r9, #0
 800dd7a:	07eb      	lsls	r3, r5, #31
 800dd7c:	d50a      	bpl.n	800dd94 <__pow5mult+0x84>
 800dd7e:	4631      	mov	r1, r6
 800dd80:	4622      	mov	r2, r4
 800dd82:	4638      	mov	r0, r7
 800dd84:	f7ff ff1a 	bl	800dbbc <__multiply>
 800dd88:	4631      	mov	r1, r6
 800dd8a:	4680      	mov	r8, r0
 800dd8c:	4638      	mov	r0, r7
 800dd8e:	f7ff fe01 	bl	800d994 <_Bfree>
 800dd92:	4646      	mov	r6, r8
 800dd94:	106d      	asrs	r5, r5, #1
 800dd96:	d00b      	beq.n	800ddb0 <__pow5mult+0xa0>
 800dd98:	6820      	ldr	r0, [r4, #0]
 800dd9a:	b938      	cbnz	r0, 800ddac <__pow5mult+0x9c>
 800dd9c:	4622      	mov	r2, r4
 800dd9e:	4621      	mov	r1, r4
 800dda0:	4638      	mov	r0, r7
 800dda2:	f7ff ff0b 	bl	800dbbc <__multiply>
 800dda6:	6020      	str	r0, [r4, #0]
 800dda8:	f8c0 9000 	str.w	r9, [r0]
 800ddac:	4604      	mov	r4, r0
 800ddae:	e7e4      	b.n	800dd7a <__pow5mult+0x6a>
 800ddb0:	4630      	mov	r0, r6
 800ddb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ddb6:	bf00      	nop
 800ddb8:	080119bc 	.word	0x080119bc
 800ddbc:	08011881 	.word	0x08011881
 800ddc0:	08011961 	.word	0x08011961

0800ddc4 <__lshift>:
 800ddc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ddc8:	460c      	mov	r4, r1
 800ddca:	6849      	ldr	r1, [r1, #4]
 800ddcc:	6923      	ldr	r3, [r4, #16]
 800ddce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ddd2:	68a3      	ldr	r3, [r4, #8]
 800ddd4:	4607      	mov	r7, r0
 800ddd6:	4691      	mov	r9, r2
 800ddd8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dddc:	f108 0601 	add.w	r6, r8, #1
 800dde0:	42b3      	cmp	r3, r6
 800dde2:	db0b      	blt.n	800ddfc <__lshift+0x38>
 800dde4:	4638      	mov	r0, r7
 800dde6:	f7ff fd95 	bl	800d914 <_Balloc>
 800ddea:	4605      	mov	r5, r0
 800ddec:	b948      	cbnz	r0, 800de02 <__lshift+0x3e>
 800ddee:	4602      	mov	r2, r0
 800ddf0:	4b28      	ldr	r3, [pc, #160]	@ (800de94 <__lshift+0xd0>)
 800ddf2:	4829      	ldr	r0, [pc, #164]	@ (800de98 <__lshift+0xd4>)
 800ddf4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ddf8:	f001 fa6e 	bl	800f2d8 <__assert_func>
 800ddfc:	3101      	adds	r1, #1
 800ddfe:	005b      	lsls	r3, r3, #1
 800de00:	e7ee      	b.n	800dde0 <__lshift+0x1c>
 800de02:	2300      	movs	r3, #0
 800de04:	f100 0114 	add.w	r1, r0, #20
 800de08:	f100 0210 	add.w	r2, r0, #16
 800de0c:	4618      	mov	r0, r3
 800de0e:	4553      	cmp	r3, sl
 800de10:	db33      	blt.n	800de7a <__lshift+0xb6>
 800de12:	6920      	ldr	r0, [r4, #16]
 800de14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800de18:	f104 0314 	add.w	r3, r4, #20
 800de1c:	f019 091f 	ands.w	r9, r9, #31
 800de20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800de24:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800de28:	d02b      	beq.n	800de82 <__lshift+0xbe>
 800de2a:	f1c9 0e20 	rsb	lr, r9, #32
 800de2e:	468a      	mov	sl, r1
 800de30:	2200      	movs	r2, #0
 800de32:	6818      	ldr	r0, [r3, #0]
 800de34:	fa00 f009 	lsl.w	r0, r0, r9
 800de38:	4310      	orrs	r0, r2
 800de3a:	f84a 0b04 	str.w	r0, [sl], #4
 800de3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800de42:	459c      	cmp	ip, r3
 800de44:	fa22 f20e 	lsr.w	r2, r2, lr
 800de48:	d8f3      	bhi.n	800de32 <__lshift+0x6e>
 800de4a:	ebac 0304 	sub.w	r3, ip, r4
 800de4e:	3b15      	subs	r3, #21
 800de50:	f023 0303 	bic.w	r3, r3, #3
 800de54:	3304      	adds	r3, #4
 800de56:	f104 0015 	add.w	r0, r4, #21
 800de5a:	4584      	cmp	ip, r0
 800de5c:	bf38      	it	cc
 800de5e:	2304      	movcc	r3, #4
 800de60:	50ca      	str	r2, [r1, r3]
 800de62:	b10a      	cbz	r2, 800de68 <__lshift+0xa4>
 800de64:	f108 0602 	add.w	r6, r8, #2
 800de68:	3e01      	subs	r6, #1
 800de6a:	4638      	mov	r0, r7
 800de6c:	612e      	str	r6, [r5, #16]
 800de6e:	4621      	mov	r1, r4
 800de70:	f7ff fd90 	bl	800d994 <_Bfree>
 800de74:	4628      	mov	r0, r5
 800de76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de7a:	f842 0f04 	str.w	r0, [r2, #4]!
 800de7e:	3301      	adds	r3, #1
 800de80:	e7c5      	b.n	800de0e <__lshift+0x4a>
 800de82:	3904      	subs	r1, #4
 800de84:	f853 2b04 	ldr.w	r2, [r3], #4
 800de88:	f841 2f04 	str.w	r2, [r1, #4]!
 800de8c:	459c      	cmp	ip, r3
 800de8e:	d8f9      	bhi.n	800de84 <__lshift+0xc0>
 800de90:	e7ea      	b.n	800de68 <__lshift+0xa4>
 800de92:	bf00      	nop
 800de94:	080118f0 	.word	0x080118f0
 800de98:	08011961 	.word	0x08011961

0800de9c <__mcmp>:
 800de9c:	690a      	ldr	r2, [r1, #16]
 800de9e:	4603      	mov	r3, r0
 800dea0:	6900      	ldr	r0, [r0, #16]
 800dea2:	1a80      	subs	r0, r0, r2
 800dea4:	b530      	push	{r4, r5, lr}
 800dea6:	d10e      	bne.n	800dec6 <__mcmp+0x2a>
 800dea8:	3314      	adds	r3, #20
 800deaa:	3114      	adds	r1, #20
 800deac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800deb0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800deb4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800deb8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800debc:	4295      	cmp	r5, r2
 800debe:	d003      	beq.n	800dec8 <__mcmp+0x2c>
 800dec0:	d205      	bcs.n	800dece <__mcmp+0x32>
 800dec2:	f04f 30ff 	mov.w	r0, #4294967295
 800dec6:	bd30      	pop	{r4, r5, pc}
 800dec8:	42a3      	cmp	r3, r4
 800deca:	d3f3      	bcc.n	800deb4 <__mcmp+0x18>
 800decc:	e7fb      	b.n	800dec6 <__mcmp+0x2a>
 800dece:	2001      	movs	r0, #1
 800ded0:	e7f9      	b.n	800dec6 <__mcmp+0x2a>
	...

0800ded4 <__mdiff>:
 800ded4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ded8:	4689      	mov	r9, r1
 800deda:	4606      	mov	r6, r0
 800dedc:	4611      	mov	r1, r2
 800dede:	4648      	mov	r0, r9
 800dee0:	4614      	mov	r4, r2
 800dee2:	f7ff ffdb 	bl	800de9c <__mcmp>
 800dee6:	1e05      	subs	r5, r0, #0
 800dee8:	d112      	bne.n	800df10 <__mdiff+0x3c>
 800deea:	4629      	mov	r1, r5
 800deec:	4630      	mov	r0, r6
 800deee:	f7ff fd11 	bl	800d914 <_Balloc>
 800def2:	4602      	mov	r2, r0
 800def4:	b928      	cbnz	r0, 800df02 <__mdiff+0x2e>
 800def6:	4b3f      	ldr	r3, [pc, #252]	@ (800dff4 <__mdiff+0x120>)
 800def8:	f240 2137 	movw	r1, #567	@ 0x237
 800defc:	483e      	ldr	r0, [pc, #248]	@ (800dff8 <__mdiff+0x124>)
 800defe:	f001 f9eb 	bl	800f2d8 <__assert_func>
 800df02:	2301      	movs	r3, #1
 800df04:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800df08:	4610      	mov	r0, r2
 800df0a:	b003      	add	sp, #12
 800df0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df10:	bfbc      	itt	lt
 800df12:	464b      	movlt	r3, r9
 800df14:	46a1      	movlt	r9, r4
 800df16:	4630      	mov	r0, r6
 800df18:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800df1c:	bfba      	itte	lt
 800df1e:	461c      	movlt	r4, r3
 800df20:	2501      	movlt	r5, #1
 800df22:	2500      	movge	r5, #0
 800df24:	f7ff fcf6 	bl	800d914 <_Balloc>
 800df28:	4602      	mov	r2, r0
 800df2a:	b918      	cbnz	r0, 800df34 <__mdiff+0x60>
 800df2c:	4b31      	ldr	r3, [pc, #196]	@ (800dff4 <__mdiff+0x120>)
 800df2e:	f240 2145 	movw	r1, #581	@ 0x245
 800df32:	e7e3      	b.n	800defc <__mdiff+0x28>
 800df34:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800df38:	6926      	ldr	r6, [r4, #16]
 800df3a:	60c5      	str	r5, [r0, #12]
 800df3c:	f109 0310 	add.w	r3, r9, #16
 800df40:	f109 0514 	add.w	r5, r9, #20
 800df44:	f104 0e14 	add.w	lr, r4, #20
 800df48:	f100 0b14 	add.w	fp, r0, #20
 800df4c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800df50:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800df54:	9301      	str	r3, [sp, #4]
 800df56:	46d9      	mov	r9, fp
 800df58:	f04f 0c00 	mov.w	ip, #0
 800df5c:	9b01      	ldr	r3, [sp, #4]
 800df5e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800df62:	f853 af04 	ldr.w	sl, [r3, #4]!
 800df66:	9301      	str	r3, [sp, #4]
 800df68:	fa1f f38a 	uxth.w	r3, sl
 800df6c:	4619      	mov	r1, r3
 800df6e:	b283      	uxth	r3, r0
 800df70:	1acb      	subs	r3, r1, r3
 800df72:	0c00      	lsrs	r0, r0, #16
 800df74:	4463      	add	r3, ip
 800df76:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800df7a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800df7e:	b29b      	uxth	r3, r3
 800df80:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800df84:	4576      	cmp	r6, lr
 800df86:	f849 3b04 	str.w	r3, [r9], #4
 800df8a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800df8e:	d8e5      	bhi.n	800df5c <__mdiff+0x88>
 800df90:	1b33      	subs	r3, r6, r4
 800df92:	3b15      	subs	r3, #21
 800df94:	f023 0303 	bic.w	r3, r3, #3
 800df98:	3415      	adds	r4, #21
 800df9a:	3304      	adds	r3, #4
 800df9c:	42a6      	cmp	r6, r4
 800df9e:	bf38      	it	cc
 800dfa0:	2304      	movcc	r3, #4
 800dfa2:	441d      	add	r5, r3
 800dfa4:	445b      	add	r3, fp
 800dfa6:	461e      	mov	r6, r3
 800dfa8:	462c      	mov	r4, r5
 800dfaa:	4544      	cmp	r4, r8
 800dfac:	d30e      	bcc.n	800dfcc <__mdiff+0xf8>
 800dfae:	f108 0103 	add.w	r1, r8, #3
 800dfb2:	1b49      	subs	r1, r1, r5
 800dfb4:	f021 0103 	bic.w	r1, r1, #3
 800dfb8:	3d03      	subs	r5, #3
 800dfba:	45a8      	cmp	r8, r5
 800dfbc:	bf38      	it	cc
 800dfbe:	2100      	movcc	r1, #0
 800dfc0:	440b      	add	r3, r1
 800dfc2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dfc6:	b191      	cbz	r1, 800dfee <__mdiff+0x11a>
 800dfc8:	6117      	str	r7, [r2, #16]
 800dfca:	e79d      	b.n	800df08 <__mdiff+0x34>
 800dfcc:	f854 1b04 	ldr.w	r1, [r4], #4
 800dfd0:	46e6      	mov	lr, ip
 800dfd2:	0c08      	lsrs	r0, r1, #16
 800dfd4:	fa1c fc81 	uxtah	ip, ip, r1
 800dfd8:	4471      	add	r1, lr
 800dfda:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800dfde:	b289      	uxth	r1, r1
 800dfe0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dfe4:	f846 1b04 	str.w	r1, [r6], #4
 800dfe8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dfec:	e7dd      	b.n	800dfaa <__mdiff+0xd6>
 800dfee:	3f01      	subs	r7, #1
 800dff0:	e7e7      	b.n	800dfc2 <__mdiff+0xee>
 800dff2:	bf00      	nop
 800dff4:	080118f0 	.word	0x080118f0
 800dff8:	08011961 	.word	0x08011961

0800dffc <__ulp>:
 800dffc:	b082      	sub	sp, #8
 800dffe:	ed8d 0b00 	vstr	d0, [sp]
 800e002:	9a01      	ldr	r2, [sp, #4]
 800e004:	4b0f      	ldr	r3, [pc, #60]	@ (800e044 <__ulp+0x48>)
 800e006:	4013      	ands	r3, r2
 800e008:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	dc08      	bgt.n	800e022 <__ulp+0x26>
 800e010:	425b      	negs	r3, r3
 800e012:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e016:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e01a:	da04      	bge.n	800e026 <__ulp+0x2a>
 800e01c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e020:	4113      	asrs	r3, r2
 800e022:	2200      	movs	r2, #0
 800e024:	e008      	b.n	800e038 <__ulp+0x3c>
 800e026:	f1a2 0314 	sub.w	r3, r2, #20
 800e02a:	2b1e      	cmp	r3, #30
 800e02c:	bfda      	itte	le
 800e02e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e032:	40da      	lsrle	r2, r3
 800e034:	2201      	movgt	r2, #1
 800e036:	2300      	movs	r3, #0
 800e038:	4619      	mov	r1, r3
 800e03a:	4610      	mov	r0, r2
 800e03c:	ec41 0b10 	vmov	d0, r0, r1
 800e040:	b002      	add	sp, #8
 800e042:	4770      	bx	lr
 800e044:	7ff00000 	.word	0x7ff00000

0800e048 <__b2d>:
 800e048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e04c:	6906      	ldr	r6, [r0, #16]
 800e04e:	f100 0814 	add.w	r8, r0, #20
 800e052:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e056:	1f37      	subs	r7, r6, #4
 800e058:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e05c:	4610      	mov	r0, r2
 800e05e:	f7ff fd4b 	bl	800daf8 <__hi0bits>
 800e062:	f1c0 0320 	rsb	r3, r0, #32
 800e066:	280a      	cmp	r0, #10
 800e068:	600b      	str	r3, [r1, #0]
 800e06a:	491b      	ldr	r1, [pc, #108]	@ (800e0d8 <__b2d+0x90>)
 800e06c:	dc15      	bgt.n	800e09a <__b2d+0x52>
 800e06e:	f1c0 0c0b 	rsb	ip, r0, #11
 800e072:	fa22 f30c 	lsr.w	r3, r2, ip
 800e076:	45b8      	cmp	r8, r7
 800e078:	ea43 0501 	orr.w	r5, r3, r1
 800e07c:	bf34      	ite	cc
 800e07e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e082:	2300      	movcs	r3, #0
 800e084:	3015      	adds	r0, #21
 800e086:	fa02 f000 	lsl.w	r0, r2, r0
 800e08a:	fa23 f30c 	lsr.w	r3, r3, ip
 800e08e:	4303      	orrs	r3, r0
 800e090:	461c      	mov	r4, r3
 800e092:	ec45 4b10 	vmov	d0, r4, r5
 800e096:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e09a:	45b8      	cmp	r8, r7
 800e09c:	bf3a      	itte	cc
 800e09e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e0a2:	f1a6 0708 	subcc.w	r7, r6, #8
 800e0a6:	2300      	movcs	r3, #0
 800e0a8:	380b      	subs	r0, #11
 800e0aa:	d012      	beq.n	800e0d2 <__b2d+0x8a>
 800e0ac:	f1c0 0120 	rsb	r1, r0, #32
 800e0b0:	fa23 f401 	lsr.w	r4, r3, r1
 800e0b4:	4082      	lsls	r2, r0
 800e0b6:	4322      	orrs	r2, r4
 800e0b8:	4547      	cmp	r7, r8
 800e0ba:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800e0be:	bf8c      	ite	hi
 800e0c0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e0c4:	2200      	movls	r2, #0
 800e0c6:	4083      	lsls	r3, r0
 800e0c8:	40ca      	lsrs	r2, r1
 800e0ca:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e0ce:	4313      	orrs	r3, r2
 800e0d0:	e7de      	b.n	800e090 <__b2d+0x48>
 800e0d2:	ea42 0501 	orr.w	r5, r2, r1
 800e0d6:	e7db      	b.n	800e090 <__b2d+0x48>
 800e0d8:	3ff00000 	.word	0x3ff00000

0800e0dc <__d2b>:
 800e0dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e0e0:	460f      	mov	r7, r1
 800e0e2:	2101      	movs	r1, #1
 800e0e4:	ec59 8b10 	vmov	r8, r9, d0
 800e0e8:	4616      	mov	r6, r2
 800e0ea:	f7ff fc13 	bl	800d914 <_Balloc>
 800e0ee:	4604      	mov	r4, r0
 800e0f0:	b930      	cbnz	r0, 800e100 <__d2b+0x24>
 800e0f2:	4602      	mov	r2, r0
 800e0f4:	4b23      	ldr	r3, [pc, #140]	@ (800e184 <__d2b+0xa8>)
 800e0f6:	4824      	ldr	r0, [pc, #144]	@ (800e188 <__d2b+0xac>)
 800e0f8:	f240 310f 	movw	r1, #783	@ 0x30f
 800e0fc:	f001 f8ec 	bl	800f2d8 <__assert_func>
 800e100:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e104:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e108:	b10d      	cbz	r5, 800e10e <__d2b+0x32>
 800e10a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e10e:	9301      	str	r3, [sp, #4]
 800e110:	f1b8 0300 	subs.w	r3, r8, #0
 800e114:	d023      	beq.n	800e15e <__d2b+0x82>
 800e116:	4668      	mov	r0, sp
 800e118:	9300      	str	r3, [sp, #0]
 800e11a:	f7ff fd0c 	bl	800db36 <__lo0bits>
 800e11e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e122:	b1d0      	cbz	r0, 800e15a <__d2b+0x7e>
 800e124:	f1c0 0320 	rsb	r3, r0, #32
 800e128:	fa02 f303 	lsl.w	r3, r2, r3
 800e12c:	430b      	orrs	r3, r1
 800e12e:	40c2      	lsrs	r2, r0
 800e130:	6163      	str	r3, [r4, #20]
 800e132:	9201      	str	r2, [sp, #4]
 800e134:	9b01      	ldr	r3, [sp, #4]
 800e136:	61a3      	str	r3, [r4, #24]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	bf0c      	ite	eq
 800e13c:	2201      	moveq	r2, #1
 800e13e:	2202      	movne	r2, #2
 800e140:	6122      	str	r2, [r4, #16]
 800e142:	b1a5      	cbz	r5, 800e16e <__d2b+0x92>
 800e144:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e148:	4405      	add	r5, r0
 800e14a:	603d      	str	r5, [r7, #0]
 800e14c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e150:	6030      	str	r0, [r6, #0]
 800e152:	4620      	mov	r0, r4
 800e154:	b003      	add	sp, #12
 800e156:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e15a:	6161      	str	r1, [r4, #20]
 800e15c:	e7ea      	b.n	800e134 <__d2b+0x58>
 800e15e:	a801      	add	r0, sp, #4
 800e160:	f7ff fce9 	bl	800db36 <__lo0bits>
 800e164:	9b01      	ldr	r3, [sp, #4]
 800e166:	6163      	str	r3, [r4, #20]
 800e168:	3020      	adds	r0, #32
 800e16a:	2201      	movs	r2, #1
 800e16c:	e7e8      	b.n	800e140 <__d2b+0x64>
 800e16e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e172:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e176:	6038      	str	r0, [r7, #0]
 800e178:	6918      	ldr	r0, [r3, #16]
 800e17a:	f7ff fcbd 	bl	800daf8 <__hi0bits>
 800e17e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e182:	e7e5      	b.n	800e150 <__d2b+0x74>
 800e184:	080118f0 	.word	0x080118f0
 800e188:	08011961 	.word	0x08011961

0800e18c <__ratio>:
 800e18c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e190:	b085      	sub	sp, #20
 800e192:	e9cd 1000 	strd	r1, r0, [sp]
 800e196:	a902      	add	r1, sp, #8
 800e198:	f7ff ff56 	bl	800e048 <__b2d>
 800e19c:	9800      	ldr	r0, [sp, #0]
 800e19e:	a903      	add	r1, sp, #12
 800e1a0:	ec55 4b10 	vmov	r4, r5, d0
 800e1a4:	f7ff ff50 	bl	800e048 <__b2d>
 800e1a8:	9b01      	ldr	r3, [sp, #4]
 800e1aa:	6919      	ldr	r1, [r3, #16]
 800e1ac:	9b00      	ldr	r3, [sp, #0]
 800e1ae:	691b      	ldr	r3, [r3, #16]
 800e1b0:	1ac9      	subs	r1, r1, r3
 800e1b2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e1b6:	1a9b      	subs	r3, r3, r2
 800e1b8:	ec5b ab10 	vmov	sl, fp, d0
 800e1bc:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	bfce      	itee	gt
 800e1c4:	462a      	movgt	r2, r5
 800e1c6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e1ca:	465a      	movle	r2, fp
 800e1cc:	462f      	mov	r7, r5
 800e1ce:	46d9      	mov	r9, fp
 800e1d0:	bfcc      	ite	gt
 800e1d2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e1d6:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800e1da:	464b      	mov	r3, r9
 800e1dc:	4652      	mov	r2, sl
 800e1de:	4620      	mov	r0, r4
 800e1e0:	4639      	mov	r1, r7
 800e1e2:	f7f2 fb43 	bl	800086c <__aeabi_ddiv>
 800e1e6:	ec41 0b10 	vmov	d0, r0, r1
 800e1ea:	b005      	add	sp, #20
 800e1ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e1f0 <__copybits>:
 800e1f0:	3901      	subs	r1, #1
 800e1f2:	b570      	push	{r4, r5, r6, lr}
 800e1f4:	1149      	asrs	r1, r1, #5
 800e1f6:	6914      	ldr	r4, [r2, #16]
 800e1f8:	3101      	adds	r1, #1
 800e1fa:	f102 0314 	add.w	r3, r2, #20
 800e1fe:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e202:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e206:	1f05      	subs	r5, r0, #4
 800e208:	42a3      	cmp	r3, r4
 800e20a:	d30c      	bcc.n	800e226 <__copybits+0x36>
 800e20c:	1aa3      	subs	r3, r4, r2
 800e20e:	3b11      	subs	r3, #17
 800e210:	f023 0303 	bic.w	r3, r3, #3
 800e214:	3211      	adds	r2, #17
 800e216:	42a2      	cmp	r2, r4
 800e218:	bf88      	it	hi
 800e21a:	2300      	movhi	r3, #0
 800e21c:	4418      	add	r0, r3
 800e21e:	2300      	movs	r3, #0
 800e220:	4288      	cmp	r0, r1
 800e222:	d305      	bcc.n	800e230 <__copybits+0x40>
 800e224:	bd70      	pop	{r4, r5, r6, pc}
 800e226:	f853 6b04 	ldr.w	r6, [r3], #4
 800e22a:	f845 6f04 	str.w	r6, [r5, #4]!
 800e22e:	e7eb      	b.n	800e208 <__copybits+0x18>
 800e230:	f840 3b04 	str.w	r3, [r0], #4
 800e234:	e7f4      	b.n	800e220 <__copybits+0x30>

0800e236 <__any_on>:
 800e236:	f100 0214 	add.w	r2, r0, #20
 800e23a:	6900      	ldr	r0, [r0, #16]
 800e23c:	114b      	asrs	r3, r1, #5
 800e23e:	4298      	cmp	r0, r3
 800e240:	b510      	push	{r4, lr}
 800e242:	db11      	blt.n	800e268 <__any_on+0x32>
 800e244:	dd0a      	ble.n	800e25c <__any_on+0x26>
 800e246:	f011 011f 	ands.w	r1, r1, #31
 800e24a:	d007      	beq.n	800e25c <__any_on+0x26>
 800e24c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e250:	fa24 f001 	lsr.w	r0, r4, r1
 800e254:	fa00 f101 	lsl.w	r1, r0, r1
 800e258:	428c      	cmp	r4, r1
 800e25a:	d10b      	bne.n	800e274 <__any_on+0x3e>
 800e25c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e260:	4293      	cmp	r3, r2
 800e262:	d803      	bhi.n	800e26c <__any_on+0x36>
 800e264:	2000      	movs	r0, #0
 800e266:	bd10      	pop	{r4, pc}
 800e268:	4603      	mov	r3, r0
 800e26a:	e7f7      	b.n	800e25c <__any_on+0x26>
 800e26c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e270:	2900      	cmp	r1, #0
 800e272:	d0f5      	beq.n	800e260 <__any_on+0x2a>
 800e274:	2001      	movs	r0, #1
 800e276:	e7f6      	b.n	800e266 <__any_on+0x30>

0800e278 <_strtoul_l.constprop.0>:
 800e278:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e27c:	4e34      	ldr	r6, [pc, #208]	@ (800e350 <_strtoul_l.constprop.0+0xd8>)
 800e27e:	4686      	mov	lr, r0
 800e280:	460d      	mov	r5, r1
 800e282:	4628      	mov	r0, r5
 800e284:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e288:	5d37      	ldrb	r7, [r6, r4]
 800e28a:	f017 0708 	ands.w	r7, r7, #8
 800e28e:	d1f8      	bne.n	800e282 <_strtoul_l.constprop.0+0xa>
 800e290:	2c2d      	cmp	r4, #45	@ 0x2d
 800e292:	d12f      	bne.n	800e2f4 <_strtoul_l.constprop.0+0x7c>
 800e294:	782c      	ldrb	r4, [r5, #0]
 800e296:	2701      	movs	r7, #1
 800e298:	1c85      	adds	r5, r0, #2
 800e29a:	f033 0010 	bics.w	r0, r3, #16
 800e29e:	d109      	bne.n	800e2b4 <_strtoul_l.constprop.0+0x3c>
 800e2a0:	2c30      	cmp	r4, #48	@ 0x30
 800e2a2:	d12c      	bne.n	800e2fe <_strtoul_l.constprop.0+0x86>
 800e2a4:	7828      	ldrb	r0, [r5, #0]
 800e2a6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800e2aa:	2858      	cmp	r0, #88	@ 0x58
 800e2ac:	d127      	bne.n	800e2fe <_strtoul_l.constprop.0+0x86>
 800e2ae:	786c      	ldrb	r4, [r5, #1]
 800e2b0:	2310      	movs	r3, #16
 800e2b2:	3502      	adds	r5, #2
 800e2b4:	f04f 38ff 	mov.w	r8, #4294967295
 800e2b8:	2600      	movs	r6, #0
 800e2ba:	fbb8 f8f3 	udiv	r8, r8, r3
 800e2be:	fb03 f908 	mul.w	r9, r3, r8
 800e2c2:	ea6f 0909 	mvn.w	r9, r9
 800e2c6:	4630      	mov	r0, r6
 800e2c8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800e2cc:	f1bc 0f09 	cmp.w	ip, #9
 800e2d0:	d81c      	bhi.n	800e30c <_strtoul_l.constprop.0+0x94>
 800e2d2:	4664      	mov	r4, ip
 800e2d4:	42a3      	cmp	r3, r4
 800e2d6:	dd2a      	ble.n	800e32e <_strtoul_l.constprop.0+0xb6>
 800e2d8:	f1b6 3fff 	cmp.w	r6, #4294967295
 800e2dc:	d007      	beq.n	800e2ee <_strtoul_l.constprop.0+0x76>
 800e2de:	4580      	cmp	r8, r0
 800e2e0:	d322      	bcc.n	800e328 <_strtoul_l.constprop.0+0xb0>
 800e2e2:	d101      	bne.n	800e2e8 <_strtoul_l.constprop.0+0x70>
 800e2e4:	45a1      	cmp	r9, r4
 800e2e6:	db1f      	blt.n	800e328 <_strtoul_l.constprop.0+0xb0>
 800e2e8:	fb00 4003 	mla	r0, r0, r3, r4
 800e2ec:	2601      	movs	r6, #1
 800e2ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e2f2:	e7e9      	b.n	800e2c8 <_strtoul_l.constprop.0+0x50>
 800e2f4:	2c2b      	cmp	r4, #43	@ 0x2b
 800e2f6:	bf04      	itt	eq
 800e2f8:	782c      	ldrbeq	r4, [r5, #0]
 800e2fa:	1c85      	addeq	r5, r0, #2
 800e2fc:	e7cd      	b.n	800e29a <_strtoul_l.constprop.0+0x22>
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d1d8      	bne.n	800e2b4 <_strtoul_l.constprop.0+0x3c>
 800e302:	2c30      	cmp	r4, #48	@ 0x30
 800e304:	bf0c      	ite	eq
 800e306:	2308      	moveq	r3, #8
 800e308:	230a      	movne	r3, #10
 800e30a:	e7d3      	b.n	800e2b4 <_strtoul_l.constprop.0+0x3c>
 800e30c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800e310:	f1bc 0f19 	cmp.w	ip, #25
 800e314:	d801      	bhi.n	800e31a <_strtoul_l.constprop.0+0xa2>
 800e316:	3c37      	subs	r4, #55	@ 0x37
 800e318:	e7dc      	b.n	800e2d4 <_strtoul_l.constprop.0+0x5c>
 800e31a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800e31e:	f1bc 0f19 	cmp.w	ip, #25
 800e322:	d804      	bhi.n	800e32e <_strtoul_l.constprop.0+0xb6>
 800e324:	3c57      	subs	r4, #87	@ 0x57
 800e326:	e7d5      	b.n	800e2d4 <_strtoul_l.constprop.0+0x5c>
 800e328:	f04f 36ff 	mov.w	r6, #4294967295
 800e32c:	e7df      	b.n	800e2ee <_strtoul_l.constprop.0+0x76>
 800e32e:	1c73      	adds	r3, r6, #1
 800e330:	d106      	bne.n	800e340 <_strtoul_l.constprop.0+0xc8>
 800e332:	2322      	movs	r3, #34	@ 0x22
 800e334:	f8ce 3000 	str.w	r3, [lr]
 800e338:	4630      	mov	r0, r6
 800e33a:	b932      	cbnz	r2, 800e34a <_strtoul_l.constprop.0+0xd2>
 800e33c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e340:	b107      	cbz	r7, 800e344 <_strtoul_l.constprop.0+0xcc>
 800e342:	4240      	negs	r0, r0
 800e344:	2a00      	cmp	r2, #0
 800e346:	d0f9      	beq.n	800e33c <_strtoul_l.constprop.0+0xc4>
 800e348:	b106      	cbz	r6, 800e34c <_strtoul_l.constprop.0+0xd4>
 800e34a:	1e69      	subs	r1, r5, #1
 800e34c:	6011      	str	r1, [r2, #0]
 800e34e:	e7f5      	b.n	800e33c <_strtoul_l.constprop.0+0xc4>
 800e350:	08011689 	.word	0x08011689

0800e354 <_strtoul_r>:
 800e354:	f7ff bf90 	b.w	800e278 <_strtoul_l.constprop.0>

0800e358 <strtoul>:
 800e358:	4613      	mov	r3, r2
 800e35a:	460a      	mov	r2, r1
 800e35c:	4601      	mov	r1, r0
 800e35e:	4802      	ldr	r0, [pc, #8]	@ (800e368 <strtoul+0x10>)
 800e360:	6800      	ldr	r0, [r0, #0]
 800e362:	f7ff bf89 	b.w	800e278 <_strtoul_l.constprop.0>
 800e366:	bf00      	nop
 800e368:	200001a4 	.word	0x200001a4

0800e36c <__ascii_wctomb>:
 800e36c:	4603      	mov	r3, r0
 800e36e:	4608      	mov	r0, r1
 800e370:	b141      	cbz	r1, 800e384 <__ascii_wctomb+0x18>
 800e372:	2aff      	cmp	r2, #255	@ 0xff
 800e374:	d904      	bls.n	800e380 <__ascii_wctomb+0x14>
 800e376:	228a      	movs	r2, #138	@ 0x8a
 800e378:	601a      	str	r2, [r3, #0]
 800e37a:	f04f 30ff 	mov.w	r0, #4294967295
 800e37e:	4770      	bx	lr
 800e380:	700a      	strb	r2, [r1, #0]
 800e382:	2001      	movs	r0, #1
 800e384:	4770      	bx	lr

0800e386 <__ssputs_r>:
 800e386:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e38a:	688e      	ldr	r6, [r1, #8]
 800e38c:	461f      	mov	r7, r3
 800e38e:	42be      	cmp	r6, r7
 800e390:	680b      	ldr	r3, [r1, #0]
 800e392:	4682      	mov	sl, r0
 800e394:	460c      	mov	r4, r1
 800e396:	4690      	mov	r8, r2
 800e398:	d82d      	bhi.n	800e3f6 <__ssputs_r+0x70>
 800e39a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e39e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e3a2:	d026      	beq.n	800e3f2 <__ssputs_r+0x6c>
 800e3a4:	6965      	ldr	r5, [r4, #20]
 800e3a6:	6909      	ldr	r1, [r1, #16]
 800e3a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e3ac:	eba3 0901 	sub.w	r9, r3, r1
 800e3b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e3b4:	1c7b      	adds	r3, r7, #1
 800e3b6:	444b      	add	r3, r9
 800e3b8:	106d      	asrs	r5, r5, #1
 800e3ba:	429d      	cmp	r5, r3
 800e3bc:	bf38      	it	cc
 800e3be:	461d      	movcc	r5, r3
 800e3c0:	0553      	lsls	r3, r2, #21
 800e3c2:	d527      	bpl.n	800e414 <__ssputs_r+0x8e>
 800e3c4:	4629      	mov	r1, r5
 800e3c6:	f7fb f987 	bl	80096d8 <_malloc_r>
 800e3ca:	4606      	mov	r6, r0
 800e3cc:	b360      	cbz	r0, 800e428 <__ssputs_r+0xa2>
 800e3ce:	6921      	ldr	r1, [r4, #16]
 800e3d0:	464a      	mov	r2, r9
 800e3d2:	f7fe f851 	bl	800c478 <memcpy>
 800e3d6:	89a3      	ldrh	r3, [r4, #12]
 800e3d8:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e3dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e3e0:	81a3      	strh	r3, [r4, #12]
 800e3e2:	6126      	str	r6, [r4, #16]
 800e3e4:	6165      	str	r5, [r4, #20]
 800e3e6:	444e      	add	r6, r9
 800e3e8:	eba5 0509 	sub.w	r5, r5, r9
 800e3ec:	6026      	str	r6, [r4, #0]
 800e3ee:	60a5      	str	r5, [r4, #8]
 800e3f0:	463e      	mov	r6, r7
 800e3f2:	42be      	cmp	r6, r7
 800e3f4:	d900      	bls.n	800e3f8 <__ssputs_r+0x72>
 800e3f6:	463e      	mov	r6, r7
 800e3f8:	6820      	ldr	r0, [r4, #0]
 800e3fa:	4632      	mov	r2, r6
 800e3fc:	4641      	mov	r1, r8
 800e3fe:	f000 ff2a 	bl	800f256 <memmove>
 800e402:	68a3      	ldr	r3, [r4, #8]
 800e404:	1b9b      	subs	r3, r3, r6
 800e406:	60a3      	str	r3, [r4, #8]
 800e408:	6823      	ldr	r3, [r4, #0]
 800e40a:	4433      	add	r3, r6
 800e40c:	6023      	str	r3, [r4, #0]
 800e40e:	2000      	movs	r0, #0
 800e410:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e414:	462a      	mov	r2, r5
 800e416:	f000 ff9d 	bl	800f354 <_realloc_r>
 800e41a:	4606      	mov	r6, r0
 800e41c:	2800      	cmp	r0, #0
 800e41e:	d1e0      	bne.n	800e3e2 <__ssputs_r+0x5c>
 800e420:	6921      	ldr	r1, [r4, #16]
 800e422:	4650      	mov	r0, sl
 800e424:	f7fe fe9c 	bl	800d160 <_free_r>
 800e428:	230c      	movs	r3, #12
 800e42a:	f8ca 3000 	str.w	r3, [sl]
 800e42e:	89a3      	ldrh	r3, [r4, #12]
 800e430:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e434:	81a3      	strh	r3, [r4, #12]
 800e436:	f04f 30ff 	mov.w	r0, #4294967295
 800e43a:	e7e9      	b.n	800e410 <__ssputs_r+0x8a>

0800e43c <_svfiprintf_r>:
 800e43c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e440:	4698      	mov	r8, r3
 800e442:	898b      	ldrh	r3, [r1, #12]
 800e444:	061b      	lsls	r3, r3, #24
 800e446:	b09d      	sub	sp, #116	@ 0x74
 800e448:	4607      	mov	r7, r0
 800e44a:	460d      	mov	r5, r1
 800e44c:	4614      	mov	r4, r2
 800e44e:	d510      	bpl.n	800e472 <_svfiprintf_r+0x36>
 800e450:	690b      	ldr	r3, [r1, #16]
 800e452:	b973      	cbnz	r3, 800e472 <_svfiprintf_r+0x36>
 800e454:	2140      	movs	r1, #64	@ 0x40
 800e456:	f7fb f93f 	bl	80096d8 <_malloc_r>
 800e45a:	6028      	str	r0, [r5, #0]
 800e45c:	6128      	str	r0, [r5, #16]
 800e45e:	b930      	cbnz	r0, 800e46e <_svfiprintf_r+0x32>
 800e460:	230c      	movs	r3, #12
 800e462:	603b      	str	r3, [r7, #0]
 800e464:	f04f 30ff 	mov.w	r0, #4294967295
 800e468:	b01d      	add	sp, #116	@ 0x74
 800e46a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e46e:	2340      	movs	r3, #64	@ 0x40
 800e470:	616b      	str	r3, [r5, #20]
 800e472:	2300      	movs	r3, #0
 800e474:	9309      	str	r3, [sp, #36]	@ 0x24
 800e476:	2320      	movs	r3, #32
 800e478:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e47c:	f8cd 800c 	str.w	r8, [sp, #12]
 800e480:	2330      	movs	r3, #48	@ 0x30
 800e482:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e620 <_svfiprintf_r+0x1e4>
 800e486:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e48a:	f04f 0901 	mov.w	r9, #1
 800e48e:	4623      	mov	r3, r4
 800e490:	469a      	mov	sl, r3
 800e492:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e496:	b10a      	cbz	r2, 800e49c <_svfiprintf_r+0x60>
 800e498:	2a25      	cmp	r2, #37	@ 0x25
 800e49a:	d1f9      	bne.n	800e490 <_svfiprintf_r+0x54>
 800e49c:	ebba 0b04 	subs.w	fp, sl, r4
 800e4a0:	d00b      	beq.n	800e4ba <_svfiprintf_r+0x7e>
 800e4a2:	465b      	mov	r3, fp
 800e4a4:	4622      	mov	r2, r4
 800e4a6:	4629      	mov	r1, r5
 800e4a8:	4638      	mov	r0, r7
 800e4aa:	f7ff ff6c 	bl	800e386 <__ssputs_r>
 800e4ae:	3001      	adds	r0, #1
 800e4b0:	f000 80a7 	beq.w	800e602 <_svfiprintf_r+0x1c6>
 800e4b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e4b6:	445a      	add	r2, fp
 800e4b8:	9209      	str	r2, [sp, #36]	@ 0x24
 800e4ba:	f89a 3000 	ldrb.w	r3, [sl]
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	f000 809f 	beq.w	800e602 <_svfiprintf_r+0x1c6>
 800e4c4:	2300      	movs	r3, #0
 800e4c6:	f04f 32ff 	mov.w	r2, #4294967295
 800e4ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e4ce:	f10a 0a01 	add.w	sl, sl, #1
 800e4d2:	9304      	str	r3, [sp, #16]
 800e4d4:	9307      	str	r3, [sp, #28]
 800e4d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e4da:	931a      	str	r3, [sp, #104]	@ 0x68
 800e4dc:	4654      	mov	r4, sl
 800e4de:	2205      	movs	r2, #5
 800e4e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4e4:	484e      	ldr	r0, [pc, #312]	@ (800e620 <_svfiprintf_r+0x1e4>)
 800e4e6:	f7f1 fe83 	bl	80001f0 <memchr>
 800e4ea:	9a04      	ldr	r2, [sp, #16]
 800e4ec:	b9d8      	cbnz	r0, 800e526 <_svfiprintf_r+0xea>
 800e4ee:	06d0      	lsls	r0, r2, #27
 800e4f0:	bf44      	itt	mi
 800e4f2:	2320      	movmi	r3, #32
 800e4f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4f8:	0711      	lsls	r1, r2, #28
 800e4fa:	bf44      	itt	mi
 800e4fc:	232b      	movmi	r3, #43	@ 0x2b
 800e4fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e502:	f89a 3000 	ldrb.w	r3, [sl]
 800e506:	2b2a      	cmp	r3, #42	@ 0x2a
 800e508:	d015      	beq.n	800e536 <_svfiprintf_r+0xfa>
 800e50a:	9a07      	ldr	r2, [sp, #28]
 800e50c:	4654      	mov	r4, sl
 800e50e:	2000      	movs	r0, #0
 800e510:	f04f 0c0a 	mov.w	ip, #10
 800e514:	4621      	mov	r1, r4
 800e516:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e51a:	3b30      	subs	r3, #48	@ 0x30
 800e51c:	2b09      	cmp	r3, #9
 800e51e:	d94b      	bls.n	800e5b8 <_svfiprintf_r+0x17c>
 800e520:	b1b0      	cbz	r0, 800e550 <_svfiprintf_r+0x114>
 800e522:	9207      	str	r2, [sp, #28]
 800e524:	e014      	b.n	800e550 <_svfiprintf_r+0x114>
 800e526:	eba0 0308 	sub.w	r3, r0, r8
 800e52a:	fa09 f303 	lsl.w	r3, r9, r3
 800e52e:	4313      	orrs	r3, r2
 800e530:	9304      	str	r3, [sp, #16]
 800e532:	46a2      	mov	sl, r4
 800e534:	e7d2      	b.n	800e4dc <_svfiprintf_r+0xa0>
 800e536:	9b03      	ldr	r3, [sp, #12]
 800e538:	1d19      	adds	r1, r3, #4
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	9103      	str	r1, [sp, #12]
 800e53e:	2b00      	cmp	r3, #0
 800e540:	bfbb      	ittet	lt
 800e542:	425b      	neglt	r3, r3
 800e544:	f042 0202 	orrlt.w	r2, r2, #2
 800e548:	9307      	strge	r3, [sp, #28]
 800e54a:	9307      	strlt	r3, [sp, #28]
 800e54c:	bfb8      	it	lt
 800e54e:	9204      	strlt	r2, [sp, #16]
 800e550:	7823      	ldrb	r3, [r4, #0]
 800e552:	2b2e      	cmp	r3, #46	@ 0x2e
 800e554:	d10a      	bne.n	800e56c <_svfiprintf_r+0x130>
 800e556:	7863      	ldrb	r3, [r4, #1]
 800e558:	2b2a      	cmp	r3, #42	@ 0x2a
 800e55a:	d132      	bne.n	800e5c2 <_svfiprintf_r+0x186>
 800e55c:	9b03      	ldr	r3, [sp, #12]
 800e55e:	1d1a      	adds	r2, r3, #4
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	9203      	str	r2, [sp, #12]
 800e564:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e568:	3402      	adds	r4, #2
 800e56a:	9305      	str	r3, [sp, #20]
 800e56c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e630 <_svfiprintf_r+0x1f4>
 800e570:	7821      	ldrb	r1, [r4, #0]
 800e572:	2203      	movs	r2, #3
 800e574:	4650      	mov	r0, sl
 800e576:	f7f1 fe3b 	bl	80001f0 <memchr>
 800e57a:	b138      	cbz	r0, 800e58c <_svfiprintf_r+0x150>
 800e57c:	9b04      	ldr	r3, [sp, #16]
 800e57e:	eba0 000a 	sub.w	r0, r0, sl
 800e582:	2240      	movs	r2, #64	@ 0x40
 800e584:	4082      	lsls	r2, r0
 800e586:	4313      	orrs	r3, r2
 800e588:	3401      	adds	r4, #1
 800e58a:	9304      	str	r3, [sp, #16]
 800e58c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e590:	4824      	ldr	r0, [pc, #144]	@ (800e624 <_svfiprintf_r+0x1e8>)
 800e592:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e596:	2206      	movs	r2, #6
 800e598:	f7f1 fe2a 	bl	80001f0 <memchr>
 800e59c:	2800      	cmp	r0, #0
 800e59e:	d036      	beq.n	800e60e <_svfiprintf_r+0x1d2>
 800e5a0:	4b21      	ldr	r3, [pc, #132]	@ (800e628 <_svfiprintf_r+0x1ec>)
 800e5a2:	bb1b      	cbnz	r3, 800e5ec <_svfiprintf_r+0x1b0>
 800e5a4:	9b03      	ldr	r3, [sp, #12]
 800e5a6:	3307      	adds	r3, #7
 800e5a8:	f023 0307 	bic.w	r3, r3, #7
 800e5ac:	3308      	adds	r3, #8
 800e5ae:	9303      	str	r3, [sp, #12]
 800e5b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5b2:	4433      	add	r3, r6
 800e5b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e5b6:	e76a      	b.n	800e48e <_svfiprintf_r+0x52>
 800e5b8:	fb0c 3202 	mla	r2, ip, r2, r3
 800e5bc:	460c      	mov	r4, r1
 800e5be:	2001      	movs	r0, #1
 800e5c0:	e7a8      	b.n	800e514 <_svfiprintf_r+0xd8>
 800e5c2:	2300      	movs	r3, #0
 800e5c4:	3401      	adds	r4, #1
 800e5c6:	9305      	str	r3, [sp, #20]
 800e5c8:	4619      	mov	r1, r3
 800e5ca:	f04f 0c0a 	mov.w	ip, #10
 800e5ce:	4620      	mov	r0, r4
 800e5d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e5d4:	3a30      	subs	r2, #48	@ 0x30
 800e5d6:	2a09      	cmp	r2, #9
 800e5d8:	d903      	bls.n	800e5e2 <_svfiprintf_r+0x1a6>
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d0c6      	beq.n	800e56c <_svfiprintf_r+0x130>
 800e5de:	9105      	str	r1, [sp, #20]
 800e5e0:	e7c4      	b.n	800e56c <_svfiprintf_r+0x130>
 800e5e2:	fb0c 2101 	mla	r1, ip, r1, r2
 800e5e6:	4604      	mov	r4, r0
 800e5e8:	2301      	movs	r3, #1
 800e5ea:	e7f0      	b.n	800e5ce <_svfiprintf_r+0x192>
 800e5ec:	ab03      	add	r3, sp, #12
 800e5ee:	9300      	str	r3, [sp, #0]
 800e5f0:	462a      	mov	r2, r5
 800e5f2:	4b0e      	ldr	r3, [pc, #56]	@ (800e62c <_svfiprintf_r+0x1f0>)
 800e5f4:	a904      	add	r1, sp, #16
 800e5f6:	4638      	mov	r0, r7
 800e5f8:	f7fc f836 	bl	800a668 <_printf_float>
 800e5fc:	1c42      	adds	r2, r0, #1
 800e5fe:	4606      	mov	r6, r0
 800e600:	d1d6      	bne.n	800e5b0 <_svfiprintf_r+0x174>
 800e602:	89ab      	ldrh	r3, [r5, #12]
 800e604:	065b      	lsls	r3, r3, #25
 800e606:	f53f af2d 	bmi.w	800e464 <_svfiprintf_r+0x28>
 800e60a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e60c:	e72c      	b.n	800e468 <_svfiprintf_r+0x2c>
 800e60e:	ab03      	add	r3, sp, #12
 800e610:	9300      	str	r3, [sp, #0]
 800e612:	462a      	mov	r2, r5
 800e614:	4b05      	ldr	r3, [pc, #20]	@ (800e62c <_svfiprintf_r+0x1f0>)
 800e616:	a904      	add	r1, sp, #16
 800e618:	4638      	mov	r0, r7
 800e61a:	f7fc fabd 	bl	800ab98 <_printf_i>
 800e61e:	e7ed      	b.n	800e5fc <_svfiprintf_r+0x1c0>
 800e620:	08011ab8 	.word	0x08011ab8
 800e624:	08011ac2 	.word	0x08011ac2
 800e628:	0800a669 	.word	0x0800a669
 800e62c:	0800e387 	.word	0x0800e387
 800e630:	08011abe 	.word	0x08011abe

0800e634 <_sungetc_r>:
 800e634:	b538      	push	{r3, r4, r5, lr}
 800e636:	1c4b      	adds	r3, r1, #1
 800e638:	4614      	mov	r4, r2
 800e63a:	d103      	bne.n	800e644 <_sungetc_r+0x10>
 800e63c:	f04f 35ff 	mov.w	r5, #4294967295
 800e640:	4628      	mov	r0, r5
 800e642:	bd38      	pop	{r3, r4, r5, pc}
 800e644:	8993      	ldrh	r3, [r2, #12]
 800e646:	f023 0320 	bic.w	r3, r3, #32
 800e64a:	8193      	strh	r3, [r2, #12]
 800e64c:	6853      	ldr	r3, [r2, #4]
 800e64e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800e650:	b2cd      	uxtb	r5, r1
 800e652:	b18a      	cbz	r2, 800e678 <_sungetc_r+0x44>
 800e654:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800e656:	429a      	cmp	r2, r3
 800e658:	dd08      	ble.n	800e66c <_sungetc_r+0x38>
 800e65a:	6823      	ldr	r3, [r4, #0]
 800e65c:	1e5a      	subs	r2, r3, #1
 800e65e:	6022      	str	r2, [r4, #0]
 800e660:	f803 5c01 	strb.w	r5, [r3, #-1]
 800e664:	6863      	ldr	r3, [r4, #4]
 800e666:	3301      	adds	r3, #1
 800e668:	6063      	str	r3, [r4, #4]
 800e66a:	e7e9      	b.n	800e640 <_sungetc_r+0xc>
 800e66c:	4621      	mov	r1, r4
 800e66e:	f000 fdb8 	bl	800f1e2 <__submore>
 800e672:	2800      	cmp	r0, #0
 800e674:	d0f1      	beq.n	800e65a <_sungetc_r+0x26>
 800e676:	e7e1      	b.n	800e63c <_sungetc_r+0x8>
 800e678:	6921      	ldr	r1, [r4, #16]
 800e67a:	6822      	ldr	r2, [r4, #0]
 800e67c:	b141      	cbz	r1, 800e690 <_sungetc_r+0x5c>
 800e67e:	4291      	cmp	r1, r2
 800e680:	d206      	bcs.n	800e690 <_sungetc_r+0x5c>
 800e682:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800e686:	42a9      	cmp	r1, r5
 800e688:	d102      	bne.n	800e690 <_sungetc_r+0x5c>
 800e68a:	3a01      	subs	r2, #1
 800e68c:	6022      	str	r2, [r4, #0]
 800e68e:	e7ea      	b.n	800e666 <_sungetc_r+0x32>
 800e690:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800e694:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e698:	6363      	str	r3, [r4, #52]	@ 0x34
 800e69a:	2303      	movs	r3, #3
 800e69c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800e69e:	4623      	mov	r3, r4
 800e6a0:	f803 5f46 	strb.w	r5, [r3, #70]!
 800e6a4:	6023      	str	r3, [r4, #0]
 800e6a6:	2301      	movs	r3, #1
 800e6a8:	e7de      	b.n	800e668 <_sungetc_r+0x34>

0800e6aa <__ssrefill_r>:
 800e6aa:	b510      	push	{r4, lr}
 800e6ac:	460c      	mov	r4, r1
 800e6ae:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800e6b0:	b169      	cbz	r1, 800e6ce <__ssrefill_r+0x24>
 800e6b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e6b6:	4299      	cmp	r1, r3
 800e6b8:	d001      	beq.n	800e6be <__ssrefill_r+0x14>
 800e6ba:	f7fe fd51 	bl	800d160 <_free_r>
 800e6be:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e6c0:	6063      	str	r3, [r4, #4]
 800e6c2:	2000      	movs	r0, #0
 800e6c4:	6360      	str	r0, [r4, #52]	@ 0x34
 800e6c6:	b113      	cbz	r3, 800e6ce <__ssrefill_r+0x24>
 800e6c8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800e6ca:	6023      	str	r3, [r4, #0]
 800e6cc:	bd10      	pop	{r4, pc}
 800e6ce:	6923      	ldr	r3, [r4, #16]
 800e6d0:	6023      	str	r3, [r4, #0]
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	6063      	str	r3, [r4, #4]
 800e6d6:	89a3      	ldrh	r3, [r4, #12]
 800e6d8:	f043 0320 	orr.w	r3, r3, #32
 800e6dc:	81a3      	strh	r3, [r4, #12]
 800e6de:	f04f 30ff 	mov.w	r0, #4294967295
 800e6e2:	e7f3      	b.n	800e6cc <__ssrefill_r+0x22>

0800e6e4 <__ssvfiscanf_r>:
 800e6e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e6e8:	460c      	mov	r4, r1
 800e6ea:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800e6ee:	2100      	movs	r1, #0
 800e6f0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800e6f4:	49a5      	ldr	r1, [pc, #660]	@ (800e98c <__ssvfiscanf_r+0x2a8>)
 800e6f6:	91a0      	str	r1, [sp, #640]	@ 0x280
 800e6f8:	f10d 0804 	add.w	r8, sp, #4
 800e6fc:	49a4      	ldr	r1, [pc, #656]	@ (800e990 <__ssvfiscanf_r+0x2ac>)
 800e6fe:	4fa5      	ldr	r7, [pc, #660]	@ (800e994 <__ssvfiscanf_r+0x2b0>)
 800e700:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800e704:	4606      	mov	r6, r0
 800e706:	91a1      	str	r1, [sp, #644]	@ 0x284
 800e708:	9300      	str	r3, [sp, #0]
 800e70a:	7813      	ldrb	r3, [r2, #0]
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	f000 8158 	beq.w	800e9c2 <__ssvfiscanf_r+0x2de>
 800e712:	5cf9      	ldrb	r1, [r7, r3]
 800e714:	f011 0108 	ands.w	r1, r1, #8
 800e718:	f102 0501 	add.w	r5, r2, #1
 800e71c:	d019      	beq.n	800e752 <__ssvfiscanf_r+0x6e>
 800e71e:	6863      	ldr	r3, [r4, #4]
 800e720:	2b00      	cmp	r3, #0
 800e722:	dd0f      	ble.n	800e744 <__ssvfiscanf_r+0x60>
 800e724:	6823      	ldr	r3, [r4, #0]
 800e726:	781a      	ldrb	r2, [r3, #0]
 800e728:	5cba      	ldrb	r2, [r7, r2]
 800e72a:	0712      	lsls	r2, r2, #28
 800e72c:	d401      	bmi.n	800e732 <__ssvfiscanf_r+0x4e>
 800e72e:	462a      	mov	r2, r5
 800e730:	e7eb      	b.n	800e70a <__ssvfiscanf_r+0x26>
 800e732:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e734:	3201      	adds	r2, #1
 800e736:	9245      	str	r2, [sp, #276]	@ 0x114
 800e738:	6862      	ldr	r2, [r4, #4]
 800e73a:	3301      	adds	r3, #1
 800e73c:	3a01      	subs	r2, #1
 800e73e:	6062      	str	r2, [r4, #4]
 800e740:	6023      	str	r3, [r4, #0]
 800e742:	e7ec      	b.n	800e71e <__ssvfiscanf_r+0x3a>
 800e744:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e746:	4621      	mov	r1, r4
 800e748:	4630      	mov	r0, r6
 800e74a:	4798      	blx	r3
 800e74c:	2800      	cmp	r0, #0
 800e74e:	d0e9      	beq.n	800e724 <__ssvfiscanf_r+0x40>
 800e750:	e7ed      	b.n	800e72e <__ssvfiscanf_r+0x4a>
 800e752:	2b25      	cmp	r3, #37	@ 0x25
 800e754:	d012      	beq.n	800e77c <__ssvfiscanf_r+0x98>
 800e756:	4699      	mov	r9, r3
 800e758:	6863      	ldr	r3, [r4, #4]
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	f340 8093 	ble.w	800e886 <__ssvfiscanf_r+0x1a2>
 800e760:	6822      	ldr	r2, [r4, #0]
 800e762:	7813      	ldrb	r3, [r2, #0]
 800e764:	454b      	cmp	r3, r9
 800e766:	f040 812c 	bne.w	800e9c2 <__ssvfiscanf_r+0x2de>
 800e76a:	6863      	ldr	r3, [r4, #4]
 800e76c:	3b01      	subs	r3, #1
 800e76e:	6063      	str	r3, [r4, #4]
 800e770:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800e772:	3201      	adds	r2, #1
 800e774:	3301      	adds	r3, #1
 800e776:	6022      	str	r2, [r4, #0]
 800e778:	9345      	str	r3, [sp, #276]	@ 0x114
 800e77a:	e7d8      	b.n	800e72e <__ssvfiscanf_r+0x4a>
 800e77c:	9141      	str	r1, [sp, #260]	@ 0x104
 800e77e:	9143      	str	r1, [sp, #268]	@ 0x10c
 800e780:	7853      	ldrb	r3, [r2, #1]
 800e782:	2b2a      	cmp	r3, #42	@ 0x2a
 800e784:	bf02      	ittt	eq
 800e786:	2310      	moveq	r3, #16
 800e788:	1c95      	addeq	r5, r2, #2
 800e78a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800e78c:	220a      	movs	r2, #10
 800e78e:	46a9      	mov	r9, r5
 800e790:	f819 1b01 	ldrb.w	r1, [r9], #1
 800e794:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800e798:	2b09      	cmp	r3, #9
 800e79a:	d91e      	bls.n	800e7da <__ssvfiscanf_r+0xf6>
 800e79c:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800e998 <__ssvfiscanf_r+0x2b4>
 800e7a0:	2203      	movs	r2, #3
 800e7a2:	4650      	mov	r0, sl
 800e7a4:	f7f1 fd24 	bl	80001f0 <memchr>
 800e7a8:	b138      	cbz	r0, 800e7ba <__ssvfiscanf_r+0xd6>
 800e7aa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e7ac:	eba0 000a 	sub.w	r0, r0, sl
 800e7b0:	2301      	movs	r3, #1
 800e7b2:	4083      	lsls	r3, r0
 800e7b4:	4313      	orrs	r3, r2
 800e7b6:	9341      	str	r3, [sp, #260]	@ 0x104
 800e7b8:	464d      	mov	r5, r9
 800e7ba:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e7be:	2b78      	cmp	r3, #120	@ 0x78
 800e7c0:	d806      	bhi.n	800e7d0 <__ssvfiscanf_r+0xec>
 800e7c2:	2b57      	cmp	r3, #87	@ 0x57
 800e7c4:	d810      	bhi.n	800e7e8 <__ssvfiscanf_r+0x104>
 800e7c6:	2b25      	cmp	r3, #37	@ 0x25
 800e7c8:	d0c5      	beq.n	800e756 <__ssvfiscanf_r+0x72>
 800e7ca:	d857      	bhi.n	800e87c <__ssvfiscanf_r+0x198>
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d065      	beq.n	800e89c <__ssvfiscanf_r+0x1b8>
 800e7d0:	2303      	movs	r3, #3
 800e7d2:	9347      	str	r3, [sp, #284]	@ 0x11c
 800e7d4:	230a      	movs	r3, #10
 800e7d6:	9342      	str	r3, [sp, #264]	@ 0x108
 800e7d8:	e078      	b.n	800e8cc <__ssvfiscanf_r+0x1e8>
 800e7da:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800e7dc:	fb02 1103 	mla	r1, r2, r3, r1
 800e7e0:	3930      	subs	r1, #48	@ 0x30
 800e7e2:	9143      	str	r1, [sp, #268]	@ 0x10c
 800e7e4:	464d      	mov	r5, r9
 800e7e6:	e7d2      	b.n	800e78e <__ssvfiscanf_r+0xaa>
 800e7e8:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800e7ec:	2a20      	cmp	r2, #32
 800e7ee:	d8ef      	bhi.n	800e7d0 <__ssvfiscanf_r+0xec>
 800e7f0:	a101      	add	r1, pc, #4	@ (adr r1, 800e7f8 <__ssvfiscanf_r+0x114>)
 800e7f2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e7f6:	bf00      	nop
 800e7f8:	0800e8ab 	.word	0x0800e8ab
 800e7fc:	0800e7d1 	.word	0x0800e7d1
 800e800:	0800e7d1 	.word	0x0800e7d1
 800e804:	0800e905 	.word	0x0800e905
 800e808:	0800e7d1 	.word	0x0800e7d1
 800e80c:	0800e7d1 	.word	0x0800e7d1
 800e810:	0800e7d1 	.word	0x0800e7d1
 800e814:	0800e7d1 	.word	0x0800e7d1
 800e818:	0800e7d1 	.word	0x0800e7d1
 800e81c:	0800e7d1 	.word	0x0800e7d1
 800e820:	0800e7d1 	.word	0x0800e7d1
 800e824:	0800e91b 	.word	0x0800e91b
 800e828:	0800e901 	.word	0x0800e901
 800e82c:	0800e883 	.word	0x0800e883
 800e830:	0800e883 	.word	0x0800e883
 800e834:	0800e883 	.word	0x0800e883
 800e838:	0800e7d1 	.word	0x0800e7d1
 800e83c:	0800e8bd 	.word	0x0800e8bd
 800e840:	0800e7d1 	.word	0x0800e7d1
 800e844:	0800e7d1 	.word	0x0800e7d1
 800e848:	0800e7d1 	.word	0x0800e7d1
 800e84c:	0800e7d1 	.word	0x0800e7d1
 800e850:	0800e92b 	.word	0x0800e92b
 800e854:	0800e8c5 	.word	0x0800e8c5
 800e858:	0800e8a3 	.word	0x0800e8a3
 800e85c:	0800e7d1 	.word	0x0800e7d1
 800e860:	0800e7d1 	.word	0x0800e7d1
 800e864:	0800e927 	.word	0x0800e927
 800e868:	0800e7d1 	.word	0x0800e7d1
 800e86c:	0800e901 	.word	0x0800e901
 800e870:	0800e7d1 	.word	0x0800e7d1
 800e874:	0800e7d1 	.word	0x0800e7d1
 800e878:	0800e8ab 	.word	0x0800e8ab
 800e87c:	3b45      	subs	r3, #69	@ 0x45
 800e87e:	2b02      	cmp	r3, #2
 800e880:	d8a6      	bhi.n	800e7d0 <__ssvfiscanf_r+0xec>
 800e882:	2305      	movs	r3, #5
 800e884:	e021      	b.n	800e8ca <__ssvfiscanf_r+0x1e6>
 800e886:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e888:	4621      	mov	r1, r4
 800e88a:	4630      	mov	r0, r6
 800e88c:	4798      	blx	r3
 800e88e:	2800      	cmp	r0, #0
 800e890:	f43f af66 	beq.w	800e760 <__ssvfiscanf_r+0x7c>
 800e894:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800e896:	2800      	cmp	r0, #0
 800e898:	f040 808b 	bne.w	800e9b2 <__ssvfiscanf_r+0x2ce>
 800e89c:	f04f 30ff 	mov.w	r0, #4294967295
 800e8a0:	e08b      	b.n	800e9ba <__ssvfiscanf_r+0x2d6>
 800e8a2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e8a4:	f042 0220 	orr.w	r2, r2, #32
 800e8a8:	9241      	str	r2, [sp, #260]	@ 0x104
 800e8aa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e8ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e8b0:	9241      	str	r2, [sp, #260]	@ 0x104
 800e8b2:	2210      	movs	r2, #16
 800e8b4:	2b6e      	cmp	r3, #110	@ 0x6e
 800e8b6:	9242      	str	r2, [sp, #264]	@ 0x108
 800e8b8:	d902      	bls.n	800e8c0 <__ssvfiscanf_r+0x1dc>
 800e8ba:	e005      	b.n	800e8c8 <__ssvfiscanf_r+0x1e4>
 800e8bc:	2300      	movs	r3, #0
 800e8be:	9342      	str	r3, [sp, #264]	@ 0x108
 800e8c0:	2303      	movs	r3, #3
 800e8c2:	e002      	b.n	800e8ca <__ssvfiscanf_r+0x1e6>
 800e8c4:	2308      	movs	r3, #8
 800e8c6:	9342      	str	r3, [sp, #264]	@ 0x108
 800e8c8:	2304      	movs	r3, #4
 800e8ca:	9347      	str	r3, [sp, #284]	@ 0x11c
 800e8cc:	6863      	ldr	r3, [r4, #4]
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	dd39      	ble.n	800e946 <__ssvfiscanf_r+0x262>
 800e8d2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e8d4:	0659      	lsls	r1, r3, #25
 800e8d6:	d404      	bmi.n	800e8e2 <__ssvfiscanf_r+0x1fe>
 800e8d8:	6823      	ldr	r3, [r4, #0]
 800e8da:	781a      	ldrb	r2, [r3, #0]
 800e8dc:	5cba      	ldrb	r2, [r7, r2]
 800e8de:	0712      	lsls	r2, r2, #28
 800e8e0:	d438      	bmi.n	800e954 <__ssvfiscanf_r+0x270>
 800e8e2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800e8e4:	2b02      	cmp	r3, #2
 800e8e6:	dc47      	bgt.n	800e978 <__ssvfiscanf_r+0x294>
 800e8e8:	466b      	mov	r3, sp
 800e8ea:	4622      	mov	r2, r4
 800e8ec:	a941      	add	r1, sp, #260	@ 0x104
 800e8ee:	4630      	mov	r0, r6
 800e8f0:	f000 f9ae 	bl	800ec50 <_scanf_chars>
 800e8f4:	2801      	cmp	r0, #1
 800e8f6:	d064      	beq.n	800e9c2 <__ssvfiscanf_r+0x2de>
 800e8f8:	2802      	cmp	r0, #2
 800e8fa:	f47f af18 	bne.w	800e72e <__ssvfiscanf_r+0x4a>
 800e8fe:	e7c9      	b.n	800e894 <__ssvfiscanf_r+0x1b0>
 800e900:	220a      	movs	r2, #10
 800e902:	e7d7      	b.n	800e8b4 <__ssvfiscanf_r+0x1d0>
 800e904:	4629      	mov	r1, r5
 800e906:	4640      	mov	r0, r8
 800e908:	f000 fc32 	bl	800f170 <__sccl>
 800e90c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e90e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e912:	9341      	str	r3, [sp, #260]	@ 0x104
 800e914:	4605      	mov	r5, r0
 800e916:	2301      	movs	r3, #1
 800e918:	e7d7      	b.n	800e8ca <__ssvfiscanf_r+0x1e6>
 800e91a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e91c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e920:	9341      	str	r3, [sp, #260]	@ 0x104
 800e922:	2300      	movs	r3, #0
 800e924:	e7d1      	b.n	800e8ca <__ssvfiscanf_r+0x1e6>
 800e926:	2302      	movs	r3, #2
 800e928:	e7cf      	b.n	800e8ca <__ssvfiscanf_r+0x1e6>
 800e92a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800e92c:	06c3      	lsls	r3, r0, #27
 800e92e:	f53f aefe 	bmi.w	800e72e <__ssvfiscanf_r+0x4a>
 800e932:	9b00      	ldr	r3, [sp, #0]
 800e934:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e936:	1d19      	adds	r1, r3, #4
 800e938:	9100      	str	r1, [sp, #0]
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	07c0      	lsls	r0, r0, #31
 800e93e:	bf4c      	ite	mi
 800e940:	801a      	strhmi	r2, [r3, #0]
 800e942:	601a      	strpl	r2, [r3, #0]
 800e944:	e6f3      	b.n	800e72e <__ssvfiscanf_r+0x4a>
 800e946:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e948:	4621      	mov	r1, r4
 800e94a:	4630      	mov	r0, r6
 800e94c:	4798      	blx	r3
 800e94e:	2800      	cmp	r0, #0
 800e950:	d0bf      	beq.n	800e8d2 <__ssvfiscanf_r+0x1ee>
 800e952:	e79f      	b.n	800e894 <__ssvfiscanf_r+0x1b0>
 800e954:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e956:	3201      	adds	r2, #1
 800e958:	9245      	str	r2, [sp, #276]	@ 0x114
 800e95a:	6862      	ldr	r2, [r4, #4]
 800e95c:	3a01      	subs	r2, #1
 800e95e:	2a00      	cmp	r2, #0
 800e960:	6062      	str	r2, [r4, #4]
 800e962:	dd02      	ble.n	800e96a <__ssvfiscanf_r+0x286>
 800e964:	3301      	adds	r3, #1
 800e966:	6023      	str	r3, [r4, #0]
 800e968:	e7b6      	b.n	800e8d8 <__ssvfiscanf_r+0x1f4>
 800e96a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e96c:	4621      	mov	r1, r4
 800e96e:	4630      	mov	r0, r6
 800e970:	4798      	blx	r3
 800e972:	2800      	cmp	r0, #0
 800e974:	d0b0      	beq.n	800e8d8 <__ssvfiscanf_r+0x1f4>
 800e976:	e78d      	b.n	800e894 <__ssvfiscanf_r+0x1b0>
 800e978:	2b04      	cmp	r3, #4
 800e97a:	dc0f      	bgt.n	800e99c <__ssvfiscanf_r+0x2b8>
 800e97c:	466b      	mov	r3, sp
 800e97e:	4622      	mov	r2, r4
 800e980:	a941      	add	r1, sp, #260	@ 0x104
 800e982:	4630      	mov	r0, r6
 800e984:	f000 f9be 	bl	800ed04 <_scanf_i>
 800e988:	e7b4      	b.n	800e8f4 <__ssvfiscanf_r+0x210>
 800e98a:	bf00      	nop
 800e98c:	0800e635 	.word	0x0800e635
 800e990:	0800e6ab 	.word	0x0800e6ab
 800e994:	08011689 	.word	0x08011689
 800e998:	08011abe 	.word	0x08011abe
 800e99c:	4b0a      	ldr	r3, [pc, #40]	@ (800e9c8 <__ssvfiscanf_r+0x2e4>)
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	f43f aec5 	beq.w	800e72e <__ssvfiscanf_r+0x4a>
 800e9a4:	466b      	mov	r3, sp
 800e9a6:	4622      	mov	r2, r4
 800e9a8:	a941      	add	r1, sp, #260	@ 0x104
 800e9aa:	4630      	mov	r0, r6
 800e9ac:	f7fc fa14 	bl	800add8 <_scanf_float>
 800e9b0:	e7a0      	b.n	800e8f4 <__ssvfiscanf_r+0x210>
 800e9b2:	89a3      	ldrh	r3, [r4, #12]
 800e9b4:	065b      	lsls	r3, r3, #25
 800e9b6:	f53f af71 	bmi.w	800e89c <__ssvfiscanf_r+0x1b8>
 800e9ba:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800e9be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9c2:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800e9c4:	e7f9      	b.n	800e9ba <__ssvfiscanf_r+0x2d6>
 800e9c6:	bf00      	nop
 800e9c8:	0800add9 	.word	0x0800add9

0800e9cc <__sfputc_r>:
 800e9cc:	6893      	ldr	r3, [r2, #8]
 800e9ce:	3b01      	subs	r3, #1
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	b410      	push	{r4}
 800e9d4:	6093      	str	r3, [r2, #8]
 800e9d6:	da08      	bge.n	800e9ea <__sfputc_r+0x1e>
 800e9d8:	6994      	ldr	r4, [r2, #24]
 800e9da:	42a3      	cmp	r3, r4
 800e9dc:	db01      	blt.n	800e9e2 <__sfputc_r+0x16>
 800e9de:	290a      	cmp	r1, #10
 800e9e0:	d103      	bne.n	800e9ea <__sfputc_r+0x1e>
 800e9e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e9e6:	f7fc be08 	b.w	800b5fa <__swbuf_r>
 800e9ea:	6813      	ldr	r3, [r2, #0]
 800e9ec:	1c58      	adds	r0, r3, #1
 800e9ee:	6010      	str	r0, [r2, #0]
 800e9f0:	7019      	strb	r1, [r3, #0]
 800e9f2:	4608      	mov	r0, r1
 800e9f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e9f8:	4770      	bx	lr

0800e9fa <__sfputs_r>:
 800e9fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9fc:	4606      	mov	r6, r0
 800e9fe:	460f      	mov	r7, r1
 800ea00:	4614      	mov	r4, r2
 800ea02:	18d5      	adds	r5, r2, r3
 800ea04:	42ac      	cmp	r4, r5
 800ea06:	d101      	bne.n	800ea0c <__sfputs_r+0x12>
 800ea08:	2000      	movs	r0, #0
 800ea0a:	e007      	b.n	800ea1c <__sfputs_r+0x22>
 800ea0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea10:	463a      	mov	r2, r7
 800ea12:	4630      	mov	r0, r6
 800ea14:	f7ff ffda 	bl	800e9cc <__sfputc_r>
 800ea18:	1c43      	adds	r3, r0, #1
 800ea1a:	d1f3      	bne.n	800ea04 <__sfputs_r+0xa>
 800ea1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ea20 <_vfiprintf_r>:
 800ea20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea24:	460d      	mov	r5, r1
 800ea26:	b09d      	sub	sp, #116	@ 0x74
 800ea28:	4614      	mov	r4, r2
 800ea2a:	4698      	mov	r8, r3
 800ea2c:	4606      	mov	r6, r0
 800ea2e:	b118      	cbz	r0, 800ea38 <_vfiprintf_r+0x18>
 800ea30:	6a03      	ldr	r3, [r0, #32]
 800ea32:	b90b      	cbnz	r3, 800ea38 <_vfiprintf_r+0x18>
 800ea34:	f7fc fc70 	bl	800b318 <__sinit>
 800ea38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ea3a:	07d9      	lsls	r1, r3, #31
 800ea3c:	d405      	bmi.n	800ea4a <_vfiprintf_r+0x2a>
 800ea3e:	89ab      	ldrh	r3, [r5, #12]
 800ea40:	059a      	lsls	r2, r3, #22
 800ea42:	d402      	bmi.n	800ea4a <_vfiprintf_r+0x2a>
 800ea44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ea46:	f7f6 f9d4 	bl	8004df2 <__retarget_lock_acquire_recursive>
 800ea4a:	89ab      	ldrh	r3, [r5, #12]
 800ea4c:	071b      	lsls	r3, r3, #28
 800ea4e:	d501      	bpl.n	800ea54 <_vfiprintf_r+0x34>
 800ea50:	692b      	ldr	r3, [r5, #16]
 800ea52:	b99b      	cbnz	r3, 800ea7c <_vfiprintf_r+0x5c>
 800ea54:	4629      	mov	r1, r5
 800ea56:	4630      	mov	r0, r6
 800ea58:	f7fc fe0e 	bl	800b678 <__swsetup_r>
 800ea5c:	b170      	cbz	r0, 800ea7c <_vfiprintf_r+0x5c>
 800ea5e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ea60:	07dc      	lsls	r4, r3, #31
 800ea62:	d504      	bpl.n	800ea6e <_vfiprintf_r+0x4e>
 800ea64:	f04f 30ff 	mov.w	r0, #4294967295
 800ea68:	b01d      	add	sp, #116	@ 0x74
 800ea6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea6e:	89ab      	ldrh	r3, [r5, #12]
 800ea70:	0598      	lsls	r0, r3, #22
 800ea72:	d4f7      	bmi.n	800ea64 <_vfiprintf_r+0x44>
 800ea74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ea76:	f7f6 f9c8 	bl	8004e0a <__retarget_lock_release_recursive>
 800ea7a:	e7f3      	b.n	800ea64 <_vfiprintf_r+0x44>
 800ea7c:	2300      	movs	r3, #0
 800ea7e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea80:	2320      	movs	r3, #32
 800ea82:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ea86:	f8cd 800c 	str.w	r8, [sp, #12]
 800ea8a:	2330      	movs	r3, #48	@ 0x30
 800ea8c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ec3c <_vfiprintf_r+0x21c>
 800ea90:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ea94:	f04f 0901 	mov.w	r9, #1
 800ea98:	4623      	mov	r3, r4
 800ea9a:	469a      	mov	sl, r3
 800ea9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eaa0:	b10a      	cbz	r2, 800eaa6 <_vfiprintf_r+0x86>
 800eaa2:	2a25      	cmp	r2, #37	@ 0x25
 800eaa4:	d1f9      	bne.n	800ea9a <_vfiprintf_r+0x7a>
 800eaa6:	ebba 0b04 	subs.w	fp, sl, r4
 800eaaa:	d00b      	beq.n	800eac4 <_vfiprintf_r+0xa4>
 800eaac:	465b      	mov	r3, fp
 800eaae:	4622      	mov	r2, r4
 800eab0:	4629      	mov	r1, r5
 800eab2:	4630      	mov	r0, r6
 800eab4:	f7ff ffa1 	bl	800e9fa <__sfputs_r>
 800eab8:	3001      	adds	r0, #1
 800eaba:	f000 80a7 	beq.w	800ec0c <_vfiprintf_r+0x1ec>
 800eabe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eac0:	445a      	add	r2, fp
 800eac2:	9209      	str	r2, [sp, #36]	@ 0x24
 800eac4:	f89a 3000 	ldrb.w	r3, [sl]
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	f000 809f 	beq.w	800ec0c <_vfiprintf_r+0x1ec>
 800eace:	2300      	movs	r3, #0
 800ead0:	f04f 32ff 	mov.w	r2, #4294967295
 800ead4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ead8:	f10a 0a01 	add.w	sl, sl, #1
 800eadc:	9304      	str	r3, [sp, #16]
 800eade:	9307      	str	r3, [sp, #28]
 800eae0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800eae4:	931a      	str	r3, [sp, #104]	@ 0x68
 800eae6:	4654      	mov	r4, sl
 800eae8:	2205      	movs	r2, #5
 800eaea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eaee:	4853      	ldr	r0, [pc, #332]	@ (800ec3c <_vfiprintf_r+0x21c>)
 800eaf0:	f7f1 fb7e 	bl	80001f0 <memchr>
 800eaf4:	9a04      	ldr	r2, [sp, #16]
 800eaf6:	b9d8      	cbnz	r0, 800eb30 <_vfiprintf_r+0x110>
 800eaf8:	06d1      	lsls	r1, r2, #27
 800eafa:	bf44      	itt	mi
 800eafc:	2320      	movmi	r3, #32
 800eafe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eb02:	0713      	lsls	r3, r2, #28
 800eb04:	bf44      	itt	mi
 800eb06:	232b      	movmi	r3, #43	@ 0x2b
 800eb08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eb0c:	f89a 3000 	ldrb.w	r3, [sl]
 800eb10:	2b2a      	cmp	r3, #42	@ 0x2a
 800eb12:	d015      	beq.n	800eb40 <_vfiprintf_r+0x120>
 800eb14:	9a07      	ldr	r2, [sp, #28]
 800eb16:	4654      	mov	r4, sl
 800eb18:	2000      	movs	r0, #0
 800eb1a:	f04f 0c0a 	mov.w	ip, #10
 800eb1e:	4621      	mov	r1, r4
 800eb20:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eb24:	3b30      	subs	r3, #48	@ 0x30
 800eb26:	2b09      	cmp	r3, #9
 800eb28:	d94b      	bls.n	800ebc2 <_vfiprintf_r+0x1a2>
 800eb2a:	b1b0      	cbz	r0, 800eb5a <_vfiprintf_r+0x13a>
 800eb2c:	9207      	str	r2, [sp, #28]
 800eb2e:	e014      	b.n	800eb5a <_vfiprintf_r+0x13a>
 800eb30:	eba0 0308 	sub.w	r3, r0, r8
 800eb34:	fa09 f303 	lsl.w	r3, r9, r3
 800eb38:	4313      	orrs	r3, r2
 800eb3a:	9304      	str	r3, [sp, #16]
 800eb3c:	46a2      	mov	sl, r4
 800eb3e:	e7d2      	b.n	800eae6 <_vfiprintf_r+0xc6>
 800eb40:	9b03      	ldr	r3, [sp, #12]
 800eb42:	1d19      	adds	r1, r3, #4
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	9103      	str	r1, [sp, #12]
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	bfbb      	ittet	lt
 800eb4c:	425b      	neglt	r3, r3
 800eb4e:	f042 0202 	orrlt.w	r2, r2, #2
 800eb52:	9307      	strge	r3, [sp, #28]
 800eb54:	9307      	strlt	r3, [sp, #28]
 800eb56:	bfb8      	it	lt
 800eb58:	9204      	strlt	r2, [sp, #16]
 800eb5a:	7823      	ldrb	r3, [r4, #0]
 800eb5c:	2b2e      	cmp	r3, #46	@ 0x2e
 800eb5e:	d10a      	bne.n	800eb76 <_vfiprintf_r+0x156>
 800eb60:	7863      	ldrb	r3, [r4, #1]
 800eb62:	2b2a      	cmp	r3, #42	@ 0x2a
 800eb64:	d132      	bne.n	800ebcc <_vfiprintf_r+0x1ac>
 800eb66:	9b03      	ldr	r3, [sp, #12]
 800eb68:	1d1a      	adds	r2, r3, #4
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	9203      	str	r2, [sp, #12]
 800eb6e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800eb72:	3402      	adds	r4, #2
 800eb74:	9305      	str	r3, [sp, #20]
 800eb76:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ec4c <_vfiprintf_r+0x22c>
 800eb7a:	7821      	ldrb	r1, [r4, #0]
 800eb7c:	2203      	movs	r2, #3
 800eb7e:	4650      	mov	r0, sl
 800eb80:	f7f1 fb36 	bl	80001f0 <memchr>
 800eb84:	b138      	cbz	r0, 800eb96 <_vfiprintf_r+0x176>
 800eb86:	9b04      	ldr	r3, [sp, #16]
 800eb88:	eba0 000a 	sub.w	r0, r0, sl
 800eb8c:	2240      	movs	r2, #64	@ 0x40
 800eb8e:	4082      	lsls	r2, r0
 800eb90:	4313      	orrs	r3, r2
 800eb92:	3401      	adds	r4, #1
 800eb94:	9304      	str	r3, [sp, #16]
 800eb96:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb9a:	4829      	ldr	r0, [pc, #164]	@ (800ec40 <_vfiprintf_r+0x220>)
 800eb9c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800eba0:	2206      	movs	r2, #6
 800eba2:	f7f1 fb25 	bl	80001f0 <memchr>
 800eba6:	2800      	cmp	r0, #0
 800eba8:	d03f      	beq.n	800ec2a <_vfiprintf_r+0x20a>
 800ebaa:	4b26      	ldr	r3, [pc, #152]	@ (800ec44 <_vfiprintf_r+0x224>)
 800ebac:	bb1b      	cbnz	r3, 800ebf6 <_vfiprintf_r+0x1d6>
 800ebae:	9b03      	ldr	r3, [sp, #12]
 800ebb0:	3307      	adds	r3, #7
 800ebb2:	f023 0307 	bic.w	r3, r3, #7
 800ebb6:	3308      	adds	r3, #8
 800ebb8:	9303      	str	r3, [sp, #12]
 800ebba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebbc:	443b      	add	r3, r7
 800ebbe:	9309      	str	r3, [sp, #36]	@ 0x24
 800ebc0:	e76a      	b.n	800ea98 <_vfiprintf_r+0x78>
 800ebc2:	fb0c 3202 	mla	r2, ip, r2, r3
 800ebc6:	460c      	mov	r4, r1
 800ebc8:	2001      	movs	r0, #1
 800ebca:	e7a8      	b.n	800eb1e <_vfiprintf_r+0xfe>
 800ebcc:	2300      	movs	r3, #0
 800ebce:	3401      	adds	r4, #1
 800ebd0:	9305      	str	r3, [sp, #20]
 800ebd2:	4619      	mov	r1, r3
 800ebd4:	f04f 0c0a 	mov.w	ip, #10
 800ebd8:	4620      	mov	r0, r4
 800ebda:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ebde:	3a30      	subs	r2, #48	@ 0x30
 800ebe0:	2a09      	cmp	r2, #9
 800ebe2:	d903      	bls.n	800ebec <_vfiprintf_r+0x1cc>
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d0c6      	beq.n	800eb76 <_vfiprintf_r+0x156>
 800ebe8:	9105      	str	r1, [sp, #20]
 800ebea:	e7c4      	b.n	800eb76 <_vfiprintf_r+0x156>
 800ebec:	fb0c 2101 	mla	r1, ip, r1, r2
 800ebf0:	4604      	mov	r4, r0
 800ebf2:	2301      	movs	r3, #1
 800ebf4:	e7f0      	b.n	800ebd8 <_vfiprintf_r+0x1b8>
 800ebf6:	ab03      	add	r3, sp, #12
 800ebf8:	9300      	str	r3, [sp, #0]
 800ebfa:	462a      	mov	r2, r5
 800ebfc:	4b12      	ldr	r3, [pc, #72]	@ (800ec48 <_vfiprintf_r+0x228>)
 800ebfe:	a904      	add	r1, sp, #16
 800ec00:	4630      	mov	r0, r6
 800ec02:	f7fb fd31 	bl	800a668 <_printf_float>
 800ec06:	4607      	mov	r7, r0
 800ec08:	1c78      	adds	r0, r7, #1
 800ec0a:	d1d6      	bne.n	800ebba <_vfiprintf_r+0x19a>
 800ec0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ec0e:	07d9      	lsls	r1, r3, #31
 800ec10:	d405      	bmi.n	800ec1e <_vfiprintf_r+0x1fe>
 800ec12:	89ab      	ldrh	r3, [r5, #12]
 800ec14:	059a      	lsls	r2, r3, #22
 800ec16:	d402      	bmi.n	800ec1e <_vfiprintf_r+0x1fe>
 800ec18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ec1a:	f7f6 f8f6 	bl	8004e0a <__retarget_lock_release_recursive>
 800ec1e:	89ab      	ldrh	r3, [r5, #12]
 800ec20:	065b      	lsls	r3, r3, #25
 800ec22:	f53f af1f 	bmi.w	800ea64 <_vfiprintf_r+0x44>
 800ec26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ec28:	e71e      	b.n	800ea68 <_vfiprintf_r+0x48>
 800ec2a:	ab03      	add	r3, sp, #12
 800ec2c:	9300      	str	r3, [sp, #0]
 800ec2e:	462a      	mov	r2, r5
 800ec30:	4b05      	ldr	r3, [pc, #20]	@ (800ec48 <_vfiprintf_r+0x228>)
 800ec32:	a904      	add	r1, sp, #16
 800ec34:	4630      	mov	r0, r6
 800ec36:	f7fb ffaf 	bl	800ab98 <_printf_i>
 800ec3a:	e7e4      	b.n	800ec06 <_vfiprintf_r+0x1e6>
 800ec3c:	08011ab8 	.word	0x08011ab8
 800ec40:	08011ac2 	.word	0x08011ac2
 800ec44:	0800a669 	.word	0x0800a669
 800ec48:	0800e9fb 	.word	0x0800e9fb
 800ec4c:	08011abe 	.word	0x08011abe

0800ec50 <_scanf_chars>:
 800ec50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec54:	4615      	mov	r5, r2
 800ec56:	688a      	ldr	r2, [r1, #8]
 800ec58:	4680      	mov	r8, r0
 800ec5a:	460c      	mov	r4, r1
 800ec5c:	b932      	cbnz	r2, 800ec6c <_scanf_chars+0x1c>
 800ec5e:	698a      	ldr	r2, [r1, #24]
 800ec60:	2a00      	cmp	r2, #0
 800ec62:	bf14      	ite	ne
 800ec64:	f04f 32ff 	movne.w	r2, #4294967295
 800ec68:	2201      	moveq	r2, #1
 800ec6a:	608a      	str	r2, [r1, #8]
 800ec6c:	6822      	ldr	r2, [r4, #0]
 800ec6e:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800ed00 <_scanf_chars+0xb0>
 800ec72:	06d1      	lsls	r1, r2, #27
 800ec74:	bf5f      	itttt	pl
 800ec76:	681a      	ldrpl	r2, [r3, #0]
 800ec78:	1d11      	addpl	r1, r2, #4
 800ec7a:	6019      	strpl	r1, [r3, #0]
 800ec7c:	6816      	ldrpl	r6, [r2, #0]
 800ec7e:	2700      	movs	r7, #0
 800ec80:	69a0      	ldr	r0, [r4, #24]
 800ec82:	b188      	cbz	r0, 800eca8 <_scanf_chars+0x58>
 800ec84:	2801      	cmp	r0, #1
 800ec86:	d107      	bne.n	800ec98 <_scanf_chars+0x48>
 800ec88:	682b      	ldr	r3, [r5, #0]
 800ec8a:	781a      	ldrb	r2, [r3, #0]
 800ec8c:	6963      	ldr	r3, [r4, #20]
 800ec8e:	5c9b      	ldrb	r3, [r3, r2]
 800ec90:	b953      	cbnz	r3, 800eca8 <_scanf_chars+0x58>
 800ec92:	2f00      	cmp	r7, #0
 800ec94:	d031      	beq.n	800ecfa <_scanf_chars+0xaa>
 800ec96:	e022      	b.n	800ecde <_scanf_chars+0x8e>
 800ec98:	2802      	cmp	r0, #2
 800ec9a:	d120      	bne.n	800ecde <_scanf_chars+0x8e>
 800ec9c:	682b      	ldr	r3, [r5, #0]
 800ec9e:	781b      	ldrb	r3, [r3, #0]
 800eca0:	f819 3003 	ldrb.w	r3, [r9, r3]
 800eca4:	071b      	lsls	r3, r3, #28
 800eca6:	d41a      	bmi.n	800ecde <_scanf_chars+0x8e>
 800eca8:	6823      	ldr	r3, [r4, #0]
 800ecaa:	06da      	lsls	r2, r3, #27
 800ecac:	bf5e      	ittt	pl
 800ecae:	682b      	ldrpl	r3, [r5, #0]
 800ecb0:	781b      	ldrbpl	r3, [r3, #0]
 800ecb2:	f806 3b01 	strbpl.w	r3, [r6], #1
 800ecb6:	682a      	ldr	r2, [r5, #0]
 800ecb8:	686b      	ldr	r3, [r5, #4]
 800ecba:	3201      	adds	r2, #1
 800ecbc:	602a      	str	r2, [r5, #0]
 800ecbe:	68a2      	ldr	r2, [r4, #8]
 800ecc0:	3b01      	subs	r3, #1
 800ecc2:	3a01      	subs	r2, #1
 800ecc4:	606b      	str	r3, [r5, #4]
 800ecc6:	3701      	adds	r7, #1
 800ecc8:	60a2      	str	r2, [r4, #8]
 800ecca:	b142      	cbz	r2, 800ecde <_scanf_chars+0x8e>
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	dcd7      	bgt.n	800ec80 <_scanf_chars+0x30>
 800ecd0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ecd4:	4629      	mov	r1, r5
 800ecd6:	4640      	mov	r0, r8
 800ecd8:	4798      	blx	r3
 800ecda:	2800      	cmp	r0, #0
 800ecdc:	d0d0      	beq.n	800ec80 <_scanf_chars+0x30>
 800ecde:	6823      	ldr	r3, [r4, #0]
 800ece0:	f013 0310 	ands.w	r3, r3, #16
 800ece4:	d105      	bne.n	800ecf2 <_scanf_chars+0xa2>
 800ece6:	68e2      	ldr	r2, [r4, #12]
 800ece8:	3201      	adds	r2, #1
 800ecea:	60e2      	str	r2, [r4, #12]
 800ecec:	69a2      	ldr	r2, [r4, #24]
 800ecee:	b102      	cbz	r2, 800ecf2 <_scanf_chars+0xa2>
 800ecf0:	7033      	strb	r3, [r6, #0]
 800ecf2:	6923      	ldr	r3, [r4, #16]
 800ecf4:	443b      	add	r3, r7
 800ecf6:	6123      	str	r3, [r4, #16]
 800ecf8:	2000      	movs	r0, #0
 800ecfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ecfe:	bf00      	nop
 800ed00:	08011689 	.word	0x08011689

0800ed04 <_scanf_i>:
 800ed04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed08:	4698      	mov	r8, r3
 800ed0a:	4b74      	ldr	r3, [pc, #464]	@ (800eedc <_scanf_i+0x1d8>)
 800ed0c:	460c      	mov	r4, r1
 800ed0e:	4682      	mov	sl, r0
 800ed10:	4616      	mov	r6, r2
 800ed12:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ed16:	b087      	sub	sp, #28
 800ed18:	ab03      	add	r3, sp, #12
 800ed1a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ed1e:	4b70      	ldr	r3, [pc, #448]	@ (800eee0 <_scanf_i+0x1dc>)
 800ed20:	69a1      	ldr	r1, [r4, #24]
 800ed22:	4a70      	ldr	r2, [pc, #448]	@ (800eee4 <_scanf_i+0x1e0>)
 800ed24:	2903      	cmp	r1, #3
 800ed26:	bf08      	it	eq
 800ed28:	461a      	moveq	r2, r3
 800ed2a:	68a3      	ldr	r3, [r4, #8]
 800ed2c:	9201      	str	r2, [sp, #4]
 800ed2e:	1e5a      	subs	r2, r3, #1
 800ed30:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800ed34:	bf88      	it	hi
 800ed36:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800ed3a:	4627      	mov	r7, r4
 800ed3c:	bf82      	ittt	hi
 800ed3e:	eb03 0905 	addhi.w	r9, r3, r5
 800ed42:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800ed46:	60a3      	strhi	r3, [r4, #8]
 800ed48:	f857 3b1c 	ldr.w	r3, [r7], #28
 800ed4c:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800ed50:	bf98      	it	ls
 800ed52:	f04f 0900 	movls.w	r9, #0
 800ed56:	6023      	str	r3, [r4, #0]
 800ed58:	463d      	mov	r5, r7
 800ed5a:	f04f 0b00 	mov.w	fp, #0
 800ed5e:	6831      	ldr	r1, [r6, #0]
 800ed60:	ab03      	add	r3, sp, #12
 800ed62:	7809      	ldrb	r1, [r1, #0]
 800ed64:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800ed68:	2202      	movs	r2, #2
 800ed6a:	f7f1 fa41 	bl	80001f0 <memchr>
 800ed6e:	b328      	cbz	r0, 800edbc <_scanf_i+0xb8>
 800ed70:	f1bb 0f01 	cmp.w	fp, #1
 800ed74:	d159      	bne.n	800ee2a <_scanf_i+0x126>
 800ed76:	6862      	ldr	r2, [r4, #4]
 800ed78:	b92a      	cbnz	r2, 800ed86 <_scanf_i+0x82>
 800ed7a:	6822      	ldr	r2, [r4, #0]
 800ed7c:	2108      	movs	r1, #8
 800ed7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ed82:	6061      	str	r1, [r4, #4]
 800ed84:	6022      	str	r2, [r4, #0]
 800ed86:	6822      	ldr	r2, [r4, #0]
 800ed88:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800ed8c:	6022      	str	r2, [r4, #0]
 800ed8e:	68a2      	ldr	r2, [r4, #8]
 800ed90:	1e51      	subs	r1, r2, #1
 800ed92:	60a1      	str	r1, [r4, #8]
 800ed94:	b192      	cbz	r2, 800edbc <_scanf_i+0xb8>
 800ed96:	6832      	ldr	r2, [r6, #0]
 800ed98:	1c51      	adds	r1, r2, #1
 800ed9a:	6031      	str	r1, [r6, #0]
 800ed9c:	7812      	ldrb	r2, [r2, #0]
 800ed9e:	f805 2b01 	strb.w	r2, [r5], #1
 800eda2:	6872      	ldr	r2, [r6, #4]
 800eda4:	3a01      	subs	r2, #1
 800eda6:	2a00      	cmp	r2, #0
 800eda8:	6072      	str	r2, [r6, #4]
 800edaa:	dc07      	bgt.n	800edbc <_scanf_i+0xb8>
 800edac:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800edb0:	4631      	mov	r1, r6
 800edb2:	4650      	mov	r0, sl
 800edb4:	4790      	blx	r2
 800edb6:	2800      	cmp	r0, #0
 800edb8:	f040 8085 	bne.w	800eec6 <_scanf_i+0x1c2>
 800edbc:	f10b 0b01 	add.w	fp, fp, #1
 800edc0:	f1bb 0f03 	cmp.w	fp, #3
 800edc4:	d1cb      	bne.n	800ed5e <_scanf_i+0x5a>
 800edc6:	6863      	ldr	r3, [r4, #4]
 800edc8:	b90b      	cbnz	r3, 800edce <_scanf_i+0xca>
 800edca:	230a      	movs	r3, #10
 800edcc:	6063      	str	r3, [r4, #4]
 800edce:	6863      	ldr	r3, [r4, #4]
 800edd0:	4945      	ldr	r1, [pc, #276]	@ (800eee8 <_scanf_i+0x1e4>)
 800edd2:	6960      	ldr	r0, [r4, #20]
 800edd4:	1ac9      	subs	r1, r1, r3
 800edd6:	f000 f9cb 	bl	800f170 <__sccl>
 800edda:	f04f 0b00 	mov.w	fp, #0
 800edde:	68a3      	ldr	r3, [r4, #8]
 800ede0:	6822      	ldr	r2, [r4, #0]
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d03d      	beq.n	800ee62 <_scanf_i+0x15e>
 800ede6:	6831      	ldr	r1, [r6, #0]
 800ede8:	6960      	ldr	r0, [r4, #20]
 800edea:	f891 c000 	ldrb.w	ip, [r1]
 800edee:	f810 000c 	ldrb.w	r0, [r0, ip]
 800edf2:	2800      	cmp	r0, #0
 800edf4:	d035      	beq.n	800ee62 <_scanf_i+0x15e>
 800edf6:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800edfa:	d124      	bne.n	800ee46 <_scanf_i+0x142>
 800edfc:	0510      	lsls	r0, r2, #20
 800edfe:	d522      	bpl.n	800ee46 <_scanf_i+0x142>
 800ee00:	f10b 0b01 	add.w	fp, fp, #1
 800ee04:	f1b9 0f00 	cmp.w	r9, #0
 800ee08:	d003      	beq.n	800ee12 <_scanf_i+0x10e>
 800ee0a:	3301      	adds	r3, #1
 800ee0c:	f109 39ff 	add.w	r9, r9, #4294967295
 800ee10:	60a3      	str	r3, [r4, #8]
 800ee12:	6873      	ldr	r3, [r6, #4]
 800ee14:	3b01      	subs	r3, #1
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	6073      	str	r3, [r6, #4]
 800ee1a:	dd1b      	ble.n	800ee54 <_scanf_i+0x150>
 800ee1c:	6833      	ldr	r3, [r6, #0]
 800ee1e:	3301      	adds	r3, #1
 800ee20:	6033      	str	r3, [r6, #0]
 800ee22:	68a3      	ldr	r3, [r4, #8]
 800ee24:	3b01      	subs	r3, #1
 800ee26:	60a3      	str	r3, [r4, #8]
 800ee28:	e7d9      	b.n	800edde <_scanf_i+0xda>
 800ee2a:	f1bb 0f02 	cmp.w	fp, #2
 800ee2e:	d1ae      	bne.n	800ed8e <_scanf_i+0x8a>
 800ee30:	6822      	ldr	r2, [r4, #0]
 800ee32:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800ee36:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800ee3a:	d1bf      	bne.n	800edbc <_scanf_i+0xb8>
 800ee3c:	2110      	movs	r1, #16
 800ee3e:	6061      	str	r1, [r4, #4]
 800ee40:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ee44:	e7a2      	b.n	800ed8c <_scanf_i+0x88>
 800ee46:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800ee4a:	6022      	str	r2, [r4, #0]
 800ee4c:	780b      	ldrb	r3, [r1, #0]
 800ee4e:	f805 3b01 	strb.w	r3, [r5], #1
 800ee52:	e7de      	b.n	800ee12 <_scanf_i+0x10e>
 800ee54:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ee58:	4631      	mov	r1, r6
 800ee5a:	4650      	mov	r0, sl
 800ee5c:	4798      	blx	r3
 800ee5e:	2800      	cmp	r0, #0
 800ee60:	d0df      	beq.n	800ee22 <_scanf_i+0x11e>
 800ee62:	6823      	ldr	r3, [r4, #0]
 800ee64:	05d9      	lsls	r1, r3, #23
 800ee66:	d50d      	bpl.n	800ee84 <_scanf_i+0x180>
 800ee68:	42bd      	cmp	r5, r7
 800ee6a:	d909      	bls.n	800ee80 <_scanf_i+0x17c>
 800ee6c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ee70:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ee74:	4632      	mov	r2, r6
 800ee76:	4650      	mov	r0, sl
 800ee78:	4798      	blx	r3
 800ee7a:	f105 39ff 	add.w	r9, r5, #4294967295
 800ee7e:	464d      	mov	r5, r9
 800ee80:	42bd      	cmp	r5, r7
 800ee82:	d028      	beq.n	800eed6 <_scanf_i+0x1d2>
 800ee84:	6822      	ldr	r2, [r4, #0]
 800ee86:	f012 0210 	ands.w	r2, r2, #16
 800ee8a:	d113      	bne.n	800eeb4 <_scanf_i+0x1b0>
 800ee8c:	702a      	strb	r2, [r5, #0]
 800ee8e:	6863      	ldr	r3, [r4, #4]
 800ee90:	9e01      	ldr	r6, [sp, #4]
 800ee92:	4639      	mov	r1, r7
 800ee94:	4650      	mov	r0, sl
 800ee96:	47b0      	blx	r6
 800ee98:	f8d8 3000 	ldr.w	r3, [r8]
 800ee9c:	6821      	ldr	r1, [r4, #0]
 800ee9e:	1d1a      	adds	r2, r3, #4
 800eea0:	f8c8 2000 	str.w	r2, [r8]
 800eea4:	f011 0f20 	tst.w	r1, #32
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	d00f      	beq.n	800eecc <_scanf_i+0x1c8>
 800eeac:	6018      	str	r0, [r3, #0]
 800eeae:	68e3      	ldr	r3, [r4, #12]
 800eeb0:	3301      	adds	r3, #1
 800eeb2:	60e3      	str	r3, [r4, #12]
 800eeb4:	6923      	ldr	r3, [r4, #16]
 800eeb6:	1bed      	subs	r5, r5, r7
 800eeb8:	445d      	add	r5, fp
 800eeba:	442b      	add	r3, r5
 800eebc:	6123      	str	r3, [r4, #16]
 800eebe:	2000      	movs	r0, #0
 800eec0:	b007      	add	sp, #28
 800eec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eec6:	f04f 0b00 	mov.w	fp, #0
 800eeca:	e7ca      	b.n	800ee62 <_scanf_i+0x15e>
 800eecc:	07ca      	lsls	r2, r1, #31
 800eece:	bf4c      	ite	mi
 800eed0:	8018      	strhmi	r0, [r3, #0]
 800eed2:	6018      	strpl	r0, [r3, #0]
 800eed4:	e7eb      	b.n	800eeae <_scanf_i+0x1aa>
 800eed6:	2001      	movs	r0, #1
 800eed8:	e7f2      	b.n	800eec0 <_scanf_i+0x1bc>
 800eeda:	bf00      	nop
 800eedc:	0800f744 	.word	0x0800f744
 800eee0:	0800a511 	.word	0x0800a511
 800eee4:	0800e355 	.word	0x0800e355
 800eee8:	08011ad9 	.word	0x08011ad9

0800eeec <__sflush_r>:
 800eeec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eef4:	0716      	lsls	r6, r2, #28
 800eef6:	4605      	mov	r5, r0
 800eef8:	460c      	mov	r4, r1
 800eefa:	d454      	bmi.n	800efa6 <__sflush_r+0xba>
 800eefc:	684b      	ldr	r3, [r1, #4]
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	dc02      	bgt.n	800ef08 <__sflush_r+0x1c>
 800ef02:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	dd48      	ble.n	800ef9a <__sflush_r+0xae>
 800ef08:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ef0a:	2e00      	cmp	r6, #0
 800ef0c:	d045      	beq.n	800ef9a <__sflush_r+0xae>
 800ef0e:	2300      	movs	r3, #0
 800ef10:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ef14:	682f      	ldr	r7, [r5, #0]
 800ef16:	6a21      	ldr	r1, [r4, #32]
 800ef18:	602b      	str	r3, [r5, #0]
 800ef1a:	d030      	beq.n	800ef7e <__sflush_r+0x92>
 800ef1c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ef1e:	89a3      	ldrh	r3, [r4, #12]
 800ef20:	0759      	lsls	r1, r3, #29
 800ef22:	d505      	bpl.n	800ef30 <__sflush_r+0x44>
 800ef24:	6863      	ldr	r3, [r4, #4]
 800ef26:	1ad2      	subs	r2, r2, r3
 800ef28:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ef2a:	b10b      	cbz	r3, 800ef30 <__sflush_r+0x44>
 800ef2c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ef2e:	1ad2      	subs	r2, r2, r3
 800ef30:	2300      	movs	r3, #0
 800ef32:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ef34:	6a21      	ldr	r1, [r4, #32]
 800ef36:	4628      	mov	r0, r5
 800ef38:	47b0      	blx	r6
 800ef3a:	1c43      	adds	r3, r0, #1
 800ef3c:	89a3      	ldrh	r3, [r4, #12]
 800ef3e:	d106      	bne.n	800ef4e <__sflush_r+0x62>
 800ef40:	6829      	ldr	r1, [r5, #0]
 800ef42:	291d      	cmp	r1, #29
 800ef44:	d82b      	bhi.n	800ef9e <__sflush_r+0xb2>
 800ef46:	4a2a      	ldr	r2, [pc, #168]	@ (800eff0 <__sflush_r+0x104>)
 800ef48:	410a      	asrs	r2, r1
 800ef4a:	07d6      	lsls	r6, r2, #31
 800ef4c:	d427      	bmi.n	800ef9e <__sflush_r+0xb2>
 800ef4e:	2200      	movs	r2, #0
 800ef50:	6062      	str	r2, [r4, #4]
 800ef52:	04d9      	lsls	r1, r3, #19
 800ef54:	6922      	ldr	r2, [r4, #16]
 800ef56:	6022      	str	r2, [r4, #0]
 800ef58:	d504      	bpl.n	800ef64 <__sflush_r+0x78>
 800ef5a:	1c42      	adds	r2, r0, #1
 800ef5c:	d101      	bne.n	800ef62 <__sflush_r+0x76>
 800ef5e:	682b      	ldr	r3, [r5, #0]
 800ef60:	b903      	cbnz	r3, 800ef64 <__sflush_r+0x78>
 800ef62:	6560      	str	r0, [r4, #84]	@ 0x54
 800ef64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ef66:	602f      	str	r7, [r5, #0]
 800ef68:	b1b9      	cbz	r1, 800ef9a <__sflush_r+0xae>
 800ef6a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ef6e:	4299      	cmp	r1, r3
 800ef70:	d002      	beq.n	800ef78 <__sflush_r+0x8c>
 800ef72:	4628      	mov	r0, r5
 800ef74:	f7fe f8f4 	bl	800d160 <_free_r>
 800ef78:	2300      	movs	r3, #0
 800ef7a:	6363      	str	r3, [r4, #52]	@ 0x34
 800ef7c:	e00d      	b.n	800ef9a <__sflush_r+0xae>
 800ef7e:	2301      	movs	r3, #1
 800ef80:	4628      	mov	r0, r5
 800ef82:	47b0      	blx	r6
 800ef84:	4602      	mov	r2, r0
 800ef86:	1c50      	adds	r0, r2, #1
 800ef88:	d1c9      	bne.n	800ef1e <__sflush_r+0x32>
 800ef8a:	682b      	ldr	r3, [r5, #0]
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d0c6      	beq.n	800ef1e <__sflush_r+0x32>
 800ef90:	2b1d      	cmp	r3, #29
 800ef92:	d001      	beq.n	800ef98 <__sflush_r+0xac>
 800ef94:	2b16      	cmp	r3, #22
 800ef96:	d11e      	bne.n	800efd6 <__sflush_r+0xea>
 800ef98:	602f      	str	r7, [r5, #0]
 800ef9a:	2000      	movs	r0, #0
 800ef9c:	e022      	b.n	800efe4 <__sflush_r+0xf8>
 800ef9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800efa2:	b21b      	sxth	r3, r3
 800efa4:	e01b      	b.n	800efde <__sflush_r+0xf2>
 800efa6:	690f      	ldr	r7, [r1, #16]
 800efa8:	2f00      	cmp	r7, #0
 800efaa:	d0f6      	beq.n	800ef9a <__sflush_r+0xae>
 800efac:	0793      	lsls	r3, r2, #30
 800efae:	680e      	ldr	r6, [r1, #0]
 800efb0:	bf08      	it	eq
 800efb2:	694b      	ldreq	r3, [r1, #20]
 800efb4:	600f      	str	r7, [r1, #0]
 800efb6:	bf18      	it	ne
 800efb8:	2300      	movne	r3, #0
 800efba:	eba6 0807 	sub.w	r8, r6, r7
 800efbe:	608b      	str	r3, [r1, #8]
 800efc0:	f1b8 0f00 	cmp.w	r8, #0
 800efc4:	dde9      	ble.n	800ef9a <__sflush_r+0xae>
 800efc6:	6a21      	ldr	r1, [r4, #32]
 800efc8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800efca:	4643      	mov	r3, r8
 800efcc:	463a      	mov	r2, r7
 800efce:	4628      	mov	r0, r5
 800efd0:	47b0      	blx	r6
 800efd2:	2800      	cmp	r0, #0
 800efd4:	dc08      	bgt.n	800efe8 <__sflush_r+0xfc>
 800efd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800efda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800efde:	81a3      	strh	r3, [r4, #12]
 800efe0:	f04f 30ff 	mov.w	r0, #4294967295
 800efe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efe8:	4407      	add	r7, r0
 800efea:	eba8 0800 	sub.w	r8, r8, r0
 800efee:	e7e7      	b.n	800efc0 <__sflush_r+0xd4>
 800eff0:	dfbffffe 	.word	0xdfbffffe

0800eff4 <_fflush_r>:
 800eff4:	b538      	push	{r3, r4, r5, lr}
 800eff6:	690b      	ldr	r3, [r1, #16]
 800eff8:	4605      	mov	r5, r0
 800effa:	460c      	mov	r4, r1
 800effc:	b913      	cbnz	r3, 800f004 <_fflush_r+0x10>
 800effe:	2500      	movs	r5, #0
 800f000:	4628      	mov	r0, r5
 800f002:	bd38      	pop	{r3, r4, r5, pc}
 800f004:	b118      	cbz	r0, 800f00e <_fflush_r+0x1a>
 800f006:	6a03      	ldr	r3, [r0, #32]
 800f008:	b90b      	cbnz	r3, 800f00e <_fflush_r+0x1a>
 800f00a:	f7fc f985 	bl	800b318 <__sinit>
 800f00e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f012:	2b00      	cmp	r3, #0
 800f014:	d0f3      	beq.n	800effe <_fflush_r+0xa>
 800f016:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f018:	07d0      	lsls	r0, r2, #31
 800f01a:	d404      	bmi.n	800f026 <_fflush_r+0x32>
 800f01c:	0599      	lsls	r1, r3, #22
 800f01e:	d402      	bmi.n	800f026 <_fflush_r+0x32>
 800f020:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f022:	f7f5 fee6 	bl	8004df2 <__retarget_lock_acquire_recursive>
 800f026:	4628      	mov	r0, r5
 800f028:	4621      	mov	r1, r4
 800f02a:	f7ff ff5f 	bl	800eeec <__sflush_r>
 800f02e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f030:	07da      	lsls	r2, r3, #31
 800f032:	4605      	mov	r5, r0
 800f034:	d4e4      	bmi.n	800f000 <_fflush_r+0xc>
 800f036:	89a3      	ldrh	r3, [r4, #12]
 800f038:	059b      	lsls	r3, r3, #22
 800f03a:	d4e1      	bmi.n	800f000 <_fflush_r+0xc>
 800f03c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f03e:	f7f5 fee4 	bl	8004e0a <__retarget_lock_release_recursive>
 800f042:	e7dd      	b.n	800f000 <_fflush_r+0xc>

0800f044 <__swhatbuf_r>:
 800f044:	b570      	push	{r4, r5, r6, lr}
 800f046:	460c      	mov	r4, r1
 800f048:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f04c:	2900      	cmp	r1, #0
 800f04e:	b096      	sub	sp, #88	@ 0x58
 800f050:	4615      	mov	r5, r2
 800f052:	461e      	mov	r6, r3
 800f054:	da0d      	bge.n	800f072 <__swhatbuf_r+0x2e>
 800f056:	89a3      	ldrh	r3, [r4, #12]
 800f058:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f05c:	f04f 0100 	mov.w	r1, #0
 800f060:	bf14      	ite	ne
 800f062:	2340      	movne	r3, #64	@ 0x40
 800f064:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f068:	2000      	movs	r0, #0
 800f06a:	6031      	str	r1, [r6, #0]
 800f06c:	602b      	str	r3, [r5, #0]
 800f06e:	b016      	add	sp, #88	@ 0x58
 800f070:	bd70      	pop	{r4, r5, r6, pc}
 800f072:	466a      	mov	r2, sp
 800f074:	f000 f90e 	bl	800f294 <_fstat_r>
 800f078:	2800      	cmp	r0, #0
 800f07a:	dbec      	blt.n	800f056 <__swhatbuf_r+0x12>
 800f07c:	9901      	ldr	r1, [sp, #4]
 800f07e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f082:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f086:	4259      	negs	r1, r3
 800f088:	4159      	adcs	r1, r3
 800f08a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f08e:	e7eb      	b.n	800f068 <__swhatbuf_r+0x24>

0800f090 <__smakebuf_r>:
 800f090:	898b      	ldrh	r3, [r1, #12]
 800f092:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f094:	079d      	lsls	r5, r3, #30
 800f096:	4606      	mov	r6, r0
 800f098:	460c      	mov	r4, r1
 800f09a:	d507      	bpl.n	800f0ac <__smakebuf_r+0x1c>
 800f09c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f0a0:	6023      	str	r3, [r4, #0]
 800f0a2:	6123      	str	r3, [r4, #16]
 800f0a4:	2301      	movs	r3, #1
 800f0a6:	6163      	str	r3, [r4, #20]
 800f0a8:	b003      	add	sp, #12
 800f0aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f0ac:	ab01      	add	r3, sp, #4
 800f0ae:	466a      	mov	r2, sp
 800f0b0:	f7ff ffc8 	bl	800f044 <__swhatbuf_r>
 800f0b4:	9f00      	ldr	r7, [sp, #0]
 800f0b6:	4605      	mov	r5, r0
 800f0b8:	4639      	mov	r1, r7
 800f0ba:	4630      	mov	r0, r6
 800f0bc:	f7fa fb0c 	bl	80096d8 <_malloc_r>
 800f0c0:	b948      	cbnz	r0, 800f0d6 <__smakebuf_r+0x46>
 800f0c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f0c6:	059a      	lsls	r2, r3, #22
 800f0c8:	d4ee      	bmi.n	800f0a8 <__smakebuf_r+0x18>
 800f0ca:	f023 0303 	bic.w	r3, r3, #3
 800f0ce:	f043 0302 	orr.w	r3, r3, #2
 800f0d2:	81a3      	strh	r3, [r4, #12]
 800f0d4:	e7e2      	b.n	800f09c <__smakebuf_r+0xc>
 800f0d6:	89a3      	ldrh	r3, [r4, #12]
 800f0d8:	6020      	str	r0, [r4, #0]
 800f0da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f0de:	81a3      	strh	r3, [r4, #12]
 800f0e0:	9b01      	ldr	r3, [sp, #4]
 800f0e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f0e6:	b15b      	cbz	r3, 800f100 <__smakebuf_r+0x70>
 800f0e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f0ec:	4630      	mov	r0, r6
 800f0ee:	f000 f8e3 	bl	800f2b8 <_isatty_r>
 800f0f2:	b128      	cbz	r0, 800f100 <__smakebuf_r+0x70>
 800f0f4:	89a3      	ldrh	r3, [r4, #12]
 800f0f6:	f023 0303 	bic.w	r3, r3, #3
 800f0fa:	f043 0301 	orr.w	r3, r3, #1
 800f0fe:	81a3      	strh	r3, [r4, #12]
 800f100:	89a3      	ldrh	r3, [r4, #12]
 800f102:	431d      	orrs	r5, r3
 800f104:	81a5      	strh	r5, [r4, #12]
 800f106:	e7cf      	b.n	800f0a8 <__smakebuf_r+0x18>

0800f108 <_putc_r>:
 800f108:	b570      	push	{r4, r5, r6, lr}
 800f10a:	460d      	mov	r5, r1
 800f10c:	4614      	mov	r4, r2
 800f10e:	4606      	mov	r6, r0
 800f110:	b118      	cbz	r0, 800f11a <_putc_r+0x12>
 800f112:	6a03      	ldr	r3, [r0, #32]
 800f114:	b90b      	cbnz	r3, 800f11a <_putc_r+0x12>
 800f116:	f7fc f8ff 	bl	800b318 <__sinit>
 800f11a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f11c:	07d8      	lsls	r0, r3, #31
 800f11e:	d405      	bmi.n	800f12c <_putc_r+0x24>
 800f120:	89a3      	ldrh	r3, [r4, #12]
 800f122:	0599      	lsls	r1, r3, #22
 800f124:	d402      	bmi.n	800f12c <_putc_r+0x24>
 800f126:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f128:	f7f5 fe63 	bl	8004df2 <__retarget_lock_acquire_recursive>
 800f12c:	68a3      	ldr	r3, [r4, #8]
 800f12e:	3b01      	subs	r3, #1
 800f130:	2b00      	cmp	r3, #0
 800f132:	60a3      	str	r3, [r4, #8]
 800f134:	da05      	bge.n	800f142 <_putc_r+0x3a>
 800f136:	69a2      	ldr	r2, [r4, #24]
 800f138:	4293      	cmp	r3, r2
 800f13a:	db12      	blt.n	800f162 <_putc_r+0x5a>
 800f13c:	b2eb      	uxtb	r3, r5
 800f13e:	2b0a      	cmp	r3, #10
 800f140:	d00f      	beq.n	800f162 <_putc_r+0x5a>
 800f142:	6823      	ldr	r3, [r4, #0]
 800f144:	1c5a      	adds	r2, r3, #1
 800f146:	6022      	str	r2, [r4, #0]
 800f148:	701d      	strb	r5, [r3, #0]
 800f14a:	b2ed      	uxtb	r5, r5
 800f14c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f14e:	07da      	lsls	r2, r3, #31
 800f150:	d405      	bmi.n	800f15e <_putc_r+0x56>
 800f152:	89a3      	ldrh	r3, [r4, #12]
 800f154:	059b      	lsls	r3, r3, #22
 800f156:	d402      	bmi.n	800f15e <_putc_r+0x56>
 800f158:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f15a:	f7f5 fe56 	bl	8004e0a <__retarget_lock_release_recursive>
 800f15e:	4628      	mov	r0, r5
 800f160:	bd70      	pop	{r4, r5, r6, pc}
 800f162:	4629      	mov	r1, r5
 800f164:	4622      	mov	r2, r4
 800f166:	4630      	mov	r0, r6
 800f168:	f7fc fa47 	bl	800b5fa <__swbuf_r>
 800f16c:	4605      	mov	r5, r0
 800f16e:	e7ed      	b.n	800f14c <_putc_r+0x44>

0800f170 <__sccl>:
 800f170:	b570      	push	{r4, r5, r6, lr}
 800f172:	780b      	ldrb	r3, [r1, #0]
 800f174:	4604      	mov	r4, r0
 800f176:	2b5e      	cmp	r3, #94	@ 0x5e
 800f178:	bf0b      	itete	eq
 800f17a:	784b      	ldrbeq	r3, [r1, #1]
 800f17c:	1c4a      	addne	r2, r1, #1
 800f17e:	1c8a      	addeq	r2, r1, #2
 800f180:	2100      	movne	r1, #0
 800f182:	bf08      	it	eq
 800f184:	2101      	moveq	r1, #1
 800f186:	3801      	subs	r0, #1
 800f188:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800f18c:	f800 1f01 	strb.w	r1, [r0, #1]!
 800f190:	42a8      	cmp	r0, r5
 800f192:	d1fb      	bne.n	800f18c <__sccl+0x1c>
 800f194:	b90b      	cbnz	r3, 800f19a <__sccl+0x2a>
 800f196:	1e50      	subs	r0, r2, #1
 800f198:	bd70      	pop	{r4, r5, r6, pc}
 800f19a:	f081 0101 	eor.w	r1, r1, #1
 800f19e:	54e1      	strb	r1, [r4, r3]
 800f1a0:	4610      	mov	r0, r2
 800f1a2:	4602      	mov	r2, r0
 800f1a4:	f812 5b01 	ldrb.w	r5, [r2], #1
 800f1a8:	2d2d      	cmp	r5, #45	@ 0x2d
 800f1aa:	d005      	beq.n	800f1b8 <__sccl+0x48>
 800f1ac:	2d5d      	cmp	r5, #93	@ 0x5d
 800f1ae:	d016      	beq.n	800f1de <__sccl+0x6e>
 800f1b0:	2d00      	cmp	r5, #0
 800f1b2:	d0f1      	beq.n	800f198 <__sccl+0x28>
 800f1b4:	462b      	mov	r3, r5
 800f1b6:	e7f2      	b.n	800f19e <__sccl+0x2e>
 800f1b8:	7846      	ldrb	r6, [r0, #1]
 800f1ba:	2e5d      	cmp	r6, #93	@ 0x5d
 800f1bc:	d0fa      	beq.n	800f1b4 <__sccl+0x44>
 800f1be:	42b3      	cmp	r3, r6
 800f1c0:	dcf8      	bgt.n	800f1b4 <__sccl+0x44>
 800f1c2:	3002      	adds	r0, #2
 800f1c4:	461a      	mov	r2, r3
 800f1c6:	3201      	adds	r2, #1
 800f1c8:	4296      	cmp	r6, r2
 800f1ca:	54a1      	strb	r1, [r4, r2]
 800f1cc:	dcfb      	bgt.n	800f1c6 <__sccl+0x56>
 800f1ce:	1af2      	subs	r2, r6, r3
 800f1d0:	3a01      	subs	r2, #1
 800f1d2:	1c5d      	adds	r5, r3, #1
 800f1d4:	42b3      	cmp	r3, r6
 800f1d6:	bfa8      	it	ge
 800f1d8:	2200      	movge	r2, #0
 800f1da:	18ab      	adds	r3, r5, r2
 800f1dc:	e7e1      	b.n	800f1a2 <__sccl+0x32>
 800f1de:	4610      	mov	r0, r2
 800f1e0:	e7da      	b.n	800f198 <__sccl+0x28>

0800f1e2 <__submore>:
 800f1e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1e6:	460c      	mov	r4, r1
 800f1e8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800f1ea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f1ee:	4299      	cmp	r1, r3
 800f1f0:	d11d      	bne.n	800f22e <__submore+0x4c>
 800f1f2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800f1f6:	f7fa fa6f 	bl	80096d8 <_malloc_r>
 800f1fa:	b918      	cbnz	r0, 800f204 <__submore+0x22>
 800f1fc:	f04f 30ff 	mov.w	r0, #4294967295
 800f200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f204:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f208:	63a3      	str	r3, [r4, #56]	@ 0x38
 800f20a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800f20e:	6360      	str	r0, [r4, #52]	@ 0x34
 800f210:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800f214:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800f218:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800f21c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800f220:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800f224:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800f228:	6020      	str	r0, [r4, #0]
 800f22a:	2000      	movs	r0, #0
 800f22c:	e7e8      	b.n	800f200 <__submore+0x1e>
 800f22e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800f230:	0077      	lsls	r7, r6, #1
 800f232:	463a      	mov	r2, r7
 800f234:	f000 f88e 	bl	800f354 <_realloc_r>
 800f238:	4605      	mov	r5, r0
 800f23a:	2800      	cmp	r0, #0
 800f23c:	d0de      	beq.n	800f1fc <__submore+0x1a>
 800f23e:	eb00 0806 	add.w	r8, r0, r6
 800f242:	4601      	mov	r1, r0
 800f244:	4632      	mov	r2, r6
 800f246:	4640      	mov	r0, r8
 800f248:	f7fd f916 	bl	800c478 <memcpy>
 800f24c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800f250:	f8c4 8000 	str.w	r8, [r4]
 800f254:	e7e9      	b.n	800f22a <__submore+0x48>

0800f256 <memmove>:
 800f256:	4288      	cmp	r0, r1
 800f258:	b510      	push	{r4, lr}
 800f25a:	eb01 0402 	add.w	r4, r1, r2
 800f25e:	d902      	bls.n	800f266 <memmove+0x10>
 800f260:	4284      	cmp	r4, r0
 800f262:	4623      	mov	r3, r4
 800f264:	d807      	bhi.n	800f276 <memmove+0x20>
 800f266:	1e43      	subs	r3, r0, #1
 800f268:	42a1      	cmp	r1, r4
 800f26a:	d008      	beq.n	800f27e <memmove+0x28>
 800f26c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f270:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f274:	e7f8      	b.n	800f268 <memmove+0x12>
 800f276:	4402      	add	r2, r0
 800f278:	4601      	mov	r1, r0
 800f27a:	428a      	cmp	r2, r1
 800f27c:	d100      	bne.n	800f280 <memmove+0x2a>
 800f27e:	bd10      	pop	{r4, pc}
 800f280:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f284:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f288:	e7f7      	b.n	800f27a <memmove+0x24>
	...

0800f28c <__gettzinfo>:
 800f28c:	4800      	ldr	r0, [pc, #0]	@ (800f290 <__gettzinfo+0x4>)
 800f28e:	4770      	bx	lr
 800f290:	200001f8 	.word	0x200001f8

0800f294 <_fstat_r>:
 800f294:	b538      	push	{r3, r4, r5, lr}
 800f296:	4d07      	ldr	r5, [pc, #28]	@ (800f2b4 <_fstat_r+0x20>)
 800f298:	2300      	movs	r3, #0
 800f29a:	4604      	mov	r4, r0
 800f29c:	4608      	mov	r0, r1
 800f29e:	4611      	mov	r1, r2
 800f2a0:	602b      	str	r3, [r5, #0]
 800f2a2:	f7f5 fcec 	bl	8004c7e <_fstat>
 800f2a6:	1c43      	adds	r3, r0, #1
 800f2a8:	d102      	bne.n	800f2b0 <_fstat_r+0x1c>
 800f2aa:	682b      	ldr	r3, [r5, #0]
 800f2ac:	b103      	cbz	r3, 800f2b0 <_fstat_r+0x1c>
 800f2ae:	6023      	str	r3, [r4, #0]
 800f2b0:	bd38      	pop	{r3, r4, r5, pc}
 800f2b2:	bf00      	nop
 800f2b4:	20008554 	.word	0x20008554

0800f2b8 <_isatty_r>:
 800f2b8:	b538      	push	{r3, r4, r5, lr}
 800f2ba:	4d06      	ldr	r5, [pc, #24]	@ (800f2d4 <_isatty_r+0x1c>)
 800f2bc:	2300      	movs	r3, #0
 800f2be:	4604      	mov	r4, r0
 800f2c0:	4608      	mov	r0, r1
 800f2c2:	602b      	str	r3, [r5, #0]
 800f2c4:	f7f5 fce0 	bl	8004c88 <_isatty>
 800f2c8:	1c43      	adds	r3, r0, #1
 800f2ca:	d102      	bne.n	800f2d2 <_isatty_r+0x1a>
 800f2cc:	682b      	ldr	r3, [r5, #0]
 800f2ce:	b103      	cbz	r3, 800f2d2 <_isatty_r+0x1a>
 800f2d0:	6023      	str	r3, [r4, #0]
 800f2d2:	bd38      	pop	{r3, r4, r5, pc}
 800f2d4:	20008554 	.word	0x20008554

0800f2d8 <__assert_func>:
 800f2d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f2da:	4614      	mov	r4, r2
 800f2dc:	461a      	mov	r2, r3
 800f2de:	4b09      	ldr	r3, [pc, #36]	@ (800f304 <__assert_func+0x2c>)
 800f2e0:	681b      	ldr	r3, [r3, #0]
 800f2e2:	4605      	mov	r5, r0
 800f2e4:	68d8      	ldr	r0, [r3, #12]
 800f2e6:	b954      	cbnz	r4, 800f2fe <__assert_func+0x26>
 800f2e8:	4b07      	ldr	r3, [pc, #28]	@ (800f308 <__assert_func+0x30>)
 800f2ea:	461c      	mov	r4, r3
 800f2ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f2f0:	9100      	str	r1, [sp, #0]
 800f2f2:	462b      	mov	r3, r5
 800f2f4:	4905      	ldr	r1, [pc, #20]	@ (800f30c <__assert_func+0x34>)
 800f2f6:	f000 f85b 	bl	800f3b0 <fiprintf>
 800f2fa:	f000 f86b 	bl	800f3d4 <abort>
 800f2fe:	4b04      	ldr	r3, [pc, #16]	@ (800f310 <__assert_func+0x38>)
 800f300:	e7f4      	b.n	800f2ec <__assert_func+0x14>
 800f302:	bf00      	nop
 800f304:	200001a4 	.word	0x200001a4
 800f308:	0801085a 	.word	0x0801085a
 800f30c:	08011b51 	.word	0x08011b51
 800f310:	08011b44 	.word	0x08011b44

0800f314 <_calloc_r>:
 800f314:	b570      	push	{r4, r5, r6, lr}
 800f316:	fba1 5402 	umull	r5, r4, r1, r2
 800f31a:	b93c      	cbnz	r4, 800f32c <_calloc_r+0x18>
 800f31c:	4629      	mov	r1, r5
 800f31e:	f7fa f9db 	bl	80096d8 <_malloc_r>
 800f322:	4606      	mov	r6, r0
 800f324:	b928      	cbnz	r0, 800f332 <_calloc_r+0x1e>
 800f326:	2600      	movs	r6, #0
 800f328:	4630      	mov	r0, r6
 800f32a:	bd70      	pop	{r4, r5, r6, pc}
 800f32c:	220c      	movs	r2, #12
 800f32e:	6002      	str	r2, [r0, #0]
 800f330:	e7f9      	b.n	800f326 <_calloc_r+0x12>
 800f332:	462a      	mov	r2, r5
 800f334:	4621      	mov	r1, r4
 800f336:	f7fc f9f5 	bl	800b724 <memset>
 800f33a:	e7f5      	b.n	800f328 <_calloc_r+0x14>

0800f33c <__env_lock>:
 800f33c:	4801      	ldr	r0, [pc, #4]	@ (800f344 <__env_lock+0x8>)
 800f33e:	f7f5 bd58 	b.w	8004df2 <__retarget_lock_acquire_recursive>
 800f342:	bf00      	nop
 800f344:	2000345c 	.word	0x2000345c

0800f348 <__env_unlock>:
 800f348:	4801      	ldr	r0, [pc, #4]	@ (800f350 <__env_unlock+0x8>)
 800f34a:	f7f5 bd5e 	b.w	8004e0a <__retarget_lock_release_recursive>
 800f34e:	bf00      	nop
 800f350:	2000345c 	.word	0x2000345c

0800f354 <_realloc_r>:
 800f354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f358:	4680      	mov	r8, r0
 800f35a:	4615      	mov	r5, r2
 800f35c:	460c      	mov	r4, r1
 800f35e:	b921      	cbnz	r1, 800f36a <_realloc_r+0x16>
 800f360:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f364:	4611      	mov	r1, r2
 800f366:	f7fa b9b7 	b.w	80096d8 <_malloc_r>
 800f36a:	b92a      	cbnz	r2, 800f378 <_realloc_r+0x24>
 800f36c:	f7fd fef8 	bl	800d160 <_free_r>
 800f370:	2400      	movs	r4, #0
 800f372:	4620      	mov	r0, r4
 800f374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f378:	f000 f833 	bl	800f3e2 <_malloc_usable_size_r>
 800f37c:	4285      	cmp	r5, r0
 800f37e:	4606      	mov	r6, r0
 800f380:	d802      	bhi.n	800f388 <_realloc_r+0x34>
 800f382:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f386:	d8f4      	bhi.n	800f372 <_realloc_r+0x1e>
 800f388:	4629      	mov	r1, r5
 800f38a:	4640      	mov	r0, r8
 800f38c:	f7fa f9a4 	bl	80096d8 <_malloc_r>
 800f390:	4607      	mov	r7, r0
 800f392:	2800      	cmp	r0, #0
 800f394:	d0ec      	beq.n	800f370 <_realloc_r+0x1c>
 800f396:	42b5      	cmp	r5, r6
 800f398:	462a      	mov	r2, r5
 800f39a:	4621      	mov	r1, r4
 800f39c:	bf28      	it	cs
 800f39e:	4632      	movcs	r2, r6
 800f3a0:	f7fd f86a 	bl	800c478 <memcpy>
 800f3a4:	4621      	mov	r1, r4
 800f3a6:	4640      	mov	r0, r8
 800f3a8:	f7fd feda 	bl	800d160 <_free_r>
 800f3ac:	463c      	mov	r4, r7
 800f3ae:	e7e0      	b.n	800f372 <_realloc_r+0x1e>

0800f3b0 <fiprintf>:
 800f3b0:	b40e      	push	{r1, r2, r3}
 800f3b2:	b503      	push	{r0, r1, lr}
 800f3b4:	4601      	mov	r1, r0
 800f3b6:	ab03      	add	r3, sp, #12
 800f3b8:	4805      	ldr	r0, [pc, #20]	@ (800f3d0 <fiprintf+0x20>)
 800f3ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3be:	6800      	ldr	r0, [r0, #0]
 800f3c0:	9301      	str	r3, [sp, #4]
 800f3c2:	f7ff fb2d 	bl	800ea20 <_vfiprintf_r>
 800f3c6:	b002      	add	sp, #8
 800f3c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800f3cc:	b003      	add	sp, #12
 800f3ce:	4770      	bx	lr
 800f3d0:	200001a4 	.word	0x200001a4

0800f3d4 <abort>:
 800f3d4:	b508      	push	{r3, lr}
 800f3d6:	2006      	movs	r0, #6
 800f3d8:	f000 f834 	bl	800f444 <raise>
 800f3dc:	2001      	movs	r0, #1
 800f3de:	f7f5 fc29 	bl	8004c34 <_exit>

0800f3e2 <_malloc_usable_size_r>:
 800f3e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f3e6:	1f18      	subs	r0, r3, #4
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	bfbc      	itt	lt
 800f3ec:	580b      	ldrlt	r3, [r1, r0]
 800f3ee:	18c0      	addlt	r0, r0, r3
 800f3f0:	4770      	bx	lr

0800f3f2 <_raise_r>:
 800f3f2:	291f      	cmp	r1, #31
 800f3f4:	b538      	push	{r3, r4, r5, lr}
 800f3f6:	4605      	mov	r5, r0
 800f3f8:	460c      	mov	r4, r1
 800f3fa:	d904      	bls.n	800f406 <_raise_r+0x14>
 800f3fc:	2316      	movs	r3, #22
 800f3fe:	6003      	str	r3, [r0, #0]
 800f400:	f04f 30ff 	mov.w	r0, #4294967295
 800f404:	bd38      	pop	{r3, r4, r5, pc}
 800f406:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f408:	b112      	cbz	r2, 800f410 <_raise_r+0x1e>
 800f40a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f40e:	b94b      	cbnz	r3, 800f424 <_raise_r+0x32>
 800f410:	4628      	mov	r0, r5
 800f412:	f000 f831 	bl	800f478 <_getpid_r>
 800f416:	4622      	mov	r2, r4
 800f418:	4601      	mov	r1, r0
 800f41a:	4628      	mov	r0, r5
 800f41c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f420:	f000 b818 	b.w	800f454 <_kill_r>
 800f424:	2b01      	cmp	r3, #1
 800f426:	d00a      	beq.n	800f43e <_raise_r+0x4c>
 800f428:	1c59      	adds	r1, r3, #1
 800f42a:	d103      	bne.n	800f434 <_raise_r+0x42>
 800f42c:	2316      	movs	r3, #22
 800f42e:	6003      	str	r3, [r0, #0]
 800f430:	2001      	movs	r0, #1
 800f432:	e7e7      	b.n	800f404 <_raise_r+0x12>
 800f434:	2100      	movs	r1, #0
 800f436:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f43a:	4620      	mov	r0, r4
 800f43c:	4798      	blx	r3
 800f43e:	2000      	movs	r0, #0
 800f440:	e7e0      	b.n	800f404 <_raise_r+0x12>
	...

0800f444 <raise>:
 800f444:	4b02      	ldr	r3, [pc, #8]	@ (800f450 <raise+0xc>)
 800f446:	4601      	mov	r1, r0
 800f448:	6818      	ldr	r0, [r3, #0]
 800f44a:	f7ff bfd2 	b.w	800f3f2 <_raise_r>
 800f44e:	bf00      	nop
 800f450:	200001a4 	.word	0x200001a4

0800f454 <_kill_r>:
 800f454:	b538      	push	{r3, r4, r5, lr}
 800f456:	4d07      	ldr	r5, [pc, #28]	@ (800f474 <_kill_r+0x20>)
 800f458:	2300      	movs	r3, #0
 800f45a:	4604      	mov	r4, r0
 800f45c:	4608      	mov	r0, r1
 800f45e:	4611      	mov	r1, r2
 800f460:	602b      	str	r3, [r5, #0]
 800f462:	f7f5 fbdf 	bl	8004c24 <_kill>
 800f466:	1c43      	adds	r3, r0, #1
 800f468:	d102      	bne.n	800f470 <_kill_r+0x1c>
 800f46a:	682b      	ldr	r3, [r5, #0]
 800f46c:	b103      	cbz	r3, 800f470 <_kill_r+0x1c>
 800f46e:	6023      	str	r3, [r4, #0]
 800f470:	bd38      	pop	{r3, r4, r5, pc}
 800f472:	bf00      	nop
 800f474:	20008554 	.word	0x20008554

0800f478 <_getpid_r>:
 800f478:	f7f5 bbd2 	b.w	8004c20 <_getpid>
 800f47c:	0000      	movs	r0, r0
	...

0800f480 <floor>:
 800f480:	ec51 0b10 	vmov	r0, r1, d0
 800f484:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f48c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800f490:	2e13      	cmp	r6, #19
 800f492:	460c      	mov	r4, r1
 800f494:	4605      	mov	r5, r0
 800f496:	4680      	mov	r8, r0
 800f498:	dc34      	bgt.n	800f504 <floor+0x84>
 800f49a:	2e00      	cmp	r6, #0
 800f49c:	da17      	bge.n	800f4ce <floor+0x4e>
 800f49e:	a332      	add	r3, pc, #200	@ (adr r3, 800f568 <floor+0xe8>)
 800f4a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4a4:	f7f0 ff02 	bl	80002ac <__adddf3>
 800f4a8:	2200      	movs	r2, #0
 800f4aa:	2300      	movs	r3, #0
 800f4ac:	f7f1 fb44 	bl	8000b38 <__aeabi_dcmpgt>
 800f4b0:	b150      	cbz	r0, 800f4c8 <floor+0x48>
 800f4b2:	2c00      	cmp	r4, #0
 800f4b4:	da55      	bge.n	800f562 <floor+0xe2>
 800f4b6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800f4ba:	432c      	orrs	r4, r5
 800f4bc:	2500      	movs	r5, #0
 800f4be:	42ac      	cmp	r4, r5
 800f4c0:	4c2b      	ldr	r4, [pc, #172]	@ (800f570 <floor+0xf0>)
 800f4c2:	bf08      	it	eq
 800f4c4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800f4c8:	4621      	mov	r1, r4
 800f4ca:	4628      	mov	r0, r5
 800f4cc:	e023      	b.n	800f516 <floor+0x96>
 800f4ce:	4f29      	ldr	r7, [pc, #164]	@ (800f574 <floor+0xf4>)
 800f4d0:	4137      	asrs	r7, r6
 800f4d2:	ea01 0307 	and.w	r3, r1, r7
 800f4d6:	4303      	orrs	r3, r0
 800f4d8:	d01d      	beq.n	800f516 <floor+0x96>
 800f4da:	a323      	add	r3, pc, #140	@ (adr r3, 800f568 <floor+0xe8>)
 800f4dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4e0:	f7f0 fee4 	bl	80002ac <__adddf3>
 800f4e4:	2200      	movs	r2, #0
 800f4e6:	2300      	movs	r3, #0
 800f4e8:	f7f1 fb26 	bl	8000b38 <__aeabi_dcmpgt>
 800f4ec:	2800      	cmp	r0, #0
 800f4ee:	d0eb      	beq.n	800f4c8 <floor+0x48>
 800f4f0:	2c00      	cmp	r4, #0
 800f4f2:	bfbe      	ittt	lt
 800f4f4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800f4f8:	4133      	asrlt	r3, r6
 800f4fa:	18e4      	addlt	r4, r4, r3
 800f4fc:	ea24 0407 	bic.w	r4, r4, r7
 800f500:	2500      	movs	r5, #0
 800f502:	e7e1      	b.n	800f4c8 <floor+0x48>
 800f504:	2e33      	cmp	r6, #51	@ 0x33
 800f506:	dd0a      	ble.n	800f51e <floor+0x9e>
 800f508:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800f50c:	d103      	bne.n	800f516 <floor+0x96>
 800f50e:	4602      	mov	r2, r0
 800f510:	460b      	mov	r3, r1
 800f512:	f7f0 fecb 	bl	80002ac <__adddf3>
 800f516:	ec41 0b10 	vmov	d0, r0, r1
 800f51a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f51e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800f522:	f04f 37ff 	mov.w	r7, #4294967295
 800f526:	40df      	lsrs	r7, r3
 800f528:	4207      	tst	r7, r0
 800f52a:	d0f4      	beq.n	800f516 <floor+0x96>
 800f52c:	a30e      	add	r3, pc, #56	@ (adr r3, 800f568 <floor+0xe8>)
 800f52e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f532:	f7f0 febb 	bl	80002ac <__adddf3>
 800f536:	2200      	movs	r2, #0
 800f538:	2300      	movs	r3, #0
 800f53a:	f7f1 fafd 	bl	8000b38 <__aeabi_dcmpgt>
 800f53e:	2800      	cmp	r0, #0
 800f540:	d0c2      	beq.n	800f4c8 <floor+0x48>
 800f542:	2c00      	cmp	r4, #0
 800f544:	da0a      	bge.n	800f55c <floor+0xdc>
 800f546:	2e14      	cmp	r6, #20
 800f548:	d101      	bne.n	800f54e <floor+0xce>
 800f54a:	3401      	adds	r4, #1
 800f54c:	e006      	b.n	800f55c <floor+0xdc>
 800f54e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800f552:	2301      	movs	r3, #1
 800f554:	40b3      	lsls	r3, r6
 800f556:	441d      	add	r5, r3
 800f558:	4545      	cmp	r5, r8
 800f55a:	d3f6      	bcc.n	800f54a <floor+0xca>
 800f55c:	ea25 0507 	bic.w	r5, r5, r7
 800f560:	e7b2      	b.n	800f4c8 <floor+0x48>
 800f562:	2500      	movs	r5, #0
 800f564:	462c      	mov	r4, r5
 800f566:	e7af      	b.n	800f4c8 <floor+0x48>
 800f568:	8800759c 	.word	0x8800759c
 800f56c:	7e37e43c 	.word	0x7e37e43c
 800f570:	bff00000 	.word	0xbff00000
 800f574:	000fffff 	.word	0x000fffff

0800f578 <round>:
 800f578:	ec51 0b10 	vmov	r0, r1, d0
 800f57c:	b570      	push	{r4, r5, r6, lr}
 800f57e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800f582:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800f586:	2a13      	cmp	r2, #19
 800f588:	460b      	mov	r3, r1
 800f58a:	4605      	mov	r5, r0
 800f58c:	dc1b      	bgt.n	800f5c6 <round+0x4e>
 800f58e:	2a00      	cmp	r2, #0
 800f590:	da0b      	bge.n	800f5aa <round+0x32>
 800f592:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800f596:	3201      	adds	r2, #1
 800f598:	bf04      	itt	eq
 800f59a:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800f59e:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800f5a2:	2200      	movs	r2, #0
 800f5a4:	4619      	mov	r1, r3
 800f5a6:	4610      	mov	r0, r2
 800f5a8:	e015      	b.n	800f5d6 <round+0x5e>
 800f5aa:	4c15      	ldr	r4, [pc, #84]	@ (800f600 <round+0x88>)
 800f5ac:	4114      	asrs	r4, r2
 800f5ae:	ea04 0601 	and.w	r6, r4, r1
 800f5b2:	4306      	orrs	r6, r0
 800f5b4:	d00f      	beq.n	800f5d6 <round+0x5e>
 800f5b6:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800f5ba:	fa41 f202 	asr.w	r2, r1, r2
 800f5be:	4413      	add	r3, r2
 800f5c0:	ea23 0304 	bic.w	r3, r3, r4
 800f5c4:	e7ed      	b.n	800f5a2 <round+0x2a>
 800f5c6:	2a33      	cmp	r2, #51	@ 0x33
 800f5c8:	dd08      	ble.n	800f5dc <round+0x64>
 800f5ca:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800f5ce:	d102      	bne.n	800f5d6 <round+0x5e>
 800f5d0:	4602      	mov	r2, r0
 800f5d2:	f7f0 fe6b 	bl	80002ac <__adddf3>
 800f5d6:	ec41 0b10 	vmov	d0, r0, r1
 800f5da:	bd70      	pop	{r4, r5, r6, pc}
 800f5dc:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800f5e0:	f04f 34ff 	mov.w	r4, #4294967295
 800f5e4:	40f4      	lsrs	r4, r6
 800f5e6:	4204      	tst	r4, r0
 800f5e8:	d0f5      	beq.n	800f5d6 <round+0x5e>
 800f5ea:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800f5ee:	2201      	movs	r2, #1
 800f5f0:	408a      	lsls	r2, r1
 800f5f2:	1952      	adds	r2, r2, r5
 800f5f4:	bf28      	it	cs
 800f5f6:	3301      	addcs	r3, #1
 800f5f8:	ea22 0204 	bic.w	r2, r2, r4
 800f5fc:	e7d2      	b.n	800f5a4 <round+0x2c>
 800f5fe:	bf00      	nop
 800f600:	000fffff 	.word	0x000fffff

0800f604 <_init>:
 800f604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f606:	bf00      	nop
 800f608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f60a:	bc08      	pop	{r3}
 800f60c:	469e      	mov	lr, r3
 800f60e:	4770      	bx	lr

0800f610 <_fini>:
 800f610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f612:	bf00      	nop
 800f614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f616:	bc08      	pop	{r3}
 800f618:	469e      	mov	lr, r3
 800f61a:	4770      	bx	lr
