$version Generated by VerilatedVcd $end
$timescale 1ns $end

$scope module tb_top $end
    $var wire  1 a clock $end
    $var wire 64 b cycles [63:0] $end
$upscope $end
$enddefinitions $end

#0
0a
b0000000000000000000000000000000000000000000000000000000000000000 b
#5
1a
b0000000000000000000000000000000000000000000000000000000000000001 b
#10
0a
b0000000000000000000000000000000000000000000000000000000000000010 b
#15
1a
b0000000000000000000000000000000000000000000000000000000000000011 b
#20
0a
b0000000000000000000000000000000000000000000000000000000000000100 b
#25
1a
b0000000000000000000000000000000000000000000000000000000000000101 b
#30
0a
b0000000000000000000000000000000000000000000000000000000000000110 b
#35
1a
b0000000000000000000000000000000000000000000000000000000000000111 b
#40
0a
b0000000000000000000000000000000000000000000000000000000000001000 b
#45
1a
b0000000000000000000000000000000000000000000000000000000000001001 b
#50
0a
b0000000000000000000000000000000000000000000000000000000000001010 b
#55
1a
b0000000000000000000000000000000000000000000000000000000000001011 b
#60
#65
#70
#75
#80
#85
#90
#95
#100

