module clock_limit(
	input          control,
	output reg[3:0] first,
	output reg[3:0] second
);