Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 01:14:41 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.398        0.000                      0                  455        0.195        0.000                      0                  455        3.000        0.000                       0                   193  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.398        0.000                      0                  455        0.195        0.000                      0                  455        3.000        0.000                       0                   193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 1.374ns (22.565%)  route 4.715ns (77.435%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm5/clk
    SLICE_X30Y74         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[1]/Q
                         net (fo=19, routed)          1.603     3.094    fsm5/out_reg[1]_1
    SLICE_X31Y74         LUT5 (Prop_lut5_I3_O)        0.152     3.246 f  fsm5/out[3]_i_5__5/O
                         net (fo=4, routed)           0.417     3.664    fsm5/out_reg[2]_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I0_O)        0.332     3.996 f  fsm5/out[1]_i_5/O
                         net (fo=7, routed)           0.824     4.819    fsm3/out_reg[0]_2
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.943 f  fsm3/out[31]_i_4/O
                         net (fo=70, routed)          0.752     5.695    fsm3/out_reg[2]_0
    SLICE_X28Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.819 r  fsm3/out[31]_i_2/O
                         net (fo=33, routed)          0.220     6.039    fsm3/fsm3_write_en
    SLICE_X28Y71         LUT3 (Prop_lut3_I2_O)        0.124     6.163 r  fsm3/out[31]_i_1__0/O
                         net (fo=29, routed)          0.899     7.062    fsm3/out[31]_i_1__0_n_0
    SLICE_X29Y68         FDRE                                         r  fsm3/out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    fsm3/clk
    SLICE_X29Y68         FDRE                                         r  fsm3/out_reg[4]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y68         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 1.374ns (22.565%)  route 4.715ns (77.435%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm5/clk
    SLICE_X30Y74         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[1]/Q
                         net (fo=19, routed)          1.603     3.094    fsm5/out_reg[1]_1
    SLICE_X31Y74         LUT5 (Prop_lut5_I3_O)        0.152     3.246 f  fsm5/out[3]_i_5__5/O
                         net (fo=4, routed)           0.417     3.664    fsm5/out_reg[2]_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I0_O)        0.332     3.996 f  fsm5/out[1]_i_5/O
                         net (fo=7, routed)           0.824     4.819    fsm3/out_reg[0]_2
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.943 f  fsm3/out[31]_i_4/O
                         net (fo=70, routed)          0.752     5.695    fsm3/out_reg[2]_0
    SLICE_X28Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.819 r  fsm3/out[31]_i_2/O
                         net (fo=33, routed)          0.220     6.039    fsm3/fsm3_write_en
    SLICE_X28Y71         LUT3 (Prop_lut3_I2_O)        0.124     6.163 r  fsm3/out[31]_i_1__0/O
                         net (fo=29, routed)          0.899     7.062    fsm3/out[31]_i_1__0_n_0
    SLICE_X29Y68         FDRE                                         r  fsm3/out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    fsm3/clk
    SLICE_X29Y68         FDRE                                         r  fsm3/out_reg[5]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y68         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 1.374ns (22.565%)  route 4.715ns (77.435%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm5/clk
    SLICE_X30Y74         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[1]/Q
                         net (fo=19, routed)          1.603     3.094    fsm5/out_reg[1]_1
    SLICE_X31Y74         LUT5 (Prop_lut5_I3_O)        0.152     3.246 f  fsm5/out[3]_i_5__5/O
                         net (fo=4, routed)           0.417     3.664    fsm5/out_reg[2]_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I0_O)        0.332     3.996 f  fsm5/out[1]_i_5/O
                         net (fo=7, routed)           0.824     4.819    fsm3/out_reg[0]_2
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.943 f  fsm3/out[31]_i_4/O
                         net (fo=70, routed)          0.752     5.695    fsm3/out_reg[2]_0
    SLICE_X28Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.819 r  fsm3/out[31]_i_2/O
                         net (fo=33, routed)          0.220     6.039    fsm3/fsm3_write_en
    SLICE_X28Y71         LUT3 (Prop_lut3_I2_O)        0.124     6.163 r  fsm3/out[31]_i_1__0/O
                         net (fo=29, routed)          0.899     7.062    fsm3/out[31]_i_1__0_n_0
    SLICE_X29Y68         FDRE                                         r  fsm3/out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    fsm3/clk
    SLICE_X29Y68         FDRE                                         r  fsm3/out_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y68         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 1.374ns (22.565%)  route 4.715ns (77.435%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm5/clk
    SLICE_X30Y74         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[1]/Q
                         net (fo=19, routed)          1.603     3.094    fsm5/out_reg[1]_1
    SLICE_X31Y74         LUT5 (Prop_lut5_I3_O)        0.152     3.246 f  fsm5/out[3]_i_5__5/O
                         net (fo=4, routed)           0.417     3.664    fsm5/out_reg[2]_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I0_O)        0.332     3.996 f  fsm5/out[1]_i_5/O
                         net (fo=7, routed)           0.824     4.819    fsm3/out_reg[0]_2
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.943 f  fsm3/out[31]_i_4/O
                         net (fo=70, routed)          0.752     5.695    fsm3/out_reg[2]_0
    SLICE_X28Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.819 r  fsm3/out[31]_i_2/O
                         net (fo=33, routed)          0.220     6.039    fsm3/fsm3_write_en
    SLICE_X28Y71         LUT3 (Prop_lut3_I2_O)        0.124     6.163 r  fsm3/out[31]_i_1__0/O
                         net (fo=29, routed)          0.899     7.062    fsm3/out[31]_i_1__0_n_0
    SLICE_X29Y68         FDRE                                         r  fsm3/out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    fsm3/clk
    SLICE_X29Y68         FDRE                                         r  fsm3/out_reg[7]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y68         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 1.374ns (22.858%)  route 4.637ns (77.142%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm5/clk
    SLICE_X30Y74         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[1]/Q
                         net (fo=19, routed)          1.603     3.094    fsm5/out_reg[1]_1
    SLICE_X31Y74         LUT5 (Prop_lut5_I3_O)        0.152     3.246 f  fsm5/out[3]_i_5__5/O
                         net (fo=4, routed)           0.417     3.664    fsm5/out_reg[2]_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I0_O)        0.332     3.996 f  fsm5/out[1]_i_5/O
                         net (fo=7, routed)           0.824     4.819    fsm3/out_reg[0]_2
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.943 f  fsm3/out[31]_i_4/O
                         net (fo=70, routed)          0.752     5.695    fsm3/out_reg[2]_0
    SLICE_X28Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.819 r  fsm3/out[31]_i_2/O
                         net (fo=33, routed)          0.220     6.039    fsm3/fsm3_write_en
    SLICE_X28Y71         LUT3 (Prop_lut3_I2_O)        0.124     6.163 r  fsm3/out[31]_i_1__0/O
                         net (fo=29, routed)          0.821     6.984    fsm3/out[31]_i_1__0_n_0
    SLICE_X29Y67         FDRE                                         r  fsm3/out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    fsm3/clk
    SLICE_X29Y67         FDRE                                         r  fsm3/out_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y67         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 2.818ns (43.409%)  route 3.674ns (56.591%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm5/clk
    SLICE_X30Y74         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[1]/Q
                         net (fo=19, routed)          1.603     3.094    fsm5/out_reg[1]_1
    SLICE_X31Y74         LUT5 (Prop_lut5_I3_O)        0.152     3.246 f  fsm5/out[3]_i_5__5/O
                         net (fo=4, routed)           0.417     3.664    fsm5/out_reg[2]_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I0_O)        0.332     3.996 f  fsm5/out[1]_i_5/O
                         net (fo=7, routed)           0.824     4.819    fsm3/out_reg[0]_2
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.943 f  fsm3/out[31]_i_4/O
                         net (fo=70, routed)          0.829     5.773    fsm3/out_reg[2]_0
    SLICE_X29Y67         LUT2 (Prop_lut2_I1_O)        0.124     5.897 r  fsm3/out[3]_i_8__0/O
                         net (fo=1, routed)           0.000     5.897    fsm3/out[3]_i_8__0_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.447 r  fsm3/out_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.447    fsm3/out_reg[3]_i_1__2_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.561 r  fsm3/out_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.561    fsm3/out_reg[7]_i_1__2_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  fsm3/out_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.675    fsm3/out_reg[11]_i_1__2_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  fsm3/out_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.789    fsm3/out_reg[15]_i_1__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  fsm3/out_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.903    fsm3/out_reg[19]_i_1__2_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  fsm3/out_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.017    fsm3/out_reg[23]_i_1__2_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  fsm3/out_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.131    fsm3/out_reg[27]_i_1__2_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.465 r  fsm3/out_reg[31]_i_3__2/O[1]
                         net (fo=1, routed)           0.000     7.465    fsm3/incr3_out[29]
    SLICE_X29Y74         FDRE                                         r  fsm3/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    fsm3/clk
    SLICE_X29Y74         FDRE                                         r  fsm3/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm3/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 2.797ns (43.225%)  route 3.674ns (56.775%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm5/clk
    SLICE_X30Y74         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[1]/Q
                         net (fo=19, routed)          1.603     3.094    fsm5/out_reg[1]_1
    SLICE_X31Y74         LUT5 (Prop_lut5_I3_O)        0.152     3.246 f  fsm5/out[3]_i_5__5/O
                         net (fo=4, routed)           0.417     3.664    fsm5/out_reg[2]_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I0_O)        0.332     3.996 f  fsm5/out[1]_i_5/O
                         net (fo=7, routed)           0.824     4.819    fsm3/out_reg[0]_2
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.943 f  fsm3/out[31]_i_4/O
                         net (fo=70, routed)          0.829     5.773    fsm3/out_reg[2]_0
    SLICE_X29Y67         LUT2 (Prop_lut2_I1_O)        0.124     5.897 r  fsm3/out[3]_i_8__0/O
                         net (fo=1, routed)           0.000     5.897    fsm3/out[3]_i_8__0_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.447 r  fsm3/out_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.447    fsm3/out_reg[3]_i_1__2_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.561 r  fsm3/out_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.561    fsm3/out_reg[7]_i_1__2_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  fsm3/out_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.675    fsm3/out_reg[11]_i_1__2_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  fsm3/out_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.789    fsm3/out_reg[15]_i_1__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  fsm3/out_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.903    fsm3/out_reg[19]_i_1__2_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  fsm3/out_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.017    fsm3/out_reg[23]_i_1__2_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  fsm3/out_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.131    fsm3/out_reg[27]_i_1__2_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.444 r  fsm3/out_reg[31]_i_3__2/O[3]
                         net (fo=1, routed)           0.000     7.444    fsm3/incr3_out[31]
    SLICE_X29Y74         FDRE                                         r  fsm3/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    fsm3/clk
    SLICE_X29Y74         FDRE                                         r  fsm3/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm3/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C_i_j1/out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 1.250ns (20.234%)  route 4.928ns (79.766%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm5/clk
    SLICE_X30Y74         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[1]/Q
                         net (fo=19, routed)          1.603     3.094    fsm5/out_reg[1]_1
    SLICE_X31Y74         LUT5 (Prop_lut5_I3_O)        0.152     3.246 f  fsm5/out[3]_i_5__5/O
                         net (fo=4, routed)           0.417     3.664    fsm5/out_reg[2]_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I0_O)        0.332     3.996 f  fsm5/out[1]_i_5/O
                         net (fo=7, routed)           0.936     4.932    fsm3/out_reg[0]_2
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.056 f  fsm3/C_addr0[3]_INST_0_i_5/O
                         net (fo=5, routed)           0.597     5.653    fsm2/out_reg[31]_1
    SLICE_X28Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.777 r  fsm2/C_addr0[3]_INST_0_i_1/O
                         net (fo=40, routed)          1.374     7.151    C_i_j1/C_i_j1_write_en
    SLICE_X31Y49         FDRE                                         r  C_i_j1/out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    C_i_j1/clk
    SLICE_X31Y49         FDRE                                         r  C_i_j1/out_reg[12]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X31Y49         FDRE (Setup_fdre_C_CE)      -0.205     7.684    C_i_j1/out_reg[12]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C_i_j1/out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 1.250ns (20.234%)  route 4.928ns (79.766%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm5/clk
    SLICE_X30Y74         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[1]/Q
                         net (fo=19, routed)          1.603     3.094    fsm5/out_reg[1]_1
    SLICE_X31Y74         LUT5 (Prop_lut5_I3_O)        0.152     3.246 f  fsm5/out[3]_i_5__5/O
                         net (fo=4, routed)           0.417     3.664    fsm5/out_reg[2]_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I0_O)        0.332     3.996 f  fsm5/out[1]_i_5/O
                         net (fo=7, routed)           0.936     4.932    fsm3/out_reg[0]_2
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.056 f  fsm3/C_addr0[3]_INST_0_i_5/O
                         net (fo=5, routed)           0.597     5.653    fsm2/out_reg[31]_1
    SLICE_X28Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.777 r  fsm2/C_addr0[3]_INST_0_i_1/O
                         net (fo=40, routed)          1.374     7.151    C_i_j1/C_i_j1_write_en
    SLICE_X31Y49         FDRE                                         r  C_i_j1/out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    C_i_j1/clk
    SLICE_X31Y49         FDRE                                         r  C_i_j1/out_reg[13]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X31Y49         FDRE (Setup_fdre_C_CE)      -0.205     7.684    C_i_j1/out_reg[13]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C_i_j1/out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 1.250ns (20.234%)  route 4.928ns (79.766%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.973     0.973    fsm5/clk
    SLICE_X30Y74         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[1]/Q
                         net (fo=19, routed)          1.603     3.094    fsm5/out_reg[1]_1
    SLICE_X31Y74         LUT5 (Prop_lut5_I3_O)        0.152     3.246 f  fsm5/out[3]_i_5__5/O
                         net (fo=4, routed)           0.417     3.664    fsm5/out_reg[2]_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I0_O)        0.332     3.996 f  fsm5/out[1]_i_5/O
                         net (fo=7, routed)           0.936     4.932    fsm3/out_reg[0]_2
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.056 f  fsm3/C_addr0[3]_INST_0_i_5/O
                         net (fo=5, routed)           0.597     5.653    fsm2/out_reg[31]_1
    SLICE_X28Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.777 r  fsm2/C_addr0[3]_INST_0_i_1/O
                         net (fo=40, routed)          1.374     7.151    C_i_j1/C_i_j1_write_en
    SLICE_X31Y49         FDRE                                         r  C_i_j1/out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=192, unset)          0.924     7.924    C_i_j1/clk
    SLICE_X31Y49         FDRE                                         r  C_i_j1/out_reg[14]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X31Y49         FDRE (Setup_fdre_C_CE)      -0.205     7.684    C_i_j1/out_reg[14]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  0.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.313%)  route 0.150ns (44.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    fsm0/clk
    SLICE_X33Y71         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm0/out_reg[0]/Q
                         net (fo=8, routed)           0.150     0.701    j0/out_reg[2]_0[0]
    SLICE_X34Y71         LUT6 (Prop_lut6_I0_O)        0.045     0.746 r  j0/out[3]_i_2__3/O
                         net (fo=1, routed)           0.000     0.746    j0/j0_in[3]
    SLICE_X34Y71         FDRE                                         r  j0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    j0/clk
    SLICE_X34Y71         FDRE                                         r  j0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.120     0.552    j0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    done_reg1/clk
    SLICE_X30Y75         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  done_reg1/out_reg[0]/Q
                         net (fo=5, routed)           0.149     0.724    fsm6/done_reg1_out
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.045     0.769 r  fsm6/out[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.769    done_reg1/out_reg[0]_0
    SLICE_X30Y75         FDRE                                         r  done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    done_reg1/clk
    SLICE_X30Y75         FDRE                                         r  done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.121     0.553    done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 k0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    k0/clk
    SLICE_X31Y71         FDRE                                         r  k0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/out_reg[0]/Q
                         net (fo=5, routed)           0.179     0.730    k0/Q[0]
    SLICE_X31Y71         LUT3 (Prop_lut3_I2_O)        0.042     0.772 r  k0/out[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.772    k0/k0_in[1]
    SLICE_X31Y71         FDRE                                         r  k0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    k0/clk
    SLICE_X31Y71         FDRE                                         r  k0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.107     0.539    k0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 k0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    k0/clk
    SLICE_X31Y71         FDRE                                         r  k0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/out_reg[0]/Q
                         net (fo=5, routed)           0.181     0.732    k0/Q[0]
    SLICE_X31Y71         LUT5 (Prop_lut5_I2_O)        0.043     0.775 r  k0/out[3]_i_2__4/O
                         net (fo=1, routed)           0.000     0.775    k0/k0_in[3]
    SLICE_X31Y71         FDRE                                         r  k0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    k0/clk
    SLICE_X31Y71         FDRE                                         r  k0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.107     0.539    k0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j20/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.792%)  route 0.141ns (40.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    fsm2/clk
    SLICE_X32Y70         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm2/out_reg[0]/Q
                         net (fo=12, routed)          0.141     0.715    fsm2/out_reg[2]_0[0]
    SLICE_X33Y70         LUT6 (Prop_lut6_I1_O)        0.045     0.760 r  fsm2/out[3]_i_2/O
                         net (fo=1, routed)           0.000     0.760    j20/D[3]
    SLICE_X33Y70         FDRE                                         r  j20/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    j20/clk
    SLICE_X33Y70         FDRE                                         r  j20/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.091     0.523    j20/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 j20/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j20/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.237%)  route 0.184ns (46.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    j20/clk
    SLICE_X34Y70         FDRE                                         r  j20/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  j20/out_reg[1]/Q
                         net (fo=7, routed)           0.184     0.758    fsm2/Q[1]
    SLICE_X34Y70         LUT6 (Prop_lut6_I5_O)        0.045     0.803 r  fsm2/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.803    j20/D[1]
    SLICE_X34Y70         FDRE                                         r  j20/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    j20/clk
    SLICE_X34Y70         FDRE                                         r  j20/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.121     0.553    j20/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.972%)  route 0.186ns (47.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    j0/clk
    SLICE_X34Y73         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  j0/out_reg[0]/Q
                         net (fo=6, routed)           0.186     0.760    j0/Q[0]
    SLICE_X34Y71         LUT6 (Prop_lut6_I4_O)        0.045     0.805 r  j0/out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.805    j0/j0_in[2]
    SLICE_X34Y71         FDRE                                         r  j0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    j0/clk
    SLICE_X34Y71         FDRE                                         r  j0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.121     0.553    j0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 k0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    k0/clk
    SLICE_X31Y71         FDRE                                         r  k0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  k0/out_reg[0]/Q
                         net (fo=5, routed)           0.179     0.730    k0/Q[0]
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.775 r  k0/out[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.775    k0/k0_in[0]
    SLICE_X31Y71         FDRE                                         r  k0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    k0/clk
    SLICE_X31Y71         FDRE                                         r  k0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.091     0.523    k0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cond_stored0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    cond_stored0/clk
    SLICE_X31Y72         FDRE                                         r  cond_stored0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  cond_stored0/out_reg[0]/Q
                         net (fo=7, routed)           0.181     0.732    fsm5/cond_stored0_out
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.045     0.777 r  fsm5/out[0]_i_1__8/O
                         net (fo=1, routed)           0.000     0.777    done_reg0/out_reg[0]_0
    SLICE_X31Y72         FDRE                                         r  done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    done_reg0/clk
    SLICE_X31Y72         FDRE                                         r  done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.092     0.524    done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 fsm4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.885%)  route 0.186ns (47.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.410     0.410    fsm4/clk
    SLICE_X30Y72         FDRE                                         r  fsm4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm4/out_reg[0]/Q
                         net (fo=10, routed)          0.186     0.760    fsm4/out_reg[0]_0
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.805 r  fsm4/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.805    fsm4/out[0]_i_1_n_0
    SLICE_X30Y72         FDRE                                         r  fsm4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=192, unset)          0.432     0.432    fsm4/clk
    SLICE_X30Y72         FDRE                                         r  fsm4/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.120     0.552    fsm4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X31Y46  C_i_j1/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X31Y48  C_i_j1/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X31Y48  C_i_j1/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X31Y49  C_i_j1/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X31Y49  C_i_j1/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X31Y49  C_i_j1/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X31Y49  C_i_j1/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X31Y50  C_i_j1/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X31Y50  C_i_j1/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X31Y50  C_i_j1/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y46  C_i_j1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y48  C_i_j1/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y48  C_i_j1/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y49  C_i_j1/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y49  C_i_j1/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y49  C_i_j1/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y49  C_i_j1/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y50  C_i_j1/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y50  C_i_j1/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y50  C_i_j1/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y46  C_i_j1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y48  C_i_j1/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y48  C_i_j1/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y49  C_i_j1/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y49  C_i_j1/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y49  C_i_j1/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y49  C_i_j1/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y50  C_i_j1/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y50  C_i_j1/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y50  C_i_j1/out_reg[18]/C



