// Seed: 3330739316
module module_0 (
    input tri0 id_0,
    input supply1 id_1
);
  tri0 id_3;
  assign module_1.type_10 = 0;
  assign id_3 = 1 != 1'd0;
  static id_4(
      .id_0((id_3)), .id_1(1), .id_2(1 == 1'b0), .id_3(id_1), .id_4()
  );
  wire id_5;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  tri   id_3,
    output wire  id_4
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire id_6;
  reg  id_7;
  assign id_7 = 1'b0;
  assign id_6 = 1;
  always @(posedge 1 or 1) begin : LABEL_0
    id_6 = id_2;
  end
  always @(posedge id_0 or negedge id_6) id_7 <= 1;
endmodule
