;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP -401, 710
	ADD 240, @371
	SPL 200, 94
	ADD #240, @371
	SPL 200, 94
	SLT <-10, @12
	CMP @124, 106
	ADD #240, @371
	SUB 20, 9
	ADD #240, @371
	SUB -207, <-120
	ADD #240, @371
	ADD -10, -6
	SLT <-10, @12
	SPL <127, 100
	ADD #240, @371
	MOV 300, @742
	SLT <-10, @12
	MOV -4, <-20
	SLT <-10, @12
	ADD <100, 61
	JMP 300, #742
	ADD <100, 61
	JMP 300, #742
	JMP 300, #742
	SPL 0, <-2
	SUB @0, @2
	DJN -201, @-120
	ADD 130, 9
	DJN -201, @-120
	SUB @0, @2
	ADD 130, 9
	ADD 140, 66
	SUB 12, @10
	CMP -401, 710
	SUB 1, <-1
	SPL 0, <-2
	SPL 0, <-2
	ADD 240, 60
	SLT 121, 0
	CMP -207, <-120
	SPL 0, <-2
	MOV -1, <-20
	SLT 121, 0
	SUB 20, 9
	CMP -401, 710
