21:14:07 INFO  : Registering command handlers for SDK TCF services
21:14:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\HDL_projects_git\display_port\display_port.sdk\temp_xsdb_launch_script.tcl
21:14:13 INFO  : XSCT server has started successfully.
21:14:17 INFO  : Successfully done setting XSCT server connection channel  
21:14:17 INFO  : Processing command line option -hwspec C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper.hdf.
21:14:17 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
21:14:17 INFO  : Successfully done setting SDK workspace  
08:38:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\HDL_projects_git\display_port\display_port.sdk\temp_xsdb_launch_script.tcl
08:38:10 INFO  : XSCT server has started successfully.
08:38:10 INFO  : Successfully done setting XSCT server connection channel  
08:38:11 INFO  : Successfully done setting SDK workspace  
08:38:30 INFO  : Registering command handlers for SDK TCF services
08:38:30 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
08:38:30 INFO  : Processing command line option -hwspec C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper.hdf.
08:38:31 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:39:30 INFO  : Refreshed build settings on project dispport
08:41:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:41:15 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
08:41:15 INFO  : 'jtag frequency' command is executed.
08:41:15 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
08:41:15 INFO  : Context for 'APU' is selected.
08:41:16 INFO  : System reset is completed.
08:41:20 INFO  : 'after 3000' command is executed.
08:41:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
08:41:23 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:41:23 INFO  : Context for 'APU' is selected.
08:41:23 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:41:23 INFO  : 'configparams force-mem-access 1' command is executed.
08:41:23 INFO  : Context for 'APU' is selected.
08:41:23 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
08:42:24 ERROR : 'psu_init' is cancelled.
08:42:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

08:42:24 INFO  : Issued abort command to xsdb.
08:42:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:42:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
08:42:59 INFO  : 'jtag frequency' command is executed.
08:42:59 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
08:42:59 INFO  : Context for 'APU' is selected.
08:43:00 INFO  : System reset is completed.
08:43:03 INFO  : 'after 3000' command is executed.
08:43:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
08:43:06 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:43:06 INFO  : Context for 'APU' is selected.
08:43:07 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:43:07 INFO  : 'configparams force-mem-access 1' command is executed.
08:43:07 INFO  : Context for 'APU' is selected.
08:43:07 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
08:44:10 ERROR : 'psu_init' is cancelled.
08:44:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

08:44:10 INFO  : Issued abort command to xsdb.
09:33:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563265979132,  Project:1563221286835
09:33:56 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:33:59 INFO  : Copied contents of C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:34:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:34:29 INFO  : 
09:34:30 INFO  : Updating hardware inferred compiler options for dispport.
09:34:30 INFO  : Clearing existing target manager status.
09:34:30 INFO  : Closing and re-opening the MSS file of ther project dispport_bsp
09:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:40:07 INFO  : 'jtag frequency' command is executed.
09:40:07 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:40:07 INFO  : Context for 'APU' is selected.
09:40:08 INFO  : System reset is completed.
09:40:11 INFO  : 'after 3000' command is executed.
09:40:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
09:40:14 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:40:16 INFO  : Context for 'APU' is selected.
09:40:16 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:40:16 INFO  : 'configparams force-mem-access 1' command is executed.
09:40:16 INFO  : Context for 'APU' is selected.
09:40:16 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:40:59 ERROR : 'psu_init' is cancelled.
09:40:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

09:40:59 INFO  : Issued abort command to xsdb.
10:55:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:55:30 INFO  : 'jtag frequency' command is executed.
10:55:30 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:55:30 INFO  : Context for 'APU' is selected.
10:55:31 INFO  : System reset is completed.
10:55:34 INFO  : 'after 3000' command is executed.
10:55:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:55:37 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:55:37 INFO  : Context for 'APU' is selected.
10:55:37 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:55:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:37 INFO  : Context for 'APU' is selected.
10:55:37 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:55:49 ERROR : 'psu_init' is cancelled.
10:55:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

10:55:49 INFO  : Issued abort command to xsdb.
10:55:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:55:54 INFO  : 'jtag frequency' command is executed.
10:55:54 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:55:54 INFO  : Context for 'APU' is selected.
10:55:55 INFO  : System reset is completed.
10:55:58 INFO  : 'after 3000' command is executed.
10:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:56:02 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:56:02 INFO  : Context for 'APU' is selected.
10:56:02 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:56:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:02 INFO  : Context for 'APU' is selected.
10:56:02 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:56:28 ERROR : 'psu_init' is cancelled.
10:56:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

10:56:29 INFO  : Issued abort command to xsdb.
10:56:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:56:46 INFO  : 'jtag frequency' command is executed.
10:56:46 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:56:46 INFO  : Context for 'APU' is selected.
10:56:47 INFO  : System reset is completed.
10:56:50 INFO  : 'after 3000' command is executed.
10:56:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:56:54 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:56:54 INFO  : Context for 'APU' is selected.
10:56:54 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:56:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:54 INFO  : Context for 'APU' is selected.
10:56:54 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:56:55 INFO  : 'after 1000' command is executed.
10:56:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:56:56 INFO  : 'after 1000' command is executed.
10:56:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:56:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:56:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:56:57 ERROR : Memory write error at 0x0. Instruction transfer timeout
10:56:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
----------------End of Script----------------

12:13:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\HDL_projects_git\display_port\display_port.sdk\temp_xsdb_launch_script.tcl
12:13:55 INFO  : XSCT server has started successfully.
12:13:55 INFO  : Successfully done setting XSCT server connection channel  
12:13:58 INFO  : Successfully done setting SDK workspace  
12:14:22 INFO  : Registering command handlers for SDK TCF services
12:14:22 INFO  : Processing command line option -hwspec C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper.hdf.
12:14:22 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
12:14:23 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:14:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563275490208,  Project:1563265979132
12:14:23 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper.hdf.
12:14:24 INFO  : Copied contents of C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
12:14:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:14:59 INFO  : 
12:15:00 INFO  : Updating hardware inferred compiler options for dispport.
12:15:00 INFO  : Clearing existing target manager status.
12:20:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:27 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:20:27 INFO  : 'jtag frequency' command is executed.
12:20:27 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:20:28 INFO  : Context for 'APU' is selected.
12:20:29 INFO  : System reset is completed.
12:20:32 INFO  : 'after 3000' command is executed.
12:20:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:20:35 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:20:35 INFO  : Context for 'APU' is selected.
12:20:36 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:20:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:36 INFO  : Context for 'APU' is selected.
12:20:36 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:20:37 INFO  : 'after 1000' command is executed.
12:20:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:20:38 INFO  : 'after 1000' command is executed.
12:20:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:20:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:20:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:20:39 ERROR : Memory write error at 0x0. Instruction transfer timeout
12:20:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
----------------End of Script----------------

12:22:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:22:42 INFO  : 'jtag frequency' command is executed.
12:22:42 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:22:42 INFO  : Context for 'APU' is selected.
12:22:43 INFO  : System reset is completed.
12:22:46 INFO  : 'after 3000' command is executed.
12:22:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:22:49 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:22:49 INFO  : Context for 'APU' is selected.
12:22:49 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:22:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:49 INFO  : Context for 'APU' is selected.
12:22:49 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:22:51 INFO  : 'psu_init' command is executed.
12:22:52 INFO  : 'after 1000' command is executed.
12:22:52 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:22:53 INFO  : 'after 1000' command is executed.
12:22:53 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:22:53 INFO  : 'catch {psu_protection}' command is executed.
12:22:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:22:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:22:54 INFO  : The application 'C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
12:22:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:22:54 INFO  : 'con' command is executed.
12:22:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:22:54 INFO  : Launch script is exported to file 'C:\HDL_projects_git\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
12:30:09 INFO  : Disconnected from the channel tcfchan#1.
12:30:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:23 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:30:23 INFO  : 'jtag frequency' command is executed.
12:30:23 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:30:23 INFO  : Context for 'APU' is selected.
12:30:24 INFO  : System reset is completed.
12:30:27 INFO  : 'after 3000' command is executed.
12:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:30:31 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:30:31 INFO  : Context for 'APU' is selected.
12:30:31 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:30:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:31 INFO  : Context for 'APU' is selected.
12:30:31 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:30:33 INFO  : 'psu_init' command is executed.
12:30:34 INFO  : 'after 1000' command is executed.
12:30:34 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:30:35 INFO  : 'after 1000' command is executed.
12:30:35 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:30:35 INFO  : 'catch {psu_protection}' command is executed.
12:30:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:30:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:30:36 INFO  : The application 'C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
12:30:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:30:36 INFO  : 'con' command is executed.
12:30:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:30:36 INFO  : Launch script is exported to file 'C:\HDL_projects_git\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
12:39:08 INFO  : Disconnected from the channel tcfchan#2.
12:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:29 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:42:29 INFO  : 'jtag frequency' command is executed.
12:42:29 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:42:30 INFO  : Context for 'APU' is selected.
12:42:30 INFO  : System reset is completed.
12:42:33 INFO  : 'after 3000' command is executed.
12:42:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:42:37 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:42:37 INFO  : Context for 'APU' is selected.
12:42:37 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:42:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:37 INFO  : Context for 'APU' is selected.
12:42:37 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:42:39 INFO  : 'psu_init' command is executed.
12:42:40 INFO  : 'after 1000' command is executed.
12:42:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:42:41 INFO  : 'after 1000' command is executed.
12:42:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:42:41 INFO  : 'catch {psu_protection}' command is executed.
12:42:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:42:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:42:42 INFO  : The application 'C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
12:42:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:42:42 INFO  : 'con' command is executed.
12:42:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:42:42 INFO  : Launch script is exported to file 'C:\HDL_projects_git\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
12:59:22 INFO  : Disconnected from the channel tcfchan#3.
12:59:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:23 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:59:23 INFO  : 'jtag frequency' command is executed.
12:59:23 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:59:23 INFO  : Context for 'APU' is selected.
12:59:25 INFO  : System reset is completed.
12:59:28 INFO  : 'after 3000' command is executed.
12:59:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:59:31 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:59:31 INFO  : Context for 'APU' is selected.
12:59:31 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:59:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:31 INFO  : Context for 'APU' is selected.
12:59:31 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:59:33 INFO  : 'psu_init' command is executed.
12:59:34 INFO  : 'after 1000' command is executed.
12:59:34 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:59:35 INFO  : 'after 1000' command is executed.
12:59:35 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:59:35 INFO  : 'catch {psu_protection}' command is executed.
12:59:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:59:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:59:36 INFO  : The application 'C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
12:59:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:59:36 INFO  : 'con' command is executed.
12:59:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:59:36 INFO  : Launch script is exported to file 'C:\HDL_projects_git\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
13:00:39 INFO  : Disconnected from the channel tcfchan#4.
13:00:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:40 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:00:40 INFO  : 'jtag frequency' command is executed.
13:00:40 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:00:40 INFO  : Context for 'APU' is selected.
13:00:41 INFO  : System reset is completed.
13:00:44 INFO  : 'after 3000' command is executed.
13:00:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:00:47 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:00:48 INFO  : Context for 'APU' is selected.
13:00:48 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:00:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:48 INFO  : Context for 'APU' is selected.
13:00:48 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:00:50 INFO  : 'psu_init' command is executed.
13:00:51 INFO  : 'after 1000' command is executed.
13:00:51 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:00:52 INFO  : 'after 1000' command is executed.
13:00:52 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:00:52 INFO  : 'catch {psu_protection}' command is executed.
13:00:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:00:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:00:52 INFO  : The application 'C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
13:00:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:00:53 INFO  : 'con' command is executed.
13:00:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:00:53 INFO  : Launch script is exported to file 'C:\HDL_projects_git\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
13:51:02 INFO  : Disconnected from the channel tcfchan#5.
13:51:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:04 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:51:04 INFO  : 'jtag frequency' command is executed.
13:51:04 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:51:04 INFO  : Context for 'APU' is selected.
13:51:05 INFO  : System reset is completed.
13:51:08 INFO  : 'after 3000' command is executed.
13:51:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:51:11 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:51:11 INFO  : Context for 'APU' is selected.
13:51:11 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:51:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:12 INFO  : Context for 'APU' is selected.
13:51:12 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:51:14 INFO  : 'psu_init' command is executed.
13:51:15 INFO  : 'after 1000' command is executed.
13:51:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:51:16 INFO  : 'after 1000' command is executed.
13:51:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:51:16 INFO  : 'catch {psu_protection}' command is executed.
13:51:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:51:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:51:16 INFO  : The application 'C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
13:51:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:51:17 INFO  : 'con' command is executed.
13:51:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:51:17 INFO  : Launch script is exported to file 'C:\HDL_projects_git\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
13:52:28 INFO  : Disconnected from the channel tcfchan#6.
13:52:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:29 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:52:29 INFO  : 'jtag frequency' command is executed.
13:52:29 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:52:29 INFO  : Context for 'APU' is selected.
13:52:30 INFO  : System reset is completed.
13:52:33 INFO  : 'after 3000' command is executed.
13:52:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:52:37 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:52:37 INFO  : Context for 'APU' is selected.
13:52:37 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:52:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:37 INFO  : Context for 'APU' is selected.
13:52:37 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:52:39 INFO  : 'psu_init' command is executed.
13:52:40 INFO  : 'after 1000' command is executed.
13:52:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:52:41 INFO  : 'after 1000' command is executed.
13:52:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:52:41 INFO  : 'catch {psu_protection}' command is executed.
13:52:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:52:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:52:42 INFO  : The application 'C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
13:52:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:52:42 INFO  : 'con' command is executed.
13:52:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:52:42 INFO  : Launch script is exported to file 'C:\HDL_projects_git\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
13:53:30 INFO  : Disconnected from the channel tcfchan#7.
13:53:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:32 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:53:32 INFO  : 'jtag frequency' command is executed.
13:53:32 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:53:32 INFO  : Context for 'APU' is selected.
13:53:33 INFO  : System reset is completed.
13:53:36 INFO  : 'after 3000' command is executed.
13:53:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:53:39 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:53:39 INFO  : Context for 'APU' is selected.
13:53:39 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:53:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:39 INFO  : Context for 'APU' is selected.
13:53:40 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:53:41 INFO  : 'psu_init' command is executed.
13:53:42 INFO  : 'after 1000' command is executed.
13:53:42 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:53:43 INFO  : 'after 1000' command is executed.
13:53:43 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:53:44 INFO  : 'catch {psu_protection}' command is executed.
13:53:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:53:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:53:44 INFO  : The application 'C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
13:53:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:53:44 INFO  : 'con' command is executed.
13:53:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:53:44 INFO  : Launch script is exported to file 'C:\HDL_projects_git\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
14:07:10 INFO  : Disconnected from the channel tcfchan#8.
14:07:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:07:12 INFO  : 'jtag frequency' command is executed.
14:07:12 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:07:12 INFO  : Context for 'APU' is selected.
14:07:13 INFO  : System reset is completed.
14:07:16 INFO  : 'after 3000' command is executed.
14:07:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:07:19 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:07:19 INFO  : Context for 'APU' is selected.
14:07:19 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:07:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:19 INFO  : Context for 'APU' is selected.
14:07:19 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:07:21 INFO  : 'psu_init' command is executed.
14:07:22 INFO  : 'after 1000' command is executed.
14:07:22 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:07:23 INFO  : 'after 1000' command is executed.
14:07:23 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:07:24 INFO  : 'catch {psu_protection}' command is executed.
14:07:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:07:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:07:24 INFO  : The application 'C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
14:07:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:07:24 INFO  : 'con' command is executed.
14:07:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:07:24 INFO  : Launch script is exported to file 'C:\HDL_projects_git\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
14:14:39 INFO  : Disconnected from the channel tcfchan#9.
14:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:41 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:14:41 INFO  : 'jtag frequency' command is executed.
14:14:41 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:14:41 INFO  : Context for 'APU' is selected.
14:14:42 INFO  : System reset is completed.
14:14:45 INFO  : 'after 3000' command is executed.
14:14:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:14:48 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:14:48 INFO  : Context for 'APU' is selected.
14:14:48 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:14:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:48 INFO  : Context for 'APU' is selected.
14:14:48 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:14:50 INFO  : 'psu_init' command is executed.
14:14:51 INFO  : 'after 1000' command is executed.
14:14:51 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:14:52 INFO  : 'after 1000' command is executed.
14:14:52 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:14:52 INFO  : 'catch {psu_protection}' command is executed.
14:14:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:14:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:14:53 INFO  : The application 'C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
14:14:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:14:53 INFO  : 'con' command is executed.
14:14:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:14:53 INFO  : Launch script is exported to file 'C:\HDL_projects_git\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
14:22:15 INFO  : Disconnected from the channel tcfchan#10.
14:22:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:17 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:22:17 INFO  : 'jtag frequency' command is executed.
14:22:17 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:22:17 INFO  : Context for 'APU' is selected.
14:22:18 INFO  : System reset is completed.
14:22:21 INFO  : 'after 3000' command is executed.
14:22:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:22:24 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:22:24 INFO  : Context for 'APU' is selected.
14:22:24 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:22:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:24 INFO  : Context for 'APU' is selected.
14:22:24 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:22:26 INFO  : 'psu_init' command is executed.
14:22:27 INFO  : 'after 1000' command is executed.
14:22:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:22:28 INFO  : 'after 1000' command is executed.
14:22:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:22:28 INFO  : 'catch {psu_protection}' command is executed.
14:22:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:22:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:22:29 INFO  : The application 'C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
14:22:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:22:29 INFO  : 'con' command is executed.
14:22:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:22:29 INFO  : Launch script is exported to file 'C:\HDL_projects_git\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
14:43:45 INFO  : No changes in MSS file content so not generating sources.
15:04:21 INFO  : Refreshed build settings on project dispport
15:08:40 INFO  : Disconnected from the channel tcfchan#11.
15:08:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:08:42 INFO  : 'jtag frequency' command is executed.
15:08:42 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:08:42 INFO  : Context for 'APU' is selected.
15:08:43 INFO  : System reset is completed.
15:08:46 INFO  : 'after 3000' command is executed.
15:08:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:08:49 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:08:49 INFO  : Context for 'APU' is selected.
15:08:49 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:08:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:49 INFO  : Context for 'APU' is selected.
15:08:49 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:08:52 INFO  : 'psu_init' command is executed.
15:08:53 INFO  : 'after 1000' command is executed.
15:08:53 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:08:54 INFO  : 'after 1000' command is executed.
15:08:54 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:08:54 INFO  : 'catch {psu_protection}' command is executed.
15:08:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:08:55 INFO  : The application 'C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
15:08:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:55 INFO  : 'con' command is executed.
15:08:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:08:55 INFO  : Launch script is exported to file 'C:\HDL_projects_git\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
15:10:10 INFO  : Disconnected from the channel tcfchan#12.
15:10:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:11 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:10:11 INFO  : 'jtag frequency' command is executed.
15:10:11 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:10:11 INFO  : Context for 'APU' is selected.
15:10:12 INFO  : System reset is completed.
15:10:15 INFO  : 'after 3000' command is executed.
15:10:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:10:19 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:10:19 INFO  : Context for 'APU' is selected.
15:10:19 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:10:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:19 INFO  : Context for 'APU' is selected.
15:10:19 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:10:21 INFO  : 'psu_init' command is executed.
15:10:22 INFO  : 'after 1000' command is executed.
15:10:22 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:10:23 INFO  : 'after 1000' command is executed.
15:10:23 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:10:23 INFO  : 'catch {psu_protection}' command is executed.
15:10:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:10:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:10:24 INFO  : The application 'C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
15:10:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:10:24 INFO  : 'con' command is executed.
15:10:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:10:24 INFO  : Launch script is exported to file 'C:\HDL_projects_git\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
15:12:07 INFO  : Disconnected from the channel tcfchan#13.
15:12:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:09 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:12:09 INFO  : 'jtag frequency' command is executed.
15:12:09 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:12:09 INFO  : Context for 'APU' is selected.
15:12:10 INFO  : System reset is completed.
15:12:13 INFO  : 'after 3000' command is executed.
15:12:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:12:16 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:12:16 INFO  : Context for 'APU' is selected.
15:12:16 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:12:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:16 INFO  : Context for 'APU' is selected.
15:12:16 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:12:18 INFO  : 'psu_init' command is executed.
15:12:19 INFO  : 'after 1000' command is executed.
15:12:19 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:12:20 INFO  : 'after 1000' command is executed.
15:12:20 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:12:20 INFO  : 'catch {psu_protection}' command is executed.
15:12:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:12:21 INFO  : The application 'C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
15:12:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:21 INFO  : 'con' command is executed.
15:12:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:12:21 INFO  : Launch script is exported to file 'C:\HDL_projects_git\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
15:21:46 INFO  : Disconnected from the channel tcfchan#14.
15:21:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:47 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:21:47 INFO  : 'jtag frequency' command is executed.
15:21:47 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:21:48 INFO  : Context for 'APU' is selected.
15:21:48 INFO  : System reset is completed.
15:21:51 INFO  : 'after 3000' command is executed.
15:21:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:21:55 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:21:55 INFO  : Context for 'APU' is selected.
15:21:55 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:21:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:55 INFO  : Context for 'APU' is selected.
15:21:55 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:21:57 INFO  : 'psu_init' command is executed.
15:21:58 INFO  : 'after 1000' command is executed.
15:21:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:21:59 INFO  : 'after 1000' command is executed.
15:21:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:21:59 INFO  : 'catch {psu_protection}' command is executed.
15:21:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:00 INFO  : The application 'C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:00 INFO  : 'con' command is executed.
15:22:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:22:00 INFO  : Launch script is exported to file 'C:\HDL_projects_git\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
15:23:22 INFO  : Disconnected from the channel tcfchan#15.
15:23:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:23 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:23:23 INFO  : 'jtag frequency' command is executed.
15:23:23 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:23:23 INFO  : Context for 'APU' is selected.
15:23:24 INFO  : System reset is completed.
15:23:27 INFO  : 'after 3000' command is executed.
15:23:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:23:31 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:23:31 INFO  : Context for 'APU' is selected.
15:23:31 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:23:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:31 INFO  : Context for 'APU' is selected.
15:23:31 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:23:33 INFO  : 'psu_init' command is executed.
15:23:34 INFO  : 'after 1000' command is executed.
15:23:34 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:23:35 INFO  : 'after 1000' command is executed.
15:23:35 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:23:35 INFO  : 'catch {psu_protection}' command is executed.
15:23:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:23:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:23:36 INFO  : The application 'C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
15:23:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:23:36 INFO  : 'con' command is executed.
15:23:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:23:36 INFO  : Launch script is exported to file 'C:\HDL_projects_git\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
16:46:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563291222256,  Project:1563275490208
16:46:27 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:49:25 INFO  : Copied contents of C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:49:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:49:50 INFO  : 
16:49:51 INFO  : Updating hardware inferred compiler options for dispport.
16:49:51 INFO  : Clearing existing target manager status.
16:49:51 INFO  : Closing and re-opening the MSS file of ther project dispport_bsp
16:49:52 INFO  : Closing and re-opening the MSS file of ther project dispport_bsp
16:49:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:49:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:59:44 INFO  : Disconnected from the channel tcfchan#16.
16:59:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:47 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:59:47 INFO  : 'jtag frequency' command is executed.
16:59:47 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:59:47 INFO  : Context for 'APU' is selected.
16:59:48 INFO  : System reset is completed.
16:59:51 INFO  : 'after 3000' command is executed.
16:59:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:59:54 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:59:54 INFO  : Context for 'APU' is selected.
16:59:55 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:59:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:55 INFO  : Context for 'APU' is selected.
16:59:55 INFO  : Sourcing of 'C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
16:59:57 INFO  : 'psu_init' command is executed.
16:59:58 INFO  : 'after 1000' command is executed.
16:59:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:59:59 INFO  : 'after 1000' command is executed.
16:59:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:59:59 INFO  : 'catch {psu_protection}' command is executed.
16:59:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:59:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:59:59 INFO  : The application 'C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
16:59:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/HDL_projects_git/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/HDL_projects_git/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:00:00 INFO  : 'con' command is executed.
17:00:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:00:00 INFO  : Launch script is exported to file 'C:\HDL_projects_git\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:06:55 INFO  : Disconnected from the channel tcfchan#17.
19:54:56 INFO  : Registering command handlers for SDK TCF services
19:54:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\temp_xsdb_launch_script.tcl
19:55:00 INFO  : XSCT server has started successfully.
19:55:00 INFO  : Successfully done setting XSCT server connection channel  
19:55:04 INFO  : Successfully done setting SDK workspace  
19:55:04 INFO  : Processing command line option -hwspec C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf.
20:46:48 INFO  : Project 'hw' created. You can now create BSPs and application projects targeting this hardware platform.
20:49:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:15 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:49:15 INFO  : 'jtag frequency' command is executed.
20:49:15 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:49:15 INFO  : Context for 'APU' is selected.
20:49:16 INFO  : System reset is completed.
20:49:19 INFO  : 'after 3000' command is executed.
20:49:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:49:23 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
20:49:23 INFO  : Context for 'APU' is selected.
20:49:23 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
20:49:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:23 INFO  : Context for 'APU' is selected.
20:49:23 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
20:49:24 INFO  : 'psu_init' command is executed.
20:49:25 INFO  : 'after 1000' command is executed.
20:49:25 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:49:26 INFO  : 'after 1000' command is executed.
20:49:26 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:49:26 INFO  : 'catch {psu_protection}' command is executed.
20:49:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:49:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:49:27 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:49:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:49:27 INFO  : 'con' command is executed.
20:49:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

20:49:27 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:52:15 INFO  : Disconnected from the channel tcfchan#1.
20:52:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:52:16 INFO  : 'jtag frequency' command is executed.
20:52:16 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:52:16 INFO  : Context for 'APU' is selected.
20:52:17 INFO  : System reset is completed.
20:52:20 INFO  : 'after 3000' command is executed.
20:52:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:52:24 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
20:52:24 INFO  : Context for 'APU' is selected.
20:52:24 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
20:52:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:24 INFO  : Context for 'APU' is selected.
20:52:24 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
20:52:25 INFO  : 'psu_init' command is executed.
20:52:26 INFO  : 'after 1000' command is executed.
20:52:26 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:52:27 INFO  : 'after 1000' command is executed.
20:52:27 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:52:27 INFO  : 'catch {psu_protection}' command is executed.
20:52:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:52:28 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:52:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:28 INFO  : 'con' command is executed.
20:52:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

20:52:28 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:55:37 ERROR : Error refreshing build settings on referencing application projects.
21:00:35 ERROR : Error refreshing build settings on referencing application projects.
21:02:01 INFO  : Disconnected from the channel tcfchan#2.
21:02:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:02 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:02:02 INFO  : 'jtag frequency' command is executed.
21:02:02 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:02:02 INFO  : Context for 'APU' is selected.
21:02:03 INFO  : System reset is completed.
21:02:06 INFO  : 'after 3000' command is executed.
21:02:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
21:02:10 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:02:10 INFO  : Context for 'APU' is selected.
21:02:10 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:02:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:10 INFO  : Context for 'APU' is selected.
21:02:10 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:02:11 INFO  : 'psu_init' command is executed.
21:02:12 INFO  : 'after 1000' command is executed.
21:02:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:02:13 INFO  : 'after 1000' command is executed.
21:02:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:02:14 INFO  : 'catch {psu_protection}' command is executed.
21:02:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:02:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:02:15 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:02:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:02:15 INFO  : 'con' command is executed.
21:02:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

21:02:15 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:04:32 INFO  : Disconnected from the channel tcfchan#3.
21:04:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:34 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:04:34 INFO  : 'jtag frequency' command is executed.
21:04:34 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:04:34 INFO  : Context for 'APU' is selected.
21:04:35 INFO  : System reset is completed.
21:04:38 INFO  : 'after 3000' command is executed.
21:04:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
21:04:41 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:04:41 INFO  : Context for 'APU' is selected.
21:04:41 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:04:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:41 INFO  : Context for 'APU' is selected.
21:04:41 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:04:42 INFO  : 'psu_init' command is executed.
21:04:43 INFO  : 'after 1000' command is executed.
21:04:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:04:44 INFO  : 'after 1000' command is executed.
21:04:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:04:44 INFO  : 'catch {psu_protection}' command is executed.
21:04:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:04:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:04:45 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:04:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:04:45 INFO  : 'con' command is executed.
21:04:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

21:04:45 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:12:45 INFO  : Disconnected from the channel tcfchan#4.
21:12:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:47 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:12:47 INFO  : 'jtag frequency' command is executed.
21:12:47 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:12:47 INFO  : Context for 'APU' is selected.
21:12:48 INFO  : System reset is completed.
21:12:51 INFO  : 'after 3000' command is executed.
21:12:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
21:12:54 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:12:54 INFO  : Context for 'APU' is selected.
21:12:54 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:12:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:54 INFO  : Context for 'APU' is selected.
21:12:54 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:12:56 INFO  : 'psu_init' command is executed.
21:12:57 INFO  : 'after 1000' command is executed.
21:12:57 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:12:58 INFO  : 'after 1000' command is executed.
21:12:58 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:12:58 INFO  : 'catch {psu_protection}' command is executed.
21:12:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:12:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:12:59 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:12:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:12:59 INFO  : 'con' command is executed.
21:12:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

21:12:59 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:39:33 INFO  : Disconnected from the channel tcfchan#5.
21:39:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:39:35 INFO  : 'jtag frequency' command is executed.
21:39:35 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:39:35 INFO  : Context for 'APU' is selected.
21:39:36 INFO  : System reset is completed.
21:39:39 INFO  : 'after 3000' command is executed.
21:39:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
21:39:42 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:39:42 INFO  : Context for 'APU' is selected.
21:39:42 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:39:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:42 INFO  : Context for 'APU' is selected.
21:39:42 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:39:43 INFO  : 'psu_init' command is executed.
21:39:44 INFO  : 'after 1000' command is executed.
21:39:44 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:39:45 INFO  : 'after 1000' command is executed.
21:39:45 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:39:45 INFO  : 'catch {psu_protection}' command is executed.
21:39:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:39:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:39:46 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:39:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:39:46 INFO  : 'con' command is executed.
21:39:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

21:39:46 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:40:19 INFO  : Disconnected from the channel tcfchan#6.
21:40:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:20 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:40:20 INFO  : 'jtag frequency' command is executed.
21:40:20 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:40:20 INFO  : Context for 'APU' is selected.
21:40:21 INFO  : System reset is completed.
21:40:24 INFO  : 'after 3000' command is executed.
21:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
21:40:28 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:40:28 INFO  : Context for 'APU' is selected.
21:40:28 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:40:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:28 INFO  : Context for 'APU' is selected.
21:40:28 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:40:29 INFO  : 'psu_init' command is executed.
21:40:30 INFO  : 'after 1000' command is executed.
21:40:30 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:40:31 INFO  : 'after 1000' command is executed.
21:40:31 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:40:31 INFO  : 'catch {psu_protection}' command is executed.
21:40:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:40:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:40:32 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:40:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:40:32 INFO  : 'con' command is executed.
21:40:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

21:40:32 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:49:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580248150172,  Project:1580244041434
21:49:22 INFO  : Project hw's source hardware specification located at C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:49:26 INFO  : Copied contents of C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\design_1_wrapper.hdf into \hw\system.hdf.
21:50:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:50:41 INFO  : 
21:50:42 INFO  : Updating hardware inferred compiler options for dispport.
21:50:42 INFO  : Clearing existing target manager status.
21:50:42 INFO  : Closing and re-opening the MSS file of ther project dispport_bsp
21:50:42 INFO  : Closing and re-opening the MSS file of ther project dispport_bsp
21:50:45 INFO  : Closing and re-opening the MSS file of ther project dispport_bsp
21:50:45 INFO  : Closing and re-opening the MSS file of ther project dispport_bsp
21:50:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:50:47 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:51:30 INFO  : Disconnected from the channel tcfchan#7.
21:51:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:33 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:51:33 INFO  : 'jtag frequency' command is executed.
21:51:33 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:51:33 INFO  : Context for 'APU' is selected.
21:51:34 INFO  : System reset is completed.
21:51:37 INFO  : 'after 3000' command is executed.
21:51:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
21:51:40 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:51:40 INFO  : Context for 'APU' is selected.
21:51:40 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:51:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:40 INFO  : Context for 'APU' is selected.
21:51:40 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:51:42 INFO  : 'psu_init' command is executed.
21:51:43 INFO  : 'after 1000' command is executed.
21:51:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:51:44 INFO  : 'after 1000' command is executed.
21:51:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:51:44 INFO  : 'catch {psu_protection}' command is executed.
21:51:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:51:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:51:45 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:51:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:51:45 INFO  : 'con' command is executed.
21:51:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

21:51:45 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:52:24 INFO  : Disconnected from the channel tcfchan#8.
21:52:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:52:25 INFO  : 'jtag frequency' command is executed.
21:52:25 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:52:25 INFO  : Context for 'APU' is selected.
21:52:26 INFO  : System reset is completed.
21:52:29 INFO  : 'after 3000' command is executed.
21:52:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
21:52:33 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:52:33 INFO  : Context for 'APU' is selected.
21:52:33 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:52:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:33 INFO  : Context for 'APU' is selected.
21:52:33 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:52:34 INFO  : 'psu_init' command is executed.
21:52:35 INFO  : 'after 1000' command is executed.
21:52:35 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:52:36 INFO  : 'after 1000' command is executed.
21:52:36 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:52:36 INFO  : 'catch {psu_protection}' command is executed.
21:52:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:52:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:52:37 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:52:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:52:37 INFO  : 'con' command is executed.
21:52:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

21:52:37 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
22:00:09 INFO  : Disconnected from the channel tcfchan#9.
22:00:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:00:10 INFO  : 'jtag frequency' command is executed.
22:00:10 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:00:11 INFO  : Context for 'APU' is selected.
22:00:11 INFO  : System reset is completed.
22:00:14 INFO  : 'after 3000' command is executed.
22:00:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:00:18 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
22:00:18 INFO  : Context for 'APU' is selected.
22:00:18 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
22:00:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:18 INFO  : Context for 'APU' is selected.
22:00:18 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
22:00:19 INFO  : 'psu_init' command is executed.
22:00:20 INFO  : 'after 1000' command is executed.
22:00:20 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:00:21 INFO  : 'after 1000' command is executed.
22:00:21 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:00:21 INFO  : 'catch {psu_protection}' command is executed.
22:00:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:00:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:00:22 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
22:00:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:00:22 INFO  : 'con' command is executed.
22:00:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:00:22 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
22:03:22 INFO  : Disconnected from the channel tcfchan#10.
22:03:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:03:24 INFO  : 'jtag frequency' command is executed.
22:03:24 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:03:24 INFO  : Context for 'APU' is selected.
22:03:25 INFO  : System reset is completed.
22:03:28 INFO  : 'after 3000' command is executed.
22:03:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:03:31 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
22:03:31 INFO  : Context for 'APU' is selected.
22:03:31 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
22:03:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:31 INFO  : Context for 'APU' is selected.
22:03:31 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
22:03:33 INFO  : 'psu_init' command is executed.
22:03:34 INFO  : 'after 1000' command is executed.
22:03:34 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:03:35 INFO  : 'after 1000' command is executed.
22:03:35 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:03:35 INFO  : 'catch {psu_protection}' command is executed.
22:03:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:03:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:03:36 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
22:03:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:03:36 INFO  : 'con' command is executed.
22:03:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:03:36 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
22:06:55 INFO  : Disconnected from the channel tcfchan#11.
22:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:06:56 INFO  : 'jtag frequency' command is executed.
22:06:56 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:06:56 INFO  : Context for 'APU' is selected.
22:06:57 INFO  : System reset is completed.
22:07:00 INFO  : 'after 3000' command is executed.
22:07:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:07:03 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
22:07:03 INFO  : Context for 'APU' is selected.
22:07:03 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
22:07:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:03 INFO  : Context for 'APU' is selected.
22:07:03 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
22:07:05 INFO  : 'psu_init' command is executed.
22:07:06 INFO  : 'after 1000' command is executed.
22:07:06 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:07:07 INFO  : 'after 1000' command is executed.
22:07:07 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:07:07 INFO  : 'catch {psu_protection}' command is executed.
22:07:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:07:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:07:08 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
22:07:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:07:08 INFO  : 'con' command is executed.
22:07:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:07:08 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
22:34:42 INFO  : Disconnected from the channel tcfchan#12.
12:36:24 INFO  : Registering command handlers for SDK TCF services
12:36:25 INFO  : Launching XSCT server: xsct.bat -interactive C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\temp_xsdb_launch_script.tcl
12:36:28 INFO  : XSCT server has started successfully.
12:36:31 INFO  : Successfully done setting XSCT server connection channel  
12:36:31 INFO  : Processing command line option -hwspec C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf.
12:36:31 INFO  : Successfully done setting SDK workspace  
12:36:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580253840122,  Project:1580248150172
12:36:42 INFO  : Project hw's source hardware specification located at C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:37:23 INFO  : Copied contents of C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\design_1_wrapper.hdf into \hw\system.hdf.
12:37:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:37:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1491] Multiple versions of driver "iicps" assigned to different peripherals.			Assign same version of driver to all peripherals.
ERROR: [Hsi 55-1439] Error(s) while copying sources

12:37:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

12:37:42 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

12:37:44 ERROR : Error updating BSP project MSS files.
12:37:44 INFO  : Updating hardware inferred compiler options for dispport.
12:37:44 INFO  : Clearing existing target manager status.
12:40:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1491] Multiple versions of driver "iicps" assigned to different peripherals.			Assign same version of driver to all peripherals.
ERROR: [Hsi 55-1439] Error(s) while copying sources

12:40:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

12:40:49 ERROR : Error generating bsp sources: Failed in generating sources
12:40:49 ERROR : Failed to regenerate sources for BSP project dispport_bsp
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:179)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:164)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:132)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:136)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
12:40:52 ERROR : Error refreshing build settings on referencing application projects.
12:41:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1491] Multiple versions of driver "iicps" assigned to different peripherals.			Assign same version of driver to all peripherals.
ERROR: [Hsi 55-1439] Error(s) while copying sources

12:41:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

12:41:57 ERROR : Error generating bsp sources: Failed in generating sources
12:41:57 ERROR : Failed to regenerate sources for BSP project dispport_bsp
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:179)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:164)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:132)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:136)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
12:50:59 INFO  : Refreshed build settings on project dispport
12:53:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:01:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
13:02:22 INFO  : 'jtag frequency' command is executed.
13:02:22 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:02:22 INFO  : Context for 'APU' is selected.
13:02:23 INFO  : System reset is completed.
13:02:26 INFO  : 'after 3000' command is executed.
13:02:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
13:02:40 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:02:40 INFO  : Context for 'APU' is selected.
13:02:40 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:02:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:40 INFO  : Context for 'APU' is selected.
13:02:40 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:02:42 INFO  : 'psu_init' command is executed.
13:02:43 INFO  : 'after 1000' command is executed.
13:02:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:02:44 INFO  : 'after 1000' command is executed.
13:02:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:02:44 INFO  : 'catch {psu_protection}' command is executed.
13:02:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:02:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:02:45 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
13:02:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:02:45 INFO  : 'con' command is executed.
13:02:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

13:02:45 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
13:05:21 INFO  : Disconnected from the channel tcfchan#1.
13:05:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
13:06:27 INFO  : 'jtag frequency' command is executed.
13:06:27 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:06:27 INFO  : Context for 'APU' is selected.
13:06:28 INFO  : System reset is completed.
13:06:31 INFO  : 'after 3000' command is executed.
13:06:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
13:06:45 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:06:45 INFO  : Context for 'APU' is selected.
13:06:45 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:06:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:45 INFO  : Context for 'APU' is selected.
13:06:45 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:06:47 INFO  : 'psu_init' command is executed.
13:06:48 INFO  : 'after 1000' command is executed.
13:06:48 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:06:49 INFO  : 'after 1000' command is executed.
13:06:49 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:06:49 INFO  : 'catch {psu_protection}' command is executed.
13:06:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:06:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:06:50 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
13:06:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:06:50 INFO  : 'con' command is executed.
13:06:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

13:06:50 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
14:44:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580308812667,  Project:1580253840122
14:44:42 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:45:21 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:45:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:46:18 INFO  : 
14:46:20 INFO  : Updating hardware inferred compiler options for dispport.
14:46:20 INFO  : Clearing existing target manager status.
14:46:20 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
14:46:21 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
14:46:21 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
14:46:22 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
14:46:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:46:23 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:47:28 INFO  : Disconnected from the channel tcfchan#2.
14:47:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
14:48:29 INFO  : 'jtag frequency' command is executed.
14:48:29 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:48:29 INFO  : Context for 'APU' is selected.
14:48:30 INFO  : System reset is completed.
14:48:33 INFO  : 'after 3000' command is executed.
14:48:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
14:48:47 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:48:47 INFO  : Context for 'APU' is selected.
14:48:47 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:48:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:47 INFO  : Context for 'APU' is selected.
14:48:47 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:48:48 INFO  : 'psu_init' command is executed.
14:48:49 INFO  : 'after 1000' command is executed.
14:48:49 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:48:50 INFO  : 'after 1000' command is executed.
14:48:50 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:48:51 INFO  : 'catch {psu_protection}' command is executed.
14:48:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:48:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:48:52 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
14:48:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:48:52 INFO  : 'con' command is executed.
14:48:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

14:48:52 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
14:50:56 INFO  : Disconnected from the channel tcfchan#3.
14:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
14:51:52 INFO  : 'jtag frequency' command is executed.
14:51:52 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:51:52 INFO  : Context for 'APU' is selected.
14:51:53 INFO  : System reset is completed.
14:51:56 INFO  : 'after 3000' command is executed.
14:52:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
14:52:10 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:52:10 INFO  : Context for 'APU' is selected.
14:52:10 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:52:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:10 INFO  : Context for 'APU' is selected.
14:52:10 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:52:11 INFO  : 'psu_init' command is executed.
14:52:12 INFO  : 'after 1000' command is executed.
14:52:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:52:13 INFO  : 'after 1000' command is executed.
14:52:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:52:13 INFO  : 'catch {psu_protection}' command is executed.
14:52:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:52:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:52:14 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
14:52:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:52:14 INFO  : 'con' command is executed.
14:52:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

14:52:14 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
16:25:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580313752328,  Project:1580308812667
16:25:42 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:25:44 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:26:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:27:29 INFO  : 
16:27:30 INFO  : Updating hardware inferred compiler options for dispport.
16:27:30 INFO  : Clearing existing target manager status.
16:27:30 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
16:27:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:27:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:34:34 INFO  : Disconnected from the channel tcfchan#4.
16:34:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
16:35:35 INFO  : 'jtag frequency' command is executed.
16:35:35 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:35:35 INFO  : Context for 'APU' is selected.
16:35:35 INFO  : System reset is completed.
16:35:38 INFO  : 'after 3000' command is executed.
16:35:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
16:35:52 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:35:53 INFO  : Context for 'APU' is selected.
16:35:53 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:35:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:53 INFO  : Context for 'APU' is selected.
16:35:53 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
16:35:55 INFO  : 'psu_init' command is executed.
16:35:56 INFO  : 'after 1000' command is executed.
16:35:56 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:35:57 INFO  : 'after 1000' command is executed.
16:35:57 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:35:57 INFO  : 'catch {psu_protection}' command is executed.
16:35:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:35:58 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
16:35:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:58 INFO  : 'con' command is executed.
16:35:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

16:35:58 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
22:36:37 INFO  : Disconnected from the channel tcfchan#5.
17:51:18 INFO  : Registering command handlers for SDK TCF services
17:51:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\temp_xsdb_launch_script.tcl
17:51:21 INFO  : XSCT server has started successfully.
17:51:24 INFO  : Successfully done setting XSCT server connection channel  
17:51:24 INFO  : Processing command line option -hwspec C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf.
17:51:24 INFO  : Successfully done setting SDK workspace  
17:51:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:51:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580481400625,  Project:1580313752328
17:51:35 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf.
17:51:35 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:52:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:52:41 INFO  : 
17:52:41 INFO  : Updating hardware inferred compiler options for dispport.
17:52:41 INFO  : Clearing existing target manager status.
17:56:40 INFO  : No changes in MSS file content so not generating sources.
18:00:39 INFO  : Project 'hw' created. You can now create BSPs and application projects targeting this hardware platform.
18:01:12 INFO  : Refreshed build settings on project dispport
18:04:01 INFO  : Refreshed build settings on project dispport
18:05:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
18:05:51 INFO  : 'jtag frequency' command is executed.
18:05:51 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:05:51 INFO  : Context for 'APU' is selected.
18:05:52 INFO  : System reset is completed.
18:05:55 INFO  : 'after 3000' command is executed.
18:05:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
18:06:02 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
18:06:03 INFO  : Context for 'APU' is selected.
18:06:03 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
18:06:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:03 INFO  : Context for 'APU' is selected.
18:06:03 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
18:06:04 INFO  : 'psu_init' command is executed.
18:06:05 INFO  : 'after 1000' command is executed.
18:06:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:06:06 INFO  : 'after 1000' command is executed.
18:06:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:06:06 INFO  : 'catch {psu_protection}' command is executed.
18:06:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:06:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:06:07 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
18:06:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:06:07 INFO  : 'con' command is executed.
18:06:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

18:06:07 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
18:07:05 INFO  : Disconnected from the channel tcfchan#1.
18:07:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
18:07:26 INFO  : 'jtag frequency' command is executed.
18:07:26 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:07:26 INFO  : Context for 'APU' is selected.
18:07:27 INFO  : System reset is completed.
18:07:30 INFO  : 'after 3000' command is executed.
18:07:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
18:07:38 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
18:07:38 INFO  : Context for 'APU' is selected.
18:07:38 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
18:07:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:38 INFO  : Context for 'APU' is selected.
18:07:38 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
18:07:40 INFO  : 'psu_init' command is executed.
18:07:41 INFO  : 'after 1000' command is executed.
18:07:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:07:42 INFO  : 'after 1000' command is executed.
18:07:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:07:42 INFO  : 'catch {psu_protection}' command is executed.
18:07:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:07:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:07:43 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
18:07:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:07:43 INFO  : 'con' command is executed.
18:07:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

18:07:43 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:43:05 INFO  : Disconnected from the channel tcfchan#2.
20:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:43:24 INFO  : 'jtag frequency' command is executed.
20:43:24 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:43:24 INFO  : Context for 'APU' is selected.
20:43:25 INFO  : System reset is completed.
20:43:28 INFO  : 'after 3000' command is executed.
20:43:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:43:36 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
20:43:36 INFO  : Context for 'APU' is selected.
20:43:36 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
20:43:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:36 INFO  : Context for 'APU' is selected.
20:43:36 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
20:43:38 INFO  : 'psu_init' command is executed.
20:43:39 INFO  : 'after 1000' command is executed.
20:43:39 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:43:40 INFO  : 'after 1000' command is executed.
20:43:40 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:43:40 INFO  : 'catch {psu_protection}' command is executed.
20:43:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:43:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:43:41 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:43:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:43:41 INFO  : 'con' command is executed.
20:43:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:43:41 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:44:58 INFO  : Disconnected from the channel tcfchan#3.
20:44:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:45:17 INFO  : 'jtag frequency' command is executed.
20:45:17 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:45:18 INFO  : Context for 'APU' is selected.
20:45:19 INFO  : System reset is completed.
20:45:22 INFO  : 'after 3000' command is executed.
20:45:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:45:29 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
20:45:29 INFO  : Context for 'APU' is selected.
20:45:29 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
20:45:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:29 INFO  : Context for 'APU' is selected.
20:45:30 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
20:45:31 INFO  : 'psu_init' command is executed.
20:45:32 INFO  : 'after 1000' command is executed.
20:45:32 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:45:33 INFO  : 'after 1000' command is executed.
20:45:33 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:45:33 INFO  : 'catch {psu_protection}' command is executed.
20:45:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:45:34 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:45:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:34 INFO  : 'con' command is executed.
20:45:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:45:34 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:46:36 INFO  : Disconnected from the channel tcfchan#4.
20:46:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:46:56 INFO  : 'jtag frequency' command is executed.
20:46:56 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:46:56 INFO  : Context for 'APU' is selected.
20:46:56 INFO  : System reset is completed.
20:46:59 INFO  : 'after 3000' command is executed.
20:47:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:47:07 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
20:47:07 INFO  : Context for 'APU' is selected.
20:47:07 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
20:47:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:47:07 INFO  : Context for 'APU' is selected.
20:47:07 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
20:47:09 INFO  : 'psu_init' command is executed.
20:47:10 INFO  : 'after 1000' command is executed.
20:47:10 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:47:11 INFO  : 'after 1000' command is executed.
20:47:11 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:47:11 INFO  : 'catch {psu_protection}' command is executed.
20:47:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:47:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:47:12 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:47:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:47:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:47:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:47:12 INFO  : 'con' command is executed.
20:47:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:47:12 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:48:15 INFO  : Disconnected from the channel tcfchan#5.
20:48:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:48:35 INFO  : 'jtag frequency' command is executed.
20:48:35 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:48:35 INFO  : Context for 'APU' is selected.
20:48:36 INFO  : System reset is completed.
20:48:39 INFO  : 'after 3000' command is executed.
20:48:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:48:47 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
20:48:47 INFO  : Context for 'APU' is selected.
20:48:47 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
20:48:47 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:47 INFO  : Context for 'APU' is selected.
20:48:47 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
20:48:48 INFO  : 'psu_init' command is executed.
20:48:49 INFO  : 'after 1000' command is executed.
20:48:49 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:48:50 INFO  : 'after 1000' command is executed.
20:48:50 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:48:50 INFO  : 'catch {psu_protection}' command is executed.
20:48:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:48:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:48:51 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:48:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:48:51 INFO  : 'con' command is executed.
20:48:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:48:51 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:49:25 INFO  : Disconnected from the channel tcfchan#6.
20:49:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:49:44 INFO  : 'jtag frequency' command is executed.
20:49:44 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:49:44 INFO  : Context for 'APU' is selected.
20:49:45 INFO  : System reset is completed.
20:49:48 INFO  : 'after 3000' command is executed.
20:49:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:49:56 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
20:49:56 INFO  : Context for 'APU' is selected.
20:49:56 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
20:49:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:56 INFO  : Context for 'APU' is selected.
20:49:56 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
20:49:57 INFO  : 'psu_init' command is executed.
20:49:58 INFO  : 'after 1000' command is executed.
20:49:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:49:59 INFO  : 'after 1000' command is executed.
20:49:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:49:59 INFO  : 'catch {psu_protection}' command is executed.
20:50:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:50:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:50:00 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:50:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:50:01 INFO  : 'con' command is executed.
20:50:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:50:01 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:51:34 INFO  : Disconnected from the channel tcfchan#7.
20:51:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:51:54 INFO  : 'jtag frequency' command is executed.
20:51:54 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:51:54 INFO  : Context for 'APU' is selected.
20:51:55 INFO  : System reset is completed.
20:51:58 INFO  : 'after 3000' command is executed.
20:52:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:52:06 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
20:52:06 INFO  : Context for 'APU' is selected.
20:52:06 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
20:52:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:06 INFO  : Context for 'APU' is selected.
20:52:06 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
20:52:08 INFO  : 'psu_init' command is executed.
20:52:09 INFO  : 'after 1000' command is executed.
20:52:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:52:10 INFO  : 'after 1000' command is executed.
20:52:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:52:10 INFO  : 'catch {psu_protection}' command is executed.
20:52:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:52:11 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:52:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:11 INFO  : 'con' command is executed.
20:52:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:52:11 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:53:45 INFO  : Disconnected from the channel tcfchan#8.
20:53:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:54:05 INFO  : 'jtag frequency' command is executed.
20:54:05 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:54:05 INFO  : Context for 'APU' is selected.
20:54:06 INFO  : System reset is completed.
20:54:09 INFO  : 'after 3000' command is executed.
20:54:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:54:16 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
20:54:16 INFO  : Context for 'APU' is selected.
20:54:16 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
20:54:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:17 INFO  : Context for 'APU' is selected.
20:54:17 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
20:54:18 INFO  : 'psu_init' command is executed.
20:54:19 INFO  : 'after 1000' command is executed.
20:54:19 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:54:20 INFO  : 'after 1000' command is executed.
20:54:20 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:54:20 INFO  : 'catch {psu_protection}' command is executed.
20:54:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:54:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:54:21 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:54:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:54:21 INFO  : 'con' command is executed.
20:54:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:54:21 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:55:52 INFO  : Disconnected from the channel tcfchan#9.
20:55:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:56:11 INFO  : 'jtag frequency' command is executed.
20:56:11 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:56:11 INFO  : Context for 'APU' is selected.
20:56:12 INFO  : System reset is completed.
20:56:15 INFO  : 'after 3000' command is executed.
20:56:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:56:23 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
20:56:23 INFO  : Context for 'APU' is selected.
20:56:23 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
20:56:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:23 INFO  : Context for 'APU' is selected.
20:56:23 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
20:56:25 INFO  : 'psu_init' command is executed.
20:56:26 INFO  : 'after 1000' command is executed.
20:56:26 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:56:27 INFO  : 'after 1000' command is executed.
20:56:27 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:56:27 INFO  : 'catch {psu_protection}' command is executed.
20:56:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:56:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:56:28 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:56:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:56:28 INFO  : 'con' command is executed.
20:56:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:56:28 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:57:39 INFO  : Disconnected from the channel tcfchan#10.
20:57:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:57:58 INFO  : 'jtag frequency' command is executed.
20:57:58 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:57:58 INFO  : Context for 'APU' is selected.
20:57:59 INFO  : System reset is completed.
20:58:02 INFO  : 'after 3000' command is executed.
20:58:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:58:10 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
20:58:10 INFO  : Context for 'APU' is selected.
20:58:10 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
20:58:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:10 INFO  : Context for 'APU' is selected.
20:58:10 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
20:58:11 INFO  : 'psu_init' command is executed.
20:58:12 INFO  : 'after 1000' command is executed.
20:58:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:58:13 INFO  : 'after 1000' command is executed.
20:58:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:58:13 INFO  : 'catch {psu_protection}' command is executed.
20:58:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:58:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:58:15 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:58:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:58:15 INFO  : 'con' command is executed.
20:58:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:58:15 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:00:19 INFO  : Disconnected from the channel tcfchan#11.
21:00:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:00:38 INFO  : 'jtag frequency' command is executed.
21:00:38 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:00:38 INFO  : Context for 'APU' is selected.
21:00:39 INFO  : System reset is completed.
21:00:42 INFO  : 'after 3000' command is executed.
21:00:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:00:50 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:00:50 INFO  : Context for 'APU' is selected.
21:00:50 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:00:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:50 INFO  : Context for 'APU' is selected.
21:00:50 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:00:51 INFO  : 'psu_init' command is executed.
21:00:52 INFO  : 'after 1000' command is executed.
21:00:53 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:00:54 INFO  : 'after 1000' command is executed.
21:00:54 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:00:54 INFO  : 'catch {psu_protection}' command is executed.
21:00:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:00:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:00:55 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:00:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:00:55 INFO  : 'con' command is executed.
21:00:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:00:55 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:10:44 INFO  : Disconnected from the channel tcfchan#12.
21:10:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:11:03 INFO  : 'jtag frequency' command is executed.
21:11:03 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:11:03 INFO  : Context for 'APU' is selected.
21:11:04 INFO  : System reset is completed.
21:11:07 INFO  : 'after 3000' command is executed.
21:11:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:11:15 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:11:15 INFO  : Context for 'APU' is selected.
21:11:15 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:11:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:15 INFO  : Context for 'APU' is selected.
21:11:15 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:11:16 INFO  : 'psu_init' command is executed.
21:11:17 INFO  : 'after 1000' command is executed.
21:11:17 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:11:18 INFO  : 'after 1000' command is executed.
21:11:18 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:11:18 INFO  : 'catch {psu_protection}' command is executed.
21:11:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:11:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:11:20 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:11:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:11:20 INFO  : 'con' command is executed.
21:11:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:11:20 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:13:13 INFO  : Disconnected from the channel tcfchan#13.
21:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:13:33 INFO  : 'jtag frequency' command is executed.
21:13:33 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:13:33 INFO  : Context for 'APU' is selected.
21:13:34 INFO  : System reset is completed.
21:13:37 INFO  : 'after 3000' command is executed.
21:13:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:13:44 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:13:45 INFO  : Context for 'APU' is selected.
21:13:45 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:13:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:45 INFO  : Context for 'APU' is selected.
21:13:45 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:13:46 INFO  : 'psu_init' command is executed.
21:13:47 INFO  : 'after 1000' command is executed.
21:13:47 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:13:48 INFO  : 'after 1000' command is executed.
21:13:48 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:13:48 INFO  : 'catch {psu_protection}' command is executed.
21:13:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:13:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:13:49 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:13:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:13:50 INFO  : 'con' command is executed.
21:13:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:13:50 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:15:40 INFO  : Disconnected from the channel tcfchan#14.
21:15:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:16:00 INFO  : 'jtag frequency' command is executed.
21:16:00 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:16:00 INFO  : Context for 'APU' is selected.
21:16:01 INFO  : System reset is completed.
21:16:04 INFO  : 'after 3000' command is executed.
21:16:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:16:12 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:16:12 INFO  : Context for 'APU' is selected.
21:16:12 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:16:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:12 INFO  : Context for 'APU' is selected.
21:16:12 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:16:13 INFO  : 'psu_init' command is executed.
21:16:14 INFO  : 'after 1000' command is executed.
21:16:14 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:16:15 INFO  : 'after 1000' command is executed.
21:16:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:16:15 INFO  : 'catch {psu_protection}' command is executed.
21:16:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:16:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:16:17 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:16:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:16:17 INFO  : 'con' command is executed.
21:16:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:16:17 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:17:02 INFO  : Disconnected from the channel tcfchan#15.
21:17:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:17:22 INFO  : 'jtag frequency' command is executed.
21:17:22 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:17:22 INFO  : Context for 'APU' is selected.
21:17:23 INFO  : System reset is completed.
21:17:26 INFO  : 'after 3000' command is executed.
21:17:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:17:33 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:17:33 INFO  : Context for 'APU' is selected.
21:17:33 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:17:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:34 INFO  : Context for 'APU' is selected.
21:17:34 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:17:35 INFO  : 'psu_init' command is executed.
21:17:36 INFO  : 'after 1000' command is executed.
21:17:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:17:37 INFO  : 'after 1000' command is executed.
21:17:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:17:37 INFO  : 'catch {psu_protection}' command is executed.
21:17:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:17:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:17:38 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:17:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:17:39 INFO  : 'con' command is executed.
21:17:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:17:39 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:20:24 INFO  : Disconnected from the channel tcfchan#16.
21:20:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:20:44 INFO  : 'jtag frequency' command is executed.
21:20:44 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:20:44 INFO  : Context for 'APU' is selected.
21:20:45 INFO  : System reset is completed.
21:20:48 INFO  : 'after 3000' command is executed.
21:20:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:20:56 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:20:56 INFO  : Context for 'APU' is selected.
21:20:56 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:20:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:56 INFO  : Context for 'APU' is selected.
21:20:56 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:20:57 INFO  : 'psu_init' command is executed.
21:20:58 INFO  : 'after 1000' command is executed.
21:20:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:20:59 INFO  : 'after 1000' command is executed.
21:20:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:20:59 INFO  : 'catch {psu_protection}' command is executed.
21:20:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:20:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:21:00 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:21:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:21:00 INFO  : 'con' command is executed.
21:21:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:21:00 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:22:13 INFO  : Disconnected from the channel tcfchan#17.
21:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:22:33 INFO  : 'jtag frequency' command is executed.
21:22:33 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:22:33 INFO  : Context for 'APU' is selected.
21:22:34 INFO  : System reset is completed.
21:22:37 INFO  : 'after 3000' command is executed.
21:22:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:22:45 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:22:45 INFO  : Context for 'APU' is selected.
21:22:45 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:22:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:45 INFO  : Context for 'APU' is selected.
21:22:45 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:22:46 INFO  : 'psu_init' command is executed.
21:22:47 INFO  : 'after 1000' command is executed.
21:22:47 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:22:48 INFO  : 'after 1000' command is executed.
21:22:48 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:22:48 INFO  : 'catch {psu_protection}' command is executed.
21:22:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:22:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:22:50 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:22:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:22:50 INFO  : 'con' command is executed.
21:22:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:22:50 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:23:27 INFO  : Disconnected from the channel tcfchan#18.
21:23:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:23:47 INFO  : 'jtag frequency' command is executed.
21:23:47 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:23:47 INFO  : Context for 'APU' is selected.
21:23:48 INFO  : System reset is completed.
21:23:51 INFO  : 'after 3000' command is executed.
21:23:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:23:58 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:23:58 INFO  : Context for 'APU' is selected.
21:23:58 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:23:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:59 INFO  : Context for 'APU' is selected.
21:23:59 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:24:00 INFO  : 'psu_init' command is executed.
21:24:01 INFO  : 'after 1000' command is executed.
21:24:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:24:02 INFO  : 'after 1000' command is executed.
21:24:02 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:24:02 INFO  : 'catch {psu_protection}' command is executed.
21:24:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:24:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:24:03 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:24:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:24:03 INFO  : 'con' command is executed.
21:24:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:24:03 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:26:54 INFO  : Disconnected from the channel tcfchan#19.
21:26:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:27:14 INFO  : 'jtag frequency' command is executed.
21:27:14 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:27:14 INFO  : Context for 'APU' is selected.
21:27:15 INFO  : System reset is completed.
21:27:18 INFO  : 'after 3000' command is executed.
21:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:27:26 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:27:26 INFO  : Context for 'APU' is selected.
21:27:26 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:27:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:26 INFO  : Context for 'APU' is selected.
21:27:26 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:27:27 INFO  : 'psu_init' command is executed.
21:27:28 INFO  : 'after 1000' command is executed.
21:27:28 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:27:29 INFO  : 'after 1000' command is executed.
21:27:29 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:27:29 INFO  : 'catch {psu_protection}' command is executed.
21:27:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:27:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:27:30 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:27:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:27:31 INFO  : 'con' command is executed.
21:27:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:27:31 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:33:10 INFO  : Disconnected from the channel tcfchan#20.
21:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:33:30 INFO  : 'jtag frequency' command is executed.
21:33:30 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:33:30 INFO  : Context for 'APU' is selected.
21:33:31 INFO  : System reset is completed.
21:33:34 INFO  : 'after 3000' command is executed.
21:33:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:33:42 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:33:42 INFO  : Context for 'APU' is selected.
21:33:42 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:33:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:42 INFO  : Context for 'APU' is selected.
21:33:42 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:33:43 INFO  : 'psu_init' command is executed.
21:33:44 INFO  : 'after 1000' command is executed.
21:33:44 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:33:45 INFO  : 'after 1000' command is executed.
21:33:45 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:33:45 INFO  : 'catch {psu_protection}' command is executed.
21:33:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:33:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:33:46 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:33:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:33:47 INFO  : 'con' command is executed.
21:33:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:33:47 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:36:06 INFO  : Disconnected from the channel tcfchan#21.
21:36:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:36:25 INFO  : 'jtag frequency' command is executed.
21:36:25 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:36:26 INFO  : Context for 'APU' is selected.
21:36:27 INFO  : System reset is completed.
21:36:30 INFO  : 'after 3000' command is executed.
21:36:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:36:37 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:36:37 INFO  : Context for 'APU' is selected.
21:36:37 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:36:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:37 INFO  : Context for 'APU' is selected.
21:36:37 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:36:39 INFO  : 'psu_init' command is executed.
21:36:40 INFO  : 'after 1000' command is executed.
21:36:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:36:41 INFO  : 'after 1000' command is executed.
21:36:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:36:41 INFO  : 'catch {psu_protection}' command is executed.
21:36:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:36:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:36:42 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:36:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:36:43 INFO  : 'con' command is executed.
21:36:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:36:43 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:38:10 INFO  : Disconnected from the channel tcfchan#22.
21:38:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:38:30 INFO  : 'jtag frequency' command is executed.
21:38:30 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:38:30 INFO  : Context for 'APU' is selected.
21:38:31 INFO  : System reset is completed.
21:38:34 INFO  : 'after 3000' command is executed.
21:38:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:38:41 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:38:41 INFO  : Context for 'APU' is selected.
21:38:41 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:38:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:42 INFO  : Context for 'APU' is selected.
21:38:42 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:38:43 INFO  : 'psu_init' command is executed.
21:38:44 INFO  : 'after 1000' command is executed.
21:38:44 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:38:45 INFO  : 'after 1000' command is executed.
21:38:45 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:38:45 INFO  : 'catch {psu_protection}' command is executed.
21:38:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:38:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:38:46 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:38:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:38:46 INFO  : 'con' command is executed.
21:38:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:38:46 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:46:54 INFO  : Disconnected from the channel tcfchan#23.
21:46:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:47:14 INFO  : 'jtag frequency' command is executed.
21:47:14 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:47:14 INFO  : Context for 'APU' is selected.
21:47:15 INFO  : System reset is completed.
21:47:18 INFO  : 'after 3000' command is executed.
21:47:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:47:26 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:47:26 INFO  : Context for 'APU' is selected.
21:47:26 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:47:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:26 INFO  : Context for 'APU' is selected.
21:47:26 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:47:27 INFO  : 'psu_init' command is executed.
21:47:28 INFO  : 'after 1000' command is executed.
21:47:28 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:47:29 INFO  : 'after 1000' command is executed.
21:47:29 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:47:29 INFO  : 'catch {psu_protection}' command is executed.
21:47:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:47:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:47:31 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:47:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:47:31 INFO  : 'con' command is executed.
21:47:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:47:31 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:50:55 INFO  : Disconnected from the channel tcfchan#24.
21:50:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:51:14 INFO  : 'jtag frequency' command is executed.
21:51:14 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:51:14 INFO  : Context for 'APU' is selected.
21:51:15 INFO  : System reset is completed.
21:51:18 INFO  : 'after 3000' command is executed.
21:51:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:51:26 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:51:26 INFO  : Context for 'APU' is selected.
21:51:26 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:51:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:26 INFO  : Context for 'APU' is selected.
21:51:26 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:51:27 INFO  : 'psu_init' command is executed.
21:51:28 INFO  : 'after 1000' command is executed.
21:51:28 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:51:29 INFO  : 'after 1000' command is executed.
21:51:29 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:51:30 INFO  : 'catch {psu_protection}' command is executed.
21:51:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:51:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:51:31 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:51:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:51:31 INFO  : 'con' command is executed.
21:51:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:51:31 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:52:42 INFO  : Disconnected from the channel tcfchan#25.
21:52:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:53:07 INFO  : 'jtag frequency' command is executed.
21:53:07 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:53:07 INFO  : Context for 'APU' is selected.
21:53:08 INFO  : System reset is completed.
21:53:11 INFO  : 'after 3000' command is executed.
21:53:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:53:19 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:53:19 INFO  : Context for 'APU' is selected.
21:53:19 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:53:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:19 INFO  : Context for 'APU' is selected.
21:53:19 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:53:20 INFO  : 'psu_init' command is executed.
21:53:21 INFO  : 'after 1000' command is executed.
21:53:21 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:53:22 INFO  : 'after 1000' command is executed.
21:53:22 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:53:22 INFO  : 'catch {psu_protection}' command is executed.
21:53:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:53:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:53:24 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:53:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:53:24 INFO  : 'con' command is executed.
21:53:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:53:24 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:57:38 INFO  : Disconnected from the channel tcfchan#26.
21:57:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:57:57 INFO  : 'jtag frequency' command is executed.
21:57:57 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:57:57 INFO  : Context for 'APU' is selected.
21:57:58 INFO  : System reset is completed.
21:58:01 INFO  : 'after 3000' command is executed.
21:58:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:58:09 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
21:58:09 INFO  : Context for 'APU' is selected.
21:58:09 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
21:58:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:09 INFO  : Context for 'APU' is selected.
21:58:09 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
21:58:11 INFO  : 'psu_init' command is executed.
21:58:12 INFO  : 'after 1000' command is executed.
21:58:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:58:13 INFO  : 'after 1000' command is executed.
21:58:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:58:13 INFO  : 'catch {psu_protection}' command is executed.
21:58:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:58:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:58:14 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:58:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:58:14 INFO  : 'con' command is executed.
21:58:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:58:14 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
22:10:41 INFO  : Disconnected from the channel tcfchan#27.
22:10:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
22:11:00 INFO  : 'jtag frequency' command is executed.
22:11:00 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:11:00 INFO  : Context for 'APU' is selected.
22:11:01 INFO  : System reset is completed.
22:11:04 INFO  : 'after 3000' command is executed.
22:11:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
22:11:12 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit"
22:11:12 INFO  : Context for 'APU' is selected.
22:11:12 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf'.
22:11:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:12 INFO  : Context for 'APU' is selected.
22:11:12 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl' is done.
22:11:13 INFO  : 'psu_init' command is executed.
22:11:15 INFO  : 'after 1000' command is executed.
22:11:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:11:16 INFO  : 'after 1000' command is executed.
22:11:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:11:16 INFO  : 'catch {psu_protection}' command is executed.
22:11:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:11:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:11:17 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
22:11:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:11:17 INFO  : 'con' command is executed.
22:11:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

22:11:17 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
22:21:57 INFO  : Disconnected from the channel tcfchan#28.
20:58:41 INFO  : Registering command handlers for SDK TCF services
20:58:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\temp_xsdb_launch_script.tcl
20:58:44 INFO  : XSCT server has started successfully.
20:58:47 INFO  : Successfully done setting XSCT server connection channel  
20:58:47 INFO  : Processing command line option -hwspec C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf.
20:58:47 INFO  : Successfully done setting SDK workspace  
20:58:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580840751643,  Project:1580481400625
20:58:59 INFO  : Project hw's source hardware specification located at C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:59:10 INFO  : Project hw's source hardware specification location will not be monitored anymore.
21:03:43 INFO  : Project 'hw' created. You can now create BSPs and application projects targeting this hardware platform.
21:06:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:07:14 INFO  : 'jtag frequency' command is executed.
21:07:14 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:07:14 INFO  : Context for 'APU' is selected.
21:07:15 INFO  : System reset is completed.
21:07:18 INFO  : 'after 3000' command is executed.
21:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:07:21 ERROR : couldn't open "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit": no such file or directory
21:07:21 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hw/design_1_wrapper.bit": no such file or directory
21:07:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
----------------End of Script----------------

21:10:51 INFO  : Project 'hw' created. You can now create BSPs and application projects targeting this hardware platform.
21:14:41 INFO  : Project 'hardware' created. You can now create BSPs and application projects targeting this hardware platform.
21:15:23 INFO  : Refreshed build settings on project dispport
21:20:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:20:41 INFO  : 'jtag frequency' command is executed.
21:20:41 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:20:41 INFO  : Context for 'APU' is selected.
21:20:41 INFO  : System reset is completed.
21:20:44 INFO  : 'after 3000' command is executed.
21:20:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:20:52 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hardware/design_1_wrapper.bit"
21:20:52 INFO  : Context for 'APU' is selected.
21:20:53 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hardware/system.hdf'.
21:20:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:53 INFO  : Context for 'APU' is selected.
21:20:53 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hardware/psu_init.tcl' is done.
21:20:54 INFO  : 'psu_init' command is executed.
21:20:55 INFO  : 'after 1000' command is executed.
21:20:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:20:56 INFO  : 'after 1000' command is executed.
21:20:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:20:56 INFO  : 'catch {psu_protection}' command is executed.
21:20:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:20:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:20:57 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:20:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hardware/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hardware/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hardware/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:20:57 INFO  : 'con' command is executed.
21:20:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:20:57 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:47:17 INFO  : Disconnected from the channel tcfchan#1.
21:47:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:47:36 INFO  : 'jtag frequency' command is executed.
21:47:36 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:47:36 INFO  : Context for 'APU' is selected.
21:47:37 INFO  : System reset is completed.
21:47:40 INFO  : 'after 3000' command is executed.
21:47:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:47:48 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hardware/design_1_wrapper.bit"
21:47:48 INFO  : Context for 'APU' is selected.
21:47:48 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hardware/system.hdf'.
21:47:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:48 INFO  : Context for 'APU' is selected.
21:47:48 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hardware/psu_init.tcl' is done.
21:47:49 INFO  : 'psu_init' command is executed.
21:47:50 INFO  : 'after 1000' command is executed.
21:47:50 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:47:51 INFO  : 'after 1000' command is executed.
21:47:51 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:47:51 INFO  : 'catch {psu_protection}' command is executed.
21:47:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:47:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:47:53 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:47:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hardware/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hardware/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hardware/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:47:53 INFO  : 'con' command is executed.
21:47:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:47:53 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
22:18:21 INFO  : Disconnected from the channel tcfchan#2.
09:06:50 INFO  : Registering command handlers for SDK TCF services
09:06:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\temp_xsdb_launch_script.tcl
09:06:54 INFO  : XSCT server has started successfully.
09:06:54 INFO  : Successfully done setting XSCT server connection channel  
09:06:56 INFO  : Processing command line option -hwspec C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf.
09:06:56 INFO  : Successfully done setting SDK workspace  
09:11:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580865549349,  Project:1580840751643
09:11:08 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:11:17 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:11:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:11:34 INFO  : Clearing existing target manager status.
09:11:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:11:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:11:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580865549349,  Project:1580840751643
09:11:34 INFO  : Project hardware's source hardware specification located at C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:11:37 INFO  : Copied contents of C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\design_1_wrapper.hdf into \hardware\system.hdf.
09:11:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:11:59 INFO  : 
09:12:00 INFO  : Updating hardware inferred compiler options for dispport.
09:12:00 INFO  : Clearing existing target manager status.
09:15:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/system.hdf is already opened

09:15:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

09:15:03 ERROR : Failed to openhw "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

09:15:32 INFO  : Registering command handlers for SDK TCF services
09:15:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\temp_xsdb_launch_script.tcl
09:15:35 INFO  : XSCT server has started successfully.
09:15:35 INFO  : Successfully done setting XSCT server connection channel  
09:15:35 INFO  : Processing command line option -hwspec C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf.
09:15:35 INFO  : Successfully done setting SDK workspace  
09:18:06 INFO  : Refreshed build settings on project dispport
09:19:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:19:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
09:19:45 INFO  : 'jtag frequency' command is executed.
09:19:45 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:19:45 INFO  : Context for 'APU' is selected.
09:19:46 INFO  : System reset is completed.
09:19:49 INFO  : 'after 3000' command is executed.
09:19:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
09:19:57 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:19:57 INFO  : Context for 'APU' is selected.
09:19:57 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:19:57 INFO  : 'configparams force-mem-access 1' command is executed.
09:19:57 INFO  : Context for 'APU' is selected.
09:19:57 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:19:59 INFO  : 'psu_init' command is executed.
09:20:00 INFO  : 'after 1000' command is executed.
09:20:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:20:01 INFO  : 'after 1000' command is executed.
09:20:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:20:01 INFO  : 'catch {psu_protection}' command is executed.
09:20:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:20:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:20:02 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
09:20:02 INFO  : 'configparams force-mem-access 0' command is executed.
09:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

09:20:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:20:02 INFO  : 'con' command is executed.
09:20:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

09:20:02 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
09:22:00 INFO  : Disconnected from the channel tcfchan#1.
09:22:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:22:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
09:22:29 INFO  : 'jtag frequency' command is executed.
09:22:29 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:22:29 INFO  : Context for 'APU' is selected.
09:22:30 INFO  : System reset is completed.
09:22:33 INFO  : 'after 3000' command is executed.
09:22:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
09:22:41 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:22:41 INFO  : Context for 'APU' is selected.
09:22:41 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:22:41 INFO  : 'configparams force-mem-access 1' command is executed.
09:22:41 INFO  : Context for 'APU' is selected.
09:22:41 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:22:42 INFO  : 'psu_init' command is executed.
09:22:43 INFO  : 'after 1000' command is executed.
09:22:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:22:44 INFO  : 'after 1000' command is executed.
09:22:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:22:44 INFO  : 'catch {psu_protection}' command is executed.
09:22:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:22:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:22:46 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
09:22:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:22:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

09:22:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:22:46 INFO  : 'con' command is executed.
09:22:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

09:22:46 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
09:25:37 INFO  : Disconnected from the channel tcfchan#2.
09:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
09:26:07 INFO  : 'jtag frequency' command is executed.
09:26:07 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:26:07 INFO  : Context for 'APU' is selected.
09:26:08 INFO  : System reset is completed.
09:26:11 INFO  : 'after 3000' command is executed.
09:26:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
09:26:19 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:26:19 INFO  : Context for 'APU' is selected.
09:26:19 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:26:19 INFO  : 'configparams force-mem-access 1' command is executed.
09:26:19 INFO  : Context for 'APU' is selected.
09:26:19 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:26:21 INFO  : 'psu_init' command is executed.
09:26:22 INFO  : 'after 1000' command is executed.
09:26:22 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:26:23 INFO  : 'after 1000' command is executed.
09:26:23 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:26:23 INFO  : 'catch {psu_protection}' command is executed.
09:26:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:26:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:26:24 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
09:26:24 INFO  : 'configparams force-mem-access 0' command is executed.
09:26:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

09:26:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:26:24 INFO  : 'con' command is executed.
09:26:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

09:26:24 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
09:29:05 INFO  : Disconnected from the channel tcfchan#3.
09:29:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
09:29:35 INFO  : 'jtag frequency' command is executed.
09:29:35 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:29:35 INFO  : Context for 'APU' is selected.
09:29:36 INFO  : System reset is completed.
09:29:39 INFO  : 'after 3000' command is executed.
09:29:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
09:29:46 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
09:29:46 INFO  : Context for 'APU' is selected.
09:29:47 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:29:47 INFO  : 'configparams force-mem-access 1' command is executed.
09:29:47 INFO  : Context for 'APU' is selected.
09:29:47 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:29:48 INFO  : 'psu_init' command is executed.
09:29:49 INFO  : 'after 1000' command is executed.
09:29:49 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:29:50 INFO  : 'after 1000' command is executed.
09:29:50 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:29:50 INFO  : 'catch {psu_protection}' command is executed.
09:29:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:29:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:29:52 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
09:29:52 INFO  : 'configparams force-mem-access 0' command is executed.
09:29:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

09:29:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:29:52 INFO  : 'con' command is executed.
09:29:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

09:29:52 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
09:36:18 INFO  : Disconnected from the channel tcfchan#4.
09:36:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
09:36:54 INFO  : 'jtag frequency' command is executed.
09:36:54 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:36:54 INFO  : Context for 'APU' is selected.
09:36:55 INFO  : System reset is completed.
09:36:58 INFO  : 'after 3000' command is executed.
09:37:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
09:37:06 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
09:37:06 INFO  : Context for 'APU' is selected.
09:37:06 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:37:06 INFO  : 'configparams force-mem-access 1' command is executed.
09:37:06 INFO  : Context for 'APU' is selected.
09:37:06 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:37:07 INFO  : 'psu_init' command is executed.
09:37:08 INFO  : 'after 1000' command is executed.
09:37:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:37:09 INFO  : 'after 1000' command is executed.
09:37:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:37:09 INFO  : 'catch {psu_protection}' command is executed.
09:37:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:37:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:37:11 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
09:37:11 INFO  : 'configparams force-mem-access 0' command is executed.
09:37:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

09:37:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:37:11 INFO  : 'con' command is executed.
09:37:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

09:37:11 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
09:39:44 INFO  : Disconnected from the channel tcfchan#5.
09:39:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
09:40:13 INFO  : 'jtag frequency' command is executed.
09:40:13 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:40:13 INFO  : Context for 'APU' is selected.
09:40:14 INFO  : System reset is completed.
09:40:17 INFO  : 'after 3000' command is executed.
09:40:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
09:40:24 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
09:40:24 INFO  : Context for 'APU' is selected.
09:40:25 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:40:25 INFO  : 'configparams force-mem-access 1' command is executed.
09:40:25 INFO  : Context for 'APU' is selected.
09:40:25 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:40:26 INFO  : 'psu_init' command is executed.
09:40:27 INFO  : 'after 1000' command is executed.
09:40:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:40:28 INFO  : 'after 1000' command is executed.
09:40:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:40:28 INFO  : 'catch {psu_protection}' command is executed.
09:40:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:40:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:40:30 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
09:40:30 INFO  : 'configparams force-mem-access 0' command is executed.
09:40:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

09:40:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:40:30 INFO  : 'con' command is executed.
09:40:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

09:40:30 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
09:47:15 INFO  : Disconnected from the channel tcfchan#6.
09:47:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
09:47:44 INFO  : 'jtag frequency' command is executed.
09:47:44 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:47:44 INFO  : Context for 'APU' is selected.
09:47:45 INFO  : System reset is completed.
09:47:48 INFO  : 'after 3000' command is executed.
09:47:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
09:47:56 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
09:47:56 INFO  : Context for 'APU' is selected.
09:47:56 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:47:56 INFO  : 'configparams force-mem-access 1' command is executed.
09:47:57 INFO  : Context for 'APU' is selected.
09:47:57 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:47:58 INFO  : 'psu_init' command is executed.
09:47:59 INFO  : 'after 1000' command is executed.
09:47:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:48:00 INFO  : 'after 1000' command is executed.
09:48:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:48:00 INFO  : 'catch {psu_protection}' command is executed.
09:48:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:48:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:48:01 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
09:48:01 INFO  : 'configparams force-mem-access 0' command is executed.
09:48:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

09:48:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:48:01 INFO  : 'con' command is executed.
09:48:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

09:48:01 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
13:11:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580908148271,  Project:1580865549349
13:11:10 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:14:53 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:15:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:15:22 INFO  : 
13:15:23 INFO  : Updating hardware inferred compiler options for dispport.
13:15:23 INFO  : Clearing existing target manager status.
13:15:23 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
13:15:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:15:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:16:34 INFO  : Disconnected from the channel tcfchan#7.
13:16:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
13:16:54 INFO  : 'jtag frequency' command is executed.
13:16:54 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:16:54 INFO  : Context for 'APU' is selected.
13:16:55 INFO  : System reset is completed.
13:16:58 INFO  : 'after 3000' command is executed.
13:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
13:17:06 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
13:17:07 INFO  : Context for 'APU' is selected.
13:17:08 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:17:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:08 INFO  : Context for 'APU' is selected.
13:17:08 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:17:09 INFO  : 'psu_init' command is executed.
13:17:10 INFO  : 'after 1000' command is executed.
13:17:10 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:17:11 INFO  : 'after 1000' command is executed.
13:17:11 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:17:11 INFO  : 'catch {psu_protection}' command is executed.
13:17:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:17:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:17:12 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
13:17:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:17:12 INFO  : 'con' command is executed.
13:17:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

13:17:12 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
14:18:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580911857312,  Project:1580908148271
14:18:53 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:18:56 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:19:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:19:23 INFO  : 
14:19:24 INFO  : Updating hardware inferred compiler options for dispport.
14:19:24 INFO  : Clearing existing target manager status.
14:19:24 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
14:19:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:19:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:20:34 INFO  : Disconnected from the channel tcfchan#8.
14:20:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
14:20:55 INFO  : 'jtag frequency' command is executed.
14:20:55 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:20:55 INFO  : Context for 'APU' is selected.
14:20:56 INFO  : System reset is completed.
14:20:59 INFO  : 'after 3000' command is executed.
14:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
14:21:07 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
14:21:08 INFO  : Context for 'APU' is selected.
14:21:08 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:21:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:08 INFO  : Context for 'APU' is selected.
14:21:08 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:21:09 INFO  : 'psu_init' command is executed.
14:21:10 INFO  : 'after 1000' command is executed.
14:21:10 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:21:11 INFO  : 'after 1000' command is executed.
14:21:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:21:12 INFO  : 'catch {psu_protection}' command is executed.
14:21:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:21:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:21:13 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
14:21:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:21:13 INFO  : 'con' command is executed.
14:21:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

14:21:13 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
14:47:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580913976311,  Project:1580911857312
14:47:29 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:49:15 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:49:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:49:35 INFO  : 
14:49:35 INFO  : Updating hardware inferred compiler options for dispport.
14:49:35 INFO  : Clearing existing target manager status.
14:49:35 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
14:49:37 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:49:39 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:52:24 INFO  : Disconnected from the channel tcfchan#9.
14:52:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
14:52:45 INFO  : 'jtag frequency' command is executed.
14:52:45 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:52:45 INFO  : Context for 'APU' is selected.
14:52:46 INFO  : System reset is completed.
14:52:49 INFO  : 'after 3000' command is executed.
14:52:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
14:52:57 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
14:52:58 INFO  : Context for 'APU' is selected.
14:52:58 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:52:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:58 INFO  : Context for 'APU' is selected.
14:52:58 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:52:59 INFO  : 'psu_init' command is executed.
14:53:00 INFO  : 'after 1000' command is executed.
14:53:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:53:01 INFO  : 'after 1000' command is executed.
14:53:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:53:01 INFO  : 'catch {psu_protection}' command is executed.
14:53:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:53:03 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
14:53:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:03 INFO  : 'con' command is executed.
14:53:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

14:53:03 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
15:12:01 INFO  : Disconnected from the channel tcfchan#10.
15:12:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
15:12:20 INFO  : 'jtag frequency' command is executed.
15:12:20 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:12:20 INFO  : Context for 'APU' is selected.
15:12:21 INFO  : System reset is completed.
15:12:24 INFO  : 'after 3000' command is executed.
15:12:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
15:12:32 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
15:12:32 INFO  : Context for 'APU' is selected.
15:12:32 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:12:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:32 INFO  : Context for 'APU' is selected.
15:12:32 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:12:34 INFO  : 'psu_init' command is executed.
15:12:35 INFO  : 'after 1000' command is executed.
15:12:35 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:12:36 INFO  : 'after 1000' command is executed.
15:12:36 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:12:36 INFO  : 'catch {psu_protection}' command is executed.
15:12:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:12:37 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
15:12:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:37 INFO  : 'con' command is executed.
15:12:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

15:12:37 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
15:25:20 INFO  : Disconnected from the channel tcfchan#11.
15:25:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
15:25:39 INFO  : 'jtag frequency' command is executed.
15:25:39 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:25:39 INFO  : Context for 'APU' is selected.
15:25:40 INFO  : System reset is completed.
15:25:43 INFO  : 'after 3000' command is executed.
15:25:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
15:25:51 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
15:25:51 INFO  : Context for 'APU' is selected.
15:25:51 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:25:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:51 INFO  : Context for 'APU' is selected.
15:25:51 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:25:53 INFO  : 'psu_init' command is executed.
15:25:54 INFO  : 'after 1000' command is executed.
15:25:54 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:25:55 INFO  : 'after 1000' command is executed.
15:25:55 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:25:55 INFO  : 'catch {psu_protection}' command is executed.
15:25:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:25:56 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
15:25:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:56 INFO  : 'con' command is executed.
15:25:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

15:25:56 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
15:33:49 INFO  : Disconnected from the channel tcfchan#12.
15:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
15:34:08 INFO  : 'jtag frequency' command is executed.
15:34:08 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:34:08 INFO  : Context for 'APU' is selected.
15:34:09 INFO  : System reset is completed.
15:34:12 INFO  : 'after 3000' command is executed.
15:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
15:34:20 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:34:20 INFO  : Context for 'APU' is selected.
15:34:20 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:34:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:20 INFO  : Context for 'APU' is selected.
15:34:20 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:34:21 INFO  : 'psu_init' command is executed.
15:34:22 INFO  : 'after 1000' command is executed.
15:34:22 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:34:23 INFO  : 'after 1000' command is executed.
15:34:23 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:34:23 INFO  : 'catch {psu_protection}' command is executed.
15:34:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:34:25 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
15:34:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:25 INFO  : 'con' command is executed.
15:34:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

15:34:25 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
16:56:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580921515020,  Project:1580913976311
16:56:01 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:56:04 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:56:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:56:27 INFO  : 
16:56:28 INFO  : Updating hardware inferred compiler options for dispport.
16:56:28 INFO  : Clearing existing target manager status.
16:56:28 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
16:56:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:56:32 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:59:55 INFO  : Disconnected from the channel tcfchan#13.
16:59:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
17:00:17 INFO  : 'jtag frequency' command is executed.
17:00:17 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:00:17 INFO  : Context for 'APU' is selected.
17:00:18 INFO  : System reset is completed.
17:00:21 INFO  : 'after 3000' command is executed.
17:00:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
17:00:29 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:00:29 INFO  : Context for 'APU' is selected.
17:00:29 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:00:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:29 INFO  : Context for 'APU' is selected.
17:00:29 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
17:00:31 INFO  : 'psu_init' command is executed.
17:00:32 INFO  : 'after 1000' command is executed.
17:00:32 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:00:33 INFO  : 'after 1000' command is executed.
17:00:33 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:00:33 INFO  : 'catch {psu_protection}' command is executed.
17:00:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:00:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:00:34 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
17:00:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:00:34 INFO  : 'con' command is executed.
17:00:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

17:00:34 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
17:10:47 INFO  : Project 'Hardware' created. You can now create BSPs and application projects targeting this hardware platform.
17:12:21 INFO  : Refreshed build settings on project dispport
17:13:23 INFO  : Disconnected from the channel tcfchan#14.
17:13:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
17:13:43 INFO  : 'jtag frequency' command is executed.
17:13:43 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:13:43 INFO  : Context for 'APU' is selected.
17:13:44 INFO  : System reset is completed.
17:13:47 INFO  : 'after 3000' command is executed.
17:13:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
17:13:55 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/design_1_wrapper.bit"
17:13:55 INFO  : Context for 'APU' is selected.
17:13:56 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/system.hdf'.
17:13:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:56 INFO  : Context for 'APU' is selected.
17:13:56 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/psu_init.tcl' is done.
17:13:57 INFO  : 'psu_init' command is executed.
17:13:58 INFO  : 'after 1000' command is executed.
17:13:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:13:59 INFO  : 'after 1000' command is executed.
17:13:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:13:59 INFO  : 'catch {psu_protection}' command is executed.
17:13:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:14:00 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
17:14:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:14:00 INFO  : 'con' command is executed.
17:14:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

17:14:00 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
17:16:07 INFO  : Disconnected from the channel tcfchan#15.
17:16:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
17:16:26 INFO  : 'jtag frequency' command is executed.
17:16:26 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:16:26 INFO  : Context for 'APU' is selected.
17:16:27 INFO  : System reset is completed.
17:16:30 INFO  : 'after 3000' command is executed.
17:16:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
17:16:38 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
17:16:38 INFO  : Context for 'APU' is selected.
17:16:38 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/system.hdf'.
17:16:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:38 INFO  : Context for 'APU' is selected.
17:16:38 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/psu_init.tcl' is done.
17:16:40 INFO  : 'psu_init' command is executed.
17:16:41 INFO  : 'after 1000' command is executed.
17:16:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:16:42 INFO  : 'after 1000' command is executed.
17:16:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:16:42 INFO  : 'catch {psu_protection}' command is executed.
17:16:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:16:43 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
17:16:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:43 INFO  : 'con' command is executed.
17:16:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

17:16:43 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
18:02:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580925300336,  Project:1580921515020
18:02:52 INFO  : Project Hardware's source hardware specification located at C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:25:16 INFO  : Copied contents of C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\design_1_wrapper.hdf into \Hardware\system.hdf.
18:25:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:25:38 INFO  : 
18:25:39 INFO  : Updating hardware inferred compiler options for dispport.
18:25:39 INFO  : Clearing existing target manager status.
18:25:39 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
18:25:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:25:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:26:40 INFO  : Disconnected from the channel tcfchan#16.
18:26:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
18:27:01 INFO  : 'jtag frequency' command is executed.
18:27:01 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:27:01 INFO  : Context for 'APU' is selected.
18:27:01 INFO  : System reset is completed.
18:27:04 INFO  : 'after 3000' command is executed.
18:27:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
18:27:12 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
18:27:13 INFO  : Context for 'APU' is selected.
18:27:13 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/system.hdf'.
18:27:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:13 INFO  : Context for 'APU' is selected.
18:27:13 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/psu_init.tcl' is done.
18:27:15 INFO  : 'psu_init' command is executed.
18:27:16 INFO  : 'after 1000' command is executed.
18:27:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:27:17 INFO  : 'after 1000' command is executed.
18:27:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:27:17 INFO  : 'catch {psu_protection}' command is executed.
18:27:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:27:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:27:18 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
18:27:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:27:18 INFO  : 'con' command is executed.
18:27:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

18:27:18 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
18:32:03 INFO  : Disconnected from the channel tcfchan#17.
18:32:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
18:32:23 INFO  : 'jtag frequency' command is executed.
18:32:23 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:32:23 INFO  : Context for 'APU' is selected.
18:32:24 INFO  : System reset is completed.
18:32:27 INFO  : 'after 3000' command is executed.
18:32:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
18:32:35 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
18:32:35 INFO  : Context for 'APU' is selected.
18:32:35 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/system.hdf'.
18:32:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:35 INFO  : Context for 'APU' is selected.
18:32:35 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/psu_init.tcl' is done.
18:32:36 INFO  : 'psu_init' command is executed.
18:32:37 INFO  : 'after 1000' command is executed.
18:32:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:32:38 INFO  : 'after 1000' command is executed.
18:32:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:32:38 INFO  : 'catch {psu_protection}' command is executed.
18:32:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:32:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:32:40 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
18:32:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:32:40 INFO  : 'con' command is executed.
18:32:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

18:32:40 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
18:35:06 INFO  : Disconnected from the channel tcfchan#18.
18:35:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
18:35:25 INFO  : 'jtag frequency' command is executed.
18:35:25 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:35:25 INFO  : Context for 'APU' is selected.
18:35:26 INFO  : System reset is completed.
18:35:29 INFO  : 'after 3000' command is executed.
18:35:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
18:35:37 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
18:35:37 INFO  : Context for 'APU' is selected.
18:35:37 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/system.hdf'.
18:35:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:37 INFO  : Context for 'APU' is selected.
18:35:37 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/psu_init.tcl' is done.
18:35:39 INFO  : 'psu_init' command is executed.
18:35:40 INFO  : 'after 1000' command is executed.
18:35:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:35:41 INFO  : 'after 1000' command is executed.
18:35:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:35:41 INFO  : 'catch {psu_protection}' command is executed.
18:35:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:35:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:35:42 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
18:35:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:35:42 INFO  : 'con' command is executed.
18:35:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

18:35:42 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
19:17:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580930241154,  Project:1580925300336
19:17:38 INFO  : Project Hardware's source hardware specification located at C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:21:17 INFO  : Copied contents of C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\design_1_wrapper.hdf into \Hardware\system.hdf.
19:21:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:21:41 INFO  : 
19:21:42 INFO  : Updating hardware inferred compiler options for dispport.
19:21:42 INFO  : Clearing existing target manager status.
19:21:42 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
19:21:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:21:46 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:27:36 INFO  : Disconnected from the channel tcfchan#19.
19:27:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
19:27:57 INFO  : 'jtag frequency' command is executed.
19:27:57 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:27:57 INFO  : Context for 'APU' is selected.
19:27:58 INFO  : System reset is completed.
19:28:01 INFO  : 'after 3000' command is executed.
19:28:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
19:28:08 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
19:28:09 INFO  : Context for 'APU' is selected.
19:28:09 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/system.hdf'.
19:28:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:09 INFO  : Context for 'APU' is selected.
19:28:09 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/psu_init.tcl' is done.
19:28:11 INFO  : 'psu_init' command is executed.
19:28:12 INFO  : 'after 1000' command is executed.
19:28:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:28:13 INFO  : 'after 1000' command is executed.
19:28:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:28:13 INFO  : 'catch {psu_protection}' command is executed.
19:28:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:28:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:28:14 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
19:28:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/Hardware/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:28:14 INFO  : 'con' command is executed.
19:28:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

19:28:14 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
23:22:53 INFO  : Disconnected from the channel tcfchan#20.
08:28:23 INFO  : Registering command handlers for SDK TCF services
08:28:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\temp_xsdb_launch_script.tcl
08:28:27 INFO  : XSCT server has started successfully.
08:28:27 INFO  : Successfully done setting XSCT server connection channel  
08:28:30 INFO  : Successfully done setting SDK workspace  
08:28:30 INFO  : Processing command line option -hwspec C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf.
08:29:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580933900434,  Project:1580930241154
08:29:47 INFO  : Project Hardware's source hardware specification located at C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:30:09 INFO  : Copied contents of C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\design_1_wrapper.hdf into \Hardware\system.hdf.
08:30:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:30:31 INFO  : 
08:30:33 INFO  : Updating hardware inferred compiler options for dispport.
08:30:33 INFO  : Clearing existing target manager status.
08:30:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580933900434,  Project:1580930241154
08:30:38 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:30:45 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
08:31:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:31:03 INFO  : Clearing existing target manager status.
08:31:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
08:31:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
08:33:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hardware/system.hdf is already opened

08:33:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

08:33:15 ERROR : Failed to openhw "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/hardware/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

08:33:40 INFO  : Registering command handlers for SDK TCF services
08:33:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\temp_xsdb_launch_script.tcl
08:33:43 INFO  : XSCT server has started successfully.
08:33:43 INFO  : Successfully done setting XSCT server connection channel  
08:33:43 INFO  : Processing command line option -hwspec C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf.
08:33:43 INFO  : Successfully done setting SDK workspace  
08:36:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:36:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
08:36:51 INFO  : 'jtag frequency' command is executed.
08:36:51 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
08:36:51 INFO  : Context for 'APU' is selected.
08:36:52 INFO  : System reset is completed.
08:36:55 INFO  : 'after 3000' command is executed.
08:36:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
08:37:03 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
08:37:03 INFO  : Context for 'APU' is selected.
08:37:03 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:37:03 INFO  : 'configparams force-mem-access 1' command is executed.
08:37:03 INFO  : Context for 'APU' is selected.
08:37:03 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
08:37:05 INFO  : 'psu_init' command is executed.
08:37:06 INFO  : 'after 1000' command is executed.
08:37:06 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
08:37:07 INFO  : 'after 1000' command is executed.
08:37:07 INFO  : 'psu_ps_pl_reset_config' command is executed.
08:37:07 INFO  : 'catch {psu_protection}' command is executed.
08:37:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:37:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:37:08 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
08:37:08 INFO  : 'configparams force-mem-access 0' command is executed.
08:37:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

08:37:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:37:08 INFO  : 'con' command is executed.
08:37:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

08:37:08 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
09:57:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580982405156,  Project:1580933900434
09:57:55 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:59:04 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:59:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:00:35 INFO  : 
10:00:36 INFO  : Updating hardware inferred compiler options for dispport.
10:00:36 INFO  : Clearing existing target manager status.
10:02:36 INFO  : Disconnected from the channel tcfchan#1.
10:02:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
10:02:57 INFO  : 'jtag frequency' command is executed.
10:02:57 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:02:57 INFO  : Context for 'APU' is selected.
10:02:58 INFO  : System reset is completed.
10:03:01 INFO  : 'after 3000' command is executed.
10:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
10:03:09 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
10:03:09 INFO  : Context for 'APU' is selected.
10:03:09 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:03:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:03:09 INFO  : Context for 'APU' is selected.
10:03:09 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:03:10 INFO  : 'psu_init' command is executed.
10:03:12 INFO  : 'after 1000' command is executed.
10:03:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:03:13 INFO  : 'after 1000' command is executed.
10:03:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:03:13 INFO  : 'catch {psu_protection}' command is executed.
10:03:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:03:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:03:14 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
10:03:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:03:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

10:03:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:03:14 INFO  : 'con' command is executed.
10:03:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

10:03:14 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
10:28:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580984848801,  Project:1580982405156
10:28:04 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:30:46 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:31:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:32:22 INFO  : 
10:32:22 INFO  : Updating hardware inferred compiler options for dispport.
10:32:22 INFO  : Clearing existing target manager status.
10:41:18 INFO  : Disconnected from the channel tcfchan#2.
10:41:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
10:41:40 INFO  : 'jtag frequency' command is executed.
10:41:40 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:41:40 INFO  : Context for 'APU' is selected.
10:41:41 INFO  : System reset is completed.
10:41:44 INFO  : 'after 3000' command is executed.
10:41:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
10:41:52 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
10:41:52 INFO  : Context for 'APU' is selected.
10:41:52 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:41:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:52 INFO  : Context for 'APU' is selected.
10:41:52 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:41:54 INFO  : 'psu_init' command is executed.
10:41:55 INFO  : 'after 1000' command is executed.
10:41:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:41:56 INFO  : 'after 1000' command is executed.
10:41:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:41:56 INFO  : 'catch {psu_protection}' command is executed.
10:41:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:41:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:41:57 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
10:41:57 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:41:57 INFO  : 'con' command is executed.
10:41:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

10:41:57 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
11:12:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580987547212,  Project:1580984848801
11:12:42 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:13:17 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:14:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:14:55 INFO  : 
11:14:56 INFO  : Updating hardware inferred compiler options for dispport.
11:14:56 INFO  : Clearing existing target manager status.
11:25:20 INFO  : Disconnected from the channel tcfchan#3.
11:25:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
11:25:41 INFO  : 'jtag frequency' command is executed.
11:25:41 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:25:41 INFO  : Context for 'APU' is selected.
11:25:42 INFO  : System reset is completed.
11:25:45 INFO  : 'after 3000' command is executed.
11:25:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
11:25:53 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
11:25:53 INFO  : Context for 'APU' is selected.
11:25:53 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:25:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:53 INFO  : Context for 'APU' is selected.
11:25:53 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
11:25:55 INFO  : 'psu_init' command is executed.
11:25:56 INFO  : 'after 1000' command is executed.
11:25:56 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:25:57 INFO  : 'after 1000' command is executed.
11:25:57 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:25:57 INFO  : 'catch {psu_protection}' command is executed.
11:25:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:25:58 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
11:25:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:59 INFO  : 'con' command is executed.
11:25:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

11:25:59 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
12:08:12 INFO  : Disconnected from the channel tcfchan#4.
12:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
12:08:31 INFO  : 'jtag frequency' command is executed.
12:08:31 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:08:31 INFO  : Context for 'APU' is selected.
12:08:32 INFO  : System reset is completed.
12:08:35 INFO  : 'after 3000' command is executed.
12:08:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
12:08:43 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
12:08:43 INFO  : Context for 'APU' is selected.
12:08:43 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:08:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:43 INFO  : Context for 'APU' is selected.
12:08:43 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:08:45 INFO  : 'psu_init' command is executed.
12:08:46 INFO  : 'after 1000' command is executed.
12:08:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:08:47 INFO  : 'after 1000' command is executed.
12:08:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:08:47 INFO  : 'catch {psu_protection}' command is executed.
12:08:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:08:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:08:48 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
12:08:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:08:48 INFO  : 'con' command is executed.
12:08:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

12:08:48 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
12:10:39 INFO  : Disconnected from the channel tcfchan#5.
12:10:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
12:10:58 INFO  : 'jtag frequency' command is executed.
12:10:58 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:10:58 INFO  : Context for 'APU' is selected.
12:10:59 INFO  : System reset is completed.
12:11:02 INFO  : 'after 3000' command is executed.
12:11:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
12:11:10 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
12:11:10 INFO  : Context for 'APU' is selected.
12:11:10 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:11:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:10 INFO  : Context for 'APU' is selected.
12:11:10 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:11:11 INFO  : 'psu_init' command is executed.
12:11:12 INFO  : 'after 1000' command is executed.
12:11:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:11:13 INFO  : 'after 1000' command is executed.
12:11:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:11:13 INFO  : 'catch {psu_protection}' command is executed.
12:11:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:11:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:11:15 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
12:11:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:11:15 INFO  : 'con' command is executed.
12:11:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

12:11:15 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
12:12:14 INFO  : Disconnected from the channel tcfchan#6.
12:12:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
12:12:33 INFO  : 'jtag frequency' command is executed.
12:12:33 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:12:33 INFO  : Context for 'APU' is selected.
12:12:34 INFO  : System reset is completed.
12:12:37 INFO  : 'after 3000' command is executed.
12:12:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
12:12:45 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
12:12:45 INFO  : Context for 'APU' is selected.
12:12:45 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:12:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:45 INFO  : Context for 'APU' is selected.
12:12:45 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:12:47 INFO  : 'psu_init' command is executed.
12:12:48 INFO  : 'after 1000' command is executed.
12:12:48 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:12:49 INFO  : 'after 1000' command is executed.
12:12:49 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:12:49 INFO  : 'catch {psu_protection}' command is executed.
12:12:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:12:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:12:50 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
12:12:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:12:50 INFO  : 'con' command is executed.
12:12:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

12:12:50 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
12:35:49 INFO  : Disconnected from the channel tcfchan#7.
12:35:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
12:36:09 INFO  : 'jtag frequency' command is executed.
12:36:09 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:36:09 INFO  : Context for 'APU' is selected.
12:36:09 INFO  : System reset is completed.
12:36:12 INFO  : 'after 3000' command is executed.
12:36:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
12:36:16 ERROR : couldn't open "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit": no such file or directory
12:36:16 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit": no such file or directory
12:36:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
----------------End of Script----------------

12:36:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
12:36:58 INFO  : 'jtag frequency' command is executed.
12:36:58 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:36:58 INFO  : Context for 'APU' is selected.
12:36:59 INFO  : System reset is completed.
12:37:02 INFO  : 'after 3000' command is executed.
12:37:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
12:37:10 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:37:10 INFO  : Context for 'APU' is selected.
12:37:10 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:37:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:10 INFO  : Context for 'APU' is selected.
12:37:10 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:37:11 INFO  : 'psu_init' command is executed.
12:37:12 INFO  : 'after 1000' command is executed.
12:37:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:37:13 INFO  : 'after 1000' command is executed.
12:37:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:37:13 INFO  : 'catch {psu_protection}' command is executed.
12:37:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:37:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:37:15 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
12:37:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:37:15 INFO  : 'con' command is executed.
12:37:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

12:37:15 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
13:05:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580993688385,  Project:1580987547212
13:05:47 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:07:02 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:07:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:08:34 INFO  : 
13:08:35 INFO  : Updating hardware inferred compiler options for dispport.
13:08:35 INFO  : Clearing existing target manager status.
13:10:43 INFO  : Disconnected from the channel tcfchan#8.
13:10:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
13:11:04 INFO  : 'jtag frequency' command is executed.
13:11:04 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:11:04 INFO  : Context for 'APU' is selected.
13:11:05 INFO  : System reset is completed.
13:11:08 INFO  : 'after 3000' command is executed.
13:11:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
13:11:16 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:11:16 INFO  : Context for 'APU' is selected.
13:11:16 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:11:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:16 INFO  : Context for 'APU' is selected.
13:11:16 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:11:18 INFO  : 'psu_init' command is executed.
13:11:19 INFO  : 'after 1000' command is executed.
13:11:19 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:11:20 INFO  : 'after 1000' command is executed.
13:11:20 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:11:20 INFO  : 'catch {psu_protection}' command is executed.
13:11:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:11:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:11:21 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
13:11:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:11:21 INFO  : 'con' command is executed.
13:11:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

13:11:21 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
13:37:46 INFO  : Disconnected from the channel tcfchan#9.
13:37:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
13:38:05 INFO  : 'jtag frequency' command is executed.
13:38:05 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:38:05 INFO  : Context for 'APU' is selected.
13:38:06 INFO  : System reset is completed.
13:38:09 INFO  : 'after 3000' command is executed.
13:38:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
13:38:17 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:38:17 INFO  : Context for 'APU' is selected.
13:38:17 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:38:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:17 INFO  : Context for 'APU' is selected.
13:38:17 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:38:19 INFO  : 'psu_init' command is executed.
13:38:20 INFO  : 'after 1000' command is executed.
13:38:20 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:38:21 INFO  : 'after 1000' command is executed.
13:38:21 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:38:21 INFO  : 'catch {psu_protection}' command is executed.
13:38:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:38:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:38:22 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
13:38:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:38:22 INFO  : 'con' command is executed.
13:38:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

13:38:22 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
13:40:00 INFO  : Disconnected from the channel tcfchan#10.
13:40:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
13:40:20 INFO  : 'jtag frequency' command is executed.
13:40:20 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:40:20 INFO  : Context for 'APU' is selected.
13:40:20 INFO  : System reset is completed.
13:40:23 INFO  : 'after 3000' command is executed.
13:40:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
13:40:31 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:40:31 INFO  : Context for 'APU' is selected.
13:40:31 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:40:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:31 INFO  : Context for 'APU' is selected.
13:40:31 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:40:32 INFO  : 'psu_init' command is executed.
13:40:33 INFO  : 'after 1000' command is executed.
13:40:34 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:40:35 INFO  : 'after 1000' command is executed.
13:40:35 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:40:35 INFO  : 'catch {psu_protection}' command is executed.
13:40:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:40:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:40:36 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
13:40:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:40:36 INFO  : 'con' command is executed.
13:40:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

13:40:36 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
13:43:24 INFO  : Disconnected from the channel tcfchan#11.
13:43:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
13:43:43 INFO  : 'jtag frequency' command is executed.
13:43:43 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:43:44 INFO  : Context for 'APU' is selected.
13:43:45 INFO  : System reset is completed.
13:43:48 INFO  : 'after 3000' command is executed.
13:43:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
13:43:55 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:43:55 INFO  : Context for 'APU' is selected.
13:43:55 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:43:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:55 INFO  : Context for 'APU' is selected.
13:43:55 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:43:57 INFO  : 'psu_init' command is executed.
13:43:58 INFO  : 'after 1000' command is executed.
13:43:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:43:59 INFO  : 'after 1000' command is executed.
13:43:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:43:59 INFO  : 'catch {psu_protection}' command is executed.
13:43:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:43:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:44:01 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
13:44:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:44:01 INFO  : 'con' command is executed.
13:44:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

13:44:01 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
13:47:45 INFO  : Disconnected from the channel tcfchan#12.
13:47:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
13:48:05 INFO  : 'jtag frequency' command is executed.
13:48:05 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:48:05 INFO  : Context for 'APU' is selected.
13:48:06 INFO  : System reset is completed.
13:48:09 INFO  : 'after 3000' command is executed.
13:48:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
13:48:16 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:48:16 INFO  : Context for 'APU' is selected.
13:48:16 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:48:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:16 INFO  : Context for 'APU' is selected.
13:48:16 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:48:18 INFO  : 'psu_init' command is executed.
13:48:19 INFO  : 'after 1000' command is executed.
13:48:19 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:48:20 INFO  : 'after 1000' command is executed.
13:48:20 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:48:20 INFO  : 'catch {psu_protection}' command is executed.
13:48:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:48:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:48:21 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
13:48:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:48:22 INFO  : 'con' command is executed.
13:48:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

13:48:22 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
13:49:48 INFO  : Disconnected from the channel tcfchan#13.
13:49:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
13:50:07 INFO  : 'jtag frequency' command is executed.
13:50:07 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:50:07 INFO  : Context for 'APU' is selected.
13:50:08 INFO  : System reset is completed.
13:50:11 INFO  : 'after 3000' command is executed.
13:50:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
13:50:19 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:50:19 INFO  : Context for 'APU' is selected.
13:50:19 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:50:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:50:19 INFO  : Context for 'APU' is selected.
13:50:19 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:50:20 INFO  : 'psu_init' command is executed.
13:50:21 INFO  : 'after 1000' command is executed.
13:50:21 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:50:22 INFO  : 'after 1000' command is executed.
13:50:22 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:50:22 INFO  : 'catch {psu_protection}' command is executed.
13:50:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:50:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:50:24 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
13:50:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:50:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

13:50:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:50:24 INFO  : 'con' command is executed.
13:50:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

13:50:24 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
13:53:36 INFO  : Disconnected from the channel tcfchan#14.
13:53:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
13:53:56 INFO  : 'jtag frequency' command is executed.
13:53:56 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:53:56 INFO  : Context for 'APU' is selected.
13:53:56 INFO  : System reset is completed.
13:53:59 INFO  : 'after 3000' command is executed.
13:54:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
13:54:07 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:54:07 INFO  : Context for 'APU' is selected.
13:54:07 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:54:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:07 INFO  : Context for 'APU' is selected.
13:54:07 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:54:09 INFO  : 'psu_init' command is executed.
13:54:10 INFO  : 'after 1000' command is executed.
13:54:10 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:54:11 INFO  : 'after 1000' command is executed.
13:54:11 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:54:11 INFO  : 'catch {psu_protection}' command is executed.
13:54:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:54:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:54:12 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
13:54:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:54:13 INFO  : 'con' command is executed.
13:54:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

13:54:13 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
13:55:24 INFO  : Disconnected from the channel tcfchan#15.
13:55:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
13:55:43 INFO  : 'jtag frequency' command is executed.
13:55:43 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:55:43 INFO  : Context for 'APU' is selected.
13:55:44 INFO  : System reset is completed.
13:55:47 INFO  : 'after 3000' command is executed.
13:55:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
13:55:55 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:55:55 INFO  : Context for 'APU' is selected.
13:55:55 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:55:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:55 INFO  : Context for 'APU' is selected.
13:55:55 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:55:56 INFO  : 'psu_init' command is executed.
13:55:57 INFO  : 'after 1000' command is executed.
13:55:57 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:55:58 INFO  : 'after 1000' command is executed.
13:55:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:55:59 INFO  : 'catch {psu_protection}' command is executed.
13:55:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:56:00 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
13:56:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:56:00 INFO  : 'con' command is executed.
13:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

13:56:00 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
14:41:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1581000012149,  Project:1580993688385
14:41:33 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:41:47 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:42:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:43:18 INFO  : 
14:43:19 INFO  : Updating hardware inferred compiler options for dispport.
14:43:19 INFO  : Clearing existing target manager status.
14:43:19 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
14:43:21 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
14:43:21 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
14:43:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:43:23 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:45:57 INFO  : Disconnected from the channel tcfchan#16.
14:45:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
14:46:18 INFO  : 'jtag frequency' command is executed.
14:46:18 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:46:18 INFO  : Context for 'APU' is selected.
14:46:19 INFO  : System reset is completed.
14:46:22 INFO  : 'after 3000' command is executed.
14:46:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
14:46:29 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:46:29 INFO  : Context for 'APU' is selected.
14:46:30 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:46:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:30 INFO  : Context for 'APU' is selected.
14:46:30 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:46:32 INFO  : 'psu_init' command is executed.
14:46:33 INFO  : 'after 1000' command is executed.
14:46:33 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:46:34 INFO  : 'after 1000' command is executed.
14:46:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:46:34 INFO  : 'catch {psu_protection}' command is executed.
14:46:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:46:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:46:35 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
14:46:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:46:35 INFO  : 'con' command is executed.
14:46:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

14:46:35 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
14:48:30 INFO  : Disconnected from the channel tcfchan#17.
14:48:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
14:48:50 INFO  : 'jtag frequency' command is executed.
14:48:50 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:48:50 INFO  : Context for 'APU' is selected.
14:48:51 INFO  : System reset is completed.
14:48:54 INFO  : 'after 3000' command is executed.
14:48:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
14:49:02 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:49:02 INFO  : Context for 'APU' is selected.
14:49:02 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:49:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:02 INFO  : Context for 'APU' is selected.
14:49:02 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:49:04 INFO  : 'psu_init' command is executed.
14:49:05 INFO  : 'after 1000' command is executed.
14:49:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:49:06 INFO  : 'after 1000' command is executed.
14:49:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:49:06 INFO  : 'catch {psu_protection}' command is executed.
14:49:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:49:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:49:07 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
14:49:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:49:07 INFO  : 'con' command is executed.
14:49:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

14:49:07 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
14:50:00 INFO  : Disconnected from the channel tcfchan#18.
14:50:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
14:50:20 INFO  : 'jtag frequency' command is executed.
14:50:20 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:50:20 INFO  : Context for 'APU' is selected.
14:50:21 INFO  : System reset is completed.
14:50:24 INFO  : 'after 3000' command is executed.
14:50:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
14:50:31 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:50:32 INFO  : Context for 'APU' is selected.
14:50:32 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:50:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:32 INFO  : Context for 'APU' is selected.
14:50:32 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:50:33 INFO  : 'psu_init' command is executed.
14:50:34 INFO  : 'after 1000' command is executed.
14:50:34 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:50:35 INFO  : 'after 1000' command is executed.
14:50:35 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:50:35 INFO  : 'catch {psu_protection}' command is executed.
14:50:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:50:37 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
14:50:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:37 INFO  : 'con' command is executed.
14:50:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

14:50:37 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
15:08:53 INFO  : Disconnected from the channel tcfchan#19.
15:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
15:09:12 INFO  : 'jtag frequency' command is executed.
15:09:12 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:09:12 INFO  : Context for 'APU' is selected.
15:09:13 INFO  : System reset is completed.
15:09:16 INFO  : 'after 3000' command is executed.
15:09:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
15:09:24 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:09:24 INFO  : Context for 'APU' is selected.
15:09:24 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:09:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:24 INFO  : Context for 'APU' is selected.
15:09:24 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:09:26 INFO  : 'psu_init' command is executed.
15:09:27 INFO  : 'after 1000' command is executed.
15:09:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:09:28 INFO  : 'after 1000' command is executed.
15:09:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:09:28 INFO  : 'catch {psu_protection}' command is executed.
15:09:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:09:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:09:29 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
15:09:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:09:29 INFO  : 'con' command is executed.
15:09:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

15:09:29 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
15:11:37 INFO  : Disconnected from the channel tcfchan#20.
15:11:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
15:11:56 INFO  : 'jtag frequency' command is executed.
15:11:56 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:11:56 INFO  : Context for 'APU' is selected.
15:11:57 INFO  : System reset is completed.
15:12:00 INFO  : 'after 3000' command is executed.
15:12:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
15:12:08 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:12:08 INFO  : Context for 'APU' is selected.
15:12:08 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:12:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:08 INFO  : Context for 'APU' is selected.
15:12:08 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:12:10 INFO  : 'psu_init' command is executed.
15:12:11 INFO  : 'after 1000' command is executed.
15:12:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:12:12 INFO  : 'after 1000' command is executed.
15:12:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:12:12 INFO  : 'catch {psu_protection}' command is executed.
15:12:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:12:13 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
15:12:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:13 INFO  : 'con' command is executed.
15:12:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

15:12:13 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
15:13:07 INFO  : Disconnected from the channel tcfchan#21.
15:13:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
15:13:26 INFO  : 'jtag frequency' command is executed.
15:13:26 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:13:26 INFO  : Context for 'APU' is selected.
15:13:27 INFO  : System reset is completed.
15:13:30 INFO  : 'after 3000' command is executed.
15:13:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
15:13:38 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:13:38 INFO  : Context for 'APU' is selected.
15:13:38 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:13:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:38 INFO  : Context for 'APU' is selected.
15:13:38 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:13:39 INFO  : 'psu_init' command is executed.
15:13:40 INFO  : 'after 1000' command is executed.
15:13:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:13:42 INFO  : 'after 1000' command is executed.
15:13:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:13:42 INFO  : 'catch {psu_protection}' command is executed.
15:13:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:13:43 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
15:13:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:43 INFO  : 'con' command is executed.
15:13:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

15:13:43 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
15:14:38 INFO  : Disconnected from the channel tcfchan#22.
15:14:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
15:14:58 INFO  : 'jtag frequency' command is executed.
15:14:58 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:14:58 INFO  : Context for 'APU' is selected.
15:14:59 INFO  : System reset is completed.
15:15:02 INFO  : 'after 3000' command is executed.
15:15:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
15:15:10 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:15:10 INFO  : Context for 'APU' is selected.
15:15:10 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:15:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:10 INFO  : Context for 'APU' is selected.
15:15:10 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:15:11 INFO  : 'psu_init' command is executed.
15:15:12 INFO  : 'after 1000' command is executed.
15:15:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:15:13 INFO  : 'after 1000' command is executed.
15:15:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:15:13 INFO  : 'catch {psu_protection}' command is executed.
15:15:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:15:15 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
15:15:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:15 INFO  : 'con' command is executed.
15:15:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

15:15:15 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
22:25:01 INFO  : Disconnected from the channel tcfchan#23.
08:41:36 INFO  : Registering command handlers for SDK TCF services
08:41:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\temp_xsdb_launch_script.tcl
08:41:39 INFO  : XSCT server has started successfully.
08:41:41 INFO  : Successfully done setting XSCT server connection channel  
08:41:41 INFO  : Processing command line option -hwspec C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf.
08:41:41 INFO  : Successfully done setting SDK workspace  
08:41:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:42:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:43:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

08:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:46:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
08:46:13 INFO  : 'jtag frequency' command is executed.
08:46:13 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
08:46:13 INFO  : Context for 'APU' is selected.
08:46:14 INFO  : System reset is completed.
08:46:17 INFO  : 'after 3000' command is executed.
08:46:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
08:46:25 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:46:25 INFO  : Context for 'APU' is selected.
08:46:26 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:46:26 INFO  : 'configparams force-mem-access 1' command is executed.
08:46:26 INFO  : Context for 'APU' is selected.
08:46:26 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
08:46:27 INFO  : 'psu_init' command is executed.
08:46:28 INFO  : 'after 1000' command is executed.
08:46:28 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
08:46:29 INFO  : 'after 1000' command is executed.
08:46:29 INFO  : 'psu_ps_pl_reset_config' command is executed.
08:46:29 INFO  : 'catch {psu_protection}' command is executed.
08:46:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:46:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:46:31 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
08:46:31 INFO  : 'configparams force-mem-access 0' command is executed.
08:46:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

08:46:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:46:31 INFO  : 'con' command is executed.
08:46:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

08:46:31 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
08:52:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1581029151206,  Project:1581000012149
08:52:55 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:52:59 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
08:53:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:53:22 INFO  : 
08:53:23 INFO  : Updating hardware inferred compiler options for dispport.
08:53:23 INFO  : Clearing existing target manager status.
08:53:23 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
09:30:59 INFO  : Disconnected from the channel tcfchan#1.
09:31:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
09:31:20 INFO  : 'jtag frequency' command is executed.
09:31:20 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:31:20 INFO  : Context for 'APU' is selected.
09:31:21 INFO  : System reset is completed.
09:31:24 INFO  : 'after 3000' command is executed.
09:31:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
09:31:32 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:31:32 INFO  : Context for 'APU' is selected.
09:31:32 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:31:32 INFO  : 'configparams force-mem-access 1' command is executed.
09:31:32 INFO  : Context for 'APU' is selected.
09:31:32 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:31:33 INFO  : 'psu_init' command is executed.
09:31:34 INFO  : 'after 1000' command is executed.
09:31:34 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:31:35 INFO  : 'after 1000' command is executed.
09:31:35 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:31:35 INFO  : 'catch {psu_protection}' command is executed.
09:31:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:31:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:31:37 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
09:31:37 INFO  : 'configparams force-mem-access 0' command is executed.
09:31:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

09:31:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:31:37 INFO  : 'con' command is executed.
09:31:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

09:31:37 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
09:33:28 INFO  : Disconnected from the channel tcfchan#2.
09:33:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
09:33:56 INFO  : 'jtag frequency' command is executed.
09:33:56 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:33:57 INFO  : Context for 'APU' is selected.
09:33:58 INFO  : System reset is completed.
09:34:01 INFO  : 'after 3000' command is executed.
09:34:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
09:34:08 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:34:08 INFO  : Context for 'APU' is selected.
09:34:09 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:34:09 INFO  : 'configparams force-mem-access 1' command is executed.
09:34:09 INFO  : Context for 'APU' is selected.
09:34:09 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:34:10 INFO  : 'psu_init' command is executed.
09:34:11 INFO  : 'after 1000' command is executed.
09:34:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:34:12 INFO  : 'after 1000' command is executed.
09:34:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:34:12 INFO  : 'catch {psu_protection}' command is executed.
09:34:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:34:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:34:13 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
09:34:13 INFO  : 'configparams force-mem-access 0' command is executed.
09:34:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

09:34:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:34:14 INFO  : 'con' command is executed.
09:34:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

09:34:14 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
09:39:12 INFO  : Disconnected from the channel tcfchan#3.
09:39:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
09:39:31 INFO  : 'jtag frequency' command is executed.
09:39:31 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:39:31 INFO  : Context for 'APU' is selected.
09:39:32 INFO  : System reset is completed.
09:39:35 INFO  : 'after 3000' command is executed.
09:39:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
09:39:43 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:39:43 INFO  : Context for 'APU' is selected.
09:39:43 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:39:43 INFO  : 'configparams force-mem-access 1' command is executed.
09:39:43 INFO  : Context for 'APU' is selected.
09:39:43 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:39:44 INFO  : 'psu_init' command is executed.
09:39:45 INFO  : 'after 1000' command is executed.
09:39:45 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:39:46 INFO  : 'after 1000' command is executed.
09:39:46 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:39:46 INFO  : 'catch {psu_protection}' command is executed.
09:39:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:39:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:39:48 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
09:39:48 INFO  : 'configparams force-mem-access 0' command is executed.
09:39:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

09:39:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:39:48 INFO  : 'con' command is executed.
09:39:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

09:39:48 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
11:28:01 INFO  : Disconnected from the channel tcfchan#4.
13:06:40 INFO  : Registering command handlers for SDK TCF services
13:06:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\temp_xsdb_launch_script.tcl
13:06:44 INFO  : XSCT server has started successfully.
13:06:46 INFO  : Successfully done setting XSCT server connection channel  
13:06:46 INFO  : Processing command line option -hwspec C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf.
13:06:46 INFO  : Successfully done setting SDK workspace  
13:06:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:45:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
19:45:40 INFO  : 'jtag frequency' command is executed.
19:45:40 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:45:40 INFO  : Context for 'APU' is selected.
19:45:41 INFO  : System reset is completed.
19:45:44 INFO  : 'after 3000' command is executed.
19:45:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
19:45:52 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:45:52 INFO  : Context for 'APU' is selected.
19:45:52 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:45:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:52 INFO  : Context for 'APU' is selected.
19:45:52 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
19:45:53 INFO  : 'psu_init' command is executed.
19:45:54 INFO  : 'after 1000' command is executed.
19:45:54 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:45:55 INFO  : 'after 1000' command is executed.
19:45:55 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:45:55 INFO  : 'catch {psu_protection}' command is executed.
19:45:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:45:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:45:57 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
19:45:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:45:57 INFO  : 'con' command is executed.
19:45:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

19:45:57 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:03:21 INFO  : Disconnected from the channel tcfchan#1.
20:03:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:03:51 INFO  : 'jtag frequency' command is executed.
20:03:51 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:03:51 INFO  : Context for 'APU' is selected.
20:03:52 INFO  : System reset is completed.
20:03:55 INFO  : 'after 3000' command is executed.
20:03:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:04:03 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:04:03 INFO  : Context for 'APU' is selected.
20:04:03 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:04:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:03 INFO  : Context for 'APU' is selected.
20:04:03 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:04:04 INFO  : 'psu_init' command is executed.
20:04:05 INFO  : 'after 1000' command is executed.
20:04:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:04:06 INFO  : 'after 1000' command is executed.
20:04:07 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:04:07 INFO  : 'catch {psu_protection}' command is executed.
20:04:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:04:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:04:08 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:04:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:04:08 INFO  : 'con' command is executed.
20:04:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:04:08 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:04:56 INFO  : Disconnected from the channel tcfchan#2.
20:04:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:05:25 INFO  : 'jtag frequency' command is executed.
20:05:25 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:05:25 INFO  : Context for 'APU' is selected.
20:05:25 INFO  : System reset is completed.
20:05:28 INFO  : 'after 3000' command is executed.
20:05:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:05:36 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:05:36 INFO  : Context for 'APU' is selected.
20:05:37 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:05:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:37 INFO  : Context for 'APU' is selected.
20:05:37 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:05:38 INFO  : 'psu_init' command is executed.
20:05:39 INFO  : 'after 1000' command is executed.
20:05:39 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:05:40 INFO  : 'after 1000' command is executed.
20:05:40 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:05:40 INFO  : 'catch {psu_protection}' command is executed.
20:05:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:05:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:05:42 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:05:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:05:42 INFO  : 'con' command is executed.
20:05:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:05:42 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:08:30 INFO  : Disconnected from the channel tcfchan#3.
20:08:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:09:01 INFO  : 'jtag frequency' command is executed.
20:09:01 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:09:01 INFO  : Context for 'APU' is selected.
20:09:02 INFO  : System reset is completed.
20:09:05 INFO  : 'after 3000' command is executed.
20:09:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:09:12 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:09:13 INFO  : Context for 'APU' is selected.
20:09:13 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:09:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:13 INFO  : Context for 'APU' is selected.
20:09:13 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:09:14 INFO  : 'psu_init' command is executed.
20:09:15 INFO  : 'after 1000' command is executed.
20:09:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:09:16 INFO  : 'after 1000' command is executed.
20:09:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:09:16 INFO  : 'catch {psu_protection}' command is executed.
20:09:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:09:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:09:18 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:09:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:09:18 INFO  : 'con' command is executed.
20:09:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:09:18 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:11:08 INFO  : Disconnected from the channel tcfchan#4.
20:11:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:11:44 INFO  : 'jtag frequency' command is executed.
20:11:44 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:11:44 INFO  : Context for 'APU' is selected.
20:11:45 INFO  : System reset is completed.
20:11:48 INFO  : 'after 3000' command is executed.
20:11:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:11:56 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:11:56 INFO  : Context for 'APU' is selected.
20:11:56 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:11:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:56 INFO  : Context for 'APU' is selected.
20:11:56 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:11:58 INFO  : 'psu_init' command is executed.
20:11:59 INFO  : 'after 1000' command is executed.
20:11:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:12:00 INFO  : 'after 1000' command is executed.
20:12:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:12:00 INFO  : 'catch {psu_protection}' command is executed.
20:12:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:12:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:12:01 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:12:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:12:02 INFO  : 'con' command is executed.
20:12:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:12:02 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:15:09 INFO  : Disconnected from the channel tcfchan#5.
20:15:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:15:38 INFO  : 'jtag frequency' command is executed.
20:15:38 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:15:38 INFO  : Context for 'APU' is selected.
20:15:39 INFO  : System reset is completed.
20:15:42 INFO  : 'after 3000' command is executed.
20:15:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:15:50 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:15:50 INFO  : Context for 'APU' is selected.
20:15:50 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:15:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:51 INFO  : Context for 'APU' is selected.
20:15:51 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:15:52 INFO  : 'psu_init' command is executed.
20:15:53 INFO  : 'after 1000' command is executed.
20:15:53 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:15:54 INFO  : 'after 1000' command is executed.
20:15:54 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:15:54 INFO  : 'catch {psu_protection}' command is executed.
20:15:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:15:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:15:56 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:15:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:15:56 INFO  : 'con' command is executed.
20:15:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:15:56 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:28:15 INFO  : Disconnected from the channel tcfchan#6.
20:28:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:28:44 INFO  : 'jtag frequency' command is executed.
20:28:44 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:28:44 INFO  : Context for 'APU' is selected.
20:28:45 INFO  : System reset is completed.
20:28:48 INFO  : 'after 3000' command is executed.
20:28:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:28:56 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:28:56 INFO  : Context for 'APU' is selected.
20:28:56 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:28:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:56 INFO  : Context for 'APU' is selected.
20:28:56 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:28:57 INFO  : 'psu_init' command is executed.
20:28:58 INFO  : 'after 1000' command is executed.
20:28:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:28:59 INFO  : 'after 1000' command is executed.
20:28:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:28:59 INFO  : 'catch {psu_protection}' command is executed.
20:29:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:29:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:29:01 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:29:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:29:01 INFO  : 'con' command is executed.
20:29:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:29:01 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:30:44 INFO  : Disconnected from the channel tcfchan#7.
20:30:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:31:13 INFO  : 'jtag frequency' command is executed.
20:31:13 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:31:13 INFO  : Context for 'APU' is selected.
20:31:14 INFO  : System reset is completed.
20:31:17 INFO  : 'after 3000' command is executed.
20:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:31:25 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:31:25 INFO  : Context for 'APU' is selected.
20:31:25 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:31:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:25 INFO  : Context for 'APU' is selected.
20:31:26 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:31:27 INFO  : 'psu_init' command is executed.
20:31:28 INFO  : 'after 1000' command is executed.
20:31:28 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:31:29 INFO  : 'after 1000' command is executed.
20:31:29 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:31:29 INFO  : 'catch {psu_protection}' command is executed.
20:31:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:31:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:31:30 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:31:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:31:30 INFO  : 'con' command is executed.
20:31:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:31:30 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:36:32 INFO  : Disconnected from the channel tcfchan#8.
20:36:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:37:01 INFO  : 'jtag frequency' command is executed.
20:37:01 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:37:01 INFO  : Context for 'APU' is selected.
20:37:02 INFO  : System reset is completed.
20:37:05 INFO  : 'after 3000' command is executed.
20:37:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:37:13 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:37:13 INFO  : Context for 'APU' is selected.
20:37:13 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:37:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:13 INFO  : Context for 'APU' is selected.
20:37:13 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:37:15 INFO  : 'psu_init' command is executed.
20:37:16 INFO  : 'after 1000' command is executed.
20:37:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:37:17 INFO  : 'after 1000' command is executed.
20:37:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:37:17 INFO  : 'catch {psu_protection}' command is executed.
20:37:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:37:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:37:18 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:37:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:37:18 INFO  : 'con' command is executed.
20:37:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:37:18 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:40:10 INFO  : Disconnected from the channel tcfchan#9.
20:40:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:40:39 INFO  : 'jtag frequency' command is executed.
20:40:39 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:40:39 INFO  : Context for 'APU' is selected.
20:40:40 INFO  : System reset is completed.
20:40:43 INFO  : 'after 3000' command is executed.
20:40:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:40:51 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:40:51 INFO  : Context for 'APU' is selected.
20:40:51 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:40:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:51 INFO  : Context for 'APU' is selected.
20:40:51 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:40:52 INFO  : 'psu_init' command is executed.
20:40:53 INFO  : 'after 1000' command is executed.
20:40:53 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:40:54 INFO  : 'after 1000' command is executed.
20:40:54 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:40:55 INFO  : 'catch {psu_protection}' command is executed.
20:40:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:40:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:40:56 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:40:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:40:56 INFO  : 'con' command is executed.
20:40:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:40:56 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:42:29 INFO  : Disconnected from the channel tcfchan#10.
20:42:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:43:00 INFO  : 'jtag frequency' command is executed.
20:43:00 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:43:00 INFO  : Context for 'APU' is selected.
20:43:00 INFO  : System reset is completed.
20:43:04 INFO  : 'after 3000' command is executed.
20:43:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:43:11 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:43:11 INFO  : Context for 'APU' is selected.
20:43:12 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:12 INFO  : Context for 'APU' is selected.
20:43:12 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:43:13 INFO  : 'psu_init' command is executed.
20:43:14 INFO  : 'after 1000' command is executed.
20:43:14 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:43:15 INFO  : 'after 1000' command is executed.
20:43:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:43:15 INFO  : 'catch {psu_protection}' command is executed.
20:43:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:43:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:43:17 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:43:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:43:17 INFO  : 'con' command is executed.
20:43:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:43:17 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
20:50:24 INFO  : Disconnected from the channel tcfchan#11.
20:50:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
20:50:53 INFO  : 'jtag frequency' command is executed.
20:50:53 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:50:53 INFO  : Context for 'APU' is selected.
20:50:54 INFO  : System reset is completed.
20:50:57 INFO  : 'after 3000' command is executed.
20:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
20:51:05 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:51:05 INFO  : Context for 'APU' is selected.
20:51:05 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:51:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:05 INFO  : Context for 'APU' is selected.
20:51:05 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:51:06 INFO  : 'psu_init' command is executed.
20:51:07 INFO  : 'after 1000' command is executed.
20:51:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:51:08 INFO  : 'after 1000' command is executed.
20:51:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:51:09 INFO  : 'catch {psu_protection}' command is executed.
20:51:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:51:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:51:10 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
20:51:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:51:10 INFO  : 'con' command is executed.
20:51:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

20:51:10 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:04:14 INFO  : Disconnected from the channel tcfchan#12.
21:04:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:04:44 INFO  : 'jtag frequency' command is executed.
21:04:44 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:04:44 INFO  : Context for 'APU' is selected.
21:04:45 INFO  : System reset is completed.
21:04:48 INFO  : 'after 3000' command is executed.
21:04:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:04:56 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:04:56 INFO  : Context for 'APU' is selected.
21:04:56 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:04:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:56 INFO  : Context for 'APU' is selected.
21:04:56 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
21:04:57 INFO  : 'psu_init' command is executed.
21:04:58 INFO  : 'after 1000' command is executed.
21:04:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:04:59 INFO  : 'after 1000' command is executed.
21:04:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:04:59 INFO  : 'catch {psu_protection}' command is executed.
21:04:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:05:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:05:01 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:05:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:05:01 INFO  : 'con' command is executed.
21:05:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:05:01 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:07:55 INFO  : Disconnected from the channel tcfchan#13.
21:07:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:08:25 INFO  : 'jtag frequency' command is executed.
21:08:25 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:08:25 INFO  : Context for 'APU' is selected.
21:08:26 INFO  : System reset is completed.
21:08:29 INFO  : 'after 3000' command is executed.
21:08:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:08:37 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:08:37 INFO  : Context for 'APU' is selected.
21:08:37 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:08:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:37 INFO  : Context for 'APU' is selected.
21:08:37 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
21:08:38 INFO  : 'psu_init' command is executed.
21:08:39 INFO  : 'after 1000' command is executed.
21:08:39 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:08:40 INFO  : 'after 1000' command is executed.
21:08:40 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:08:40 INFO  : 'catch {psu_protection}' command is executed.
21:08:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:08:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:08:42 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:08:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:08:42 INFO  : 'con' command is executed.
21:08:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:08:42 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:35:20 INFO  : Disconnected from the channel tcfchan#14.
21:35:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:35:51 INFO  : 'jtag frequency' command is executed.
21:35:51 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:35:51 INFO  : Context for 'APU' is selected.
21:35:52 INFO  : System reset is completed.
21:35:55 INFO  : 'after 3000' command is executed.
21:35:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:36:03 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:36:03 INFO  : Context for 'APU' is selected.
21:36:03 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:36:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:04 INFO  : Context for 'APU' is selected.
21:36:04 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
21:36:05 INFO  : 'psu_init' command is executed.
21:36:06 INFO  : 'after 1000' command is executed.
21:36:06 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:36:07 INFO  : 'after 1000' command is executed.
21:36:07 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:36:07 INFO  : 'catch {psu_protection}' command is executed.
21:36:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:36:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:36:09 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:36:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:36:09 INFO  : 'con' command is executed.
21:36:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:36:09 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
21:38:43 INFO  : Disconnected from the channel tcfchan#15.
21:38:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
21:39:15 INFO  : 'jtag frequency' command is executed.
21:39:15 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:39:16 INFO  : Context for 'APU' is selected.
21:39:17 INFO  : System reset is completed.
21:39:20 INFO  : 'after 3000' command is executed.
21:39:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
21:39:27 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:39:27 INFO  : Context for 'APU' is selected.
21:39:28 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:39:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:28 INFO  : Context for 'APU' is selected.
21:39:28 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
21:39:29 INFO  : 'psu_init' command is executed.
21:39:30 INFO  : 'after 1000' command is executed.
21:39:30 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:39:31 INFO  : 'after 1000' command is executed.
21:39:31 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:39:31 INFO  : 'catch {psu_protection}' command is executed.
21:39:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:39:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:39:32 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
21:39:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:39:33 INFO  : 'con' command is executed.
21:39:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

21:39:33 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
22:19:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1581113946723,  Project:1581029151206
22:19:52 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:20:55 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:21:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:21:23 INFO  : 
22:21:23 INFO  : Updating hardware inferred compiler options for dispport.
22:21:23 INFO  : Clearing existing target manager status.
22:21:23 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
22:21:24 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
22:21:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:21:25 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:47:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1581115643764,  Project:1581113946723
22:47:45 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:47:47 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:48:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:48:10 INFO  : 
22:48:11 INFO  : Updating hardware inferred compiler options for dispport.
22:48:11 INFO  : Clearing existing target manager status.
22:48:11 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
22:48:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:48:13 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:49:33 INFO  : Disconnected from the channel tcfchan#16.
22:49:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
22:49:54 INFO  : 'jtag frequency' command is executed.
22:49:54 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:49:54 INFO  : Context for 'APU' is selected.
22:49:55 INFO  : System reset is completed.
22:49:58 INFO  : 'after 3000' command is executed.
22:50:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
22:50:06 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:50:06 INFO  : Context for 'APU' is selected.
22:50:06 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:50:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:06 INFO  : Context for 'APU' is selected.
22:50:06 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:50:08 INFO  : 'psu_init' command is executed.
22:50:09 INFO  : 'after 1000' command is executed.
22:50:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:50:10 INFO  : 'after 1000' command is executed.
22:50:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:50:10 INFO  : 'catch {psu_protection}' command is executed.
22:50:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:50:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:50:11 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
22:50:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:50:11 INFO  : 'con' command is executed.
22:50:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

22:50:11 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
22:53:43 INFO  : Disconnected from the channel tcfchan#17.
22:53:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
22:54:02 INFO  : 'jtag frequency' command is executed.
22:54:03 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:54:03 INFO  : Context for 'APU' is selected.
22:54:04 INFO  : System reset is completed.
22:54:07 INFO  : 'after 3000' command is executed.
22:54:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
22:54:14 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:54:14 INFO  : Context for 'APU' is selected.
22:54:14 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:54:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:15 INFO  : Context for 'APU' is selected.
22:54:15 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:54:16 INFO  : 'psu_init' command is executed.
22:54:17 INFO  : 'after 1000' command is executed.
22:54:17 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:54:18 INFO  : 'after 1000' command is executed.
22:54:18 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:54:18 INFO  : 'catch {psu_protection}' command is executed.
22:54:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:54:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:54:19 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
22:54:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:54:19 INFO  : 'con' command is executed.
22:54:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

22:54:19 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
23:18:42 INFO  : Disconnected from the channel tcfchan#18.
08:45:11 INFO  : Registering command handlers for SDK TCF services
08:45:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\temp_xsdb_launch_script.tcl
08:45:14 INFO  : XSCT server has started successfully.
08:45:16 INFO  : Successfully done setting XSCT server connection channel  
08:45:16 INFO  : Processing command line option -hwspec C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf.
08:45:16 INFO  : Successfully done setting SDK workspace  
08:45:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:57:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1581122755669,  Project:1581115643764
08:57:46 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:01:06 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:01:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:01:31 INFO  : 
09:01:32 INFO  : Updating hardware inferred compiler options for dispport.
09:01:32 INFO  : Clearing existing target manager status.
09:05:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:05:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:07:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:07:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
09:07:29 INFO  : 'jtag frequency' command is executed.
09:07:29 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:07:29 INFO  : Context for 'APU' is selected.
09:07:30 INFO  : System reset is completed.
09:07:33 INFO  : 'after 3000' command is executed.
09:07:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
09:07:41 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:07:41 INFO  : Context for 'APU' is selected.
09:07:41 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:07:41 INFO  : 'configparams force-mem-access 1' command is executed.
09:07:42 INFO  : Context for 'APU' is selected.
09:07:42 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:07:43 INFO  : 'psu_init' command is executed.
09:07:44 INFO  : 'after 1000' command is executed.
09:07:44 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:07:45 INFO  : 'after 1000' command is executed.
09:07:45 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:07:45 INFO  : 'catch {psu_protection}' command is executed.
09:07:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:07:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:07:46 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
09:07:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:07:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

09:07:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:07:47 INFO  : 'con' command is executed.
09:07:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

09:07:47 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
09:08:47 INFO  : Disconnected from the channel tcfchan#1.
09:08:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:09:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
09:09:18 INFO  : 'jtag frequency' command is executed.
09:09:18 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:09:18 INFO  : Context for 'APU' is selected.
09:09:18 INFO  : System reset is completed.
09:09:21 INFO  : 'after 3000' command is executed.
09:09:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
09:09:29 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:09:29 INFO  : Context for 'APU' is selected.
09:09:30 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:09:30 INFO  : 'configparams force-mem-access 1' command is executed.
09:09:30 INFO  : Context for 'APU' is selected.
09:09:30 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:09:31 INFO  : 'psu_init' command is executed.
09:09:32 INFO  : 'after 1000' command is executed.
09:09:32 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:09:33 INFO  : 'after 1000' command is executed.
09:09:33 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:09:33 INFO  : 'catch {psu_protection}' command is executed.
09:09:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:09:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:09:35 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
09:09:35 INFO  : 'configparams force-mem-access 0' command is executed.
09:09:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

09:09:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:09:35 INFO  : 'con' command is executed.
09:09:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

09:09:35 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
09:10:39 INFO  : Disconnected from the channel tcfchan#2.
09:10:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:10:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
09:10:59 INFO  : 'jtag frequency' command is executed.
09:10:59 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:10:59 INFO  : Context for 'APU' is selected.
09:11:00 INFO  : System reset is completed.
09:11:03 INFO  : 'after 3000' command is executed.
09:11:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
09:11:10 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:11:10 INFO  : Context for 'APU' is selected.
09:11:11 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:11:11 INFO  : 'configparams force-mem-access 1' command is executed.
09:11:11 INFO  : Context for 'APU' is selected.
09:11:11 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:11:12 INFO  : 'psu_init' command is executed.
09:11:13 INFO  : 'after 1000' command is executed.
09:11:13 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:11:14 INFO  : 'after 1000' command is executed.
09:11:14 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:11:14 INFO  : 'catch {psu_protection}' command is executed.
09:11:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:11:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:11:15 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
09:11:15 INFO  : 'configparams force-mem-access 0' command is executed.
09:11:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

09:11:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:11:15 INFO  : 'con' command is executed.
09:11:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

09:11:15 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
09:12:00 INFO  : Disconnected from the channel tcfchan#3.
09:12:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:12:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
09:12:19 INFO  : 'jtag frequency' command is executed.
09:12:19 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:12:19 INFO  : Context for 'APU' is selected.
09:12:20 INFO  : System reset is completed.
09:12:23 INFO  : 'after 3000' command is executed.
09:12:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
09:12:31 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:12:31 INFO  : Context for 'APU' is selected.
09:12:31 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:12:31 INFO  : 'configparams force-mem-access 1' command is executed.
09:12:31 INFO  : Context for 'APU' is selected.
09:12:31 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:12:32 INFO  : 'psu_init' command is executed.
09:12:33 INFO  : 'after 1000' command is executed.
09:12:33 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:12:34 INFO  : 'after 1000' command is executed.
09:12:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:12:34 INFO  : 'catch {psu_protection}' command is executed.
09:12:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:12:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:12:36 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
09:12:36 INFO  : 'configparams force-mem-access 0' command is executed.
09:12:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

09:12:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:12:36 INFO  : 'con' command is executed.
09:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

09:12:36 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
09:23:55 INFO  : Disconnected from the channel tcfchan#4.
09:23:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:24:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
09:24:15 INFO  : 'jtag frequency' command is executed.
09:24:15 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:24:15 INFO  : Context for 'APU' is selected.
09:24:16 INFO  : System reset is completed.
09:24:19 INFO  : 'after 3000' command is executed.
09:24:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
09:24:27 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:24:27 INFO  : Context for 'APU' is selected.
09:24:27 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:24:27 INFO  : 'configparams force-mem-access 1' command is executed.
09:24:27 INFO  : Context for 'APU' is selected.
09:24:27 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
09:24:28 INFO  : 'psu_init' command is executed.
09:24:29 INFO  : 'after 1000' command is executed.
09:24:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:24:30 INFO  : 'after 1000' command is executed.
09:24:30 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:24:30 INFO  : 'catch {psu_protection}' command is executed.
09:24:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:24:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:24:32 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
09:24:32 INFO  : 'configparams force-mem-access 0' command is executed.
09:24:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

09:24:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:24:32 INFO  : 'con' command is executed.
09:24:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

09:24:32 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
10:01:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1581156008272,  Project:1581122755669
10:01:35 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:01:37 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:01:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:02:01 INFO  : 
10:02:02 INFO  : Updating hardware inferred compiler options for dispport.
10:02:02 INFO  : Clearing existing target manager status.
10:05:07 INFO  : Disconnected from the channel tcfchan#5.
10:05:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
10:05:28 INFO  : 'jtag frequency' command is executed.
10:05:28 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:05:28 INFO  : Context for 'APU' is selected.
10:05:29 INFO  : System reset is completed.
10:05:32 INFO  : 'after 3000' command is executed.
10:05:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
10:05:39 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:05:39 INFO  : Context for 'APU' is selected.
10:05:40 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:05:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:05:40 INFO  : Context for 'APU' is selected.
10:05:40 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:05:41 INFO  : 'psu_init' command is executed.
10:05:42 INFO  : 'after 1000' command is executed.
10:05:42 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:05:43 INFO  : 'after 1000' command is executed.
10:05:43 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:05:43 INFO  : 'catch {psu_protection}' command is executed.
10:05:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:05:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:05:45 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
10:05:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:05:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

10:05:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:05:45 INFO  : 'con' command is executed.
10:05:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

10:05:45 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
10:07:15 INFO  : Disconnected from the channel tcfchan#6.
10:07:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
10:07:35 INFO  : 'jtag frequency' command is executed.
10:07:35 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:07:35 INFO  : Context for 'APU' is selected.
10:07:36 INFO  : System reset is completed.
10:07:39 INFO  : 'after 3000' command is executed.
10:07:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
10:07:47 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
10:07:47 INFO  : Context for 'APU' is selected.
10:07:47 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:07:47 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:47 INFO  : Context for 'APU' is selected.
10:07:47 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:07:48 INFO  : 'psu_init' command is executed.
10:07:49 INFO  : 'after 1000' command is executed.
10:07:49 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:07:50 INFO  : 'after 1000' command is executed.
10:07:50 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:07:50 INFO  : 'catch {psu_protection}' command is executed.
10:07:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:07:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:07:52 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
10:07:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:07:52 INFO  : 'con' command is executed.
10:07:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

10:07:52 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
10:23:43 INFO  : Disconnected from the channel tcfchan#7.
10:23:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
10:24:03 INFO  : 'jtag frequency' command is executed.
10:24:03 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:24:03 INFO  : Context for 'APU' is selected.
10:24:04 INFO  : System reset is completed.
10:24:07 INFO  : 'after 3000' command is executed.
10:24:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
10:24:15 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit"
10:24:15 INFO  : Context for 'APU' is selected.
10:24:15 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:24:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:24:15 INFO  : Context for 'APU' is selected.
10:24:15 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:24:16 INFO  : 'psu_init' command is executed.
10:24:17 INFO  : 'after 1000' command is executed.
10:24:17 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:24:18 INFO  : 'after 1000' command is executed.
10:24:18 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:24:18 INFO  : 'catch {psu_protection}' command is executed.
10:24:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:24:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:24:20 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
10:24:20 INFO  : 'configparams force-mem-access 0' command is executed.
10:24:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

10:24:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:24:20 INFO  : 'con' command is executed.
10:24:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

10:24:20 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
10:50:41 INFO  : Disconnected from the channel tcfchan#8.
10:50:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
10:51:01 INFO  : 'jtag frequency' command is executed.
10:51:01 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:51:01 INFO  : Context for 'APU' is selected.
10:51:02 INFO  : System reset is completed.
10:51:05 INFO  : 'after 3000' command is executed.
10:51:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
10:51:13 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:51:13 INFO  : Context for 'APU' is selected.
10:51:13 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:51:13 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:13 INFO  : Context for 'APU' is selected.
10:51:13 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:51:14 INFO  : 'psu_init' command is executed.
10:51:15 INFO  : 'after 1000' command is executed.
10:51:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:51:16 INFO  : 'after 1000' command is executed.
10:51:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:51:16 INFO  : 'catch {psu_protection}' command is executed.
10:51:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:51:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:51:18 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
10:51:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:51:18 INFO  : 'con' command is executed.
10:51:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

10:51:18 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
10:51:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1581158972259,  Project:1581156008272
10:51:59 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:52:04 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:52:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:52:29 INFO  : 
10:52:30 INFO  : Updating hardware inferred compiler options for dispport.
10:52:30 INFO  : Clearing existing target manager status.
10:52:30 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
10:52:30 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
10:52:30 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
10:52:30 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
10:52:30 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
10:52:30 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
10:52:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:52:32 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:53:35 INFO  : Disconnected from the channel tcfchan#9.
10:53:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
10:53:56 INFO  : 'jtag frequency' command is executed.
10:53:56 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:53:56 INFO  : Context for 'APU' is selected.
10:53:57 INFO  : System reset is completed.
10:54:00 INFO  : 'after 3000' command is executed.
10:54:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
10:54:08 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:54:08 INFO  : Context for 'APU' is selected.
10:54:08 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:54:08 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:08 INFO  : Context for 'APU' is selected.
10:54:08 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:54:10 INFO  : 'psu_init' command is executed.
10:54:11 INFO  : 'after 1000' command is executed.
10:54:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:54:12 INFO  : 'after 1000' command is executed.
10:54:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:54:12 INFO  : 'catch {psu_protection}' command is executed.
10:54:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:54:13 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
10:54:13 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:13 INFO  : 'con' command is executed.
10:54:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

10:54:13 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
10:54:59 INFO  : Disconnected from the channel tcfchan#10.
10:55:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
10:55:19 INFO  : 'jtag frequency' command is executed.
10:55:19 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:55:19 INFO  : Context for 'APU' is selected.
10:55:20 INFO  : System reset is completed.
10:55:23 INFO  : 'after 3000' command is executed.
10:55:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
10:55:30 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:55:30 INFO  : Context for 'APU' is selected.
10:55:31 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:55:31 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:31 INFO  : Context for 'APU' is selected.
10:55:31 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
10:55:32 INFO  : 'psu_init' command is executed.
10:55:33 INFO  : 'after 1000' command is executed.
10:55:33 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:55:34 INFO  : 'after 1000' command is executed.
10:55:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:55:34 INFO  : 'catch {psu_protection}' command is executed.
10:55:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:55:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:55:35 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
10:55:35 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:55:36 INFO  : 'con' command is executed.
10:55:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

10:55:36 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
11:26:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1581161105098,  Project:1581158972259
11:26:09 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:28:50 INFO  : Copied contents of C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:29:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:29:15 INFO  : 
11:29:15 INFO  : Updating hardware inferred compiler options for dispport.
11:29:15 INFO  : Clearing existing target manager status.
11:29:15 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
11:29:15 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
11:29:16 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
11:29:16 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
11:29:16 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:29:17 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:30:27 INFO  : Disconnected from the channel tcfchan#11.
11:30:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
11:30:52 INFO  : 'jtag frequency' command is executed.
11:30:52 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:30:52 INFO  : Context for 'APU' is selected.
11:30:53 INFO  : System reset is completed.
11:30:56 INFO  : 'after 3000' command is executed.
11:30:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
11:31:04 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:31:04 INFO  : Context for 'APU' is selected.
11:31:04 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:31:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:04 INFO  : Context for 'APU' is selected.
11:31:04 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
11:31:05 INFO  : 'psu_init' command is executed.
11:31:06 INFO  : 'after 1000' command is executed.
11:31:06 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:31:07 INFO  : 'after 1000' command is executed.
11:31:07 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:31:07 INFO  : 'catch {psu_protection}' command is executed.
11:31:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:31:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:31:09 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
11:31:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:31:09 INFO  : 'con' command is executed.
11:31:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

11:31:09 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
11:32:02 INFO  : Disconnected from the channel tcfchan#12.
11:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
11:32:22 INFO  : 'jtag frequency' command is executed.
11:32:22 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:32:22 INFO  : Context for 'APU' is selected.
11:32:23 INFO  : System reset is completed.
11:32:26 INFO  : 'after 3000' command is executed.
11:32:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
11:32:34 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:32:34 INFO  : Context for 'APU' is selected.
11:32:34 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:32:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:34 INFO  : Context for 'APU' is selected.
11:32:34 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
11:32:35 INFO  : 'psu_init' command is executed.
11:32:36 INFO  : 'after 1000' command is executed.
11:32:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:32:37 INFO  : 'after 1000' command is executed.
11:32:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:32:37 INFO  : 'catch {psu_protection}' command is executed.
11:32:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:32:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:32:39 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
11:32:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:32:39 INFO  : 'con' command is executed.
11:32:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

11:32:39 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
12:00:15 INFO  : Disconnected from the channel tcfchan#13.
12:00:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
12:00:40 INFO  : 'jtag frequency' command is executed.
12:00:40 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:00:40 INFO  : Context for 'APU' is selected.
12:00:41 INFO  : System reset is completed.
12:00:44 INFO  : 'after 3000' command is executed.
12:00:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
12:00:52 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:00:52 INFO  : Context for 'APU' is selected.
12:00:52 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:00:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:52 INFO  : Context for 'APU' is selected.
12:00:52 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:00:54 INFO  : 'psu_init' command is executed.
12:00:55 INFO  : 'after 1000' command is executed.
12:00:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:00:56 INFO  : 'after 1000' command is executed.
12:00:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:00:56 INFO  : 'catch {psu_protection}' command is executed.
12:00:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:00:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:00:57 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
12:00:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:00:57 INFO  : 'con' command is executed.
12:00:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

12:00:57 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
12:09:01 INFO  : Disconnected from the channel tcfchan#14.
12:09:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
12:09:20 INFO  : 'jtag frequency' command is executed.
12:09:20 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:09:20 INFO  : Context for 'APU' is selected.
12:09:21 INFO  : System reset is completed.
12:09:25 INFO  : 'after 3000' command is executed.
12:09:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
12:09:32 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:09:32 INFO  : Context for 'APU' is selected.
12:09:32 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:09:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:32 INFO  : Context for 'APU' is selected.
12:09:32 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:09:34 INFO  : 'psu_init' command is executed.
12:09:35 INFO  : 'after 1000' command is executed.
12:09:35 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:09:36 INFO  : 'after 1000' command is executed.
12:09:36 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:09:36 INFO  : 'catch {psu_protection}' command is executed.
12:09:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:09:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:09:37 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
12:09:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

12:09:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:09:38 INFO  : 'con' command is executed.
12:09:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

12:09:38 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
12:15:33 INFO  : Disconnected from the channel tcfchan#15.
12:15:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
12:15:53 INFO  : 'jtag frequency' command is executed.
12:15:53 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:15:53 INFO  : Context for 'APU' is selected.
12:15:54 INFO  : System reset is completed.
12:15:57 INFO  : 'after 3000' command is executed.
12:16:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
12:16:05 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:16:05 INFO  : Context for 'APU' is selected.
12:16:05 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:16:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:05 INFO  : Context for 'APU' is selected.
12:16:05 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:16:07 INFO  : 'psu_init' command is executed.
12:16:08 INFO  : 'after 1000' command is executed.
12:16:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:16:09 INFO  : 'after 1000' command is executed.
12:16:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:16:09 INFO  : 'catch {psu_protection}' command is executed.
12:16:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:16:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:16:10 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
12:16:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:16:11 INFO  : 'con' command is executed.
12:16:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

12:16:11 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
12:18:39 INFO  : Disconnected from the channel tcfchan#16.
12:18:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210205A0C524A' is selected.
12:18:59 INFO  : 'jtag frequency' command is executed.
12:18:59 INFO  : Sourcing of 'C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:18:59 INFO  : Context for 'APU' is selected.
12:19:00 INFO  : System reset is completed.
12:19:03 INFO  : 'after 3000' command is executed.
12:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0' command is executed.
12:19:10 INFO  : FPGA configured successfully with bitstream "C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:19:10 INFO  : Context for 'APU' is selected.
12:19:10 INFO  : Hardware design information is loaded from 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:19:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:11 INFO  : Context for 'APU' is selected.
12:19:11 INFO  : Sourcing of 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
12:19:12 INFO  : 'psu_init' command is executed.
12:19:13 INFO  : 'after 1000' command is executed.
12:19:13 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:19:14 INFO  : 'after 1000' command is executed.
12:19:14 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:19:14 INFO  : 'catch {psu_protection}' command is executed.
12:19:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:19:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:19:15 INFO  : The application 'C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf' is downloaded to processor 'psu_cortexa53_0'.
12:19:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2019.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A" && level==0} -index 0
fpga -file C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
loadhw -hw C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
source C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
rst -processor
dow C:/GIT/Ultra96V2_DisplayPort/display_port/display_port.sdk/dispport/Debug/dispport.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:19:16 INFO  : 'con' command is executed.
12:19:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Digilent JTAG-HS1 210205A0C524A"} -index 1
con
----------------End of Script----------------

12:19:16 INFO  : Launch script is exported to file 'C:\GIT\Ultra96V2_DisplayPort\display_port\display_port.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dispport.elf_on_local.tcl'
12:21:11 INFO  : Disconnected from the channel tcfchan#17.
