module bit_2_adder(input logic [1:0]a,b,input logic rst,output logic [2:0]y

    );
    always_comb 
    if(rst)
    y=4'b000;
    else
    y=a+b;
endmodule
