;redcode
;assert 1
	SPL 0, <-332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV <-91, <-28
	MOV -7, <-20
	SPL 0, 612
	SUB @127, 106
	SUB -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	SUB @127, 106
	SUB #72, @200
	SUB -207, <-120
	SUB @-127, 100
	SPL @0, <-332
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB 21, 3
	SUB @70, @2
	MOV -7, <-20
	SUB @121, 103
	MOV #-1, 0
	DJN 0, #100
	SUB -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	SUB -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	SUB @-127, 100
	ADD #270, <1
	ADD #270, <1
	ADD #0, 39
	CMP -207, <-120
	SLT @0, 390
	MOV @-11, <120
	MOV -1, <-20
	SLT @0, 390
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -7, <-20
