
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version J-2014.09-SP2 for RHEL64 -- Nov 25, 2014
               Copyright (c) 1988-2014 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
#########################################
# TCL script for Design Compiler        #
# 2012 Mingoo Seok                      #
#########################################
#########################################
# READ Design and Library               #
#########################################
set BEHAVIORROOT "../rtl/"
../rtl/
#set top_level
#set top_level cacheBank_new
set top_level Node
Node
source -verbose "common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
* /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
#read_verilog {../rtl/cacheBank_test.v}
read_verilog {../rtl/NodeWrapper.v}
Loading db file '/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/usr/cad/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/syn/libraries/syn/gtech.db'
Loading db file '/usr/cad/syn/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/NodeWrapper.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/globalVariables.v
Opening include file /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/cacheBank.v
Opening include file /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/globalVariables.v
Opening include file ../dc_shell_cmrf8sf/router.nl.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/NodeWrapper.v
Opening include file /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/globalVariables.v
Opening include file /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/cacheBank.v
Opening include file /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/globalVariables.v
Opening include file ../dc_shell_cmrf8sf/router.nl.v
Presto compilation completed successfully.
Current design is now '/homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/cacheBank.db:cacheBank'
Loaded 12 designs.
Current design is 'cacheBank'.
cacheBank incomingPortHandler_0 cacheAccessArbiter outputPortArbiter_0 incomingPortHandler_1 incomingPortHandler_2 incomingPortHandler_3 outputPortArbiter_1 outputPortArbiter_2 outputPortArbiter_3 router Node
list_designs
Node                    incomingPortHandler_1   outputPortArbiter_1
cacheAccessArbiter      incomingPortHandler_2   outputPortArbiter_2
cacheBank (*)           incomingPortHandler_3   outputPortArbiter_3
incomingPortHandler_0   outputPortArbiter_0     router
1
#########################################
# Design Constranits                    #
#########################################
current_design $top_level
Current design is 'Node'.
{Node}
link

  Linking design 'Node'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (12 designs)              /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/Node.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /usr/cad/syn/libraries/syn/dw_foundation.sldb

1
source -verbose "timing.tcl"
12
0
1.5
0
3
0.001
1
1
1
1
1
1
1
1
1
set_max_capacitance 0.001 [all_inputs]
1
set_max_fanout 4 $top_level
1
set_max_fanout 2 [all_inputs]
1
set_max_area 0 
1
#########################################
# Compile for combinational logic       #
#########################################
check_design
 
****************************************
check_design summary:
Version:     J-2014.09-SP2
Date:        Wed May 15 21:05:11 2019
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     58
    Unconnected ports (LINT-28)                                    58

Cells                                                              60
    Connected to power or ground (LINT-32)                         56
    Nets connected to multiple pins on same cell (LINT-33)          4

Designs                                                             1
    Black box (LINT-55)                                             1
--------------------------------------------------------------------------------

Warning: In design 'router', port 'portA_writtenTo' is not connected to any nets. (LINT-28)
Warning: In design 'router', port 'portB_writtenTo' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[7]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[6]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'requesterAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'requesterAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'requesterAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'requesterAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'requesterAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'requesterAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[7]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[6]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'requesterAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'requesterAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'requesterAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'requesterAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'requesterAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'requesterAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[7]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[6]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'requesterAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'requesterAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'requesterAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'requesterAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'requesterAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'requesterAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[7]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[6]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'requesterAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'requesterAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'requesterAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'requesterAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'requesterAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'requesterAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[7]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[6]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[7]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[6]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[7]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[6]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[7]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[6]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', the same net is connected to more than one pin on submodule 'inNorth'. (LINT-33)
   Net '*Logic0*' is connected to pins 'destinationAddressIn[7]', 'destinationAddressIn[6]'', 'destinationAddressIn[5]', 'destinationAddressIn[4]', 'destinationAddressIn[3]', 'destinationAddressIn[2]', 'destinationAddressIn[1]', 'destinationAddressIn[0]', 'requesterAddressIn[5]', 'requesterAddressIn[4]', 'requesterAddressIn[3]', 'requesterAddressIn[2]', 'requesterAddressIn[1]', 'requesterAddressIn[0]'.
Warning: In design 'router', the same net is connected to more than one pin on submodule 'inSouth'. (LINT-33)
   Net '*Logic0*' is connected to pins 'destinationAddressIn[7]', 'destinationAddressIn[6]'', 'destinationAddressIn[5]', 'destinationAddressIn[4]', 'destinationAddressIn[3]', 'destinationAddressIn[2]', 'destinationAddressIn[1]', 'destinationAddressIn[0]', 'requesterAddressIn[5]', 'requesterAddressIn[4]', 'requesterAddressIn[3]', 'requesterAddressIn[2]', 'requesterAddressIn[1]', 'requesterAddressIn[0]'.
Warning: In design 'router', the same net is connected to more than one pin on submodule 'inEast'. (LINT-33)
   Net '*Logic0*' is connected to pins 'destinationAddressIn[7]', 'destinationAddressIn[6]'', 'destinationAddressIn[5]', 'destinationAddressIn[4]', 'destinationAddressIn[3]', 'destinationAddressIn[2]', 'destinationAddressIn[1]', 'destinationAddressIn[0]', 'requesterAddressIn[5]', 'requesterAddressIn[4]', 'requesterAddressIn[3]', 'requesterAddressIn[2]', 'requesterAddressIn[1]', 'requesterAddressIn[0]'.
Warning: In design 'router', the same net is connected to more than one pin on submodule 'inWest'. (LINT-33)
   Net '*Logic0*' is connected to pins 'destinationAddressIn[7]', 'destinationAddressIn[6]'', 'destinationAddressIn[5]', 'destinationAddressIn[4]', 'destinationAddressIn[3]', 'destinationAddressIn[2]', 'destinationAddressIn[1]', 'destinationAddressIn[0]', 'requesterAddressIn[5]', 'requesterAddressIn[4]', 'requesterAddressIn[3]', 'requesterAddressIn[2]', 'requesterAddressIn[1]', 'requesterAddressIn[0]'.
Information: Design 'cacheBank' does not contain any cells or nets. (LINT-55)
1
compile -boundary_optimization -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.2 |     *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.2 |           |
============================================================================


Information: There are 118 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'outputPortArbiter_1'
  Processing 'outputPortArbiter_2'
  Processing 'outputPortArbiter_3'
  Processing 'outputPortArbiter_0'
  Processing 'cacheAccessArbiter'
  Processing 'incomingPortHandler_1'
  Processing 'incomingPortHandler_2'
  Processing 'incomingPortHandler_3'
  Processing 'incomingPortHandler_0'
  Processing 'router'
  Processing 'Node'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08  336028.3      3.43    2218.3   20868.0                          
    0:00:08  336028.3      3.43    2218.3   20868.0                          
    0:00:08  348720.5      3.43    2218.3   19241.3                          
    0:00:08  366035.0      3.43    2218.3   17786.3                          
    0:00:09  392729.8      3.43    2218.3   16402.1                          
    0:00:09  422628.5      3.43    2177.9   13715.2                          
    0:00:10  561687.8      0.68     447.0    2541.3                          
    0:00:14  561869.3      0.00       0.0    2336.7                          
    0:00:14  561869.3      0.00       0.0    2336.7                          
    0:00:14  561869.3      0.00       0.0    2336.7                          
    0:00:14  561869.3      0.00       0.0    2336.7                          
    0:00:14  561869.3      0.00       0.0    2336.7                          
    0:00:23  246051.4      1.28    1045.0    2333.2                          
    0:00:26  246026.9      1.50    1358.0    2333.2                          
    0:00:29  246026.9      1.54    1044.4    2331.2                          
    0:00:30  246070.1      1.02     827.2    2330.2                          
    0:00:30  246009.6      1.02     923.1    2330.2                          
    0:00:31  246090.2      0.80     799.6    2329.2                          
    0:00:31  246049.9      0.77     744.0    2329.2                          
    0:00:32  246101.8      0.81     770.9    2328.2                          
    0:00:32  246081.6      0.76     722.2    2326.2                          
    0:00:32  246152.2      0.74     615.3    2326.2                          
    0:00:33  246181.0      0.69     485.8    2324.2                          
    0:00:33  246181.0      0.67     372.7    2321.2                          
    0:00:33  246209.8      0.55     319.8    2316.2                          
    0:00:33  246209.8      0.49     306.2    2316.2                          
    0:00:33  246227.0      0.44     261.8    2316.2                          
    0:00:34  246258.7      0.39     212.9    2316.2                          
    0:00:34  246261.6      0.37     217.9    2316.2                          
    0:00:34  246303.4      0.36     146.3    2316.2                          
    0:00:34  246325.0      0.33     127.8    2316.2                          
    0:00:35  246325.0      0.33     127.8    2316.2                          
    0:00:35  246325.0      0.33     127.8    2316.2                          
    0:00:41  249000.5      0.36     123.4    1420.2                          
    0:00:44  249256.8      0.33     111.9    1273.2                          
    0:00:47  249356.2      0.32     102.4    1178.2                          
    0:00:48  249416.6      0.32      98.8    1147.2                          
    0:00:49  249446.9      0.37     118.6    1128.2                          
    0:00:50  249513.1      0.37      87.3    1116.2                          
    0:00:50  249533.3      0.37      77.3    1115.2                          
    0:00:50  249533.3      0.37      77.3    1115.2                          
    0:00:50  249533.3      0.37      77.3    1115.2                          
    0:00:50  249533.3      0.37      77.3    1115.2                          
    0:00:51  249396.5      0.00       0.0    1185.2                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:51  249396.5      0.00       0.0    1185.2                          
    0:00:51  249396.5      0.00       0.0    1185.2                          
    0:00:55  242379.4      0.00       0.0    1375.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:55  242379.4      0.00       0.0    1375.2                          
    0:00:55  242703.4      0.00       0.0    1314.1 reset                    
    0:00:56  242720.6      0.00       0.0    1308.1 rtr/outEast/n948         
    0:00:56  243005.8      0.00       0.0    1147.1 rtr/cacheController/requesterAddressOut_EAST[3]
    0:00:56  243293.8      0.00       0.0    1118.1 rtr/outEast/n1085        
    0:00:56  243564.5      0.00       0.0    1014.1 rtr/outNorth/n1797       
    0:00:57  243792.0      0.00       0.0     930.1 rtr/outNorth/n1806       
    0:00:57  244130.4      0.00       0.0     829.1 rtr/outNorth/n974        
    0:00:57  244389.6      0.00       0.0     749.1 rtr/outWest/n975         
    0:00:57  244591.2      0.00       0.0     676.1 rtr/outSouth/n966        
    0:00:57  244828.8      0.00       0.0     618.1 rtr/outNorth/n1879       
    0:00:57  245014.6      0.00       0.0     568.1 rtr/outEast/net110848    
    0:00:57  245101.0      0.00       0.0     534.1 rtr/outNorth/n2024       
    0:00:58  245318.4      0.00       0.0     496.1 rtr/cacheController/n1490
    0:00:58  245561.8      0.00       0.0     459.1 rtr/outNorth/n970        
    0:00:58  245744.6      0.00       0.0     441.1 rtr/outWest/n934         
    0:00:58  245970.7      0.00       0.0     412.1 rtr/outSouth/n1884       
    0:00:58  246120.5      0.00       0.0     397.1 rtr/outNorth/n1854       
    0:00:59  246169.4      0.00       0.0     389.1 rtr/outEast/n1794        
    0:00:59  246264.5      0.00       0.0     376.1 rtr/outNorth/n1806       
    0:00:59  246515.0      0.00       0.0     356.1 rtr/outSouth/n756        
    0:01:00  246536.6      0.00       0.0     344.1 rtr/outNorth/readRequesterAddress[5]
    0:01:00  246709.4      0.00       0.0     248.1 rtr/outSouth/readRequesterAddress[3]
    0:01:00  246882.2      0.00       0.0     152.1 rtr/outEast/readRequesterAddress[1]
    0:01:00  247045.0      0.00       0.0      64.1 rtr/localRouterAddress[5]
    0:01:01  247068.0      0.00       0.0      51.1 rtr/outNorth/net112599   
    0:01:01  247068.0      0.00       0.0      44.1 rtr/outNorth/net112628   
    0:01:01  247068.0      0.00       0.0      37.1 rtr/outSouth/net112669   
    0:01:01  247073.8      0.00       0.0      29.1 rtr/outEast/net112698    
    0:01:01  247073.8      0.00       0.0      22.1 rtr/outEast/net112739    
    0:01:01  247073.8      0.00       0.0      15.1 rtr/outWest/net112768    
    0:01:01  247073.8      0.00       0.0       8.1 rtr/outWest/net112809    
    0:01:02  247093.9      0.00       0.0       3.1 rtr/outNorth/n1859       
    0:01:02  247108.3      0.00       0.0       0.1                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:02  247108.3      0.00       0.0       0.1                          
    0:01:02  247108.3      0.00       0.0       0.1                          
    0:01:05  241061.8      0.06       0.5       0.1                          
    0:01:07  238842.7      0.06       0.6       0.1                          
    0:01:08  238148.6      0.06       0.5       0.1                          
    0:01:09  237902.4      0.06       0.5       0.1                          
    0:01:09  237735.4      0.06       0.5       0.1                          
    0:01:09  237597.1      0.06       0.5       0.1                          
    0:01:09  237492.0      0.06       0.5       0.1                          
    0:01:09  237456.0      0.06       0.5       0.1                          
    0:01:10  237447.4      0.06       0.5       0.1                          
    0:01:10  237443.0      0.06       0.5       0.1                          
    0:01:10  237438.7      0.06       0.5       0.1                          
    0:01:10  237434.4      0.06       0.5       0.1                          
    0:01:10  237430.1      0.06       0.5       0.1                          
    0:01:10  237425.8      0.06       0.5       0.1                          
    0:01:10  237421.4      0.06       0.5       0.1                          
    0:01:10  237417.1      0.06       0.5       0.1                          
    0:01:10  237417.1      0.06       0.5       0.1                          
    0:01:10  237408.5      0.00       0.0       0.1                          
    0:01:10  236695.7      0.32      78.4       0.1                          
    0:01:11  236658.2      0.38      79.9       0.1                          
    0:01:11  236658.2      0.38      79.9       0.1                          
    0:01:11  236658.2      0.38      79.9       0.1                          
    0:01:11  236658.2      0.38      79.9       0.1                          
    0:01:11  236658.2      0.38      79.9       0.1                          
    0:01:11  236658.2      0.38      79.9       0.1                          
    0:01:12  236836.8      0.00       0.0       0.1 rtr/outSouth/destinationAddressbuffer_reg[3][9]/D
    0:01:12  236833.9      0.00       0.0       0.1                          
Information: Complementing port 'reset' in design 'router'.
	 The new name of the port is 'reset_BAR'. (OPT-319)
Information: Complementing port 'writeIn_WEST' in design 'outputPortArbiter_3'.
	 The new name of the port is 'writeIn_WEST_BAR'. (OPT-319)
Information: Complementing port 'writeIn_WEST' in design 'outputPortArbiter_0'.
	 The new name of the port is 'writeIn_WEST_BAR'. (OPT-319)
    0:01:12  236808.0      0.00       0.0       0.1                          
    0:01:12  236525.8      0.00       0.0       0.1                          
    0:01:13  236260.8      0.00       0.0       0.1                          
    0:01:13  235954.1      0.00       0.0       0.1                          
    0:01:13  235640.2      0.00       0.0       0.1                          
    0:01:14  235360.8      0.00       0.0       0.1                          
    0:01:14  235061.3      0.00       0.0       0.1                          
    0:01:14  234744.5      0.00       0.0       0.1                          
    0:01:14  234420.5      0.00       0.0       0.1                          
    0:01:15  234097.9      0.00       0.0       0.1                          
    0:01:15  233763.8      0.00       0.0       0.1                          
    0:01:15  233350.6      0.00       0.0       0.1                          
    0:01:16  232987.7      0.00       0.0       0.1                          
    0:01:16  232626.2      0.00       0.0       0.1                          
    0:01:16  232292.2      0.00       0.0       0.1                          
    0:01:16  231995.5      0.00       0.0       0.1                          
    0:01:17  231783.8      0.00       0.0       0.1                          
    0:01:17  231749.3      0.00       0.0       0.1                          
    0:01:17  231488.6      0.00       0.0       0.1                          
    0:01:17  231206.4      0.00       0.0       0.1                          
    0:01:18  231050.9      0.00       0.0       0.1                          
    0:01:18  230744.2      0.00       0.0       0.1                          
    0:01:18  230404.3      0.00       0.0       0.1                          
    0:01:18  230029.9      0.00       0.0       0.1                          
    0:01:19  229845.6      0.00       0.0       0.1                          
    0:01:19  229707.4      0.00       0.0       0.1                          
    0:01:19  229523.0      0.00       0.0       0.1                          
    0:01:19  229373.3      0.00       0.0       0.1                          
    0:01:19  229240.8      0.00       0.0       0.1                          
    0:01:20  229079.5      0.00       0.0       0.1                          
    0:01:20  228954.2      0.00       0.0       0.1                          
    0:01:20  228862.1      0.00       0.0       0.1                          
    0:01:20  228804.5      0.00       0.0       0.1                          
    0:01:20  228631.7      0.00       0.0       0.1                          
    0:01:21  228424.3      0.00       0.0       0.1                          
    0:01:21  228240.0      0.00       0.0       0.1                          
    0:01:21  227911.7      0.00       0.0       0.1                          
    0:01:21  227560.3      0.00       0.0       0.1                          
    0:01:22  227396.2      0.00       0.0       0.1                          
    0:01:22  227384.6      0.00       0.0       0.1                          
    0:01:25  227378.9      0.00       0.0       0.1                          
    0:01:29  227367.4      0.00       0.0       0.1                          
    0:01:29  227112.5      0.23      23.7       0.1                          
    0:01:29  227096.6      0.19      20.4       0.1                          
    0:01:29  227096.6      0.19      20.4       0.1                          
    0:01:29  227096.6      0.19      20.4       0.1                          
    0:01:29  227096.6      0.19      20.4       0.1                          
    0:01:29  227096.6      0.19      20.4       0.1                          
    0:01:29  227096.6      0.19      20.4       0.1                          
    0:01:30  227196.0      0.00       0.0       0.1                          
Loading db file '/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'Node' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'rtr/outWest/clk': 2834 load(s), 1 driver(s)
1
#compile_ultra -no_autoungroup
#########################################
# Write outputs                         #
#########################################
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user3/fall16/smn2164/AdvancedElectronics/project/dc_shell_cmrf8sf/Node.nl.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
# Generate Standard Delay Format (SDF) file
write_sdf -context verilog "${top_level}.temp.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user3/fall16/smn2164/AdvancedElectronics/project/dc_shell_cmrf8sf/Node.temp.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'Node' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
Node.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
quit

Thank you...
