<html>
  <head>
    <link rel="stylesheet" href="connectivity_table_styles.css">
  </head>
  <body>
    <h3>Instance Name: <span style="font-weight:normal">cg_read</span>
    </h3>
    <h3>Module: <span style="font-weight:normal">clock_gater</span>
    </h3>
    <h3>Instance Hierarchy: <span style="font-weight:normal">
        <a href="instruction_cache.html">instruction_cache</a>.<a href="instruction_cache.dac.html">dac</a>.<a href="instruction_cache.dac.cg_read.html">cg_read</a>
      </span>
    </h3>
    <table>
      <thead>
        <tr>
          <td>Variable Name</td>
          <td>Variable Info</td>
          <td>Driver</td>
          <td>Load</td>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td rowspan="1" id="clk">
            <p>clk</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__clock_gater.v.html#4">import/clock_gater.v, 4:11</a>
            </p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.dac.html#clk">instruction_cache.dac.clk</a>
            </p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#37">src/data_arrays_container.v:37</a>
            </p>
          </td>
          <td>
            <h4>gated_clock</h4>
            <p>
              <a href="instruction_cache.dac.cg_read.html#gated_clock">instruction_cache.dac.cg_read.gated_clock</a>
            </p>
            <p>Examine RTL: <a href="import__clock_gater.v.html#16">import/clock_gater.v:16</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="stop_clock">
            <p>stop_clock</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__clock_gater.v.html#5">import/clock_gater.v, 5:11</a>
            </p>
          </td>
          <td>
            <h4>i_halt_all</h4>
            <p>
              <a href="instruction_cache.dac.html#i_halt_all">instruction_cache.dac.i_halt_all</a>
            </p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#38">src/data_arrays_container.v:38</a>
            </p>
          </td>
          <td>
            <h4>clock_prop</h4>
            <p>
              <a href="instruction_cache.dac.cg_read.html#clock_prop">instruction_cache.dac.cg_read.clock_prop</a>
            </p>
            <p>Examine RTL: <a href="import__clock_gater.v.html#13">import/clock_gater.v:13</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_stop_write_clk</h4>
            <p>
              <a href="instruction_cache.dac.html#i_stop_write_clk">instruction_cache.dac.i_stop_write_clk</a>
            </p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#38">src/data_arrays_container.v:38</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="gated_clock">
            <p>gated_clock</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__clock_gater.v.html#7">import/clock_gater.v, 7:12</a>
            </p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.dac.cg_read.html#clk">instruction_cache.dac.cg_read.clk</a>
            </p>
            <p>Examine RTL: <a href="import__clock_gater.v.html#16">import/clock_gater.v:16</a>
            </p>
          </td>
          <td>
            <h4>write_clk</h4>
            <p>
              <a href="instruction_cache.dac.html#write_clk">instruction_cache.dac.write_clk</a>
            </p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#39">src/data_arrays_container.v:39</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>clock_prop</h4>
            <p>
              <a href="instruction_cache.dac.cg_read.html#clock_prop">instruction_cache.dac.cg_read.clock_prop</a>
            </p>
            <p>Examine RTL: <a href="import__clock_gater.v.html#16">import/clock_gater.v:16</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="clock_prop">
            <p>clock_prop</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__clock_gater.v.html#10">import/clock_gater.v, 10:9</a>
            </p>
          </td>
          <td>
            <h4>stop_clock</h4>
            <p>
              <a href="instruction_cache.dac.cg_read.html#stop_clock">instruction_cache.dac.cg_read.stop_clock</a>
            </p>
            <p>Examine RTL: <a href="import__clock_gater.v.html#13">import/clock_gater.v:13</a>
            </p>
          </td>
          <td>
            <h4>gated_clock</h4>
            <p>
              <a href="instruction_cache.dac.cg_read.html#gated_clock">instruction_cache.dac.cg_read.gated_clock</a>
            </p>
            <p>Examine RTL: <a href="import__clock_gater.v.html#16">import/clock_gater.v:16</a>
            </p>
          </td>
        </tr>
      </tbody>
    </table>
  </body>
  <p>
    <a href="index.html">Design Hierarchy Index</a>
  </p>
</html>