// Seed: 1311548331
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire module_0 = id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd48
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_7,
      id_2
  );
  output wire _id_1;
  assign id_3 = id_8;
  logic id_12;
  ;
endmodule
