Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_image_processor_top_0_wrapper_xst.prj"
Verilog Include Directory          : {"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/" "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/cf_lib/edk/pcores/" "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system_image_processor_top_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_image_processor_top_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/AXIvideo2Mat_32_480_640_32_s.v" into library image_processor_top_v1_08_a
Parsing module <AXIvideo2Mat_32_480_640_32_s>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/CvtColor_0_32_32_480_640_s.v" into library image_processor_top_v1_08_a
Parsing module <CvtColor_0_32_32_480_640_s>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/borderInterpolate.v" into library image_processor_top_v1_08_a
Parsing module <borderInterpolate>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0.v" into library image_processor_top_v1_08_a
Parsing module <Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram>.
Parsing module <Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" into library image_processor_top_v1_08_a
Parsing module <Erode_32_32_480_640_s>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_cols_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_0_cols_V_shiftReg>.
Parsing module <FIFO_image_processor_img_0_cols_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_cols_V_channel.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_0_cols_V_channel_shiftReg>.
Parsing module <FIFO_image_processor_img_0_cols_V_channel>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_data_stream_0_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_0_data_stream_0_V_shiftReg>.
Parsing module <FIFO_image_processor_img_0_data_stream_0_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_data_stream_1_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_0_data_stream_1_V_shiftReg>.
Parsing module <FIFO_image_processor_img_0_data_stream_1_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_data_stream_2_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_0_data_stream_2_V_shiftReg>.
Parsing module <FIFO_image_processor_img_0_data_stream_2_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_rows_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_0_rows_V_shiftReg>.
Parsing module <FIFO_image_processor_img_0_rows_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_rows_V_channel9.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_0_rows_V_channel9_shiftReg>.
Parsing module <FIFO_image_processor_img_0_rows_V_channel9>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_cols_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_1_cols_V_shiftReg>.
Parsing module <FIFO_image_processor_img_1_cols_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_data_stream_0_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_1_data_stream_0_V_shiftReg>.
Parsing module <FIFO_image_processor_img_1_data_stream_0_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_data_stream_1_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_1_data_stream_1_V_shiftReg>.
Parsing module <FIFO_image_processor_img_1_data_stream_1_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_data_stream_2_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_1_data_stream_2_V_shiftReg>.
Parsing module <FIFO_image_processor_img_1_data_stream_2_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_rows_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_1_rows_V_shiftReg>.
Parsing module <FIFO_image_processor_img_1_rows_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_cols_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_2_cols_V_shiftReg>.
Parsing module <FIFO_image_processor_img_2_cols_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_data_stream_0_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_2_data_stream_0_V_shiftReg>.
Parsing module <FIFO_image_processor_img_2_data_stream_0_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_data_stream_1_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_2_data_stream_1_V_shiftReg>.
Parsing module <FIFO_image_processor_img_2_data_stream_1_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_data_stream_2_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_2_data_stream_2_V_shiftReg>.
Parsing module <FIFO_image_processor_img_2_data_stream_2_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_rows_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_2_rows_V_shiftReg>.
Parsing module <FIFO_image_processor_img_2_rows_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_cols_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_3_cols_V_shiftReg>.
Parsing module <FIFO_image_processor_img_3_cols_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_data_stream_0_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_3_data_stream_0_V_shiftReg>.
Parsing module <FIFO_image_processor_img_3_data_stream_0_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_data_stream_1_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_3_data_stream_1_V_shiftReg>.
Parsing module <FIFO_image_processor_img_3_data_stream_1_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_data_stream_2_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_3_data_stream_2_V_shiftReg>.
Parsing module <FIFO_image_processor_img_3_data_stream_2_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_rows_V.v" into library image_processor_top_v1_08_a
Parsing module <FIFO_image_processor_img_3_rows_V_shiftReg>.
Parsing module <FIFO_image_processor_img_3_rows_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/init.v" into library image_processor_top_v1_08_a
Parsing module <init>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/init_1.v" into library image_processor_top_v1_08_a
Parsing module <init_1>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/init_2.v" into library image_processor_top_v1_08_a
Parsing module <init_2>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/init_3.v" into library image_processor_top_v1_08_a
Parsing module <init_3>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Mat2AXIvideo_32_480_640_32_s.v" into library image_processor_top_v1_08_a
Parsing module <Mat2AXIvideo_32_480_640_32_s>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" into library image_processor_top_v1_08_a
Parsing module <Filter2D_32_32_int_int_480_640_3_3_s>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Sobel.v" into library image_processor_top_v1_08_a
Parsing module <Sobel>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor.v" into library image_processor_top_v1_08_a
Parsing module <image_processor>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor_ap_rst_if.v" into library image_processor_top_v1_08_a
Parsing module <image_processor_ap_rst_if>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor_CONTROL_BUS_if.v" into library image_processor_top_v1_08_a
Parsing module <image_processor_CONTROL_BUS_if>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor_INPUT_STREAM_if.v" into library image_processor_top_v1_08_a
Parsing module <image_processor_INPUT_STREAM_if>.
Parsing module <image_processor_INPUT_STREAM_fifo>.
Parsing module <image_processor_INPUT_STREAM_reg_slice>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor_OUTPUT_STREAM_if.v" into library image_processor_top_v1_08_a
Parsing module <image_processor_OUTPUT_STREAM_if>.
Parsing module <image_processor_OUTPUT_STREAM_fifo>.
Parsing module <image_processor_OUTPUT_STREAM_reg_slice>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor_top.v" into library image_processor_top_v1_08_a
Parsing module <image_processor_top>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/hdl/system_image_processor_top_0_wrapper.v" into library work
Parsing module <system_image_processor_top_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system_image_processor_top_0_wrapper>.

Elaborating module <image_processor_top(C_S_AXI_CONTROL_BUS_ADDR_WIDTH=5,C_S_AXI_CONTROL_BUS_DATA_WIDTH=32)>.

Elaborating module <image_processor>.

Elaborating module <init>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/init.v" Line 213: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <init_1>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/init_1.v" Line 161: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <init_2>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/init_2.v" Line 161: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <init_3>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/init_3.v" Line 161: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <AXIvideo2Mat_32_480_640_32_s>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/AXIvideo2Mat_32_480_640_32_s.v" Line 500: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <CvtColor_0_32_32_480_640_s>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/CvtColor_0_32_32_480_640_s.v" Line 338: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/CvtColor_0_32_32_480_640_s.v" Line 358: Result of 29-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/CvtColor_0_32_32_480_640_s.v" Line 360: Result of 31-bit expression is truncated to fit in 29-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/CvtColor_0_32_32_480_640_s.v" Line 361: Result of 28-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/CvtColor_0_32_32_480_640_s.v" Line 363: Result of 30-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/CvtColor_0_32_32_480_640_s.v" Line 367: Result of 27-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/CvtColor_0_32_32_480_640_s.v" Line 369: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <Sobel>.

Elaborating module <Filter2D_32_32_int_int_480_640_3_3_s>.

Elaborating module <Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0(DataWidth=8,AddressRange=640,AddressWidth=10)>.

Elaborating module <Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram>.

Elaborating module <borderInterpolate>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 1198: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 1199: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 1200: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 1201: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 1202: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 1203: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 1204: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 1205: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 1206: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 2063: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 2185: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 2188: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 2191: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 2194: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 2197: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 2200: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 2203: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 2206: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v" Line 2209: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Sobel.v" Line 118: Assignment to grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49_ap_idle ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Sobel.v" Line 287: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <Erode_32_32_480_640_s>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 1192: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 1193: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 1194: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 1195: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 1196: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 1197: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 1198: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 1199: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 1200: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 2057: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 2170: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 2173: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 2176: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 2179: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 2182: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 2185: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 2188: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 2191: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v" Line 2194: Result of 64-bit expression is truncated to fit in 10-bit target.

Elaborating module <Mat2AXIvideo_32_480_640_32_s>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Mat2AXIvideo_32_480_640_32_s.v" Line 350: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_processor_img_0_rows_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_rows_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_rows_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_processor_img_0_rows_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_processor_img_0_rows_V_channel9>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_rows_V_channel9.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_rows_V_channel9.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_processor_img_0_rows_V_channel9_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_processor_img_0_cols_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_cols_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_cols_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_processor_img_0_cols_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_processor_img_0_cols_V_channel>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_cols_V_channel.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_cols_V_channel.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_processor_img_0_cols_V_channel_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_processor_img_1_rows_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_rows_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_rows_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_processor_img_1_rows_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_processor_img_1_cols_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_cols_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_cols_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_processor_img_1_cols_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_processor_img_2_rows_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_rows_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_rows_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_processor_img_2_rows_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_processor_img_2_cols_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_cols_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_cols_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_processor_img_2_cols_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_processor_img_3_rows_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_rows_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_rows_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_processor_img_3_rows_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_processor_img_3_cols_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_cols_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_cols_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_processor_img_3_cols_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_processor_img_0_data_stream_0_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_data_stream_0_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_data_stream_0_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_processor_img_0_data_stream_0_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_processor_img_0_data_stream_1_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_data_stream_1_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_data_stream_1_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_processor_img_0_data_stream_1_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_processor_img_0_data_stream_2_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_data_stream_2_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_data_stream_2_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_processor_img_0_data_stream_2_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_processor_img_1_data_stream_0_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_data_stream_0_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_data_stream_0_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_processor_img_1_data_stream_0_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_processor_img_1_data_stream_1_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_data_stream_1_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_data_stream_1_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_processor_img_1_data_stream_1_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_processor_img_1_data_stream_2_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_data_stream_2_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_data_stream_2_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_processor_img_1_data_stream_2_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_processor_img_2_data_stream_0_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_data_stream_0_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_data_stream_0_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_processor_img_2_data_stream_0_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_processor_img_2_data_stream_1_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_data_stream_1_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_data_stream_1_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_processor_img_2_data_stream_1_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_processor_img_2_data_stream_2_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_data_stream_2_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_data_stream_2_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_processor_img_2_data_stream_2_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_processor_img_3_data_stream_0_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_data_stream_0_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_data_stream_0_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_processor_img_3_data_stream_0_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_processor_img_3_data_stream_1_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_data_stream_1_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_data_stream_1_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_processor_img_3_data_stream_1_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_processor_img_3_data_stream_2_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_data_stream_2_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_data_stream_2_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_processor_img_3_data_stream_2_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor.v" Line 1045: Assignment to ap_reg_procdone_AXIvideo2Mat_32_480_640_32_U0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor.v" Line 1059: Assignment to ap_reg_procdone_CvtColor_0_32_32_480_640_U0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor.v" Line 1073: Assignment to ap_reg_procdone_Erode_32_32_480_640_U0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor.v" Line 1101: Assignment to ap_reg_procdone_Sobel_U0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor.v" Line 1115: Assignment to ap_reg_procdone_init_1_U0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor.v" Line 1129: Assignment to ap_reg_procdone_init_2_U0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor.v" Line 1143: Assignment to ap_reg_procdone_init_3_U0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor.v" Line 1157: Assignment to ap_reg_procdone_init_U0 ignored, since the identifier is never used

Elaborating module <image_processor_CONTROL_BUS_if(C_ADDR_WIDTH=5,C_DATA_WIDTH=32)>.

Elaborating module <image_processor_INPUT_STREAM_if>.

Elaborating module <image_processor_INPUT_STREAM_reg_slice(N=44)>.

Elaborating module <image_processor_INPUT_STREAM_fifo(DATA_BITS=32,DEPTH_BITS=4)>.

Elaborating module <image_processor_INPUT_STREAM_fifo(DATA_BITS=4,DEPTH_BITS=4)>.

Elaborating module <image_processor_INPUT_STREAM_fifo(DATA_BITS=1,DEPTH_BITS=4)>.

Elaborating module <image_processor_OUTPUT_STREAM_if>.

Elaborating module <image_processor_OUTPUT_STREAM_reg_slice(N=44)>.

Elaborating module <image_processor_OUTPUT_STREAM_fifo(DATA_BITS=32,DEPTH_BITS=4)>.

Elaborating module <image_processor_OUTPUT_STREAM_fifo(DATA_BITS=4,DEPTH_BITS=4)>.

Elaborating module <image_processor_OUTPUT_STREAM_fifo(DATA_BITS=1,DEPTH_BITS=4)>.

Elaborating module <image_processor_ap_rst_if(RESET_ACTIVE_LOW=1)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_image_processor_top_0_wrapper>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/hdl/system_image_processor_top_0_wrapper.v".
    Summary:
	no macro.
Unit <system_image_processor_top_0_wrapper> synthesized.

Synthesizing Unit <image_processor_top>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor_top.v".
        C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 5
        C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32
        RESET_ACTIVE_LOW = 1
    Summary:
	no macro.
Unit <image_processor_top> synthesized.

Synthesizing Unit <image_processor>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor.v".
        ap_const_logic_0 = 1'b0
        ap_const_lv32_0 = 32'b00000000000000000000000000000000
        ap_const_lv4_0 = 4'b0000
        ap_const_lv1_0 = 1'b0
        ap_const_logic_1 = 1'b1
        ap_true = 1'b1
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor.v" line 582: Output port <ap_done> of the instance <AXIvideo2Mat_32_480_640_32_U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor.v" line 624: Output port <ap_done> of the instance <CvtColor_0_32_32_480_640_U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor.v" line 654: Output port <ap_done> of the instance <Sobel_U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor.v" line 684: Output port <ap_done> of the instance <Erode_32_32_480_640_U0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ap_reg_procdone_Mat2AXIvideo_32_480_640_32_U0>.
    Found 1-bit register for signal <ap_reg_ready_AXIvideo2Mat_32_480_640_32_U0_ap_ready>.
    Found 1-bit register for signal <ap_reg_ready_img_0_cols_V_channel_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_0_cols_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_0_rows_V_channel9_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_0_rows_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_1_cols_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_1_rows_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_2_cols_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_2_rows_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_3_cols_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_3_rows_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_init_1_U0_ap_ready>.
    Found 1-bit register for signal <ap_reg_ready_init_2_U0_ap_ready>.
    Found 1-bit register for signal <ap_reg_ready_init_3_U0_ap_ready>.
    Found 1-bit register for signal <ap_reg_ready_init_U0_ap_ready>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  25 Multiplexer(s).
Unit <image_processor> synthesized.

Synthesizing Unit <init>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/init.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_true = 1'b1
WARNING:Xst:647 - Input <p_rows<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p_cols<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ap_done_reg>.
    Found 12-bit register for signal <ap_return_0_preg>.
    Found 12-bit register for signal <ap_return_1_preg>.
    Found 12-bit register for signal <ap_return_2_preg>.
    Found 12-bit register for signal <ap_return_3_preg>.
    WARNING:Xst:2404 -  FFs/Latches <ap_CS_fsm<0><0:0>> (without init value) have a constant value of 0 in block <init>.
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <init> synthesized.

Synthesizing Unit <init_1>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/init_1.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_true = 1'b1
WARNING:Xst:647 - Input <p_rows<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p_cols<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ap_done_reg>.
    Found 12-bit register for signal <ap_return_0_preg>.
    Found 12-bit register for signal <ap_return_1_preg>.
    WARNING:Xst:2404 -  FFs/Latches <ap_CS_fsm<0><0:0>> (without init value) have a constant value of 0 in block <init_1>.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <init_1> synthesized.

Synthesizing Unit <init_2>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/init_2.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_true = 1'b1
WARNING:Xst:647 - Input <p_rows<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p_cols<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ap_done_reg>.
    Found 12-bit register for signal <ap_return_0_preg>.
    Found 12-bit register for signal <ap_return_1_preg>.
    WARNING:Xst:2404 -  FFs/Latches <ap_CS_fsm<0><0:0>> (without init value) have a constant value of 0 in block <init_2>.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <init_2> synthesized.

Synthesizing Unit <init_3>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/init_3.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_true = 1'b1
WARNING:Xst:647 - Input <p_rows<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p_cols<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ap_done_reg>.
    Found 12-bit register for signal <ap_return_0_preg>.
    Found 12-bit register for signal <ap_return_1_preg>.
    WARNING:Xst:2404 -  FFs/Latches <ap_CS_fsm<0><0:0>> (without init value) have a constant value of 0 in block <init_3>.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <init_3> synthesized.

Synthesizing Unit <AXIvideo2Mat_32_480_640_32_s>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/AXIvideo2Mat_32_480_640_32_s.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 3'b000
        ap_ST_st2_fsm_1 = 3'b001
        ap_ST_st3_fsm_2 = 3'b010
        ap_ST_st4_fsm_3 = 3'b011
        ap_ST_pp1_stg0_fsm_4 = 3'b100
        ap_ST_st7_fsm_5 = 3'b101
        ap_ST_st8_fsm_6 = 3'b110
        ap_const_lv1_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_const_lv1_1 = 1'b1
        ap_const_lv12_1 = 12'b000000000001
        ap_const_lv32_8 = 32'b00000000000000000000000000001000
        ap_const_lv32_F = 32'b00000000000000000000000000001111
        ap_const_lv32_10 = 32'b00000000000000000000000000010000
        ap_const_lv32_17 = 32'b00000000000000000000000000010111
        ap_const_lv32_1 = 32'b00000000000000000000000000000001
        ap_true = 1'b1
WARNING:Xst:647 - Input <AXI_video_strm_V_keep_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AXI_video_strm_V_strb_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AXI_video_strm_V_id_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AXI_video_strm_V_dest_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ap_reg_ppiten_pp1_it0>.
    Found 1-bit register for signal <ap_reg_ppiten_pp1_it1>.
    Found 32-bit register for signal <axi_0_1_reg_211>.
    Found 32-bit register for signal <axi_0_2_reg_255>.
    Found 32-bit register for signal <axi_0_4_reg_314>.
    Found 1-bit register for signal <axi_4_1_reg_200>.
    Found 1-bit register for signal <axi_4_4_reg_302>.
    Found 1-bit register for signal <eol_1_reg_244>.
    Found 1-bit register for signal <eol_3_reg_326>.
    Found 1-bit register for signal <eol_reg_266>.
    Found 12-bit register for signal <p_1_reg_233>.
    Found 12-bit register for signal <p_s_reg_222>.
    Found 1-bit register for signal <sof_1_fu_110>.
    Found 1-bit register for signal <sof_reg_189>.
    Found 1-bit register for signal <axi_4_reg_165>.
    Found 32-bit register for signal <axi_reg_177>.
    Found 1-bit register for signal <exitcond2_reg_473>.
    Found 12-bit register for signal <i_V_reg_468>.
    Found 3-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_0> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 14                                             |
    | Outputs            | 7                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <i_V_fu_367_p2> created at line 545.
    Found 12-bit adder for signal <j_V_fu_378_p2> created at line 549.
    Found 12-bit comparator equal for signal <exitcond1_fu_362_p2> created at line 543
    Found 12-bit comparator equal for signal <exitcond2_fu_373_p2> created at line 544
    WARNING:Xst:2404 -  FFs/Latches <ap_done_reg<0:0>> (without init value) have a constant value of 0 in block <AXIvideo2Mat_32_480_640_32_s>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 175 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <AXIvideo2Mat_32_480_640_32_s> synthesized.

Synthesizing Unit <CvtColor_0_32_32_480_640_s>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/CvtColor_0_32_32_480_640_s.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 2'b00
        ap_ST_st2_fsm_1 = 2'b01
        ap_ST_pp0_stg0_fsm_2 = 2'b10
        ap_ST_st5_fsm_3 = 2'b11
        ap_const_lv1_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_const_lv12_1 = 12'b000000000001
        ap_const_lv27_3A5E3 = 27'b000000000111010010111100011
        ap_const_lv29_12C8B4 = 29'b00000000100101100100010110100
        ap_const_lv28_99168 = 28'b0000000010011001000101101000
        ap_const_lv32_15 = 32'b00000000000000000000000000010101
        ap_const_lv32_1C = 32'b00000000000000000000000000011100
        ap_const_lv32_14 = 32'b00000000000000000000000000010100
        ap_const_lv32_8 = 32'b00000000000000000000000000001000
        ap_const_lv8_FF = 8'b11111111
        ap_true = 1'b1
    Found 1-bit register for signal <ap_done_reg>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it0>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it1>.
    Found 12-bit register for signal <i_reg_137>.
    Found 12-bit register for signal <j_reg_148>.
    Found 1-bit register for signal <exitcond_reg_305>.
    Found 12-bit register for signal <i_1_reg_300>.
    Found 2-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_1> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <i_1_fu_165_p2> created at line 355.
    Found 12-bit adder for signal <j_1_fu_176_p2> created at line 356.
    Found 9-bit adder for signal <p_Val2_13_fu_258_p2> created at line 357.
    Found 28-bit adder for signal <p_Val2_5_fu_216_p2> created at line 364.
    Found 29-bit adder for signal <p_Val2_6_fu_226_p2> created at line 365.
    Found 9x22-bit multiplier for signal <n0132> created at line 360.
    Found 9x21-bit multiplier for signal <n0129> created at line 363.
    Found 9x19-bit multiplier for signal <n0128> created at line 369.
    Found 12-bit comparator equal for signal <exitcond8_fu_160_p2> created at line 353
    Found 12-bit comparator equal for signal <exitcond_fu_171_p2> created at line 354
    Summary:
	inferred   3 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CvtColor_0_32_32_480_640_s> synthesized.

Synthesizing Unit <Sobel>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Sobel.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 1'b0
        ap_ST_st2_fsm_1 = 1'b1
        ap_true = 1'b1
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Sobel.v" line 113: Output port <ap_idle> of the instance <grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49_ap_start_ap_start_reg>.
    Found 1-bit register for signal <ap_CS_fsm>.
    WARNING:Xst:2404 -  FFs/Latches <ap_done_reg<0:0>> (without init value) have a constant value of 0 in block <Sobel>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Sobel> synthesized.

Synthesizing Unit <Filter2D_32_32_int_int_480_640_3_3_s>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 2'b00
        ap_ST_st2_fsm_1 = 2'b01
        ap_ST_pp0_stg0_fsm_2 = 2'b10
        ap_ST_st7_fsm_3 = 2'b11
        ap_const_lv1_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_const_lv2_1 = 2'b01
        ap_const_lv2_0 = 2'b00
        ap_const_lv1_1 = 1'b1
        ap_const_lv5_4 = 5'b00100
        ap_const_lv13_5 = 13'b0000000000101
        ap_const_lv13_2 = 13'b0000000000010
        ap_const_lv13_1FFD = 13'b1111111111101
        ap_const_lv2_3 = 2'b11
        ap_const_lv13_1FFF = 13'b1111111111111
        ap_const_lv12_1 = 12'b000000000001
        ap_const_lv12_4 = 12'b000000000100
        ap_const_lv13_1FFC = 13'b1111111111100
        ap_const_lv32_1 = 32'b00000000000000000000000000000001
        ap_const_lv32_C = 32'b00000000000000000000000000001100
        ap_const_lv2_2 = 2'b10
        ap_const_lv13_1FFB = 13'b1111111111011
        ap_const_lv13_1FFA = 13'b1111111111010
        ap_const_lv32_B = 32'b00000000000000000000000000001011
        ap_const_lv11_0 = 11'b00000000000
        ap_const_lv32_A = 32'b00000000000000000000000000001010
        ap_const_lv32_8 = 32'b00000000000000000000000000001000
        ap_const_lv3_0 = 3'b000
        ap_const_lv8_1 = 8'b00000001
        ap_true = 1'b1
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it0>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it3>.
    Found 8-bit register for signal <ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it2>.
    Found 8-bit register for signal <ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it2>.
    Found 8-bit register for signal <ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it2>.
    Found 8-bit register for signal <ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it2>.
    Found 8-bit register for signal <ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it2>.
    Found 8-bit register for signal <ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it2>.
    Found 1-bit register for signal <ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1>.
    Found 1-bit register for signal <ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it1>.
    Found 1-bit register for signal <ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it1>.
    Found 12-bit register for signal <p_012_0_i_reg_548>.
    Found 12-bit register for signal <p_025_0_i_reg_559>.
    Found 8-bit register for signal <src_kernel_win_0_val_0_1_fu_134>.
    Found 8-bit register for signal <src_kernel_win_0_val_1_1_fu_150>.
    Found 8-bit register for signal <src_kernel_win_0_val_2_1_fu_146>.
    Found 8-bit register for signal <src_kernel_win_1_val_0_1_fu_170>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_1_fu_186>.
    Found 8-bit register for signal <src_kernel_win_1_val_2_1_fu_182>.
    Found 8-bit register for signal <src_kernel_win_2_val_0_1_fu_206>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_1_fu_222>.
    Found 8-bit register for signal <src_kernel_win_2_val_2_1_fu_218>.
    Found 13-bit register for signal <ImagLoc_y_reg_2822>.
    Found 1-bit register for signal <or_cond_2_reg_2834>.
    Found 2-bit register for signal <p_i_2_cast_cast_reg_2843>.
    Found 1-bit register for signal <tmp_4_reg_2817>.
    Found 1-bit register for signal <tmp_6_reg_2829>.
    Found 1-bit register for signal <tmp_9_reg_2839>.
    Found 13-bit register for signal <y_1_2_1_reg_2869>.
    Found 13-bit register for signal <y_1_2_reg_2862>.
    Found 1-bit register for signal <ap_reg_ppstg_brmerge_reg_2922_pp0_it1>.
    Found 2-bit register for signal <ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1>.
    Found 2-bit register for signal <ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1>.
    Found 2-bit register for signal <ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond3_reg_2934_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_13_reg_2930_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_17_reg_2938_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_30_reg_2988_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_40_reg_3038_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_7_reg_2876_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_7_reg_2876_pp0_it2>.
    Found 1-bit register for signal <brmerge_reg_2922>.
    Found 10-bit register for signal <k_buf_0_val_0_addr_reg_2904>.
    Found 10-bit register for signal <k_buf_0_val_1_addr_reg_2910>.
    Found 10-bit register for signal <k_buf_0_val_2_addr_reg_2916>.
    Found 10-bit register for signal <k_buf_1_val_0_addr_reg_2958>.
    Found 10-bit register for signal <k_buf_1_val_1_addr_reg_2964>.
    Found 10-bit register for signal <k_buf_1_val_2_addr_reg_2970>.
    Found 10-bit register for signal <k_buf_2_val_0_addr_reg_3008>.
    Found 10-bit register for signal <k_buf_2_val_1_addr_reg_3014>.
    Found 10-bit register for signal <k_buf_2_val_2_addr_reg_3020>.
    Found 1-bit register for signal <or_cond217_i_reg_2885>.
    Found 2-bit register for signal <tmp_12_reg_2889>.
    Found 2-bit register for signal <tmp_15_reg_2899>.
    Found 2-bit register for signal <tmp_28_reg_2953>.
    Found 2-bit register for signal <tmp_38_reg_3003>.
    Found 2-bit register for signal <col_assign_1_reg_2999>.
    Found 2-bit register for signal <col_assign_3_1_reg_3193>.
    Found 2-bit register for signal <col_assign_3_2_reg_3223>.
    Found 2-bit register for signal <col_assign_3_reg_3163>.
    Found 2-bit register for signal <col_assign_reg_2949>.
    Found 2-bit register for signal <col_assign_s_reg_3049>.
    Found 8-bit register for signal <col_buf_0_val_0_0_1_fu_254>.
    Found 8-bit register for signal <col_buf_0_val_0_0_2_fu_258>.
    Found 8-bit register for signal <col_buf_0_val_0_0_3_fu_262>.
    Found 8-bit register for signal <col_buf_0_val_0_0_fu_350>.
    Found 8-bit register for signal <col_buf_1_val_0_0_fu_354>.
    Found 8-bit register for signal <col_buf_2_val_0_0_fu_358>.
    Found 8-bit register for signal <right_border_buf_0_val_1_0_reg_3148>.
    Found 8-bit register for signal <right_border_buf_0_val_2_0_reg_3143>.
    Found 8-bit register for signal <right_border_buf_1_val_1_0_reg_3178>.
    Found 8-bit register for signal <right_border_buf_1_val_2_0_reg_3173>.
    Found 8-bit register for signal <right_border_buf_2_val_1_0_reg_3208>.
    Found 8-bit register for signal <right_border_buf_2_val_2_0_reg_3203>.
    Found 8-bit register for signal <src_kernel_win_0_val_2_0_reg_3156>.
    Found 8-bit register for signal <src_kernel_win_1_val_2_0_reg_3186>.
    Found 8-bit register for signal <src_kernel_win_2_val_2_0_reg_3216>.
    Found 8-bit register for signal <col_buf_1_val_0_0_1_fu_214>.
    Found 8-bit register for signal <col_buf_1_val_0_0_2_fu_230>.
    Found 8-bit register for signal <col_buf_1_val_0_0_3_fu_238>.
    Found 8-bit register for signal <col_buf_2_val_0_0_1_fu_142>.
    Found 8-bit register for signal <col_buf_2_val_0_0_2_fu_158>.
    Found 8-bit register for signal <col_buf_2_val_0_0_3_fu_166>.
    Found 1-bit register for signal <cols_cast1_reg_2759<11>>.
    Found 1-bit register for signal <cols_cast1_reg_2759<10>>.
    Found 1-bit register for signal <cols_cast1_reg_2759<9>>.
    Found 1-bit register for signal <cols_cast1_reg_2759<8>>.
    Found 1-bit register for signal <cols_cast1_reg_2759<7>>.
    Found 1-bit register for signal <cols_cast1_reg_2759<6>>.
    Found 1-bit register for signal <cols_cast1_reg_2759<5>>.
    Found 1-bit register for signal <cols_cast1_reg_2759<4>>.
    Found 1-bit register for signal <cols_cast1_reg_2759<3>>.
    Found 1-bit register for signal <cols_cast1_reg_2759<2>>.
    Found 1-bit register for signal <cols_cast1_reg_2759<1>>.
    Found 1-bit register for signal <cols_cast1_reg_2759<0>>.
    Found 13-bit register for signal <heightloop_reg_2766>.
    Found 2-bit register for signal <p_neg218_i_cast_reg_2783>.
    Found 13-bit register for signal <ref_reg_2799>.
    Found 13-bit register for signal <tmp_1_reg_2776>.
    Found 2-bit register for signal <tmp_5_reg_2804>.
    Found 13-bit register for signal <widthloop_reg_2771>.
    Found 12-bit register for signal <i_V_reg_2812>.
    Found 2-bit register for signal <locy_0_2_reg_2926>.
    Found 2-bit register for signal <locy_1_2_reg_2976>.
    Found 2-bit register for signal <locy_2_2_reg_3026>.
    Found 1-bit register for signal <or_cond3_1_reg_2984>.
    Found 1-bit register for signal <or_cond3_2_reg_3034>.
    Found 1-bit register for signal <or_cond3_reg_2934>.
    Found 1-bit register for signal <tmp_13_reg_2930>.
    Found 1-bit register for signal <tmp_39_1_reg_2980>.
    Found 1-bit register for signal <tmp_39_2_reg_3030>.
    Found 8-bit register for signal <right_border_buf_0_val_0_0_fu_314>.
    Found 8-bit register for signal <right_border_buf_0_val_0_1_fu_318>.
    Found 8-bit register for signal <right_border_buf_0_val_0_2_fu_322>.
    Found 8-bit register for signal <right_border_buf_0_val_1_2_1_fu_246>.
    Found 8-bit register for signal <right_border_buf_0_val_1_2_2_fu_250>.
    Found 8-bit register for signal <right_border_buf_0_val_1_2_fu_242>.
    Found 8-bit register for signal <right_border_buf_1_val_0_0_fu_326>.
    Found 8-bit register for signal <right_border_buf_1_val_0_1_fu_330>.
    Found 8-bit register for signal <right_border_buf_1_val_0_2_fu_334>.
    Found 8-bit register for signal <right_border_buf_1_val_1_2_1_fu_270>.
    Found 8-bit register for signal <right_border_buf_1_val_1_2_2_fu_274>.
    Found 8-bit register for signal <right_border_buf_1_val_1_2_fu_266>.
    Found 8-bit register for signal <right_border_buf_2_val_0_0_fu_338>.
    Found 8-bit register for signal <right_border_buf_2_val_0_1_fu_342>.
    Found 8-bit register for signal <right_border_buf_2_val_0_2_fu_346>.
    Found 8-bit register for signal <right_border_buf_2_val_1_2_1_fu_194>.
    Found 8-bit register for signal <right_border_buf_2_val_1_2_2_fu_202>.
    Found 8-bit register for signal <right_border_buf_2_val_1_2_fu_178>.
    Found 8-bit register for signal <src_kernel_win_0_val_0_1_6_reg_3233>.
    Found 8-bit register for signal <src_kernel_win_0_val_1_1_6_reg_3243>.
    Found 8-bit register for signal <src_kernel_win_0_val_2_1_9_reg_3238>.
    Found 8-bit register for signal <src_kernel_win_1_val_0_1_6_reg_3248>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_1_6_reg_3258>.
    Found 8-bit register for signal <src_kernel_win_1_val_2_1_9_reg_3253>.
    Found 8-bit register for signal <src_kernel_win_2_val_0_1_6_reg_3263>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_1_6_reg_3273>.
    Found 8-bit register for signal <src_kernel_win_2_val_2_1_9_reg_3268>.
    Found 8-bit register for signal <src_kernel_win_0_val_0_2_fu_138>.
    Found 8-bit register for signal <src_kernel_win_0_val_1_2_fu_154>.
    Found 8-bit register for signal <src_kernel_win_0_val_2_2_fu_162>.
    Found 8-bit register for signal <src_kernel_win_1_val_0_2_fu_174>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_2_fu_190>.
    Found 8-bit register for signal <src_kernel_win_1_val_2_2_fu_198>.
    Found 8-bit register for signal <src_kernel_win_2_val_0_2_fu_210>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_2_fu_226>.
    Found 8-bit register for signal <src_kernel_win_2_val_2_2_fu_234>.
    Found 1-bit register for signal <tmp_14_reg_2942>.
    Found 1-bit register for signal <tmp_17_reg_2938>.
    Found 1-bit register for signal <tmp_30_reg_2988>.
    Found 1-bit register for signal <tmp_40_reg_3038>.
    Found 1-bit register for signal <tmp_42_1_reg_2992>.
    Found 1-bit register for signal <tmp_42_2_reg_3042>.
    Found 1-bit register for signal <tmp_7_reg_2876>.
    Found 2-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_2> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <locy_0_1_fu_1626_p2> created at line 2212.
    Found 2-bit subtractor for signal <locy_0_2_fu_1135_p2> created at line 2213.
    Found 2-bit subtractor for signal <locy_1_1_fu_1738_p2> created at line 2214.
    Found 2-bit subtractor for signal <locy_1_2_fu_1202_p2> created at line 2215.
    Found 2-bit subtractor for signal <locy_1_fu_1700_p2> created at line 2216.
    Found 2-bit subtractor for signal <locy_2_1_fu_1850_p2> created at line 2217.
    Found 2-bit subtractor for signal <locy_2_2_fu_1269_p2> created at line 2218.
    Found 2-bit subtractor for signal <locy_2_fu_1812_p2> created at line 2219.
    Found 2-bit subtractor for signal <locy_fu_1588_p2> created at line 2220.
    Found 9-bit subtractor for signal <p_Val2_2_0_0_2_fu_1946_p2> created at line 2235.
    Found 9-bit subtractor for signal <p_Val2_2_1_0_2_fu_2097_p2> created at line 2240.
    Found 9-bit subtractor for signal <p_Val2_2_2_0_2_fu_2248_p2> created at line 2245.
    Found 13-bit adder for signal <ImagLoc_x_fu_1095_p2> created at line 2067.
    Found 13-bit adder for signal <ImagLoc_y_fu_993_p2> created at line 2068.
    Found 2-bit adder for signal <col_assign_3_1_fu_1438_p2> created at line 2164.
    Found 2-bit adder for signal <col_assign_3_2_fu_1500_p2> created at line 2165.
    Found 2-bit adder for signal <col_assign_3_fu_1376_p2> created at line 2166.
    Found 2-bit adder for signal <col_assign_4_fu_1395_p2> created at line 2172.
    Found 2-bit adder for signal <col_assign_fu_1178_p2> created at line 2173.
    Found 13-bit adder for signal <heightloop_fu_934_p2> created at line 2177.
    Found 12-bit adder for signal <i_V_fu_981_p2> created at line 2178.
    Found 12-bit adder for signal <j_V_fu_1068_p2> created at line 2184.
    Found 13-bit adder for signal <ref_fu_962_p2> created at line 2273.
    Found 13-bit adder for signal <tmp_1_fu_946_p2> created at line 2341.
    Found 13-bit adder for signal <widthloop_fu_940_p2> created at line 2384.
    Found 13-bit adder for signal <y_1_2_1_fu_1053_p2> created at line 2394.
    Found 13-bit adder for signal <y_1_2_fu_1047_p2> created at line 2395.
    Found 11-bit subtractor for signal <_n1745> created at line 526.
    Found 11-bit subtractor for signal <_n1746> created at line 526.
    Found 11-bit adder for signal <_n1747> created at line 526.
    Found 11-bit adder for signal <p_Val2_s_fu_2308_p2> created at line 526.
    Found 11-bit subtractor for signal <_n1749> created at line 504.
    Found 11-bit subtractor for signal <_n1750> created at line 504.
    Found 11-bit adder for signal <_n1751> created at line 504.
    Found 11-bit adder for signal <p_Val2_4_fu_2157_p2> created at line 504.
    Found 11-bit subtractor for signal <_n1753> created at line 482.
    Found 11-bit subtractor for signal <_n1754> created at line 482.
    Found 11-bit adder for signal <_n1755> created at line 482.
    Found 11-bit adder for signal <p_Val2_1_fu_2006_p2> created at line 482.
    Found 12-bit comparator greater for signal <icmp_fu_1015_p2> created at line 2180
    Found 2-bit comparator equal for signal <sel_tmp12_fu_1820_p2> created at line 2280
    Found 2-bit comparator equal for signal <sel_tmp15_fu_1858_p2> created at line 2283
    Found 2-bit comparator equal for signal <sel_tmp4_fu_1634_p2> created at line 2289
    Found 2-bit comparator equal for signal <sel_tmp7_fu_1746_p2> created at line 2292
    Found 2-bit comparator equal for signal <sel_tmp8_fu_1708_p2> created at line 2293
    Found 2-bit comparator equal for signal <sel_tmp_fu_1596_p2> created at line 2295
    Found 14-bit comparator greater for signal <tmp_13_fu_1154_p2> created at line 2335
    Found 13-bit comparator greater for signal <tmp_14_fu_1173_p2> created at line 2336
    Found 13-bit comparator greater for signal <tmp_34_2_fu_1021_p2> created at line 2357
    Found 13-bit comparator greater for signal <tmp_3_fu_976_p2> created at line 2364
    Found 12-bit comparator greater for signal <tmp_4_fu_987_p2> created at line 2373
    Found 13-bit comparator greater for signal <tmp_6_fu_999_p2> created at line 2375
    Found 13-bit comparator greater for signal <tmp_7_fu_1063_p2> created at line 2376
    WARNING:Xst:2404 -  FFs/Latches <cols_cast1_reg_2759<13><0:0>> (without init value) have a constant value of 0 in block <Filter2D_32_32_int_int_480_640_3_3_s>.
    WARNING:Xst:2404 -  FFs/Latches <cols_cast1_reg_2759<12><13:13>> (without init value) have a constant value of 0 in block <Filter2D_32_32_int_int_480_640_3_3_s>.
    Summary:
	inferred  39 Adder/Subtractor(s).
	inferred 883 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  70 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Filter2D_32_32_int_int_480_640_3_3_s> synthesized.

Synthesizing Unit <Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0.v".
        DataWidth = 8
        AddressRange = 640
        AddressWidth = 10
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0> synthesized.

Synthesizing Unit <Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0.v".
        DWIDTH = 8
        AWIDTH = 10
        MEM_SIZE = 640
    Set property "ram_style = block" for signal <ram>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ram>, simulation mismatch.
    Found 640x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <q0>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram> synthesized.

Synthesizing Unit <borderInterpolate>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/borderInterpolate.v".
        ap_true = 1'b1
        ap_const_lv32_C = 32'b00000000000000000000000000001100
        ap_const_lv1_1 = 1'b1
        ap_const_lv1_0 = 1'b0
        ap_const_lv5_1 = 5'b00001
        ap_const_lv13_1FFF = 13'b1111111111111
        ap_const_lv13_0 = 13'b0000000000000
        ap_const_lv5_2 = 5'b00010
        ap_const_lv12_1 = 12'b000000000001
        ap_const_lv5_4 = 5'b00100
        ap_const_lv5_0 = 5'b00000
        ap_const_lv14_3FFE = 14'b11111111111110
        ap_const_lv15_0 = 15'b000000000000000
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
    Found 14-bit subtractor for signal <tmp_17_fu_257_p2> created at line 156.
    Found 15-bit adder for signal <p_assign_2_fu_219_p2> created at line 110.
    Found 14-bit adder for signal <p_assign_4_fu_263_p2> created at line 112.
    Found 13-bit adder for signal <tmp_4_fu_115_p2> created at line 161.
    Found 13-bit subtractor for signal <p_assign_3_fu_225_p2> created at line 48.
    Found 13-bit comparator greater for signal <tmp_15_fu_247_p2> created at line 154
    Found 14-bit comparator greater for signal <tmp_1_fu_85_p2> created at line 158
    Found 14-bit comparator greater for signal <tmp_9_fu_173_p2> created at line 167
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <borderInterpolate> synthesized.

Synthesizing Unit <Erode_32_32_480_640_s>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Erode_32_32_480_640_s.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 2'b00
        ap_ST_st2_fsm_1 = 2'b01
        ap_ST_pp0_stg0_fsm_2 = 2'b10
        ap_ST_st7_fsm_3 = 2'b11
        ap_const_lv1_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_const_lv2_1 = 2'b01
        ap_const_lv2_0 = 2'b00
        ap_const_lv1_1 = 1'b1
        ap_const_lv5_1 = 5'b00001
        ap_const_lv13_5 = 13'b0000000000101
        ap_const_lv13_2 = 13'b0000000000010
        ap_const_lv13_1FFD = 13'b1111111111101
        ap_const_lv2_3 = 2'b11
        ap_const_lv13_1FFF = 13'b1111111111111
        ap_const_lv12_1 = 12'b000000000001
        ap_const_lv12_4 = 12'b000000000100
        ap_const_lv13_1FFC = 13'b1111111111100
        ap_const_lv32_1 = 32'b00000000000000000000000000000001
        ap_const_lv32_C = 32'b00000000000000000000000000001100
        ap_const_lv2_2 = 2'b10
        ap_const_lv13_1FFB = 13'b1111111111011
        ap_const_lv13_1FFA = 13'b1111111111010
        ap_const_lv32_B = 32'b00000000000000000000000000001011
        ap_const_lv11_0 = 11'b00000000000
        ap_const_lv8_1 = 8'b00000001
        ap_true = 1'b1
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it0>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it3>.
    Found 8-bit register for signal <ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it2>.
    Found 8-bit register for signal <ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it2>.
    Found 8-bit register for signal <ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it2>.
    Found 8-bit register for signal <ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it2>.
    Found 8-bit register for signal <ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it2>.
    Found 8-bit register for signal <ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it2>.
    Found 1-bit register for signal <ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1>.
    Found 1-bit register for signal <ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it1>.
    Found 1-bit register for signal <ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it1>.
    Found 12-bit register for signal <p_012_0_i_i_reg_536>.
    Found 12-bit register for signal <p_025_0_i_i_reg_547>.
    Found 8-bit register for signal <src_kernel_win_0_val_0_1_fu_122>.
    Found 8-bit register for signal <src_kernel_win_0_val_1_1_fu_138>.
    Found 8-bit register for signal <src_kernel_win_0_val_2_1_fu_134>.
    Found 8-bit register for signal <src_kernel_win_1_val_0_1_fu_158>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_1_fu_174>.
    Found 8-bit register for signal <src_kernel_win_1_val_2_1_fu_170>.
    Found 8-bit register for signal <src_kernel_win_2_val_0_1_fu_194>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_1_fu_210>.
    Found 8-bit register for signal <src_kernel_win_2_val_2_1_fu_206>.
    Found 13-bit register for signal <ImagLoc_y_reg_2732>.
    Found 1-bit register for signal <or_cond_2_reg_2744>.
    Found 2-bit register for signal <p_i_i_2_cast_cast_reg_2753>.
    Found 1-bit register for signal <tmp_29_reg_2727>.
    Found 1-bit register for signal <tmp_31_reg_2739>.
    Found 1-bit register for signal <tmp_59_reg_2749>.
    Found 13-bit register for signal <y_2_2_1_reg_2779>.
    Found 13-bit register for signal <y_2_2_reg_2772>.
    Found 1-bit register for signal <ap_reg_ppstg_brmerge_reg_2832_pp0_it1>.
    Found 2-bit register for signal <ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1>.
    Found 2-bit register for signal <ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1>.
    Found 2-bit register for signal <ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond4_reg_2844_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_32_reg_2786_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_32_reg_2786_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_35_reg_2840_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_64_reg_2848_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_71_reg_2898_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_78_reg_2948_pp0_it1>.
    Found 1-bit register for signal <brmerge_reg_2832>.
    Found 10-bit register for signal <k_buf_0_val_0_addr_reg_2814>.
    Found 10-bit register for signal <k_buf_0_val_1_addr_reg_2820>.
    Found 10-bit register for signal <k_buf_0_val_2_addr_reg_2826>.
    Found 10-bit register for signal <k_buf_1_val_0_addr_reg_2868>.
    Found 10-bit register for signal <k_buf_1_val_1_addr_reg_2874>.
    Found 10-bit register for signal <k_buf_1_val_2_addr_reg_2880>.
    Found 10-bit register for signal <k_buf_2_val_0_addr_reg_2918>.
    Found 10-bit register for signal <k_buf_2_val_1_addr_reg_2924>.
    Found 10-bit register for signal <k_buf_2_val_2_addr_reg_2930>.
    Found 1-bit register for signal <or_cond217_i_i_reg_2795>.
    Found 2-bit register for signal <tmp_61_reg_2799>.
    Found 2-bit register for signal <tmp_62_reg_2809>.
    Found 2-bit register for signal <tmp_69_reg_2863>.
    Found 2-bit register for signal <tmp_76_reg_2913>.
    Found 2-bit register for signal <col_assign_1_reg_2909>.
    Found 2-bit register for signal <col_assign_2_reg_2959>.
    Found 2-bit register for signal <col_assign_8_1_reg_3103>.
    Found 2-bit register for signal <col_assign_8_2_reg_3133>.
    Found 2-bit register for signal <col_assign_8_reg_3073>.
    Found 2-bit register for signal <col_assign_reg_2859>.
    Found 8-bit register for signal <col_buf_0_val_0_0_7_fu_242>.
    Found 8-bit register for signal <col_buf_0_val_0_0_8_fu_246>.
    Found 8-bit register for signal <col_buf_0_val_0_0_9_fu_250>.
    Found 8-bit register for signal <col_buf_0_val_0_0_fu_338>.
    Found 8-bit register for signal <col_buf_1_val_0_0_fu_342>.
    Found 8-bit register for signal <col_buf_2_val_0_0_fu_346>.
    Found 8-bit register for signal <right_border_buf_0_val_1_0_reg_3058>.
    Found 8-bit register for signal <right_border_buf_0_val_2_0_reg_3053>.
    Found 8-bit register for signal <right_border_buf_1_val_1_0_reg_3088>.
    Found 8-bit register for signal <right_border_buf_1_val_2_0_reg_3083>.
    Found 8-bit register for signal <right_border_buf_2_val_1_0_reg_3118>.
    Found 8-bit register for signal <right_border_buf_2_val_2_0_reg_3113>.
    Found 8-bit register for signal <src_kernel_win_0_val_2_0_reg_3066>.
    Found 8-bit register for signal <src_kernel_win_1_val_2_0_reg_3096>.
    Found 8-bit register for signal <src_kernel_win_2_val_2_0_reg_3126>.
    Found 8-bit register for signal <col_buf_1_val_0_0_7_fu_202>.
    Found 8-bit register for signal <col_buf_1_val_0_0_8_fu_218>.
    Found 8-bit register for signal <col_buf_1_val_0_0_9_fu_226>.
    Found 8-bit register for signal <col_buf_2_val_0_0_7_fu_130>.
    Found 8-bit register for signal <col_buf_2_val_0_0_8_fu_146>.
    Found 8-bit register for signal <col_buf_2_val_0_0_9_fu_154>.
    Found 1-bit register for signal <cols_cast2_reg_2669<11>>.
    Found 1-bit register for signal <cols_cast2_reg_2669<10>>.
    Found 1-bit register for signal <cols_cast2_reg_2669<9>>.
    Found 1-bit register for signal <cols_cast2_reg_2669<8>>.
    Found 1-bit register for signal <cols_cast2_reg_2669<7>>.
    Found 1-bit register for signal <cols_cast2_reg_2669<6>>.
    Found 1-bit register for signal <cols_cast2_reg_2669<5>>.
    Found 1-bit register for signal <cols_cast2_reg_2669<4>>.
    Found 1-bit register for signal <cols_cast2_reg_2669<3>>.
    Found 1-bit register for signal <cols_cast2_reg_2669<2>>.
    Found 1-bit register for signal <cols_cast2_reg_2669<1>>.
    Found 1-bit register for signal <cols_cast2_reg_2669<0>>.
    Found 13-bit register for signal <heightloop_reg_2676>.
    Found 2-bit register for signal <p_neg218_i_i_cast_reg_2693>.
    Found 13-bit register for signal <ref_reg_2709>.
    Found 2-bit register for signal <tmp_57_reg_2714>.
    Found 13-bit register for signal <tmp_s_reg_2686>.
    Found 13-bit register for signal <widthloop_reg_2681>.
    Found 12-bit register for signal <i_V_reg_2722>.
    Found 2-bit register for signal <locy_0_2_reg_2836>.
    Found 2-bit register for signal <locy_1_2_reg_2886>.
    Found 2-bit register for signal <locy_2_2_reg_2936>.
    Found 1-bit register for signal <or_cond4_1_reg_2894>.
    Found 1-bit register for signal <or_cond4_2_reg_2944>.
    Found 1-bit register for signal <or_cond4_reg_2844>.
    Found 1-bit register for signal <tmp_153_1_reg_2890>.
    Found 1-bit register for signal <tmp_153_2_reg_2940>.
    Found 1-bit register for signal <tmp_35_reg_2840>.
    Found 8-bit register for signal <right_border_buf_0_val_0_0_fu_302>.
    Found 8-bit register for signal <right_border_buf_0_val_0_1_fu_306>.
    Found 8-bit register for signal <right_border_buf_0_val_0_2_fu_310>.
    Found 8-bit register for signal <right_border_buf_0_val_1_2_5_fu_234>.
    Found 8-bit register for signal <right_border_buf_0_val_1_2_6_fu_238>.
    Found 8-bit register for signal <right_border_buf_0_val_1_2_fu_230>.
    Found 8-bit register for signal <right_border_buf_1_val_0_0_fu_314>.
    Found 8-bit register for signal <right_border_buf_1_val_0_1_fu_318>.
    Found 8-bit register for signal <right_border_buf_1_val_0_2_fu_322>.
    Found 8-bit register for signal <right_border_buf_1_val_1_2_5_fu_258>.
    Found 8-bit register for signal <right_border_buf_1_val_1_2_6_fu_262>.
    Found 8-bit register for signal <right_border_buf_1_val_1_2_fu_254>.
    Found 8-bit register for signal <right_border_buf_2_val_0_0_fu_326>.
    Found 8-bit register for signal <right_border_buf_2_val_0_1_fu_330>.
    Found 8-bit register for signal <right_border_buf_2_val_0_2_fu_334>.
    Found 8-bit register for signal <right_border_buf_2_val_1_2_5_fu_182>.
    Found 8-bit register for signal <right_border_buf_2_val_1_2_6_fu_190>.
    Found 8-bit register for signal <right_border_buf_2_val_1_2_fu_166>.
    Found 8-bit register for signal <src_kernel_win_0_val_0_1_12_reg_3143>.
    Found 8-bit register for signal <src_kernel_win_0_val_1_1_12_reg_3157>.
    Found 8-bit register for signal <src_kernel_win_0_val_2_1_18_reg_3150>.
    Found 8-bit register for signal <src_kernel_win_1_val_0_1_12_reg_3164>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_1_12_reg_3178>.
    Found 8-bit register for signal <src_kernel_win_1_val_2_1_18_reg_3171>.
    Found 8-bit register for signal <src_kernel_win_2_val_0_1_12_reg_3185>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_1_12_reg_3199>.
    Found 8-bit register for signal <src_kernel_win_2_val_2_1_18_reg_3192>.
    Found 8-bit register for signal <src_kernel_win_0_val_0_2_fu_126>.
    Found 8-bit register for signal <src_kernel_win_0_val_1_2_fu_142>.
    Found 8-bit register for signal <src_kernel_win_0_val_2_2_fu_150>.
    Found 8-bit register for signal <src_kernel_win_1_val_0_2_fu_162>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_2_fu_178>.
    Found 8-bit register for signal <src_kernel_win_1_val_2_2_fu_186>.
    Found 8-bit register for signal <src_kernel_win_2_val_0_2_fu_198>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_2_fu_214>.
    Found 8-bit register for signal <src_kernel_win_2_val_2_2_fu_222>.
    Found 1-bit register for signal <tmp_156_1_reg_2902>.
    Found 1-bit register for signal <tmp_156_2_reg_2952>.
    Found 1-bit register for signal <tmp_32_reg_2786>.
    Found 1-bit register for signal <tmp_36_reg_2852>.
    Found 1-bit register for signal <tmp_64_reg_2848>.
    Found 1-bit register for signal <tmp_71_reg_2898>.
    Found 1-bit register for signal <tmp_78_reg_2948>.
    Found 2-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_3> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <locy_0_1_fu_1614_p2> created at line 2197.
    Found 2-bit subtractor for signal <locy_0_2_fu_1123_p2> created at line 2198.
    Found 2-bit subtractor for signal <locy_1_1_fu_1726_p2> created at line 2199.
    Found 2-bit subtractor for signal <locy_1_2_fu_1190_p2> created at line 2200.
    Found 2-bit subtractor for signal <locy_1_fu_1688_p2> created at line 2201.
    Found 2-bit subtractor for signal <locy_2_1_fu_1838_p2> created at line 2202.
    Found 2-bit subtractor for signal <locy_2_2_fu_1257_p2> created at line 2203.
    Found 2-bit subtractor for signal <locy_2_fu_1800_p2> created at line 2204.
    Found 2-bit subtractor for signal <locy_fu_1576_p2> created at line 2205.
    Found 13-bit adder for signal <ImagLoc_x_fu_1083_p2> created at line 2061.
    Found 13-bit adder for signal <ImagLoc_y_fu_981_p2> created at line 2062.
    Found 2-bit adder for signal <col_assign_8_1_fu_1426_p2> created at line 2153.
    Found 2-bit adder for signal <col_assign_8_2_fu_1488_p2> created at line 2154.
    Found 2-bit adder for signal <col_assign_8_fu_1364_p2> created at line 2155.
    Found 2-bit adder for signal <col_assign_9_fu_1383_p2> created at line 2161.
    Found 2-bit adder for signal <col_assign_fu_1166_p2> created at line 2162.
    Found 13-bit adder for signal <heightloop_fu_922_p2> created at line 2165.
    Found 12-bit adder for signal <i_V_fu_969_p2> created at line 2166.
    Found 12-bit adder for signal <j_V_fu_1056_p2> created at line 2169.
    Found 13-bit adder for signal <ref_fu_950_p2> created at line 2216.
    Found 13-bit adder for signal <tmp_s_fu_934_p2> created at line 2362.
    Found 13-bit adder for signal <widthloop_fu_928_p2> created at line 2363.
    Found 13-bit adder for signal <y_2_2_1_fu_1041_p2> created at line 2373.
    Found 13-bit adder for signal <y_2_2_fu_1035_p2> created at line 2374.
    Found 12-bit comparator greater for signal <icmp_fu_1003_p2> created at line 2168
    Found 2-bit comparator equal for signal <sel_tmp12_fu_1734_p2> created at line 2222
    Found 2-bit comparator equal for signal <sel_tmp16_fu_1808_p2> created at line 2225
    Found 2-bit comparator equal for signal <sel_tmp19_fu_1846_p2> created at line 2228
    Found 2-bit comparator equal for signal <sel_tmp4_fu_1622_p2> created at line 2233
    Found 2-bit comparator equal for signal <sel_tmp8_fu_1696_p2> created at line 2236
    Found 2-bit comparator equal for signal <sel_tmp_fu_1584_p2> created at line 2238
    Found 13-bit comparator greater for signal <tmp_148_2_fu_1009_p2> created at line 2297
    Found 8-bit comparator greater for signal <tmp_203_0_0_1_fu_1926_p2> created at line 2307
    Found 8-bit comparator greater for signal <tmp_203_0_0_2_fu_1938_p2> created at line 2308
    Found 8-bit comparator greater for signal <tmp_203_0_1_1_fu_1966_p2> created at line 2309
    Found 8-bit comparator greater for signal <tmp_203_0_1_2_fu_1978_p2> created at line 2310
    Found 8-bit comparator greater for signal <tmp_203_0_1_fu_1952_p2> created at line 2311
    Found 8-bit comparator greater for signal <tmp_203_0_2_1_fu_2006_p2> created at line 2312
    Found 8-bit comparator greater for signal <tmp_203_0_2_2_fu_2018_p2> created at line 2313
    Found 8-bit comparator greater for signal <tmp_203_0_2_fu_1992_p2> created at line 2314
    Found 8-bit comparator greater for signal <tmp_203_1_0_1_fu_2051_p2> created at line 2315
    Found 8-bit comparator greater for signal <tmp_203_1_0_2_fu_2063_p2> created at line 2316
    Found 8-bit comparator greater for signal <tmp_203_1_1_1_fu_2091_p2> created at line 2317
    Found 8-bit comparator greater for signal <tmp_203_1_1_2_fu_2103_p2> created at line 2318
    Found 8-bit comparator greater for signal <tmp_203_1_1_fu_2077_p2> created at line 2319
    Found 8-bit comparator greater for signal <tmp_203_1_2_1_fu_2131_p2> created at line 2320
    Found 8-bit comparator greater for signal <tmp_203_1_2_2_fu_2143_p2> created at line 2321
    Found 8-bit comparator greater for signal <tmp_203_1_2_fu_2117_p2> created at line 2322
    Found 8-bit comparator greater for signal <tmp_203_2_0_1_fu_2176_p2> created at line 2323
    Found 8-bit comparator greater for signal <tmp_203_2_0_2_fu_2188_p2> created at line 2324
    Found 8-bit comparator greater for signal <tmp_203_2_1_1_fu_2216_p2> created at line 2325
    Found 8-bit comparator greater for signal <tmp_203_2_1_2_fu_2228_p2> created at line 2326
    Found 8-bit comparator greater for signal <tmp_203_2_1_fu_2202_p2> created at line 2327
    Found 8-bit comparator greater for signal <tmp_203_2_2_1_fu_2256_p2> created at line 2328
    Found 8-bit comparator greater for signal <tmp_203_2_2_2_fu_2268_p2> created at line 2329
    Found 8-bit comparator greater for signal <tmp_203_2_2_fu_2242_p2> created at line 2330
    Found 13-bit comparator greater for signal <tmp_25_fu_964_p2> created at line 2331
    Found 12-bit comparator greater for signal <tmp_29_fu_975_p2> created at line 2332
    Found 13-bit comparator greater for signal <tmp_31_fu_987_p2> created at line 2334
    Found 13-bit comparator greater for signal <tmp_32_fu_1051_p2> created at line 2335
    Found 14-bit comparator greater for signal <tmp_35_fu_1142_p2> created at line 2339
    Found 13-bit comparator greater for signal <tmp_36_fu_1161_p2> created at line 2341
    WARNING:Xst:2404 -  FFs/Latches <cols_cast2_reg_2669<13><0:0>> (without init value) have a constant value of 0 in block <Erode_32_32_480_640_s>.
    WARNING:Xst:2404 -  FFs/Latches <cols_cast2_reg_2669<12><13:13>> (without init value) have a constant value of 0 in block <Erode_32_32_480_640_s>.
    WARNING:Xst:2404 -  FFs/Latches <ap_done_reg<12:12>> (without init value) have a constant value of 0 in block <Erode_32_32_480_640_s>.
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred 883 D-type flip-flop(s).
	inferred  38 Comparator(s).
	inferred  91 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Erode_32_32_480_640_s> synthesized.

Synthesizing Unit <Mat2AXIvideo_32_480_640_32_s>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/Mat2AXIvideo_32_480_640_32_s.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 2'b00
        ap_ST_st2_fsm_1 = 2'b01
        ap_ST_pp0_stg0_fsm_2 = 2'b10
        ap_ST_st5_fsm_3 = 2'b11
        ap_const_lv1_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_const_lv4_F = 4'b1111
        ap_const_lv4_0 = 4'b0000
        ap_const_lv1_1 = 1'b1
        ap_const_lv13_1FFF = 13'b1111111111111
        ap_const_lv12_1 = 12'b000000000001
        ap_const_lv8_FF = 8'b11111111
        ap_true = 1'b1
    Found 1-bit register for signal <ap_done_reg>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it0>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it1>.
    Found 12-bit register for signal <p_3_reg_178>.
    Found 12-bit register for signal <p_s_reg_167>.
    Found 1-bit register for signal <tmp_user_V_fu_104>.
    Found 1-bit register for signal <axi_last_V_reg_297>.
    Found 1-bit register for signal <exitcond4_reg_288>.
    Found 12-bit register for signal <i_V_reg_283>.
    Found 13-bit register for signal <op2_assign_reg_275>.
    Found 2-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_4> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <i_V_fu_210_p2> created at line 383.
    Found 12-bit adder for signal <j_V_fu_221_p2> created at line 384.
    Found 13-bit adder for signal <op2_assign_fu_194_p2> created at line 385.
    Found 13-bit comparator equal for signal <axi_last_V_fu_231_p2> created at line 380
    Found 12-bit comparator equal for signal <exitcond3_fu_205_p2> created at line 381
    Found 12-bit comparator equal for signal <exitcond4_fu_216_p2> created at line 382
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <Mat2AXIvideo_32_480_640_32_s> synthesized.

Synthesizing Unit <FIFO_image_processor_img_0_rows_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_rows_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_20_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_20_o_GND_20_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_0_rows_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_0_rows_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_rows_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_0_rows_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_0_rows_V_channel9>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_rows_V_channel9.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_22_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_22_o_GND_22_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_0_rows_V_channel9> synthesized.

Synthesizing Unit <FIFO_image_processor_img_0_rows_V_channel9_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_rows_V_channel9.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_0_rows_V_channel9_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_0_cols_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_cols_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_24_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_24_o_GND_24_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_0_cols_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_0_cols_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_cols_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_0_cols_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_0_cols_V_channel>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_cols_V_channel.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_26_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_26_o_GND_26_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_0_cols_V_channel> synthesized.

Synthesizing Unit <FIFO_image_processor_img_0_cols_V_channel_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_cols_V_channel.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_0_cols_V_channel_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_1_rows_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_rows_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_28_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_28_o_GND_28_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_1_rows_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_1_rows_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_rows_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_1_rows_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_1_cols_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_cols_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_30_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_30_o_GND_30_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_1_cols_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_1_cols_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_cols_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_1_cols_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_2_rows_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_rows_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_32_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_32_o_GND_32_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_2_rows_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_2_rows_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_rows_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_2_rows_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_2_cols_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_cols_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_34_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_34_o_GND_34_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_2_cols_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_2_cols_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_cols_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_2_cols_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_3_rows_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_rows_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_36_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_36_o_GND_36_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_3_rows_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_3_rows_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_rows_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_3_rows_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_3_cols_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_cols_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_38_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_38_o_GND_38_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_3_cols_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_3_cols_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_cols_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_3_cols_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_0_data_stream_0_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_data_stream_0_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_40_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_40_o_GND_40_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_0_data_stream_0_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_0_data_stream_0_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_data_stream_0_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_0_data_stream_0_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_0_data_stream_1_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_data_stream_1_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_42_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_42_o_GND_42_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_0_data_stream_1_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_0_data_stream_1_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_data_stream_1_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_0_data_stream_1_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_0_data_stream_2_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_data_stream_2_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_44_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_44_o_GND_44_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_0_data_stream_2_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_0_data_stream_2_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_0_data_stream_2_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_0_data_stream_2_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_1_data_stream_0_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_data_stream_0_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_46_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_46_o_GND_46_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_1_data_stream_0_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_1_data_stream_0_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_data_stream_0_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_1_data_stream_0_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_1_data_stream_1_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_data_stream_1_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_48_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_48_o_GND_48_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_1_data_stream_1_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_1_data_stream_1_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_data_stream_1_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_1_data_stream_1_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_1_data_stream_2_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_data_stream_2_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_50_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_50_o_GND_50_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_1_data_stream_2_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_1_data_stream_2_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_1_data_stream_2_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_1_data_stream_2_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_2_data_stream_0_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_data_stream_0_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_52_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_52_o_GND_52_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_2_data_stream_0_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_2_data_stream_0_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_data_stream_0_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_2_data_stream_0_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_2_data_stream_1_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_data_stream_1_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_54_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_54_o_GND_54_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_2_data_stream_1_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_2_data_stream_1_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_data_stream_1_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_2_data_stream_1_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_2_data_stream_2_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_data_stream_2_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_56_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_56_o_GND_56_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_2_data_stream_2_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_2_data_stream_2_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_2_data_stream_2_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_2_data_stream_2_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_3_data_stream_0_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_data_stream_0_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_58_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_58_o_GND_58_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_3_data_stream_0_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_3_data_stream_0_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_data_stream_0_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_3_data_stream_0_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_3_data_stream_1_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_data_stream_1_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_60_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_60_o_GND_60_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_3_data_stream_1_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_3_data_stream_1_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_data_stream_1_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_3_data_stream_1_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_processor_img_3_data_stream_2_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_data_stream_2_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_62_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_62_o_GND_62_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_processor_img_3_data_stream_2_V> synthesized.

Synthesizing Unit <FIFO_image_processor_img_3_data_stream_2_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/FIFO_image_processor_img_3_data_stream_2_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_processor_img_3_data_stream_2_V_shiftReg> synthesized.

Synthesizing Unit <image_processor_CONTROL_BUS_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor_CONTROL_BUS_if.v".
        C_ADDR_WIDTH = 5
        C_DATA_WIDTH = 32
    Found 5-bit register for signal <waddr>.
    Found 2-bit register for signal <rstate>.
    Found 32-bit register for signal <rdata>.
    Found 1-bit register for signal <ap_start>.
    Found 1-bit register for signal <ap_done>.
    Found 1-bit register for signal <auto_restart>.
    Found 1-bit register for signal <gie>.
    Found 2-bit register for signal <ier>.
    Found 1-bit register for signal <isr<0>>.
    Found 1-bit register for signal <isr<1>>.
    Found 32-bit register for signal <_rows>.
    Found 32-bit register for signal <_cols>.
    Found 2-bit register for signal <wstate>.
    Found finite state machine <FSM_5> for signal <rstate>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESETN_INV_1749_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <wstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESETN_INV_1749_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit 8-to-1 multiplexer for signal <_n0174> created at line 209.
    Summary:
	inferred 109 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <image_processor_CONTROL_BUS_if> synthesized.

Synthesizing Unit <image_processor_INPUT_STREAM_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor_INPUT_STREAM_if.v".
    Summary:
	no macro.
Unit <image_processor_INPUT_STREAM_if> synthesized.

Synthesizing Unit <image_processor_INPUT_STREAM_reg_slice>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor_INPUT_STREAM_if.v".
        N = 44
    Found 44-bit register for signal <data_p2>.
    Found 1-bit register for signal <s_ready_t>.
    Found 2-bit register for signal <state>.
    Found 44-bit register for signal <data_p1>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit 4-to-1 multiplexer for signal <next> created at line 379.
    Summary:
	inferred  89 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <image_processor_INPUT_STREAM_reg_slice> synthesized.

Synthesizing Unit <image_processor_INPUT_STREAM_fifo_1>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor_INPUT_STREAM_if.v".
        DATA_BITS = 32
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><31>>.
    Found 1-bit register for signal <mem<0><30>>.
    Found 1-bit register for signal <mem<0><29>>.
    Found 1-bit register for signal <mem<0><28>>.
    Found 1-bit register for signal <mem<0><27>>.
    Found 1-bit register for signal <mem<0><26>>.
    Found 1-bit register for signal <mem<0><25>>.
    Found 1-bit register for signal <mem<0><24>>.
    Found 1-bit register for signal <mem<0><23>>.
    Found 1-bit register for signal <mem<0><22>>.
    Found 1-bit register for signal <mem<0><21>>.
    Found 1-bit register for signal <mem<0><20>>.
    Found 1-bit register for signal <mem<0><19>>.
    Found 1-bit register for signal <mem<0><18>>.
    Found 1-bit register for signal <mem<0><17>>.
    Found 1-bit register for signal <mem<0><16>>.
    Found 1-bit register for signal <mem<0><15>>.
    Found 1-bit register for signal <mem<0><14>>.
    Found 1-bit register for signal <mem<0><13>>.
    Found 1-bit register for signal <mem<0><12>>.
    Found 1-bit register for signal <mem<0><11>>.
    Found 1-bit register for signal <mem<0><10>>.
    Found 1-bit register for signal <mem<0><9>>.
    Found 1-bit register for signal <mem<0><8>>.
    Found 1-bit register for signal <mem<0><7>>.
    Found 1-bit register for signal <mem<0><6>>.
    Found 1-bit register for signal <mem<0><5>>.
    Found 1-bit register for signal <mem<0><4>>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><31>>.
    Found 1-bit register for signal <mem<1><30>>.
    Found 1-bit register for signal <mem<1><29>>.
    Found 1-bit register for signal <mem<1><28>>.
    Found 1-bit register for signal <mem<1><27>>.
    Found 1-bit register for signal <mem<1><26>>.
    Found 1-bit register for signal <mem<1><25>>.
    Found 1-bit register for signal <mem<1><24>>.
    Found 1-bit register for signal <mem<1><23>>.
    Found 1-bit register for signal <mem<1><22>>.
    Found 1-bit register for signal <mem<1><21>>.
    Found 1-bit register for signal <mem<1><20>>.
    Found 1-bit register for signal <mem<1><19>>.
    Found 1-bit register for signal <mem<1><18>>.
    Found 1-bit register for signal <mem<1><17>>.
    Found 1-bit register for signal <mem<1><16>>.
    Found 1-bit register for signal <mem<1><15>>.
    Found 1-bit register for signal <mem<1><14>>.
    Found 1-bit register for signal <mem<1><13>>.
    Found 1-bit register for signal <mem<1><12>>.
    Found 1-bit register for signal <mem<1><11>>.
    Found 1-bit register for signal <mem<1><10>>.
    Found 1-bit register for signal <mem<1><9>>.
    Found 1-bit register for signal <mem<1><8>>.
    Found 1-bit register for signal <mem<1><7>>.
    Found 1-bit register for signal <mem<1><6>>.
    Found 1-bit register for signal <mem<1><5>>.
    Found 1-bit register for signal <mem<1><4>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><31>>.
    Found 1-bit register for signal <mem<2><30>>.
    Found 1-bit register for signal <mem<2><29>>.
    Found 1-bit register for signal <mem<2><28>>.
    Found 1-bit register for signal <mem<2><27>>.
    Found 1-bit register for signal <mem<2><26>>.
    Found 1-bit register for signal <mem<2><25>>.
    Found 1-bit register for signal <mem<2><24>>.
    Found 1-bit register for signal <mem<2><23>>.
    Found 1-bit register for signal <mem<2><22>>.
    Found 1-bit register for signal <mem<2><21>>.
    Found 1-bit register for signal <mem<2><20>>.
    Found 1-bit register for signal <mem<2><19>>.
    Found 1-bit register for signal <mem<2><18>>.
    Found 1-bit register for signal <mem<2><17>>.
    Found 1-bit register for signal <mem<2><16>>.
    Found 1-bit register for signal <mem<2><15>>.
    Found 1-bit register for signal <mem<2><14>>.
    Found 1-bit register for signal <mem<2><13>>.
    Found 1-bit register for signal <mem<2><12>>.
    Found 1-bit register for signal <mem<2><11>>.
    Found 1-bit register for signal <mem<2><10>>.
    Found 1-bit register for signal <mem<2><9>>.
    Found 1-bit register for signal <mem<2><8>>.
    Found 1-bit register for signal <mem<2><7>>.
    Found 1-bit register for signal <mem<2><6>>.
    Found 1-bit register for signal <mem<2><5>>.
    Found 1-bit register for signal <mem<2><4>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><31>>.
    Found 1-bit register for signal <mem<3><30>>.
    Found 1-bit register for signal <mem<3><29>>.
    Found 1-bit register for signal <mem<3><28>>.
    Found 1-bit register for signal <mem<3><27>>.
    Found 1-bit register for signal <mem<3><26>>.
    Found 1-bit register for signal <mem<3><25>>.
    Found 1-bit register for signal <mem<3><24>>.
    Found 1-bit register for signal <mem<3><23>>.
    Found 1-bit register for signal <mem<3><22>>.
    Found 1-bit register for signal <mem<3><21>>.
    Found 1-bit register for signal <mem<3><20>>.
    Found 1-bit register for signal <mem<3><19>>.
    Found 1-bit register for signal <mem<3><18>>.
    Found 1-bit register for signal <mem<3><17>>.
    Found 1-bit register for signal <mem<3><16>>.
    Found 1-bit register for signal <mem<3><15>>.
    Found 1-bit register for signal <mem<3><14>>.
    Found 1-bit register for signal <mem<3><13>>.
    Found 1-bit register for signal <mem<3><12>>.
    Found 1-bit register for signal <mem<3><11>>.
    Found 1-bit register for signal <mem<3><10>>.
    Found 1-bit register for signal <mem<3><9>>.
    Found 1-bit register for signal <mem<3><8>>.
    Found 1-bit register for signal <mem<3><7>>.
    Found 1-bit register for signal <mem<3><6>>.
    Found 1-bit register for signal <mem<3><5>>.
    Found 1-bit register for signal <mem<3><4>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><31>>.
    Found 1-bit register for signal <mem<4><30>>.
    Found 1-bit register for signal <mem<4><29>>.
    Found 1-bit register for signal <mem<4><28>>.
    Found 1-bit register for signal <mem<4><27>>.
    Found 1-bit register for signal <mem<4><26>>.
    Found 1-bit register for signal <mem<4><25>>.
    Found 1-bit register for signal <mem<4><24>>.
    Found 1-bit register for signal <mem<4><23>>.
    Found 1-bit register for signal <mem<4><22>>.
    Found 1-bit register for signal <mem<4><21>>.
    Found 1-bit register for signal <mem<4><20>>.
    Found 1-bit register for signal <mem<4><19>>.
    Found 1-bit register for signal <mem<4><18>>.
    Found 1-bit register for signal <mem<4><17>>.
    Found 1-bit register for signal <mem<4><16>>.
    Found 1-bit register for signal <mem<4><15>>.
    Found 1-bit register for signal <mem<4><14>>.
    Found 1-bit register for signal <mem<4><13>>.
    Found 1-bit register for signal <mem<4><12>>.
    Found 1-bit register for signal <mem<4><11>>.
    Found 1-bit register for signal <mem<4><10>>.
    Found 1-bit register for signal <mem<4><9>>.
    Found 1-bit register for signal <mem<4><8>>.
    Found 1-bit register for signal <mem<4><7>>.
    Found 1-bit register for signal <mem<4><6>>.
    Found 1-bit register for signal <mem<4><5>>.
    Found 1-bit register for signal <mem<4><4>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><31>>.
    Found 1-bit register for signal <mem<5><30>>.
    Found 1-bit register for signal <mem<5><29>>.
    Found 1-bit register for signal <mem<5><28>>.
    Found 1-bit register for signal <mem<5><27>>.
    Found 1-bit register for signal <mem<5><26>>.
    Found 1-bit register for signal <mem<5><25>>.
    Found 1-bit register for signal <mem<5><24>>.
    Found 1-bit register for signal <mem<5><23>>.
    Found 1-bit register for signal <mem<5><22>>.
    Found 1-bit register for signal <mem<5><21>>.
    Found 1-bit register for signal <mem<5><20>>.
    Found 1-bit register for signal <mem<5><19>>.
    Found 1-bit register for signal <mem<5><18>>.
    Found 1-bit register for signal <mem<5><17>>.
    Found 1-bit register for signal <mem<5><16>>.
    Found 1-bit register for signal <mem<5><15>>.
    Found 1-bit register for signal <mem<5><14>>.
    Found 1-bit register for signal <mem<5><13>>.
    Found 1-bit register for signal <mem<5><12>>.
    Found 1-bit register for signal <mem<5><11>>.
    Found 1-bit register for signal <mem<5><10>>.
    Found 1-bit register for signal <mem<5><9>>.
    Found 1-bit register for signal <mem<5><8>>.
    Found 1-bit register for signal <mem<5><7>>.
    Found 1-bit register for signal <mem<5><6>>.
    Found 1-bit register for signal <mem<5><5>>.
    Found 1-bit register for signal <mem<5><4>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><31>>.
    Found 1-bit register for signal <mem<6><30>>.
    Found 1-bit register for signal <mem<6><29>>.
    Found 1-bit register for signal <mem<6><28>>.
    Found 1-bit register for signal <mem<6><27>>.
    Found 1-bit register for signal <mem<6><26>>.
    Found 1-bit register for signal <mem<6><25>>.
    Found 1-bit register for signal <mem<6><24>>.
    Found 1-bit register for signal <mem<6><23>>.
    Found 1-bit register for signal <mem<6><22>>.
    Found 1-bit register for signal <mem<6><21>>.
    Found 1-bit register for signal <mem<6><20>>.
    Found 1-bit register for signal <mem<6><19>>.
    Found 1-bit register for signal <mem<6><18>>.
    Found 1-bit register for signal <mem<6><17>>.
    Found 1-bit register for signal <mem<6><16>>.
    Found 1-bit register for signal <mem<6><15>>.
    Found 1-bit register for signal <mem<6><14>>.
    Found 1-bit register for signal <mem<6><13>>.
    Found 1-bit register for signal <mem<6><12>>.
    Found 1-bit register for signal <mem<6><11>>.
    Found 1-bit register for signal <mem<6><10>>.
    Found 1-bit register for signal <mem<6><9>>.
    Found 1-bit register for signal <mem<6><8>>.
    Found 1-bit register for signal <mem<6><7>>.
    Found 1-bit register for signal <mem<6><6>>.
    Found 1-bit register for signal <mem<6><5>>.
    Found 1-bit register for signal <mem<6><4>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><31>>.
    Found 1-bit register for signal <mem<7><30>>.
    Found 1-bit register for signal <mem<7><29>>.
    Found 1-bit register for signal <mem<7><28>>.
    Found 1-bit register for signal <mem<7><27>>.
    Found 1-bit register for signal <mem<7><26>>.
    Found 1-bit register for signal <mem<7><25>>.
    Found 1-bit register for signal <mem<7><24>>.
    Found 1-bit register for signal <mem<7><23>>.
    Found 1-bit register for signal <mem<7><22>>.
    Found 1-bit register for signal <mem<7><21>>.
    Found 1-bit register for signal <mem<7><20>>.
    Found 1-bit register for signal <mem<7><19>>.
    Found 1-bit register for signal <mem<7><18>>.
    Found 1-bit register for signal <mem<7><17>>.
    Found 1-bit register for signal <mem<7><16>>.
    Found 1-bit register for signal <mem<7><15>>.
    Found 1-bit register for signal <mem<7><14>>.
    Found 1-bit register for signal <mem<7><13>>.
    Found 1-bit register for signal <mem<7><12>>.
    Found 1-bit register for signal <mem<7><11>>.
    Found 1-bit register for signal <mem<7><10>>.
    Found 1-bit register for signal <mem<7><9>>.
    Found 1-bit register for signal <mem<7><8>>.
    Found 1-bit register for signal <mem<7><7>>.
    Found 1-bit register for signal <mem<7><6>>.
    Found 1-bit register for signal <mem<7><5>>.
    Found 1-bit register for signal <mem<7><4>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><31>>.
    Found 1-bit register for signal <mem<8><30>>.
    Found 1-bit register for signal <mem<8><29>>.
    Found 1-bit register for signal <mem<8><28>>.
    Found 1-bit register for signal <mem<8><27>>.
    Found 1-bit register for signal <mem<8><26>>.
    Found 1-bit register for signal <mem<8><25>>.
    Found 1-bit register for signal <mem<8><24>>.
    Found 1-bit register for signal <mem<8><23>>.
    Found 1-bit register for signal <mem<8><22>>.
    Found 1-bit register for signal <mem<8><21>>.
    Found 1-bit register for signal <mem<8><20>>.
    Found 1-bit register for signal <mem<8><19>>.
    Found 1-bit register for signal <mem<8><18>>.
    Found 1-bit register for signal <mem<8><17>>.
    Found 1-bit register for signal <mem<8><16>>.
    Found 1-bit register for signal <mem<8><15>>.
    Found 1-bit register for signal <mem<8><14>>.
    Found 1-bit register for signal <mem<8><13>>.
    Found 1-bit register for signal <mem<8><12>>.
    Found 1-bit register for signal <mem<8><11>>.
    Found 1-bit register for signal <mem<8><10>>.
    Found 1-bit register for signal <mem<8><9>>.
    Found 1-bit register for signal <mem<8><8>>.
    Found 1-bit register for signal <mem<8><7>>.
    Found 1-bit register for signal <mem<8><6>>.
    Found 1-bit register for signal <mem<8><5>>.
    Found 1-bit register for signal <mem<8><4>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><31>>.
    Found 1-bit register for signal <mem<9><30>>.
    Found 1-bit register for signal <mem<9><29>>.
    Found 1-bit register for signal <mem<9><28>>.
    Found 1-bit register for signal <mem<9><27>>.
    Found 1-bit register for signal <mem<9><26>>.
    Found 1-bit register for signal <mem<9><25>>.
    Found 1-bit register for signal <mem<9><24>>.
    Found 1-bit register for signal <mem<9><23>>.
    Found 1-bit register for signal <mem<9><22>>.
    Found 1-bit register for signal <mem<9><21>>.
    Found 1-bit register for signal <mem<9><20>>.
    Found 1-bit register for signal <mem<9><19>>.
    Found 1-bit register for signal <mem<9><18>>.
    Found 1-bit register for signal <mem<9><17>>.
    Found 1-bit register for signal <mem<9><16>>.
    Found 1-bit register for signal <mem<9><15>>.
    Found 1-bit register for signal <mem<9><14>>.
    Found 1-bit register for signal <mem<9><13>>.
    Found 1-bit register for signal <mem<9><12>>.
    Found 1-bit register for signal <mem<9><11>>.
    Found 1-bit register for signal <mem<9><10>>.
    Found 1-bit register for signal <mem<9><9>>.
    Found 1-bit register for signal <mem<9><8>>.
    Found 1-bit register for signal <mem<9><7>>.
    Found 1-bit register for signal <mem<9><6>>.
    Found 1-bit register for signal <mem<9><5>>.
    Found 1-bit register for signal <mem<9><4>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><31>>.
    Found 1-bit register for signal <mem<10><30>>.
    Found 1-bit register for signal <mem<10><29>>.
    Found 1-bit register for signal <mem<10><28>>.
    Found 1-bit register for signal <mem<10><27>>.
    Found 1-bit register for signal <mem<10><26>>.
    Found 1-bit register for signal <mem<10><25>>.
    Found 1-bit register for signal <mem<10><24>>.
    Found 1-bit register for signal <mem<10><23>>.
    Found 1-bit register for signal <mem<10><22>>.
    Found 1-bit register for signal <mem<10><21>>.
    Found 1-bit register for signal <mem<10><20>>.
    Found 1-bit register for signal <mem<10><19>>.
    Found 1-bit register for signal <mem<10><18>>.
    Found 1-bit register for signal <mem<10><17>>.
    Found 1-bit register for signal <mem<10><16>>.
    Found 1-bit register for signal <mem<10><15>>.
    Found 1-bit register for signal <mem<10><14>>.
    Found 1-bit register for signal <mem<10><13>>.
    Found 1-bit register for signal <mem<10><12>>.
    Found 1-bit register for signal <mem<10><11>>.
    Found 1-bit register for signal <mem<10><10>>.
    Found 1-bit register for signal <mem<10><9>>.
    Found 1-bit register for signal <mem<10><8>>.
    Found 1-bit register for signal <mem<10><7>>.
    Found 1-bit register for signal <mem<10><6>>.
    Found 1-bit register for signal <mem<10><5>>.
    Found 1-bit register for signal <mem<10><4>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><31>>.
    Found 1-bit register for signal <mem<11><30>>.
    Found 1-bit register for signal <mem<11><29>>.
    Found 1-bit register for signal <mem<11><28>>.
    Found 1-bit register for signal <mem<11><27>>.
    Found 1-bit register for signal <mem<11><26>>.
    Found 1-bit register for signal <mem<11><25>>.
    Found 1-bit register for signal <mem<11><24>>.
    Found 1-bit register for signal <mem<11><23>>.
    Found 1-bit register for signal <mem<11><22>>.
    Found 1-bit register for signal <mem<11><21>>.
    Found 1-bit register for signal <mem<11><20>>.
    Found 1-bit register for signal <mem<11><19>>.
    Found 1-bit register for signal <mem<11><18>>.
    Found 1-bit register for signal <mem<11><17>>.
    Found 1-bit register for signal <mem<11><16>>.
    Found 1-bit register for signal <mem<11><15>>.
    Found 1-bit register for signal <mem<11><14>>.
    Found 1-bit register for signal <mem<11><13>>.
    Found 1-bit register for signal <mem<11><12>>.
    Found 1-bit register for signal <mem<11><11>>.
    Found 1-bit register for signal <mem<11><10>>.
    Found 1-bit register for signal <mem<11><9>>.
    Found 1-bit register for signal <mem<11><8>>.
    Found 1-bit register for signal <mem<11><7>>.
    Found 1-bit register for signal <mem<11><6>>.
    Found 1-bit register for signal <mem<11><5>>.
    Found 1-bit register for signal <mem<11><4>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><31>>.
    Found 1-bit register for signal <mem<12><30>>.
    Found 1-bit register for signal <mem<12><29>>.
    Found 1-bit register for signal <mem<12><28>>.
    Found 1-bit register for signal <mem<12><27>>.
    Found 1-bit register for signal <mem<12><26>>.
    Found 1-bit register for signal <mem<12><25>>.
    Found 1-bit register for signal <mem<12><24>>.
    Found 1-bit register for signal <mem<12><23>>.
    Found 1-bit register for signal <mem<12><22>>.
    Found 1-bit register for signal <mem<12><21>>.
    Found 1-bit register for signal <mem<12><20>>.
    Found 1-bit register for signal <mem<12><19>>.
    Found 1-bit register for signal <mem<12><18>>.
    Found 1-bit register for signal <mem<12><17>>.
    Found 1-bit register for signal <mem<12><16>>.
    Found 1-bit register for signal <mem<12><15>>.
    Found 1-bit register for signal <mem<12><14>>.
    Found 1-bit register for signal <mem<12><13>>.
    Found 1-bit register for signal <mem<12><12>>.
    Found 1-bit register for signal <mem<12><11>>.
    Found 1-bit register for signal <mem<12><10>>.
    Found 1-bit register for signal <mem<12><9>>.
    Found 1-bit register for signal <mem<12><8>>.
    Found 1-bit register for signal <mem<12><7>>.
    Found 1-bit register for signal <mem<12><6>>.
    Found 1-bit register for signal <mem<12><5>>.
    Found 1-bit register for signal <mem<12><4>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><31>>.
    Found 1-bit register for signal <mem<13><30>>.
    Found 1-bit register for signal <mem<13><29>>.
    Found 1-bit register for signal <mem<13><28>>.
    Found 1-bit register for signal <mem<13><27>>.
    Found 1-bit register for signal <mem<13><26>>.
    Found 1-bit register for signal <mem<13><25>>.
    Found 1-bit register for signal <mem<13><24>>.
    Found 1-bit register for signal <mem<13><23>>.
    Found 1-bit register for signal <mem<13><22>>.
    Found 1-bit register for signal <mem<13><21>>.
    Found 1-bit register for signal <mem<13><20>>.
    Found 1-bit register for signal <mem<13><19>>.
    Found 1-bit register for signal <mem<13><18>>.
    Found 1-bit register for signal <mem<13><17>>.
    Found 1-bit register for signal <mem<13><16>>.
    Found 1-bit register for signal <mem<13><15>>.
    Found 1-bit register for signal <mem<13><14>>.
    Found 1-bit register for signal <mem<13><13>>.
    Found 1-bit register for signal <mem<13><12>>.
    Found 1-bit register for signal <mem<13><11>>.
    Found 1-bit register for signal <mem<13><10>>.
    Found 1-bit register for signal <mem<13><9>>.
    Found 1-bit register for signal <mem<13><8>>.
    Found 1-bit register for signal <mem<13><7>>.
    Found 1-bit register for signal <mem<13><6>>.
    Found 1-bit register for signal <mem<13><5>>.
    Found 1-bit register for signal <mem<13><4>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><31>>.
    Found 1-bit register for signal <mem<14><30>>.
    Found 1-bit register for signal <mem<14><29>>.
    Found 1-bit register for signal <mem<14><28>>.
    Found 1-bit register for signal <mem<14><27>>.
    Found 1-bit register for signal <mem<14><26>>.
    Found 1-bit register for signal <mem<14><25>>.
    Found 1-bit register for signal <mem<14><24>>.
    Found 1-bit register for signal <mem<14><23>>.
    Found 1-bit register for signal <mem<14><22>>.
    Found 1-bit register for signal <mem<14><21>>.
    Found 1-bit register for signal <mem<14><20>>.
    Found 1-bit register for signal <mem<14><19>>.
    Found 1-bit register for signal <mem<14><18>>.
    Found 1-bit register for signal <mem<14><17>>.
    Found 1-bit register for signal <mem<14><16>>.
    Found 1-bit register for signal <mem<14><15>>.
    Found 1-bit register for signal <mem<14><14>>.
    Found 1-bit register for signal <mem<14><13>>.
    Found 1-bit register for signal <mem<14><12>>.
    Found 1-bit register for signal <mem<14><11>>.
    Found 1-bit register for signal <mem<14><10>>.
    Found 1-bit register for signal <mem<14><9>>.
    Found 1-bit register for signal <mem<14><8>>.
    Found 1-bit register for signal <mem<14><7>>.
    Found 1-bit register for signal <mem<14><6>>.
    Found 1-bit register for signal <mem<14><5>>.
    Found 1-bit register for signal <mem<14><4>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><31>>.
    Found 1-bit register for signal <mem<15><30>>.
    Found 1-bit register for signal <mem<15><29>>.
    Found 1-bit register for signal <mem<15><28>>.
    Found 1-bit register for signal <mem<15><27>>.
    Found 1-bit register for signal <mem<15><26>>.
    Found 1-bit register for signal <mem<15><25>>.
    Found 1-bit register for signal <mem<15><24>>.
    Found 1-bit register for signal <mem<15><23>>.
    Found 1-bit register for signal <mem<15><22>>.
    Found 1-bit register for signal <mem<15><21>>.
    Found 1-bit register for signal <mem<15><20>>.
    Found 1-bit register for signal <mem<15><19>>.
    Found 1-bit register for signal <mem<15><18>>.
    Found 1-bit register for signal <mem<15><17>>.
    Found 1-bit register for signal <mem<15><16>>.
    Found 1-bit register for signal <mem<15><15>>.
    Found 1-bit register for signal <mem<15><14>>.
    Found 1-bit register for signal <mem<15><13>>.
    Found 1-bit register for signal <mem<15><12>>.
    Found 1-bit register for signal <mem<15><11>>.
    Found 1-bit register for signal <mem<15><10>>.
    Found 1-bit register for signal <mem<15><9>>.
    Found 1-bit register for signal <mem<15><8>>.
    Found 1-bit register for signal <mem<15><7>>.
    Found 1-bit register for signal <mem<15><6>>.
    Found 1-bit register for signal <mem<15><5>>.
    Found 1-bit register for signal <mem<15><4>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_67_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_67_o_add_4_OUT> created at line 279.
    Found 32-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 518 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <image_processor_INPUT_STREAM_fifo_1> synthesized.

Synthesizing Unit <image_processor_INPUT_STREAM_fifo_2>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor_INPUT_STREAM_if.v".
        DATA_BITS = 4
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_69_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_69_o_add_4_OUT> created at line 279.
    Found 4-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <image_processor_INPUT_STREAM_fifo_2> synthesized.

Synthesizing Unit <image_processor_INPUT_STREAM_fifo_3>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor_INPUT_STREAM_if.v".
        DATA_BITS = 1
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0>>.
    Found 1-bit register for signal <mem<1>>.
    Found 1-bit register for signal <mem<2>>.
    Found 1-bit register for signal <mem<3>>.
    Found 1-bit register for signal <mem<4>>.
    Found 1-bit register for signal <mem<5>>.
    Found 1-bit register for signal <mem<6>>.
    Found 1-bit register for signal <mem<7>>.
    Found 1-bit register for signal <mem<8>>.
    Found 1-bit register for signal <mem<9>>.
    Found 1-bit register for signal <mem<10>>.
    Found 1-bit register for signal <mem<11>>.
    Found 1-bit register for signal <mem<12>>.
    Found 1-bit register for signal <mem<13>>.
    Found 1-bit register for signal <mem<14>>.
    Found 1-bit register for signal <mem<15>>.
    Found 4-bit subtractor for signal <index[3]_GND_71_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_71_o_add_4_OUT> created at line 279.
    Found 1-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <image_processor_INPUT_STREAM_fifo_3> synthesized.

Synthesizing Unit <image_processor_OUTPUT_STREAM_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor_OUTPUT_STREAM_if.v".
    Summary:
	no macro.
Unit <image_processor_OUTPUT_STREAM_if> synthesized.

Synthesizing Unit <image_processor_OUTPUT_STREAM_reg_slice>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor_OUTPUT_STREAM_if.v".
        N = 44
    Found 44-bit register for signal <data_p2>.
    Found 1-bit register for signal <s_ready_t>.
    Found 2-bit register for signal <state>.
    Found 44-bit register for signal <data_p1>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit 4-to-1 multiplexer for signal <next> created at line 379.
    Summary:
	inferred  89 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <image_processor_OUTPUT_STREAM_reg_slice> synthesized.

Synthesizing Unit <image_processor_OUTPUT_STREAM_fifo_1>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor_OUTPUT_STREAM_if.v".
        DATA_BITS = 32
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><31>>.
    Found 1-bit register for signal <mem<0><30>>.
    Found 1-bit register for signal <mem<0><29>>.
    Found 1-bit register for signal <mem<0><28>>.
    Found 1-bit register for signal <mem<0><27>>.
    Found 1-bit register for signal <mem<0><26>>.
    Found 1-bit register for signal <mem<0><25>>.
    Found 1-bit register for signal <mem<0><24>>.
    Found 1-bit register for signal <mem<0><23>>.
    Found 1-bit register for signal <mem<0><22>>.
    Found 1-bit register for signal <mem<0><21>>.
    Found 1-bit register for signal <mem<0><20>>.
    Found 1-bit register for signal <mem<0><19>>.
    Found 1-bit register for signal <mem<0><18>>.
    Found 1-bit register for signal <mem<0><17>>.
    Found 1-bit register for signal <mem<0><16>>.
    Found 1-bit register for signal <mem<0><15>>.
    Found 1-bit register for signal <mem<0><14>>.
    Found 1-bit register for signal <mem<0><13>>.
    Found 1-bit register for signal <mem<0><12>>.
    Found 1-bit register for signal <mem<0><11>>.
    Found 1-bit register for signal <mem<0><10>>.
    Found 1-bit register for signal <mem<0><9>>.
    Found 1-bit register for signal <mem<0><8>>.
    Found 1-bit register for signal <mem<0><7>>.
    Found 1-bit register for signal <mem<0><6>>.
    Found 1-bit register for signal <mem<0><5>>.
    Found 1-bit register for signal <mem<0><4>>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><31>>.
    Found 1-bit register for signal <mem<1><30>>.
    Found 1-bit register for signal <mem<1><29>>.
    Found 1-bit register for signal <mem<1><28>>.
    Found 1-bit register for signal <mem<1><27>>.
    Found 1-bit register for signal <mem<1><26>>.
    Found 1-bit register for signal <mem<1><25>>.
    Found 1-bit register for signal <mem<1><24>>.
    Found 1-bit register for signal <mem<1><23>>.
    Found 1-bit register for signal <mem<1><22>>.
    Found 1-bit register for signal <mem<1><21>>.
    Found 1-bit register for signal <mem<1><20>>.
    Found 1-bit register for signal <mem<1><19>>.
    Found 1-bit register for signal <mem<1><18>>.
    Found 1-bit register for signal <mem<1><17>>.
    Found 1-bit register for signal <mem<1><16>>.
    Found 1-bit register for signal <mem<1><15>>.
    Found 1-bit register for signal <mem<1><14>>.
    Found 1-bit register for signal <mem<1><13>>.
    Found 1-bit register for signal <mem<1><12>>.
    Found 1-bit register for signal <mem<1><11>>.
    Found 1-bit register for signal <mem<1><10>>.
    Found 1-bit register for signal <mem<1><9>>.
    Found 1-bit register for signal <mem<1><8>>.
    Found 1-bit register for signal <mem<1><7>>.
    Found 1-bit register for signal <mem<1><6>>.
    Found 1-bit register for signal <mem<1><5>>.
    Found 1-bit register for signal <mem<1><4>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><31>>.
    Found 1-bit register for signal <mem<2><30>>.
    Found 1-bit register for signal <mem<2><29>>.
    Found 1-bit register for signal <mem<2><28>>.
    Found 1-bit register for signal <mem<2><27>>.
    Found 1-bit register for signal <mem<2><26>>.
    Found 1-bit register for signal <mem<2><25>>.
    Found 1-bit register for signal <mem<2><24>>.
    Found 1-bit register for signal <mem<2><23>>.
    Found 1-bit register for signal <mem<2><22>>.
    Found 1-bit register for signal <mem<2><21>>.
    Found 1-bit register for signal <mem<2><20>>.
    Found 1-bit register for signal <mem<2><19>>.
    Found 1-bit register for signal <mem<2><18>>.
    Found 1-bit register for signal <mem<2><17>>.
    Found 1-bit register for signal <mem<2><16>>.
    Found 1-bit register for signal <mem<2><15>>.
    Found 1-bit register for signal <mem<2><14>>.
    Found 1-bit register for signal <mem<2><13>>.
    Found 1-bit register for signal <mem<2><12>>.
    Found 1-bit register for signal <mem<2><11>>.
    Found 1-bit register for signal <mem<2><10>>.
    Found 1-bit register for signal <mem<2><9>>.
    Found 1-bit register for signal <mem<2><8>>.
    Found 1-bit register for signal <mem<2><7>>.
    Found 1-bit register for signal <mem<2><6>>.
    Found 1-bit register for signal <mem<2><5>>.
    Found 1-bit register for signal <mem<2><4>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><31>>.
    Found 1-bit register for signal <mem<3><30>>.
    Found 1-bit register for signal <mem<3><29>>.
    Found 1-bit register for signal <mem<3><28>>.
    Found 1-bit register for signal <mem<3><27>>.
    Found 1-bit register for signal <mem<3><26>>.
    Found 1-bit register for signal <mem<3><25>>.
    Found 1-bit register for signal <mem<3><24>>.
    Found 1-bit register for signal <mem<3><23>>.
    Found 1-bit register for signal <mem<3><22>>.
    Found 1-bit register for signal <mem<3><21>>.
    Found 1-bit register for signal <mem<3><20>>.
    Found 1-bit register for signal <mem<3><19>>.
    Found 1-bit register for signal <mem<3><18>>.
    Found 1-bit register for signal <mem<3><17>>.
    Found 1-bit register for signal <mem<3><16>>.
    Found 1-bit register for signal <mem<3><15>>.
    Found 1-bit register for signal <mem<3><14>>.
    Found 1-bit register for signal <mem<3><13>>.
    Found 1-bit register for signal <mem<3><12>>.
    Found 1-bit register for signal <mem<3><11>>.
    Found 1-bit register for signal <mem<3><10>>.
    Found 1-bit register for signal <mem<3><9>>.
    Found 1-bit register for signal <mem<3><8>>.
    Found 1-bit register for signal <mem<3><7>>.
    Found 1-bit register for signal <mem<3><6>>.
    Found 1-bit register for signal <mem<3><5>>.
    Found 1-bit register for signal <mem<3><4>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><31>>.
    Found 1-bit register for signal <mem<4><30>>.
    Found 1-bit register for signal <mem<4><29>>.
    Found 1-bit register for signal <mem<4><28>>.
    Found 1-bit register for signal <mem<4><27>>.
    Found 1-bit register for signal <mem<4><26>>.
    Found 1-bit register for signal <mem<4><25>>.
    Found 1-bit register for signal <mem<4><24>>.
    Found 1-bit register for signal <mem<4><23>>.
    Found 1-bit register for signal <mem<4><22>>.
    Found 1-bit register for signal <mem<4><21>>.
    Found 1-bit register for signal <mem<4><20>>.
    Found 1-bit register for signal <mem<4><19>>.
    Found 1-bit register for signal <mem<4><18>>.
    Found 1-bit register for signal <mem<4><17>>.
    Found 1-bit register for signal <mem<4><16>>.
    Found 1-bit register for signal <mem<4><15>>.
    Found 1-bit register for signal <mem<4><14>>.
    Found 1-bit register for signal <mem<4><13>>.
    Found 1-bit register for signal <mem<4><12>>.
    Found 1-bit register for signal <mem<4><11>>.
    Found 1-bit register for signal <mem<4><10>>.
    Found 1-bit register for signal <mem<4><9>>.
    Found 1-bit register for signal <mem<4><8>>.
    Found 1-bit register for signal <mem<4><7>>.
    Found 1-bit register for signal <mem<4><6>>.
    Found 1-bit register for signal <mem<4><5>>.
    Found 1-bit register for signal <mem<4><4>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><31>>.
    Found 1-bit register for signal <mem<5><30>>.
    Found 1-bit register for signal <mem<5><29>>.
    Found 1-bit register for signal <mem<5><28>>.
    Found 1-bit register for signal <mem<5><27>>.
    Found 1-bit register for signal <mem<5><26>>.
    Found 1-bit register for signal <mem<5><25>>.
    Found 1-bit register for signal <mem<5><24>>.
    Found 1-bit register for signal <mem<5><23>>.
    Found 1-bit register for signal <mem<5><22>>.
    Found 1-bit register for signal <mem<5><21>>.
    Found 1-bit register for signal <mem<5><20>>.
    Found 1-bit register for signal <mem<5><19>>.
    Found 1-bit register for signal <mem<5><18>>.
    Found 1-bit register for signal <mem<5><17>>.
    Found 1-bit register for signal <mem<5><16>>.
    Found 1-bit register for signal <mem<5><15>>.
    Found 1-bit register for signal <mem<5><14>>.
    Found 1-bit register for signal <mem<5><13>>.
    Found 1-bit register for signal <mem<5><12>>.
    Found 1-bit register for signal <mem<5><11>>.
    Found 1-bit register for signal <mem<5><10>>.
    Found 1-bit register for signal <mem<5><9>>.
    Found 1-bit register for signal <mem<5><8>>.
    Found 1-bit register for signal <mem<5><7>>.
    Found 1-bit register for signal <mem<5><6>>.
    Found 1-bit register for signal <mem<5><5>>.
    Found 1-bit register for signal <mem<5><4>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><31>>.
    Found 1-bit register for signal <mem<6><30>>.
    Found 1-bit register for signal <mem<6><29>>.
    Found 1-bit register for signal <mem<6><28>>.
    Found 1-bit register for signal <mem<6><27>>.
    Found 1-bit register for signal <mem<6><26>>.
    Found 1-bit register for signal <mem<6><25>>.
    Found 1-bit register for signal <mem<6><24>>.
    Found 1-bit register for signal <mem<6><23>>.
    Found 1-bit register for signal <mem<6><22>>.
    Found 1-bit register for signal <mem<6><21>>.
    Found 1-bit register for signal <mem<6><20>>.
    Found 1-bit register for signal <mem<6><19>>.
    Found 1-bit register for signal <mem<6><18>>.
    Found 1-bit register for signal <mem<6><17>>.
    Found 1-bit register for signal <mem<6><16>>.
    Found 1-bit register for signal <mem<6><15>>.
    Found 1-bit register for signal <mem<6><14>>.
    Found 1-bit register for signal <mem<6><13>>.
    Found 1-bit register for signal <mem<6><12>>.
    Found 1-bit register for signal <mem<6><11>>.
    Found 1-bit register for signal <mem<6><10>>.
    Found 1-bit register for signal <mem<6><9>>.
    Found 1-bit register for signal <mem<6><8>>.
    Found 1-bit register for signal <mem<6><7>>.
    Found 1-bit register for signal <mem<6><6>>.
    Found 1-bit register for signal <mem<6><5>>.
    Found 1-bit register for signal <mem<6><4>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><31>>.
    Found 1-bit register for signal <mem<7><30>>.
    Found 1-bit register for signal <mem<7><29>>.
    Found 1-bit register for signal <mem<7><28>>.
    Found 1-bit register for signal <mem<7><27>>.
    Found 1-bit register for signal <mem<7><26>>.
    Found 1-bit register for signal <mem<7><25>>.
    Found 1-bit register for signal <mem<7><24>>.
    Found 1-bit register for signal <mem<7><23>>.
    Found 1-bit register for signal <mem<7><22>>.
    Found 1-bit register for signal <mem<7><21>>.
    Found 1-bit register for signal <mem<7><20>>.
    Found 1-bit register for signal <mem<7><19>>.
    Found 1-bit register for signal <mem<7><18>>.
    Found 1-bit register for signal <mem<7><17>>.
    Found 1-bit register for signal <mem<7><16>>.
    Found 1-bit register for signal <mem<7><15>>.
    Found 1-bit register for signal <mem<7><14>>.
    Found 1-bit register for signal <mem<7><13>>.
    Found 1-bit register for signal <mem<7><12>>.
    Found 1-bit register for signal <mem<7><11>>.
    Found 1-bit register for signal <mem<7><10>>.
    Found 1-bit register for signal <mem<7><9>>.
    Found 1-bit register for signal <mem<7><8>>.
    Found 1-bit register for signal <mem<7><7>>.
    Found 1-bit register for signal <mem<7><6>>.
    Found 1-bit register for signal <mem<7><5>>.
    Found 1-bit register for signal <mem<7><4>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><31>>.
    Found 1-bit register for signal <mem<8><30>>.
    Found 1-bit register for signal <mem<8><29>>.
    Found 1-bit register for signal <mem<8><28>>.
    Found 1-bit register for signal <mem<8><27>>.
    Found 1-bit register for signal <mem<8><26>>.
    Found 1-bit register for signal <mem<8><25>>.
    Found 1-bit register for signal <mem<8><24>>.
    Found 1-bit register for signal <mem<8><23>>.
    Found 1-bit register for signal <mem<8><22>>.
    Found 1-bit register for signal <mem<8><21>>.
    Found 1-bit register for signal <mem<8><20>>.
    Found 1-bit register for signal <mem<8><19>>.
    Found 1-bit register for signal <mem<8><18>>.
    Found 1-bit register for signal <mem<8><17>>.
    Found 1-bit register for signal <mem<8><16>>.
    Found 1-bit register for signal <mem<8><15>>.
    Found 1-bit register for signal <mem<8><14>>.
    Found 1-bit register for signal <mem<8><13>>.
    Found 1-bit register for signal <mem<8><12>>.
    Found 1-bit register for signal <mem<8><11>>.
    Found 1-bit register for signal <mem<8><10>>.
    Found 1-bit register for signal <mem<8><9>>.
    Found 1-bit register for signal <mem<8><8>>.
    Found 1-bit register for signal <mem<8><7>>.
    Found 1-bit register for signal <mem<8><6>>.
    Found 1-bit register for signal <mem<8><5>>.
    Found 1-bit register for signal <mem<8><4>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><31>>.
    Found 1-bit register for signal <mem<9><30>>.
    Found 1-bit register for signal <mem<9><29>>.
    Found 1-bit register for signal <mem<9><28>>.
    Found 1-bit register for signal <mem<9><27>>.
    Found 1-bit register for signal <mem<9><26>>.
    Found 1-bit register for signal <mem<9><25>>.
    Found 1-bit register for signal <mem<9><24>>.
    Found 1-bit register for signal <mem<9><23>>.
    Found 1-bit register for signal <mem<9><22>>.
    Found 1-bit register for signal <mem<9><21>>.
    Found 1-bit register for signal <mem<9><20>>.
    Found 1-bit register for signal <mem<9><19>>.
    Found 1-bit register for signal <mem<9><18>>.
    Found 1-bit register for signal <mem<9><17>>.
    Found 1-bit register for signal <mem<9><16>>.
    Found 1-bit register for signal <mem<9><15>>.
    Found 1-bit register for signal <mem<9><14>>.
    Found 1-bit register for signal <mem<9><13>>.
    Found 1-bit register for signal <mem<9><12>>.
    Found 1-bit register for signal <mem<9><11>>.
    Found 1-bit register for signal <mem<9><10>>.
    Found 1-bit register for signal <mem<9><9>>.
    Found 1-bit register for signal <mem<9><8>>.
    Found 1-bit register for signal <mem<9><7>>.
    Found 1-bit register for signal <mem<9><6>>.
    Found 1-bit register for signal <mem<9><5>>.
    Found 1-bit register for signal <mem<9><4>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><31>>.
    Found 1-bit register for signal <mem<10><30>>.
    Found 1-bit register for signal <mem<10><29>>.
    Found 1-bit register for signal <mem<10><28>>.
    Found 1-bit register for signal <mem<10><27>>.
    Found 1-bit register for signal <mem<10><26>>.
    Found 1-bit register for signal <mem<10><25>>.
    Found 1-bit register for signal <mem<10><24>>.
    Found 1-bit register for signal <mem<10><23>>.
    Found 1-bit register for signal <mem<10><22>>.
    Found 1-bit register for signal <mem<10><21>>.
    Found 1-bit register for signal <mem<10><20>>.
    Found 1-bit register for signal <mem<10><19>>.
    Found 1-bit register for signal <mem<10><18>>.
    Found 1-bit register for signal <mem<10><17>>.
    Found 1-bit register for signal <mem<10><16>>.
    Found 1-bit register for signal <mem<10><15>>.
    Found 1-bit register for signal <mem<10><14>>.
    Found 1-bit register for signal <mem<10><13>>.
    Found 1-bit register for signal <mem<10><12>>.
    Found 1-bit register for signal <mem<10><11>>.
    Found 1-bit register for signal <mem<10><10>>.
    Found 1-bit register for signal <mem<10><9>>.
    Found 1-bit register for signal <mem<10><8>>.
    Found 1-bit register for signal <mem<10><7>>.
    Found 1-bit register for signal <mem<10><6>>.
    Found 1-bit register for signal <mem<10><5>>.
    Found 1-bit register for signal <mem<10><4>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><31>>.
    Found 1-bit register for signal <mem<11><30>>.
    Found 1-bit register for signal <mem<11><29>>.
    Found 1-bit register for signal <mem<11><28>>.
    Found 1-bit register for signal <mem<11><27>>.
    Found 1-bit register for signal <mem<11><26>>.
    Found 1-bit register for signal <mem<11><25>>.
    Found 1-bit register for signal <mem<11><24>>.
    Found 1-bit register for signal <mem<11><23>>.
    Found 1-bit register for signal <mem<11><22>>.
    Found 1-bit register for signal <mem<11><21>>.
    Found 1-bit register for signal <mem<11><20>>.
    Found 1-bit register for signal <mem<11><19>>.
    Found 1-bit register for signal <mem<11><18>>.
    Found 1-bit register for signal <mem<11><17>>.
    Found 1-bit register for signal <mem<11><16>>.
    Found 1-bit register for signal <mem<11><15>>.
    Found 1-bit register for signal <mem<11><14>>.
    Found 1-bit register for signal <mem<11><13>>.
    Found 1-bit register for signal <mem<11><12>>.
    Found 1-bit register for signal <mem<11><11>>.
    Found 1-bit register for signal <mem<11><10>>.
    Found 1-bit register for signal <mem<11><9>>.
    Found 1-bit register for signal <mem<11><8>>.
    Found 1-bit register for signal <mem<11><7>>.
    Found 1-bit register for signal <mem<11><6>>.
    Found 1-bit register for signal <mem<11><5>>.
    Found 1-bit register for signal <mem<11><4>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><31>>.
    Found 1-bit register for signal <mem<12><30>>.
    Found 1-bit register for signal <mem<12><29>>.
    Found 1-bit register for signal <mem<12><28>>.
    Found 1-bit register for signal <mem<12><27>>.
    Found 1-bit register for signal <mem<12><26>>.
    Found 1-bit register for signal <mem<12><25>>.
    Found 1-bit register for signal <mem<12><24>>.
    Found 1-bit register for signal <mem<12><23>>.
    Found 1-bit register for signal <mem<12><22>>.
    Found 1-bit register for signal <mem<12><21>>.
    Found 1-bit register for signal <mem<12><20>>.
    Found 1-bit register for signal <mem<12><19>>.
    Found 1-bit register for signal <mem<12><18>>.
    Found 1-bit register for signal <mem<12><17>>.
    Found 1-bit register for signal <mem<12><16>>.
    Found 1-bit register for signal <mem<12><15>>.
    Found 1-bit register for signal <mem<12><14>>.
    Found 1-bit register for signal <mem<12><13>>.
    Found 1-bit register for signal <mem<12><12>>.
    Found 1-bit register for signal <mem<12><11>>.
    Found 1-bit register for signal <mem<12><10>>.
    Found 1-bit register for signal <mem<12><9>>.
    Found 1-bit register for signal <mem<12><8>>.
    Found 1-bit register for signal <mem<12><7>>.
    Found 1-bit register for signal <mem<12><6>>.
    Found 1-bit register for signal <mem<12><5>>.
    Found 1-bit register for signal <mem<12><4>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><31>>.
    Found 1-bit register for signal <mem<13><30>>.
    Found 1-bit register for signal <mem<13><29>>.
    Found 1-bit register for signal <mem<13><28>>.
    Found 1-bit register for signal <mem<13><27>>.
    Found 1-bit register for signal <mem<13><26>>.
    Found 1-bit register for signal <mem<13><25>>.
    Found 1-bit register for signal <mem<13><24>>.
    Found 1-bit register for signal <mem<13><23>>.
    Found 1-bit register for signal <mem<13><22>>.
    Found 1-bit register for signal <mem<13><21>>.
    Found 1-bit register for signal <mem<13><20>>.
    Found 1-bit register for signal <mem<13><19>>.
    Found 1-bit register for signal <mem<13><18>>.
    Found 1-bit register for signal <mem<13><17>>.
    Found 1-bit register for signal <mem<13><16>>.
    Found 1-bit register for signal <mem<13><15>>.
    Found 1-bit register for signal <mem<13><14>>.
    Found 1-bit register for signal <mem<13><13>>.
    Found 1-bit register for signal <mem<13><12>>.
    Found 1-bit register for signal <mem<13><11>>.
    Found 1-bit register for signal <mem<13><10>>.
    Found 1-bit register for signal <mem<13><9>>.
    Found 1-bit register for signal <mem<13><8>>.
    Found 1-bit register for signal <mem<13><7>>.
    Found 1-bit register for signal <mem<13><6>>.
    Found 1-bit register for signal <mem<13><5>>.
    Found 1-bit register for signal <mem<13><4>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><31>>.
    Found 1-bit register for signal <mem<14><30>>.
    Found 1-bit register for signal <mem<14><29>>.
    Found 1-bit register for signal <mem<14><28>>.
    Found 1-bit register for signal <mem<14><27>>.
    Found 1-bit register for signal <mem<14><26>>.
    Found 1-bit register for signal <mem<14><25>>.
    Found 1-bit register for signal <mem<14><24>>.
    Found 1-bit register for signal <mem<14><23>>.
    Found 1-bit register for signal <mem<14><22>>.
    Found 1-bit register for signal <mem<14><21>>.
    Found 1-bit register for signal <mem<14><20>>.
    Found 1-bit register for signal <mem<14><19>>.
    Found 1-bit register for signal <mem<14><18>>.
    Found 1-bit register for signal <mem<14><17>>.
    Found 1-bit register for signal <mem<14><16>>.
    Found 1-bit register for signal <mem<14><15>>.
    Found 1-bit register for signal <mem<14><14>>.
    Found 1-bit register for signal <mem<14><13>>.
    Found 1-bit register for signal <mem<14><12>>.
    Found 1-bit register for signal <mem<14><11>>.
    Found 1-bit register for signal <mem<14><10>>.
    Found 1-bit register for signal <mem<14><9>>.
    Found 1-bit register for signal <mem<14><8>>.
    Found 1-bit register for signal <mem<14><7>>.
    Found 1-bit register for signal <mem<14><6>>.
    Found 1-bit register for signal <mem<14><5>>.
    Found 1-bit register for signal <mem<14><4>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><31>>.
    Found 1-bit register for signal <mem<15><30>>.
    Found 1-bit register for signal <mem<15><29>>.
    Found 1-bit register for signal <mem<15><28>>.
    Found 1-bit register for signal <mem<15><27>>.
    Found 1-bit register for signal <mem<15><26>>.
    Found 1-bit register for signal <mem<15><25>>.
    Found 1-bit register for signal <mem<15><24>>.
    Found 1-bit register for signal <mem<15><23>>.
    Found 1-bit register for signal <mem<15><22>>.
    Found 1-bit register for signal <mem<15><21>>.
    Found 1-bit register for signal <mem<15><20>>.
    Found 1-bit register for signal <mem<15><19>>.
    Found 1-bit register for signal <mem<15><18>>.
    Found 1-bit register for signal <mem<15><17>>.
    Found 1-bit register for signal <mem<15><16>>.
    Found 1-bit register for signal <mem<15><15>>.
    Found 1-bit register for signal <mem<15><14>>.
    Found 1-bit register for signal <mem<15><13>>.
    Found 1-bit register for signal <mem<15><12>>.
    Found 1-bit register for signal <mem<15><11>>.
    Found 1-bit register for signal <mem<15><10>>.
    Found 1-bit register for signal <mem<15><9>>.
    Found 1-bit register for signal <mem<15><8>>.
    Found 1-bit register for signal <mem<15><7>>.
    Found 1-bit register for signal <mem<15><6>>.
    Found 1-bit register for signal <mem<15><5>>.
    Found 1-bit register for signal <mem<15><4>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_75_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_75_o_add_4_OUT> created at line 279.
    Found 32-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 518 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <image_processor_OUTPUT_STREAM_fifo_1> synthesized.

Synthesizing Unit <image_processor_OUTPUT_STREAM_fifo_2>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor_OUTPUT_STREAM_if.v".
        DATA_BITS = 4
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_77_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_77_o_add_4_OUT> created at line 279.
    Found 4-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <image_processor_OUTPUT_STREAM_fifo_2> synthesized.

Synthesizing Unit <image_processor_OUTPUT_STREAM_fifo_3>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor_OUTPUT_STREAM_if.v".
        DATA_BITS = 1
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0>>.
    Found 1-bit register for signal <mem<1>>.
    Found 1-bit register for signal <mem<2>>.
    Found 1-bit register for signal <mem<3>>.
    Found 1-bit register for signal <mem<4>>.
    Found 1-bit register for signal <mem<5>>.
    Found 1-bit register for signal <mem<6>>.
    Found 1-bit register for signal <mem<7>>.
    Found 1-bit register for signal <mem<8>>.
    Found 1-bit register for signal <mem<9>>.
    Found 1-bit register for signal <mem<10>>.
    Found 1-bit register for signal <mem<11>>.
    Found 1-bit register for signal <mem<12>>.
    Found 1-bit register for signal <mem<13>>.
    Found 1-bit register for signal <mem<14>>.
    Found 1-bit register for signal <mem<15>>.
    Found 4-bit subtractor for signal <index[3]_GND_79_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_79_o_add_4_OUT> created at line 279.
    Found 1-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <image_processor_OUTPUT_STREAM_fifo_3> synthesized.

Synthesizing Unit <image_processor_ap_rst_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_processor_top_v1_08_a/synhdl/verilog/image_processor_ap_rst_if.v".
        RESET_ACTIVE_LOW = 1
    Summary:
	no macro.
Unit <image_processor_ap_rst_if> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 18
 640x8-bit dual-port RAM                               : 18
# Multipliers                                          : 3
 19x9-bit multiplier                                   : 1
 21x9-bit multiplier                                   : 1
 22x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 229
 11-bit adder                                          : 6
 11-bit subtractor                                     : 6
 12-bit adder                                          : 10
 13-bit adder                                          : 41
 13-bit subtractor                                     : 24
 14-bit adder                                          : 24
 14-bit subtractor                                     : 24
 15-bit adder                                          : 24
 2-bit adder                                           : 10
 2-bit addsub                                          : 12
 2-bit subtractor                                      : 18
 28-bit adder                                          : 1
 29-bit adder                                          : 1
 3-bit addsub                                          : 10
 4-bit addsub                                          : 14
 9-bit adder                                           : 1
 9-bit subtractor                                      : 3
# Registers                                            : 779
 1-bit register                                        : 354
 10-bit register                                       : 18
 12-bit register                                       : 25
 13-bit register                                       : 15
 16-bit register                                       : 12
 2-bit register                                        : 51
 3-bit register                                        : 10
 32-bit register                                       : 39
 36-bit register                                       : 10
 4-bit register                                        : 78
 44-bit register                                       : 4
 5-bit register                                        : 1
 8-bit register                                        : 162
# Comparators                                          : 131
 12-bit comparator equal                               : 6
 12-bit comparator greater                             : 4
 13-bit comparator equal                               : 1
 13-bit comparator greater                             : 34
 14-bit comparator greater                             : 50
 2-bit comparator equal                                : 12
 8-bit comparator greater                              : 24
# Multiplexers                                         : 586
 1-bit 16-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 85
 12-bit 2-to-1 multiplexer                             : 10
 12-bit 3-to-1 multiplexer                             : 10
 13-bit 2-to-1 multiplexer                             : 96
 14-bit 2-to-1 multiplexer                             : 24
 15-bit 2-to-1 multiplexer                             : 168
 2-bit 2-to-1 multiplexer                              : 14
 2-bit 4-to-1 multiplexer                              : 2
 32-bit 16-to-1 multiplexer                            : 2
 32-bit 2-to-1 multiplexer                             : 6
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 4
 44-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 154
# FSMs                                                 : 9
# Xors                                                 : 52
 1-bit xor2                                            : 2
 13-bit xor2                                           : 48
 2-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <AXIvideo2Mat_32_480_640_32_s>.
The following registers are absorbed into counter <p_1_reg_233>: 1 register on signal <p_1_reg_233>.
Unit <AXIvideo2Mat_32_480_640_32_s> synthesized (advanced).

Synthesizing (advanced) Unit <CvtColor_0_32_32_480_640_s>.
The following registers are absorbed into counter <j_reg_148>: 1 register on signal <j_reg_148>.
	Multiplier <Mmult_n0132> in block <CvtColor_0_32_32_480_640_s> and adder/subtractor <Madd_p_Val2_6_fu_226_p2> in block <CvtColor_0_32_32_480_640_s> are combined into a MAC<Maddsub_n0132>.
	Multiplier <Mmult_n0129> in block <CvtColor_0_32_32_480_640_s> and adder/subtractor <Madd_p_Val2_5_fu_216_p2> in block <CvtColor_0_32_32_480_640_s> are combined into a MAC<Maddsub_n0129>.
Unit <CvtColor_0_32_32_480_640_s> synthesized (advanced).

Synthesizing (advanced) Unit <Erode_32_32_480_640_s>.
The following registers are absorbed into counter <p_025_0_i_i_reg_547>: 1 register on signal <p_025_0_i_i_reg_547>.
INFO:Xst:3226 - The RAM <k_buf_0_val_2_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_0_val_2_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_0_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_0_val_2_addr_reg_2826> |          |
    |     diA            | connected to signal <k_buf_0_val_1_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <x_borderInterpolate_fu_724_ap_return> |          |
    |     doB            | connected to signal <k_buf_0_val_2_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_1_val_2_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_1_val_2_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_1_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_1_val_2_addr_reg_2880> |          |
    |     diA            | connected to signal <k_buf_1_val_1_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <x_1_borderInterpolate_fu_740_ap_return> |          |
    |     doB            | connected to signal <k_buf_1_val_2_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_2_val_2_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_2_val_2_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_2_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_2_val_2_addr_reg_2930> |          |
    |     diA            | connected to signal <k_buf_2_val_1_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <x_2_borderInterpolate_fu_756_ap_return> |          |
    |     doB            | connected to signal <k_buf_2_val_2_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_0_val_1_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_0_val_1_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_0_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_0_val_1_addr_reg_2820> |          |
    |     diA            | connected to signal <k_buf_0_val_0_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <x_borderInterpolate_fu_724_ap_return> |          |
    |     doB            | connected to signal <k_buf_0_val_1_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_1_val_1_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_1_val_1_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_1_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_1_val_1_addr_reg_2874> |          |
    |     diA            | connected to signal <k_buf_1_val_0_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <x_1_borderInterpolate_fu_740_ap_return> |          |
    |     doB            | connected to signal <k_buf_1_val_1_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_2_val_1_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_2_val_1_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_2_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_2_val_1_addr_reg_2924> |          |
    |     diA            | connected to signal <k_buf_2_val_0_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <x_2_borderInterpolate_fu_756_ap_return> |          |
    |     doB            | connected to signal <k_buf_2_val_1_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_0_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_0_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_0_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_0_val_0_addr_reg_2814> |          |
    |     diA            | connected to signal <p_src_data_stream_0_V_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <x_borderInterpolate_fu_724_ap_return> |          |
    |     doB            | connected to signal <k_buf_0_val_0_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_1_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_1_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_1_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_1_val_0_addr_reg_2868> |          |
    |     diA            | connected to signal <p_src_data_stream_1_V_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <x_1_borderInterpolate_fu_740_ap_return> |          |
    |     doB            | connected to signal <k_buf_1_val_0_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_2_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_2_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_2_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_2_val_0_addr_reg_2918> |          |
    |     diA            | connected to signal <p_src_data_stream_2_V_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <x_2_borderInterpolate_fu_756_ap_return> |          |
    |     doB            | connected to signal <k_buf_2_val_0_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Erode_32_32_480_640_s> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_0_cols_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_0_cols_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_0_cols_V_channel>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_0_cols_V_channel> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_0_data_stream_0_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_0_data_stream_0_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_0_data_stream_1_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_0_data_stream_1_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_0_data_stream_2_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_0_data_stream_2_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_0_rows_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_0_rows_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_0_rows_V_channel9>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_0_rows_V_channel9> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_1_cols_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_1_cols_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_1_data_stream_0_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_1_data_stream_0_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_1_data_stream_1_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_1_data_stream_1_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_1_data_stream_2_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_1_data_stream_2_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_1_rows_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_1_rows_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_2_cols_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_2_cols_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_2_data_stream_0_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_2_data_stream_0_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_2_data_stream_1_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_2_data_stream_1_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_2_data_stream_2_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_2_data_stream_2_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_2_rows_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_2_rows_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_3_cols_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_3_cols_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_3_data_stream_0_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_3_data_stream_0_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_3_data_stream_1_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_3_data_stream_1_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_3_data_stream_2_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_3_data_stream_2_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_3_rows_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_processor_img_3_rows_V> synthesized (advanced).

Synthesizing (advanced) Unit <Filter2D_32_32_int_int_480_640_3_3_s>.
The following registers are absorbed into counter <p_025_0_i_reg_559>: 1 register on signal <p_025_0_i_reg_559>.
INFO:Xst:3226 - The RAM <k_buf_0_val_2_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_0_val_2_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_0_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_0_val_2_addr_reg_2916> |          |
    |     diA            | connected to signal <k_buf_0_val_1_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <x_borderInterpolate_fu_736_ap_return> |          |
    |     doB            | connected to signal <k_buf_0_val_2_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_1_val_2_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_1_val_2_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_1_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_1_val_2_addr_reg_2970> |          |
    |     diA            | connected to signal <k_buf_1_val_1_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <x_1_borderInterpolate_fu_752_ap_return> |          |
    |     doB            | connected to signal <k_buf_1_val_2_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_2_val_2_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_2_val_2_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_2_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_2_val_2_addr_reg_3020> |          |
    |     diA            | connected to signal <k_buf_2_val_1_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <x_2_borderInterpolate_fu_768_ap_return> |          |
    |     doB            | connected to signal <k_buf_2_val_2_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_0_val_1_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_0_val_1_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_0_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_0_val_1_addr_reg_2910> |          |
    |     diA            | connected to signal <k_buf_0_val_0_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <x_borderInterpolate_fu_736_ap_return> |          |
    |     doB            | connected to signal <k_buf_0_val_1_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_1_val_1_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_1_val_1_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_1_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_1_val_1_addr_reg_2964> |          |
    |     diA            | connected to signal <k_buf_1_val_0_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <x_1_borderInterpolate_fu_752_ap_return> |          |
    |     doB            | connected to signal <k_buf_1_val_1_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_2_val_1_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_2_val_1_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_2_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_2_val_1_addr_reg_3014> |          |
    |     diA            | connected to signal <k_buf_2_val_0_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <x_2_borderInterpolate_fu_768_ap_return> |          |
    |     doB            | connected to signal <k_buf_2_val_1_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_0_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_0_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_0_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_0_val_0_addr_reg_2904> |          |
    |     diA            | connected to signal <p_src_data_stream_0_V_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <x_borderInterpolate_fu_736_ap_return> |          |
    |     doB            | connected to signal <k_buf_0_val_0_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_1_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_1_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_1_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_1_val_0_addr_reg_2958> |          |
    |     diA            | connected to signal <p_src_data_stream_1_V_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <x_1_borderInterpolate_fu_752_ap_return> |          |
    |     doB            | connected to signal <k_buf_1_val_0_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_2_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_2_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_2_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_2_val_0_addr_reg_3008> |          |
    |     diA            | connected to signal <p_src_data_stream_2_V_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <x_2_borderInterpolate_fu_768_ap_return> |          |
    |     doB            | connected to signal <k_buf_2_val_0_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
	The following adders/subtractors are grouped into adder tree <Madd__n17551> :
 	<Msub__n1753> in block <Filter2D_32_32_int_int_480_640_3_3_s>, 	<Msub__n1754> in block <Filter2D_32_32_int_int_480_640_3_3_s>.
	The following adders/subtractors are grouped into adder tree <Madd__n17511> :
 	<Msub__n1749> in block <Filter2D_32_32_int_int_480_640_3_3_s>, 	<Msub__n1750> in block <Filter2D_32_32_int_int_480_640_3_3_s>.
	The following adders/subtractors are grouped into adder tree <Madd__n17471> :
 	<Msub__n1745> in block <Filter2D_32_32_int_int_480_640_3_3_s>, 	<Msub__n1746> in block <Filter2D_32_32_int_int_480_640_3_3_s>.
Unit <Filter2D_32_32_int_int_480_640_3_3_s> synthesized (advanced).

Synthesizing (advanced) Unit <Mat2AXIvideo_32_480_640_32_s>.
The following registers are absorbed into counter <p_3_reg_178>: 1 register on signal <p_3_reg_178>.
Unit <Mat2AXIvideo_32_480_640_32_s> synthesized (advanced).

Synthesizing (advanced) Unit <image_processor_INPUT_STREAM_fifo_1>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <image_processor_INPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <image_processor_INPUT_STREAM_fifo_2>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <image_processor_INPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <image_processor_INPUT_STREAM_fifo_3>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <image_processor_INPUT_STREAM_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <image_processor_OUTPUT_STREAM_fifo_1>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <image_processor_OUTPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <image_processor_OUTPUT_STREAM_fifo_2>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <image_processor_OUTPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <image_processor_OUTPUT_STREAM_fifo_3>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <image_processor_OUTPUT_STREAM_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_0_cols_V_channel_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_processor_img_0_cols_V_channel_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_0_cols_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_processor_img_0_cols_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_0_data_stream_0_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_processor_img_0_data_stream_0_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_0_data_stream_1_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_processor_img_0_data_stream_1_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_0_data_stream_2_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_processor_img_0_data_stream_2_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_0_rows_V_channel9_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_processor_img_0_rows_V_channel9_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_0_rows_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_processor_img_0_rows_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_1_cols_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_processor_img_1_cols_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_1_data_stream_0_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_processor_img_1_data_stream_0_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_1_data_stream_1_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_processor_img_1_data_stream_1_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_1_data_stream_2_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_processor_img_1_data_stream_2_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_1_rows_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_processor_img_1_rows_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_2_cols_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_processor_img_2_cols_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_2_data_stream_0_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_processor_img_2_data_stream_0_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_2_data_stream_1_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_processor_img_2_data_stream_1_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_2_data_stream_2_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_processor_img_2_data_stream_2_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_2_rows_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_processor_img_2_rows_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_3_cols_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_processor_img_3_cols_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_3_data_stream_0_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_processor_img_3_data_stream_0_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_3_data_stream_1_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_processor_img_3_data_stream_1_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_3_data_stream_2_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_processor_img_3_data_stream_2_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_processor_img_3_rows_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_processor_img_3_rows_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <image_processor_INPUT_STREAM_fifo_1>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
	Found 16-bit dynamic shift register for signal <dout<4>>.
	Found 16-bit dynamic shift register for signal <dout<5>>.
	Found 16-bit dynamic shift register for signal <dout<6>>.
	Found 16-bit dynamic shift register for signal <dout<7>>.
	Found 16-bit dynamic shift register for signal <dout<8>>.
	Found 16-bit dynamic shift register for signal <dout<9>>.
	Found 16-bit dynamic shift register for signal <dout<10>>.
	Found 16-bit dynamic shift register for signal <dout<11>>.
	Found 16-bit dynamic shift register for signal <dout<12>>.
	Found 16-bit dynamic shift register for signal <dout<13>>.
	Found 16-bit dynamic shift register for signal <dout<14>>.
	Found 16-bit dynamic shift register for signal <dout<15>>.
	Found 16-bit dynamic shift register for signal <dout<16>>.
	Found 16-bit dynamic shift register for signal <dout<17>>.
	Found 16-bit dynamic shift register for signal <dout<18>>.
	Found 16-bit dynamic shift register for signal <dout<19>>.
	Found 16-bit dynamic shift register for signal <dout<20>>.
	Found 16-bit dynamic shift register for signal <dout<21>>.
	Found 16-bit dynamic shift register for signal <dout<22>>.
	Found 16-bit dynamic shift register for signal <dout<23>>.
	Found 16-bit dynamic shift register for signal <dout<24>>.
	Found 16-bit dynamic shift register for signal <dout<25>>.
	Found 16-bit dynamic shift register for signal <dout<26>>.
	Found 16-bit dynamic shift register for signal <dout<27>>.
	Found 16-bit dynamic shift register for signal <dout<28>>.
	Found 16-bit dynamic shift register for signal <dout<29>>.
	Found 16-bit dynamic shift register for signal <dout<30>>.
	Found 16-bit dynamic shift register for signal <dout<31>>.
Unit <image_processor_INPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <image_processor_INPUT_STREAM_fifo_2>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
Unit <image_processor_INPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <image_processor_INPUT_STREAM_fifo_3>.
	Found 16-bit dynamic shift register for signal <dout>.
Unit <image_processor_INPUT_STREAM_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <image_processor_OUTPUT_STREAM_fifo_1>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
	Found 16-bit dynamic shift register for signal <dout<4>>.
	Found 16-bit dynamic shift register for signal <dout<5>>.
	Found 16-bit dynamic shift register for signal <dout<6>>.
	Found 16-bit dynamic shift register for signal <dout<7>>.
	Found 16-bit dynamic shift register for signal <dout<8>>.
	Found 16-bit dynamic shift register for signal <dout<9>>.
	Found 16-bit dynamic shift register for signal <dout<10>>.
	Found 16-bit dynamic shift register for signal <dout<11>>.
	Found 16-bit dynamic shift register for signal <dout<12>>.
	Found 16-bit dynamic shift register for signal <dout<13>>.
	Found 16-bit dynamic shift register for signal <dout<14>>.
	Found 16-bit dynamic shift register for signal <dout<15>>.
	Found 16-bit dynamic shift register for signal <dout<16>>.
	Found 16-bit dynamic shift register for signal <dout<17>>.
	Found 16-bit dynamic shift register for signal <dout<18>>.
	Found 16-bit dynamic shift register for signal <dout<19>>.
	Found 16-bit dynamic shift register for signal <dout<20>>.
	Found 16-bit dynamic shift register for signal <dout<21>>.
	Found 16-bit dynamic shift register for signal <dout<22>>.
	Found 16-bit dynamic shift register for signal <dout<23>>.
	Found 16-bit dynamic shift register for signal <dout<24>>.
	Found 16-bit dynamic shift register for signal <dout<25>>.
	Found 16-bit dynamic shift register for signal <dout<26>>.
	Found 16-bit dynamic shift register for signal <dout<27>>.
	Found 16-bit dynamic shift register for signal <dout<28>>.
	Found 16-bit dynamic shift register for signal <dout<29>>.
	Found 16-bit dynamic shift register for signal <dout<30>>.
	Found 16-bit dynamic shift register for signal <dout<31>>.
Unit <image_processor_OUTPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <image_processor_OUTPUT_STREAM_fifo_2>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
Unit <image_processor_OUTPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <image_processor_OUTPUT_STREAM_fifo_3>.
	Found 16-bit dynamic shift register for signal <dout>.
Unit <image_processor_OUTPUT_STREAM_fifo_3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 18
 640x8-bit dual-port block RAM                         : 18
# MACs                                                 : 2
 21x9-to-28-bit MAC                                    : 1
 22x9-to-29-bit MAC                                    : 1
# Multipliers                                          : 1
 19x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 177
 11-bit adder                                          : 3
 12-bit adder                                          : 5
 13-bit adder                                          : 41
 13-bit subtractor                                     : 24
 14-bit adder                                          : 24
 14-bit subtractor                                     : 24
 15-bit adder                                          : 24
 2-bit adder                                           : 10
 2-bit subtractor                                      : 18
 9-bit adder                                           : 1
 9-bit subtractor                                      : 3
# Adder Trees                                          : 3
 11-bit / 4-inputs adder tree                          : 3
# Counters                                             : 41
 12-bit up counter                                     : 5
 2-bit updown counter                                  : 12
 3-bit updown counter                                  : 10
 4-bit updown counter                                  : 14
# Registers                                            : 2476
 Flip-Flops                                            : 2476
# Shift Registers                                      : 304
 16-bit dynamic shift register                         : 88
 2-bit dynamic shift register                          : 96
 3-bit dynamic shift register                          : 120
# Comparators                                          : 95
 12-bit comparator equal                               : 6
 12-bit comparator greater                             : 4
 13-bit comparator equal                               : 1
 13-bit comparator greater                             : 22
 14-bit comparator greater                             : 26
 2-bit comparator equal                                : 12
 8-bit comparator greater                              : 24
# Multiplexers                                         : 630
 1-bit 2-to-1 multiplexer                              : 186
 12-bit 2-to-1 multiplexer                             : 10
 13-bit 2-to-1 multiplexer                             : 96
 14-bit 2-to-1 multiplexer                             : 24
 15-bit 2-to-1 multiplexer                             : 168
 2-bit 2-to-1 multiplexer                              : 4
 2-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 4
 32-bit 8-to-1 multiplexer                             : 1
 44-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 133
# FSMs                                                 : 9
# Xors                                                 : 52
 1-bit xor2                                            : 2
 13-bit xor2                                           : 48
 2-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2904_0> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 3 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2910_0> <k_buf_0_val_2_addr_reg_2916_0> <tmp_15_reg_2899_0> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2904_1> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 3 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2910_1> <k_buf_0_val_2_addr_reg_2916_1> <tmp_15_reg_2899_1> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2904_2> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2910_2> <k_buf_0_val_2_addr_reg_2916_2> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2904_3> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2910_3> <k_buf_0_val_2_addr_reg_2916_3> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2904_4> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2910_4> <k_buf_0_val_2_addr_reg_2916_4> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2904_5> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2910_5> <k_buf_0_val_2_addr_reg_2916_5> 
INFO:Xst:2261 - The FF/Latch <ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1_0> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it1_0> <ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it1_0> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2904_6> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2910_6> <k_buf_0_val_2_addr_reg_2916_6> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2904_7> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2910_7> <k_buf_0_val_2_addr_reg_2916_7> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2904_8> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2910_8> <k_buf_0_val_2_addr_reg_2916_8> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2904_9> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2910_9> <k_buf_0_val_2_addr_reg_2916_9> 
INFO:Xst:2261 - The FF/Latch <tmp_17_reg_2938_0> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <tmp_30_reg_2988_0> <tmp_40_reg_3038_0> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_3008_0> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 3 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_3014_0> <k_buf_2_val_2_addr_reg_3020_0> <tmp_38_reg_3003_0> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_3008_1> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 3 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_3014_1> <k_buf_2_val_2_addr_reg_3020_1> <tmp_38_reg_3003_1> 
INFO:Xst:2261 - The FF/Latch <ref_reg_2799_0> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <tmp_5_reg_2804_0> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_3008_2> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_3014_2> <k_buf_2_val_2_addr_reg_3020_2> 
INFO:Xst:2261 - The FF/Latch <ref_reg_2799_1> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <tmp_5_reg_2804_1> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_3008_3> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_3014_3> <k_buf_2_val_2_addr_reg_3020_3> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_3008_4> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_3014_4> <k_buf_2_val_2_addr_reg_3020_4> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_3008_5> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_3014_5> <k_buf_2_val_2_addr_reg_3020_5> 
INFO:Xst:2261 - The FF/Latch <col_buf_2_val_0_0_fu_358_0> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_2_val_2_0_reg_3203_0> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_3008_6> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_3014_6> <k_buf_2_val_2_addr_reg_3020_6> 
INFO:Xst:2261 - The FF/Latch <col_buf_2_val_0_0_fu_358_1> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_2_val_2_0_reg_3203_1> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_3008_7> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_3014_7> <k_buf_2_val_2_addr_reg_3020_7> 
INFO:Xst:2261 - The FF/Latch <col_buf_2_val_0_0_fu_358_2> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_2_val_2_0_reg_3203_2> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_3008_8> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_3014_8> <k_buf_2_val_2_addr_reg_3020_8> 
INFO:Xst:2261 - The FF/Latch <col_buf_2_val_0_0_fu_358_3> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_2_val_2_0_reg_3203_3> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_3008_9> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_3014_9> <k_buf_2_val_2_addr_reg_3020_9> 
INFO:Xst:2261 - The FF/Latch <col_buf_2_val_0_0_fu_358_4> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_2_val_2_0_reg_3203_4> 
INFO:Xst:2261 - The FF/Latch <col_buf_2_val_0_0_fu_358_5> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_2_val_2_0_reg_3203_5> 
INFO:Xst:2261 - The FF/Latch <col_buf_2_val_0_0_fu_358_6> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_2_val_2_0_reg_3203_6> 
INFO:Xst:2261 - The FF/Latch <col_buf_2_val_0_0_fu_358_7> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_2_val_2_0_reg_3203_7> 
INFO:Xst:2261 - The FF/Latch <tmp_14_reg_2942_0> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <tmp_42_1_reg_2992_0> <tmp_42_2_reg_3042_0> 
INFO:Xst:2261 - The FF/Latch <col_buf_1_val_0_0_fu_354_0> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_1_val_2_0_reg_3173_0> 
INFO:Xst:2261 - The FF/Latch <col_buf_1_val_0_0_fu_354_1> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_1_val_2_0_reg_3173_1> 
INFO:Xst:2261 - The FF/Latch <col_buf_1_val_0_0_fu_354_2> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_1_val_2_0_reg_3173_2> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_0_addr_reg_2958_0> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 3 FFs/Latches, which will be removed : <k_buf_1_val_1_addr_reg_2964_0> <k_buf_1_val_2_addr_reg_2970_0> <tmp_28_reg_2953_0> 
INFO:Xst:2261 - The FF/Latch <col_buf_1_val_0_0_fu_354_3> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_1_val_2_0_reg_3173_3> 
INFO:Xst:2261 - The FF/Latch <ImagLoc_y_reg_2822_12> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <tmp_9_reg_2839_0> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_0_addr_reg_2958_1> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 3 FFs/Latches, which will be removed : <k_buf_1_val_1_addr_reg_2964_1> <k_buf_1_val_2_addr_reg_2970_1> <tmp_28_reg_2953_1> 
INFO:Xst:2261 - The FF/Latch <col_buf_1_val_0_0_fu_354_4> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_1_val_2_0_reg_3173_4> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_0_addr_reg_2958_2> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_1_val_1_addr_reg_2964_2> <k_buf_1_val_2_addr_reg_2970_2> 
INFO:Xst:2261 - The FF/Latch <col_buf_1_val_0_0_fu_354_5> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_1_val_2_0_reg_3173_5> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_0_addr_reg_2958_3> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_1_val_1_addr_reg_2964_3> <k_buf_1_val_2_addr_reg_2970_3> 
INFO:Xst:2261 - The FF/Latch <col_buf_1_val_0_0_fu_354_6> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_1_val_2_0_reg_3173_6> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_0_addr_reg_2958_4> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_1_val_1_addr_reg_2964_4> <k_buf_1_val_2_addr_reg_2970_4> 
INFO:Xst:2261 - The FF/Latch <col_buf_1_val_0_0_fu_354_7> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_1_val_2_0_reg_3173_7> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_0_addr_reg_2958_5> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_1_val_1_addr_reg_2964_5> <k_buf_1_val_2_addr_reg_2970_5> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_0_addr_reg_2958_6> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_1_val_1_addr_reg_2964_6> <k_buf_1_val_2_addr_reg_2970_6> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_0_addr_reg_2958_7> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_1_val_1_addr_reg_2964_7> <k_buf_1_val_2_addr_reg_2970_7> 
INFO:Xst:2261 - The FF/Latch <col_buf_0_val_0_0_fu_350_0> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_0_val_2_0_reg_3143_0> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_0_addr_reg_2958_8> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_1_val_1_addr_reg_2964_8> <k_buf_1_val_2_addr_reg_2970_8> 
INFO:Xst:2261 - The FF/Latch <col_buf_0_val_0_0_fu_350_1> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_0_val_2_0_reg_3143_1> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_0_addr_reg_2958_9> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_1_val_1_addr_reg_2964_9> <k_buf_1_val_2_addr_reg_2970_9> 
INFO:Xst:2261 - The FF/Latch <col_buf_0_val_0_0_fu_350_2> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_0_val_2_0_reg_3143_2> 
INFO:Xst:2261 - The FF/Latch <col_buf_0_val_0_0_fu_350_3> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_0_val_2_0_reg_3143_3> 
INFO:Xst:2261 - The FF/Latch <col_buf_0_val_0_0_fu_350_4> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_0_val_2_0_reg_3143_4> 
INFO:Xst:2261 - The FF/Latch <col_buf_0_val_0_0_fu_350_5> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_0_val_2_0_reg_3143_5> 
INFO:Xst:2261 - The FF/Latch <col_buf_0_val_0_0_fu_350_6> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_0_val_2_0_reg_3143_6> 
INFO:Xst:2261 - The FF/Latch <col_buf_0_val_0_0_fu_350_7> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_0_val_2_0_reg_3143_7> 
INFO:Xst:2261 - The FF/Latch <col_assign_1_reg_2999_0> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <col_assign_reg_2949_0> <col_assign_s_reg_3049_0> 
INFO:Xst:2261 - The FF/Latch <or_cond3_1_reg_2984_0> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <or_cond3_2_reg_3034_0> <or_cond3_reg_2934_0> 
INFO:Xst:2261 - The FF/Latch <col_assign_1_reg_2999_1> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <col_assign_reg_2949_1> <col_assign_s_reg_3049_1> 
INFO:Xst:2261 - The FF/Latch <tmp_13_reg_2930_0> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <tmp_39_1_reg_2980_0> <tmp_39_2_reg_3030_0> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_tmp_17_reg_2938_pp0_it1_0> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <ap_reg_ppstg_tmp_30_reg_2988_pp0_it1_0> <ap_reg_ppstg_tmp_40_reg_3038_pp0_it1_0> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1_0> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1_0> <ap_reg_ppstg_or_cond3_reg_2934_pp0_it1_0> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_tmp_13_reg_2930_pp0_it1_0> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1_0> <ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1_0> 
INFO:Xst:2261 - The FF/Latch <ref_reg_2709_0> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <tmp_57_reg_2714_0> 
INFO:Xst:2261 - The FF/Latch <col_buf_1_val_0_0_fu_342_4> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_1_val_2_0_reg_3083_4> 
INFO:Xst:2261 - The FF/Latch <ref_reg_2709_1> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <tmp_57_reg_2714_1> 
INFO:Xst:2261 - The FF/Latch <col_buf_1_val_0_0_fu_342_5> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_1_val_2_0_reg_3083_5> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2814_0> in Unit <Erode_32_32_480_640_s> is equivalent to the following 3 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2820_0> <k_buf_0_val_2_addr_reg_2826_0> <tmp_62_reg_2809_0> 
INFO:Xst:2261 - The FF/Latch <col_buf_1_val_0_0_fu_342_6> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_1_val_2_0_reg_3083_6> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2814_1> in Unit <Erode_32_32_480_640_s> is equivalent to the following 3 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2820_1> <k_buf_0_val_2_addr_reg_2826_1> <tmp_62_reg_2809_1> 
INFO:Xst:2261 - The FF/Latch <col_buf_1_val_0_0_fu_342_7> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_1_val_2_0_reg_3083_7> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2814_2> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2820_2> <k_buf_0_val_2_addr_reg_2826_2> 
INFO:Xst:2261 - The FF/Latch <tmp_78_reg_2948_0> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <tmp_64_reg_2848_0> <tmp_71_reg_2898_0> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2814_3> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2820_3> <k_buf_0_val_2_addr_reg_2826_3> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2814_4> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2820_4> <k_buf_0_val_2_addr_reg_2826_4> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2814_5> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2820_5> <k_buf_0_val_2_addr_reg_2826_5> 
INFO:Xst:2261 - The FF/Latch <col_buf_0_val_0_0_fu_338_0> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_0_val_2_0_reg_3053_0> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2814_6> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2820_6> <k_buf_0_val_2_addr_reg_2826_6> 
INFO:Xst:2261 - The FF/Latch <col_buf_0_val_0_0_fu_338_1> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_0_val_2_0_reg_3053_1> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2814_7> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2820_7> <k_buf_0_val_2_addr_reg_2826_7> 
INFO:Xst:2261 - The FF/Latch <col_buf_0_val_0_0_fu_338_2> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_0_val_2_0_reg_3053_2> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2814_8> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2820_8> <k_buf_0_val_2_addr_reg_2826_8> 
INFO:Xst:2261 - The FF/Latch <col_buf_0_val_0_0_fu_338_3> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_0_val_2_0_reg_3053_3> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2814_9> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2820_9> <k_buf_0_val_2_addr_reg_2826_9> 
INFO:Xst:2261 - The FF/Latch <col_buf_0_val_0_0_fu_338_4> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_0_val_2_0_reg_3053_4> 
INFO:Xst:2261 - The FF/Latch <col_buf_0_val_0_0_fu_338_5> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_0_val_2_0_reg_3053_5> 
INFO:Xst:2261 - The FF/Latch <ImagLoc_y_reg_2732_12> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <tmp_59_reg_2749_0> 
INFO:Xst:2261 - The FF/Latch <col_buf_0_val_0_0_fu_338_6> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_0_val_2_0_reg_3053_6> 
INFO:Xst:2261 - The FF/Latch <col_buf_0_val_0_0_fu_338_7> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_0_val_2_0_reg_3053_7> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_2918_0> in Unit <Erode_32_32_480_640_s> is equivalent to the following 3 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_2924_0> <k_buf_2_val_2_addr_reg_2930_0> <tmp_76_reg_2913_0> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_2918_1> in Unit <Erode_32_32_480_640_s> is equivalent to the following 3 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_2924_1> <k_buf_2_val_2_addr_reg_2930_1> <tmp_76_reg_2913_1> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_2918_2> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_2924_2> <k_buf_2_val_2_addr_reg_2930_2> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_2918_3> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_2924_3> <k_buf_2_val_2_addr_reg_2930_3> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_2918_4> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_2924_4> <k_buf_2_val_2_addr_reg_2930_4> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_2918_5> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_2924_5> <k_buf_2_val_2_addr_reg_2930_5> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_2918_6> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_2924_6> <k_buf_2_val_2_addr_reg_2930_6> 
INFO:Xst:2261 - The FF/Latch <tmp_153_2_reg_2940_0> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <tmp_153_1_reg_2890_0> <tmp_35_reg_2840_0> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_2918_7> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_2924_7> <k_buf_2_val_2_addr_reg_2930_7> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_2918_8> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_2924_8> <k_buf_2_val_2_addr_reg_2930_8> 
INFO:Xst:2261 - The FF/Latch <k_buf_2_val_0_addr_reg_2918_9> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_2_val_1_addr_reg_2924_9> <k_buf_2_val_2_addr_reg_2930_9> 
INFO:Xst:2261 - The FF/Latch <ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1_0> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it1_0> <ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it1_0> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_2_addr_reg_2880_0> in Unit <Erode_32_32_480_640_s> is equivalent to the following 3 FFs/Latches, which will be removed : <k_buf_1_val_0_addr_reg_2868_0> <k_buf_1_val_1_addr_reg_2874_0> <tmp_69_reg_2863_0> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_2_addr_reg_2880_1> in Unit <Erode_32_32_480_640_s> is equivalent to the following 3 FFs/Latches, which will be removed : <k_buf_1_val_0_addr_reg_2868_1> <k_buf_1_val_1_addr_reg_2874_1> <tmp_69_reg_2863_1> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_2_addr_reg_2880_2> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_1_val_0_addr_reg_2868_2> <k_buf_1_val_1_addr_reg_2874_2> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_2_addr_reg_2880_3> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_1_val_0_addr_reg_2868_3> <k_buf_1_val_1_addr_reg_2874_3> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_2_addr_reg_2880_4> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_1_val_0_addr_reg_2868_4> <k_buf_1_val_1_addr_reg_2874_4> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_2_addr_reg_2880_5> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_1_val_0_addr_reg_2868_5> <k_buf_1_val_1_addr_reg_2874_5> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_2_addr_reg_2880_6> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_1_val_0_addr_reg_2868_6> <k_buf_1_val_1_addr_reg_2874_6> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_2_addr_reg_2880_7> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_1_val_0_addr_reg_2868_7> <k_buf_1_val_1_addr_reg_2874_7> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_2_addr_reg_2880_8> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_1_val_0_addr_reg_2868_8> <k_buf_1_val_1_addr_reg_2874_8> 
INFO:Xst:2261 - The FF/Latch <k_buf_1_val_2_addr_reg_2880_9> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <k_buf_1_val_0_addr_reg_2868_9> <k_buf_1_val_1_addr_reg_2874_9> 
INFO:Xst:2261 - The FF/Latch <tmp_156_1_reg_2902_0> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <tmp_156_2_reg_2952_0> <tmp_36_reg_2852_0> 
INFO:Xst:2261 - The FF/Latch <col_assign_1_reg_2909_0> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <col_assign_2_reg_2959_0> <col_assign_reg_2859_0> 
INFO:Xst:2261 - The FF/Latch <col_buf_2_val_0_0_fu_346_0> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_2_val_2_0_reg_3113_0> 
INFO:Xst:2261 - The FF/Latch <col_assign_1_reg_2909_1> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <col_assign_2_reg_2959_1> <col_assign_reg_2859_1> 
INFO:Xst:2261 - The FF/Latch <col_buf_2_val_0_0_fu_346_1> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_2_val_2_0_reg_3113_1> 
INFO:Xst:2261 - The FF/Latch <col_buf_2_val_0_0_fu_346_2> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_2_val_2_0_reg_3113_2> 
INFO:Xst:2261 - The FF/Latch <col_buf_2_val_0_0_fu_346_3> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_2_val_2_0_reg_3113_3> 
INFO:Xst:2261 - The FF/Latch <col_buf_2_val_0_0_fu_346_4> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_2_val_2_0_reg_3113_4> 
INFO:Xst:2261 - The FF/Latch <or_cond4_1_reg_2894_0> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <or_cond4_2_reg_2944_0> <or_cond4_reg_2844_0> 
INFO:Xst:2261 - The FF/Latch <col_buf_2_val_0_0_fu_346_5> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_2_val_2_0_reg_3113_5> 
INFO:Xst:2261 - The FF/Latch <col_buf_2_val_0_0_fu_346_6> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_2_val_2_0_reg_3113_6> 
INFO:Xst:2261 - The FF/Latch <col_buf_2_val_0_0_fu_346_7> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_2_val_2_0_reg_3113_7> 
INFO:Xst:2261 - The FF/Latch <col_buf_1_val_0_0_fu_342_0> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_1_val_2_0_reg_3083_0> 
INFO:Xst:2261 - The FF/Latch <col_buf_1_val_0_0_fu_342_1> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_1_val_2_0_reg_3083_1> 
INFO:Xst:2261 - The FF/Latch <col_buf_1_val_0_0_fu_342_2> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_1_val_2_0_reg_3083_2> 
INFO:Xst:2261 - The FF/Latch <col_buf_1_val_0_0_fu_342_3> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <right_border_buf_1_val_2_0_reg_3083_3> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1_0> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1_0> <ap_reg_ppstg_or_cond4_reg_2844_pp0_it1_0> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1_0> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1_0> <ap_reg_ppstg_tmp_35_reg_2840_pp0_it1_0> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_tmp_64_reg_2848_pp0_it1_0> in Unit <Erode_32_32_480_640_s> is equivalent to the following 2 FFs/Latches, which will be removed : <ap_reg_ppstg_tmp_71_reg_2898_pp0_it1_0> <ap_reg_ppstg_tmp_78_reg_2948_pp0_it1_0> 
WARNING:Xst:1293 - FF/Latch <ap_done_reg> has a constant value of 0 in block <Mat2AXIvideo_32_480_640_32_s>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_processor_top_0/image_processor_CONTROL_BUS_if_U/FSM_5> on signal <rstate[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_processor_top_0/image_processor_CONTROL_BUS_if_U/FSM_6> on signal <wstate[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/FSM_7> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/rs/FSM_8> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_processor_top_0/image_processor_U/AXIvideo2Mat_32_480_640_32_U0/FSM_0> on signal <ap_CS_fsm[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 010   | 0000100
 011   | 0001000
 100   | 0010000
 101   | 0100000
 110   | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_processor_top_0/image_processor_U/Mat2AXIvideo_32_480_640_32_U0/FSM_4> on signal <ap_CS_fsm[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_processor_top_0/image_processor_U/CvtColor_0_32_32_480_640_U0/FSM_1> on signal <ap_CS_fsm[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/FSM_2> on signal <ap_CS_fsm[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/FSM_3> on signal <ap_CS_fsm[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
WARNING:Xst:2677 - Node <axi_reg_177_24> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_25> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_26> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_27> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_28> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_29> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_30> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_31> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_24> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_25> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_26> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_27> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_28> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_29> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_30> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_31> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_24> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_25> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_26> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_27> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_28> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_29> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_30> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_31> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_24> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_25> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_26> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_27> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_28> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_29> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_30> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_31> of sequential type is unconnected in block <AXIvideo2Mat_32_480_640_32_s>.
INFO:Xst:2261 - The FF/Latch <cols_cast1_reg_2759_0> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <widthloop_reg_2771_0> 
INFO:Xst:2261 - The FF/Latch <p_neg218_i_cast_reg_2783_1> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <widthloop_reg_2771_1> 
INFO:Xst:2261 - The FF/Latch <ImagLoc_y_reg_2822_0> in Unit <Filter2D_32_32_int_int_480_640_3_3_s> is equivalent to the following FF/Latch, which will be removed : <y_1_2_1_reg_2869_0> 
INFO:Xst:2261 - The FF/Latch <ImagLoc_y_reg_2732_0> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <y_2_2_1_reg_2779_0> 
INFO:Xst:2261 - The FF/Latch <p_neg218_i_i_cast_reg_2693_1> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <widthloop_reg_2681_1> 
INFO:Xst:2261 - The FF/Latch <cols_cast2_reg_2669_0> in Unit <Erode_32_32_480_640_s> is equivalent to the following FF/Latch, which will be removed : <widthloop_reg_2681_0> 

Optimizing unit <FIFO_image_processor_img_0_rows_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_0_rows_V_channel9_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_0_cols_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_0_cols_V_channel_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_1_rows_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_1_cols_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_2_rows_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_2_cols_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_3_rows_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_3_cols_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_0_data_stream_0_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_0_data_stream_1_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_0_data_stream_2_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_1_data_stream_0_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_1_data_stream_1_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_1_data_stream_2_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_2_data_stream_0_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_2_data_stream_1_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_2_data_stream_2_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_3_data_stream_0_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_3_data_stream_1_V_shiftReg> ...

Optimizing unit <FIFO_image_processor_img_3_data_stream_2_V_shiftReg> ...

Optimizing unit <system_image_processor_top_0_wrapper> ...

Optimizing unit <image_processor_CONTROL_BUS_if> ...

Optimizing unit <image_processor_INPUT_STREAM_if> ...

Optimizing unit <image_processor_INPUT_STREAM_reg_slice> ...

Optimizing unit <image_processor_INPUT_STREAM_fifo_1> ...

Optimizing unit <image_processor_INPUT_STREAM_fifo_2> ...

Optimizing unit <image_processor_INPUT_STREAM_fifo_3> ...

Optimizing unit <image_processor_OUTPUT_STREAM_if> ...

Optimizing unit <image_processor_OUTPUT_STREAM_fifo_1> ...

Optimizing unit <image_processor_OUTPUT_STREAM_fifo_2> ...

Optimizing unit <image_processor_OUTPUT_STREAM_fifo_3> ...

Optimizing unit <image_processor_OUTPUT_STREAM_reg_slice> ...

Optimizing unit <image_processor> ...
WARNING:Xst:1293 - FF/Latch <ap_reg_procdone_Mat2AXIvideo_32_480_640_32_U0> has a constant value of 0 in block <image_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ap_reg_procdone_Mat2AXIvideo_32_480_640_32_U0> has a constant value of 0 in block <image_processor>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <AXIvideo2Mat_32_480_640_32_s> ...

Optimizing unit <init> ...

Optimizing unit <init_1> ...

Optimizing unit <init_2> ...

Optimizing unit <init_3> ...

Optimizing unit <Mat2AXIvideo_32_480_640_32_s> ...

Optimizing unit <CvtColor_0_32_32_480_640_s> ...

Optimizing unit <Filter2D_32_32_int_int_480_640_3_3_s> ...

Optimizing unit <Erode_32_32_480_640_s> ...

Optimizing unit <FIFO_image_processor_img_0_rows_V> ...

Optimizing unit <FIFO_image_processor_img_0_rows_V_channel9> ...

Optimizing unit <FIFO_image_processor_img_0_cols_V> ...

Optimizing unit <FIFO_image_processor_img_0_cols_V_channel> ...

Optimizing unit <FIFO_image_processor_img_1_rows_V> ...

Optimizing unit <FIFO_image_processor_img_1_cols_V> ...

Optimizing unit <FIFO_image_processor_img_2_rows_V> ...

Optimizing unit <FIFO_image_processor_img_2_cols_V> ...

Optimizing unit <FIFO_image_processor_img_3_rows_V> ...

Optimizing unit <FIFO_image_processor_img_3_cols_V> ...

Optimizing unit <FIFO_image_processor_img_0_data_stream_0_V> ...

Optimizing unit <FIFO_image_processor_img_0_data_stream_1_V> ...

Optimizing unit <FIFO_image_processor_img_0_data_stream_2_V> ...

Optimizing unit <FIFO_image_processor_img_1_data_stream_0_V> ...

Optimizing unit <FIFO_image_processor_img_1_data_stream_1_V> ...

Optimizing unit <FIFO_image_processor_img_1_data_stream_2_V> ...

Optimizing unit <FIFO_image_processor_img_2_data_stream_0_V> ...

Optimizing unit <FIFO_image_processor_img_2_data_stream_1_V> ...

Optimizing unit <FIFO_image_processor_img_2_data_stream_2_V> ...

Optimizing unit <FIFO_image_processor_img_3_data_stream_0_V> ...

Optimizing unit <FIFO_image_processor_img_3_data_stream_1_V> ...

Optimizing unit <FIFO_image_processor_img_3_data_stream_2_V> ...
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p1_43> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p1_42> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p1_39> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p1_38> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p1_37> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p1_36> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p1_35> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p1_34> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p1_33> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p1_32> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p1_31> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p1_30> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p1_29> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p1_28> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p1_27> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p1_26> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p1_25> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p1_24> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p2_43> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p2_42> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p2_39> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p2_38> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p2_37> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p2_36> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p2_35> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p2_34> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p2_33> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p2_32> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p2_31> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p2_30> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p2_29> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p2_28> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p2_27> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p2_26> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p2_25> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/rs/data_p2_24> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_31_0> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_30_0> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_29_0> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_28_0> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_27_0> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_26_0> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_25_0> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_24_0> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_strb_V_fifo/Mshreg_dout_3_0> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_strb_V_fifo/Mshreg_dout_1_0> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_strb_V_fifo/Mshreg_dout_0_0> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_strb_V_fifo/Mshreg_dout_2_0> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_keep_V_fifo/Mshreg_dout_3_0> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_keep_V_fifo/Mshreg_dout_1_0> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_keep_V_fifo/Mshreg_dout_0_0> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_keep_V_fifo/Mshreg_dout_2_0> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_dest_V_fifo/Mshreg_dout_0> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_id_V_fifo/Mshreg_dout_0> of sequential type is unconnected in block <system_image_processor_top_0_wrapper>.
WARNING:Xst:1293 - FF/Latch <image_processor_top_0/image_processor_U/ap_reg_ready_img_3_rows_V_full_n> has a constant value of 0 in block <system_image_processor_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <image_processor_top_0/image_processor_U/ap_reg_ready_img_3_cols_V_full_n> has a constant value of 0 in block <system_image_processor_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <image_processor_top_0/image_processor_U/ap_reg_ready_img_2_rows_V_full_n> has a constant value of 0 in block <system_image_processor_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <image_processor_top_0/image_processor_U/ap_reg_ready_img_2_cols_V_full_n> has a constant value of 0 in block <system_image_processor_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <image_processor_top_0/image_processor_U/ap_reg_ready_img_1_cols_V_full_n> has a constant value of 0 in block <system_image_processor_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <image_processor_top_0/image_processor_U/ap_reg_ready_img_1_rows_V_full_n> has a constant value of 0 in block <system_image_processor_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1_0> <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1_1> <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_1_rows_V_U/internal_empty_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_1_cols_V_U/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_3_preg_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_2_preg_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_3_preg_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_2_preg_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_data_V_fifo/empty> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_strb_V_fifo/empty> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_keep_V_fifo/empty> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_dest_V_fifo/empty> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_id_V_fifo/empty> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_last_V_fifo/empty> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_user_V_fifo/empty> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_0_rows_V_U/mOutPtr_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_0_cols_V_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_3_preg_2> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_2_preg_2> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_3_preg_3> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_2_preg_3> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_0_rows_V_U/mOutPtr_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_0_cols_V_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_3_preg_4> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_2_preg_4> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_0_rows_V_U/mOutPtr_2> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_0_cols_V_U/mOutPtr_2> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_3_preg_5> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_2_preg_5> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_3_preg_6> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_2_preg_6> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_3_preg_7> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_2_preg_7> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/col_assign_8_reg_3073_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/col_assign_8_2_reg_3133_0> <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/col_assign_8_1_reg_3103_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_3_preg_8> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_2_preg_8> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/col_assign_8_reg_3073_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/col_assign_8_2_reg_3133_1> <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/col_assign_8_1_reg_3103_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_3_preg_9> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_2_preg_9> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_2_data_stream_0_V_U/internal_full_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/img_2_data_stream_1_V_U/internal_full_n> <image_processor_top_0/image_processor_U/img_2_data_stream_2_V_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_0_rows_V_channel9_U/mOutPtr_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_0_cols_V_channel_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_0_rows_V_channel9_U/mOutPtr_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_0_cols_V_channel_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_0_rows_V_channel9_U/mOutPtr_2> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_0_cols_V_channel_U/mOutPtr_2> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_2_rows_V_U/internal_empty_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_2_cols_V_U/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/locy_2_2_reg_2936_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/locy_1_2_reg_2886_0> <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/locy_0_2_reg_2836_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_2_val_0_addr_reg_2918_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_1_val_2_addr_reg_2880_0> <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_0_val_0_addr_reg_2814_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/locy_2_2_reg_2936_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/locy_1_2_reg_2886_1> <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/locy_0_2_reg_2836_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_2_val_0_addr_reg_2918_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_1_val_2_addr_reg_2880_1> <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_0_val_0_addr_reg_2814_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_2_val_0_addr_reg_2918_2> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_1_val_2_addr_reg_2880_2> <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_0_val_0_addr_reg_2814_2> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_2_val_0_addr_reg_2918_3> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_1_val_2_addr_reg_2880_3> <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_0_val_0_addr_reg_2814_3> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/locy_1_2_reg_2976_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/locy_0_2_reg_2926_0> <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/locy_2_2_reg_3026_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_2_val_0_addr_reg_2918_4> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_1_val_2_addr_reg_2880_4> <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_0_val_0_addr_reg_2814_4> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/tmp_1_reg_2776_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/p_neg218_i_cast_reg_2783_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/locy_1_2_reg_2976_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/locy_0_2_reg_2926_1> <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/locy_2_2_reg_3026_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_2_val_0_addr_reg_2918_5> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_1_val_2_addr_reg_2880_5> <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_0_val_0_addr_reg_2814_5> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_2_val_0_addr_reg_2918_6> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_1_val_2_addr_reg_2880_6> <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_0_val_0_addr_reg_2814_6> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_2_val_0_addr_reg_2918_7> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_1_val_2_addr_reg_2880_7> <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_0_val_0_addr_reg_2814_7> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_2_val_0_addr_reg_2918_8> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_1_val_2_addr_reg_2880_8> <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_0_val_0_addr_reg_2814_8> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_3_data_stream_0_V_U/internal_empty_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/img_3_data_stream_1_V_U/internal_empty_n> <image_processor_top_0/image_processor_U/img_3_data_stream_2_V_U/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_2_val_0_addr_reg_2918_9> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_1_val_2_addr_reg_2880_9> <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_0_val_0_addr_reg_2814_9> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_1_data_stream_0_V_U/internal_full_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/img_1_data_stream_1_V_U/internal_full_n> <image_processor_top_0/image_processor_U/img_1_data_stream_2_V_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_3_preg_10> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_2_preg_10> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_3_preg_11> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_2_preg_11> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/ref_reg_2709_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/heightloop_reg_2676_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_2_rows_V_U/internal_full_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_2_cols_V_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_2_rows_V_U/mOutPtr_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_2_cols_V_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_2_rows_V_U/mOutPtr_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_2_cols_V_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/ap_reg_ready_img_0_rows_V_channel9_full_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/ap_reg_ready_img_0_cols_V_channel_full_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_2_rows_V_U/mOutPtr_2> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_2_cols_V_U/mOutPtr_2> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/ref_reg_2799_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/heightloop_reg_2766_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_1_rows_V_U/internal_full_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_1_cols_V_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_1_preg_10> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_0_preg_10> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_1_preg_11> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_0_preg_11> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_data_V_fifo/full> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_strb_V_fifo/full> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/full> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_dest_V_fifo/full> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_id_V_fifo/full> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_last_V_fifo/full> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_user_V_fifo/full> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_0_data_stream_0_V_U/internal_full_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/img_0_data_stream_1_V_U/internal_full_n> <image_processor_top_0/image_processor_U/img_0_data_stream_2_V_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_0_rows_V_U/internal_empty_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_0_cols_V_U/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/col_assign_3_reg_3163_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/col_assign_3_2_reg_3223_0> <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/col_assign_3_1_reg_3193_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_0_data_stream_0_V_U/internal_empty_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/img_0_data_stream_1_V_U/internal_empty_n> <image_processor_top_0/image_processor_U/img_0_data_stream_2_V_U/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/col_assign_3_reg_3163_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/col_assign_3_2_reg_3223_1> <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/col_assign_3_1_reg_3193_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_1_data_stream_0_V_U/mOutPtr_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/img_1_data_stream_1_V_U/mOutPtr_0> <image_processor_top_0/image_processor_U/img_1_data_stream_2_V_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_1_data_stream_0_V_U/mOutPtr_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/img_1_data_stream_1_V_U/mOutPtr_1> <image_processor_top_0/image_processor_U/img_1_data_stream_2_V_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_data_V_fifo/empty> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_strb_V_fifo/empty> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/empty> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_dest_V_fifo/empty> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_id_V_fifo/empty> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_last_V_fifo/empty> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_user_V_fifo/empty> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_data_V_fifo/index_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_strb_V_fifo/index_0> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/index_0> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_dest_V_fifo/index_0> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_id_V_fifo/index_0> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_last_V_fifo/index_0> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_user_V_fifo/index_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_1_preg_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_0_preg_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_data_V_fifo/index_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_strb_V_fifo/index_1> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/index_1> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_dest_V_fifo/index_1> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_id_V_fifo/index_1> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_last_V_fifo/index_1> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_user_V_fifo/index_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_3_rows_V_U/mOutPtr_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_3_cols_V_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_1_preg_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_0_preg_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_data_V_fifo/index_2> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_strb_V_fifo/index_2> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/index_2> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_dest_V_fifo/index_2> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_id_V_fifo/index_2> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_last_V_fifo/index_2> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_user_V_fifo/index_2> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_3_rows_V_U/mOutPtr_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_3_cols_V_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_1_preg_2> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_0_preg_2> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_data_V_fifo/index_3> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_strb_V_fifo/index_3> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/index_3> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_dest_V_fifo/index_3> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_id_V_fifo/index_3> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_last_V_fifo/index_3> <image_processor_top_0/image_processor_OUTPUT_STREAM_if_U/output_V_user_V_fifo/index_3> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_3_rows_V_U/mOutPtr_2> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_3_cols_V_U/mOutPtr_2> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_1_preg_3> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_0_preg_3> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_1_preg_4> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_0_preg_4> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_1_preg_5> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_0_preg_5> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_1_preg_6> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_0_preg_6> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_1_preg_7> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_0_preg_7> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_1_preg_8> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_0_preg_8> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/init_U0/ap_return_1_preg_9> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/init_U0/ap_return_0_preg_9> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_data_V_fifo/index_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_strb_V_fifo/index_0> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_keep_V_fifo/index_0> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_dest_V_fifo/index_0> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_id_V_fifo/index_0> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_last_V_fifo/index_0> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_user_V_fifo/index_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_data_V_fifo/index_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_strb_V_fifo/index_1> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_keep_V_fifo/index_1> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_dest_V_fifo/index_1> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_id_V_fifo/index_1> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_last_V_fifo/index_1> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_user_V_fifo/index_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_data_V_fifo/index_2> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_strb_V_fifo/index_2> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_keep_V_fifo/index_2> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_dest_V_fifo/index_2> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_id_V_fifo/index_2> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_last_V_fifo/index_2> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_user_V_fifo/index_2> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_data_V_fifo/index_3> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_strb_V_fifo/index_3> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_keep_V_fifo/index_3> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_dest_V_fifo/index_3> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_id_V_fifo/index_3> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_last_V_fifo/index_3> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_user_V_fifo/index_3> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_0_data_stream_0_V_U/mOutPtr_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/img_0_data_stream_1_V_U/mOutPtr_0> <image_processor_top_0/image_processor_U/img_0_data_stream_2_V_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_0_data_stream_0_V_U/mOutPtr_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/img_0_data_stream_1_V_U/mOutPtr_1> <image_processor_top_0/image_processor_U/img_0_data_stream_2_V_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_1_data_stream_0_V_U/internal_empty_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/img_1_data_stream_1_V_U/internal_empty_n> <image_processor_top_0/image_processor_U/img_1_data_stream_2_V_U/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_1_rows_V_U/mOutPtr_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_1_cols_V_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_1_rows_V_U/mOutPtr_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_1_cols_V_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_1_rows_V_U/mOutPtr_2> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_1_cols_V_U/mOutPtr_2> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_2_data_stream_0_V_U/mOutPtr_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/img_2_data_stream_1_V_U/mOutPtr_0> <image_processor_top_0/image_processor_U/img_2_data_stream_2_V_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_2_data_stream_0_V_U/mOutPtr_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/img_2_data_stream_1_V_U/mOutPtr_1> <image_processor_top_0/image_processor_U/img_2_data_stream_2_V_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_s_reg_2686_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/p_neg218_i_i_cast_reg_2693_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49_ap_start_ap_start_reg> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/ap_CS_fsm_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_3_rows_V_U/internal_empty_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_3_cols_V_U/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_0_rows_V_U/internal_full_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_0_cols_V_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_3_rows_V_U/internal_full_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_3_cols_V_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1_0> <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1_1> <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_0_rows_V_channel9_U/internal_empty_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_0_cols_V_channel_U/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_0_rows_V_channel9_U/internal_full_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/img_0_cols_V_channel_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/ap_reg_ready_img_0_rows_V_full_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_processor_top_0/image_processor_U/ap_reg_ready_img_0_cols_V_full_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_2_data_stream_0_V_U/internal_empty_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/img_2_data_stream_1_V_U/internal_empty_n> <image_processor_top_0/image_processor_U/img_2_data_stream_2_V_U/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_2_val_0_addr_reg_3008_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_1_val_0_addr_reg_2958_0> <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_0_val_0_addr_reg_2904_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_3_data_stream_0_V_U/mOutPtr_0> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/img_3_data_stream_1_V_U/mOutPtr_0> <image_processor_top_0/image_processor_U/img_3_data_stream_2_V_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_2_val_0_addr_reg_3008_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_1_val_0_addr_reg_2958_1> <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_0_val_0_addr_reg_2904_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_3_data_stream_0_V_U/internal_full_n> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/img_3_data_stream_1_V_U/internal_full_n> <image_processor_top_0/image_processor_U/img_3_data_stream_2_V_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/img_3_data_stream_0_V_U/mOutPtr_1> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/img_3_data_stream_1_V_U/mOutPtr_1> <image_processor_top_0/image_processor_U/img_3_data_stream_2_V_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_2_val_0_addr_reg_3008_2> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_1_val_0_addr_reg_2958_2> <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_0_val_0_addr_reg_2904_2> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_2_val_0_addr_reg_3008_3> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_1_val_0_addr_reg_2958_3> <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_0_val_0_addr_reg_2904_3> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_2_val_0_addr_reg_3008_4> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_1_val_0_addr_reg_2958_4> <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_0_val_0_addr_reg_2904_4> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_data_V_fifo/full> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_strb_V_fifo/full> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_keep_V_fifo/full> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_dest_V_fifo/full> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_id_V_fifo/full> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_last_V_fifo/full> <image_processor_top_0/image_processor_INPUT_STREAM_if_U/input_V_user_V_fifo/full> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_2_val_0_addr_reg_3008_5> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_1_val_0_addr_reg_2958_5> <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_0_val_0_addr_reg_2904_5> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_2_val_0_addr_reg_3008_6> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_1_val_0_addr_reg_2958_6> <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_0_val_0_addr_reg_2904_6> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_2_val_0_addr_reg_3008_7> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_1_val_0_addr_reg_2958_7> <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_0_val_0_addr_reg_2904_7> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_2_val_0_addr_reg_3008_8> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_1_val_0_addr_reg_2958_8> <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_0_val_0_addr_reg_2904_8> 
INFO:Xst:2261 - The FF/Latch <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_2_val_0_addr_reg_3008_9> in Unit <system_image_processor_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_1_val_0_addr_reg_2958_9> <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_0_val_0_addr_reg_2904_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_image_processor_top_0_wrapper, actual ratio is 9.

Final Macro Processing ...

Processing Unit <system_image_processor_top_0_wrapper> :
	Found 2-bit shift register for signal <image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2_0>.
	Found 2-bit shift register for signal <image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2_0>.
Unit <system_image_processor_top_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2132
 Flip-Flops                                            : 2132
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_image_processor_top_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5537
#      GND                         : 1
#      INV                         : 494
#      LUT1                        : 112
#      LUT2                        : 471
#      LUT3                        : 885
#      LUT4                        : 688
#      LUT5                        : 467
#      LUT6                        : 775
#      MUXCY                       : 858
#      MUXF7                       : 17
#      VCC                         : 1
#      XORCY                       : 768
# FlipFlops/Latches                : 2134
#      FD                          : 27
#      FDC                         : 2
#      FDE                         : 1759
#      FDP                         : 2
#      FDPE                        : 8
#      FDR                         : 150
#      FDRE                        : 160
#      FDS                         : 3
#      FDSE                        : 23
# RAMS                             : 18
#      RAMB18E1                    : 18
# Shift Registers                  : 288
#      SRLC16E                     : 288
# DSPs                             : 3
#      DSP48E1                     : 3

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            2134  out of  106400     2%  
 Number of Slice LUTs:                 4180  out of  53200     7%  
    Number used as Logic:              3892  out of  53200     7%  
    Number used as Memory:              288  out of  17400     1%  
       Number used as SRL:              288

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5145
   Number with an unused Flip Flop:    3011  out of   5145    58%  
   Number with an unused LUT:           965  out of   5145    18%  
   Number of fully used LUT-FF pairs:  1169  out of   5145    22%  
   Number of unique control sets:        90

IO Utilization: 
 Number of IOs:                         187
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                9  out of    140     6%  
    Number using Block RAM only:          9
 Number of DSP48E1s:                      3  out of    220     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                       | Load  |
-----------------------------------+-----------------------------------------------------------------------------+-------+
aclk                               | NONE(image_processor_top_0/image_processor_CONTROL_BUS_if_U/wstate_FSM_FFd2)| 2440  |
-----------------------------------+-----------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                             | Buffer(FF name)                                                                                                                                                                        | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0_p_src_data_stream_0_V_read(image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_0_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/we1_01:O)| NONE(image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/k_buf_2_val_0_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram)                                 | 18    |
image_processor_top_0/image_processor_U/Sobel_U0_src_data_stream_0_V_read(image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/PWR_14_o_GND_14_o_AND_2356_o22:O)                                | NONE(image_processor_top_0/image_processor_U/Sobel_U0/grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49/k_buf_1_val_2_U/Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0_ram_U/Mram_ram)| 18    |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 11.730ns (Maximum Frequency: 85.251MHz)
   Minimum input arrival time before clock: 1.551ns
   Maximum output required time after clock: 0.951ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'aclk'
  Clock period: 11.730ns (frequency: 85.251MHz)
  Total number of paths / destination ports: 18614237 / 5936
-------------------------------------------------------------------------
Delay:               11.730ns (Levels of Logic = 21)
  Source:            image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/src_kernel_win_2_val_2_2_fu_222_4 (FF)
  Destination:       image_processor_top_0/image_processor_U/img_3_data_stream_2_V_U/U_FIFO_image_processor_img_3_data_stream_2_V_ram/Mshreg_q_2_0 (FF)
  Source Clock:      aclk rising
  Destination Clock: aclk rising

  Data Path: image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/src_kernel_win_2_val_2_2_fu_222_4 to image_processor_top_0/image_processor_U/img_3_data_stream_2_V_U/U_FIFO_image_processor_img_3_data_stream_2_V_ram/Mshreg_q_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.282   0.668  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/src_kernel_win_2_val_2_2_fu_222_4 (image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/src_kernel_win_2_val_2_2_fu_222_4)
     LUT4:I0->O            2   0.053   0.731  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_0_1_fu_2176_p21_SW0 (N265)
     LUT5:I0->O            9   0.053   0.466  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_0_1_fu_2176_p221 (image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_0_1_fu_2176_p2)
     LUT6:I5->O            1   0.053   0.602  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_0_2_fu_2188_p21_SW0 (N262)
     LUT5:I2->O            1   0.053   0.413  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_0_2_fu_2188_p21 (image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_0_2_fu_2188_p22)
     LUT6:I5->O            9   0.053   0.466  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_0_2_fu_2188_p221 (image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_0_2_fu_2188_p2)
     LUT6:I5->O            3   0.053   0.427  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_1_fu_2202_p21 (image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_1_fu_2202_p22)
     LUT5:I4->O            5   0.053   0.440  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_1_fu_2202_p224 (image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_1_fu_2202_p2)
     LUT5:I4->O            1   0.053   0.399  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_1_1_fu_2216_p23 (image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_1_1_fu_2216_p21)
     MUXF7:S->O            1   0.280   0.413  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_1_1_fu_2216_p21 (image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_1_1_fu_2216_p22)
     LUT6:I5->O           10   0.053   0.472  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_1_1_fu_2216_p22 (image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_1_1_fu_2216_p2)
     LUT5:I4->O            3   0.053   0.499  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/Mmux_temp_0_i_i_i_057_i_i_1_2_1_2_fu_2234_p361_SW0 (N430)
     LUT4:I2->O            1   0.053   0.413  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_2_fu_2242_p21_SW1_SW0 (N686)
     LUT6:I5->O            2   0.053   0.491  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_2_fu_2242_p21_SW1 (N245)
     LUT5:I3->O            1   0.053   0.413  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_2_fu_2242_p21 (image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_2_fu_2242_p22)
     LUT5:I4->O            9   0.053   0.466  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_2_fu_2242_p221 (image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_2_fu_2242_p2)
     LUT6:I5->O            1   0.053   0.602  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_2_1_fu_2256_p21_SW0 (N250)
     LUT5:I2->O            1   0.053   0.413  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_2_1_fu_2256_p21 (image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_2_1_fu_2256_p22)
     LUT6:I5->O            7   0.053   0.453  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_2_1_fu_2256_p221 (image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_2_1_fu_2256_p2)
     LUT6:I5->O            3   0.053   0.427  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_2_2_fu_2268_p21 (image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_2_2_fu_2268_p22)
     LUT5:I4->O            3   0.053   0.427  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_2_2_fu_2268_p224 (image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/tmp_203_2_2_2_fu_2268_p2)
     LUT5:I4->O            1   0.053   0.000  image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0/Mmux_p_dst_data_stream_2_V_din31 (image_processor_top_0/image_processor_U/Erode_32_32_480_640_U0_p_dst_data_stream_2_V_din<2>)
     SRLC16E:D                 0.007          image_processor_top_0/image_processor_U/img_3_data_stream_2_V_U/U_FIFO_image_processor_img_3_data_stream_2_V_ram/Mshreg_q_2_0
    ----------------------------------------
    Total                     11.730ns (1.629ns logic, 10.101ns route)
                                       (13.9% logic, 86.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aclk'
  Total number of paths / destination ports: 829 / 608
-------------------------------------------------------------------------
Offset:              1.551ns (Levels of Logic = 3)
  Source:            s_axi_CONTROL_BUS_WSTRB<0> (PAD)
  Destination:       image_processor_top_0/image_processor_CONTROL_BUS_if_U/isr_1 (FF)
  Destination Clock: aclk rising

  Data Path: s_axi_CONTROL_BUS_WSTRB<0> to image_processor_top_0/image_processor_CONTROL_BUS_if_U/isr_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            4   0.053   0.433  image_processor_top_0/image_processor_CONTROL_BUS_if_U/w_hs_WSTRB[0]_AND_4889_o21 (image_processor_top_0/image_processor_CONTROL_BUS_if_U/w_hs_WSTRB[0]_AND_4889_o_bdd2)
     LUT3:I2->O            2   0.053   0.608  image_processor_top_0/image_processor_CONTROL_BUS_if_U/w_hs_WSTRB[0]_AND_4900_o1 (image_processor_top_0/image_processor_CONTROL_BUS_if_U/w_hs_WSTRB[0]_AND_4900_o)
     LUT5:I2->O            1   0.053   0.000  image_processor_top_0/image_processor_CONTROL_BUS_if_U/isr_1_glue_set (image_processor_top_0/image_processor_CONTROL_BUS_if_U/isr_1_glue_set)
     FDR:D                     0.011          image_processor_top_0/image_processor_CONTROL_BUS_if_U/isr_1
    ----------------------------------------
    Total                      1.551ns (0.510ns logic, 1.041ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aclk'
  Total number of paths / destination ports: 87 / 84
-------------------------------------------------------------------------
Offset:              0.951ns (Levels of Logic = 1)
  Source:            image_processor_top_0/image_processor_CONTROL_BUS_if_U/gie (FF)
  Destination:       interrupt (PAD)
  Source Clock:      aclk rising

  Data Path: image_processor_top_0/image_processor_CONTROL_BUS_if_U/gie to interrupt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.616  image_processor_top_0/image_processor_CONTROL_BUS_if_U/gie (image_processor_top_0/image_processor_CONTROL_BUS_if_U/gie)
     LUT3:I0->O            0   0.053   0.000  image_processor_top_0/image_processor_CONTROL_BUS_if_U/interrupt1 (interrupt)
    ----------------------------------------
    Total                      0.951ns (0.335ns logic, 0.616ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
aclk           |   11.730|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 24.74 secs
 
--> 


Total memory usage is 551208 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  225 (   0 filtered)
Number of infos    :  280 (   0 filtered)

