Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_rv_pl_axi_behav xil_defaultlib.tb_rv_pl_axi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenclr(WIDTH=32)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.flopclr(WIDTH=32)
Compiling module xil_defaultlib.flopclr(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Op_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.flopclr(WIDTH=1)
Compiling module xil_defaultlib.flopclr(WIDTH=2)
Compiling module xil_defaultlib.flopclr(WIDTH=4)
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.rv_pl
Compiling module xil_defaultlib.tb_rv_pl_axi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rv_pl_axi_behav
