Analysis & Synthesis report for display_key
Tue Dec 25 15:12:01 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for DisMem:DisMem_inst|altsyncram:altsyncram_component|altsyncram_kl02:auto_generated
 17. Source assignments for CharMem:CharMem_inst|altsyncram:altsyncram_component|altsyncram_ncu1:auto_generated
 18. Source assignments for boss_show:boss_show_inst|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated
 19. Source assignments for win_show:win_show_inst|altsyncram:altsyncram_component|altsyncram_d8o1:auto_generated
 20. Source assignments for lose_show:lose_show_inst|altsyncram:altsyncram_component|altsyncram_ibo1:auto_generated
 21. Source assignments for start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated
 22. Source assignments for DoLineFall:DoLineFall_inst|level:level_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component|altsyncram_h9o1:auto_generated
 23. Source assignments for DoLineFall:DoLineFall_inst|level:score_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component|altsyncram_h9o1:auto_generated
 24. Source assignments for DoLineFall:DoLineFall_inst|level:target_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component|altsyncram_h9o1:auto_generated
 25. Source assignments for DoLineFall:DoLineFall_inst|level:chance_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component|altsyncram_h9o1:auto_generated
 26. Source assignments for random_le:random_le_inst|random:random_inst|altsyncram:altsyncram_component|altsyncram_ajo1:auto_generated
 27. Source assignments for other:other_inst|altsyncram:altsyncram_component|altsyncram_lho1:auto_generated
 28. Source assignments for keyboard:key|ps2_keyboard:b|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated
 29. Parameter Settings for User Entity Instance: DisMem:DisMem_inst|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: CharMem:CharMem_inst|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: boss_show:boss_show_inst|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: win_show:win_show_inst|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: lose_show:lose_show_inst|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: start_show:start_show_inst|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: DoLineFall:DoLineFall_inst|level:level_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: DoLineFall:DoLineFall_inst|level:score_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: DoLineFall:DoLineFall_inst|level:target_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: DoLineFall:DoLineFall_inst|level:chance_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: random_le:random_le_inst|random:random_inst|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: other:other_inst|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: clkgen:my_vgaclk
 42. Parameter Settings for User Entity Instance: vga_ctrl:ctrl
 43. Parameter Settings for Inferred Entity Instance: keyboard:key|ps2_keyboard:b|altsyncram:fifo_rtl_0
 44. Parameter Settings for Inferred Entity Instance: random_le:random_le_inst|lpm_divide:Mod2
 45. Parameter Settings for Inferred Entity Instance: random_le:random_le_inst|lpm_divide:Mod0
 46. Parameter Settings for Inferred Entity Instance: random_le:random_le_inst|lpm_divide:Mod1
 47. altsyncram Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "clkgen:my_vgaclk"
 49. Port Connectivity Checks: "keyboard:key|data_solve:dataana"
 50. Port Connectivity Checks: "keyboard:key|ps2_keyboard:b"
 51. Port Connectivity Checks: "keyboard:key"
 52. Port Connectivity Checks: "displayhex:comb_698"
 53. Port Connectivity Checks: "other:other_inst"
 54. Port Connectivity Checks: "clk_s:clk_s_inst"
 55. Port Connectivity Checks: "random_le:random_le_inst|random:random_inst"
 56. Port Connectivity Checks: "DoLineFall:DoLineFall_inst|c_bos:c_bos_inst"
 57. Port Connectivity Checks: "DoLineFall:DoLineFall_inst|level:level_num|num_ip:new_num_ip_inst"
 58. Port Connectivity Checks: "DoLineFall:DoLineFall_inst|level:level_num"
 59. Port Connectivity Checks: "DoLineFall:DoLineFall_inst"
 60. Port Connectivity Checks: "start_show:start_show_inst"
 61. Port Connectivity Checks: "lose_show:lose_show_inst"
 62. Port Connectivity Checks: "win_show:win_show_inst"
 63. Port Connectivity Checks: "boss_show:boss_show_inst"
 64. Port Connectivity Checks: "CharMem:CharMem_inst"
 65. Post-Synthesis Netlist Statistics for Top Partition
 66. Elapsed Time Per Partition
 67. Analysis & Synthesis Messages
 68. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec 25 15:12:00 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; display_key                                 ;
; Top-level Entity Name           ; vga                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1577                                        ;
; Total pins                      ; 78                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,491,768                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; vga                ; display_key        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.85        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  28.3%      ;
;     Processor 3            ;  28.3%      ;
;     Processor 4            ;  28.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------+---------+
; c_bos.v                          ; yes             ; User Verilog HDL File                  ; D:/My_design/exp12/c_bos.v                                       ;         ;
; vga_ctrl.v                       ; yes             ; User Verilog HDL File                  ; D:/My_design/exp12/vga_ctrl.v                                    ;         ;
; vga.v                            ; yes             ; User Verilog HDL File                  ; D:/My_design/exp12/vga.v                                         ;         ;
; ps2_keyboard.v                   ; yes             ; User Verilog HDL File                  ; D:/My_design/exp12/ps2_keyboard.v                                ;         ;
; keyboard.v                       ; yes             ; User Verilog HDL File                  ; D:/My_design/exp12/keyboard.v                                    ;         ;
; displayhex.v                     ; yes             ; User Verilog HDL File                  ; D:/My_design/exp12/displayhex.v                                  ;         ;
; data_solve.v                     ; yes             ; User Verilog HDL File                  ; D:/My_design/exp12/data_solve.v                                  ;         ;
; clkgen.v                         ; yes             ; User Verilog HDL File                  ; D:/My_design/exp12/clkgen.v                                      ;         ;
; init.mif                         ; yes             ; User Memory Initialization File        ; D:/My_design/exp12/init.mif                                      ;         ;
; DisMem.v                         ; yes             ; User Wizard-Generated File             ; D:/My_design/exp12/DisMem.v                                      ;         ;
; output_files/DoLineFall.v        ; yes             ; User Verilog HDL File                  ; D:/My_design/exp12/output_files/DoLineFall.v                     ;         ;
; random.mif                       ; yes             ; User Memory Initialization File        ; D:/My_design/exp12/random.mif                                    ;         ;
; random.v                         ; yes             ; User Wizard-Generated File             ; D:/My_design/exp12/random.v                                      ;         ;
; random_le.v                      ; yes             ; User Verilog HDL File                  ; D:/My_design/exp12/random_le.v                                   ;         ;
; clk_s.v                          ; yes             ; User Verilog HDL File                  ; D:/My_design/exp12/clk_s.v                                       ;         ;
; other.mif                        ; yes             ; User Memory Initialization File        ; D:/My_design/exp12/other.mif                                     ;         ;
; other.v                          ; yes             ; User Wizard-Generated File             ; D:/My_design/exp12/other.v                                       ;         ;
; num.mif                          ; yes             ; User Memory Initialization File        ; D:/My_design/exp12/num.mif                                       ;         ;
; num_ip.v                         ; yes             ; User Wizard-Generated File             ; D:/My_design/exp12/num_ip.v                                      ;         ;
; level.v                          ; yes             ; User Verilog HDL File                  ; D:/My_design/exp12/level.v                                       ;         ;
; boss.mif                         ; yes             ; User Memory Initialization File        ; D:/My_design/exp12/boss.mif                                      ;         ;
; boss_show.v                      ; yes             ; User Wizard-Generated File             ; D:/My_design/exp12/boss_show.v                                   ;         ;
; CharMem.v                        ; yes             ; User Wizard-Generated File             ; D:/My_design/exp12/CharMem.v                                     ;         ;
; win_show.v                       ; yes             ; User Wizard-Generated File             ; D:/My_design/exp12/win_show.v                                    ;         ;
; lose_show.v                      ; yes             ; User Wizard-Generated File             ; D:/My_design/exp12/lose_show.v                                   ;         ;
; BeginLine.v                      ; yes             ; User Verilog HDL File                  ; D:/My_design/exp12/BeginLine.v                                   ;         ;
; start_show.v                     ; yes             ; User Wizard-Generated File             ; D:/My_design/exp12/start_show.v                                  ;         ;
; caps.txt                         ; yes             ; Auto-Found File                        ; D:/My_design/exp12/caps.txt                                      ;         ;
; ascii.txt                        ; yes             ; Auto-Found File                        ; D:/My_design/exp12/ascii.txt                                     ;         ;
; shift.txt                        ; yes             ; Auto-Found File                        ; D:/My_design/exp12/shift.txt                                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_kl02.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/altsyncram_kl02.tdf                        ;         ;
; db/altsyncram_ncu1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/altsyncram_ncu1.tdf                        ;         ;
; db/altsyncram_1go1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/altsyncram_1go1.tdf                        ;         ;
; db/altsyncram_d8o1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/altsyncram_d8o1.tdf                        ;         ;
; win.mif                          ; yes             ; Auto-Found Memory Initialization File  ; D:/My_design/exp12/win.mif                                       ;         ;
; db/altsyncram_ibo1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/altsyncram_ibo1.tdf                        ;         ;
; lose.mif                         ; yes             ; Auto-Found Memory Initialization File  ; D:/My_design/exp12/lose.mif                                      ;         ;
; db/altsyncram_pgs1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/altsyncram_pgs1.tdf                        ;         ;
; begin.mif                        ; yes             ; Auto-Found Memory Initialization File  ; D:/My_design/exp12/begin.mif                                     ;         ;
; db/altsyncram_h9o1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/altsyncram_h9o1.tdf                        ;         ;
; db/altsyncram_ajo1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/altsyncram_ajo1.tdf                        ;         ;
; db/altsyncram_lho1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/altsyncram_lho1.tdf                        ;         ;
; data_select.v                    ; yes             ; Auto-Found Verilog HDL File            ; D:/My_design/exp12/data_select.v                                 ;         ;
; db/altsyncram_lsj1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/altsyncram_lsj1.tdf                        ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_i3m.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/lpm_divide_i3m.tdf                         ;         ;
; db/sign_div_unsign_llh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/sign_div_unsign_llh.tdf                    ;         ;
; db/alt_u_div_gve.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/alt_u_div_gve.tdf                          ;         ;
; db/lpm_divide_j3m.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/lpm_divide_j3m.tdf                         ;         ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/sign_div_unsign_mlh.tdf                    ;         ;
; db/alt_u_div_ive.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/alt_u_div_ive.tdf                          ;         ;
; db/lpm_divide_k3m.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/lpm_divide_k3m.tdf                         ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/sign_div_unsign_nlh.tdf                    ;         ;
; db/alt_u_div_kve.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/My_design/exp12/db/alt_u_div_kve.tdf                          ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 3506      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 5318      ;
;     -- 7 input functions                    ; 49        ;
;     -- 6 input functions                    ; 1507      ;
;     -- 5 input functions                    ; 1643      ;
;     -- 4 input functions                    ; 823       ;
;     -- <=3 input functions                  ; 1296      ;
;                                             ;           ;
; Dedicated logic registers                   ; 1577      ;
;                                             ;           ;
; I/O pins                                    ; 78        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 1491768   ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2613      ;
; Total fan-out                               ; 72584     ;
; Average fan-out                             ; 7.08      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                    ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |vga                                            ; 5318 (234)          ; 1577 (25)                 ; 1491768           ; 0          ; 78   ; 0            ; |vga                                                                                                                                   ; vga                 ; work         ;
;    |BeginLine:BeginLine_inst|                   ; 114 (114)           ; 536 (536)                 ; 0                 ; 0          ; 0    ; 0            ; |vga|BeginLine:BeginLine_inst                                                                                                          ; BeginLine           ; work         ;
;    |CharMem:CharMem_inst|                       ; 0 (0)               ; 0 (0)                     ; 2520              ; 0          ; 0    ; 0            ; |vga|CharMem:CharMem_inst                                                                                                              ; CharMem             ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 2520              ; 0          ; 0    ; 0            ; |vga|CharMem:CharMem_inst|altsyncram:altsyncram_component                                                                              ; altsyncram          ; work         ;
;          |altsyncram_ncu1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 2520              ; 0          ; 0    ; 0            ; |vga|CharMem:CharMem_inst|altsyncram:altsyncram_component|altsyncram_ncu1:auto_generated                                               ; altsyncram_ncu1     ; work         ;
;    |DisMem:DisMem_inst|                         ; 0 (0)               ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |vga|DisMem:DisMem_inst                                                                                                                ; DisMem              ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |vga|DisMem:DisMem_inst|altsyncram:altsyncram_component                                                                                ; altsyncram          ; work         ;
;          |altsyncram_kl02:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |vga|DisMem:DisMem_inst|altsyncram:altsyncram_component|altsyncram_kl02:auto_generated                                                 ; altsyncram_kl02     ; work         ;
;    |DoLineFall:DoLineFall_inst|                 ; 2933 (2878)         ; 852 (813)                 ; 5760              ; 0          ; 0    ; 0            ; |vga|DoLineFall:DoLineFall_inst                                                                                                        ; DoLineFall          ; work         ;
;       |c_bos:c_bos_inst|                        ; 55 (55)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |vga|DoLineFall:DoLineFall_inst|c_bos:c_bos_inst                                                                                       ; c_bos               ; work         ;
;       |level:chance_num|                        ; 0 (0)               ; 0 (0)                     ; 1440              ; 0          ; 0    ; 0            ; |vga|DoLineFall:DoLineFall_inst|level:chance_num                                                                                       ; level               ; work         ;
;          |num_ip:new_num_ip_inst|               ; 0 (0)               ; 0 (0)                     ; 1440              ; 0          ; 0    ; 0            ; |vga|DoLineFall:DoLineFall_inst|level:chance_num|num_ip:new_num_ip_inst                                                                ; num_ip              ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1440              ; 0          ; 0    ; 0            ; |vga|DoLineFall:DoLineFall_inst|level:chance_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;                |altsyncram_h9o1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1440              ; 0          ; 0    ; 0            ; |vga|DoLineFall:DoLineFall_inst|level:chance_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component|altsyncram_h9o1:auto_generated ; altsyncram_h9o1     ; work         ;
;       |level:level_num|                         ; 0 (0)               ; 0 (0)                     ; 1440              ; 0          ; 0    ; 0            ; |vga|DoLineFall:DoLineFall_inst|level:level_num                                                                                        ; level               ; work         ;
;          |num_ip:new_num_ip_inst|               ; 0 (0)               ; 0 (0)                     ; 1440              ; 0          ; 0    ; 0            ; |vga|DoLineFall:DoLineFall_inst|level:level_num|num_ip:new_num_ip_inst                                                                 ; num_ip              ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1440              ; 0          ; 0    ; 0            ; |vga|DoLineFall:DoLineFall_inst|level:level_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component                                 ; altsyncram          ; work         ;
;                |altsyncram_h9o1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1440              ; 0          ; 0    ; 0            ; |vga|DoLineFall:DoLineFall_inst|level:level_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component|altsyncram_h9o1:auto_generated  ; altsyncram_h9o1     ; work         ;
;       |level:score_num|                         ; 0 (0)               ; 0 (0)                     ; 1440              ; 0          ; 0    ; 0            ; |vga|DoLineFall:DoLineFall_inst|level:score_num                                                                                        ; level               ; work         ;
;          |num_ip:new_num_ip_inst|               ; 0 (0)               ; 0 (0)                     ; 1440              ; 0          ; 0    ; 0            ; |vga|DoLineFall:DoLineFall_inst|level:score_num|num_ip:new_num_ip_inst                                                                 ; num_ip              ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1440              ; 0          ; 0    ; 0            ; |vga|DoLineFall:DoLineFall_inst|level:score_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component                                 ; altsyncram          ; work         ;
;                |altsyncram_h9o1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1440              ; 0          ; 0    ; 0            ; |vga|DoLineFall:DoLineFall_inst|level:score_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component|altsyncram_h9o1:auto_generated  ; altsyncram_h9o1     ; work         ;
;       |level:target_num|                        ; 0 (0)               ; 0 (0)                     ; 1440              ; 0          ; 0    ; 0            ; |vga|DoLineFall:DoLineFall_inst|level:target_num                                                                                       ; level               ; work         ;
;          |num_ip:new_num_ip_inst|               ; 0 (0)               ; 0 (0)                     ; 1440              ; 0          ; 0    ; 0            ; |vga|DoLineFall:DoLineFall_inst|level:target_num|num_ip:new_num_ip_inst                                                                ; num_ip              ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1440              ; 0          ; 0    ; 0            ; |vga|DoLineFall:DoLineFall_inst|level:target_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;                |altsyncram_h9o1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1440              ; 0          ; 0    ; 0            ; |vga|DoLineFall:DoLineFall_inst|level:target_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component|altsyncram_h9o1:auto_generated ; altsyncram_h9o1     ; work         ;
;    |boss_show:boss_show_inst|                   ; 0 (0)               ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |vga|boss_show:boss_show_inst                                                                                                          ; boss_show           ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |vga|boss_show:boss_show_inst|altsyncram:altsyncram_component                                                                          ; altsyncram          ; work         ;
;          |altsyncram_1go1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |vga|boss_show:boss_show_inst|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated                                           ; altsyncram_1go1     ; work         ;
;    |clk_s:clk_s_inst|                           ; 32 (32)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |vga|clk_s:clk_s_inst                                                                                                                  ; clk_s               ; work         ;
;    |clkgen:my_vgaclk|                           ; 43 (43)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |vga|clkgen:my_vgaclk                                                                                                                  ; clkgen              ; work         ;
;    |data_select:data_select_inst|               ; 1440 (1440)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|data_select:data_select_inst                                                                                                      ; data_select         ; work         ;
;    |displayhex:comb_698|                        ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|displayhex:comb_698                                                                                                               ; displayhex          ; work         ;
;    |keyboard:key|                               ; 121 (0)             ; 52 (0)                    ; 64                ; 0          ; 0    ; 0            ; |vga|keyboard:key                                                                                                                      ; keyboard            ; work         ;
;       |data_solve:dataana|                      ; 73 (73)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |vga|keyboard:key|data_solve:dataana                                                                                                   ; data_solve          ; work         ;
;       |ps2_keyboard:b|                          ; 48 (48)             ; 39 (39)                   ; 64                ; 0          ; 0    ; 0            ; |vga|keyboard:key|ps2_keyboard:b                                                                                                       ; ps2_keyboard        ; work         ;
;          |altsyncram:fifo_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |vga|keyboard:key|ps2_keyboard:b|altsyncram:fifo_rtl_0                                                                                 ; altsyncram          ; work         ;
;             |altsyncram_lsj1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |vga|keyboard:key|ps2_keyboard:b|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated                                                  ; altsyncram_lsj1     ; work         ;
;    |lose_show:lose_show_inst|                   ; 0 (0)               ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |vga|lose_show:lose_show_inst                                                                                                          ; lose_show           ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |vga|lose_show:lose_show_inst|altsyncram:altsyncram_component                                                                          ; altsyncram          ; work         ;
;          |altsyncram_ibo1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |vga|lose_show:lose_show_inst|altsyncram:altsyncram_component|altsyncram_ibo1:auto_generated                                           ; altsyncram_ibo1     ; work         ;
;    |other:other_inst|                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |vga|other:other_inst                                                                                                                  ; other               ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |vga|other:other_inst|altsyncram:altsyncram_component                                                                                  ; altsyncram          ; work         ;
;          |altsyncram_lho1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |vga|other:other_inst|altsyncram:altsyncram_component|altsyncram_lho1:auto_generated                                                   ; altsyncram_lho1     ; work         ;
;    |random_le:random_le_inst|                   ; 315 (53)            ; 32 (32)                   ; 3744              ; 0          ; 0    ; 0            ; |vga|random_le:random_le_inst                                                                                                          ; random_le           ; work         ;
;       |lpm_divide:Mod0|                         ; 91 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|random_le:random_le_inst|lpm_divide:Mod0                                                                                          ; lpm_divide          ; work         ;
;          |lpm_divide_j3m:auto_generated|        ; 91 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|random_le:random_le_inst|lpm_divide:Mod0|lpm_divide_j3m:auto_generated                                                            ; lpm_divide_j3m      ; work         ;
;             |sign_div_unsign_mlh:divider|       ; 91 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|random_le:random_le_inst|lpm_divide:Mod0|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                                ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_ive:divider|          ; 91 (91)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|random_le:random_le_inst|lpm_divide:Mod0|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider          ; alt_u_div_ive       ; work         ;
;       |lpm_divide:Mod1|                         ; 96 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|random_le:random_le_inst|lpm_divide:Mod1                                                                                          ; lpm_divide          ; work         ;
;          |lpm_divide_k3m:auto_generated|        ; 96 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|random_le:random_le_inst|lpm_divide:Mod1|lpm_divide_k3m:auto_generated                                                            ; lpm_divide_k3m      ; work         ;
;             |sign_div_unsign_nlh:divider|       ; 96 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|random_le:random_le_inst|lpm_divide:Mod1|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider                                ; sign_div_unsign_nlh ; work         ;
;                |alt_u_div_kve:divider|          ; 96 (96)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|random_le:random_le_inst|lpm_divide:Mod1|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider          ; alt_u_div_kve       ; work         ;
;       |lpm_divide:Mod2|                         ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|random_le:random_le_inst|lpm_divide:Mod2                                                                                          ; lpm_divide          ; work         ;
;          |lpm_divide_i3m:auto_generated|        ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|random_le:random_le_inst|lpm_divide:Mod2|lpm_divide_i3m:auto_generated                                                            ; lpm_divide_i3m      ; work         ;
;             |sign_div_unsign_llh:divider|       ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|random_le:random_le_inst|lpm_divide:Mod2|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_gve:divider|          ; 75 (75)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|random_le:random_le_inst|lpm_divide:Mod2|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider          ; alt_u_div_gve       ; work         ;
;       |random:random_inst|                      ; 0 (0)               ; 0 (0)                     ; 3744              ; 0          ; 0    ; 0            ; |vga|random_le:random_le_inst|random:random_inst                                                                                       ; random              ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 3744              ; 0          ; 0    ; 0            ; |vga|random_le:random_le_inst|random:random_inst|altsyncram:altsyncram_component                                                       ; altsyncram          ; work         ;
;             |altsyncram_ajo1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 3744              ; 0          ; 0    ; 0            ; |vga|random_le:random_le_inst|random:random_inst|altsyncram:altsyncram_component|altsyncram_ajo1:auto_generated                        ; altsyncram_ajo1     ; work         ;
;    |start_show:start_show_inst|                 ; 0 (0)               ; 0 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |vga|start_show:start_show_inst                                                                                                        ; start_show          ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |vga|start_show:start_show_inst|altsyncram:altsyncram_component                                                                        ; altsyncram          ; work         ;
;          |altsyncram_pgs1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |vga|start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated                                         ; altsyncram_pgs1     ; work         ;
;    |vga_ctrl:ctrl|                              ; 72 (72)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |vga|vga_ctrl:ctrl                                                                                                                     ; vga_ctrl            ; work         ;
;    |win_show:win_show_inst|                     ; 0 (0)               ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |vga|win_show:win_show_inst                                                                                                            ; win_show            ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |vga|win_show:win_show_inst|altsyncram:altsyncram_component                                                                            ; altsyncram          ; work         ;
;          |altsyncram_d8o1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |vga|win_show:win_show_inst|altsyncram:altsyncram_component|altsyncram_d8o1:auto_generated                                             ; altsyncram_d8o1     ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------+
; Name                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF           ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------+
; CharMem:CharMem_inst|altsyncram:altsyncram_component|altsyncram_ncu1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 70           ; 36           ; 70           ; 36           ; 2520   ; None          ;
; DisMem:DisMem_inst|altsyncram:altsyncram_component|altsyncram_kl02:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 640          ; 480          ; 640          ; 480          ; 307200 ; ../init.mif   ;
; DoLineFall:DoLineFall_inst|level:chance_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component|altsyncram_h9o1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 10           ; 144          ; --           ; --           ; 1440   ; ../num.mif    ;
; DoLineFall:DoLineFall_inst|level:level_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component|altsyncram_h9o1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port      ; 10           ; 144          ; --           ; --           ; 1440   ; ../num.mif    ;
; DoLineFall:DoLineFall_inst|level:score_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component|altsyncram_h9o1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port      ; 10           ; 144          ; --           ; --           ; 1440   ; ../num.mif    ;
; DoLineFall:DoLineFall_inst|level:target_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component|altsyncram_h9o1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 10           ; 144          ; --           ; --           ; 1440   ; ../num.mif    ;
; boss_show:boss_show_inst|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Single Port      ; 640          ; 480          ; --           ; --           ; 307200 ; ../boss.mif   ;
; keyboard:key|ps2_keyboard:b|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None          ;
; lose_show:lose_show_inst|altsyncram:altsyncram_component|altsyncram_ibo1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Single Port      ; 640          ; 480          ; --           ; --           ; 307200 ; lose.mif      ;
; other:other_inst|altsyncram:altsyncram_component|altsyncram_lho1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Single Port      ; 640          ; 32           ; --           ; --           ; 20480  ; ../other.mif  ;
; random_le:random_le_inst|random:random_inst|altsyncram:altsyncram_component|altsyncram_ajo1:auto_generated|ALTSYNCRAM                        ; AUTO ; Single Port      ; 26           ; 144          ; --           ; --           ; 3744   ; ../random.mif ;
; start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 480          ; 640          ; 480          ; 640          ; 307200 ; begin.mif     ;
; win_show:win_show_inst|altsyncram:altsyncram_component|altsyncram_d8o1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Single Port      ; 640          ; 480          ; --           ; --           ; 307200 ; win.mif       ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |vga|CharMem:CharMem_inst                                               ; CharMem.v       ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |vga|DisMem:DisMem_inst                                                 ; DisMem.v        ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |vga|DoLineFall:DoLineFall_inst|level:chance_num|num_ip:new_num_ip_inst ; num_ip.v        ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |vga|DoLineFall:DoLineFall_inst|level:level_num|num_ip:new_num_ip_inst  ; num_ip.v        ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |vga|DoLineFall:DoLineFall_inst|level:score_num|num_ip:new_num_ip_inst  ; num_ip.v        ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |vga|DoLineFall:DoLineFall_inst|level:target_num|num_ip:new_num_ip_inst ; num_ip.v        ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |vga|boss_show:boss_show_inst                                           ; boss_show.v     ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |vga|lose_show:lose_show_inst                                           ; lose_show.v     ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |vga|other:other_inst                                                   ; other.v         ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |vga|random_le:random_le_inst|random:random_inst                        ; random.v        ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |vga|start_show:start_show_inst                                         ; start_show.v    ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |vga|win_show:win_show_inst                                             ; win_show.v      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+--------------------------------------------+-------------------------------------------------+
; Register name                              ; Reason for Removal                              ;
+--------------------------------------------+-------------------------------------------------+
; random_le:random_le_inst|temp[5]           ; Stuck at GND due to stuck port data_in          ;
; DoLineFall:DoLineFall_inst|Pmax[8,9,11,12] ; Merged with DoLineFall:DoLineFall_inst|Pmax[10] ;
; DoLineFall:DoLineFall_inst|Vmax[11,12]     ; Merged with DoLineFall:DoLineFall_inst|Pmax[10] ;
; random_le:random_le_inst|asc[6]            ; Merged with random_le:random_le_inst|asc[5]     ;
; random_le:random_le_inst|asc[7]            ; Stuck at GND due to stuck port data_in          ;
; DoLineFall:DoLineFall_inst|Speed~0         ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~1         ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~2         ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~3         ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~4         ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~5         ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~6         ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~7         ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~8         ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~9         ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~10        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~11        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~12        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~13        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~14        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~15        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~16        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~17        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~18        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~19        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~20        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~21        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~22        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~23        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~24        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~25        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~26        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~27        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~28        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~29        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~30        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~31        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~32        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~33        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~34        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~35        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~36        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~37        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~38        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~39        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~40        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~41        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~42        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~43        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~44        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~45        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~46        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~47        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~48        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~49        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~50        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~51        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~52        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~53        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~54        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~55        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~56        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~57        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~58        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~59        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~60        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~61        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~62        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~63        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~64        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~65        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~66        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~67        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~68        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~69        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~70        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~71        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~72        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~73        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~74        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~75        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~76        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~77        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~78        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~79        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~80        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~81        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~82        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~83        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~84        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~85        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~86        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~87        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~88        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~89        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~90        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~91        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~92        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~93        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~94        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~95        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~96        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~97        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~98        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~99        ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~100       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~101       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~102       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~103       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~104       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~105       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~106       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~107       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~108       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~109       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~110       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~111       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~112       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~113       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~114       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~115       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~116       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~117       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~118       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~119       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~120       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~121       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~122       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~123       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~124       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~125       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~126       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~127       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~128       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~129       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~130       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~131       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~132       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~133       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~134       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~135       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~136       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~137       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~138       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~139       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~140       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~141       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~142       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~143       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~144       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~145       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~146       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~147       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~148       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~149       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~150       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~151       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~152       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~153       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~154       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~155       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~156       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~157       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~158       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Speed~159       ; Lost fanout                                     ;
; DoLineFall:DoLineFall_inst|Pmax[10]        ; Stuck at GND due to stuck port data_in          ;
; Total Number of Removed Registers = 170    ;                                                 ;
+--------------------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                           ;
+----------------------------------+---------------------------+----------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------------+---------------------------+----------------------------------------+
; random_le:random_le_inst|temp[5] ; Stuck at GND              ; random_le:random_le_inst|asc[7]        ;
;                                  ; due to stuck port data_in ;                                        ;
+----------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1577  ;
; Number of registers using Synchronous Clear  ; 449   ;
; Number of registers using Synchronous Load   ; 120   ;
; Number of registers using Asynchronous Clear ; 10    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 919   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; vga_ctrl:ctrl|x_cnt[0]                     ; 13      ;
; keyboard:key|data_solve:dataana|clra       ; 8       ;
; DoLineFall:DoLineFall_inst|chance[3]       ; 5       ;
; DoLineFall:DoLineFall_inst|chance[0]       ; 5       ;
; keyboard:key|data_solve:dataana|nextdata_n ; 2       ;
; random_le:random_le_inst|h_addr[3]         ; 8       ;
; random_le:random_le_inst|h_addr[0]         ; 6       ;
; random_le:random_le_inst|h_addr[2]         ; 7       ;
; random_le:random_le_inst|h_addr[5]         ; 9       ;
; DoLineFall:DoLineFall_inst|NumTarget[4]    ; 2       ;
; DoLineFall:DoLineFall_inst|NumTarget[3]    ; 2       ;
; DoLineFall:DoLineFall_inst|NumTarget[2]    ; 2       ;
; DoLineFall:DoLineFall_inst|NumTarget[1]    ; 2       ;
; DoLineFall:DoLineFall_inst|target[1][0]    ; 6       ;
; DoLineFall:DoLineFall_inst|target[1][1]    ; 5       ;
; Total number of inverted registers = 15    ;         ;
+--------------------------------------------+---------+


+--------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                 ;
+---------------------------------------------------+----------------------------------------+
; Register Name                                     ; RAM Name                               ;
+---------------------------------------------------+----------------------------------------+
; keyboard:key|ps2_keyboard:b|fifo_rtl_0_bypass[0]  ; keyboard:key|ps2_keyboard:b|fifo_rtl_0 ;
; keyboard:key|ps2_keyboard:b|fifo_rtl_0_bypass[1]  ; keyboard:key|ps2_keyboard:b|fifo_rtl_0 ;
; keyboard:key|ps2_keyboard:b|fifo_rtl_0_bypass[2]  ; keyboard:key|ps2_keyboard:b|fifo_rtl_0 ;
; keyboard:key|ps2_keyboard:b|fifo_rtl_0_bypass[3]  ; keyboard:key|ps2_keyboard:b|fifo_rtl_0 ;
; keyboard:key|ps2_keyboard:b|fifo_rtl_0_bypass[4]  ; keyboard:key|ps2_keyboard:b|fifo_rtl_0 ;
; keyboard:key|ps2_keyboard:b|fifo_rtl_0_bypass[5]  ; keyboard:key|ps2_keyboard:b|fifo_rtl_0 ;
; keyboard:key|ps2_keyboard:b|fifo_rtl_0_bypass[6]  ; keyboard:key|ps2_keyboard:b|fifo_rtl_0 ;
; keyboard:key|ps2_keyboard:b|fifo_rtl_0_bypass[7]  ; keyboard:key|ps2_keyboard:b|fifo_rtl_0 ;
; keyboard:key|ps2_keyboard:b|fifo_rtl_0_bypass[8]  ; keyboard:key|ps2_keyboard:b|fifo_rtl_0 ;
; keyboard:key|ps2_keyboard:b|fifo_rtl_0_bypass[9]  ; keyboard:key|ps2_keyboard:b|fifo_rtl_0 ;
; keyboard:key|ps2_keyboard:b|fifo_rtl_0_bypass[10] ; keyboard:key|ps2_keyboard:b|fifo_rtl_0 ;
; keyboard:key|ps2_keyboard:b|fifo_rtl_0_bypass[11] ; keyboard:key|ps2_keyboard:b|fifo_rtl_0 ;
; keyboard:key|ps2_keyboard:b|fifo_rtl_0_bypass[12] ; keyboard:key|ps2_keyboard:b|fifo_rtl_0 ;
; keyboard:key|ps2_keyboard:b|fifo_rtl_0_bypass[13] ; keyboard:key|ps2_keyboard:b|fifo_rtl_0 ;
; keyboard:key|ps2_keyboard:b|fifo_rtl_0_bypass[14] ; keyboard:key|ps2_keyboard:b|fifo_rtl_0 ;
+---------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |vga|DoLineFall:DoLineFall_inst|NumScore[5]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |vga|DoLineFall:DoLineFall_inst|level[2]       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vga|DoLineFall:DoLineFall_inst|NumTarget[7]   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |vga|DoLineFall:DoLineFall_inst|Num9[5]        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |vga|DoLineFall:DoLineFall_inst|j[31]          ;
; 6:1                ; 13 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |vga|DoLineFall:DoLineFall_inst|FontState[9]   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |vga|DoLineFall:DoLineFall_inst|KeyState[7]    ;
; 6:1                ; 432 bits  ; 1728 LEs      ; 864 LEs              ; 864 LEs                ; Yes        ; |vga|DoLineFall:DoLineFall_inst|FallLine[237]  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |vga|DoLineFall:DoLineFall_inst|LineState[2]   ;
; 8:1                ; 32 bits   ; 160 LEs       ; 0 LEs                ; 160 LEs                ; Yes        ; |vga|DoLineFall:DoLineFall_inst|k[5]           ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |vga|DoLineFall:DoLineFall_inst|WCharLine[31]  ;
; 9:1                ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |vga|DoLineFall:DoLineFall_inst|WCharLine[18]  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |vga|DoLineFall:DoLineFall_inst|NumMiss[5]     ;
; 14:1               ; 15 bits   ; 135 LEs       ; 120 LEs              ; 15 LEs                 ; Yes        ; |vga|DoLineFall:DoLineFall_inst|FallLine[13]   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |vga|DoLineFall:DoLineFall_inst|chance[1]      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |vga|DoLineFall:DoLineFall_inst|WCharLine[13]  ;
; 10:1               ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |vga|DoLineFall:DoLineFall_inst|WCharLine[2]   ;
; 13:1               ; 32 bits   ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |vga|DoLineFall:DoLineFall_inst|i[25]          ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |vga|DoLineFall:DoLineFall_inst|Pmax[3]        ;
; 11:1               ; 11 bits   ; 77 LEs        ; 0 LEs                ; 77 LEs                 ; Yes        ; |vga|DoLineFall:DoLineFall_inst|Vmax[1]        ;
; 19:1               ; 8 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |vga|DoLineFall:DoLineFall_inst|LineNum[3]     ;
; 42:1               ; 16 bits   ; 448 LEs       ; 224 LEs              ; 224 LEs                ; Yes        ; |vga|DoLineFall:DoLineFall_inst|FallLine[448]  ;
; 44:1               ; 16 bits   ; 464 LEs       ; 224 LEs              ; 240 LEs                ; Yes        ; |vga|DoLineFall:DoLineFall_inst|FallLine[21]   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |vga|DoLineFall:DoLineFall_inst|NumTarget[1]   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; Yes        ; |vga|DoLineFall:DoLineFall_inst|NumTarget[3]   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |vga|DoLineFall:DoLineFall_inst|chance[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|WCharLine      ;
; 3:1                ; 139 bits  ; 278 LEs       ; 278 LEs              ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight1    ;
; 3:1                ; 139 bits  ; 278 LEs       ; 278 LEs              ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight1    ;
; 3:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight1    ;
; 3:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight1    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight1    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight1    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight1    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight1    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight1    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight1    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight1    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight1    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight0    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight0    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight0    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight0    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight0    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight0    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight0    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight0    ;
; 3:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight0    ;
; 3:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight0    ;
; 3:1                ; 149 bits  ; 298 LEs       ; 298 LEs              ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight0    ;
; 3:1                ; 149 bits  ; 298 LEs       ; 298 LEs              ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight0    ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight0    ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight1    ;
; 3:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight0    ;
; 3:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight1    ;
; 4:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight1    ;
; 4:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight1    ;
; 4:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight0    ;
; 4:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight0    ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight0    ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |vga|DoLineFall:DoLineFall_inst|ShiftRight1    ;
; 5:1                ; 480 bits  ; 1440 LEs      ; 1440 LEs             ; 0 LEs                  ; No         ; |vga|data_select:data_select_inst|DisLine[465] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |vga|clkgen:my_vgaclk|clkcount[25]             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |vga|DoLineFall:DoLineFall_inst|index[11]      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |vga|vga_ctrl:ctrl|y_cnt[6]                    ;
; 33:1               ; 5 bits    ; 110 LEs       ; 90 LEs               ; 20 LEs                 ; Yes        ; |vga|random_le:random_le_inst|asc[4]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vga|DoLineFall:DoLineFall_inst|score_t[3]     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vga|DoLineFall:DoLineFall_inst|target_t[3]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |vga|BeginLine:BeginLine_inst|i[24]            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vga|keyboard:key|data_solve:dataana|asc[4]    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |vga|BeginLine:BeginLine_inst|level[1]         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vga|BeginLine:BeginLine_inst|State[7]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for DisMem:DisMem_inst|altsyncram:altsyncram_component|altsyncram_kl02:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for CharMem:CharMem_inst|altsyncram:altsyncram_component|altsyncram_ncu1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for boss_show:boss_show_inst|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for win_show:win_show_inst|altsyncram:altsyncram_component|altsyncram_d8o1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for lose_show:lose_show_inst|altsyncram:altsyncram_component|altsyncram_ibo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DoLineFall:DoLineFall_inst|level:level_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component|altsyncram_h9o1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DoLineFall:DoLineFall_inst|level:score_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component|altsyncram_h9o1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DoLineFall:DoLineFall_inst|level:target_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component|altsyncram_h9o1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DoLineFall:DoLineFall_inst|level:chance_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component|altsyncram_h9o1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for random_le:random_le_inst|random:random_inst|altsyncram:altsyncram_component|altsyncram_ajo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for other:other_inst|altsyncram:altsyncram_component|altsyncram_lho1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for keyboard:key|ps2_keyboard:b|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DisMem:DisMem_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                             ;
; WIDTH_A                            ; 480                  ; Signed Integer                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 480                  ; Signed Integer                      ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                      ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; ../init.mif          ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_kl02      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CharMem:CharMem_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                               ;
; WIDTH_A                            ; 36                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 70                   ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 36                   ; Signed Integer                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                        ;
; NUMWORDS_B                         ; 70                   ; Signed Integer                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_ncu1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boss_show:boss_show_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 480                  ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; ../boss.mif          ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_1go1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: win_show:win_show_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 480                  ; Signed Integer                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; win.mif              ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_d8o1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lose_show:lose_show_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 480                  ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; lose.mif             ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_ibo1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_show:start_show_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 640                  ; Signed Integer                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 480                  ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 640                  ; Signed Integer                              ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                              ;
; NUMWORDS_B                         ; 480                  ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; begin.mif            ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_pgs1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DoLineFall:DoLineFall_inst|level:level_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                            ;
; WIDTH_A                            ; 144                  ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 10                   ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; ../num.mif           ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_h9o1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DoLineFall:DoLineFall_inst|level:score_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                            ;
; WIDTH_A                            ; 144                  ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 10                   ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; ../num.mif           ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_h9o1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DoLineFall:DoLineFall_inst|level:target_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                             ;
; WIDTH_A                            ; 144                  ; Signed Integer                                                                      ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                      ;
; NUMWORDS_A                         ; 10                   ; Signed Integer                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; INIT_FILE                          ; ../num.mif           ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_h9o1      ; Untyped                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DoLineFall:DoLineFall_inst|level:chance_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                             ;
; WIDTH_A                            ; 144                  ; Signed Integer                                                                      ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                      ;
; NUMWORDS_A                         ; 10                   ; Signed Integer                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; INIT_FILE                          ; ../num.mif           ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_h9o1      ; Untyped                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random_le:random_le_inst|random:random_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 144                  ; Signed Integer                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 26                   ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; ../random.mif        ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_ajo1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: other:other_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; ../other.mif         ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_lho1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:my_vgaclk ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; clk_freq       ; 25000000 ; Signed Integer                    ;
; countlimit     ; 1        ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ctrl:ctrl ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; h_frontporch   ; 96    ; Signed Integer                    ;
; h_active       ; 144   ; Signed Integer                    ;
; h_backporch    ; 784   ; Signed Integer                    ;
; h_total        ; 800   ; Signed Integer                    ;
; v_frontporch   ; 2     ; Signed Integer                    ;
; v_active       ; 35    ; Signed Integer                    ;
; v_backporch    ; 515   ; Signed Integer                    ;
; v_total        ; 525   ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: keyboard:key|ps2_keyboard:b|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                ;
; WIDTH_A                            ; 8                    ; Untyped                                ;
; WIDTHAD_A                          ; 3                    ; Untyped                                ;
; NUMWORDS_A                         ; 8                    ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 8                    ; Untyped                                ;
; WIDTHAD_B                          ; 3                    ; Untyped                                ;
; NUMWORDS_B                         ; 8                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_lsj1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: random_le:random_le_inst|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                         ;
; LPM_WIDTHD             ; 5              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: random_le:random_le_inst|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                         ;
; LPM_WIDTHD             ; 5              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: random_le:random_le_inst|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_k3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 13                                                                                                 ;
; Entity Instance                           ; DisMem:DisMem_inst|altsyncram:altsyncram_component                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 480                                                                                                ;
;     -- NUMWORDS_A                         ; 640                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 480                                                                                                ;
;     -- NUMWORDS_B                         ; 640                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; CharMem:CharMem_inst|altsyncram:altsyncram_component                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                 ;
;     -- NUMWORDS_A                         ; 70                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                 ;
;     -- NUMWORDS_B                         ; 70                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; boss_show:boss_show_inst|altsyncram:altsyncram_component                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 480                                                                                                ;
;     -- NUMWORDS_A                         ; 640                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; win_show:win_show_inst|altsyncram:altsyncram_component                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 480                                                                                                ;
;     -- NUMWORDS_A                         ; 640                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; lose_show:lose_show_inst|altsyncram:altsyncram_component                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 480                                                                                                ;
;     -- NUMWORDS_A                         ; 640                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; start_show:start_show_inst|altsyncram:altsyncram_component                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 640                                                                                                ;
;     -- NUMWORDS_A                         ; 480                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 640                                                                                                ;
;     -- NUMWORDS_B                         ; 480                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; DoLineFall:DoLineFall_inst|level:level_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 144                                                                                                ;
;     -- NUMWORDS_A                         ; 10                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; DoLineFall:DoLineFall_inst|level:score_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 144                                                                                                ;
;     -- NUMWORDS_A                         ; 10                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; DoLineFall:DoLineFall_inst|level:target_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 144                                                                                                ;
;     -- NUMWORDS_A                         ; 10                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; DoLineFall:DoLineFall_inst|level:chance_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 144                                                                                                ;
;     -- NUMWORDS_A                         ; 10                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; random_le:random_le_inst|random:random_inst|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 144                                                                                                ;
;     -- NUMWORDS_A                         ; 26                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; other:other_inst|altsyncram:altsyncram_component                                                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                 ;
;     -- NUMWORDS_A                         ; 640                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; keyboard:key|ps2_keyboard:b|altsyncram:fifo_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                  ;
;     -- NUMWORDS_B                         ; 8                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "clkgen:my_vgaclk" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; clken ; Input ; Info     ; Stuck at VCC      ;
+-------+-------+----------+-------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:key|data_solve:dataana"                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; count    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clrk     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; realdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:key|ps2_keyboard:b"                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "keyboard:key" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; clrn ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "displayhex:comb_698" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; clr  ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "other:other_inst"                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "data[31..8]" will be connected to GND. ;
; data ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; wren ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_s:clk_s_inst"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; clk_1s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "random_le:random_le_inst|random:random_inst"                                                                                                                                       ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (6 bits) is wider than the input port (5 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DoLineFall:DoLineFall_inst|c_bos:c_bos_inst"                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; boss ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "boss[4..3]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DoLineFall:DoLineFall_inst|level:level_num|num_ip:new_num_ip_inst"                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DoLineFall:DoLineFall_inst|level:level_num"                                                                                                                                             ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; level_num    ; Input ; Warning  ; Input port expression (6 bits) is wider than the input port (5 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; level_num[4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DoLineFall:DoLineFall_inst"                                                                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; KeyAscii ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "KeyAscii[12..8]" will be connected to GND. ;
; Vmax     ; Output ; Warning  ; Output or bidir port (13 bits) is wider than the port expression (8 bits) it drives; bit(s) "Vmax[12..8]" have no fanouts                          ;
; Vmax     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "start_show:start_show_inst"                                                                                                                                                            ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                           ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data      ; Input  ; Warning  ; Input port expression (480 bits) is smaller than the input port (640 bits) it drives.  Extra input bit(s) "data[639..480]" will be connected to GND.                              ;
; rdaddress ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wraddress ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q         ; Output ; Warning  ; Output or bidir port (640 bits) is wider than the port expression (480 bits) it drives; bit(s) "q[639..480]" have no fanouts                                                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lose_show:lose_show_inst"                                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (479 bits) is smaller than the input port (480 bits) it drives.  Extra input bit(s) "data[479..479]" will be connected to GND. ;
; data ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; wren ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "win_show:win_show_inst"                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (479 bits) is smaller than the input port (480 bits) it drives.  Extra input bit(s) "data[479..479]" will be connected to GND. ;
; data ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; wren ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "boss_show:boss_show_inst"                                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (479 bits) is smaller than the input port (480 bits) it drives.  Extra input bit(s) "data[479..479]" will be connected to GND. ;
; data ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; wren ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CharMem:CharMem_inst"                                                                                                                                                                ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wraddress ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1577                        ;
;     CLR               ; 1                           ;
;     CLR SCLR          ; 9                           ;
;     ENA               ; 503                         ;
;     ENA SCLR          ; 300                         ;
;     ENA SCLR SLD      ; 47                          ;
;     ENA SLD           ; 69                          ;
;     SCLR              ; 93                          ;
;     SLD               ; 4                           ;
;     plain             ; 551                         ;
; arriav_lcell_comb     ; 5321                        ;
;     arith             ; 611                         ;
;         0 data inputs ; 38                          ;
;         1 data inputs ; 452                         ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 45                          ;
;         4 data inputs ; 27                          ;
;         5 data inputs ; 12                          ;
;     extend            ; 49                          ;
;         7 data inputs ; 49                          ;
;     normal            ; 4624                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 233                         ;
;         3 data inputs ; 443                         ;
;         4 data inputs ; 793                         ;
;         5 data inputs ; 1631                        ;
;         6 data inputs ; 1507                        ;
;     shared            ; 37                          ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 3                           ;
; boundary_port         ; 78                          ;
; stratixv_ram_block    ; 3196                        ;
;                       ;                             ;
; Max LUT depth         ; 17.70                       ;
; Average LUT depth     ; 7.96                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:36     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Dec 25 15:10:58 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off display_key -c display_key
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file c_bos.v
    Info (12023): Found entity 1: c_bos File: D:/My_design/exp12/c_bos.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl File: D:/My_design/exp12/vga_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.v
    Info (12023): Found entity 1: vga File: D:/My_design/exp12/vga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_keyboard.v
    Info (12023): Found entity 1: ps2_keyboard File: D:/My_design/exp12/ps2_keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard.v
    Info (12023): Found entity 1: keyboard File: D:/My_design/exp12/keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file displayhex.v
    Info (12023): Found entity 1: displayhex File: D:/My_design/exp12/displayhex.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: display File: D:/My_design/exp12/display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_solve.v
    Info (12023): Found entity 1: data_solve File: D:/My_design/exp12/data_solve.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clkgen.v
    Info (12023): Found entity 1: clkgen File: D:/My_design/exp12/clkgen.v Line: 1
Warning (10463): Verilog HDL Declaration warning at getbit.v(5): "bit" is SystemVerilog-2005 keyword File: D:/My_design/exp12/getbit.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file getbit.v
    Info (12023): Found entity 1: getbit File: D:/My_design/exp12/getbit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dismem.v
    Info (12023): Found entity 1: DisMem File: D:/My_design/exp12/DisMem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file output_files/dolinefall.v
    Info (12023): Found entity 1: DoLineFall File: D:/My_design/exp12/output_files/DoLineFall.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random.v
    Info (12023): Found entity 1: random File: D:/My_design/exp12/random.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file random_le.v
    Info (12023): Found entity 1: random_le File: D:/My_design/exp12/random_le.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_s.v
    Info (12023): Found entity 1: clk_s File: D:/My_design/exp12/clk_s.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file other.v
    Info (12023): Found entity 1: other File: D:/My_design/exp12/other.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file leftright.v
    Info (12023): Found entity 1: leftright File: D:/My_design/exp12/leftright.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: D:/My_design/exp12/test.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file num_ip.v
    Info (12023): Found entity 1: num_ip File: D:/My_design/exp12/num_ip.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file level.v
    Info (12023): Found entity 1: level File: D:/My_design/exp12/level.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file score.v
    Info (12023): Found entity 1: score File: D:/My_design/exp12/score.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file boss_show.v
    Info (12023): Found entity 1: boss_show File: D:/My_design/exp12/boss_show.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file charmem.v
    Info (12023): Found entity 1: CharMem File: D:/My_design/exp12/CharMem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file win_show.v
    Info (12023): Found entity 1: win_show File: D:/My_design/exp12/win_show.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lose_show.v
    Info (12023): Found entity 1: lose_show File: D:/My_design/exp12/lose_show.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file new_num_ip.v
    Info (12023): Found entity 1: new_num_ip File: D:/My_design/exp12/new_num_ip.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file beginline.v
    Info (12023): Found entity 1: BeginLine File: D:/My_design/exp12/BeginLine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file start_show.v
    Info (12023): Found entity 1: start_show File: D:/My_design/exp12/start_show.v Line: 39
Critical Warning (10846): Verilog HDL Instantiation warning at vga.v(290): instance has no name File: D:/My_design/exp12/vga.v Line: 290
Info (12127): Elaborating entity "vga" for the top level hierarchy
Warning (10034): Output port "mh" at vga.v(10) has no driver File: D:/My_design/exp12/vga.v Line: 10
Warning (10034): Output port "ml" at vga.v(11) has no driver File: D:/My_design/exp12/vga.v Line: 11
Warning (10034): Output port "hh" at vga.v(12) has no driver File: D:/My_design/exp12/vga.v Line: 12
Warning (10034): Output port "hl" at vga.v(13) has no driver File: D:/My_design/exp12/vga.v Line: 13
Info (12128): Elaborating entity "DisMem" for hierarchy "DisMem:DisMem_inst" File: D:/My_design/exp12/vga.v Line: 96
Info (12128): Elaborating entity "altsyncram" for hierarchy "DisMem:DisMem_inst|altsyncram:altsyncram_component" File: D:/My_design/exp12/DisMem.v Line: 88
Info (12130): Elaborated megafunction instantiation "DisMem:DisMem_inst|altsyncram:altsyncram_component" File: D:/My_design/exp12/DisMem.v Line: 88
Info (12133): Instantiated megafunction "DisMem:DisMem_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/My_design/exp12/DisMem.v Line: 88
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "../init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "640"
    Info (12134): Parameter "numwords_b" = "640"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "480"
    Info (12134): Parameter "width_b" = "480"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kl02.tdf
    Info (12023): Found entity 1: altsyncram_kl02 File: D:/My_design/exp12/db/altsyncram_kl02.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kl02" for hierarchy "DisMem:DisMem_inst|altsyncram:altsyncram_component|altsyncram_kl02:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "CharMem" for hierarchy "CharMem:CharMem_inst" File: D:/My_design/exp12/vga.v Line: 105
Info (12128): Elaborating entity "altsyncram" for hierarchy "CharMem:CharMem_inst|altsyncram:altsyncram_component" File: D:/My_design/exp12/CharMem.v Line: 88
Info (12130): Elaborated megafunction instantiation "CharMem:CharMem_inst|altsyncram:altsyncram_component" File: D:/My_design/exp12/CharMem.v Line: 88
Info (12133): Instantiated megafunction "CharMem:CharMem_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/My_design/exp12/CharMem.v Line: 88
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "70"
    Info (12134): Parameter "numwords_b" = "70"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ncu1.tdf
    Info (12023): Found entity 1: altsyncram_ncu1 File: D:/My_design/exp12/db/altsyncram_ncu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ncu1" for hierarchy "CharMem:CharMem_inst|altsyncram:altsyncram_component|altsyncram_ncu1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "boss_show" for hierarchy "boss_show:boss_show_inst" File: D:/My_design/exp12/vga.v Line: 113
Info (12128): Elaborating entity "altsyncram" for hierarchy "boss_show:boss_show_inst|altsyncram:altsyncram_component" File: D:/My_design/exp12/boss_show.v Line: 85
Info (12130): Elaborated megafunction instantiation "boss_show:boss_show_inst|altsyncram:altsyncram_component" File: D:/My_design/exp12/boss_show.v Line: 85
Info (12133): Instantiated megafunction "boss_show:boss_show_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/My_design/exp12/boss_show.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../boss.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "640"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "480"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1go1.tdf
    Info (12023): Found entity 1: altsyncram_1go1 File: D:/My_design/exp12/db/altsyncram_1go1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1go1" for hierarchy "boss_show:boss_show_inst|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "win_show" for hierarchy "win_show:win_show_inst" File: D:/My_design/exp12/vga.v Line: 121
Info (12128): Elaborating entity "altsyncram" for hierarchy "win_show:win_show_inst|altsyncram:altsyncram_component" File: D:/My_design/exp12/win_show.v Line: 85
Info (12130): Elaborated megafunction instantiation "win_show:win_show_inst|altsyncram:altsyncram_component" File: D:/My_design/exp12/win_show.v Line: 85
Info (12133): Instantiated megafunction "win_show:win_show_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/My_design/exp12/win_show.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "win.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "640"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "480"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d8o1.tdf
    Info (12023): Found entity 1: altsyncram_d8o1 File: D:/My_design/exp12/db/altsyncram_d8o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d8o1" for hierarchy "win_show:win_show_inst|altsyncram:altsyncram_component|altsyncram_d8o1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lose_show" for hierarchy "lose_show:lose_show_inst" File: D:/My_design/exp12/vga.v Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "lose_show:lose_show_inst|altsyncram:altsyncram_component" File: D:/My_design/exp12/lose_show.v Line: 85
Info (12130): Elaborated megafunction instantiation "lose_show:lose_show_inst|altsyncram:altsyncram_component" File: D:/My_design/exp12/lose_show.v Line: 85
Info (12133): Instantiated megafunction "lose_show:lose_show_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/My_design/exp12/lose_show.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lose.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "640"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "480"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ibo1.tdf
    Info (12023): Found entity 1: altsyncram_ibo1 File: D:/My_design/exp12/db/altsyncram_ibo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ibo1" for hierarchy "lose_show:lose_show_inst|altsyncram:altsyncram_component|altsyncram_ibo1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "start_show" for hierarchy "start_show:start_show_inst" File: D:/My_design/exp12/vga.v Line: 139
Info (12128): Elaborating entity "altsyncram" for hierarchy "start_show:start_show_inst|altsyncram:altsyncram_component" File: D:/My_design/exp12/start_show.v Line: 90
Info (12130): Elaborated megafunction instantiation "start_show:start_show_inst|altsyncram:altsyncram_component" File: D:/My_design/exp12/start_show.v Line: 90
Info (12133): Instantiated megafunction "start_show:start_show_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/My_design/exp12/start_show.v Line: 90
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "begin.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "480"
    Info (12134): Parameter "numwords_b" = "480"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "640"
    Info (12134): Parameter "width_b" = "640"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pgs1.tdf
    Info (12023): Found entity 1: altsyncram_pgs1 File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pgs1" for hierarchy "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "BeginLine" for hierarchy "BeginLine:BeginLine_inst" File: D:/My_design/exp12/vga.v Line: 160
Warning (10036): Verilog HDL or VHDL warning at BeginLine.v(13): object "anslevel" assigned a value but never read File: D:/My_design/exp12/BeginLine.v Line: 13
Warning (10036): Verilog HDL or VHDL warning at BeginLine.v(17): object "DownState" assigned a value but never read File: D:/My_design/exp12/BeginLine.v Line: 17
Warning (10036): Verilog HDL or VHDL warning at BeginLine.v(20): object "ArrowHang" assigned a value but never read File: D:/My_design/exp12/BeginLine.v Line: 20
Info (12128): Elaborating entity "DoLineFall" for hierarchy "DoLineFall:DoLineFall_inst" File: D:/My_design/exp12/vga.v Line: 193
Warning (10230): Verilog HDL assignment warning at DoLineFall.v(267): truncated value with size 10 to match size of target (8) File: D:/My_design/exp12/output_files/DoLineFall.v Line: 267
Warning (10230): Verilog HDL assignment warning at DoLineFall.v(282): truncated value with size 13 to match size of target (8) File: D:/My_design/exp12/output_files/DoLineFall.v Line: 282
Warning (10230): Verilog HDL assignment warning at DoLineFall.v(286): truncated value with size 13 to match size of target (8) File: D:/My_design/exp12/output_files/DoLineFall.v Line: 286
Warning (10230): Verilog HDL assignment warning at DoLineFall.v(332): truncated value with size 32 to match size of target (5) File: D:/My_design/exp12/output_files/DoLineFall.v Line: 332
Warning (10230): Verilog HDL assignment warning at DoLineFall.v(338): truncated value with size 32 to match size of target (5) File: D:/My_design/exp12/output_files/DoLineFall.v Line: 338
Warning (10230): Verilog HDL assignment warning at DoLineFall.v(342): truncated value with size 32 to match size of target (5) File: D:/My_design/exp12/output_files/DoLineFall.v Line: 342
Warning (10230): Verilog HDL assignment warning at DoLineFall.v(423): truncated value with size 32 to match size of target (5) File: D:/My_design/exp12/output_files/DoLineFall.v Line: 423
Warning (10230): Verilog HDL assignment warning at DoLineFall.v(425): truncated value with size 32 to match size of target (5) File: D:/My_design/exp12/output_files/DoLineFall.v Line: 425
Warning (10230): Verilog HDL assignment warning at DoLineFall.v(427): truncated value with size 32 to match size of target (5) File: D:/My_design/exp12/output_files/DoLineFall.v Line: 427
Warning (10230): Verilog HDL assignment warning at DoLineFall.v(685): truncated value with size 10 to match size of target (8) File: D:/My_design/exp12/output_files/DoLineFall.v Line: 685
Warning (10030): Net "Speed.data_a" at DoLineFall.v(30) has no driver or initial value, using a default initial value '0' File: D:/My_design/exp12/output_files/DoLineFall.v Line: 30
Warning (10030): Net "Speed.waddr_a" at DoLineFall.v(30) has no driver or initial value, using a default initial value '0' File: D:/My_design/exp12/output_files/DoLineFall.v Line: 30
Warning (10030): Net "Speed.we_a" at DoLineFall.v(30) has no driver or initial value, using a default initial value '0' File: D:/My_design/exp12/output_files/DoLineFall.v Line: 30
Info (12128): Elaborating entity "level" for hierarchy "DoLineFall:DoLineFall_inst|level:level_num" File: D:/My_design/exp12/output_files/DoLineFall.v Line: 228
Info (12128): Elaborating entity "num_ip" for hierarchy "DoLineFall:DoLineFall_inst|level:level_num|num_ip:new_num_ip_inst" File: D:/My_design/exp12/level.v Line: 14
Info (12128): Elaborating entity "altsyncram" for hierarchy "DoLineFall:DoLineFall_inst|level:level_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component" File: D:/My_design/exp12/num_ip.v Line: 85
Info (12130): Elaborated megafunction instantiation "DoLineFall:DoLineFall_inst|level:level_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component" File: D:/My_design/exp12/num_ip.v Line: 85
Info (12133): Instantiated megafunction "DoLineFall:DoLineFall_inst|level:level_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/My_design/exp12/num_ip.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../num.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "10"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "144"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h9o1.tdf
    Info (12023): Found entity 1: altsyncram_h9o1 File: D:/My_design/exp12/db/altsyncram_h9o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_h9o1" for hierarchy "DoLineFall:DoLineFall_inst|level:level_num|num_ip:new_num_ip_inst|altsyncram:altsyncram_component|altsyncram_h9o1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "c_bos" for hierarchy "DoLineFall:DoLineFall_inst|c_bos:c_bos_inst" File: D:/My_design/exp12/output_files/DoLineFall.v Line: 908
Info (12128): Elaborating entity "random_le" for hierarchy "random_le:random_le_inst" File: D:/My_design/exp12/vga.v Line: 203
Warning (10230): Verilog HDL assignment warning at random_le.v(24): truncated value with size 32 to match size of target (6) File: D:/My_design/exp12/random_le.v Line: 24
Warning (10230): Verilog HDL assignment warning at random_le.v(25): truncated value with size 32 to match size of target (11) File: D:/My_design/exp12/random_le.v Line: 25
Warning (10230): Verilog HDL assignment warning at random_le.v(27): truncated value with size 32 to match size of target (10) File: D:/My_design/exp12/random_le.v Line: 27
Warning (10230): Verilog HDL assignment warning at random_le.v(28): truncated value with size 32 to match size of target (10) File: D:/My_design/exp12/random_le.v Line: 28
Info (12128): Elaborating entity "random" for hierarchy "random_le:random_le_inst|random:random_inst" File: D:/My_design/exp12/random_le.v Line: 17
Info (12128): Elaborating entity "altsyncram" for hierarchy "random_le:random_le_inst|random:random_inst|altsyncram:altsyncram_component" File: D:/My_design/exp12/random.v Line: 85
Info (12130): Elaborated megafunction instantiation "random_le:random_le_inst|random:random_inst|altsyncram:altsyncram_component" File: D:/My_design/exp12/random.v Line: 85
Info (12133): Instantiated megafunction "random_le:random_le_inst|random:random_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/My_design/exp12/random.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../random.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "26"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "144"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ajo1.tdf
    Info (12023): Found entity 1: altsyncram_ajo1 File: D:/My_design/exp12/db/altsyncram_ajo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ajo1" for hierarchy "random_le:random_le_inst|random:random_inst|altsyncram:altsyncram_component|altsyncram_ajo1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "clk_s" for hierarchy "clk_s:clk_s_inst" File: D:/My_design/exp12/vga.v Line: 210
Warning (10036): Verilog HDL or VHDL warning at clk_s.v(7): object "c" assigned a value but never read File: D:/My_design/exp12/clk_s.v Line: 7
Warning (10230): Verilog HDL assignment warning at clk_s.v(16): truncated value with size 32 to match size of target (26) File: D:/My_design/exp12/clk_s.v Line: 16
Warning (10230): Verilog HDL assignment warning at clk_s.v(27): truncated value with size 32 to match size of target (26) File: D:/My_design/exp12/clk_s.v Line: 27
Info (12128): Elaborating entity "other" for hierarchy "other:other_inst" File: D:/My_design/exp12/vga.v Line: 218
Info (12128): Elaborating entity "altsyncram" for hierarchy "other:other_inst|altsyncram:altsyncram_component" File: D:/My_design/exp12/other.v Line: 85
Info (12130): Elaborated megafunction instantiation "other:other_inst|altsyncram:altsyncram_component" File: D:/My_design/exp12/other.v Line: 85
Info (12133): Instantiated megafunction "other:other_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/My_design/exp12/other.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../other.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "640"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lho1.tdf
    Info (12023): Found entity 1: altsyncram_lho1 File: D:/My_design/exp12/db/altsyncram_lho1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lho1" for hierarchy "other:other_inst|altsyncram:altsyncram_component|altsyncram_lho1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "displayhex" for hierarchy "displayhex:comb_698" File: D:/My_design/exp12/vga.v Line: 290
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:key" File: D:/My_design/exp12/vga.v Line: 292
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "keyboard:key|ps2_keyboard:b" File: D:/My_design/exp12/keyboard.v Line: 31
Info (12128): Elaborating entity "data_solve" for hierarchy "keyboard:key|data_solve:dataana" File: D:/My_design/exp12/keyboard.v Line: 33
Warning (10850): Verilog HDL warning at data_solve.v(18): number of words (72) in memory file does not match the number of elements in the address range [0:255] File: D:/My_design/exp12/data_solve.v Line: 18
Warning (10850): Verilog HDL warning at data_solve.v(19): number of words (72) in memory file does not match the number of elements in the address range [0:255] File: D:/My_design/exp12/data_solve.v Line: 19
Warning (10850): Verilog HDL warning at data_solve.v(20): number of words (72) in memory file does not match the number of elements in the address range [0:255] File: D:/My_design/exp12/data_solve.v Line: 20
Warning (10230): Verilog HDL assignment warning at data_solve.v(56): truncated value with size 32 to match size of target (8) File: D:/My_design/exp12/data_solve.v Line: 56
Warning (10030): Net "shift_res.data_a" at data_solve.v(13) has no driver or initial value, using a default initial value '0' File: D:/My_design/exp12/data_solve.v Line: 13
Warning (10030): Net "shift_res.waddr_a" at data_solve.v(13) has no driver or initial value, using a default initial value '0' File: D:/My_design/exp12/data_solve.v Line: 13
Warning (10030): Net "Cap_res.data_a" at data_solve.v(14) has no driver or initial value, using a default initial value '0' File: D:/My_design/exp12/data_solve.v Line: 14
Warning (10030): Net "Cap_res.waddr_a" at data_solve.v(14) has no driver or initial value, using a default initial value '0' File: D:/My_design/exp12/data_solve.v Line: 14
Warning (10030): Net "com_res.data_a" at data_solve.v(15) has no driver or initial value, using a default initial value '0' File: D:/My_design/exp12/data_solve.v Line: 15
Warning (10030): Net "com_res.waddr_a" at data_solve.v(15) has no driver or initial value, using a default initial value '0' File: D:/My_design/exp12/data_solve.v Line: 15
Warning (10030): Net "shift_res.we_a" at data_solve.v(13) has no driver or initial value, using a default initial value '0' File: D:/My_design/exp12/data_solve.v Line: 13
Warning (10030): Net "Cap_res.we_a" at data_solve.v(14) has no driver or initial value, using a default initial value '0' File: D:/My_design/exp12/data_solve.v Line: 14
Warning (10030): Net "com_res.we_a" at data_solve.v(15) has no driver or initial value, using a default initial value '0' File: D:/My_design/exp12/data_solve.v Line: 15
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:my_vgaclk" File: D:/My_design/exp12/vga.v Line: 294
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "vga_ctrl:ctrl" File: D:/My_design/exp12/vga.v Line: 296
Warning (12125): Using design file data_select.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: data_select File: D:/My_design/exp12/data_select.v Line: 1
Info (12128): Elaborating entity "data_select" for hierarchy "data_select:data_select_inst" File: D:/My_design/exp12/vga.v Line: 313
Warning (12020): Port "address" on the entity instantiation of "new_num_ip_inst" is connected to a signal of width 5. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: D:/My_design/exp12/level.v Line: 14
Warning (12020): Port "address" on the entity instantiation of "new_num_ip_inst" is connected to a signal of width 5. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: D:/My_design/exp12/level.v Line: 14
Warning (12020): Port "address" on the entity instantiation of "new_num_ip_inst" is connected to a signal of width 5. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: D:/My_design/exp12/level.v Line: 14
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[480]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 15878
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[481]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 15911
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[482]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 15944
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[483]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 15977
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[484]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16010
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[485]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16043
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[486]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16076
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[487]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16109
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[488]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16142
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[489]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16175
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[490]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16208
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[491]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16241
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[492]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16274
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[493]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16307
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[494]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16340
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[495]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16373
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[496]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16406
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[497]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16439
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[498]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16472
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[499]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16505
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[500]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16538
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[501]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16571
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[502]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16604
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[503]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16637
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[504]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16670
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[505]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16703
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[506]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16736
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[507]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16769
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[508]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16802
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[509]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16835
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[510]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16868
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[511]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16901
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[512]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16934
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[513]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 16967
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[514]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17000
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[515]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17033
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[516]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17066
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[517]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17099
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[518]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17132
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[519]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17165
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[520]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17198
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[521]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17231
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[522]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17264
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[523]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17297
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[524]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17330
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[525]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17363
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[526]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17396
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[527]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17429
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[528]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17462
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[529]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17495
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[530]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17528
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[531]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17561
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[532]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17594
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[533]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17627
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[534]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17660
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[535]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17693
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[536]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17726
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[537]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17759
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[538]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17792
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[539]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17825
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[540]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17858
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[541]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17891
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[542]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17924
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[543]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17957
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[544]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 17990
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[545]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18023
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[546]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18056
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[547]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18089
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[548]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18122
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[549]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18155
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[550]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18188
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[551]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18221
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[552]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18254
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[553]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18287
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[554]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18320
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[555]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18353
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[556]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18386
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[557]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18419
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[558]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18452
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[559]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18485
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[560]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18518
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[561]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18551
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[562]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18584
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[563]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18617
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[564]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18650
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[565]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18683
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[566]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18716
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[567]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18749
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[568]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18782
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[569]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18815
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[570]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18848
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[571]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18881
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[572]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18914
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[573]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18947
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[574]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 18980
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[575]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19013
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[576]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19046
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[577]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19079
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[578]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19112
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[579]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19145
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[580]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19178
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[581]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19211
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[582]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19244
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[583]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19277
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[584]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19310
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[585]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19343
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[586]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19376
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[587]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19409
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[588]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19442
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[589]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19475
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[590]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19508
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[591]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19541
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[592]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19574
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[593]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19607
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[594]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19640
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[595]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19673
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[596]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19706
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[597]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19739
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[598]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19772
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[599]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19805
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[600]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19838
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[601]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19871
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[602]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19904
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[603]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19937
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[604]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 19970
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[605]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20003
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[606]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20036
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[607]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20069
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[608]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20102
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[609]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20135
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[610]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20168
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[611]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20201
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[612]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20234
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[613]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20267
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[614]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20300
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[615]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20333
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[616]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20366
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[617]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20399
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[618]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20432
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[619]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20465
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[620]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20498
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[621]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20531
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[622]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20564
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[623]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20597
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[624]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20630
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[625]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20663
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[626]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20696
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[627]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20729
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[628]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20762
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[629]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20795
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[630]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20828
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[631]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20861
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[632]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20894
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[633]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20927
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[634]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20960
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[635]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 20993
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[636]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 21026
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[637]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 21059
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[638]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 21092
        Warning (14320): Synthesized away node "start_show:start_show_inst|altsyncram:altsyncram_component|altsyncram_pgs1:auto_generated|q_b[639]" File: D:/My_design/exp12/db/altsyncram_pgs1.tdf Line: 21125
Warning (276020): Inferred RAM node "keyboard:key|ps2_keyboard:b|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 4 instances of uninferred RAM logic
    Info (276007): RAM logic "keyboard:key|data_solve:dataana|shift_res" is uninferred due to asynchronous read logic File: D:/My_design/exp12/data_solve.v Line: 13
    Info (276007): RAM logic "keyboard:key|data_solve:dataana|Cap_res" is uninferred due to asynchronous read logic File: D:/My_design/exp12/data_solve.v Line: 14
    Info (276007): RAM logic "keyboard:key|data_solve:dataana|com_res" is uninferred due to asynchronous read logic File: D:/My_design/exp12/data_solve.v Line: 15
    Info (276004): RAM logic "DoLineFall:DoLineFall_inst|Speed" is uninferred due to inappropriate RAM size File: D:/My_design/exp12/output_files/DoLineFall.v Line: 30
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/My_design/exp12/db/display_key.ram1_data_solve_f0df7577.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/My_design/exp12/db/display_key.ram0_data_solve_f0df7577.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/My_design/exp12/db/display_key.ram2_data_solve_f0df7577.hdl.mif" contains "don't care" values -- overwriting them with 0s
Critical Warning (127005): Memory depth (8) in the design file differs from memory depth (5) in the Memory Initialization File "D:/My_design/exp12/db/display_key.ram0_DoLineFall_bc64e782.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "keyboard:key|ps2_keyboard:b|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "random_le:random_le_inst|Mod2" File: D:/My_design/exp12/random_le.v Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "random_le:random_le_inst|Mod0" File: D:/My_design/exp12/random_le.v Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "random_le:random_le_inst|Mod1" File: D:/My_design/exp12/random_le.v Line: 27
Info (12130): Elaborated megafunction instantiation "keyboard:key|ps2_keyboard:b|altsyncram:fifo_rtl_0"
Info (12133): Instantiated megafunction "keyboard:key|ps2_keyboard:b|altsyncram:fifo_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lsj1.tdf
    Info (12023): Found entity 1: altsyncram_lsj1 File: D:/My_design/exp12/db/altsyncram_lsj1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "random_le:random_le_inst|lpm_divide:Mod2" File: D:/My_design/exp12/random_le.v Line: 28
Info (12133): Instantiated megafunction "random_le:random_le_inst|lpm_divide:Mod2" with the following parameter: File: D:/My_design/exp12/random_le.v Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf
    Info (12023): Found entity 1: lpm_divide_i3m File: D:/My_design/exp12/db/lpm_divide_i3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: D:/My_design/exp12/db/sign_div_unsign_llh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info (12023): Found entity 1: alt_u_div_gve File: D:/My_design/exp12/db/alt_u_div_gve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "random_le:random_le_inst|lpm_divide:Mod0" File: D:/My_design/exp12/random_le.v Line: 24
Info (12133): Instantiated megafunction "random_le:random_le_inst|lpm_divide:Mod0" with the following parameter: File: D:/My_design/exp12/random_le.v Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf
    Info (12023): Found entity 1: lpm_divide_j3m File: D:/My_design/exp12/db/lpm_divide_j3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: D:/My_design/exp12/db/sign_div_unsign_mlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive File: D:/My_design/exp12/db/alt_u_div_ive.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "random_le:random_le_inst|lpm_divide:Mod1" File: D:/My_design/exp12/random_le.v Line: 27
Info (12133): Instantiated megafunction "random_le:random_le_inst|lpm_divide:Mod1" with the following parameter: File: D:/My_design/exp12/random_le.v Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf
    Info (12023): Found entity 1: lpm_divide_k3m File: D:/My_design/exp12/db/lpm_divide_k3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: D:/My_design/exp12/db/sign_div_unsign_nlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: D:/My_design/exp12/db/alt_u_div_kve.tdf Line: 22
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_sync_n" is stuck at GND File: D:/My_design/exp12/vga.v Line: 16
    Warning (13410): Pin "mh[0]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 10
    Warning (13410): Pin "mh[1]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 10
    Warning (13410): Pin "mh[2]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 10
    Warning (13410): Pin "mh[3]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 10
    Warning (13410): Pin "mh[4]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 10
    Warning (13410): Pin "mh[5]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 10
    Warning (13410): Pin "mh[6]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 10
    Warning (13410): Pin "ml[0]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 11
    Warning (13410): Pin "ml[1]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 11
    Warning (13410): Pin "ml[2]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 11
    Warning (13410): Pin "ml[3]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 11
    Warning (13410): Pin "ml[4]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 11
    Warning (13410): Pin "ml[5]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 11
    Warning (13410): Pin "ml[6]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 11
    Warning (13410): Pin "hh[0]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 12
    Warning (13410): Pin "hh[1]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 12
    Warning (13410): Pin "hh[2]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 12
    Warning (13410): Pin "hh[3]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 12
    Warning (13410): Pin "hh[4]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 12
    Warning (13410): Pin "hh[5]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 12
    Warning (13410): Pin "hh[6]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 12
    Warning (13410): Pin "hl[0]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 13
    Warning (13410): Pin "hl[1]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 13
    Warning (13410): Pin "hl[2]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 13
    Warning (13410): Pin "hl[3]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 13
    Warning (13410): Pin "hl[4]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 13
    Warning (13410): Pin "hl[5]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 13
    Warning (13410): Pin "hl[6]" is stuck at GND File: D:/My_design/exp12/vga.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 160 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/My_design/exp12/output_files/display_key.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pause" File: D:/My_design/exp12/vga.v Line: 3
Info (21057): Implemented 9207 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 72 output pins
    Info (21061): Implemented 5933 logic cells
    Info (21064): Implemented 3196 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 247 warnings
    Info: Peak virtual memory: 5069 megabytes
    Info: Processing ended: Tue Dec 25 15:12:01 2018
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:01:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/My_design/exp12/output_files/display_key.map.smsg.


