// Seed: 2372944767
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  always @(posedge (1)) begin : LABEL_0
    id_1 = 1;
  end
  wire id_3;
  wire id_4;
endmodule
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input tri1 id_2,
    output tri id_3,
    output tri0 id_4,
    input wor id_5,
    output supply0 id_6,
    input supply1 id_7,
    output supply0 id_8,
    input logic id_9,
    input tri0 id_10,
    input wand id_11,
    output wire id_12,
    output wire id_13
);
  wire id_15;
  always module_1 <= id_9;
  module_0 modCall_1 (
      id_15,
      id_15
  );
endmodule
