INFO-FLOW: Workspace C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test opened at Thu Apr 27 23:04:17 +0100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.838 sec.
Execute       source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.104 sec.
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.135 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.994 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -unsafe_math_optimizations=1 
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.123 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_compile -unsafe_math_optimizations 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./dma-master-test/dma-master-test/directives.tcl 
INFO: [HLS 200-1510] Running: source ./dma-master-test/dma-master-test/directives.tcl
Execute     set_directive_top -name dma_master_test dma_master_test 
INFO: [HLS 200-1510] Running: set_directive_top -name dma_master_test dma_master_test 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.073 seconds; current allocated memory: 105.320 MB.
INFO: [HLS 200-10] Analyzing design file 'dma-master-test.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dma-master-test.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang dma-master-test.cpp -foptimization-record-file=C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.cpp.clang.out.log 2> C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.cpp.clang.err.log 
Command       ap_eval done; 0.192 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top dma_master_test -name=dma_master_test 
Execute       source D:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/clang.out.log 2> C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.217 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/.systemc_flag -fix-errors C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/all.directive.json -fix-errors C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.121 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.131 sec.
Execute         source D:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.157 sec.
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp.clang.out.log 2> C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.224 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.235 seconds; current allocated memory: 105.883 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.g.bc"  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma-master-test.g.bc -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.0.bc > C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.559 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.561 sec.
Execute       run_link_or_opt -opt -out C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dma_master_test -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dma_master_test -reflow-float-conversion -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.067 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.07 sec.
Execute       run_link_or_opt -out C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dma_master_test 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dma_master_test -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dma_master_test -mllvm -hls-db-dir -mllvm C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.358 sec.
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'dma_master_test(float volatile*, int)' (dma-master-test.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'calcInvSqRoot(float)' into 'dma_master_test(float volatile*, int)' (dma-master-test.cpp:23:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'buff' due to pipeline pragma (dma-master-test.cpp:44:9)
INFO: [HLS 214-248] Applying array_partition to 'buff': Cyclic partitioning with factor 5 on dimension 1. (dma-master-test.cpp:28:8)
INFO: [HLS 214-115] Multiple burst reads of length 514 and bit width 32 in loop 'anonymous'(dma-master-test.cpp:31:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dma-master-test.cpp:31:2)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 32 in loop 'anonymous'(dma-master-test.cpp:160:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dma-master-test.cpp:160:2)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.367 seconds; current allocated memory: 106.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 106.777 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dma_master_test -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.0.bc -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 113.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.1.bc -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 114.922 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.g.1.bc to C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.o.1.bc -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dma_master_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'dma_master_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_2' (dma-master-test.cpp:40) in function 'dma_master_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'dma_master_test' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_120_2' (dma-master-test.cpp:121:9) in function 'dma_master_test'.
Command         transform done; 0.211 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'dma_master_test' (dma-master-test.cpp:23)...38 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 138.141 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.o.2.bc -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 't_finals' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff.4' 
INFO: [HLS 200-472] Inferring partial write operation for 't_finals' (dma-master-test.cpp:108:16)
INFO: [HLS 200-472] Inferring partial write operation for 't_finals' (dma-master-test.cpp:112:16)
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (dma-master-test.cpp:141:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buff.1' (dma-master-test.cpp:143:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buff.2' (dma-master-test.cpp:144:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buff.3' (dma-master-test.cpp:145:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buff.4' (dma-master-test.cpp:149:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (dma-master-test.cpp:150:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buff.1' (dma-master-test.cpp:151:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buff.2' (dma-master-test.cpp:152:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (dma-master-test.cpp:157:11)
Command         transform done; 0.255 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 176.609 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.622 sec.
Command     elaborate done; 6.236 sec.
Execute     ap_eval exec zip -j C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dma_master_test' ...
Execute       ap_set_top_model dma_master_test 
Execute       get_model_list dma_master_test -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dma_master_test 
Execute       preproc_iomode -model dma_master_test_Pipeline_5 
Execute       preproc_iomode -model dma_master_test_Pipeline_VITIS_LOOP_120_2 
Execute       preproc_iomode -model dma_master_test_Pipeline_VITIS_LOOP_43_1 
Execute       preproc_iomode -model dma_master_test_Pipeline_2 
Execute       preproc_iomode -model dma_master_test_Pipeline_1 
Execute       get_model_list dma_master_test -filter all-wo-channel 
INFO-FLOW: Model list for configure: dma_master_test_Pipeline_1 dma_master_test_Pipeline_2 dma_master_test_Pipeline_VITIS_LOOP_43_1 dma_master_test_Pipeline_VITIS_LOOP_120_2 dma_master_test_Pipeline_5 dma_master_test
INFO-FLOW: Configuring Module : dma_master_test_Pipeline_1 ...
Execute       set_default_model dma_master_test_Pipeline_1 
Execute       apply_spec_resource_limit dma_master_test_Pipeline_1 
INFO-FLOW: Configuring Module : dma_master_test_Pipeline_2 ...
Execute       set_default_model dma_master_test_Pipeline_2 
Execute       apply_spec_resource_limit dma_master_test_Pipeline_2 
INFO-FLOW: Configuring Module : dma_master_test_Pipeline_VITIS_LOOP_43_1 ...
Execute       set_default_model dma_master_test_Pipeline_VITIS_LOOP_43_1 
Execute       apply_spec_resource_limit dma_master_test_Pipeline_VITIS_LOOP_43_1 
INFO-FLOW: Configuring Module : dma_master_test_Pipeline_VITIS_LOOP_120_2 ...
Execute       set_default_model dma_master_test_Pipeline_VITIS_LOOP_120_2 
Execute       apply_spec_resource_limit dma_master_test_Pipeline_VITIS_LOOP_120_2 
INFO-FLOW: Configuring Module : dma_master_test_Pipeline_5 ...
Execute       set_default_model dma_master_test_Pipeline_5 
Execute       apply_spec_resource_limit dma_master_test_Pipeline_5 
INFO-FLOW: Configuring Module : dma_master_test ...
Execute       set_default_model dma_master_test 
Execute       apply_spec_resource_limit dma_master_test 
INFO-FLOW: Model list for preprocess: dma_master_test_Pipeline_1 dma_master_test_Pipeline_2 dma_master_test_Pipeline_VITIS_LOOP_43_1 dma_master_test_Pipeline_VITIS_LOOP_120_2 dma_master_test_Pipeline_5 dma_master_test
INFO-FLOW: Preprocessing Module: dma_master_test_Pipeline_1 ...
Execute       set_default_model dma_master_test_Pipeline_1 
Execute       cdfg_preprocess -model dma_master_test_Pipeline_1 
Execute       rtl_gen_preprocess dma_master_test_Pipeline_1 
INFO-FLOW: Preprocessing Module: dma_master_test_Pipeline_2 ...
Execute       set_default_model dma_master_test_Pipeline_2 
Execute       cdfg_preprocess -model dma_master_test_Pipeline_2 
Execute       rtl_gen_preprocess dma_master_test_Pipeline_2 
INFO-FLOW: Preprocessing Module: dma_master_test_Pipeline_VITIS_LOOP_43_1 ...
Execute       set_default_model dma_master_test_Pipeline_VITIS_LOOP_43_1 
Execute       cdfg_preprocess -model dma_master_test_Pipeline_VITIS_LOOP_43_1 
Execute       rtl_gen_preprocess dma_master_test_Pipeline_VITIS_LOOP_43_1 
INFO-FLOW: Preprocessing Module: dma_master_test_Pipeline_VITIS_LOOP_120_2 ...
Execute       set_default_model dma_master_test_Pipeline_VITIS_LOOP_120_2 
Execute       cdfg_preprocess -model dma_master_test_Pipeline_VITIS_LOOP_120_2 
Execute       rtl_gen_preprocess dma_master_test_Pipeline_VITIS_LOOP_120_2 
INFO-FLOW: Preprocessing Module: dma_master_test_Pipeline_5 ...
Execute       set_default_model dma_master_test_Pipeline_5 
Execute       cdfg_preprocess -model dma_master_test_Pipeline_5 
Execute       rtl_gen_preprocess dma_master_test_Pipeline_5 
INFO-FLOW: Preprocessing Module: dma_master_test ...
Execute       set_default_model dma_master_test 
Execute       cdfg_preprocess -model dma_master_test 
Execute       rtl_gen_preprocess dma_master_test 
INFO-FLOW: Model list for synthesis: dma_master_test_Pipeline_1 dma_master_test_Pipeline_2 dma_master_test_Pipeline_VITIS_LOOP_43_1 dma_master_test_Pipeline_VITIS_LOOP_120_2 dma_master_test_Pipeline_5 dma_master_test
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dma_master_test_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dma_master_test_Pipeline_1 
Execute       schedule -model dma_master_test_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 181.109 MB.
Execute       syn_report -verbosereport -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dma_master_test_Pipeline_1.
Execute       set_default_model dma_master_test_Pipeline_1 
Execute       bind -model dma_master_test_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 182.281 MB.
Execute       syn_report -verbosereport -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dma_master_test_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dma_master_test_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dma_master_test_Pipeline_2 
Execute       schedule -model dma_master_test_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 182.945 MB.
Execute       syn_report -verbosereport -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling dma_master_test_Pipeline_2.
Execute       set_default_model dma_master_test_Pipeline_2 
Execute       bind -model dma_master_test_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 183.031 MB.
Execute       syn_report -verbosereport -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding dma_master_test_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dma_master_test_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dma_master_test_Pipeline_VITIS_LOOP_43_1 
Execute       schedule -model dma_master_test_Pipeline_VITIS_LOOP_43_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 93, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.674 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.742 seconds; current allocated memory: 184.965 MB.
Execute       syn_report -verbosereport -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_43_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.608 sec.
Execute       db_write -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_43_1.sched.adb -f 
INFO-FLOW: Finish scheduling dma_master_test_Pipeline_VITIS_LOOP_43_1.
Execute       set_default_model dma_master_test_Pipeline_VITIS_LOOP_43_1 
Execute       bind -model dma_master_test_Pipeline_VITIS_LOOP_43_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.289 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.924 seconds; current allocated memory: 185.492 MB.
Execute       syn_report -verbosereport -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_43_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.822 sec.
Execute       db_write -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_43_1.bind.adb -f 
INFO-FLOW: Finish binding dma_master_test_Pipeline_VITIS_LOOP_43_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dma_master_test_Pipeline_VITIS_LOOP_120_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dma_master_test_Pipeline_VITIS_LOOP_120_2 
Execute       schedule -model dma_master_test_Pipeline_VITIS_LOOP_120_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_2'.
WARNING: [HLS 200-880] The II Violation in module 'dma_master_test_Pipeline_VITIS_LOOP_120_2' (loop 'VITIS_LOOP_120_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'and' operation ('and_ln122', dma-master-test.cpp:122) and 'fcmp' operation ('cmp2', dma-master-test.cpp:122).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_120_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.934 seconds; current allocated memory: 186.277 MB.
Execute       syn_report -verbosereport -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_120_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_120_2.sched.adb -f 
INFO-FLOW: Finish scheduling dma_master_test_Pipeline_VITIS_LOOP_120_2.
Execute       set_default_model dma_master_test_Pipeline_VITIS_LOOP_120_2 
Execute       bind -model dma_master_test_Pipeline_VITIS_LOOP_120_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 186.281 MB.
Execute       syn_report -verbosereport -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_120_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_120_2.bind.adb -f 
INFO-FLOW: Finish binding dma_master_test_Pipeline_VITIS_LOOP_120_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dma_master_test_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dma_master_test_Pipeline_5 
Execute       schedule -model dma_master_test_Pipeline_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 186.637 MB.
Execute       syn_report -verbosereport -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_5.sched.adb -f 
INFO-FLOW: Finish scheduling dma_master_test_Pipeline_5.
Execute       set_default_model dma_master_test_Pipeline_5 
Execute       bind -model dma_master_test_Pipeline_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 186.746 MB.
Execute       syn_report -verbosereport -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_5.bind.adb -f 
INFO-FLOW: Finish binding dma_master_test_Pipeline_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dma_master_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dma_master_test 
Execute       schedule -model dma_master_test 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.57 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 188.934 MB.
Execute       syn_report -verbosereport -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.577 sec.
Execute       db_write -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.sched.adb -f 
INFO-FLOW: Finish scheduling dma_master_test.
Execute       set_default_model dma_master_test 
Execute       bind -model dma_master_test 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.425 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.037 seconds; current allocated memory: 189.332 MB.
Execute       syn_report -verbosereport -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.89 sec.
Execute       db_write -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.bind.adb -f 
INFO-FLOW: Finish binding dma_master_test.
Execute       get_model_list dma_master_test -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dma_master_test_Pipeline_1 
Execute       rtl_gen_preprocess dma_master_test_Pipeline_2 
Execute       rtl_gen_preprocess dma_master_test_Pipeline_VITIS_LOOP_43_1 
Execute       rtl_gen_preprocess dma_master_test_Pipeline_VITIS_LOOP_120_2 
Execute       rtl_gen_preprocess dma_master_test_Pipeline_5 
Execute       rtl_gen_preprocess dma_master_test 
INFO-FLOW: Model list for RTL generation: dma_master_test_Pipeline_1 dma_master_test_Pipeline_2 dma_master_test_Pipeline_VITIS_LOOP_43_1 dma_master_test_Pipeline_VITIS_LOOP_120_2 dma_master_test_Pipeline_5 dma_master_test
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dma_master_test_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dma_master_test_Pipeline_1 -top_prefix dma_master_test_ -sub_prefix dma_master_test_ -mg_file C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dma_master_test_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.973 seconds; current allocated memory: 191.012 MB.
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.rtl_wrap.cfg.tcl 
Execute       gen_rtl dma_master_test_Pipeline_1 -style xilinx -f -lang vhdl -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/vhdl/dma_master_test_dma_master_test_Pipeline_1 
Execute       gen_rtl dma_master_test_Pipeline_1 -style xilinx -f -lang vlog -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/verilog/dma_master_test_dma_master_test_Pipeline_1 
Execute       syn_report -csynth -model dma_master_test_Pipeline_1 -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/report/dma_master_test_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dma_master_test_Pipeline_1 -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/report/dma_master_test_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model dma_master_test_Pipeline_1 -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dma_master_test_Pipeline_1 -f -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_1.adb 
Execute       db_write -model dma_master_test_Pipeline_1 -bindview -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dma_master_test_Pipeline_1 -p C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dma_master_test_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dma_master_test_Pipeline_2 -top_prefix dma_master_test_ -sub_prefix dma_master_test_ -mg_file C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dma_master_test_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dma_master_test_Pipeline_2'.
Command       create_rtl_model done; 0.133 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 192.941 MB.
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.rtl_wrap.cfg.tcl 
Execute       gen_rtl dma_master_test_Pipeline_2 -style xilinx -f -lang vhdl -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/vhdl/dma_master_test_dma_master_test_Pipeline_2 
Execute       gen_rtl dma_master_test_Pipeline_2 -style xilinx -f -lang vlog -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/verilog/dma_master_test_dma_master_test_Pipeline_2 
Execute       syn_report -csynth -model dma_master_test_Pipeline_2 -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/report/dma_master_test_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dma_master_test_Pipeline_2 -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/report/dma_master_test_Pipeline_2_csynth.xml 
Execute       syn_report -verbosereport -model dma_master_test_Pipeline_2 -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dma_master_test_Pipeline_2 -f -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_2.adb 
Execute       db_write -model dma_master_test_Pipeline_2 -bindview -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dma_master_test_Pipeline_2 -p C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dma_master_test_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dma_master_test_Pipeline_VITIS_LOOP_43_1 -top_prefix dma_master_test_ -sub_prefix dma_master_test_ -mg_file C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dma_master_test_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dma_master_test_Pipeline_VITIS_LOOP_43_1' is 9969 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dma_master_test_Pipeline_VITIS_LOOP_43_1'.
Command       create_rtl_model done; 0.317 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 199.781 MB.
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.rtl_wrap.cfg.tcl 
Execute       gen_rtl dma_master_test_Pipeline_VITIS_LOOP_43_1 -style xilinx -f -lang vhdl -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/vhdl/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1 
Execute       gen_rtl dma_master_test_Pipeline_VITIS_LOOP_43_1 -style xilinx -f -lang vlog -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1 
Execute       syn_report -csynth -model dma_master_test_Pipeline_VITIS_LOOP_43_1 -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/report/dma_master_test_Pipeline_VITIS_LOOP_43_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.32 sec.
Execute       syn_report -rtlxml -model dma_master_test_Pipeline_VITIS_LOOP_43_1 -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/report/dma_master_test_Pipeline_VITIS_LOOP_43_1_csynth.xml 
Command       syn_report done; 0.132 sec.
Execute       syn_report -verbosereport -model dma_master_test_Pipeline_VITIS_LOOP_43_1 -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_43_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.973 sec.
Execute       db_write -model dma_master_test_Pipeline_VITIS_LOOP_43_1 -f -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_43_1.adb 
Command       db_write done; 0.173 sec.
Execute       db_write -model dma_master_test_Pipeline_VITIS_LOOP_43_1 -bindview -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.128 sec.
Execute       gen_tb_info dma_master_test_Pipeline_VITIS_LOOP_43_1 -p C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_43_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dma_master_test_Pipeline_VITIS_LOOP_120_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dma_master_test_Pipeline_VITIS_LOOP_120_2 -top_prefix dma_master_test_ -sub_prefix dma_master_test_ -mg_file C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_120_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dma_master_test_Pipeline_VITIS_LOOP_120_2' pipeline 'VITIS_LOOP_120_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dma_master_test_Pipeline_VITIS_LOOP_120_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.972 seconds; current allocated memory: 204.047 MB.
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.rtl_wrap.cfg.tcl 
Execute       gen_rtl dma_master_test_Pipeline_VITIS_LOOP_120_2 -style xilinx -f -lang vhdl -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/vhdl/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_120_2 
Execute       gen_rtl dma_master_test_Pipeline_VITIS_LOOP_120_2 -style xilinx -f -lang vlog -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/verilog/dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_120_2 
Execute       syn_report -csynth -model dma_master_test_Pipeline_VITIS_LOOP_120_2 -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/report/dma_master_test_Pipeline_VITIS_LOOP_120_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dma_master_test_Pipeline_VITIS_LOOP_120_2 -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/report/dma_master_test_Pipeline_VITIS_LOOP_120_2_csynth.xml 
Execute       syn_report -verbosereport -model dma_master_test_Pipeline_VITIS_LOOP_120_2 -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_120_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dma_master_test_Pipeline_VITIS_LOOP_120_2 -f -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_120_2.adb 
Execute       db_write -model dma_master_test_Pipeline_VITIS_LOOP_120_2 -bindview -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dma_master_test_Pipeline_VITIS_LOOP_120_2 -p C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_120_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dma_master_test_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dma_master_test_Pipeline_5 -top_prefix dma_master_test_ -sub_prefix dma_master_test_ -mg_file C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dma_master_test_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dma_master_test_Pipeline_5/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_53_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dma_master_test_Pipeline_5'.
Command       create_rtl_model done; 0.194 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 204.957 MB.
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.rtl_wrap.cfg.tcl 
Execute       gen_rtl dma_master_test_Pipeline_5 -style xilinx -f -lang vhdl -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/vhdl/dma_master_test_dma_master_test_Pipeline_5 
Execute       gen_rtl dma_master_test_Pipeline_5 -style xilinx -f -lang vlog -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/verilog/dma_master_test_dma_master_test_Pipeline_5 
Execute       syn_report -csynth -model dma_master_test_Pipeline_5 -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/report/dma_master_test_Pipeline_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dma_master_test_Pipeline_5 -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/report/dma_master_test_Pipeline_5_csynth.xml 
Execute       syn_report -verbosereport -model dma_master_test_Pipeline_5 -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dma_master_test_Pipeline_5 -f -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_5.adb 
Execute       db_write -model dma_master_test_Pipeline_5 -bindview -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dma_master_test_Pipeline_5 -p C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dma_master_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dma_master_test -top_prefix  -sub_prefix dma_master_test_ -mg_file C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dma_master_test/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dma_master_test/arr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dma_master_test/num_quads' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dma_master_test' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'arr', 'num_quads' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dma_master_test'.
INFO: [RTMG 210-278] Implementing memory 'dma_master_test_buff_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dma_master_test_t_finals_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.319 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 210.180 MB.
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.rtl_wrap.cfg.tcl 
Execute       gen_rtl dma_master_test -istop -style xilinx -f -lang vhdl -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/vhdl/dma_master_test 
Command       gen_rtl done; 0.118 sec.
Execute       gen_rtl dma_master_test -istop -style xilinx -f -lang vlog -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/verilog/dma_master_test 
Execute       syn_report -csynth -model dma_master_test -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/report/dma_master_test_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dma_master_test -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/report/dma_master_test_csynth.xml 
Execute       syn_report -verbosereport -model dma_master_test -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.031 sec.
Execute       db_write -model dma_master_test -f -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.adb 
Command       db_write done; 0.109 sec.
Execute       db_write -model dma_master_test -bindview -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info dma_master_test -p C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test 
Execute       export_constraint_db -f -tool general -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.constraint.tcl 
Execute       syn_report -designview -model dma_master_test -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.design.xml 
Command       syn_report done; 0.435 sec.
Execute       syn_report -csynthDesign -model dma_master_test -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model dma_master_test -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model dma_master_test -o C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.protoinst 
Execute       sc_get_clocks dma_master_test 
Execute       sc_get_portdomain dma_master_test 
INFO-FLOW: Model list for RTL component generation: dma_master_test_Pipeline_1 dma_master_test_Pipeline_2 dma_master_test_Pipeline_VITIS_LOOP_43_1 dma_master_test_Pipeline_VITIS_LOOP_120_2 dma_master_test_Pipeline_5 dma_master_test
INFO-FLOW: Handling components in module [dma_master_test_Pipeline_1] ... 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component dma_master_test_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dma_master_test_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dma_master_test_Pipeline_2] ... 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component dma_master_test_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dma_master_test_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dma_master_test_Pipeline_VITIS_LOOP_43_1] ... 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
INFO-FLOW: Found component dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component dma_master_test_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model dma_master_test_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component dma_master_test_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dma_master_test_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dma_master_test_Pipeline_VITIS_LOOP_120_2] ... 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_120_2.compgen.tcl 
INFO-FLOW: Found component dma_master_test_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dma_master_test_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dma_master_test_Pipeline_5] ... 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_5.compgen.tcl 
INFO-FLOW: Found component dma_master_test_mux_53_32_1_1.
INFO-FLOW: Append model dma_master_test_mux_53_32_1_1
INFO-FLOW: Found component dma_master_test_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dma_master_test_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dma_master_test] ... 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.compgen.tcl 
INFO-FLOW: Found component dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component dma_master_test_sitofp_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model dma_master_test_sitofp_32ns_32_6_no_dsp_1
INFO-FLOW: Found component dma_master_test_mul_32ns_34ns_65_2_1.
INFO-FLOW: Append model dma_master_test_mul_32ns_34ns_65_2_1
INFO-FLOW: Found component dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component dma_master_test_buff_RAM_AUTO_1R1W.
INFO-FLOW: Append model dma_master_test_buff_RAM_AUTO_1R1W
INFO-FLOW: Found component dma_master_test_t_finals_RAM_AUTO_1R1W.
INFO-FLOW: Append model dma_master_test_t_finals_RAM_AUTO_1R1W
INFO-FLOW: Found component dma_master_test_gmem_m_axi.
INFO-FLOW: Append model dma_master_test_gmem_m_axi
INFO-FLOW: Found component dma_master_test_control_s_axi.
INFO-FLOW: Append model dma_master_test_control_s_axi
INFO-FLOW: Append model dma_master_test_Pipeline_1
INFO-FLOW: Append model dma_master_test_Pipeline_2
INFO-FLOW: Append model dma_master_test_Pipeline_VITIS_LOOP_43_1
INFO-FLOW: Append model dma_master_test_Pipeline_VITIS_LOOP_120_2
INFO-FLOW: Append model dma_master_test_Pipeline_5
INFO-FLOW: Append model dma_master_test
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dma_master_test_flow_control_loop_pipe_sequential_init dma_master_test_flow_control_loop_pipe_sequential_init dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1 dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1 dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1 dma_master_test_fpext_32ns_64_2_no_dsp_1 dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1 dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1 dma_master_test_flow_control_loop_pipe_sequential_init dma_master_test_flow_control_loop_pipe_sequential_init dma_master_test_mux_53_32_1_1 dma_master_test_flow_control_loop_pipe_sequential_init dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1 dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1 dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1 dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1 dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1 dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1 dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 dma_master_test_sitofp_32ns_32_6_no_dsp_1 dma_master_test_mul_32ns_34ns_65_2_1 dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1 dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1 dma_master_test_buff_RAM_AUTO_1R1W dma_master_test_t_finals_RAM_AUTO_1R1W dma_master_test_gmem_m_axi dma_master_test_control_s_axi dma_master_test_Pipeline_1 dma_master_test_Pipeline_2 dma_master_test_Pipeline_VITIS_LOOP_43_1 dma_master_test_Pipeline_VITIS_LOOP_120_2 dma_master_test_Pipeline_5 dma_master_test
INFO-FLOW: Generating C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dma_master_test_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dma_master_test_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model dma_master_test_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model dma_master_test_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dma_master_test_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dma_master_test_mux_53_32_1_1
INFO-FLOW: To file: write model dma_master_test_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model dma_master_test_sitofp_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model dma_master_test_mul_32ns_34ns_65_2_1
INFO-FLOW: To file: write model dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model dma_master_test_buff_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dma_master_test_t_finals_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dma_master_test_gmem_m_axi
INFO-FLOW: To file: write model dma_master_test_control_s_axi
INFO-FLOW: To file: write model dma_master_test_Pipeline_1
INFO-FLOW: To file: write model dma_master_test_Pipeline_2
INFO-FLOW: To file: write model dma_master_test_Pipeline_VITIS_LOOP_43_1
INFO-FLOW: To file: write model dma_master_test_Pipeline_VITIS_LOOP_120_2
INFO-FLOW: To file: write model dma_master_test_Pipeline_5
INFO-FLOW: To file: write model dma_master_test
INFO-FLOW: Generating C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.101 sec.
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.131 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/vhdl' dstVlogDir='C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/vlog' tclDir='C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db' modelList='dma_master_test_flow_control_loop_pipe_sequential_init
dma_master_test_flow_control_loop_pipe_sequential_init
dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1
dma_master_test_fpext_32ns_64_2_no_dsp_1
dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1
dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1
dma_master_test_flow_control_loop_pipe_sequential_init
dma_master_test_flow_control_loop_pipe_sequential_init
dma_master_test_mux_53_32_1_1
dma_master_test_flow_control_loop_pipe_sequential_init
dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1
dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_sitofp_32ns_32_6_no_dsp_1
dma_master_test_mul_32ns_34ns_65_2_1
dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1
dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1
dma_master_test_buff_RAM_AUTO_1R1W
dma_master_test_t_finals_RAM_AUTO_1R1W
dma_master_test_gmem_m_axi
dma_master_test_control_s_axi
dma_master_test_Pipeline_1
dma_master_test_Pipeline_2
dma_master_test_Pipeline_VITIS_LOOP_43_1
dma_master_test_Pipeline_VITIS_LOOP_120_2
dma_master_test_Pipeline_5
dma_master_test
' expOnly='0'
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_1.compgen.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_2.compgen.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_120_2.compgen.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_5.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.064 seconds; current allocated memory: 218.305 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dma_master_test_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dma_master_test_flow_control_loop_pipe_sequential_init
dma_master_test_flow_control_loop_pipe_sequential_init
dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1
dma_master_test_fpext_32ns_64_2_no_dsp_1
dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1
dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1
dma_master_test_flow_control_loop_pipe_sequential_init
dma_master_test_flow_control_loop_pipe_sequential_init
dma_master_test_mux_53_32_1_1
dma_master_test_flow_control_loop_pipe_sequential_init
dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1
dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1
dma_master_test_sitofp_32ns_32_6_no_dsp_1
dma_master_test_mul_32ns_34ns_65_2_1
dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1
dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1
dma_master_test_buff_RAM_AUTO_1R1W
dma_master_test_t_finals_RAM_AUTO_1R1W
dma_master_test_gmem_m_axi
dma_master_test_control_s_axi
dma_master_test_Pipeline_1
dma_master_test_Pipeline_2
dma_master_test_Pipeline_VITIS_LOOP_43_1
dma_master_test_Pipeline_VITIS_LOOP_120_2
dma_master_test_Pipeline_5
dma_master_test
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.tbgen.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.compgen.dataonly.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.compgen.dataonly.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.compgen.dataonly.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_1.tbgen.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_2.tbgen.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_43_1.tbgen.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_VITIS_LOOP_120_2.tbgen.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test_Pipeline_5.tbgen.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.tbgen.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/dma_master_test.constraint.tcl 
Execute       sc_get_clocks dma_master_test 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/impl/misc/dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/impl/misc/dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/impl/misc/dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/impl/misc/dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/impl/misc/dma_master_test_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/impl/misc/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/impl/misc/dma_master_test_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/impl/misc/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/impl/misc/dma_master_test_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source C:/Users/Joseph/Desktop/dma-master-test/dma-master-test/dma-master-test/impl/misc/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE dma_master_test LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE dma_master_test LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST dma_master_test MODULE2INSTS {dma_master_test dma_master_test dma_master_test_Pipeline_1 grp_dma_master_test_Pipeline_1_fu_417 dma_master_test_Pipeline_2 grp_dma_master_test_Pipeline_2_fu_422 dma_master_test_Pipeline_VITIS_LOOP_43_1 grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434 dma_master_test_Pipeline_VITIS_LOOP_120_2 grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460 dma_master_test_Pipeline_5 grp_dma_master_test_Pipeline_5_fu_468} INST2MODULE {dma_master_test dma_master_test grp_dma_master_test_Pipeline_1_fu_417 dma_master_test_Pipeline_1 grp_dma_master_test_Pipeline_2_fu_422 dma_master_test_Pipeline_2 grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434 dma_master_test_Pipeline_VITIS_LOOP_43_1 grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460 dma_master_test_Pipeline_VITIS_LOOP_120_2 grp_dma_master_test_Pipeline_5_fu_468 dma_master_test_Pipeline_5} INSTDATA {dma_master_test {DEPTH 1 CHILDREN {grp_dma_master_test_Pipeline_1_fu_417 grp_dma_master_test_Pipeline_2_fu_422 grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434 grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460 grp_dma_master_test_Pipeline_5_fu_468}} grp_dma_master_test_Pipeline_1_fu_417 {DEPTH 2 CHILDREN {}} grp_dma_master_test_Pipeline_2_fu_422 {DEPTH 2 CHILDREN {}} grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434 {DEPTH 2 CHILDREN {}} grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460 {DEPTH 2 CHILDREN {}} grp_dma_master_test_Pipeline_5_fu_468 {DEPTH 2 CHILDREN {}}} MODULEDATA {dma_master_test_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_31_fu_58_p2 SOURCE {} VARIABLE empty_31 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dma_master_test_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_192_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul_fu_252_p2 SOURCE {} VARIABLE next_mul LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem_fu_216_p2 SOURCE {} VARIABLE next_urem LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dma_master_test_Pipeline_VITIS_LOOP_43_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_656_p2 SOURCE dma-master-test.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_700_p2 SOURCE dma-master-test.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_674_p2 SOURCE dma-master-test.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_690_p2 SOURCE dma-master-test.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U52 SOURCE dma-master-test.cpp:58 VARIABLE mul7 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U53 SOURCE dma-master-test.cpp:59 VARIABLE tmp2 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U61 SOURCE dma-master-test.cpp:59 VARIABLE mul6 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U54 SOURCE dma-master-test.cpp:60 VARIABLE mul LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U55 SOURCE dma-master-test.cpp:61 VARIABLE mul1 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U44 SOURCE dma-master-test.cpp:62 VARIABLE tmp5 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U60 SOURCE dma-master-test.cpp:62 VARIABLE mul3 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U22 SOURCE dma-master-test.cpp:62 VARIABLE tmp LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE dma-master-test.cpp:62 VARIABLE tmp7 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U28 SOURCE dma-master-test.cpp:62 VARIABLE A LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U56 SOURCE dma-master-test.cpp:66 VARIABLE mul5 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U62 SOURCE dma-master-test.cpp:66 VARIABLE mul10 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U45 SOURCE dma-master-test.cpp:69 VARIABLE mul13 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U57 SOURCE dma-master-test.cpp:70 VARIABLE mul14 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U63 SOURCE dma-master-test.cpp:70 VARIABLE mul15 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U43 SOURCE dma-master-test.cpp:71 VARIABLE mul16 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U64 SOURCE dma-master-test.cpp:72 VARIABLE mul17 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U46 SOURCE dma-master-test.cpp:73 VARIABLE mul19 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE dma-master-test.cpp:74 VARIABLE mul20 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U15 SOURCE dma-master-test.cpp:73 VARIABLE tmp10 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U24 SOURCE dma-master-test.cpp:73 VARIABLE tmp12 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U16 SOURCE dma-master-test.cpp:73 VARIABLE tmp13 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE dma-master-test.cpp:73 VARIABLE tmp15 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U25 SOURCE dma-master-test.cpp:73 VARIABLE tmp16 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U29 SOURCE dma-master-test.cpp:73 VARIABLE add3 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U70 SOURCE dma-master-test.cpp:65 VARIABLE B LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U65 SOURCE dma-master-test.cpp:77 VARIABLE mul21 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U58 SOURCE dma-master-test.cpp:78 VARIABLE tmp17 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U66 SOURCE dma-master-test.cpp:78 VARIABLE mul22 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U48 SOURCE dma-master-test.cpp:79 VARIABLE mul23 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U49 SOURCE dma-master-test.cpp:80 VARIABLE mul24 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U67 SOURCE dma-master-test.cpp:81 VARIABLE mul25 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U59 SOURCE dma-master-test.cpp:82 VARIABLE tmp19 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U68 SOURCE dma-master-test.cpp:82 VARIABLE mul26 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U69 SOURCE dma-master-test.cpp:83 VARIABLE mul27 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U50 SOURCE dma-master-test.cpp:84 VARIABLE mul28 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE dma-master-test.cpp:85 VARIABLE mul29 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U18 SOURCE dma-master-test.cpp:85 VARIABLE tmp21 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U19 SOURCE dma-master-test.cpp:85 VARIABLE tmp25 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U26 SOURCE dma-master-test.cpp:85 VARIABLE tmp26 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U20 SOURCE dma-master-test.cpp:85 VARIABLE tmp27 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U21 SOURCE dma-master-test.cpp:85 VARIABLE tmp29 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U27 SOURCE dma-master-test.cpp:85 VARIABLE tmp30 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U30 SOURCE dma-master-test.cpp:85 VARIABLE C LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U72 SOURCE dma-master-test.cpp:92 VARIABLE mul30 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U71 SOURCE dma-master-test.cpp:92 VARIABLE tmp31 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U73 SOURCE dma-master-test.cpp:92 VARIABLE mul31 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U31 SOURCE dma-master-test.cpp:92 VARIABLE disc LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_16_no_dsp_1_U81 SOURCE {D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464} VARIABLE ds LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U32 SOURCE dma-master-test.cpp:100 VARIABLE sub1 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U74 SOURCE dma-master-test.cpp:100 VARIABLE mul32 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U75 SOURCE dma-master-test.cpp:100 VARIABLE t0 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U33 SOURCE dma-master-test.cpp:101 VARIABLE add4 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U76 SOURCE dma-master-test.cpp:101 VARIABLE t1 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 134 BRAM 0 URAM 0}} dma_master_test_Pipeline_VITIS_LOOP_120_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_131_p2 SOURCE dma-master-test.cpp:120 VARIABLE add_ln120 LOOP VITIS_LOOP_120_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dma_master_test_Pipeline_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_23_fu_186_p2 SOURCE {} VARIABLE empty_23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_25_fu_201_p2 SOURCE {} VARIABLE empty_25 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul87_fu_207_p2 SOURCE {} VARIABLE next_mul87 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dma_master_test {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buff_U SOURCE dma-master-test.cpp:28 VARIABLE buff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buff_1_U SOURCE dma-master-test.cpp:28 VARIABLE buff_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buff_2_U SOURCE dma-master-test.cpp:28 VARIABLE buff_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buff_3_U SOURCE dma-master-test.cpp:28 VARIABLE buff_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buff_4_U SOURCE dma-master-test.cpp:28 VARIABLE buff_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME t_finals_U SOURCE dma-master-test.cpp:29 VARIABLE t_finals LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U134 SOURCE dma-master-test.cpp:33 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U135 SOURCE dma-master-test.cpp:36 VARIABLE mul1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U128 SOURCE dma-master-test.cpp:33 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U136 SOURCE dma-master-test.cpp:33 VARIABLE mul2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U137 SOURCE dma-master-test.cpp:36 VARIABLE mul3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U129 SOURCE dma-master-test.cpp:33 VARIABLE add1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U138 SOURCE dma-master-test.cpp:34 VARIABLE mul4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U139 SOURCE dma-master-test.cpp:37 VARIABLE mul5 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U130 SOURCE dma-master-test.cpp:34 VARIABLE add2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U134 SOURCE dma-master-test.cpp:58 VARIABLE tmp1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U135 SOURCE dma-master-test.cpp:61 VARIABLE tmp4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U136 SOURCE dma-master-test.cpp:63 VARIABLE tmp9 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U137 SOURCE dma-master-test.cpp:80 VARIABLE tmp20 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U138 SOURCE dma-master-test.cpp:83 VARIABLE tmp22 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U139 SOURCE dma-master-test.cpp:85 VARIABLE tmp23 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_fu_756_p2 SOURCE dma-master-test.cpp:130 VARIABLE mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U134 SOURCE dma-master-test.cpp:131 VARIABLE mul33 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U128 SOURCE dma-master-test.cpp:131 VARIABLE pox LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U139 SOURCE dma-master-test.cpp:132 VARIABLE mul34 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U129 SOURCE dma-master-test.cpp:132 VARIABLE poy LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U136 SOURCE dma-master-test.cpp:133 VARIABLE mul35 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U134 SOURCE dma-master-test.cpp:133 VARIABLE poz LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U140 SOURCE dma-master-test.cpp:135 VARIABLE add_ln135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_2_1_U144 SOURCE dma-master-test.cpp:135 VARIABLE mul_ln135 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U134 SOURCE dma-master-test.cpp:135 VARIABLE mul36 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U133 SOURCE dma-master-test.cpp:135 VARIABLE add_ln135_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_2_1_U145 SOURCE dma-master-test.cpp:135 VARIABLE mul_ln135_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U135 SOURCE dma-master-test.cpp:135 VARIABLE mul37 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_2_fu_774_p2 SOURCE dma-master-test.cpp:135 VARIABLE add_ln135_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_2_1_U146 SOURCE dma-master-test.cpp:135 VARIABLE mul_ln135_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U136 SOURCE dma-master-test.cpp:135 VARIABLE mul38 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_3_fu_825_p2 SOURCE dma-master-test.cpp:135 VARIABLE add_ln135_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_2_1_U150 SOURCE dma-master-test.cpp:135 VARIABLE mul_ln135_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U128 SOURCE dma-master-test.cpp:135 VARIABLE tmp34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U129 SOURCE dma-master-test.cpp:135 VARIABLE tmp35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U128 SOURCE dma-master-test.cpp:135 VARIABLE n_x LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U137 SOURCE dma-master-test.cpp:136 VARIABLE mul39 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_780_p2 SOURCE dma-master-test.cpp:136 VARIABLE add_ln136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_2_1_U147 SOURCE dma-master-test.cpp:136 VARIABLE mul_ln136 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U138 SOURCE dma-master-test.cpp:136 VARIABLE mul40 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_1_fu_786_p2 SOURCE dma-master-test.cpp:136 VARIABLE add_ln136_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_2_1_U148 SOURCE dma-master-test.cpp:136 VARIABLE mul_ln136_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U139 SOURCE dma-master-test.cpp:136 VARIABLE mul41 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_2_fu_848_p2 SOURCE dma-master-test.cpp:136 VARIABLE add_ln136_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_2_1_U151 SOURCE dma-master-test.cpp:136 VARIABLE mul_ln136_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U130 SOURCE dma-master-test.cpp:136 VARIABLE tmp36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U131 SOURCE dma-master-test.cpp:136 VARIABLE tmp37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U129 SOURCE dma-master-test.cpp:136 VARIABLE n_y LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U154 SOURCE dma-master-test.cpp:137 VARIABLE mul42 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U141 SOURCE dma-master-test.cpp:137 VARIABLE mul43 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_792_p2 SOURCE dma-master-test.cpp:137 VARIABLE add_ln137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_2_1_U149 SOURCE dma-master-test.cpp:137 VARIABLE mul_ln137 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U142 SOURCE dma-master-test.cpp:137 VARIABLE mul44 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_1_fu_862_p2 SOURCE dma-master-test.cpp:137 VARIABLE add_ln137_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_2_1_U152 SOURCE dma-master-test.cpp:137 VARIABLE mul_ln137_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U132 SOURCE dma-master-test.cpp:137 VARIABLE tmp38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U133 SOURCE dma-master-test.cpp:137 VARIABLE tmp39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U130 SOURCE dma-master-test.cpp:137 VARIABLE n_z LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U134 SOURCE dma-master-test.cpp:139 VARIABLE mul45 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U134 SOURCE dma-master-test.cpp:139 VARIABLE mul46 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U135 SOURCE dma-master-test.cpp:139 VARIABLE mul47 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U128 SOURCE dma-master-test.cpp:139 VARIABLE tmp40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U128 SOURCE dma-master-test.cpp:139 VARIABLE n_assign LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln15_fu_1038_p2 SOURCE dma-master-test.cpp:15 VARIABLE sub_ln15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U134 SOURCE dma-master-test.cpp:17 VARIABLE tmp41 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U135 SOURCE dma-master-test.cpp:17 VARIABLE tmp42 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U134 SOURCE dma-master-test.cpp:17 VARIABLE mul2_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U128 SOURCE dma-master-test.cpp:17 VARIABLE sub3_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U134 SOURCE dma-master-test.cpp:17 VARIABLE mod LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U134 SOURCE dma-master-test.cpp:149 VARIABLE mul48 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U135 SOURCE dma-master-test.cpp:150 VARIABLE mul49 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U136 SOURCE dma-master-test.cpp:151 VARIABLE mul50 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 200 BRAM 11 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.172 seconds; current allocated memory: 227.383 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dma_master_test.
INFO: [VLOG 209-307] Generating Verilog RTL for dma_master_test.
Execute       syn_report -model dma_master_test -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.27 MHz
Command     autosyn done; 13.657 sec.
Command   csynth_design done; 19.957 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 19.957 seconds; current allocated memory: 122.070 MB.
Command ap_source done; 31.339 sec.
Execute cleanup_all 
