# compile vhdl design source files
vhdl xil_defaultlib  "../../../kd_tree.ip_user_files/bd/design_1/ipshared/6490/sources_1/new/kd_tree.vhd"
vhdl xil_defaultlib  "../../../kd_tree.ip_user_files/bd/design_1/ip/design_1_kd_tree_0_0/sim/design_1_kd_tree_0_0.vhd"
vhdl xil_defaultlib  "../../../kd_tree.ip_user_files/bd/design_1/hdl/design_1.vhd"
vhdl xil_defaultlib  "../../../kd_tree.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd"
vhdl xil_defaultlib  "../../../kd_tree.srcs/sim_1/new/design_1_wrapper_sim.vhd"

# Do not sort compile order
nosort
