/*
 * Copyright 2013 Boundary Devices, Inc.
 * Copyright 2011-2015 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	aliases {
                mxcfb0 = &mxcfb1;
                mxcfb1 = &mxcfb2;
                mxcfb2 = &mxcfb3;
                mxcfb3 = &mxcfb4;
	};

	chosen {
		stdout-path = &uart2;
	};

        leds {
                compatible = "gpio-leds";
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_led>;
                debug-led {
                        label = "Heartbeat";
                        gpios = <&gpio3 10 0>;
                        linux,default-trigger = "heartbeat";
                };
                wifi-led {
                        label = "Wlan";
                        gpios = <&gpio2 28 0>;
                        linux,default-trigger = "phy0radio";
                        retain-state-suspended;
                };

        };

	memory {
		reg = <0x10000000 0x40000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_2p5v: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_usb_otg_vbus: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
			enable-active-high;
		};
                reg_pcie: regulator@3 {
                        compatible = "regulator-fixed";
                        reg = <3>;
                        pinctrl-names = "default";
                        pinctrl-0 = <&pinctrl_pcie_reg>;
                        regulator-name = "MPCIE_3V3";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio2 4 0>;
                        enable-active-high;
                };
                reg_can_stby: regulator@4 {
                        compatible = "regulator-fixed";
                        regulator-name = "can-stby";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
			regulator-always-on;
                };
		snvs_reg: vsnvs {
			regulator-min-microvolt = <1000000>;
			regulator-max-microvolt = <3000000>;
			regulator-boot-on;
			regulator-always-on;
		};
                lvds_power: lvds_power {
                        compatible = "regulator-fixed";
                        pinctrl-names = "default";
                        pinctrl-0 = <&lvds_enable_reg>;
                        regulator-name = "LVDS_3V3";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio3 7 0>;
                        enable-active-high;
			regulator-always-on;
                };
                lvds_bl_power: lvds_bl_power {
                        compatible = "regulator-fixed";
                        pinctrl-names = "default";
                        pinctrl-0 = <&lvds_bl_enable_reg>;
                        regulator-name = "LVDS_5V";
                        regulator-min-microvolt = <5000000>;
                        regulator-max-microvolt = <5000000>;
                        gpio = <&gpio3 8 0>;
                        enable-active-high;
                };
	};

	sound {
		compatible = "fsl,imx6-novasom-sgtl5000",
			     "fsl,imx-audio-sgtl5000";
		model = "imx6-novasom-sgtl5000";
		ssi-controller = <&ssi1>;
		audio-codec = <&codec>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		mux-int-port = <1>;
		mux-ext-port = <3>;
	};
        sound-spdif {
                compatible = "fsl,imx-audio-spdif";
                model = "imx-spdif";
                spdif-controller = <&spdif>;
                spdif-out;
        };
        sound-hdmi {
                compatible = "fsl,imx6q-audio-hdmi",
                             "fsl,imx-audio-hdmi";
                model = "imx-audio-hdmi";
                hdmi-controller = <&hdmi_audio>;
        };


/*
	backlight_lcd {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
		power-supply = <&lvds_bl_power>;
		status = "okay";
	};
*/
	backlight_lvds {
		compatible = "pwm-backlight";
		pwms = <&pwm4 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <4>;
		power-supply = <&lvds_bl_power>;
		status = "okay";
	};

	pinctrl_spdif: spdifgrp {
		fsl,pins = <
			MX6QDL_PAD_ENET_RXD0__SPDIF_OUT         0x1b0b0
			>;
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};
        mxcfb2: fb@1 {
                compatible = "fsl,mxc_sdc_fb";
                disp_dev = "ldb";
                interface_pix_fmt = "RGB666";
                default_bpp = <16>;
                int_clk = <0>;
                late_init = <0>;
                status = "enabled";
        };

        mxcfb3: fb@2 {
                compatible = "fsl,mxc_sdc_fb";
                disp_dev = "ldb";
                interface_pix_fmt = "RGB666";
                default_bpp = <16>;
                int_clk = <0>;
                late_init = <0>;
                status = "enabled";
        };

        mxcfb4: fb@3 {
                compatible = "fsl,mxc_sdc_fb";
                disp_dev = "lcd";
                interface_pix_fmt = "RGB565";
                mode_str ="CLAA-WVGA";
                default_bpp = <16>;
                int_clk = <0>;
                late_init = <0>;
                status = "enabled";
        };

};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&can1 { 
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_novasom_flexcan1>;
        xceiver-supply = <&reg_can_stby>;
        status = "okay";
};

&can2 { 
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_novasom_flexcan2>;
        xceiver-supply = <&reg_can_stby>;
        status = "okay";
};

&fec {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_enet>;
        phy-mode = "rgmii";
        phy-reset-gpios = <&gpio1 25 1>; // was 0
        status = "okay";
};

&hdmi_core {
        ipu_id = <0>;
        disp_id = <0>;
        status = "okay";
};

&hdmi_video {
        fsl,phy_reg_vlev = <0x0294>;
        fsl,phy_reg_cksymtx = <0x800d>;
        status = "okay";
};

&hdmi_audio {
        status = "okay";
};

&hdmi_cec {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_hdmi_cec>;
        status = "okay";
};

&i2c1 {
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c1>;
        status = "okay";

        codec: sgtl5000@0a {
                compatible = "fsl,sgtl5000";
                reg = <0x0a>;
                clocks = <&clks IMX6QDL_CLK_CKO>;
                VDDA-supply = <&reg_2p5v>;
                VDDIO-supply = <&reg_3p3v>;
        };

        rtc:  pcf8563@51 {
                compatible = "nxp,pcf8563";
                reg = <0x51>;
        };
        mag_sensor: mma8451@1c {
                compatible = "fsl,mma8451";
                reg = <0x1c>;
                position = <3>;
        };
        compass: mag3110@0e {
                compatible = "fsl,mag3110";
                reg = <0x0e>;
                position = <2>;
                interrupt-parent = <&gpio2>;
                interrupts = <29 2>;
        };
        e2prom: eeprom@50 {
                compatible = "at,24c128";
                reg = <0x50>;
        };

        eeti: egalax_ts@04 {
                compatible = "eeti,egalax_ts";
                reg = <0x04>;
                interrupt-parent = <&gpio6>;
                interrupts = <15 2>;
                wakeup-gpios = <&gpio6 11 0>;
        };
        polytouch: edt-ft5x06@38 {
                compatible = "edt-ft5x06";
                reg = <0x38>;
                interrupt-parent = <&gpio6>;
                interrupts = <15 2>;
        };

};

&i2c2 {
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c2>;
        status = "okay";

        hdmi: edid@50 {
                compatible = "fsl,imx6-hdmi-i2c";
                reg = <0x50>;
        };

};

&i2c3 {
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c3>;
        status = "okay";
};


&iomuxc {
        pinctrl-names = "default";

        imx6qdl-novasoms {
/*
		hog {
                	pinctrl_hog_1: hoggrp-1 {
                        	fsl,pins = <
                                	MX6QDL_PAD_GPIO_0__CCM_CLKO1    0x130b0
	                        >;
        	        };
	        };
*/
                pinctrl_novasom_flexcan1: novasom-flexcan1 {
                        fsl,pins = <
                                MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX	0x130b0
                                MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX	0x130b0
                        >;
                };

                pinctrl_novasom_flexcan2: novasom-flexcan2 {
                        fsl,pins = <
                                MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX	0x130b0
                                MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX	0x130b0
                        >;
                };

                pinctrl_audmux: audmuxgrp {
                        fsl,pins = <
                                MX6QDL_PAD_CSI0_DAT7__AUD3_RXD          0x130b0
                                MX6QDL_PAD_CSI0_DAT4__AUD3_TXC          0x130b0
                                MX6QDL_PAD_CSI0_DAT5__AUD3_TXD          0x110b0
                                MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS         0x130b0
				MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x130b0 /* AUD4_MCK */
                        >;
                };

                pinctrl_enet: enetgrp {
                        fsl,pins = <
                                MX6QDL_PAD_ENET_MDIO__ENET_MDIO         0x1b0b0
                                MX6QDL_PAD_ENET_MDC__ENET_MDC           0x1b0b0
                                MX6QDL_PAD_RGMII_TXC__RGMII_TXC         0x1b0b0
                                MX6QDL_PAD_RGMII_TD0__RGMII_TD0         0x1b0b0
                                MX6QDL_PAD_RGMII_TD1__RGMII_TD1         0x1b0b0
                                MX6QDL_PAD_RGMII_TD2__RGMII_TD2         0x1b0b0
                                MX6QDL_PAD_RGMII_TD3__RGMII_TD3         0x1b0b0
                                MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL   0x1b0b0
                                MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK    0x1b0b0
                                MX6QDL_PAD_RGMII_RXC__RGMII_RXC         0x1b0b0
                                MX6QDL_PAD_RGMII_RD0__RGMII_RD0         0x1b0b0
                                MX6QDL_PAD_RGMII_RD1__RGMII_RD1         0x1b0b0
                                MX6QDL_PAD_RGMII_RD2__RGMII_RD2         0x1b0b0
                                MX6QDL_PAD_RGMII_RD3__RGMII_RD3         0x1b0b0
                                MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL   0x1b0b0
                                MX6QDL_PAD_GPIO_16__ENET_REF_CLK        0x4001b0a8
                                MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28       0x000b1
                        >;
                };

                pinctrl_i2c1: i2c1grp {
                        fsl,pins = <
                                MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
                                MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
                        >;
                };

                pinctrl_i2c2: i2c2grp {
                        fsl,pins = <
                                MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
                                MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
                        >;
                };
                pinctrl_i2c3: i2c3grp {
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1
                                MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
                        >;
                };

                pinctrl_led: ledgrp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_DA10__GPIO3_IO10 0x17059
                                MX6QDL_PAD_EIM_EB0__GPIO2_IO28  0x17059
                        >;
                };

                lvds_enable_reg: lvdsgrp {
                        fsl,pins = <
				/*MX6QDL_PAD_EIM_DA7__GPIO3_IO07  0x17059*/
                                MX6QDL_PAD_EIM_DA11__GPIO3_IO11  0x17059
                        >;
                };

                lvds_bl_enable_reg: lvdsblgrp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_DA8__GPIO3_IO08  0x17059
                        >;
                };

                pinctrl_uart1: uart1grp {
                        fsl,pins = <
                                MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA    0x1b0b1
                                MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA    0x1b0b1
                        >;
                };

                pinctrl_uart2: uart2grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
                                MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
                        >;
                };

                pinctrl_uart3: uart3grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D24__UART3_TX_DATA       0x1b0b1
                                MX6QDL_PAD_EIM_D25__UART3_RX_DATA       0x1b0b1
                                MX6QDL_PAD_EIM_D23__UART3_CTS_B         0x1b0b1
                                MX6QDL_PAD_EIM_EB3__UART3_RTS_B         0x1b0b1
                        >;
                };

                pinctrl_usbotg: usbotggrp {
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_1__USB_OTG_ID           0x17059
                        >;
                };

                pinctrl_usdhc2: usdhc2grp {
                        fsl,pins = <
                                MX6QDL_PAD_SD2_CMD__SD2_CMD             0x17059
                                MX6QDL_PAD_SD2_CLK__SD2_CLK             0x10059
                                MX6QDL_PAD_SD2_DAT0__SD2_DATA0          0x17059
                                MX6QDL_PAD_SD2_DAT1__SD2_DATA1          0x17059
                                MX6QDL_PAD_SD2_DAT2__SD2_DATA2          0x17059
                                MX6QDL_PAD_SD2_DAT3__SD2_DATA3          0x17059
                        >;
                };
                pinctrl_usdhc3: usdhc3grp {
                        fsl,pins = <
                                MX6QDL_PAD_SD3_CMD__SD3_CMD             0x17059
                                MX6QDL_PAD_SD3_CLK__SD3_CLK             0x10059
                                MX6QDL_PAD_SD3_DAT0__SD3_DATA0          0x17059
                                MX6QDL_PAD_SD3_DAT1__SD3_DATA1          0x17059
                                MX6QDL_PAD_SD3_DAT2__SD3_DATA2          0x17059
                                MX6QDL_PAD_SD3_DAT3__SD3_DATA3          0x17059
                                MX6QDL_PAD_SD3_DAT4__SD3_DATA4          0x17059
                                MX6QDL_PAD_SD3_DAT5__SD3_DATA5          0x17059
                                MX6QDL_PAD_SD3_DAT6__SD3_DATA6          0x17059
                                MX6QDL_PAD_SD3_DAT7__SD3_DATA7          0x17059
                        >;
                };

                pinctrl_usdhc4: usdhc4grp {
                        fsl,pins = <
                                MX6QDL_PAD_SD4_CMD__SD4_CMD    0x17059
                                MX6QDL_PAD_SD4_CLK__SD4_CLK    0x10059
                                MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
                                MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
                                MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
                                MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
                                MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17059
                                MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17059
                                MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x17059
                                MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059
                        >;
                };
                pinctrl_pwm1: pwm1grp {
                        fsl,pins = <
                                MX6QDL_PAD_SD1_DAT3__PWM1_OUT 0x1b0b1
                        >;
                };
                pinctrl_pwm2: pwm2grp {
                        fsl,pins = <
                                MX6QDL_PAD_SD1_DAT2__PWM2_OUT 0x1b0b1
                        >;
                };
                pinctrl_pwm3: pwm3grp {
                        fsl,pins = <
                                MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x1b0b1
                        >;
                };
                pinctrl_pwm4: pwm4grp {
                        fsl,pins = <
                                MX6QDL_PAD_SD1_CMD__PWM4_OUT 0x1b0b1
                        >;
                };
                pinctrl_wifi_io: wifi_iogrp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_EB1__GPIO2_IO29          0x0f0b0         /* EIM_EB1 (Wifi Power Enable) */
                                MX6QDL_PAD_EIM_DA13__GPIO3_IO13         0x80000000      /* BT_ON */
                                MX6QDL_PAD_EIM_DA14__GPIO3_IO14         0x80000000      /* BT_WAKE */
                                MX6QDL_PAD_EIM_DA15__GPIO3_IO15         0x80000000      /* BT_HOST_WAKE */
                                MX6QDL_PAD_ENET_TXD1__GPIO1_IO29        0x80000000      /* WL_HOST_WAKE, input */
                                MX6QDL_PAD_ENET_TXD0__GPIO1_IO30        0x80000000      /* WL_WAKE (unused) */
                                MX6QDL_PAD_EIM_DA9__GPIO3_IO09          0x80000000      /* WiFi ON (reset, active low) */
                                MX6QDL_PAD_GPIO_8__XTALOSC_REF_CLK_32K  0x80000040      /* 32 KHz out clock */
                        >;
                };
                pinctrl_gp: gpgrp {
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_0__CCM_CLKO1            0x130b0
                                MX6QDL_PAD_NANDF_ALE__NAND_ALE          0x80000000      /* eMMC RESET */
                                MX6QDL_PAD_EIM_A19__GPIO2_IO19          0x80000000      /* USB RESET */
                        >;
                };
                pinctrl_hdmi_cec: hdmicecgrp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE    0x108b0
                        >;
                };
                pinctrl_pcie: pciegrp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_A18__GPIO2_IO20   0x1b0b0
                        >;
                };

                pinctrl_pcie_reg: pciereggrp {
                        fsl,pins = <
                                MX6QDL_PAD_NANDF_D4__GPIO2_IO04  0x1b0b0
                        >;
                };


        };
};

&ldb {
        status = "okay";

        lvds-channel@0 {
                fsl,data-mapping = "spwg";
                fsl,data-width = <18>;
                status = "okay";

                display-timings {
                        native-mode = <&lvds800x480>;
                        lvds800x480: lvds800x480 {
                                clock-frequency = <25000000>;
                                hactive = <800>;
                                vactive = <480>;
                                hback-porch = <144>;
                                hfront-porch = <16>;
                                vback-porch = <35>;
                                vfront-porch = <10>;
                                hsync-len = <30>;
                                vsync-len = <3>;
                        };
                };
        };

        lvds-channel@1 {
                fsl,data-mapping = "spwg";
                fsl,data-width = <18>;
                primary;
                status = "okay";

                display-timings {
                        native-mode = <&lvds640x480>;
                        lvds640x480: lvds640x480 {
                                clock-frequency = <20000000>;
                                hactive = <640>;
                                vactive = <480>;
                                hback-porch = <144>;
                                hfront-porch = <16>;
                                vback-porch = <35>;
                                vfront-porch = <35>;
                                hsync-len = <30>;
                                vsync-len = <29>;
                        };
                };
        };
};

&pcie {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pcie>;
        reset-gpio = <&gpio2 20 0>;
        status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3>;
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	status = "okay";
};

&spdif {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_spdif>;
        status = "okay";
};

&ssi1 {
        fsl,mode = "i2s-slave";
	status = "okay";
};

&uart1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart1>;
        status = "okay";
};

&uart2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart2>;
        status = "okay";
};


&uart3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart3>;
        fsl,uart-has-rtscts;
        status = "okay";
};

&usbh1 {
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	status = "okay";
};

&usdhc2 {  /* Broadcom Wifi/BT  */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc2>;
        bus-width = <4>;
        non-removable;
        vmmc-supply = <&reg_3p3v>;
        keep-power-in-suspend;
        status = "okay";
};

&usdhc3 {  /*  uSD slot */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc3>;
        bus-width = <4>;
        vmmc-supply = <&reg_3p3v>;
        non-removable;
        status = "okay";
};

&usdhc4 {  /*  eMMC slot */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc4>;
        bus-width = <8>;
        vmmc-supply = <&reg_3p3v>;
        status = "okay";
};

