['train_set', 'labeled']|cs1541|lec1.3_technology_constraints
-DOCSTART- -X- -X- O

CS _ _ O
1541 _ _ O
Introduction _ _ O
Technology _ _ B-Concept
Constraints _ _ I-Concept
Wonsun _ _ O
Ahn _ _ O
Department _ _ O
of _ _ O
Computer _ _ O
Science _ _ O
School _ _ O
of _ _ O
Computing _ _ O
and _ _ O
Information _ _ O

Technology _ _ B-Concept
Constraints _ _ I-Concept

Technology _ _ B-Concept
Constraints _ _ I-Concept
◼ _ _ O
Constraints _ _ O
in _ _ O
technology _ _ B-Concept
push _ _ I-Concept
architecture _ _ B-Concept
too _ _ O
App _ _ O
1 _ _ O
Technology _ _ B-Concept
push _ _ I-Concept
App _ _ O
2 _ _ O
App _ _ O
3 _ _ O
Operating _ _ O
System _ _ O
Software _ _ O
Layer _ _ O
Instruction _ _ B-Concept
Set _ _ I-Concept
Architecture _ _ I-Concept
Processor _ _ B-Concept
Organization _ _ I-Concept
Computer _ _ B-Concept
Architecture _ _ I-Concept
Transistor _ _ O
Implementation _ _ O
Physical _ _ O
Layer _ _ O
⚫ _ _ O
Power _ _ B-Concept
Wall _ _ I-Concept
: _ _ O
Thermal _ _ B-Concept
Design _ _ I-Concept
Power _ _ I-Concept
( _ _ O
TDP _ _ B-Concept
) _ _ O
constraint _ _ O
⚫ _ _ O
Memory _ _ B-Concept
Wall _ _ I-Concept
: _ _ O
Constraint _ _ O
in _ _ O
bandwidth _ _ B-Concept
to _ _ O
memory _ _ B-Concept
⚫ _ _ O
Variability _ _ B-Concept
: _ _ O
Limits _ _ O
in _ _ O
the _ _ O
precision _ _ O
of _ _ O
manufacturing _ _ O
technology _ _ O
◼ _ _ O
Processor _ _ O
must _ _ O
be _ _ O
designed _ _ O
to _ _ O
meet _ _ O
all _ _ O
constraints _ _ O

Power _ _ B-Concept
Wall _ _ I-Concept
◼ _ _ O
PowerCPU _ _ O
= _ _ O
Powerdynamic _ _ B-Concept
+ _ _ O
Powerleakage _ _ B-Concept
Powerdynamic _ _ B-Concept
∝ _ _ O
A _ _ O
* _ _ O
N _ _ O
* _ _ O
CFV2 _ _ O
Powerleakage _ _ B-Concept
∝ _ _ O
f _ _ O
( _ _ O
N _ _ O
, _ _ O
V _ _ O
, _ _ O
Vth _ _ O
) _ _ O
∝ _ _ O
N _ _ O
* _ _ O
V _ _ O
* _ _ O
e-Vth _ _ O
⚫ _ _ O
Leakage _ _ B-Concept
power _ _ I-Concept
is _ _ O
also _ _ O
called _ _ O
static _ _ B-Concept
power _ _ I-Concept
⚫ _ _ O
This _ _ O
total _ _ O
CPU _ _ O
power _ _ B-Concept
can _ _ O
not _ _ O
exceed _ _ O
TDP _ _ B-Concept
◼ _ _ O
Moore _ _ B-Concept
’s _ _ I-Concept
Law _ _ I-Concept
transistor _ _ O
scaling _ _ O
means _ _ O
two _ _ O
things _ _ O
: _ _ O
⚫ _ _ O
N _ _ O
= _ _ O
Number _ _ O
of _ _ O
transistors _ _ O
( _ _ O
∝ _ _ O
1 _ _ O
/ _ _ O
transistor _ _ O
size2 _ _ O
) _ _ O
 _ _ O
 _ _ O
⚫ _ _ O
C _ _ O
= _ _ O
Capacitance _ _ B-Concept
( _ _ O
∝ _ _ O
transistor _ _ O
size _ _ O
) _ _ O
 _ _ O
⚫ _ _ O
Reductions _ _ O
in _ _ O
C _ _ O
does _ _ O
not _ _ O
compensate _ _ O
for _ _ O
increases _ _ O
in _ _ O
N _ _ O
◼ _ _ O
Architects _ _ O
must _ _ O
use _ _ O
tricks _ _ O
to _ _ O
keep _ _ O
power _ _ B-Concept
in _ _ O
check _ _ O
⚫ _ _ O
To _ _ O
keep _ _ O
packing _ _ O
more _ _ O
transistors _ _ O
to _ _ O
increase _ _ O
performance _ _ O

1 _ _ O
. _ _ O
Reducing _ _ O
Dynamic _ _ B-Concept
Power _ _ I-Concept
◼ _ _ O
Powerdynamic _ _ B-Concept
( _ _ O
∝ _ _ O
A _ _ O
* _ _ O
N _ _ O
* _ _ O
CFV2 _ _ O
) _ _ O
+ _ _ O
Powerleakage _ _ O
( _ _ O
∝ _ _ O
N _ _ O
* _ _ O
V _ _ O
* _ _ O
e-Vth _ _ O
) _ _ O
◼ _ _ O
Reducing _ _ O
A _ _ O
( _ _ O
Activity _ _ B-Concept
) _ _ O
: _ _ O
Clock _ _ B-Concept
gating _ _ I-Concept
⚫ _ _ O
Disables _ _ O
the _ _ O
clock _ _ O
signal _ _ O
to _ _ O
unused _ _ O
parts _ _ O
of _ _ O
the _ _ O
chip _ _ O
( _ _ O
idle _ _ O
cores _ _ O
) _ _ O
⚫ _ _ O
Wake-up _ _ O
is _ _ O
instantaneous _ _ O
( _ _ O
the _ _ O
moment _ _ O
clock _ _ O
signal _ _ O
goes _ _ O
in _ _ O
) _ _ O
◼ _ _ O
Reducing _ _ O
F _ _ O
( _ _ O
Frequency _ _ B-Concept
) _ _ O
and _ _ O
V _ _ O
( _ _ O
Supply _ _ B-Concept
Voltage _ _ I-Concept
) _ _ O
⚫ _ _ O
When _ _ O
F _ _ O
is _ _ O
reduced _ _ O
, _ _ O
V _ _ O
can _ _ O
also _ _ O
be _ _ O
reduced _ _ O
( _ _ O
Transistor _ _ O
101 _ _ O
and _ _ O
water _ _ O
pressure _ _ O
, _ _ O
remember _ _ O
? _ _ O
) _ _ O
⚫ _ _ O
Dynamic _ _ B-Concept
Voltage _ _ I-Concept
Frequency _ _ I-Concept
Scaling _ _ I-Concept
( _ _ O
DVFS _ _ B-Concept
) _ _ O
done _ _ O
on _ _ O
multi-cores _ _ O
Slow _ _ O
down _ _ O
low-priority _ _ O
cores _ _ O
, _ _ O
speed _ _ O
up _ _ O
high-priority _ _ O
cores _ _ O

DVFS _ _ B-Concept
and _ _ O
Transistor _ _ B-Concept
Speed _ _ I-Concept
◼ _ _ O
RC _ _ O
Charging _ _ O
Curve _ _ O
of _ _ O
VG _ _ O
Vdd1 _ _ O
VG1 _ _ O
VG2 _ _ O
Vdd2 _ _ O
Vth _ _ O
T1 _ _ O
T2 _ _ O
◼ _ _ O
Vdd1 _ _ O
→ _ _ O
Vdd2 _ _ O
saves _ _ O
power _ _ B-Concept
, _ _ O
but _ _ O
slows _ _ O
down _ _ O
T1 _ _ O
→ _ _ O
T2 _ _ O
◼ _ _ O
Vdd2 _ _ O
→ _ _ O
Vdd1 _ _ O
uses _ _ O
more _ _ O
power _ _ B-Concept
, _ _ O
but _ _ O
speeds _ _ O
up _ _ O
T2 _ _ O
→ _ _ O
T1 _ _ O
◼ _ _ O
Vdd _ _ O
∝ _ _ O
1 _ _ O
/ _ _ O
T _ _ O
∝ _ _ O
F _ _ O
( _ _ O
Vdd _ _ O
is _ _ O
proportional _ _ O
to _ _ O
frequency _ _ B-Concept
) _ _ O

2 _ _ O
. _ _ O
Reducing _ _ O
Leakage _ _ B-Concept
Power _ _ I-Concept
◼ _ _ O
Powerdynamic _ _ B-Concept
( _ _ O
∝ _ _ O
A _ _ O
* _ _ O
N _ _ O
* _ _ O
CFV2 _ _ O
) _ _ O
+ _ _ O
Powerleakage _ _ B-Concept
( _ _ O
∝ _ _ O
N _ _ O
* _ _ O
V _ _ O
* _ _ O
e-Vth _ _ O
) _ _ O
◼ _ _ O
Reducing _ _ O
N _ _ O
( _ _ O
Transistor _ _ B-Concept
Number _ _ I-Concept
) _ _ O
: _ _ O
Power _ _ B-Concept
gating _ _ I-Concept
⚫ _ _ O
Disables _ _ O
power _ _ B-Concept
to _ _ O
unused _ _ O
parts _ _ O
of _ _ O
the _ _ O
chip _ _ O
( _ _ O
unused _ _ O
cores _ _ O
) _ _ O
⚫ _ _ O
Eliminates _ _ O
dynamic _ _ B-Concept
power _ _ I-Concept
and _ _ O
leakage _ _ B-Concept
power _ _ I-Concept
to _ _ O
those _ _ O
parts _ _ O
⚫ _ _ O
Drawback _ _ O
: _ _ O
wake-up _ _ O
takes _ _ O
a _ _ O
much _ _ O
longer _ _ O
time _ _ O
than _ _ O
clock _ _ B-Concept
gating _ _ I-Concept
Delay _ _ O
for _ _ O
supply _ _ B-Concept
voltage _ _ I-Concept
to _ _ O
stabilize _ _ O
Delay _ _ O
to _ _ O
backup _ _ O
and _ _ O
restore _ _ O
CPU _ _ O
state _ _ O
to _ _ O
/ _ _ O
from _ _ O
memory _ _ O
◼ _ _ O
Reducing _ _ O
V _ _ O
( _ _ O
Supply _ _ B-Concept
Voltage _ _ I-Concept
) _ _ O
: _ _ O
DVFS _ _ B-Concept
also _ _ O
helps _ _ O
here _ _ O

OS _ _ B-Concept
Manages _ _ I-Concept
Power _ _ I-Concept
◼ _ _ O
Who _ _ O
decides _ _ O
which _ _ O
cores _ _ O
to _ _ O
clock _ _ B-Concept
gate _ _ I-Concept
and _ _ O
power _ _ B-Concept
gate _ _ I-Concept
? _ _ O
◼ _ _ O
Who _ _ O
decides _ _ O
how _ _ O
to _ _ O
apply _ _ O
DVFS _ _ B-Concept
to _ _ O
the _ _ O
cores _ _ O
? _ _ O
◼ _ _ O
ACPI _ _ B-Concept
( _ _ O
Advanced _ _ B-Concept
Configuration _ _ I-Concept
and _ _ I-Concept
Power _ _ I-Concept
Interface _ _ I-Concept
) _ _ O
⚫ _ _ O
OS _ _ O
performs _ _ O
power _ _ B-Concept
management _ _ I-Concept
using _ _ O
this _ _ O
interface _ _ O
OS _ _ O
knows _ _ O
best _ _ O
which _ _ O
threads _ _ O
to _ _ O
prioritize _ _ O
for _ _ O
best _ _ O
user _ _ O
experience _ _ O
⚫ _ _ O
Open _ _ O
standard _ _ O
interface _ _ O
to _ _ O
system _ _ O
firmware _ _ O
Firmware _ _ O
sends _ _ O
signals _ _ O
to _ _ O
processor _ _ O
cores _ _ O
to _ _ O
control _ _ O
them _ _ O
App _ _ O
1 _ _ O
App _ _ O
2 _ _ O
App _ _ O
3 _ _ O
OS _ _ B-Concept
Power _ _ I-Concept
Management _ _ I-Concept
Software _ _ O
Layer _ _ O
System _ _ O
Firmware _ _ O
Computer _ _ O
Architecture _ _ O
ACPI _ _ B-Concept
Processor _ _ O
Cores _ _ O

3 _ _ O
. _ _ O
Simpler _ _ B-Concept
Processor _ _ I-Concept
Design _ _ I-Concept
◼ _ _ O
Plenty _ _ O
of _ _ O
transistors _ _ O
but _ _ O
not _ _ O
enough _ _ O
power _ _ B-Concept
⚫ _ _ O
Power _ _ B-Concept
becomes _ _ O
the _ _ O
ultimate _ _ O
currency _ _ O
in _ _ O
processor _ _ O
design _ _ O
◼ _ _ O
Complex _ _ O
logic _ _ O
for _ _ O
performance _ _ O
is _ _ O
power _ _ O
hungry _ _ O
⚫ _ _ O
Not _ _ O
easy _ _ O
to _ _ O
eke _ _ O
out _ _ O
the _ _ O
last _ _ O
bit _ _ O
of _ _ O
performance _ _ O
out _ _ O
of _ _ O
a _ _ O
program _ _ O
⚫ _ _ O
Diminishing _ _ O
returns _ _ O
on _ _ O
performance _ _ O
for _ _ O
power _ _ O
investment _ _ O
◼ _ _ O
Push _ _ O
towards _ _ O
simpler _ _ O
architectures _ _ O
: _ _ O
⚫ _ _ O
Multi-cores _ _ B-Concept
: _ _ O
Run _ _ O
multiple _ _ O
programs _ _ O
( _ _ O
threads _ _ B-Concept
) _ _ O
on _ _ O
simple _ _ O
cores _ _ O
⚫ _ _ O
GPUs _ _ B-Concept
: _ _ O
Run _ _ O
each _ _ O
instruction _ _ O
on _ _ O
massively _ _ O
parallel _ _ O
compute _ _ O
units _ _ O
⚫ _ _ O
Caches _ _ B-Concept
: _ _ O
Memory _ _ B-Concept
caches _ _ I-Concept
are _ _ O
power _ _ B-Concept
efficient _ _ O
( _ _ O
low _ _ O
dynamic _ _ B-Concept
power _ _ I-Concept
) _ _ O

Memory _ _ B-Concept
Wall _ _ I-Concept
◼ _ _ O
Refers _ _ O
to _ _ O
both _ _ O
latency _ _ B-Concept
( _ _ O
ns _ _ O
) _ _ O
and _ _ O
bandwidth _ _ B-Concept
( _ _ O
GB _ _ O
/ _ _ O
s _ _ O
) _ _ O
⚫ _ _ O
CPU _ _ O
frequency _ _ B-Concept
and _ _ O
overall _ _ O
performance _ _ O
increased _ _ O
dramatically _ _ O
⚫ _ _ O
Memory _ _ B-Concept
( _ _ O
DRAM _ _ B-Concept
) _ _ O
latency _ _ B-Concept
and _ _ O
bandwidth _ _ B-Concept
have _ _ O
lagged _ _ O
far _ _ O
behind _ _ O
◼ _ _ O
Why _ _ O
? _ _ O
⚫ _ _ O
Limit _ _ O
on _ _ O
the _ _ O
number _ _ O
of _ _ O
CPU _ _ O
/ _ _ O
DRAM _ _ B-Concept
pins _ _ O
that _ _ O
can _ _ O
be _ _ O
soldered _ _ O
on _ _ O
⚫ _ _ O
DRAM _ _ B-Concept
manufacturers _ _ O
have _ _ O
traditionally _ _ O
prioritized _ _ O
capacity _ _ O
⚫ _ _ O
DDR1 _ _ B-Concept
( _ _ O
1998 _ _ O
) _ _ O
: _ _ O
1.6 _ _ O
GB _ _ O
/ _ _ O
s _ _ O
→ _ _ O
DDR4 _ _ B-Concept
( _ _ O
2014 _ _ O
) _ _ O
: _ _ O
25.6 _ _ O
GB _ _ O
/ _ _ O
s _ _ O
( _ _ O
Impressive _ _ O
? _ _ O
Not _ _ O
so _ _ O
much _ _ O
compared _ _ O
to _ _ O
CPU _ _ O
performance _ _ O
) _ _ O

Memory _ _ B-Concept
Wall _ _ I-Concept
Source _ _ O
: _ _ O
SC16 _ _ O
Invited _ _ O
Talk _ _ O
“ _ _ O
“ _ _ O
Memory _ _ O
Bandwidth _ _ O
and _ _ O
System _ _ O
Balance _ _ O
in _ _ O
HPC _ _ O
Systems _ _ O
” _ _ O
by _ _ O
John _ _ O
D. _ _ O
McCalpin _ _ O
◼ _ _ O
FLOPS _ _ B-Concept
= _ _ O
floating _ _ B-Concept
point _ _ I-Concept
operations _ _ I-Concept
per _ _ I-Concept
second _ _ I-Concept
( _ _ O
performance _ _ O
) _ _ O

Memory _ _ B-Concept
Wall _ _ I-Concept
◼ _ _ O
Where _ _ O
did _ _ O
the _ _ O
Memory _ _ B-Concept
Wall _ _ I-Concept
push _ _ O
architecture _ _ O
? _ _ O
◼ _ _ O
Caches _ _ B-Concept
: _ _ O
If _ _ O
hit _ _ O
in _ _ O
cache _ _ B-Concept
, _ _ O
no _ _ O
need _ _ O
to _ _ O
go _ _ O
to _ _ O
memory _ _ B-Concept
⚫ _ _ O
Caching _ _ B-Concept
reduces _ _ O
both _ _ O
data _ _ O
access _ _ O
latency _ _ B-Concept
/ _ _ O
bandwidth _ _ B-Concept
◼ _ _ O
3D-Stacked _ _ B-Concept
Memory _ _ I-Concept
: _ _ O
Stack _ _ O
CPU _ _ O
on _ _ O
top _ _ O
of _ _ O
memory _ _ B-Concept
⚫ _ _ O
Drill _ _ O
vias _ _ O
, _ _ O
or _ _ O
holes _ _ O
, _ _ O
through _ _ O
silicon _ _ O
to _ _ O
bond _ _ O
CPU _ _ O
with _ _ O
memory _ _ B-Concept
⚫ _ _ O
Through _ _ B-Concept
silicon _ _ I-Concept
vias _ _ I-Concept
( _ _ O
TSVs _ _ B-Concept
) _ _ O
have _ _ O
low _ _ O
latency _ _ B-Concept
/ _ _ O
high _ _ O
bandwidth _ _ B-Concept

Variability _ _ B-Concept
◼ _ _ O
Variability _ _ B-Concept
: _ _ O
differences _ _ O
in _ _ O
speed _ _ O
of _ _ O
individual _ _ O
transistors _ _ O
⚫ _ _ O
If _ _ O
fab _ _ O
ca _ _ O
n’t _ _ O
ensure _ _ O
uniformity _ _ O
of _ _ O
transistors _ _ O
, _ _ O
speeds _ _ O
will _ _ O
differ _ _ O
⚫ _ _ O
Speed _ _ O
differences _ _ O
mostly _ _ O
come _ _ O
from _ _ O
variations _ _ O
in _ _ O
Vth _ _ O
: _ _ O
low _ _ O
Vth _ _ O
→ _ _ O
cycle _ _ O
time _ _ O
 _ _ O
but _ _ O
leakage _ _ O
power _ _ O
 _ _ O
high _ _ O
Vth _ _ O
→ _ _ O
cycle _ _ O
time _ _ O
 _ _ O
but _ _ O
leakage _ _ O
power _ _ O
 _ _ O
◼ _ _ O
If _ _ O
unlucky _ _ O
and _ _ O
a _ _ O
logic _ _ O
path _ _ O
has _ _ O
lots _ _ O
of _ _ O
slow _ _ O
transistors _ _ O
→ _ _ O
CPU _ _ O
may _ _ O
miss _ _ O
clock _ _ O
cycle _ _ O
time _ _ O
if _ _ O
path _ _ O
is _ _ O
exercised _ _ O
→ _ _ O
CPU _ _ O
must _ _ O
be _ _ O
discarded _ _ O
, _ _ O
since _ _ O
it _ _ O
malfunctions _ _ O
◼ _ _ O
If _ _ O
unlucky _ _ O
and _ _ O
a _ _ O
region _ _ O
has _ _ O
too _ _ O
many _ _ O
fast _ _ O
transistors _ _ O
→ _ _ O
Region _ _ O
may _ _ O
generate _ _ O
too _ _ O
much _ _ O
heat _ _ O
due _ _ O
to _ _ O
low _ _ O
Vth _ _ O
→ _ _ O
CPU _ _ O
must _ _ O
be _ _ O
discarded _ _ O
, _ _ O
due _ _ O
to _ _ O
overheating _ _ O
◼ _ _ O
Leads _ _ O
to _ _ O
low _ _ O
chip _ _ B-Concept
yield _ _ I-Concept

Wafer _ _ B-Concept
Yield _ _ I-Concept
◼ _ _ O
Lower _ _ O
yield _ _ O
leads _ _ O
to _ _ O
higher _ _ O
production _ _ O
cost _ _ O

Variability _ _ B-Concept
◼ _ _ O
Where _ _ O
did _ _ O
Variability _ _ B-Concept
push _ _ O
architecture _ _ O
? _ _ O
◼ _ _ O
Product _ _ B-Concept
binning _ _ I-Concept
: _ _ O
Sell _ _ O
slower _ _ O
CPUs _ _ O
at _ _ O
a _ _ O
cheaper _ _ O
“ _ _ O
bin _ _ O
” _ _ O
⚫ _ _ O
And _ _ O
rate _ _ O
slower _ _ O
CPUs _ _ O
at _ _ O
a _ _ O
lower _ _ O
CPU _ _ O
frequency _ _ B-Concept
⚫ _ _ O
Instead _ _ O
of _ _ O
discarding _ _ O
them _ _ O
as _ _ O
“ _ _ O
malfunctioning _ _ O
” _ _ O
◼ _ _ O
Multi-cores _ _ B-Concept
: _ _ O
Easy _ _ O
to _ _ O
disable _ _ O
one _ _ O
or _ _ O
two _ _ O
buggy _ _ O
cores _ _ O
⚫ _ _ O
Compared _ _ O
to _ _ O
single _ _ O
core _ _ O
where _ _ O
subcomponents _ _ O
must _ _ O
be _ _ O
disabled _ _ O
⚫ _ _ O
Used _ _ O
when _ _ O
one _ _ O
or _ _ O
two _ _ O
cores _ _ O
are _ _ O
extremely _ _ O
slow _ _ O
◼ _ _ O
Limited _ _ B-Concept
pipelining _ _ I-Concept
: _ _ O
pipelining _ _ B-Concept
exacerbates _ _ O
variability _ _ B-Concept
⚫ _ _ O
With _ _ O
long _ _ O
stages _ _ O
, _ _ O
many _ _ O
transistors _ _ O
so _ _ O
tend _ _ O
to _ _ O
even _ _ O
each _ _ O
other _ _ O
out _ _ O
⚫ _ _ O
With _ _ O
short _ _ O
stages _ _ O
, _ _ O
few _ _ O
transistors _ _ O
so _ _ O
probable _ _ O
all _ _ O
are _ _ O
slow _ _ O

Intel _ _ O
i9 _ _ O
Product _ _ B-Concept
Binning _ _ I-Concept
Why _ _ O
the _ _ O
close _ _ O
to _ _ O
4X _ _ O
difference _ _ O
? _ _ O
Clock _ _ O
difference _ _ O
is _ _ O
just _ _ O
2X _ _ O
! _ _ O
Produced _ _ O
from _ _ O
one _ _ O
wafer _ _ O
Source _ _ O
: _ _ O
https _ _ O
: _ _ O
/ _ _ O
/ _ _ O
www.techspot.com _ _ O
/ _ _ O
article _ _ O
/ _ _ O
2039-chip-binning _ _ O
/ _ _ O
* _ _ O
TDP _ _ B-Concept
is _ _ O
calculated _ _ O
using _ _ O
the _ _ O
Base _ _ O
Clock _ _ O
frequency _ _ O
at _ _ O
a _ _ O
nominal _ _ O
supply _ _ B-Concept
voltage _ _ I-Concept

Opportunities _ _ O
for _ _ O
Speed _ _ O
Improvement _ _ O
◼ _ _ O
So _ _ O
Dennard _ _ B-Concept
Scaling _ _ I-Concept
is _ _ O
dead _ _ O
⚫ _ _ O
Free _ _ O
CPU _ _ O
frequency _ _ B-Concept
gains _ _ O
are _ _ O
no _ _ O
longer _ _ O
there _ _ O
◼ _ _ O
And _ _ O
we _ _ O
are _ _ O
walled _ _ O
in _ _ O
by _ _ O
technology _ _ B-Concept
constraints _ _ I-Concept
⚫ _ _ O
Power _ _ B-Concept
wall _ _ I-Concept
⚫ _ _ O
Memory _ _ B-Concept
wall _ _ I-Concept
⚫ _ _ O
Variability _ _ B-Concept
⚫ _ _ O
… _ _ O
◼ _ _ O
Where _ _ O
do _ _ O
architects _ _ O
go _ _ O
look _ _ O
for _ _ O
performance _ _ O
? _ _ O

Improving _ _ O
Execution _ _ B-Concept
Time _ _ I-Concept
instructions _ _ O
◼ _ _ O
Execution _ _ B-Concept
time _ _ I-Concept
= _ _ O
program _ _ O
X _ _ O
◼ _ _ O
Improving _ _ O
seconds _ _ O
cycle _ _ O
cycles _ _ O
seconds _ _ O
X _ _ O
cycle _ _ O
instructions _ _ O
: _ _ O
⚫ _ _ O
Pipelining _ _ B-Concept
can _ _ O
lead _ _ O
to _ _ O
higher _ _ O
frequencies _ _ B-Concept
cycles _ _ O
◼ _ _ O
Improving _ _ O
instructions _ _ O
: _ _ O
⚫ _ _ O
Caching _ _ B-Concept
can _ _ O
reduce _ _ O
cycles _ _ O
for _ _ O
memory _ _ O
instructions _ _ O
⚫ _ _ O
Superscalars _ _ B-Concept
can _ _ O
execute _ _ O
multiple _ _ O
instructions _ _ O
per _ _ O
cycle _ _ O
⚫ _ _ O
Multi-cores _ _ B-Concept
execute _ _ O
multi-instructions _ _ O
from _ _ O
multi-threads _ _ O
instructions _ _ O
◼ _ _ O
Improving _ _ O
program _ _ O
: _ _ O
⚫ _ _ O
GPUs _ _ B-Concept
are _ _ O
SIMD _ _ B-Concept
( _ _ O
Single _ _ B-Concept
Instruction _ _ I-Concept
Multiple _ _ I-Concept
Data _ _ I-Concept
) _ _ O
processors _ _ O

What _ _ O
about _ _ O
Other _ _ O
Performance _ _ O
Goals _ _ O
? _ _ O
◼ _ _ O
We _ _ O
talked _ _ O
a _ _ O
lot _ _ O
about _ _ O
execution _ _ B-Concept
speed _ _ I-Concept
◼ _ _ O
But _ _ O
there _ _ O
are _ _ O
other _ _ O
performance _ _ O
goals _ _ O
such _ _ O
as _ _ O
: _ _ O
⚫ _ _ O
Energy _ _ B-Concept
efficiency _ _ I-Concept
⚫ _ _ O
Reliability _ _ B-Concept
⚫ _ _ O
Security _ _ B-Concept
⚫ _ _ O
… _ _ O
◼ _ _ O
In _ _ O
this _ _ O
class _ _ O
, _ _ O
we _ _ O
will _ _ O
mainly _ _ O
focus _ _ O
on _ _ O
speed _ _ O
⚫ _ _ O
Not _ _ O
that _ _ O
other _ _ O
goals _ _ O
are _ _ O
not _ _ O
important _ _ O
⚫ _ _ O
We _ _ O
will _ _ O
touch _ _ O
upon _ _ O
other _ _ O
goals _ _ O
when _ _ O
relevant _ _ O
⚫ _ _ O
Performance _ _ O
will _ _ O
be _ _ O
used _ _ O
synonymously _ _ O
with _ _ O
speed _ _ O

Textbook _ _ O
Chapters _ _ O
◼ _ _ O
Please _ _ O
review _ _ O
Chapter _ _ O
1 _ _ O
of _ _ O
the _ _ O
textbook _ _ O
. _ _ O



