-- VHDL for IBM SMS ALD page 16.11.01.1
-- Title: A CH INPUT TRANS FOR ADDER-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/28/2020 4:39:36 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_11_01_1_A_CH_INPUT_TRANS_FOR_ADDER_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PB_TRUE_ADD_A:	 in STD_LOGIC;
		PB_A_CH_NOT_1_BIT:	 in STD_LOGIC;
		PB_COMP_ADD_A:	 in STD_LOGIC;
		PB_A_CH_1_BIT:	 in STD_LOGIC;
		MS_A_CH_INSERT_PLUS_ZERO:	 in STD_LOGIC;
		MS_A_CH_INSERT_PLUS_NINE:	 in STD_LOGIC;
		MB_ADD_AB0:	 out STD_LOGIC;
		PB_A_CH_INSERT_PLUS_ZERO:	 out STD_LOGIC;
		MB_ADD_AB1:	 out STD_LOGIC;
		PB_A_CH_INSERT_PLUS_NINE:	 out STD_LOGIC);
end ALD_16_11_01_1_A_CH_INPUT_TRANS_FOR_ADDER_ACC;

architecture behavioral of ALD_16_11_01_1_A_CH_INPUT_TRANS_FOR_ADDER_ACC is 

	signal OUT_4B_K: STD_LOGIC;
	signal OUT_4C_K: STD_LOGIC;
	signal OUT_4D_K: STD_LOGIC;
	signal OUT_4E_C: STD_LOGIC;
	signal OUT_4F_K: STD_LOGIC;
	signal OUT_4G_K: STD_LOGIC;
	signal OUT_5H_B: STD_LOGIC;
	signal OUT_4H_K: STD_LOGIC;
	signal OUT_DOT_1B: STD_LOGIC;
	signal OUT_DOT_1F: STD_LOGIC;

begin

	OUT_4B_K <= NOT(PB_TRUE_ADD_A AND PB_A_CH_NOT_1_BIT );
	OUT_4C_K <= NOT(PB_COMP_ADD_A AND PB_A_CH_1_BIT );
	OUT_4D_K <= NOT OUT_4E_C;
	OUT_4E_C <= NOT MS_A_CH_INSERT_PLUS_ZERO;
	OUT_4F_K <= NOT(PB_TRUE_ADD_A AND PB_A_CH_1_BIT );
	OUT_4G_K <= NOT(PB_A_CH_NOT_1_BIT AND PB_COMP_ADD_A );
	OUT_5H_B <= NOT MS_A_CH_INSERT_PLUS_NINE;
	OUT_4H_K <= NOT OUT_5H_B;
	OUT_DOT_1B <= OUT_4B_K AND OUT_4C_K AND OUT_4D_K;
	OUT_DOT_1F <= OUT_4F_K AND OUT_4G_K AND OUT_4H_K;

	PB_A_CH_INSERT_PLUS_ZERO <= OUT_4E_C;
	PB_A_CH_INSERT_PLUS_NINE <= OUT_5H_B;
	MB_ADD_AB0 <= OUT_DOT_1B;
	MB_ADD_AB1 <= OUT_DOT_1F;


end;
