
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a100tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'f:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'CLK_WIZ'
INFO: [Project 1-454] Reading design checkpoint 'F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/download_test/synthesized_ip/prgrom/prgrom.dcp' for cell 'imem'
INFO: [Project 1-454] Reading design checkpoint 'F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/download_test/synthesized_ip/dram/dram.dcp' for cell 'mem_or_io/dmem'
INFO: [Netlist 29-17] Analyzing 2999 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'CLK_WIZ/inst'
Finished Parsing XDC File [f:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'CLK_WIZ/inst'
Parsing XDC File [f:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'CLK_WIZ/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1322.254 ; gain = 579.730
Finished Parsing XDC File [f:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'CLK_WIZ/inst'
Parsing XDC File [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/constraint.xdc]
Parsing XDC File [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/clock.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/clock.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/clock.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/clock.xdc]
Parsing XDC File [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 's[0]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 's[1]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 's[2]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:3]
CRITICAL WARNING: [Designutils 20-1307] Command 's[3]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:4]
CRITICAL WARNING: [Designutils 20-1307] Command 's[4]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command 's[5]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:6]
CRITICAL WARNING: [Designutils 20-1307] Command 's[6]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:7]
CRITICAL WARNING: [Designutils 20-1307] Command 's[7]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:8]
CRITICAL WARNING: [Designutils 20-1307] Command 's[8]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command 's[9]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:10]
CRITICAL WARNING: [Designutils 20-1307] Command 's[10]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:11]
CRITICAL WARNING: [Designutils 20-1307] Command 's[11]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:12]
CRITICAL WARNING: [Designutils 20-1307] Command 's[12]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:13]
CRITICAL WARNING: [Designutils 20-1307] Command 's[13]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:14]
CRITICAL WARNING: [Designutils 20-1307] Command 's[14]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:15]
CRITICAL WARNING: [Designutils 20-1307] Command 's[15]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:16]
CRITICAL WARNING: [Designutils 20-1307] Command 's[16]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:17]
CRITICAL WARNING: [Designutils 20-1307] Command 's[17]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:18]
CRITICAL WARNING: [Designutils 20-1307] Command 's[18]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:19]
CRITICAL WARNING: [Designutils 20-1307] Command 's[19]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:20]
CRITICAL WARNING: [Designutils 20-1307] Command 's[20]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:21]
CRITICAL WARNING: [Designutils 20-1307] Command 's[21]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:22]
CRITICAL WARNING: [Designutils 20-1307] Command 's[22]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:23]
CRITICAL WARNING: [Designutils 20-1307] Command 's[23]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:24]
CRITICAL WARNING: [Designutils 20-1307] Command 's[0]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:27]
CRITICAL WARNING: [Designutils 20-1307] Command 's[1]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:28]
CRITICAL WARNING: [Designutils 20-1307] Command 's[2]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:29]
CRITICAL WARNING: [Designutils 20-1307] Command 's[3]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:30]
CRITICAL WARNING: [Designutils 20-1307] Command 's[4]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:31]
CRITICAL WARNING: [Designutils 20-1307] Command 's[5]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:32]
CRITICAL WARNING: [Designutils 20-1307] Command 's[6]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:33]
CRITICAL WARNING: [Designutils 20-1307] Command 's[7]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:34]
CRITICAL WARNING: [Designutils 20-1307] Command 's[8]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:35]
CRITICAL WARNING: [Designutils 20-1307] Command 's[9]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:36]
CRITICAL WARNING: [Designutils 20-1307] Command 's[10]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:37]
CRITICAL WARNING: [Designutils 20-1307] Command 's[11]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:38]
CRITICAL WARNING: [Designutils 20-1307] Command 's[12]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:39]
CRITICAL WARNING: [Designutils 20-1307] Command 's[13]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:40]
CRITICAL WARNING: [Designutils 20-1307] Command 's[14]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:41]
CRITICAL WARNING: [Designutils 20-1307] Command 's[15]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:42]
CRITICAL WARNING: [Designutils 20-1307] Command 's[16]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:43]
CRITICAL WARNING: [Designutils 20-1307] Command 's[17]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:44]
CRITICAL WARNING: [Designutils 20-1307] Command 's[18]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:45]
CRITICAL WARNING: [Designutils 20-1307] Command 's[19]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:46]
CRITICAL WARNING: [Designutils 20-1307] Command 's[20]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:47]
CRITICAL WARNING: [Designutils 20-1307] Command 's[21]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:48]
CRITICAL WARNING: [Designutils 20-1307] Command 's[22]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:49]
CRITICAL WARNING: [Designutils 20-1307] Command 's[23]' is not supported in the xdc constraint file. [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc:50]
Finished Parsing XDC File [F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1322.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2060 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 2048 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

12 Infos, 1 Warnings, 49 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1322.371 ; gain = 958.438
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.577 . Memory (MB): peak = 1322.371 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 168aabff3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.812 . Memory (MB): peak = 1332.527 ; gain = 10.156

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12d8eee25

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1421.566 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e4ae0bd4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1421.566 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c4480f6d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1421.566 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 32 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG CLK_WIZ/inst/clk_out1_clk_wiz_BUFG_inst to drive 0 load(s) on clock net CLK_WIZ/inst/clk_out1_clk_wiz_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 152e7f7e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1421.566 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b361031c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1421.566 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15d016ac9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1421.566 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |               8  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              32  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1421.566 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 24505f15b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1421.566 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 24505f15b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1421.566 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24505f15b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1421.566 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1421.566 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 24505f15b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1421.566 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 49 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1421.566 ; gain = 99.195
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1421.566 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1421.566 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1421.566 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1421.566 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14d69c01a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1421.566 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1421.566 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1689a7575

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1421.566 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c418a786

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1588.156 ; gain = 166.590

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c418a786

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1588.156 ; gain = 166.590
Phase 1 Placer Initialization | Checksum: 1c418a786

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1588.156 ; gain = 166.590

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 26390c061

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1588.156 ; gain = 166.590

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1588.156 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1a06afe29

Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1588.156 ; gain = 166.590
Phase 2 Global Placement | Checksum: 179eb9de8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1588.156 ; gain = 166.590

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 179eb9de8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1588.156 ; gain = 166.590

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 268ce0722

Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1588.156 ; gain = 166.590

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20ee1c0b2

Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1588.156 ; gain = 166.590

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fd5234ac

Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1588.156 ; gain = 166.590

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 127c50bc5

Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1588.156 ; gain = 166.590

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18ad7c583

Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 1588.156 ; gain = 166.590

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 199284989

Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 1588.156 ; gain = 166.590
Phase 3 Detail Placement | Checksum: 199284989

Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 1588.156 ; gain = 166.590

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bdc6849f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bdc6849f

Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 1588.156 ; gain = 166.590
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.260. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19af98c50

Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 1588.156 ; gain = 166.590
Phase 4.1 Post Commit Optimization | Checksum: 19af98c50

Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1588.156 ; gain = 166.590

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19af98c50

Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1588.156 ; gain = 166.590

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19af98c50

Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1588.156 ; gain = 166.590

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1588.156 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 2129f3a11

Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1588.156 ; gain = 166.590
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2129f3a11

Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 1588.156 ; gain = 166.590
Ending Placer Task | Checksum: 179539acf

Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 1588.156 ; gain = 166.590
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 49 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 1588.156 ; gain = 166.590
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1588.156 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1588.156 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1588.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1588.156 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1588.156 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bef6e634 ConstDB: 0 ShapeSum: ba5cb49b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7db3bdad

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1682.609 ; gain = 94.453
Post Restoration Checksum: NetGraph: 612c70f0 NumContArr: 1c874cbd Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7db3bdad

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1713.047 ; gain = 124.891

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7db3bdad

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1719.414 ; gain = 131.258

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7db3bdad

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1719.414 ; gain = 131.258
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f19f71e3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 1753.141 ; gain = 164.984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.758  | TNS=0.000  | WHS=-0.049 | THS=-0.049 |

Phase 2 Router Initialization | Checksum: 8fe70ff9

Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 1830.801 ; gain = 242.645

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24427bbea

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 1958.930 ; gain = 370.773

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7315
 Number of Nodes with overlaps = 1664
 Number of Nodes with overlaps = 449
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.750  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18ab4b4a1

Time (s): cpu = 00:01:54 ; elapsed = 00:01:41 . Memory (MB): peak = 1958.930 ; gain = 370.773
Phase 4 Rip-up And Reroute | Checksum: 18ab4b4a1

Time (s): cpu = 00:01:54 ; elapsed = 00:01:41 . Memory (MB): peak = 1958.930 ; gain = 370.773

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15808aa99

Time (s): cpu = 00:01:55 ; elapsed = 00:01:43 . Memory (MB): peak = 1958.930 ; gain = 370.773
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.829  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15808aa99

Time (s): cpu = 00:01:56 ; elapsed = 00:01:43 . Memory (MB): peak = 1958.930 ; gain = 370.773

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15808aa99

Time (s): cpu = 00:01:56 ; elapsed = 00:01:43 . Memory (MB): peak = 1958.930 ; gain = 370.773
Phase 5 Delay and Skew Optimization | Checksum: 15808aa99

Time (s): cpu = 00:01:56 ; elapsed = 00:01:43 . Memory (MB): peak = 1958.930 ; gain = 370.773

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1606210dd

Time (s): cpu = 00:01:58 ; elapsed = 00:01:46 . Memory (MB): peak = 1958.930 ; gain = 370.773
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.829  | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c92b4e8c

Time (s): cpu = 00:01:59 ; elapsed = 00:01:46 . Memory (MB): peak = 1958.930 ; gain = 370.773
Phase 6 Post Hold Fix | Checksum: 1c92b4e8c

Time (s): cpu = 00:01:59 ; elapsed = 00:01:46 . Memory (MB): peak = 1958.930 ; gain = 370.773

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.90852 %
  Global Horizontal Routing Utilization  = 7.56181 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19b868f46

Time (s): cpu = 00:01:59 ; elapsed = 00:01:46 . Memory (MB): peak = 1958.930 ; gain = 370.773

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19b868f46

Time (s): cpu = 00:01:59 ; elapsed = 00:01:46 . Memory (MB): peak = 1958.930 ; gain = 370.773

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14395c281

Time (s): cpu = 00:02:00 ; elapsed = 00:01:48 . Memory (MB): peak = 1958.930 ; gain = 370.773

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.829  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14395c281

Time (s): cpu = 00:02:01 ; elapsed = 00:01:48 . Memory (MB): peak = 1958.930 ; gain = 370.773
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:01 ; elapsed = 00:01:48 . Memory (MB): peak = 1958.930 ; gain = 370.773

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 1 Warnings, 49 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:04 ; elapsed = 00:01:49 . Memory (MB): peak = 1958.930 ; gain = 370.773
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1958.930 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1958.930 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1958.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/file/exp/cpu/single_cycle_cpu_download_example/single_cycle_cpu.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2225.480 ; gain = 266.551
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 1 Warnings, 49 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2248.516 ; gain = 23.035
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDRC-153] Gated clock check: Net CONTROL_exa/ALU_op_reg_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin CONTROL_exa/ALU_op_reg_reg[2]_i_2/O, cell CONTROL_exa/ALU_op_reg_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net CONTROL_exa/B_sel_reg is a gated clock net sourced by a combinational pin CONTROL_exa/B_sel_reg_reg[1]_i_1/O, cell CONTROL_exa/B_sel_reg_reg[1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net CONTROL_exa/imm_sel_reg_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin CONTROL_exa/imm_sel_reg_reg[1]_i_2/O, cell CONTROL_exa/imm_sel_reg_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net CONTROL_exa/op_B_sel_reg_reg_i_2_n_0 is a gated clock net sourced by a combinational pin CONTROL_exa/op_B_sel_reg_reg_i_2/O, cell CONTROL_exa/op_B_sel_reg_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net CONTROL_exa/pc_sel_reg_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin CONTROL_exa/pc_sel_reg_reg[1]_i_2/O, cell CONTROL_exa/pc_sel_reg_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net CONTROL_exa/wD_sel_reg_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin CONTROL_exa/wD_sel_reg_reg[1]_i_2/O, cell CONTROL_exa/wD_sel_reg_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net CONTROL_exa/wb_sel_reg_reg_i_2_n_0 is a gated clock net sourced by a combinational pin CONTROL_exa/wb_sel_reg_reg_i_2/O, cell CONTROL_exa/wb_sel_reg_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 9 Warnings, 49 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2724.949 ; gain = 470.938
INFO: [Common 17-206] Exiting Vivado at Fri Jul  1 14:46:03 2022...
