Version 4.0 HI-TECH Software Intermediate Code
[v F6656 `(v ~T0 @X0 0 tf ]
[v F6658 `(v ~T0 @X0 0 tf ]
"13934 C:/Users/bills/.mchp_packs/Microchip/PIC16F1xxxx_DFP/1.29.444/xc8\pic\include\proc/pic16f13145.h
[s S656 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S656 . GO . FM CS . CONT ON ]
"13943
[s S657 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S657 . ADGO . ADFM ADCS . ADCONT ADON ]
"13952
[s S658 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S658 . DONE . FM0 ]
"13957
[s S659 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S659 . GO_nDONE . ADFM0 ]
"13933
[u S655 `S656 1 `S657 1 `S658 1 `S659 1 ]
[n S655 . . . . . ]
"13963
[v _ADCON0bits `VS655 ~T0 @X0 0 e@7462 ]
"13928
[v _ADCON0 `Vuc ~T0 @X0 0 e@7462 ]
"14038
[v _ADCON1 `Vuc ~T0 @X0 0 e@7463 ]
"14110
[v _ADCON2 `Vuc ~T0 @X0 0 e@7464 ]
"14252
[v _ADCON3 `Vuc ~T0 @X0 0 e@7465 ]
"14674
[v _ADCLK `Vuc ~T0 @X0 0 e@7469 ]
"14778
[v _ADCG1A `Vuc ~T0 @X0 0 e@7470 ]
"14823
[v _ADCG1B `Vuc ~T0 @X0 0 e@7471 ]
"14862
[v _ADCG1C `Vuc ~T0 @X0 0 e@7472 ]
"10961
[v _ADLTHL `Vuc ~T0 @X0 0 e@7436 ]
"11089
[v _ADLTHH `Vuc ~T0 @X0 0 e@7437 ]
"11224
[v _ADUTHL `Vuc ~T0 @X0 0 e@7438 ]
"11352
[v _ADUTHH `Vuc ~T0 @X0 0 e@7439 ]
"11750
[v _ADSTPTL `Vuc ~T0 @X0 0 e@7442 ]
"11878
[v _ADSTPTH `Vuc ~T0 @X0 0 e@7443 ]
"12534
[v _ADACCU `Vuc ~T0 @X0 0 e@7448 ]
"12406
[v _ADACCH `Vuc ~T0 @X0 0 e@7447 ]
"12278
[v _ADACCL `Vuc ~T0 @X0 0 e@7446 ]
"13244
[v _ADRESH `Vuc ~T0 @X0 0 e@7454 ]
"13116
[v _ADRESL `Vuc ~T0 @X0 0 e@7453 ]
"12590
[v _ADCNT `Vuc ~T0 @X0 0 e@7449 ]
"12718
[v _ADRPT `Vuc ~T0 @X0 0 e@7450 ]
"13649
[v _ADCAP `Vuc ~T0 @X0 0 e@7459 ]
"13364
[v _ADPCH `Vuc ~T0 @X0 0 e@7455 ]
"13429
[v _ADACQL `Vuc ~T0 @X0 0 e@7457 ]
"13557
[v _ADACQH `Vuc ~T0 @X0 0 e@7458 ]
"13708
[v _ADPREL `Vuc ~T0 @X0 0 e@7460 ]
"13836
[v _ADPREH `Vuc ~T0 @X0 0 e@7461 ]
"14514
[v _ADREF `Vuc ~T0 @X0 0 e@7467 ]
"14570
[v _ADACT `Vuc ~T0 @X0 0 e@7468 ]
"14382
[v _ADSTAT `Vuc ~T0 @X0 0 e@7466 ]
[v F6660 `(v ~T0 @X0 0 tf ]
[v F6662 `(v ~T0 @X0 0 tf ]
"1045
[s S61 :1 `uc 1 :1 `uc 1 ]
[n S61 . ADIF ADTIF ]
"1044
[u S60 `S61 1 ]
[n S60 . . ]
"1050
[v _PIR6bits `VS60 ~T0 @X0 0 e@146 ]
"1331
[s S75 :1 `uc 1 :1 `uc 1 ]
[n S75 . ADIE ADTIE ]
"1330
[u S74 `S75 1 ]
[n S74 . . ]
"1336
[v _PIE6bits `VS74 ~T0 @X0 0 e@156 ]
"166 D:\Dropbox\Program\ForMicrochip\test\test_5PinDisplay_16F13145\My_MCC_Config\mcc\mcc_generated_files\adc\src\adc.c
[c E6511 3 58 59 60 62 63 2 4 .. ]
[n E6511 . ADC_CHANNEL_ADCG1 ADC_CHANNEL_VSS ADC_CHANNEL_TEMP ADC_CHANNEL_DAC1 ADC_CHANNEL_FVR_BUF1 ADC_CHANNEL_FVR_BUF2 ADC_CHANNEL_ANA2 ADC_CHANNEL_ANA4  ]
"191
[c E6521 0 1 2 3 4 .. ]
[n E6521 . ADC_BASIC ADC_SERIES_ACCUMULATE ADC_SERIES_AVERAGE ADC_BURST_AVERAGE ADC_LOW_PASS_FILTER  ]
"14116 C:/Users/bills/.mchp_packs/Microchip/PIC16F1xxxx_DFP/1.29.444/xc8\pic\include\proc/pic16f13145.h
[s S664 :3 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S664 . MD ACLR CRS PSIS ]
"14122
[s S665 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S665 . ADMD0 ADMD1 ADMD2 ADACLR ADCRS0 ADCRS1 ADCRS2 ADPSIS ]
"14132
[s S666 :3 `uc 1 :1 `uc 1 :3 `uc 1 ]
[n S666 . ADMD . ADCRS ]
"14137
[s S667 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S667 . MD0 MD1 MD2 . CRS0 CRS1 CRS2 ]
"14115
[u S663 `S664 1 `S665 1 `S666 1 `S667 1 ]
[n S663 . . . . . ]
"14147
[v _ADCON2bits `VS663 ~T0 @X0 0 e@7464 ]
"196 D:\Dropbox\Program\ForMicrochip\test\test_5PinDisplay_16F13145\My_MCC_Config\mcc\mcc_generated_files\adc\src\adc.c
[c E6535 0 1 2 3 4 5 6 7 .. ]
[n E6535 . ADC_NEVER_INTERRUPT ADC_BELOW_LOWER_THRESHOLD ADC_ABOVE_LOWER_THRESHOLD ADC_INSIDE_LOWER_AND_UPPER_THRESHOLD ADC_OUTSIDE_LOWER_AND_UPPER_THRESHOLD ADC_BELOW_UPPER_THRESHOLD ADC_ABOVE_UPPER_THRESHOLD ADC_ALWAYS_INTERRUPT  ]
"14258 C:/Users/bills/.mchp_packs/Microchip/PIC16F1xxxx_DFP/1.29.444/xc8\pic\include\proc/pic16f13145.h
[s S669 :3 `uc 1 :1 `uc 1 :3 `uc 1 ]
[n S669 . TMD SOI CALC ]
"14263
[s S670 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S670 . ADTMD0 ADTMD1 ADTMD2 ADSOI ADCALC0 ADCALC1 ADCALC2 ]
"14272
[s S671 :3 `uc 1 :1 `uc 1 :3 `uc 1 ]
[n S671 . ADTMD . ADCALC ]
"14277
[s S672 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S672 . TMD0 TMD1 TMD2 . CALC0 CALC1 CALC2 ]
"14257
[u S668 `S669 1 `S670 1 `S671 1 `S672 1 ]
[n S668 . . . . . ]
"14287
[v _ADCON3bits `VS668 ~T0 @X0 0 e@7465 ]
"14388
[s S674 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S674 . STAT . MATH LTHR UTHR AOV ]
"14396
[s S675 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S675 . ADSTAT0 ADSTAT1 ADSTAT2 . ADMATH ADLTHR ADUTHR ADAOV ]
"14406
[s S676 :3 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S676 . ADSTAT . ADOV ]
"14411
[s S677 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S677 . STAT0 STAT1 STAT2 . OV ]
"14387
[u S673 `S674 1 `S675 1 `S676 1 `S677 1 ]
[n S673 . . . . . ]
"14419
[v _ADSTATbits `VS673 ~T0 @X0 0 e@7466 ]
"12141
[v _ADFLTRH `Vuc ~T0 @X0 0 e@7445 ]
"12013
[v _ADFLTRL `Vuc ~T0 @X0 0 e@7444 ]
"12981
[v _ADPREVH `Vuc ~T0 @X0 0 e@7452 ]
"12853
[v _ADPREVL `Vuc ~T0 @X0 0 e@7451 ]
"11615
[v _ADERRH `Vuc ~T0 @X0 0 e@7441 ]
"11487
[v _ADERRL `Vuc ~T0 @X0 0 e@7440 ]
"14044
[s S661 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S661 . DSEN PCSC . GPOL IPEN PPOL ]
"14052
[s S662 :1 `uc 1 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S662 . ADDSEN . ADGPOL ADIPEN ADPPOL ]
"14043
[u S660 `S661 1 `S662 1 ]
[n S660 . . . ]
"14060
[v _ADCON1bits `VS660 ~T0 @X0 0 e@7463 ]
"335 D:\Dropbox\Program\ForMicrochip\test\test_5PinDisplay_16F13145\My_MCC_Config\mcc\mcc_generated_files\adc\src\adc.c
[c E6574 0 1 2 3 4 5 6 7 .. ]
[n E6574 . ADC_NOT_CONVERTING ADC_1ST_PRECHARGE ADC_1ST_ACQUISITION ADC_1ST_CONVERSION ADC_COMPUTATION_SUSPENDED_BETWEEN_1ST_AND_2ND_SAMPLE ADC_2ND_PRECHARGE ADC_2ND_ACQUISITION ADC_2ND_CONVERSION  ]
"340
[c E6528 0 1 2 4 5 .. ]
[n E6528 . ADC_FIRST_DERIVATIVE_OF_SINGLE_MEASUREMENT ADC_ACTUAL_RESULT_VS_SETPOINT ADC_ACTUAL_RESULT_VS_FILTERED_VALUE ADC_FIRST_DERIVATIVE_OF_FILTERED_VALUE ADC_FILTERED_VALUE_VS_SETPOINT  ]
"360
[c E6545 0 1 2 3 4 8 9 19 20 21 22 23 24 25 29 30 31 32 33 34 35 36 37 38 39 40 41 .. ]
[n E6545 . ADC_TRIGGER_SOURCE_DISABLED ADC_TRIGGER_SOURCE_ADACTPPS ADC_TRIGGER_SOURCE_TMR0 ADC_TRIGGER_SOURCE_TMR1 ADC_TRIGGER_SOURCE_TMR2 ADC_TRIGGER_SOURCE_CCP1 ADC_TRIGGER_SOURCE_CCP2 ADC_TRIGGER_SOURCE_C1OUT ADC_TRIGGER_SOURCE_C2OUT ADC_TRIGGER_SOURCE_IOC ADC_TRIGGER_SOURCE_CLC1 ADC_TRIGGER_SOURCE_CLC2 ADC_TRIGGER_SOURCE_CLC3 ADC_TRIGGER_SOURCE_CLC4 ADC_TRIGGER_SOURCE_ADERRH ADC_TRIGGER_SOURCE_ADRESH ADC_TRIGGER_SOURCE_ADPCH ADC_TRIGGER_SOURCE_PWM1OUT ADC_TRIGGER_SOURCE_PWM2OUT ADC_TRIGGER_SOURCE_CLB1OUT0 ADC_TRIGGER_SOURCE_CLB1OUT1 ADC_TRIGGER_SOURCE_CLB1OUT2 ADC_TRIGGER_SOURCE_CLB1OUT3 ADC_TRIGGER_SOURCE_CLB1OUT4 ADC_TRIGGER_SOURCE_CLB1OUT5 ADC_TRIGGER_SOURCE_CLB1OUT6 ADC_TRIGGER_SOURCE_CLB1OUT7  ]
[v F6721 `(v ~T0 @X0 0 tf ]
[v F6723 `(v ~T0 @X0 0 tf ]
[v F6726 `(v ~T0 @X0 0 tf ]
[v F6728 `(v ~T0 @X0 0 tf ]
[v F6735 `(v ~T0 @X0 0 tf ]
[v F6737 `(v ~T0 @X0 0 tf ]
"38 C:/Users/bills/.mchp_packs/Microchip/PIC16F1xxxx_DFP/1.29.444/xc8\pic\include\proc/pic16f13145.h
[; <" INDF0 equ 00h ;# ">
"58
[; <" INDF1 equ 01h ;# ">
"78
[; <" PCL equ 02h ;# ">
"98
[; <" STATUS equ 03h ;# ">
"161
[; <" FSR0L equ 04h ;# ">
"181
[; <" FSR0H equ 05h ;# ">
"205
[; <" FSR1L equ 06h ;# ">
"225
[; <" FSR1H equ 07h ;# ">
"245
[; <" BSR equ 08h ;# ">
"303
[; <" WREG equ 09h ;# ">
"323
[; <" PCLATH equ 0Ah ;# ">
"343
[; <" INTCON equ 0Bh ;# ">
"376
[; <" PORTA equ 0Ch ;# ">
"426
[; <" PORTB equ 0Dh ;# ">
"465
[; <" PORTC equ 0Eh ;# ">
"527
[; <" TRISA equ 012h ;# ">
"572
[; <" TRISB equ 013h ;# ">
"611
[; <" TRISC equ 014h ;# ">
"673
[; <" LATA equ 018h ;# ">
"718
[; <" LATB equ 019h ;# ">
"757
[; <" LATC equ 01Ah ;# ">
"819
[; <" PIR0 equ 08Ch ;# ">
"852
[; <" PIR1 equ 08Dh ;# ">
"909
[; <" PIR2 equ 08Eh ;# ">
"943
[; <" PIR3 equ 08Fh ;# ">
"950
[; <" PIR4 equ 090h ;# ">
"1001
[; <" PIR5 equ 091h ;# ">
"1041
[; <" PIR6 equ 092h ;# ">
"1067
[; <" PIR7 equ 093h ;# ">
"1105
[; <" PIE0 equ 096h ;# ">
"1138
[; <" PIE1 equ 097h ;# ">
"1195
[; <" PIE2 equ 098h ;# ">
"1229
[; <" PIE3 equ 099h ;# ">
"1236
[; <" PIE4 equ 09Ah ;# ">
"1287
[; <" PIE5 equ 09Bh ;# ">
"1327
[; <" PIE6 equ 09Ch ;# ">
"1353
[; <" PIE7 equ 09Dh ;# ">
"1391
[; <" PMD0 equ 010Ch ;# ">
"1443
[; <" PMD1 equ 010Dh ;# ">
"1483
[; <" PMD2 equ 010Eh ;# ">
"1516
[; <" PMD3 equ 010Fh ;# ">
"1568
[; <" PMD4 equ 0110h ;# ">
"1601
[; <" PMD5 equ 0111h ;# ">
"1627
[; <" WDTCON0 equ 018Ch ;# ">
"1738
[; <" WDTCON1 equ 018Dh ;# ">
"1858
[; <" WDTPS equ 018Eh ;# ">
"1865
[; <" WDTPSL equ 018Eh ;# ">
"1943
[; <" WDTPSH equ 018Fh ;# ">
"2021
[; <" WDTTMR equ 0190h ;# ">
"2118
[; <" BORCON equ 0191h ;# ">
"2145
[; <" PCON0 equ 0192h ;# ">
"2207
[; <" PCON1 equ 0193h ;# ">
"2228
[; <" TMR0L equ 019Ch ;# ">
"2233
[; <" TMR0 equ 019Ch ;# ">
"2366
[; <" TMR0H equ 019Dh ;# ">
"2371
[; <" PR0 equ 019Dh ;# ">
"2620
[; <" T0CON0 equ 019Eh ;# ">
"2744
[; <" T0CON1 equ 019Fh ;# ">
"2886
[; <" FVRCON equ 020Ch ;# ">
"2975
[; <" CPCON equ 020Dh ;# ">
"3020
[; <" CPUDOZE equ 028Ch ;# ">
"3065
[; <" OSCCON1 equ 028Dh ;# ">
"3135
[; <" OSCCON2 equ 028Eh ;# ">
"3205
[; <" OSCCON3 equ 028Fh ;# ">
"3239
[; <" OSCSTAT equ 0290h ;# ">
"3296
[; <" OSCEN equ 0291h ;# ">
"3348
[; <" OSCTUNE equ 0292h ;# ">
"3406
[; <" OSCFRQ equ 0293h ;# ">
"3446
[; <" TMR1 equ 030Ch ;# ">
"3453
[; <" TMR1L equ 030Ch ;# ">
"3623
[; <" TMR1H equ 030Dh ;# ">
"3743
[; <" T1CON equ 030Eh ;# ">
"3839
[; <" T1GCON equ 030Fh ;# ">
"3844
[; <" PR1 equ 030Fh ;# ">
"4035
[; <" T1GATE equ 0310h ;# ">
"4040
[; <" TMR1GATE equ 0310h ;# ">
"4201
[; <" T1CLK equ 0311h ;# ">
"4206
[; <" TMR1CLK equ 0311h ;# ">
"4367
[; <" T2TMR equ 038Ch ;# ">
"4372
[; <" TMR2 equ 038Ch ;# ">
"4421
[; <" T2PR equ 038Dh ;# ">
"4426
[; <" PR2 equ 038Dh ;# ">
"4475
[; <" T2CON equ 038Eh ;# ">
"4621
[; <" T2HLT equ 038Fh ;# ">
"4761
[; <" T2CLKCON equ 0390h ;# ">
"4766
[; <" T2CLK equ 0390h ;# ">
"4943
[; <" T2RST equ 0391h ;# ">
"5035
[; <" CCPR1 equ 040Ch ;# ">
"5042
[; <" CCPR1L equ 040Ch ;# ">
"5062
[; <" CCPR1H equ 040Dh ;# ">
"5082
[; <" CCP1CON equ 040Eh ;# ">
"5209
[; <" CCP1CAP equ 040Fh ;# ">
"5289
[; <" CCPR2 equ 0410h ;# ">
"5296
[; <" CCPR2L equ 0410h ;# ">
"5316
[; <" CCPR2H equ 0411h ;# ">
"5336
[; <" CCP2CON equ 0412h ;# ">
"5463
[; <" CCP2CAP equ 0413h ;# ">
"5543
[; <" CCPTMRS0 equ 041Fh ;# ">
"5569
[; <" CLBCON equ 050Ch ;# ">
"5605
[; <" CLBSWINU equ 050Dh ;# ">
"5675
[; <" CLBSWINH equ 050Eh ;# ">
"5745
[; <" CLBSWINM equ 050Fh ;# ">
"5815
[; <" CLBSWINL equ 0510h ;# ">
"5885
[; <" CLBCLK equ 0515h ;# ">
"5931
[; <" CLBPPSCON4 equ 0516h ;# ">
"5957
[; <" CLBPPSCON3 equ 0517h ;# ">
"5983
[; <" CLBPPSCON2 equ 0518h ;# ">
"6009
[; <" CLBPPSCON1 equ 0519h ;# ">
"6035
[; <" CLCnCON equ 068Ch ;# ">
"6100
[; <" CLCnPOL equ 068Dh ;# ">
"6145
[; <" CLCnSEL0 equ 068Eh ;# ">
"6209
[; <" CLCnSEL1 equ 068Fh ;# ">
"6273
[; <" CLCnSEL2 equ 0690h ;# ">
"6337
[; <" CLCnSEL3 equ 0691h ;# ">
"6401
[; <" CLCnGLS0 equ 0692h ;# ">
"6463
[; <" CLCnGLS1 equ 0693h ;# ">
"6525
[; <" CLCnGLS2 equ 0694h ;# ">
"6587
[; <" CLCnGLS3 equ 0695h ;# ">
"6649
[; <" CLCSELECT equ 0696h ;# ">
"6683
[; <" CLCDATA equ 0697h ;# ">
"6721
[; <" RC1REG equ 070Ch ;# ">
"6741
[; <" TX1REG equ 070Dh ;# ">
"6761
[; <" SP1BRG equ 070Eh ;# ">
"6768
[; <" SP1BRGL equ 070Eh ;# ">
"6788
[; <" SP1BRGH equ 070Fh ;# ">
"6808
[; <" RC1STA equ 0710h ;# ">
"6870
[; <" TX1STA equ 0711h ;# ">
"6932
[; <" BAUD1CON equ 0712h ;# ">
"6984
[; <" SSP1BUF equ 078Ch ;# ">
"7004
[; <" SSP1ADD equ 078Dh ;# ">
"7124
[; <" SSP1MSK equ 078Eh ;# ">
"7194
[; <" SSP1STAT equ 078Fh ;# ">
"7558
[; <" SSP1CON1 equ 0790h ;# ">
"7678
[; <" SSP1CON2 equ 0791h ;# ">
"7865
[; <" SSP1CON3 equ 0792h ;# ">
"7927
[; <" CM1CON0 equ 080Ch ;# ">
"8019
[; <" CM1CON1 equ 080Dh ;# ">
"8059
[; <" CM1NCH equ 080Eh ;# ">
"8119
[; <" CM1PCH equ 080Fh ;# ">
"8179
[; <" CM2CON0 equ 0810h ;# ">
"8271
[; <" CM2CON1 equ 0811h ;# ">
"8311
[; <" CM2NCH equ 0812h ;# ">
"8371
[; <" CM2PCH equ 0813h ;# ">
"8431
[; <" CMOUT equ 081Fh ;# ">
"8457
[; <" PWM1DC equ 0820h ;# ">
"8464
[; <" PWM1DCL equ 0820h ;# ">
"8485
[; <" PWM1DCH equ 0821h ;# ">
"8505
[; <" PWM1CON equ 0822h ;# ">
"8561
[; <" PWM2DC equ 0823h ;# ">
"8568
[; <" PWM2DCL equ 0823h ;# ">
"8589
[; <" PWM2DCH equ 0824h ;# ">
"8609
[; <" PWM2CON equ 0825h ;# ">
"8665
[; <" PWMTMRS0 equ 082Fh ;# ">
"8691
[; <" DAC1CON equ 088Ch ;# ">
"8757
[; <" DAC1DATL equ 088Dh ;# ">
"8785
[; <" NVMADR equ 01C8Ch ;# ">
"8792
[; <" NVMADRL equ 01C8Ch ;# ">
"8862
[; <" NVMADRH equ 01C8Dh ;# ">
"8926
[; <" NVMDAT equ 01C8Eh ;# ">
"8933
[; <" NVMDATL equ 01C8Eh ;# ">
"9003
[; <" NVMDATH equ 01C8Fh ;# ">
"9061
[; <" NVMCON1 equ 01C90h ;# ">
"9117
[; <" NVMCON2 equ 01C91h ;# ">
"9137
[; <" SCANCON0 equ 01C92h ;# ">
"9202
[; <" SCANLADR equ 01C93h ;# ">
"9209
[; <" SCANLADRL equ 01C93h ;# ">
"9229
[; <" SCANLADRH equ 01C94h ;# ">
"9249
[; <" SCANHADR equ 01C96h ;# ">
"9256
[; <" SCANHADRL equ 01C96h ;# ">
"9276
[; <" SCANHADRH equ 01C97h ;# ">
"9296
[; <" SCANDPS equ 01C99h ;# ">
"9316
[; <" SCANTRIG equ 01C9Ah ;# ">
"9336
[; <" CRCDATA equ 01C9Dh ;# ">
"9343
[; <" CRCDATAL equ 01C9Dh ;# ">
"9413
[; <" CRCDATAH equ 01C9Eh ;# ">
"9483
[; <" CRCDATAU equ 01C9Fh ;# ">
"9553
[; <" CRCDATAT equ 01CA0h ;# ">
"9623
[; <" CRCOUT equ 01CA1h ;# ">
"9628
[; <" CRCSHFT equ 01CA1h ;# ">
"9632
[; <" CRCXOR equ 01CA1h ;# ">
"9639
[; <" CRCOUTL equ 01CA1h ;# ">
"9709
[; <" CRCSHFTL equ 01CA1h ;# ">
"9714
[; <" CRCSHIFTL equ 01CA1h ;# ">
"9847
[; <" CRCXORL equ 01CA1h ;# ">
"9917
[; <" CRCOUTH equ 01CA2h ;# ">
"9987
[; <" CRCSHFTH equ 01CA2h ;# ">
"9992
[; <" CRCSHIFTH equ 01CA2h ;# ">
"10125
[; <" CRCXORH equ 01CA2h ;# ">
"10195
[; <" CRCOUTU equ 01CA3h ;# ">
"10265
[; <" CRCSHFTU equ 01CA3h ;# ">
"10270
[; <" CRCSHIFTU equ 01CA3h ;# ">
"10403
[; <" CRCXORU equ 01CA3h ;# ">
"10473
[; <" CRCOUTT equ 01CA4h ;# ">
"10543
[; <" CRCSHFTT equ 01CA4h ;# ">
"10548
[; <" CRCSHIFTT equ 01CA4h ;# ">
"10681
[; <" CRCXORT equ 01CA4h ;# ">
"10751
[; <" CRCCON0 equ 01CA5h ;# ">
"10852
[; <" CRCCON1 equ 01CA6h ;# ">
"10904
[; <" CRCCON2 equ 01CA7h ;# ">
"10956
[; <" ADLTH equ 01D0Ch ;# ">
"10963
[; <" ADLTHL equ 01D0Ch ;# ">
"11091
[; <" ADLTHH equ 01D0Dh ;# ">
"11219
[; <" ADUTH equ 01D0Eh ;# ">
"11226
[; <" ADUTHL equ 01D0Eh ;# ">
"11354
[; <" ADUTHH equ 01D0Fh ;# ">
"11482
[; <" ADERR equ 01D10h ;# ">
"11489
[; <" ADERRL equ 01D10h ;# ">
"11617
[; <" ADERRH equ 01D11h ;# ">
"11745
[; <" ADSTPT equ 01D12h ;# ">
"11752
[; <" ADSTPTL equ 01D12h ;# ">
"11880
[; <" ADSTPTH equ 01D13h ;# ">
"12008
[; <" ADFLTR equ 01D14h ;# ">
"12015
[; <" ADFLTRL equ 01D14h ;# ">
"12143
[; <" ADFLTRH equ 01D15h ;# ">
"12273
[; <" ADACC equ 01D16h ;# ">
"12280
[; <" ADACCL equ 01D16h ;# ">
"12408
[; <" ADACCH equ 01D17h ;# ">
"12536
[; <" ADACCU equ 01D18h ;# ">
"12592
[; <" ADCNT equ 01D19h ;# ">
"12720
[; <" ADRPT equ 01D1Ah ;# ">
"12848
[; <" ADPREV equ 01D1Bh ;# ">
"12855
[; <" ADPREVL equ 01D1Bh ;# ">
"12983
[; <" ADPREVH equ 01D1Ch ;# ">
"13111
[; <" ADRES equ 01D1Dh ;# ">
"13118
[; <" ADRESL equ 01D1Dh ;# ">
"13246
[; <" ADRESH equ 01D1Eh ;# ">
"13366
[; <" ADPCH equ 01D1Fh ;# ">
"13424
[; <" ADACQ equ 01D21h ;# ">
"13431
[; <" ADACQL equ 01D21h ;# ">
"13559
[; <" ADACQH equ 01D22h ;# ">
"13651
[; <" ADCAP equ 01D23h ;# ">
"13703
[; <" ADPRE equ 01D24h ;# ">
"13710
[; <" ADPREL equ 01D24h ;# ">
"13838
[; <" ADPREH equ 01D25h ;# ">
"13930
[; <" ADCON0 equ 01D26h ;# ">
"14040
[; <" ADCON1 equ 01D27h ;# ">
"14112
[; <" ADCON2 equ 01D28h ;# ">
"14254
[; <" ADCON3 equ 01D29h ;# ">
"14384
[; <" ADSTAT equ 01D2Ah ;# ">
"14516
[; <" ADREF equ 01D2Bh ;# ">
"14572
[; <" ADACT equ 01D2Ch ;# ">
"14676
[; <" ADCLK equ 01D2Dh ;# ">
"14780
[; <" ADCG1A equ 01D2Eh ;# ">
"14825
[; <" ADCG1B equ 01D2Fh ;# ">
"14864
[; <" ADCG1C equ 01D30h ;# ">
"14926
[; <" RA0PPS equ 01D8Ch ;# ">
"14946
[; <" RA1PPS equ 01D8Dh ;# ">
"14966
[; <" RA2PPS equ 01D8Eh ;# ">
"14986
[; <" RA4PPS equ 01D90h ;# ">
"15006
[; <" RA5PPS equ 01D91h ;# ">
"15026
[; <" RB4PPS equ 01D98h ;# ">
"15046
[; <" RB5PPS equ 01D99h ;# ">
"15066
[; <" RB6PPS equ 01D9Ah ;# ">
"15086
[; <" RB7PPS equ 01D9Bh ;# ">
"15106
[; <" RC0PPS equ 01D9Ch ;# ">
"15126
[; <" RC1PPS equ 01D9Dh ;# ">
"15146
[; <" RC2PPS equ 01D9Eh ;# ">
"15166
[; <" RC3PPS equ 01D9Fh ;# ">
"15186
[; <" RC4PPS equ 01DA0h ;# ">
"15206
[; <" RC5PPS equ 01DA1h ;# ">
"15226
[; <" RC6PPS equ 01DA2h ;# ">
"15246
[; <" RC7PPS equ 01DA3h ;# ">
"15266
[; <" PPSLOCK equ 01E0Ch ;# ">
"15286
[; <" INTPPS equ 01E0Dh ;# ">
"15338
[; <" T0CKIPPS equ 01E0Eh ;# ">
"15390
[; <" T1CKIPPS equ 01E0Fh ;# ">
"15442
[; <" T1GPPS equ 01E10h ;# ">
"15494
[; <" T2INPPS equ 01E19h ;# ">
"15546
[; <" CCP1PPS equ 01E1Eh ;# ">
"15598
[; <" CCP2PPS equ 01E1Fh ;# ">
"15650
[; <" CLCIN0PPS equ 01E3Dh ;# ">
"15702
[; <" CLCIN1PPS equ 01E3Eh ;# ">
"15754
[; <" CLCIN2PPS equ 01E3Fh ;# ">
"15806
[; <" CLCIN3PPS equ 01E40h ;# ">
"15858
[; <" CK1PPS equ 01E41h ;# ">
"15863
[; <" RX1DTPPS equ 01E41h ;# ">
"15896
[; <" RX1PPS equ 01E42h ;# ">
"15901
[; <" TX1CKPPS equ 01E42h ;# ">
"15934
[; <" SSP1CLKPPS equ 01E47h ;# ">
"15986
[; <" SSP1DATPPS equ 01E48h ;# ">
"16038
[; <" SSP1SSPPS equ 01E49h ;# ">
"16090
[; <" ADACTPPS equ 01E50h ;# ">
"16110
[; <" CLBIN0PPS equ 01E57h ;# ">
"16130
[; <" CLBIN1PPS equ 01E58h ;# ">
"16150
[; <" CLBIN2PPS equ 01E59h ;# ">
"16170
[; <" CLBIN3PPS equ 01E5Ah ;# ">
"16190
[; <" ANSELA equ 01E8Ch ;# ">
"16268
[; <" WPUA equ 01E8Dh ;# ">
"16318
[; <" ODCONA equ 01E8Eh ;# ">
"16363
[; <" SLRCONA equ 01E8Fh ;# ">
"16408
[; <" INLVLA equ 01E90h ;# ">
"16458
[; <" IOCAP equ 01E91h ;# ">
"16508
[; <" IOCAN equ 01E92h ;# ">
"16558
[; <" IOCAF equ 01E93h ;# ">
"16608
[; <" ANSELB equ 01E96h ;# ">
"16674
[; <" WPUB equ 01E97h ;# ">
"16713
[; <" ODCONB equ 01E98h ;# ">
"16752
[; <" SLRCONB equ 01E99h ;# ">
"16791
[; <" INLVLB equ 01E9Ah ;# ">
"16830
[; <" IOCBP equ 01E9Bh ;# ">
"16869
[; <" IOCBN equ 01E9Ch ;# ">
"16908
[; <" IOCBF equ 01E9Dh ;# ">
"16947
[; <" ANSELC equ 01EA0h ;# ">
"17059
[; <" WPUC equ 01EA1h ;# ">
"17121
[; <" ODCONC equ 01EA2h ;# ">
"17183
[; <" SLRCONC equ 01EA3h ;# ">
"17245
[; <" INLVLC equ 01EA4h ;# ">
"17307
[; <" IOCCP equ 01EA5h ;# ">
"17369
[; <" IOCCN equ 01EA6h ;# ">
"17431
[; <" IOCCF equ 01EA7h ;# ">
"17493
[; <" RB4I2C equ 01EE5h ;# ">
"17526
[; <" RB6I2C equ 01EE7h ;# ">
"17559
[; <" UMTOAP equ 01F0Ch ;# ">
"17579
[; <" UMTOAL equ 01F0Dh ;# ">
"17599
[; <" UMTOAH equ 01F0Eh ;# ">
"17619
[; <" STATUS_SHAD equ 01FE4h ;# ">
"17659
[; <" WREG_SHAD equ 01FE5h ;# ">
"17679
[; <" BSR_SHAD equ 01FE6h ;# ">
"17699
[; <" PCLATH_SHAD equ 01FE7h ;# ">
"17719
[; <" FSR0_SHAD equ 01FE8h ;# ">
"17726
[; <" FSR0L_SHAD equ 01FE8h ;# ">
"17746
[; <" FSR0H_SHAD equ 01FE9h ;# ">
"17766
[; <" FSR1_SHAD equ 01FEAh ;# ">
"17773
[; <" FSR1L_SHAD equ 01FEAh ;# ">
"17793
[; <" FSR1H_SHAD equ 01FEBh ;# ">
"17813
[; <" STKPTR equ 01FEDh ;# ">
"17857
[; <" TOSL equ 01FEEh ;# ">
"17927
[; <" TOSH equ 01FEFh ;# ">
"41 D:\Dropbox\Program\ForMicrochip\test\test_5PinDisplay_16F13145\My_MCC_Config\mcc\mcc_generated_files\adc\src\adc.c
[v _ADC_ConversionDoneCallback `*F6656 ~T0 @X0 1 s ]
"42
[v _ADC_ThresholdCallback `*F6658 ~T0 @X0 1 s ]
"44
[v _ADC_Initialize `(v ~T0 @X0 1 ef ]
"45
{
[e :U _ADC_Initialize ]
[f ]
"46
[e = . . _ADCON0bits 1 6 -> -> 0 `ui `uc ]
"47
[e = _ADCON0 -> | | | | << -> 1 `i -> 7 `i << -> 0 `i -> 6 `i << -> 0 `i -> 4 `i << -> 1 `i -> 2 `i << -> 0 `i -> 0 `i `uc ]
"52
[e = _ADCON1 -> | | | | << -> 0 `i -> 0 `i << -> 0 `i -> 1 `i << -> 0 `i -> 5 `i << -> 0 `i -> 6 `i << -> 0 `i -> 7 `i `uc ]
"57
[e = _ADCON2 -> | | | << -> 4 `i -> 0 `i << -> 1 `i -> 3 `i << -> 5 `i -> 4 `i << -> 0 `i -> 7 `i `uc ]
"61
[e = _ADCON3 -> | | << -> 2 `i -> 0 `i << -> 0 `i -> 3 `i << -> 5 `i -> 4 `i `uc ]
"64
[e = _ADCLK -> << -> 15 `i -> 0 `i `uc ]
"65
[e = _ADCG1A -> | | | | << -> 0 `i -> 0 `i << -> 0 `i -> 1 `i << -> 0 `i -> 2 `i << -> 0 `i -> 4 `i << -> 0 `i -> 5 `i `uc ]
"70
[e = _ADCG1B -> | | | << -> 0 `i -> 4 `i << -> 0 `i -> 5 `i << -> 0 `i -> 6 `i << -> 0 `i -> 7 `i `uc ]
"74
[e = _ADCG1C -> | | | | | | << -> 0 `i -> 0 `i << -> 0 `i -> 1 `i << -> 0 `i -> 2 `i << -> 0 `i -> 3 `i << -> 0 `i -> 4 `i << -> 0 `i -> 5 `i << -> 0 `i -> 6 `i `uc ]
"81
[e = _ADLTHL -> << -> 0 `i -> 0 `i `uc ]
"82
[e = _ADLTHH -> << -> 0 `i -> 0 `i `uc ]
"83
[e = _ADUTHL -> << -> 255 `i -> 0 `i `uc ]
"84
[e = _ADUTHH -> << -> 3 `i -> 0 `i `uc ]
"85
[e = _ADSTPTL -> << -> 0 `i -> 0 `i `uc ]
"86
[e = _ADSTPTH -> << -> 0 `i -> 0 `i `uc ]
"87
[e = _ADACCU -> << -> 0 `i -> 0 `i `uc ]
"88
[e = _ADACCH -> << -> 0 `i -> 0 `i `uc ]
"89
[e = _ADACCL -> << -> 0 `i -> 0 `i `uc ]
"90
[e = _ADRESH -> << -> 0 `i -> 0 `i `uc ]
"91
[e = _ADRESL -> << -> 0 `i -> 0 `i `uc ]
"92
[e = _ADCNT -> << -> 0 `i -> 0 `i `uc ]
"93
[e = _ADRPT -> << -> 8 `i -> 0 `i `uc ]
"94
[e = _ADCAP -> << -> 0 `i -> 0 `i `uc ]
"95
[e = _ADPCH -> << -> 2 `i -> 0 `i `uc ]
"96
[e = _ADACQL -> << -> 0 `i -> 0 `i `uc ]
"97
[e = _ADACQH -> << -> 0 `i -> 0 `i `uc ]
"98
[e = _ADPREL -> << -> 0 `i -> 0 `i `uc ]
"99
[e = _ADPREH -> << -> 0 `i -> 0 `i `uc ]
"100
[e = _ADREF -> << -> 3 `i -> 0 `i `uc ]
"101
[e = _ADACT -> << -> 0 `i -> 0 `i `uc ]
"102
[e = _ADSTAT -> << -> 0 `i -> 4 `i `uc ]
"104
[e = _ADC_ConversionDoneCallback -> -> -> 0 `i `*v `*F6660 ]
"105
[e = _ADC_ThresholdCallback -> -> -> 0 `i `*v `*F6662 ]
"107
[e = . . _PIR6bits 0 0 -> -> 0 `ui `uc ]
"108
[e = . . _PIE6bits 0 0 -> -> 0 `ui `uc ]
"109
[e = . . _PIR6bits 0 1 -> -> 0 `ui `uc ]
"110
[e = . . _PIE6bits 0 1 -> -> 1 `ui `uc ]
"111
[e = _ADCON0 -> | | | | << -> 1 `i -> 7 `i << -> 0 `i -> 6 `i << -> 0 `i -> 4 `i << -> 1 `i -> 2 `i << -> 0 `i -> 0 `i `uc ]
"116
[e :UE 881 ]
}
"118
[v _ADC_Deinitialize `(v ~T0 @X0 1 ef ]
"119
{
[e :U _ADC_Deinitialize ]
[f ]
"120
[e = _ADCON0 -> -> 0 `i `uc ]
"121
[e = . . _PIR6bits 0 0 -> -> 0 `ui `uc ]
"122
[e = . . _PIE6bits 0 0 -> -> 0 `ui `uc ]
"123
[e = . . _PIR6bits 0 1 -> -> 0 `ui `uc ]
"124
[e = . . _PIE6bits 0 1 -> -> 0 `ui `uc ]
"125
[e = _ADCON1 -> -> 0 `i `uc ]
"126
[e = _ADCON2 -> -> 0 `i `uc ]
"127
[e = _ADCON3 -> -> 0 `i `uc ]
"128
[e = _ADCLK -> -> 0 `i `uc ]
"129
[e = _ADCG1A -> -> 0 `i `uc ]
"130
[e = _ADCG1B -> -> 0 `i `uc ]
"131
[e = _ADCG1C -> -> 0 `i `uc ]
"132
[e = _ADLTHL -> -> 0 `i `uc ]
"133
[e = _ADLTHH -> -> 0 `i `uc ]
"134
[e = _ADUTHL -> -> 0 `i `uc ]
"135
[e = _ADUTHH -> -> 0 `i `uc ]
"136
[e = _ADSTPTL -> -> 0 `i `uc ]
"137
[e = _ADSTPTH -> -> 0 `i `uc ]
"138
[e = _ADACCU -> -> 0 `i `uc ]
"139
[e = _ADACCH -> -> 0 `i `uc ]
"140
[e = _ADACCL -> -> 0 `i `uc ]
"141
[e = _ADRESH -> -> 0 `i `uc ]
"142
[e = _ADRESL -> -> 0 `i `uc ]
"143
[e = _ADCNT -> -> 0 `i `uc ]
"144
[e = _ADRPT -> -> 0 `i `uc ]
"145
[e = _ADCAP -> -> 0 `i `uc ]
"146
[e = _ADPCH -> -> 0 `i `uc ]
"147
[e = _ADACQL -> -> 0 `i `uc ]
"148
[e = _ADACQH -> -> 0 `i `uc ]
"149
[e = _ADPREL -> -> 0 `i `uc ]
"150
[e = _ADPREH -> -> 0 `i `uc ]
"151
[e = _ADREF -> -> 0 `i `uc ]
"152
[e = _ADACT -> -> 0 `i `uc ]
"153
[e = _ADSTAT -> -> 0 `i `uc ]
"154
[e :UE 882 ]
}
"156
[v _ADC_Enable `(v ~T0 @X0 1 ef ]
"157
{
[e :U _ADC_Enable ]
[f ]
"158
[e = . . _ADCON0bits 1 6 -> -> 1 `ui `uc ]
"159
[e :UE 883 ]
}
"161
[v _ADC_Disable `(v ~T0 @X0 1 ef ]
"162
{
[e :U _ADC_Disable ]
[f ]
"163
[e = . . _ADCON0bits 1 6 -> -> 0 `ui `uc ]
"164
[e :UE 884 ]
}
"166
[v _ADC_ChannelSelect `(v ~T0 @X0 1 ef1`E6511 ]
"167
{
[e :U _ADC_ChannelSelect ]
"166
[v _channel `E6511 ~T0 @X0 1 r1 ]
"167
[f ]
"168
[e = _ADPCH -> _channel `uc ]
"169
[e :UE 885 ]
}
"171
[v _ADC_ConversionStart `(v ~T0 @X0 1 ef ]
"172
{
[e :U _ADC_ConversionStart ]
[f ]
"173
[e = . . _ADCON0bits 3 0 -> -> 1 `ui `uc ]
"174
[e :UE 886 ]
}
"176
[v _ADC_IsConversionDone `(a ~T0 @X0 1 ef ]
"177
{
[e :U _ADC_IsConversionDone ]
[f ]
"178
[e ) -> -> ! != -> . . _ADCON0bits 3 0 `i -> 0 `i `i `a ]
[e $UE 887  ]
"179
[e :UE 887 ]
}
"181
[v _ADC_ConversionStop `(v ~T0 @X0 1 ef ]
"182
{
[e :U _ADC_ConversionStop ]
[f ]
"183
[e = . . _ADCON0bits 3 0 -> -> 0 `ui `uc ]
"184
[e :UE 888 ]
}
"186
[v _ADC_ConversionResultGet `(s ~T0 @X0 1 ef ]
"187
{
[e :U _ADC_ConversionResultGet ]
[f ]
"188
[e ) -> | << -> _ADRESH `i -> 8 `ui -> _ADRESL `i `s ]
[e $UE 889  ]
"189
[e :UE 889 ]
}
"191
[v _ADC_ComputationModeSet `(v ~T0 @X0 1 ef1`E6521 ]
"192
{
[e :U _ADC_ComputationModeSet ]
"191
[v _computationMode `E6521 ~T0 @X0 1 r1 ]
"192
[f ]
"193
[e = . . _ADCON2bits 2 0 -> _computationMode `uc ]
"194
[e :UE 890 ]
}
"196
[v _ADC_ThresholdModeSet `(v ~T0 @X0 1 ef1`E6535 ]
"197
{
[e :U _ADC_ThresholdModeSet ]
"196
[v _thresholdMode `E6535 ~T0 @X0 1 r1 ]
"197
[f ]
"198
[e = . . _ADCON3bits 2 0 -> _thresholdMode `uc ]
"199
[e :UE 891 ]
}
"201
[v _ADC_SampleRepeatCountSet `(v ~T0 @X0 1 ef1`uc ]
"202
{
[e :U _ADC_SampleRepeatCountSet ]
"201
[v _repeatCount `uc ~T0 @X0 1 r1 ]
"202
[f ]
"203
[e = _ADRPT _repeatCount ]
"204
[e :UE 892 ]
}
"206
[v _ADC_UpperThresholdSet `(v ~T0 @X0 1 ef1`s ]
"207
{
[e :U _ADC_UpperThresholdSet ]
"206
[v _upperThreshold `s ~T0 @X0 1 r1 ]
"207
[f ]
"208
[e = _ADUTHH -> >> -> -> _upperThreshold `us `ui -> 8 `ui `uc ]
"209
[e = _ADUTHL -> _upperThreshold `uc ]
"210
[e :UE 893 ]
}
"212
[v _ADC_LowerThresholdSet `(v ~T0 @X0 1 ef1`s ]
"213
{
[e :U _ADC_LowerThresholdSet ]
"212
[v _lowerThreshold `s ~T0 @X0 1 r1 ]
"213
[f ]
"214
[e = _ADLTHH -> >> -> -> _lowerThreshold `us `ui -> 8 `ui `uc ]
"215
[e = _ADLTHL -> _lowerThreshold `uc ]
"216
[e :UE 894 ]
}
"218
[v _ADC_AccumulatedResultGet `(l ~T0 @X0 1 ef ]
"219
{
[e :U _ADC_AccumulatedResultGet ]
[f ]
"220
[e ) -> + + << -> _ADACCU `ul -> 16 `ui << -> _ADACCH `ul -> 8 `ui -> _ADACCL `ul `l ]
[e $UE 895  ]
"221
[e :UE 895 ]
}
"223
[v _ADC_ChannelSelectAndConvert `(s ~T0 @X0 1 ef1`E6511 ]
"224
{
[e :U _ADC_ChannelSelectAndConvert ]
"223
[v _channel `E6511 ~T0 @X0 1 r1 ]
"224
[f ]
"225
[e = _ADPCH -> _channel `uc ]
"226
[e = . . _ADCON0bits 1 5 -> -> 0 `ui `uc ]
"228
[e = . . _ADCON0bits 3 0 -> -> 1 `ui `uc ]
"230
[e $U 897  ]
[e :U 898 ]
"231
{
"232
}
[e :U 897 ]
"230
[e $ == -> 1 `i -> . . _ADCON0bits 3 0 `i 898  ]
[e :U 899 ]
"234
[e ) -> | << -> _ADRESH `i -> 8 `ui -> _ADRESL `i `s ]
[e $UE 896  ]
"235
[e :UE 896 ]
}
"237
[v _ADC_StopOnInterruptEnable `(v ~T0 @X0 1 ef ]
"238
{
[e :U _ADC_StopOnInterruptEnable ]
[f ]
"239
[e = . . _ADCON3bits 1 3 -> -> 1 `ui `uc ]
"240
[e :UE 900 ]
}
"242
[v _ADC_StopOnInterruptDisable `(v ~T0 @X0 1 ef ]
"243
{
[e :U _ADC_StopOnInterruptDisable ]
[f ]
"244
[e = . . _ADCON3bits 1 3 -> -> 0 `ui `uc ]
"245
[e :UE 901 ]
}
"247
[v _ADC_SampleCapacitorDischarge `(v ~T0 @X0 1 ef ]
"248
{
[e :U _ADC_SampleCapacitorDischarge ]
[f ]
"249
[e = _ADPCH -> . `E6511 1 `uc ]
"250
[e :UE 902 ]
}
"252
[v _ADC_AcquisitionTimeSet `(v ~T0 @X0 1 ef1`us ]
"253
{
[e :U _ADC_AcquisitionTimeSet ]
"252
[v _acquisitionValue `us ~T0 @X0 1 r1 ]
"253
[f ]
"254
[e = _ADACQH -> >> -> _acquisitionValue `ui -> 8 `ui `uc ]
"255
[e = _ADACQL -> _acquisitionValue `uc ]
"256
[e :UE 903 ]
}
"258
[v _ADC_PrechargeTimeSet `(v ~T0 @X0 1 ef1`us ]
"259
{
[e :U _ADC_PrechargeTimeSet ]
"258
[v _prechargeTime `us ~T0 @X0 1 r1 ]
"259
[f ]
"260
[e = _ADPREH -> >> -> _prechargeTime `ui -> 8 `ui `uc ]
"261
[e = _ADPREL -> _prechargeTime `uc ]
"262
[e :UE 904 ]
}
"264
[v _ADC_CurrentConversionCountGet `(uc ~T0 @X0 1 ef ]
"265
{
[e :U _ADC_CurrentConversionCountGet ]
[f ]
"266
[e ) _ADCNT ]
[e $UE 905  ]
"267
[e :UE 905 ]
}
"269
[v _ADC_AccumulatorClear `(v ~T0 @X0 1 ef ]
"270
{
[e :U _ADC_AccumulatorClear ]
[f ]
"271
[e = . . _ADCON2bits 1 3 -> -> 1 `ui `uc ]
"272
[e :UE 906 ]
}
"274
[v _ADC_IsAccumulatorClearComplete `(a ~T0 @X0 1 ef ]
"275
{
[e :U _ADC_IsAccumulatorClearComplete ]
[f ]
"276
[e ) -> -> ! != -> . . _ADCON2bits 1 3 `i -> 0 `i `i `a ]
[e $UE 907  ]
"277
[e :UE 907 ]
}
"279
[v _ADC_HasAccumulatorOverflowed `(a ~T0 @X0 1 ef ]
"280
{
[e :U _ADC_HasAccumulatorOverflowed ]
[f ]
"281
[e ) -> . . _ADSTATbits 1 7 `a ]
[e $UE 908  ]
"282
[e :UE 908 ]
}
"284
[v _ADC_FilterValueGet `(s ~T0 @X0 1 ef ]
"285
{
[e :U _ADC_FilterValueGet ]
[f ]
"286
[e ) -> | << -> _ADFLTRH `i -> 8 `ui -> _ADFLTRL `i `s ]
[e $UE 909  ]
"287
[e :UE 909 ]
}
"289
[v _ADC_PreviousResultGet `(s ~T0 @X0 1 ef ]
"290
{
[e :U _ADC_PreviousResultGet ]
[f ]
"291
[e ) -> | << -> _ADPREVH `i -> 8 `ui -> _ADPREVL `i `s ]
[e $UE 910  ]
"292
[e :UE 910 ]
}
"294
[v _ADC_SetPointDefine `(v ~T0 @X0 1 ef1`s ]
"295
{
[e :U _ADC_SetPointDefine ]
"294
[v _setPoint `s ~T0 @X0 1 r1 ]
"295
[f ]
"296
[e = _ADSTPTH -> >> -> -> _setPoint `us `ui -> 8 `ui `uc ]
"297
[e = _ADSTPTL -> _setPoint `uc ]
"298
[e :UE 911 ]
}
"300
[v _ADC_ErrorCalculationGet `(s ~T0 @X0 1 ef ]
"301
{
[e :U _ADC_ErrorCalculationGet ]
[f ]
"302
[e ) -> | << -> _ADERRH `i -> 8 `ui -> _ADERRL `i `s ]
[e $UE 912  ]
"303
[e :UE 912 ]
}
"305
[v _ADC_DoubleSamplingEnable `(v ~T0 @X0 1 ef ]
"306
{
[e :U _ADC_DoubleSamplingEnable ]
[f ]
"307
[e = . . _ADCON1bits 1 0 -> -> 1 `ui `uc ]
"308
[e :UE 913 ]
}
"310
[v _ADC_DoubleSamplingDisable `(v ~T0 @X0 1 ef ]
"311
{
[e :U _ADC_DoubleSamplingDisable ]
[f ]
"312
[e = . . _ADCON1bits 1 0 -> -> 0 `ui `uc ]
"313
[e :UE 914 ]
}
"315
[v _ADC_ContinuousConversionEnable `(v ~T0 @X0 1 ef ]
"316
{
[e :U _ADC_ContinuousConversionEnable ]
[f ]
"317
[e = . . _ADCON0bits 1 5 -> -> 1 `ui `uc ]
"318
[e :UE 915 ]
}
"320
[v _ADC_ContinuousConversionDisable `(v ~T0 @X0 1 ef ]
"321
{
[e :U _ADC_ContinuousConversionDisable ]
[f ]
"322
[e = . . _ADCON0bits 1 5 -> -> 0 `ui `uc ]
"323
[e :UE 916 ]
}
"325
[v _ADC_IsErrorGreaterThanUpperThreshold `(a ~T0 @X0 1 ef ]
"326
{
[e :U _ADC_IsErrorGreaterThanUpperThreshold ]
[f ]
"327
[e ) -> . . _ADSTATbits 1 6 `a ]
[e $UE 917  ]
"328
[e :UE 917 ]
}
"330
[v _ADC_IsErrorLesserThanLowerThreshold `(a ~T0 @X0 1 ef ]
"331
{
[e :U _ADC_IsErrorLesserThanLowerThreshold ]
[f ]
"332
[e ) -> . . _ADSTATbits 1 5 `a ]
[e $UE 918  ]
"333
[e :UE 918 ]
}
"335
[v _ADC_ConversionStageStatusGet `(E6574 ~T0 @X0 1 ef ]
"336
{
[e :U _ADC_ConversionStageStatusGet ]
[f ]
"337
[e ) -> . . _ADSTATbits 2 0 `E6574 ]
[e $UE 919  ]
"338
[e :UE 919 ]
}
"340
[v _ADC_ErrorCalculationModeSet `(v ~T0 @X0 1 ef1`E6528 ]
"341
{
[e :U _ADC_ErrorCalculationModeSet ]
"340
[v _errorCalculationMode `E6528 ~T0 @X0 1 r1 ]
"341
[f ]
"342
[e = . . _ADCON3bits 2 2 -> _errorCalculationMode `uc ]
"343
[e :UE 920 ]
}
"345
[v _ADC_CalculationRightShiftSet `(v ~T0 @X0 1 ef1`uc ]
"346
{
[e :U _ADC_CalculationRightShiftSet ]
"345
[v _rightShiftValue `uc ~T0 @X0 1 r1 ]
"346
[f ]
"347
[e = . . _ADCON2bits 2 2 _rightShiftValue ]
"348
[e :UE 921 ]
}
"350
[v _ADC_ThresholdInterruptFlagClear `(v ~T0 @X0 1 ef ]
"351
{
[e :U _ADC_ThresholdInterruptFlagClear ]
[f ]
"352
[e = . . _PIR6bits 0 1 -> -> 0 `ui `uc ]
"353
[e :UE 922 ]
}
"355
[v _ADC_IsThresholdInterruptFlagSet `(a ~T0 @X0 1 ef ]
"356
{
[e :U _ADC_IsThresholdInterruptFlagSet ]
[f ]
"357
[e ) -> . . _PIR6bits 0 1 `a ]
[e $UE 923  ]
"358
[e :UE 923 ]
}
"360
[v _ADC_AutoTriggerSourceSet `(v ~T0 @X0 1 ef1`E6545 ]
"361
{
[e :U _ADC_AutoTriggerSourceSet ]
"360
[v _triggerSource `E6545 ~T0 @X0 1 r1 ]
"361
[f ]
"362
[e = _ADACT -> _triggerSource `uc ]
"363
[e :UE 924 ]
}
"365
[v _ADC_ResolutionGet `(uc ~T0 @X0 1 ef ]
"366
{
[e :U _ADC_ResolutionGet ]
[f ]
"367
[e ) -> -> 10 `ui `uc ]
[e $UE 925  ]
"368
[e :UE 925 ]
}
"370
[v _ADC_ConversionDoneInterruptFlagClear `(v ~T0 @X0 1 ef ]
"371
{
[e :U _ADC_ConversionDoneInterruptFlagClear ]
[f ]
"372
[e = . . _PIR6bits 0 0 -> -> 0 `ui `uc ]
"373
[e :UE 926 ]
}
"375
[v _ADC_IsConversionDoneInterruptFlagSet `(a ~T0 @X0 1 ef ]
"376
{
[e :U _ADC_IsConversionDoneInterruptFlagSet ]
[f ]
"377
[e ) -> . . _PIR6bits 0 0 `a ]
[e $UE 927  ]
"378
[e :UE 927 ]
}
"380
[v _ADC_ConversionDoneCallbackRegister `(v ~T0 @X0 1 ef1`*F6721 ]
"381
{
[e :U _ADC_ConversionDoneCallbackRegister ]
"380
[v _callback `*F6723 ~T0 @X0 1 r1 ]
"381
[f ]
"382
[e = _ADC_ConversionDoneCallback _callback ]
"383
[e :UE 928 ]
}
"385
[v _ADC_ThresholdCallbackRegister `(v ~T0 @X0 1 ef1`*F6726 ]
"386
{
[e :U _ADC_ThresholdCallbackRegister ]
"385
[v _callback `*F6728 ~T0 @X0 1 r1 ]
"386
[f ]
"387
[e = _ADC_ThresholdCallback _callback ]
"388
[e :UE 929 ]
}
"390
[v _ADC_ConversionDoneInterruptEnable `(v ~T0 @X0 1 ef ]
"391
{
[e :U _ADC_ConversionDoneInterruptEnable ]
[f ]
"392
[e = . . _PIE6bits 0 0 -> -> 1 `ui `uc ]
"393
[e :UE 930 ]
}
"395
[v _ADC_ConversionDoneInterruptDisable `(v ~T0 @X0 1 ef ]
"396
{
[e :U _ADC_ConversionDoneInterruptDisable ]
[f ]
"397
[e = . . _PIE6bits 0 0 -> -> 0 `ui `uc ]
"398
[e :UE 931 ]
}
"400
[v _ADC_ThresholdInterruptEnable `(v ~T0 @X0 1 ef ]
"401
{
[e :U _ADC_ThresholdInterruptEnable ]
[f ]
"402
[e = . . _PIE6bits 0 1 -> -> 1 `ui `uc ]
"403
[e :UE 932 ]
}
"405
[v _ADC_ThresholdInterruptDisable `(v ~T0 @X0 1 ef ]
"406
{
[e :U _ADC_ThresholdInterruptDisable ]
[f ]
"407
[e = . . _PIE6bits 0 1 -> -> 0 `ui `uc ]
"408
[e :UE 933 ]
}
"410
[v _ADC_ISR `(v ~T0 @X0 1 ef ]
"411
{
[e :U _ADC_ISR ]
[f ]
"412
[e = . . _PIR6bits 0 0 -> -> 0 `ui `uc ]
"414
[e $ ! != -> -> -> 0 `i `*v `*F6735 _ADC_ConversionDoneCallback 935  ]
"415
{
"416
[e ( *U _ADC_ConversionDoneCallback ..  ]
"417
}
[e $U 936  ]
"418
[e :U 935 ]
"419
{
"421
}
[e :U 936 ]
"422
[e :UE 934 ]
}
"423
[v _ADC_ThresholdISR `(v ~T0 @X0 1 ef ]
"424
{
[e :U _ADC_ThresholdISR ]
[f ]
"425
[e = . . _PIR6bits 0 1 -> -> 0 `ui `uc ]
"427
[e $ ! != -> -> -> 0 `i `*v `*F6737 _ADC_ThresholdCallback 938  ]
"428
{
"429
[e ( *U _ADC_ThresholdCallback ..  ]
"430
}
[e $U 939  ]
"431
[e :U 938 ]
"432
{
"434
}
[e :U 939 ]
"435
[e :UE 937 ]
}
