<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<!-- saved from url=(0092)http://www.gatexcel.co.in/public/code/tce_show_result_user.php?testuser_id=91842&test_id=305 -->
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<title>Test Results</title>

<meta name="language" content="en">
<meta name="tcexam_level" content="1">
<meta name="description" content="[TCExam] TCExam by Tecnick.com [Raudra Exam (c) 2019]">
<meta name="author" content="nick">
<meta name="reply-to" content="">
<meta name="keywords" content="TCExam, eExam, e-exam, web, exam">
<link rel="stylesheet" href="./Test Results32_files/jquery-ui.css">
<link rel="stylesheet" href="./Test Results32_files/calclayout.css">
<script src="./Test Results32_files/jquery-1.12.4.js.download"></script>
<script src="./Test Results32_files/jquery-ui.js.download"></script>
<script src="./Test Results32_files/jquery.dialogextend.min.js.download"></script>
<script src="./Test Results32_files/custom.js.download"></script>
<script src="./Test Results32_files/oscZenoedited.js.download"></script>
<link rel="stylesheet" href="./Test Results32_files/default.css" type="text/css">
<link rel="shortcut icon" href="http://www.gatexcel.co.in/favicon.ico">
</head>
<body>
<div class="header">
<div class="left"></div>
<div class="right">
<a name="timersection" id="timersection"></a>
<form action="http://www.gatexcel.co.in/public/code/tce_show_result_user.php" id="timerform">
<div>
<input type="text" name="timer" id="timer" value="" size="29" maxlength="29" title="Clock / Timer" readonly="readonly">
&nbsp;</div>
</form>
<script src="./Test Results32_files/timer.js.download" type="text/javascript"></script>
<script type="text/javascript">
//<![CDATA[
FJ_start_timer(false, 1486837318, 'I\'m sorry, the time available to complete the test is over!', false, 1486837318733);
//]]>
</script>
</div>
</div>
<div id="scrollayer" class="scrollmenu">
<!--[if lte IE 7]>
<style type="text/css">
ul.menu li {text-align:left;behavior:url("../../shared/jscripts/IEmen.htc");}
ul.menu ul {background-color:#003399;margin:0;padding:0;display:none;position:absolute;top:20px;left:0px;}
ul.menu ul li {width:200px;text-align:left;margin:0;}
ul.menu ul ul {display:none;position:absolute;top:0px;left:190px;}
</style>
<![endif]-->
<a name="menusection" id="menusection"></a>
<div class="hidden"><a href="http://www.gatexcel.co.in/public/code/tce_show_result_user.php?testuser_id=91842&amp;test_id=305#topofdoc" accesskey="2" title="[2] skip navigation menu">skip navigation menu</a></div>
<ul class="menu">
<li><a href="http://www.gatexcel.co.in/public/code/index.php" title="Main Page" id="Main Page" accesskey="i">Home</a></li>
<li><a href="http://www.gatexcel.co.in/public/code/tce_page_user.php" title="User" id="User" accesskey="u">User</a>
<!--[if lte IE 6]><iframe class="menu"></iframe><![endif]-->
<ul>
<li><a href="http://www.gatexcel.co.in/public/code/tce_user_change_email.php" title="Change Email" id="Change Email">Change Email</a></li>
<li><a href="http://www.gatexcel.co.in/public/code/tce_user_change_password.php" title="Change Password" id="Change Password">Change Password</a></li>
</ul>
</li>
<li><a href="http://www.gatexcel.co.in/public/code/tce_logout.php" title="click on this link to exit the system (session end)" id="click on this link to exit the system (session end)" accesskey="q">Logout</a></li>
</ul>
</div>
<div class="body">
<a name="topofdoc" id="topofdoc"></a>
<script>
    $(document).ready(function(){
   
       // $('#numBox').click(function(){
        $('#keypad').fadeToggle('fast');
        event.stopPropagation();
  //  });
    
    
  
    $('.key').click(function(){
        var numBox = document.getElementById('answertext');
//        if(this.innerHTML == '0'){
//            if (numBox.value.length > 0 && numBox.value.length<11)
//                numBox.value = numBox.value + this.innerHTML;
//        }
//        else 
      if(numBox.value.length<11){
        if(this.innerHTML == '-'){
            if (numBox.value.length == 0)
                numBox.value = numBox.value + this.innerHTML;
        }
        else if(this.innerHTML == '.'){
            console.log(numBox.value.indexOf('-'));
            if(numBox.value.length == 1){                
            }else{
                if(numBox.value.indexOf('.') == -1)
                 numBox.value = numBox.value + this.innerHTML;
            }
        }
        else{
        
            numBox.value = numBox.value + this.innerHTML;
        }
    }
        event.stopPropagation();
    });
    
    $('.btn').click(function(){
          var numBox = document.getElementById('answertext');
        if(this.innerHTML == 'Backspace'){           
            if(numBox.value.length > 0){
                numBox.value = numBox.value.substring(0, numBox.value.length - 1);
            }
        }
        else if(this.innerHTML == '←'){
          var current_position = numBox.value.slice(0, numBox.selectionStart).length;
          if(current_position != 0){
              numBox.setSelectionRange(current_position-1,current_position-1);
          }
           numBox.focus();
        }
        else if(this.innerHTML == '→'){
           var current_position = numBox.value.slice(0, numBox.selectionStart).length;
           
           if(current_position != numBox.value.length){
              numBox.setSelectionRange(current_position+1,current_position+1);
          }
           numBox.focus();
        }
        else{
            document.getElementById('answertext').value = '';
        }
        
        event.stopPropagation();
    });
    });
    
    function validateNumeric(e) {        
    if (!e) var e = window.event;
    if (!e.which) keyPressed = e.keyCode;
    else keyPressed = e.which;
   
    if ((keyPressed >= 48 && keyPressed <= 57) ||keyPressed == 45 || keyPressed == 46 || keyPressed == 8 || keyPressed == 9 || (keyPressed > 37 && keyPressed <= 40)) {
      keyPressed = keyPressed;
      var text = $("#answertext").val();
      if(keyPressed ==  46){
         if(text.indexOf(".") > -1){
              return false;
          }
      }
    
       if(keyPressed ==  45){             
             if(text.length == 0){
              return true;
            }else{
                return false;
            }
        }
        if(keyPressed ==  46){             
             if(text.length == 0){
              return true;
            }else{
             if(text.length==1){
                if(text.indexOf("-") == "0"){
                        return false;
                  }
                 }
                return true;
            }
        }
      return true;
    } else {
      keyPressed = 0;
      return false;
    }
  }
  
</script><div class="container">
<div class="tceformbox">
<div class="row">
<span class="label">
<span title="User">User:</span>
</span>
<span class="formw">
 abhi.sinu.1 - abhi.sinu.1&nbsp;
</span>
</div>
<div class="row">
<span class="label">
<span title="Test">Test:</span>
</span>
<span class="formw">
<strong>Multi Subject Test - 4</strong><br>
Multi Subject Test-4&nbsp;
</span>
</div>
<div class="row">
<span class="label">
<span title="test starting date and time [yyyy-mm-dd hh:mm:ss]">Start Time:</span>
</span>
<span class="formw">
2017-02-11 23:12:45&nbsp;
</span>
</div>
<div class="row">
<span class="label">
<span title="test ending date and time [yyyy-mm-dd hh:mm:ss]">End Time:</span>
</span>
<span class="formw">
&nbsp;
</span>
</div>
<div class="row">
<span class="label">
<span title="Test Time">Test Time:</span>
</span>
<span class="formw">
01:30:00&nbsp;
</span>
</div>
<div class="row">
<span class="label">
<span title="Final Score">Points:</span>
</span>
<span class="formw">
0.000 / 50.000 (0%)&nbsp;
</span>
</div>
<div class="row">
<span class="label">
<span title="Correct Answers">Correct:</span>
</span>
<span class="formw">
0 / 33 (0%)&nbsp;
</span>
</div>
<div class="rowl">
<ol class="question">
<li>
<img src="./Test Results32_files/11Qa.png" alt="image:MST4/11Qa.png" width="546" height="245" class="tcecode"><span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 0 ⟶ 3<br><span class="explanation">Explanation:</span><br><img src="./Test Results32_files/12Ea.png" alt="image:MST4/12Ea.png" width="492" height="258" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 1 ⟶ 2</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 3 ⟶ 1</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 2 ⟶ 2</li>
</ol>
<br><br>
</li>
<li>
<img src="./Test Results32_files/15Ea.png" alt="image:MST4/15Ea.png" width="529" height="223" class="tcecode"><span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> Comparator</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> Full adder</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> Half adder</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> Halfsubtractor</li>
</ol>
<br><br>
</li>
<li>
<img src="./Test Results32_files/4Qb.png" alt="image:MST4/4Qb.png" width="513" height="283" class="tcecode"><span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> i-r, ii-p, iii-s, iv-q</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> i-r, ii-s, iii-p, iv-q</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> i-s, ii-r, iii-q, iv-p</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> i-r, ii-s, iii-q, iv-p</li>
</ol>
<br><br>
</li>
<li>
Assume the track size is ‘S’ bytes and rotation rate in rpm is ‘r’. Then the data transfer rate in bytes/sec is______.<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> rs/60<br><span class="explanation">Explanation:</span><br><img src="./Test Results32_files/7Ea.png" alt="image:MST4/7Ea.png" width="379" height="385" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> r/60s</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> s/60r</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 60/rs</li>
</ol>
<br><br>
</li>
<li>
Consider a 2-way set associative cache memory with 4 sets and total 8 cache blocks (0 – 7). Main memory has 64 blocks (0 – 63). The total number of conflict cache misses for the following sequence of memory block references is _________.<br>(Assume LRU policy is used for replacement and cache is initially empty)<br>0   10   9   14   8   0   16   21<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 2</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 1<br><span class="explanation">Explanation:</span><br><img src="./Test Results32_files/1Qa.png" alt="image:MST4/1Qa.png" width="467" height="495" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 3</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 4</li>
</ol>
<br><br>
</li>
<li>
Consider a pipeline for 5 stages<br>IF: Instruction Fetch<br>ID: Instruction Decode<br>Ex: Execution<br>MA: Memory Access<br>WB: Write Back<br>The IF, ID, MA and WB stages takes two clocks each to complete the operation. The number of clock cycles for the execution stage depends on the type of instruction the addition and subtraction instruction needs 3 clock cycles; MUL instruction requires 4 clock cycles. The number of clock cycles taken to complete the following program is ________ [Assume that data dependency resolved by stall cycles]<br>I<sub class="tcecode">1</sub>:Add r<sub class="tcecode">1</sub>, r<sub class="tcecode">2</sub>, r<sub class="tcecode">3</sub>;   r<sub class="tcecode">1</sub>←r<sub class="tcecode">2</sub>+r<sub class="tcecode">3</sub><br>I<sub class="tcecode">2</sub>:Sub r<sub class="tcecode">4</sub>, r<sub class="tcecode">5</sub>, r<sub class="tcecode">6</sub>;   r<sub class="tcecode">4</sub>←r<sub class="tcecode">5</sub>-r<sub class="tcecode">6</sub><br>I<sub class="tcecode">3</sub>:Mul r<sub class="tcecode">8</sub>, r<sub class="tcecode">2</sub>, r<sub class="tcecode">1</sub>;   r<sub class="tcecode">8</sub>←r<sub class="tcecode">2</sub>*r<sub class="tcecode">1</sub><span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 20</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 19<br><span class="explanation">Explanation:</span><br><img src="./Test Results32_files/6Ea.png" alt="image:MST4/6Ea.png" width="588" height="143" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 21</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 18</li>
</ol>
<br><br>
</li>
<li>
Consider the disk drive with the following specifications.<br>Number of surface=16<br>Number of tracks/surface=256<br>Number of sectors/track=512<br>Number of bytes/sector=1024<br>What is the capacity of disk drive _________<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 2<sup class="tcecode">32</sup></li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 2<sup class="tcecode">31</sup><br><span class="explanation">Explanation:</span><br>Capacity=16*512*1024 bytes<br>                    =2<sup class="tcecode">4</sup>*2<sup class="tcecode">8</sup>*2<sup class="tcecode">9</sup>*2<sup class="tcecode">10</sup> bytes<br>                    =2<sup class="tcecode">4</sup>*2<sup class="tcecode">27</sup> bytes<br>                    =2<sup class="tcecode">31</sup>bytes
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 233</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 2<sup class="tcecode">30</sup></li>
</ol>
<br><br>
</li>
<li>
Consider two level parallel memory systems in which the average access time is 150 ns without Level L1. The Level-1 access time is 20 ns. The average access time with L1 is 40ns. The hit ratio of L1 in percentage is ________<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 85</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 84.6<br><span class="explanation">Explanation:</span><br>Let hit ratio be x1<br>T<sub class="tcecode">avg</sub>=t<sub class="tcecode">1</sub>x<sub class="tcecode">1</sub>+(1-x1)<sub class="tcecode">t2</sub><br>40=(20)x<sub class="tcecode">1</sub>+(1-x<sub class="tcecode">1</sub>)(150)<br>[∵without L<sub class="tcecode">1</sub> cache, T<sub class="tcecode">avg</sub>=<sub class="tcecode">t2</sub>]<br>x<sub class="tcecode">1</sub>=84.6%
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 85.2</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 83.7</li>
</ol>
<br><br>
</li>
<li>
If f(a,b)=ab', then what is f((f(ab,a)',f(b',a) )?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> a+b<br><span class="explanation">Explanation:</span><br>f(ab,a)=(ab)∙a'=0<br>[f(ab,a) ]'=[0]'=1<br>f(b',a)=b' (a)'=b'a'<br>f((f(ab,a) )',f(b',a) )=1∙(b' a' )'=b+a
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> ab</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> a'b'</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> a'+b'</li>
</ol>
<br><br>
</li>
<li>
Suppose an organization X uses non-pipelined system which takes 120 ns to process a task. The same task can be processed in a 6 segment pipeline with a clock cycle of 10 ns by the organization Y. The speedup ratio of the organization B for the 1000 tasks is<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 13</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 11.9<br><span class="explanation">Explanation:</span><br><img src="./Test Results32_files/3Ea.png" alt="image:MST4/3Ea.png" width="476" height="177" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 12.9</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 14</li>
</ol>
<br><br>
</li>
<li>
The following K-map represents a Boolean function of 4 variables, which of the given options represents the minimal form of the function?<br><img src="./Test Results32_files/13Ea.png" alt="image:MST4/13Ea.png" width="283" height="207" class="tcecode"><span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> a' b' c'+abc+a' bd+ab'd</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> a' b' c' d'+abcd+a' bd+ab'd</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> a' b' c' d'+abcd+a' bd+abd'</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> a' b' c' d'+abcd'+ab' d+a'bd<br><span class="explanation">Explanation:</span><br><img src="./Test Results32_files/14Ea.png" alt="image:MST4/14Ea.png" width="543" height="271" class="tcecode">
</li>
</ol>
<br><br>
</li>
<li>
The percentage of page faults by FIFO page replacements for a memory with 4 frame for the page reference string<br>4, 5, 1, 2, 1, 3, 4, 5, 4, 1, 2, 5, 3<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 75.9</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 75</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 74.9</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 76.9<br><span class="explanation">Explanation:</span><br><img src="./Test Results32_files/2Ea.png" alt="image:MST4/2Ea.png" width="522" height="440" class="tcecode">
</li>
</ol>
<br><br>
</li>
<li>
The requirement of the memory specification is as follows: Size of the address bus is 20bits and size of the data bus is 8bits. Available chip specification is 64K×4. The number of memory chips required for the above memory configuration is ___________.<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 33</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 32<br><span class="explanation">Explanation:</span><br>Required memory=2<sup class="tcecode">address bus</sup>×data bus<br>                                  =220×8 bits<br>Number of chips required=required memory capacityavaiable/ memory capacity<br>=2<sup class="tcecode">20</sup>×8/64k×4<br>=32chips
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 34</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 35</li>
</ol>
<br><br>
</li>
<li>
To transfer a data of 7 bits, what is the minimum number of parity bits need to be used to correct error using hamming code?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 3</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 4<br><span class="explanation">Explanation:</span><br>If m is number of data bits, P is number of parity bits.<br>Then,<br>2<sup class="tcecode">P</sup>≥(m+1)+P<br>⟹2<sup class="tcecode">P</sup>≥(7+1)+P<br>⟹2<sup class="tcecode">P</sup>≥8+P<br>⟹P=4
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 7</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 8</li>
</ol>
<br><br>
</li>
<li>
What is the relation between sets of neutral functions and self dual functions?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> Both sets are isolated from each other</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> Set of self dual functions is a subset of set of neutral functions<br><span class="explanation">Explanation:</span><br><img src="./Test Results32_files/10Ea.png" alt="image:MST4/10Ea.png" width="344" height="167" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> Set of neutral functions is a subset of set of self dual functions</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> Neither of them is a subset of another, but they share a common intersection area</li>
</ol>
<br><br>
</li>
<li>
Which of the given options is optimum and suits best to realize a function in SOP form?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> NOR – NOR</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> NOR – NAND</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> NAND – NOR</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> NAND – NAND</li>
</ol>
<br><br>
</li>
<li>
<img src="./Test Results32_files/26Qa.png" alt="image:MST4/26Qa.png" width="569" height="219" class="tcecode"><span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 3,2,1<br><span class="explanation">Explanation:</span><br><img src="./Test Results32_files/27Qa.png" alt="image:MST4/27Qa.png" width="553" height="418" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 1,2,3</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 2,3,1</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> None</li>
</ol>
<br><br>
</li>
<li>
<img src="./Test Results32_files/9Ea.png" alt="image:MST4/9Ea.png" width="550" height="202" class="tcecode"><br>And memory is byte addressable with word size 16 bits and the program has been loaded starting from memory location 500. If an interrupt occurs while the MUL instruction getting executed by the CPU, then the return address saved onto the stack will be<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 506</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 508<br><span class="explanation">Explanation:</span><br>Given that program has been loaded from the starting location 500.<br>Given that instruction size is in words and size of the each word is 16 bits.<br>Size of 1st instruction:2*16=32 bits=4 bytes<br>Size of 2nd instruction:1*16=16 bits=2 bytes<br>Size of 3rd instruction:1*16=16 bits=2 bytes<br>Interrupt occurred during MUL instruction execution, so first CPU finishes the current instruction and then start handling CPU. So address of next instruction is stored on the top of the stack.<br>Address of 1st instruction=500<br>Address of 2nd instruction=500+4=504<br>Address of 3rd instruction=504+2=506<br>Address of 4th instruction=506+2=508<br>So address 508is stored on stack
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 510</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 507</li>
</ol>
<br><br>
</li>
<li>
A bit pattern 0010111101 is received by machine X, given that hamming code with even parity is incorporated, what is the real data?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 101100</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 111100</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 111101</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 101101<br><span class="explanation">Explanation:</span><br><img src="./Test Results32_files/22Qa.png" alt="image:MST4/22Qa.png" width="462" height="448" class="tcecode"><br>⇒ (0101)<br>			Bit 5, i.e., m2 is wrong<br>		The correct pattern is  0 0 1 0 0 1 1 1 0 1<br>		Data m1 m2 m3 m4 m5 m6 = 101101
</li>
</ol>
<br><br>
</li>
<li>
A DMA controller transfers 16-bit word to memory using cycle stealing. The words assembled from a device that transmits characters at rate of 2400 characters/sec. The CPU fetching and executing instructions at an average rate of 1 million instructions/sec.<br>By how much will the CPU be slow down because of DMA transfer when the characters are represented with 8 bit ASCII?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 0.833<br><span class="explanation">Explanation:</span><br><img src="./Test Results32_files/25Qa.png" alt="image:MST4/25Qa.png" width="576" height="414" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 0.733</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 0.933</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 0.633</li>
</ol>
<br><br>
</li>
<li>
A hard disk needs 50ms for placing the head on the right track. One track rotational speed is 5ms. There are 63 sectors on each track, each sector storing 512 bytes and data is supposed to be distributed in the best possible way. If transfer time is 0.5 ms/sector then time required to read 500KB of data in milliseconds is _______.<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 1383.36</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 1384.37</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 1379.36<br><span class="explanation">Explanation:</span><br>500KB data is distributed over=500×2<sup class="tcecode">10</sup>Bytes/512Bytes<br>=1000sectors<br>Number of tracks required for 1000 sectors is=100063 = 15.873015873<br>=16 tracks<br>Seek time for 16 tracks=(50×16)=800ms<br>Rotational delay for 15 tracks=(5 × 15)ms=75ms<br>On 16th track 55 remaining sectors = 5563×5ms=4.36ms<br>On transfer data in 1000 sectors time=1000×0.5=500ms<br>Total time=(800+75+4.36+500)ms<br>                    =1379.36 ms
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 1378.36</li>
</ol>
<br><br>
</li>
<li>
A moving disk-storage device has the following specifications.<br>Number of tracks per recording surface – 200<br>Disk rotation speed – 2400 rpm<br>Track storage capacity – 62,500 bits<br>What is the average number of sectors possible in each track when sector control information takes 4 bytes and data area is formatted to 256 bytes?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 30<br><span class="explanation">Explanation:</span><br>Sector capacity=(256⏟Data area +4⏟Control information )bytes=260 bytes<br>Number of sectors possible=62,500/(260×8)<br>                                                   =30.04sectors <br>Answer:30 sectors
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 35</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 32</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 29</li>
</ol>
<br><br>
</li>
<li>
A two-dimensional array int a[32][32] where each element takes 2 bytes, cache size is 2<sup class="tcecode">12</sup> bytes and line size is 2<sup class="tcecode">6</sup>  bytes. The following program segment is stored in the direct mapped cache.<br>for(i=1;i≤32; ++i)<br>for(j=0;j≤31; ++j)<br>a[i][j]=0; <br>If initially cache is empty then the total number of compulsory cache misses for storing above array is _______.<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 31</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 32<br><span class="explanation">Explanation:</span><br><img src="./Test Results32_files/24Qa.png" alt="image:MST4/24Qa.png" width="546" height="376" class="tcecode"><br><img src="./Test Results32_files/24Qb.png" alt="image:MST4/24Qb.png" width="481" height="319" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 33</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 34</li>
</ol>
<br><br>
</li>
<li>
An instruction pipeline is having 4 stages, if there exists 20% branch instructions out of which 60% of them are conditional, 30% of which satisfy the condition. If penalty of a branch is 3 cycle and penalty associated with a conditional branch instruction whose condition is not satisfied is 1 cycle. If clock time is 10 ns then the average access time of the instruction (in ns) is ________<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 13.32</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 15.32</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 16.32</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 14.32<br><span class="explanation">Explanation:</span><br>T<sub class="tcecode">avg</sub>=(1+stall frequency*stall cycles) clocks<br>T<sub class="tcecode">avg</sub>=[1+20%[40%*3+60%[30%*3+70%(1)]]]  clocks<br>Given that clock cycle time=10ns<br>T<sub class="tcecode">avg</sub>=(1+0.2(0.4*3+0.6(0.3*3+0.7)))*10ns<br>=14.32 ns
</li>
</ol>
<br><br>
</li>
<li>
Consider a system, cache memory access time is 100 ns and main memory is 10 times slower than the cache memory. The hit ratio for read request is 0.92 and 85% of memory requests generated by CPU are for read and the remaining for write. The average access time (in ns) considering both read and write request (assuming write through cache policy is used and simultaneous memory organization) is ___________<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 295</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 296.2<br><span class="explanation">Explanation:</span><br>Given that cache memory access time=100ns<br>Main memory access time=100*10=1000ns<br>Hit ratio for read (H<sub class="tcecode">R</sub>)=0.92<br>Frequency of read operations=85%<br>Frequency of write operations=15%<br>T<sub class="tcecode">avgr</sub>=0.92(100)+0.08(1000)<br>          =172ns<br>T<sub class="tcecode">avgw</sub>=Tmain memory[in case of write through cache]<br>T<sub class="tcecode">avgw</sub>=1000ns<br>Average memory access time=0.85(172ns)+0.15(1000)<br>                          		=146.2ns+150ns<br>                          		=296.2ns
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 146.2</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 172</li>
</ol>
<br><br>
</li>
<li>
Consider the disk drive with the following specifications: 16 surfaces, 1024 tracks/surface, 1024 sectors/track, 1KB/sector, rotation speed is 3000 rpm and disk is operated in burst mode. The processor runs at 600 MHz and takes 300 &amp; 900 clock cycle to initiate and complete DMA transfer respectively,  If the size of the transferred data is 20KB, what is the percentage of processor time consumed for the transfer operation?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 0.49<br><span class="explanation">Explanation:</span><br><img src="./Test Results32_files/8Ea.png" alt="image:MST4/8Ea.png" width="558" height="459" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 49</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 4.9</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 0.5</li>
</ol>
<br><br>
</li>
<li>
Consider the RAM chip of size 128✕8 is used to construct a memory of size 16KB. Then what should be the size of the decoder is used to construct the memory of above capacity.<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 3*8</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 2*4</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 1*2</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 4*16<br><span class="explanation">Explanation:</span><br>Number of chips required=targest capacity / available capacity<br>=16KB/(128×80<br>                                                       =16×2<sup class="tcecode">10</sup>×8/(128×8)<br>                                                       =16×23 <br>=16⏟No. of rows ×8⏟No. of columns <br>                                                      =128 chips<br><img src="./Test Results32_files/5Ea.png" alt="image:MST4/5Ea.png" width="549" height="304" class="tcecode">
</li>
</ol>
<br><br>
</li>
<li>
CPU has made the following string of the references:<br>1,2,3,4,2,1,5,6,2,1,2,3,7,6,3,2,1,2,3,6.<br>Which one of the following is/are the number of free frames which resulted in the same number of page faults for all the FIFO, LRU and Optimal page replacement?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 1 free frame</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 2 free frame</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 7 free frame</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> Both (a) and (c)<br><span class="explanation">Explanation:</span><br><img src="./Test Results32_files/23Qa.png" alt="image:MST4/23Qa.png" width="586" height="389" class="tcecode"><br><img src="./Test Results32_files/23Qb.png" alt="image:MST4/23Qb.png" width="472" height="475" class="tcecode"><br><img src="./Test Results32_files/23Qc.png" alt="image:MST4/23Qc.png" width="591" height="290" class="tcecode">
</li>
</ol>
<br><br>
</li>
<li>
Which of the given options doesn’t represents Boolean function<br>f(a,b,c,d)=Σ(0,1,2,3,4,5,6,7,8,10,11,12,13)<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> a'+bc'+b' c+b' d'+c'd'</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> a'+bc'+b' d'+b'c</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> (a'+b'+c' )(a'+b+c+d' )</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> None<br><span class="explanation">Explanation:</span><br><img src="./Test Results32_files/21Qa.png" alt="image:MST4/21Qa.png" width="278" height="267" class="tcecode"><br><img src="./Test Results32_files/21Qb.png" alt="image:MST4/21Qb.png" width="639" height="413" class="tcecode"><br><img src="./Test Results32_files/21Qc.png" alt="image:MST4/21Qc.png" width="599" height="240" class="tcecode">
</li>
</ol>
<br><br>
</li>
<li>
<strong class="tcecode">Common Data Question 30 &amp; 31</strong><br><img src="./Test Results32_files/28Qa.png" alt="image:MST4/28Qa.png" width="680" height="236" class="tcecode"><br>How many number of test vectors can confirm the problem exists or not?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 3</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 9<br><span class="explanation">Explanation:</span><br><img src="./Test Results32_files/17Qa.png" alt="image:MST4/17Qa.png" width="497" height="367" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 6</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 8</li>
</ol>
<br><br>
</li>
<li>
<strong class="tcecode">Common Data Question 30 &amp; 31</strong><br><img src="./Test Results32_files/28Qa.png" alt="image:MST4/28Qa.png" width="680" height="236" class="tcecode"><br>Which of the given options is a proper test vector, if values are arranged as ABCD?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 0011</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 1000</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 0101<br><span class="explanation">Explanation:</span><br><img src="./Test Results32_files/18Qa.png" alt="image:MST4/18Qa.png" width="633" height="480" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 0010</li>
</ol>
<br><br>
</li>
<li>
<strong class="tcecode">Common Data Question 32 &amp; 33</strong><br><img src="./Test Results32_files/19Qa.png" alt="image:MST4/19Qa.png" width="671" height="251" class="tcecode"><br>If the counter starts with ‘110’ being initial state in clock cycle 1, then what is the sequence that gets generated, if Q_1 Q_0 tapped on odd clock cycle and Q_2 Q_0 are tapped on even clock cycle?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 2, 1, 0, 3, 3, 1, 0</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 2, 1, 3, 3, 2, 3, 2</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> 1, 0, 3, 2, 1, 2, 3</li>
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> 2, 3, 2, 1, 3, 1, 0<br><span class="explanation">Explanation:</span><br>If the circuit starts with 110, the sequence is<br>Q_2 Q_1 Q_0⟹110⟶101⟶010⟶011⟶111⟶001⟶100	<br>Tap Q_1 Q_0 on cycles 1, 3, 5, 7.<br>Tap Q_2 Q_0 on cycles 2, 4, 6.<br> <br>⟹10⟶11⟶10⟶01⟶11⟶01⟶00<br>=2,3,2,1,3,1,0
</li>
</ol>
<br><br>
</li>
<li>
<strong class="tcecode">Common Data Question 32 &amp; 33</strong><br><img src="./Test Results32_files/29Qa.png" alt="image:MST4/29Qa.png" width="642" height="184" class="tcecode"><br>What does the given circuit represent?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results32_files/correct.png" width="18"> mod 7 counter<br><span class="explanation">Explanation:</span><br><img src="./Test Results32_files/20Qa.png" alt="image:MST4/20Qa.png" width="601" height="375" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> mod 7 up counter</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> mod 7 down counter</li>
<li>&nbsp;<img src="./Test Results32_files/wrong.png" width="16"> None</li>
</ol>
<br><br>
</li>
</ol>
</div>
</div>
<a href="http://www.gatexcel.co.in/public/code/index.php" title="Main Page"><strong>&lt; Back To Home</strong></a>
</div>

</div>

<div class="userbar">
<span class="copyright">© 2017 - Raudra</span></div>

<div tabindex="-1" role="dialog" class="ui-dialog ui-corner-all ui-widget ui-widget-content ui-front ui-draggable" aria-describedby="data-dialog" style="display: none;" aria-labelledby="ui-id-1"><div class="ui-dialog-titlebar ui-corner-all ui-widget-header ui-helper-clearfix ui-draggable-handle"><span id="ui-id-1" class="ui-dialog-title">Data</span><button type="button" class="ui-button ui-corner-all ui-widget ui-button-icon-only ui-dialog-titlebar-close" title="Close"><span class="ui-button-icon ui-icon ui-icon-closethick"></span><span class="ui-button-icon-space"> </span>Close</button></div><div id="data-dialog" class="ui-dialog-content ui-widget-content">
    <div>
    <img src="./Test Results32_files/usefulDataFile_1.jpg">
    </div>
<!--    <table border="1" class="data-table">
        <tr>
            <th>Constant</th>
            <th>Symbol</th>
            <th>Value</th>
        </tr>
        <tr>
            <td>speed of light in vacuum</td>
            <td>c</td>
            <td>3.00 X 10<sup>8</sup> ms<sup>-1</sup></td>
        </tr>
        <tr>
            <td>gravitational constant</td>
            <td>G</td>
            <td>6.673 X 10<sup>-11</sup> Nm<sup>2</sup>kg<sup>-2</sup> </td>
        </tr>
        <tr>
            <td>orbital Constant</td>
            <td>G M<sub>E</sub></td>
            <td>3.986 X 10<sup>14</sup> m<sup>3</sup>s<sup>-2</sup></td>
        </tr>
        <tr>
            <td>standard gravitational acceleration</td>
            <td>g</td>
            <td>9.81 m s<sup>-1</sup></td>
        </tr>
        <tr>
            <td>Planck's constant</td>
            <td>h</td>
            <td>6.626 X 10<sup>-34</sup> J s</td>
        </tr>
        <tr>
            <td>Boltzmann's constant</td>
            <td>k</td>
            <td>1.381 X 10 <sup>-23</sup> J K  <sup>-1</sup></td>
        </tr>
        <tr>
            <td>first radiation constant</td>
            <td>c<sub>1</sub></td>
            <td>1.191 X 10<sup>-16</sup> W m<sup>2</sup>sr<sup>-1</sup></td>
        </tr>
        <tr>
             <td>second radiation constant</td>
            <td>c<sub>2</sub></td>
            <td>1.439 X 10<sup>-2</sup>mK</td>
        </tr>
        <tr>
             <td>Stefan-Boltzmann constant</td>
            <td></td>
            <td>5.670 X 10<sup>-8</sup> W m<sup>-2</sup> K <sup>-4</sup></td>
        </tr>
         <tr>
            <td></td>
            <td>none</td>
            <td>5.670 X 10<sup>-8</sup> W m<sup>-2</sup> K <sup>-4</sup></td>
        </tr>
    </table>-->
</div></div><div tabindex="-1" role="dialog" class="ui-dialog ui-corner-all ui-widget ui-widget-content ui-front ui-draggable" aria-describedby="dialog" aria-labelledby="ui-id-2" style="display: none;"><div class="ui-dialog-titlebar ui-corner-all ui-widget-header ui-helper-clearfix ui-draggable-handle"><span id="ui-id-2" class="ui-dialog-title">Instructions</span><button type="button" class="ui-button ui-corner-all ui-widget ui-button-icon-only ui-dialog-titlebar-close" title="Close"><span class="ui-button-icon ui-icon ui-icon-closethick"></span><span class="ui-button-icon-space"> </span>Close</button></div><div id="dialog" class="ui-dialog-content ui-widget-content">
    <div class="instruction-heading"><b>Please read the instruction carefully</b></div>
    <b><u>General Instructions during the Examination</u></b>
    <ol>
        <li>Total duration of the examination is 45 minutes.
        </li>
        <li>The Question Palette displayed on the right side of screen will show the status of each question using one of the following coloured boxes:
            <ul class="instruction-tips">
                <li>
                    <span class="white">15</span> You have not visited the question yet.
                </li>
                <li>
                    <span class="grey">45</span> You are reading current question.
                </li>
                <li>
                    <span class="red">40</span> You have visited the question but you have not the answered the question.
                </li>
                <li>
                    <span class="green">10</span> You have answered the question.
                </li>
            </ul>
        </li>
    </ol>
    <b><u>Navigating to Questions</u></b>
    <ol>
        <li>You can navigate to any answer by clicking on the number in question panel on the right side.</li>
        <li>To go to next question click <b>Next</b> button and to go to previous question click <b>Previous</b> button. These buttons are located at the bottom of each question</li>
    </ol>
    <b><u>Answering a Question</u></b>
    <ol>
        <li>To answer the question select any of the option and then select <b>Confirm</b> button to confirm answer.</li>
        <li>To terminate the exam write the comment in the comment box and click <b>Terminate the exam</b> button.</li>
    </ol>
    <ol>Multiple choice type questions will have four choices against A, B, C, D, out of which only ONE is the correct answer. The candidate has to choose the correct answer by clicking on the
        bubble (⃝) placed before the choice.</ol>
    <ol> In this paper a candidate can answer a total of 15 questions carrying 25 marks. Out of which, 5 questions carrying 1 mark each and 10 questions carrying 2 marks each. All questions are
        Multiple Choice Questions (MCQ).</ol>
    <ol>All questions that are not attempted will result in zero marks. However, wrong answers will result in NEGATIVE marks. For all questions a wrong answer will result in deduction of 0.33 marks for a 1 mark question and 0.66 for a 2 mark question.</ol>
    <ol>You can click on Terminate the exam to submit your responses and end the examination.</ol>
    <strong>ALL THE BEST!!!</strong>
</div></div></body></html>