# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Feb 19 2024 23:00:03

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: 5K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.85965 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_3mhz
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_3mhz:R vs. clk_3mhz:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_dn:in
			6.1.2::Path details for port: usb_dp:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_dn:out
			6.2.2::Path details for port: usb_dp:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_dn:in
			6.4.2::Path details for port: usb_dp:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_dn:out
			6.5.2::Path details for port: usb_dp:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk_3mhz  | Frequency: 53.13 MHz  | Target: 3.00 MHz   | 
Clock: clk_app   | Frequency: 55.19 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb   | Frequency: 43.87 MHz  | Target: 48.01 MHz  | 
Clock: clki      | N/A                   | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_3mhz      clk_3mhz       333330           314510      N/A              N/A         N/A              N/A         N/A              N/A         
clk_3mhz      clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_3mhz      clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_3mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        83330            65211       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_3mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            -1964       N/A              N/A         N/A              N/A         N/A              N/A         
clki          clk_3mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clki          clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clki          clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                 Setup Times  Clock Reference:Phase  
---------  -------------------------  -----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  5172         clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  2351         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port                 Clock to Out  Clock Reference:Phase  
----------  -------------------------  ------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  16264         clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  16264         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                 Hold Times  Clock Reference:Phase  
---------  -------------------------  ----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  -4116       clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  -1083       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port                 Minimum Clock to Out  Clock Reference:Phase  
----------  -------------------------  --------------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  10483                 clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  11039                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_3mhz
**************************************
Clock: clk_3mhz
Frequency: 53.13 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_21_LC_7_7_5/lcout
Path End         : up_cnt_20_LC_8_5_1/in3
Capture Clock    : up_cnt_20_LC_8_5_1/clk
Setup Constraint : 333330p
Path slack       : 314509p

Capture Clock Arrival Time (clk_3mhz:R#2)   333330
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    7735
- Setup Time                                  -728
-----------------------------------------   ------ 
End-of-path required time (ps)              340336

Launch Clock Arrival Time (clk_3mhz:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   7735
+ Clock To Q                                1391
+ Data Path Delay                          16702
----------------------------------------   ----- 
End-of-path arrival time (ps)              25827
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_3_LC_14_16_0/lcout    LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5707/I                                       Odrv12                         0                 0  RISE       1
I__5707/O                                       Odrv12                      1073              1073  RISE       1
I__5709/I                                       Span12Mux_s11_h                0              1073  RISE       1
I__5709/O                                       Span12Mux_s11_h             1033              2106  RISE       1
I__5711/I                                       Sp12to4                        0              2106  RISE       1
I__5711/O                                       Sp12to4                      596              2702  RISE       1
I__5712/I                                       Span4Mux_s3_v                  0              2702  RISE       1
I__5712/O                                       Span4Mux_s3_v                543              3245  RISE       1
I__5713/I                                       LocalMux                       0              3245  RISE       1
I__5713/O                                       LocalMux                    1099              4344  RISE       1
I__5714/I                                       IoInMux                        0              4344  RISE       1
I__5714/O                                       IoInMux                      662              5006  RISE       1
clk_3mhz_keep_RNIV6O6/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5006  RISE       1
clk_3mhz_keep_RNIV6O6/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6596  RISE      24
I__2232/I                                       gio2CtrlBuf                    0              6596  RISE       1
I__2232/O                                       gio2CtrlBuf                    0              6596  RISE       1
I__2233/I                                       GlobalMux                      0              6596  RISE       1
I__2233/O                                       GlobalMux                    252              6847  RISE       1
I__2237/I                                       ClkMux                         0              6847  RISE       1
I__2237/O                                       ClkMux                       887              7735  RISE       1
up_cnt_21_LC_7_7_5/clk                          LogicCell40_SEQ_MODE_1000      0              7735  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_21_LC_7_7_5/lcout                      LogicCell40_SEQ_MODE_1000   1391              9125  314510  RISE      24
I__1718/I                                     Odrv4                          0              9125  314510  RISE       1
I__1718/O                                     Odrv4                        596              9721  314510  RISE       1
I__1722/I                                     Span4Mux_h                     0              9721  314510  RISE       1
I__1722/O                                     Span4Mux_h                   517             10238  314510  RISE       1
I__1733/I                                     LocalMux                       0             10238  314510  RISE       1
I__1733/O                                     LocalMux                    1099             11337  314510  RISE       1
I__1740/I                                     InMux                          0             11337  314510  RISE       1
I__1740/O                                     InMux                        662             12000  314510  RISE       1
up_cnt_RNI71AQ_20_LC_8_5_2/in1                LogicCell40_SEQ_MODE_0000      0             12000  314510  RISE       1
up_cnt_RNI71AQ_20_LC_8_5_2/lcout              LogicCell40_SEQ_MODE_0000   1179             13178  314510  RISE       2
I__1699/I                                     LocalMux                       0             13178  314510  RISE       1
I__1699/O                                     LocalMux                    1099             14278  314510  RISE       1
I__1701/I                                     InMux                          0             14278  314510  RISE       1
I__1701/O                                     InMux                        662             14940  314510  RISE       1
I__1703/I                                     CascadeMux                     0             14940  314510  RISE       1
I__1703/O                                     CascadeMux                     0             14940  314510  RISE       1
up_cnt_RNO_0_0_LC_7_5_0/in2                   LogicCell40_SEQ_MODE_0000      0             14940  314510  RISE       1
up_cnt_RNO_0_0_LC_7_5_0/carryout              LogicCell40_SEQ_MODE_0000    609             15549  314510  RISE       2
up_cnt_RNO_0_1_LC_7_5_1/carryin               LogicCell40_SEQ_MODE_0000      0             15549  314510  RISE       1
up_cnt_RNO_0_1_LC_7_5_1/carryout              LogicCell40_SEQ_MODE_0000    278             15827  314510  RISE       2
up_cnt_RNO_0_2_LC_7_5_2/carryin               LogicCell40_SEQ_MODE_0000      0             15827  314510  RISE       1
up_cnt_RNO_0_2_LC_7_5_2/carryout              LogicCell40_SEQ_MODE_0000    278             16105  314510  RISE       2
up_cnt_RNO_0_3_LC_7_5_3/carryin               LogicCell40_SEQ_MODE_0000      0             16105  314510  RISE       1
up_cnt_RNO_0_3_LC_7_5_3/carryout              LogicCell40_SEQ_MODE_0000    278             16383  314510  RISE       2
up_cnt_RNO_0_4_LC_7_5_4/carryin               LogicCell40_SEQ_MODE_0000      0             16383  314510  RISE       1
up_cnt_RNO_0_4_LC_7_5_4/carryout              LogicCell40_SEQ_MODE_0000    278             16662  314510  RISE       2
up_cnt_RNO_0_5_LC_7_5_5/carryin               LogicCell40_SEQ_MODE_0000      0             16662  314510  RISE       1
up_cnt_RNO_0_5_LC_7_5_5/carryout              LogicCell40_SEQ_MODE_0000    278             16940  314510  RISE       2
up_cnt_RNO_0_6_LC_7_5_6/carryin               LogicCell40_SEQ_MODE_0000      0             16940  314510  RISE       1
up_cnt_RNO_0_6_LC_7_5_6/carryout              LogicCell40_SEQ_MODE_0000    278             17218  314510  RISE       2
up_cnt_RNO_0_7_LC_7_5_7/carryin               LogicCell40_SEQ_MODE_0000      0             17218  314510  RISE       1
up_cnt_RNO_0_7_LC_7_5_7/carryout              LogicCell40_SEQ_MODE_0000    278             17496  314510  RISE       1
IN_MUX_bfv_7_6_0_/carryinitin                 ICE_CARRY_IN_MUX               0             17496  314510  RISE       1
IN_MUX_bfv_7_6_0_/carryinitout                ICE_CARRY_IN_MUX             556             18052  314510  RISE       2
up_cnt_RNO_0_8_LC_7_6_0/carryin               LogicCell40_SEQ_MODE_0000      0             18052  314510  RISE       1
up_cnt_RNO_0_8_LC_7_6_0/carryout              LogicCell40_SEQ_MODE_0000    278             18330  314510  RISE       2
up_cnt_RNO_0_9_LC_7_6_1/carryin               LogicCell40_SEQ_MODE_0000      0             18330  314510  RISE       1
up_cnt_RNO_0_9_LC_7_6_1/carryout              LogicCell40_SEQ_MODE_0000    278             18609  314510  RISE       2
up_cnt_RNO_0_10_LC_7_6_2/carryin              LogicCell40_SEQ_MODE_0000      0             18609  314510  RISE       1
up_cnt_RNO_0_10_LC_7_6_2/carryout             LogicCell40_SEQ_MODE_0000    278             18887  314510  RISE       2
up_cnt_RNO_0_11_LC_7_6_3/carryin              LogicCell40_SEQ_MODE_0000      0             18887  314510  RISE       1
up_cnt_RNO_0_11_LC_7_6_3/carryout             LogicCell40_SEQ_MODE_0000    278             19165  314510  RISE       2
up_cnt_RNO_0_12_LC_7_6_4/carryin              LogicCell40_SEQ_MODE_0000      0             19165  314510  RISE       1
up_cnt_RNO_0_12_LC_7_6_4/carryout             LogicCell40_SEQ_MODE_0000    278             19443  314510  RISE       2
up_cnt_RNO_0_13_LC_7_6_5/carryin              LogicCell40_SEQ_MODE_0000      0             19443  314510  RISE       1
up_cnt_RNO_0_13_LC_7_6_5/carryout             LogicCell40_SEQ_MODE_0000    278             19721  314510  RISE       2
up_cnt_RNO_0_14_LC_7_6_6/carryin              LogicCell40_SEQ_MODE_0000      0             19721  314510  RISE       1
up_cnt_RNO_0_14_LC_7_6_6/carryout             LogicCell40_SEQ_MODE_0000    278             19999  314510  RISE       2
up_cnt_RNO_0_15_LC_7_6_7/carryin              LogicCell40_SEQ_MODE_0000      0             19999  314510  RISE       1
up_cnt_RNO_0_15_LC_7_6_7/carryout             LogicCell40_SEQ_MODE_0000    278             20277  314510  RISE       1
IN_MUX_bfv_7_7_0_/carryinitin                 ICE_CARRY_IN_MUX               0             20277  314510  RISE       1
IN_MUX_bfv_7_7_0_/carryinitout                ICE_CARRY_IN_MUX             556             20834  314510  RISE       2
up_cnt_RNO_0_16_LC_7_7_0/carryin              LogicCell40_SEQ_MODE_0000      0             20834  314510  RISE       1
up_cnt_RNO_0_16_LC_7_7_0/carryout             LogicCell40_SEQ_MODE_0000    278             21112  314510  RISE       2
up_cnt_RNO_0_17_LC_7_7_1/carryin              LogicCell40_SEQ_MODE_0000      0             21112  314510  RISE       1
up_cnt_RNO_0_17_LC_7_7_1/carryout             LogicCell40_SEQ_MODE_0000    278             21390  314510  RISE       2
up_cnt_RNO_0_18_LC_7_7_2/carryin              LogicCell40_SEQ_MODE_0000      0             21390  314510  RISE       1
up_cnt_RNO_0_18_LC_7_7_2/carryout             LogicCell40_SEQ_MODE_0000    278             21668  314510  RISE       2
up_cnt_RNO_0_19_LC_7_7_3/carryin              LogicCell40_SEQ_MODE_0000      0             21668  314510  RISE       1
up_cnt_RNO_0_19_LC_7_7_3/carryout             LogicCell40_SEQ_MODE_0000    278             21946  314510  RISE       2
I__1500/I                                     InMux                          0             21946  314510  RISE       1
I__1500/O                                     InMux                        662             22608  314510  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_7_7_4/in3    LogicCell40_SEQ_MODE_0000      0             22608  314510  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_7_7_4/lcout  LogicCell40_SEQ_MODE_0000    861             23469  314510  RISE       1
I__1704/I                                     Odrv4                          0             23469  314510  RISE       1
I__1704/O                                     Odrv4                        596             24065  314510  RISE       1
I__1705/I                                     LocalMux                       0             24065  314510  RISE       1
I__1705/O                                     LocalMux                    1099             25165  314510  RISE       1
I__1706/I                                     InMux                          0             25165  314510  RISE       1
I__1706/O                                     InMux                        662             25827  314510  RISE       1
up_cnt_20_LC_8_5_1/in3                        LogicCell40_SEQ_MODE_1000      0             25827  314510  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_3_LC_14_16_0/lcout    LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5707/I                                       Odrv12                         0                 0  RISE       1
I__5707/O                                       Odrv12                      1073              1073  RISE       1
I__5709/I                                       Span12Mux_s11_h                0              1073  RISE       1
I__5709/O                                       Span12Mux_s11_h             1033              2106  RISE       1
I__5711/I                                       Sp12to4                        0              2106  RISE       1
I__5711/O                                       Sp12to4                      596              2702  RISE       1
I__5712/I                                       Span4Mux_s3_v                  0              2702  RISE       1
I__5712/O                                       Span4Mux_s3_v                543              3245  RISE       1
I__5713/I                                       LocalMux                       0              3245  RISE       1
I__5713/O                                       LocalMux                    1099              4344  RISE       1
I__5714/I                                       IoInMux                        0              4344  RISE       1
I__5714/O                                       IoInMux                      662              5006  RISE       1
clk_3mhz_keep_RNIV6O6/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5006  RISE       1
clk_3mhz_keep_RNIV6O6/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6596  RISE      24
I__2232/I                                       gio2CtrlBuf                    0              6596  RISE       1
I__2232/O                                       gio2CtrlBuf                    0              6596  RISE       1
I__2233/I                                       GlobalMux                      0              6596  RISE       1
I__2233/O                                       GlobalMux                    252              6847  RISE       1
I__2234/I                                       ClkMux                         0              6847  RISE       1
I__2234/O                                       ClkMux                       887              7735  RISE       1
up_cnt_20_LC_8_5_1/clk                          LogicCell40_SEQ_MODE_1000      0              7735  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 55.19 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_2_LC_8_9_1/lcout
Path End         : u_app.data_q_5_LC_8_7_3/in3
Capture Clock    : u_app.data_q_5_LC_8_7_3/clk
Setup Constraint : 83330p
Path slack       : 65211p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  7722
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             90323

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  7722
+ Clock To Q                               1391
+ Data Path Delay                         16000
---------------------------------------   ----- 
End-of-path arrival time (ps)             25112
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_14_16_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       4
I__5848/I                                        Odrv12                         0                 0  RISE       1
I__5848/O                                        Odrv12                      1073              1073  RISE       1
I__5852/I                                        Sp12to4                        0              1073  RISE       1
I__5852/O                                        Sp12to4                      596              1669  RISE       1
I__5853/I                                        Span4Mux_v                     0              1669  RISE       1
I__5853/O                                        Span4Mux_v                   596              2265  RISE       1
I__5854/I                                        Span4Mux_s0_v                  0              2265  RISE       1
I__5854/O                                        Span4Mux_s0_v                344              2609  RISE       1
I__5855/I                                        IoSpan4Mux                     0              2609  RISE       1
I__5855/O                                        IoSpan4Mux                   622              3232  RISE       1
I__5856/I                                        LocalMux                       0              3232  RISE       1
I__5856/O                                        LocalMux                    1099              4331  RISE       1
I__5857/I                                        IoInMux                        0              4331  RISE       1
I__5857/O                                        IoInMux                      662              4993  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4993  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6583  RISE      64
I__5452/I                                        gio2CtrlBuf                    0              6583  RISE       1
I__5452/O                                        gio2CtrlBuf                    0              6583  RISE       1
I__5453/I                                        GlobalMux                      0              6583  RISE       1
I__5453/O                                        GlobalMux                    252              6834  RISE       1
I__5467/I                                        ClkMux                         0              6834  RISE       1
I__5467/O                                        ClkMux                       887              7722  RISE       1
u_app.data_q_2_LC_8_9_1/clk                      LogicCell40_SEQ_MODE_1000      0              7722  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_2_LC_8_9_1/lcout             LogicCell40_SEQ_MODE_1000   1391              9112  65211  RISE       5
I__2832/I                                 LocalMux                       0              9112  65211  RISE       1
I__2832/O                                 LocalMux                    1099             10212  65211  RISE       1
I__2836/I                                 InMux                          0             10212  65211  RISE       1
I__2836/O                                 InMux                        662             10874  65211  RISE       1
u_app.data_q_RNIDKPU_1_LC_8_8_1/in1       LogicCell40_SEQ_MODE_0000      0             10874  65211  RISE       1
u_app.data_q_RNIDKPU_1_LC_8_8_1/lcout     LogicCell40_SEQ_MODE_0000   1179             12053  65211  RISE       2
I__2272/I                                 LocalMux                       0             12053  65211  RISE       1
I__2272/O                                 LocalMux                    1099             13152  65211  RISE       1
I__2274/I                                 InMux                          0             13152  65211  RISE       1
I__2274/O                                 InMux                        662             13814  65211  RISE       1
u_app.data_q_RNIF9QB3_3_LC_8_8_0/in0      LogicCell40_SEQ_MODE_0000      0             13814  65211  RISE       1
u_app.data_q_RNIF9QB3_3_LC_8_8_0/lcout    LogicCell40_SEQ_MODE_0000   1245             15059  65211  RISE       1
I__1899/I                                 LocalMux                       0             15059  65211  RISE       1
I__1899/O                                 LocalMux                    1099             16158  65211  RISE       1
I__1900/I                                 InMux                          0             16158  65211  RISE       1
I__1900/O                                 InMux                        662             16821  65211  RISE       1
u_app.status_q_RNI5NIEB_6_LC_8_8_7/in3    LogicCell40_SEQ_MODE_0000      0             16821  65211  RISE       1
u_app.status_q_RNI5NIEB_6_LC_8_8_7/lcout  LogicCell40_SEQ_MODE_0000    861             17681  65211  RISE       3
I__1893/I                                 LocalMux                       0             17681  65211  RISE       1
I__1893/O                                 LocalMux                    1099             18781  65211  RISE       1
I__1896/I                                 InMux                          0             18781  65211  RISE       1
I__1896/O                                 InMux                        662             19443  65211  RISE       1
u_app.data_q_RNIDKPU_0_LC_7_9_0/in1       LogicCell40_SEQ_MODE_0000      0             19443  65211  RISE       1
u_app.data_q_RNIDKPU_0_LC_7_9_0/carryout  LogicCell40_SEQ_MODE_0000    675             20118  65211  RISE       2
u_app.data_q_RNO_1_1_LC_7_9_1/carryin     LogicCell40_SEQ_MODE_0000      0             20118  65211  RISE       1
u_app.data_q_RNO_1_1_LC_7_9_1/carryout    LogicCell40_SEQ_MODE_0000    278             20397  65211  RISE       2
u_app.data_q_RNO_1_2_LC_7_9_2/carryin     LogicCell40_SEQ_MODE_0000      0             20397  65211  RISE       1
u_app.data_q_RNO_1_2_LC_7_9_2/carryout    LogicCell40_SEQ_MODE_0000    278             20675  65211  RISE       2
u_app.data_q_RNO_1_3_LC_7_9_3/carryin     LogicCell40_SEQ_MODE_0000      0             20675  65211  RISE       1
u_app.data_q_RNO_1_3_LC_7_9_3/carryout    LogicCell40_SEQ_MODE_0000    278             20953  65211  RISE       2
u_app.data_q_RNO_1_4_LC_7_9_4/carryin     LogicCell40_SEQ_MODE_0000      0             20953  65211  RISE       1
u_app.data_q_RNO_1_4_LC_7_9_4/carryout    LogicCell40_SEQ_MODE_0000    278             21231  65211  RISE       2
I__1527/I                                 InMux                          0             21231  65211  RISE       1
I__1527/O                                 InMux                        662             21893  65211  RISE       1
u_app.data_q_RNO_1_5_LC_7_9_5/in3         LogicCell40_SEQ_MODE_0000      0             21893  65211  RISE       1
u_app.data_q_RNO_1_5_LC_7_9_5/lcout       LogicCell40_SEQ_MODE_0000    861             22754  65211  RISE       1
I__1877/I                                 Odrv4                          0             22754  65211  RISE       1
I__1877/O                                 Odrv4                        596             23350  65211  RISE       1
I__1878/I                                 LocalMux                       0             23350  65211  RISE       1
I__1878/O                                 LocalMux                    1099             24449  65211  RISE       1
I__1879/I                                 InMux                          0             24449  65211  RISE       1
I__1879/O                                 InMux                        662             25112  65211  RISE       1
u_app.data_q_5_LC_8_7_3/in3               LogicCell40_SEQ_MODE_1000      0             25112  65211  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_14_16_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       4
I__5848/I                                        Odrv12                         0                 0  RISE       1
I__5848/O                                        Odrv12                      1073              1073  RISE       1
I__5852/I                                        Sp12to4                        0              1073  RISE       1
I__5852/O                                        Sp12to4                      596              1669  RISE       1
I__5853/I                                        Span4Mux_v                     0              1669  RISE       1
I__5853/O                                        Span4Mux_v                   596              2265  RISE       1
I__5854/I                                        Span4Mux_s0_v                  0              2265  RISE       1
I__5854/O                                        Span4Mux_s0_v                344              2609  RISE       1
I__5855/I                                        IoSpan4Mux                     0              2609  RISE       1
I__5855/O                                        IoSpan4Mux                   622              3232  RISE       1
I__5856/I                                        LocalMux                       0              3232  RISE       1
I__5856/O                                        LocalMux                    1099              4331  RISE       1
I__5857/I                                        IoInMux                        0              4331  RISE       1
I__5857/O                                        IoInMux                      662              4993  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4993  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6583  RISE      64
I__5452/I                                        gio2CtrlBuf                    0              6583  RISE       1
I__5452/O                                        gio2CtrlBuf                    0              6583  RISE       1
I__5453/I                                        GlobalMux                      0              6583  RISE       1
I__5453/O                                        GlobalMux                    252              6834  RISE       1
I__5470/I                                        ClkMux                         0              6834  RISE       1
I__5470/O                                        ClkMux                       887              7722  RISE       1
u_app.data_q_5_LC_8_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              7722  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 43.87 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.clk_cnt_q_1_LC_10_22_2/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_1_LC_7_21_7/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_1_LC_7_21_7/clk
Setup Constraint : 20830p
Path slack       : -1963p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         20674
---------------------------------------   ----- 
End-of-path arrival time (ps)             23204
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT             ICE_GB                         0                 0  RISE     435
I__11832/I                            gio2CtrlBuf                    0                 0  RISE       1
I__11832/O                            gio2CtrlBuf                    0                 0  RISE       1
I__11833/I                            GlobalMux                      0                 0  RISE       1
I__11833/O                            GlobalMux                    252               252  RISE       1
I__11880/I                            ClkMux                         0               252  RISE       1
I__11880/O                            ClkMux                       887              1139  RISE       1
u_usb_cdc.clk_cnt_q_1_LC_10_22_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.clk_cnt_q_1_LC_10_22_2/lcout                                                      LogicCell40_SEQ_MODE_1000   1391              2530  -1964  RISE       3
I__3468/I                                                                                   LocalMux                       0              2530  -1964  RISE       1
I__3468/O                                                                                   LocalMux                    1099              3629  -1964  RISE       1
I__3471/I                                                                                   InMux                          0              3629  -1964  RISE       1
I__3471/O                                                                                   InMux                        662              4291  -1964  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_10_23_7/in1                                                LogicCell40_SEQ_MODE_0000      0              4291  -1964  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_10_23_7/lcout                                              LogicCell40_SEQ_MODE_0000   1179              5470  -1964  RISE       1
I__3453/I                                                                                   Odrv4                          0              5470  -1964  RISE       1
I__3453/O                                                                                   Odrv4                        596              6066  -1964  RISE       1
I__3454/I                                                                                   Span4Mux_v                     0              6066  -1964  RISE       1
I__3454/O                                                                                   Span4Mux_v                   596              6662  -1964  RISE       1
I__3455/I                                                                                   Span4Mux_h                     0              6662  -1964  RISE       1
I__3455/O                                                                                   Span4Mux_h                   517              7179  -1964  RISE       1
I__3456/I                                                                                   Span4Mux_s0_v                  0              7179  -1964  RISE       1
I__3456/O                                                                                   Span4Mux_s0_v                344              7523  -1964  RISE       1
I__3457/I                                                                                   LocalMux                       0              7523  -1964  RISE       1
I__3457/O                                                                                   LocalMux                    1099              8622  -1964  RISE       1
I__3458/I                                                                                   IoInMux                        0              8622  -1964  RISE       1
I__3458/O                                                                                   IoInMux                      662              9284  -1964  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/USERSIGNALTOGLOBALBUFFER                                    ICE_GB                         0              9284  -1964  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/GLOBALBUFFEROUTPUT                                          ICE_GB                      1589             10874  -1964  RISE     107
I__10972/I                                                                                  gio2CtrlBuf                    0             10874  -1964  RISE       1
I__10972/O                                                                                  gio2CtrlBuf                    0             10874  -1964  RISE       1
I__10973/I                                                                                  GlobalMux                      0             10874  -1964  RISE       1
I__10973/O                                                                                  GlobalMux                    252             11125  -1964  RISE       1
I__10974/I                                                                                  Glb2LocalMux                   0             11125  -1964  RISE       1
I__10974/O                                                                                  Glb2LocalMux                 583             11708  -1964  RISE       1
I__11022/I                                                                                  LocalMux                       0             11708  -1964  RISE       1
I__11022/O                                                                                  LocalMux                    1099             12807  -1964  RISE       1
I__11049/I                                                                                  InMux                          0             12807  -1964  RISE       1
I__11049/O                                                                                  InMux                        662             13470  -1964  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_8_22_6/in3       LogicCell40_SEQ_MODE_0000      0             13470  -1964  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_8_22_6/lcout     LogicCell40_SEQ_MODE_0000    861             14331  -1964  RISE       7
I__2687/I                                                                                   LocalMux                       0             14331  -1964  RISE       1
I__2687/O                                                                                   LocalMux                    1099             15430  -1964  RISE       1
I__2692/I                                                                                   InMux                          0             15430  -1964  RISE       1
I__2692/O                                                                                   InMux                        662             16092  -1964  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_er_RNI8G1ND_LC_8_22_4/in3        LogicCell40_SEQ_MODE_0000      0             16092  -1964  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_er_RNI8G1ND_LC_8_22_4/lcout      LogicCell40_SEQ_MODE_0000    861             16953  -1964  RISE       1
I__2214/I                                                                                   LocalMux                       0             16953  -1964  RISE       1
I__2214/O                                                                                   LocalMux                    1099             18052  -1964  RISE       1
I__2215/I                                                                                   InMux                          0             18052  -1964  RISE       1
I__2215/O                                                                                   InMux                        662             18715  -1964  RISE       1
I__2216/I                                                                                   CascadeMux                     0             18715  -1964  RISE       1
I__2216/O                                                                                   CascadeMux                     0             18715  -1964  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNIJRF02_0_LC_8_23_0/in2       LogicCell40_SEQ_MODE_0000      0             18715  -1964  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNIJRF02_0_LC_8_23_0/carryout  LogicCell40_SEQ_MODE_0000    609             19324  -1964  RISE       2
I__2210/I                                                                                   InMux                          0             19324  -1964  RISE       1
I__2210/O                                                                                   InMux                        662             19986  -1964  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_8_23_1/in3          LogicCell40_SEQ_MODE_0000      0             19986  -1964  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_8_23_1/lcout        LogicCell40_SEQ_MODE_0000    861             20847  -1964  RISE       1
I__2211/I                                                                                   Odrv4                          0             20847  -1964  RISE       1
I__2211/O                                                                                   Odrv4                        596             21443  -1964  RISE       1
I__2212/I                                                                                   LocalMux                       0             21443  -1964  RISE       1
I__2212/O                                                                                   LocalMux                    1099             22542  -1964  RISE       1
I__2213/I                                                                                   InMux                          0             22542  -1964  RISE       1
I__2213/O                                                                                   InMux                        662             23204  -1964  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_1_LC_7_21_7/in3                LogicCell40_SEQ_MODE_1010      0             23204  -1964  RISE       1

Capture Clock Path
pin name                                                                      model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                                     ICE_GB                         0                 0  RISE     435
I__11832/I                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__11832/O                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__11833/I                                                                    GlobalMux                      0                 0  RISE       1
I__11833/O                                                                    GlobalMux                    252               252  RISE       1
I__11922/I                                                                    ClkMux                         0               252  RISE       1
I__11922/O                                                                    ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_1_LC_7_21_7/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.clk_cnt_q_1_LC_10_22_2/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_1_LC_7_21_7/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_1_LC_7_21_7/clk
Setup Constraint : 20830p
Path slack       : -1963p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         20674
---------------------------------------   ----- 
End-of-path arrival time (ps)             23204
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT             ICE_GB                         0                 0  RISE     435
I__11832/I                            gio2CtrlBuf                    0                 0  RISE       1
I__11832/O                            gio2CtrlBuf                    0                 0  RISE       1
I__11833/I                            GlobalMux                      0                 0  RISE       1
I__11833/O                            GlobalMux                    252               252  RISE       1
I__11880/I                            ClkMux                         0               252  RISE       1
I__11880/O                            ClkMux                       887              1139  RISE       1
u_usb_cdc.clk_cnt_q_1_LC_10_22_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.clk_cnt_q_1_LC_10_22_2/lcout                                                      LogicCell40_SEQ_MODE_1000   1391              2530  -1964  RISE       3
I__3468/I                                                                                   LocalMux                       0              2530  -1964  RISE       1
I__3468/O                                                                                   LocalMux                    1099              3629  -1964  RISE       1
I__3471/I                                                                                   InMux                          0              3629  -1964  RISE       1
I__3471/O                                                                                   InMux                        662              4291  -1964  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_10_23_7/in1                                                LogicCell40_SEQ_MODE_0000      0              4291  -1964  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_10_23_7/lcout                                              LogicCell40_SEQ_MODE_0000   1179              5470  -1964  RISE       1
I__3453/I                                                                                   Odrv4                          0              5470  -1964  RISE       1
I__3453/O                                                                                   Odrv4                        596              6066  -1964  RISE       1
I__3454/I                                                                                   Span4Mux_v                     0              6066  -1964  RISE       1
I__3454/O                                                                                   Span4Mux_v                   596              6662  -1964  RISE       1
I__3455/I                                                                                   Span4Mux_h                     0              6662  -1964  RISE       1
I__3455/O                                                                                   Span4Mux_h                   517              7179  -1964  RISE       1
I__3456/I                                                                                   Span4Mux_s0_v                  0              7179  -1964  RISE       1
I__3456/O                                                                                   Span4Mux_s0_v                344              7523  -1964  RISE       1
I__3457/I                                                                                   LocalMux                       0              7523  -1964  RISE       1
I__3457/O                                                                                   LocalMux                    1099              8622  -1964  RISE       1
I__3458/I                                                                                   IoInMux                        0              8622  -1964  RISE       1
I__3458/O                                                                                   IoInMux                      662              9284  -1964  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/USERSIGNALTOGLOBALBUFFER                                    ICE_GB                         0              9284  -1964  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/GLOBALBUFFEROUTPUT                                          ICE_GB                      1589             10874  -1964  RISE     107
I__10972/I                                                                                  gio2CtrlBuf                    0             10874  -1964  RISE       1
I__10972/O                                                                                  gio2CtrlBuf                    0             10874  -1964  RISE       1
I__10973/I                                                                                  GlobalMux                      0             10874  -1964  RISE       1
I__10973/O                                                                                  GlobalMux                    252             11125  -1964  RISE       1
I__10974/I                                                                                  Glb2LocalMux                   0             11125  -1964  RISE       1
I__10974/O                                                                                  Glb2LocalMux                 583             11708  -1964  RISE       1
I__11022/I                                                                                  LocalMux                       0             11708  -1964  RISE       1
I__11022/O                                                                                  LocalMux                    1099             12807  -1964  RISE       1
I__11049/I                                                                                  InMux                          0             12807  -1964  RISE       1
I__11049/O                                                                                  InMux                        662             13470  -1964  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_8_22_6/in3       LogicCell40_SEQ_MODE_0000      0             13470  -1964  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_8_22_6/lcout     LogicCell40_SEQ_MODE_0000    861             14331  -1964  RISE       7
I__2687/I                                                                                   LocalMux                       0             14331  -1964  RISE       1
I__2687/O                                                                                   LocalMux                    1099             15430  -1964  RISE       1
I__2692/I                                                                                   InMux                          0             15430  -1964  RISE       1
I__2692/O                                                                                   InMux                        662             16092  -1964  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_er_RNI8G1ND_LC_8_22_4/in3        LogicCell40_SEQ_MODE_0000      0             16092  -1964  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_er_RNI8G1ND_LC_8_22_4/lcout      LogicCell40_SEQ_MODE_0000    861             16953  -1964  RISE       1
I__2214/I                                                                                   LocalMux                       0             16953  -1964  RISE       1
I__2214/O                                                                                   LocalMux                    1099             18052  -1964  RISE       1
I__2215/I                                                                                   InMux                          0             18052  -1964  RISE       1
I__2215/O                                                                                   InMux                        662             18715  -1964  RISE       1
I__2216/I                                                                                   CascadeMux                     0             18715  -1964  RISE       1
I__2216/O                                                                                   CascadeMux                     0             18715  -1964  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNIJRF02_0_LC_8_23_0/in2       LogicCell40_SEQ_MODE_0000      0             18715  -1964  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNIJRF02_0_LC_8_23_0/carryout  LogicCell40_SEQ_MODE_0000    609             19324  -1964  RISE       2
I__2210/I                                                                                   InMux                          0             19324  -1964  RISE       1
I__2210/O                                                                                   InMux                        662             19986  -1964  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_8_23_1/in3          LogicCell40_SEQ_MODE_0000      0             19986  -1964  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_8_23_1/lcout        LogicCell40_SEQ_MODE_0000    861             20847  -1964  RISE       1
I__2211/I                                                                                   Odrv4                          0             20847  -1964  RISE       1
I__2211/O                                                                                   Odrv4                        596             21443  -1964  RISE       1
I__2212/I                                                                                   LocalMux                       0             21443  -1964  RISE       1
I__2212/O                                                                                   LocalMux                    1099             22542  -1964  RISE       1
I__2213/I                                                                                   InMux                          0             22542  -1964  RISE       1
I__2213/O                                                                                   InMux                        662             23204  -1964  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_1_LC_7_21_7/in3                LogicCell40_SEQ_MODE_1010      0             23204  -1964  RISE       1

Capture Clock Path
pin name                                                                      model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                                     ICE_GB                         0                 0  RISE     435
I__11832/I                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__11832/O                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__11833/I                                                                    GlobalMux                      0                 0  RISE       1
I__11833/O                                                                    GlobalMux                    252               252  RISE       1
I__11922/I                                                                    ClkMux                         0               252  RISE       1
I__11922/O                                                                    ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_1_LC_7_21_7/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.2::Critical Path Report for (clk_3mhz:R vs. clk_3mhz:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_21_LC_7_7_5/lcout
Path End         : up_cnt_20_LC_8_5_1/in3
Capture Clock    : up_cnt_20_LC_8_5_1/clk
Setup Constraint : 333330p
Path slack       : 314509p

Capture Clock Arrival Time (clk_3mhz:R#2)   333330
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    7735
- Setup Time                                  -728
-----------------------------------------   ------ 
End-of-path required time (ps)              340336

Launch Clock Arrival Time (clk_3mhz:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   7735
+ Clock To Q                                1391
+ Data Path Delay                          16702
----------------------------------------   ----- 
End-of-path arrival time (ps)              25827
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_3_LC_14_16_0/lcout    LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5707/I                                       Odrv12                         0                 0  RISE       1
I__5707/O                                       Odrv12                      1073              1073  RISE       1
I__5709/I                                       Span12Mux_s11_h                0              1073  RISE       1
I__5709/O                                       Span12Mux_s11_h             1033              2106  RISE       1
I__5711/I                                       Sp12to4                        0              2106  RISE       1
I__5711/O                                       Sp12to4                      596              2702  RISE       1
I__5712/I                                       Span4Mux_s3_v                  0              2702  RISE       1
I__5712/O                                       Span4Mux_s3_v                543              3245  RISE       1
I__5713/I                                       LocalMux                       0              3245  RISE       1
I__5713/O                                       LocalMux                    1099              4344  RISE       1
I__5714/I                                       IoInMux                        0              4344  RISE       1
I__5714/O                                       IoInMux                      662              5006  RISE       1
clk_3mhz_keep_RNIV6O6/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5006  RISE       1
clk_3mhz_keep_RNIV6O6/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6596  RISE      24
I__2232/I                                       gio2CtrlBuf                    0              6596  RISE       1
I__2232/O                                       gio2CtrlBuf                    0              6596  RISE       1
I__2233/I                                       GlobalMux                      0              6596  RISE       1
I__2233/O                                       GlobalMux                    252              6847  RISE       1
I__2237/I                                       ClkMux                         0              6847  RISE       1
I__2237/O                                       ClkMux                       887              7735  RISE       1
up_cnt_21_LC_7_7_5/clk                          LogicCell40_SEQ_MODE_1000      0              7735  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_21_LC_7_7_5/lcout                      LogicCell40_SEQ_MODE_1000   1391              9125  314510  RISE      24
I__1718/I                                     Odrv4                          0              9125  314510  RISE       1
I__1718/O                                     Odrv4                        596              9721  314510  RISE       1
I__1722/I                                     Span4Mux_h                     0              9721  314510  RISE       1
I__1722/O                                     Span4Mux_h                   517             10238  314510  RISE       1
I__1733/I                                     LocalMux                       0             10238  314510  RISE       1
I__1733/O                                     LocalMux                    1099             11337  314510  RISE       1
I__1740/I                                     InMux                          0             11337  314510  RISE       1
I__1740/O                                     InMux                        662             12000  314510  RISE       1
up_cnt_RNI71AQ_20_LC_8_5_2/in1                LogicCell40_SEQ_MODE_0000      0             12000  314510  RISE       1
up_cnt_RNI71AQ_20_LC_8_5_2/lcout              LogicCell40_SEQ_MODE_0000   1179             13178  314510  RISE       2
I__1699/I                                     LocalMux                       0             13178  314510  RISE       1
I__1699/O                                     LocalMux                    1099             14278  314510  RISE       1
I__1701/I                                     InMux                          0             14278  314510  RISE       1
I__1701/O                                     InMux                        662             14940  314510  RISE       1
I__1703/I                                     CascadeMux                     0             14940  314510  RISE       1
I__1703/O                                     CascadeMux                     0             14940  314510  RISE       1
up_cnt_RNO_0_0_LC_7_5_0/in2                   LogicCell40_SEQ_MODE_0000      0             14940  314510  RISE       1
up_cnt_RNO_0_0_LC_7_5_0/carryout              LogicCell40_SEQ_MODE_0000    609             15549  314510  RISE       2
up_cnt_RNO_0_1_LC_7_5_1/carryin               LogicCell40_SEQ_MODE_0000      0             15549  314510  RISE       1
up_cnt_RNO_0_1_LC_7_5_1/carryout              LogicCell40_SEQ_MODE_0000    278             15827  314510  RISE       2
up_cnt_RNO_0_2_LC_7_5_2/carryin               LogicCell40_SEQ_MODE_0000      0             15827  314510  RISE       1
up_cnt_RNO_0_2_LC_7_5_2/carryout              LogicCell40_SEQ_MODE_0000    278             16105  314510  RISE       2
up_cnt_RNO_0_3_LC_7_5_3/carryin               LogicCell40_SEQ_MODE_0000      0             16105  314510  RISE       1
up_cnt_RNO_0_3_LC_7_5_3/carryout              LogicCell40_SEQ_MODE_0000    278             16383  314510  RISE       2
up_cnt_RNO_0_4_LC_7_5_4/carryin               LogicCell40_SEQ_MODE_0000      0             16383  314510  RISE       1
up_cnt_RNO_0_4_LC_7_5_4/carryout              LogicCell40_SEQ_MODE_0000    278             16662  314510  RISE       2
up_cnt_RNO_0_5_LC_7_5_5/carryin               LogicCell40_SEQ_MODE_0000      0             16662  314510  RISE       1
up_cnt_RNO_0_5_LC_7_5_5/carryout              LogicCell40_SEQ_MODE_0000    278             16940  314510  RISE       2
up_cnt_RNO_0_6_LC_7_5_6/carryin               LogicCell40_SEQ_MODE_0000      0             16940  314510  RISE       1
up_cnt_RNO_0_6_LC_7_5_6/carryout              LogicCell40_SEQ_MODE_0000    278             17218  314510  RISE       2
up_cnt_RNO_0_7_LC_7_5_7/carryin               LogicCell40_SEQ_MODE_0000      0             17218  314510  RISE       1
up_cnt_RNO_0_7_LC_7_5_7/carryout              LogicCell40_SEQ_MODE_0000    278             17496  314510  RISE       1
IN_MUX_bfv_7_6_0_/carryinitin                 ICE_CARRY_IN_MUX               0             17496  314510  RISE       1
IN_MUX_bfv_7_6_0_/carryinitout                ICE_CARRY_IN_MUX             556             18052  314510  RISE       2
up_cnt_RNO_0_8_LC_7_6_0/carryin               LogicCell40_SEQ_MODE_0000      0             18052  314510  RISE       1
up_cnt_RNO_0_8_LC_7_6_0/carryout              LogicCell40_SEQ_MODE_0000    278             18330  314510  RISE       2
up_cnt_RNO_0_9_LC_7_6_1/carryin               LogicCell40_SEQ_MODE_0000      0             18330  314510  RISE       1
up_cnt_RNO_0_9_LC_7_6_1/carryout              LogicCell40_SEQ_MODE_0000    278             18609  314510  RISE       2
up_cnt_RNO_0_10_LC_7_6_2/carryin              LogicCell40_SEQ_MODE_0000      0             18609  314510  RISE       1
up_cnt_RNO_0_10_LC_7_6_2/carryout             LogicCell40_SEQ_MODE_0000    278             18887  314510  RISE       2
up_cnt_RNO_0_11_LC_7_6_3/carryin              LogicCell40_SEQ_MODE_0000      0             18887  314510  RISE       1
up_cnt_RNO_0_11_LC_7_6_3/carryout             LogicCell40_SEQ_MODE_0000    278             19165  314510  RISE       2
up_cnt_RNO_0_12_LC_7_6_4/carryin              LogicCell40_SEQ_MODE_0000      0             19165  314510  RISE       1
up_cnt_RNO_0_12_LC_7_6_4/carryout             LogicCell40_SEQ_MODE_0000    278             19443  314510  RISE       2
up_cnt_RNO_0_13_LC_7_6_5/carryin              LogicCell40_SEQ_MODE_0000      0             19443  314510  RISE       1
up_cnt_RNO_0_13_LC_7_6_5/carryout             LogicCell40_SEQ_MODE_0000    278             19721  314510  RISE       2
up_cnt_RNO_0_14_LC_7_6_6/carryin              LogicCell40_SEQ_MODE_0000      0             19721  314510  RISE       1
up_cnt_RNO_0_14_LC_7_6_6/carryout             LogicCell40_SEQ_MODE_0000    278             19999  314510  RISE       2
up_cnt_RNO_0_15_LC_7_6_7/carryin              LogicCell40_SEQ_MODE_0000      0             19999  314510  RISE       1
up_cnt_RNO_0_15_LC_7_6_7/carryout             LogicCell40_SEQ_MODE_0000    278             20277  314510  RISE       1
IN_MUX_bfv_7_7_0_/carryinitin                 ICE_CARRY_IN_MUX               0             20277  314510  RISE       1
IN_MUX_bfv_7_7_0_/carryinitout                ICE_CARRY_IN_MUX             556             20834  314510  RISE       2
up_cnt_RNO_0_16_LC_7_7_0/carryin              LogicCell40_SEQ_MODE_0000      0             20834  314510  RISE       1
up_cnt_RNO_0_16_LC_7_7_0/carryout             LogicCell40_SEQ_MODE_0000    278             21112  314510  RISE       2
up_cnt_RNO_0_17_LC_7_7_1/carryin              LogicCell40_SEQ_MODE_0000      0             21112  314510  RISE       1
up_cnt_RNO_0_17_LC_7_7_1/carryout             LogicCell40_SEQ_MODE_0000    278             21390  314510  RISE       2
up_cnt_RNO_0_18_LC_7_7_2/carryin              LogicCell40_SEQ_MODE_0000      0             21390  314510  RISE       1
up_cnt_RNO_0_18_LC_7_7_2/carryout             LogicCell40_SEQ_MODE_0000    278             21668  314510  RISE       2
up_cnt_RNO_0_19_LC_7_7_3/carryin              LogicCell40_SEQ_MODE_0000      0             21668  314510  RISE       1
up_cnt_RNO_0_19_LC_7_7_3/carryout             LogicCell40_SEQ_MODE_0000    278             21946  314510  RISE       2
I__1500/I                                     InMux                          0             21946  314510  RISE       1
I__1500/O                                     InMux                        662             22608  314510  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_7_7_4/in3    LogicCell40_SEQ_MODE_0000      0             22608  314510  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_7_7_4/lcout  LogicCell40_SEQ_MODE_0000    861             23469  314510  RISE       1
I__1704/I                                     Odrv4                          0             23469  314510  RISE       1
I__1704/O                                     Odrv4                        596             24065  314510  RISE       1
I__1705/I                                     LocalMux                       0             24065  314510  RISE       1
I__1705/O                                     LocalMux                    1099             25165  314510  RISE       1
I__1706/I                                     InMux                          0             25165  314510  RISE       1
I__1706/O                                     InMux                        662             25827  314510  RISE       1
up_cnt_20_LC_8_5_1/in3                        LogicCell40_SEQ_MODE_1000      0             25827  314510  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_3_LC_14_16_0/lcout    LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5707/I                                       Odrv12                         0                 0  RISE       1
I__5707/O                                       Odrv12                      1073              1073  RISE       1
I__5709/I                                       Span12Mux_s11_h                0              1073  RISE       1
I__5709/O                                       Span12Mux_s11_h             1033              2106  RISE       1
I__5711/I                                       Sp12to4                        0              2106  RISE       1
I__5711/O                                       Sp12to4                      596              2702  RISE       1
I__5712/I                                       Span4Mux_s3_v                  0              2702  RISE       1
I__5712/O                                       Span4Mux_s3_v                543              3245  RISE       1
I__5713/I                                       LocalMux                       0              3245  RISE       1
I__5713/O                                       LocalMux                    1099              4344  RISE       1
I__5714/I                                       IoInMux                        0              4344  RISE       1
I__5714/O                                       IoInMux                      662              5006  RISE       1
clk_3mhz_keep_RNIV6O6/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5006  RISE       1
clk_3mhz_keep_RNIV6O6/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6596  RISE      24
I__2232/I                                       gio2CtrlBuf                    0              6596  RISE       1
I__2232/O                                       gio2CtrlBuf                    0              6596  RISE       1
I__2233/I                                       GlobalMux                      0              6596  RISE       1
I__2233/O                                       GlobalMux                    252              6847  RISE       1
I__2234/I                                       ClkMux                         0              6847  RISE       1
I__2234/O                                       ClkMux                       887              7735  RISE       1
up_cnt_20_LC_8_5_1/clk                          LogicCell40_SEQ_MODE_1000      0              7735  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_2_LC_8_9_1/lcout
Path End         : u_app.data_q_5_LC_8_7_3/in3
Capture Clock    : u_app.data_q_5_LC_8_7_3/clk
Setup Constraint : 83330p
Path slack       : 65211p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  7722
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             90323

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  7722
+ Clock To Q                               1391
+ Data Path Delay                         16000
---------------------------------------   ----- 
End-of-path arrival time (ps)             25112
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_14_16_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       4
I__5848/I                                        Odrv12                         0                 0  RISE       1
I__5848/O                                        Odrv12                      1073              1073  RISE       1
I__5852/I                                        Sp12to4                        0              1073  RISE       1
I__5852/O                                        Sp12to4                      596              1669  RISE       1
I__5853/I                                        Span4Mux_v                     0              1669  RISE       1
I__5853/O                                        Span4Mux_v                   596              2265  RISE       1
I__5854/I                                        Span4Mux_s0_v                  0              2265  RISE       1
I__5854/O                                        Span4Mux_s0_v                344              2609  RISE       1
I__5855/I                                        IoSpan4Mux                     0              2609  RISE       1
I__5855/O                                        IoSpan4Mux                   622              3232  RISE       1
I__5856/I                                        LocalMux                       0              3232  RISE       1
I__5856/O                                        LocalMux                    1099              4331  RISE       1
I__5857/I                                        IoInMux                        0              4331  RISE       1
I__5857/O                                        IoInMux                      662              4993  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4993  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6583  RISE      64
I__5452/I                                        gio2CtrlBuf                    0              6583  RISE       1
I__5452/O                                        gio2CtrlBuf                    0              6583  RISE       1
I__5453/I                                        GlobalMux                      0              6583  RISE       1
I__5453/O                                        GlobalMux                    252              6834  RISE       1
I__5467/I                                        ClkMux                         0              6834  RISE       1
I__5467/O                                        ClkMux                       887              7722  RISE       1
u_app.data_q_2_LC_8_9_1/clk                      LogicCell40_SEQ_MODE_1000      0              7722  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_2_LC_8_9_1/lcout             LogicCell40_SEQ_MODE_1000   1391              9112  65211  RISE       5
I__2832/I                                 LocalMux                       0              9112  65211  RISE       1
I__2832/O                                 LocalMux                    1099             10212  65211  RISE       1
I__2836/I                                 InMux                          0             10212  65211  RISE       1
I__2836/O                                 InMux                        662             10874  65211  RISE       1
u_app.data_q_RNIDKPU_1_LC_8_8_1/in1       LogicCell40_SEQ_MODE_0000      0             10874  65211  RISE       1
u_app.data_q_RNIDKPU_1_LC_8_8_1/lcout     LogicCell40_SEQ_MODE_0000   1179             12053  65211  RISE       2
I__2272/I                                 LocalMux                       0             12053  65211  RISE       1
I__2272/O                                 LocalMux                    1099             13152  65211  RISE       1
I__2274/I                                 InMux                          0             13152  65211  RISE       1
I__2274/O                                 InMux                        662             13814  65211  RISE       1
u_app.data_q_RNIF9QB3_3_LC_8_8_0/in0      LogicCell40_SEQ_MODE_0000      0             13814  65211  RISE       1
u_app.data_q_RNIF9QB3_3_LC_8_8_0/lcout    LogicCell40_SEQ_MODE_0000   1245             15059  65211  RISE       1
I__1899/I                                 LocalMux                       0             15059  65211  RISE       1
I__1899/O                                 LocalMux                    1099             16158  65211  RISE       1
I__1900/I                                 InMux                          0             16158  65211  RISE       1
I__1900/O                                 InMux                        662             16821  65211  RISE       1
u_app.status_q_RNI5NIEB_6_LC_8_8_7/in3    LogicCell40_SEQ_MODE_0000      0             16821  65211  RISE       1
u_app.status_q_RNI5NIEB_6_LC_8_8_7/lcout  LogicCell40_SEQ_MODE_0000    861             17681  65211  RISE       3
I__1893/I                                 LocalMux                       0             17681  65211  RISE       1
I__1893/O                                 LocalMux                    1099             18781  65211  RISE       1
I__1896/I                                 InMux                          0             18781  65211  RISE       1
I__1896/O                                 InMux                        662             19443  65211  RISE       1
u_app.data_q_RNIDKPU_0_LC_7_9_0/in1       LogicCell40_SEQ_MODE_0000      0             19443  65211  RISE       1
u_app.data_q_RNIDKPU_0_LC_7_9_0/carryout  LogicCell40_SEQ_MODE_0000    675             20118  65211  RISE       2
u_app.data_q_RNO_1_1_LC_7_9_1/carryin     LogicCell40_SEQ_MODE_0000      0             20118  65211  RISE       1
u_app.data_q_RNO_1_1_LC_7_9_1/carryout    LogicCell40_SEQ_MODE_0000    278             20397  65211  RISE       2
u_app.data_q_RNO_1_2_LC_7_9_2/carryin     LogicCell40_SEQ_MODE_0000      0             20397  65211  RISE       1
u_app.data_q_RNO_1_2_LC_7_9_2/carryout    LogicCell40_SEQ_MODE_0000    278             20675  65211  RISE       2
u_app.data_q_RNO_1_3_LC_7_9_3/carryin     LogicCell40_SEQ_MODE_0000      0             20675  65211  RISE       1
u_app.data_q_RNO_1_3_LC_7_9_3/carryout    LogicCell40_SEQ_MODE_0000    278             20953  65211  RISE       2
u_app.data_q_RNO_1_4_LC_7_9_4/carryin     LogicCell40_SEQ_MODE_0000      0             20953  65211  RISE       1
u_app.data_q_RNO_1_4_LC_7_9_4/carryout    LogicCell40_SEQ_MODE_0000    278             21231  65211  RISE       2
I__1527/I                                 InMux                          0             21231  65211  RISE       1
I__1527/O                                 InMux                        662             21893  65211  RISE       1
u_app.data_q_RNO_1_5_LC_7_9_5/in3         LogicCell40_SEQ_MODE_0000      0             21893  65211  RISE       1
u_app.data_q_RNO_1_5_LC_7_9_5/lcout       LogicCell40_SEQ_MODE_0000    861             22754  65211  RISE       1
I__1877/I                                 Odrv4                          0             22754  65211  RISE       1
I__1877/O                                 Odrv4                        596             23350  65211  RISE       1
I__1878/I                                 LocalMux                       0             23350  65211  RISE       1
I__1878/O                                 LocalMux                    1099             24449  65211  RISE       1
I__1879/I                                 InMux                          0             24449  65211  RISE       1
I__1879/O                                 InMux                        662             25112  65211  RISE       1
u_app.data_q_5_LC_8_7_3/in3               LogicCell40_SEQ_MODE_1000      0             25112  65211  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_14_16_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       4
I__5848/I                                        Odrv12                         0                 0  RISE       1
I__5848/O                                        Odrv12                      1073              1073  RISE       1
I__5852/I                                        Sp12to4                        0              1073  RISE       1
I__5852/O                                        Sp12to4                      596              1669  RISE       1
I__5853/I                                        Span4Mux_v                     0              1669  RISE       1
I__5853/O                                        Span4Mux_v                   596              2265  RISE       1
I__5854/I                                        Span4Mux_s0_v                  0              2265  RISE       1
I__5854/O                                        Span4Mux_s0_v                344              2609  RISE       1
I__5855/I                                        IoSpan4Mux                     0              2609  RISE       1
I__5855/O                                        IoSpan4Mux                   622              3232  RISE       1
I__5856/I                                        LocalMux                       0              3232  RISE       1
I__5856/O                                        LocalMux                    1099              4331  RISE       1
I__5857/I                                        IoInMux                        0              4331  RISE       1
I__5857/O                                        IoInMux                      662              4993  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4993  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6583  RISE      64
I__5452/I                                        gio2CtrlBuf                    0              6583  RISE       1
I__5452/O                                        gio2CtrlBuf                    0              6583  RISE       1
I__5453/I                                        GlobalMux                      0              6583  RISE       1
I__5453/O                                        GlobalMux                    252              6834  RISE       1
I__5470/I                                        ClkMux                         0              6834  RISE       1
I__5470/O                                        ClkMux                       887              7722  RISE       1
u_app.data_q_5_LC_8_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              7722  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 5172


Data Path Delay                5583
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 5172

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       soc                        0      0                  RISE  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__3437/I                                       Odrv4                      0      1000               RISE  1       
I__3437/O                                       Odrv4                      596    1596               RISE  1       
I__3438/I                                       Span4Mux_h                 0      1596               RISE  1       
I__3438/O                                       Span4Mux_h                 517    2113               RISE  1       
I__3439/I                                       Span4Mux_h                 0      2113               RISE  1       
I__3439/O                                       Span4Mux_h                 517    2629               RISE  1       
I__3440/I                                       Span4Mux_v                 0      2629               RISE  1       
I__3440/O                                       Span4Mux_v                 596    3225               RISE  1       
I__3441/I                                       Span4Mux_v                 0      3225               RISE  1       
I__3441/O                                       Span4Mux_v                 596    3821               RISE  1       
I__3442/I                                       LocalMux                   0      3821               RISE  1       
I__3442/O                                       LocalMux                   1099   4920               RISE  1       
I__3443/I                                       InMux                      0      4920               RISE  1       
I__3443/O                                       InMux                      662    5583               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_22_6/in3  LogicCell40_SEQ_MODE_1000  0      5583               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  435     
I__11832/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__11832/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__11833/I                                      GlobalMux                  0      0                  RISE  1       
I__11833/O                                      GlobalMux                  252    252                RISE  1       
I__11880/I                                      ClkMux                     0      252                RISE  1       
I__11880/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_22_6/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.1.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 2351


Data Path Delay                2762
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 2351

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       soc                        0      0                  RISE  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__11338/I                                      LocalMux                   0      1000               RISE  1       
I__11338/O                                      LocalMux                   1099   2099               RISE  1       
I__11339/I                                      InMux                      0      2099               RISE  1       
I__11339/O                                      InMux                      662    2762               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_18_30_4/in3  LogicCell40_SEQ_MODE_1000  0      2762               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  435     
I__11832/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__11832/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__11833/I                                      GlobalMux                  0      0                  RISE  1       
I__11833/O                                      GlobalMux                  252    252                RISE  1       
I__11834/I                                      ClkMux                     0      252                RISE  1       
I__11834/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_18_30_4/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 16264


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             13734
---------------------------- ------
Clock To Out Delay            16264

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  435     
I__11832/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__11832/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__11833/I                                            GlobalMux                  0      0                  RISE  1       
I__11833/O                                            GlobalMux                  252    252                RISE  1       
I__11849/I                                            ClkMux                     0      252                RISE  1       
I__11849/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_24_3/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_24_3/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  11      
I__5300/I                                                         LocalMux                   0      2530               RISE  1       
I__5300/O                                                         LocalMux                   1099   3629               RISE  1       
I__5305/I                                                         InMux                      0      3629               RISE  1       
I__5305/O                                                         InMux                      662    4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_13_24_5/in1      LogicCell40_SEQ_MODE_0000  0      4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_13_24_5/lcout    LogicCell40_SEQ_MODE_0000  1179   5470               RISE  3       
I__8736/I                                                         Odrv4                      0      5470               RISE  1       
I__8736/O                                                         Odrv4                      596    6066               RISE  1       
I__8739/I                                                         Span4Mux_v                 0      6066               RISE  1       
I__8739/O                                                         Span4Mux_v                 596    6662               RISE  1       
I__8742/I                                                         LocalMux                   0      6662               RISE  1       
I__8742/O                                                         LocalMux                   1099   7761               RISE  1       
I__8744/I                                                         InMux                      0      7761               RISE  1       
I__8744/O                                                         InMux                      662    8424               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_16_27_4/in0    LogicCell40_SEQ_MODE_0000  0      8424               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_16_27_4/lcout  LogicCell40_SEQ_MODE_0000  1285   9708               FALL  2       
I__8726/I                                                         Odrv12                     0      9708               FALL  1       
I__8726/O                                                         Odrv12                     1232   10940              FALL  1       
I__8727/I                                                         Sp12to4                    0      10940              FALL  1       
I__8727/O                                                         Sp12to4                    848    11788              FALL  1       
I__8728/I                                                         Span4Mux_s3_v              0      11788              FALL  1       
I__8728/O                                                         Span4Mux_s3_v              583    12370              FALL  1       
I__8730/I                                                         LocalMux                   0      12370              FALL  1       
I__8730/O                                                         LocalMux                   768    13139              FALL  1       
I__8732/I                                                         IoInMux                    0      13139              FALL  1       
I__8732/O                                                         IoInMux                    503    13642              FALL  1       
u_usb_dn_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      13642              FALL  1       
u_usb_dn_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    14176              FALL  1       
u_usb_dn_iopad/OE                                                 IO_PAD                     0      14176              FALL  1       
u_usb_dn_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   16264              FALL  1       
usb_dn:out                                                        soc                        0      16264              FALL  1       

6.2.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 16264


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             13734
---------------------------- ------
Clock To Out Delay            16264

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  435     
I__11832/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__11832/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__11833/I                                            GlobalMux                  0      0                  RISE  1       
I__11833/O                                            GlobalMux                  252    252                RISE  1       
I__11849/I                                            ClkMux                     0      252                RISE  1       
I__11849/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_24_3/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_24_3/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  11      
I__5300/I                                                         LocalMux                   0      2530               RISE  1       
I__5300/O                                                         LocalMux                   1099   3629               RISE  1       
I__5305/I                                                         InMux                      0      3629               RISE  1       
I__5305/O                                                         InMux                      662    4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_13_24_5/in1      LogicCell40_SEQ_MODE_0000  0      4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_13_24_5/lcout    LogicCell40_SEQ_MODE_0000  1179   5470               RISE  3       
I__8736/I                                                         Odrv4                      0      5470               RISE  1       
I__8736/O                                                         Odrv4                      596    6066               RISE  1       
I__8739/I                                                         Span4Mux_v                 0      6066               RISE  1       
I__8739/O                                                         Span4Mux_v                 596    6662               RISE  1       
I__8742/I                                                         LocalMux                   0      6662               RISE  1       
I__8742/O                                                         LocalMux                   1099   7761               RISE  1       
I__8744/I                                                         InMux                      0      7761               RISE  1       
I__8744/O                                                         InMux                      662    8424               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_16_27_4/in0    LogicCell40_SEQ_MODE_0000  0      8424               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_16_27_4/lcout  LogicCell40_SEQ_MODE_0000  1285   9708               FALL  2       
I__8726/I                                                         Odrv12                     0      9708               FALL  1       
I__8726/O                                                         Odrv12                     1232   10940              FALL  1       
I__8727/I                                                         Sp12to4                    0      10940              FALL  1       
I__8727/O                                                         Sp12to4                    848    11788              FALL  1       
I__8729/I                                                         Span4Mux_s3_v              0      11788              FALL  1       
I__8729/O                                                         Span4Mux_s3_v              583    12370              FALL  1       
I__8731/I                                                         LocalMux                   0      12370              FALL  1       
I__8731/O                                                         LocalMux                   768    13139              FALL  1       
I__8733/I                                                         IoInMux                    0      13139              FALL  1       
I__8733/O                                                         IoInMux                    503    13642              FALL  1       
u_usb_dp_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      13642              FALL  1       
u_usb_dp_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    14176              FALL  1       
u_usb_dp_iopad/OE                                                 IO_PAD                     0      14176              FALL  1       
u_usb_dp_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   16264              FALL  1       
usb_dp:out                                                        soc                        0      16264              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -4116


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -5255
---------------------------- ------
Hold Time                     -4116

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       soc                        0      0                  FALL  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__3437/I                                       Odrv4                      0      950                FALL  1       
I__3437/O                                       Odrv4                      649    1599               FALL  1       
I__3438/I                                       Span4Mux_h                 0      1599               FALL  1       
I__3438/O                                       Span4Mux_h                 543    2142               FALL  1       
I__3439/I                                       Span4Mux_h                 0      2142               FALL  1       
I__3439/O                                       Span4Mux_h                 543    2685               FALL  1       
I__3440/I                                       Span4Mux_v                 0      2685               FALL  1       
I__3440/O                                       Span4Mux_v                 649    3334               FALL  1       
I__3441/I                                       Span4Mux_v                 0      3334               FALL  1       
I__3441/O                                       Span4Mux_v                 649    3983               FALL  1       
I__3442/I                                       LocalMux                   0      3983               FALL  1       
I__3442/O                                       LocalMux                   768    4751               FALL  1       
I__3443/I                                       InMux                      0      4751               FALL  1       
I__3443/O                                       InMux                      503    5255               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_22_6/in3  LogicCell40_SEQ_MODE_1000  0      5255               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  435     
I__11832/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__11832/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__11833/I                                      GlobalMux                  0      0                  RISE  1       
I__11833/O                                      GlobalMux                  252    252                RISE  1       
I__11880/I                                      ClkMux                     0      252                RISE  1       
I__11880/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_22_6/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.4.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -1083


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -2222
---------------------------- ------
Hold Time                     -1083

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       soc                        0      0                  FALL  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__11338/I                                      LocalMux                   0      950                FALL  1       
I__11338/O                                      LocalMux                   768    1718               FALL  1       
I__11339/I                                      InMux                      0      1718               FALL  1       
I__11339/O                                      InMux                      503    2222               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_18_30_4/in3  LogicCell40_SEQ_MODE_1000  0      2222               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  435     
I__11832/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__11832/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__11833/I                                      GlobalMux                  0      0                  RISE  1       
I__11833/O                                      GlobalMux                  252    252                RISE  1       
I__11834/I                                      ClkMux                     0      252                RISE  1       
I__11834/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_18_30_4/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 10483


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              7953
---------------------------- ------
Clock To Out Delay            10483

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  435     
I__11832/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__11832/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__11833/I                                            GlobalMux                  0      0                  RISE  1       
I__11833/O                                            GlobalMux                  252    252                RISE  1       
I__11849/I                                            ClkMux                     0      252                RISE  1       
I__11849/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_24_3/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_24_3/lcout       LogicCell40_SEQ_MODE_1010  1391   2530               FALL  11      
I__5302/I                                                    LocalMux                   0      2530               FALL  1       
I__5302/O                                                    LocalMux                   768    3298               FALL  1       
I__5309/I                                                    InMux                      0      3298               FALL  1       
I__5309/O                                                    InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_12_23_1/in3    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_12_23_1/lcout  LogicCell40_SEQ_MODE_0000  874    4675               FALL  1       
I__4396/I                                                    Odrv12                     0      4675               FALL  1       
I__4396/O                                                    Odrv12                     1232   5907               FALL  1       
I__4397/I                                                    Span12Mux_s7_v             0      5907               FALL  1       
I__4397/O                                                    Span12Mux_s7_v             636    6543               FALL  1       
I__4398/I                                                    LocalMux                   0      6543               FALL  1       
I__4398/O                                                    LocalMux                   768    7311               FALL  1       
I__4399/I                                                    IoInMux                    0      7311               FALL  1       
I__4399/O                                                    IoInMux                    503    7814               FALL  1       
u_usb_dn_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      7814               FALL  1       
u_usb_dn_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     755    8569               RISE  1       
u_usb_dn_iopad/DIN                                           IO_PAD                     0      8569               RISE  1       
u_usb_dn_iopad/PACKAGEPIN:out                                IO_PAD                     1914   10483              RISE  1       
usb_dn:out                                                   soc                        0      10483              RISE  1       

6.5.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 11039


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              8509
---------------------------- ------
Clock To Out Delay            11039

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  435     
I__11832/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__11832/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__11833/I                                            GlobalMux                  0      0                  RISE  1       
I__11833/O                                            GlobalMux                  252    252                RISE  1       
I__11849/I                                            ClkMux                     0      252                RISE  1       
I__11849/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_13_24_2/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_13_24_2/lcout     LogicCell40_SEQ_MODE_1010  1391   2530               FALL  13      
I__5275/I                                                  LocalMux                   0      2530               FALL  1       
I__5275/O                                                  LocalMux                   768    3298               FALL  1       
I__5287/I                                                  InMux                      0      3298               FALL  1       
I__5287/O                                                  InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_12_23_0/in3    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_12_23_0/lcout  LogicCell40_SEQ_MODE_0000  874    4675               FALL  1       
I__4400/I                                                  Odrv4                      0      4675               FALL  1       
I__4400/O                                                  Odrv4                      649    5324               FALL  1       
I__4401/I                                                  Span4Mux_v                 0      5324               FALL  1       
I__4401/O                                                  Span4Mux_v                 649    5973               FALL  1       
I__4402/I                                                  Span4Mux_h                 0      5973               FALL  1       
I__4402/O                                                  Span4Mux_h                 543    6516               FALL  1       
I__4403/I                                                  Span4Mux_s3_v              0      6516               FALL  1       
I__4403/O                                                  Span4Mux_s3_v              583    7099               FALL  1       
I__4404/I                                                  LocalMux                   0      7099               FALL  1       
I__4404/O                                                  LocalMux                   768    7867               FALL  1       
I__4405/I                                                  IoInMux                    0      7867               FALL  1       
I__4405/O                                                  IoInMux                    503    8371               FALL  1       
u_usb_dp_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      8371               FALL  1       
u_usb_dp_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     755    9125               RISE  1       
u_usb_dp_iopad/DIN                                         IO_PAD                     0      9125               RISE  1       
u_usb_dp_iopad/PACKAGEPIN:out                              IO_PAD                     1914   11039              RISE  1       
usb_dp:out                                                 soc                        0      11039              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

