# 
# SPDX-FileCopyrightText: Copyright (c) 2016-2021 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
# SPDX-License-Identifier: Apache-2.0
# 
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
# 
# http://www.apache.org/licenses/LICENSE-2.0
# 
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
# 

TOT := $(abspath $(dir $(lastword $(MAKEFILE_LIST)))../)

# Location of submodules
MATCHLIB_HOME ?= $(ROOT)/matchlib
RAPIDJSON_HOME ?= $(MATCHLIB_HOME)/rapidjson

export ROOT           := $(TOT)
export TOP_NAME       ?= $(shell basename `pwd`)
export CLK_PERIOD     ?= 2
export SRC_PATH       ?= $(ROOT)/cmod/unittests
export SEARCH_PATH    ?= $(ROOT)/cmod $(ROOT)/cmod/include $(MATCHLIB_HOME)/cmod/include $(RAPIDJSON_HOME)/include $(BOOST_HOME)/include
export HLS_CATAPULT   ?= 1
export RUN_SCVERIFY   ?= 1
export SYSTEMC_DESIGN ?= 1

export RUN_CDESIGN_CHECKER	?= 0

# Default compiler flags set by switches below.
export COMPILER_FLAGS ?=

# Default directory Catapult creates (empty the default is Catapult)
# Clean and nuke targets will always assume Catapult to be safe.
export BUILD ?= Catapult

BUILDNAME := $(if $(filter ${BUILD},Catapult),,_${BUILD})
FULLNAME  := ${TOPMODULE}${BUILDNAME}

# SIM_MODE (SystemC code, RTL is unaffected)
# 0 = Synthesis view of Connections port and combinational code.
#   This option can cause failed simulations due to SystemCâ€™s timing model.
# 1 = Cycle-accurate view of Connections port and channel code, CONNECTIONS_ACCURATE_SIM. (default)
# 2 = Faster TLM view of Connections port and channel code, CONNECTIONS_FAST_SIM.
SIM_MODE ?= 1
ifeq ($(SIM_MODE),1)
	COMPILER_FLAGS += CONNECTIONS_ACCURATE_SIM SC_INCLUDE_DYNAMIC_PROCESSES
endif
ifeq ($(SIM_MODE),2)
	COMPILER_FLAGS += CONNECTIONS_FAST_SIM SC_INCLUDE_DYNAMIC_PROCESSES
endif

ifneq ($(shell echo "${CATAPULT_HOME}" | grep '10\.5'),)
# 10.x we do not add this capability in.
else
# Assumes 10.6a and above
USER_FLAGS += -DCAP_CONNECTIONS_MULTI_CLK
endif

# RAND_STALL (SystemC code, RTL is unaffected)
# 0 = Random stall of ports and channels disabled (default)
# 1 = Random stall of ports and channels enabled
#   This feature aids in latency insensitive design verication.
#   Note: Only valid if SIM_MODE = 1 (accurate) or 2 (fast)
RAND_STALL ?= 0
ifeq ($(RAND_STALL),1)
	COMPILER_FLAGS += CONN_RAND_STALL
endif

export FSDB_VCS_RD_SC_VALPTR_PROTECT=1

.PHONY: all
all: hls

hls:
	mkdir -p work/
	cd work && catapult -shell -product ultra -file ../go_hls.tcl
	$(eval timestamp := $(shell date "+%Y_%m_%d_%H%M"))
	/bin/mv work/${BUILD}     work/${BUILD}_${timestamp}
	/bin/ln -sf work/${BUILD}_${timestamp} ${BUILD}
	/bin/mv work/$(BUILD).log work/${BUILD}_${timestamp}/catapult.log
	/bin/mv work/$(BUILD).ccs work/${BUILD}_${timestamp}/
	/bin/ln -sf work/${BUILD}_${timestamp}/catapult.log catapult.log

shell:
	mkdir -p work/
	cd work && catapult -shell -product ultra

gui:
	mkdir -p work/
	cd work && catapult -product ultra

cdc:
	cd work && env RUN_CDESIGN_CHECKER=1 catapult -shell -product ultra -file go_hls.tcl
	$(ROOT)/hls/design_checker_summary.py
	cat DesignCheckSummary.csv

.PHONY: clean
clean:
	/bin/rm -rf ./catapult_cache
	/bin/rm -rf ./*~
	/bin/rm -rf ./*.key
	/bin/rm -rf ./core*
	/bin/rm -f  "./${BUILD}"
	/bin/rm -rf "./work/${BUILD}"
	/bin/rm -f  "./work/${BUILD}.log"
	/bin/rm -rf "./work/${BUILD}"_*
	/bin/rm -rf ./*.log
	/bin/rm -rf ./design_checker_*.tcl

.PHONY: nuke
nuke: clean
	/bin/rm -rf "./work/"

