$date
	Sun Oct 23 09:16:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#743331
b1000 !
1"
#743334
b1000 &
b1000 %
1$
#743335
0"
#743338
b100 &
b100 %
#743342
b10 &
b10 %
#743346
b1 &
b1 %
1#
#743350
b0 &
0#
b0 %
0$
#1733101
b10 !
1"
#1733102
b10 &
b10 %
1$
#1733103
0"
#1733106
b1 &
b1 %
1#
#1733110
b0 &
0#
b0 %
0$
#2788379
b111 !
1"
#2788382
b111 &
b111 %
1$
#2788383
0"
#2788386
b10110 &
b10110 %
#2788390
b1011 &
b1011 %
#2788394
b100010 &
b100010 %
#2788398
b10001 &
b10001 %
#2788402
b110100 &
b110100 %
#2788406
b11010 &
b11010 %
#2788410
b1101 &
b1101 %
#2788414
b101000 &
b101000 %
#2788418
b10100 &
b10100 %
#2788422
b1010 &
b1010 %
#2788426
b101 &
b101 %
#2788430
b10000 &
b10000 %
#2788434
b1000 &
b1000 %
#2788438
b100 &
b100 %
#2788442
b10 &
b10 %
#2788446
b1 &
1#
b1 %
#2788450
b0 &
b0 %
0#
0$
#4500012
