# Hybrid-Full-Adder-and-Subtractor
VLSI project focused on designing and analyzing low-power, high-speed 1-bit hybrid full adder and full subtractor circuits using CMOS and pass-transistor logic.
