// Seed: 2941580952
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4 = id_3;
  assign module_2.id_0 = 0;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3[""==1'd0] = 1;
  wire id_5 = id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
module module_2 (
    output logic id_0,
    output tri1  id_1
);
  always #1 begin : LABEL_0
    if (id_3) id_0 <= #id_3 1'd0;
    else #1;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
