-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of ent_ae
--
-- Generated
--  by:  wig
--  on:  Thu Nov  6 15:54:12 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\..\sigport.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_ae-rtl-a.vhd,v 1.2 2004/08/04 14:29:00 wig Exp $
-- $Date: 2004/08/04 14:29:00 $
-- $Log: ent_ae-rtl-a.vhd,v $
-- Revision 1.2  2004/08/04 14:29:00  wig
-- Check in sigport/verilog testcase.
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.31 2003/10/23 12:13:17 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.17 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of ent_ae
--
architecture rtl of ent_ae is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components


	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings


end rtl;

--
--!End of Architecture/s
-- --------------------------------------------------------------
