#COD lab
- Objective: to design and implement a real (non virtual or simulated) simple but complete computer hardware system

- Experimental tools: vivado 2019.1, Verilog HDL, nexsy4 DDR experimental board

- schedule

	- lab 1. Arithmetic and sorting (1 week)

	- lab 2: register heap and queue (1 week)

	- lab 3： single cycle CPU (1 week)

	- lab 4：Multi cycle CPU (2 weeks)

	- lab 5： Pipeline CPU (3 weeks)

	- lab 6：Comprehensive design (2 weeks)
