verilog xil_defaultlib --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_srn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_s02mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_s02tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_s02sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_s02a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/sim/bd_afc3_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/sim/bd_afc3_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/sim/bd_afc3_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/sim/bd_afc3_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/sim/bd_afc3_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog" --include "../../../../vdma_vga.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../bd/design_1/ip/design_1_rgb888_rgb444_0_0/sim/design_1_rgb888_rgb444_0_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdata_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tuser_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tstrb_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tkeep_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tid_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdest_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tlast_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/top_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/sim/design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../bd/design_1/ipshared/fdda/canny_doubleThreshold.v" \
"../../../bd/design_1/ipshared/fdda/canny_get_gradient.v" \
"../../../bd/design_1/ipshared/fdda/canny_nonLocalMaxValue.v" \
"../../../bd/design_1/ipshared/fdda/cordic_pipline.v" \
"../../../bd/design_1/ipshared/fdda/cordic_sqrt.v" \
"../../../bd/design_1/ipshared/fdda/fifo_ram.v" \
"../../../bd/design_1/ipshared/fdda/image_gaussian_filter.v" \
"../../../bd/design_1/ipshared/fdda/matrix_generate_3x3.v" \
"../../../bd/design_1/ipshared/fdda/one_column_ram.v" \
"../../../bd/design_1/ipshared/fdda/Topmodule.v" \
"../../../bd/design_1/ip/design_1_Topmodule_0_0/sim/design_1_Topmodule_0_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
