WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2733890 heartbeat IPC: 3.6578 cumulative IPC: 3.6578 (Simulation time: 0 hr 0 min 36 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2733891 cumulative IPC: 3.6578 (Simulation time: 0 hr 0 min 36 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2733891 (Simulation time: 0 hr 0 min 36 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 46004507 heartbeat IPC: 0.231104 cumulative IPC: 0.231104 (Simulation time: 0 hr 6 min 30 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 88474889 heartbeat IPC: 0.235459 cumulative IPC: 0.233261 (Simulation time: 0 hr 12 min 16 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 129137444 heartbeat IPC: 0.245927 cumulative IPC: 0.237336 (Simulation time: 0 hr 17 min 44 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 167939763 heartbeat IPC: 0.257717 cumulative IPC: 0.242123 (Simulation time: 0 hr 22 min 59 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 205410051 heartbeat IPC: 0.266879 cumulative IPC: 0.246699 (Simulation time: 0 hr 28 min 2 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 202676161 cumulative IPC: 0.246699 (Simulation time: 0 hr 28 min 2 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 202676161 (Simulation time: 0 hr 28 min 2 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/trigger/benchs/619.lbm_s-2676B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.246699 instructions: 50000004 cycles: 202676161
CPU 0 Branch Prediction Accuracy: 96.0225% MPKI: 0.63708 Average ROB Occupancy at Mispredict: 294.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.63708
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    6174414  HIT:    4142742  MISS:    2031672
LLC LOAD         ACCESS:     507936  HIT:         15  MISS:     507921
LLC RFO          ACCESS:    2819735  HIT:    1299672  MISS:    1520063
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    2820321  HIT:    2816867  MISS:       3454
LLC TRANSLATION  ACCESS:      26422  HIT:      26188  MISS:        234
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1268.87 cycles
cpu0_DTLB TOTAL       ACCESS:   12367911  HIT:   12141413  MISS:     226498
cpu0_DTLB LOAD         ACCESS:   12367911  HIT:   12141413  MISS:     226498
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 156.379 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:  124328617  HIT:    8144342  MISS:  116184275
cpu0_L1D LOAD         ACCESS:   21408151  HIT:    2399992  MISS:   19008159
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:  102027458  HIT:    5744309  MISS:   96283149
cpu0_L1D TRANSLATION  ACCESS:     893008  HIT:         41  MISS:     892967
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 23.1309 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    6268267  HIT:     593339  MISS:    5674928
cpu0_L2C LOAD         ACCESS:     507939  HIT:          0  MISS:     507939
cpu0_L2C RFO          ACCESS:    2864283  HIT:      44545  MISS:    2819738
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    2864301  HIT:     543472  MISS:    2320829
cpu0_L2C TRANSLATION  ACCESS:      31744  HIT:       5322  MISS:      26422
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 466.612 cycles
cpu0_STLB TOTAL       ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB LOAD         ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1099.71 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      95489
  ROW_BUFFER_MISS:    1932729
 AVG DBUS CONGESTED CYCLE:    3.99773
 WQ ROW_BUFFER_HIT:      70850
  ROW_BUFFER_MISS:    1456041  FULL:          0

