Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Nov  3 16:40:53 2022
| Host              : ZERO running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file forw_back_wrapper_timing_summary_routed.rpt -pb forw_back_wrapper_timing_summary_routed.pb -rpx forw_back_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : forw_back_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.614        0.000                      0                45237        0.011        0.000                      0                45237        3.500        0.000                       0                 19186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.614        0.000                      0                45141        0.011        0.000                      0                45141        3.500        0.000                       0                 19186  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.507        0.000                      0                   96        0.193        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 3.951ns (64.856%)  route 2.141ns (35.144%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.814ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.736ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.964     2.171    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/ap_clk
    SLICE_X14Y72         FDRE                                         r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.268 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/Q
                         net (fo=5, routed)           0.701     2.969    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135[12]
    SLICE_X16Y74         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.175 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.203    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2_n_12
    SLICE_X16Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.226 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.254    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2_n_12
    SLICE_X16Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.358 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[31]_i_2/O[3]
                         net (fo=4, routed)           0.418     3.776    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/add_ln28_13_fu_299_p2[28]
    SLICE_X17Y76         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.954 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98/O
                         net (fo=1, routed)           0.009     3.963    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98_n_12
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.155     4.118 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_71/CO[7]
                         net (fo=32, routed)          0.336     4.454    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/p_0_in0_in
    SLICE_X17Y71         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     4.631 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13/O
                         net (fo=1, routed)           0.012     4.643    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13_n_12
    SLICE_X17Y71         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     4.840 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.868    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2_n_12
    SLICE_X17Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.891 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.919    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1_n_12
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.942 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.970    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2_n_12
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.099 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_1/O[6]
                         net (fo=2, routed)           0.509     5.608    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/B[13]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.195     5.803 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     5.803    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     5.895 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     5.895    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[42])
                                                      0.737     6.632 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     6.632    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER.U<42>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     6.691 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     6.691    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA.U_DATA<42>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     7.390 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.390    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.549 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.565    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/PCIN[47]
    DSP48E2_X1Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     8.263 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     8.263    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU.ALU_OUT<0>
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.705    11.872    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/CLK
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.171    12.043    
                         clock uncertainty           -0.176    11.867    
    DSP48E2_X1Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.010    11.877    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.877    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 3.951ns (64.856%)  route 2.141ns (35.144%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.814ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.736ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.964     2.171    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/ap_clk
    SLICE_X14Y72         FDRE                                         r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.268 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/Q
                         net (fo=5, routed)           0.701     2.969    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135[12]
    SLICE_X16Y74         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.175 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.203    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2_n_12
    SLICE_X16Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.226 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.254    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2_n_12
    SLICE_X16Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.358 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[31]_i_2/O[3]
                         net (fo=4, routed)           0.418     3.776    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/add_ln28_13_fu_299_p2[28]
    SLICE_X17Y76         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.954 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98/O
                         net (fo=1, routed)           0.009     3.963    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98_n_12
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.155     4.118 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_71/CO[7]
                         net (fo=32, routed)          0.336     4.454    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/p_0_in0_in
    SLICE_X17Y71         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     4.631 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13/O
                         net (fo=1, routed)           0.012     4.643    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13_n_12
    SLICE_X17Y71         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     4.840 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.868    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2_n_12
    SLICE_X17Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.891 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.919    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1_n_12
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.942 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.970    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2_n_12
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.099 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_1/O[6]
                         net (fo=2, routed)           0.509     5.608    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/B[13]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.195     5.803 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     5.803    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     5.895 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     5.895    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[42])
                                                      0.737     6.632 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     6.632    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER.U<42>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     6.691 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     6.691    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA.U_DATA<42>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     7.390 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.390    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.549 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.565    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/PCIN[47]
    DSP48E2_X1Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     8.263 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     8.263    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU.ALU_OUT<10>
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.705    11.872    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/CLK
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.171    12.043    
                         clock uncertainty           -0.176    11.867    
    DSP48E2_X1Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.010    11.877    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.877    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 3.951ns (64.856%)  route 2.141ns (35.144%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.814ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.736ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.964     2.171    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/ap_clk
    SLICE_X14Y72         FDRE                                         r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.268 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/Q
                         net (fo=5, routed)           0.701     2.969    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135[12]
    SLICE_X16Y74         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.175 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.203    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2_n_12
    SLICE_X16Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.226 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.254    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2_n_12
    SLICE_X16Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.358 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[31]_i_2/O[3]
                         net (fo=4, routed)           0.418     3.776    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/add_ln28_13_fu_299_p2[28]
    SLICE_X17Y76         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.954 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98/O
                         net (fo=1, routed)           0.009     3.963    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98_n_12
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.155     4.118 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_71/CO[7]
                         net (fo=32, routed)          0.336     4.454    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/p_0_in0_in
    SLICE_X17Y71         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     4.631 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13/O
                         net (fo=1, routed)           0.012     4.643    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13_n_12
    SLICE_X17Y71         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     4.840 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.868    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2_n_12
    SLICE_X17Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.891 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.919    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1_n_12
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.942 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.970    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2_n_12
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.099 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_1/O[6]
                         net (fo=2, routed)           0.509     5.608    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/B[13]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.195     5.803 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     5.803    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     5.895 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     5.895    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[42])
                                                      0.737     6.632 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     6.632    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER.U<42>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     6.691 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     6.691    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA.U_DATA<42>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     7.390 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.390    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.549 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.565    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/PCIN[47]
    DSP48E2_X1Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.698     8.263 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     8.263    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.705    11.872    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/CLK
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.171    12.043    
                         clock uncertainty           -0.176    11.867    
    DSP48E2_X1Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.010    11.877    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.877    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 3.951ns (64.856%)  route 2.141ns (35.144%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.814ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.736ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.964     2.171    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/ap_clk
    SLICE_X14Y72         FDRE                                         r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.268 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/Q
                         net (fo=5, routed)           0.701     2.969    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135[12]
    SLICE_X16Y74         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.175 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.203    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2_n_12
    SLICE_X16Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.226 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.254    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2_n_12
    SLICE_X16Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.358 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[31]_i_2/O[3]
                         net (fo=4, routed)           0.418     3.776    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/add_ln28_13_fu_299_p2[28]
    SLICE_X17Y76         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.954 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98/O
                         net (fo=1, routed)           0.009     3.963    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98_n_12
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.155     4.118 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_71/CO[7]
                         net (fo=32, routed)          0.336     4.454    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/p_0_in0_in
    SLICE_X17Y71         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     4.631 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13/O
                         net (fo=1, routed)           0.012     4.643    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13_n_12
    SLICE_X17Y71         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     4.840 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.868    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2_n_12
    SLICE_X17Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.891 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.919    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1_n_12
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.942 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.970    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2_n_12
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.099 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_1/O[6]
                         net (fo=2, routed)           0.509     5.608    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/B[13]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.195     5.803 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     5.803    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     5.895 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     5.895    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[42])
                                                      0.737     6.632 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     6.632    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER.U<42>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     6.691 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     6.691    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA.U_DATA<42>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     7.390 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.390    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.549 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.565    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/PCIN[47]
    DSP48E2_X1Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.698     8.263 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     8.263    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.705    11.872    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/CLK
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.171    12.043    
                         clock uncertainty           -0.176    11.867    
    DSP48E2_X1Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.010    11.877    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.877    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 3.951ns (64.856%)  route 2.141ns (35.144%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.814ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.736ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.964     2.171    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/ap_clk
    SLICE_X14Y72         FDRE                                         r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.268 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/Q
                         net (fo=5, routed)           0.701     2.969    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135[12]
    SLICE_X16Y74         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.175 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.203    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2_n_12
    SLICE_X16Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.226 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.254    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2_n_12
    SLICE_X16Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.358 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[31]_i_2/O[3]
                         net (fo=4, routed)           0.418     3.776    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/add_ln28_13_fu_299_p2[28]
    SLICE_X17Y76         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.954 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98/O
                         net (fo=1, routed)           0.009     3.963    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98_n_12
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.155     4.118 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_71/CO[7]
                         net (fo=32, routed)          0.336     4.454    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/p_0_in0_in
    SLICE_X17Y71         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     4.631 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13/O
                         net (fo=1, routed)           0.012     4.643    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13_n_12
    SLICE_X17Y71         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     4.840 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.868    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2_n_12
    SLICE_X17Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.891 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.919    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1_n_12
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.942 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.970    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2_n_12
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.099 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_1/O[6]
                         net (fo=2, routed)           0.509     5.608    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/B[13]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.195     5.803 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     5.803    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     5.895 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     5.895    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[42])
                                                      0.737     6.632 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     6.632    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER.U<42>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     6.691 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     6.691    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA.U_DATA<42>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     7.390 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.390    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.549 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.565    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/PCIN[47]
    DSP48E2_X1Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.698     8.263 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     8.263    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.705    11.872    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/CLK
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.171    12.043    
                         clock uncertainty           -0.176    11.867    
    DSP48E2_X1Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.010    11.877    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.877    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 3.951ns (64.856%)  route 2.141ns (35.144%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.814ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.736ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.964     2.171    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/ap_clk
    SLICE_X14Y72         FDRE                                         r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.268 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/Q
                         net (fo=5, routed)           0.701     2.969    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135[12]
    SLICE_X16Y74         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.175 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.203    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2_n_12
    SLICE_X16Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.226 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.254    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2_n_12
    SLICE_X16Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.358 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[31]_i_2/O[3]
                         net (fo=4, routed)           0.418     3.776    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/add_ln28_13_fu_299_p2[28]
    SLICE_X17Y76         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.954 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98/O
                         net (fo=1, routed)           0.009     3.963    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98_n_12
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.155     4.118 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_71/CO[7]
                         net (fo=32, routed)          0.336     4.454    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/p_0_in0_in
    SLICE_X17Y71         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     4.631 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13/O
                         net (fo=1, routed)           0.012     4.643    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13_n_12
    SLICE_X17Y71         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     4.840 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.868    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2_n_12
    SLICE_X17Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.891 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.919    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1_n_12
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.942 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.970    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2_n_12
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.099 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_1/O[6]
                         net (fo=2, routed)           0.509     5.608    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/B[13]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.195     5.803 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     5.803    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     5.895 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     5.895    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[42])
                                                      0.737     6.632 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     6.632    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER.U<42>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     6.691 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     6.691    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA.U_DATA<42>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     7.390 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.390    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.549 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.565    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/PCIN[47]
    DSP48E2_X1Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     8.263 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     8.263    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.705    11.872    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/CLK
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.171    12.043    
                         clock uncertainty           -0.176    11.867    
    DSP48E2_X1Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.010    11.877    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.877    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 3.951ns (64.856%)  route 2.141ns (35.144%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.814ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.736ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.964     2.171    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/ap_clk
    SLICE_X14Y72         FDRE                                         r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.268 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/Q
                         net (fo=5, routed)           0.701     2.969    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135[12]
    SLICE_X16Y74         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.175 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.203    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2_n_12
    SLICE_X16Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.226 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.254    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2_n_12
    SLICE_X16Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.358 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[31]_i_2/O[3]
                         net (fo=4, routed)           0.418     3.776    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/add_ln28_13_fu_299_p2[28]
    SLICE_X17Y76         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.954 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98/O
                         net (fo=1, routed)           0.009     3.963    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98_n_12
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.155     4.118 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_71/CO[7]
                         net (fo=32, routed)          0.336     4.454    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/p_0_in0_in
    SLICE_X17Y71         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     4.631 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13/O
                         net (fo=1, routed)           0.012     4.643    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13_n_12
    SLICE_X17Y71         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     4.840 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.868    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2_n_12
    SLICE_X17Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.891 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.919    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1_n_12
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.942 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.970    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2_n_12
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.099 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_1/O[6]
                         net (fo=2, routed)           0.509     5.608    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/B[13]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.195     5.803 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     5.803    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     5.895 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     5.895    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[42])
                                                      0.737     6.632 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     6.632    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER.U<42>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     6.691 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     6.691    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA.U_DATA<42>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     7.390 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.390    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.549 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.565    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/PCIN[47]
    DSP48E2_X1Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.698     8.263 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     8.263    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.705    11.872    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/CLK
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.171    12.043    
                         clock uncertainty           -0.176    11.867    
    DSP48E2_X1Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.010    11.877    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.877    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 3.951ns (64.856%)  route 2.141ns (35.144%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.814ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.736ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.964     2.171    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/ap_clk
    SLICE_X14Y72         FDRE                                         r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.268 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/Q
                         net (fo=5, routed)           0.701     2.969    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135[12]
    SLICE_X16Y74         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.175 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.203    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2_n_12
    SLICE_X16Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.226 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.254    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2_n_12
    SLICE_X16Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.358 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[31]_i_2/O[3]
                         net (fo=4, routed)           0.418     3.776    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/add_ln28_13_fu_299_p2[28]
    SLICE_X17Y76         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.954 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98/O
                         net (fo=1, routed)           0.009     3.963    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98_n_12
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.155     4.118 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_71/CO[7]
                         net (fo=32, routed)          0.336     4.454    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/p_0_in0_in
    SLICE_X17Y71         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     4.631 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13/O
                         net (fo=1, routed)           0.012     4.643    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13_n_12
    SLICE_X17Y71         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     4.840 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.868    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2_n_12
    SLICE_X17Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.891 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.919    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1_n_12
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.942 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.970    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2_n_12
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.099 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_1/O[6]
                         net (fo=2, routed)           0.509     5.608    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/B[13]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.195     5.803 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     5.803    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     5.895 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     5.895    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[42])
                                                      0.737     6.632 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     6.632    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER.U<42>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     6.691 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     6.691    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA.U_DATA<42>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     7.390 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.390    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.549 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.565    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/PCIN[47]
    DSP48E2_X1Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[16])
                                                      0.698     8.263 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     8.263    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.705    11.872    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/CLK
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.171    12.043    
                         clock uncertainty           -0.176    11.867    
    DSP48E2_X1Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.010    11.877    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.877    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 3.951ns (64.856%)  route 2.141ns (35.144%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.814ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.736ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.964     2.171    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/ap_clk
    SLICE_X14Y72         FDRE                                         r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.268 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/Q
                         net (fo=5, routed)           0.701     2.969    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135[12]
    SLICE_X16Y74         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.175 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.203    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2_n_12
    SLICE_X16Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.226 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.254    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2_n_12
    SLICE_X16Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.358 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[31]_i_2/O[3]
                         net (fo=4, routed)           0.418     3.776    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/add_ln28_13_fu_299_p2[28]
    SLICE_X17Y76         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.954 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98/O
                         net (fo=1, routed)           0.009     3.963    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98_n_12
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.155     4.118 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_71/CO[7]
                         net (fo=32, routed)          0.336     4.454    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/p_0_in0_in
    SLICE_X17Y71         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     4.631 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13/O
                         net (fo=1, routed)           0.012     4.643    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13_n_12
    SLICE_X17Y71         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     4.840 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.868    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2_n_12
    SLICE_X17Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.891 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.919    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1_n_12
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.942 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.970    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2_n_12
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.099 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_1/O[6]
                         net (fo=2, routed)           0.509     5.608    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/B[13]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.195     5.803 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     5.803    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     5.895 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     5.895    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[42])
                                                      0.737     6.632 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     6.632    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER.U<42>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     6.691 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     6.691    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA.U_DATA<42>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     7.390 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.390    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.549 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.565    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/PCIN[47]
    DSP48E2_X1Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     8.263 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.263    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.705    11.872    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/CLK
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.171    12.043    
                         clock uncertainty           -0.176    11.867    
    DSP48E2_X1Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.010    11.877    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.877    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 3.951ns (64.856%)  route 2.141ns (35.144%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.814ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.736ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.964     2.171    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/ap_clk
    SLICE_X14Y72         FDRE                                         r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.268 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135_reg[12]/Q
                         net (fo=5, routed)           0.701     2.969    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/indvars_iv12_reg_135[12]
    SLICE_X16Y74         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.175 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.203    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[16]_i_2_n_12
    SLICE_X16Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.226 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.254    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[24]_i_2_n_12
    SLICE_X16Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.358 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/select_ln28_30_reg_736_reg[31]_i_2/O[3]
                         net (fo=4, routed)           0.418     3.776    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/add_ln28_13_fu_299_p2[28]
    SLICE_X17Y76         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.954 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98/O
                         net (fo=1, routed)           0.009     3.963    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_98_n_12
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.155     4.118 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_71/CO[7]
                         net (fo=32, routed)          0.336     4.454    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/p_0_in0_in
    SLICE_X17Y71         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     4.631 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13/O
                         net (fo=1, routed)           0.012     4.643    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_13_n_12
    SLICE_X17Y71         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     4.840 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.868    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_2_n_12
    SLICE_X17Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.891 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.919    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2__0_i_1_n_12
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.942 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.970    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_2_n_12
    SLICE_X17Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.099 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2_i_1/O[6]
                         net (fo=2, routed)           0.509     5.608    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/B[13]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.195     5.803 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     5.803    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     5.895 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     5.895    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[42])
                                                      0.737     6.632 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     6.632    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_MULTIPLIER.U<42>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     6.691 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     6.691    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_M_DATA.U_DATA<42>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     7.390 f  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.390    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.549 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_fu_542_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.565    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/PCIN[47]
    DSP48E2_X1Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.698     8.263 r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     8.263    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.705    11.872    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/CLK
    DSP48E2_X1Y31        DSP_OUTPUT                                   r  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.171    12.043    
                         clock uncertainty           -0.176    11.867    
    DSP48E2_X1Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.010    11.877    forw_back_i/forw_back_0/inst/grp_backward_fu_625/grp_Conv2d_1_fu_693/mul_ln30_reg_758_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.877    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  3.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 forw_back_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1082]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.071ns (33.971%)  route 0.138ns (66.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.765ns (routing 0.736ns, distribution 1.029ns)
  Clock Net Delay (Destination): 2.033ns (routing 0.814ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.765     1.932    forw_back_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X12Y4          FDRE                                         r  forw_back_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1082]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     2.003 r  forw_back_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1082]/Q
                         net (fo=1, routed)           0.138     2.141    forw_back_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIB1
    SLICE_X9Y4           RAMD32                                       r  forw_back_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       2.033     2.240    forw_back_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X9Y4           RAMD32                                       r  forw_back_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB_D1/CLK
                         clock pessimism             -0.174     2.066    
    SLICE_X9Y4           RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.064     2.130    forw_back_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 forw_back_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1154]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.070ns (29.661%)  route 0.166ns (70.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.759ns (routing 0.736ns, distribution 1.023ns)
  Clock Net Delay (Destination): 2.036ns (routing 0.814ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.759     1.926    forw_back_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X3Y9           FDRE                                         r  forw_back_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1154]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.996 r  forw_back_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1154]/Q
                         net (fo=1, routed)           0.166     2.162    forw_back_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIB0
    SLICE_X4Y7           RAMD32                                       r  forw_back_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       2.036     2.243    forw_back_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X4Y7           RAMD32                                       r  forw_back_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB/CLK
                         clock pessimism             -0.174     2.069    
    SLICE_X4Y7           RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     2.151    forw_back_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 forw_back_i/forw_back_0/inst/grp_forward_fu_589/storemerge_reg_392_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/forw_back_0/inst/fc_out_1_0_U/forw_back_fc_out_DeQ_ram_U/ram_reg_0_15_0_0__25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.072ns (32.727%)  route 0.148ns (67.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.752ns (routing 0.736ns, distribution 1.016ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.814ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.752     1.919    forw_back_i/forw_back_0/inst/grp_forward_fu_589/ap_clk
    SLICE_X7Y68          FDRE                                         r  forw_back_i/forw_back_0/inst/grp_forward_fu_589/storemerge_reg_392_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.991 r  forw_back_i/forw_back_0/inst/grp_forward_fu_589/storemerge_reg_392_reg[13]/Q
                         net (fo=3, routed)           0.148     2.139    forw_back_i/forw_back_0/inst/fc_out_1_0_U/forw_back_fc_out_DeQ_ram_U/ram_reg_0_15_0_0__25/D
    SLICE_X9Y64          RAMS32                                       r  forw_back_i/forw_back_0/inst/fc_out_1_0_U/forw_back_fc_out_DeQ_ram_U/ram_reg_0_15_0_0__25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       2.010     2.217    forw_back_i/forw_back_0/inst/fc_out_1_0_U/forw_back_fc_out_DeQ_ram_U/ram_reg_0_15_0_0__25/WCLK
    SLICE_X9Y64          RAMS32                                       r  forw_back_i/forw_back_0/inst/fc_out_1_0_U/forw_back_fc_out_DeQ_ram_U/ram_reg_0_15_0_0__25/SP/CLK
                         clock pessimism             -0.170     2.047    
    SLICE_X9Y64          RAMS32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.080     2.127    forw_back_i/forw_back_0/inst/fc_out_1_0_U/forw_back_fc_out_DeQ_ram_U/ram_reg_0_15_0_0__25/SP
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 forw_back_i/forw_back_0/inst/grp_forward_fu_589/storemerge269_reg_438_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.070ns (31.674%)  route 0.151ns (68.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.747ns (routing 0.736ns, distribution 1.011ns)
  Clock Net Delay (Destination): 2.008ns (routing 0.814ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.747     1.914    forw_back_i/forw_back_0/inst/grp_forward_fu_589/ap_clk
    SLICE_X7Y69          FDRE                                         r  forw_back_i/forw_back_0/inst/grp_forward_fu_589/storemerge269_reg_438_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.984 r  forw_back_i/forw_back_0/inst/grp_forward_fu_589/storemerge269_reg_438_reg[25]/Q
                         net (fo=2, routed)           0.151     2.135    forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_25_25/D
    SLICE_X9Y69          RAMS32                                       r  forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       2.008     2.215    forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_25_25/WCLK
    SLICE_X9Y69          RAMS32                                       r  forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism             -0.170     2.045    
    SLICE_X9Y69          RAMS32 (Hold_H5LUT_SLICEM_CLK_I)
                                                      0.077     2.122    forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 forw_back_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1053]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.073ns (39.247%)  route 0.113ns (60.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.771ns (routing 0.736ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.022ns (routing 0.814ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.771     1.938    forw_back_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X9Y1           FDRE                                         r  forw_back_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     2.011 r  forw_back_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[48]/Q
                         net (fo=2, routed)           0.113     2.124    forw_back_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[29]
    SLICE_X8Y0           FDRE                                         r  forw_back_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1053]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       2.022     2.229    forw_back_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X8Y0           FDRE                                         r  forw_back_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1053]/C
                         clock pessimism             -0.174     2.055    
    SLICE_X8Y0           FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.110    forw_back_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1053]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 forw_back_i/forw_back_0/inst/grp_forward_fu_589/grp_MaxPool2d_1_fu_516/i_0_reg_117_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/forw_back_0/inst/grp_forward_fu_589/grp_MaxPool2d_1_fu_516/zext_ln41_reg_577_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.070ns (40.462%)  route 0.103ns (59.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.757ns (routing 0.736ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.814ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.757     1.924    forw_back_i/forw_back_0/inst/grp_forward_fu_589/grp_MaxPool2d_1_fu_516/ap_clk
    SLICE_X33Y69         FDRE                                         r  forw_back_i/forw_back_0/inst/grp_forward_fu_589/grp_MaxPool2d_1_fu_516/i_0_reg_117_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.994 r  forw_back_i/forw_back_0/inst/grp_forward_fu_589/grp_MaxPool2d_1_fu_516/i_0_reg_117_reg[2]/Q
                         net (fo=11, routed)          0.103     2.097    forw_back_i/forw_back_0/inst/grp_forward_fu_589/grp_MaxPool2d_1_fu_516/col_fu_219_p3[3]
    SLICE_X32Y69         FDRE                                         r  forw_back_i/forw_back_0/inst/grp_forward_fu_589/grp_MaxPool2d_1_fu_516/zext_ln41_reg_577_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.996     2.203    forw_back_i/forw_back_0/inst/grp_forward_fu_589/grp_MaxPool2d_1_fu_516/ap_clk
    SLICE_X32Y69         FDRE                                         r  forw_back_i/forw_back_0/inst/grp_forward_fu_589/grp_MaxPool2d_1_fu_516/zext_ln41_reg_577_reg[3]/C
                         clock pessimism             -0.176     2.027    
    SLICE_X32Y69         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     2.082    forw_back_i/forw_back_0/inst/grp_forward_fu_589/grp_MaxPool2d_1_fu_516/zext_ln41_reg_577_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 forw_back_i/forw_back_0/inst/grp_forward_fu_589/storemerge269_reg_438_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.069ns (50.000%)  route 0.069ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.749ns (routing 0.736ns, distribution 1.013ns)
  Clock Net Delay (Destination): 2.008ns (routing 0.814ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.749     1.916    forw_back_i/forw_back_0/inst/grp_forward_fu_589/ap_clk
    SLICE_X10Y69         FDRE                                         r  forw_back_i/forw_back_0/inst/grp_forward_fu_589/storemerge269_reg_438_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.985 r  forw_back_i/forw_back_0/inst/grp_forward_fu_589/storemerge269_reg_438_reg[24]/Q
                         net (fo=2, routed)           0.069     2.054    forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_24_24/D
    SLICE_X9Y69          RAMS32                                       r  forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       2.008     2.215    forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_24_24/WCLK
    SLICE_X9Y69          RAMS32                                       r  forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_24_24/SP/CLK
                         clock pessimism             -0.236     1.979    
    SLICE_X9Y69          RAMS32 (Hold_H6LUT_SLICEM_CLK_I)
                                                      0.059     2.038    forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_24_24/SP
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 forw_back_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1085]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.073ns (39.037%)  route 0.114ns (60.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.771ns (routing 0.736ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.021ns (routing 0.814ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.771     1.938    forw_back_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X9Y4           FDRE                                         r  forw_back_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     2.011 r  forw_back_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[118]/Q
                         net (fo=2, routed)           0.114     2.125    forw_back_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/D[24]
    SLICE_X8Y3           FDRE                                         r  forw_back_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1085]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       2.021     2.228    forw_back_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X8Y3           FDRE                                         r  forw_back_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1085]/C
                         clock pessimism             -0.174     2.054    
    SLICE_X8Y3           FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.109    forw_back_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1085]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 forw_back_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.070ns (30.837%)  route 0.157ns (69.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.769ns (routing 0.736ns, distribution 1.033ns)
  Clock Net Delay (Destination): 2.035ns (routing 0.814ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.769     1.936    forw_back_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X12Y6          FDRE                                         r  forw_back_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     2.006 r  forw_back_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][4]/Q
                         net (fo=1, routed)           0.157     2.163    forw_back_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIA0
    SLICE_X5Y6           RAMD32                                       r  forw_back_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       2.035     2.242    forw_back_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X5Y6           RAMD32                                       r  forw_back_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA/CLK
                         clock pessimism             -0.174     2.068    
    SLICE_X5Y6           RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.079     2.147    forw_back_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 forw_back_i/forw_back_0/inst/grp_forward_fu_589/storemerge_reg_392_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/forw_back_0/inst/fc_out_1_0_U/forw_back_fc_out_DeQ_ram_U/ram_reg_0_15_0_0__36/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.072ns (31.441%)  route 0.157ns (68.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.746ns (routing 0.736ns, distribution 1.010ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.814ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.746     1.913    forw_back_i/forw_back_0/inst/grp_forward_fu_589/ap_clk
    SLICE_X8Y70          FDRE                                         r  forw_back_i/forw_back_0/inst/grp_forward_fu_589/storemerge_reg_392_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.985 r  forw_back_i/forw_back_0/inst/grp_forward_fu_589/storemerge_reg_392_reg[18]/Q
                         net (fo=3, routed)           0.157     2.142    forw_back_i/forw_back_0/inst/fc_out_1_0_U/forw_back_fc_out_DeQ_ram_U/ram_reg_0_15_0_0__36/D
    SLICE_X9Y65          RAMS32                                       r  forw_back_i/forw_back_0/inst/fc_out_1_0_U/forw_back_fc_out_DeQ_ram_U/ram_reg_0_15_0_0__36/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       2.010     2.217    forw_back_i/forw_back_0/inst/fc_out_1_0_U/forw_back_fc_out_DeQ_ram_U/ram_reg_0_15_0_0__36/WCLK
    SLICE_X9Y65          RAMS32                                       r  forw_back_i/forw_back_0/inst/fc_out_1_0_U/forw_back_fc_out_DeQ_ram_U/ram_reg_0_15_0_0__36/SP/CLK
                         clock pessimism             -0.170     2.047    
    SLICE_X9Y65          RAMS32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.079     2.126    forw_back_i/forw_back_0/inst/fc_out_1_0_U/forw_back_fc_out_DeQ_ram_U/ram_reg_0_15_0_0__36/SP
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X1Y22  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grad_0_U/backward_grad_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X1Y22  forw_back_i/forw_back_0/inst/grp_backward_fu_625/grad_0_U/backward_grad_0_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X3Y24  forw_back_i/forw_back_0/inst/grp_backward_fu_625/pool_grad_1_U/backward_pool_grarcU_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X3Y24  forw_back_i/forw_back_0/inst/grp_backward_fu_625/pool_grad_1_U/backward_pool_grarcU_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y12  forw_back_i/forw_back_0/inst/grp_forward_fu_589/max_poo_out_2_U/forward_max_poo_ofYi_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y9   forw_back_i/forw_back_0/inst/grp_backward_fu_625/wgrad_1_U/backward_wgrad_1_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X0Y20  forw_back_i/forw_back_0/inst/grp_backward_fu_625/wgrad_2_U/backward_wgrad_2_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y68   forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y68   forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y68   forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y68   forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y9   forw_back_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y68   forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y68   forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y68   forw_back_i/forw_back_0/inst/grp_forward_fu_589/fc_out_2_0_U/forward_fc_out_2_0_ram_U/ram_reg_0_15_10_10/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.507ns  (required time - arrival time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.214ns (18.576%)  route 0.938ns (81.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 11.915 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.814ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.736ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.976     2.183    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y31          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.282 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.338     2.620    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y22          LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.115     2.735 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.600     3.335    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X2Y23          FDCE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.748    11.915    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y23          FDCE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.174    12.089    
                         clock uncertainty           -0.176    11.914    
    SLICE_X2Y23          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    11.842    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  8.507    

Slack (MET) :             8.507ns  (required time - arrival time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.214ns (18.576%)  route 0.938ns (81.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 11.915 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.814ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.736ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.976     2.183    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y31          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.282 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.338     2.620    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y22          LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.115     2.735 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.600     3.335    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X2Y23          FDCE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.748    11.915    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y23          FDCE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.174    12.089    
                         clock uncertainty           -0.176    11.914    
    SLICE_X2Y23          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    11.842    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  8.507    

Slack (MET) :             8.507ns  (required time - arrival time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.214ns (18.576%)  route 0.938ns (81.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 11.915 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.814ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.736ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.976     2.183    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y31          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.282 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.338     2.620    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y22          LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.115     2.735 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.600     3.335    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X2Y23          FDCE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.748    11.915    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y23          FDCE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.174    12.089    
                         clock uncertainty           -0.176    11.914    
    SLICE_X2Y23          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    11.842    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  8.507    

Slack (MET) :             8.507ns  (required time - arrival time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.214ns (18.576%)  route 0.938ns (81.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 11.915 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.814ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.736ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.976     2.183    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y31          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.282 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.338     2.620    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y22          LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.115     2.735 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.600     3.335    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X2Y23          FDCE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.748    11.915    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y23          FDCE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.174    12.089    
                         clock uncertainty           -0.176    11.914    
    SLICE_X2Y23          FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072    11.842    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  8.507    

Slack (MET) :             8.511ns  (required time - arrival time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.214ns (18.576%)  route 0.938ns (81.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 11.919 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.814ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.736ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.976     2.183    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y31          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.282 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.338     2.620    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y22          LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.115     2.735 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.600     3.335    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X2Y23          FDPE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.752    11.919    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X2Y23          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.174    12.093    
                         clock uncertainty           -0.176    11.918    
    SLICE_X2Y23          FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.072    11.846    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.846    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  8.511    

Slack (MET) :             8.511ns  (required time - arrival time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.214ns (18.576%)  route 0.938ns (81.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 11.919 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.814ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.736ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.976     2.183    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y31          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.282 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.338     2.620    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y22          LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.115     2.735 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.600     3.335    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X2Y23          FDPE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.752    11.919    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X2Y23          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.174    12.093    
                         clock uncertainty           -0.176    11.918    
    SLICE_X2Y23          FDPE (Recov_GFF2_SLICEL_C_PRE)
                                                     -0.072    11.846    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         11.846    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  8.511    

Slack (MET) :             8.511ns  (required time - arrival time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.214ns (18.576%)  route 0.938ns (81.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 11.919 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.814ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.736ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.976     2.183    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y31          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.282 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.338     2.620    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y22          LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.115     2.735 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.600     3.335    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X2Y23          FDCE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.752    11.919    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y23          FDCE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.174    12.093    
                         clock uncertainty           -0.176    11.918    
    SLICE_X2Y23          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072    11.846    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.846    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  8.511    

Slack (MET) :             8.527ns  (required time - arrival time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.213ns (18.883%)  route 0.915ns (81.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 11.909 - 10.000 ) 
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.814ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.736ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.974     2.181    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y33          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.280 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.211     2.491    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X6Y32          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     2.605 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.704     3.309    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y30          FDPE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.742    11.909    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y30          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.174    12.083    
                         clock uncertainty           -0.176    11.908    
    SLICE_X6Y30          FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.072    11.836    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -3.309    
  -------------------------------------------------------------------
                         slack                                  8.527    

Slack (MET) :             8.527ns  (required time - arrival time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.213ns (18.883%)  route 0.915ns (81.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 11.909 - 10.000 ) 
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.814ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.736ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.974     2.181    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y33          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.280 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.211     2.491    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X6Y32          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     2.605 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.704     3.309    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y30          FDPE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.742    11.909    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y30          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.174    12.083    
                         clock uncertainty           -0.176    11.908    
    SLICE_X6Y30          FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.072    11.836    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -3.309    
  -------------------------------------------------------------------
                         slack                                  8.527    

Slack (MET) :             8.527ns  (required time - arrival time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.213ns (18.883%)  route 0.915ns (81.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 11.909 - 10.000 ) 
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.814ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.736ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.974     2.181    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y33          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.280 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.211     2.491    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X6Y32          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     2.605 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.704     3.309    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X6Y30          FDPE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.742    11.909    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y30          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.174    12.083    
                         clock uncertainty           -0.176    11.908    
    SLICE_X6Y30          FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.072    11.836    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -3.309    
  -------------------------------------------------------------------
                         slack                                  8.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.061ns (27.602%)  route 0.160ns (72.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.005ns (routing 0.411ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.457ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.005     1.116    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y32          FDRE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.155 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.181    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y32          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.203 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.134     1.337    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y32          FDCE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.134     1.272    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y32          FDCE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.108     1.164    
    SLICE_X4Y32          FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.144    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.061ns (27.602%)  route 0.160ns (72.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.005ns (routing 0.411ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.457ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.005     1.116    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y32          FDRE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.155 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.181    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y32          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.203 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.134     1.337    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y32          FDCE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.134     1.272    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y32          FDCE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.108     1.164    
    SLICE_X4Y32          FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.144    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.061ns (27.602%)  route 0.160ns (72.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.005ns (routing 0.411ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.457ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.005     1.116    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y32          FDRE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.155 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.181    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y32          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.203 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.134     1.337    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X4Y32          FDPE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.134     1.272    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X4Y32          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.108     1.164    
    SLICE_X4Y32          FDPE (Remov_BFF_SLICEM_C_PRE)
                                                     -0.020     1.144    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.061ns (27.602%)  route 0.160ns (72.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.005ns (routing 0.411ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.457ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.005     1.116    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y32          FDRE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.155 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.181    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y32          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.203 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.134     1.337    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X4Y32          FDPE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.134     1.272    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X4Y32          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.108     1.164    
    SLICE_X4Y32          FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.144    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.061ns (27.602%)  route 0.160ns (72.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.005ns (routing 0.411ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.457ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.005     1.116    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y32          FDRE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.155 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.181    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y32          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.203 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.134     1.337    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X4Y32          FDCE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.134     1.272    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X4Y32          FDCE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.108     1.164    
    SLICE_X4Y32          FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.144    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.061ns (27.602%)  route 0.160ns (72.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.005ns (routing 0.411ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.457ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.005     1.116    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y32          FDRE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.155 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.181    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y32          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.203 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.134     1.337    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X4Y32          FDCE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.134     1.272    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X4Y32          FDCE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.108     1.164    
    SLICE_X4Y32          FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.144    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.061ns (27.727%)  route 0.159ns (72.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.005ns (routing 0.411ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.457ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.005     1.116    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y32          FDRE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.155 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.181    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y32          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.203 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.133     1.336    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y32          FDPE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.132     1.270    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y32          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.108     1.162    
    SLICE_X4Y32          FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.142    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.061ns (27.727%)  route 0.159ns (72.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.005ns (routing 0.411ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.457ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.005     1.116    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y32          FDRE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.155 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.181    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y32          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.203 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.133     1.336    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y32          FDPE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.132     1.270    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y32          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.108     1.162    
    SLICE_X4Y32          FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.142    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.061ns (27.727%)  route 0.159ns (72.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.005ns (routing 0.411ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.457ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.005     1.116    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y32          FDRE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.155 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.181    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y32          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.203 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.133     1.336    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y32          FDPE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.132     1.270    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y32          FDPE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.108     1.162    
    SLICE_X4Y32          FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.142    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.061ns (27.727%)  route 0.159ns (72.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.005ns (routing 0.411ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.457ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.005     1.116    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y32          FDRE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.155 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.181    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y32          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.203 f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.133     1.336    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y32          FDCE                                         f  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  forw_back_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    forw_back_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  forw_back_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=19713, routed)       1.132     1.270    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y32          FDCE                                         r  forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.108     1.162    
    SLICE_X4Y32          FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.142    forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.194    





