
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -167.04

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.33

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.33

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[309]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3444.74    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.81    0.66    1.10 ^ gen_regfile_ff.register_file_i.rf_reg_q[309]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[309]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.20    1.20   library removal time
                                  1.20   data required time
-----------------------------------------------------------------------------
                                  1.20   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                 -0.09   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.12    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.92    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    4.74    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[309]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3444.74    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.81    0.66    1.10 ^ gen_regfile_ff.register_file_i.rf_reg_q[309]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.10   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[309]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.14    2.06   library recovery time
                                  2.06   data required time
-----------------------------------------------------------------------------
                                  2.06   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  0.96   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.04    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.71    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   22.90    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   39.92    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   48.87    0.05    0.08    0.25 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.06    0.01    0.25 ^ _16527_/A (BUF_X2)
    19   49.99    0.06    0.08    0.34 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.00    0.34 ^ _18242_/A (BUF_X2)
    10   18.78    0.02    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18263_/A (BUF_X2)
    10   30.98    0.04    0.06    0.44 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.44 ^ _18264_/A (BUF_X2)
    10   29.54    0.03    0.06    0.50 ^ _18264_/Z (BUF_X2)
                                         _12381_ (net)
                  0.03    0.00    0.50 ^ _18458_/S (MUX2_X1)
     1    1.64    0.01    0.06    0.57 v _18458_/Z (MUX2_X1)
                                         _12567_ (net)
                  0.01    0.00    0.57 v _18462_/A (MUX2_X1)
     1    1.57    0.01    0.06    0.62 v _18462_/Z (MUX2_X1)
                                         _12571_ (net)
                  0.01    0.00    0.62 v _18470_/A (MUX2_X1)
     1    1.60    0.01    0.06    0.68 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.68 v _18471_/B1 (AOI21_X1)
     8   31.09    0.15    0.17    0.85 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.15    0.01    0.86 ^ _20600_/A (MUX2_X1)
     7   16.72    0.04    0.09    0.96 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.96 ^ _20998_/A (BUF_X1)
    10   22.21    0.05    0.08    1.04 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.04 ^ _21067_/A2 (NAND2_X1)
     1    3.57    0.02    0.03    1.07 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.07 v _30197_/B (FA_X1)
     1    4.11    0.02    0.13    1.19 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.19 ^ _30199_/A (FA_X1)
     1    4.05    0.02    0.09    1.29 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.29 v _30202_/B (FA_X1)
     1    4.35    0.02    0.13    1.41 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.41 ^ _30207_/A (FA_X1)
     1    4.04    0.02    0.09    1.51 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.51 v _30211_/A (FA_X1)
     1    4.21    0.02    0.12    1.63 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.63 ^ _30212_/A (FA_X1)
     1    1.64    0.01    0.09    1.72 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.72 v _21502_/A (INV_X1)
     1    3.56    0.01    0.02    1.74 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.74 ^ _30538_/A (HA_X1)
     1    1.19    0.02    0.05    1.78 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.78 ^ _23588_/A (BUF_X1)
     5    9.14    0.02    0.04    1.82 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.82 ^ _23632_/A2 (NAND3_X1)
     1    1.63    0.02    0.02    1.85 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.85 v _23633_/A3 (NOR3_X1)
     2    4.56    0.05    0.07    1.92 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.05    0.00    1.92 ^ _23682_/A2 (NOR2_X1)
     1    3.03    0.01    0.02    1.94 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.94 v _23683_/B2 (AOI21_X2)
     5   14.12    0.05    0.06    2.00 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.05    0.00    2.00 ^ _23908_/A3 (AND4_X1)
     2    3.65    0.02    0.07    2.07 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.07 ^ _23966_/A1 (NOR2_X1)
     1    4.37    0.01    0.01    2.09 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.09 v _23969_/B2 (AOI221_X2)
     2    4.75    0.05    0.08    2.17 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.17 ^ _23970_/B (XNOR2_X1)
     1    5.92    0.04    0.06    2.23 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.04    0.00    2.23 ^ _23971_/B (MUX2_X1)
     2    5.53    0.02    0.05    2.28 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.28 ^ _23972_/B2 (AOI221_X2)
     1    5.32    0.02    0.03    2.31 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.31 v _23981_/A1 (NOR4_X2)
     4   14.00    0.09    0.11    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.09    0.00    2.42 ^ _24666_/A (BUF_X2)
    10   18.72    0.02    0.05    2.47 ^ _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.02    0.00    2.47 ^ _24830_/B2 (OAI21_X1)
     1    1.39    0.01    0.02    2.49 v _24830_/ZN (OAI21_X1)
                                         _01737_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[309]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3444.74    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.81    0.66    1.10 ^ gen_regfile_ff.register_file_i.rf_reg_q[309]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.10   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[309]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.14    2.06   library recovery time
                                  2.06   data required time
-----------------------------------------------------------------------------
                                  2.06   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  0.96   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.04    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.71    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   22.90    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   39.92    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   48.87    0.05    0.08    0.25 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.06    0.01    0.25 ^ _16527_/A (BUF_X2)
    19   49.99    0.06    0.08    0.34 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.00    0.34 ^ _18242_/A (BUF_X2)
    10   18.78    0.02    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18263_/A (BUF_X2)
    10   30.98    0.04    0.06    0.44 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.44 ^ _18264_/A (BUF_X2)
    10   29.54    0.03    0.06    0.50 ^ _18264_/Z (BUF_X2)
                                         _12381_ (net)
                  0.03    0.00    0.50 ^ _18458_/S (MUX2_X1)
     1    1.64    0.01    0.06    0.57 v _18458_/Z (MUX2_X1)
                                         _12567_ (net)
                  0.01    0.00    0.57 v _18462_/A (MUX2_X1)
     1    1.57    0.01    0.06    0.62 v _18462_/Z (MUX2_X1)
                                         _12571_ (net)
                  0.01    0.00    0.62 v _18470_/A (MUX2_X1)
     1    1.60    0.01    0.06    0.68 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.68 v _18471_/B1 (AOI21_X1)
     8   31.09    0.15    0.17    0.85 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.15    0.01    0.86 ^ _20600_/A (MUX2_X1)
     7   16.72    0.04    0.09    0.96 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.96 ^ _20998_/A (BUF_X1)
    10   22.21    0.05    0.08    1.04 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.04 ^ _21067_/A2 (NAND2_X1)
     1    3.57    0.02    0.03    1.07 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.07 v _30197_/B (FA_X1)
     1    4.11    0.02    0.13    1.19 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.19 ^ _30199_/A (FA_X1)
     1    4.05    0.02    0.09    1.29 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.29 v _30202_/B (FA_X1)
     1    4.35    0.02    0.13    1.41 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.41 ^ _30207_/A (FA_X1)
     1    4.04    0.02    0.09    1.51 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.51 v _30211_/A (FA_X1)
     1    4.21    0.02    0.12    1.63 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.63 ^ _30212_/A (FA_X1)
     1    1.64    0.01    0.09    1.72 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.72 v _21502_/A (INV_X1)
     1    3.56    0.01    0.02    1.74 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.74 ^ _30538_/A (HA_X1)
     1    1.19    0.02    0.05    1.78 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.78 ^ _23588_/A (BUF_X1)
     5    9.14    0.02    0.04    1.82 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.82 ^ _23632_/A2 (NAND3_X1)
     1    1.63    0.02    0.02    1.85 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.85 v _23633_/A3 (NOR3_X1)
     2    4.56    0.05    0.07    1.92 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.05    0.00    1.92 ^ _23682_/A2 (NOR2_X1)
     1    3.03    0.01    0.02    1.94 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.94 v _23683_/B2 (AOI21_X2)
     5   14.12    0.05    0.06    2.00 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.05    0.00    2.00 ^ _23908_/A3 (AND4_X1)
     2    3.65    0.02    0.07    2.07 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.07 ^ _23966_/A1 (NOR2_X1)
     1    4.37    0.01    0.01    2.09 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.09 v _23969_/B2 (AOI221_X2)
     2    4.75    0.05    0.08    2.17 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.17 ^ _23970_/B (XNOR2_X1)
     1    5.92    0.04    0.06    2.23 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.04    0.00    2.23 ^ _23971_/B (MUX2_X1)
     2    5.53    0.02    0.05    2.28 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.28 ^ _23972_/B2 (AOI221_X2)
     1    5.32    0.02    0.03    2.31 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.31 v _23981_/A1 (NOR4_X2)
     4   14.00    0.09    0.11    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.09    0.00    2.42 ^ _24666_/A (BUF_X2)
    10   18.72    0.02    0.05    2.47 ^ _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.02    0.00    2.47 ^ _24830_/B2 (OAI21_X1)
     1    1.39    0.01    0.02    2.49 v _24830_/ZN (OAI21_X1)
                                         _01737_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.25   -0.05 (VIOLATED)
_20328_/ZN                              0.20    0.24   -0.04 (VIOLATED)
_22217_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22344_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22284_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_26507_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_22217_/ZN                             23.23   40.80  -17.57 (VIOLATED)
_20328_/ZN                             16.02   33.02  -17.00 (VIOLATED)
_22344_/ZN                             23.23   40.13  -16.90 (VIOLATED)
_22284_/ZN                             23.23   39.83  -16.60 (VIOLATED)
_20440_/ZN                             10.47   24.17  -13.70 (VIOLATED)
_27512_/ZN                             23.23   36.70  -13.47 (VIOLATED)
_19924_/ZN                             25.33   37.29  -11.97 (VIOLATED)
_18429_/ZN                             26.02   37.98  -11.96 (VIOLATED)
_27504_/ZN                             23.23   34.99  -11.75 (VIOLATED)
_19553_/ZN                             26.02   37.61  -11.59 (VIOLATED)
_24776_/ZN                             16.02   27.38  -11.36 (VIOLATED)
_18977_/ZN                             26.02   37.33  -11.31 (VIOLATED)
_27522_/ZN                             23.23   34.49  -11.26 (VIOLATED)
_22176_/ZN                             23.23   34.41  -11.18 (VIOLATED)
_26507_/ZN                             13.01   23.92  -10.91 (VIOLATED)
_19183_/ZN                             26.70   37.56  -10.86 (VIOLATED)
_22052_/ZN                             23.23   34.08  -10.85 (VIOLATED)
_18417_/ZN                             26.02   36.80  -10.78 (VIOLATED)
_19731_/ZN                             26.02   36.71  -10.70 (VIOLATED)
_19370_/ZN                             26.02   35.73   -9.71 (VIOLATED)
_17048_/Z                              25.33   34.42   -9.09 (VIOLATED)
_18225_/ZN                             26.02   35.04   -9.02 (VIOLATED)
_18055_/ZN                             28.99   37.98   -8.99 (VIOLATED)
_22911_/ZN                             10.47   19.39   -8.91 (VIOLATED)
_22133_/ZN                             23.23   32.03   -8.79 (VIOLATED)
_22089_/ZN                             23.23   31.92   -8.69 (VIOLATED)
_22073_/ZN                             23.23   31.87   -8.64 (VIOLATED)
_20319_/Z                              25.33   33.55   -8.22 (VIOLATED)
_17534_/ZN                             13.81   22.00   -8.19 (VIOLATED)
_18603_/ZN                             26.02   33.95   -7.94 (VIOLATED)
_18215_/ZN                             26.02   33.69   -7.68 (VIOLATED)
_20318_/Z                              25.33   32.83   -7.50 (VIOLATED)
_25831_/ZN                             10.47   17.91   -7.44 (VIOLATED)
_18471_/ZN                             25.33   31.09   -5.76 (VIOLATED)
_20147_/ZN                             10.47   15.93   -5.45 (VIOLATED)
_18615_/ZN                             28.99   33.98   -4.99 (VIOLATED)
_18358_/ZN                             25.33   29.66   -4.33 (VIOLATED)
_18303_/ZN                             25.33   29.59   -4.26 (VIOLATED)
_20352_/ZN                             16.02   20.15   -4.13 (VIOLATED)
_17619_/ZN                             16.02   19.90   -3.88 (VIOLATED)
_20890_/ZN                             16.02   19.47   -3.45 (VIOLATED)
_17600_/ZN                             16.02   19.47   -3.44 (VIOLATED)
_18028_/ZN                             26.02   29.37   -3.36 (VIOLATED)
_22363_/ZN                             26.05   28.71   -2.66 (VIOLATED)
_19384_/ZN                             26.70   29.21   -2.51 (VIOLATED)
_23513_/ZN                             13.81   15.77   -1.97 (VIOLATED)
_17917_/ZN                             25.33   26.77   -1.44 (VIOLATED)
_20148_/ZN                             10.47   11.76   -1.29 (VIOLATED)
_19863_/ZN                             25.33   26.58   -1.25 (VIOLATED)
_23322_/ZN                             10.47   11.43   -0.96 (VIOLATED)
_22868_/ZN                             10.47   11.33   -0.86 (VIOLATED)
_17872_/ZN                             25.33   26.11   -0.78 (VIOLATED)
_22883_/ZN                             16.02   16.70   -0.67 (VIOLATED)
_18991_/ZN                             31.74   32.32   -0.58 (VIOLATED)
_17229_/ZN                             16.02   16.35   -0.32 (VIOLATED)
_19681_/ZN                             25.33   25.65   -0.32 (VIOLATED)
_23367_/ZN                             16.02   16.18   -0.15 (VIOLATED)
_28321_/ZN                             16.02   16.11   -0.09 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.04712402820587158

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2374

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-17.565275192260742

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.23150062561035

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7561

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 8

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 58

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1117

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 940

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16524_/Z (BUF_X4)
   0.04    0.16 ^ _16525_/Z (BUF_X4)
   0.09    0.25 ^ _16526_/Z (BUF_X2)
   0.09    0.34 ^ _16527_/Z (BUF_X2)
   0.05    0.39 ^ _18242_/Z (BUF_X2)
   0.06    0.44 ^ _18263_/Z (BUF_X2)
   0.06    0.50 ^ _18264_/Z (BUF_X2)
   0.06    0.57 v _18458_/Z (MUX2_X1)
   0.06    0.62 v _18462_/Z (MUX2_X1)
   0.06    0.68 v _18470_/Z (MUX2_X1)
   0.17    0.85 ^ _18471_/ZN (AOI21_X1)
   0.11    0.96 ^ _20600_/Z (MUX2_X1)
   0.08    1.04 ^ _20998_/Z (BUF_X1)
   0.03    1.07 v _21067_/ZN (NAND2_X1)
   0.13    1.19 ^ _30197_/S (FA_X1)
   0.09    1.29 v _30199_/S (FA_X1)
   0.13    1.41 ^ _30202_/S (FA_X1)
   0.09    1.51 v _30207_/S (FA_X1)
   0.12    1.63 ^ _30211_/S (FA_X1)
   0.09    1.72 v _30212_/S (FA_X1)
   0.02    1.74 ^ _21502_/ZN (INV_X1)
   0.05    1.78 ^ _30538_/S (HA_X1)
   0.04    1.82 ^ _23588_/Z (BUF_X1)
   0.02    1.85 v _23632_/ZN (NAND3_X1)
   0.07    1.92 ^ _23633_/ZN (NOR3_X1)
   0.02    1.94 v _23682_/ZN (NOR2_X1)
   0.06    2.00 ^ _23683_/ZN (AOI21_X2)
   0.07    2.07 ^ _23908_/ZN (AND4_X1)
   0.01    2.09 v _23966_/ZN (NOR2_X1)
   0.08    2.17 ^ _23969_/ZN (AOI221_X2)
   0.06    2.23 ^ _23970_/ZN (XNOR2_X1)
   0.05    2.28 ^ _23971_/Z (MUX2_X1)
   0.03    2.31 v _23972_/ZN (AOI221_X2)
   0.11    2.42 ^ _23981_/ZN (NOR4_X2)
   0.05    2.47 ^ _24666_/Z (BUF_X2)
   0.02    2.49 v _24830_/ZN (OAI21_X1)
   0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_/D (DFFR_X1)
           2.49   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.49   data arrival time
---------------------------------------------------------
          -0.33   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4929

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3344

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.414096

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e-02   1.49e-03   1.56e-04   1.28e-02  16.4%
Combinational          2.99e-02   3.45e-02   4.29e-04   6.48e-02  83.1%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.10e-02   3.64e-02   5.85e-04   7.79e-02 100.0%
                          52.6%      46.7%       0.8%
