<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>GICR_INVALLR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GICR_INVALLR, Redistributor Invalidate All Register</h1><p>The GICR_INVALLR characteristics are:</p><h2>Purpose</h2><p>Invalidates any cached configuration data of all physical LPIs, causing the GIC to reload the interrupt configuration from the physical LPI Configuration table at the address specified by <a href="ext-gicr_propbaser.html">GICR_PROPBASER</a>.</p><h2>Configuration</h2><p></p><p>A copy of this register is provided for each Redistributor.</p><h2>Attributes</h2><p>GICR_INVALLR is a 64-bit register.</p><h2>Field descriptions</h2><p>The GICR_INVALLR bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#V_63"><ins class="nocount">V</ins></a><a href="#0_63"><del class="nocount">RES0</del></a></td><td class="lr" colspan="15"><a href="#0_62"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="16"><a href="#V_47"><ins class="nocount">V</ins></a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_31">RES0</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="V_63"><ins>V,</ins><del>Bits</del> <ins>bit </ins>[63<del>:0</del>]
              <div style="font-size:smaller;"><br/><ins>When GICv4.1 is implemented:
                </ins></div></h4><p><ins>Indicates whether the INTID is virtual or physical.</ins></p><table class="valuetable"><tr><th><ins>V</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b0</ins></td><td><p><ins>Invalidate is for a physical INTID.</ins></p></td></tr><tr><td class="bitfield"><ins>0b1</ins></td><td><p><ins>Invalidate is for a virtual INTID.</ins></p></td></tr></table><h4 id="0_63"><div style="font-size:smaller;"><br/><ins>
              Otherwise:
            </ins></div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="0_62"><ins>
                Bits [62:48]
              </ins></h4><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><h4 id="V_47"><ins>V, bits [47:32]
                  </ins><div style="font-size:smaller;"><br/><ins>When GICv4.1 is implemented:
                </ins></div></h4><p><ins>When GICR_INVLPIR.V == 0, this field is </ins><span class="arm-defined-word"><ins>RES0</ins></span></p><p><ins>When GICR_INVLPIR.V == 1, this field is the target vPEID of the invalidate.</ins></p><div class="note"><span class="note-header"><ins class="nocount">Note</ins></span><p><ins>The size of this field is </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>, and is specified by the </ins><a href="ext-gicd_typer2.html"><ins>GICD_TYPER2</ins></a><ins>.VIL and </ins><a href="ext-gicd_typer2.html"><ins>GICD_TYPER2</ins></a><ins>.VID fields. Unimplemented bits are </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p></div><h4 id="0_47"><div style="font-size:smaller;"><br/><ins>
              Otherwise:
            </ins></div></h4><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><h4 id="0_31"><ins>
                Bits [31:0]
              </ins></h4><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><div class="text_after_fields"><div class="note"><span class="note-header">Note</span><p>If any LPI has been forwarded to the PE and a valid write to GICR_INVALLR is received, the Redistributor must ensure it reloads its properties from memory. This has no effect on the forwarded LPI if it has already been activated.</p></div></div><h2>Accessing the GICR_INVALLR</h2><p>This register is mandatory in an implementation that supports LPIs and does not include an ITS. The functionality is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> in an implementation that does include an ITS.</p><p>Writes to this register have no effect if no physical LPIs are currently stored in the local Redistributor cache.</p><h4>GICR_INVALLR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Redistributor</td><td>RD_base</td><td><span class="hexnumber">0x00B0</span></td><td>GICR_INVALLR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0b0
            accesses to this register are <span class="access_level">WO</span>.
          </li><li>When IsAccessSecure()
            accesses to this register are <span class="access_level">WO</span>.
          </li><li>When !IsAccessSecure()
            accesses to this register are <span class="access_level">WO</span>.
          </li></ul><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>