
*** Running vivado
    with args -log FIR_filter_unit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR_filter_unit.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FIR_filter_unit.tcl -notrace
Command: synth_design -top FIR_filter_unit -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3924 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 455.262 ; gain = 95.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_filter_unit' [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/FIR_filter_unit.vhd:46]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Control_Unit' declared at 'C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/Control_Unit.vhd:11' bound to instance 'CU' of component 'Control_Unit' [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/FIR_filter_unit.vhd:100]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/Control_Unit.vhd:21]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/dff_delay.vhd:9' bound to instance 'dff0' of component 'DFF' [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/Control_Unit.vhd:66]
INFO: [Synth 8-638] synthesizing module 'DFF' [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/dff_delay.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'DFF' (1#1) [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/dff_delay.vhd:16]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/dff_delay.vhd:9' bound to instance 'dff1' of component 'DFF' [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/Control_Unit.vhd:67]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'depth_reg' declared at 'C:/Users/gamin/Downloads/FIR_vhdl_files/depth_reg.vhd:13' bound to instance 'depth' of component 'depth_reg' [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/Control_Unit.vhd:69]
INFO: [Synth 8-638] synthesizing module 'depth_reg' [C:/Users/gamin/Downloads/FIR_vhdl_files/depth_reg.vhd:23]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'depth_reg' (2#1) [C:/Users/gamin/Downloads/FIR_vhdl_files/depth_reg.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (3#1) [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/Control_Unit.vhd:21]
	Parameter coeff_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/ROM.vhd:35' bound to instance 'ROM_memory' of component 'ROM' [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/FIR_filter_unit.vhd:106]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/ROM.vhd:45]
	Parameter coeff_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ROM' (4#1) [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/ROM.vhd:45]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM' declared at 'C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/RAM.vhd:35' bound to instance 'RAM_memory' of component 'RAM' [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/FIR_filter_unit.vhd:110]
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/RAM.vhd:47]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM' (5#1) [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/RAM.vhd:47]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MAC' declared at 'C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/MAC.vhd:35' bound to instance 'MAC_Unit' of component 'MAC' [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/FIR_filter_unit.vhd:114]
INFO: [Synth 8-638] synthesizing module 'MAC' [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/MAC.vhd:47]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MAC' (6#1) [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/MAC.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'FIR_filter_unit' (7#1) [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sources_1/new/FIR_filter_unit.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 511.629 ; gain = 152.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 511.629 ; gain = 152.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 511.629 ; gain = 152.262
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/constrs_1/new/constr_v0.xdc]
Finished Parsing XDC File [C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/constrs_1/new/constr_v0.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.016 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 851.016 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 851.016 ; gain = 491.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 851.016 ; gain = 491.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 851.016 ; gain = 491.648
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 851.016 ; gain = 491.648
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'CU/dff0' (DFF) to 'CU/dff1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module depth_reg 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Control_Unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ROM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
Module RAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MAC 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 851.016 ; gain = 491.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 851.016 ; gain = 491.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 851.016 ; gain = 491.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 855.867 ; gain = 496.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 855.867 ; gain = 496.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 855.867 ; gain = 496.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 855.867 ; gain = 496.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 855.867 ; gain = 496.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 855.867 ; gain = 496.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 855.867 ; gain = 496.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     2|
|4     |LUT2   |    32|
|5     |LUT3   |    15|
|6     |LUT4   |     7|
|7     |LUT5   |    13|
|8     |LUT6   |    37|
|9     |FDCE   |   104|
|10    |FDPE   |     1|
|11    |FDRE   |    38|
|12    |IBUF   |    11|
|13    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-------------+------+
|      |Instance     |Module       |Cells |
+------+-------------+-------------+------+
|1     |top          |             |   295|
|2     |  CU         |Control_Unit |    28|
|3     |    depth    |depth_reg    |    10|
|4     |    dff0     |DFF          |     7|
|5     |  MAC_Unit   |MAC          |    93|
|6     |  RAM_memory |RAM          |   106|
|7     |  ROM_memory |ROM          |    31|
+------+-------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 855.867 ; gain = 496.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 855.867 ; gain = 157.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 855.867 ; gain = 496.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 864.129 ; gain = 517.070
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.129 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.runs/synth_1/FIR_filter_unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIR_filter_unit_utilization_synth.rpt -pb FIR_filter_unit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 16:48:57 2024...
