# vcom -work Excercise_01 -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Documents/modelsim test/work1/half_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity h_adder
# -- Compiling architecture dataflow of H_adder
# 
# 
# vcom -work Excercise_01 -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Documents/modelsim test/work1/half_adder_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ha_adder_TB
# -- Compiling architecture behavioral of ha_adder_TB
# ** Warning: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/half_adder_TB.vhd(19): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/half_adder_TB.vhd(20): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# 
# vcom -work Excercise_01 -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Documents/modelsim test/work1/1_bit_full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder
# -- Compiling architecture FA_dtF1 of fulladder
# 
# 
# vcom -work Excercise_01 -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Documents/modelsim test/work1/1_bit_full_adder_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# -- Loading package STANDARD
# -- Compiling entity full_adder_TB
# -- Compiling architecture behavioral of full_adder_TB
# ** Warning: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/1_bit_full_adder_TB.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/1_bit_full_adder_TB.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/1_bit_full_adder_TB.vhd(26): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# 
# vcom -work Excercise_01 -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Documents/modelsim test/work1/r_c_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity r_c_adder
# -- Compiling architecture FA_dtF1 of r_c_adder
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Documents/modelsim test/work1/r_c_adder_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity r_c_adder_TB
# -- Compiling architecture behavioral of r_c_adder_TB
# ** Warning: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/r_c_adder_TB.vhd(23): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/r_c_adder_TB.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/r_c_adder_TB.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/r_c_adder_TB.vhd(26): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/r_c_adder_TB.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/r_c_adder_TB.vhd(28): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/r_c_adder_TB.vhd(29): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/r_c_adder_TB.vhd(30): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Documents/modelsim test/work1/4b_adder_subtractor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_b_ad_sub
# -- Compiling architecture FA_dtF1 of four_b_add_sub
# -- Loading entity four_b_add_sub
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Documents/modelsim test/work1/BCD_to_7 seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bcd_7seg
# -- Compiling architecture Behavioral of bcd_7seg
# 
# 
# vcom -work work -2002 -explicit -source -cover sbce3 -stats=none {C:/Users/nniro/OneDrive/Documents/modelsim test/work1/8_bit multiplier.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e8_bt_multiplier
# -- Compiling architecture arc_8_b_multiplier of e8_bt_multiplier
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Documents/modelsim test/work1/e8_bit_ad_sub.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eight_b_ad_sub
# -- Compiling architecture behaviour of eight_b_ad_sub
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Documents/modelsim test/work1/8_bit_multiplier_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e8_bit_multiplier_TB
# -- Compiling architecture behavioral of e8_bit_multiplier_TB
# ** Warning: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/8_bit_multiplier_TB.vhd(26): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/8_bit_multiplier_TB.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Documents/modelsim test/work1/8_bit_divider.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e8_bit_divider
# -- Compiling architecture behavioral of e8_bit_divider
# ** Error: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/8_bit_divider.vhd(17): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/8_bit_divider.vhd(17): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/8_bit_divider.vhd(20): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Documents/modelsim test/work1/calculator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calculator
# -- Compiling architecture behavioral of calculator
# ** Error (suppressible): C:/Users/nniro/OneDrive/Documents/modelsim test/work1/calculator.vhd(45): (vcom-1272) Length of formal "s" is 8; length of actual is 16.
# ** Error (suppressible): C:/Users/nniro/OneDrive/Documents/modelsim test/work1/calculator.vhd(48): (vcom-1272) Length of formal "s" is 8; length of actual is 16.
# ** Note: C:/Users/nniro/OneDrive/Documents/modelsim test/work1/calculator.vhd(61): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Documents/modelsim test/work1/8_b_add_sub.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eight_b_ad_sub
# -- Compiling architecture behaviour of eight_b_ad_sub
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Documents/modelsim test/work1/Mux_4_to_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux_4_to_1
# -- Compiling architecture behaviour of Mux_4_to_1
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Documents/modelsim test/work1/Mux_4_to_1_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux_4_to_1_TB
# -- Compiling architecture behavioral of Mux_4_to_1_TB
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Documents/modelsim test/work1/mux_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux_4_to_1_TB
# -- Compiling architecture behavioral of Mux_4_to_1_TB
# 
# 
# 17 compiles, 2 failed with 4 errors.
project open {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/EX_04/D_FF.vhd}
# reading C:/intelFPGA_pro/21.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project D_FF.vhd
# Compile of D_FF_Tb1.vhd failed with 1 errors.
# Compile of D_FF_Tb1.vhd failed with 1 errors.
# Compile of D_FF_Tb1.vhd was successful with warnings.
vsim -gui work.d_ff_tb
# vsim -gui work.d_ff_tb 
# Start time: 20:25:56 on May 27,2022
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/EX_04/work.d_ff_tb' has no architecture.
# Error loading design
# ** Error: Zgifvregr
#        Unable to replace existing ini file (C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/EX_04/D_FF.vhd.mpf).  File can not be renamed.
# ** Error: Zgifvregr õz  P³P³ATX
#        Unable to replace existing ini file (C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/EX_04/D_FF.vhd.mpf).  File can not be renamed.
# ** Error: Zgifvregr
#        Unable to replace existing ini file (C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/EX_04/D_FF.vhd.mpf).  File can not be renamed.
# End time: 20:25:58 on May 27,2022, Elapsed time: 0:00:02
# Errors: 4, Warnings: 30
# Compile of D_FF_Tb1.vhd was successful with warnings.
# Compile of D_FF_Tb1.vhd was successful with warnings.
vsim -gui work.d_ff_tb1
# vsim -gui work.d_ff_tb1 
# Start time: 20:31:42 on May 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.d_ff_tb1(behavioral)
# Loading work.d_ff(behaviour)
add wave -position insertpoint sim:/d_ff_tb1/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# ** Error: Zgifvregr
#        Unable to replace existing ini file (C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/EX_04/D_FF.vhd.mpf).  File can not be renamed.
# ** Error: Zgifvregr
#        Unable to replace existing ini file (C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/EX_04/D_FF.vhd.mpf).  File can not be renamed.
# ** Error: Zgifvregr
#        Unable to replace existing ini file (C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/EX_04/D_FF.vhd.mpf).  File can not be renamed.
# End time: 20:32:57 on May 27,2022, Elapsed time: 0:01:15
# Errors: 3, Warnings: 4
project open {C:/Users/nniro/OneDrive/Documents/modelsim test/work1/Excercis_01}
